Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2020.1 (lin64) Build 2902540 Wed May 27 19:54:35 MDT 2020
| Date              : Tue Mar 15 02:38:51 2022
| Host              : lepus running 64-bit CentOS Linux release 7.9.2009 (Core)
| Command           : report_timing_summary -file ./output/fc1_57/report/timing-summary.rpt
| Design            : top
| Device            : xcvu9p-flga2104
| Speed File        : -2L  PRODUCTION 1.27 02-28-2020
| Temperature Grade : E
--------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (10)
6. checking no_output_delay (24)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (10)
-------------------------------
 There are 10 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (24)
--------------------------------
 There are 24 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.009        0.000                      0                 2129        0.007        0.000                      0                 2129        2.054        0.000                       0                  2130  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock   Waveform(ns)         Period(ns)      Frequency(MHz)
-----   ------------         ----------      --------------
vclock  {0.000 2.329}        4.658           214.684         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
vclock              0.009        0.000                      0                 2129        0.007        0.000                      0                 2129        2.054        0.000                       0                  2130  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  vclock
  To Clock:  vclock

Setup :            0  Failing Endpoints,  Worst Slack        0.009ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.007ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.054ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.009ns  (required time - arrival time)
  Source:                 genblk1[36].reg_in/reg_out_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.329ns period=4.658ns})
  Destination:            reg_out/reg_out_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.329ns period=4.658ns})
  Path Group:             vclock
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.658ns  (vclock rise@4.658ns - vclock rise@0.000ns)
  Data Path Delay:        4.521ns  (logic 2.230ns (49.325%)  route 2.291ns (50.675%))
  Logic Levels:           21  (CARRY8=13 LUT1=1 LUT2=7)
  Clock Path Skew:        -0.118ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.810ns = ( 6.468 - 4.658 ) 
    Source Clock Delay      (SCD):    2.235ns
    Clock Pessimism Removal (CPR):    0.307ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.274ns (routing 0.171ns, distribution 1.103ns)
  Clock Net Delay (Destination): 1.140ns (routing 0.155ns, distribution 0.985ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2129, routed)        1.274     2.235    genblk1[36].reg_in/CLK
    SLICE_X130Y463       FDRE                                         r  genblk1[36].reg_in/reg_out_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X130Y463       FDRE (Prop_BFF2_SLICEL_C_Q)
                                                      0.080     2.315 f  genblk1[36].reg_in/reg_out_reg[1]/Q
                         net (fo=3, routed)           0.196     2.511    conv/mul15/O37[1]
    SLICE_X130Y463       LUT1 (Prop_B6LUT_SLICEL_I0_O)
                                                      0.090     2.601 r  conv/mul15/reg_out[0]_i_213/O
                         net (fo=1, routed)           0.009     2.610    conv/mul15/reg_out[0]_i_213_n_0
    SLICE_X130Y463       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[2])
                                                      0.114     2.724 r  conv/mul15/reg_out_reg[0]_i_92/O[2]
                         net (fo=1, routed)           0.231     2.955    conv/add000128/out0_1[2]
    SLICE_X131Y463       LUT2 (Prop_C6LUT_SLICEM_I1_O)
                                                      0.123     3.078 r  conv/add000128/reg_out[0]_i_90/O
                         net (fo=1, routed)           0.021     3.099    conv/add000128/reg_out[0]_i_90_n_0
    SLICE_X131Y463       CARRY8 (Prop_CARRY8_SLICEM_S[2]_O[5])
                                                      0.200     3.299 r  conv/add000128/reg_out_reg[0]_i_42/O[5]
                         net (fo=1, routed)           0.197     3.496    conv/add000128/reg_out_reg[0]_i_42_n_10
    SLICE_X131Y467       LUT2 (Prop_F6LUT_SLICEM_I1_O)
                                                      0.088     3.584 r  conv/add000128/reg_out[0]_i_502/O
                         net (fo=1, routed)           0.022     3.606    conv/add000128/reg_out[0]_i_502_n_0
    SLICE_X131Y467       CARRY8 (Prop_CARRY8_SLICEM_S[5]_O[7])
                                                      0.138     3.744 r  conv/add000128/reg_out_reg[0]_i_296/O[7]
                         net (fo=1, routed)           0.227     3.971    conv/add000128/reg_out_reg[0]_i_296_n_8
    SLICE_X131Y472       LUT2 (Prop_H6LUT_SLICEM_I1_O)
                                                      0.101     4.072 r  conv/add000128/reg_out[0]_i_147/O
                         net (fo=1, routed)           0.015     4.087    conv/add000128/reg_out[0]_i_147_n_0
    SLICE_X131Y472       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     4.204 r  conv/add000128/reg_out_reg[0]_i_63/CO[7]
                         net (fo=1, routed)           0.026     4.230    conv/add000128/reg_out_reg[0]_i_63_n_0
    SLICE_X131Y473       CARRY8 (Prop_CARRY8_SLICEM_CI_O[1])
                                                      0.076     4.306 r  conv/add000128/reg_out_reg[23]_i_85/O[1]
                         net (fo=1, routed)           0.274     4.580    conv/add000128/reg_out_reg[23]_i_85_n_14
    SLICE_X130Y471       LUT2 (Prop_B6LUT_SLICEL_I1_O)
                                                      0.051     4.631 r  conv/add000128/reg_out[23]_i_61/O
                         net (fo=1, routed)           0.009     4.640    conv/add000128/reg_out[23]_i_61_n_0
    SLICE_X130Y471       CARRY8 (Prop_CARRY8_SLICEL_S[1]_O[3])
                                                      0.120     4.760 r  conv/add000128/reg_out_reg[23]_i_33/O[3]
                         net (fo=2, routed)           0.376     5.136    conv/add000128/reg_out_reg[23]_i_33_n_12
    SLICE_X130Y475       CARRY8 (Prop_CARRY8_SLICEL_DI[5]_O[7])
                                                      0.103     5.239 r  conv/add000128/reg_out_reg[17]_i_20/O[7]
                         net (fo=2, routed)           0.205     5.444    conv/add000128/reg_out_reg[17]_i_20_n_8
    SLICE_X126Y475       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.150     5.594 r  conv/add000128/reg_out[17]_i_21/O
                         net (fo=1, routed)           0.010     5.604    conv/add000128/reg_out[17]_i_21_n_0
    SLICE_X126Y475       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     5.719 r  conv/add000128/reg_out_reg[17]_i_11/CO[7]
                         net (fo=1, routed)           0.026     5.745    conv/add000128/reg_out_reg[17]_i_11_n_0
    SLICE_X126Y476       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     5.801 r  conv/add000128/reg_out_reg[23]_i_9/O[0]
                         net (fo=2, routed)           0.177     5.978    conv/add000128/reg_out_reg[23]_i_9_n_15
    SLICE_X126Y479       LUT2 (Prop_H6LUT_SLICEL_I0_O)
                                                      0.099     6.077 r  conv/add000128/reg_out[17]_i_12/O
                         net (fo=1, routed)           0.010     6.087    conv/add000128/reg_out[17]_i_12_n_0
    SLICE_X126Y479       CARRY8 (Prop_CARRY8_SLICEL_S[7]_CO[7])
                                                      0.115     6.202 r  conv/add000128/reg_out_reg[17]_i_2/CO[7]
                         net (fo=1, routed)           0.026     6.228    conv/add000128/reg_out_reg[17]_i_2_n_0
    SLICE_X126Y480       CARRY8 (Prop_CARRY8_SLICEL_CI_O[0])
                                                      0.056     6.284 r  conv/add000128/reg_out_reg[23]_i_3/O[0]
                         net (fo=2, routed)           0.167     6.451    conv/add000129/tmp07[0]_0[15]
    SLICE_X125Y479       LUT2 (Prop_H6LUT_SLICEM_I0_O)
                                                      0.039     6.490 r  conv/add000129/reg_out[17]_i_3/O
                         net (fo=1, routed)           0.015     6.505    conv/add000129/reg_out[17]_i_3_n_0
    SLICE_X125Y479       CARRY8 (Prop_CARRY8_SLICEM_S[7]_CO[7])
                                                      0.117     6.622 r  conv/add000129/reg_out_reg[17]_i_1/CO[7]
                         net (fo=1, routed)           0.026     6.648    conv/add000129/reg_out_reg[17]_i_1_n_0
    SLICE_X125Y480       CARRY8 (Prop_CARRY8_SLICEM_CI_O[3])
                                                      0.082     6.730 r  conv/add000129/reg_out_reg[23]_i_1/O[3]
                         net (fo=1, routed)           0.026     6.756    reg_out/D[21]
    SLICE_X125Y480       FDRE                                         r  reg_out/reg_out_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     4.658     4.658 r  
    AR14                                              0.000     4.658 r  clk (IN)
                         net (fo=0)                   0.000     4.658    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     5.017 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     5.017    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     5.017 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     5.304    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     5.328 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2129, routed)        1.140     6.468    reg_out/CLK
    SLICE_X125Y480       FDRE                                         r  reg_out/reg_out_reg[21]/C
                         clock pessimism              0.307     6.775    
                         clock uncertainty           -0.035     6.740    
    SLICE_X125Y480       FDRE (Setup_DFF_SLICEM_C_D)
                                                      0.025     6.765    reg_out/reg_out_reg[21]
  -------------------------------------------------------------------
                         required time                          6.765    
                         arrival time                          -6.756    
  -------------------------------------------------------------------
                         slack                                  0.009    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.007ns  (arrival time - required time)
  Source:                 demux/genblk1[176].z_reg[176][2]/C
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.329ns period=4.658ns})
  Destination:            genblk1[176].reg_in/reg_out_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by vclock  {rise@0.000ns fall@2.329ns period=4.658ns})
  Path Group:             vclock
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (vclock rise@0.000ns - vclock rise@0.000ns)
  Data Path Delay:        0.161ns  (logic 0.060ns (37.267%)  route 0.101ns (62.733%))
  Logic Levels:           0  
  Clock Path Skew:        0.092ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.227ns
    Source Clock Delay      (SCD):    1.775ns
    Clock Pessimism Removal (CPR):    0.360ns
  Clock Net Delay (Source):      1.105ns (routing 0.155ns, distribution 0.950ns)
  Clock Net Delay (Destination): 1.266ns (routing 0.171ns, distribution 1.095ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.359     0.359 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.359    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.359 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     0.646    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     0.670 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2129, routed)        1.105     1.775    demux/CLK
    SLICE_X134Y483       FDRE                                         r  demux/genblk1[176].z_reg[176][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y483       FDRE (Prop_EFF2_SLICEL_C_Q)
                                                      0.060     1.835 r  demux/genblk1[176].z_reg[176][2]/Q
                         net (fo=1, routed)           0.101     1.936    genblk1[176].reg_in/D[2]
    SLICE_X132Y483       FDRE                                         r  genblk1[176].reg_in/reg_out_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock vclock rise edge)     0.000     0.000 r  
    AR14                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AR14                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.610     0.610 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.610    clk_IBUF_inst/OUT
    AR14                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.610 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.933    clk_IBUF
    BUFGCE_X1Y212        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.961 r  clk_IBUF_BUFG_inst/O
    X4Y8 (CLOCK_ROOT)    net (fo=2129, routed)        1.266     2.227    genblk1[176].reg_in/CLK
    SLICE_X132Y483       FDRE                                         r  genblk1[176].reg_in/reg_out_reg[2]/C
                         clock pessimism             -0.360     1.867    
    SLICE_X132Y483       FDRE (Hold_BFF2_SLICEL_C_D)
                                                      0.062     1.929    genblk1[176].reg_in/reg_out_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.929    
                         arrival time                           1.936    
  -------------------------------------------------------------------
                         slack                                  0.007    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         vclock
Waveform(ns):       { 0.000 2.329 }
Period(ns):         4.658
Sources:            { clk }

Check Type        Corner  Lib Pin   Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFGCE/I  n/a            1.290         4.658       3.368      BUFGCE_X1Y212   clk_IBUF_BUFG_inst/I
Low Pulse Width   Fast    FDRE/C    n/a            0.275         2.329       2.054      SLICE_X127Y498  demux/genblk1[374].z_reg[374][0]/C
High Pulse Width  Fast    FDRE/C    n/a            0.275         2.329       2.054      SLICE_X129Y492  genblk1[200].reg_in/reg_out_reg[2]/C



