# 
lic_16x16-+define+BATCH_SIM+MUT_IMPL=1+NUM_BANKS=16+NUM_MASTER=16+DATA_WIDTH=32+MEM_ADDR_BITS=12+TEST_CYCLES=10000
lic_16x32-+define+BATCH_SIM+MUT_IMPL=1+NUM_BANKS=32+NUM_MASTER=16+DATA_WIDTH=32+MEM_ADDR_BITS=12+TEST_CYCLES=10000
lic_16x64-+define+BATCH_SIM+MUT_IMPL=1+NUM_BANKS=64+NUM_MASTER=16+DATA_WIDTH=32+MEM_ADDR_BITS=12+TEST_CYCLES=10000
bfly_16x16-+define+BATCH_SIM+MUT_IMPL=2+NUM_BANKS=16+NUM_MASTER=16+DATA_WIDTH=32+MEM_ADDR_BITS=12+TEST_CYCLES=10000
bfly_16x32-+define+BATCH_SIM+MUT_IMPL=2+NUM_BANKS=32+NUM_MASTER=16+DATA_WIDTH=32+MEM_ADDR_BITS=12+TEST_CYCLES=10000
bfly_16x64-+define+BATCH_SIM+MUT_IMPL=2+NUM_BANKS=64+NUM_MASTER=16+DATA_WIDTH=32+MEM_ADDR_BITS=12+TEST_CYCLES=10000
# 
lic_32x32-+define+BATCH_SIM+MUT_IMPL=1+NUM_BANKS=32+NUM_MASTER=32+DATA_WIDTH=32+MEM_ADDR_BITS=12+TEST_CYCLES=10000
lic_32x64-+define+BATCH_SIM+MUT_IMPL=1+NUM_BANKS=64+NUM_MASTER=32+DATA_WIDTH=32+MEM_ADDR_BITS=12+TEST_CYCLES=10000
lic_32x128-+define+BATCH_SIM+MUT_IMPL=1+NUM_BANKS=128+NUM_MASTER=32+DATA_WIDTH=32+MEM_ADDR_BITS=12+TEST_CYCLES=10000
bfly_32x32-+define+BATCH_SIM+MUT_IMPL=2+NUM_BANKS=32+NUM_MASTER=32+DATA_WIDTH=32+MEM_ADDR_BITS=12+TEST_CYCLES=10000
bfly_32x64-+define+BATCH_SIM+MUT_IMPL=2+NUM_BANKS=64+NUM_MASTER=32+DATA_WIDTH=32+MEM_ADDR_BITS=12+TEST_CYCLES=10000
bfly_32x128-+define+BATCH_SIM+MUT_IMPL=2+NUM_BANKS=128+NUM_MASTER=32+DATA_WIDTH=32+MEM_ADDR_BITS=12+TEST_CYCLES=10000