{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 03 08:32:51 2006 " "Info: Processing started: Fri Feb 03 08:32:51 2006" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off cpuentity -c cpuentity " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off cpuentity -c cpuentity" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Info: Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "cpuentity EP1C12Q240C8 " "Info: Selected device EP1C12Q240C8 for design \"cpuentity\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP1C6Q240C8 " "Info: Device EP1C6Q240C8 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "2 " "Info: Fitter converted 2 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ 24 " "Info: Pin ~nCSO~ is reserved at location 24" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~nCSO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ 37 " "Info: Pin ~ASDO~ is reserved at location 37" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { ~ASDO~ } } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "1 34 " "Warning: No exact pin location assignment(s) for 1 pins of 34 total pins" { { "Info" "IFIOMGR_PIN_MISSING_LOCATION_INFO" "wr " "Info: Pin wr not assigned to an exact location on the device" {  } { { "c:/altera/90/quartus/bin/pin_planner.ppl" "" { PinPlanner "c:/altera/90/quartus/bin/pin_planner.ppl" { wr } } } { "cpuentity.vhd" "" { Text "F:/CPU实验5级流水final/CPU实验5级流水无cache参考代码/cpu/cpuentity.vhd" 19 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { wr } "NODE_NAME" } }  } 0 0 "Pin %1!s! not assigned to an exact location on the device" 0 0 "" 0 -1}  } {  } 0 0 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Fitter is using the Classic Timing Analyzer" {  } {  } 0 0 "Fitter is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Info: Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_GLOBAL_LINES_NEEDED_FOR_TORNADO_DQS" "0 " "Info: DQS I/O pins require 0 global routing resources" {  } {  } 0 0 "DQS I/O pins require %1!d! global routing resources" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 29 " "Info: Automatically promoted signal \"clk\" to use Global clock in PIN 29" {  } { { "cpuentity.vhd" "" { Text "F:/CPU实验5级流水final/CPU实验5级流水无cache参考代码/cpu/cpuentity.vhd" 14 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "asynram:AsynramAccessUnit\|ram\[0\]\[7\]~1112 Global clock " "Info: Automatically promoted signal \"asynram:AsynramAccessUnit\|ram\[0\]\[7\]~1112\" to use Global clock" {  } { { "asynram.vhd" "" { Text "F:/CPU实验5级流水final/CPU实验5级流水无cache参考代码/cpu/asynram.vhd" 20 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "asynram:AsynramAccessUnit\|ram\[100\]\[7\]~155 Global clock " "Info: Automatically promoted signal \"asynram:AsynramAccessUnit\|ram\[100\]\[7\]~155\" to use Global clock" {  } { { "asynram.vhd" "" { Text "F:/CPU实验5级流水final/CPU实验5级流水无cache参考代码/cpu/asynram.vhd" 20 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "asynram:AsynramAccessUnit\|ram\[101\]\[7\]~154 Global clock " "Info: Automatically promoted signal \"asynram:AsynramAccessUnit\|ram\[101\]\[7\]~154\" to use Global clock" {  } { { "asynram.vhd" "" { Text "F:/CPU实验5级流水final/CPU实验5级流水无cache参考代码/cpu/asynram.vhd" 20 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "asynram:AsynramAccessUnit\|ram\[102\]\[7\]~153 Global clock " "Info: Automatically promoted signal \"asynram:AsynramAccessUnit\|ram\[102\]\[7\]~153\" to use Global clock" {  } { { "asynram.vhd" "" { Text "F:/CPU实验5级流水final/CPU实验5级流水无cache参考代码/cpu/asynram.vhd" 20 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "asynram:AsynramAccessUnit\|ram\[103\]\[7\]~152 Global clock " "Info: Automatically promoted signal \"asynram:AsynramAccessUnit\|ram\[103\]\[7\]~152\" to use Global clock" {  } { { "asynram.vhd" "" { Text "F:/CPU实验5级流水final/CPU实验5级流水无cache参考代码/cpu/asynram.vhd" 20 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "asynram:AsynramAccessUnit\|ram\[104\]\[7\]~151 Global clock " "Info: Automatically promoted signal \"asynram:AsynramAccessUnit\|ram\[104\]\[7\]~151\" to use Global clock" {  } { { "asynram.vhd" "" { Text "F:/CPU实验5级流水final/CPU实验5级流水无cache参考代码/cpu/asynram.vhd" 20 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "asynram:AsynramAccessUnit\|ram\[105\]\[7\]~150 Global clock " "Info: Automatically promoted signal \"asynram:AsynramAccessUnit\|ram\[105\]\[7\]~150\" to use Global clock" {  } { { "asynram.vhd" "" { Text "F:/CPU实验5级流水final/CPU实验5级流水无cache参考代码/cpu/asynram.vhd" 20 -1 0 } }  } 0 0 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Info: Completed Auto Global Promotion Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_INFO_AUTO_MODE_REGISTER_PACKING" "Auto Normal " "Info: Fitter is using Normal packing mode for logic elements with Auto setting for Auto Packed Registers logic option" {  } {  } 0 0 "Fitter is using %2!s! packing mode for logic elements with %1!s! setting for Auto Packed Registers logic option" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_LUT_IO_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, LUTs, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_FINISH_LUT_IO_RAM_PACKING" "" "Info: Finished moving registers into I/O cells, LUTs, and RAM blocks" {  } {  } 0 0 "Finished moving registers into I/O cells, LUTs, and RAM blocks" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" {  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Info: Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "1 unused 3.3V 0 1 0 " "Info: Number of I/O pins in group: 1 (unused VREF, 3.3V VCCIO, 0 input, 1 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "Info: I/O standards used: 3.3-V LVTTL." {  } {  } 0 0 "I/O standards used: %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "Info: I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Info: Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 14 30 " "Info: I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 14 total pin(s) used --  30 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 2 40 " "Info: I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 2 total pin(s) used --  40 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 3.3V 15 30 " "Info: I/O bank number 3 does not use VREF pins and has 3.3V VCCIO pins. 15 total pin(s) used --  30 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 4 38 " "Info: I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 4 total pin(s) used --  38 pins available" {  } {  } 0 0 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "" 0 -1}  } {  } 0 0 "Statistics of %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "I/O bank details %1!s! I/O pin placement" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:04 " "Info: Fitter preparation operations ending: elapsed time is 00:00:04" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:01 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Info: Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_SLACK_TPD_RESULT" "register MemAccessEntity:MemAccessUnit\|w_memToReg register IFEntity:IFUnit\|PC\[0\] -20.839 ns " "Info: Slack time is -20.839 ns between source register \"MemAccessEntity:MemAccessUnit\|w_memToReg\" and destination register \"IFEntity:IFUnit\|PC\[0\]\"" { { "Info" "ITDB_FULL_P2P_REQUIREMENT_RESULT" "0.239 ns + Largest register register " "Info: + Largest register to register requirement is 0.239 ns" {  } {  } 0 0 "%2!c! %3!s! %4!s! to %5!s! requirement is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.199 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to destination register is 3.199 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK Unassigned 146 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 146; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpuentity.vhd" "" { Text "F:/CPU实验5级流水final/CPU实验5级流水无cache参考代码/cpu/cpuentity.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.711 ns) 3.199 ns IFEntity:IFUnit\|PC\[0\] 2 REG Unassigned 6 " "Info: 2: + IC(1.019 ns) + CELL(0.711 ns) = 3.199 ns; Loc. = Unassigned; Fanout = 6; REG Node = 'IFEntity:IFUnit\|PC\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.730 ns" { clk IFEntity:IFUnit|PC[0] } "NODE_NAME" } } { "ifentity.vhd" "" { Text "F:/CPU实验5级流水final/CPU实验5级流水无cache参考代码/cpu/ifentity.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 68.15 % ) " "Info: Total cell delay = 2.180 ns ( 68.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.019 ns ( 31.85 % ) " "Info: Total interconnect delay = 1.019 ns ( 31.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "cpuentity.vhd" "" { Text "F:/CPU实验5级流水final/CPU实验5级流水无cache参考代码/cpu/cpuentity.vhd" 14 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 3.199 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to destination register is 3.199 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK Unassigned 146 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 146; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpuentity.vhd" "" { Text "F:/CPU实验5级流水final/CPU实验5级流水无cache参考代码/cpu/cpuentity.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.711 ns) 3.199 ns IFEntity:IFUnit\|PC\[0\] 2 REG Unassigned 6 " "Info: 2: + IC(1.019 ns) + CELL(0.711 ns) = 3.199 ns; Loc. = Unassigned; Fanout = 6; REG Node = 'IFEntity:IFUnit\|PC\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.730 ns" { clk IFEntity:IFUnit|PC[0] } "NODE_NAME" } } { "ifentity.vhd" "" { Text "F:/CPU实验5级流水final/CPU实验5级流水无cache参考代码/cpu/ifentity.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 68.15 % ) " "Info: Total cell delay = 2.180 ns ( 68.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.019 ns ( 31.85 % ) " "Info: Total interconnect delay = 1.019 ns ( 31.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "cpuentity.vhd" "" { Text "F:/CPU实验5级流水final/CPU实验5级流水无cache参考代码/cpu/cpuentity.vhd" 14 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.199 ns   Shortest register " "Info:   Shortest clock path from clock \"clk\" to source register is 3.199 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK Unassigned 146 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 146; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpuentity.vhd" "" { Text "F:/CPU实验5级流水final/CPU实验5级流水无cache参考代码/cpu/cpuentity.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.711 ns) 3.199 ns MemAccessEntity:MemAccessUnit\|w_memToReg 2 REG Unassigned 8 " "Info: 2: + IC(1.019 ns) + CELL(0.711 ns) = 3.199 ns; Loc. = Unassigned; Fanout = 8; REG Node = 'MemAccessEntity:MemAccessUnit\|w_memToReg'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.730 ns" { clk MemAccessEntity:MemAccessUnit|w_memToReg } "NODE_NAME" } } { "memaccessentity.vhd" "" { Text "F:/CPU实验5级流水final/CPU实验5级流水无cache参考代码/cpu/memaccessentity.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 68.15 % ) " "Info: Total cell delay = 2.180 ns ( 68.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.019 ns ( 31.85 % ) " "Info: Total interconnect delay = 1.019 ns ( 31.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "cpuentity.vhd" "" { Text "F:/CPU实验5级流水final/CPU实验5级流水无cache参考代码/cpu/cpuentity.vhd" 14 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 3.199 ns   Longest register " "Info:   Longest clock path from clock \"clk\" to source register is 3.199 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.469 ns) 1.469 ns clk 1 CLK Unassigned 146 " "Info: 1: + IC(0.000 ns) + CELL(1.469 ns) = 1.469 ns; Loc. = Unassigned; Fanout = 146; CLK Node = 'clk'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "cpuentity.vhd" "" { Text "F:/CPU实验5级流水final/CPU实验5级流水无cache参考代码/cpu/cpuentity.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.019 ns) + CELL(0.711 ns) 3.199 ns MemAccessEntity:MemAccessUnit\|w_memToReg 2 REG Unassigned 8 " "Info: 2: + IC(1.019 ns) + CELL(0.711 ns) = 3.199 ns; Loc. = Unassigned; Fanout = 8; REG Node = 'MemAccessEntity:MemAccessUnit\|w_memToReg'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.730 ns" { clk MemAccessEntity:MemAccessUnit|w_memToReg } "NODE_NAME" } } { "memaccessentity.vhd" "" { Text "F:/CPU实验5级流水final/CPU实验5级流水无cache参考代码/cpu/memaccessentity.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.180 ns ( 68.15 % ) " "Info: Total cell delay = 2.180 ns ( 68.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.019 ns ( 31.85 % ) " "Info: Total interconnect delay = 1.019 ns ( 31.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "cpuentity.vhd" "" { Text "F:/CPU实验5级流水final/CPU实验5级流水无cache参考代码/cpu/cpuentity.vhd" 14 -1 0 } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.224 ns   " "Info:   Micro clock to output delay of source is 0.224 ns" {  } { { "memaccessentity.vhd" "" { Text "F:/CPU实验5级流水final/CPU实验5级流水无cache参考代码/cpu/memaccessentity.vhd" 37 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "0.037 ns   " "Info:   Micro setup delay of destination is 0.037 ns" {  } { { "ifentity.vhd" "" { Text "F:/CPU实验5级流水final/CPU实验5级流水无cache参考代码/cpu/ifentity.vhd" 65 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "21.078 ns - Longest register register " "Info: - Longest register to register delay is 21.078 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MemAccessEntity:MemAccessUnit\|w_memToReg 1 REG Unassigned 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = Unassigned; Fanout = 8; REG Node = 'MemAccessEntity:MemAccessUnit\|w_memToReg'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemAccessEntity:MemAccessUnit|w_memToReg } "NODE_NAME" } } { "memaccessentity.vhd" "" { Text "F:/CPU实验5级流水final/CPU实验5级流水无cache参考代码/cpu/memaccessentity.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.388 ns) + CELL(0.114 ns) 1.502 ns s_w_WBData\[2\]~3 2 COMB Unassigned 6 " "Info: 2: + IC(1.388 ns) + CELL(0.114 ns) = 1.502 ns; Loc. = Unassigned; Fanout = 6; COMB Node = 's_w_WBData\[2\]~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.502 ns" { MemAccessEntity:MemAccessUnit|w_memToReg s_w_WBData[2]~3 } "NODE_NAME" } } { "cpuentity.vhd" "" { Text "F:/CPU实验5级流水final/CPU实验5级流水无cache参考代码/cpu/cpuentity.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.093 ns) + CELL(0.590 ns) 3.185 ns ExEntity:ExUnit\|Mux13~2 3 COMB Unassigned 1 " "Info: 3: + IC(1.093 ns) + CELL(0.590 ns) = 3.185 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ExEntity:ExUnit\|Mux13~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.683 ns" { s_w_WBData[2]~3 ExEntity:ExUnit|Mux13~2 } "NODE_NAME" } } { "exentity.vhd" "" { Text "F:/CPU实验5级流水final/CPU实验5级流水无cache参考代码/cpu/exentity.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.213 ns) + CELL(0.114 ns) 4.512 ns ExEntity:ExUnit\|Mux13~3 4 COMB Unassigned 5 " "Info: 4: + IC(1.213 ns) + CELL(0.114 ns) = 4.512 ns; Loc. = Unassigned; Fanout = 5; COMB Node = 'ExEntity:ExUnit\|Mux13~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { ExEntity:ExUnit|Mux13~2 ExEntity:ExUnit|Mux13~3 } "NODE_NAME" } } { "exentity.vhd" "" { Text "F:/CPU实验5级流水final/CPU实验5级流水无cache参考代码/cpu/exentity.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.551 ns) + CELL(0.114 ns) 6.177 ns ExEntity:ExUnit\|Mux30~3 5 COMB Unassigned 9 " "Info: 5: + IC(1.551 ns) + CELL(0.114 ns) = 6.177 ns; Loc. = Unassigned; Fanout = 9; COMB Node = 'ExEntity:ExUnit\|Mux30~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.665 ns" { ExEntity:ExUnit|Mux13~3 ExEntity:ExUnit|Mux30~3 } "NODE_NAME" } } { "exentity.vhd" "" { Text "F:/CPU实验5级流水final/CPU实验5级流水无cache参考代码/cpu/exentity.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.532 ns) + CELL(0.423 ns) 7.132 ns ExEntity:ExUnit\|Add0~39 6 COMB Unassigned 2 " "Info: 6: + IC(0.532 ns) + CELL(0.423 ns) = 7.132 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ExEntity:ExUnit\|Add0~39'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.955 ns" { ExEntity:ExUnit|Mux30~3 ExEntity:ExUnit|Add0~39 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 7.210 ns ExEntity:ExUnit\|Add0~37 7 COMB Unassigned 2 " "Info: 7: + IC(0.000 ns) + CELL(0.078 ns) = 7.210 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ExEntity:ExUnit\|Add0~37'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { ExEntity:ExUnit|Add0~39 ExEntity:ExUnit|Add0~37 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.271 ns) 7.481 ns ExEntity:ExUnit\|Add0~35 8 COMB Unassigned 4 " "Info: 8: + IC(0.000 ns) + CELL(0.271 ns) = 7.481 ns; Loc. = Unassigned; Fanout = 4; COMB Node = 'ExEntity:ExUnit\|Add0~35'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.271 ns" { ExEntity:ExUnit|Add0~37 ExEntity:ExUnit|Add0~35 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.679 ns) 8.160 ns ExEntity:ExUnit\|Add0~24 9 COMB Unassigned 1 " "Info: 9: + IC(0.000 ns) + CELL(0.679 ns) = 8.160 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ExEntity:ExUnit\|Add0~24'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { ExEntity:ExUnit|Add0~35 ExEntity:ExUnit|Add0~24 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.456 ns) + CELL(0.442 ns) 9.058 ns ExEntity:ExUnit\|Mux33~4 10 COMB Unassigned 1 " "Info: 10: + IC(0.456 ns) + CELL(0.442 ns) = 9.058 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ExEntity:ExUnit\|Mux33~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.898 ns" { ExEntity:ExUnit|Add0~24 ExEntity:ExUnit|Mux33~4 } "NODE_NAME" } } { "exentity.vhd" "" { Text "F:/CPU实验5级流水final/CPU实验5级流水无cache参考代码/cpu/exentity.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.752 ns) + CELL(0.590 ns) 10.400 ns ExEntity:ExUnit\|Mux33~5 11 COMB Unassigned 2 " "Info: 11: + IC(0.752 ns) + CELL(0.590 ns) = 10.400 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ExEntity:ExUnit\|Mux33~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.342 ns" { ExEntity:ExUnit|Mux33~4 ExEntity:ExUnit|Mux33~5 } "NODE_NAME" } } { "exentity.vhd" "" { Text "F:/CPU实验5级流水final/CPU实验5级流水无cache参考代码/cpu/exentity.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.442 ns) 11.053 ns ExEntity:ExUnit\|Mux50~9 12 COMB Unassigned 2 " "Info: 12: + IC(0.211 ns) + CELL(0.442 ns) = 11.053 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ExEntity:ExUnit\|Mux50~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { ExEntity:ExUnit|Mux33~5 ExEntity:ExUnit|Mux50~9 } "NODE_NAME" } } { "exentity.vhd" "" { Text "F:/CPU实验5级流水final/CPU实验5级流水无cache参考代码/cpu/exentity.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.242 ns) 12.295 ns ExEntity:ExUnit\|\\ALUActivity:ALUResult\[8\] 13 COMB LOOP Unassigned 4 " "Info: 13: + IC(0.000 ns) + CELL(1.242 ns) = 12.295 ns; Loc. = Unassigned; Fanout = 4; COMB LOOP Node = 'ExEntity:ExUnit\|\\ALUActivity:ALUResult\[8\]'" { { "Info" "ITDB_PART_OF_SCC" "ExEntity:ExUnit\|\\ALUActivity:ALUResult\[8\] Unassigned " "Info: Loc. = Unassigned; Node \"ExEntity:ExUnit\|\\ALUActivity:ALUResult\[8\]\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ExEntity:ExUnit|\ALUActivity:ALUResult[8] } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ExEntity:ExUnit|\ALUActivity:ALUResult[8] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.242 ns" { ExEntity:ExUnit|Mux50~9 ExEntity:ExUnit|\ALUActivity:ALUResult[8] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 12.948 ns ExEntity:ExUnit\|Mux33~3 14 COMB Unassigned 1 " "Info: 14: + IC(0.063 ns) + CELL(0.590 ns) = 12.948 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ExEntity:ExUnit\|Mux33~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { ExEntity:ExUnit|\ALUActivity:ALUResult[8] ExEntity:ExUnit|Mux33~3 } "NODE_NAME" } } { "exentity.vhd" "" { Text "F:/CPU实验5级流水final/CPU实验5级流水无cache参考代码/cpu/exentity.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.442 ns) 13.601 ns ExEntity:ExUnit\|Mux33~6 15 COMB Unassigned 1 " "Info: 15: + IC(0.211 ns) + CELL(0.442 ns) = 13.601 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'ExEntity:ExUnit\|Mux33~6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { ExEntity:ExUnit|Mux33~3 ExEntity:ExUnit|Mux33~6 } "NODE_NAME" } } { "exentity.vhd" "" { Text "F:/CPU实验5级流水final/CPU实验5级流水无cache参考代码/cpu/exentity.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.292 ns) 14.254 ns ExEntity:ExUnit\|Mux33~7 16 COMB Unassigned 2 " "Info: 16: + IC(0.361 ns) + CELL(0.292 ns) = 14.254 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ExEntity:ExUnit\|Mux33~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { ExEntity:ExUnit|Mux33~6 ExEntity:ExUnit|Mux33~7 } "NODE_NAME" } } { "exentity.vhd" "" { Text "F:/CPU实验5级流水final/CPU实验5级流水无cache参考代码/cpu/exentity.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.114 ns) 14.907 ns ExEntity:ExUnit\|Mux44~3 17 COMB Unassigned 2 " "Info: 17: + IC(0.539 ns) + CELL(0.114 ns) = 14.907 ns; Loc. = Unassigned; Fanout = 2; COMB Node = 'ExEntity:ExUnit\|Mux44~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { ExEntity:ExUnit|Mux33~7 ExEntity:ExUnit|Mux44~3 } "NODE_NAME" } } { "exentity.vhd" "" { Text "F:/CPU实验5级流水final/CPU实验5级流水无cache参考代码/cpu/exentity.vhd" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.914 ns) 15.821 ns ExEntity:ExUnit\|Mux44~1 18 COMB LOOP Unassigned 3 " "Info: 18: + IC(0.000 ns) + CELL(0.914 ns) = 15.821 ns; Loc. = Unassigned; Fanout = 3; COMB LOOP Node = 'ExEntity:ExUnit\|Mux44~1'" { { "Info" "ITDB_PART_OF_SCC" "ExEntity:ExUnit\|Mux44~1 Unassigned " "Info: Loc. = Unassigned; Node \"ExEntity:ExUnit\|Mux44~1\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ExEntity:ExUnit|Mux44~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ExEntity:ExUnit|Mux44~1 } "NODE_NAME" } } { "exentity.vhd" "" { Text "F:/CPU实验5级流水final/CPU实验5级流水无cache参考代码/cpu/exentity.vhd" 96 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.914 ns" { ExEntity:ExUnit|Mux44~3 ExEntity:ExUnit|Mux44~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.117 ns) + CELL(0.590 ns) 16.528 ns IFEntity:IFUnit\|Mux1~0 19 COMB Unassigned 1 " "Info: 19: + IC(0.117 ns) + CELL(0.590 ns) = 16.528 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'IFEntity:IFUnit\|Mux1~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.707 ns" { ExEntity:ExUnit|Mux44~1 IFEntity:IFUnit|Mux1~0 } "NODE_NAME" } } { "ifentity.vhd" "" { Text "F:/CPU实验5级流水final/CPU实验5级流水无cache参考代码/cpu/ifentity.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.590 ns) 17.421 ns IFEntity:IFUnit\|PCIncSel~0 20 COMB Unassigned 1 " "Info: 20: + IC(0.303 ns) + CELL(0.590 ns) = 17.421 ns; Loc. = Unassigned; Fanout = 1; COMB Node = 'IFEntity:IFUnit\|PCIncSel~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.893 ns" { IFEntity:IFUnit|Mux1~0 IFEntity:IFUnit|PCIncSel~0 } "NODE_NAME" } } { "ifentity.vhd" "" { Text "F:/CPU实验5级流水final/CPU实验5级流水无cache参考代码/cpu/ifentity.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 18.074 ns IFEntity:IFUnit\|PCIncSel~1 21 COMB Unassigned 8 " "Info: 21: + IC(0.063 ns) + CELL(0.590 ns) = 18.074 ns; Loc. = Unassigned; Fanout = 8; COMB Node = 'IFEntity:IFUnit\|PCIncSel~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { IFEntity:IFUnit|PCIncSel~0 IFEntity:IFUnit|PCIncSel~1 } "NODE_NAME" } } { "ifentity.vhd" "" { Text "F:/CPU实验5级流水final/CPU实验5级流水无cache参考代码/cpu/ifentity.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.779 ns) + CELL(1.225 ns) 21.078 ns IFEntity:IFUnit\|PC\[0\] 22 REG Unassigned 6 " "Info: 22: + IC(1.779 ns) + CELL(1.225 ns) = 21.078 ns; Loc. = Unassigned; Fanout = 6; REG Node = 'IFEntity:IFUnit\|PC\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.004 ns" { IFEntity:IFUnit|PCIncSel~1 IFEntity:IFUnit|PC[0] } "NODE_NAME" } } { "ifentity.vhd" "" { Text "F:/CPU实验5级流水final/CPU实验5级流水无cache参考代码/cpu/ifentity.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.446 ns ( 49.56 % ) " "Info: Total cell delay = 10.446 ns ( 49.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.632 ns ( 50.44 % ) " "Info: Total interconnect delay = 10.632 ns ( 50.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "21.078 ns" { MemAccessEntity:MemAccessUnit|w_memToReg s_w_WBData[2]~3 ExEntity:ExUnit|Mux13~2 ExEntity:ExUnit|Mux13~3 ExEntity:ExUnit|Mux30~3 ExEntity:ExUnit|Add0~39 ExEntity:ExUnit|Add0~37 ExEntity:ExUnit|Add0~35 ExEntity:ExUnit|Add0~24 ExEntity:ExUnit|Mux33~4 ExEntity:ExUnit|Mux33~5 ExEntity:ExUnit|Mux50~9 ExEntity:ExUnit|\ALUActivity:ALUResult[8] ExEntity:ExUnit|Mux33~3 ExEntity:ExUnit|Mux33~6 ExEntity:ExUnit|Mux33~7 ExEntity:ExUnit|Mux44~3 ExEntity:ExUnit|Mux44~1 IFEntity:IFUnit|Mux1~0 IFEntity:IFUnit|PCIncSel~0 IFEntity:IFUnit|PCIncSel~1 IFEntity:IFUnit|PC[0] } "NODE_NAME" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "21.078 ns" { MemAccessEntity:MemAccessUnit|w_memToReg s_w_WBData[2]~3 ExEntity:ExUnit|Mux13~2 ExEntity:ExUnit|Mux13~3 ExEntity:ExUnit|Mux30~3 ExEntity:ExUnit|Add0~39 ExEntity:ExUnit|Add0~37 ExEntity:ExUnit|Add0~35 ExEntity:ExUnit|Add0~24 ExEntity:ExUnit|Mux33~4 ExEntity:ExUnit|Mux33~5 ExEntity:ExUnit|Mux50~9 ExEntity:ExUnit|\ALUActivity:ALUResult[8] ExEntity:ExUnit|Mux33~3 ExEntity:ExUnit|Mux33~6 ExEntity:ExUnit|Mux33~7 ExEntity:ExUnit|Mux44~3 ExEntity:ExUnit|Mux44~1 IFEntity:IFUnit|Mux1~0 IFEntity:IFUnit|PCIncSel~0 IFEntity:IFUnit|PCIncSel~1 IFEntity:IFUnit|PC[0] } "NODE_NAME" } }  } 0 0 "Slack time is %5!s! between source %1!s! \"%2!s!\" and destination %3!s! \"%4!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_ESTIMATED_DATA_PATH_RESULT" "21.078 ns register register " "Info: Estimated most critical path is register to register delay of 21.078 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns MemAccessEntity:MemAccessUnit\|w_memToReg 1 REG LAB_X22_Y12 8 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LAB_X22_Y12; Fanout = 8; REG Node = 'MemAccessEntity:MemAccessUnit\|w_memToReg'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { MemAccessEntity:MemAccessUnit|w_memToReg } "NODE_NAME" } } { "memaccessentity.vhd" "" { Text "F:/CPU实验5级流水final/CPU实验5级流水无cache参考代码/cpu/memaccessentity.vhd" 37 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.388 ns) + CELL(0.114 ns) 1.502 ns s_w_WBData\[2\]~3 2 COMB LAB_X23_Y15 6 " "Info: 2: + IC(1.388 ns) + CELL(0.114 ns) = 1.502 ns; Loc. = LAB_X23_Y15; Fanout = 6; COMB Node = 's_w_WBData\[2\]~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.502 ns" { MemAccessEntity:MemAccessUnit|w_memToReg s_w_WBData[2]~3 } "NODE_NAME" } } { "cpuentity.vhd" "" { Text "F:/CPU实验5级流水final/CPU实验5级流水无cache参考代码/cpu/cpuentity.vhd" 35 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.093 ns) + CELL(0.590 ns) 3.185 ns ExEntity:ExUnit\|Mux13~2 3 COMB LAB_X18_Y14 1 " "Info: 3: + IC(1.093 ns) + CELL(0.590 ns) = 3.185 ns; Loc. = LAB_X18_Y14; Fanout = 1; COMB Node = 'ExEntity:ExUnit\|Mux13~2'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.683 ns" { s_w_WBData[2]~3 ExEntity:ExUnit|Mux13~2 } "NODE_NAME" } } { "exentity.vhd" "" { Text "F:/CPU实验5级流水final/CPU实验5级流水无cache参考代码/cpu/exentity.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.213 ns) + CELL(0.114 ns) 4.512 ns ExEntity:ExUnit\|Mux13~3 4 COMB LAB_X15_Y14 5 " "Info: 4: + IC(1.213 ns) + CELL(0.114 ns) = 4.512 ns; Loc. = LAB_X15_Y14; Fanout = 5; COMB Node = 'ExEntity:ExUnit\|Mux13~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.327 ns" { ExEntity:ExUnit|Mux13~2 ExEntity:ExUnit|Mux13~3 } "NODE_NAME" } } { "exentity.vhd" "" { Text "F:/CPU实验5级流水final/CPU实验5级流水无cache参考代码/cpu/exentity.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.551 ns) + CELL(0.114 ns) 6.177 ns ExEntity:ExUnit\|Mux30~3 5 COMB LAB_X18_Y15 9 " "Info: 5: + IC(1.551 ns) + CELL(0.114 ns) = 6.177 ns; Loc. = LAB_X18_Y15; Fanout = 9; COMB Node = 'ExEntity:ExUnit\|Mux30~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.665 ns" { ExEntity:ExUnit|Mux13~3 ExEntity:ExUnit|Mux30~3 } "NODE_NAME" } } { "exentity.vhd" "" { Text "F:/CPU实验5级流水final/CPU实验5级流水无cache参考代码/cpu/exentity.vhd" 64 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.532 ns) + CELL(0.423 ns) 7.132 ns ExEntity:ExUnit\|Add0~39 6 COMB LAB_X18_Y15 2 " "Info: 6: + IC(0.532 ns) + CELL(0.423 ns) = 7.132 ns; Loc. = LAB_X18_Y15; Fanout = 2; COMB Node = 'ExEntity:ExUnit\|Add0~39'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.955 ns" { ExEntity:ExUnit|Mux30~3 ExEntity:ExUnit|Add0~39 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.078 ns) 7.210 ns ExEntity:ExUnit\|Add0~37 7 COMB LAB_X18_Y15 2 " "Info: 7: + IC(0.000 ns) + CELL(0.078 ns) = 7.210 ns; Loc. = LAB_X18_Y15; Fanout = 2; COMB Node = 'ExEntity:ExUnit\|Add0~37'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.078 ns" { ExEntity:ExUnit|Add0~39 ExEntity:ExUnit|Add0~37 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.271 ns) 7.481 ns ExEntity:ExUnit\|Add0~35 8 COMB LAB_X18_Y15 4 " "Info: 8: + IC(0.000 ns) + CELL(0.271 ns) = 7.481 ns; Loc. = LAB_X18_Y15; Fanout = 4; COMB Node = 'ExEntity:ExUnit\|Add0~35'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.271 ns" { ExEntity:ExUnit|Add0~37 ExEntity:ExUnit|Add0~35 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.679 ns) 8.160 ns ExEntity:ExUnit\|Add0~24 9 COMB LAB_X18_Y15 1 " "Info: 9: + IC(0.000 ns) + CELL(0.679 ns) = 8.160 ns; Loc. = LAB_X18_Y15; Fanout = 1; COMB Node = 'ExEntity:ExUnit\|Add0~24'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.679 ns" { ExEntity:ExUnit|Add0~35 ExEntity:ExUnit|Add0~24 } "NODE_NAME" } } { "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" "" { Text "c:/altera/90/quartus/libraries/vhdl/synopsys/syn_arit.vhd" 836 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.456 ns) + CELL(0.442 ns) 9.058 ns ExEntity:ExUnit\|Mux33~4 10 COMB LAB_X17_Y15 1 " "Info: 10: + IC(0.456 ns) + CELL(0.442 ns) = 9.058 ns; Loc. = LAB_X17_Y15; Fanout = 1; COMB Node = 'ExEntity:ExUnit\|Mux33~4'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.898 ns" { ExEntity:ExUnit|Add0~24 ExEntity:ExUnit|Mux33~4 } "NODE_NAME" } } { "exentity.vhd" "" { Text "F:/CPU实验5级流水final/CPU实验5级流水无cache参考代码/cpu/exentity.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.752 ns) + CELL(0.590 ns) 10.400 ns ExEntity:ExUnit\|Mux33~5 11 COMB LAB_X18_Y14 2 " "Info: 11: + IC(0.752 ns) + CELL(0.590 ns) = 10.400 ns; Loc. = LAB_X18_Y14; Fanout = 2; COMB Node = 'ExEntity:ExUnit\|Mux33~5'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.342 ns" { ExEntity:ExUnit|Mux33~4 ExEntity:ExUnit|Mux33~5 } "NODE_NAME" } } { "exentity.vhd" "" { Text "F:/CPU实验5级流水final/CPU实验5级流水无cache参考代码/cpu/exentity.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.442 ns) 11.053 ns ExEntity:ExUnit\|Mux50~9 12 COMB LAB_X18_Y14 2 " "Info: 12: + IC(0.211 ns) + CELL(0.442 ns) = 11.053 ns; Loc. = LAB_X18_Y14; Fanout = 2; COMB Node = 'ExEntity:ExUnit\|Mux50~9'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { ExEntity:ExUnit|Mux33~5 ExEntity:ExUnit|Mux50~9 } "NODE_NAME" } } { "exentity.vhd" "" { Text "F:/CPU实验5级流水final/CPU实验5级流水无cache参考代码/cpu/exentity.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.242 ns) 12.295 ns ExEntity:ExUnit\|\\ALUActivity:ALUResult\[8\] 13 COMB LOOP LAB_X17_Y14 4 " "Info: 13: + IC(0.000 ns) + CELL(1.242 ns) = 12.295 ns; Loc. = LAB_X17_Y14; Fanout = 4; COMB LOOP Node = 'ExEntity:ExUnit\|\\ALUActivity:ALUResult\[8\]'" { { "Info" "ITDB_PART_OF_SCC" "ExEntity:ExUnit\|\\ALUActivity:ALUResult\[8\] LAB_X17_Y14 " "Info: Loc. = LAB_X17_Y14; Node \"ExEntity:ExUnit\|\\ALUActivity:ALUResult\[8\]\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ExEntity:ExUnit|\ALUActivity:ALUResult[8] } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ExEntity:ExUnit|\ALUActivity:ALUResult[8] } "NODE_NAME" } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "1.242 ns" { ExEntity:ExUnit|Mux50~9 ExEntity:ExUnit|\ALUActivity:ALUResult[8] } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 12.948 ns ExEntity:ExUnit\|Mux33~3 14 COMB LAB_X17_Y14 1 " "Info: 14: + IC(0.063 ns) + CELL(0.590 ns) = 12.948 ns; Loc. = LAB_X17_Y14; Fanout = 1; COMB Node = 'ExEntity:ExUnit\|Mux33~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { ExEntity:ExUnit|\ALUActivity:ALUResult[8] ExEntity:ExUnit|Mux33~3 } "NODE_NAME" } } { "exentity.vhd" "" { Text "F:/CPU实验5级流水final/CPU实验5级流水无cache参考代码/cpu/exentity.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.211 ns) + CELL(0.442 ns) 13.601 ns ExEntity:ExUnit\|Mux33~6 15 COMB LAB_X17_Y14 1 " "Info: 15: + IC(0.211 ns) + CELL(0.442 ns) = 13.601 ns; Loc. = LAB_X17_Y14; Fanout = 1; COMB Node = 'ExEntity:ExUnit\|Mux33~6'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { ExEntity:ExUnit|Mux33~3 ExEntity:ExUnit|Mux33~6 } "NODE_NAME" } } { "exentity.vhd" "" { Text "F:/CPU实验5级流水final/CPU实验5级流水无cache参考代码/cpu/exentity.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.361 ns) + CELL(0.292 ns) 14.254 ns ExEntity:ExUnit\|Mux33~7 16 COMB LAB_X17_Y14 2 " "Info: 16: + IC(0.361 ns) + CELL(0.292 ns) = 14.254 ns; Loc. = LAB_X17_Y14; Fanout = 2; COMB Node = 'ExEntity:ExUnit\|Mux33~7'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { ExEntity:ExUnit|Mux33~6 ExEntity:ExUnit|Mux33~7 } "NODE_NAME" } } { "exentity.vhd" "" { Text "F:/CPU实验5级流水final/CPU实验5级流水无cache参考代码/cpu/exentity.vhd" 73 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.539 ns) + CELL(0.114 ns) 14.907 ns ExEntity:ExUnit\|Mux44~3 17 COMB LAB_X17_Y14 2 " "Info: 17: + IC(0.539 ns) + CELL(0.114 ns) = 14.907 ns; Loc. = LAB_X17_Y14; Fanout = 2; COMB Node = 'ExEntity:ExUnit\|Mux44~3'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { ExEntity:ExUnit|Mux33~7 ExEntity:ExUnit|Mux44~3 } "NODE_NAME" } } { "exentity.vhd" "" { Text "F:/CPU实验5级流水final/CPU实验5级流水无cache参考代码/cpu/exentity.vhd" 96 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.914 ns) 15.821 ns ExEntity:ExUnit\|Mux44~1 18 COMB LOOP LAB_X16_Y14 3 " "Info: 18: + IC(0.000 ns) + CELL(0.914 ns) = 15.821 ns; Loc. = LAB_X16_Y14; Fanout = 3; COMB LOOP Node = 'ExEntity:ExUnit\|Mux44~1'" { { "Info" "ITDB_PART_OF_SCC" "ExEntity:ExUnit\|Mux44~1 LAB_X16_Y14 " "Info: Loc. = LAB_X16_Y14; Node \"ExEntity:ExUnit\|Mux44~1\"" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ExEntity:ExUnit|Mux44~1 } "NODE_NAME" } }  } 0 0 "Loc. = %2!s!; Node \"%1!s!\"" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "" { ExEntity:ExUnit|Mux44~1 } "NODE_NAME" } } { "exentity.vhd" "" { Text "F:/CPU实验5级流水final/CPU实验5级流水无cache参考代码/cpu/exentity.vhd" 96 -1 0 } } { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.914 ns" { ExEntity:ExUnit|Mux44~3 ExEntity:ExUnit|Mux44~1 } "NODE_NAME" } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.117 ns) + CELL(0.590 ns) 16.528 ns IFEntity:IFUnit\|Mux1~0 19 COMB LAB_X16_Y14 1 " "Info: 19: + IC(0.117 ns) + CELL(0.590 ns) = 16.528 ns; Loc. = LAB_X16_Y14; Fanout = 1; COMB Node = 'IFEntity:IFUnit\|Mux1~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.707 ns" { ExEntity:ExUnit|Mux44~1 IFEntity:IFUnit|Mux1~0 } "NODE_NAME" } } { "ifentity.vhd" "" { Text "F:/CPU实验5级流水final/CPU实验5级流水无cache参考代码/cpu/ifentity.vhd" 42 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.303 ns) + CELL(0.590 ns) 17.421 ns IFEntity:IFUnit\|PCIncSel~0 20 COMB LAB_X17_Y14 1 " "Info: 20: + IC(0.303 ns) + CELL(0.590 ns) = 17.421 ns; Loc. = LAB_X17_Y14; Fanout = 1; COMB Node = 'IFEntity:IFUnit\|PCIncSel~0'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.893 ns" { IFEntity:IFUnit|Mux1~0 IFEntity:IFUnit|PCIncSel~0 } "NODE_NAME" } } { "ifentity.vhd" "" { Text "F:/CPU实验5级流水final/CPU实验5级流水无cache参考代码/cpu/ifentity.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.063 ns) + CELL(0.590 ns) 18.074 ns IFEntity:IFUnit\|PCIncSel~1 21 COMB LAB_X17_Y14 8 " "Info: 21: + IC(0.063 ns) + CELL(0.590 ns) = 18.074 ns; Loc. = LAB_X17_Y14; Fanout = 8; COMB Node = 'IFEntity:IFUnit\|PCIncSel~1'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "0.653 ns" { IFEntity:IFUnit|PCIncSel~0 IFEntity:IFUnit|PCIncSel~1 } "NODE_NAME" } } { "ifentity.vhd" "" { Text "F:/CPU实验5级流水final/CPU实验5级流水无cache参考代码/cpu/ifentity.vhd" 30 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.779 ns) + CELL(1.225 ns) 21.078 ns IFEntity:IFUnit\|PC\[0\] 22 REG LAB_X24_Y15 6 " "Info: 22: + IC(1.779 ns) + CELL(1.225 ns) = 21.078 ns; Loc. = LAB_X24_Y15; Fanout = 6; REG Node = 'IFEntity:IFUnit\|PC\[0\]'" {  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "3.004 ns" { IFEntity:IFUnit|PCIncSel~1 IFEntity:IFUnit|PC[0] } "NODE_NAME" } } { "ifentity.vhd" "" { Text "F:/CPU实验5级流水final/CPU实验5级流水无cache参考代码/cpu/ifentity.vhd" 65 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "10.446 ns ( 49.56 % ) " "Info: Total cell delay = 10.446 ns ( 49.56 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.632 ns ( 50.44 % ) " "Info: Total interconnect delay = 10.632 ns ( 50.44 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90/quartus/bin/TimingClosureFloorplan.fld" "" "21.078 ns" { MemAccessEntity:MemAccessUnit|w_memToReg s_w_WBData[2]~3 ExEntity:ExUnit|Mux13~2 ExEntity:ExUnit|Mux13~3 ExEntity:ExUnit|Mux30~3 ExEntity:ExUnit|Add0~39 ExEntity:ExUnit|Add0~37 ExEntity:ExUnit|Add0~35 ExEntity:ExUnit|Add0~24 ExEntity:ExUnit|Mux33~4 ExEntity:ExUnit|Mux33~5 ExEntity:ExUnit|Mux50~9 ExEntity:ExUnit|\ALUActivity:ALUResult[8] ExEntity:ExUnit|Mux33~3 ExEntity:ExUnit|Mux33~6 ExEntity:ExUnit|Mux33~7 ExEntity:ExUnit|Mux44~3 ExEntity:ExUnit|Mux44~1 IFEntity:IFUnit|Mux1~0 IFEntity:IFUnit|PCIncSel~0 IFEntity:IFUnit|PCIncSel~1 IFEntity:IFUnit|PC[0] } "NODE_NAME" } }  } 0 0 "Estimated most critical path is %2!s! to %3!s! delay of %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "18 " "Info: Average interconnect usage is 18% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "49 X21_Y0 X31_Y13 " "Info: Peak interconnect usage is 49% of the available device resources in the region that extends from location X21_Y0 to location X31_Y13" {  } {  } 0 0 "Peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:14 " "Info: Fitter routing operations ending: elapsed time is 00:00:14" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Fixed Delay Chain Operation " "Info: Completed Fixed Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Delay Chain Operation " "Info: Completed Auto Delay Chain Operation" {  } {  } 0 0 "Completed %1!s!" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "F:/CPU实验5级流水final/CPU实验5级流水无cache参考代码/cpu/cpuentity.fit.smsg " "Info: Generated suppressed messages file F:/CPU实验5级流水final/CPU实验5级流水无cache参考代码/cpu/cpuentity.fit.smsg" {  } {  } 0 0 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 2 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "214 " "Info: Peak virtual memory: 214 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 03 08:33:25 2006 " "Info: Processing ended: Fri Feb 03 08:33:25 2006" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:34 " "Info: Elapsed time: 00:00:34" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Info: Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
