

        *** GPGPU-Sim Simulator Version 4.0.0  [build gpgpu-sim_git-commit-b1fdc6da937e638fc1cf735829613f1037bbbf1a_modified_0.0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim PTX: overriding embedded ptx with ptx file (PTX_SIM_USE_PTX_FILE is set)
GPGPU-Sim: Configuration options:

-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-gpgpu_occupancy_sm_number                   62 # The SM number to pass to ptxas when getting register usage for computing GPU occupancy. This parameter is required in the config.
-ptx_opcode_latency_int      4,13,4,5,145,32 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,19,25,145,32
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_latency_sfu                    8 # Opcode latencies for SFU instructionsDefault 8
-ptx_opcode_latency_tesnor                   64 # Opcode latencies for Tensor instructionsDefault 64
-ptx_opcode_initiation_int          1,1,1,1,4,4 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV,SHFL>Default 1,1,4,4,32,4
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp          8,8,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
-ptx_opcode_initiation_sfu                    4 # Opcode initiation intervals for sfu instructionsDefault 8
-ptx_opcode_initiation_tensor                   64 # Opcode initiation intervals for tensor instructionsDefault 64
-cdp_latency         7200,8000,100,12000,1600 # CDP API latency <cudaStreamCreateWithFlags, cudaGetParameterBufferV2_init_perWarp, cudaGetParameterBufferV2_perKernel, cudaLaunchDeviceV2_init_perWarp, cudaLaunchDevicV2_perKernel>Default 7200,8000,100,12000,1600
-network_mode                           1 # Interconnection network mode
-inter_config_file   config_pascal_islip.icnt # Interconnection network config file
-inct_in_buffer_limit                   64 # in_buffer_limit
-inct_out_buffer_limit                   64 # out_buffer_limit
-inct_subnets                           2 # subnets
-arbiter_algo                           1 # arbiter_algo
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-checkpoint_option                      0 #  checkpointing flag (0 = no checkpoint)
-checkpoint_kernel                      1 #  checkpointing during execution of which kernel (1- 1st kernel)
-checkpoint_CTA                         0 #  checkpointing after # of CTA (< less than total CTA)
-resume_option                          0 #  resume flag (0 = no resume)
-resume_kernel                          0 #  Resume from which kernel (1= 1st kernel)
-resume_CTA                             0 #  resume from which CTA 
-checkpoint_CTA_t                       0 #  resume from which CTA 
-checkpoint_insn_Y                      0 #  resume from which CTA 
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   61 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1024:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  N:16:128:24,L:R:m:N:L,T:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 N:128:64:2,L:R:f:N:L,S:2:64,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     N:8:128:4,L:R:f:N:L,S:2:48,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     S:4:128:48,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-l1_banks                               1 # The number of L1 cache banks
-l1_latency                            82 # L1 Hit Latency
-smem_latency                          24 # smem Latency
-gpgpu_cache:dl1PrefL1 S:4:128:48,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefShared S:4:128:48,L:L:s:N:L,A:256:8,16:0,32 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          1 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_registers_per_block                 8192 # Maximum number of registers per CTA. (default 8192)
-gpgpu_ignore_resources_limitation                    1 # gpgpu_ignore_resources_limitation (default 0)
-gpgpu_shader_cta                      16 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      28 # number of processing clusters
-gpgpu_n_cores_per_cluster                    2 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                   32 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_per_block                49152 # Size of shared memory per thread block or CTA (default 48kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-adaptive_cache_config                    0 # adaptive_cache_config
-gpgpu_shmem_sizeDefault                49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-mem_unit_ports                         1 # The number of memory transactions allowed per core cycle
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   32 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-sub_core_model                         0 # Sub Core Volta/Pascal model (default = off)
-enable_specialized_operand_collector                    1 # enable_specialized_operand_collector
-gpgpu_operand_collector_num_units_sp                   12 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_dp                    6 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_sfu                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_int                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_units_tensor_core                    4 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    8 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_dp                    1 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_sfu                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_in_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_dp                    1 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sfu                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_int                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_tensor_core                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   61 # Coalescing arch (GT200 = 13, Fermi = 20)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    2 # Max number of instructions that can be issued per warp in one cycle by scheduler (either 1 or 2)
-gpgpu_dual_issue_diff_exec_units                    1 # should dual issue use two different execution unit resources (Default = 1)
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths 2,1,0,2,1,2,1,0,2,1,5 # Pipeline widths ID_OC_SP,ID_OC_DP,ID_OC_INT,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_DP,OC_EX_INT,OC_EX_SFU,OC_EX_MEM,EX_WB,ID_OC_TENSOR_CORE,OC_EX_TENSOR_CORE
-gpgpu_tensor_core_avail                    0 # Tensor Core Available (default=0)
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_dp_units                     1 # Number of DP units (default=0)
-gpgpu_num_int_units                    0 # Number of INT units (default=0)
-gpgpu_num_sfu_units                    2 # Number of SF units (default=1)
-gpgpu_num_tensor_core_units                    1 # Number of tensor_core units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_concurrent_kernel_sm                    0 # Support concurrent kernels on a SM (default = disabled)
-perf_sim_memcpy                        1 # Fill the L2 cache on memcpy
-simple_dram_model                      0 # simple_dram_model with fixed latency and BW
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues          32:32:32:32 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     S:64:128:16,L:B:m:L:L,A:256:64,16:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                           12 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    1 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                   64 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=8:RCD=16:RAS=37:RP=16:RC=52: CL=16:WL=6:CDLR=7:WR=16:nbkgrp=4:CCDL=4:RTPL=3 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-dual_bus_interface                     0 # dual_bus_interface (default = 0) 
-dram_bnk_indexing_policy                    0 # dram_bnk_indexing_policy (0 = normal indexing, 1 = Xoring with the higher bits) (Default = 0)
-dram_bnkgrp_indexing_policy                    1 # dram_bnkgrp_indexing_policy (0 = take higher bits, 1 = take lower bits) (Default = 0)
-Seperate_Write_Queue_Enable                    0 # Seperate_Write_Queue_Enable
-Write_Queue_Size                32:28:16 # Write_Queue_Size
-Elimnate_rw_turnaround                    0 # elimnate_rw_turnaround i.e set tWTR and tRTW = 0
-icnt_flit_size                        40 # icnt_flit_size
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.RBBBCCCC.BCCSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-memory_partition_indexing                    0 # 0 = no indexing, 1 = bitwise xoring, 2 = IPoly, 3 = custom indexing
-gpuwattch_xml_file         gpuwattch.xml # GPUWattch XML file
-power_simulation_enabled                    0 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    0 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_completed_cta                    0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_compute_capability_major                    6 # Major compute capability version number
-gpgpu_compute_capability_minor                    1 # Minor compute capability version number
-gpgpu_flush_l1_cache                    1 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 1417.0:1417.0:1417.0:2500.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-gpgpu_stack_size_limit                 1024 # GPU thread stack size
-gpgpu_heap_size_limit              8388608 # GPU malloc heap size 
-gpgpu_runtime_sync_depth_limit                    2 # GPU device runtime synchronize depth
-gpgpu_runtime_pending_launch_count_limit                 2048 # GPU device runtime pending launch count
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-gpgpu_kernel_launch_latency                    0 # Kernel launch latency in cycles. Default: 0
-gpgpu_cdp_enabled                      0 # Turn on CDP
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     8 # minimal delay between activation of rows in different banks
RCD                                    16 # row to column delay
RAS                                    37 # time needed to activate row
RP                                     16 # time needed to precharge (deactivate) row
RC                                     52 # row cycle time
CDLR                                    7 # switching from write to read (changes tWTR)
WR                                     16 # last data-in to row precharge
CL                                     16 # CAS latency
WL                                      6 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    4 # column to column delay between accesses to different bank groups
RTPL                                    3 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 24
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 0000000000007080 	high:15 low:7
addr_dec_mask[ROW]   = 000000000fff8000 	high:28 low:15
addr_dec_mask[COL]   = 0000000000000f7f 	high:12 low:0
addr_dec_mask[BURST] = 000000000000001f 	high:5 low:0
sub_partition_id_mask = 0000000000000080
GPGPU-Sim uArch: clock freqs: 1417000000.000000:1417000000.000000:1417000000.000000:2500000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000070571630205:0.00000000070571630205:0.00000000070571630205:0.00000000040000000000
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49  50  51
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 28
GPGPU-Sim uArch:    0   1   2   3   4   5   6
GPGPU-Sim uArch:    7   8   9  10  11  12  13
GPGPU-Sim uArch:   14  15  16  17  18  19  20
GPGPU-Sim uArch:   21  22  23  24  25  26  27
GPGPU-Sim uArch:   28  29  30  31  32  33  34
GPGPU-Sim uArch:   35  36  37  38  39  40  41
GPGPU-Sim uArch:   42  43  44  45  46  47  48
GPGPU-Sim uArch:   49  50  51
e4ab91ad5e9445b73c6e4f1be5dd7ac3  /home/ee557/Desktop/p4/cutlass-gpgpu-sim/cutlass-test
Extracting PTX file and ptxas options    1: cutlass-test.1.sm_70.ptx -arch=sm_70
GPGPU-Sim uArch: performance model initialization complete.
self exe links to: /home/ee557/Desktop/p4/cutlass-gpgpu-sim/cutlass-test
self exe links to: /home/ee557/Desktop/p4/cutlass-gpgpu-sim/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=default
self exe links to: /home/ee557/Desktop/p4/cutlass-gpgpu-sim/cutlass-test
Running md5sum using "md5sum /home/ee557/Desktop/p4/cutlass-gpgpu-sim/cutlass-test "
self exe links to: /home/ee557/Desktop/p4/cutlass-gpgpu-sim/cutlass-test
Extracting specific PTX file named cutlass-test.1.sm_70.ptx 
GPGPU-Sim PTX: __cudaRegisterFunction _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11DgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi64ELi64ELi1EEENS0_13LinearScalingIdNS0_19FragmentMultiplyAddIdEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11DgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE : hostFun 0x0x402d09, fat_cubin_handle = 1
GPGPU-Sim PTX: Parsing cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "__assertfail_param_4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating global region for "__unnamed_1" from 0x100 to 0x18f (global memory space)
GPGPU-Sim PTX: allocating global region for "__unnamed_2" from 0x200 to 0x290 (global memory space)
GPGPU-Sim PTX: allocating global region for "__unnamed_3" from 0x300 to 0x38f (global memory space)
GPGPU-Sim PTX: allocating global region for "__unnamed_4" from 0x400 to 0x48e (global memory space)
GPGPU-Sim PTX: allocating global region for "$str" from 0x500 to 0x50f (global memory space)
GPGPU-Sim PTX: allocating global region for "$str1" from 0x580 to 0x595 (global memory space)
GPGPU-Sim PTX: allocating shared region for "_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11DgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi64ELi64ELi1EEENS0_13LinearScalingIdNS0_19FragmentMultiplyAddIdEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11DgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE$__cuda_local_var_31507_57_non_const_shared_storage" from 0x0 to 0x4010 (shared memory space)
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x0 to 0x8
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x8 to 0x10
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x10 to 0x14
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x14 to 0x1c
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x1c to 0x24
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x24 to 0x2c
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x2c to 0x34
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x34 to 0x38
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x38 to 0x40
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x40 to 0x48
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x48 to 0x50
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x50 to 0x58
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x58 to 0x5c
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x5c to 0x64
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x64 to 0x6c
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x6c to 0x74
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x74 to 0x7c
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x7c to 0x80
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x80 to 0x88
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x88 to 0x90
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x90 to 0x98
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x98 to 0xa0
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xa0 to 0xa4
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xa4 to 0xac
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xac to 0xb4
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xb4 to 0xbc
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xbc to 0xc4
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xc4 to 0xc8
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xc8 to 0xd0
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xd0 to 0xd8
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xd8 to 0xe0
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0xe0 to 0xe8
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0xe8 to 0xec
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0xec to 0xf4
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0xf4 to 0xfc
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0xfc to 0x104
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x104 to 0x10c
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x10c to 0x110
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x110 to 0x118
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x118 to 0x120
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x120 to 0x128
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x128 to 0x130
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x130 to 0x134
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x134 to 0x13c
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x13c to 0x144
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x144 to 0x14c
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x14c to 0x154
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x154 to 0x158
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x158 to 0x160
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x160 to 0x168
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x168 to 0x170
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x170 to 0x178
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x178 to 0x17c
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x17c to 0x184
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x184 to 0x18c
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x18c to 0x194
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x194 to 0x19c
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x19c to 0x1a0
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x1a0 to 0x1a8
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x1a8 to 0x1b0
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x1b0 to 0x1b8
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x1b8 to 0x1c0
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x1c0 to 0x1c4
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x1c4 to 0x1cc
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x1cc to 0x1d4
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x1d4 to 0x1dc
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x1dc to 0x1e4
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x1e4 to 0x1e8
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x1e8 to 0x1f0
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x1f0 to 0x1f8
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x1f8 to 0x200
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x200 to 0x208
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x208 to 0x20c
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x20c to 0x214
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x214 to 0x21c
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x21c to 0x224
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x224 to 0x22c
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x22c to 0x230
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x230 to 0x238
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x238 to 0x240
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x240 to 0x248
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x248 to 0x250
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x250 to 0x254
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x254 to 0x25c
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x25c to 0x264
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x264 to 0x26c
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x26c to 0x274
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x274 to 0x278
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x278 to 0x280
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x280 to 0x288
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x288 to 0x290
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x290 to 0x298
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x298 to 0x29c
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x29c to 0x2a4
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x2a4 to 0x2ac
GPGPU-Sim PTX: allocating stack frame region for .param "param0" from 0x2ac to 0x2b4
GPGPU-Sim PTX: allocating stack frame region for .param "param1" from 0x2b4 to 0x2bc
GPGPU-Sim PTX: allocating stack frame region for .param "param2" from 0x2bc to 0x2c0
GPGPU-Sim PTX: allocating stack frame region for .param "param3" from 0x2c0 to 0x2c8
GPGPU-Sim PTX: allocating stack frame region for .param "param4" from 0x2c8 to 0x2d0
GPGPU-Sim PTX: instruction assembly for function '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11DgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi64ELi64ELi1EEENS0_13LinearScalingIdNS0_19FragmentMultiplyAddIdEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11DgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE'...   done.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX:     initializing '__unnamed_1' ...  wrote 143 bytes
GPGPU-Sim PTX:     initializing '__unnamed_2' ...  wrote 144 bytes
GPGPU-Sim PTX:     initializing '__unnamed_3' ...  wrote 143 bytes
GPGPU-Sim PTX:     initializing '__unnamed_4' ...  wrote 142 bytes
GPGPU-Sim PTX:     initializing '$str' ...  wrote 15 bytes
GPGPU-Sim PTX:     initializing '$str1' ...  wrote 21 bytes
GPGPU-Sim PTX: finished loading globals (608 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: Loading PTXInfo from cutlass-test.1.sm_70.ptx
GPGPU-Sim PTX: Kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11DgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi64ELi64ELi1EEENS0_13LinearScalingIdNS0_19FragmentMultiplyAddIdEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11DgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE' : regs=255, lmem=0, smem=16400, cmem=792
self exe links to: /home/ee557/Desktop/p4/cutlass-gpgpu-sim/cutlass-test
self exe links to: /home/ee557/Desktop/p4/cutlass-gpgpu-sim/cutlass-test
9.1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=default
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x408500, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x408790, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x408a20, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x408cb0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x408f40, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x4091d0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x409460, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x4096f0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceImLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x409970, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x409bf0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x409e70, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x40a0f0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi1ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x40a370, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x40a5f0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi1ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x40a870, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi1EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_ : hostFun 0x0x40aaf0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memcpy_3d_deviceIjLi0ELi0ELi0EEvPKhPhT_S3_S3_S3_S3_S3_S3_jjjjjjjjS3_S1_S2_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x40ad10, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x40af30, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x40b150, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x40b370, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x40b590, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x40b7b0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x40b9d0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x40bbf0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceImLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x40be10, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x40c030, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x40c250, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x40c470, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi1ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x40c690, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x40c8b0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi1ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x40cad0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi1EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterFunction __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_ : hostFun 0x0x40ccf0, fat_cubin_handle = 2
Warning: cannot find deviceFun __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37__Z16memset_3d_deviceIjLi0ELi0ELi0EEvPhhjT_S1_S1_S1_S1_jjjjjjjS1_S0_
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6a82c0; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6a8300; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_set_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6a8340; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel32 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6a8380; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 64 bytes
GPGPU-Sim PTX registering constant __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cpy_kernel64 (64 bytes) to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6a7560; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 1992 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorTableArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6a82a0; deviceAddress = cudartErrorTable; deviceName = cudartErrorTable
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorTable hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x40fbe0; deviceAddress = cudartErrorTableEntryCount; deviceName = cudartErrorTableEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorTableEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x40fc00; deviceAddress = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr; deviceName = __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 104 bytes
GPGPU-Sim PTX registering global __nv_static_51__38_cuda_device_runtime_compute_70_cpp1_ii_8b1a5d37_cudartErrorCnpMapArr hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6a82a8; deviceAddress = cudartErrorCnpMap; deviceName = cudartErrorCnpMap
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 8 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMap hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x40fbe4; deviceAddress = cudartErrorCnpMapEntryCount; deviceName = cudartErrorCnpMapEntryCount
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global cudartErrorCnpMapEntryCount hostVar to name mapping
GPGPU-Sim PTX: __cudaRegisterVar: hostVar = 0x6a82b0; deviceAddress = __CNPRT_VERSION_NUMBER__; deviceName = __CNPRT_VERSION_NUMBER__
GPGPU-Sim PTX: __cudaRegisterVar: Registering const memory space of 4 bytes
GPGPU-Sim PTX registering global __CNPRT_VERSION_NUMBER__ hostVar to name mapping
GPGPU-Sim PTX: Setting up arguments for 440 bytes starting at 0x7ffdc0fecdb0..

GPGPU-Sim PTX: cudaLaunch for 0x0x402d09 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: finding reconvergence points for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11DgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi64ELi64ELi1EEENS0_13LinearScalingIdNS0_19FragmentMultiplyAddIdEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11DgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11DgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi64ELi64ELi1EEENS0_13LinearScalingIdNS0_19FragmentMultiplyAddIdEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11DgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate dominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11DgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi64ELi64ELi1EEENS0_13LinearScalingIdNS0_19FragmentMultiplyAddIdEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11DgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11DgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi64ELi64ELi1EEENS0_13LinearScalingIdNS0_19FragmentMultiplyAddIdEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11DgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: Finding immediate postdominators for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11DgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi64ELi64ELi1EEENS0_13LinearScalingIdNS0_19FragmentMultiplyAddIdEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11DgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11DgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi64ELi64ELi1EEENS0_13LinearScalingIdNS0_19FragmentMultiplyAddIdEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11DgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE'...
GPGPU-Sim PTX: reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11DgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi64ELi64ELi1EEENS0_13LinearScalingIdNS0_19FragmentMultiplyAddIdEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11DgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x238 (cutlass-test.1.sm_70.ptx:114) @%p23 bra BB0_2;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2b0 (cutlass-test.1.sm_70.ptx:152) mov.u32 %r227, %ctaid.y;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x3d8 (cutlass-test.1.sm_70.ptx:189) @%p23 bra BB0_4;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x450 (cutlass-test.1.sm_70.ptx:227) setp.lt.s32%p39, %r25, 8;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x458 (cutlass-test.1.sm_70.ptx:228) @%p39 bra BB0_7;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6f0 (cutlass-test.1.sm_70.ptx:318) shl.b64 %rd942, %rd5, 3;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x460 (cutlass-test.1.sm_70.ptx:229) bra.uni BB0_5;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5a8 (cutlass-test.1.sm_70.ptx:274) setp.gt.s32%p40, %r25, 8;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x5a0 (cutlass-test.1.sm_70.ptx:271) bra.uni BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6f0 (cutlass-test.1.sm_70.ptx:318) shl.b64 %rd942, %rd5, 3;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x5b0 (cutlass-test.1.sm_70.ptx:275) @%p40 bra BB0_8;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6f0 (cutlass-test.1.sm_70.ptx:318) shl.b64 %rd942, %rd5, 3;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x720 (cutlass-test.1.sm_70.ptx:324) @!%p49 bra BB0_10;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x738 (cutlass-test.1.sm_70.ptx:331) and.b32 %r314, %r563, 2;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x728 (cutlass-test.1.sm_70.ptx:325) bra.uni BB0_9;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x730 (cutlass-test.1.sm_70.ptx:328) ld.global.u64 %rd1708, [%rd7];
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x750 (cutlass-test.1.sm_70.ptx:334) @%p50 bra BB0_12;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x760 (cutlass-test.1.sm_70.ptx:339) cvt.s64.s32%rd12, %r10;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x798 (cutlass-test.1.sm_70.ptx:346) @%p51 bra BB0_14;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7a8 (cutlass-test.1.sm_70.ptx:351) and.b32 %r316, %r563, 8;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x7c0 (cutlass-test.1.sm_70.ptx:354) @%p52 bra BB0_16;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d0 (cutlass-test.1.sm_70.ptx:359) add.s64 %rd19, %rd13, %rd12;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x800 (cutlass-test.1.sm_70.ptx:365) @%p53 bra BB0_18;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x810 (cutlass-test.1.sm_70.ptx:370) and.b32 %r318, %r563, 512;
GPGPU-Sim PTX: 13 (potential) branch divergence @  PC=0x828 (cutlass-test.1.sm_70.ptx:373) @%p54 bra BB0_20;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (cutlass-test.1.sm_70.ptx:378) add.s64 %rd25, %rd19, %rd12;
GPGPU-Sim PTX: 14 (potential) branch divergence @  PC=0x868 (cutlass-test.1.sm_70.ptx:384) @%p55 bra BB0_22;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x878 (cutlass-test.1.sm_70.ptx:389) and.b32 %r320, %r563, 2048;
GPGPU-Sim PTX: 15 (potential) branch divergence @  PC=0x890 (cutlass-test.1.sm_70.ptx:392) @%p56 bra BB0_24;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8a0 (cutlass-test.1.sm_70.ptx:397) shl.b64 %rd954, %rd6, 3;
GPGPU-Sim PTX: 16 (potential) branch divergence @  PC=0x8e8 (cutlass-test.1.sm_70.ptx:406) @!%p57 bra BB0_26;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x900 (cutlass-test.1.sm_70.ptx:413) and.b32 %r322, %r562, 2;
GPGPU-Sim PTX: 17 (potential) branch divergence @  PC=0x8f0 (cutlass-test.1.sm_70.ptx:407) bra.uni BB0_25;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8f8 (cutlass-test.1.sm_70.ptx:410) ld.global.u64 %rd1716, [%rd31];
GPGPU-Sim PTX: 18 (potential) branch divergence @  PC=0x918 (cutlass-test.1.sm_70.ptx:416) @%p58 bra BB0_28;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x928 (cutlass-test.1.sm_70.ptx:421) cvt.s64.s32%rd37, %r1;
GPGPU-Sim PTX: 19 (potential) branch divergence @  PC=0x960 (cutlass-test.1.sm_70.ptx:428) @%p59 bra BB0_30;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x970 (cutlass-test.1.sm_70.ptx:433) and.b32 %r324, %r562, 8;
GPGPU-Sim PTX: 20 (potential) branch divergence @  PC=0x988 (cutlass-test.1.sm_70.ptx:436) @%p60 bra BB0_32;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x998 (cutlass-test.1.sm_70.ptx:441) add.s64 %rd44, %rd38, %rd37;
GPGPU-Sim PTX: 21 (potential) branch divergence @  PC=0x9c8 (cutlass-test.1.sm_70.ptx:447) @%p61 bra BB0_34;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9d8 (cutlass-test.1.sm_70.ptx:452) and.b32 %r326, %r562, 512;
GPGPU-Sim PTX: 22 (potential) branch divergence @  PC=0x9f0 (cutlass-test.1.sm_70.ptx:455) @%p62 bra BB0_36;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa00 (cutlass-test.1.sm_70.ptx:460) add.s64 %rd50, %rd44, %rd37;
GPGPU-Sim PTX: 23 (potential) branch divergence @  PC=0xa30 (cutlass-test.1.sm_70.ptx:466) @%p63 bra BB0_38;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa40 (cutlass-test.1.sm_70.ptx:471) and.b32 %r328, %r562, 2048;
GPGPU-Sim PTX: 24 (potential) branch divergence @  PC=0xa50 (cutlass-test.1.sm_70.ptx:473) @%p64 bra BB0_40;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xa60 (cutlass-test.1.sm_70.ptx:478) shl.b32 %r329, %r28, 3;
GPGPU-Sim PTX: 25 (potential) branch divergence @  PC=0xb40 (cutlass-test.1.sm_70.ptx:506) @%p65 bra BB0_42;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb8 (cutlass-test.1.sm_70.ptx:544) and.b32 %r334, %r20, 16;
GPGPU-Sim PTX: 26 (potential) branch divergence @  PC=0xc00 (cutlass-test.1.sm_70.ptx:553) @%p66 bra BB0_44;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xc78 (cutlass-test.1.sm_70.ptx:591) shl.b32 %r342, %r37, 3;
GPGPU-Sim PTX: 27 (potential) branch divergence @  PC=0xcf8 (cutlass-test.1.sm_70.ptx:607) @%p67 bra BB0_45;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2db8 (cutlass-test.1.sm_70.ptx:1715) setp.lt.s32%p94, %r579, -7;
GPGPU-Sim PTX: 28 (potential) branch divergence @  PC=0xf58 (cutlass-test.1.sm_70.ptx:686) @%p68 bra BB0_49;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1118 (cutlass-test.1.sm_70.ptx:745) and.b32 %r388, %r563, 1;
GPGPU-Sim PTX: 29 (potential) branch divergence @  PC=0x1128 (cutlass-test.1.sm_70.ptx:747) @!%p73 bra BB0_51;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1140 (cutlass-test.1.sm_70.ptx:754) and.b32 %r389, %r563, 2;
GPGPU-Sim PTX: 30 (potential) branch divergence @  PC=0x1130 (cutlass-test.1.sm_70.ptx:748) bra.uni BB0_50;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1138 (cutlass-test.1.sm_70.ptx:751) ld.global.u64 %rd1708, [%rd1611];
GPGPU-Sim PTX: 31 (potential) branch divergence @  PC=0x1150 (cutlass-test.1.sm_70.ptx:756) @%p74 bra BB0_53;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1160 (cutlass-test.1.sm_70.ptx:761) mul.wide.s32 %rd1147, %r10, 8;
GPGPU-Sim PTX: 32 (potential) branch divergence @  PC=0x1180 (cutlass-test.1.sm_70.ptx:765) @%p75 bra BB0_55;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1190 (cutlass-test.1.sm_70.ptx:770) and.b32 %r391, %r563, 8;
GPGPU-Sim PTX: 33 (potential) branch divergence @  PC=0x11a0 (cutlass-test.1.sm_70.ptx:772) @%p76 bra BB0_57;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11b0 (cutlass-test.1.sm_70.ptx:777) add.s64 %rd1149, %rd12, %rd12;
GPGPU-Sim PTX: 34 (potential) branch divergence @  PC=0x11d8 (cutlass-test.1.sm_70.ptx:782) @%p77 bra BB0_59;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x11e8 (cutlass-test.1.sm_70.ptx:787) and.b32 %r393, %r563, 512;
GPGPU-Sim PTX: 35 (potential) branch divergence @  PC=0x11f8 (cutlass-test.1.sm_70.ptx:789) @%p78 bra BB0_61;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1208 (cutlass-test.1.sm_70.ptx:794) add.s64 %rd1153, %rd1149, %rd12;
GPGPU-Sim PTX: 36 (potential) branch divergence @  PC=0x1230 (cutlass-test.1.sm_70.ptx:799) @%p79 bra BB0_63;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1240 (cutlass-test.1.sm_70.ptx:804) and.b32 %r395, %r563, 2048;
GPGPU-Sim PTX: 37 (potential) branch divergence @  PC=0x1250 (cutlass-test.1.sm_70.ptx:806) @%p80 bra BB0_65;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1260 (cutlass-test.1.sm_70.ptx:811) add.s64 %rd1159, %rd1153, %rd955;
GPGPU-Sim PTX: 38 (potential) branch divergence @  PC=0x1288 (cutlass-test.1.sm_70.ptx:816) @!%p81 bra BB0_67;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12a0 (cutlass-test.1.sm_70.ptx:823) and.b32 %r397, %r562, 2;
GPGPU-Sim PTX: 39 (potential) branch divergence @  PC=0x1290 (cutlass-test.1.sm_70.ptx:817) bra.uni BB0_66;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1298 (cutlass-test.1.sm_70.ptx:820) ld.global.u64 %rd1716, [%rd1602];
GPGPU-Sim PTX: 40 (potential) branch divergence @  PC=0x12b0 (cutlass-test.1.sm_70.ptx:825) @%p82 bra BB0_69;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12c0 (cutlass-test.1.sm_70.ptx:830) mul.wide.s32 %rd1161, %r1, 8;
GPGPU-Sim PTX: 41 (potential) branch divergence @  PC=0x12e0 (cutlass-test.1.sm_70.ptx:834) @%p83 bra BB0_71;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x12f0 (cutlass-test.1.sm_70.ptx:839) and.b32 %r399, %r562, 8;
GPGPU-Sim PTX: 42 (potential) branch divergence @  PC=0x1300 (cutlass-test.1.sm_70.ptx:841) @%p84 bra BB0_73;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1310 (cutlass-test.1.sm_70.ptx:846) add.s64 %rd1163, %rd37, %rd37;
GPGPU-Sim PTX: 43 (potential) branch divergence @  PC=0x1338 (cutlass-test.1.sm_70.ptx:851) @%p85 bra BB0_75;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (cutlass-test.1.sm_70.ptx:856) and.b32 %r401, %r562, 512;
GPGPU-Sim PTX: 44 (potential) branch divergence @  PC=0x1358 (cutlass-test.1.sm_70.ptx:858) @%p86 bra BB0_77;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1368 (cutlass-test.1.sm_70.ptx:863) add.s64 %rd1167, %rd1163, %rd37;
GPGPU-Sim PTX: 45 (potential) branch divergence @  PC=0x1390 (cutlass-test.1.sm_70.ptx:868) @%p87 bra BB0_79;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13a0 (cutlass-test.1.sm_70.ptx:873) and.b32 %r403, %r562, 2048;
GPGPU-Sim PTX: 46 (potential) branch divergence @  PC=0x13b0 (cutlass-test.1.sm_70.ptx:875) @%p88 bra BB0_81;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13c0 (cutlass-test.1.sm_70.ptx:880) add.s64 %rd1173, %rd1167, %rd968;
GPGPU-Sim PTX: 47 (potential) branch divergence @  PC=0x2bb0 (cutlass-test.1.sm_70.ptx:1646) @%p93 bra BB0_47;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2bb8 (cutlass-test.1.sm_70.ptx:1647) bra.uni BB0_82;
GPGPU-Sim PTX: 48 (potential) branch divergence @  PC=0x2bb8 (cutlass-test.1.sm_70.ptx:1647) bra.uni BB0_82;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2db8 (cutlass-test.1.sm_70.ptx:1715) setp.lt.s32%p94, %r579, -7;
GPGPU-Sim PTX: 49 (potential) branch divergence @  PC=0x2dc0 (cutlass-test.1.sm_70.ptx:1716) @%p94 bra BB0_84;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4668 (cutlass-test.1.sm_70.ptx:2509) mov.u32 %r552, %tid.x;
GPGPU-Sim PTX: 50 (potential) branch divergence @  PC=0x4660 (cutlass-test.1.sm_70.ptx:2506) @%p95 bra BB0_83;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4668 (cutlass-test.1.sm_70.ptx:2509) mov.u32 %r552, %tid.x;
GPGPU-Sim PTX: 51 (potential) branch divergence @  PC=0x4720 (cutlass-test.1.sm_70.ptx:2532) @%p96 bra BB0_357;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8938 (cutlass-test.1.sm_70.ptx:5785) ret;
GPGPU-Sim PTX: 52 (potential) branch divergence @  PC=0x4728 (cutlass-test.1.sm_70.ptx:2533) bra.uni BB0_85;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5fa0 (cutlass-test.1.sm_70.ptx:3758) setp.lt.s32%p97, %r85, 528;
GPGPU-Sim PTX: 53 (potential) branch divergence @  PC=0x4738 (cutlass-test.1.sm_70.ptx:2537) @%p489 bra BB0_359;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x47b0 (cutlass-test.1.sm_70.ptx:2575) mov.u32 %r558, %tid.x;
GPGPU-Sim PTX: 54 (potential) branch divergence @  PC=0x47d0 (cutlass-test.1.sm_70.ptx:2579) @%p490 bra BB0_361;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4848 (cutlass-test.1.sm_70.ptx:2617) mov.u32 %r559, _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11DgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi64ELi64ELi1EEENS0_13LinearScalingIdNS0_19FragmentMultiplyAddIdEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11DgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE$__cuda_local_var_31507_57_non_const_shared_storage;
GPGPU-Sim PTX: 55 (potential) branch divergence @  PC=0x48f8 (cutlass-test.1.sm_70.ptx:2639) @!%p492 bra BB0_363;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4920 (cutlass-test.1.sm_70.ptx:2648) setp.lt.s32%p493, %r82, %r205;
GPGPU-Sim PTX: 56 (potential) branch divergence @  PC=0x4900 (cutlass-test.1.sm_70.ptx:2640) bra.uni BB0_362;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4908 (cutlass-test.1.sm_70.ptx:2643) ld.shared.f64 %fd2003, [%r157];
GPGPU-Sim PTX: 57 (potential) branch divergence @  PC=0x4968 (cutlass-test.1.sm_70.ptx:2657) @!%p495 bra BB0_365;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4990 (cutlass-test.1.sm_70.ptx:2666) cvt.s64.s32%rd867, %r199;
GPGPU-Sim PTX: 58 (potential) branch divergence @  PC=0x4970 (cutlass-test.1.sm_70.ptx:2658) bra.uni BB0_364;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4978 (cutlass-test.1.sm_70.ptx:2661) shl.b64 %rd1433, %rd611, 3;
GPGPU-Sim PTX: 59 (potential) branch divergence @  PC=0x49c8 (cutlass-test.1.sm_70.ptx:2673) @!%p498 bra BB0_367;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x49e0 (cutlass-test.1.sm_70.ptx:2680) and.pred %p501, %p493, %p497;
GPGPU-Sim PTX: 60 (potential) branch divergence @  PC=0x49d0 (cutlass-test.1.sm_70.ptx:2674) bra.uni BB0_366;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x49d8 (cutlass-test.1.sm_70.ptx:2677) st.global.f64 [%rd869], %fd239;
GPGPU-Sim PTX: 61 (potential) branch divergence @  PC=0x49e8 (cutlass-test.1.sm_70.ptx:2681) @!%p501 bra BB0_369;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a08 (cutlass-test.1.sm_70.ptx:2689) add.s64 %rd870, %rd868, %rd867;
GPGPU-Sim PTX: 62 (potential) branch divergence @  PC=0x49f0 (cutlass-test.1.sm_70.ptx:2682) bra.uni BB0_368;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x49f8 (cutlass-test.1.sm_70.ptx:2685) add.s64 %rd1437, %rd1435, %rd4;
GPGPU-Sim PTX: 63 (potential) branch divergence @  PC=0x4a38 (cutlass-test.1.sm_70.ptx:2695) @!%p504 bra BB0_371;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a50 (cutlass-test.1.sm_70.ptx:2702) and.pred %p507, %p493, %p503;
GPGPU-Sim PTX: 64 (potential) branch divergence @  PC=0x4a40 (cutlass-test.1.sm_70.ptx:2696) bra.uni BB0_370;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a48 (cutlass-test.1.sm_70.ptx:2699) st.global.f64 [%rd871], %fd237;
GPGPU-Sim PTX: 65 (potential) branch divergence @  PC=0x4a58 (cutlass-test.1.sm_70.ptx:2703) @!%p507 bra BB0_373;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a78 (cutlass-test.1.sm_70.ptx:2711) add.s64 %rd872, %rd870, %rd867;
GPGPU-Sim PTX: 66 (potential) branch divergence @  PC=0x4a60 (cutlass-test.1.sm_70.ptx:2704) bra.uni BB0_372;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4a68 (cutlass-test.1.sm_70.ptx:2707) add.s64 %rd1440, %rd1438, %rd4;
GPGPU-Sim PTX: 67 (potential) branch divergence @  PC=0x4aa8 (cutlass-test.1.sm_70.ptx:2717) @!%p510 bra BB0_375;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4ac0 (cutlass-test.1.sm_70.ptx:2724) and.pred %p513, %p493, %p509;
GPGPU-Sim PTX: 68 (potential) branch divergence @  PC=0x4ab0 (cutlass-test.1.sm_70.ptx:2718) bra.uni BB0_374;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4ab8 (cutlass-test.1.sm_70.ptx:2721) st.global.f64 [%rd873], %fd235;
GPGPU-Sim PTX: 69 (potential) branch divergence @  PC=0x4ac8 (cutlass-test.1.sm_70.ptx:2725) @!%p513 bra BB0_377;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4ae8 (cutlass-test.1.sm_70.ptx:2733) cvt.s64.s32%rd874, %r198;
GPGPU-Sim PTX: 70 (potential) branch divergence @  PC=0x4ad0 (cutlass-test.1.sm_70.ptx:2726) bra.uni BB0_376;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4ad8 (cutlass-test.1.sm_70.ptx:2729) add.s64 %rd1443, %rd1441, %rd4;
GPGPU-Sim PTX: 71 (potential) branch divergence @  PC=0x4b78 (cutlass-test.1.sm_70.ptx:2751) @!%p515 bra BB0_379;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4bb0 (cutlass-test.1.sm_70.ptx:2762) and.pred %p518, %p493, %p514;
GPGPU-Sim PTX: 72 (potential) branch divergence @  PC=0x4b80 (cutlass-test.1.sm_70.ptx:2752) bra.uni BB0_378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4b88 (cutlass-test.1.sm_70.ptx:2755) ld.shared.f64 %fd2005, [%r157];
GPGPU-Sim PTX: 73 (potential) branch divergence @  PC=0x4bf0 (cutlass-test.1.sm_70.ptx:2770) @!%p518 bra BB0_381;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c18 (cutlass-test.1.sm_70.ptx:2779) add.s64 %rd876, %rd875, %rd867;
GPGPU-Sim PTX: 74 (potential) branch divergence @  PC=0x4bf8 (cutlass-test.1.sm_70.ptx:2771) bra.uni BB0_380;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c00 (cutlass-test.1.sm_70.ptx:2774) shl.b64 %rd1446, %rd875, 3;
GPGPU-Sim PTX: 75 (potential) branch divergence @  PC=0x4c48 (cutlass-test.1.sm_70.ptx:2785) @!%p521 bra BB0_383;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c60 (cutlass-test.1.sm_70.ptx:2792) and.pred %p524, %p493, %p520;
GPGPU-Sim PTX: 76 (potential) branch divergence @  PC=0x4c50 (cutlass-test.1.sm_70.ptx:2786) bra.uni BB0_382;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c58 (cutlass-test.1.sm_70.ptx:2789) st.global.f64 [%rd877], %fd253;
GPGPU-Sim PTX: 77 (potential) branch divergence @  PC=0x4c68 (cutlass-test.1.sm_70.ptx:2793) @!%p524 bra BB0_385;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c88 (cutlass-test.1.sm_70.ptx:2801) add.s64 %rd878, %rd876, %rd867;
GPGPU-Sim PTX: 78 (potential) branch divergence @  PC=0x4c70 (cutlass-test.1.sm_70.ptx:2794) bra.uni BB0_384;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4c78 (cutlass-test.1.sm_70.ptx:2797) add.s64 %rd1450, %rd1448, %rd4;
GPGPU-Sim PTX: 79 (potential) branch divergence @  PC=0x4cb8 (cutlass-test.1.sm_70.ptx:2807) @!%p527 bra BB0_387;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4cd0 (cutlass-test.1.sm_70.ptx:2814) and.pred %p530, %p493, %p526;
GPGPU-Sim PTX: 80 (potential) branch divergence @  PC=0x4cc0 (cutlass-test.1.sm_70.ptx:2808) bra.uni BB0_386;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4cc8 (cutlass-test.1.sm_70.ptx:2811) st.global.f64 [%rd879], %fd251;
GPGPU-Sim PTX: 81 (potential) branch divergence @  PC=0x4cd8 (cutlass-test.1.sm_70.ptx:2815) @!%p530 bra BB0_389;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4cf8 (cutlass-test.1.sm_70.ptx:2823) add.s64 %rd880, %rd878, %rd867;
GPGPU-Sim PTX: 82 (potential) branch divergence @  PC=0x4ce0 (cutlass-test.1.sm_70.ptx:2816) bra.uni BB0_388;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4ce8 (cutlass-test.1.sm_70.ptx:2819) add.s64 %rd1453, %rd1451, %rd4;
GPGPU-Sim PTX: 83 (potential) branch divergence @  PC=0x4d28 (cutlass-test.1.sm_70.ptx:2829) @!%p533 bra BB0_391;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d40 (cutlass-test.1.sm_70.ptx:2836) and.pred %p536, %p493, %p532;
GPGPU-Sim PTX: 84 (potential) branch divergence @  PC=0x4d30 (cutlass-test.1.sm_70.ptx:2830) bra.uni BB0_390;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d38 (cutlass-test.1.sm_70.ptx:2833) st.global.f64 [%rd881], %fd249;
GPGPU-Sim PTX: 85 (potential) branch divergence @  PC=0x4d48 (cutlass-test.1.sm_70.ptx:2837) @!%p536 bra BB0_393;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d68 (cutlass-test.1.sm_70.ptx:2845) ld.param.u32 %r561, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11DgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi64ELi64ELi1EEENS0_13LinearScalingIdNS0_19FragmentMultiplyAddIdEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11DgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE_param_0+272];
GPGPU-Sim PTX: 86 (potential) branch divergence @  PC=0x4d50 (cutlass-test.1.sm_70.ptx:2838) bra.uni BB0_392;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4d58 (cutlass-test.1.sm_70.ptx:2841) add.s64 %rd1456, %rd1454, %rd4;
GPGPU-Sim PTX: 87 (potential) branch divergence @  PC=0x4dc0 (cutlass-test.1.sm_70.ptx:2856) @%p489 bra BB0_395;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4e38 (cutlass-test.1.sm_70.ptx:2894) @%p490 bra BB0_397;
GPGPU-Sim PTX: 88 (potential) branch divergence @  PC=0x4e38 (cutlass-test.1.sm_70.ptx:2894) @%p490 bra BB0_397;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4eb0 (cutlass-test.1.sm_70.ptx:2932) bar.sync 0;
GPGPU-Sim PTX: 89 (potential) branch divergence @  PC=0x4f28 (cutlass-test.1.sm_70.ptx:2947) @!%p540 bra BB0_399;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f60 (cutlass-test.1.sm_70.ptx:2958) and.pred %p543, %p493, %p539;
GPGPU-Sim PTX: 90 (potential) branch divergence @  PC=0x4f30 (cutlass-test.1.sm_70.ptx:2948) bra.uni BB0_398;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4f38 (cutlass-test.1.sm_70.ptx:2951) ld.shared.f64 %fd2007, [%r157];
GPGPU-Sim PTX: 91 (potential) branch divergence @  PC=0x4fa0 (cutlass-test.1.sm_70.ptx:2966) @!%p543 bra BB0_401;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4fc8 (cutlass-test.1.sm_70.ptx:2975) add.s64 %rd883, %rd882, %rd867;
GPGPU-Sim PTX: 92 (potential) branch divergence @  PC=0x4fa8 (cutlass-test.1.sm_70.ptx:2967) bra.uni BB0_400;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x4fb0 (cutlass-test.1.sm_70.ptx:2970) shl.b64 %rd1473, %rd882, 3;
GPGPU-Sim PTX: 93 (potential) branch divergence @  PC=0x4ff8 (cutlass-test.1.sm_70.ptx:2981) @!%p546 bra BB0_403;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5010 (cutlass-test.1.sm_70.ptx:2988) and.pred %p549, %p493, %p545;
GPGPU-Sim PTX: 94 (potential) branch divergence @  PC=0x5000 (cutlass-test.1.sm_70.ptx:2982) bra.uni BB0_402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5008 (cutlass-test.1.sm_70.ptx:2985) st.global.f64 [%rd884], %fd267;
GPGPU-Sim PTX: 95 (potential) branch divergence @  PC=0x5018 (cutlass-test.1.sm_70.ptx:2989) @!%p549 bra BB0_405;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5038 (cutlass-test.1.sm_70.ptx:2997) add.s64 %rd885, %rd883, %rd867;
GPGPU-Sim PTX: 96 (potential) branch divergence @  PC=0x5020 (cutlass-test.1.sm_70.ptx:2990) bra.uni BB0_404;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5028 (cutlass-test.1.sm_70.ptx:2993) add.s64 %rd1477, %rd1475, %rd4;
GPGPU-Sim PTX: 97 (potential) branch divergence @  PC=0x5068 (cutlass-test.1.sm_70.ptx:3003) @!%p552 bra BB0_407;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5080 (cutlass-test.1.sm_70.ptx:3010) and.pred %p555, %p493, %p551;
GPGPU-Sim PTX: 98 (potential) branch divergence @  PC=0x5070 (cutlass-test.1.sm_70.ptx:3004) bra.uni BB0_406;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5078 (cutlass-test.1.sm_70.ptx:3007) st.global.f64 [%rd886], %fd265;
GPGPU-Sim PTX: 99 (potential) branch divergence @  PC=0x5088 (cutlass-test.1.sm_70.ptx:3011) @!%p555 bra BB0_409;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x50a8 (cutlass-test.1.sm_70.ptx:3019) add.s64 %rd887, %rd885, %rd867;
GPGPU-Sim PTX: 100 (potential) branch divergence @  PC=0x5090 (cutlass-test.1.sm_70.ptx:3012) bra.uni BB0_408;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5098 (cutlass-test.1.sm_70.ptx:3015) add.s64 %rd1480, %rd1478, %rd4;
GPGPU-Sim PTX: 101 (potential) branch divergence @  PC=0x50d8 (cutlass-test.1.sm_70.ptx:3025) @!%p558 bra BB0_411;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x50f0 (cutlass-test.1.sm_70.ptx:3032) and.pred %p561, %p493, %p557;
GPGPU-Sim PTX: 102 (potential) branch divergence @  PC=0x50e0 (cutlass-test.1.sm_70.ptx:3026) bra.uni BB0_410;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x50e8 (cutlass-test.1.sm_70.ptx:3029) st.global.f64 [%rd888], %fd263;
GPGPU-Sim PTX: 103 (potential) branch divergence @  PC=0x50f8 (cutlass-test.1.sm_70.ptx:3033) @!%p561 bra BB0_413;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5118 (cutlass-test.1.sm_70.ptx:3041) add.s64 %rd889, %rd887, %rd874;
GPGPU-Sim PTX: 104 (potential) branch divergence @  PC=0x5100 (cutlass-test.1.sm_70.ptx:3034) bra.uni BB0_412;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5108 (cutlass-test.1.sm_70.ptx:3037) add.s64 %rd1483, %rd1481, %rd4;
GPGPU-Sim PTX: 105 (potential) branch divergence @  PC=0x51a0 (cutlass-test.1.sm_70.ptx:3058) @!%p563 bra BB0_415;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x51d8 (cutlass-test.1.sm_70.ptx:3069) and.pred %p566, %p493, %p562;
GPGPU-Sim PTX: 106 (potential) branch divergence @  PC=0x51a8 (cutlass-test.1.sm_70.ptx:3059) bra.uni BB0_414;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x51b0 (cutlass-test.1.sm_70.ptx:3062) ld.shared.f64 %fd2009, [%r157];
GPGPU-Sim PTX: 107 (potential) branch divergence @  PC=0x5218 (cutlass-test.1.sm_70.ptx:3077) @!%p566 bra BB0_417;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5240 (cutlass-test.1.sm_70.ptx:3086) add.s64 %rd890, %rd889, %rd867;
GPGPU-Sim PTX: 108 (potential) branch divergence @  PC=0x5220 (cutlass-test.1.sm_70.ptx:3078) bra.uni BB0_416;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5228 (cutlass-test.1.sm_70.ptx:3081) shl.b64 %rd1486, %rd889, 3;
GPGPU-Sim PTX: 109 (potential) branch divergence @  PC=0x5270 (cutlass-test.1.sm_70.ptx:3092) @!%p569 bra BB0_419;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5288 (cutlass-test.1.sm_70.ptx:3099) and.pred %p572, %p493, %p568;
GPGPU-Sim PTX: 110 (potential) branch divergence @  PC=0x5278 (cutlass-test.1.sm_70.ptx:3093) bra.uni BB0_418;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5280 (cutlass-test.1.sm_70.ptx:3096) st.global.f64 [%rd891], %fd281;
GPGPU-Sim PTX: 111 (potential) branch divergence @  PC=0x5290 (cutlass-test.1.sm_70.ptx:3100) @!%p572 bra BB0_421;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x52b0 (cutlass-test.1.sm_70.ptx:3108) add.s64 %rd892, %rd890, %rd867;
GPGPU-Sim PTX: 112 (potential) branch divergence @  PC=0x5298 (cutlass-test.1.sm_70.ptx:3101) bra.uni BB0_420;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x52a0 (cutlass-test.1.sm_70.ptx:3104) add.s64 %rd1490, %rd1488, %rd4;
GPGPU-Sim PTX: 113 (potential) branch divergence @  PC=0x52e0 (cutlass-test.1.sm_70.ptx:3114) @!%p575 bra BB0_423;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x52f8 (cutlass-test.1.sm_70.ptx:3121) and.pred %p578, %p493, %p574;
GPGPU-Sim PTX: 114 (potential) branch divergence @  PC=0x52e8 (cutlass-test.1.sm_70.ptx:3115) bra.uni BB0_422;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x52f0 (cutlass-test.1.sm_70.ptx:3118) st.global.f64 [%rd893], %fd279;
GPGPU-Sim PTX: 115 (potential) branch divergence @  PC=0x5300 (cutlass-test.1.sm_70.ptx:3122) @!%p578 bra BB0_425;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5320 (cutlass-test.1.sm_70.ptx:3130) add.s64 %rd894, %rd892, %rd867;
GPGPU-Sim PTX: 116 (potential) branch divergence @  PC=0x5308 (cutlass-test.1.sm_70.ptx:3123) bra.uni BB0_424;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5310 (cutlass-test.1.sm_70.ptx:3126) add.s64 %rd1493, %rd1491, %rd4;
GPGPU-Sim PTX: 117 (potential) branch divergence @  PC=0x5350 (cutlass-test.1.sm_70.ptx:3136) @!%p581 bra BB0_427;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5368 (cutlass-test.1.sm_70.ptx:3143) and.pred %p584, %p493, %p580;
GPGPU-Sim PTX: 118 (potential) branch divergence @  PC=0x5358 (cutlass-test.1.sm_70.ptx:3137) bra.uni BB0_426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5360 (cutlass-test.1.sm_70.ptx:3140) st.global.f64 [%rd895], %fd277;
GPGPU-Sim PTX: 119 (potential) branch divergence @  PC=0x5370 (cutlass-test.1.sm_70.ptx:3144) @!%p584 bra BB0_429;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5390 (cutlass-test.1.sm_70.ptx:3152) shl.b32 %r479, %r165, 2;
GPGPU-Sim PTX: 120 (potential) branch divergence @  PC=0x5378 (cutlass-test.1.sm_70.ptx:3145) bra.uni BB0_428;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5380 (cutlass-test.1.sm_70.ptx:3148) add.s64 %rd1496, %rd1494, %rd4;
GPGPU-Sim PTX: 121 (potential) branch divergence @  PC=0x53c8 (cutlass-test.1.sm_70.ptx:3159) @%p489 bra BB0_431;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5440 (cutlass-test.1.sm_70.ptx:3197) @%p490 bra BB0_433;
GPGPU-Sim PTX: 122 (potential) branch divergence @  PC=0x5440 (cutlass-test.1.sm_70.ptx:3197) @%p490 bra BB0_433;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x54b8 (cutlass-test.1.sm_70.ptx:3235) bar.sync 0;
GPGPU-Sim PTX: 123 (potential) branch divergence @  PC=0x5530 (cutlass-test.1.sm_70.ptx:3250) @!%p588 bra BB0_435;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5568 (cutlass-test.1.sm_70.ptx:3261) and.pred %p591, %p493, %p587;
GPGPU-Sim PTX: 124 (potential) branch divergence @  PC=0x5538 (cutlass-test.1.sm_70.ptx:3251) bra.uni BB0_434;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5540 (cutlass-test.1.sm_70.ptx:3254) ld.shared.f64 %fd2011, [%r157];
GPGPU-Sim PTX: 125 (potential) branch divergence @  PC=0x55a8 (cutlass-test.1.sm_70.ptx:3269) @!%p591 bra BB0_437;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x55d0 (cutlass-test.1.sm_70.ptx:3278) add.s64 %rd897, %rd896, %rd867;
GPGPU-Sim PTX: 126 (potential) branch divergence @  PC=0x55b0 (cutlass-test.1.sm_70.ptx:3270) bra.uni BB0_436;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x55b8 (cutlass-test.1.sm_70.ptx:3273) shl.b64 %rd1513, %rd896, 3;
GPGPU-Sim PTX: 127 (potential) branch divergence @  PC=0x5600 (cutlass-test.1.sm_70.ptx:3284) @!%p594 bra BB0_439;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5618 (cutlass-test.1.sm_70.ptx:3291) and.pred %p597, %p493, %p593;
GPGPU-Sim PTX: 128 (potential) branch divergence @  PC=0x5608 (cutlass-test.1.sm_70.ptx:3285) bra.uni BB0_438;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5610 (cutlass-test.1.sm_70.ptx:3288) st.global.f64 [%rd898], %fd295;
GPGPU-Sim PTX: 129 (potential) branch divergence @  PC=0x5620 (cutlass-test.1.sm_70.ptx:3292) @!%p597 bra BB0_441;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5640 (cutlass-test.1.sm_70.ptx:3300) add.s64 %rd899, %rd897, %rd867;
GPGPU-Sim PTX: 130 (potential) branch divergence @  PC=0x5628 (cutlass-test.1.sm_70.ptx:3293) bra.uni BB0_440;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5630 (cutlass-test.1.sm_70.ptx:3296) add.s64 %rd1517, %rd1515, %rd4;
GPGPU-Sim PTX: 131 (potential) branch divergence @  PC=0x5670 (cutlass-test.1.sm_70.ptx:3306) @!%p600 bra BB0_443;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5688 (cutlass-test.1.sm_70.ptx:3313) and.pred %p603, %p493, %p599;
GPGPU-Sim PTX: 132 (potential) branch divergence @  PC=0x5678 (cutlass-test.1.sm_70.ptx:3307) bra.uni BB0_442;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5680 (cutlass-test.1.sm_70.ptx:3310) st.global.f64 [%rd900], %fd293;
GPGPU-Sim PTX: 133 (potential) branch divergence @  PC=0x5690 (cutlass-test.1.sm_70.ptx:3314) @!%p603 bra BB0_445;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x56b0 (cutlass-test.1.sm_70.ptx:3322) add.s64 %rd901, %rd899, %rd867;
GPGPU-Sim PTX: 134 (potential) branch divergence @  PC=0x5698 (cutlass-test.1.sm_70.ptx:3315) bra.uni BB0_444;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x56a0 (cutlass-test.1.sm_70.ptx:3318) add.s64 %rd1520, %rd1518, %rd4;
GPGPU-Sim PTX: 135 (potential) branch divergence @  PC=0x56e0 (cutlass-test.1.sm_70.ptx:3328) @!%p606 bra BB0_447;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x56f8 (cutlass-test.1.sm_70.ptx:3335) and.pred %p609, %p493, %p605;
GPGPU-Sim PTX: 136 (potential) branch divergence @  PC=0x56e8 (cutlass-test.1.sm_70.ptx:3329) bra.uni BB0_446;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x56f0 (cutlass-test.1.sm_70.ptx:3332) st.global.f64 [%rd902], %fd291;
GPGPU-Sim PTX: 137 (potential) branch divergence @  PC=0x5700 (cutlass-test.1.sm_70.ptx:3336) @!%p609 bra BB0_449;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5720 (cutlass-test.1.sm_70.ptx:3344) add.s64 %rd903, %rd901, %rd874;
GPGPU-Sim PTX: 138 (potential) branch divergence @  PC=0x5708 (cutlass-test.1.sm_70.ptx:3337) bra.uni BB0_448;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5710 (cutlass-test.1.sm_70.ptx:3340) add.s64 %rd1523, %rd1521, %rd4;
GPGPU-Sim PTX: 139 (potential) branch divergence @  PC=0x57a8 (cutlass-test.1.sm_70.ptx:3361) @!%p611 bra BB0_451;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x57e0 (cutlass-test.1.sm_70.ptx:3372) and.pred %p614, %p493, %p610;
GPGPU-Sim PTX: 140 (potential) branch divergence @  PC=0x57b0 (cutlass-test.1.sm_70.ptx:3362) bra.uni BB0_450;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x57b8 (cutlass-test.1.sm_70.ptx:3365) ld.shared.f64 %fd2013, [%r157];
GPGPU-Sim PTX: 141 (potential) branch divergence @  PC=0x5820 (cutlass-test.1.sm_70.ptx:3380) @!%p614 bra BB0_453;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5848 (cutlass-test.1.sm_70.ptx:3389) add.s64 %rd904, %rd903, %rd867;
GPGPU-Sim PTX: 142 (potential) branch divergence @  PC=0x5828 (cutlass-test.1.sm_70.ptx:3381) bra.uni BB0_452;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5830 (cutlass-test.1.sm_70.ptx:3384) shl.b64 %rd1526, %rd903, 3;
GPGPU-Sim PTX: 143 (potential) branch divergence @  PC=0x5878 (cutlass-test.1.sm_70.ptx:3395) @!%p617 bra BB0_455;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5890 (cutlass-test.1.sm_70.ptx:3402) and.pred %p620, %p493, %p616;
GPGPU-Sim PTX: 144 (potential) branch divergence @  PC=0x5880 (cutlass-test.1.sm_70.ptx:3396) bra.uni BB0_454;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5888 (cutlass-test.1.sm_70.ptx:3399) st.global.f64 [%rd905], %fd309;
GPGPU-Sim PTX: 145 (potential) branch divergence @  PC=0x5898 (cutlass-test.1.sm_70.ptx:3403) @!%p620 bra BB0_457;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x58b8 (cutlass-test.1.sm_70.ptx:3411) add.s64 %rd906, %rd904, %rd867;
GPGPU-Sim PTX: 146 (potential) branch divergence @  PC=0x58a0 (cutlass-test.1.sm_70.ptx:3404) bra.uni BB0_456;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x58a8 (cutlass-test.1.sm_70.ptx:3407) add.s64 %rd1530, %rd1528, %rd4;
GPGPU-Sim PTX: 147 (potential) branch divergence @  PC=0x58e8 (cutlass-test.1.sm_70.ptx:3417) @!%p623 bra BB0_459;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5900 (cutlass-test.1.sm_70.ptx:3424) and.pred %p626, %p493, %p622;
GPGPU-Sim PTX: 148 (potential) branch divergence @  PC=0x58f0 (cutlass-test.1.sm_70.ptx:3418) bra.uni BB0_458;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x58f8 (cutlass-test.1.sm_70.ptx:3421) st.global.f64 [%rd907], %fd307;
GPGPU-Sim PTX: 149 (potential) branch divergence @  PC=0x5908 (cutlass-test.1.sm_70.ptx:3425) @!%p626 bra BB0_461;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5928 (cutlass-test.1.sm_70.ptx:3433) add.s64 %rd908, %rd906, %rd867;
GPGPU-Sim PTX: 150 (potential) branch divergence @  PC=0x5910 (cutlass-test.1.sm_70.ptx:3426) bra.uni BB0_460;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5918 (cutlass-test.1.sm_70.ptx:3429) add.s64 %rd1533, %rd1531, %rd4;
GPGPU-Sim PTX: 151 (potential) branch divergence @  PC=0x5958 (cutlass-test.1.sm_70.ptx:3439) @!%p629 bra BB0_463;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5970 (cutlass-test.1.sm_70.ptx:3446) and.pred %p632, %p493, %p628;
GPGPU-Sim PTX: 152 (potential) branch divergence @  PC=0x5960 (cutlass-test.1.sm_70.ptx:3440) bra.uni BB0_462;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5968 (cutlass-test.1.sm_70.ptx:3443) st.global.f64 [%rd909], %fd305;
GPGPU-Sim PTX: 153 (potential) branch divergence @  PC=0x5978 (cutlass-test.1.sm_70.ptx:3447) @!%p632 bra BB0_465;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5998 (cutlass-test.1.sm_70.ptx:3455) mad.lo.s32 %r486, %r165, 6, %r79;
GPGPU-Sim PTX: 154 (potential) branch divergence @  PC=0x5980 (cutlass-test.1.sm_70.ptx:3448) bra.uni BB0_464;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5988 (cutlass-test.1.sm_70.ptx:3451) add.s64 %rd1536, %rd1534, %rd4;
GPGPU-Sim PTX: 155 (potential) branch divergence @  PC=0x59c8 (cutlass-test.1.sm_70.ptx:3461) @%p489 bra BB0_467;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5a40 (cutlass-test.1.sm_70.ptx:3499) @%p490 bra BB0_469;
GPGPU-Sim PTX: 156 (potential) branch divergence @  PC=0x5a40 (cutlass-test.1.sm_70.ptx:3499) @%p490 bra BB0_469;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5ab8 (cutlass-test.1.sm_70.ptx:3537) bar.sync 0;
GPGPU-Sim PTX: 157 (potential) branch divergence @  PC=0x5b30 (cutlass-test.1.sm_70.ptx:3552) @!%p636 bra BB0_471;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b68 (cutlass-test.1.sm_70.ptx:3563) and.pred %p639, %p493, %p635;
GPGPU-Sim PTX: 158 (potential) branch divergence @  PC=0x5b38 (cutlass-test.1.sm_70.ptx:3553) bra.uni BB0_470;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5b40 (cutlass-test.1.sm_70.ptx:3556) ld.shared.f64 %fd2015, [%r157];
GPGPU-Sim PTX: 159 (potential) branch divergence @  PC=0x5ba8 (cutlass-test.1.sm_70.ptx:3571) @!%p639 bra BB0_473;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5bd0 (cutlass-test.1.sm_70.ptx:3580) add.s64 %rd911, %rd910, %rd867;
GPGPU-Sim PTX: 160 (potential) branch divergence @  PC=0x5bb0 (cutlass-test.1.sm_70.ptx:3572) bra.uni BB0_472;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5bb8 (cutlass-test.1.sm_70.ptx:3575) shl.b64 %rd1553, %rd910, 3;
GPGPU-Sim PTX: 161 (potential) branch divergence @  PC=0x5c00 (cutlass-test.1.sm_70.ptx:3586) @!%p642 bra BB0_475;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c18 (cutlass-test.1.sm_70.ptx:3593) and.pred %p645, %p493, %p641;
GPGPU-Sim PTX: 162 (potential) branch divergence @  PC=0x5c08 (cutlass-test.1.sm_70.ptx:3587) bra.uni BB0_474;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c10 (cutlass-test.1.sm_70.ptx:3590) st.global.f64 [%rd912], %fd323;
GPGPU-Sim PTX: 163 (potential) branch divergence @  PC=0x5c20 (cutlass-test.1.sm_70.ptx:3594) @!%p645 bra BB0_477;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c40 (cutlass-test.1.sm_70.ptx:3602) add.s64 %rd913, %rd911, %rd867;
GPGPU-Sim PTX: 164 (potential) branch divergence @  PC=0x5c28 (cutlass-test.1.sm_70.ptx:3595) bra.uni BB0_476;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c30 (cutlass-test.1.sm_70.ptx:3598) add.s64 %rd1557, %rd1555, %rd4;
GPGPU-Sim PTX: 165 (potential) branch divergence @  PC=0x5c70 (cutlass-test.1.sm_70.ptx:3608) @!%p648 bra BB0_479;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c88 (cutlass-test.1.sm_70.ptx:3615) and.pred %p651, %p493, %p647;
GPGPU-Sim PTX: 166 (potential) branch divergence @  PC=0x5c78 (cutlass-test.1.sm_70.ptx:3609) bra.uni BB0_478;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5c80 (cutlass-test.1.sm_70.ptx:3612) st.global.f64 [%rd914], %fd321;
GPGPU-Sim PTX: 167 (potential) branch divergence @  PC=0x5c90 (cutlass-test.1.sm_70.ptx:3616) @!%p651 bra BB0_481;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5cb0 (cutlass-test.1.sm_70.ptx:3624) add.s64 %rd915, %rd913, %rd867;
GPGPU-Sim PTX: 168 (potential) branch divergence @  PC=0x5c98 (cutlass-test.1.sm_70.ptx:3617) bra.uni BB0_480;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5ca0 (cutlass-test.1.sm_70.ptx:3620) add.s64 %rd1560, %rd1558, %rd4;
GPGPU-Sim PTX: 169 (potential) branch divergence @  PC=0x5ce0 (cutlass-test.1.sm_70.ptx:3630) @!%p654 bra BB0_483;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5cf8 (cutlass-test.1.sm_70.ptx:3637) and.pred %p657, %p493, %p653;
GPGPU-Sim PTX: 170 (potential) branch divergence @  PC=0x5ce8 (cutlass-test.1.sm_70.ptx:3631) bra.uni BB0_482;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5cf0 (cutlass-test.1.sm_70.ptx:3634) st.global.f64 [%rd916], %fd319;
GPGPU-Sim PTX: 171 (potential) branch divergence @  PC=0x5d00 (cutlass-test.1.sm_70.ptx:3638) @!%p657 bra BB0_485;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5d20 (cutlass-test.1.sm_70.ptx:3646) add.s64 %rd917, %rd915, %rd874;
GPGPU-Sim PTX: 172 (potential) branch divergence @  PC=0x5d08 (cutlass-test.1.sm_70.ptx:3639) bra.uni BB0_484;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5d10 (cutlass-test.1.sm_70.ptx:3642) add.s64 %rd1563, %rd1561, %rd4;
GPGPU-Sim PTX: 173 (potential) branch divergence @  PC=0x5da8 (cutlass-test.1.sm_70.ptx:3663) @!%p659 bra BB0_487;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5de0 (cutlass-test.1.sm_70.ptx:3674) and.pred %p662, %p493, %p658;
GPGPU-Sim PTX: 174 (potential) branch divergence @  PC=0x5db0 (cutlass-test.1.sm_70.ptx:3664) bra.uni BB0_486;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5db8 (cutlass-test.1.sm_70.ptx:3667) ld.shared.f64 %fd2017, [%r157];
GPGPU-Sim PTX: 175 (potential) branch divergence @  PC=0x5e20 (cutlass-test.1.sm_70.ptx:3682) @!%p662 bra BB0_489;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5e48 (cutlass-test.1.sm_70.ptx:3691) add.s64 %rd918, %rd917, %rd867;
GPGPU-Sim PTX: 176 (potential) branch divergence @  PC=0x5e28 (cutlass-test.1.sm_70.ptx:3683) bra.uni BB0_488;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5e30 (cutlass-test.1.sm_70.ptx:3686) shl.b64 %rd1566, %rd917, 3;
GPGPU-Sim PTX: 177 (potential) branch divergence @  PC=0x5e78 (cutlass-test.1.sm_70.ptx:3697) @!%p665 bra BB0_491;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5e90 (cutlass-test.1.sm_70.ptx:3704) and.pred %p668, %p493, %p664;
GPGPU-Sim PTX: 178 (potential) branch divergence @  PC=0x5e80 (cutlass-test.1.sm_70.ptx:3698) bra.uni BB0_490;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5e88 (cutlass-test.1.sm_70.ptx:3701) st.global.f64 [%rd919], %fd337;
GPGPU-Sim PTX: 179 (potential) branch divergence @  PC=0x5e98 (cutlass-test.1.sm_70.ptx:3705) @!%p668 bra BB0_493;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5eb8 (cutlass-test.1.sm_70.ptx:3713) add.s64 %rd920, %rd918, %rd867;
GPGPU-Sim PTX: 180 (potential) branch divergence @  PC=0x5ea0 (cutlass-test.1.sm_70.ptx:3706) bra.uni BB0_492;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5ea8 (cutlass-test.1.sm_70.ptx:3709) add.s64 %rd1570, %rd1568, %rd4;
GPGPU-Sim PTX: 181 (potential) branch divergence @  PC=0x5ee8 (cutlass-test.1.sm_70.ptx:3719) @!%p671 bra BB0_495;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f00 (cutlass-test.1.sm_70.ptx:3726) and.pred %p674, %p493, %p670;
GPGPU-Sim PTX: 182 (potential) branch divergence @  PC=0x5ef0 (cutlass-test.1.sm_70.ptx:3720) bra.uni BB0_494;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5ef8 (cutlass-test.1.sm_70.ptx:3723) st.global.f64 [%rd921], %fd335;
GPGPU-Sim PTX: 183 (potential) branch divergence @  PC=0x5f08 (cutlass-test.1.sm_70.ptx:3727) @!%p674 bra BB0_497;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f28 (cutlass-test.1.sm_70.ptx:3735) add.s64 %rd922, %rd920, %rd867;
GPGPU-Sim PTX: 184 (potential) branch divergence @  PC=0x5f10 (cutlass-test.1.sm_70.ptx:3728) bra.uni BB0_496;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f18 (cutlass-test.1.sm_70.ptx:3731) add.s64 %rd1573, %rd1571, %rd4;
GPGPU-Sim PTX: 185 (potential) branch divergence @  PC=0x5f58 (cutlass-test.1.sm_70.ptx:3741) @!%p677 bra BB0_499;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f70 (cutlass-test.1.sm_70.ptx:3748) and.pred %p680, %p493, %p676;
GPGPU-Sim PTX: 186 (potential) branch divergence @  PC=0x5f60 (cutlass-test.1.sm_70.ptx:3742) bra.uni BB0_498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f68 (cutlass-test.1.sm_70.ptx:3745) st.global.f64 [%rd923], %fd333;
GPGPU-Sim PTX: 187 (potential) branch divergence @  PC=0x5f78 (cutlass-test.1.sm_70.ptx:3749) @!%p680 bra BB0_501;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8938 (cutlass-test.1.sm_70.ptx:5785) ret;
GPGPU-Sim PTX: 188 (potential) branch divergence @  PC=0x5f80 (cutlass-test.1.sm_70.ptx:3750) bra.uni BB0_500;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x5f88 (cutlass-test.1.sm_70.ptx:3753) add.s64 %rd1576, %rd1574, %rd4;
GPGPU-Sim PTX: 189 (potential) branch divergence @  PC=0x5f98 (cutlass-test.1.sm_70.ptx:3755) bra.uni BB0_501;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8938 (cutlass-test.1.sm_70.ptx:5785) ret;
GPGPU-Sim PTX: 190 (potential) branch divergence @  PC=0x5fc8 (cutlass-test.1.sm_70.ptx:3763) @%p97 bra BB0_87;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6040 (cutlass-test.1.sm_70.ptx:3801) mov.u32 %r554, %tid.x;
GPGPU-Sim PTX: 191 (potential) branch divergence @  PC=0x6060 (cutlass-test.1.sm_70.ptx:3805) @%p98 bra BB0_89;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x60d8 (cutlass-test.1.sm_70.ptx:3843) ld.param.u64 %rd1577, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11DgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi64ELi64ELi1EEENS0_13LinearScalingIdNS0_19FragmentMultiplyAddIdEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11DgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE_param_0+280];
GPGPU-Sim PTX: 192 (potential) branch divergence @  PC=0x6110 (cutlass-test.1.sm_70.ptx:3850) @!%p101 bra BB0_91;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6128 (cutlass-test.1.sm_70.ptx:3857) setp.lt.s32%p103, %r82, %r205;
GPGPU-Sim PTX: 193 (potential) branch divergence @  PC=0x6118 (cutlass-test.1.sm_70.ptx:3851) bra.uni BB0_90;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6120 (cutlass-test.1.sm_70.ptx:3854) ld.global.u64 %rd1956, [%rd614];
GPGPU-Sim PTX: 194 (potential) branch divergence @  PC=0x6138 (cutlass-test.1.sm_70.ptx:3859) @!%p104 bra BB0_93;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6150 (cutlass-test.1.sm_70.ptx:3866) cvt.s64.s32%rd619, %r193;
GPGPU-Sim PTX: 195 (potential) branch divergence @  PC=0x6140 (cutlass-test.1.sm_70.ptx:3860) bra.uni BB0_92;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6148 (cutlass-test.1.sm_70.ptx:3863) ld.global.u64 %rd1957, [%rd614+256];
GPGPU-Sim PTX: 196 (potential) branch divergence @  PC=0x6188 (cutlass-test.1.sm_70.ptx:3873) @!%p107 bra BB0_95;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x61a0 (cutlass-test.1.sm_70.ptx:3880) and.pred %p110, %p103, %p105;
GPGPU-Sim PTX: 197 (potential) branch divergence @  PC=0x6190 (cutlass-test.1.sm_70.ptx:3874) bra.uni BB0_94;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6198 (cutlass-test.1.sm_70.ptx:3877) ld.global.u64 %rd1958, [%rd621];
GPGPU-Sim PTX: 198 (potential) branch divergence @  PC=0x61a8 (cutlass-test.1.sm_70.ptx:3881) @!%p110 bra BB0_97;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x61c0 (cutlass-test.1.sm_70.ptx:3888) add.s64 %rd626, %rd620, %rd619;
GPGPU-Sim PTX: 199 (potential) branch divergence @  PC=0x61b0 (cutlass-test.1.sm_70.ptx:3882) bra.uni BB0_96;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x61b8 (cutlass-test.1.sm_70.ptx:3885) ld.global.u64 %rd1959, [%rd621+256];
GPGPU-Sim PTX: 200 (potential) branch divergence @  PC=0x61f0 (cutlass-test.1.sm_70.ptx:3894) @!%p113 bra BB0_99;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6208 (cutlass-test.1.sm_70.ptx:3901) and.pred %p116, %p103, %p111;
GPGPU-Sim PTX: 201 (potential) branch divergence @  PC=0x61f8 (cutlass-test.1.sm_70.ptx:3895) bra.uni BB0_98;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6200 (cutlass-test.1.sm_70.ptx:3898) ld.global.u64 %rd1960, [%rd627];
GPGPU-Sim PTX: 202 (potential) branch divergence @  PC=0x6210 (cutlass-test.1.sm_70.ptx:3902) @!%p116 bra BB0_101;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6228 (cutlass-test.1.sm_70.ptx:3909) add.s64 %rd632, %rd626, %rd619;
GPGPU-Sim PTX: 203 (potential) branch divergence @  PC=0x6218 (cutlass-test.1.sm_70.ptx:3903) bra.uni BB0_100;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6220 (cutlass-test.1.sm_70.ptx:3906) ld.global.u64 %rd1961, [%rd627+256];
GPGPU-Sim PTX: 204 (potential) branch divergence @  PC=0x6258 (cutlass-test.1.sm_70.ptx:3915) @!%p119 bra BB0_103;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6270 (cutlass-test.1.sm_70.ptx:3922) and.pred %p122, %p103, %p117;
GPGPU-Sim PTX: 205 (potential) branch divergence @  PC=0x6260 (cutlass-test.1.sm_70.ptx:3916) bra.uni BB0_102;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6268 (cutlass-test.1.sm_70.ptx:3919) ld.global.u64 %rd1962, [%rd633];
GPGPU-Sim PTX: 206 (potential) branch divergence @  PC=0x6278 (cutlass-test.1.sm_70.ptx:3923) @!%p122 bra BB0_105;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6290 (cutlass-test.1.sm_70.ptx:3930) mov.u32 %r555, _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11DgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi64ELi64ELi1EEENS0_13LinearScalingIdNS0_19FragmentMultiplyAddIdEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11DgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE$__cuda_local_var_31507_57_non_const_shared_storage;
GPGPU-Sim PTX: 207 (potential) branch divergence @  PC=0x6280 (cutlass-test.1.sm_70.ptx:3924) bra.uni BB0_104;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6288 (cutlass-test.1.sm_70.ptx:3927) ld.global.u64 %rd1963, [%rd633+256];
GPGPU-Sim PTX: 208 (potential) branch divergence @  PC=0x6410 (cutlass-test.1.sm_70.ptx:3978) @!%p125 bra BB0_107;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6428 (cutlass-test.1.sm_70.ptx:3985) and.pred %p128, %p103, %p123;
GPGPU-Sim PTX: 209 (potential) branch divergence @  PC=0x6418 (cutlass-test.1.sm_70.ptx:3979) bra.uni BB0_106;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6420 (cutlass-test.1.sm_70.ptx:3982) st.global.f64 [%rd612], %fd163;
GPGPU-Sim PTX: 210 (potential) branch divergence @  PC=0x6430 (cutlass-test.1.sm_70.ptx:3986) @!%p128 bra BB0_109;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6458 (cutlass-test.1.sm_70.ptx:3995) cvt.s64.s32%rd640, %r199;
GPGPU-Sim PTX: 211 (potential) branch divergence @  PC=0x6438 (cutlass-test.1.sm_70.ptx:3987) bra.uni BB0_108;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6440 (cutlass-test.1.sm_70.ptx:3990) shl.b64 %rd1222, %rd611, 3;
GPGPU-Sim PTX: 212 (potential) branch divergence @  PC=0x6490 (cutlass-test.1.sm_70.ptx:4002) @!%p131 bra BB0_111;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x64a8 (cutlass-test.1.sm_70.ptx:4009) and.pred %p134, %p103, %p130;
GPGPU-Sim PTX: 213 (potential) branch divergence @  PC=0x6498 (cutlass-test.1.sm_70.ptx:4003) bra.uni BB0_110;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x64a0 (cutlass-test.1.sm_70.ptx:4006) st.global.f64 [%rd642], %fd165;
GPGPU-Sim PTX: 214 (potential) branch divergence @  PC=0x64b0 (cutlass-test.1.sm_70.ptx:4010) @!%p134 bra BB0_113;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x64d0 (cutlass-test.1.sm_70.ptx:4018) add.s64 %rd643, %rd641, %rd640;
GPGPU-Sim PTX: 215 (potential) branch divergence @  PC=0x64b8 (cutlass-test.1.sm_70.ptx:4011) bra.uni BB0_112;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x64c0 (cutlass-test.1.sm_70.ptx:4014) add.s64 %rd1226, %rd1224, %rd4;
GPGPU-Sim PTX: 216 (potential) branch divergence @  PC=0x6500 (cutlass-test.1.sm_70.ptx:4024) @!%p137 bra BB0_115;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6518 (cutlass-test.1.sm_70.ptx:4031) and.pred %p140, %p103, %p136;
GPGPU-Sim PTX: 217 (potential) branch divergence @  PC=0x6508 (cutlass-test.1.sm_70.ptx:4025) bra.uni BB0_114;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6510 (cutlass-test.1.sm_70.ptx:4028) st.global.f64 [%rd644], %fd167;
GPGPU-Sim PTX: 218 (potential) branch divergence @  PC=0x6520 (cutlass-test.1.sm_70.ptx:4032) @!%p140 bra BB0_117;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6540 (cutlass-test.1.sm_70.ptx:4040) add.s64 %rd645, %rd643, %rd640;
GPGPU-Sim PTX: 219 (potential) branch divergence @  PC=0x6528 (cutlass-test.1.sm_70.ptx:4033) bra.uni BB0_116;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6530 (cutlass-test.1.sm_70.ptx:4036) add.s64 %rd1229, %rd1227, %rd4;
GPGPU-Sim PTX: 220 (potential) branch divergence @  PC=0x6570 (cutlass-test.1.sm_70.ptx:4046) @!%p143 bra BB0_119;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6588 (cutlass-test.1.sm_70.ptx:4053) and.pred %p146, %p103, %p142;
GPGPU-Sim PTX: 221 (potential) branch divergence @  PC=0x6578 (cutlass-test.1.sm_70.ptx:4047) bra.uni BB0_118;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6580 (cutlass-test.1.sm_70.ptx:4050) st.global.f64 [%rd646], %fd169;
GPGPU-Sim PTX: 222 (potential) branch divergence @  PC=0x6590 (cutlass-test.1.sm_70.ptx:4054) @!%p146 bra BB0_121;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x65b0 (cutlass-test.1.sm_70.ptx:4062) shl.b64 %rd1234, %rd639, 3;
GPGPU-Sim PTX: 223 (potential) branch divergence @  PC=0x6598 (cutlass-test.1.sm_70.ptx:4055) bra.uni BB0_120;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x65a0 (cutlass-test.1.sm_70.ptx:4058) add.s64 %rd1232, %rd1230, %rd4;
GPGPU-Sim PTX: 224 (potential) branch divergence @  PC=0x65f8 (cutlass-test.1.sm_70.ptx:4071) @!%p149 bra BB0_123;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6610 (cutlass-test.1.sm_70.ptx:4078) and.pred %p152, %p103, %p148;
GPGPU-Sim PTX: 225 (potential) branch divergence @  PC=0x6600 (cutlass-test.1.sm_70.ptx:4072) bra.uni BB0_122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6608 (cutlass-test.1.sm_70.ptx:4075) ld.global.u64 %rd1956, [%rd647];
GPGPU-Sim PTX: 226 (potential) branch divergence @  PC=0x6618 (cutlass-test.1.sm_70.ptx:4079) @!%p152 bra BB0_125;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6630 (cutlass-test.1.sm_70.ptx:4086) add.s64 %rd655, %rd639, %rd619;
GPGPU-Sim PTX: 227 (potential) branch divergence @  PC=0x6620 (cutlass-test.1.sm_70.ptx:4080) bra.uni BB0_124;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6628 (cutlass-test.1.sm_70.ptx:4083) ld.global.u64 %rd1957, [%rd647+256];
GPGPU-Sim PTX: 228 (potential) branch divergence @  PC=0x6660 (cutlass-test.1.sm_70.ptx:4092) @!%p155 bra BB0_127;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6678 (cutlass-test.1.sm_70.ptx:4099) and.pred %p158, %p103, %p153;
GPGPU-Sim PTX: 229 (potential) branch divergence @  PC=0x6668 (cutlass-test.1.sm_70.ptx:4093) bra.uni BB0_126;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6670 (cutlass-test.1.sm_70.ptx:4096) ld.global.u64 %rd1958, [%rd656];
GPGPU-Sim PTX: 230 (potential) branch divergence @  PC=0x6680 (cutlass-test.1.sm_70.ptx:4100) @!%p158 bra BB0_129;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6698 (cutlass-test.1.sm_70.ptx:4107) add.s64 %rd661, %rd655, %rd619;
GPGPU-Sim PTX: 231 (potential) branch divergence @  PC=0x6688 (cutlass-test.1.sm_70.ptx:4101) bra.uni BB0_128;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6690 (cutlass-test.1.sm_70.ptx:4104) ld.global.u64 %rd1959, [%rd656+256];
GPGPU-Sim PTX: 232 (potential) branch divergence @  PC=0x66c8 (cutlass-test.1.sm_70.ptx:4113) @!%p161 bra BB0_131;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x66e0 (cutlass-test.1.sm_70.ptx:4120) and.pred %p164, %p103, %p159;
GPGPU-Sim PTX: 233 (potential) branch divergence @  PC=0x66d0 (cutlass-test.1.sm_70.ptx:4114) bra.uni BB0_130;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x66d8 (cutlass-test.1.sm_70.ptx:4117) ld.global.u64 %rd1960, [%rd662];
GPGPU-Sim PTX: 234 (potential) branch divergence @  PC=0x66e8 (cutlass-test.1.sm_70.ptx:4121) @!%p164 bra BB0_133;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6700 (cutlass-test.1.sm_70.ptx:4128) add.s64 %rd1241, %rd661, %rd619;
GPGPU-Sim PTX: 235 (potential) branch divergence @  PC=0x66f0 (cutlass-test.1.sm_70.ptx:4122) bra.uni BB0_132;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x66f8 (cutlass-test.1.sm_70.ptx:4125) ld.global.u64 %rd1961, [%rd662+256];
GPGPU-Sim PTX: 236 (potential) branch divergence @  PC=0x6730 (cutlass-test.1.sm_70.ptx:4134) @!%p167 bra BB0_135;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6748 (cutlass-test.1.sm_70.ptx:4141) and.pred %p170, %p103, %p165;
GPGPU-Sim PTX: 237 (potential) branch divergence @  PC=0x6738 (cutlass-test.1.sm_70.ptx:4135) bra.uni BB0_134;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6740 (cutlass-test.1.sm_70.ptx:4138) ld.global.u64 %rd1962, [%rd667];
GPGPU-Sim PTX: 238 (potential) branch divergence @  PC=0x6750 (cutlass-test.1.sm_70.ptx:4142) @!%p170 bra BB0_137;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6768 (cutlass-test.1.sm_70.ptx:4149) bar.sync 0;
GPGPU-Sim PTX: 239 (potential) branch divergence @  PC=0x6758 (cutlass-test.1.sm_70.ptx:4143) bra.uni BB0_136;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6760 (cutlass-test.1.sm_70.ptx:4146) ld.global.u64 %rd1963, [%rd667+256];
GPGPU-Sim PTX: 240 (potential) branch divergence @  PC=0x68a8 (cutlass-test.1.sm_70.ptx:4189) @!%p173 bra BB0_139;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x68c0 (cutlass-test.1.sm_70.ptx:4196) and.pred %p176, %p103, %p171;
GPGPU-Sim PTX: 241 (potential) branch divergence @  PC=0x68b0 (cutlass-test.1.sm_70.ptx:4190) bra.uni BB0_138;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x68b8 (cutlass-test.1.sm_70.ptx:4193) st.global.f64 [%rd650], %fd171;
GPGPU-Sim PTX: 242 (potential) branch divergence @  PC=0x68c8 (cutlass-test.1.sm_70.ptx:4197) @!%p176 bra BB0_141;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x68e8 (cutlass-test.1.sm_70.ptx:4205) add.s64 %rd672, %rd649, %rd640;
GPGPU-Sim PTX: 243 (potential) branch divergence @  PC=0x68d0 (cutlass-test.1.sm_70.ptx:4198) bra.uni BB0_140;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x68d8 (cutlass-test.1.sm_70.ptx:4201) add.s64 %rd1244, %rd1235, %rd4;
GPGPU-Sim PTX: 244 (potential) branch divergence @  PC=0x6918 (cutlass-test.1.sm_70.ptx:4211) @!%p179 bra BB0_143;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6930 (cutlass-test.1.sm_70.ptx:4218) and.pred %p182, %p103, %p178;
GPGPU-Sim PTX: 245 (potential) branch divergence @  PC=0x6920 (cutlass-test.1.sm_70.ptx:4212) bra.uni BB0_142;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6928 (cutlass-test.1.sm_70.ptx:4215) st.global.f64 [%rd673], %fd173;
GPGPU-Sim PTX: 246 (potential) branch divergence @  PC=0x6938 (cutlass-test.1.sm_70.ptx:4219) @!%p182 bra BB0_145;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6958 (cutlass-test.1.sm_70.ptx:4227) add.s64 %rd674, %rd672, %rd640;
GPGPU-Sim PTX: 247 (potential) branch divergence @  PC=0x6940 (cutlass-test.1.sm_70.ptx:4220) bra.uni BB0_144;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6948 (cutlass-test.1.sm_70.ptx:4223) add.s64 %rd1247, %rd1245, %rd4;
GPGPU-Sim PTX: 248 (potential) branch divergence @  PC=0x6988 (cutlass-test.1.sm_70.ptx:4233) @!%p185 bra BB0_147;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x69a0 (cutlass-test.1.sm_70.ptx:4240) and.pred %p188, %p103, %p184;
GPGPU-Sim PTX: 249 (potential) branch divergence @  PC=0x6990 (cutlass-test.1.sm_70.ptx:4234) bra.uni BB0_146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6998 (cutlass-test.1.sm_70.ptx:4237) st.global.f64 [%rd675], %fd175;
GPGPU-Sim PTX: 250 (potential) branch divergence @  PC=0x69a8 (cutlass-test.1.sm_70.ptx:4241) @!%p188 bra BB0_149;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x69c8 (cutlass-test.1.sm_70.ptx:4249) add.s64 %rd676, %rd674, %rd640;
GPGPU-Sim PTX: 251 (potential) branch divergence @  PC=0x69b0 (cutlass-test.1.sm_70.ptx:4242) bra.uni BB0_148;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x69b8 (cutlass-test.1.sm_70.ptx:4245) add.s64 %rd1250, %rd1248, %rd4;
GPGPU-Sim PTX: 252 (potential) branch divergence @  PC=0x69f8 (cutlass-test.1.sm_70.ptx:4255) @!%p191 bra BB0_151;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6a10 (cutlass-test.1.sm_70.ptx:4262) and.pred %p194, %p103, %p190;
GPGPU-Sim PTX: 253 (potential) branch divergence @  PC=0x6a00 (cutlass-test.1.sm_70.ptx:4256) bra.uni BB0_150;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6a08 (cutlass-test.1.sm_70.ptx:4259) st.global.f64 [%rd677], %fd177;
GPGPU-Sim PTX: 254 (potential) branch divergence @  PC=0x6a18 (cutlass-test.1.sm_70.ptx:4263) @!%p194 bra BB0_153;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6a38 (cutlass-test.1.sm_70.ptx:4271) ld.param.u32 %r556, [_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11DgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi64ELi64ELi1EEENS0_13LinearScalingIdNS0_19FragmentMultiplyAddIdEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11DgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE_param_0+272];
GPGPU-Sim PTX: 255 (potential) branch divergence @  PC=0x6a20 (cutlass-test.1.sm_70.ptx:4264) bra.uni BB0_152;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6a28 (cutlass-test.1.sm_70.ptx:4267) add.s64 %rd1253, %rd1251, %rd4;
GPGPU-Sim PTX: 256 (potential) branch divergence @  PC=0x6ac0 (cutlass-test.1.sm_70.ptx:4288) @%p97 bra BB0_155;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6b38 (cutlass-test.1.sm_70.ptx:4326) @%p98 bra BB0_157;
GPGPU-Sim PTX: 257 (potential) branch divergence @  PC=0x6b38 (cutlass-test.1.sm_70.ptx:4326) @%p98 bra BB0_157;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6bb0 (cutlass-test.1.sm_70.ptx:4364) shl.b64 %rd1270, %rd678, 3;
GPGPU-Sim PTX: 258 (potential) branch divergence @  PC=0x6bd0 (cutlass-test.1.sm_70.ptx:4368) @!%p199 bra BB0_159;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6be8 (cutlass-test.1.sm_70.ptx:4375) and.pred %p202, %p103, %p198;
GPGPU-Sim PTX: 259 (potential) branch divergence @  PC=0x6bd8 (cutlass-test.1.sm_70.ptx:4369) bra.uni BB0_158;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6be0 (cutlass-test.1.sm_70.ptx:4372) ld.global.u64 %rd1956, [%rd681];
GPGPU-Sim PTX: 260 (potential) branch divergence @  PC=0x6bf0 (cutlass-test.1.sm_70.ptx:4376) @!%p202 bra BB0_161;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6c08 (cutlass-test.1.sm_70.ptx:4383) add.s64 %rd686, %rd678, %rd619;
GPGPU-Sim PTX: 261 (potential) branch divergence @  PC=0x6bf8 (cutlass-test.1.sm_70.ptx:4377) bra.uni BB0_160;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6c00 (cutlass-test.1.sm_70.ptx:4380) ld.global.u64 %rd1957, [%rd681+256];
GPGPU-Sim PTX: 262 (potential) branch divergence @  PC=0x6c38 (cutlass-test.1.sm_70.ptx:4389) @!%p205 bra BB0_163;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6c50 (cutlass-test.1.sm_70.ptx:4396) and.pred %p208, %p103, %p203;
GPGPU-Sim PTX: 263 (potential) branch divergence @  PC=0x6c40 (cutlass-test.1.sm_70.ptx:4390) bra.uni BB0_162;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6c48 (cutlass-test.1.sm_70.ptx:4393) ld.global.u64 %rd1958, [%rd687];
GPGPU-Sim PTX: 264 (potential) branch divergence @  PC=0x6c58 (cutlass-test.1.sm_70.ptx:4397) @!%p208 bra BB0_165;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6c70 (cutlass-test.1.sm_70.ptx:4404) add.s64 %rd692, %rd686, %rd619;
GPGPU-Sim PTX: 265 (potential) branch divergence @  PC=0x6c60 (cutlass-test.1.sm_70.ptx:4398) bra.uni BB0_164;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6c68 (cutlass-test.1.sm_70.ptx:4401) ld.global.u64 %rd1959, [%rd687+256];
GPGPU-Sim PTX: 266 (potential) branch divergence @  PC=0x6ca0 (cutlass-test.1.sm_70.ptx:4410) @!%p211 bra BB0_167;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6cb8 (cutlass-test.1.sm_70.ptx:4417) and.pred %p214, %p103, %p209;
GPGPU-Sim PTX: 267 (potential) branch divergence @  PC=0x6ca8 (cutlass-test.1.sm_70.ptx:4411) bra.uni BB0_166;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6cb0 (cutlass-test.1.sm_70.ptx:4414) ld.global.u64 %rd1960, [%rd693];
GPGPU-Sim PTX: 268 (potential) branch divergence @  PC=0x6cc0 (cutlass-test.1.sm_70.ptx:4418) @!%p214 bra BB0_169;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6cd8 (cutlass-test.1.sm_70.ptx:4425) add.s64 %rd698, %rd692, %rd619;
GPGPU-Sim PTX: 269 (potential) branch divergence @  PC=0x6cc8 (cutlass-test.1.sm_70.ptx:4419) bra.uni BB0_168;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6cd0 (cutlass-test.1.sm_70.ptx:4422) ld.global.u64 %rd1961, [%rd693+256];
GPGPU-Sim PTX: 270 (potential) branch divergence @  PC=0x6d08 (cutlass-test.1.sm_70.ptx:4431) @!%p217 bra BB0_171;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d20 (cutlass-test.1.sm_70.ptx:4438) and.pred %p220, %p103, %p215;
GPGPU-Sim PTX: 271 (potential) branch divergence @  PC=0x6d10 (cutlass-test.1.sm_70.ptx:4432) bra.uni BB0_170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d18 (cutlass-test.1.sm_70.ptx:4435) ld.global.u64 %rd1962, [%rd699];
GPGPU-Sim PTX: 272 (potential) branch divergence @  PC=0x6d28 (cutlass-test.1.sm_70.ptx:4439) @!%p220 bra BB0_173;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d40 (cutlass-test.1.sm_70.ptx:4446) add.s64 %rd704, %rd698, %rd638;
GPGPU-Sim PTX: 273 (potential) branch divergence @  PC=0x6d30 (cutlass-test.1.sm_70.ptx:4440) bra.uni BB0_172;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6d38 (cutlass-test.1.sm_70.ptx:4443) ld.global.u64 %rd1963, [%rd699+256];
GPGPU-Sim PTX: 274 (potential) branch divergence @  PC=0x6e90 (cutlass-test.1.sm_70.ptx:4488) @!%p223 bra BB0_175;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea8 (cutlass-test.1.sm_70.ptx:4495) and.pred %p226, %p103, %p221;
GPGPU-Sim PTX: 275 (potential) branch divergence @  PC=0x6e98 (cutlass-test.1.sm_70.ptx:4489) bra.uni BB0_174;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ea0 (cutlass-test.1.sm_70.ptx:4492) st.global.f64 [%rd680], %fd179;
GPGPU-Sim PTX: 276 (potential) branch divergence @  PC=0x6eb0 (cutlass-test.1.sm_70.ptx:4496) @!%p226 bra BB0_177;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ed8 (cutlass-test.1.sm_70.ptx:4505) add.s64 %rd705, %rd679, %rd640;
GPGPU-Sim PTX: 277 (potential) branch divergence @  PC=0x6eb8 (cutlass-test.1.sm_70.ptx:4497) bra.uni BB0_176;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ec0 (cutlass-test.1.sm_70.ptx:4500) shl.b64 %rd1277, %rd679, 3;
GPGPU-Sim PTX: 278 (potential) branch divergence @  PC=0x6f08 (cutlass-test.1.sm_70.ptx:4511) @!%p229 bra BB0_179;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6f20 (cutlass-test.1.sm_70.ptx:4518) and.pred %p232, %p103, %p228;
GPGPU-Sim PTX: 279 (potential) branch divergence @  PC=0x6f10 (cutlass-test.1.sm_70.ptx:4512) bra.uni BB0_178;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6f18 (cutlass-test.1.sm_70.ptx:4515) st.global.f64 [%rd706], %fd181;
GPGPU-Sim PTX: 280 (potential) branch divergence @  PC=0x6f28 (cutlass-test.1.sm_70.ptx:4519) @!%p232 bra BB0_181;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6f48 (cutlass-test.1.sm_70.ptx:4527) add.s64 %rd707, %rd705, %rd640;
GPGPU-Sim PTX: 281 (potential) branch divergence @  PC=0x6f30 (cutlass-test.1.sm_70.ptx:4520) bra.uni BB0_180;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6f38 (cutlass-test.1.sm_70.ptx:4523) add.s64 %rd1281, %rd1279, %rd4;
GPGPU-Sim PTX: 282 (potential) branch divergence @  PC=0x6f78 (cutlass-test.1.sm_70.ptx:4533) @!%p235 bra BB0_183;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6f90 (cutlass-test.1.sm_70.ptx:4540) and.pred %p238, %p103, %p234;
GPGPU-Sim PTX: 283 (potential) branch divergence @  PC=0x6f80 (cutlass-test.1.sm_70.ptx:4534) bra.uni BB0_182;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6f88 (cutlass-test.1.sm_70.ptx:4537) st.global.f64 [%rd708], %fd183;
GPGPU-Sim PTX: 284 (potential) branch divergence @  PC=0x6f98 (cutlass-test.1.sm_70.ptx:4541) @!%p238 bra BB0_185;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6fb8 (cutlass-test.1.sm_70.ptx:4549) add.s64 %rd709, %rd707, %rd640;
GPGPU-Sim PTX: 285 (potential) branch divergence @  PC=0x6fa0 (cutlass-test.1.sm_70.ptx:4542) bra.uni BB0_184;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6fa8 (cutlass-test.1.sm_70.ptx:4545) add.s64 %rd1284, %rd1282, %rd4;
GPGPU-Sim PTX: 286 (potential) branch divergence @  PC=0x6fe8 (cutlass-test.1.sm_70.ptx:4555) @!%p241 bra BB0_187;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7000 (cutlass-test.1.sm_70.ptx:4562) and.pred %p244, %p103, %p240;
GPGPU-Sim PTX: 287 (potential) branch divergence @  PC=0x6ff0 (cutlass-test.1.sm_70.ptx:4556) bra.uni BB0_186;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x6ff8 (cutlass-test.1.sm_70.ptx:4559) st.global.f64 [%rd710], %fd185;
GPGPU-Sim PTX: 288 (potential) branch divergence @  PC=0x7008 (cutlass-test.1.sm_70.ptx:4563) @!%p244 bra BB0_189;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7028 (cutlass-test.1.sm_70.ptx:4571) shl.b64 %rd1289, %rd704, 3;
GPGPU-Sim PTX: 289 (potential) branch divergence @  PC=0x7010 (cutlass-test.1.sm_70.ptx:4564) bra.uni BB0_188;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7018 (cutlass-test.1.sm_70.ptx:4567) add.s64 %rd1287, %rd1285, %rd4;
GPGPU-Sim PTX: 290 (potential) branch divergence @  PC=0x7068 (cutlass-test.1.sm_70.ptx:4579) @!%p247 bra BB0_191;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7080 (cutlass-test.1.sm_70.ptx:4586) and.pred %p250, %p103, %p246;
GPGPU-Sim PTX: 291 (potential) branch divergence @  PC=0x7070 (cutlass-test.1.sm_70.ptx:4580) bra.uni BB0_190;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7078 (cutlass-test.1.sm_70.ptx:4583) ld.global.u64 %rd1956, [%rd711];
GPGPU-Sim PTX: 292 (potential) branch divergence @  PC=0x7088 (cutlass-test.1.sm_70.ptx:4587) @!%p250 bra BB0_193;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x70a0 (cutlass-test.1.sm_70.ptx:4594) add.s64 %rd718, %rd704, %rd619;
GPGPU-Sim PTX: 293 (potential) branch divergence @  PC=0x7090 (cutlass-test.1.sm_70.ptx:4588) bra.uni BB0_192;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7098 (cutlass-test.1.sm_70.ptx:4591) ld.global.u64 %rd1957, [%rd711+256];
GPGPU-Sim PTX: 294 (potential) branch divergence @  PC=0x70d0 (cutlass-test.1.sm_70.ptx:4600) @!%p253 bra BB0_195;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x70e8 (cutlass-test.1.sm_70.ptx:4607) and.pred %p256, %p103, %p251;
GPGPU-Sim PTX: 295 (potential) branch divergence @  PC=0x70d8 (cutlass-test.1.sm_70.ptx:4601) bra.uni BB0_194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x70e0 (cutlass-test.1.sm_70.ptx:4604) ld.global.u64 %rd1958, [%rd719];
GPGPU-Sim PTX: 296 (potential) branch divergence @  PC=0x70f0 (cutlass-test.1.sm_70.ptx:4608) @!%p256 bra BB0_197;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7108 (cutlass-test.1.sm_70.ptx:4615) add.s64 %rd724, %rd718, %rd619;
GPGPU-Sim PTX: 297 (potential) branch divergence @  PC=0x70f8 (cutlass-test.1.sm_70.ptx:4609) bra.uni BB0_196;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7100 (cutlass-test.1.sm_70.ptx:4612) ld.global.u64 %rd1959, [%rd719+256];
GPGPU-Sim PTX: 298 (potential) branch divergence @  PC=0x7138 (cutlass-test.1.sm_70.ptx:4621) @!%p259 bra BB0_199;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7150 (cutlass-test.1.sm_70.ptx:4628) and.pred %p262, %p103, %p257;
GPGPU-Sim PTX: 299 (potential) branch divergence @  PC=0x7140 (cutlass-test.1.sm_70.ptx:4622) bra.uni BB0_198;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7148 (cutlass-test.1.sm_70.ptx:4625) ld.global.u64 %rd1960, [%rd725];
GPGPU-Sim PTX: 300 (potential) branch divergence @  PC=0x7158 (cutlass-test.1.sm_70.ptx:4629) @!%p262 bra BB0_201;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7170 (cutlass-test.1.sm_70.ptx:4636) add.s64 %rd1296, %rd724, %rd619;
GPGPU-Sim PTX: 301 (potential) branch divergence @  PC=0x7160 (cutlass-test.1.sm_70.ptx:4630) bra.uni BB0_200;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7168 (cutlass-test.1.sm_70.ptx:4633) ld.global.u64 %rd1961, [%rd725+256];
GPGPU-Sim PTX: 302 (potential) branch divergence @  PC=0x71a0 (cutlass-test.1.sm_70.ptx:4642) @!%p265 bra BB0_203;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x71b8 (cutlass-test.1.sm_70.ptx:4649) and.pred %p268, %p103, %p263;
GPGPU-Sim PTX: 303 (potential) branch divergence @  PC=0x71a8 (cutlass-test.1.sm_70.ptx:4643) bra.uni BB0_202;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x71b0 (cutlass-test.1.sm_70.ptx:4646) ld.global.u64 %rd1962, [%rd730];
GPGPU-Sim PTX: 304 (potential) branch divergence @  PC=0x71c0 (cutlass-test.1.sm_70.ptx:4650) @!%p268 bra BB0_205;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x71d8 (cutlass-test.1.sm_70.ptx:4657) bar.sync 0;
GPGPU-Sim PTX: 305 (potential) branch divergence @  PC=0x71c8 (cutlass-test.1.sm_70.ptx:4651) bra.uni BB0_204;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x71d0 (cutlass-test.1.sm_70.ptx:4654) ld.global.u64 %rd1963, [%rd730+256];
GPGPU-Sim PTX: 306 (potential) branch divergence @  PC=0x7318 (cutlass-test.1.sm_70.ptx:4697) @!%p271 bra BB0_207;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7330 (cutlass-test.1.sm_70.ptx:4704) and.pred %p274, %p103, %p269;
GPGPU-Sim PTX: 307 (potential) branch divergence @  PC=0x7320 (cutlass-test.1.sm_70.ptx:4698) bra.uni BB0_206;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7328 (cutlass-test.1.sm_70.ptx:4701) st.global.f64 [%rd713], %fd187;
GPGPU-Sim PTX: 308 (potential) branch divergence @  PC=0x7338 (cutlass-test.1.sm_70.ptx:4705) @!%p274 bra BB0_209;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7358 (cutlass-test.1.sm_70.ptx:4713) add.s64 %rd735, %rd712, %rd640;
GPGPU-Sim PTX: 309 (potential) branch divergence @  PC=0x7340 (cutlass-test.1.sm_70.ptx:4706) bra.uni BB0_208;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7348 (cutlass-test.1.sm_70.ptx:4709) add.s64 %rd1299, %rd1290, %rd4;
GPGPU-Sim PTX: 310 (potential) branch divergence @  PC=0x7388 (cutlass-test.1.sm_70.ptx:4719) @!%p277 bra BB0_211;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x73a0 (cutlass-test.1.sm_70.ptx:4726) and.pred %p280, %p103, %p276;
GPGPU-Sim PTX: 311 (potential) branch divergence @  PC=0x7390 (cutlass-test.1.sm_70.ptx:4720) bra.uni BB0_210;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7398 (cutlass-test.1.sm_70.ptx:4723) st.global.f64 [%rd736], %fd189;
GPGPU-Sim PTX: 312 (potential) branch divergence @  PC=0x73a8 (cutlass-test.1.sm_70.ptx:4727) @!%p280 bra BB0_213;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x73c8 (cutlass-test.1.sm_70.ptx:4735) add.s64 %rd737, %rd735, %rd640;
GPGPU-Sim PTX: 313 (potential) branch divergence @  PC=0x73b0 (cutlass-test.1.sm_70.ptx:4728) bra.uni BB0_212;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x73b8 (cutlass-test.1.sm_70.ptx:4731) add.s64 %rd1302, %rd1300, %rd4;
GPGPU-Sim PTX: 314 (potential) branch divergence @  PC=0x73f8 (cutlass-test.1.sm_70.ptx:4741) @!%p283 bra BB0_215;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7410 (cutlass-test.1.sm_70.ptx:4748) and.pred %p286, %p103, %p282;
GPGPU-Sim PTX: 315 (potential) branch divergence @  PC=0x7400 (cutlass-test.1.sm_70.ptx:4742) bra.uni BB0_214;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7408 (cutlass-test.1.sm_70.ptx:4745) st.global.f64 [%rd738], %fd191;
GPGPU-Sim PTX: 316 (potential) branch divergence @  PC=0x7418 (cutlass-test.1.sm_70.ptx:4749) @!%p286 bra BB0_217;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7438 (cutlass-test.1.sm_70.ptx:4757) add.s64 %rd739, %rd737, %rd640;
GPGPU-Sim PTX: 317 (potential) branch divergence @  PC=0x7420 (cutlass-test.1.sm_70.ptx:4750) bra.uni BB0_216;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7428 (cutlass-test.1.sm_70.ptx:4753) add.s64 %rd1305, %rd1303, %rd4;
GPGPU-Sim PTX: 318 (potential) branch divergence @  PC=0x7468 (cutlass-test.1.sm_70.ptx:4763) @!%p289 bra BB0_219;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7480 (cutlass-test.1.sm_70.ptx:4770) and.pred %p292, %p103, %p288;
GPGPU-Sim PTX: 319 (potential) branch divergence @  PC=0x7470 (cutlass-test.1.sm_70.ptx:4764) bra.uni BB0_218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7478 (cutlass-test.1.sm_70.ptx:4767) st.global.f64 [%rd740], %fd193;
GPGPU-Sim PTX: 320 (potential) branch divergence @  PC=0x7488 (cutlass-test.1.sm_70.ptx:4771) @!%p292 bra BB0_221;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x74a8 (cutlass-test.1.sm_70.ptx:4779) shl.b32 %r447, %r105, 2;
GPGPU-Sim PTX: 321 (potential) branch divergence @  PC=0x7490 (cutlass-test.1.sm_70.ptx:4772) bra.uni BB0_220;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7498 (cutlass-test.1.sm_70.ptx:4775) add.s64 %rd1308, %rd1306, %rd4;
GPGPU-Sim PTX: 322 (potential) branch divergence @  PC=0x7510 (cutlass-test.1.sm_70.ptx:4792) @%p97 bra BB0_223;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7588 (cutlass-test.1.sm_70.ptx:4830) @%p98 bra BB0_225;
GPGPU-Sim PTX: 323 (potential) branch divergence @  PC=0x7588 (cutlass-test.1.sm_70.ptx:4830) @%p98 bra BB0_225;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7600 (cutlass-test.1.sm_70.ptx:4868) shl.b64 %rd1325, %rd741, 3;
GPGPU-Sim PTX: 324 (potential) branch divergence @  PC=0x7620 (cutlass-test.1.sm_70.ptx:4872) @!%p297 bra BB0_227;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7638 (cutlass-test.1.sm_70.ptx:4879) and.pred %p300, %p103, %p296;
GPGPU-Sim PTX: 325 (potential) branch divergence @  PC=0x7628 (cutlass-test.1.sm_70.ptx:4873) bra.uni BB0_226;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7630 (cutlass-test.1.sm_70.ptx:4876) ld.global.u64 %rd1956, [%rd744];
GPGPU-Sim PTX: 326 (potential) branch divergence @  PC=0x7640 (cutlass-test.1.sm_70.ptx:4880) @!%p300 bra BB0_229;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7658 (cutlass-test.1.sm_70.ptx:4887) add.s64 %rd749, %rd741, %rd619;
GPGPU-Sim PTX: 327 (potential) branch divergence @  PC=0x7648 (cutlass-test.1.sm_70.ptx:4881) bra.uni BB0_228;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7650 (cutlass-test.1.sm_70.ptx:4884) ld.global.u64 %rd1957, [%rd744+256];
GPGPU-Sim PTX: 328 (potential) branch divergence @  PC=0x7688 (cutlass-test.1.sm_70.ptx:4893) @!%p303 bra BB0_231;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x76a0 (cutlass-test.1.sm_70.ptx:4900) and.pred %p306, %p103, %p301;
GPGPU-Sim PTX: 329 (potential) branch divergence @  PC=0x7690 (cutlass-test.1.sm_70.ptx:4894) bra.uni BB0_230;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7698 (cutlass-test.1.sm_70.ptx:4897) ld.global.u64 %rd1958, [%rd750];
GPGPU-Sim PTX: 330 (potential) branch divergence @  PC=0x76a8 (cutlass-test.1.sm_70.ptx:4901) @!%p306 bra BB0_233;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x76c0 (cutlass-test.1.sm_70.ptx:4908) add.s64 %rd755, %rd749, %rd619;
GPGPU-Sim PTX: 331 (potential) branch divergence @  PC=0x76b0 (cutlass-test.1.sm_70.ptx:4902) bra.uni BB0_232;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x76b8 (cutlass-test.1.sm_70.ptx:4905) ld.global.u64 %rd1959, [%rd750+256];
GPGPU-Sim PTX: 332 (potential) branch divergence @  PC=0x76f0 (cutlass-test.1.sm_70.ptx:4914) @!%p309 bra BB0_235;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7708 (cutlass-test.1.sm_70.ptx:4921) and.pred %p312, %p103, %p307;
GPGPU-Sim PTX: 333 (potential) branch divergence @  PC=0x76f8 (cutlass-test.1.sm_70.ptx:4915) bra.uni BB0_234;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7700 (cutlass-test.1.sm_70.ptx:4918) ld.global.u64 %rd1960, [%rd756];
GPGPU-Sim PTX: 334 (potential) branch divergence @  PC=0x7710 (cutlass-test.1.sm_70.ptx:4922) @!%p312 bra BB0_237;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7728 (cutlass-test.1.sm_70.ptx:4929) add.s64 %rd761, %rd755, %rd619;
GPGPU-Sim PTX: 335 (potential) branch divergence @  PC=0x7718 (cutlass-test.1.sm_70.ptx:4923) bra.uni BB0_236;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7720 (cutlass-test.1.sm_70.ptx:4926) ld.global.u64 %rd1961, [%rd756+256];
GPGPU-Sim PTX: 336 (potential) branch divergence @  PC=0x7758 (cutlass-test.1.sm_70.ptx:4935) @!%p315 bra BB0_239;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7770 (cutlass-test.1.sm_70.ptx:4942) and.pred %p318, %p103, %p313;
GPGPU-Sim PTX: 337 (potential) branch divergence @  PC=0x7760 (cutlass-test.1.sm_70.ptx:4936) bra.uni BB0_238;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7768 (cutlass-test.1.sm_70.ptx:4939) ld.global.u64 %rd1962, [%rd762];
GPGPU-Sim PTX: 338 (potential) branch divergence @  PC=0x7778 (cutlass-test.1.sm_70.ptx:4943) @!%p318 bra BB0_241;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7790 (cutlass-test.1.sm_70.ptx:4950) add.s64 %rd767, %rd761, %rd638;
GPGPU-Sim PTX: 339 (potential) branch divergence @  PC=0x7780 (cutlass-test.1.sm_70.ptx:4944) bra.uni BB0_240;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7788 (cutlass-test.1.sm_70.ptx:4947) ld.global.u64 %rd1963, [%rd762+256];
GPGPU-Sim PTX: 340 (potential) branch divergence @  PC=0x78e0 (cutlass-test.1.sm_70.ptx:4992) @!%p321 bra BB0_243;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x78f8 (cutlass-test.1.sm_70.ptx:4999) and.pred %p324, %p103, %p319;
GPGPU-Sim PTX: 341 (potential) branch divergence @  PC=0x78e8 (cutlass-test.1.sm_70.ptx:4993) bra.uni BB0_242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x78f0 (cutlass-test.1.sm_70.ptx:4996) st.global.f64 [%rd743], %fd195;
GPGPU-Sim PTX: 342 (potential) branch divergence @  PC=0x7900 (cutlass-test.1.sm_70.ptx:5000) @!%p324 bra BB0_245;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7928 (cutlass-test.1.sm_70.ptx:5009) add.s64 %rd768, %rd742, %rd640;
GPGPU-Sim PTX: 343 (potential) branch divergence @  PC=0x7908 (cutlass-test.1.sm_70.ptx:5001) bra.uni BB0_244;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7910 (cutlass-test.1.sm_70.ptx:5004) shl.b64 %rd1332, %rd742, 3;
GPGPU-Sim PTX: 344 (potential) branch divergence @  PC=0x7958 (cutlass-test.1.sm_70.ptx:5015) @!%p327 bra BB0_247;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7970 (cutlass-test.1.sm_70.ptx:5022) and.pred %p330, %p103, %p326;
GPGPU-Sim PTX: 345 (potential) branch divergence @  PC=0x7960 (cutlass-test.1.sm_70.ptx:5016) bra.uni BB0_246;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7968 (cutlass-test.1.sm_70.ptx:5019) st.global.f64 [%rd769], %fd197;
GPGPU-Sim PTX: 346 (potential) branch divergence @  PC=0x7978 (cutlass-test.1.sm_70.ptx:5023) @!%p330 bra BB0_249;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7998 (cutlass-test.1.sm_70.ptx:5031) add.s64 %rd770, %rd768, %rd640;
GPGPU-Sim PTX: 347 (potential) branch divergence @  PC=0x7980 (cutlass-test.1.sm_70.ptx:5024) bra.uni BB0_248;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7988 (cutlass-test.1.sm_70.ptx:5027) add.s64 %rd1336, %rd1334, %rd4;
GPGPU-Sim PTX: 348 (potential) branch divergence @  PC=0x79c8 (cutlass-test.1.sm_70.ptx:5037) @!%p333 bra BB0_251;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x79e0 (cutlass-test.1.sm_70.ptx:5044) and.pred %p336, %p103, %p332;
GPGPU-Sim PTX: 349 (potential) branch divergence @  PC=0x79d0 (cutlass-test.1.sm_70.ptx:5038) bra.uni BB0_250;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x79d8 (cutlass-test.1.sm_70.ptx:5041) st.global.f64 [%rd771], %fd199;
GPGPU-Sim PTX: 350 (potential) branch divergence @  PC=0x79e8 (cutlass-test.1.sm_70.ptx:5045) @!%p336 bra BB0_253;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7a08 (cutlass-test.1.sm_70.ptx:5053) add.s64 %rd772, %rd770, %rd640;
GPGPU-Sim PTX: 351 (potential) branch divergence @  PC=0x79f0 (cutlass-test.1.sm_70.ptx:5046) bra.uni BB0_252;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x79f8 (cutlass-test.1.sm_70.ptx:5049) add.s64 %rd1339, %rd1337, %rd4;
GPGPU-Sim PTX: 352 (potential) branch divergence @  PC=0x7a38 (cutlass-test.1.sm_70.ptx:5059) @!%p339 bra BB0_255;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7a50 (cutlass-test.1.sm_70.ptx:5066) and.pred %p342, %p103, %p338;
GPGPU-Sim PTX: 353 (potential) branch divergence @  PC=0x7a40 (cutlass-test.1.sm_70.ptx:5060) bra.uni BB0_254;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7a48 (cutlass-test.1.sm_70.ptx:5063) st.global.f64 [%rd773], %fd201;
GPGPU-Sim PTX: 354 (potential) branch divergence @  PC=0x7a58 (cutlass-test.1.sm_70.ptx:5067) @!%p342 bra BB0_257;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7a78 (cutlass-test.1.sm_70.ptx:5075) shl.b64 %rd1344, %rd767, 3;
GPGPU-Sim PTX: 355 (potential) branch divergence @  PC=0x7a60 (cutlass-test.1.sm_70.ptx:5068) bra.uni BB0_256;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7a68 (cutlass-test.1.sm_70.ptx:5071) add.s64 %rd1342, %rd1340, %rd4;
GPGPU-Sim PTX: 356 (potential) branch divergence @  PC=0x7ab8 (cutlass-test.1.sm_70.ptx:5083) @!%p345 bra BB0_259;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7ad0 (cutlass-test.1.sm_70.ptx:5090) and.pred %p348, %p103, %p344;
GPGPU-Sim PTX: 357 (potential) branch divergence @  PC=0x7ac0 (cutlass-test.1.sm_70.ptx:5084) bra.uni BB0_258;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7ac8 (cutlass-test.1.sm_70.ptx:5087) ld.global.u64 %rd1956, [%rd774];
GPGPU-Sim PTX: 358 (potential) branch divergence @  PC=0x7ad8 (cutlass-test.1.sm_70.ptx:5091) @!%p348 bra BB0_261;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7af0 (cutlass-test.1.sm_70.ptx:5098) add.s64 %rd781, %rd767, %rd619;
GPGPU-Sim PTX: 359 (potential) branch divergence @  PC=0x7ae0 (cutlass-test.1.sm_70.ptx:5092) bra.uni BB0_260;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7ae8 (cutlass-test.1.sm_70.ptx:5095) ld.global.u64 %rd1957, [%rd774+256];
GPGPU-Sim PTX: 360 (potential) branch divergence @  PC=0x7b20 (cutlass-test.1.sm_70.ptx:5104) @!%p351 bra BB0_263;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b38 (cutlass-test.1.sm_70.ptx:5111) and.pred %p354, %p103, %p349;
GPGPU-Sim PTX: 361 (potential) branch divergence @  PC=0x7b28 (cutlass-test.1.sm_70.ptx:5105) bra.uni BB0_262;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b30 (cutlass-test.1.sm_70.ptx:5108) ld.global.u64 %rd1958, [%rd782];
GPGPU-Sim PTX: 362 (potential) branch divergence @  PC=0x7b40 (cutlass-test.1.sm_70.ptx:5112) @!%p354 bra BB0_265;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b58 (cutlass-test.1.sm_70.ptx:5119) add.s64 %rd787, %rd781, %rd619;
GPGPU-Sim PTX: 363 (potential) branch divergence @  PC=0x7b48 (cutlass-test.1.sm_70.ptx:5113) bra.uni BB0_264;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b50 (cutlass-test.1.sm_70.ptx:5116) ld.global.u64 %rd1959, [%rd782+256];
GPGPU-Sim PTX: 364 (potential) branch divergence @  PC=0x7b88 (cutlass-test.1.sm_70.ptx:5125) @!%p357 bra BB0_267;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7ba0 (cutlass-test.1.sm_70.ptx:5132) and.pred %p360, %p103, %p355;
GPGPU-Sim PTX: 365 (potential) branch divergence @  PC=0x7b90 (cutlass-test.1.sm_70.ptx:5126) bra.uni BB0_266;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7b98 (cutlass-test.1.sm_70.ptx:5129) ld.global.u64 %rd1960, [%rd788];
GPGPU-Sim PTX: 366 (potential) branch divergence @  PC=0x7ba8 (cutlass-test.1.sm_70.ptx:5133) @!%p360 bra BB0_269;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7bc0 (cutlass-test.1.sm_70.ptx:5140) add.s64 %rd1351, %rd787, %rd619;
GPGPU-Sim PTX: 367 (potential) branch divergence @  PC=0x7bb0 (cutlass-test.1.sm_70.ptx:5134) bra.uni BB0_268;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7bb8 (cutlass-test.1.sm_70.ptx:5137) ld.global.u64 %rd1961, [%rd788+256];
GPGPU-Sim PTX: 368 (potential) branch divergence @  PC=0x7bf0 (cutlass-test.1.sm_70.ptx:5146) @!%p363 bra BB0_271;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7c08 (cutlass-test.1.sm_70.ptx:5153) and.pred %p366, %p103, %p361;
GPGPU-Sim PTX: 369 (potential) branch divergence @  PC=0x7bf8 (cutlass-test.1.sm_70.ptx:5147) bra.uni BB0_270;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7c00 (cutlass-test.1.sm_70.ptx:5150) ld.global.u64 %rd1962, [%rd793];
GPGPU-Sim PTX: 370 (potential) branch divergence @  PC=0x7c10 (cutlass-test.1.sm_70.ptx:5154) @!%p366 bra BB0_273;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7c28 (cutlass-test.1.sm_70.ptx:5161) bar.sync 0;
GPGPU-Sim PTX: 371 (potential) branch divergence @  PC=0x7c18 (cutlass-test.1.sm_70.ptx:5155) bra.uni BB0_272;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7c20 (cutlass-test.1.sm_70.ptx:5158) ld.global.u64 %rd1963, [%rd793+256];
GPGPU-Sim PTX: 372 (potential) branch divergence @  PC=0x7d68 (cutlass-test.1.sm_70.ptx:5201) @!%p369 bra BB0_275;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d80 (cutlass-test.1.sm_70.ptx:5208) and.pred %p372, %p103, %p367;
GPGPU-Sim PTX: 373 (potential) branch divergence @  PC=0x7d70 (cutlass-test.1.sm_70.ptx:5202) bra.uni BB0_274;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d78 (cutlass-test.1.sm_70.ptx:5205) st.global.f64 [%rd776], %fd203;
GPGPU-Sim PTX: 374 (potential) branch divergence @  PC=0x7d88 (cutlass-test.1.sm_70.ptx:5209) @!%p372 bra BB0_277;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7da8 (cutlass-test.1.sm_70.ptx:5217) add.s64 %rd798, %rd775, %rd640;
GPGPU-Sim PTX: 375 (potential) branch divergence @  PC=0x7d90 (cutlass-test.1.sm_70.ptx:5210) bra.uni BB0_276;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7d98 (cutlass-test.1.sm_70.ptx:5213) add.s64 %rd1354, %rd1345, %rd4;
GPGPU-Sim PTX: 376 (potential) branch divergence @  PC=0x7dd8 (cutlass-test.1.sm_70.ptx:5223) @!%p375 bra BB0_279;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7df0 (cutlass-test.1.sm_70.ptx:5230) and.pred %p378, %p103, %p374;
GPGPU-Sim PTX: 377 (potential) branch divergence @  PC=0x7de0 (cutlass-test.1.sm_70.ptx:5224) bra.uni BB0_278;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7de8 (cutlass-test.1.sm_70.ptx:5227) st.global.f64 [%rd799], %fd205;
GPGPU-Sim PTX: 378 (potential) branch divergence @  PC=0x7df8 (cutlass-test.1.sm_70.ptx:5231) @!%p378 bra BB0_281;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7e18 (cutlass-test.1.sm_70.ptx:5239) add.s64 %rd800, %rd798, %rd640;
GPGPU-Sim PTX: 379 (potential) branch divergence @  PC=0x7e00 (cutlass-test.1.sm_70.ptx:5232) bra.uni BB0_280;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7e08 (cutlass-test.1.sm_70.ptx:5235) add.s64 %rd1357, %rd1355, %rd4;
GPGPU-Sim PTX: 380 (potential) branch divergence @  PC=0x7e48 (cutlass-test.1.sm_70.ptx:5245) @!%p381 bra BB0_283;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7e60 (cutlass-test.1.sm_70.ptx:5252) and.pred %p384, %p103, %p380;
GPGPU-Sim PTX: 381 (potential) branch divergence @  PC=0x7e50 (cutlass-test.1.sm_70.ptx:5246) bra.uni BB0_282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7e58 (cutlass-test.1.sm_70.ptx:5249) st.global.f64 [%rd801], %fd207;
GPGPU-Sim PTX: 382 (potential) branch divergence @  PC=0x7e68 (cutlass-test.1.sm_70.ptx:5253) @!%p384 bra BB0_285;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7e88 (cutlass-test.1.sm_70.ptx:5261) add.s64 %rd802, %rd800, %rd640;
GPGPU-Sim PTX: 383 (potential) branch divergence @  PC=0x7e70 (cutlass-test.1.sm_70.ptx:5254) bra.uni BB0_284;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7e78 (cutlass-test.1.sm_70.ptx:5257) add.s64 %rd1360, %rd1358, %rd4;
GPGPU-Sim PTX: 384 (potential) branch divergence @  PC=0x7eb8 (cutlass-test.1.sm_70.ptx:5267) @!%p387 bra BB0_287;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7ed0 (cutlass-test.1.sm_70.ptx:5274) and.pred %p390, %p103, %p386;
GPGPU-Sim PTX: 385 (potential) branch divergence @  PC=0x7ec0 (cutlass-test.1.sm_70.ptx:5268) bra.uni BB0_286;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7ec8 (cutlass-test.1.sm_70.ptx:5271) st.global.f64 [%rd803], %fd209;
GPGPU-Sim PTX: 386 (potential) branch divergence @  PC=0x7ed8 (cutlass-test.1.sm_70.ptx:5275) @!%p390 bra BB0_289;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7ef8 (cutlass-test.1.sm_70.ptx:5283) mad.lo.s32 %r456, %r105, 6, %r79;
GPGPU-Sim PTX: 387 (potential) branch divergence @  PC=0x7ee0 (cutlass-test.1.sm_70.ptx:5276) bra.uni BB0_288;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7ee8 (cutlass-test.1.sm_70.ptx:5279) add.s64 %rd1363, %rd1361, %rd4;
GPGPU-Sim PTX: 388 (potential) branch divergence @  PC=0x7f50 (cutlass-test.1.sm_70.ptx:5294) @%p97 bra BB0_291;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x7fc8 (cutlass-test.1.sm_70.ptx:5332) @%p98 bra BB0_293;
GPGPU-Sim PTX: 389 (potential) branch divergence @  PC=0x7fc8 (cutlass-test.1.sm_70.ptx:5332) @%p98 bra BB0_293;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8040 (cutlass-test.1.sm_70.ptx:5370) shl.b64 %rd1380, %rd804, 3;
GPGPU-Sim PTX: 390 (potential) branch divergence @  PC=0x8060 (cutlass-test.1.sm_70.ptx:5374) @!%p395 bra BB0_295;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8078 (cutlass-test.1.sm_70.ptx:5381) and.pred %p398, %p103, %p394;
GPGPU-Sim PTX: 391 (potential) branch divergence @  PC=0x8068 (cutlass-test.1.sm_70.ptx:5375) bra.uni BB0_294;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8070 (cutlass-test.1.sm_70.ptx:5378) ld.global.u64 %rd1956, [%rd807];
GPGPU-Sim PTX: 392 (potential) branch divergence @  PC=0x8080 (cutlass-test.1.sm_70.ptx:5382) @!%p398 bra BB0_297;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8098 (cutlass-test.1.sm_70.ptx:5389) add.s64 %rd812, %rd804, %rd619;
GPGPU-Sim PTX: 393 (potential) branch divergence @  PC=0x8088 (cutlass-test.1.sm_70.ptx:5383) bra.uni BB0_296;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8090 (cutlass-test.1.sm_70.ptx:5386) ld.global.u64 %rd1957, [%rd807+256];
GPGPU-Sim PTX: 394 (potential) branch divergence @  PC=0x80c8 (cutlass-test.1.sm_70.ptx:5395) @!%p401 bra BB0_299;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x80e0 (cutlass-test.1.sm_70.ptx:5402) and.pred %p404, %p103, %p399;
GPGPU-Sim PTX: 395 (potential) branch divergence @  PC=0x80d0 (cutlass-test.1.sm_70.ptx:5396) bra.uni BB0_298;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x80d8 (cutlass-test.1.sm_70.ptx:5399) ld.global.u64 %rd1958, [%rd813];
GPGPU-Sim PTX: 396 (potential) branch divergence @  PC=0x80e8 (cutlass-test.1.sm_70.ptx:5403) @!%p404 bra BB0_301;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8100 (cutlass-test.1.sm_70.ptx:5410) add.s64 %rd818, %rd812, %rd619;
GPGPU-Sim PTX: 397 (potential) branch divergence @  PC=0x80f0 (cutlass-test.1.sm_70.ptx:5404) bra.uni BB0_300;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x80f8 (cutlass-test.1.sm_70.ptx:5407) ld.global.u64 %rd1959, [%rd813+256];
GPGPU-Sim PTX: 398 (potential) branch divergence @  PC=0x8130 (cutlass-test.1.sm_70.ptx:5416) @!%p407 bra BB0_303;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8148 (cutlass-test.1.sm_70.ptx:5423) and.pred %p410, %p103, %p405;
GPGPU-Sim PTX: 399 (potential) branch divergence @  PC=0x8138 (cutlass-test.1.sm_70.ptx:5417) bra.uni BB0_302;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8140 (cutlass-test.1.sm_70.ptx:5420) ld.global.u64 %rd1960, [%rd819];
GPGPU-Sim PTX: 400 (potential) branch divergence @  PC=0x8150 (cutlass-test.1.sm_70.ptx:5424) @!%p410 bra BB0_305;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8168 (cutlass-test.1.sm_70.ptx:5431) add.s64 %rd824, %rd818, %rd619;
GPGPU-Sim PTX: 401 (potential) branch divergence @  PC=0x8158 (cutlass-test.1.sm_70.ptx:5425) bra.uni BB0_304;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8160 (cutlass-test.1.sm_70.ptx:5428) ld.global.u64 %rd1961, [%rd819+256];
GPGPU-Sim PTX: 402 (potential) branch divergence @  PC=0x8198 (cutlass-test.1.sm_70.ptx:5437) @!%p413 bra BB0_307;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x81b0 (cutlass-test.1.sm_70.ptx:5444) and.pred %p416, %p103, %p411;
GPGPU-Sim PTX: 403 (potential) branch divergence @  PC=0x81a0 (cutlass-test.1.sm_70.ptx:5438) bra.uni BB0_306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x81a8 (cutlass-test.1.sm_70.ptx:5441) ld.global.u64 %rd1962, [%rd825];
GPGPU-Sim PTX: 404 (potential) branch divergence @  PC=0x81b8 (cutlass-test.1.sm_70.ptx:5445) @!%p416 bra BB0_309;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x81d0 (cutlass-test.1.sm_70.ptx:5452) add.s64 %rd830, %rd824, %rd638;
GPGPU-Sim PTX: 405 (potential) branch divergence @  PC=0x81c0 (cutlass-test.1.sm_70.ptx:5446) bra.uni BB0_308;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x81c8 (cutlass-test.1.sm_70.ptx:5449) ld.global.u64 %rd1963, [%rd825+256];
GPGPU-Sim PTX: 406 (potential) branch divergence @  PC=0x8320 (cutlass-test.1.sm_70.ptx:5494) @!%p419 bra BB0_311;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8338 (cutlass-test.1.sm_70.ptx:5501) and.pred %p422, %p103, %p417;
GPGPU-Sim PTX: 407 (potential) branch divergence @  PC=0x8328 (cutlass-test.1.sm_70.ptx:5495) bra.uni BB0_310;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8330 (cutlass-test.1.sm_70.ptx:5498) st.global.f64 [%rd806], %fd211;
GPGPU-Sim PTX: 408 (potential) branch divergence @  PC=0x8340 (cutlass-test.1.sm_70.ptx:5502) @!%p422 bra BB0_313;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8368 (cutlass-test.1.sm_70.ptx:5511) add.s64 %rd831, %rd805, %rd640;
GPGPU-Sim PTX: 409 (potential) branch divergence @  PC=0x8348 (cutlass-test.1.sm_70.ptx:5503) bra.uni BB0_312;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8350 (cutlass-test.1.sm_70.ptx:5506) shl.b64 %rd1387, %rd805, 3;
GPGPU-Sim PTX: 410 (potential) branch divergence @  PC=0x8398 (cutlass-test.1.sm_70.ptx:5517) @!%p425 bra BB0_315;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x83b0 (cutlass-test.1.sm_70.ptx:5524) and.pred %p428, %p103, %p424;
GPGPU-Sim PTX: 411 (potential) branch divergence @  PC=0x83a0 (cutlass-test.1.sm_70.ptx:5518) bra.uni BB0_314;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x83a8 (cutlass-test.1.sm_70.ptx:5521) st.global.f64 [%rd832], %fd213;
GPGPU-Sim PTX: 412 (potential) branch divergence @  PC=0x83b8 (cutlass-test.1.sm_70.ptx:5525) @!%p428 bra BB0_317;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x83d8 (cutlass-test.1.sm_70.ptx:5533) add.s64 %rd833, %rd831, %rd640;
GPGPU-Sim PTX: 413 (potential) branch divergence @  PC=0x83c0 (cutlass-test.1.sm_70.ptx:5526) bra.uni BB0_316;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x83c8 (cutlass-test.1.sm_70.ptx:5529) add.s64 %rd1391, %rd1389, %rd4;
GPGPU-Sim PTX: 414 (potential) branch divergence @  PC=0x8408 (cutlass-test.1.sm_70.ptx:5539) @!%p431 bra BB0_319;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8420 (cutlass-test.1.sm_70.ptx:5546) and.pred %p434, %p103, %p430;
GPGPU-Sim PTX: 415 (potential) branch divergence @  PC=0x8410 (cutlass-test.1.sm_70.ptx:5540) bra.uni BB0_318;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8418 (cutlass-test.1.sm_70.ptx:5543) st.global.f64 [%rd834], %fd215;
GPGPU-Sim PTX: 416 (potential) branch divergence @  PC=0x8428 (cutlass-test.1.sm_70.ptx:5547) @!%p434 bra BB0_321;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8448 (cutlass-test.1.sm_70.ptx:5555) add.s64 %rd835, %rd833, %rd640;
GPGPU-Sim PTX: 417 (potential) branch divergence @  PC=0x8430 (cutlass-test.1.sm_70.ptx:5548) bra.uni BB0_320;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8438 (cutlass-test.1.sm_70.ptx:5551) add.s64 %rd1394, %rd1392, %rd4;
GPGPU-Sim PTX: 418 (potential) branch divergence @  PC=0x8478 (cutlass-test.1.sm_70.ptx:5561) @!%p437 bra BB0_323;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8490 (cutlass-test.1.sm_70.ptx:5568) and.pred %p440, %p103, %p436;
GPGPU-Sim PTX: 419 (potential) branch divergence @  PC=0x8480 (cutlass-test.1.sm_70.ptx:5562) bra.uni BB0_322;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8488 (cutlass-test.1.sm_70.ptx:5565) st.global.f64 [%rd836], %fd217;
GPGPU-Sim PTX: 420 (potential) branch divergence @  PC=0x8498 (cutlass-test.1.sm_70.ptx:5569) @!%p440 bra BB0_325;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x84b8 (cutlass-test.1.sm_70.ptx:5577) shl.b64 %rd1399, %rd830, 3;
GPGPU-Sim PTX: 421 (potential) branch divergence @  PC=0x84a0 (cutlass-test.1.sm_70.ptx:5570) bra.uni BB0_324;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x84a8 (cutlass-test.1.sm_70.ptx:5573) add.s64 %rd1397, %rd1395, %rd4;
GPGPU-Sim PTX: 422 (potential) branch divergence @  PC=0x84f8 (cutlass-test.1.sm_70.ptx:5585) @!%p443 bra BB0_327;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8510 (cutlass-test.1.sm_70.ptx:5592) and.pred %p446, %p103, %p442;
GPGPU-Sim PTX: 423 (potential) branch divergence @  PC=0x8500 (cutlass-test.1.sm_70.ptx:5586) bra.uni BB0_326;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8508 (cutlass-test.1.sm_70.ptx:5589) ld.global.u64 %rd1956, [%rd837];
GPGPU-Sim PTX: 424 (potential) branch divergence @  PC=0x8518 (cutlass-test.1.sm_70.ptx:5593) @!%p446 bra BB0_329;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8530 (cutlass-test.1.sm_70.ptx:5600) add.s64 %rd844, %rd830, %rd619;
GPGPU-Sim PTX: 425 (potential) branch divergence @  PC=0x8520 (cutlass-test.1.sm_70.ptx:5594) bra.uni BB0_328;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8528 (cutlass-test.1.sm_70.ptx:5597) ld.global.u64 %rd1957, [%rd837+256];
GPGPU-Sim PTX: 426 (potential) branch divergence @  PC=0x8560 (cutlass-test.1.sm_70.ptx:5606) @!%p449 bra BB0_331;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8578 (cutlass-test.1.sm_70.ptx:5613) and.pred %p452, %p103, %p447;
GPGPU-Sim PTX: 427 (potential) branch divergence @  PC=0x8568 (cutlass-test.1.sm_70.ptx:5607) bra.uni BB0_330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8570 (cutlass-test.1.sm_70.ptx:5610) ld.global.u64 %rd1958, [%rd845];
GPGPU-Sim PTX: 428 (potential) branch divergence @  PC=0x8580 (cutlass-test.1.sm_70.ptx:5614) @!%p452 bra BB0_333;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8598 (cutlass-test.1.sm_70.ptx:5621) add.s64 %rd850, %rd844, %rd619;
GPGPU-Sim PTX: 429 (potential) branch divergence @  PC=0x8588 (cutlass-test.1.sm_70.ptx:5615) bra.uni BB0_332;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8590 (cutlass-test.1.sm_70.ptx:5618) ld.global.u64 %rd1959, [%rd845+256];
GPGPU-Sim PTX: 430 (potential) branch divergence @  PC=0x85c8 (cutlass-test.1.sm_70.ptx:5627) @!%p455 bra BB0_335;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x85e0 (cutlass-test.1.sm_70.ptx:5634) and.pred %p458, %p103, %p453;
GPGPU-Sim PTX: 431 (potential) branch divergence @  PC=0x85d0 (cutlass-test.1.sm_70.ptx:5628) bra.uni BB0_334;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x85d8 (cutlass-test.1.sm_70.ptx:5631) ld.global.u64 %rd1960, [%rd851];
GPGPU-Sim PTX: 432 (potential) branch divergence @  PC=0x85e8 (cutlass-test.1.sm_70.ptx:5635) @!%p458 bra BB0_337;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8600 (cutlass-test.1.sm_70.ptx:5642) add.s64 %rd1406, %rd850, %rd619;
GPGPU-Sim PTX: 433 (potential) branch divergence @  PC=0x85f0 (cutlass-test.1.sm_70.ptx:5636) bra.uni BB0_336;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x85f8 (cutlass-test.1.sm_70.ptx:5639) ld.global.u64 %rd1961, [%rd851+256];
GPGPU-Sim PTX: 434 (potential) branch divergence @  PC=0x8630 (cutlass-test.1.sm_70.ptx:5648) @!%p461 bra BB0_339;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8648 (cutlass-test.1.sm_70.ptx:5655) and.pred %p464, %p103, %p459;
GPGPU-Sim PTX: 435 (potential) branch divergence @  PC=0x8638 (cutlass-test.1.sm_70.ptx:5649) bra.uni BB0_338;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8640 (cutlass-test.1.sm_70.ptx:5652) ld.global.u64 %rd1962, [%rd856];
GPGPU-Sim PTX: 436 (potential) branch divergence @  PC=0x8650 (cutlass-test.1.sm_70.ptx:5656) @!%p464 bra BB0_341;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8668 (cutlass-test.1.sm_70.ptx:5663) bar.sync 0;
GPGPU-Sim PTX: 437 (potential) branch divergence @  PC=0x8658 (cutlass-test.1.sm_70.ptx:5657) bra.uni BB0_340;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8660 (cutlass-test.1.sm_70.ptx:5660) ld.global.u64 %rd1963, [%rd856+256];
GPGPU-Sim PTX: 438 (potential) branch divergence @  PC=0x87a8 (cutlass-test.1.sm_70.ptx:5703) @!%p467 bra BB0_343;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x87c0 (cutlass-test.1.sm_70.ptx:5710) and.pred %p470, %p103, %p465;
GPGPU-Sim PTX: 439 (potential) branch divergence @  PC=0x87b0 (cutlass-test.1.sm_70.ptx:5704) bra.uni BB0_342;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x87b8 (cutlass-test.1.sm_70.ptx:5707) st.global.f64 [%rd839], %fd219;
GPGPU-Sim PTX: 440 (potential) branch divergence @  PC=0x87c8 (cutlass-test.1.sm_70.ptx:5711) @!%p470 bra BB0_345;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x87e8 (cutlass-test.1.sm_70.ptx:5719) add.s64 %rd861, %rd838, %rd640;
GPGPU-Sim PTX: 441 (potential) branch divergence @  PC=0x87d0 (cutlass-test.1.sm_70.ptx:5712) bra.uni BB0_344;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x87d8 (cutlass-test.1.sm_70.ptx:5715) add.s64 %rd1409, %rd1400, %rd4;
GPGPU-Sim PTX: 442 (potential) branch divergence @  PC=0x8818 (cutlass-test.1.sm_70.ptx:5725) @!%p473 bra BB0_347;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8830 (cutlass-test.1.sm_70.ptx:5732) and.pred %p476, %p103, %p472;
GPGPU-Sim PTX: 443 (potential) branch divergence @  PC=0x8820 (cutlass-test.1.sm_70.ptx:5726) bra.uni BB0_346;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8828 (cutlass-test.1.sm_70.ptx:5729) st.global.f64 [%rd862], %fd221;
GPGPU-Sim PTX: 444 (potential) branch divergence @  PC=0x8838 (cutlass-test.1.sm_70.ptx:5733) @!%p476 bra BB0_349;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8858 (cutlass-test.1.sm_70.ptx:5741) add.s64 %rd863, %rd861, %rd640;
GPGPU-Sim PTX: 445 (potential) branch divergence @  PC=0x8840 (cutlass-test.1.sm_70.ptx:5734) bra.uni BB0_348;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8848 (cutlass-test.1.sm_70.ptx:5737) add.s64 %rd1412, %rd1410, %rd4;
GPGPU-Sim PTX: 446 (potential) branch divergence @  PC=0x8888 (cutlass-test.1.sm_70.ptx:5747) @!%p479 bra BB0_351;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x88a0 (cutlass-test.1.sm_70.ptx:5754) and.pred %p482, %p103, %p478;
GPGPU-Sim PTX: 447 (potential) branch divergence @  PC=0x8890 (cutlass-test.1.sm_70.ptx:5748) bra.uni BB0_350;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8898 (cutlass-test.1.sm_70.ptx:5751) st.global.f64 [%rd864], %fd223;
GPGPU-Sim PTX: 448 (potential) branch divergence @  PC=0x88a8 (cutlass-test.1.sm_70.ptx:5755) @!%p482 bra BB0_353;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x88c8 (cutlass-test.1.sm_70.ptx:5763) add.s64 %rd865, %rd863, %rd640;
GPGPU-Sim PTX: 449 (potential) branch divergence @  PC=0x88b0 (cutlass-test.1.sm_70.ptx:5756) bra.uni BB0_352;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x88b8 (cutlass-test.1.sm_70.ptx:5759) add.s64 %rd1415, %rd1413, %rd4;
GPGPU-Sim PTX: 450 (potential) branch divergence @  PC=0x88f8 (cutlass-test.1.sm_70.ptx:5769) @!%p485 bra BB0_355;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8910 (cutlass-test.1.sm_70.ptx:5776) and.pred %p488, %p103, %p484;
GPGPU-Sim PTX: 451 (potential) branch divergence @  PC=0x8900 (cutlass-test.1.sm_70.ptx:5770) bra.uni BB0_354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8908 (cutlass-test.1.sm_70.ptx:5773) st.global.f64 [%rd866], %fd225;
GPGPU-Sim PTX: 452 (potential) branch divergence @  PC=0x8918 (cutlass-test.1.sm_70.ptx:5777) @!%p488 bra BB0_501;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8938 (cutlass-test.1.sm_70.ptx:5785) ret;
GPGPU-Sim PTX: 453 (potential) branch divergence @  PC=0x8920 (cutlass-test.1.sm_70.ptx:5778) bra.uni BB0_356;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x8928 (cutlass-test.1.sm_70.ptx:5781) add.s64 %rd1418, %rd1416, %rd4;
GPGPU-Sim PTX: ... end of reconvergence points for _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11DgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi64ELi64ELi1EEENS0_13LinearScalingIdNS0_19FragmentMultiplyAddIdEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11DgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE
GPGPU-Sim PTX: ... done pre-decoding instructions for '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11DgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi64ELi64ELi1EEENS0_13LinearScalingIdNS0_19FragmentMultiplyAddIdEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11DgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE'.
GPGPU-Sim PTX: pushing kernel '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11DgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi64ELi64ELi1EEENS0_13LinearScalingIdNS0_19FragmentMultiplyAddIdEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11DgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE' to stream 0, gridDim= (1,1,1) blockDim = (64,1,1) 
GPGPU-Sim uArch: Shader 0 bind to kernel 1 '_ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11DgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi64ELi64ELi1EEENS0_13LinearScalingIdNS0_19FragmentMultiplyAddIdEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11DgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE'
GPGPU-Sim uArch: CTA/core = 2, limited by: shmem regs
Destroy streams for kernel 1: size 0
kernel_name = _ZN7cutlass4gemm11gemm_kernelINS0_4GemmINS0_11DgemmTraitsILNS_12MatrixLayout4KindE1ELS5_0ENS_5ShapeILi8ELi64ELi64ELi1EEENS0_13LinearScalingIdNS0_19FragmentMultiplyAddIdEEEENS6_ILi8ELi8ELi8ELi1EEELi1ELi1EiNS0_11DgemmConfigIS7_SC_Li1ELi1EEENS0_28SimplifiedGemmEpilogueTraitsISE_SB_iNS0_24GemmEpilogueTraitsHelperISE_SB_iEEEEEEEEEEvNT_6ParamsE 
kernel_launch_uid = 1 
gpu_sim_cycle = 42546
gpu_sim_insn = 114176
gpu_ipc =       2.6836
gpu_tot_sim_cycle = 42546
gpu_tot_sim_insn = 114176
gpu_tot_ipc =       2.6836
gpu_tot_issued_cta = 1
gpu_occupancy = 6.2499% 
gpu_tot_occupancy = 6.2499% 
max_total_param_size = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
partiton_level_parallism =       0.0333
partiton_level_parallism_total  =       0.0333
partiton_level_parallism_util =       1.0000
partiton_level_parallism_util_total  =       1.0000
L2_BW  =       1.9312 GB/Sec
L2_BW_total  =       1.9312 GB/Sec
gpu_total_sim_rate=12686

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 1892
	L1I_total_cache_misses = 260
	L1I_total_cache_miss_rate = 0.1374
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[2]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[15]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[16]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[17]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[18]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[19]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[20]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[21]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[22]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[23]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[24]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[25]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[26]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[27]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 0
	L1D_total_cache_misses = 0
	L1D_total_cache_pending_hits = 0
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.000
	L1D_cache_fill_port_util = 0.000
L1C_cache:
	L1C_total_cache_accesses = 40
	L1C_total_cache_misses = 21
	L1C_total_cache_miss_rate = 0.5250
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 506
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 19
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 21
	Total_core_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 506
	Total_core_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 1632
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 260
	Total_core_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	Total_core_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	Total_core_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 40
	Total_core_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 1892

Total_core_cache_fail_stats:
	Total_core_cache_fail_stats_breakdown[CONST_ACC_R][MSHR_ENRTY_FAIL] = 506
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 
distro:
1972, 1973, 
gpgpu_n_tot_thrd_icount = 119552
gpgpu_n_tot_w_icount = 3736
gpgpu_n_stall_shd_mem = 1978
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 256
gpgpu_n_mem_write_global = 1024
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 6
gpgpu_n_load_insn  = 1024
gpgpu_n_store_insn = 4096
gpgpu_n_shmem_insn = 11264
gpgpu_n_sstarr_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 1280
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 506
gpgpu_stall_shd_mem[c_mem][resource_stall] = 506
gpgpu_stall_shd_mem[s_mem][bk_conf] = 352
gpgpu_stall_shd_mem[gl_mem][resource_stall] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1120
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:902	W0_Idle:68842	W0_Scoreboard:11819	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:3736
single_issue_nums: WS0:1660	WS1:1658	
dual_issue_nums: WS0:104	WS1:105	
traffic_breakdown_coretomem[CONST_ACC_R] = 48 {8:6,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 2048 {8:256,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 40960 {40:1024,}
traffic_breakdown_coretomem[INST_ACC_R] = 1040 {8:130,}
traffic_breakdown_memtocore[CONST_ACC_R] = 480 {40:12,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10240 {40:256,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 8192 {8:1024,}
traffic_breakdown_memtocore[INST_ACC_R] = 20800 {40:520,}
maxmflatency = 262 
max_icnt2mem_latency = 8 
maxmrqlatency = 21 
max_icnt2sh_latency = 7 
averagemflatency = 137 
avg_icnt2mem_latency = 7 
avg_mrq_latency = 2 
avg_icnt2sh_latency = 7 
mrq_lat_table:346 	107 	0 	66 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	1290 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	1204 	212 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	1292 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	34 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         4         2         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:      7482      1046         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:      1377      1751         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:      2110      2422         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:      2755      3114         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:      3436     14191         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:     14524      3712         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:      4040      4397         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:      4768      5093         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:      5421      5750         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:      6074      6403         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:      6726      7051         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:      7352      7655         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:  9.333333 26.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]: 24.000000 22.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]: 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]: 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]: 20.000000 16.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]: 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[6]: 20.000000 20.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[7]: 20.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[8]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[9]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[10]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[11]: 24.000000 24.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 532/26 = 20.461538
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        28        26         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:        24        22         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:        20        16         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:        20        20         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:        20        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:        24        24         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram reads = 532
min_bank_accesses = 0!
chip skew: 54/36 = 1.50
number of total write accesses:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[6]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[7]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[8]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[9]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[10]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[11]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total dram writes = 0
min_bank_accesses = 0!
min_chip_accesses = 0!
average mf latency per bank:
dram[0]:        133       124    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[1]:        154       146    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[2]:        136       136    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[3]:        136       136    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[4]:        163       204    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[5]:        163       163    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[6]:        163       163    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[7]:        163       136    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[8]:        113       113    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[9]:        113       113    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[10]:        113       113    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
dram[11]:        113       113    none      none      none      none      none      none      none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        262       253       137       137         0         0         0         0         0         0         0         0         0         0         0         0
dram[1]:        253       253       136       136         0         0         0         0         0         0         0         0         0         0         0         0
dram[2]:        137       136       137       137         0         0         0         0         0         0         0         0         0         0         0         0
dram[3]:        136       136       136       136         0         0         0         0         0         0         0         0         0         0         0         0
dram[4]:        136       136       137       137         0         0         0         0         0         0         0         0         0         0         0         0
dram[5]:        137       137       136       136         0         0         0         0         0         0         0         0         0         0         0         0
dram[6]:        136       136       137       137         0         0         0         0         0         0         0         0         0         0         0         0
dram[7]:        137       137       136       136         0         0         0         0         0         0         0         0         0         0         0         0
dram[8]:        137       137       137       137         0         0         0         0         0         0         0         0         0         0         0         0
dram[9]:        137       137       136       136         0         0         0         0         0         0         0         0         0         0         0         0
dram[10]:        137       136       137       137         0         0         0         0         0         0         0         0         0         0         0         0
dram[11]:        136       136       136       136         0         0         0         0         0         0         0         0         0         0         0         0
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=75062 n_nop=75000 n_act=5 n_pre=3 n_ref_event=0 n_req=54 n_rd=54 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001439
n_activity=544 dram_eff=0.1985
bk0: 28a 74930i bk1: 26a 74958i bk2: 0a 75058i bk3: 0a 75058i bk4: 0a 75059i bk5: 0a 75061i bk6: 0a 75062i bk7: 0a 75062i bk8: 0a 75062i bk9: 0a 75062i bk10: 0a 75062i bk11: 0a 75062i bk12: 0a 75063i bk13: 0a 75064i bk14: 0a 75064i bk15: 0a 75065i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.925926
Row_Buffer_Locality_read = 0.925926
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.006944
Bank_Level_Parallism_Col = 1.008511
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.008511 

BW Util details:
bwutil = 0.001439 
total_CMD = 75062 
util_bw = 108 
Wasted_Col = 154 
Wasted_Row = 48 
Idle = 74752 

BW Util Bottlenecks: 
RCDc_limit = 78 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 77 
rwq = 0 
CCDLc_limit_alone = 77 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75062 
n_nop = 75000 
Read = 54 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 5 
n_pre = 3 
n_ref = 0 
n_req = 54 
total_req = 54 

Dual Bus Interface Util: 
issued_total_row = 8 
issued_total_col = 54 
Row_Bus_Util =  0.000107 
CoL_Bus_Util = 0.000719 
Either_Row_CoL_Bus_Util = 0.000826 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.004583 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00458288
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=75062 n_nop=75010 n_act=4 n_pre=2 n_ref_event=0 n_req=46 n_rd=46 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001226
n_activity=448 dram_eff=0.2054
bk0: 24a 74966i bk1: 22a 74966i bk2: 0a 75059i bk3: 0a 75059i bk4: 0a 75060i bk5: 0a 75062i bk6: 0a 75062i bk7: 0a 75062i bk8: 0a 75062i bk9: 0a 75062i bk10: 0a 75062i bk11: 0a 75062i bk12: 0a 75062i bk13: 0a 75062i bk14: 0a 75063i bk15: 0a 75065i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.956522
Row_Buffer_Locality_read = 0.956522
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001226 
total_CMD = 75062 
util_bw = 92 
Wasted_Col = 132 
Wasted_Row = 32 
Idle = 74806 

BW Util Bottlenecks: 
RCDc_limit = 64 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 68 
rwq = 0 
CCDLc_limit_alone = 68 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75062 
n_nop = 75010 
Read = 46 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 4 
n_pre = 2 
n_ref = 0 
n_req = 46 
total_req = 46 

Dual Bus Interface Util: 
issued_total_row = 6 
issued_total_col = 46 
Row_Bus_Util =  0.000080 
CoL_Bus_Util = 0.000613 
Either_Row_CoL_Bus_Util = 0.000693 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.003757 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00375689
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=75062 n_nop=75020 n_act=2 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001066
n_activity=312 dram_eff=0.2564
bk0: 20a 75006i bk1: 20a 75004i bk2: 0a 75061i bk3: 0a 75061i bk4: 0a 75061i bk5: 0a 75062i bk6: 0a 75062i bk7: 0a 75062i bk8: 0a 75062i bk9: 0a 75062i bk10: 0a 75062i bk11: 0a 75062i bk12: 0a 75062i bk13: 0a 75062i bk14: 0a 75062i bk15: 0a 75063i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001066 
total_CMD = 75062 
util_bw = 80 
Wasted_Col = 92 
Wasted_Row = 0 
Idle = 74890 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75062 
n_nop = 75020 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 40 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000533 
Either_Row_CoL_Bus_Util = 0.000560 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001958 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00195838
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=75062 n_nop=75020 n_act=2 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001066
n_activity=312 dram_eff=0.2564
bk0: 20a 75006i bk1: 20a 75004i bk2: 0a 75061i bk3: 0a 75061i bk4: 0a 75061i bk5: 0a 75062i bk6: 0a 75062i bk7: 0a 75062i bk8: 0a 75062i bk9: 0a 75062i bk10: 0a 75062i bk11: 0a 75062i bk12: 0a 75062i bk13: 0a 75062i bk14: 0a 75062i bk15: 0a 75063i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001066 
total_CMD = 75062 
util_bw = 80 
Wasted_Col = 92 
Wasted_Row = 0 
Idle = 74890 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75062 
n_nop = 75020 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 40 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000533 
Either_Row_CoL_Bus_Util = 0.000560 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001972 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0019717
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=75062 n_nop=75024 n_act=2 n_pre=0 n_ref_event=0 n_req=36 n_rd=36 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.0009592
n_activity=286 dram_eff=0.2517
bk0: 20a 75006i bk1: 16a 75011i bk2: 0a 75061i bk3: 0a 75061i bk4: 0a 75061i bk5: 0a 75061i bk6: 0a 75061i bk7: 0a 75061i bk8: 0a 75061i bk9: 0a 75062i bk10: 0a 75062i bk11: 0a 75063i bk12: 0a 75063i bk13: 0a 75063i bk14: 0a 75063i bk15: 0a 75063i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.944444
Row_Buffer_Locality_read = 0.944444
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.000959 
total_CMD = 75062 
util_bw = 72 
Wasted_Col = 86 
Wasted_Row = 0 
Idle = 74904 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 54 
rwq = 0 
CCDLc_limit_alone = 54 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75062 
n_nop = 75024 
Read = 36 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 36 
total_req = 36 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 36 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000480 
Either_Row_CoL_Bus_Util = 0.000506 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001892 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00189177
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=75062 n_nop=75020 n_act=2 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001066
n_activity=312 dram_eff=0.2564
bk0: 20a 75004i bk1: 20a 75003i bk2: 0a 75060i bk3: 0a 75061i bk4: 0a 75061i bk5: 0a 75061i bk6: 0a 75062i bk7: 0a 75062i bk8: 0a 75062i bk9: 0a 75062i bk10: 0a 75062i bk11: 0a 75062i bk12: 0a 75063i bk13: 0a 75063i bk14: 0a 75063i bk15: 0a 75063i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001066 
total_CMD = 75062 
util_bw = 80 
Wasted_Col = 92 
Wasted_Row = 0 
Idle = 74890 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75062 
n_nop = 75020 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 40 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000533 
Either_Row_CoL_Bus_Util = 0.000560 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002025 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00202499
Memory Partition 6: 
Cache L2_bank_012:
MSHR contents

Cache L2_bank_013:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[6]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=75062 n_nop=75020 n_act=2 n_pre=0 n_ref_event=0 n_req=40 n_rd=40 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001066
n_activity=312 dram_eff=0.2564
bk0: 20a 75006i bk1: 20a 75004i bk2: 0a 75061i bk3: 0a 75061i bk4: 0a 75061i bk5: 0a 75062i bk6: 0a 75062i bk7: 0a 75062i bk8: 0a 75062i bk9: 0a 75062i bk10: 0a 75062i bk11: 0a 75062i bk12: 0a 75062i bk13: 0a 75062i bk14: 0a 75062i bk15: 0a 75063i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.950000
Row_Buffer_Locality_read = 0.950000
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001066 
total_CMD = 75062 
util_bw = 80 
Wasted_Col = 92 
Wasted_Row = 0 
Idle = 74890 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 60 
rwq = 0 
CCDLc_limit_alone = 60 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75062 
n_nop = 75020 
Read = 40 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 40 
total_req = 40 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 40 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000533 
Either_Row_CoL_Bus_Util = 0.000560 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001918 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00191841
Memory Partition 7: 
Cache L2_bank_014:
MSHR contents

Cache L2_bank_015:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[7]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=75062 n_nop=75016 n_act=2 n_pre=0 n_ref_event=0 n_req=44 n_rd=44 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001172
n_activity=338 dram_eff=0.2604
bk0: 20a 75006i bk1: 24a 74995i bk2: 0a 75061i bk3: 0a 75061i bk4: 0a 75061i bk5: 0a 75062i bk6: 0a 75062i bk7: 0a 75062i bk8: 0a 75062i bk9: 0a 75062i bk10: 0a 75062i bk11: 0a 75062i bk12: 0a 75062i bk13: 0a 75062i bk14: 0a 75062i bk15: 0a 75063i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.954545
Row_Buffer_Locality_read = 0.954545
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001172 
total_CMD = 75062 
util_bw = 88 
Wasted_Col = 98 
Wasted_Row = 0 
Idle = 74876 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 66 
rwq = 0 
CCDLc_limit_alone = 66 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75062 
n_nop = 75016 
Read = 44 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 44 
total_req = 44 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 44 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000586 
Either_Row_CoL_Bus_Util = 0.000613 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.001972 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0019717
Memory Partition 8: 
Cache L2_bank_016:
MSHR contents

Cache L2_bank_017:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[8]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=75062 n_nop=75012 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001279
n_activity=364 dram_eff=0.2637
bk0: 24a 74997i bk1: 24a 74996i bk2: 0a 75061i bk3: 0a 75061i bk4: 0a 75061i bk5: 0a 75062i bk6: 0a 75062i bk7: 0a 75062i bk8: 0a 75062i bk9: 0a 75062i bk10: 0a 75062i bk11: 0a 75062i bk12: 0a 75062i bk13: 0a 75062i bk14: 0a 75062i bk15: 0a 75063i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001279 
total_CMD = 75062 
util_bw = 96 
Wasted_Col = 104 
Wasted_Row = 0 
Idle = 74862 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 72 
rwq = 0 
CCDLc_limit_alone = 72 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75062 
n_nop = 75012 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000639 
Either_Row_CoL_Bus_Util = 0.000666 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002092 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.0020916
Memory Partition 9: 
Cache L2_bank_018:
MSHR contents

Cache L2_bank_019:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[9]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=75062 n_nop=75012 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001279
n_activity=364 dram_eff=0.2637
bk0: 24a 74997i bk1: 24a 74997i bk2: 0a 75061i bk3: 0a 75061i bk4: 0a 75061i bk5: 0a 75062i bk6: 0a 75062i bk7: 0a 75062i bk8: 0a 75062i bk9: 0a 75062i bk10: 0a 75062i bk11: 0a 75062i bk12: 0a 75062i bk13: 0a 75062i bk14: 0a 75062i bk15: 0a 75063i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001279 
total_CMD = 75062 
util_bw = 96 
Wasted_Col = 104 
Wasted_Row = 0 
Idle = 74862 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 72 
rwq = 0 
CCDLc_limit_alone = 72 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75062 
n_nop = 75012 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000639 
Either_Row_CoL_Bus_Util = 0.000666 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002052 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00205164
Memory Partition 10: 
Cache L2_bank_020:
MSHR contents

Cache L2_bank_021:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[10]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=75062 n_nop=75012 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001279
n_activity=364 dram_eff=0.2637
bk0: 24a 74996i bk1: 24a 74995i bk2: 0a 75061i bk3: 0a 75061i bk4: 0a 75061i bk5: 0a 75062i bk6: 0a 75062i bk7: 0a 75062i bk8: 0a 75062i bk9: 0a 75062i bk10: 0a 75062i bk11: 0a 75062i bk12: 0a 75062i bk13: 0a 75062i bk14: 0a 75062i bk15: 0a 75063i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001279 
total_CMD = 75062 
util_bw = 96 
Wasted_Col = 104 
Wasted_Row = 0 
Idle = 74862 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 72 
rwq = 0 
CCDLc_limit_alone = 72 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75062 
n_nop = 75012 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000639 
Either_Row_CoL_Bus_Util = 0.000666 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002158 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00215822
Memory Partition 11: 
Cache L2_bank_022:
MSHR contents

Cache L2_bank_023:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[11]: 16 bks, busW=4 BL=8 CL=16, tRRD=8 tCCD=2, tRCD=16 tRAS=37 tRP=16 tRC=52
n_cmd=75062 n_nop=75012 n_act=2 n_pre=0 n_ref_event=0 n_req=48 n_rd=48 n_rd_L2_A=0 n_write=0 n_wr_bk=0 bw_util=0.001279
n_activity=364 dram_eff=0.2637
bk0: 24a 74998i bk1: 24a 74995i bk2: 0a 75061i bk3: 0a 75061i bk4: 0a 75061i bk5: 0a 75062i bk6: 0a 75062i bk7: 0a 75062i bk8: 0a 75062i bk9: 0a 75062i bk10: 0a 75062i bk11: 0a 75062i bk12: 0a 75062i bk13: 0a 75062i bk14: 0a 75062i bk15: 0a 75063i 

------------------------------------------------------------------------

Row_Buffer_Locality = 0.958333
Row_Buffer_Locality_read = 0.958333
Row_Buffer_Locality_write = -nan
Bank_Level_Parallism = 1.000000
Bank_Level_Parallism_Col = 1.000000
Bank_Level_Parallism_Ready = 1.000000
write_to_read_ratio_blp_rw_average = 0.000000
GrpLevelPara = 1.000000 

BW Util details:
bwutil = 0.001279 
total_CMD = 75062 
util_bw = 96 
Wasted_Col = 104 
Wasted_Row = 0 
Idle = 74862 

BW Util Bottlenecks: 
RCDc_limit = 32 
RCDWRc_limit = 0 
WTRc_limit = 0 
RTWc_limit = 0 
CCDLc_limit = 72 
rwq = 0 
CCDLc_limit_alone = 72 
WTRc_limit_alone = 0 
RTWc_limit_alone = 0 

Commands details: 
total_CMD = 75062 
n_nop = 75012 
Read = 48 
Write = 0 
L2_Alloc = 0 
L2_WB = 0 
n_act = 2 
n_pre = 0 
n_ref = 0 
n_req = 48 
total_req = 48 

Dual Bus Interface Util: 
issued_total_row = 2 
issued_total_col = 48 
Row_Bus_Util =  0.000027 
CoL_Bus_Util = 0.000639 
Either_Row_CoL_Bus_Util = 0.000666 
Issued_on_Two_Bus_Simul_Util = 0.000000 
issued_two_Eff = 0.000000 
queue_avg = 0.002145 


dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=3 avg=0.00214489

========= L2 cache stats =========
L2_cache_bank[0]: Access = 80, Miss = 68, Miss_rate = 0.850, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[1]: Access = 78, Miss = 66, Miss_rate = 0.846, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 76, Miss = 64, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[3]: Access = 74, Miss = 62, Miss_rate = 0.838, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 72, Miss = 60, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[5]: Access = 72, Miss = 60, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 72, Miss = 60, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[7]: Access = 72, Miss = 60, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 76, Miss = 64, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[9]: Access = 72, Miss = 60, Miss_rate = 0.833, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 76, Miss = 64, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 76, Miss = 64, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[12]: Access = 76, Miss = 64, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[13]: Access = 76, Miss = 64, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[14]: Access = 76, Miss = 64, Miss_rate = 0.842, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[15]: Access = 80, Miss = 68, Miss_rate = 0.850, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[16]: Access = 76, Miss = 68, Miss_rate = 0.895, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[17]: Access = 76, Miss = 68, Miss_rate = 0.895, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[18]: Access = 76, Miss = 68, Miss_rate = 0.895, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[19]: Access = 76, Miss = 68, Miss_rate = 0.895, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[20]: Access = 76, Miss = 68, Miss_rate = 0.895, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[21]: Access = 76, Miss = 68, Miss_rate = 0.895, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[22]: Access = 76, Miss = 68, Miss_rate = 0.895, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[23]: Access = 76, Miss = 68, Miss_rate = 0.895, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 1812
L2_total_cache_misses = 1556
L2_total_cache_miss_rate = 0.8587
L2_total_cache_pending_hits = 0
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 256
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 4
	L2_cache_stats_breakdown[CONST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[CONST_ACC_R][SECTOR_MISS] = 8
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][MISS] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[TEXTURE_ACC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 256
	L2_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_W][SECTOR_MISS] = 768
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][MISS] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[LOCAL_ACC_W][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][MISS] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WRBK_ACC][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 0
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 130
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[INST_ACC_R][SECTOR_MISS] = 390
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L1_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][HIT_RESERVED] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][MISS] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][RESERVATION_FAIL] = 0
	L2_cache_stats_breakdown[L2_WR_ALLOC_R][SECTOR_MISS] = 0
	L2_cache_stats_breakdown[GLOBAL_ACC_R][TOTAL_ACCESS] = 256
	L2_cache_stats_breakdown[CONST_ACC_R][TOTAL_ACCESS] = 12
	L2_cache_stats_breakdown[GLOBAL_ACC_W][TOTAL_ACCESS] = 1024
	L2_cache_stats_breakdown[INST_ACC_R][TOTAL_ACCESS] = 520
L2_total_cache_reservation_fail_breakdown:
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.001

icnt_total_pkts_mem_to_simt=1812
icnt_total_pkts_simt_to_mem=1416
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 5.06382
	minimum = 5
	maximum = 6
Network latency average = 5
	minimum = 5
	maximum = 5
Slowest packet = 0
Flit latency average = 5
	minimum = 5
	maximum = 5
Slowest flit = 0
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00145905
	minimum = 0 (at node 1)
	maximum = 0.0332816 (at node 0)
Accepted packet rate average = 0.00145905
	minimum = 0 (at node 1)
	maximum = 0.0425892 (at node 0)
Injected flit rate average = 0.00145905
	minimum = 0 (at node 1)
	maximum = 0.0332816 (at node 0)
Accepted flit rate average= 0.00145905
	minimum = 0 (at node 1)
	maximum = 0.0425892 (at node 0)
Injected packet length average = 1
Accepted packet length average = 1
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 5.06382 (1 samples)
	minimum = 5 (1 samples)
	maximum = 6 (1 samples)
Network latency average = 5 (1 samples)
	minimum = 5 (1 samples)
	maximum = 5 (1 samples)
Flit latency average = 5 (1 samples)
	minimum = 5 (1 samples)
	maximum = 5 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00145905 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0332816 (1 samples)
Accepted packet rate average = 0.00145905 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0425892 (1 samples)
Injected flit rate average = 0.00145905 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0332816 (1 samples)
Accepted flit rate average = 0.00145905 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0425892 (1 samples)
Injected packet size average = 1 (1 samples)
Accepted packet size average = 1 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 9 sec (9 sec)
gpgpu_simulation_rate = 12686 (inst/sec)
gpgpu_simulation_rate = 4727 (cycle/sec)
gpgpu_silicon_slowdown = 299767x
GPGPU-Sim: synchronize waiting for inactive GPU simulation
GPGPU-Sim API: Stream Manager State
GPGPU-Sim: detected inactive GPU simulation thread
Successfully Launched
Result Verified
GPGPU-Sim: *** exit detected ***
