$date
	Sat Sep 27 11:53:49 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module counter_tb $end
$var wire 1 ! output_led3_0_3 $end
$var wire 1 " output_led2_0_2 $end
$var wire 1 # output_led1_0_1 $end
$var reg 3 $ actual_count [2:0] $end
$var reg 3 % expected_count [2:0] $end
$var integer 32 & cycle_count [31:0] $end
$var integer 32 ' test_count [31:0] $end
$scope module dut $end
$var wire 1 # output_led1_0_1 $end
$var wire 1 " output_led2_0_2 $end
$var wire 1 ! output_led3_0_3 $end
$var reg 1 ( jk_flip_flop_4_0_q $end
$var reg 1 ) jk_flip_flop_4_1_q $end
$var reg 1 * jk_flip_flop_5_0_q $end
$var reg 1 + jk_flip_flop_5_1_q $end
$var reg 1 , jk_flip_flop_6_0_q $end
$var reg 1 - jk_flip_flop_6_1_q $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0-
0,
0+
0*
1)
0(
b0 '
b0 &
b0 %
b1 $
0#
0"
1!
$end
#100000
b1 &
#200000
b10 &
#300000
b11 &
#400000
b1 '
b100 &
#500000
b10 '
b101 &
#600000
b11 '
b110 &
#700000
b100 '
b111 &
#800000
b101 '
b1000 &
#900000
b110 '
b1001 &
#1000000
b111 '
b1010 &
#1100000
b1000 '
b1011 &
#1200000
b1001 '
b1100 &
#1300000
b1010 '
b1101 &
#1400000
b1011 '
b1110 &
#1500000
b1100 '
b1111 &
#1600000
b1101 '
b10000 &
#1700000
b1110 '
b10001 &
#1800000
b1111 '
b10010 &
#1900000
b10000 '
b10011 &
#2000000
b10001 '
b10100 &
#2050000
