// Seed: 3743099967
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  output wire id_4;
  input wire id_3;
  inout reg id_2;
  output tri1 id_1;
  generate
    assign id_1 = id_2 == id_2;
    for (id_5 = -1; -1; id_5 = id_2) begin : LABEL_0
      always @(posedge ~id_2) begin : LABEL_1
        id_2 <= -1;
      end
    end
  endgenerate
endmodule
module module_1 #(
    parameter id_1 = 32'd85,
    parameter id_4 = 32'd86
) (
    _id_1,
    id_2,
    id_3,
    _id_4
);
  input wire _id_4;
  output wire id_3;
  output wire id_2;
  inout wire _id_1;
  assign id_1 = id_1;
  wire [id_4 : id_1  ==  id_4] id_5;
  task id_6;
    if (1)
      if (1 == 1) begin : LABEL_0
        id_6 <= -1;
      end
  endtask
  module_0 modCall_1 (
      id_5,
      id_6,
      id_5,
      id_5
  );
  assign modCall_1.id_5 = 0;
  assign id_1 = id_4;
endmodule
