/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Preparing:
+ set -e
+ cd output-0000-active
+ echo Checking:
Checking:
+ pwd
/home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed/output-0000-active
+ hostname
fv-az154-753
+ date
Thu Mar 11 15:53:01 UTC 2021
+ echo Environment:
Environment:
+ export CACTUS_NUM_PROCS=1
+ export CACTUS_NUM_THREADS=2
+ export GMON_OUT_PREFIX=gmon.out
+ export OMP_NUM_THREADS=2
+ env
+ sort
+ echo Starting:
Starting:
+ date +%s
+ export CACTUS_STARTTIME=1615477981
+ [ 1 = 1 ]
+ [ 0 -eq 0 ]
+ /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim -L 3 /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------
[[35931,1],0]: A high-performance Open MPI point-to-point messaging module
was unable to find any relevant network interfaces:

Module: OpenFabrics (openib)
  Host: fv-az154-753

Another transport will be used instead, although this may result in
lower performance.

NOTE: You can disable this warning by setting the MCA parameter
btl_base_warn_component_unused to 0.
--------------------------------------------------------------------------
INFO (Cactus): Increased logging level from 0 to 3
--------------------------------------------------------------------------------

       10                                  
  1   0101       ************************  
  01  1010 10      The Cactus Code V4.9.0    
 1010 1101 011      www.cactuscode.org     
  1001 100101    ************************  
    00010101                               
     100011     (c) Copyright The Authors  
      0100      GNU Licensed. No Warranty  
      0101                                 
--------------------------------------------------------------------------------

Cactus version:    4.9.0
Compile date:      Mar 11 2021 (15:45:15)
Run date:          Mar 11 2021 (15:53:02+0000)
Run host:          fv-az154-753.dd232clzvw0etaswjmn3nmj2ya.cx.internal.cloudapp.net (pid=7271)
Working directory: /home/runner/simulations/TestJob01_temp_1/output-0000/TEST/sim/MemSpeed
Executable:        /home/runner/simulations/TestJob01_temp_1/SIMFACTORY/exe/cactus_sim
Parameter file:    /home/runner/simulations/TestJob01_temp_1/output-0000/arrangements/CactusUtils/MemSpeed/test/memspeed.par
--------------------------------------------------------------------------------

Activating thorn Cactus...Success -> active implementation Cactus
Activation requested for 
--->hwloc MemSpeed SystemTopology CartGrid3D CoordBase IOASCII IOUtil PUGH PUGHSlab<---
Thorn hwloc requests automatic activation of zlib
Thorn MemSpeed requests automatic activation of Vectors
Thorn MemSpeed requests automatic activation of MPI
Activating thorn CartGrid3D...Success -> active implementation grid
Activating thorn CoordBase...Success -> active implementation CoordBase
Activating thorn hwloc...Success -> active implementation hwloc
Activating thorn IOASCII...Success -> active implementation IOASCII
Activating thorn IOUtil...Success -> active implementation IO
Activating thorn MemSpeed...Success -> active implementation MemSpeed
Activating thorn MPI...Success -> active implementation MPI
Activating thorn PUGH...Success -> active implementation Driver
Activating thorn PUGHSlab...Success -> active implementation Hyperslab
Activating thorn SystemTopology...Success -> active implementation SystemTopology
Activating thorn Vectors...Success -> active implementation Vectors
Activating thorn zlib...Success -> active implementation zlib
--------------------------------------------------------------------------------
  if (recover initial data)
    Recover parameters
  endif

  Startup routines
    [CCTK_STARTUP]
      CartGrid3D::SymmetryStartup: Register GH Extension for GridSymmetry
      CoordBase::CoordBase_Startup: Register a GH extension to store the coordinate system handles
      GROUP hwloc_startup: hwloc startup group
        hwloc::hwloc_version: Output hwloc version
      SystemTopology::ST_system_topology: Output and/or modify system topology and hardware locality
      PUGH::Driver_Startup: Startup routine
      PUGH::PUGH_RegisterPUGHP2LRoutines: Register Physical to Logical process mapping routines
      PUGH::PUGH_RegisterPUGHTopologyRoutines: Register topology generation routines routines
      IOUtil::IOUtil_Startup: Startup routine
      Vectors::Vectors_Startup: Print startup message
      IOASCII::IOASCII_Startup: Startup routine

  Startup routines which need an existing grid hierarchy
    [CCTK_WRAGH]
      CartGrid3D::RegisterCartGrid3DCoords: [meta] Register coordinates for the Cartesian grid
      MemSpeed::MemSpeed_MeasureSpeed: [meta] Measure CPU, memory, cache speeds
  Parameter checking routines
    [CCTK_PARAMCHECK]
      CartGrid3D::ParamCheck_CartGrid3D: Check coordinates for CartGrid3D
      Vectors::Vectors_Test: Run correctness tests.

  Initialisation
    if (NOT (recover initial data AND recovery_mode is 'strict'))
      [CCTK_PREREGRIDINITIAL]
      Set up grid hierarchy
      [CCTK_POSTREGRIDINITIAL]
        CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_INITIAL]
      [CCTK_POSTINITIAL]
      Initialise finer grids recursively
      Restrict from finer grids
      [CCTK_POSTRESTRICTINITIAL]
      [CCTK_POSTPOSTINITIAL]
      [CCTK_POSTSTEP]
    endif
    if (recover initial data)
      [CCTK_BASEGRID]
        CartGrid3D::SpatialSpacings: Set up ranges for spatial 3D Cartesian coordinates (on all grids)
        CartGrid3D::SpatialCoordinates: Set up spatial 3D Cartesian coordinates on the GH
        IOASCII::IOASCII_Choose1D: Choose 1D output lines
        IOASCII::IOASCII_Choose2D: Choose 2D output planes
        PUGH::PUGH_Report: Report on PUGH set up
      [CCTK_RECOVER_VARIABLES]
      [CCTK_POST_RECOVER_VARIABLES]
    endif
    if (checkpoint initial data)
      [CCTK_CPINITIAL]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
  endif
  Output grid variables

  do loop over timesteps
    [CCTK_PREREGRID]
    Change grid hierarchy
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
    Rotate timelevels
    iteration = iteration+1
    t = t+dt
    [CCTK_PRESTEP]
    [CCTK_EVOL]
    Evolve finer grids recursively
    Restrict from finer grids
    [CCTK_POSTRESTRICT]
    [CCTK_POSTSTEP]
    if (checkpoint)
      [CCTK_CHECKPOINT]
    endif
    if (analysis)
      [CCTK_ANALYSIS]
    endif
    Output grid variables
    enddo

  Termination routines
    [CCTK_TERMINATE]
      PUGH::Driver_Terminate: Termination routine

  Shutdown routines
    [CCTK_SHUTDOWN]

  Routines run after changing the grid hierarchy:
    [CCTK_POSTREGRID]
      CartGrid3D::SpatialCoordinates: Set Coordinates after regridding
--------------------------------------------------------------------------------
INFO (hwloc): library version 1.11.9, API version 0x10b06
INFO (SystemTopology): MPI process-to-host mapping:
This is MPI process 0 of 1
MPI hosts:
  0: fv-az154-753
This MPI process runs on host 0 of 1
On this host, this is MPI process 0 of 1
INFO (SystemTopology): Topology support:
Discovery support:
  discovery->pu                            : yes
CPU binding support:
  cpubind->set_thisproc_cpubind            : yes
  cpubind->get_thisproc_cpubind            : yes
  cpubind->set_proc_cpubind                : yes
  cpubind->get_proc_cpubind                : yes
  cpubind->set_thisthread_cpubind          : yes
  cpubind->get_thisthread_cpubind          : yes
  cpubind->set_thread_cpubind              : yes
  cpubind->get_thread_cpubind              : yes
  cpubind->get_thisproc_last_cpu_location  : yes
  cpubind->get_proc_last_cpu_location      : yes
  cpubind->get_thisthread_last_cpu_location: yes
Memory binding support:
  membind->set_thisproc_membind            : no
  membind->get_thisproc_membind            : no
  membind->set_proc_membind                : no
  membind->get_proc_membind                : no
  membind->set_thisthread_membind          : yes
  membind->get_thisthread_membind          : yes
  membind->set_area_membind                : yes
  membind->get_area_membind                : yes
  membind->alloc_membind                   : yes
  membind->firsttouch_membind              : yes
  membind->bind_membind                    : yes
  membind->interleave_membind              : yes
  membind->replicate_membind               : no
  membind->nexttouch_membind               : no
  membind->migrate_membind                 : yes
INFO (SystemTopology): Hardware objects in this node:
Machine L#0: (P#0, local=7121288KB, total=7121288KB, DMIProductName="Virtual Machine", DMIProductVersion=7.0, DMIProductUUID=e6d0d03f-7524-0c4b-8f8c-14a4ad78973e, DMIBoardVendor="Microsoft Corporation", DMIBoardName="Virtual Machine", DMIBoardVersion=7.0, DMIChassisVendor="Microsoft Corporation", DMIChassisType=3, DMIChassisVersion=7.0, DMIChassisAssetTag=7783-7084-3265-9085-8269-3286-77, DMIBIOSVendor="American Megatrends Inc.", DMIBIOSVersion="090008 ", DMIBIOSDate=12/07/2018, DMISysVendor="Microsoft Corporation", Backend=Linux, LinuxCgroup=/, OSName=Linux, OSRelease=5.4.0-1040-azure, OSVersion="#42~18.04.1-Ubuntu SMP Mon Feb 8 19:05:32 UTC 2021", HostName=fv-az154-753, Architecture=x86_64, hwlocVersion=1.11.9, ProcessName=cactus_sim)
  Package L#0: (P#0, CPUVendor=GenuineIntel, CPUFamilyNumber=6, CPUModelNumber=63, CPUModel="Intel(R) Xeon(R) CPU E5-2673 v3 @ 2.40GHz", CPUStepping=2)
    L3Cache L#0: (P#-1, size=30720KB, linesize=64, ways=20, Inclusive=1)
      L2Cache L#0: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#0: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#0: (P#0)
            PU L#0: (P#0)
      L2Cache L#1: (P#-1, size=256KB, linesize=64, ways=8, Inclusive=0)
        L1dCache L#1: (P#-1, size=32KB, linesize=64, ways=8, Inclusive=0)
          Core L#1: (P#1)
            PU L#1: (P#1)
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0-1} P#{0-1}
    OpenMP thread 1: PU set L#{0-1} P#{0-1}
INFO (SystemTopology): Setting thread CPU bindings:
INFO (SystemTopology): Thread CPU bindings:
  MPI process 0 on host 0 (process 0 of 1 on this host)
    OpenMP thread 0: PU set L#{0} P#{0}
    OpenMP thread 1: PU set L#{1} P#{1}
INFO (SystemTopology): Extracting CPU/cache/memory properties:
  There are 1 PUs per core (aka hardware SMT threads)
  There are 1 threads per core (aka SMT threads used)
  Cache (unknown name) has type "data" depth 1
    size 32768 linesize 64 associativity 8 stride 4096, for 1 PUs
  Cache (unknown name) has type "unified" depth 2
    size 262144 linesize 64 associativity 8 stride 32768, for 1 PUs
  Cache (unknown name) has type "unified" depth 3
    size 31457280 linesize 64 associativity 20 stride 1572864, for 2 PUs
  Memory has type "local" depth 0
    size 7292198912 pagesize 4096, for 2 PUs
INFO (PUGH): Using physical to logical mappings: direct
INFO (PUGH): Using topology generator: automatic
INFO (Vectors): Using vector size 2 for architecture SSE2 (64-bit precision)
--------------------------------------------------------------------------------
Driver provided by PUGH
--------------------------------------------------------------------------------

INFO (PUGH): Not setting up a topology for 1 dimensions
INFO (PUGH): Not setting up a topology for 2 dimensions
INFO (PUGH): Setting up a topology for 3 dimensions
INFO (IOASCII): I/O Method 'IOASCII_1D' registered: output of 1D lines of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 1D output every 1 iterations
INFO (IOASCII): Periodic 1D output requested for 'GRID::r'
INFO (IOASCII): I/O Method 'IOASCII_2D' registered: output of 2D planes of grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 2D output turned off
INFO (IOASCII): I/O Method 'IOASCII_3D' registered: output of 3D grid functions/arrays to ASCII files
INFO (IOASCII): Periodic 3D output turned off
INFO (MemSpeed): Measuring CPU, cache, memory, and communication speeds:
  Single-core measurements (using 1 MPI processes with 1 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00298462 sec
      iterations=10000000... time=0.0298675 sec
      iterations=100000000... time=0.324942 sec
      iterations=300000000... time=0.95904 sec
      iterations=600000000... time=1.90386 sec
      iterations=600000000... time=1.41307 sec
      result: 2.44503 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00325312 sec
      iterations=10000000... time=0.032822 sec
      iterations=100000000... time=0.34071 sec
      iterations=300000000... time=1.04493 sec
      result: 9.18718 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00188841 sec
      iterations=10000000... time=0.0189285 sec
      iterations=100000000... time=0.198743 sec
      iterations=600000000... time=1.15337 sec
      result: 8.32342 Giop/sec
    Memory allocation performance for local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.372292 sec
      iterations=3... time=1.13578 sec
      result: 2.83614 GByte/sec
    Read latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=0.000149602 sec
      iterations=10000... time=0.00148591 sec
      iterations=100000... time=0.0150847 sec
      iterations=1000000... time=0.150056 sec
      iterations=7000000... time=1.09037 sec
      result: 1.55767 nsec
    Read latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=0.000452303 sec
      iterations=10000... time=0.00453004 sec
      iterations=100000... time=0.0458138 sec
      iterations=1000000... time=0.473825 sec
      iterations=2000000... time=0.938983 sec
      iterations=4000000... time=1.89634 sec
      result: 4.74084 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      iterations=1000... time=0.00495924 sec
      iterations=10000... time=0.0400963 sec
      iterations=100000... time=0.333862 sec
      iterations=300000... time=1.04135 sec
      result: 34.7116 nsec
    Read latency of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1000... time=0.010199 sec
      iterations=10000... time=0.0992505 sec
      iterations=100000... time=1.08062 sec
      result: 108.062 nsec
    Read bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=8e-07 sec
      iterations=10... time=3.4e-06 sec
      iterations=100... time=2.97e-05 sec
      iterations=1000... time=0.000294102 sec
      iterations=10000... time=0.00303002 sec
      iterations=100000... time=0.0315858 sec
      iterations=1000000... time=0.314803 sec
      iterations=3000000... time=0.942895 sec
      iterations=6000000... time=1.87191 sec
      result: 78.7731 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=6.2e-06 sec
      iterations=10... time=4.42e-05 sec
      iterations=100... time=0.000423403 sec
      iterations=1000... time=0.00423033 sec
      iterations=10000... time=0.0459994 sec
      iterations=100000... time=0.443373 sec
      iterations=200000... time=0.882949 sec
      iterations=400000... time=1.77144 sec
      result: 44.3951 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      iterations=1... time=0.000842007 sec
      iterations=10... time=0.00845636 sec
      iterations=100... time=0.0840839 sec
      iterations=1000... time=0.872874 sec
      iterations=2000... time=1.75604 sec
      result: 26.8706 GByte/sec
    Read bandwidth of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.0939706 sec
      iterations=10... time=0.958529 sec
      iterations=20... time=1.84725 sec
      result: 11.6253 GByte/sec
    Write latency of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1000... time=4.5e-06 sec
      iterations=10000... time=3.11e-05 sec
      iterations=100000... time=0.000297802 sec
      iterations=1000000... time=0.00299102 sec
      iterations=10000000... time=0.0308237 sec
      iterations=100000000... time=0.309815 sec
      iterations=400000000... time=1.26667 sec
      result: 0.395834 nsec
    Write latency of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1000... time=2.07e-05 sec
      iterations=10000... time=0.000181301 sec
      iterations=100000... time=0.00181391 sec
      iterations=1000000... time=0.0181662 sec
      iterations=10000000... time=0.184139 sec
      iterations=60000000... time=1.13457 sec
      result: 2.36368 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      iterations=1000... time=3.94e-05 sec
      iterations=10000... time=0.000286002 sec
      iterations=100000... time=0.00284892 sec
      iterations=1000000... time=0.0361284 sec
      iterations=10000000... time=0.297542 sec
      iterations=40000000... time=1.25561 sec
      result: 3.9238 nsec
    Write latency of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1000... time=0.000360603 sec
      iterations=10000... time=0.00120391 sec
      iterations=100000... time=0.0109343 sec
      iterations=1000000... time=0.120802 sec
      iterations=9000000... time=1.07523 sec
      result: 14.9337 nsec
    Write bandwidth of D1 cache (for 1 PUs) (using 1*24576 bytes):
      iterations=1... time=9e-07 sec
      iterations=10... time=3.5e-06 sec
      iterations=100... time=3.08e-05 sec
      iterations=1000... time=0.000303902 sec
      iterations=10000... time=0.00305052 sec
      iterations=100000... time=0.0306652 sec
      iterations=1000000... time=0.310734 sec
      iterations=4000000... time=1.28438 sec
      result: 76.5378 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 1*196608 bytes):
      iterations=1... time=8.3e-06 sec
      iterations=10... time=8.3301e-05 sec
      iterations=100... time=0.000831706 sec
      iterations=1000... time=0.00834986 sec
      iterations=10000... time=0.0868088 sec
      iterations=100000... time=0.863034 sec
      iterations=200000... time=1.67883 sec
      result: 23.4221 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      iterations=1... time=0.00131621 sec
      iterations=10... time=0.0105745 sec
      iterations=100... time=0.104179 sec
      iterations=1000... time=1.0947 sec
      result: 21.5521 GByte/sec
    Write bandwidth of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.162063 sec
      iterations=7... time=1.12347 sec
      result: 6.69015 GByte/sec
    Write bandwidth via cache-bypassing stores for local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.0753352 sec
      iterations=10... time=0.708484 sec
      iterations=20... time=1.43325 sec
      result: 14.9833 GByte/sec
    Stencil code performance of D1 cache (for 1 PUs) (using 1*12^3 grid points, 1*27648 bytes):
      iterations=1... time=1.44e-05 sec
      iterations=10... time=0.000198801 sec
      iterations=100... time=0.00196912 sec
      iterations=1000... time=0.0267859 sec
      iterations=10000... time=0.204736 sec
      iterations=50000... time=1.04251 sec
      result: 0.0828768 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 1*23^3 grid points, 1*194672 bytes):
      iterations=1... time=2.64e-05 sec
      iterations=10... time=0.000705306 sec
      iterations=100... time=0.00700895 sec
      iterations=1000... time=0.0751462 sec
      iterations=10000... time=0.723522 sec
      iterations=20000... time=1.50279 sec
      result: 0.161926 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*114^3 grid points, 1*23704704 bytes):
      iterations=1... time=0.00442373 sec
      iterations=10... time=0.0415326 sec
      iterations=100... time=0.449395 sec
      iterations=200... time=0.828806 sec
      iterations=400... time=1.64185 sec
      result: 0.360944 Gupdates/sec
    Stencil code performance of local memory (for 2 PUs) (using 1*406^3 grid points, 1*1070774656 bytes):
      iterations=1... time=0.175751 sec
      iterations=6... time=1.06785 sec
      result: 0.376026 Gupdates/sec
  Single-node measurements (using 1 MPI processes with 2 OpenMP threads each):
    CPU frequency:
      iterations=1000000... time=0.00299907 sec
      iterations=10000000... time=0.0319504 sec
      iterations=100000000... time=0.309605 sec
      iterations=400000000... time=1.26914 sec
      iterations=400000000... time=0.943984 sec
      result: 2.46036 GHz
    CPU floating point performance:
      iterations=1000000... time=0.00326028 sec
      iterations=10000000... time=0.0342227 sec
      iterations=100000000... time=0.339271 sec
      iterations=300000000... time=1.02146 sec
      result: 9.39831 Gflop/sec
    CPU integer performance:
      iterations=1000000... time=0.00186636 sec
      iterations=10000000... time=0.0199553 sec
      iterations=100000000... time=0.190307 sec
      iterations=600000000... time=1.17071 sec
      result: 8.20015 Giop/sec
    Memory allocation performance for local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.185439 sec
      iterations=6... time=1.14317 sec
      result: 5.63562 GByte/sec
    Read latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=0.000148951 sec
      iterations=10000... time=0.00150786 sec
      iterations=100000... time=0.0149448 sec
      iterations=1000000... time=0.15578 sec
      iterations=7000000... time=1.0854 sec
      result: 1.55057 nsec
    Read latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=0.000466253 sec
      iterations=10000... time=0.00472239 sec
      iterations=100000... time=0.0491911 sec
      iterations=1000000... time=0.484923 sec
      iterations=2000000... time=0.974736 sec
      iterations=4000000... time=1.93695 sec
      result: 4.84238 nsec
    Read latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      iterations=1000... time=0.00314757 sec
      iterations=10000... time=0.0245528 sec
      iterations=100000... time=0.256329 sec
      iterations=400000... time=0.913414 sec
      iterations=800000... time=2.07626 sec
      result: 25.9532 nsec
    Read latency of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1000... time=0.0102204 sec
      iterations=10000... time=0.094995 sec
      iterations=100000... time=1.03608 sec
      result: 103.608 nsec
    Read bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=6.5e-07 sec
      iterations=10... time=3.25e-06 sec
      iterations=100... time=2.97e-05 sec
      iterations=1000... time=0.000294652 sec
      iterations=10000... time=0.00295922 sec
      iterations=100000... time=0.030613 sec
      iterations=1000000... time=0.311927 sec
      iterations=4000000... time=1.2345 sec
      result: 79.6309 GByte/sec
    Read bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=5.65e-06 sec
      iterations=10... time=4.57e-05 sec
      iterations=100... time=0.000447603 sec
      iterations=1000... time=0.00453793 sec
      iterations=10000... time=0.046558 sec
      iterations=100000... time=0.482838 sec
      iterations=200000... time=0.938917 sec
      iterations=400000... time=1.87861 sec
      result: 41.8625 GByte/sec
    Read bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      iterations=1... time=0.00105781 sec
      iterations=10... time=0.00811036 sec
      iterations=100... time=0.0856456 sec
      iterations=1000... time=0.8542 sec
      iterations=2000... time=1.72621 sec
      result: 27.3351 GByte/sec
    Read bandwidth of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.0963333 sec
      iterations=10... time=1.12046 sec
      result: 9.58304 GByte/sec
    Write latency of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1000... time=4.3e-06 sec
      iterations=10000... time=3.035e-05 sec
      iterations=100000... time=0.000297502 sec
      iterations=1000000... time=0.00298727 sec
      iterations=10000000... time=0.0300185 sec
      iterations=100000000... time=0.317518 sec
      iterations=300000000... time=0.934568 sec
      iterations=600000000... time=1.87524 sec
      result: 0.390674 nsec
    Write latency of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1000... time=2.05e-05 sec
      iterations=10000... time=0.000182051 sec
      iterations=100000... time=0.00181321 sec
      iterations=1000000... time=0.0180729 sec
      iterations=10000000... time=0.189721 sec
      iterations=60000000... time=1.14484 sec
      result: 2.38509 nsec
    Write latency of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      iterations=1000... time=4.005e-05 sec
      iterations=10000... time=0.000378552 sec
      iterations=100000... time=0.00380553 sec
      iterations=1000000... time=0.0376651 sec
      iterations=10000000... time=0.313183 sec
      iterations=40000000... time=1.2934 sec
      result: 4.04189 nsec
    Write latency of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1000... time=0.000231001 sec
      iterations=10000... time=0.00167796 sec
      iterations=100000... time=0.0157232 sec
      iterations=1000000... time=0.154635 sec
      iterations=7000000... time=1.07564 sec
      result: 19.2079 nsec
    Write bandwidth of D1 cache (for 1 PUs) (using 2*24576 bytes):
      iterations=1... time=1.15e-06 sec
      iterations=10... time=6.3e-06 sec
      iterations=100... time=5.93e-05 sec
      iterations=1000... time=0.000605054 sec
      iterations=10000... time=0.0063558 sec
      iterations=100000... time=0.0598893 sec
      iterations=1000000... time=0.625382 sec
      iterations=2000000... time=1.23968 sec
      result: 39.6491 GByte/sec
    Write bandwidth of L2 cache (for 1 PUs) (using 2*196608 bytes):
      iterations=1... time=8.25e-06 sec
      iterations=10... time=8.2551e-05 sec
      iterations=100... time=0.000882356 sec
      iterations=1000... time=0.00831441 sec
      iterations=10000... time=0.0859384 sec
      iterations=100000... time=0.871035 sec
      iterations=200000... time=1.76442 sec
      result: 22.2859 GByte/sec
    Write bandwidth of L3 cache (for 2 PUs) (using 1*23592960 bytes):
      iterations=1... time=0.00176366 sec
      iterations=10... time=0.0167508 sec
      iterations=100... time=0.159731 sec
      iterations=700... time=1.14233 sec
      result: 14.4573 GByte/sec
    Write bandwidth of local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.15446 sec
      iterations=7... time=1.11327 sec
      result: 6.75143 GByte/sec
    Write bandwidth via cache-bypassing stores for local memory (for 2 PUs) (using 1*1073741824 bytes):
      iterations=1... time=0.107131 sec
      iterations=10... time=1.05119 sec
      result: 10.2145 GByte/sec
    Stencil code performance of D1 cache (for 1 PUs) (using 2*9^3 grid points, 2*11664 bytes):
      iterations=1... time=5.7e-06 sec
      iterations=10... time=2.72005e-05 sec
      iterations=100... time=0.000373102 sec
      iterations=1000... time=0.00248402 sec
      iterations=10000... time=0.0273557 sec
      iterations=100000... time=0.255399 sec
      iterations=400000... time=1.04382 sec
      result: 0.279359 Gupdates/sec
    Stencil code performance of L2 cache (for 1 PUs) (using 2*18^3 grid points, 2*93312 bytes):
      iterations=1... time=1.16e-05 sec
      iterations=10... time=0.0001134 sec
      iterations=100... time=0.00118876 sec
      iterations=1000... time=0.0116046 sec
      iterations=10000... time=0.117428 sec
      iterations=90000... time=1.13596 sec
      result: 0.46206 Gupdates/sec
    Stencil code performance of L3 cache (for 2 PUs) (using 1*114^3 grid points, 1*23704704 bytes):
      iterations=1... time=0.000998207 sec
      iterations=10... time=0.0103356 sec
      iterations=100... time=0.108072 sec
      iterations=1000... time=1.131 sec
      result: 1.30994 Gupdates/sec
    Stencil code performance of local memory (for 2 PUs) (using 1*406^3 grid points, 1*1070774656 bytes):
      iterations=1... time=0.0466999 sec
      iterations=10... time=0.482215 sec
      iterations=20... time=0.936341 sec
      iterations=40... time=1.89706 sec
      result: 1.41109 Gupdates/sec
INFO (Vectors): Testing vectorisation... [errors may result in segfaults]
INFO (Vectors): 375/375 tests passed 
INFO (CartGrid3D): Grid Spacings:
INFO (CartGrid3D): dx=>1.1111111e-01  dy=>1.1111111e-01  dz=>1.1111111e-01
INFO (CartGrid3D): Computational Coordinates:
INFO (CartGrid3D): x=>[-0.500, 0.500]  y=>[-0.500, 0.500]  z=>[-0.500, 0.500]
INFO (CartGrid3D): Indices of Physical Coordinates:
INFO (CartGrid3D): x=>[0,9]  y=>[0,9]  z=>[0,9]
INFO (PUGH): MPI Evolution on 1 processors
INFO (PUGH): 3-dimensional grid functions
INFO (PUGH):   Size: 10 10 10
INFO (PUGH):   Processor topology: 1 x 1 x 1
INFO (PUGH):   Local load: 1000   [10 x 10 x 10]
INFO (PUGH):   Maximum load skew: 0.000000
--------------------------------------------------------------------------------
Done.
+ echo Stopping:
Stopping:
+ date
Thu Mar 11 15:55:13 UTC 2021
+ echo Done.
Done.
  Elapsed time: 131.6 s
