# Copyright (C) 1991-2013 Altera Corporation
# Your use of Altera Corporation's design tools, logic functions 
# and other software and tools, and its AMPP partner logic 
# functions, and any output files from any of the foregoing 
# (including device programming or simulation files), and any 
# associated documentation or information are expressly subject 
# to the terms and conditions of the Altera Program License 
# Subscription Agreement, Altera MegaCore Function License 
# Agreement, or other applicable license agreement, including, 
# without limitation, that your use is for the sole purpose of 
# programming logic devices manufactured by Altera and sold by 
# Altera or its authorized distributors.  Please refer to the 
# applicable agreement for further details.

# Quartus II 64-Bit Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition
# File: C:\Users\marcos.suzuki\Documents\somador_completo\somador_completo.csv
# Generated on: Mon Jun 25 19:36:21 2018

# Note: The column header names should not be changed if you wish to import this .csv file into the Quartus II software.

To,Direction,Location,I/O Bank,VREF Group,Fitter Location,I/O Standard,Reserved,Current Strength,Differential Pair
A,Input,PIN_L22,5,B5_N1,PIN_F1,,,,
B,Input,PIN_L21,5,B5_N1,PIN_H3,,,,
Cin,Input,PIN_M22,6,B6_N0,PIN_H1,,,,
Cout,Output,PIN_R20,6,B6_N0,PIN_L8,,,,
S,Output,PIN_R19,6,B6_N0,PIN_B10,,,,
