Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/ise/Xilinx/riscVmonociclo/Top_tb_isim_beh.exe -prj /home/ise/Xilinx/riscVmonociclo/Top_tb_beh.prj work.Top_tb 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Parsing VHDL file "/home/ise/Xilinx/riscVmonociclo/MainDec.vhd" into library work
Parsing VHDL file "/home/ise/Xilinx/riscVmonociclo/AluDec.vhd" into library work
Parsing VHDL file "/home/ise/Xilinx/riscVmonociclo/regfile.vhd" into library work
Parsing VHDL file "/home/ise/Xilinx/riscVmonociclo/ProgramCounter.vhd" into library work
Parsing VHDL file "/home/ise/Xilinx/riscVmonociclo/Mux3.vhd" into library work
Parsing VHDL file "/home/ise/Xilinx/riscVmonociclo/Mux2.vhd" into library work
Parsing VHDL file "/home/ise/Xilinx/riscVmonociclo/imem.vhd" into library work
Parsing VHDL file "/home/ise/Xilinx/riscVmonociclo/extend.vhd" into library work
Parsing VHDL file "/home/ise/Xilinx/riscVmonociclo/DMem.vhd" into library work
Parsing VHDL file "/home/ise/Xilinx/riscVmonociclo/ControlUnit.vhd" into library work
Parsing VHDL file "/home/ise/Xilinx/riscVmonociclo/comparador.vhd" into library work
Parsing VHDL file "/home/ise/Xilinx/riscVmonociclo/alu.vhd" into library work
Parsing VHDL file "/home/ise/Xilinx/riscVmonociclo/adder.vhd" into library work
Parsing VHDL file "/home/ise/Xilinx/riscVmonociclo/top.vhd" into library work
Parsing VHDL file "/home/ise/Xilinx/riscVmonociclo/Top_tb.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 98832 KB
Fuse CPU Usage: 2520 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package std_logic_arith
Compiling package std_logic_unsigned
Compiling package textio
Compiling architecture behave of entity MainDec [maindec_default]
Compiling architecture behave of entity AluDec [aludec_default]
Compiling architecture behavioral of entity ControlUnit [controlunit_default]
Compiling architecture asynchronous of entity ProgramCounter [programcounter_default]
Compiling architecture behavioral of entity comparador [comparador_default]
Compiling architecture behave of entity Adder [adder_default]
Compiling architecture behave of entity Mux2 [mux2_default]
Compiling architecture behave of entity IMem [imem_default]
Compiling architecture behave of entity RegFile [regfile_default]
Compiling architecture behave of entity Extend [extend_default]
Compiling architecture behavioral of entity ALU [alu_default]
Compiling architecture behave of entity DMem [dmem_default]
Compiling architecture behave of entity Mux3 [mux3_default]
Compiling architecture behave of entity Top [top_default]
Compiling architecture behavior of entity top_tb
Time Resolution for simulation is 1ps.
Compiled 35 VHDL Units
Built simulation executable /home/ise/Xilinx/riscVmonociclo/Top_tb_isim_beh.exe
Fuse Memory Usage: 119976 KB
Fuse CPU Usage: 3470 ms
GCC CPU Usage: 3200 ms
