Copyright 1986-2014 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2014.4 (win64) Build 1071353 Tue Nov 18 18:29:27 MST 2014
| Date              : Wed May 20 15:27:46 2015
| Host              : KASPER-PC running 64-bit major release  (build 9200)
| Command           : report_timing -file ./report/MotorCtrl_timing_synth.rpt
| Design            : MotorCtrl
| Device            : 7z010-clg400
| Speed File        : -1  PRODUCTION 1.11 2014-09-11
| Temperature Grade : C
-----------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             4.655ns  (required time - arrival time)
  Source:                 grp_MotorCtrl_clockDividerThread_fu_88/ap_CS_fsm_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            MotorCtrl_dividerCount_V_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (clk rise@8.000ns - clk rise@0.000ns)
  Data Path Delay:        3.231ns  (logic 2.373ns (73.445%)  route 0.858ns (26.555%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.174ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 9.503 - 8.000 ) 
    Source Clock Delay      (SCD):    1.677ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk
                         net (fo=51, unset)           1.677     1.677    grp_MotorCtrl_clockDividerThread_fu_88/clk
                                                                      r  grp_MotorCtrl_clockDividerThread_fu_88/ap_CS_fsm_reg[2]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.496     2.173 f  grp_MotorCtrl_clockDividerThread_fu_88/ap_CS_fsm_reg[2]/Q
                         net (fo=37, unplaced)        0.858     3.031    grp_MotorCtrl_clockDividerThread_fu_88/ap_sig_bdd_34
                         LUT3 (Prop_lut3_I0_O)        0.295     3.326 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V[0]_i_6/O
                         net (fo=1, unplaced)         0.000     3.326    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V[0]_i_6
                         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     3.876 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[0]_i_2/CO[3]
                         net (fo=1, unplaced)         0.000     3.876    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V_reg[0]_i_2
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     3.990 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[4]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     3.990    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V_reg[4]_i_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.104 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[8]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.104    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V_reg[8]_i_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.218 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[12]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.218    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V_reg[12]_i_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.332 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[16]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.332    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V_reg[16]_i_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.446 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[20]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.446    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V_reg[20]_i_1
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     4.560 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[24]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     4.560    grp_MotorCtrl_clockDividerThread_fu_88/n_0_MotorCtrl_dividerCount_V_reg[24]_i_1
                         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.348     4.908 r  grp_MotorCtrl_clockDividerThread_fu_88/MotorCtrl_dividerCount_V_reg[28]_i_1/O[1]
                         net (fo=1, unplaced)         0.000     4.908    n_30_grp_MotorCtrl_clockDividerThread_fu_88
                         FDRE                                         r  MotorCtrl_dividerCount_V_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        8.000     8.000 r  
                                                      0.000     8.000 r  clk
                         net (fo=51, unset)           1.503     9.503    clk
                                                                      r  MotorCtrl_dividerCount_V_reg[29]/C
                         clock pessimism              0.000     9.503    
                         clock uncertainty           -0.035     9.468    
                         FDRE (Setup_fdre_C_D)        0.095     9.563    MotorCtrl_dividerCount_V_reg[29]
  -------------------------------------------------------------------
                         required time                          9.563    
                         arrival time                          -4.908    
  -------------------------------------------------------------------
                         slack                                  4.655    




