#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Sun Mar 12 06:38:07 2023
# Process ID: 6948
# Current directory: /sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1
# Command line: vivado -log ember_fpga_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source ember_fpga_wrapper.tcl -notrace
# Log file: /sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper.vdi
# Journal file: /sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/vivado.jou
#-----------------------------------------------------------
source ember_fpga_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/cad/xilinx/vivado/2020.2/Vivado/2020.2/data/ip'.
Command: link_design -top ember_fpga_wrapper -part xc7k325tffg900-2
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7k325tffg900-2
INFO: [Project 1-454] Reading design checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_clk_wiz_0/ember_fpga_clk_wiz_0.dcp' for cell 'ember_fpga_i/clk_wiz'
INFO: [Project 1-454] Reading design checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_clkmux_0_0/ember_fpga_clkmux_0_0.dcp' for cell 'ember_fpga_i/clkmux_0'
INFO: [Project 1-454] Reading design checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_ila_0_0/ember_fpga_ila_0_0.dcp' for cell 'ember_fpga_i/ila_0'
INFO: [Project 1-454] Reading design checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_rram_top_wrapper_0_0/ember_fpga_rram_top_wrapper_0_0.dcp' for cell 'ember_fpga_i/rram_top_wrapper_0'
INFO: [Project 1-454] Reading design checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_util_vector_logic_0_0/ember_fpga_util_vector_logic_0_0.dcp' for cell 'ember_fpga_i/util_vector_logic_0'
Netlist sorting complete. Time (s): cpu = 00:00:00.23 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2664.898 ; gain = 0.000 ; free physical = 113624 ; free virtual = 227167
INFO: [Netlist 29-17] Analyzing 2097 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: ember_fpga_i/ila_0 UUID: 483c3a7b-e65b-50ec-9f96-78c35524fe84 
Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_clk_wiz_0/ember_fpga_clk_wiz_0_board.xdc] for cell 'ember_fpga_i/clk_wiz/inst'
Finished Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_clk_wiz_0/ember_fpga_clk_wiz_0_board.xdc] for cell 'ember_fpga_i/clk_wiz/inst'
Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_clk_wiz_0/ember_fpga_clk_wiz_0.xdc] for cell 'ember_fpga_i/clk_wiz/inst'
INFO: [Timing 38-35] Done setting XDC timing constraints. [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_clk_wiz_0/ember_fpga_clk_wiz_0.xdc:57]
INFO: [Timing 38-2] Deriving generated clocks [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_clk_wiz_0/ember_fpga_clk_wiz_0.xdc:57]
get_clocks: Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 3116.105 ; gain = 451.207 ; free physical = 113059 ; free virtual = 226601
Finished Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_clk_wiz_0/ember_fpga_clk_wiz_0.xdc] for cell 'ember_fpga_i/clk_wiz/inst'
Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ember_fpga_i/ila_0/inst'
Finished Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_ila_0_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'ember_fpga_i/ila_0/inst'
Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'ember_fpga_i/ila_0/inst'
Finished Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.gen/sources_1/bd/ember_fpga/ip/ember_fpga_ila_0_0/ila_v6_2/constraints/ila.xdc] for cell 'ember_fpga_i/ila_0/inst'
Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.srcs/constrs_1/imports/constrs_1/imports/ember-fpga/Genesys2_EMBER.xdc]
Finished Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.srcs/constrs_1/imports/constrs_1/imports/ember-fpga/Genesys2_EMBER.xdc]
Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.srcs/constrs_1/new/Genesys2_EMBER_Impl.xdc]
Finished Parsing XDC File [/sim2/akashl/ember-fpga/ember-genesys2.srcs/constrs_1/new/Genesys2_EMBER_Impl.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3116.109 ; gain = 0.000 ; free physical = 113065 ; free virtual = 226608
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 140 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 140 instances

18 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:28 . Memory (MB): peak = 3116.109 ; gain = 451.211 ; free physical = 113065 ; free virtual = 226608
Command: opt_design -directive Explore
INFO: [Vivado_Tcl 4-136] Directive used for opt_design is: Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2020.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3188.145 ; gain = 64.039 ; free physical = 113056 ; free virtual = 226598

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 125b7758d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.82 . Memory (MB): peak = 3188.145 ; gain = 0.000 ; free physical = 113038 ; free virtual = 226581

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = fc8a9ce6b0d91fbc.
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3347.891 ; gain = 0.000 ; free physical = 112845 ; free virtual = 226391
Phase 1 Generate And Synthesize Debug Cores | Checksum: 15e0c44a9

Time (s): cpu = 00:00:24 ; elapsed = 00:00:38 . Memory (MB): peak = 3347.891 ; gain = 43.770 ; free physical = 112845 ; free virtual = 226391

Phase 2 Retarget
INFO: [Opt 31-138] Pushed 3 inverter(s) to 3 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: cf5e16e5

Time (s): cpu = 00:00:27 ; elapsed = 00:00:40 . Memory (MB): peak = 3347.891 ; gain = 43.770 ; free physical = 112862 ; free virtual = 226407
INFO: [Opt 31-389] Phase Retarget created 4 cells and removed 14 cells
INFO: [Opt 31-1021] In phase Retarget, 60 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: e12b6447

Time (s): cpu = 00:00:27 ; elapsed = 00:00:40 . Memory (MB): peak = 3347.891 ; gain = 43.770 ; free physical = 112861 ; free virtual = 226407
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 12 cells
INFO: [Opt 31-1021] In phase Constant propagation, 47 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 11e767c86

Time (s): cpu = 00:00:27 ; elapsed = 00:00:40 . Memory (MB): peak = 3347.891 ; gain = 43.770 ; free physical = 112860 ; free virtual = 226406
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 64 cells
INFO: [Opt 31-1021] In phase Sweep, 993 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 11e767c86

Time (s): cpu = 00:00:28 ; elapsed = 00:00:41 . Memory (MB): peak = 3347.891 ; gain = 43.770 ; free physical = 112860 ; free virtual = 226406
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 11e767c86

Time (s): cpu = 00:00:28 ; elapsed = 00:00:41 . Memory (MB): peak = 3347.891 ; gain = 43.770 ; free physical = 112860 ; free virtual = 226406
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 1710b1c0d

Time (s): cpu = 00:00:28 ; elapsed = 00:00:41 . Memory (MB): peak = 3347.891 ; gain = 43.770 ; free physical = 112860 ; free virtual = 226406
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 57 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               4  |              14  |                                             60  |
|  Constant propagation         |               0  |              12  |                                             47  |
|  Sweep                        |               1  |              64  |                                            993  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             57  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 3347.891 ; gain = 0.000 ; free physical = 112860 ; free virtual = 226406
Ending Logic Optimization Task | Checksum: d75dd0f2

Time (s): cpu = 00:00:28 ; elapsed = 00:00:41 . Memory (MB): peak = 3347.891 ; gain = 43.770 ; free physical = 112860 ; free virtual = 226406

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 432 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 520 newly gated: 0 Total Ports: 864
Number of Flops added for Enable Generation: 2

Ending PowerOpt Patch Enables Task | Checksum: 9ebf643a

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 4299.656 ; gain = 0.000 ; free physical = 112761 ; free virtual = 226307
Ending Power Optimization Task | Checksum: 9ebf643a

Time (s): cpu = 00:00:52 ; elapsed = 00:00:48 . Memory (MB): peak = 4299.656 ; gain = 951.766 ; free physical = 112811 ; free virtual = 226356

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: ebe4512b

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 4299.656 ; gain = 0.000 ; free physical = 112816 ; free virtual = 226362
Ending Final Cleanup Task | Checksum: ebe4512b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 4299.656 ; gain = 0.000 ; free physical = 112816 ; free virtual = 226362

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4299.656 ; gain = 0.000 ; free physical = 112816 ; free virtual = 226362
Ending Netlist Obfuscation Task | Checksum: ebe4512b

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 4299.656 ; gain = 0.000 ; free physical = 112816 ; free virtual = 226362
INFO: [Common 17-83] Releasing license: Implementation
53 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:33 ; elapsed = 00:01:38 . Memory (MB): peak = 4299.656 ; gain = 1183.539 ; free physical = 112816 ; free virtual = 226362
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.10 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4299.656 ; gain = 0.000 ; free physical = 112799 ; free virtual = 226345
INFO: [Common 17-1381] The checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 4299.656 ; gain = 0.000 ; free physical = 112786 ; free virtual = 226339
INFO: [runtcl-4] Executing : report_drc -file ember_fpga_wrapper_drc_opted.rpt -pb ember_fpga_wrapper_drc_opted.pb -rpx ember_fpga_wrapper_drc_opted.rpx
Command: report_drc -file ember_fpga_wrapper_drc_opted.rpt -pb ember_fpga_wrapper_drc_opted.pb -rpx ember_fpga_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2020.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'Explore' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112706 ; free virtual = 226259
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 22dae83c

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112706 ; free virtual = 226259
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112706 ; free virtual = 226259

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 192ee3031

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112731 ; free virtual = 226285

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1b822bffb

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112713 ; free virtual = 226266

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1b822bffb

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112713 ; free virtual = 226266
Phase 1 Placer Initialization | Checksum: 1b822bffb

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112709 ; free virtual = 226262

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 21f571d9e

Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112673 ; free virtual = 226227

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1cf15c7c5

Time (s): cpu = 00:00:20 ; elapsed = 00:00:10 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112687 ; free virtual = 226240

Phase 2.3 Global Placement Core

Phase 2.3.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 279 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-775] End 1 Pass. Optimized 119 nets or cells. Created 0 new cell, deleted 119 existing cells and moved 0 existing cell
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112597 ; free virtual = 226151

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            119  |                   119  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            119  |                   119  |           0  |           3  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.3.1 Physical Synthesis In Placer | Checksum: 1645bcc46

Time (s): cpu = 00:00:59 ; elapsed = 00:00:25 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112611 ; free virtual = 226164
Phase 2.3 Global Placement Core | Checksum: c9382da7

Time (s): cpu = 00:01:02 ; elapsed = 00:00:27 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112606 ; free virtual = 226160
Phase 2 Global Placement | Checksum: c9382da7

Time (s): cpu = 00:01:03 ; elapsed = 00:00:27 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112614 ; free virtual = 226167

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: d178a7d0

Time (s): cpu = 00:01:06 ; elapsed = 00:00:28 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112602 ; free virtual = 226156

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: f132da84

Time (s): cpu = 00:01:11 ; elapsed = 00:00:30 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112610 ; free virtual = 226164

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18e215072

Time (s): cpu = 00:01:12 ; elapsed = 00:00:30 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112611 ; free virtual = 226164

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 13ed8c128

Time (s): cpu = 00:01:12 ; elapsed = 00:00:30 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112597 ; free virtual = 226150

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 1651b118b

Time (s): cpu = 00:01:17 ; elapsed = 00:00:31 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112611 ; free virtual = 226164

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: cf2241cc

Time (s): cpu = 00:01:24 ; elapsed = 00:00:38 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112602 ; free virtual = 226156

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 126b68538

Time (s): cpu = 00:01:25 ; elapsed = 00:00:39 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112603 ; free virtual = 226156

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 199d56a6e

Time (s): cpu = 00:01:25 ; elapsed = 00:00:39 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112603 ; free virtual = 226156
Phase 3 Detail Placement | Checksum: 199d56a6e

Time (s): cpu = 00:01:26 ; elapsed = 00:00:39 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112602 ; free virtual = 226156

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: ca7ca816

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.350 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 10457cebf

Time (s): cpu = 00:00:03 ; elapsed = 00:00:00.91 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112599 ; free virtual = 226152
INFO: [Place 46-33] Processed net ember_fpga_i/rram_top_wrapper_0/inst/inst/u_spi_slave_rram/u_itrx_apbm_spi/u_apb_fsm/preset_n_reg_0, BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1636e6925

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112596 ; free virtual = 226150
Phase 4.1.1.1 BUFG Insertion | Checksum: ca7ca816

Time (s): cpu = 00:01:41 ; elapsed = 00:00:45 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112597 ; free virtual = 226151
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.572. For the most accurate timing information please run report_timing.

Time (s): cpu = 00:01:44 ; elapsed = 00:00:48 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112606 ; free virtual = 226159
Phase 4.1 Post Commit Optimization | Checksum: 8771f311

Time (s): cpu = 00:01:44 ; elapsed = 00:00:48 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112606 ; free virtual = 226159

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 8771f311

Time (s): cpu = 00:01:45 ; elapsed = 00:00:48 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112613 ; free virtual = 226166

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 8771f311

Time (s): cpu = 00:01:45 ; elapsed = 00:00:48 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112613 ; free virtual = 226167
Phase 4.3 Placer Reporting | Checksum: 8771f311

Time (s): cpu = 00:01:45 ; elapsed = 00:00:49 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112613 ; free virtual = 226167

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112613 ; free virtual = 226167

Time (s): cpu = 00:01:45 ; elapsed = 00:00:49 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112613 ; free virtual = 226167
Phase 4 Post Placement Optimization and Clean-Up | Checksum: cba4da86

Time (s): cpu = 00:01:45 ; elapsed = 00:00:49 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112613 ; free virtual = 226167
Ending Placer Task | Checksum: 57508d9c

Time (s): cpu = 00:01:45 ; elapsed = 00:00:49 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112613 ; free virtual = 226167
INFO: [Common 17-83] Releasing license: Implementation
92 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:49 ; elapsed = 00:00:51 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112700 ; free virtual = 226254
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112647 ; free virtual = 226235
INFO: [Common 17-1381] The checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file ember_fpga_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.22 ; elapsed = 00:00:00.38 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112664 ; free virtual = 226228
INFO: [runtcl-4] Executing : report_utilization -file ember_fpga_wrapper_utilization_placed.rpt -pb ember_fpga_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file ember_fpga_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.20 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112683 ; free virtual = 226246
Command: phys_opt_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2020.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: Explore
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
103 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112594 ; free virtual = 226191
INFO: [Common 17-1381] The checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper_physopt.dcp' has been generated.
Command: route_design -directive Explore
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2020.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'Explore'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs
Checksum: PlaceDB: 7e6e837 ConstDB: 0 ShapeSum: 4f69a565 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 7679243d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:17 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112373 ; free virtual = 225946
Post Restoration Checksum: NetGraph: 7e8d64 NumContArr: 75fa96d9 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 7679243d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:17 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112375 ; free virtual = 225949

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 7679243d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:17 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112316 ; free virtual = 225889

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 7679243d

Time (s): cpu = 00:00:34 ; elapsed = 00:00:17 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112330 ; free virtual = 225903
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1b300df1d

Time (s): cpu = 00:00:49 ; elapsed = 00:00:25 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112304 ; free virtual = 225877
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.243  | TNS=0.000  | WHS=-0.626 | THS=-952.748|


Phase 2.5 Update Timing for Bus Skew

Phase 2.5.1 Update Timing
Phase 2.5.1 Update Timing | Checksum: 1c1e64ea5

Time (s): cpu = 00:01:03 ; elapsed = 00:00:28 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112298 ; free virtual = 225871
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.243  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.5 Update Timing for Bus Skew | Checksum: 1a142788d

Time (s): cpu = 00:01:03 ; elapsed = 00:00:29 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112298 ; free virtual = 225871
Phase 2 Router Initialization | Checksum: 25acd3644

Time (s): cpu = 00:01:03 ; elapsed = 00:00:29 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112298 ; free virtual = 225871

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 14579
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 14579
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 25acd3644

Time (s): cpu = 00:01:04 ; elapsed = 00:00:29 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112297 ; free virtual = 225870
Phase 3 Initial Routing | Checksum: 1097d37f3

Time (s): cpu = 00:01:46 ; elapsed = 00:00:49 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112275 ; free virtual = 225849

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 2463
 Number of Nodes with overlaps = 439
 Number of Nodes with overlaps = 144
 Number of Nodes with overlaps = 51
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.190  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 13ff0d385

Time (s): cpu = 00:02:20 ; elapsed = 00:01:12 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112272 ; free virtual = 225845
Phase 4 Rip-up And Reroute | Checksum: 13ff0d385

Time (s): cpu = 00:02:20 ; elapsed = 00:01:12 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112272 ; free virtual = 225846

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 13ff0d385

Time (s): cpu = 00:02:21 ; elapsed = 00:01:12 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112272 ; free virtual = 225846

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 13ff0d385

Time (s): cpu = 00:02:21 ; elapsed = 00:01:12 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112272 ; free virtual = 225846
Phase 5 Delay and Skew Optimization | Checksum: 13ff0d385

Time (s): cpu = 00:02:21 ; elapsed = 00:01:12 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112272 ; free virtual = 225846

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 2079d8f17

Time (s): cpu = 00:02:26 ; elapsed = 00:01:14 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112272 ; free virtual = 225845
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.203  | TNS=0.000  | WHS=-1.396 | THS=-135.915|


Phase 6.1.2 Lut RouteThru Assignment for hold
Phase 6.1.2 Lut RouteThru Assignment for hold | Checksum: 12ecd2fb1

Time (s): cpu = 00:02:51 ; elapsed = 00:01:26 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112193 ; free virtual = 225766
Phase 6.1 Hold Fix Iter | Checksum: 12ecd2fb1

Time (s): cpu = 00:02:51 ; elapsed = 00:01:26 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112193 ; free virtual = 225766

Phase 6.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.548 | TNS=-0.619 | WHS=0.020  | THS=0.000  |

Phase 6.2 Additional Hold Fix | Checksum: 1b0089f0e

Time (s): cpu = 00:02:56 ; elapsed = 00:01:28 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112203 ; free virtual = 225776
WARNING: [Route 35-468] The router encountered 3 pins that are both setup-critical and hold-critical and tried to fix hold violations at the expense of setup slack. Such pins are:
	ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[1][38]_i_2/I1
	ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[1][10]_i_2/I1
	ember_fpga_i/rram_top_wrapper_0/inst/inst/u_fsm/read_data_bits[1][39]_i_2/I1

Phase 6 Post Hold Fix | Checksum: 17140635e

Time (s): cpu = 00:02:57 ; elapsed = 00:01:29 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112202 ; free virtual = 225775

Phase 7 Timing Verification

Phase 7.1 Update Timing
Phase 7.1 Update Timing | Checksum: 153f2b6f9

Time (s): cpu = 00:03:03 ; elapsed = 00:01:30 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112204 ; free virtual = 225777
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-0.548 | TNS=-0.619 | WHS=N/A    | THS=N/A    |

Phase 7 Timing Verification | Checksum: 153f2b6f9

Time (s): cpu = 00:03:03 ; elapsed = 00:01:31 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112204 ; free virtual = 225777

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.44368 %
  Global Horizontal Routing Utilization  = 3.24423 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 66.6667%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 68.4685%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 79.4118%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 77.9412%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 153f2b6f9

Time (s): cpu = 00:03:04 ; elapsed = 00:01:31 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112203 ; free virtual = 225776

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 153f2b6f9

Time (s): cpu = 00:03:04 ; elapsed = 00:01:31 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112202 ; free virtual = 225775

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 17b6b55be

Time (s): cpu = 00:03:06 ; elapsed = 00:01:32 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112198 ; free virtual = 225771

Phase 11 Incr Placement Change
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112335 ; free virtual = 225908
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.203. For the most accurate timing information please run report_timing.
Ending IncrPlace Task | Checksum: 1b5bee374

Time (s): cpu = 00:00:33 ; elapsed = 00:00:21 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112362 ; free virtual = 225935
Phase 11 Incr Placement Change | Checksum: 17b6b55be

Time (s): cpu = 00:03:40 ; elapsed = 00:01:54 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112362 ; free virtual = 225935

Phase 12 Build RT Design
Phase 12 Build RT Design | Checksum: 1c345014c

Time (s): cpu = 00:03:44 ; elapsed = 00:01:56 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112356 ; free virtual = 225929
Post Restoration Checksum: NetGraph: b37548f8 NumContArr: 91b26990 Constraints: 0 Timing: 0

Phase 13 Router Initialization

Phase 13.1 Create Timer
Phase 13.1 Create Timer | Checksum: 14527b288

Time (s): cpu = 00:03:45 ; elapsed = 00:01:57 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112326 ; free virtual = 225899

Phase 13.2 Fix Topology Constraints
Phase 13.2 Fix Topology Constraints | Checksum: 14527b288

Time (s): cpu = 00:03:45 ; elapsed = 00:01:57 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112280 ; free virtual = 225853

Phase 13.3 Pre Route Cleanup
Phase 13.3 Pre Route Cleanup | Checksum: 1419b6a54

Time (s): cpu = 00:03:46 ; elapsed = 00:01:57 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112280 ; free virtual = 225853
 Number of Nodes with overlaps = 0

Phase 13.4 Update Timing
Phase 13.4 Update Timing | Checksum: 1c396c0cd

Time (s): cpu = 00:04:02 ; elapsed = 00:02:04 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112265 ; free virtual = 225838
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.189  | TNS=0.000  | WHS=-0.626 | THS=-951.959|


Phase 13.5 Update Timing for Bus Skew

Phase 13.5.1 Update Timing
Phase 13.5.1 Update Timing | Checksum: 1b4f18b5c

Time (s): cpu = 00:04:15 ; elapsed = 00:02:08 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112259 ; free virtual = 225833
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.189  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 13.5 Update Timing for Bus Skew | Checksum: 141d23400

Time (s): cpu = 00:04:16 ; elapsed = 00:02:08 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112259 ; free virtual = 225832
Phase 13 Router Initialization | Checksum: 1ba9cb93d

Time (s): cpu = 00:04:16 ; elapsed = 00:02:08 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112259 ; free virtual = 225832

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.43062 %
  Global Horizontal Routing Utilization  = 3.22413 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 340
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 162
  Number of Partially Routed Nets     = 178
  Number of Node Overlaps             = 0


Phase 14 Initial Routing

Phase 14.1 Global Routing
Phase 14.1 Global Routing | Checksum: 1ba9cb93d

Time (s): cpu = 00:04:17 ; elapsed = 00:02:09 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112258 ; free virtual = 225831
Phase 14 Initial Routing | Checksum: 2734fdb81

Time (s): cpu = 00:04:22 ; elapsed = 00:02:10 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112220 ; free virtual = 225793

Phase 15 Rip-up And Reroute

Phase 15.1 Global Iteration 0
 Number of Nodes with overlaps = 1200
 Number of Nodes with overlaps = 520
 Number of Nodes with overlaps = 176
 Number of Nodes with overlaps = 51
 Number of Nodes with overlaps = 18
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.190  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 15.1 Global Iteration 0 | Checksum: baba53d5

Time (s): cpu = 00:04:45 ; elapsed = 00:02:26 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112243 ; free virtual = 225816
Phase 15 Rip-up And Reroute | Checksum: baba53d5

Time (s): cpu = 00:04:46 ; elapsed = 00:02:26 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112242 ; free virtual = 225816

Phase 16 Delay and Skew Optimization

Phase 16.1 Delay CleanUp
Phase 16.1 Delay CleanUp | Checksum: baba53d5

Time (s): cpu = 00:04:46 ; elapsed = 00:02:26 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112242 ; free virtual = 225816

Phase 16.2 Clock Skew Optimization
Phase 16.2 Clock Skew Optimization | Checksum: baba53d5

Time (s): cpu = 00:04:46 ; elapsed = 00:02:26 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112242 ; free virtual = 225816
Phase 16 Delay and Skew Optimization | Checksum: baba53d5

Time (s): cpu = 00:04:46 ; elapsed = 00:02:26 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112242 ; free virtual = 225816

Phase 17 Post Hold Fix

Phase 17.1 Hold Fix Iter

Phase 17.1.1 Update Timing
Phase 17.1.1 Update Timing | Checksum: df9f470b

Time (s): cpu = 00:04:51 ; elapsed = 00:02:28 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112243 ; free virtual = 225816
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.203  | TNS=0.000  | WHS=-0.853 | THS=-17.685|


Phase 17.1.2 Lut RouteThru Assignment for hold
Phase 17.1.2 Lut RouteThru Assignment for hold | Checksum: 17ea57f71

Time (s): cpu = 00:04:52 ; elapsed = 00:02:29 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112216 ; free virtual = 225789
Phase 17.1 Hold Fix Iter | Checksum: 17ea57f71

Time (s): cpu = 00:04:52 ; elapsed = 00:02:29 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112231 ; free virtual = 225804

Phase 17.2 Additional Hold Fix
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.203  | TNS=0.000  | WHS=0.020  | THS=0.000  |

Phase 17.2 Additional Hold Fix | Checksum: 18a579502

Time (s): cpu = 00:04:57 ; elapsed = 00:02:31 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112223 ; free virtual = 225796
Phase 17 Post Hold Fix | Checksum: 182d16c93

Time (s): cpu = 00:04:58 ; elapsed = 00:02:32 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112229 ; free virtual = 225802

Phase 18 Timing Verification

Phase 18.1 Update Timing
Phase 18.1 Update Timing | Checksum: 146781152

Time (s): cpu = 00:05:04 ; elapsed = 00:02:33 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112229 ; free virtual = 225802
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.203  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 18 Timing Verification | Checksum: 146781152

Time (s): cpu = 00:05:04 ; elapsed = 00:02:34 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112229 ; free virtual = 225802

Phase 19 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.47434 %
  Global Horizontal Routing Utilization  = 3.25892 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 19 Route finalize | Checksum: 146781152

Time (s): cpu = 00:05:05 ; elapsed = 00:02:34 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112229 ; free virtual = 225802

Phase 20 Verifying routed nets

 Verification completed successfully
Phase 20 Verifying routed nets | Checksum: 146781152

Time (s): cpu = 00:05:05 ; elapsed = 00:02:34 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112228 ; free virtual = 225801

Phase 21 Depositing Routes
Phase 21 Depositing Routes | Checksum: 13ba7b6ac

Time (s): cpu = 00:05:07 ; elapsed = 00:02:35 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112227 ; free virtual = 225800

Phase 22 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=0.203  | TNS=0.000  | WHS=0.021  | THS=0.000  |

Phase 22 Post Router Timing | Checksum: 1741d6ed5

Time (s): cpu = 00:05:19 ; elapsed = 00:02:39 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112244 ; free virtual = 225817
INFO: [Route 35-61] The design met the timing requirement.
INFO: [Route 72-16] Aggressive Explore Summary
+------+--------+--------+-------+-----+--------+--------------+-------------------+
| Pass |  WNS   |  TNS   |  WHS  | THS | Status | Elapsed Time | Solution Selected |
+------+--------+--------+-------+-----+--------+--------------+-------------------+
|  1   | -0.548 | -0.619 | 0.020 |  -  |  Pass  |   00:01:15   |                   |
+------+--------+--------+-------+-----+--------+--------------+-------------------+
|  2   | 0.203  | 0.000  | 0.020 |  -  |  Pass  |   00:00:38   |         x         |
+------+--------+--------+-------+-----+--------+--------------+-------------------+

INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:05:19 ; elapsed = 00:02:40 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112508 ; free virtual = 226081

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
130 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:05:30 ; elapsed = 00:02:44 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112508 ; free virtual = 226081
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112449 ; free virtual = 226068
INFO: [Common 17-1381] The checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112498 ; free virtual = 226083
INFO: [runtcl-4] Executing : report_drc -file ember_fpga_wrapper_drc_routed.rpt -pb ember_fpga_wrapper_drc_routed.pb -rpx ember_fpga_wrapper_drc_routed.rpx
Command: report_drc -file ember_fpga_wrapper_drc_routed.rpt -pb ember_fpga_wrapper_drc_routed.pb -rpx ember_fpga_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Coretcl 2-168] The results of DRC are in file /sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:17 ; elapsed = 00:00:05 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112502 ; free virtual = 226087
INFO: [runtcl-4] Executing : report_methodology -file ember_fpga_wrapper_methodology_drc_routed.rpt -pb ember_fpga_wrapper_methodology_drc_routed.pb -rpx ember_fpga_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file ember_fpga_wrapper_methodology_drc_routed.rpt -pb ember_fpga_wrapper_methodology_drc_routed.pb -rpx ember_fpga_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:21 ; elapsed = 00:00:06 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112506 ; free virtual = 226091
INFO: [runtcl-4] Executing : report_power -file ember_fpga_wrapper_power_routed.rpt -pb ember_fpga_wrapper_power_summary_routed.pb -rpx ember_fpga_wrapper_power_routed.rpx
Command: report_power -file ember_fpga_wrapper_power_routed.rpt -pb ember_fpga_wrapper_power_summary_routed.pb -rpx ember_fpga_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
142 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:19 ; elapsed = 00:00:07 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112472 ; free virtual = 226067
INFO: [runtcl-4] Executing : report_route_status -file ember_fpga_wrapper_route_status.rpt -pb ember_fpga_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file ember_fpga_wrapper_timing_summary_routed.rpt -pb ember_fpga_wrapper_timing_summary_routed.pb -rpx ember_fpga_wrapper_timing_summary_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file ember_fpga_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file ember_fpga_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file ember_fpga_wrapper_bus_skew_routed.rpt -pb ember_fpga_wrapper_bus_skew_routed.pb -rpx ember_fpga_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2020.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-241] Physical synthesis in post route mode ( 100.0% nets are fully routed)
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
9 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112386 ; free virtual = 226029
INFO: [Common 17-1381] The checkpoint '/sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/ember_fpga_wrapper_postroute_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:05 . Memory (MB): peak = 4379.699 ; gain = 0.000 ; free physical = 112436 ; free virtual = 226045
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -warn_on_violation -file ember_fpga_wrapper_timing_summary_postroute_physopted.rpt -pb ember_fpga_wrapper_timing_summary_postroute_physopted.pb -rpx ember_fpga_wrapper_timing_summary_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file ember_fpga_wrapper_bus_skew_postroute_physopted.rpt -pb ember_fpga_wrapper_bus_skew_postroute_physopted.pb -rpx ember_fpga_wrapper_bus_skew_postroute_physopted.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
Command: write_bitstream -force ember_fpga_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-1540] The version limit for your license is '2020.12' and has expired for new software. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./ember_fpga_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-118] WebTalk data collection is enabled (User setting is ON. Install Setting is ON.).
INFO: [Common 17-186] '/sim2/akashl/ember-fpga/ember-genesys2.runs/impl_1/usage_statistics_webtalk.xml' has been successfully sent to Xilinx on Sun Mar 12 06:45:47 2023. For additional details about this file, please refer to the WebTalk help file at /cad/xilinx/vivado/2020.2/Vivado/2020.2/doc/webtalk_introduction.html.
INFO: [Common 17-83] Releasing license: Implementation
28 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:01:24 ; elapsed = 00:00:39 . Memory (MB): peak = 4405.777 ; gain = 0.000 ; free physical = 112398 ; free virtual = 226021
INFO: [Common 17-206] Exiting Vivado at Sun Mar 12 06:45:47 2023...
