$date
	Sat Oct 31 11:56:54 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module E3 $end
$var wire 1 ! Q $end
$var reg 1 " CLK $end
$var reg 1 # E $end
$var reg 1 $ J $end
$var reg 1 % K $end
$var reg 1 & R $end
$scope module U4 $end
$var wire 1 " CLK $end
$var wire 1 & E $end
$var wire 1 $ J $end
$var wire 1 % K $end
$var wire 1 # R $end
$var wire 1 ! Q $end
$scope module O5 $end
$var wire 1 " CLK $end
$var wire 1 ' D $end
$var wire 1 # E $end
$var wire 1 & R $end
$var reg 1 ! Q $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x'
x&
x%
x$
x#
0"
x!
$end
#3
0'
0!
0%
0$
0#
1&
#5
1#
0&
1"
#10
0"
#15
1"
#20
1'
0"
1$
#25
1!
1"
#30
0"
#35
1"
#40
0'
0"
1%
0$
#45
0!
1"
#50
0"
#55
1"
#60
0"
#65
1'
1"
1$
#70
0"
