   1              		.syntax unified
   2              		.cpu cortex-m4
   3              		.eabi_attribute 27, 3
   4              		.fpu fpv4-sp-d16
   5              		.eabi_attribute 20, 1
   6              		.eabi_attribute 21, 1
   7              		.eabi_attribute 23, 3
   8              		.eabi_attribute 24, 1
   9              		.eabi_attribute 25, 1
  10              		.eabi_attribute 26, 1
  11              		.eabi_attribute 30, 6
  12              		.eabi_attribute 34, 1
  13              		.eabi_attribute 18, 4
  14              		.thumb
  15              		.file	"main.c"
  16              		.text
  17              	.Ltext0:
  18              		.cfi_sections	.debug_frame
  19              		.section	.text.NVIC_SetPendingIRQ,"ax",%progbits
  20              		.align	2
  21              		.thumb
  22              		.thumb_func
  24              	NVIC_SetPendingIRQ:
  25              	.LFB98:
  26              		.file 1 "App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h"
   1:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /**************************************************************************//**
   2:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  * @file     core_cm4.h
   3:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  * @brief    CMSIS Cortex-M4 Core Peripheral Access Layer Header File
   4:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  * @version  V2.10
   5:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  * @date     19. July 2011
   6:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  *
   7:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  * @note
   8:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  * Copyright (C) 2009-2011 ARM Limited. All rights reserved.
   9:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  *
  10:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  * @par
  11:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  * ARM Limited (ARM) is supplying this software for use with Cortex-M
  12:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  * processor based microcontrollers.  This file can be freely distributed
  13:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  * within development tools that are supporting such ARM based processors.
  14:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  *
  15:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  * @par
  16:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
  17:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
  18:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
  19:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
  20:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
  21:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  *
  22:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
  23:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #if defined ( __ICCARM__ )
  24:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  #pragma system_include  /* treat file as system include file for MISRA check */
  25:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #endif
  26:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
  27:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
  28:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  extern "C" {
  29:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #endif
  30:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
  31:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_GENERIC
  32:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_GENERIC
  33:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
  34:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
  35:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \mainpage CMSIS Cortex-M4
  36:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
  37:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   This documentation describes the CMSIS Cortex-M Core Peripheral Access Layer.
  38:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   It consists of:
  39:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
  40:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****      - Cortex-M Core Register Definitions
  41:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****      - Cortex-M functions
  42:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****      - Cortex-M instructions
  43:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****      - Cortex-M SIMD instructions
  44:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
  45:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   The CMSIS Cortex-M4 Core Peripheral Access Layer contains C and assembly functions that ease
  46:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   access to the Cortex-M Core
  47:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
  48:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
  49:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \defgroup CMSIS_MISRA_Exceptions  CMSIS MISRA-C:2004 Compliance Exceptions
  50:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   CMSIS violates following MISRA-C2004 Rules:
  51:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   
  52:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****    - Violates MISRA 2004 Required Rule 8.5, object/function definition in header file.<br>
  53:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****      Function definitions in header files are used to allow 'inlining'. 
  54:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
  55:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****    - Violates MISRA 2004 Required Rule 18.4, declaration of union type or object of union type: '{.
  56:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****      Unions are used for effective representation of core registers.
  57:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****    
  58:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****    - Violates MISRA 2004 Advisory Rule 19.7, Function-like macro defined.<br>
  59:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****      Function-like macros are used to allow more efficient code. 
  60:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
  61:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
  62:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
  63:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
  64:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /*******************************************************************************
  65:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  *                 CMSIS definitions
  66:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
  67:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \defgroup CMSIS_core_definitions CMSIS Core Definitions
  68:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   This file defines all structures and symbols for CMSIS core:
  69:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****    - CMSIS version number
  70:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****    - Cortex-M core
  71:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****    - Cortex-M core Revision Number
  72:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   @{
  73:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
  74:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
  75:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /*  CMSIS CM4 definitions */
  76:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_MAIN  (0x02)                                                       /*!<
  77:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION_SUB   (0x10)                                                       /*!<
  78:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define __CM4_CMSIS_VERSION       ((__CM4_CMSIS_VERSION_MAIN << 16) | __CM4_CMSIS_VERSION_SUB) /*!<
  79:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
  80:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define __CORTEX_M                (0x04)                                                       /*!<
  81:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
  82:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
  83:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #if   defined ( __CC_ARM )
  84:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for ARM Comp
  85:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #define __INLINE         __inline                                   /*!< inline keyword for ARM C
  86:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
  87:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
  88:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #define __ASM           __asm                                       /*!< asm keyword for IAR Comp
  89:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #define __INLINE        inline                                      /*!< inline keyword for IAR C
  90:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
  91:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #elif defined ( __GNUC__ )
  92:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for GNU Comp
  93:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for GNU C
  94:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
  95:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #elif defined ( __TASKING__ )
  96:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #define __ASM            __asm                                      /*!< asm keyword for TASKING 
  97:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #define __INLINE         inline                                     /*!< inline keyword for TASKI
  98:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
  99:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #endif
 100:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 101:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /*!< __FPU_USED to be checked prior to making use of FPU specific registers and functions */
 102:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #if defined ( __CC_ARM )
 103:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #if defined __TARGET_FPU_VFP
 104:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 105:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1
 106:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #else
 107:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 108:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0
 109:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #endif
 110:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #else
 111:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0
 112:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #endif
 113:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 114:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #elif defined ( __ICCARM__ )
 115:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #if defined __ARMVFP__
 116:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 117:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1
 118:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #else
 119:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 120:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0
 121:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #endif
 122:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #else
 123:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0
 124:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #endif
 125:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 126:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #elif defined ( __GNUC__ )
 127:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #if defined (__VFP_FP__) && !defined(__SOFTFP__)
 128:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #if (__FPU_PRESENT == 1)
 129:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       1
 130:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #else
 131:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****       #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESEN
 132:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****       #define __FPU_USED       0
 133:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #endif
 134:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #else
 135:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0
 136:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #endif
 137:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 138:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #elif defined ( __TASKING__ )
 139:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     /* add preprocessor checks to define __FPU_USED */
 140:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #define __FPU_USED         0
 141:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #endif
 142:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 143:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #include <stdint.h>                      /*!< standard types definitions                      */
 144:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #include <core_cmInstr.h>                /*!< Core Instruction Access                         */
 145:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #include <core_cmFunc.h>                 /*!< Core Function Access                            */
 146:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #include <core_cm4_simd.h>               /*!< Compiler specific SIMD Intrinsics               */
 147:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 148:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #endif /* __CORE_CM4_H_GENERIC */
 149:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 150:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #ifndef __CMSIS_GENERIC
 151:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 152:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #ifndef __CORE_CM4_H_DEPENDANT
 153:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define __CORE_CM4_H_DEPENDANT
 154:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 155:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* check device defines and use defaults */
 156:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #if defined __CHECK_DEVICE_DEFINES
 157:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #ifndef __CM4_REV
 158:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #define __CM4_REV               0x0000
 159:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #warning "__CM4_REV not defined in device header file; using default!"
 160:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #endif
 161:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 162:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #ifndef __FPU_PRESENT
 163:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #define __FPU_PRESENT             0
 164:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #warning "__FPU_PRESENT not defined in device header file; using default!"
 165:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #endif
 166:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 167:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #ifndef __MPU_PRESENT
 168:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #define __MPU_PRESENT             0
 169:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #warning "__MPU_PRESENT not defined in device header file; using default!"
 170:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #endif
 171:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 172:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #ifndef __NVIC_PRIO_BITS
 173:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #define __NVIC_PRIO_BITS          4
 174:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
 175:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #endif
 176:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 177:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #ifndef __Vendor_SysTickConfig
 178:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #define __Vendor_SysTickConfig    0
 179:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
 180:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #endif
 181:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #endif
 182:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 183:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* IO definitions (access restrictions to peripheral registers) */
 184:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #ifdef __cplusplus
 185:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #define   __I     volatile             /*!< defines 'read only' permissions                 */
 186:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #else
 187:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #define   __I     volatile const       /*!< defines 'read only' permissions                 */
 188:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #endif
 189:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define     __O     volatile             /*!< defines 'write only' permissions                */
 190:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define     __IO    volatile             /*!< defines 'read / write' permissions              */
 191:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 192:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_core_definitions */
 193:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 194:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 195:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 196:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /*******************************************************************************
 197:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  *                 Register Abstraction
 198:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
 199:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \defgroup CMSIS_core_register CMSIS Core Register
 200:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   Core Register contain:
 201:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   - Core Register
 202:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   - Core NVIC Register
 203:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   - Core SCB Register
 204:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   - Core SysTick Register
 205:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   - Core Debug Register
 206:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   - Core MPU Register
 207:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   - Core FPU Register
 208:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** */
 209:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 210:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 211:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_CORE CMSIS Core
 212:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   Type definitions for the Cortex-M Core Registers
 213:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   @{
 214:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
 215:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 216:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Union type to access the Application Program Status Register (APSR).
 217:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
 218:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** typedef union
 219:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** {
 220:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   struct
 221:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   {
 222:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #if (__CORTEX_M != 0x04)
 223:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved                           */
 224:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #else
 225:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved                           */
 226:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 227:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved                           */
 228:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #endif
 229:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 230:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 231:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 232:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 233:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 234:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 235:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 236:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** } APSR_Type;
 237:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 238:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 239:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Union type to access the Interrupt Program Status Register (IPSR).
 240:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
 241:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** typedef union
 242:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** {
 243:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   struct
 244:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   {
 245:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 246:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved                           */
 247:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 248:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 249:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** } IPSR_Type;
 250:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 251:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 252:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
 253:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
 254:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** typedef union
 255:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** {
 256:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   struct
 257:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   {
 258:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
 259:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #if (__CORTEX_M != 0x04)
 260:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved                           */
 261:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #else
 262:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved                           */
 263:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
 264:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved                           */
 265:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #endif
 266:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0)          */
 267:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0)          */
 268:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
 269:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
 270:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
 271:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
 272:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
 273:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 274:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 275:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** } xPSR_Type;
 276:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 277:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 278:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Union type to access the Control Registers (CONTROL).
 279:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
 280:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** typedef union
 281:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** {
 282:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   struct
 283:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   {
 284:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
 285:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used                   */
 286:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag           */
 287:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved                           */
 288:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   } b;                                   /*!< Structure used for bit  access                  */
 289:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   uint32_t w;                            /*!< Type      used for word access                  */
 290:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** } CONTROL_Type;
 291:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 292:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CORE */
 293:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 294:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 295:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 296:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_NVIC CMSIS NVIC
 297:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   Type definitions for the Cortex-M NVIC Registers
 298:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   @{
 299:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
 300:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 301:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
 302:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
 303:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** typedef struct
 304:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** {
 305:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t ISER[8];                 /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register   
 306:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED0[24];
 307:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t ICER[8];                 /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register 
 308:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RSERVED1[24];
 309:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t ISPR[8];                 /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register  
 310:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED2[24];
 311:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t ICPR[8];                 /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register
 312:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED3[24];
 313:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t IABR[8];                 /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register   
 314:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED4[56];
 315:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint8_t  IP[240];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bi
 316:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED5[644];
 317:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __O  uint32_t STIR;                    /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Regis
 318:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** }  NVIC_Type;
 319:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 320:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* Software Triggered Interrupt Register Definitions */
 321:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Pos                 0                                          /*!< STIR: I
 322:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define NVIC_STIR_INTID_Msk                (0x1FFUL << NVIC_STIR_INTID_Pos)            /*!< STIR: I
 323:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 324:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_NVIC */
 325:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 326:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 327:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 328:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_SCB CMSIS SCB
 329:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   Type definitions for the Cortex-M System Control Block Registers
 330:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   @{
 331:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
 332:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 333:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the System Control Block (SCB).
 334:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
 335:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** typedef struct
 336:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** {
 337:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t CPUID;                   /*!< Offset: 0x000 (R/ )  CPUID Base Register             
 338:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t ICSR;                    /*!< Offset: 0x004 (R/W)  Interrupt Control and State Regi
 339:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t VTOR;                    /*!< Offset: 0x008 (R/W)  Vector Table Offset Register    
 340:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t AIRCR;                   /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset 
 341:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t SCR;                     /*!< Offset: 0x010 (R/W)  System Control Register         
 342:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t CCR;                     /*!< Offset: 0x014 (R/W)  Configuration Control Register  
 343:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint8_t  SHP[12];                 /*!< Offset: 0x018 (R/W)  System Handlers Priority Registe
 344:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t SHCSR;                   /*!< Offset: 0x024 (R/W)  System Handler Control and State
 345:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t CFSR;                    /*!< Offset: 0x028 (R/W)  Configurable Fault Status Regist
 346:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t HFSR;                    /*!< Offset: 0x02C (R/W)  HardFault Status Register       
 347:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t DFSR;                    /*!< Offset: 0x030 (R/W)  Debug Fault Status Register     
 348:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t MMFAR;                   /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register
 349:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t BFAR;                    /*!< Offset: 0x038 (R/W)  BusFault Address Register       
 350:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t AFSR;                    /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register 
 351:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t PFR[2];                  /*!< Offset: 0x040 (R/ )  Processor Feature Register      
 352:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t DFR;                     /*!< Offset: 0x048 (R/ )  Debug Feature Register          
 353:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t ADR;                     /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register      
 354:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t MMFR[4];                 /*!< Offset: 0x050 (R/ )  Memory Model Feature Register   
 355:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t ISAR[5];                 /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Regis
 356:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED0[5];
 357:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t CPACR;                   /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Regis
 358:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** } SCB_Type;
 359:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 360:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* SCB CPUID Register Definitions */
 361:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Pos          24                                             /*!< SCB 
 362:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB 
 363:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 364:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Pos              20                                             /*!< SCB 
 365:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB 
 366:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 367:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Pos         16                                             /*!< SCB 
 368:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB 
 369:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 370:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Pos                4                                             /*!< SCB 
 371:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB 
 372:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 373:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Pos              0                                             /*!< SCB 
 374:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CPUID_REVISION_Msk             (0xFUL << SCB_CPUID_REVISION_Pos)              /*!< SCB 
 375:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 376:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* SCB Interrupt Control State Register Definitions */
 377:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Pos            31                                             /*!< SCB 
 378:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB 
 379:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 380:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Pos             28                                             /*!< SCB 
 381:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB 
 382:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 383:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Pos             27                                             /*!< SCB 
 384:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB 
 385:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 386:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Pos             26                                             /*!< SCB 
 387:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB 
 388:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 389:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Pos             25                                             /*!< SCB 
 390:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB 
 391:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 392:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Pos            23                                             /*!< SCB 
 393:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB 
 394:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 395:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Pos            22                                             /*!< SCB 
 396:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB 
 397:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 398:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Pos           12                                             /*!< SCB 
 399:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB 
 400:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 401:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Pos             11                                             /*!< SCB 
 402:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB 
 403:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 404:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Pos             0                                             /*!< SCB 
 405:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL << SCB_ICSR_VECTACTIVE_Pos)           /*!< SCB 
 406:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 407:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* SCB Vector Table Offset Register Definitions */
 408:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB 
 409:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB 
 410:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 411:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* SCB Application Interrupt and Reset Control Register Definitions */
 412:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Pos              16                                             /*!< SCB 
 413:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB 
 414:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 415:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             /*!< SCB 
 416:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB 
 417:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 418:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Pos            15                                             /*!< SCB 
 419:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB 
 420:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 421:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Pos              8                                             /*!< SCB 
 422:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB 
 423:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 424:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Pos           2                                             /*!< SCB 
 425:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB 
 426:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 427:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             /*!< SCB 
 428:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB 
 429:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 430:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Pos             0                                             /*!< SCB 
 431:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_AIRCR_VECTRESET_Msk            (1UL << SCB_AIRCR_VECTRESET_Pos)               /*!< SCB 
 432:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 433:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* SCB System Control Register Definitions */
 434:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Pos               4                                             /*!< SCB 
 435:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB 
 436:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 437:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Pos               2                                             /*!< SCB 
 438:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB 
 439:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 440:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Pos             1                                             /*!< SCB 
 441:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB 
 442:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 443:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* SCB Configuration Control Register Definitions */
 444:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Pos                9                                             /*!< SCB 
 445:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB 
 446:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 447:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Pos               8                                             /*!< SCB 
 448:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB 
 449:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 450:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Pos               4                                             /*!< SCB 
 451:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB 
 452:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 453:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Pos             3                                             /*!< SCB 
 454:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB 
 455:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 456:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Pos            1                                             /*!< SCB 
 457:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB 
 458:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 459:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Pos          0                                             /*!< SCB 
 460:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CCR_NONBASETHRDENA_Msk         (1UL << SCB_CCR_NONBASETHRDENA_Pos)            /*!< SCB 
 461:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 462:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* SCB System Handler Control and State Register Definitions */
 463:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Pos          18                                             /*!< SCB 
 464:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB 
 465:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 466:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Pos          17                                             /*!< SCB 
 467:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB 
 468:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 469:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Pos          16                                             /*!< SCB 
 470:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB 
 471:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 472:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Pos         15                                             /*!< SCB 
 473:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB 
 474:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 475:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             /*!< SCB 
 476:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB 
 477:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 478:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             /*!< SCB 
 479:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB 
 480:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 481:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             /*!< SCB 
 482:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB 
 483:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 484:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Pos           11                                             /*!< SCB 
 485:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB 
 486:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 487:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Pos            10                                             /*!< SCB 
 488:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB 
 489:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 490:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Pos            8                                             /*!< SCB 
 491:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB 
 492:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 493:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Pos             7                                             /*!< SCB 
 494:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB 
 495:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 496:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Pos           3                                             /*!< SCB 
 497:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB 
 498:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 499:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Pos           1                                             /*!< SCB 
 500:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB 
 501:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 502:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Pos           0                                             /*!< SCB 
 503:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL << SCB_SHCSR_MEMFAULTACT_Pos)             /*!< SCB 
 504:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 505:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* SCB Configurable Fault Status Registers Definitions */
 506:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Pos            16                                             /*!< SCB 
 507:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB 
 508:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 509:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Pos             8                                             /*!< SCB 
 510:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB 
 511:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 512:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Pos             0                                             /*!< SCB 
 513:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL << SCB_CFSR_MEMFAULTSR_Pos)            /*!< SCB 
 514:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 515:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* SCB Hard Fault Status Registers Definitions */
 516:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Pos              31                                             /*!< SCB 
 517:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB 
 518:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 519:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Pos                30                                             /*!< SCB 
 520:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB 
 521:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 522:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Pos                1                                             /*!< SCB 
 523:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB 
 524:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 525:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* SCB Debug Fault Status Register Definitions */
 526:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Pos               4                                             /*!< SCB 
 527:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB 
 528:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 529:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Pos                 3                                             /*!< SCB 
 530:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB 
 531:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 532:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Pos                2                                             /*!< SCB 
 533:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB 
 534:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 535:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Pos                   1                                             /*!< SCB 
 536:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB 
 537:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 538:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Pos                 0                                             /*!< SCB 
 539:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_DFSR_HALTED_Msk                (1UL << SCB_DFSR_HALTED_Pos)                   /*!< SCB 
 540:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 541:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCB */
 542:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 543:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 544:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 545:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_SCnSCB CMSIS System Control and ID Register not in the SCB
 546:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   Type definitions for the Cortex-M System Control and ID Register not in the SCB
 547:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   @{
 548:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
 549:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 550:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the System Control and ID Register not in the SCB.
 551:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
 552:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** typedef struct
 553:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** {
 554:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED0[1];
 555:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t ICTR;                    /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Regist
 556:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t ACTLR;                   /*!< Offset: 0x008 (R/W)  Auxiliary Control Register      
 557:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** } SCnSCB_Type;
 558:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 559:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* Interrupt Controller Type Register Definitions */
 560:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Pos         0                                          /*!< ICTR: I
 561:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL << SCnSCB_ICTR_INTLINESNUM_Pos)      /*!< ICTR: I
 562:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 563:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* Auxiliary Control Register Definitions */
 564:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Pos            9                                          /*!< ACTLR: 
 565:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISOOFP_Msk           (1UL << SCnSCB_ACTLR_DISOOFP_Pos)           /*!< ACTLR: 
 566:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 567:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Pos            8                                          /*!< ACTLR: 
 568:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFPCA_Msk           (1UL << SCnSCB_ACTLR_DISFPCA_Pos)           /*!< ACTLR: 
 569:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 570:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Pos            2                                          /*!< ACTLR: 
 571:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: 
 572:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 573:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1                                          /*!< ACTLR: 
 574:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: 
 575:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 576:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Pos         0                                          /*!< ACTLR: 
 577:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL << SCnSCB_ACTLR_DISMCYCINT_Pos)        /*!< ACTLR: 
 578:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 579:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SCnotSCB */
 580:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 581:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 582:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 583:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_SysTick CMSIS SysTick
 584:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   Type definitions for the Cortex-M System Timer Registers
 585:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   @{
 586:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
 587:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 588:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the System Timer (SysTick).
 589:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
 590:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** typedef struct
 591:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** {
 592:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  SysTick Control and Status Regis
 593:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t LOAD;                    /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register   
 594:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t VAL;                     /*!< Offset: 0x008 (R/W)  SysTick Current Value Register  
 595:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t CALIB;                   /*!< Offset: 0x00C (R/ )  SysTick Calibration Register    
 596:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** } SysTick_Type;
 597:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 598:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* SysTick Control / Status Register Definitions */
 599:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Pos         16                                             /*!< SysT
 600:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysT
 601:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 602:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Pos          2                                             /*!< SysT
 603:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysT
 604:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 605:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Pos            1                                             /*!< SysT
 606:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysT
 607:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 608:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Pos             0                                             /*!< SysT
 609:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CTRL_ENABLE_Msk            (1UL << SysTick_CTRL_ENABLE_Pos)               /*!< SysT
 610:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 611:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* SysTick Reload Register Definitions */
 612:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Pos             0                                             /*!< SysT
 613:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL << SysTick_LOAD_RELOAD_Pos)        /*!< SysT
 614:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 615:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* SysTick Current Register Definitions */
 616:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Pos             0                                             /*!< SysT
 617:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 618:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 619:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* SysTick Calibration Register Definitions */
 620:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Pos            31                                             /*!< SysT
 621:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysT
 622:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 623:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Pos             30                                             /*!< SysT
 624:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysT
 625:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 626:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Pos             0                                             /*!< SysT
 627:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysT
 628:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 629:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_SysTick */
 630:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 631:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 632:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 633:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_ITM CMSIS ITM
 634:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   Type definitions for the Cortex-M Instrumentation Trace Macrocell (ITM)
 635:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   @{
 636:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
 637:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 638:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
 639:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
 640:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** typedef struct
 641:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** {
 642:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __O  union
 643:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   {
 644:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     __O  uint8_t    u8;                  /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit         
 645:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     __O  uint16_t   u16;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit        
 646:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     __O  uint32_t   u32;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit        
 647:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   }  PORT [32];                          /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers     
 648:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED0[864];
 649:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t TER;                     /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register       
 650:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED1[15];
 651:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t TPR;                     /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register    
 652:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED2[15];
 653:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t TCR;                     /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register      
 654:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** } ITM_Type;
 655:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 656:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* ITM Trace Privilege Register Definitions */
 657:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Pos                0                                          /*!< ITM TPR
 658:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TPR_PRIVMASK_Msk               (0xFUL << ITM_TPR_PRIVMASK_Pos)             /*!< ITM TPR
 659:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 660:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* ITM Trace Control Register Definitions */
 661:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Pos                   23                                          /*!< ITM TCR
 662:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                   /*!< ITM TCR
 663:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 664:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Pos             16                                          /*!< ITM TCR
 665:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)          /*!< ITM TCR
 666:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 667:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Pos                10                                          /*!< ITM TCR
 668:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                /*!< ITM TCR
 669:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 670:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Pos              8                                          /*!< ITM TCR
 671:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)             /*!< ITM TCR
 672:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 673:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Pos                  4                                          /*!< ITM TCR
 674:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                 /*!< ITM TCR
 675:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 676:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TXENA_Pos                   3                                          /*!< ITM TCR
 677:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TXENA_Msk                  (1UL << ITM_TCR_TXENA_Pos)                  /*!< ITM TCR
 678:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 679:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Pos                 2                                          /*!< ITM TCR
 680:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                /*!< ITM TCR
 681:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 682:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Pos                   1                                          /*!< ITM TCR
 683:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                  /*!< ITM TCR
 684:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 685:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Pos                  0                                          /*!< ITM TCR
 686:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_TCR_ITMENA_Msk                 (1UL << ITM_TCR_ITMENA_Pos)                 /*!< ITM TCR
 687:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 688:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /*@}*/ /* end of group CMSIS_ITM */
 689:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 690:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 691:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #if (__MPU_PRESENT == 1)
 692:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 693:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_MPU CMSIS MPU
 694:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   Type definitions for the Cortex-M Memory Protection Unit (MPU)
 695:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   @{
 696:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
 697:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 698:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the Memory Protection Unit (MPU).
 699:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
 700:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** typedef struct
 701:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** {
 702:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t TYPE;                    /*!< Offset: 0x000 (R/ )  MPU Type Register               
 703:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t CTRL;                    /*!< Offset: 0x004 (R/W)  MPU Control Register            
 704:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t RNR;                     /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register      
 705:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t RBAR;                    /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register
 706:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t RASR;                    /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Re
 707:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t RBAR_A1;                 /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address 
 708:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t RASR_A1;                 /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and
 709:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t RBAR_A2;                 /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address 
 710:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t RASR_A2;                 /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and
 711:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t RBAR_A3;                 /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address 
 712:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t RASR_A3;                 /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and
 713:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** } MPU_Type;
 714:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 715:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* MPU Type Register */
 716:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Pos               16                                             /*!< MPU 
 717:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU 
 718:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 719:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Pos                8                                             /*!< MPU 
 720:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU 
 721:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 722:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Pos               0                                             /*!< MPU 
 723:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_TYPE_SEPARATE_Msk              (1UL << MPU_TYPE_SEPARATE_Pos)                 /*!< MPU 
 724:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 725:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* MPU Control Register */
 726:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Pos             2                                             /*!< MPU 
 727:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU 
 728:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 729:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Pos               1                                             /*!< MPU 
 730:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU 
 731:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 732:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Pos                 0                                             /*!< MPU 
 733:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_CTRL_ENABLE_Msk                (1UL << MPU_CTRL_ENABLE_Pos)                   /*!< MPU 
 734:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 735:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* MPU Region Number Register */
 736:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Pos                  0                                             /*!< MPU 
 737:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RNR_REGION_Msk                 (0xFFUL << MPU_RNR_REGION_Pos)                 /*!< MPU 
 738:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 739:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* MPU Region Base Address Register */
 740:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Pos                   5                                             /*!< MPU 
 741:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU 
 742:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 743:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Pos                  4                                             /*!< MPU 
 744:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU 
 745:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 746:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Pos                 0                                             /*!< MPU 
 747:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RBAR_REGION_Msk                (0xFUL << MPU_RBAR_REGION_Pos)                 /*!< MPU 
 748:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 749:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* MPU Region Attribute and Size Register */
 750:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Pos                 16                                             /*!< MPU 
 751:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU 
 752:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 753:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Pos                    8                                             /*!< MPU 
 754:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU 
 755:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 756:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Pos                   1                                             /*!< MPU 
 757:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU 
 758:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 759:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Pos                 0                                             /*!< MPU 
 760:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define MPU_RASR_ENABLE_Msk                (1UL << MPU_RASR_ENABLE_Pos)                   /*!< MPU 
 761:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 762:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_MPU */
 763:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #endif
 764:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 765:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 766:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #if (__FPU_PRESENT == 1)
 767:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 768:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_FPU CMSIS FPU
 769:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   Type definitions for the Cortex-M Floating Point Unit (FPU)
 770:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   @{
 771:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
 772:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 773:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the Floating Point Unit (FPU).
 774:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
 775:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** typedef struct
 776:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** {
 777:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****        uint32_t RESERVED0[1];
 778:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t FPCCR;                   /*!< Offset: 0x004 (R/W)  Floating-Point Context Control R
 779:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t FPCAR;                   /*!< Offset: 0x008 (R/W)  Floating-Point Context Address R
 780:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t FPDSCR;                  /*!< Offset: 0x00C (R/W)  Floating-Point Default Status Co
 781:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t MVFR0;                   /*!< Offset: 0x010 (R/ )  Media and FP Feature Register 0 
 782:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __I  uint32_t MVFR1;                   /*!< Offset: 0x014 (R/ )  Media and FP Feature Register 1 
 783:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** } FPU_Type;
 784:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 785:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Control Register */
 786:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Pos                31                                             /*!< FPCC
 787:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_ASPEN_Msk                (1UL << FPU_FPCCR_ASPEN_Pos)                   /*!< FPCC
 788:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 789:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Pos                30                                             /*!< FPCC
 790:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPEN_Msk                (1UL << FPU_FPCCR_LSPEN_Pos)                   /*!< FPCC
 791:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 792:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Pos                8                                             /*!< FPCC
 793:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MONRDY_Msk               (1UL << FPU_FPCCR_MONRDY_Pos)                  /*!< FPCC
 794:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 795:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Pos                 6                                             /*!< FPCC
 796:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_BFRDY_Msk                (1UL << FPU_FPCCR_BFRDY_Pos)                   /*!< FPCC
 797:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 798:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Pos                 5                                             /*!< FPCC
 799:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_MMRDY_Msk                (1UL << FPU_FPCCR_MMRDY_Pos)                   /*!< FPCC
 800:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 801:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Pos                 4                                             /*!< FPCC
 802:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_HFRDY_Msk                (1UL << FPU_FPCCR_HFRDY_Pos)                   /*!< FPCC
 803:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 804:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Pos                3                                             /*!< FPCC
 805:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_THREAD_Msk               (1UL << FPU_FPCCR_THREAD_Pos)                  /*!< FPCC
 806:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 807:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Pos                  1                                             /*!< FPCC
 808:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_USER_Msk                 (1UL << FPU_FPCCR_USER_Pos)                    /*!< FPCC
 809:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 810:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Pos                0                                             /*!< FPCC
 811:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCCR_LSPACT_Msk               (1UL << FPU_FPCCR_LSPACT_Pos)                  /*!< FPCC
 812:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 813:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* Floating-Point Context Address Register */
 814:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Pos               3                                             /*!< FPCA
 815:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPCAR_ADDRESS_Msk              (0x1FFFFFFFUL << FPU_FPCAR_ADDRESS_Pos)        /*!< FPCA
 816:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 817:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* Floating-Point Default Status Control Register */
 818:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Pos                 26                                             /*!< FPDS
 819:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_AHP_Msk                 (1UL << FPU_FPDSCR_AHP_Pos)                    /*!< FPDS
 820:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 821:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Pos                  25                                             /*!< FPDS
 822:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_DN_Msk                  (1UL << FPU_FPDSCR_DN_Pos)                     /*!< FPDS
 823:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 824:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Pos                  24                                             /*!< FPDS
 825:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_FZ_Msk                  (1UL << FPU_FPDSCR_FZ_Pos)                     /*!< FPDS
 826:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 827:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Pos               22                                             /*!< FPDS
 828:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_FPDSCR_RMode_Msk               (3UL << FPU_FPDSCR_RMode_Pos)                  /*!< FPDS
 829:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 830:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 0 */
 831:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Pos    28                                             /*!< MVFR
 832:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_rounding_modes_Msk    (0xFUL << FPU_MVFR0_FP_rounding_modes_Pos)     /*!< MVFR
 833:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 834:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Pos        24                                             /*!< MVFR
 835:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Short_vectors_Msk        (0xFUL << FPU_MVFR0_Short_vectors_Pos)         /*!< MVFR
 836:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 837:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Pos          20                                             /*!< MVFR
 838:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Square_root_Msk          (0xFUL << FPU_MVFR0_Square_root_Pos)           /*!< MVFR
 839:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 840:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Pos               16                                             /*!< MVFR
 841:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Divide_Msk               (0xFUL << FPU_MVFR0_Divide_Pos)                /*!< MVFR
 842:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 843:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Pos    12                                             /*!< MVFR
 844:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_FP_excep_trapping_Msk    (0xFUL << FPU_MVFR0_FP_excep_trapping_Pos)     /*!< MVFR
 845:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 846:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Pos      8                                             /*!< MVFR
 847:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Double_precision_Msk     (0xFUL << FPU_MVFR0_Double_precision_Pos)      /*!< MVFR
 848:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 849:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Pos      4                                             /*!< MVFR
 850:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_Single_precision_Msk     (0xFUL << FPU_MVFR0_Single_precision_Pos)      /*!< MVFR
 851:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 852:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Pos      0                                             /*!< MVFR
 853:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR0_A_SIMD_registers_Msk     (0xFUL << FPU_MVFR0_A_SIMD_registers_Pos)      /*!< MVFR
 854:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 855:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* Media and FP Feature Register 1 */
 856:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Pos         28                                             /*!< MVFR
 857:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_fused_MAC_Msk         (0xFUL << FPU_MVFR1_FP_fused_MAC_Pos)          /*!< MVFR
 858:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 859:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Pos              24                                             /*!< MVFR
 860:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FP_HPFP_Msk              (0xFUL << FPU_MVFR1_FP_HPFP_Pos)               /*!< MVFR
 861:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 862:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Pos            4                                             /*!< MVFR
 863:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_D_NaN_mode_Msk           (0xFUL << FPU_MVFR1_D_NaN_mode_Pos)            /*!< MVFR
 864:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 865:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Pos              0                                             /*!< MVFR
 866:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define FPU_MVFR1_FtZ_mode_Msk             (0xFUL << FPU_MVFR1_FtZ_mode_Pos)              /*!< MVFR
 867:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 868:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_FPU */
 869:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #endif
 870:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 871:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 872:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 873:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_CoreDebug CMSIS Core Debug
 874:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   Type definitions for the Cortex-M Core Debug Registers
 875:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   @{
 876:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
 877:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 878:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Structure type to access the Core Debug Register (CoreDebug).
 879:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
 880:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** typedef struct
 881:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** {
 882:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t DHCSR;                   /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status
 883:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __O  uint32_t DCRSR;                   /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Reg
 884:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t DCRDR;                   /*!< Offset: 0x008 (R/W)  Debug Core Register Data Registe
 885:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   __IO uint32_t DEMCR;                   /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Cont
 886:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** } CoreDebug_Type;
 887:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 888:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* Debug Halting Control and Status Register */
 889:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Pos         16                                             /*!< Core
 890:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< Core
 891:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 892:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             /*!< Core
 893:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< Core
 894:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 895:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             /*!< Core
 896:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< Core
 897:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 898:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             /*!< Core
 899:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< Core
 900:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 901:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             /*!< Core
 902:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< Core
 903:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 904:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Pos         17                                             /*!< Core
 905:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< Core
 906:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 907:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             /*!< Core
 908:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< Core
 909:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 910:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             /*!< Core
 911:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< Core
 912:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 913:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             /*!< Core
 914:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< Core
 915:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 916:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Pos          2                                             /*!< Core
 917:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< Core
 918:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 919:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Pos          1                                             /*!< Core
 920:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< Core
 921:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 922:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             /*!< Core
 923:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL << CoreDebug_DHCSR_C_DEBUGEN_Pos)         /*!< Core
 924:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 925:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* Debug Core Register Selector Register */
 926:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Pos         16                                             /*!< Core
 927:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< Core
 928:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 929:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Pos          0                                             /*!< Core
 930:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL << CoreDebug_DCRSR_REGSEL_Pos)         /*!< Core
 931:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 932:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* Debug Exception and Monitor Control Register */
 933:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Pos         24                                             /*!< Core
 934:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< Core
 935:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 936:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Pos        19                                             /*!< Core
 937:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< Core
 938:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 939:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Pos       18                                             /*!< Core
 940:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< Core
 941:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 942:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Pos       17                                             /*!< Core
 943:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< Core
 944:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 945:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Pos         16                                             /*!< Core
 946:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< Core
 947:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 948:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             /*!< Core
 949:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< Core
 950:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 951:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             /*!< Core
 952:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< Core
 953:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 954:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             /*!< Core
 955:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< Core
 956:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 957:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             /*!< Core
 958:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< Core
 959:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 960:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             /*!< Core
 961:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< Core
 962:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 963:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             /*!< Core
 964:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< Core
 965:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 966:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             /*!< Core
 967:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< Core
 968:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 969:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             /*!< Core
 970:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL << CoreDebug_DEMCR_VC_CORERESET_Pos)      /*!< Core
 971:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 972:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /*@} end of group CMSIS_CoreDebug */
 973:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 974:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 975:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_core_register
 976:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   @{
 977:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
 978:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 979:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* Memory mapping of Cortex-M4 Hardware */
 980:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Bas
 981:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address        
 982:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address 
 983:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address    
 984:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address       
 985:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Bas
 986:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 987:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register 
 988:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct
 989:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration st
 990:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struc
 991:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct
 992:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration
 993:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 994:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #if (__MPU_PRESENT == 1)
 995:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit  
 996:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit  
 997:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #endif
 998:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
 999:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #if (__FPU_PRESENT == 1)
1000:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #define FPU_BASE          (SCS_BASE +  0x0F30UL)                    /*!< Floating Point Unit     
1001:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   #define FPU               ((FPU_Type       *)     FPU_BASE      )   /*!< Floating Point Unit     
1002:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** #endif
1003:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1004:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /*@} */
1005:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1006:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1007:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1008:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /*******************************************************************************
1009:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  *                Hardware Abstraction Layer
1010:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  ******************************************************************************/
1011:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \defgroup CMSIS_Core_FunctionInterface CMSIS Core Function Interface
1012:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   Core Function Interface contains:
1013:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   - Core NVIC Functions
1014:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   - Core SysTick Functions
1015:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   - Core Debug Functions
1016:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   - Core Register Access Functions
1017:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** */
1018:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1019:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1020:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1021:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /* ##########################   NVIC functions  #################################### */
1022:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \ingroup  CMSIS_Core_FunctionInterface
1023:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \defgroup CMSIS_Core_NVICFunctions CMSIS Core NVIC Functions
1024:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   @{
1025:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
1026:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1027:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Set Priority Grouping
1028:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1029:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   This function sets the priority grouping field using the required unlock sequence.
1030:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
1031:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   Only values from 0..7 are used.
1032:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   In case of a conflict between priority grouping and available
1033:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
1034:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1035:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \param [in]      PriorityGroup  Priority grouping field
1036:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
1037:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** static __INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
1038:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** {
1039:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   uint32_t reg_value;
1040:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 a
1041:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1042:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   reg_value  =  SCB->AIRCR;                                                   /* read old register 
1043:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to chan
1044:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   reg_value  =  (reg_value                                 |
1045:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****                 ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
1046:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****                 (PriorityGroupTmp << 8));                                     /* Insert write key a
1047:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   SCB->AIRCR =  reg_value;
1048:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** }
1049:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1050:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1051:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Get Priority Grouping
1052:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1053:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   This function gets the priority grouping from NVIC Interrupt Controller.
1054:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   Priority grouping is SCB->AIRCR [10:8] PRIGROUP field.
1055:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1056:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \return                Priority grouping field
1057:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
1058:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** static __INLINE uint32_t NVIC_GetPriorityGrouping(void)
1059:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** {
1060:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grou
1061:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** }
1062:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1063:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1064:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Enable External Interrupt
1065:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1066:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     This function enables a device specific interrupt in the NVIC interrupt controller.
1067:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     The interrupt number cannot be a negative value.
1068:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1069:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \param [in]      IRQn  Number of the external interrupt to enable
1070:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
1071:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
1072:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** {
1073:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /*  NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F));  enable interrupt */
1074:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   NVIC->ISER[(uint32_t)((int32_t)IRQn) >> 5] = (uint32_t)(1 << ((uint32_t)((int32_t)IRQn) & (uint32
1075:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** }
1076:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1077:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1078:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Disable External Interrupt
1079:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1080:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     This function disables a device specific interrupt in the NVIC interrupt controller.
1081:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     The interrupt number cannot be a negative value.
1082:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1083:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \param [in]      IRQn  Number of the external interrupt to disable
1084:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
1085:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
1086:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** {
1087:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
1088:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** }
1089:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1090:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1091:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Get Pending Interrupt
1092:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1093:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     This function reads the pending register in the NVIC and returns the pending bit
1094:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     for the specified interrupt.
1095:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1096:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \param [in]      IRQn  Number of the interrupt for get pending
1097:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \return             0  Interrupt status is not pending
1098:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \return             1  Interrupt status is pending
1099:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
1100:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** static __INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
1101:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** {
1102:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   return((uint32_t) ((NVIC->ISPR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); 
1103:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** }
1104:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1105:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1106:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** /** \brief  Set Pending Interrupt
1107:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1108:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     This function sets the pending bit for the specified interrupt.
1109:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     The interrupt number cannot be a negative value.
1110:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** 
1111:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****     \param [in]      IRQn  Number of the interrupt for set pending
1112:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****  */
1113:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** static __INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
1114:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** {
  27              		.loc 1 1114 0
  28              		.cfi_startproc
  29              		@ args = 0, pretend = 0, frame = 8
  30              		@ frame_needed = 1, uses_anonymous_args = 0
  31              		@ link register save eliminated.
  32 0000 80B4     		push	{r7}
  33              	.LCFI0:
  34              		.cfi_def_cfa_offset 4
  35              		.cfi_offset 7, -4
  36 0002 83B0     		sub	sp, sp, #12
  37              	.LCFI1:
  38              		.cfi_def_cfa_offset 16
  39 0004 00AF     		add	r7, sp, #0
  40              	.LCFI2:
  41              		.cfi_def_cfa_register 7
  42 0006 0346     		mov	r3, r0
  43 0008 FB71     		strb	r3, [r7, #7]
1115:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h ****   NVIC->ISPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* set interrupt pending 
  44              		.loc 1 1115 0
  45 000a 4FF46143 		mov	r3, #57600
  46 000e CEF20003 		movt	r3, 57344
  47 0012 97F90720 		ldrsb	r2, [r7, #7]
  48 0016 4FEA5212 		lsr	r2, r2, #5
  49 001a F979     		ldrb	r1, [r7, #7]	@ zero_extendqisi2
  50 001c 01F01F01 		and	r1, r1, #31
  51 0020 4FF00100 		mov	r0, #1
  52 0024 00FA01F1 		lsl	r1, r0, r1
  53 0028 02F14002 		add	r2, r2, #64
  54 002c 43F82210 		str	r1, [r3, r2, lsl #2]
1116:App/STM32F4-Discovery/Libraries/CMSIS/Include/core_cm4.h **** }
  55              		.loc 1 1116 0
  56 0030 07F10C07 		add	r7, r7, #12
  57 0034 BD46     		mov	sp, r7
  58 0036 80BC     		pop	{r7}
  59 0038 7047     		bx	lr
  60              		.cfi_endproc
  61              	.LFE98:
  63              		.global	ulRegTest1LoopCounter
  64 003a 00BF     		.section	.bss.ulRegTest1LoopCounter,"aw",%nobits
  65              		.align	2
  68              	ulRegTest1LoopCounter:
  69 0000 00000000 		.space	4
  70              		.global	ulRegTest2LoopCounter
  71              		.section	.bss.ulRegTest2LoopCounter,"aw",%nobits
  72              		.align	2
  75              	ulRegTest2LoopCounter:
  76 0000 00000000 		.space	4
  77              		.global	ulFPUInterruptNesting
  78              		.section	.bss.ulFPUInterruptNesting,"aw",%nobits
  79              		.align	2
  82              	ulFPUInterruptNesting:
  83 0000 00000000 		.space	4
  84              		.global	ulMaxFPUInterruptNesting
  85              		.section	.bss.ulMaxFPUInterruptNesting,"aw",%nobits
  86              		.align	2
  89              	ulMaxFPUInterruptNesting:
  90 0000 00000000 		.space	4
  91              		.section	.bss.xTestSemaphore,"aw",%nobits
  92              		.align	2
  95              	xTestSemaphore:
  96 0000 00000000 		.space	4
  97              		.global	ulButtonPressCounts
  98              		.section	.bss.ulButtonPressCounts,"aw",%nobits
  99              		.align	2
 102              	ulButtonPressCounts:
 103 0000 00000000 		.space	4
 104              		.section	.text.main,"ax",%progbits
 105              		.align	2
 106              		.global	main
 107              		.thumb
 108              		.thumb_func
 110              	main:
 111              	.LFB110:
 112              		.file 2 "App/STM32F4-Discovery/main.c"
   1:App/STM32F4-Discovery/main.c **** /*
   2:App/STM32F4-Discovery/main.c ****     FreeRTOS V7.5.3 - Copyright (C) 2013 Real Time Engineers Ltd.
   3:App/STM32F4-Discovery/main.c ****     All rights reserved
   4:App/STM32F4-Discovery/main.c **** 
   5:App/STM32F4-Discovery/main.c ****     VISIT http://www.FreeRTOS.org TO ENSURE YOU ARE USING THE LATEST VERSION.
   6:App/STM32F4-Discovery/main.c **** 
   7:App/STM32F4-Discovery/main.c ****     ***************************************************************************
   8:App/STM32F4-Discovery/main.c ****      *                                                                       *
   9:App/STM32F4-Discovery/main.c ****      *    FreeRTOS provides completely free yet professionally developed,    *
  10:App/STM32F4-Discovery/main.c ****      *    robust, strictly quality controlled, supported, and cross          *
  11:App/STM32F4-Discovery/main.c ****      *    platform software that has become a de facto standard.             *
  12:App/STM32F4-Discovery/main.c ****      *                                                                       *
  13:App/STM32F4-Discovery/main.c ****      *    Help yourself get started quickly and support the FreeRTOS         *
  14:App/STM32F4-Discovery/main.c ****      *    project by purchasing a FreeRTOS tutorial book, reference          *
  15:App/STM32F4-Discovery/main.c ****      *    manual, or both from: http://www.FreeRTOS.org/Documentation        *
  16:App/STM32F4-Discovery/main.c ****      *                                                                       *
  17:App/STM32F4-Discovery/main.c ****      *    Thank you!                                                         *
  18:App/STM32F4-Discovery/main.c ****      *                                                                       *
  19:App/STM32F4-Discovery/main.c ****     ***************************************************************************
  20:App/STM32F4-Discovery/main.c **** 
  21:App/STM32F4-Discovery/main.c ****     This file is part of the FreeRTOS distribution.
  22:App/STM32F4-Discovery/main.c **** 
  23:App/STM32F4-Discovery/main.c ****     FreeRTOS is free software; you can redistribute it and/or modify it under
  24:App/STM32F4-Discovery/main.c ****     the terms of the GNU General Public License (version 2) as published by the
  25:App/STM32F4-Discovery/main.c ****     Free Software Foundation >>!AND MODIFIED BY!<< the FreeRTOS exception.
  26:App/STM32F4-Discovery/main.c **** 
  27:App/STM32F4-Discovery/main.c ****     >>! NOTE: The modification to the GPL is included to allow you to distribute
  28:App/STM32F4-Discovery/main.c ****     >>! a combined work that includes FreeRTOS without being obliged to provide
  29:App/STM32F4-Discovery/main.c ****     >>! the source code for proprietary components outside of the FreeRTOS
  30:App/STM32F4-Discovery/main.c ****     >>! kernel.
  31:App/STM32F4-Discovery/main.c **** 
  32:App/STM32F4-Discovery/main.c ****     FreeRTOS is distributed in the hope that it will be useful, but WITHOUT ANY
  33:App/STM32F4-Discovery/main.c ****     WARRANTY; without even the implied warranty of MERCHANTABILITY or FITNESS
  34:App/STM32F4-Discovery/main.c ****     FOR A PARTICULAR PURPOSE.  Full license text is available from the following
  35:App/STM32F4-Discovery/main.c ****     link: http://www.freertos.org/a00114.html
  36:App/STM32F4-Discovery/main.c **** 
  37:App/STM32F4-Discovery/main.c ****     1 tab == 4 spaces!
  38:App/STM32F4-Discovery/main.c **** 
  39:App/STM32F4-Discovery/main.c ****     ***************************************************************************
  40:App/STM32F4-Discovery/main.c ****      *                                                                       *
  41:App/STM32F4-Discovery/main.c ****      *    Having a problem?  Start by reading the FAQ "My application does   *
  42:App/STM32F4-Discovery/main.c ****      *    not run, what could be wrong?"                                     *
  43:App/STM32F4-Discovery/main.c ****      *                                                                       *
  44:App/STM32F4-Discovery/main.c ****      *    http://www.FreeRTOS.org/FAQHelp.html                               *
  45:App/STM32F4-Discovery/main.c ****      *                                                                       *
  46:App/STM32F4-Discovery/main.c ****     ***************************************************************************
  47:App/STM32F4-Discovery/main.c **** 
  48:App/STM32F4-Discovery/main.c ****     http://www.FreeRTOS.org - Documentation, books, training, latest versions,
  49:App/STM32F4-Discovery/main.c ****     license and Real Time Engineers Ltd. contact details.
  50:App/STM32F4-Discovery/main.c **** 
  51:App/STM32F4-Discovery/main.c ****     http://www.FreeRTOS.org/plus - A selection of FreeRTOS ecosystem products,
  52:App/STM32F4-Discovery/main.c ****     including FreeRTOS+Trace - an indispensable productivity tool, a DOS
  53:App/STM32F4-Discovery/main.c ****     compatible FAT file system, and our tiny thread aware UDP/IP stack.
  54:App/STM32F4-Discovery/main.c **** 
  55:App/STM32F4-Discovery/main.c ****     http://www.OpenRTOS.com - Real Time Engineers ltd license FreeRTOS to High
  56:App/STM32F4-Discovery/main.c ****     Integrity Systems to sell under the OpenRTOS brand.  Low cost OpenRTOS
  57:App/STM32F4-Discovery/main.c ****     licenses offer ticketed support, indemnification and middleware.
  58:App/STM32F4-Discovery/main.c **** 
  59:App/STM32F4-Discovery/main.c ****     http://www.SafeRTOS.com - High Integrity Systems also provide a safety
  60:App/STM32F4-Discovery/main.c ****     engineered and independently SIL3 certified version for use in safety and
  61:App/STM32F4-Discovery/main.c ****     mission critical applications that require provable dependability.
  62:App/STM32F4-Discovery/main.c **** 
  63:App/STM32F4-Discovery/main.c ****     1 tab == 4 spaces!
  64:App/STM32F4-Discovery/main.c **** */
  65:App/STM32F4-Discovery/main.c **** 
  66:App/STM32F4-Discovery/main.c **** /******************************************************************************
  67:App/STM32F4-Discovery/main.c ****  * >>>>>> NOTE 1: <<<<<<
  68:App/STM32F4-Discovery/main.c ****  *
  69:App/STM32F4-Discovery/main.c ****  * main() can be configured to create either a very simple LED flasher demo, or
  70:App/STM32F4-Discovery/main.c ****  * a more comprehensive test/demo application.
  71:App/STM32F4-Discovery/main.c ****  *
  72:App/STM32F4-Discovery/main.c ****  * To create a very simple LED flasher example, set the
  73:App/STM32F4-Discovery/main.c ****  * mainCREATE_SIMPLE_LED_FLASHER_DEMO_ONLY constant (defined below) to 1.  When
  74:App/STM32F4-Discovery/main.c ****  * this is done, only the standard demo flash tasks are created.  The standard
  75:App/STM32F4-Discovery/main.c ****  * demo flash example creates three tasks, each of which toggle an LED at a
  76:App/STM32F4-Discovery/main.c ****  * fixed but different frequency.
  77:App/STM32F4-Discovery/main.c ****  *
  78:App/STM32F4-Discovery/main.c ****  * To create a more comprehensive test and demo application, set
  79:App/STM32F4-Discovery/main.c ****  * mainCREATE_SIMPLE_LED_FLASHER_DEMO_ONLY to 0.
  80:App/STM32F4-Discovery/main.c ****  *
  81:App/STM32F4-Discovery/main.c ****  * >>>>>> NOTE 2: <<<<<<
  82:App/STM32F4-Discovery/main.c ****  *
  83:App/STM32F4-Discovery/main.c ****  * In addition to the normal set of standard demo tasks, the comprehensive test
  84:App/STM32F4-Discovery/main.c ****  * makes heavy use of the floating point unit, and forces floating point
  85:App/STM32F4-Discovery/main.c ****  * instructions to be used from interrupts that nest three deep.  The nesting
  86:App/STM32F4-Discovery/main.c ****  * starts from the tick hook function, resulting is an abnormally long context
  87:App/STM32F4-Discovery/main.c ****  * switch time.  This is done purely to stress test the FPU context switching
  88:App/STM32F4-Discovery/main.c ****  * implementation, and that part of the test can be removed by setting
  89:App/STM32F4-Discovery/main.c ****  * configUSE_TICK_HOOK to 0 in FreeRTOSConfig.h.
  90:App/STM32F4-Discovery/main.c ****  ******************************************************************************
  91:App/STM32F4-Discovery/main.c ****  *
  92:App/STM32F4-Discovery/main.c ****  * main() creates all the demo application tasks and software timers, then starts
  93:App/STM32F4-Discovery/main.c ****  * the scheduler.  The web documentation provides more details of the standard
  94:App/STM32F4-Discovery/main.c ****  * demo application tasks, which provide no particular functionality, but do
  95:App/STM32F4-Discovery/main.c ****  * provide a good example of how to use the FreeRTOS API.
  96:App/STM32F4-Discovery/main.c ****  *
  97:App/STM32F4-Discovery/main.c ****  * In addition to the standard demo tasks, the following tasks and tests are
  98:App/STM32F4-Discovery/main.c ****  * defined and/or created within this file:
  99:App/STM32F4-Discovery/main.c ****  *
 100:App/STM32F4-Discovery/main.c ****  * "Reg test" tasks - These fill both the core and floating point registers with
 101:App/STM32F4-Discovery/main.c ****  * known values, then check that each register maintains its expected value for
 102:App/STM32F4-Discovery/main.c ****  * the lifetime of the task.  Each task uses a different set of values.  The reg
 103:App/STM32F4-Discovery/main.c ****  * test tasks execute with a very low priority, so get preempted very
 104:App/STM32F4-Discovery/main.c ****  * frequently.  A register containing an unexpected value is indicative of an
 105:App/STM32F4-Discovery/main.c ****  * error in the context switching mechanism.
 106:App/STM32F4-Discovery/main.c ****  *
 107:App/STM32F4-Discovery/main.c ****  * "Check" timer - The check software timer period is initially set to three
 108:App/STM32F4-Discovery/main.c ****  * seconds.  The callback function associated with the check software timer
 109:App/STM32F4-Discovery/main.c ****  * checks that all the standard demo tasks, and the register check tasks, are
 110:App/STM32F4-Discovery/main.c ****  * not only still executing, but are executing without reporting any errors.  If
 111:App/STM32F4-Discovery/main.c ****  * the check software timer discovers that a task has either stalled, or
 112:App/STM32F4-Discovery/main.c ****  * reported an error, then it changes its own execution period from the initial
 113:App/STM32F4-Discovery/main.c ****  * three seconds, to just 200ms.  The check software timer callback function
 114:App/STM32F4-Discovery/main.c ****  * also toggles an LED each time it is called.  This provides a visual
 115:App/STM32F4-Discovery/main.c ****  * indication of the system status:  If the LED toggles every three seconds,
 116:App/STM32F4-Discovery/main.c ****  * then no issues have been discovered.  If the LED toggles every 200ms, then
 117:App/STM32F4-Discovery/main.c ****  * an issue has been discovered with at least one task.
 118:App/STM32F4-Discovery/main.c ****  *
 119:App/STM32F4-Discovery/main.c ****  * Tick hook - The application tick hook is called from the schedulers tick
 120:App/STM32F4-Discovery/main.c ****  * interrupt service routine when configUSE_TICK_HOOK is set to 1 in
 121:App/STM32F4-Discovery/main.c ****  * FreeRTOSConfig.h.  In this example, the tick hook is used to test the kernels
 122:App/STM32F4-Discovery/main.c ****  * handling of the floating point units (FPU) context, both at the task level
 123:App/STM32F4-Discovery/main.c ****  * and when nesting interrupts access the floating point unit registers.  The
 124:App/STM32F4-Discovery/main.c ****  * tick hook function first fills the FPU registers with a known value, it
 125:App/STM32F4-Discovery/main.c ****  * then triggers a medium priority interrupt.  The medium priority interrupt
 126:App/STM32F4-Discovery/main.c ****  * fills the FPU registers with a different value, and triggers a high priority
 127:App/STM32F4-Discovery/main.c ****  * interrupt.  The high priority interrupt once again fills the the FPU
 128:App/STM32F4-Discovery/main.c ****  * registers with a known value before returning to the medium priority
 129:App/STM32F4-Discovery/main.c ****  * interrupt.  The medium priority interrupt checks that the FPU registers
 130:App/STM32F4-Discovery/main.c ****  * contain the values that it wrote to them, then returns to the tick hook
 131:App/STM32F4-Discovery/main.c ****  * function.  Finally, the tick hook function checks that the FPU registers
 132:App/STM32F4-Discovery/main.c ****  * contain the values that it wrote to them, before it too returns.
 133:App/STM32F4-Discovery/main.c ****  *
 134:App/STM32F4-Discovery/main.c ****  * Button interrupt - The button marked "USER" on the starter kit is used to
 135:App/STM32F4-Discovery/main.c ****  * demonstrate how to write an interrupt service routine, and how to synchronise
 136:App/STM32F4-Discovery/main.c ****  * a task with an interrupt.  A task is created that blocks on a test semaphore.
 137:App/STM32F4-Discovery/main.c ****  * When the USER button is pressed, the button interrupt handler gives the
 138:App/STM32F4-Discovery/main.c ****  * semaphore, causing the task to unblock.  When the task unblocks, it simply
 139:App/STM32F4-Discovery/main.c ****  * increments an execution count variable, then returns to block on the
 140:App/STM32F4-Discovery/main.c ****  * semaphore again.
 141:App/STM32F4-Discovery/main.c ****  */
 142:App/STM32F4-Discovery/main.c **** 
 143:App/STM32F4-Discovery/main.c **** /* Kernel includes. */
 144:App/STM32F4-Discovery/main.c **** #include "FreeRTOS.h"
 145:App/STM32F4-Discovery/main.c **** #include "task.h"
 146:App/STM32F4-Discovery/main.c **** #include "timers.h"
 147:App/STM32F4-Discovery/main.c **** #include "semphr.h"
 148:App/STM32F4-Discovery/main.c **** 
 149:App/STM32F4-Discovery/main.c **** /* Demo application includes. */
 150:App/STM32F4-Discovery/main.c **** #include "partest.h"
 151:App/STM32F4-Discovery/main.c **** #include "flash.h"
 152:App/STM32F4-Discovery/main.c **** #include "flop.h"
 153:App/STM32F4-Discovery/main.c **** #include "integer.h"
 154:App/STM32F4-Discovery/main.c **** #include "PollQ.h"
 155:App/STM32F4-Discovery/main.c **** #include "semtest.h"
 156:App/STM32F4-Discovery/main.c **** #include "dynamic.h"
 157:App/STM32F4-Discovery/main.c **** #include "BlockQ.h"
 158:App/STM32F4-Discovery/main.c **** #include "blocktim.h"
 159:App/STM32F4-Discovery/main.c **** #include "countsem.h"
 160:App/STM32F4-Discovery/main.c **** #include "GenQTest.h"
 161:App/STM32F4-Discovery/main.c **** #include "recmutex.h"
 162:App/STM32F4-Discovery/main.c **** #include "death.h"
 163:App/STM32F4-Discovery/main.c **** 
 164:App/STM32F4-Discovery/main.c **** ///* Hardware and starter kit includes. */
 165:App/STM32F4-Discovery/main.c **** //#include "arm_comm.h"
 166:App/STM32F4-Discovery/main.c **** #include "stm32f4_discovery.h"
 167:App/STM32F4-Discovery/main.c **** #include "stm32f4xx.h"
 168:App/STM32F4-Discovery/main.c **** #include "stm32f4xx_conf.h"
 169:App/STM32F4-Discovery/main.c **** //
 170:App/STM32F4-Discovery/main.c **** ///* Priorities for the demo application tasks. */
 171:App/STM32F4-Discovery/main.c **** #define mainFLASH_TASK_PRIORITY				( tskIDLE_PRIORITY + 1UL )
 172:App/STM32F4-Discovery/main.c **** #define mainQUEUE_POLL_PRIORITY				( tskIDLE_PRIORITY + 2UL )
 173:App/STM32F4-Discovery/main.c **** #define mainSEM_TEST_PRIORITY				( tskIDLE_PRIORITY + 1UL )
 174:App/STM32F4-Discovery/main.c **** #define mainBLOCK_Q_PRIORITY				( tskIDLE_PRIORITY + 2UL )
 175:App/STM32F4-Discovery/main.c **** #define mainCREATOR_TASK_PRIORITY			( tskIDLE_PRIORITY + 3UL )
 176:App/STM32F4-Discovery/main.c **** #define mainFLOP_TASK_PRIORITY				( tskIDLE_PRIORITY )
 177:App/STM32F4-Discovery/main.c **** 
 178:App/STM32F4-Discovery/main.c **** /* The LED used by the check timer. */
 179:App/STM32F4-Discovery/main.c **** #define mainCHECK_LED 						( 3UL )
 180:App/STM32F4-Discovery/main.c **** 
 181:App/STM32F4-Discovery/main.c **** /* A block time of zero simply means "don't block". */
 182:App/STM32F4-Discovery/main.c **** #define mainDONT_BLOCK						( 0UL )
 183:App/STM32F4-Discovery/main.c **** 
 184:App/STM32F4-Discovery/main.c **** /* The period after which the check timer will expire, in ms, provided no errors
 185:App/STM32F4-Discovery/main.c **** have been reported by any of the standard demo tasks.  ms are converted to the
 186:App/STM32F4-Discovery/main.c **** equivalent in ticks using the portTICK_RATE_MS constant. */
 187:App/STM32F4-Discovery/main.c **** #define mainCHECK_TIMER_PERIOD_MS			( 3000UL / portTICK_RATE_MS )
 188:App/STM32F4-Discovery/main.c **** 
 189:App/STM32F4-Discovery/main.c **** /* The period at which the check timer will expire, in ms, if an error has been
 190:App/STM32F4-Discovery/main.c **** reported in one of the standard demo tasks.  ms are converted to the equivalent
 191:App/STM32F4-Discovery/main.c **** in ticks using the portTICK_RATE_MS constant. */
 192:App/STM32F4-Discovery/main.c **** #define mainERROR_CHECK_TIMER_PERIOD_MS 	( 200UL / portTICK_RATE_MS )
 193:App/STM32F4-Discovery/main.c **** 
 194:App/STM32F4-Discovery/main.c **** /* Set mainCREATE_SIMPLE_LED_FLASHER_DEMO_ONLY to 1 to create a simple demo.
 195:App/STM32F4-Discovery/main.c **** Set mainCREATE_SIMPLE_LED_FLASHER_DEMO_ONLY to 0 to create a much more
 196:App/STM32F4-Discovery/main.c **** comprehensive test application.  See the comments at the top of this file, and
 197:App/STM32F4-Discovery/main.c **** the documentation page on the http://www.FreeRTOS.org web site for more
 198:App/STM32F4-Discovery/main.c **** information. */
 199:App/STM32F4-Discovery/main.c **** #define mainCREATE_SIMPLE_LED_FLASHER_DEMO_ONLY		0
 200:App/STM32F4-Discovery/main.c **** 
 201:App/STM32F4-Discovery/main.c **** /*-----------------------------------------------------------*/
 202:App/STM32F4-Discovery/main.c **** 
 203:App/STM32F4-Discovery/main.c **** /*
 204:App/STM32F4-Discovery/main.c ****  * Set up the hardware ready to run this demo.
 205:App/STM32F4-Discovery/main.c ****  */
 206:App/STM32F4-Discovery/main.c **** static void prvSetupHardware( void );
 207:App/STM32F4-Discovery/main.c **** 
 208:App/STM32F4-Discovery/main.c **** /*
 209:App/STM32F4-Discovery/main.c ****  * The check timer callback function, as described at the top of this file.
 210:App/STM32F4-Discovery/main.c ****  */
 211:App/STM32F4-Discovery/main.c **** static void prvCheckTimerCallback( xTimerHandle xTimer );
 212:App/STM32F4-Discovery/main.c **** 
 213:App/STM32F4-Discovery/main.c **** /*
 214:App/STM32F4-Discovery/main.c ****  * Configure the interrupts used to test the interrupt nesting depth as
 215:App/STM32F4-Discovery/main.c ****  * described at the top of this file.
 216:App/STM32F4-Discovery/main.c ****  */
 217:App/STM32F4-Discovery/main.c **** static void prvSetupNestedFPUInterruptsTest( void );
 218:App/STM32F4-Discovery/main.c **** 
 219:App/STM32F4-Discovery/main.c **** /*
 220:App/STM32F4-Discovery/main.c ****  * Register check tasks, and the tasks used to write over and check the contents
 221:App/STM32F4-Discovery/main.c ****  * of the FPU registers, as described at the top of this file.  The nature of
 222:App/STM32F4-Discovery/main.c ****  * these files necessitates that they are written in an assembly file.
 223:App/STM32F4-Discovery/main.c ****  */
 224:App/STM32F4-Discovery/main.c **** extern void vRegTest1Task( void *pvParameters );
 225:App/STM32F4-Discovery/main.c **** extern void vRegTest2Task( void *pvParameters );
 226:App/STM32F4-Discovery/main.c **** extern void vRegTestClearFlopRegistersToParameterValue( unsigned long ulValue );
 227:App/STM32F4-Discovery/main.c **** extern unsigned long ulRegTestCheckFlopRegistersContainParameterValue( unsigned long ulValue );
 228:App/STM32F4-Discovery/main.c **** 
 229:App/STM32F4-Discovery/main.c **** /*
 230:App/STM32F4-Discovery/main.c ****  * The task that is synchronised with the button interrupt.  This is done just
 231:App/STM32F4-Discovery/main.c ****  * to demonstrate how to write interrupt service routines, and how to
 232:App/STM32F4-Discovery/main.c ****  * synchronise a task with an interrupt.
 233:App/STM32F4-Discovery/main.c ****  */
 234:App/STM32F4-Discovery/main.c **** static void prvButtonTestTask( void *pvParameters );
 235:App/STM32F4-Discovery/main.c **** 
 236:App/STM32F4-Discovery/main.c **** /*
 237:App/STM32F4-Discovery/main.c ****  * This file can be used to create either a simple LED flasher example, or a
 238:App/STM32F4-Discovery/main.c ****  * comprehensive test/demo application - depending on the setting of the
 239:App/STM32F4-Discovery/main.c ****  * mainCREATE_SIMPLE_LED_FLASHER_DEMO_ONLY constant defined above.  If
 240:App/STM32F4-Discovery/main.c ****  * mainCREATE_SIMPLE_LED_FLASHER_DEMO_ONLY is set to 1, then the following
 241:App/STM32F4-Discovery/main.c ****  * function will create a lot of additional tasks and a software timer.  If
 242:App/STM32F4-Discovery/main.c ****  * mainCREATE_SIMPLE_LED_FLASHER_DEMO_ONLY is set to 0, then the following
 243:App/STM32F4-Discovery/main.c ****  * function will do nothing.
 244:App/STM32F4-Discovery/main.c ****  */
 245:App/STM32F4-Discovery/main.c **** static void prvOptionallyCreateComprehensveTestApplication( void );
 246:App/STM32F4-Discovery/main.c **** 
 247:App/STM32F4-Discovery/main.c **** /*-----------------------------------------------------------*/
 248:App/STM32F4-Discovery/main.c **** 
 249:App/STM32F4-Discovery/main.c **** /* The following two variables are used to communicate the status of the
 250:App/STM32F4-Discovery/main.c **** register check tasks to the check software timer.  If the variables keep
 251:App/STM32F4-Discovery/main.c **** incrementing, then the register check tasks has not discovered any errors.  If
 252:App/STM32F4-Discovery/main.c **** a variable stops incrementing, then an error has been found. */
 253:App/STM32F4-Discovery/main.c **** volatile unsigned long ulRegTest1LoopCounter = 0UL, ulRegTest2LoopCounter = 0UL;
 254:App/STM32F4-Discovery/main.c **** 
 255:App/STM32F4-Discovery/main.c **** /* The following variables are used to verify that the interrupt nesting depth
 256:App/STM32F4-Discovery/main.c **** is as intended.  ulFPUInterruptNesting is incremented on entry to an interrupt
 257:App/STM32F4-Discovery/main.c **** that uses the FPU, and decremented on exit of the same interrupt.
 258:App/STM32F4-Discovery/main.c **** ulMaxFPUInterruptNesting latches the highest value reached by
 259:App/STM32F4-Discovery/main.c **** ulFPUInterruptNesting.  These variables have no other purpose. */
 260:App/STM32F4-Discovery/main.c **** volatile unsigned long ulFPUInterruptNesting = 0UL, ulMaxFPUInterruptNesting = 0UL;
 261:App/STM32F4-Discovery/main.c **** 
 262:App/STM32F4-Discovery/main.c **** /* The semaphore used to demonstrate a task being synchronised with an
 263:App/STM32F4-Discovery/main.c **** interrupt. */
 264:App/STM32F4-Discovery/main.c **** static xSemaphoreHandle xTestSemaphore = NULL;
 265:App/STM32F4-Discovery/main.c **** 
 266:App/STM32F4-Discovery/main.c **** /* The variable that is incremented by the task synchronised with the button
 267:App/STM32F4-Discovery/main.c **** interrupt. */
 268:App/STM32F4-Discovery/main.c **** volatile unsigned long ulButtonPressCounts = 0UL;
 269:App/STM32F4-Discovery/main.c **** 
 270:App/STM32F4-Discovery/main.c **** /*-----------------------------------------------------------*/
 271:App/STM32F4-Discovery/main.c **** 
 272:App/STM32F4-Discovery/main.c **** int main(void)
 273:App/STM32F4-Discovery/main.c **** {
 113              		.loc 2 273 0
 114              		.cfi_startproc
 115              		@ args = 0, pretend = 0, frame = 0
 116              		@ frame_needed = 1, uses_anonymous_args = 0
 117 0000 80B5     		push	{r7, lr}
 118              	.LCFI3:
 119              		.cfi_def_cfa_offset 8
 120              		.cfi_offset 7, -8
 121              		.cfi_offset 14, -4
 122 0002 00AF     		add	r7, sp, #0
 123              	.LCFI4:
 124              		.cfi_def_cfa_register 7
 274:App/STM32F4-Discovery/main.c **** 	/* Configure the hardware ready to run the test. */
 275:App/STM32F4-Discovery/main.c **** 	prvSetupHardware();
 125              		.loc 2 275 0
 126 0004 FFF7FEFF 		bl	prvSetupHardware
 276:App/STM32F4-Discovery/main.c **** //	while(1){
 277:App/STM32F4-Discovery/main.c **** //		vParTestSetLED(LED3, 1);
 278:App/STM32F4-Discovery/main.c **** //		vParTestSetLED(LED4, 1);
 279:App/STM32F4-Discovery/main.c **** //		vParTestSetLED(LED5, 1);
 280:App/STM32F4-Discovery/main.c **** //		vParTestSetLED(LED6, 1);
 281:App/STM32F4-Discovery/main.c **** //	}
 282:App/STM32F4-Discovery/main.c **** 	/* Start standard demo/test application flash tasks.  See the comments at
 283:App/STM32F4-Discovery/main.c **** 	the top of this file.  The LED flash tasks are always created.  The other
 284:App/STM32F4-Discovery/main.c **** 	tasks are only created if mainCREATE_SIMPLE_LED_FLASHER_DEMO_ONLY is set to
 285:App/STM32F4-Discovery/main.c **** 	0 (at the top of this file).  See the comments at the top of this file for
 286:App/STM32F4-Discovery/main.c **** 	more information. */
 287:App/STM32F4-Discovery/main.c **** 	vStartLEDFlashTasks( mainFLASH_TASK_PRIORITY );
 127              		.loc 2 287 0
 128 0008 4FF00100 		mov	r0, #1
 129 000c FFF7FEFF 		bl	vStartLEDFlashTasks
 288:App/STM32F4-Discovery/main.c **** 
 289:App/STM32F4-Discovery/main.c **** 	/* The following function will only create more tasks and timers if
 290:App/STM32F4-Discovery/main.c **** 	mainCREATE_SIMPLE_LED_FLASHER_DEMO_ONLY is set to 0 (at the top of this
 291:App/STM32F4-Discovery/main.c **** 	file).  See the comments at the top of this file for more information. */
 292:App/STM32F4-Discovery/main.c **** 	//prvOptionallyCreateComprehensveTestApplication();
 293:App/STM32F4-Discovery/main.c **** 
 294:App/STM32F4-Discovery/main.c **** 	/* Start the scheduler. */
 295:App/STM32F4-Discovery/main.c **** 	vTaskStartScheduler();
 130              		.loc 2 295 0
 131 0010 FFF7FEFF 		bl	vTaskStartScheduler
 132              	.L3:
 296:App/STM32F4-Discovery/main.c **** 
 297:App/STM32F4-Discovery/main.c **** 	/* If all is well, the scheduler will now be running, and the following line
 298:App/STM32F4-Discovery/main.c **** 	will never be reached.  If the following line does execute, then there was
 299:App/STM32F4-Discovery/main.c **** 	insufficient FreeRTOS heap memory available for the idle and/or timer tasks
 300:App/STM32F4-Discovery/main.c **** 	to be created.  See the memory management section on the FreeRTOS web site
 301:App/STM32F4-Discovery/main.c **** 	for more details. */
 302:App/STM32F4-Discovery/main.c **** 	for( ;; );
 133              		.loc 2 302 0 discriminator 1
 134 0014 FEE7     		b	.L3
 135              		.cfi_endproc
 136              	.LFE110:
 138 0016 00BF     		.section	.text.prvCheckTimerCallback,"ax",%progbits
 139              		.align	2
 140              		.thumb
 141              		.thumb_func
 143              	prvCheckTimerCallback:
 144              	.LFB111:
 303:App/STM32F4-Discovery/main.c **** }
 304:App/STM32F4-Discovery/main.c **** //GPIO_InitTypeDef  GPIO_InitStructure;
 305:App/STM32F4-Discovery/main.c **** ///**
 306:App/STM32F4-Discovery/main.c **** //  * @brief  Delay Function.
 307:App/STM32F4-Discovery/main.c **** //  * @param  nCount:specifies the Delay time length.
 308:App/STM32F4-Discovery/main.c **** //  * @retval None
 309:App/STM32F4-Discovery/main.c **** //  */
 310:App/STM32F4-Discovery/main.c **** //void Delay(__IO uint32_t nCount)
 311:App/STM32F4-Discovery/main.c **** //{
 312:App/STM32F4-Discovery/main.c **** //  while(nCount--)
 313:App/STM32F4-Discovery/main.c **** //  {
 314:App/STM32F4-Discovery/main.c **** //  }
 315:App/STM32F4-Discovery/main.c **** //}
 316:App/STM32F4-Discovery/main.c **** 
 317:App/STM32F4-Discovery/main.c **** /**
 318:App/STM32F4-Discovery/main.c ****   * @brief  Main program
 319:App/STM32F4-Discovery/main.c ****   * @param  None
 320:App/STM32F4-Discovery/main.c ****   * @retval None
 321:App/STM32F4-Discovery/main.c ****   */
 322:App/STM32F4-Discovery/main.c **** //int main(void)
 323:App/STM32F4-Discovery/main.c **** //{
 324:App/STM32F4-Discovery/main.c **** //  /*!< At this stage the microcontroller clock setting is already configured,
 325:App/STM32F4-Discovery/main.c **** //       this is done through SystemInit() function which is called from startup
 326:App/STM32F4-Discovery/main.c **** //       file (startup_stm32f4xx.s) before to branch to application main.
 327:App/STM32F4-Discovery/main.c **** //       To reconfigure the default setting of SystemInit() function, refer to
 328:App/STM32F4-Discovery/main.c **** //        system_stm32f4xx.c file
 329:App/STM32F4-Discovery/main.c **** //     */
 330:App/STM32F4-Discovery/main.c **** //
 331:App/STM32F4-Discovery/main.c **** //  /* GPIOD Periph clock enable */
 332:App/STM32F4-Discovery/main.c **** //  RCC_AHB1PeriphClockCmd(RCC_AHB1Periph_GPIOD, ENABLE);
 333:App/STM32F4-Discovery/main.c **** //
 334:App/STM32F4-Discovery/main.c **** //  /* Configure PD12, PD13, PD14 and PD15 in output pushpull mode */
 335:App/STM32F4-Discovery/main.c **** //  GPIO_InitStructure.GPIO_Pin = GPIO_Pin_12 | GPIO_Pin_13| GPIO_Pin_14| GPIO_Pin_15;
 336:App/STM32F4-Discovery/main.c **** //  GPIO_InitStructure.GPIO_Mode = GPIO_Mode_OUT;
 337:App/STM32F4-Discovery/main.c **** //  GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
 338:App/STM32F4-Discovery/main.c **** //  GPIO_InitStructure.GPIO_Speed = GPIO_Speed_100MHz;
 339:App/STM32F4-Discovery/main.c **** //  GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
 340:App/STM32F4-Discovery/main.c **** //  GPIO_Init(GPIOD, &GPIO_InitStructure);
 341:App/STM32F4-Discovery/main.c **** //
 342:App/STM32F4-Discovery/main.c **** //  while (1)
 343:App/STM32F4-Discovery/main.c **** //  {
 344:App/STM32F4-Discovery/main.c **** //    /* PD12 to be toggled */
 345:App/STM32F4-Discovery/main.c **** //    GPIO_SetBits(GPIOD, GPIO_Pin_12);
 346:App/STM32F4-Discovery/main.c **** //
 347:App/STM32F4-Discovery/main.c **** //    /* Insert delay */
 348:App/STM32F4-Discovery/main.c **** //    Delay(0x3FFFFF);
 349:App/STM32F4-Discovery/main.c **** //
 350:App/STM32F4-Discovery/main.c **** //    /* PD13 to be toggled */
 351:App/STM32F4-Discovery/main.c **** //    GPIO_SetBits(GPIOD, GPIO_Pin_13);
 352:App/STM32F4-Discovery/main.c **** //
 353:App/STM32F4-Discovery/main.c **** //    /* Insert delay */
 354:App/STM32F4-Discovery/main.c **** //    Delay(0x3FFFFF);
 355:App/STM32F4-Discovery/main.c **** //
 356:App/STM32F4-Discovery/main.c **** //    /* PD14 to be toggled */
 357:App/STM32F4-Discovery/main.c **** //    GPIO_SetBits(GPIOD, GPIO_Pin_14);
 358:App/STM32F4-Discovery/main.c **** //
 359:App/STM32F4-Discovery/main.c **** //    /* Insert delay */
 360:App/STM32F4-Discovery/main.c **** //    Delay(0x3FFFFF);
 361:App/STM32F4-Discovery/main.c **** //
 362:App/STM32F4-Discovery/main.c **** //    /* PD15 to be toggled */
 363:App/STM32F4-Discovery/main.c **** //    GPIO_SetBits(GPIOD, GPIO_Pin_15);
 364:App/STM32F4-Discovery/main.c **** //
 365:App/STM32F4-Discovery/main.c **** //    /* Insert delay */
 366:App/STM32F4-Discovery/main.c **** //    Delay(0x7FFFFF);
 367:App/STM32F4-Discovery/main.c **** //
 368:App/STM32F4-Discovery/main.c **** //    GPIO_ResetBits(GPIOD, GPIO_Pin_12|GPIO_Pin_13|GPIO_Pin_14|GPIO_Pin_15);
 369:App/STM32F4-Discovery/main.c **** //
 370:App/STM32F4-Discovery/main.c **** //    /* Insert delay */
 371:App/STM32F4-Discovery/main.c **** //    Delay(0xFFFFFF);
 372:App/STM32F4-Discovery/main.c **** //  }
 373:App/STM32F4-Discovery/main.c **** //}
 374:App/STM32F4-Discovery/main.c **** 
 375:App/STM32F4-Discovery/main.c **** 
 376:App/STM32F4-Discovery/main.c **** 
 377:App/STM32F4-Discovery/main.c **** /*-----------------------------------------------------------*/
 378:App/STM32F4-Discovery/main.c **** 
 379:App/STM32F4-Discovery/main.c **** static void prvCheckTimerCallback( xTimerHandle xTimer )
 380:App/STM32F4-Discovery/main.c **** {
 145              		.loc 2 380 0
 146              		.cfi_startproc
 147              		@ args = 0, pretend = 0, frame = 16
 148              		@ frame_needed = 1, uses_anonymous_args = 0
 149 0000 80B5     		push	{r7, lr}
 150              	.LCFI5:
 151              		.cfi_def_cfa_offset 8
 152              		.cfi_offset 7, -8
 153              		.cfi_offset 14, -4
 154 0002 86B0     		sub	sp, sp, #24
 155              	.LCFI6:
 156              		.cfi_def_cfa_offset 32
 157 0004 02AF     		add	r7, sp, #8
 158              	.LCFI7:
 159              		.cfi_def_cfa 7, 24
 160 0006 7860     		str	r0, [r7, #4]
 381:App/STM32F4-Discovery/main.c **** static long lChangedTimerPeriodAlready = pdFALSE;
 382:App/STM32F4-Discovery/main.c **** static unsigned long ulLastRegTest1Value = 0, ulLastRegTest2Value = 0;
 383:App/STM32F4-Discovery/main.c **** long lErrorFound = pdFALSE;
 161              		.loc 2 383 0
 162 0008 4FF00003 		mov	r3, #0
 163 000c FB60     		str	r3, [r7, #12]
 384:App/STM32F4-Discovery/main.c **** 
 385:App/STM32F4-Discovery/main.c **** 	/* Check all the demo tasks (other than the flash tasks) to ensure
 386:App/STM32F4-Discovery/main.c **** 	that they are all still running, and that none have detected an error. */
 387:App/STM32F4-Discovery/main.c **** 
 388:App/STM32F4-Discovery/main.c **** 	if( xAreMathsTaskStillRunning() != pdTRUE )
 164              		.loc 2 388 0
 165 000e FFF7FEFF 		bl	xAreMathsTaskStillRunning
 166 0012 0346     		mov	r3, r0
 167 0014 012B     		cmp	r3, #1
 168 0016 02D0     		beq	.L5
 389:App/STM32F4-Discovery/main.c **** 	{
 390:App/STM32F4-Discovery/main.c **** 		lErrorFound = pdTRUE;
 169              		.loc 2 390 0
 170 0018 4FF00103 		mov	r3, #1
 171 001c FB60     		str	r3, [r7, #12]
 172              	.L5:
 391:App/STM32F4-Discovery/main.c **** 	}
 392:App/STM32F4-Discovery/main.c **** 
 393:App/STM32F4-Discovery/main.c **** 	if( xAreIntegerMathsTaskStillRunning() != pdTRUE )
 173              		.loc 2 393 0
 174 001e FFF7FEFF 		bl	xAreIntegerMathsTaskStillRunning
 175 0022 0346     		mov	r3, r0
 176 0024 012B     		cmp	r3, #1
 177 0026 02D0     		beq	.L6
 394:App/STM32F4-Discovery/main.c **** 	{
 395:App/STM32F4-Discovery/main.c **** 		lErrorFound = pdTRUE;
 178              		.loc 2 395 0
 179 0028 4FF00103 		mov	r3, #1
 180 002c FB60     		str	r3, [r7, #12]
 181              	.L6:
 396:App/STM32F4-Discovery/main.c **** 	}
 397:App/STM32F4-Discovery/main.c **** 
 398:App/STM32F4-Discovery/main.c **** 	if( xAreDynamicPriorityTasksStillRunning() != pdTRUE )
 182              		.loc 2 398 0
 183 002e FFF7FEFF 		bl	xAreDynamicPriorityTasksStillRunning
 184 0032 0346     		mov	r3, r0
 185 0034 012B     		cmp	r3, #1
 186 0036 02D0     		beq	.L7
 399:App/STM32F4-Discovery/main.c **** 	{
 400:App/STM32F4-Discovery/main.c **** 		lErrorFound = pdTRUE;
 187              		.loc 2 400 0
 188 0038 4FF00103 		mov	r3, #1
 189 003c FB60     		str	r3, [r7, #12]
 190              	.L7:
 401:App/STM32F4-Discovery/main.c **** 	}
 402:App/STM32F4-Discovery/main.c **** 
 403:App/STM32F4-Discovery/main.c **** 	if( xAreBlockingQueuesStillRunning() != pdTRUE )
 191              		.loc 2 403 0
 192 003e FFF7FEFF 		bl	xAreBlockingQueuesStillRunning
 193 0042 0346     		mov	r3, r0
 194 0044 012B     		cmp	r3, #1
 195 0046 02D0     		beq	.L8
 404:App/STM32F4-Discovery/main.c **** 	{
 405:App/STM32F4-Discovery/main.c **** 		lErrorFound = pdTRUE;
 196              		.loc 2 405 0
 197 0048 4FF00103 		mov	r3, #1
 198 004c FB60     		str	r3, [r7, #12]
 199              	.L8:
 406:App/STM32F4-Discovery/main.c **** 	}
 407:App/STM32F4-Discovery/main.c **** 
 408:App/STM32F4-Discovery/main.c **** 	if ( xAreBlockTimeTestTasksStillRunning() != pdTRUE )
 200              		.loc 2 408 0
 201 004e FFF7FEFF 		bl	xAreBlockTimeTestTasksStillRunning
 202 0052 0346     		mov	r3, r0
 203 0054 012B     		cmp	r3, #1
 204 0056 02D0     		beq	.L9
 409:App/STM32F4-Discovery/main.c **** 	{
 410:App/STM32F4-Discovery/main.c **** 		lErrorFound = pdTRUE;
 205              		.loc 2 410 0
 206 0058 4FF00103 		mov	r3, #1
 207 005c FB60     		str	r3, [r7, #12]
 208              	.L9:
 411:App/STM32F4-Discovery/main.c **** 	}
 412:App/STM32F4-Discovery/main.c **** 
 413:App/STM32F4-Discovery/main.c **** 	if ( xAreGenericQueueTasksStillRunning() != pdTRUE )
 209              		.loc 2 413 0
 210 005e FFF7FEFF 		bl	xAreGenericQueueTasksStillRunning
 211 0062 0346     		mov	r3, r0
 212 0064 012B     		cmp	r3, #1
 213 0066 02D0     		beq	.L10
 414:App/STM32F4-Discovery/main.c **** 	{
 415:App/STM32F4-Discovery/main.c **** 		lErrorFound = pdTRUE;
 214              		.loc 2 415 0
 215 0068 4FF00103 		mov	r3, #1
 216 006c FB60     		str	r3, [r7, #12]
 217              	.L10:
 416:App/STM32F4-Discovery/main.c **** 	}
 417:App/STM32F4-Discovery/main.c **** 
 418:App/STM32F4-Discovery/main.c **** 	if ( xAreRecursiveMutexTasksStillRunning() != pdTRUE )
 218              		.loc 2 418 0
 219 006e FFF7FEFF 		bl	xAreRecursiveMutexTasksStillRunning
 220 0072 0346     		mov	r3, r0
 221 0074 012B     		cmp	r3, #1
 222 0076 02D0     		beq	.L11
 419:App/STM32F4-Discovery/main.c **** 	{
 420:App/STM32F4-Discovery/main.c **** 		lErrorFound = pdTRUE;
 223              		.loc 2 420 0
 224 0078 4FF00103 		mov	r3, #1
 225 007c FB60     		str	r3, [r7, #12]
 226              	.L11:
 421:App/STM32F4-Discovery/main.c **** 	}
 422:App/STM32F4-Discovery/main.c **** 
 423:App/STM32F4-Discovery/main.c **** 	if( xIsCreateTaskStillRunning() != pdTRUE )
 227              		.loc 2 423 0
 228 007e FFF7FEFF 		bl	xIsCreateTaskStillRunning
 229 0082 0346     		mov	r3, r0
 230 0084 012B     		cmp	r3, #1
 231 0086 02D0     		beq	.L12
 424:App/STM32F4-Discovery/main.c **** 	{
 425:App/STM32F4-Discovery/main.c **** 		lErrorFound = pdTRUE;
 232              		.loc 2 425 0
 233 0088 4FF00103 		mov	r3, #1
 234 008c FB60     		str	r3, [r7, #12]
 235              	.L12:
 426:App/STM32F4-Discovery/main.c **** 	}
 427:App/STM32F4-Discovery/main.c **** 
 428:App/STM32F4-Discovery/main.c **** 	if( xArePollingQueuesStillRunning() != pdTRUE )
 236              		.loc 2 428 0
 237 008e FFF7FEFF 		bl	xArePollingQueuesStillRunning
 238 0092 0346     		mov	r3, r0
 239 0094 012B     		cmp	r3, #1
 240 0096 02D0     		beq	.L13
 429:App/STM32F4-Discovery/main.c **** 	{
 430:App/STM32F4-Discovery/main.c **** 		lErrorFound = pdTRUE;
 241              		.loc 2 430 0
 242 0098 4FF00103 		mov	r3, #1
 243 009c FB60     		str	r3, [r7, #12]
 244              	.L13:
 431:App/STM32F4-Discovery/main.c **** 	}
 432:App/STM32F4-Discovery/main.c **** 
 433:App/STM32F4-Discovery/main.c **** 	if( xAreSemaphoreTasksStillRunning() != pdTRUE )
 245              		.loc 2 433 0
 246 009e FFF7FEFF 		bl	xAreSemaphoreTasksStillRunning
 247 00a2 0346     		mov	r3, r0
 248 00a4 012B     		cmp	r3, #1
 249 00a6 02D0     		beq	.L14
 434:App/STM32F4-Discovery/main.c **** 	{
 435:App/STM32F4-Discovery/main.c **** 		lErrorFound = pdTRUE;
 250              		.loc 2 435 0
 251 00a8 4FF00103 		mov	r3, #1
 252 00ac FB60     		str	r3, [r7, #12]
 253              	.L14:
 436:App/STM32F4-Discovery/main.c **** 	}
 437:App/STM32F4-Discovery/main.c **** 
 438:App/STM32F4-Discovery/main.c **** 	/* Check that the register test 1 task is still running. */
 439:App/STM32F4-Discovery/main.c **** 	if( ulLastRegTest1Value == ulRegTest1LoopCounter )
 254              		.loc 2 439 0
 255 00ae 40F20003 		movw	r3, #:lower16:ulLastRegTest1Value.7750
 256 00b2 C0F20003 		movt	r3, #:upper16:ulLastRegTest1Value.7750
 257 00b6 1A68     		ldr	r2, [r3, #0]
 258 00b8 40F20003 		movw	r3, #:lower16:ulRegTest1LoopCounter
 259 00bc C0F20003 		movt	r3, #:upper16:ulRegTest1LoopCounter
 260 00c0 1B68     		ldr	r3, [r3, #0]
 261 00c2 9A42     		cmp	r2, r3
 262 00c4 02D1     		bne	.L15
 440:App/STM32F4-Discovery/main.c **** 	{
 441:App/STM32F4-Discovery/main.c **** 		lErrorFound = pdTRUE;
 263              		.loc 2 441 0
 264 00c6 4FF00103 		mov	r3, #1
 265 00ca FB60     		str	r3, [r7, #12]
 266              	.L15:
 442:App/STM32F4-Discovery/main.c **** 	}
 443:App/STM32F4-Discovery/main.c **** 	ulLastRegTest1Value = ulRegTest1LoopCounter;
 267              		.loc 2 443 0
 268 00cc 40F20003 		movw	r3, #:lower16:ulRegTest1LoopCounter
 269 00d0 C0F20003 		movt	r3, #:upper16:ulRegTest1LoopCounter
 270 00d4 1A68     		ldr	r2, [r3, #0]
 271 00d6 40F20003 		movw	r3, #:lower16:ulLastRegTest1Value.7750
 272 00da C0F20003 		movt	r3, #:upper16:ulLastRegTest1Value.7750
 273 00de 1A60     		str	r2, [r3, #0]
 444:App/STM32F4-Discovery/main.c **** 
 445:App/STM32F4-Discovery/main.c **** 	/* Check that the register test 2 task is still running. */
 446:App/STM32F4-Discovery/main.c **** 	if( ulLastRegTest2Value == ulRegTest2LoopCounter )
 274              		.loc 2 446 0
 275 00e0 40F20003 		movw	r3, #:lower16:ulLastRegTest2Value.7751
 276 00e4 C0F20003 		movt	r3, #:upper16:ulLastRegTest2Value.7751
 277 00e8 1A68     		ldr	r2, [r3, #0]
 278 00ea 40F20003 		movw	r3, #:lower16:ulRegTest2LoopCounter
 279 00ee C0F20003 		movt	r3, #:upper16:ulRegTest2LoopCounter
 280 00f2 1B68     		ldr	r3, [r3, #0]
 281 00f4 9A42     		cmp	r2, r3
 282 00f6 02D1     		bne	.L16
 447:App/STM32F4-Discovery/main.c **** 	{
 448:App/STM32F4-Discovery/main.c **** 		lErrorFound = pdTRUE;
 283              		.loc 2 448 0
 284 00f8 4FF00103 		mov	r3, #1
 285 00fc FB60     		str	r3, [r7, #12]
 286              	.L16:
 449:App/STM32F4-Discovery/main.c **** 	}
 450:App/STM32F4-Discovery/main.c **** 	ulLastRegTest2Value = ulRegTest2LoopCounter;
 287              		.loc 2 450 0
 288 00fe 40F20003 		movw	r3, #:lower16:ulRegTest2LoopCounter
 289 0102 C0F20003 		movt	r3, #:upper16:ulRegTest2LoopCounter
 290 0106 1A68     		ldr	r2, [r3, #0]
 291 0108 40F20003 		movw	r3, #:lower16:ulLastRegTest2Value.7751
 292 010c C0F20003 		movt	r3, #:upper16:ulLastRegTest2Value.7751
 293 0110 1A60     		str	r2, [r3, #0]
 451:App/STM32F4-Discovery/main.c **** 
 452:App/STM32F4-Discovery/main.c **** 	/* Toggle the check LED to give an indication of the system status.  If
 453:App/STM32F4-Discovery/main.c **** 	the LED toggles every mainCHECK_TIMER_PERIOD_MS milliseconds then
 454:App/STM32F4-Discovery/main.c **** 	everything is ok.  A faster toggle indicates an error. */
 455:App/STM32F4-Discovery/main.c **** 	vParTestToggleLED( mainCHECK_LED );
 294              		.loc 2 455 0
 295 0112 4FF00300 		mov	r0, #3
 296 0116 FFF7FEFF 		bl	vParTestToggleLED
 456:App/STM32F4-Discovery/main.c **** 
 457:App/STM32F4-Discovery/main.c **** 	/* Have any errors been latch in lErrorFound?  If so, shorten the
 458:App/STM32F4-Discovery/main.c **** 	period of the check timer to mainERROR_CHECK_TIMER_PERIOD_MS milliseconds.
 459:App/STM32F4-Discovery/main.c **** 	This will result in an increase in the rate at which mainCHECK_LED
 460:App/STM32F4-Discovery/main.c **** 	toggles. */
 461:App/STM32F4-Discovery/main.c **** 	if( lErrorFound != pdFALSE )
 297              		.loc 2 461 0
 298 011a FB68     		ldr	r3, [r7, #12]
 299 011c 002B     		cmp	r3, #0
 300 011e 19D0     		beq	.L4
 462:App/STM32F4-Discovery/main.c **** 	{
 463:App/STM32F4-Discovery/main.c **** 		if( lChangedTimerPeriodAlready == pdFALSE )
 301              		.loc 2 463 0
 302 0120 40F20003 		movw	r3, #:lower16:lChangedTimerPeriodAlready.7749
 303 0124 C0F20003 		movt	r3, #:upper16:lChangedTimerPeriodAlready.7749
 304 0128 1B68     		ldr	r3, [r3, #0]
 305 012a 002B     		cmp	r3, #0
 306 012c 12D1     		bne	.L4
 464:App/STM32F4-Discovery/main.c **** 		{
 465:App/STM32F4-Discovery/main.c **** 			lChangedTimerPeriodAlready = pdTRUE;
 307              		.loc 2 465 0
 308 012e 40F20003 		movw	r3, #:lower16:lChangedTimerPeriodAlready.7749
 309 0132 C0F20003 		movt	r3, #:upper16:lChangedTimerPeriodAlready.7749
 310 0136 4FF00102 		mov	r2, #1
 311 013a 1A60     		str	r2, [r3, #0]
 466:App/STM32F4-Discovery/main.c **** 
 467:App/STM32F4-Discovery/main.c **** 			/* This call to xTimerChangePeriod() uses a zero block time.
 468:App/STM32F4-Discovery/main.c **** 			Functions called from inside of a timer callback function must
 469:App/STM32F4-Discovery/main.c **** 			*never* attempt	to block. */
 470:App/STM32F4-Discovery/main.c **** 			xTimerChangePeriod( xTimer, ( mainERROR_CHECK_TIMER_PERIOD_MS ), mainDONT_BLOCK );
 312              		.loc 2 470 0
 313 013c 4FF00003 		mov	r3, #0
 314 0140 0093     		str	r3, [sp, #0]
 315 0142 7868     		ldr	r0, [r7, #4]
 316 0144 4FF00201 		mov	r1, #2
 317 0148 4FF0C802 		mov	r2, #200
 318 014c 4FF00003 		mov	r3, #0
 319 0150 FFF7FEFF 		bl	xTimerGenericCommand
 320              	.L4:
 471:App/STM32F4-Discovery/main.c **** 		}
 472:App/STM32F4-Discovery/main.c **** 	}
 473:App/STM32F4-Discovery/main.c **** }
 321              		.loc 2 473 0
 322 0154 07F11007 		add	r7, r7, #16
 323 0158 BD46     		mov	sp, r7
 324 015a 80BD     		pop	{r7, pc}
 325              		.cfi_endproc
 326              	.LFE111:
 328              		.section	.text.prvButtonTestTask,"ax",%progbits
 329              		.align	2
 330              		.thumb
 331              		.thumb_func
 333              	prvButtonTestTask:
 334              	.LFB112:
 474:App/STM32F4-Discovery/main.c **** /*-----------------------------------------------------------*/
 475:App/STM32F4-Discovery/main.c **** 
 476:App/STM32F4-Discovery/main.c **** static void prvButtonTestTask( void *pvParameters )
 477:App/STM32F4-Discovery/main.c **** {
 335              		.loc 2 477 0
 336              		.cfi_startproc
 337              		@ args = 0, pretend = 0, frame = 8
 338              		@ frame_needed = 1, uses_anonymous_args = 0
 339 0000 80B5     		push	{r7, lr}
 340              	.LCFI8:
 341              		.cfi_def_cfa_offset 8
 342              		.cfi_offset 7, -8
 343              		.cfi_offset 14, -4
 344 0002 82B0     		sub	sp, sp, #8
 345              	.LCFI9:
 346              		.cfi_def_cfa_offset 16
 347 0004 00AF     		add	r7, sp, #0
 348              	.LCFI10:
 349              		.cfi_def_cfa_register 7
 350 0006 7860     		str	r0, [r7, #4]
 478:App/STM32F4-Discovery/main.c **** 	configASSERT( xTestSemaphore );
 351              		.loc 2 478 0
 352 0008 40F20003 		movw	r3, #:lower16:xTestSemaphore
 353 000c C0F20003 		movt	r3, #:upper16:xTestSemaphore
 354 0010 1B68     		ldr	r3, [r3, #0]
 355 0012 002B     		cmp	r3, #0
 356 0014 02D1     		bne	.L19
 357              		.loc 2 478 0 is_stmt 0 discriminator 1
 358 0016 FFF7FEFF 		bl	ulPortSetInterruptMask
 359              	.L20:
 360              		.loc 2 478 0 discriminator 2
 361 001a FEE7     		b	.L20
 362              	.L19:
 479:App/STM32F4-Discovery/main.c **** 
 480:App/STM32F4-Discovery/main.c **** 	/* This is the task used as an example of how to synchronise a task with
 481:App/STM32F4-Discovery/main.c **** 	an interrupt.  Each time the button interrupt gives the semaphore, this task
 482:App/STM32F4-Discovery/main.c **** 	will unblock, increment its execution counter, then return to block
 483:App/STM32F4-Discovery/main.c **** 	again. */
 484:App/STM32F4-Discovery/main.c **** 
 485:App/STM32F4-Discovery/main.c **** 	/* Take the semaphore before started to ensure it is in the correct
 486:App/STM32F4-Discovery/main.c **** 	state. */
 487:App/STM32F4-Discovery/main.c **** 	xSemaphoreTake( xTestSemaphore, mainDONT_BLOCK );
 363              		.loc 2 487 0 is_stmt 1
 364 001c 40F20003 		movw	r3, #:lower16:xTestSemaphore
 365 0020 C0F20003 		movt	r3, #:upper16:xTestSemaphore
 366 0024 1B68     		ldr	r3, [r3, #0]
 367 0026 1846     		mov	r0, r3
 368 0028 4FF00001 		mov	r1, #0
 369 002c 4FF00002 		mov	r2, #0
 370 0030 4FF00003 		mov	r3, #0
 371 0034 FFF7FEFF 		bl	xQueueGenericReceive
 372              	.L21:
 488:App/STM32F4-Discovery/main.c **** 
 489:App/STM32F4-Discovery/main.c **** 	for( ;; )
 490:App/STM32F4-Discovery/main.c **** 	{
 491:App/STM32F4-Discovery/main.c **** 		xSemaphoreTake( xTestSemaphore, portMAX_DELAY );
 373              		.loc 2 491 0 discriminator 1
 374 0038 40F20003 		movw	r3, #:lower16:xTestSemaphore
 375 003c C0F20003 		movt	r3, #:upper16:xTestSemaphore
 376 0040 1B68     		ldr	r3, [r3, #0]
 377 0042 1846     		mov	r0, r3
 378 0044 4FF00001 		mov	r1, #0
 379 0048 4FF0FF32 		mov	r2, #-1
 380 004c 4FF00003 		mov	r3, #0
 381 0050 FFF7FEFF 		bl	xQueueGenericReceive
 492:App/STM32F4-Discovery/main.c **** 		ulButtonPressCounts++;
 382              		.loc 2 492 0 discriminator 1
 383 0054 40F20003 		movw	r3, #:lower16:ulButtonPressCounts
 384 0058 C0F20003 		movt	r3, #:upper16:ulButtonPressCounts
 385 005c 1B68     		ldr	r3, [r3, #0]
 386 005e 03F10102 		add	r2, r3, #1
 387 0062 40F20003 		movw	r3, #:lower16:ulButtonPressCounts
 388 0066 C0F20003 		movt	r3, #:upper16:ulButtonPressCounts
 389 006a 1A60     		str	r2, [r3, #0]
 493:App/STM32F4-Discovery/main.c **** 	}
 390              		.loc 2 493 0 discriminator 1
 391 006c E4E7     		b	.L21
 392              		.cfi_endproc
 393              	.LFE112:
 395 006e 00BF     		.section	.text.prvSetupHardware,"ax",%progbits
 396              		.align	2
 397              		.thumb
 398              		.thumb_func
 400              	prvSetupHardware:
 401              	.LFB113:
 494:App/STM32F4-Discovery/main.c **** }
 495:App/STM32F4-Discovery/main.c **** /*-----------------------------------------------------------*/
 496:App/STM32F4-Discovery/main.c **** 
 497:App/STM32F4-Discovery/main.c **** static void prvSetupHardware( void )
 498:App/STM32F4-Discovery/main.c **** {
 402              		.loc 2 498 0
 403              		.cfi_startproc
 404              		@ args = 0, pretend = 0, frame = 0
 405              		@ frame_needed = 1, uses_anonymous_args = 0
 406 0000 80B5     		push	{r7, lr}
 407              	.LCFI11:
 408              		.cfi_def_cfa_offset 8
 409              		.cfi_offset 7, -8
 410              		.cfi_offset 14, -4
 411 0002 00AF     		add	r7, sp, #0
 412              	.LCFI12:
 413              		.cfi_def_cfa_register 7
 499:App/STM32F4-Discovery/main.c **** 	/* Setup STM32 system (clock, PLL and Flash configuration) */
 500:App/STM32F4-Discovery/main.c **** 	SystemInit();
 414              		.loc 2 500 0
 415 0004 FFF7FEFF 		bl	SystemInit
 501:App/STM32F4-Discovery/main.c **** 
 502:App/STM32F4-Discovery/main.c **** 	/* Ensure all priority bits are assigned as preemption priority bits. */
 503:App/STM32F4-Discovery/main.c **** 	NVIC_PriorityGroupConfig( NVIC_PriorityGroup_4 );
 416              		.loc 2 503 0
 417 0008 4FF44070 		mov	r0, #768
 418 000c FFF7FEFF 		bl	NVIC_PriorityGroupConfig
 504:App/STM32F4-Discovery/main.c **** 
 505:App/STM32F4-Discovery/main.c **** 	/* Setup the LED outputs. */
 506:App/STM32F4-Discovery/main.c **** 	vParTestInitialise();
 419              		.loc 2 506 0
 420 0010 FFF7FEFF 		bl	vParTestInitialise
 507:App/STM32F4-Discovery/main.c **** 
 508:App/STM32F4-Discovery/main.c **** 	/* Configure the button input.  This configures the interrupt to use the
 509:App/STM32F4-Discovery/main.c **** 	lowest interrupt priority, so it is ok to use the ISR safe FreeRTOS API
 510:App/STM32F4-Discovery/main.c **** 	from the button interrupt handler. */
 511:App/STM32F4-Discovery/main.c **** 	//STM_EVAL_PBInit( BUTTON_USER, BUTTON_MODE_EXTI );
 512:App/STM32F4-Discovery/main.c **** }
 421              		.loc 2 512 0
 422 0014 80BD     		pop	{r7, pc}
 423              		.cfi_endproc
 424              	.LFE113:
 426 0016 00BF     		.section	.text.vApplicationTickHook,"ax",%progbits
 427              		.align	2
 428              		.global	vApplicationTickHook
 429              		.thumb
 430              		.thumb_func
 432              	vApplicationTickHook:
 433              	.LFB114:
 513:App/STM32F4-Discovery/main.c **** /*-----------------------------------------------------------*/
 514:App/STM32F4-Discovery/main.c **** 
 515:App/STM32F4-Discovery/main.c **** void vApplicationTickHook( void )
 516:App/STM32F4-Discovery/main.c **** {
 434              		.loc 2 516 0
 435              		.cfi_startproc
 436              		@ args = 0, pretend = 0, frame = 0
 437              		@ frame_needed = 1, uses_anonymous_args = 0
 438 0000 80B5     		push	{r7, lr}
 439              	.LCFI13:
 440              		.cfi_def_cfa_offset 8
 441              		.cfi_offset 7, -8
 442              		.cfi_offset 14, -4
 443 0002 00AF     		add	r7, sp, #0
 444              	.LCFI14:
 445              		.cfi_def_cfa_register 7
 517:App/STM32F4-Discovery/main.c **** 	#if ( mainCREATE_SIMPLE_LED_FLASHER_DEMO_ONLY == 0 )
 518:App/STM32F4-Discovery/main.c **** 	{
 519:App/STM32F4-Discovery/main.c **** 		/* Just to verify that the interrupt nesting behaves as expected,
 520:App/STM32F4-Discovery/main.c **** 		increment ulFPUInterruptNesting on entry, and decrement it on exit. */
 521:App/STM32F4-Discovery/main.c **** 		ulFPUInterruptNesting++;
 446              		.loc 2 521 0
 447 0004 40F20003 		movw	r3, #:lower16:ulFPUInterruptNesting
 448 0008 C0F20003 		movt	r3, #:upper16:ulFPUInterruptNesting
 449 000c 1B68     		ldr	r3, [r3, #0]
 450 000e 03F10102 		add	r2, r3, #1
 451 0012 40F20003 		movw	r3, #:lower16:ulFPUInterruptNesting
 452 0016 C0F20003 		movt	r3, #:upper16:ulFPUInterruptNesting
 453 001a 1A60     		str	r2, [r3, #0]
 522:App/STM32F4-Discovery/main.c **** 
 523:App/STM32F4-Discovery/main.c **** 		/* Fill the FPU registers with 0. */
 524:App/STM32F4-Discovery/main.c **** 		//vRegTestClearFlopRegistersToParameterValue( 0UL );
 525:App/STM32F4-Discovery/main.c **** 
 526:App/STM32F4-Discovery/main.c **** 		/* Trigger a timer 2 interrupt, which will fill the registers with a
 527:App/STM32F4-Discovery/main.c **** 		different value and itself trigger a timer 3 interrupt.  Note that the
 528:App/STM32F4-Discovery/main.c **** 		timers are not actually used.  The timer 2 and 3 interrupt vectors are
 529:App/STM32F4-Discovery/main.c **** 		just used for convenience. */
 530:App/STM32F4-Discovery/main.c **** 		NVIC_SetPendingIRQ( TIM2_IRQn );
 454              		.loc 2 530 0
 455 001c 4FF01C00 		mov	r0, #28
 456 0020 FFF7FEFF 		bl	NVIC_SetPendingIRQ
 531:App/STM32F4-Discovery/main.c **** 
 532:App/STM32F4-Discovery/main.c **** 		/* Ensure that, after returning from the nested interrupts, all the FPU
 533:App/STM32F4-Discovery/main.c **** 		registers contain the value to which they were set by the tick hook
 534:App/STM32F4-Discovery/main.c **** 		function. */
 535:App/STM32F4-Discovery/main.c **** 		//configASSERT( ulRegTestCheckFlopRegistersContainParameterValue( 0UL ) );
 536:App/STM32F4-Discovery/main.c **** 
 537:App/STM32F4-Discovery/main.c **** 		ulFPUInterruptNesting--;
 457              		.loc 2 537 0
 458 0024 40F20003 		movw	r3, #:lower16:ulFPUInterruptNesting
 459 0028 C0F20003 		movt	r3, #:upper16:ulFPUInterruptNesting
 460 002c 1B68     		ldr	r3, [r3, #0]
 461 002e 03F1FF32 		add	r2, r3, #-1
 462 0032 40F20003 		movw	r3, #:lower16:ulFPUInterruptNesting
 463 0036 C0F20003 		movt	r3, #:upper16:ulFPUInterruptNesting
 464 003a 1A60     		str	r2, [r3, #0]
 538:App/STM32F4-Discovery/main.c **** 	}
 539:App/STM32F4-Discovery/main.c **** 	#endif
 540:App/STM32F4-Discovery/main.c **** }
 465              		.loc 2 540 0
 466 003c 80BD     		pop	{r7, pc}
 467              		.cfi_endproc
 468              	.LFE114:
 470 003e 00BF     		.section	.text.prvSetupNestedFPUInterruptsTest,"ax",%progbits
 471              		.align	2
 472              		.thumb
 473              		.thumb_func
 475              	prvSetupNestedFPUInterruptsTest:
 476              	.LFB115:
 541:App/STM32F4-Discovery/main.c **** /*-----------------------------------------------------------*/
 542:App/STM32F4-Discovery/main.c **** 
 543:App/STM32F4-Discovery/main.c **** static void prvSetupNestedFPUInterruptsTest( void )
 544:App/STM32F4-Discovery/main.c **** {
 477              		.loc 2 544 0
 478              		.cfi_startproc
 479              		@ args = 0, pretend = 0, frame = 8
 480              		@ frame_needed = 1, uses_anonymous_args = 0
 481 0000 80B5     		push	{r7, lr}
 482              	.LCFI15:
 483              		.cfi_def_cfa_offset 8
 484              		.cfi_offset 7, -8
 485              		.cfi_offset 14, -4
 486 0002 82B0     		sub	sp, sp, #8
 487              	.LCFI16:
 488              		.cfi_def_cfa_offset 16
 489 0004 00AF     		add	r7, sp, #0
 490              	.LCFI17:
 491              		.cfi_def_cfa_register 7
 545:App/STM32F4-Discovery/main.c **** NVIC_InitTypeDef NVIC_InitStructure;
 546:App/STM32F4-Discovery/main.c **** 
 547:App/STM32F4-Discovery/main.c **** 	/* Enable the TIM2 interrupt in the NVIC.  The timer itself is not used,
 548:App/STM32F4-Discovery/main.c **** 	just its interrupt vector to force nesting from software.  TIM2 must have
 549:App/STM32F4-Discovery/main.c **** 	a lower priority than TIM3, and both must have priorities above
 550:App/STM32F4-Discovery/main.c **** 	configMAX_SYSCALL_INTERRUPT_PRIORITY. */
 551:App/STM32F4-Discovery/main.c **** 	NVIC_InitStructure.NVIC_IRQChannel = TIM2_IRQn;
 492              		.loc 2 551 0
 493 0006 4FF01C03 		mov	r3, #28
 494 000a 3B71     		strb	r3, [r7, #4]
 552:App/STM32F4-Discovery/main.c **** 	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORIT
 495              		.loc 2 552 0
 496 000c 4FF00403 		mov	r3, #4
 497 0010 7B71     		strb	r3, [r7, #5]
 553:App/STM32F4-Discovery/main.c **** 	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 498              		.loc 2 553 0
 499 0012 4FF00003 		mov	r3, #0
 500 0016 BB71     		strb	r3, [r7, #6]
 554:App/STM32F4-Discovery/main.c **** 	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 501              		.loc 2 554 0
 502 0018 4FF00103 		mov	r3, #1
 503 001c FB71     		strb	r3, [r7, #7]
 555:App/STM32F4-Discovery/main.c **** 	NVIC_Init( &NVIC_InitStructure );
 504              		.loc 2 555 0
 505 001e 07F10403 		add	r3, r7, #4
 506 0022 1846     		mov	r0, r3
 507 0024 FFF7FEFF 		bl	NVIC_Init
 556:App/STM32F4-Discovery/main.c **** 
 557:App/STM32F4-Discovery/main.c **** 	/* Enable the TIM3 interrupt in the NVIC.  The timer itself is not used,
 558:App/STM32F4-Discovery/main.c **** 	just its interrupt vector to force nesting from software.  TIM2 must have
 559:App/STM32F4-Discovery/main.c **** 	a lower priority than TIM3, and both must have priorities above
 560:App/STM32F4-Discovery/main.c **** 	configMAX_SYSCALL_INTERRUPT_PRIORITY. */
 561:App/STM32F4-Discovery/main.c **** 	NVIC_InitStructure.NVIC_IRQChannel = TIM3_IRQn;
 508              		.loc 2 561 0
 509 0028 4FF01D03 		mov	r3, #29
 510 002c 3B71     		strb	r3, [r7, #4]
 562:App/STM32F4-Discovery/main.c **** 	NVIC_InitStructure.NVIC_IRQChannelPreemptionPriority = configLIBRARY_MAX_SYSCALL_INTERRUPT_PRIORIT
 511              		.loc 2 562 0
 512 002e 4FF00303 		mov	r3, #3
 513 0032 7B71     		strb	r3, [r7, #5]
 563:App/STM32F4-Discovery/main.c **** 	NVIC_InitStructure.NVIC_IRQChannelSubPriority = 0;
 514              		.loc 2 563 0
 515 0034 4FF00003 		mov	r3, #0
 516 0038 BB71     		strb	r3, [r7, #6]
 564:App/STM32F4-Discovery/main.c **** 	NVIC_InitStructure.NVIC_IRQChannelCmd = ENABLE;
 517              		.loc 2 564 0
 518 003a 4FF00103 		mov	r3, #1
 519 003e FB71     		strb	r3, [r7, #7]
 565:App/STM32F4-Discovery/main.c **** 	NVIC_Init( &NVIC_InitStructure );
 520              		.loc 2 565 0
 521 0040 07F10403 		add	r3, r7, #4
 522 0044 1846     		mov	r0, r3
 523 0046 FFF7FEFF 		bl	NVIC_Init
 566:App/STM32F4-Discovery/main.c **** }
 524              		.loc 2 566 0
 525 004a 07F10807 		add	r7, r7, #8
 526 004e BD46     		mov	sp, r7
 527 0050 80BD     		pop	{r7, pc}
 528              		.cfi_endproc
 529              	.LFE115:
 531 0052 00BF     		.section	.text.TIM3_IRQHandler,"ax",%progbits
 532              		.align	2
 533              		.global	TIM3_IRQHandler
 534              		.thumb
 535              		.thumb_func
 537              	TIM3_IRQHandler:
 538              	.LFB116:
 567:App/STM32F4-Discovery/main.c **** /*-----------------------------------------------------------*/
 568:App/STM32F4-Discovery/main.c **** 
 569:App/STM32F4-Discovery/main.c **** void TIM3_IRQHandler( void )
 570:App/STM32F4-Discovery/main.c **** {
 539              		.loc 2 570 0
 540              		.cfi_startproc
 541              		@ args = 0, pretend = 0, frame = 0
 542              		@ frame_needed = 1, uses_anonymous_args = 0
 543              		@ link register save eliminated.
 544 0000 80B4     		push	{r7}
 545              	.LCFI18:
 546              		.cfi_def_cfa_offset 4
 547              		.cfi_offset 7, -4
 548 0002 00AF     		add	r7, sp, #0
 549              	.LCFI19:
 550              		.cfi_def_cfa_register 7
 571:App/STM32F4-Discovery/main.c **** 	/* Just to verify that the interrupt nesting behaves as expected, increment
 572:App/STM32F4-Discovery/main.c **** 	ulFPUInterruptNesting on entry, and decrement it on exit. */
 573:App/STM32F4-Discovery/main.c **** 	ulFPUInterruptNesting++;
 551              		.loc 2 573 0
 552 0004 40F20003 		movw	r3, #:lower16:ulFPUInterruptNesting
 553 0008 C0F20003 		movt	r3, #:upper16:ulFPUInterruptNesting
 554 000c 1B68     		ldr	r3, [r3, #0]
 555 000e 03F10102 		add	r2, r3, #1
 556 0012 40F20003 		movw	r3, #:lower16:ulFPUInterruptNesting
 557 0016 C0F20003 		movt	r3, #:upper16:ulFPUInterruptNesting
 558 001a 1A60     		str	r2, [r3, #0]
 574:App/STM32F4-Discovery/main.c **** 
 575:App/STM32F4-Discovery/main.c **** 	/* This is the highest priority interrupt in the chain of forced nesting
 576:App/STM32F4-Discovery/main.c **** 	interrupts, so latch the maximum value reached by ulFPUInterruptNesting.
 577:App/STM32F4-Discovery/main.c **** 	This is done purely to allow verification that the nesting depth reaches
 578:App/STM32F4-Discovery/main.c **** 	that intended. */
 579:App/STM32F4-Discovery/main.c **** 	if( ulFPUInterruptNesting > ulMaxFPUInterruptNesting )
 559              		.loc 2 579 0
 560 001c 40F20003 		movw	r3, #:lower16:ulFPUInterruptNesting
 561 0020 C0F20003 		movt	r3, #:upper16:ulFPUInterruptNesting
 562 0024 1A68     		ldr	r2, [r3, #0]
 563 0026 40F20003 		movw	r3, #:lower16:ulMaxFPUInterruptNesting
 564 002a C0F20003 		movt	r3, #:upper16:ulMaxFPUInterruptNesting
 565 002e 1B68     		ldr	r3, [r3, #0]
 566 0030 9A42     		cmp	r2, r3
 567 0032 09D9     		bls	.L26
 580:App/STM32F4-Discovery/main.c **** 	{
 581:App/STM32F4-Discovery/main.c **** 		ulMaxFPUInterruptNesting = ulFPUInterruptNesting;
 568              		.loc 2 581 0
 569 0034 40F20003 		movw	r3, #:lower16:ulFPUInterruptNesting
 570 0038 C0F20003 		movt	r3, #:upper16:ulFPUInterruptNesting
 571 003c 1A68     		ldr	r2, [r3, #0]
 572 003e 40F20003 		movw	r3, #:lower16:ulMaxFPUInterruptNesting
 573 0042 C0F20003 		movt	r3, #:upper16:ulMaxFPUInterruptNesting
 574 0046 1A60     		str	r2, [r3, #0]
 575              	.L26:
 582:App/STM32F4-Discovery/main.c **** 	}
 583:App/STM32F4-Discovery/main.c **** 
 584:App/STM32F4-Discovery/main.c **** 	/* Fill the FPU registers with 99 to overwrite the values written by
 585:App/STM32F4-Discovery/main.c **** 	TIM2_IRQHandler(). */
 586:App/STM32F4-Discovery/main.c **** 	//vRegTestClearFlopRegistersToParameterValue( 99UL );
 587:App/STM32F4-Discovery/main.c **** 
 588:App/STM32F4-Discovery/main.c **** 	ulFPUInterruptNesting--;
 576              		.loc 2 588 0
 577 0048 40F20003 		movw	r3, #:lower16:ulFPUInterruptNesting
 578 004c C0F20003 		movt	r3, #:upper16:ulFPUInterruptNesting
 579 0050 1B68     		ldr	r3, [r3, #0]
 580 0052 03F1FF32 		add	r2, r3, #-1
 581 0056 40F20003 		movw	r3, #:lower16:ulFPUInterruptNesting
 582 005a C0F20003 		movt	r3, #:upper16:ulFPUInterruptNesting
 583 005e 1A60     		str	r2, [r3, #0]
 589:App/STM32F4-Discovery/main.c **** }
 584              		.loc 2 589 0
 585 0060 BD46     		mov	sp, r7
 586 0062 80BC     		pop	{r7}
 587 0064 7047     		bx	lr
 588              		.cfi_endproc
 589              	.LFE116:
 591 0066 00BF     		.section	.text.TIM2_IRQHandler,"ax",%progbits
 592              		.align	2
 593              		.global	TIM2_IRQHandler
 594              		.thumb
 595              		.thumb_func
 597              	TIM2_IRQHandler:
 598              	.LFB117:
 590:App/STM32F4-Discovery/main.c **** /*-----------------------------------------------------------*/
 591:App/STM32F4-Discovery/main.c **** 
 592:App/STM32F4-Discovery/main.c **** void TIM2_IRQHandler( void )
 593:App/STM32F4-Discovery/main.c **** {
 599              		.loc 2 593 0
 600              		.cfi_startproc
 601              		@ args = 0, pretend = 0, frame = 0
 602              		@ frame_needed = 1, uses_anonymous_args = 0
 603 0000 80B5     		push	{r7, lr}
 604              	.LCFI20:
 605              		.cfi_def_cfa_offset 8
 606              		.cfi_offset 7, -8
 607              		.cfi_offset 14, -4
 608 0002 00AF     		add	r7, sp, #0
 609              	.LCFI21:
 610              		.cfi_def_cfa_register 7
 594:App/STM32F4-Discovery/main.c **** 	/* Just to verify that the interrupt nesting behaves as expected, increment
 595:App/STM32F4-Discovery/main.c **** 	ulFPUInterruptNesting on entry, and decrement it on exit. */
 596:App/STM32F4-Discovery/main.c **** 	ulFPUInterruptNesting++;
 611              		.loc 2 596 0
 612 0004 40F20003 		movw	r3, #:lower16:ulFPUInterruptNesting
 613 0008 C0F20003 		movt	r3, #:upper16:ulFPUInterruptNesting
 614 000c 1B68     		ldr	r3, [r3, #0]
 615 000e 03F10102 		add	r2, r3, #1
 616 0012 40F20003 		movw	r3, #:lower16:ulFPUInterruptNesting
 617 0016 C0F20003 		movt	r3, #:upper16:ulFPUInterruptNesting
 618 001a 1A60     		str	r2, [r3, #0]
 597:App/STM32F4-Discovery/main.c **** 
 598:App/STM32F4-Discovery/main.c **** 	/* Fill the FPU registers with 1. */
 599:App/STM32F4-Discovery/main.c **** 	//vRegTestClearFlopRegistersToParameterValue( 1UL );
 600:App/STM32F4-Discovery/main.c **** 
 601:App/STM32F4-Discovery/main.c **** 	/* Trigger a timer 3 interrupt, which will fill the registers with a
 602:App/STM32F4-Discovery/main.c **** 	different value. */
 603:App/STM32F4-Discovery/main.c **** 	NVIC_SetPendingIRQ( TIM3_IRQn );
 619              		.loc 2 603 0
 620 001c 4FF01D00 		mov	r0, #29
 621 0020 FFF7FEFF 		bl	NVIC_SetPendingIRQ
 604:App/STM32F4-Discovery/main.c **** 
 605:App/STM32F4-Discovery/main.c **** 	/* Ensure that, after returning from the nesting interrupt, all the FPU
 606:App/STM32F4-Discovery/main.c **** 	registers contain the value to which they were set by this interrupt
 607:App/STM32F4-Discovery/main.c **** 	function. */
 608:App/STM32F4-Discovery/main.c **** 	//configASSERT( ulRegTestCheckFlopRegistersContainParameterValue( 1UL ) );
 609:App/STM32F4-Discovery/main.c **** 
 610:App/STM32F4-Discovery/main.c **** 	ulFPUInterruptNesting--;
 622              		.loc 2 610 0
 623 0024 40F20003 		movw	r3, #:lower16:ulFPUInterruptNesting
 624 0028 C0F20003 		movt	r3, #:upper16:ulFPUInterruptNesting
 625 002c 1B68     		ldr	r3, [r3, #0]
 626 002e 03F1FF32 		add	r2, r3, #-1
 627 0032 40F20003 		movw	r3, #:lower16:ulFPUInterruptNesting
 628 0036 C0F20003 		movt	r3, #:upper16:ulFPUInterruptNesting
 629 003a 1A60     		str	r2, [r3, #0]
 611:App/STM32F4-Discovery/main.c **** }
 630              		.loc 2 611 0
 631 003c 80BD     		pop	{r7, pc}
 632              		.cfi_endproc
 633              	.LFE117:
 635 003e 00BF     		.section	.rodata
 636              		.align	2
 637              	.LC0:
 638 0000 52656731 		.ascii	"Reg1\000"
 638      00
 639 0005 000000   		.align	2
 640              	.LC1:
 641 0008 52656732 		.ascii	"Reg2\000"
 641      00
 642 000d 000000   		.align	2
 643              	.LC2:
 644 0010 42746E54 		.ascii	"BtnTest\000"
 644      65737400 
 645              		.align	2
 646              	.LC3:
 647 0018 43686563 		.ascii	"CheckTimer\000"
 647      6B54696D 
 647      657200
 648 0023 00       		.section	.text.prvOptionallyCreateComprehensveTestApplication,"ax",%progbits
 649              		.align	2
 650              		.thumb
 651              		.thumb_func
 653              	prvOptionallyCreateComprehensveTestApplication:
 654              	.LFB118:
 612:App/STM32F4-Discovery/main.c **** /*-----------------------------------------------------------*/
 613:App/STM32F4-Discovery/main.c **** 
 614:App/STM32F4-Discovery/main.c **** static void prvOptionallyCreateComprehensveTestApplication( void )
 615:App/STM32F4-Discovery/main.c **** {
 655              		.loc 2 615 0
 656              		.cfi_startproc
 657              		@ args = 0, pretend = 0, frame = 8
 658              		@ frame_needed = 1, uses_anonymous_args = 0
 659 0000 80B5     		push	{r7, lr}
 660              	.LCFI22:
 661              		.cfi_def_cfa_offset 8
 662              		.cfi_offset 7, -8
 663              		.cfi_offset 14, -4
 664 0002 86B0     		sub	sp, sp, #24
 665              	.LCFI23:
 666              		.cfi_def_cfa_offset 32
 667 0004 04AF     		add	r7, sp, #16
 668              	.LCFI24:
 669              		.cfi_def_cfa 7, 16
 670              	.LBB2:
 616:App/STM32F4-Discovery/main.c **** 	#if ( mainCREATE_SIMPLE_LED_FLASHER_DEMO_ONLY == 0 )
 617:App/STM32F4-Discovery/main.c **** 	{
 618:App/STM32F4-Discovery/main.c **** 	xTimerHandle xCheckTimer = NULL;
 671              		.loc 2 618 0
 672 0006 4FF00003 		mov	r3, #0
 673 000a 7B60     		str	r3, [r7, #4]
 619:App/STM32F4-Discovery/main.c **** 
 620:App/STM32F4-Discovery/main.c **** 		/* Configure the interrupts used to test FPU registers being used from
 621:App/STM32F4-Discovery/main.c **** 		nested interrupts. */
 622:App/STM32F4-Discovery/main.c **** 		prvSetupNestedFPUInterruptsTest();
 674              		.loc 2 622 0
 675 000c FFF7FEFF 		bl	prvSetupNestedFPUInterruptsTest
 623:App/STM32F4-Discovery/main.c **** 
 624:App/STM32F4-Discovery/main.c **** 		/* Start all the other standard demo/test tasks. */
 625:App/STM32F4-Discovery/main.c **** 		vStartIntegerMathTasks( tskIDLE_PRIORITY );
 676              		.loc 2 625 0
 677 0010 4FF00000 		mov	r0, #0
 678 0014 FFF7FEFF 		bl	vStartIntegerMathTasks
 626:App/STM32F4-Discovery/main.c **** 		vStartDynamicPriorityTasks();
 679              		.loc 2 626 0
 680 0018 FFF7FEFF 		bl	vStartDynamicPriorityTasks
 627:App/STM32F4-Discovery/main.c **** 		vStartBlockingQueueTasks( mainBLOCK_Q_PRIORITY );
 681              		.loc 2 627 0
 682 001c 4FF00200 		mov	r0, #2
 683 0020 FFF7FEFF 		bl	vStartBlockingQueueTasks
 628:App/STM32F4-Discovery/main.c **** 		vCreateBlockTimeTasks();
 684              		.loc 2 628 0
 685 0024 FFF7FEFF 		bl	vCreateBlockTimeTasks
 629:App/STM32F4-Discovery/main.c **** 		vStartCountingSemaphoreTasks();
 686              		.loc 2 629 0
 687 0028 FFF7FEFF 		bl	vStartCountingSemaphoreTasks
 630:App/STM32F4-Discovery/main.c **** 		vStartGenericQueueTasks( tskIDLE_PRIORITY );
 688              		.loc 2 630 0
 689 002c 4FF00000 		mov	r0, #0
 690 0030 FFF7FEFF 		bl	vStartGenericQueueTasks
 631:App/STM32F4-Discovery/main.c **** 		vStartRecursiveMutexTasks();
 691              		.loc 2 631 0
 692 0034 FFF7FEFF 		bl	vStartRecursiveMutexTasks
 632:App/STM32F4-Discovery/main.c **** 		vStartPolledQueueTasks( mainQUEUE_POLL_PRIORITY );
 693              		.loc 2 632 0
 694 0038 4FF00200 		mov	r0, #2
 695 003c FFF7FEFF 		bl	vStartPolledQueueTasks
 633:App/STM32F4-Discovery/main.c **** 		vStartSemaphoreTasks( mainSEM_TEST_PRIORITY );
 696              		.loc 2 633 0
 697 0040 4FF00100 		mov	r0, #1
 698 0044 FFF7FEFF 		bl	vStartSemaphoreTasks
 634:App/STM32F4-Discovery/main.c **** 
 635:App/STM32F4-Discovery/main.c **** 		/* Most importantly, start the tasks that use the FPU. */
 636:App/STM32F4-Discovery/main.c **** 		vStartMathTasks( mainFLOP_TASK_PRIORITY );
 699              		.loc 2 636 0
 700 0048 4FF00000 		mov	r0, #0
 701 004c FFF7FEFF 		bl	vStartMathTasks
 637:App/STM32F4-Discovery/main.c **** 
 638:App/STM32F4-Discovery/main.c **** 		/* Create the register check tasks, as described at the top of this
 639:App/STM32F4-Discovery/main.c **** 		file */
 640:App/STM32F4-Discovery/main.c **** 		xTaskCreate( vRegTest1Task, ( signed char * ) "Reg1", configMINIMAL_STACK_SIZE, ( void * ) NULL, 
 702              		.loc 2 640 0
 703 0050 4FF00003 		mov	r3, #0
 704 0054 0093     		str	r3, [sp, #0]
 705 0056 4FF00003 		mov	r3, #0
 706 005a 0193     		str	r3, [sp, #4]
 707 005c 4FF00003 		mov	r3, #0
 708 0060 0293     		str	r3, [sp, #8]
 709 0062 4FF00003 		mov	r3, #0
 710 0066 0393     		str	r3, [sp, #12]
 711 0068 40F20000 		movw	r0, #:lower16:vRegTest1Task
 712 006c C0F20000 		movt	r0, #:upper16:vRegTest1Task
 713 0070 40F20001 		movw	r1, #:lower16:.LC0
 714 0074 C0F20001 		movt	r1, #:upper16:.LC0
 715 0078 4FF08202 		mov	r2, #130
 716 007c 4FF00003 		mov	r3, #0
 717 0080 FFF7FEFF 		bl	xTaskGenericCreate
 641:App/STM32F4-Discovery/main.c **** 		xTaskCreate( vRegTest2Task, ( signed char * ) "Reg2", configMINIMAL_STACK_SIZE, ( void * ) NULL, 
 718              		.loc 2 641 0
 719 0084 4FF00003 		mov	r3, #0
 720 0088 0093     		str	r3, [sp, #0]
 721 008a 4FF00003 		mov	r3, #0
 722 008e 0193     		str	r3, [sp, #4]
 723 0090 4FF00003 		mov	r3, #0
 724 0094 0293     		str	r3, [sp, #8]
 725 0096 4FF00003 		mov	r3, #0
 726 009a 0393     		str	r3, [sp, #12]
 727 009c 40F20000 		movw	r0, #:lower16:vRegTest2Task
 728 00a0 C0F20000 		movt	r0, #:upper16:vRegTest2Task
 729 00a4 40F20001 		movw	r1, #:lower16:.LC1
 730 00a8 C0F20001 		movt	r1, #:upper16:.LC1
 731 00ac 4FF08202 		mov	r2, #130
 732 00b0 4FF00003 		mov	r3, #0
 733 00b4 FFF7FEFF 		bl	xTaskGenericCreate
 642:App/STM32F4-Discovery/main.c **** 
 643:App/STM32F4-Discovery/main.c **** 		/* Create the semaphore that is used to demonstrate a task being
 644:App/STM32F4-Discovery/main.c **** 		synchronised with an interrupt. */
 645:App/STM32F4-Discovery/main.c **** 		vSemaphoreCreateBinary( xTestSemaphore );
 734              		.loc 2 645 0
 735 00b8 4FF00100 		mov	r0, #1
 736 00bc 4FF00001 		mov	r1, #0
 737 00c0 4FF00302 		mov	r2, #3
 738 00c4 FFF7FEFF 		bl	xQueueGenericCreate
 739 00c8 0246     		mov	r2, r0
 740 00ca 40F20003 		movw	r3, #:lower16:xTestSemaphore
 741 00ce C0F20003 		movt	r3, #:upper16:xTestSemaphore
 742 00d2 1A60     		str	r2, [r3, #0]
 743 00d4 40F20003 		movw	r3, #:lower16:xTestSemaphore
 744 00d8 C0F20003 		movt	r3, #:upper16:xTestSemaphore
 745 00dc 1B68     		ldr	r3, [r3, #0]
 746 00de 002B     		cmp	r3, #0
 747 00e0 0DD0     		beq	.L29
 748              		.loc 2 645 0 is_stmt 0 discriminator 1
 749 00e2 40F20003 		movw	r3, #:lower16:xTestSemaphore
 750 00e6 C0F20003 		movt	r3, #:upper16:xTestSemaphore
 751 00ea 1B68     		ldr	r3, [r3, #0]
 752 00ec 1846     		mov	r0, r3
 753 00ee 4FF00001 		mov	r1, #0
 754 00f2 4FF00002 		mov	r2, #0
 755 00f6 4FF00003 		mov	r3, #0
 756 00fa FFF7FEFF 		bl	xQueueGenericSend
 757              	.L29:
 646:App/STM32F4-Discovery/main.c **** 
 647:App/STM32F4-Discovery/main.c **** 		/* Create the task that is unblocked by the demonstration interrupt. */
 648:App/STM32F4-Discovery/main.c **** 		xTaskCreate( prvButtonTestTask, ( signed char * ) "BtnTest", configMINIMAL_STACK_SIZE, ( void * )
 758              		.loc 2 648 0 is_stmt 1
 759 00fe 4FF00003 		mov	r3, #0
 760 0102 0093     		str	r3, [sp, #0]
 761 0104 4FF00003 		mov	r3, #0
 762 0108 0193     		str	r3, [sp, #4]
 763 010a 4FF00003 		mov	r3, #0
 764 010e 0293     		str	r3, [sp, #8]
 765 0110 4FF00003 		mov	r3, #0
 766 0114 0393     		str	r3, [sp, #12]
 767 0116 40F20000 		movw	r0, #:lower16:prvButtonTestTask
 768 011a C0F20000 		movt	r0, #:upper16:prvButtonTestTask
 769 011e 40F20001 		movw	r1, #:lower16:.LC2
 770 0122 C0F20001 		movt	r1, #:upper16:.LC2
 771 0126 4FF08202 		mov	r2, #130
 772 012a 4FF00003 		mov	r3, #0
 773 012e FFF7FEFF 		bl	xTaskGenericCreate
 649:App/STM32F4-Discovery/main.c **** 
 650:App/STM32F4-Discovery/main.c **** 		/* Create the software timer that performs the 'check' functionality,
 651:App/STM32F4-Discovery/main.c **** 		as described at the top of this file. */
 652:App/STM32F4-Discovery/main.c **** 		xCheckTimer = xTimerCreate( ( const signed char * ) "CheckTimer",/* A text name, purely to help d
 774              		.loc 2 652 0
 775 0132 40F20003 		movw	r3, #:lower16:prvCheckTimerCallback
 776 0136 C0F20003 		movt	r3, #:upper16:prvCheckTimerCallback
 777 013a 0093     		str	r3, [sp, #0]
 778 013c 40F20000 		movw	r0, #:lower16:.LC3
 779 0140 C0F20000 		movt	r0, #:upper16:.LC3
 780 0144 40F6B831 		movw	r1, #3000
 781 0148 4FF00102 		mov	r2, #1
 782 014c 4FF00003 		mov	r3, #0
 783 0150 FFF7FEFF 		bl	xTimerCreate
 784 0154 7860     		str	r0, [r7, #4]
 653:App/STM32F4-Discovery/main.c **** 									( mainCHECK_TIMER_PERIOD_MS ),		/* The timer period, in this case 3000ms (3s). */
 654:App/STM32F4-Discovery/main.c **** 									pdTRUE,								/* This is an auto-reload timer, so xAutoReload is set to pdTRUE. */
 655:App/STM32F4-Discovery/main.c **** 									( void * ) 0,						/* The ID is not used, so can be set to anything. */
 656:App/STM32F4-Discovery/main.c **** 									prvCheckTimerCallback				/* The callback function that inspects the status of all the othe
 657:App/STM32F4-Discovery/main.c **** 								  );
 658:App/STM32F4-Discovery/main.c **** 
 659:App/STM32F4-Discovery/main.c **** 		if( xCheckTimer != NULL )
 785              		.loc 2 659 0
 786 0156 7B68     		ldr	r3, [r7, #4]
 787 0158 002B     		cmp	r3, #0
 788 015a 0DD0     		beq	.L30
 660:App/STM32F4-Discovery/main.c **** 		{
 661:App/STM32F4-Discovery/main.c **** 			xTimerStart( xCheckTimer, mainDONT_BLOCK );
 789              		.loc 2 661 0
 790 015c FFF7FEFF 		bl	xTaskGetTickCount
 791 0160 0346     		mov	r3, r0
 792 0162 4FF00002 		mov	r2, #0
 793 0166 0092     		str	r2, [sp, #0]
 794 0168 7868     		ldr	r0, [r7, #4]
 795 016a 4FF00001 		mov	r1, #0
 796 016e 1A46     		mov	r2, r3
 797 0170 4FF00003 		mov	r3, #0
 798 0174 FFF7FEFF 		bl	xTimerGenericCommand
 799              	.L30:
 662:App/STM32F4-Discovery/main.c **** 		}
 663:App/STM32F4-Discovery/main.c **** 
 664:App/STM32F4-Discovery/main.c **** 		/* This task has to be created last as it keeps account of the number of
 665:App/STM32F4-Discovery/main.c **** 		tasks it expects to see running. */
 666:App/STM32F4-Discovery/main.c **** 		vCreateSuicidalTasks( mainCREATOR_TASK_PRIORITY );
 800              		.loc 2 666 0
 801 0178 4FF00300 		mov	r0, #3
 802 017c FFF7FEFF 		bl	vCreateSuicidalTasks
 803              	.LBE2:
 667:App/STM32F4-Discovery/main.c **** 	}
 668:App/STM32F4-Discovery/main.c **** 	#else /* mainCREATE_SIMPLE_LED_FLASHER_DEMO_ONLY */
 669:App/STM32F4-Discovery/main.c **** 	{
 670:App/STM32F4-Discovery/main.c **** 		/* Just to prevent compiler warnings when the configuration options are
 671:App/STM32F4-Discovery/main.c **** 		set such that these static functions are not used. */
 672:App/STM32F4-Discovery/main.c **** 		( void ) vRegTest1Task;
 673:App/STM32F4-Discovery/main.c **** 		( void ) vRegTest2Task;
 674:App/STM32F4-Discovery/main.c **** 		( void ) prvCheckTimerCallback;
 675:App/STM32F4-Discovery/main.c **** 		( void ) prvSetupNestedFPUInterruptsTest;
 676:App/STM32F4-Discovery/main.c **** 	}
 677:App/STM32F4-Discovery/main.c **** 	#endif /* mainCREATE_SIMPLE_LED_FLASHER_DEMO_ONLY */
 678:App/STM32F4-Discovery/main.c **** }
 804              		.loc 2 678 0
 805 0180 07F10807 		add	r7, r7, #8
 806 0184 BD46     		mov	sp, r7
 807 0186 80BD     		pop	{r7, pc}
 808              		.cfi_endproc
 809              	.LFE118:
 811              		.section	.text.EXTI9_5_IRQHandler,"ax",%progbits
 812              		.align	2
 813              		.global	EXTI9_5_IRQHandler
 814              		.thumb
 815              		.thumb_func
 817              	EXTI9_5_IRQHandler:
 818              	.LFB119:
 679:App/STM32F4-Discovery/main.c **** /*-----------------------------------------------------------*/
 680:App/STM32F4-Discovery/main.c **** 
 681:App/STM32F4-Discovery/main.c **** void EXTI9_5_IRQHandler(void)
 682:App/STM32F4-Discovery/main.c **** {
 819              		.loc 2 682 0
 820              		.cfi_startproc
 821              		@ args = 0, pretend = 0, frame = 8
 822              		@ frame_needed = 1, uses_anonymous_args = 0
 823 0000 80B5     		push	{r7, lr}
 824              	.LCFI25:
 825              		.cfi_def_cfa_offset 8
 826              		.cfi_offset 7, -8
 827              		.cfi_offset 14, -4
 828 0002 82B0     		sub	sp, sp, #8
 829              	.LCFI26:
 830              		.cfi_def_cfa_offset 16
 831 0004 00AF     		add	r7, sp, #0
 832              	.LCFI27:
 833              		.cfi_def_cfa_register 7
 683:App/STM32F4-Discovery/main.c **** long lHigherPriorityTaskWoken = pdFALSE;
 834              		.loc 2 683 0
 835 0006 4FF00003 		mov	r3, #0
 836 000a 7B60     		str	r3, [r7, #4]
 684:App/STM32F4-Discovery/main.c **** 
 685:App/STM32F4-Discovery/main.c **** 	/* Only line 6 is enabled, so there is no need to test which line generated
 686:App/STM32F4-Discovery/main.c **** 	the interrupt. */
 687:App/STM32F4-Discovery/main.c **** 	EXTI_ClearITPendingBit( EXTI_Line6 );
 837              		.loc 2 687 0
 838 000c 4FF04000 		mov	r0, #64
 839 0010 FFF7FEFF 		bl	EXTI_ClearITPendingBit
 688:App/STM32F4-Discovery/main.c **** 
 689:App/STM32F4-Discovery/main.c **** 	/* This interrupt does nothing more than demonstrate how to synchronise a
 690:App/STM32F4-Discovery/main.c **** 	task with an interrupt.  First the handler releases a semaphore.
 691:App/STM32F4-Discovery/main.c **** 	lHigherPriorityTaskWoken has been initialised to zero. */
 692:App/STM32F4-Discovery/main.c **** 	xSemaphoreGiveFromISR( xTestSemaphore, &lHigherPriorityTaskWoken );
 840              		.loc 2 692 0
 841 0014 40F20003 		movw	r3, #:lower16:xTestSemaphore
 842 0018 C0F20003 		movt	r3, #:upper16:xTestSemaphore
 843 001c 1A68     		ldr	r2, [r3, #0]
 844 001e 07F10403 		add	r3, r7, #4
 845 0022 1046     		mov	r0, r2
 846 0024 4FF00001 		mov	r1, #0
 847 0028 1A46     		mov	r2, r3
 848 002a 4FF00003 		mov	r3, #0
 849 002e FFF7FEFF 		bl	xQueueGenericSendFromISR
 693:App/STM32F4-Discovery/main.c **** 
 694:App/STM32F4-Discovery/main.c **** 	/* If there was a task that was blocked on the semaphore, and giving the
 695:App/STM32F4-Discovery/main.c **** 	semaphore caused the task to unblock, and the unblocked task has a priority
 696:App/STM32F4-Discovery/main.c **** 	higher than the currently executing task (the task that this interrupt
 697:App/STM32F4-Discovery/main.c **** 	interrupted), then lHigherPriorityTaskWoken will have been set to pdTRUE.
 698:App/STM32F4-Discovery/main.c **** 	Passing pdTRUE into the following macro call will cause this interrupt to
 699:App/STM32F4-Discovery/main.c **** 	return directly to the unblocked, higher priority, task. */
 700:App/STM32F4-Discovery/main.c **** 	portEND_SWITCHING_ISR( lHigherPriorityTaskWoken );
 850              		.loc 2 700 0
 851 0032 7B68     		ldr	r3, [r7, #4]
 852 0034 002B     		cmp	r3, #0
 853 0036 06D0     		beq	.L31
 854              		.loc 2 700 0 is_stmt 0 discriminator 1
 855 0038 4EF60453 		movw	r3, #60676
 856 003c CEF20003 		movt	r3, 57344
 857 0040 4FF08052 		mov	r2, #268435456
 858 0044 1A60     		str	r2, [r3, #0]
 859              	.L31:
 701:App/STM32F4-Discovery/main.c **** }
 860              		.loc 2 701 0 is_stmt 1
 861 0046 07F10807 		add	r7, r7, #8
 862 004a BD46     		mov	sp, r7
 863 004c 80BD     		pop	{r7, pc}
 864              		.cfi_endproc
 865              	.LFE119:
 867 004e 00BF     		.section	.text.vApplicationMallocFailedHook,"ax",%progbits
 868              		.align	2
 869              		.global	vApplicationMallocFailedHook
 870              		.thumb
 871              		.thumb_func
 873              	vApplicationMallocFailedHook:
 874              	.LFB120:
 702:App/STM32F4-Discovery/main.c **** /*-----------------------------------------------------------*/
 703:App/STM32F4-Discovery/main.c **** 
 704:App/STM32F4-Discovery/main.c **** void vApplicationMallocFailedHook( void )
 705:App/STM32F4-Discovery/main.c **** {
 875              		.loc 2 705 0
 876              		.cfi_startproc
 877              		@ args = 0, pretend = 0, frame = 0
 878              		@ frame_needed = 1, uses_anonymous_args = 0
 879 0000 80B5     		push	{r7, lr}
 880              	.LCFI28:
 881              		.cfi_def_cfa_offset 8
 882              		.cfi_offset 7, -8
 883              		.cfi_offset 14, -4
 884 0002 00AF     		add	r7, sp, #0
 885              	.LCFI29:
 886              		.cfi_def_cfa_register 7
 706:App/STM32F4-Discovery/main.c **** 	/* vApplicationMallocFailedHook() will only be called if
 707:App/STM32F4-Discovery/main.c **** 	configUSE_MALLOC_FAILED_HOOK is set to 1 in FreeRTOSConfig.h.  It is a hook
 708:App/STM32F4-Discovery/main.c **** 	function that will get called if a call to pvPortMalloc() fails.
 709:App/STM32F4-Discovery/main.c **** 	pvPortMalloc() is called internally by the kernel whenever a task, queue,
 710:App/STM32F4-Discovery/main.c **** 	timer or semaphore is created.  It is also called by various parts of the
 711:App/STM32F4-Discovery/main.c **** 	demo application.  If heap_1.c or heap_2.c are used, then the size of the
 712:App/STM32F4-Discovery/main.c **** 	heap available to pvPortMalloc() is defined by configTOTAL_HEAP_SIZE in
 713:App/STM32F4-Discovery/main.c **** 	FreeRTOSConfig.h, and the xPortGetFreeHeapSize() API function can be used
 714:App/STM32F4-Discovery/main.c **** 	to query the size of free heap space that remains (although it does not
 715:App/STM32F4-Discovery/main.c **** 	provide information on how the remaining heap might be fragmented). */
 716:App/STM32F4-Discovery/main.c **** 	taskDISABLE_INTERRUPTS();
 887              		.loc 2 716 0
 888 0004 FFF7FEFF 		bl	ulPortSetInterruptMask
 889              	.L34:
 717:App/STM32F4-Discovery/main.c **** 	for( ;; );
 890              		.loc 2 717 0 discriminator 1
 891 0008 FEE7     		b	.L34
 892              		.cfi_endproc
 893              	.LFE120:
 895 000a 00BF     		.section	.text.vApplicationIdleHook,"ax",%progbits
 896              		.align	2
 897              		.global	vApplicationIdleHook
 898              		.thumb
 899              		.thumb_func
 901              	vApplicationIdleHook:
 902              	.LFB121:
 718:App/STM32F4-Discovery/main.c **** }
 719:App/STM32F4-Discovery/main.c **** /*-----------------------------------------------------------*/
 720:App/STM32F4-Discovery/main.c **** 
 721:App/STM32F4-Discovery/main.c **** void vApplicationIdleHook( void )
 722:App/STM32F4-Discovery/main.c **** {
 903              		.loc 2 722 0
 904              		.cfi_startproc
 905              		@ args = 0, pretend = 0, frame = 0
 906              		@ frame_needed = 1, uses_anonymous_args = 0
 907              		@ link register save eliminated.
 908 0000 80B4     		push	{r7}
 909              	.LCFI30:
 910              		.cfi_def_cfa_offset 4
 911              		.cfi_offset 7, -4
 912 0002 00AF     		add	r7, sp, #0
 913              	.LCFI31:
 914              		.cfi_def_cfa_register 7
 723:App/STM32F4-Discovery/main.c **** 	/* vApplicationIdleHook() will only be called if configUSE_IDLE_HOOK is set
 724:App/STM32F4-Discovery/main.c **** 	to 1 in FreeRTOSConfig.h.  It will be called on each iteration of the idle
 725:App/STM32F4-Discovery/main.c **** 	task.  It is essential that code added to this hook function never attempts
 726:App/STM32F4-Discovery/main.c **** 	to block in any way (for example, call xQueueReceive() with a block time
 727:App/STM32F4-Discovery/main.c **** 	specified, or call vTaskDelay()).  If the application makes use of the
 728:App/STM32F4-Discovery/main.c **** 	vTaskDelete() API function (as this demo application does) then it is also
 729:App/STM32F4-Discovery/main.c **** 	important that vApplicationIdleHook() is permitted to return to its calling
 730:App/STM32F4-Discovery/main.c **** 	function, because it is the responsibility of the idle task to clean up
 731:App/STM32F4-Discovery/main.c **** 	memory allocated by the kernel to any task that has since been deleted. */
 732:App/STM32F4-Discovery/main.c **** }
 915              		.loc 2 732 0
 916 0004 BD46     		mov	sp, r7
 917 0006 80BC     		pop	{r7}
 918 0008 7047     		bx	lr
 919              		.cfi_endproc
 920              	.LFE121:
 922 000a 00BF     		.section	.text.vApplicationStackOverflowHook,"ax",%progbits
 923              		.align	2
 924              		.global	vApplicationStackOverflowHook
 925              		.thumb
 926              		.thumb_func
 928              	vApplicationStackOverflowHook:
 929              	.LFB122:
 733:App/STM32F4-Discovery/main.c **** /*-----------------------------------------------------------*/
 734:App/STM32F4-Discovery/main.c **** 
 735:App/STM32F4-Discovery/main.c **** void vApplicationStackOverflowHook( xTaskHandle pxTask, signed char *pcTaskName )
 736:App/STM32F4-Discovery/main.c **** {
 930              		.loc 2 736 0
 931              		.cfi_startproc
 932              		@ args = 0, pretend = 0, frame = 8
 933              		@ frame_needed = 1, uses_anonymous_args = 0
 934 0000 80B5     		push	{r7, lr}
 935              	.LCFI32:
 936              		.cfi_def_cfa_offset 8
 937              		.cfi_offset 7, -8
 938              		.cfi_offset 14, -4
 939 0002 82B0     		sub	sp, sp, #8
 940              	.LCFI33:
 941              		.cfi_def_cfa_offset 16
 942 0004 00AF     		add	r7, sp, #0
 943              	.LCFI34:
 944              		.cfi_def_cfa_register 7
 945 0006 7860     		str	r0, [r7, #4]
 946 0008 3960     		str	r1, [r7, #0]
 737:App/STM32F4-Discovery/main.c **** 	( void ) pcTaskName;
 738:App/STM32F4-Discovery/main.c **** 	( void ) pxTask;
 739:App/STM32F4-Discovery/main.c **** 
 740:App/STM32F4-Discovery/main.c **** 	/* Run time stack overflow checking is performed if
 741:App/STM32F4-Discovery/main.c **** 	configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2.  This hook
 742:App/STM32F4-Discovery/main.c **** 	function is called if a stack overflow is detected. */
 743:App/STM32F4-Discovery/main.c **** 	taskDISABLE_INTERRUPTS();
 947              		.loc 2 743 0
 948 000a FFF7FEFF 		bl	ulPortSetInterruptMask
 949              	.L37:
 744:App/STM32F4-Discovery/main.c **** 	for( ;; );
 950              		.loc 2 744 0 discriminator 1
 951 000e FEE7     		b	.L37
 952              		.cfi_endproc
 953              	.LFE122:
 955              		.section	.text.assert_failed,"ax",%progbits
 956              		.align	2
 957              		.global	assert_failed
 958              		.thumb
 959              		.thumb_func
 961              	assert_failed:
 962              	.LFB123:
 745:App/STM32F4-Discovery/main.c **** }
 746:App/STM32F4-Discovery/main.c **** ///*-----------------------------------------------------------*/
 747:App/STM32F4-Discovery/main.c **** void assert_failed(uint8_t* file, uint32_t line){
 963              		.loc 2 747 0
 964              		.cfi_startproc
 965              		@ args = 0, pretend = 0, frame = 8
 966              		@ frame_needed = 1, uses_anonymous_args = 0
 967              		@ link register save eliminated.
 968 0000 80B4     		push	{r7}
 969              	.LCFI35:
 970              		.cfi_def_cfa_offset 4
 971              		.cfi_offset 7, -4
 972 0002 83B0     		sub	sp, sp, #12
 973              	.LCFI36:
 974              		.cfi_def_cfa_offset 16
 975 0004 00AF     		add	r7, sp, #0
 976              	.LCFI37:
 977              		.cfi_def_cfa_register 7
 978 0006 7860     		str	r0, [r7, #4]
 979 0008 3960     		str	r1, [r7, #0]
 748:App/STM32F4-Discovery/main.c **** 
 749:App/STM32F4-Discovery/main.c **** }
 980              		.loc 2 749 0
 981 000a 07F10C07 		add	r7, r7, #12
 982 000e BD46     		mov	sp, r7
 983 0010 80BC     		pop	{r7}
 984 0012 7047     		bx	lr
 985              		.cfi_endproc
 986              	.LFE123:
 988              		.section	.bss.ulLastRegTest1Value.7750,"aw",%nobits
 989              		.align	2
 992              	ulLastRegTest1Value.7750:
 993 0000 00000000 		.space	4
 994              		.section	.bss.ulLastRegTest2Value.7751,"aw",%nobits
 995              		.align	2
 998              	ulLastRegTest2Value.7751:
 999 0000 00000000 		.space	4
 1000              		.section	.bss.lChangedTimerPeriodAlready.7749,"aw",%nobits
 1001              		.align	2
 1004              	lChangedTimerPeriodAlready.7749:
 1005 0000 00000000 		.space	4
 1006              		.text
 1007              	.Letext0:
 1008              		.file 3 "App/STM32F4-Discovery/Libraries/CMSIS/ST/STM32F4xx/Include/stm32f4xx.h"
 1009              		.file 4 "/home/thanhtruong/embedded-development/toolchain/gcc-arm-none-eabi-4_7-2013q1/bin/../lib/
 1010              		.file 5 "App/STM32F4-Discovery/Libraries/STM32F4xx_StdPeriph_Driver/inc/misc.h"
 1011              		.file 6 "Source/portable/GCC/ARM_CM4F/portmacro.h"
 1012              		.file 7 "Source/include/task.h"
 1013              		.file 8 "Source/include/timers.h"
 1014              		.file 9 "Source/include/queue.h"
 1015              		.file 10 "Source/include/semphr.h"
DEFINED SYMBOLS
                            *ABS*:00000000 main.c
     /tmp/ccPgoyPt.s:20     .text.NVIC_SetPendingIRQ:00000000 $t
     /tmp/ccPgoyPt.s:24     .text.NVIC_SetPendingIRQ:00000000 NVIC_SetPendingIRQ
     /tmp/ccPgoyPt.s:68     .bss.ulRegTest1LoopCounter:00000000 ulRegTest1LoopCounter
     /tmp/ccPgoyPt.s:65     .bss.ulRegTest1LoopCounter:00000000 $d
     /tmp/ccPgoyPt.s:75     .bss.ulRegTest2LoopCounter:00000000 ulRegTest2LoopCounter
     /tmp/ccPgoyPt.s:72     .bss.ulRegTest2LoopCounter:00000000 $d
     /tmp/ccPgoyPt.s:82     .bss.ulFPUInterruptNesting:00000000 ulFPUInterruptNesting
     /tmp/ccPgoyPt.s:79     .bss.ulFPUInterruptNesting:00000000 $d
     /tmp/ccPgoyPt.s:89     .bss.ulMaxFPUInterruptNesting:00000000 ulMaxFPUInterruptNesting
     /tmp/ccPgoyPt.s:86     .bss.ulMaxFPUInterruptNesting:00000000 $d
     /tmp/ccPgoyPt.s:92     .bss.xTestSemaphore:00000000 $d
     /tmp/ccPgoyPt.s:95     .bss.xTestSemaphore:00000000 xTestSemaphore
     /tmp/ccPgoyPt.s:102    .bss.ulButtonPressCounts:00000000 ulButtonPressCounts
     /tmp/ccPgoyPt.s:99     .bss.ulButtonPressCounts:00000000 $d
     /tmp/ccPgoyPt.s:105    .text.main:00000000 $t
     /tmp/ccPgoyPt.s:110    .text.main:00000000 main
     /tmp/ccPgoyPt.s:400    .text.prvSetupHardware:00000000 prvSetupHardware
     /tmp/ccPgoyPt.s:139    .text.prvCheckTimerCallback:00000000 $t
     /tmp/ccPgoyPt.s:143    .text.prvCheckTimerCallback:00000000 prvCheckTimerCallback
     /tmp/ccPgoyPt.s:992    .bss.ulLastRegTest1Value.7750:00000000 ulLastRegTest1Value.7750
     /tmp/ccPgoyPt.s:998    .bss.ulLastRegTest2Value.7751:00000000 ulLastRegTest2Value.7751
     /tmp/ccPgoyPt.s:1004   .bss.lChangedTimerPeriodAlready.7749:00000000 lChangedTimerPeriodAlready.7749
     /tmp/ccPgoyPt.s:329    .text.prvButtonTestTask:00000000 $t
     /tmp/ccPgoyPt.s:333    .text.prvButtonTestTask:00000000 prvButtonTestTask
     /tmp/ccPgoyPt.s:396    .text.prvSetupHardware:00000000 $t
     /tmp/ccPgoyPt.s:427    .text.vApplicationTickHook:00000000 $t
     /tmp/ccPgoyPt.s:432    .text.vApplicationTickHook:00000000 vApplicationTickHook
     /tmp/ccPgoyPt.s:471    .text.prvSetupNestedFPUInterruptsTest:00000000 $t
     /tmp/ccPgoyPt.s:475    .text.prvSetupNestedFPUInterruptsTest:00000000 prvSetupNestedFPUInterruptsTest
     /tmp/ccPgoyPt.s:532    .text.TIM3_IRQHandler:00000000 $t
     /tmp/ccPgoyPt.s:537    .text.TIM3_IRQHandler:00000000 TIM3_IRQHandler
     /tmp/ccPgoyPt.s:592    .text.TIM2_IRQHandler:00000000 $t
     /tmp/ccPgoyPt.s:597    .text.TIM2_IRQHandler:00000000 TIM2_IRQHandler
     /tmp/ccPgoyPt.s:636    .rodata:00000000 $d
     /tmp/ccPgoyPt.s:637    .rodata:00000000 .LC0
     /tmp/ccPgoyPt.s:640    .rodata:00000008 .LC1
     /tmp/ccPgoyPt.s:643    .rodata:00000010 .LC2
     /tmp/ccPgoyPt.s:646    .rodata:00000018 .LC3
     /tmp/ccPgoyPt.s:649    .text.prvOptionallyCreateComprehensveTestApplication:00000000 $t
     /tmp/ccPgoyPt.s:653    .text.prvOptionallyCreateComprehensveTestApplication:00000000 prvOptionallyCreateComprehensveTestApplication
     /tmp/ccPgoyPt.s:812    .text.EXTI9_5_IRQHandler:00000000 $t
     /tmp/ccPgoyPt.s:817    .text.EXTI9_5_IRQHandler:00000000 EXTI9_5_IRQHandler
     /tmp/ccPgoyPt.s:868    .text.vApplicationMallocFailedHook:00000000 $t
     /tmp/ccPgoyPt.s:873    .text.vApplicationMallocFailedHook:00000000 vApplicationMallocFailedHook
     /tmp/ccPgoyPt.s:896    .text.vApplicationIdleHook:00000000 $t
     /tmp/ccPgoyPt.s:901    .text.vApplicationIdleHook:00000000 vApplicationIdleHook
     /tmp/ccPgoyPt.s:923    .text.vApplicationStackOverflowHook:00000000 $t
     /tmp/ccPgoyPt.s:928    .text.vApplicationStackOverflowHook:00000000 vApplicationStackOverflowHook
     /tmp/ccPgoyPt.s:956    .text.assert_failed:00000000 $t
     /tmp/ccPgoyPt.s:961    .text.assert_failed:00000000 assert_failed
     /tmp/ccPgoyPt.s:989    .bss.ulLastRegTest1Value.7750:00000000 $d
     /tmp/ccPgoyPt.s:995    .bss.ulLastRegTest2Value.7751:00000000 $d
     /tmp/ccPgoyPt.s:1001   .bss.lChangedTimerPeriodAlready.7749:00000000 $d
                     .debug_frame:00000010 $d

UNDEFINED SYMBOLS
vStartLEDFlashTasks
vTaskStartScheduler
xAreMathsTaskStillRunning
xAreIntegerMathsTaskStillRunning
xAreDynamicPriorityTasksStillRunning
xAreBlockingQueuesStillRunning
xAreBlockTimeTestTasksStillRunning
xAreGenericQueueTasksStillRunning
xAreRecursiveMutexTasksStillRunning
xIsCreateTaskStillRunning
xArePollingQueuesStillRunning
xAreSemaphoreTasksStillRunning
vParTestToggleLED
xTimerGenericCommand
ulPortSetInterruptMask
xQueueGenericReceive
SystemInit
NVIC_PriorityGroupConfig
vParTestInitialise
NVIC_Init
vStartIntegerMathTasks
vStartDynamicPriorityTasks
vStartBlockingQueueTasks
vCreateBlockTimeTasks
vStartCountingSemaphoreTasks
vStartGenericQueueTasks
vStartRecursiveMutexTasks
vStartPolledQueueTasks
vStartSemaphoreTasks
vStartMathTasks
vRegTest1Task
xTaskGenericCreate
vRegTest2Task
xQueueGenericCreate
xQueueGenericSend
xTimerCreate
xTaskGetTickCount
vCreateSuicidalTasks
EXTI_ClearITPendingBit
xQueueGenericSendFromISR
