EESchema Schematic File Version 4
LIBS:fet_high_side_switch-cache
EELAYER 30 0
EELAYER END
$Descr A4 11693 8268
encoding utf-8
Sheet 1 1
Title ""
Date ""
Rev ""
Comp ""
Comment1 ""
Comment2 ""
Comment3 ""
Comment4 ""
$EndDescr
$Comp
L Device:Q_PMOS_SDG Q2
U 1 1 5FC0BDF9
P 5100 4200
F 0 "Q2" V 5351 4200 50  0000 C CNN
F 1 "Q_PMOS_SDG" V 5352 4200 50  0001 C CNN
F 2 "" H 5300 4300 50  0001 C CNN
F 3 "~" H 5100 4200 50  0001 C CNN
	1    5100 4200
	0    1    -1   0   
$EndComp
$Comp
L Device:Q_NMOS_DGS Q1
U 1 1 5FC0D84C
P 4550 4750
F 0 "Q1" H 4756 4750 50  0000 L CNN
F 1 "Q_NMOS_DGS" H 4756 4705 50  0001 L CNN
F 2 "" H 4750 4850 50  0001 C CNN
F 3 "~" H 4550 4750 50  0001 C CNN
	1    4550 4750
	1    0    0    -1  
$EndComp
$Comp
L Device:R R1
U 1 1 5FC0EA69
P 4650 4300
F 0 "R1" H 4720 4300 50  0000 L CNN
F 1 "R" H 4720 4255 50  0001 L CNN
F 2 "" V 4580 4300 50  0001 C CNN
F 3 "~" H 4650 4300 50  0001 C CNN
	1    4650 4300
	1    0    0    -1  
$EndComp
$Comp
L power:VCC #PWR01
U 1 1 5FC0F4ED
P 4650 4000
F 0 "#PWR01" H 4650 3850 50  0001 C CNN
F 1 "VCC" H 4667 4173 50  0000 C CNN
F 2 "" H 4650 4000 50  0001 C CNN
F 3 "" H 4650 4000 50  0001 C CNN
	1    4650 4000
	1    0    0    -1  
$EndComp
$Comp
L power:GND #PWR02
U 1 1 5FC0FE12
P 4650 5100
F 0 "#PWR02" H 4650 4850 50  0001 C CNN
F 1 "GND" H 4655 4927 50  0000 C CNN
F 2 "" H 4650 5100 50  0001 C CNN
F 3 "" H 4650 5100 50  0001 C CNN
	1    4650 5100
	1    0    0    -1  
$EndComp
Wire Wire Line
	4650 4000 4650 4100
Wire Wire Line
	4900 4100 4650 4100
Connection ~ 4650 4100
Wire Wire Line
	4650 4100 4650 4150
Wire Wire Line
	5300 4100 5550 4100
Text Label 5400 4100 0    50   ~ 0
VOUT
Wire Wire Line
	4650 4450 4650 4550
Wire Wire Line
	5100 4400 5100 4450
Wire Wire Line
	5100 4450 4650 4450
Connection ~ 4650 4450
Wire Wire Line
	4650 4950 4650 5100
Wire Wire Line
	4350 4750 4150 4750
Text Label 4250 4750 0    50   ~ 0
CTRL
$EndSCHEMATC
