================================================================================ 
Commit: 5716f5cd7ba30a45422b0111a3bf406d0290dab2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 16:18:18 2020 -0700 
-------------------------------------------------------------------------------- 
Update SiPkg.dec for 3297.01

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/RklXCmlWrapper/Include/Library/MemoryAddressEncodeLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/RklXCmlWrapper/Include/MemoryInit.h
ClientOneSiliconPkg/IpBlock/MemoryInit/RklXCmlWrapper/Include/MemoryTest.h
ClientOneSiliconPkg/IpBlock/MemoryInit/RklXCmlWrapper/Include/MrcCommonTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/RklXCmlWrapper/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/RklXCmlWrapper/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/RklXCmlWrapper/Include/MrcRmtData.h
ClientOneSiliconPkg/IpBlock/MemoryInit/RklXCmlWrapper/Include/MrcSpdData.h
ClientOneSiliconPkg/IpBlock/MemoryInit/RklXCmlWrapper/Include/MrcTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/RklXCmlWrapper/IncludePrivate/Library/MemoryInitLib.h
ClientOneSiliconPkg/IpBlock/MemoryInit/RklXCmlWrapper/LibraryPrivate/PeiMemoryInitLib/Source/Include/McAddress.h
ClientOneSiliconPkg/IpBlock/MemoryInit/RklXCmlWrapper/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommandTraining.h
ClientOneSiliconPkg/IpBlock/MemoryInit/RklXCmlWrapper/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/RklXCmlWrapper/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCrosser.h
ClientOneSiliconPkg/IpBlock/MemoryInit/RklXCmlWrapper/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcDdr3.h
ClientOneSiliconPkg/IpBlock/MemoryInit/RklXCmlWrapper/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcDdr3Registers.h
ClientOneSiliconPkg/IpBlock/MemoryInit/RklXCmlWrapper/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcDdr4Registers.h
ClientOneSiliconPkg/IpBlock/MemoryInit/RklXCmlWrapper/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcGears.h
ClientOneSiliconPkg/IpBlock/MemoryInit/RklXCmlWrapper/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcGlobal.h
ClientOneSiliconPkg/IpBlock/MemoryInit/RklXCmlWrapper/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcIoControl.h
ClientOneSiliconPkg/IpBlock/MemoryInit/RklXCmlWrapper/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcMalloc.h
ClientOneSiliconPkg/IpBlock/MemoryInit/RklXCmlWrapper/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcMcConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/RklXCmlWrapper/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcMemoryMap.h
ClientOneSiliconPkg/IpBlock/MemoryInit/RklXCmlWrapper/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcReset.h
ClientOneSiliconPkg/IpBlock/MemoryInit/RklXCmlWrapper/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
ClientOneSiliconPkg/SiPkg.dec

================================================================================ 
Commit: ec2ce625da0a0d2d1cc047d37adb3e5683ea4229 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:47:57 2020 -0700 
-------------------------------------------------------------------------------- 
Update BIOS ID to 3297.01

Hsd-es-id: N/A
Original commit date: Sun Jul 19 12:42:31 2020 -0700
Change-Id: I147f2d8a5942af77829ab5777d6f91ceb3980aac
Original commit hash: dd566175bb0b9a876c55c4ae8afb84d148766fff

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: e4aa641408215ef27db7c19e448b6d957f79b505 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:47:52 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg: [TGL H] Add CPU softstrap override support for DW2 and DW3

Update PmcSetStrapMsgData () function to add support to override DW2 and DW3 in addition to DW1.

Hsd-es-id: 14011535677
Original commit date: Fri Jul 17 17:21:02 2020 +0800
Change-Id: I77a83538fb9355a524b3f9682ffa26b1d04f4652
Original commit hash: 6ff0d1c123613c6d2942739fe7c75964d13ec10a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuPowerOnConfigLib/PeiCpuPowerOnConfigLib.inf
ClientOneSiliconPkg/Include/Register/PmcRegs.h
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/PmcPrivateLib.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c

================================================================================ 
Commit: fbf9a3bf487d306c60eb38e7a57ebcdc5792df9f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:47:45 2020 -0700 
-------------------------------------------------------------------------------- 
Revert "Display engine setting for audiolink IO - This will avoid the logic value of xxaudin and xxaudclk from PCH to be interpreted incorrectly. - Without this change the audio will not work in display port and HDMI as the protocol will fail."

This reverts commit b7d7b67d4f2dc3a9ee60631ca0ab96aa2c6cffeb.

Hsd-es-id: 14012046949
Original commit date: Sat Jul 18 20:55:12 2020 -0700
Change-Id: If1923c0d600a158be1117f7178bb63f1b9e4f274
Original commit hash: 6e0d86f0b02c3877e6aeb1fd9d90381695fe7283

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/IgdRegs.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen12/PeiDisplayInitLib.c

================================================================================ 
Commit: 860762579fce48d0588f52ba25462981c78967f9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:47:40 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Sun Jul 19 12:07:48 2020 -0700
Change-Id: I15339ee7011056e2a049ccf844a17baeea8b621a
Original commit hash: 5f8281b2b959d9f45ed359c635d986c7fcc9531e

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 3ea3dde21d1cfb8ed97b32db3f6dd3c28896aa36 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:47:35 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3297_00

Hsd-es-id: no sighting
Original commit date: Sun Jul 19 10:03:51 2020 -0700
Change-Id: I635da7a8f5c70a2ee45c39b65eff834777fe79e0
Original commit hash: 78fef5ac45d94303317c538f4cd6b6e4fd7568d3

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 3d122db4543af545d01d427abcafdfaa27cd4e03 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:47:28 2020 -0700 
-------------------------------------------------------------------------------- 
RAR feature is not being properly enumerated

Added a check to validate if RAR feature is enabled

Hsd-es-id: 14012030294
Original commit date: Fri Jul 17 11:56:47 2020 -0700
Change-Id: I6b5d156cdaae3ea8f87cd530a4673077fea26f9b
Original commit hash: 08a3cf163234aa04aca946702201f14413a8f4b3

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.c

================================================================================ 
Commit: 55529a06385d44a804a097805412881365c49400 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:47:20 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Sat Jul 18 10:37:16 2020 -0700
Change-Id: I35b4c7bbb70b49f5256ec26f478be63e95a95c66
Original commit hash: db6248b69195da8588cce74c5ac3024c71b9f74b

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: f2020ec58a370f0b491cc04b976794a4e9c6129b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:47:16 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3296_00

Hsd-es-id: no sighting
Original commit date: Sat Jul 18 10:36:17 2020 -0700
Change-Id: Ib218838a8133caa4d71e9ec773a3379af4975a40
Original commit hash: 9240d02de204c9aa0f829413d822d93a3a694567

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: b278a96b78bdf6fecc651ee9e211c58a7b78a93b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:47:11 2020 -0700 
-------------------------------------------------------------------------------- 
Update new microcode patch for B0 (uCode+Punit) Production Patch 0x4C

Hsd-es-id: 22011145379
Original commit date: Fri Jul 17 16:39:48 2020 -0700
Change-Id: Ib48ad87a807811616545c0584add847688129425
Original commit hash: 52d5f706951db429a2a03f35b382e6435268a7c0

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: aac9c87492606549e875b5d316508a80e4964505 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:47:06 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Jul 17 19:30:59 2020 +0000
Original commit date: Fri Jul 17 19:30:59 2020 +0000
Original commit hash: 2c52ec9fb89a4a4d74f3425f6d07a44dfa325335

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 83d09a7c00bf74f319f55dbbf97de2a8b4c72d59 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:47:01 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] Not reading MC1 for MRC Done Ack to be returned

Current code is not reading for MC1 MRC Done Ack to return.

Hsd-es-id: N/A
Original commit date: Thu Jul 16 20:40:53 2020 -0700
Change-Id: I9e31bde934a71c0ed21ba1ad03a0d4dd71995248
Original commit hash: 2f8a37c325c88a91a99ff18f0ede1f36743eaff1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: db093e8486312bc58925578eae2c4f2653a603bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:46:56 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Fri Jul 17 10:10:23 2020 -0700
Change-Id: I7b455b9bcf4257131052da7223549beec94da926
Original commit hash: cebb086574099edf2da671937cc3185d320dad62

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 434a20fa1e48c692a6a989b701648d05dac2c460 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:46:51 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3295_00

Hsd-es-id: no sighting
Original commit date: Fri Jul 17 10:09:35 2020 -0700
Change-Id: I76b97762b3e9350ee70f1152b09e6f84bf58bc39
Original commit hash: 48aeb893d44cfd6dfb997d10eeada1baa0b70fb7

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d648b9cce9c9fe760e3276a7372d85ade05a6728 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:46:47 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/GPIO: Fix Symbolic Gpio Pads names according to new Cspec

Symbolic names for Gpio Pads for GPP_A fixed

Hsd-es-id: 22011068167
Original commit date: Wed Jun 24 14:20:02 2020 +0200
Change-Id: I36658131c03ded7e68b2fec6ed3f8e1ddef84ef0
Original commit hash: e9b5ee0566f6b35806a3507869b57a84c0e7d3e9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Gpio/LibraryPrivate/PeiDxeSmmGpioPrivateLib/GpioNamesVer2.c

================================================================================ 
Commit: ab8834e4246be066284b0004c4c01b64816df01d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:46:42 2020 -0700 
-------------------------------------------------------------------------------- 
[SATA]TestMode Sata config variable is not set correctly wrt FSP variable

Moved the initialization of TestMode Sata config variable out of restricted scope

Hsd-es-id: 1508097632
Original commit date: Tue Jun 23 16:08:43 2020 +0530
Change-Id: I208a0ae3f14a32ae22822edc3483d368709764f4
Original commit hash: 1a67aa2f88578531005311d103a82e0fcf1c2147

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c

================================================================================ 
Commit: 7c2eed9983beb17e00231de1c86b8a3f94153fbc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:46:37 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Fri Jul 17 00:16:53 2020 +0000
Original commit date: Fri Jul 17 00:16:53 2020 +0000
Original commit hash: 93c864fa91cab058dc6aac81edc2d7e1d32c0e3c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 820d4e6da9921745cf7195fd8e5ca47d517f4914 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:46:31 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL-H][Debug] Debug for DDRIOTIMEOUT

hitting ddriotimeout while running when running cycling test.
the ddrphy currentstate able to recover when we set below register.
add this w/a as temporary to ungate ES1

[Resolution]
ackoffset = 0

[Affected Platforms]
TGL-H

Hsd-es-id: 1508182419
Original commit date: Thu Jul 16 10:38:43 2020 +0800
Change-Id: I13b8398fd9bb9f1eeec0868b88c6c69621145bc2
Original commit hash: 59163012adea0a1a0a6f09f6828540bf91b3811f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 7eb51c8182a176207cb9d90d9c21cdbdcdfc9146 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:46:25 2020 -0700 
-------------------------------------------------------------------------------- 
Update BIOS ID to 3294.01

Hsd-es-id: N/A
Original commit date: Thu Jul 16 12:02:20 2020 -0700
Change-Id: Id42deb0b7cd38bbd89c348c8a7d628aab2b031c1
Original commit hash: 7490b730f94233ab242bbaa2a089cdffa6c1b158

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 563be23890b003ea391d58f1fda9fb2069b02b31 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:46:20 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] Update MrcVersion.h and ReleaseNotes to master 0.9.6.0

Updating MrcVersion.h and ReleaseNotes

Hsd-es-id: N/A
Original commit date: Wed Jul 15 21:29:45 2020 -0700
Original commit hash: a4efc428dc2bfa971216cad4270338d9b917e49a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 6f1c2b7d27457e41563c2ef5cd55f9254702bc97 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:46:15 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Jul 16 04:24:14 2020 +0000
Original commit date: Thu Jul 16 04:24:14 2020 +0000
Original commit hash: 71a17376bb269db9bc19a74a3895bbd30c8d3f5e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: bc6c64b1be7b1af7321cabac1502e0dd2da10352 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:46:09 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] Not waiting for MRC Done Ack to be returned

Current code is incorrectly setting a variable instead of checking the status of the variable thus not ever waiting for MRC Done Ack to return.

Hsd-es-id: N/A
Original commit date: Thu Jun 18 11:20:34 2020 -0700
Change-Id: Ia288072d1075742f7d74754df5ff8a2b5de0288a
Original commit hash: fe6568ce2905feedf8da358f11929a36bf604cf6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: e15b68a9457cc9263b5f45eca6f73fbfc8a5d53a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:46:03 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Jul 16 03:01:51 2020 +0000
Original commit date: Thu Jul 16 03:01:51 2020 +0000
Original commit hash: a1fad4a68bd9ac57403d1fc6ba23dd2edcc16a6e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 16435b4a1430b27562027d0c0721a98c77911f07 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:45:56 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL Y/UP4][B2] PKGC_LEVEL_REQUEST MCA during MRC RESET SEQUENCE; Pcode attempting to Shutdown MC PLL.

[Issue/Feature Description]
Margin Limit Check is fails on a SAGV point that is not the first one results in MRC attempting to rerun all SAGV points again with full training.
This causes problem as punit has already been told to save earlier SAGV points.

[Resolution]
When Margin Limit Check fails, force a reset to clear out the earlier saved SAGV points and do full training when failure is on a point other than SAGV point 0.

[Impacted Platform]
All TGL

Hsd-es-id: 1707259545
Original commit date: Wed Jul 15 13:24:41 2020 -0700
Change-Id: I86844752f9b9755b786665565948bf4136492cda
Original commit hash: 1c5c0e78a0b32d62e677acfcfb7307d54f64eefd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcTypes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcDebugPrint.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 78b86f7d5e57f566c9e1ebcd161a22cf191b9386 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:45:50 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Jul 15 23:56:36 2020 +0000
Original commit date: Wed Jul 15 23:56:36 2020 +0000
Original commit hash: cbf4ed7b35b49a32bc3df53c35307d7fcfd98160

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: f76914accb4abf58217827fef355bb8815029d63 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:45:44 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL U B0 ][MF][20H1]: Underrun observed when 8K tiled panel connected. [Rank-0]

[Issue/Feature Description]
Underrun detected with DDR4 with 8K panel

[Resolution]
Fix by setting nbiastimer1 = 0 when DDR4 and VccDll enabled

[Impacted Platform]
TGL w/ DDR4

Hsd-es-id: 22011131872
Original commit date: Wed Jul 15 15:52:22 2020 -0700
Change-Id: I51d357a05c8d8b9c6f03b72930cc18d60692bc21
Original commit hash: eccf307530445bd9656cb7799727b250e0bf6f01

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 3356e2b9c73cad43164c65872592cb6091d820ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:45:38 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Jul 15 20:24:53 2020 +0000
Original commit date: Wed Jul 15 20:24:53 2020 +0000
Original commit hash: a6a757bba3a7b69642bad55cd9c87c3efbcb99de

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 2e10ba4d551ca871b832a080da2bb274827ae8dd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:45:32 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl:[TGL][MRC][LP5] Remove unnecessary error debug prints

Two error messages were injected where they should not be.
Removing since it is slowing down the boot.

Hsd-es-id: 22011125771
Original commit date: Wed Jul 15 13:00:52 2020 -0700
Change-Id: Idba2ce0dba4143aca9a01b137a9407ba566151ad
Original commit hash: 20d1dcaa0fcffd582e345a2b91750b3294d1a72d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c

================================================================================ 
Commit: 97ea26fff53843196225b27bdf87426ded848df5 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:45:26 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Jul 15 18:41:59 2020 +0000
Original commit date: Wed Jul 15 18:41:59 2020 +0000
Original commit hash: d17bb7537cdc1a75506f31cdef35c682f8c24412

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 71a0c611c5d6bdbcf1ccec6d4b0f1dcc5be5af3d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:45:20 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit:[TGL][MRC][LP5] Print cached value of MR14 and MR15 after every step that affects TxVref

This is a debug print requested by EV. They want to see how the MR value changes after Early Write 2D, Write Voltage Centering, Write Voltage 2D, RMT and RMT PERBIT. Currently MRC displays the offset.

Hsd-es-id: 22011128498
Original commit date: Wed Jun 17 09:56:55 2020 -0700
Change-Id: I407a884a97950667275ae699d75da8ef1f795a42
Original commit hash: bda29f376255548c465e8fe6174a04c884407796

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: 80877d9bd7b1881e4416d97227c27b6b222891ff 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:45:14 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Jul 15 05:56:20 2020 +0000
Original commit date: Wed Jul 15 05:56:20 2020 +0000
Original commit hash: 7657943e17c81b2d1ac0f8ed88f041087e1160ec

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 9cbb99acb2094b2ab9f6a1bd42eee174534eb5bd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:45:08 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/MemoryInit:[TGL][LP5] Making TxVref a function of SoC Vddq instead of RttWr and WrDS
Issue:
 TxVref is exceeding 225mV limit
Root Cause:
 TxVref is as function of RttWr and WrDS
Solution:
 Set TxVref to Vddq / 4 to ensure a "sweet spot" of voltage value

Hsd-es-id: 22011125771
Original commit date: Thu Jun 11 01:24:45 2020 -0700
Change-Id: I52a16a73b58b00bbe126d98b8e95daaf3a753646
Original commit hash: db9c65f66905376fce26ab30695c35cac7b8f260

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c

================================================================================ 
Commit: 55fb761d37136e6e1bc4692055173dad0fa6b314 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:45:03 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Jul 15 02:53:37 2020 +0000
Original commit date: Wed Jul 15 02:53:37 2020 +0000
Original commit hash: 77f1fd4134118c21753dab9524a71b21f9a3ef3e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: fd1b027f17322a6bb53981c0063097f8d8df2374 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:44:57 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl:[TGL][MRC][LP5] Code cleanup

This change doesn't have a functionality impact.
Removing Lpddr5 prefixes where they are not needed (already unique function names)
Fix for TxDqDelay log string in Write timig centering

Hsd-es-id: 14012008901
Original commit date: Mon Jun 15 17:39:47 2020 -0700
Change-Id: I58efe912549f1b34579f861d24610f671e15ab75
Original commit hash: 34b2a021646c7e17e2883f2d971389ecd20e560a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr5.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: ba420064867cf03c0b0c7ff2d62ef2a3f3346dbf 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:44:50 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Jul 14 23:07:56 2020 +0000
Original commit date: Tue Jul 14 23:07:56 2020 +0000
Original commit hash: cf4751c2a4d971039dcfe8b1e74c3259ceb6734f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: a9dfa5e00bb891e5ae22d5533a983040f7a84469 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:44:45 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL-B2] SaGv all points same and gear 2 (2133 or 4267) normal mode memtest fail

[Issue/Feature Description]
BIOS Release version shows Machine Check detected when 2133 at gear 2 on all 4 points
or 4267 at gear 2 on all points setting through BIOS Menu, MRC debug version works fine.
Current SAGV Optimization flow skips memory training but performs SAGV Switching after MRC_Done
for duplicated points after SaGvLast point, in this case Pcode is free to go when it sees Mrc_Done
and SAGV switch is not happening.

[Resolution]
Updated SAGV Optimization flow to perform SAGV switching for duplicated points after SaGvLast point
during run-through of the call table.

[Impacted Platform]
All TGL

Hsd-es-id: 14011919784
Original commit date: Mon Jul 13 20:17:20 2020 -0700
Change-Id: I7fbbbd9fbf190fd411c92805e39daf5bdf99ed84
Original commit hash: cc9d289eaeb57e0d32ef7dcef6fec6d09d65ac7c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c

================================================================================ 
Commit: dd307e8389f981b9ce2ac6fab4c4b4dfc77a8fb4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:44:38 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Jul 14 21:48:01 2020 +0000
Original commit date: Tue Jul 14 21:48:01 2020 +0000
Original commit hash: a7e8ef66431a80e7aa8167c2906deb3b0d8aeb58

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 19a4d3de03a265255478d4cee90fe47979c0ed9e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:44:33 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: TGL [MEM] U Fast boot fails triggering colds with infinite fast boot loop failing instead of going to slow cold training

[Issue/Feature Description]
When Fast Boot fails on SW Memory Test, the expectation is a reset with full training.
Current flow is resulting with cold reset but restore of registers occurring like Fast Boot which results in infinite loop.

[Resolution]
Updated flow to do a warm reset and modify a sticky register to notify MRC that it should do a full training instead of restoring registers.

[Impacted Platform]
All TGL

Hsd-es-id: 14011961819
Original commit date: Mon Jul 13 17:19:27 2020 -0700
Change-Id: Idb54e88404682899040f82f03107a583ede99439
Original commit hash: d3fcf3f3d1aeb16ae8d02c8f91969d53cb546553

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

================================================================================ 
Commit: 7f7dd09bdbb8f7f3d1e354626ebde765abf2f411 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:44:28 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Tue Jul 14 15:55:19 2020 +0000
Original commit date: Tue Jul 14 15:55:19 2020 +0000
Original commit hash: 5d4bf4e424b6b950b5c259c7671042b0589a122b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: eacb74d474ed3acc3a493c05340e3d7f90959971 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:44:22 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl:[TGL][MRC][LP5] Fixing DqDqs PHY Duration for high frequencies
Issue:
  drcrwrretraincontrolstatus_0_0_0_mchbar.duration currently does not take into account the special values associated w/ the upper bits of the MR37. Setting this incorrectly is leading to runtime memory corruption since the PHY is misinterpreting the oscillator feedback.
Rootcause:
  For Lp5 MR37 is used to set the DqDqs Oscillator timeout.  From 0-63 this scales linearly as <value> * 16 in tWck.  However, bits 7..8 of that MR correspond to special values which don't scale linearly.  ddrcrwrretraincontrolstatus_0_0_0_mchbar.duration needs to be programmed to correspond with this setting.
Change:
 In the code, DqioDuration is used to specify the value that gets programmed into the MR but not the actual timing value, RORunTime does account for this and should be used instead.

Hsd-es-id: 14011762770
Original commit date: Tue Jun 16 11:59:04 2020 -0700
Change-Id: I27c0005107287fb439a31304c812e0bc72db7e5e
Original commit hash: ed18a6119777d61100f1f8efaa78f96a96f564b7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

================================================================================ 
Commit: d6d76dfd8923a76a9761318c55053627fd7b0f26 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:44:15 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] Update MrcVersion.h and ReleaseNotes to 0.9.5.0

Updating MrcVersion.h and ReleaseNotes

Hsd-es-id: <HSD-ES bug id>
Original commit date: Mon Jul 13 10:07:58 2020 +0800
Change-Id: Id513af67c8b25c3dd19e07336c4e475d54e09beb
Original commit hash: bd0df782808639ec6a757715cc631cdcaba4a9ec

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d035226830e465af446f94b1b8e5dba5a54770e1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:44:09 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Thu Jul 16 11:42:14 2020 -0700
Change-Id: I0176e6d2bb35977f42d9f4253c28487c8d39fcf0
Original commit hash: 1fb74e12c102bd59a9e591c5ecd57eb6bb0dfa1d

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: c3230bf27c56a61e49ff3269de85463590186cb7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:44:02 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3294_00

Hsd-es-id: no sighting
Original commit date: Thu Jul 16 11:41:19 2020 -0700
Change-Id: I7a8b16431b38a7be70ca254913b001b6300bf2e7
Original commit hash: 10fa0b0e8530bc447f13686f49c090fa4c8fd48a

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6ea24ca72ab8c308658adebe8e1bdcd66daf1124 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:43:56 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/CpuDmi,PchDmi: Update DMI policy according to Setup Menu

 - Update PCH/CPU DmiAspmCtrl value to PchPcieAspmL1 (4 -> 2)
 - Update PchPolicyLib for congruency

Hsd-es-id: 14012006500
Original commit date: Wed Jul 15 15:40:14 2020 -0700
Change-Id: I238ab0cc89213347c07799ecbc6a03848a9bc2b6
Original commit hash: f6ec9a34bee7026964f048ed374e4d217c99ff03

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiPolicyLib/PeiCpuDmiPreMemPolicyLib.c
ClientOneSiliconPkg/IpBlock/PchDmi/LibraryPrivate/PeiPchDmiPolicyLib/PeiPchDmiPolicyLib.c
ClientOneSiliconPkg/Pch/Library/PeiPchPolicyLib/PeiPchPolicyLib.c

================================================================================ 
Commit: dd1263e6be02ddce51f88c40e420398a50f60325 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:43:50 2020 -0700 
-------------------------------------------------------------------------------- 
Update BIOS ID to 3293.02

Hsd-es-id: N/A
Original commit date: Wed Jul 15 15:24:04 2020 -0700
Change-Id: I1c251028a96912e5a731ead4a933dfafe840d120
Original commit hash: c08c3554776ea666bc42a146c39f9e9e86ff12fd

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: a157ccd9af95f35e890933ed254b99df6cdcfed8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:43:44 2020 -0700 
-------------------------------------------------------------------------------- 
Update new microcode patch for B0 Unified (uCode+Punit) Production Patch 0x4A

Hsd-es-id: 14012022618
Original commit date: Wed Jul 15 14:25:48 2020 -0700
Change-Id: I843f7189e8fb2a16cb1e9e80b262f5f188749d2e
Original commit hash: 22e9107fcdd58d40de86609ed518ec84c19b3c43

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: d08b0b83554e03464104b479a8d6f8a9a70960a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:43:37 2020 -0700 
-------------------------------------------------------------------------------- 
Update BIOS ID to 3293.01

Hsd-es-id: N/A
Original commit date: Wed Jul 15 14:15:57 2020 -0700
Change-Id: I3616e90f01da006a437469a8929ffe71d346545c
Original commit hash: 93d7afa5f7b5222863ace1d01eb1dca9cf9d6e8e

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: d19982b9f61014f4db932703c2672e1d21cceae8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:43:26 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL-U/Y/H] Disable Squelch Propagation (as w/a until HW fixes in future SOC steppings)

clear SPCE bit for PCIe/DMI

Hsd-es-id: 14011976356
Original commit date: Thu Jul 9 14:25:30 2020 +0530
Change-Id: Iafa7e40aff1237805c2950a69cb3c03cd0494325
Original commit hash: 3e26ca3625a05a4ff1c42d1963535a86db860869

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/CpuDmi/Library/PeiDxeSmmCpuDmiInfoFruLib/CpuDmiInfoFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/Library/PeiDxeSmmCpuPcieInfoFruLib/CpuPcieInfoFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/Include/Library/CpuDmiInfoFruLib.h
ClientOneSiliconPkg/Fru/TglCpu/Include/Library/CpuPcieInfoFruLib.h
ClientOneSiliconPkg/IpBlock/CpuDmi/LibraryPrivate/PeiCpuDmiInitLibVer2/PeiCpuDmi16.c
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPcieRpInitLib/PeiCpuPcieRpInitLib.c

================================================================================ 
Commit: e20055342f962fd6d317dc3241e924022272291b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:43:19 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Wed Jul 15 11:01:10 2020 -0700
Change-Id: I9810b5c50d789d101bf87e92247f755bf3fe81be
Original commit hash: 052c8ba3aaecc244ff1689e1fc1a622da2a4d8e5

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: ca4029ca5a39987bc0b3cb4fbf7f9dc82d49136c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:43:13 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3293_00

Hsd-es-id: no sighting
Original commit date: Wed Jul 15 11:00:57 2020 -0700
Change-Id: I6114faa43d8404e164cd4d085a34eaca5474d1c4
Original commit hash: b66ca95dbf532c4a4c7f256822d41d182497e11e

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 6ae01e6fd09eb57885575464d6c9464da309deb6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:43:03 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg/Telemetry: Enhancement AcpiPlatformChecksum API.

Call CalculateCheckSum8 API to Calculate checksum.

Hsd-es-id: 1508138433
Original commit date: Thu Jul 2 16:02:43 2020 +0800
Change-Id: I14e4b1320af7eae743ebc836a2252bce55f7cc10
Original commit hash: def0a434d8f483b3a13438736627dbc17e1e130d

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Telemetry/Library/DxeTelemetryAcpiLib/DxeTelemetryAcpiLib.c

================================================================================ 
Commit: a2768504975c038a3ab6f31cd0ecae5fac5c8db1 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:42:56 2020 -0700 
-------------------------------------------------------------------------------- 
Implement PLATFORM_DRIVER_OVERRIDE protocol.

Apply PlatformDriOverrideDxe.inf in the source to implement PLATFORM_DRIVER_OVERRIDE protocol.

Hsd-es-id: 16011407560
Original commit date: Tue Jul 14 15:26:06 2020 +0800
Change-Id: I12b7109365f7fe8f496a5a6323533a55151c0ed0
Original commit hash: a2669f049e27467cab44701537a943d4bf55542b

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.dsc
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 2ec7df7f157604d1dcf217debcec1353d856088d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:42:47 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL]: AVX/AVX3 enable/disable support

Hsd-es-id: 16011241167 & 22010736933
Original commit date: Sun Jun 28 12:56:45 2020 +0800
Change-Id: Idc48848141d9da8887b639405dda41dd339fcf0c
Original commit hash: ca6e415394fbbd8c1172ec4435c9cac9beed7caa

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/ConfigBlock/CpuConfig.h
ClientOneSiliconPkg/Cpu/IncludePrivate/Library/MsrFruLib.h
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicy.c
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiCpuInitLib/Features.c
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseMsrFruLib/BaseMsrFruLib.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
TigerLakePlatSamplePkg/Setup/CpuSetup.hfr
TigerLakePlatSamplePkg/Setup/CpuSetup.uni

================================================================================ 
Commit: 35e2ff75a02f822ba421bf5f94701640c597ecae 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:42:39 2020 -0700 
-------------------------------------------------------------------------------- 
Update BIOS ID to 3292.01

Hsd-es-id: N/A
Original commit date: Tue Jul 14 12:34:12 2020 -0700
Change-Id: Iee62a4ec92f98969da22c0105eb4672a74daac6a
Original commit hash: 59c99817e0cefdb734bd50996ccaf7b8e2e639b9

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: f2c242e870a91befda7c2236f723e802d7f69eb3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:42:33 2020 -0700 
-------------------------------------------------------------------------------- 
Residency regression in RC9 due to TCSS, when Idle is measured after CS cycle

Hsd-es-id: 22010953216, 22011091612
Original commit date: Mon Jul 13 11:08:21 2020 +0800
Change-Id: Iee84c22bbbcf10b932204caac457d1496957fac4
Original commit hash: 837315a4506a4f22d6b6535c8f52f1c5ce9b39ac

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl

================================================================================ 
Commit: d412a41dc4fbbc0e37048497a2489e8a1ac92d57 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:42:28 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/Itss: Fix incorrect PirIndex values in mPirxRegister array

 - Reverting changes in I7c0865e5320b757ae68f1427d6507a1b2f13fd87 based on HAS for V2

Hsd-es-id: 22011103665
Original commit date: Fri Jul 10 14:43:38 2020 -0700
Change-Id: I2f62730a590746780d8f217b825be4bd14f9ba03
Original commit hash: e44473691f05f647ce62d745c669dabc819c5401

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Itss/LibraryPrivate/PeiItssLib/ItssLibVer2.c

================================================================================ 
Commit: d5b798db5df89d8c2395f2b916d5068ef1036070 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:42:22 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL/ME]FW Update is not doable when NFTP header is erased.

Issue: The FW update command is blocked in Recovery BIOS path.
Resolution: Allow all MKHI commands to be able to send in Recovery BIOS path.
Impacted: All TGL platforms.

Original commit date: Fri Jul 10 14:12:32 2020 +0800
Change-Id: I40e356b47165f60c420d728cc6e8363e0d1bb849
Original commit hash: 9902963df75aa8d5a7f4d9b3d2494e8fb26b19ce

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Me/IncludePrivate/Library/HeciInitLib.h
ClientOneSiliconPkg/IpBlock/Me/LibraryPrivate/PeiDxeHeciInitLib/HeciCore.c

================================================================================ 
Commit: 8de5a3a06f3d0ae7b36164f26677f986d80385e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:42:16 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Tue Jul 14 10:32:41 2020 -0700
Change-Id: Icd08ec5d22db449118a5838705f5c04fbbca7b9a
Original commit hash: 0672a8c759d3abe1b3d2ca4bdcc4686e6121ffd5

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: ce0599af9d86c4b2cf6d7d3b79ee0fb0bede00bc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:42:07 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3292_00

Hsd-es-id: no sighting
Original commit date: Tue Jul 14 10:31:12 2020 -0700
Change-Id: I790c32f5cb7274ea410205617a731a57ceed088d
Original commit hash: 1fdb4c91be0ef002f386b0f718ae894337510ad2

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 324c6c0f67e9188dd86077d0970317860be67bbb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:42:00 2020 -0700 
-------------------------------------------------------------------------------- 
Integrate latest GOP V1042

Hsd-es-id: NA
Original commit date: Tue Jul 14 21:42:40 2020 +0530
Change-Id: Ib8964f82a4fe4162c3ec1538c093576af4bfac29
Original commit hash: c83e2d16b5c8929cb6c4e23ab73d4a33fe337c56

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeim.efi
ClientOneSiliconPkg/Fru/TglCpu/Graphics/IntelGraphicsPeim/Binaries/IntelGraphicsPeimDebug.efi
TigerLakeFspBinPkg/SampleCode/Vbt/Vbt.bin
TigerLakeFspBinPkg/SampleCode/Vbt/Vbt.json

================================================================================ 
Commit: c88fb35467f454f442f7a1ccefd7e8d28c4c1407 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:41:54 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg/CapsuleUpdate Gen2: Windows CBnT_ACM capsule update is broken with BIOS Ver3272

As BIOS resiliency support, after a successful Capsule update, it will set UpdateProgress NV flag to indicate Resiliency backup is required in the next boot.
(The flag is supposed to be clear after Resiliency backup process.)
In the next boot when BIOS see the NV flag, boot mode would be set as BOOT_ON_FLASH_UPDATE in order to perform Ibb sync up.
However, before Resiliency backup process happens, if BDS code detects MOR bit is set when boot mode is BOOT_ON_FLASH_UPDATE mode, it will trigger a cold reset to clean up memory.
Since Resiliency backup procedure never got a chance to run when MOR is set, UpdateProgress NV flag to indicate a resiliency backup remains.
This brings system boots with BOOT_ON_FLASH_UPDATE boot mode again and the same MOR reset happens again, so system falls into a dead reset loop.

Adjust the order to address the conflict: Firstly, process Resiliency backup and secondly, handle MOR bit before EndOfDxe.

Hsd-es-id: 16011377147
Original commit date: Fri Jul 3 22:00:27 2020 +0800
Change-Id: I4164dfd025f49342db8bc248ec972cb1849697db
Original commit hash: 0b76ed42ae4a5f43b06f866fd50f98de6b8c2964

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Library/DxePlatformBootManagerLib/BdsPlatform.c

================================================================================ 
Commit: 4dd7ee9c460080fb0541be89c677dd641d4a1436 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:41:47 2020 -0700 
-------------------------------------------------------------------------------- 
Updaye new microcode patch for A0 (uCode+Punit) Production Patch 0x6A

Hsd-es-id: 22011044463
Original commit date: Mon Jul 13 15:02:55 2020 -0700
Change-Id: I61d05db0bed3bac85f65ee76a8107fd509126c1d
Original commit hash: 06ca5ec915e63138b6d9343976dbfc1556128ee1

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 70e73e52932bc233e795118928c49250e95d6e18 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:41:41 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL-U/Y][A6/B2/H][EBAT][Regression][Automation]: BSOD-"Internal Power Error" observed while booting to OS in SUT with FSP_EXT_Performance BIOS- v3284_00_416

Fixed offset issue in nvs.h for external build which was caused due to internal tag

Hsd-es-id: 16011419044
Original commit date: Mon Jul 13 11:46:09 2020 -0700
Change-Id: I207383ab3dcf4ff0413a0daa1a525c612df11462
Original commit hash: 6f2c889c9ddcc4281893b84de2f4894dc7ecc686

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
TigerLakeBoardPkg/Include/PlatformNvsAreaDef.h
TigerLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl

================================================================================ 
Commit: 0c7f6ca00b2b4fa2fdb3dcce06c949f7fdf75c53 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:41:35 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Jul 13 21:52:50 2020 +0000
Original commit date: Mon Jul 13 21:52:50 2020 +0000
Original commit hash: 951d933b5f812448c26fbd1e0c46bd5af8d573b7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 55239cb003d0aca2514c87f87cd792f19f4e3b25 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:41:28 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [TGL] fix corner cases when decoding a few specific addresses

1) When decoding address 0x200000, lib reports bad address.
decode calls mc_sys_to_cmi_slice_addr_decode to check remap and decode
controller number. Then, call tgl_cmi_slice_to_dram_addr_decode=>cnl_mc_addr_decode,
with parameter REMAP_BASE=REMAP_LIMIT=0, which means cnl_mc_addr_decode
needn't check remap. However, cnl_mc_addr_decode will add 0xFFFFF to
REMAP_LIMIT, and that enables remap, then trigger an incorrect
remapping check and reports the address is in MMIO space.

The patch fixes it by using REMAP_BASE=0xFFF00000 REMAP_LIMIT=0 when
calling cnl_mc_addr_decode.

2) decoding 0xFFF0002 should fail, but it succeeds.
REMAP_LIMIT need force to set the last 20 bits.

3) decoding 0x100000000 (4GB) should succeed, but it fails.
is_Sys_Addr_in_MMIO_Region need use gap_limit as the 1st byte which is
beyond MMIO area.

Hsd-es-id: 1508043226
Original commit date: Wed Jun 17 08:54:19 2020 +0800
Change-Id: I9322dfd295d238a24a6438067abe5755eb75ca80
Original commit hash: 8d6d130a69924d15475288de39ac49c50422f72d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Library/PeiDxeSmmMemAddrEncodeLib/MemAddrEncodeLib.c

================================================================================ 
Commit: fe80384e56e30b00ae5a38198d601a48bd2fb16c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:41:21 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Mon Jul 13 10:13:32 2020 -0700
Change-Id: Ifbe2b7f3138f79fe9b18d274b51981093701f2c2
Original commit hash: 9a7e6c3b87f9d900e740eb6859e7d766c97735e6

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: d608e3601a7d477df6761d1cd6f82edcb8d35655 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:41:16 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3291_00

Hsd-es-id: no sighting
Original commit date: Mon Jul 13 10:12:10 2020 -0700
Change-Id: I47e29e3e881b05899bd22812e322004c2707294f
Original commit hash: 40973530f3537d57f140801c8f3e2249f6ec0157

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: ae216071a815415520f031c00d008e8ff016d94e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:41:11 2020 -0700 
-------------------------------------------------------------------------------- 
Black screen with PKGC_VCCIO_PWR_OK_VALID_TIMEOUT MCA during PKGC with PMCPv1016+MCU0x46

IVR with Debug Enabled causes Vccio timeout MCA whtn NPK is enabled.
Remove setting NPK LVM override for DCI OOB, which shall be set by tool when trace is activated.

Hsd-es-id: 1508170642
Original commit date: Mon Jul 13 12:53:53 2020 +0800
Change-Id: I94d052b59303ea77d57f505013cfa153d55baf7e
Original commit hash: 619ef79b3e12bf4d40ab4846bdaa4013b4605172

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c

================================================================================ 
Commit: 61906709c4632f525c9221ef5b5a402574598936 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:41:04 2020 -0700 
-------------------------------------------------------------------------------- 
Correct BOM ID association for TGL Y skus for MIPI and eDP usage
- Added DDI mapping table to support eDP+MIPI and MIPI+eDP configs by default
- Selecting MIPI VBT and disabling GOP Config driver if MIPI connected either on DDI-A/B port.

Hsd-es-id: 22011098014
Original commit date: Thu Jul 9 21:04:43 2020 +0530
Change-Id: I0a1a45b2b36bc2dd385d5ab8778996f74137df3c
Original commit hash: 193418ea85ae42e1e66f843aa3adbdf4075a8acc

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen12/PeiDisplayInitLib.c
TigerLakeBoardPkg/Include/PlatformBoardId.h
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/BoardSaConfigPreMem.h
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/BoardSaInitPreMemLib.c
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: 61e1486009cdcb1591baba1435772a8c96f7826d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:40:58 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Sun Jul 12 11:00:38 2020 -0700
Change-Id: I7891c4d672fe8a15d41f75c5ab0f3f4d6f25b745
Original commit hash: 2034f3a12b10967db770543c56b76841d002b006

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: cc1b3454ad17eabe912dedc958924dab4c0537c9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:40:52 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3287_00

Hsd-es-id: no sighting
Original commit date: Sun Jul 12 10:59:58 2020 -0700
Change-Id: Ie76f1c2972e6c86d03bc885e82716989aa439baf
Original commit hash: 57e6b69b0c439bdbaa01d213e3f5ea3ee6ea51f8

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f947004a5afec6aa5d03b5d1300833590cb68a97 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:40:46 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] Update MrcVersion.h and ReleaseNotes to master 0.9.4.0

Updating MrcVersion.h and ReleaseNotes

Hsd-es-id: N/A
Original commit date: Fri Jul 10 21:33:12 2020 -0700
Original commit hash: 8befe8469a24115b0a93beba9c1e8f3e189c45d4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 55ec4d08831e4aef9711506ed1829f6c1d95157a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:40:41 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Sat Jul 11 00:01:00 2020 +0000
Original commit date: Sat Jul 11 00:01:00 2020 +0000
Original commit hash: 18c1f2db42f250a9195448191b101b5abd431f52

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: b951eb40670887ab4fbde727d6716890529e0e8b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:40:35 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/TGL: fix Assert observed PeiCpuPcieDekelInitLib.c (75)  while waking SUT from S3

issue:
  Assert observed PeiCpuPcieDekelInitLib.c (75)  while waking SUT from S3

Root cause:
  Srcamble keys are changed after S3, MC can't read memory with it original order, thus failed to resume from S3.

Changes:
  1, generate Scramble keys and save them in MrcSaveData
  2, use saved key for Scramble settings.

Hsd-es-id: 16011412734
Original commit date: Thu Jul 9 18:54:15 2020 +0800
Change-Id: Ibff65212e79f11d6405e8f31422a18cb7cca7a9e
Original commit hash: 081675252a579510fa3a4688acee450b701d57a9

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c

================================================================================ 
Commit: 60f18f2826d2c7899f96b7c9ef2a18eb60585243 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:40:28 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Jul 9 20:53:34 2020 +0000
Original commit date: Thu Jul 9 20:53:34 2020 +0000
Original commit hash: fa7042c718a86c1d64b330d44c7ff7efb9ee4c93

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0bd91ae076df885f90a423abd53fd21c9d928a51 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:40:22 2020 -0700 
-------------------------------------------------------------------------------- 
[Title]
C1S/MemoryInit/Tgl: [TGL][MRC] dis_lpmode_on_sagv field should be set to 1

[Issue/Feature Description]
ICL Debug found a corner case issue around this bit set to 0 and SAGV enabled that would result in data corruption

[Resolution]
Set the bit to 1

[Impacted Platform]
All TGL

Hsd-es-id: 22011100347
Original commit date: Tue Jul 7 18:40:25 2020 -0700
Change-Id: Ib5235b867f1c1df274b5d739701f3390cf5f8756
Original commit hash: bff56aef8eaa19037f78b32b286e32f1b6af1fd4

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: 1151ce3c6d92989cd0d329a6ba9c2a84df524ead 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:40:17 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Jul 9 20:36:34 2020 +0000
Original commit date: Thu Jul 9 20:36:34 2020 +0000
Original commit hash: a4369c897deaae15ead9a3f18f6e369aa8963f03

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 3182f52873609f34fe5bc592a1a655aa7f4405e3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:40:11 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit: Disable per-bit deskew sweep limits and normalization for G1, it reduces RxDqs margins dramatically.

Hsd-es-id: 22011100392
Original commit date: Tue Jul 7 12:14:06 2020 -0700
Change-Id: I45eb45806ce92a7732c4f0ca91d26f0b83d4fc09
Original commit hash: 02a63a01ea70b84213e20c7dc9f855893a38aba7

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

================================================================================ 
Commit: c37e4f8bea588a149b6750e14e05016728418d5b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:40:05 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Thu Jul 9 17:42:57 2020 +0000
Original commit date: Thu Jul 9 17:42:57 2020 +0000
Original commit hash: 5e49382dec210d0c1f5bb888fcd779e76cacf70d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: baa9bfb3cae3ff2bcb81d55e25b3da8d795fc0ee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:39:54 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] Update MrcVersion.h and ReleaseNotes to 0.9.3.0

Updating MrcVersion.h and ReleaseNotes

Hsd-es-id: <HSD-ES bug id>
Original commit date: Thu Jul 9 10:06:34 2020 +0800
Change-Id: Ide1cb52fa2e33db51bcadd9278e4dc74a5c8c0ba
Original commit hash: 257efc5b726e39b4372fbef571769fcea4143ec6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 78e750134ad14a34e939b78d83493ee3e8ea8e2f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:39:48 2020 -0700 
-------------------------------------------------------------------------------- 
Update BIOS ID to 3286.01

Hsd-es-id: N/A
Original commit date: Sat Jul 11 12:27:07 2020 -0700
Change-Id: If687720c8bfd441978f54b7ddaab784543f17e06
Original commit hash: b842476c20793ec92f66d798ccc5e6ea17d78527

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 4ba43a90d71132ebfb24db72394c8bed79d0fe0d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:39:43 2020 -0700 
-------------------------------------------------------------------------------- 
Update new microcode patch for B0 Unified (uCode+Punit) Production Patch 0x48

Hsd-es-id: 22011111179
Original commit date: Fri Jul 10 16:50:11 2020 -0700
Change-Id: Ie8f2b931cf3d1312e5ae53b0764a9e82424e16a8
Original commit hash: bb293e7306e66345839d65269540b31c7392114a

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 46359150537efaa43b0dcef54d47a212fc20300e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:39:38 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeBoardPkg: Configure PcdTpm2CurrentIrqNum only with dTPM present.

The PcdTpm2CurrentIrqNum should only be configured to the board's
reserved GPIO when a discrete TPM module is present.

For all other cases (no TPM or PTT) the PcdTpm2CurrentIrqNum should
maintain a zero value.

Hsd-es-id: 16011013763
Original commit date: Wed Jul 8 16:07:51 2020 -0700
Change-Id: I66f0715b0b76dbedbaab690db38caf7906006d71
Original commit hash: 5f8bcc40b4d878afae848522949665637988afa3

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Include/PlatformBoardConfig.h
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeHBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeUBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiInitPostMemLib.c
TigerLakeBoardPkg/TigerLakeYBoards/Library/BoardInitLib/Pei/PeiMultiBoardInitPostMemLib.inf

================================================================================ 
Commit: 6ed18af3aa216c1b7796cc71d0e6972db7bae770 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:39:32 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Sat Jul 11 10:10:53 2020 -0700
Change-Id: I09fb0e795f9f12ef07c95c38d67905fb2489f3e9
Original commit hash: a85ccf8ede69a19bdd8a0cf8118204621ab86256

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 5f5cf1b3ef57fada5d78c931fa14fe22f64bdb90 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:39:27 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3286_00

Hsd-es-id: no sighting
Original commit date: Sat Jul 11 10:10:31 2020 -0700
Change-Id: Ibe1f8a113f4fa9d0c368a2b8ca3f07f596ac66eb
Original commit hash: 984d2dba57dc5b09dcd2a74da9dfa7ece840ad9a

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: cf900f547916df760fec82fdbfd33d7080506911 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:39:21 2020 -0700 
-------------------------------------------------------------------------------- 
Changed PM override values for 45W, 4+1, 6+1, and 8+1 SKUs ww2520

Hsd-es-id: 16011279472
Original commit date: Mon Jul 6 16:20:21 2020 -0700
Change-Id: I6e46f9a6461019a686e9da2c644867b101a8925d
Original commit hash: deaf02baf828f833d0d4799173dbbfbc32e5a9d0

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 037ae714214092e22703a4503d47af01628b353b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:39:15 2020 -0700 
-------------------------------------------------------------------------------- 
Update BIOS ID to 3285.02

Hsd-es-id: N/A
Original commit date: Fri Jul 10 12:07:49 2020 -0700
Change-Id: I432ecb040acc081c69eea9525ff0a086b9f72d15
Original commit hash: 6b9d0abbfbee56d028ba3f9a179a31e2c4d4f01f

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 82ab6e766c2ba2bbe014fc4798172ab51d896fc7 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:39:09 2020 -0700 
-------------------------------------------------------------------------------- 
Display engine setting for audiolink IO
- This will avoid the logic value of xxaudin and xxaudclk from PCH to be interpreted incorrectly.
- Without this change the audio will not work in display port and HDMI as the protocol will fail.

Hsd-es-id: 14011907983
Original commit date: Wed Jul 1 23:35:56 2020 +0530
Change-Id: I1b02e2cfcb33be28e81e8d1c70caac7b7ee95bb4
Original commit hash: b7d7b67d4f2dc3a9ee60631ca0ab96aa2c6cffeb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/Register/IgdRegs.h
ClientOneSiliconPkg/IpBlock/Graphics/LibraryPrivate/PeiDisplayInitLibGen12/PeiDisplayInitLib.c

================================================================================ 
Commit: 7a3fb286e6e80f2ce9aaae8a1537213b1c49f367 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:39:04 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLake P0 Unified (uCode+Punit) Production Patch 0x2E

Hsd-es-id: 14011971409
Original commit date: Thu Jul 9 14:05:18 2020 -0700
Change-Id: I12984846957576b76db0880f0597867c3b1e4fbe
Original commit hash: 5b38637655cb79fd8152ecdacc567a529a61b0be

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 589c859895311bc91fbafd8473c782d59db8e624 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:38:58 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3285_01

Hsd-es-id: no sighting
Original commit date: Fri Jul 10 10:18:10 2020 -0700
Change-Id: I388d452f9d8d99ed7c7f5ba4e0a31bb503b587bc
Original commit hash: 8238fa458b974c47399e5327ff19e28b24c93696

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: df76cd478ebe9239e68b6cc8819014767cc98c41 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:38:53 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Fri Jul 10 10:18:15 2020 -0700
Change-Id: Id3348c09ea5b21d6949775a7d642d5c48c5c5bb2
Original commit hash: e4feda79eb05884857dff199b35a7b770466b035

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 9a04124579c370a79bad7bbb9039172c3da1ef5f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:38:47 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Fri Jul 10 05:29:22 2020 -0700
Change-Id: If715357f3a6b2a8ea1038d5e845523f9eea0a138
Original commit hash: d68e5902cdf70936ce61a8c13cf82b64595be9d2

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 3b3a0d819a62b4e0767c0ee23fd5c568b9e52799 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:38:37 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3285_00

Hsd-es-id: no sighting
Original commit date: Fri Jul 10 04:40:37 2020 -0700
Change-Id: Ic1a9ec59e066b9551417dad2496168452ddc9d44
Original commit hash: bb9652593fe1202e9192150bc7b40a11e468a784

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: add74706085c529614bf2556e505e2aa97502b5c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:38:32 2020 -0700 
-------------------------------------------------------------------------------- 
[Title] C1S/MemoryInit/Tgl: [TGL]Setting CmdMirror in FspmUpd.dsc is not working in FSP API mode

[Issue/Feature Description]
CmdMirror missing setup knob passed to FSP API mode usage files.

[Resolution]
Add code to connect the setup knob up for FSP API.

[Impacted Platform]
TGL-U and TGL-Y that uses LPDDR4/LPDDR4x memory

Hsd-es-id: 1508065649
Original commit date: Wed Jun 10 10:19:22 2020 -0700
Change-Id: If7fede2406641c76b25bcfaef9377dec8900370d
Original commit hash: 599d031ffdb9dbae5538a96759ac76552a548297

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c

================================================================================ 
Commit: b6f51659e1019c200823b64d938e706e6bf4b5e8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:38:21 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][Tiger Lake Master IOTG] Add setup menu options to select I2C speed mode

Add setup menu options to select I2C speed mode Standard mode/Fast mode/FastPlus mode/HighSpeed mode

Hsd-es-id: 1507411512
Original commit date: Wed Apr 29 17:41:08 2020 +0800
Change-Id: I957a9769e19852b871110dc16bc42d20634356b9
Original commit hash: 49ee8c75a151e17812058f54957da9d15724e38b

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/Dsdt.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/SerialIoTimingParametersEmbedded.asl
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
TigerLakeBoardPkg/Include/Fdf/FlashMapEmbeddedInclude.fdf
TigerLakeBoardPkg/Include/PlatformNvsAreaDef.h
TigerLakeFspPkg/TigerLakeFspPkg.fdf
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Setup/PchSetup.hfr
TigerLakePlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: eeb282e4e0bab39ba51926680675856b84aa9d83 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:38:13 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Thu Jul 9 17:28:16 2020 -0700
Change-Id: Id6b0e87ccbfc3f73ac5d95fbbc5ab1f367079c09
Original commit hash: 18f0cb74ee5b8cb5f1d36482d9a81298978e16fa

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: e041777e6cc02deb4ef07e7c4dedf3251d4af298 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:38:07 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3284_02

Hsd-es-id: no sighting
Original commit date: Thu Jul 9 17:28:14 2020 -0700
Change-Id: I5eee86c3f1a86fd778d710de687db2174f99d12e
Original commit hash: 47ddc1ff94ff614f19cef8ac21140f8a1d4a6afe

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 384209b89d51b44074ea1fbb5cc5af7067fdd0ba 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:37:52 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/PeiPchInitLib: IOTG PLL SSC removal of flag

Hsd-es-id: 1607375716
Original commit date: Mon May 11 11:04:39 2020 -0700
Change-Id: Ic826d9153a3ab9a46d3376294474c25833ea817b
Original commit hash: 35587cfa77f70e0dc6b9c58102bee7abad9a4c7c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchInitPreMem.c
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiPchPolicyUpdatePreMem.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Setup/PchSetup.hfr
TigerLakePlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: abeb866b481814b61b1571f9191683e25c90c34a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:37:40 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3284_01

Hsd-es-id: no sighting
Original commit date: Thu Jul 9 10:42:48 2020 -0700
Change-Id: Ibb1c469d8df3166bfa894f015376fd8e19e951c4
Original commit hash: 32bf308a94017992782c63c41efd531752a73ba8

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 7ea0a71e9c8784546fd1d99a3e93f532a7ef1ff4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:37:35 2020 -0700 
-------------------------------------------------------------------------------- 
Added new PM override data for IOTG SKU WW2720

Hsd-es-id: 1307736128
Original commit date: Mon Jun 22 19:06:21 2020 -0700
Change-Id: If37cd25a801bdfe492d647d30ac8bff10b9f18af
Original commit hash: c8e5e8cd29d71bca057b908db483f9f70e888489

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Include/CpuPowerMgmt.h
ClientOneSiliconPkg/Fru/TglCpu/Include/Register/SaRegsHostBridge.h
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: ca8675031b8549a7480e8e944559187c069cada2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:37:29 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakePlatSamplePkg/Setup: update TCC mode

1. Removal of Vt-d from tcc mode.
2. Fix close idle setting for tcc mode

Hsd-es-id: 14010924304
Original commit date: Sun May 10 21:20:03 2020 -0700
Change-Id: Ib8b4b01ddbbfd9f2896ed82d96f3ba4517110f93
Original commit hash: ec75817316507c15bfc7be9a75cc7570c9a03749

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Setup/CpuSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/TccSetup.c
TigerLakePlatSamplePkg/Setup/TccSetup.hfr
TigerLakePlatSamplePkg/Setup/TccSetup.uni

================================================================================ 
Commit: bf9ce8afae2558b53fd60a69622a99fd4db65d30 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:37:22 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][Tigerlake-Master IOTG] ClientOneSiliconPkg: Add USB3.1 Speed selection

Add USB3.1 Speed Selection under embedded flag.
This to configure USB3.1 in GEN1/GEN2 speed.

Hsd-es-id: 1507289605
Original commit date: Mon May 4 10:16:55 2020 +0800
Change-Id: Ic7eb79bb1e925d547f9b0c372434aa72b3c72c8d
Original commit hash: c41f4bf008bdbfa971c30f1342a650dfbf723935

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Usb/UsbConfig.h
ClientOneSiliconPkg/Include/Register/UsbRegs.h
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/PeiUsbHostControllerInitLib.inf
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbPolicyLib/PeiUsbPolicyLib.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiPchPolicyUpdate.c
TigerLakePlatSamplePkg/Setup/PchSetup.hfr
TigerLakePlatSamplePkg/Setup/PchSetup.uni

================================================================================ 
Commit: 65462bbbbc2880fed9de86a132a755b8a1a095c0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:37:13 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][Tigerlake-Master IOTG] Disable C1E when in Fusa Enable Mode

C1E is incompatible when running FuSa so add support to detect fusa mode and change the default setting for C1e accordingly.
Surpress C1E setup menu in Fusa mode

Hsd-es-id: 14010487968
Original commit date: Fri Apr 10 11:32:30 2020 +0800
Change-Id: I7eb058e5235aac0d4939815ce33decd34809cdb7
Original commit hash: e9af7e036a94cbffe4800ec193013bc99ede980d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
ClientOneSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.inf
ClientOneSiliconPkg/Include/Library/FusaInfoLib.h
ClientOneSiliconPkg/IpBlock/Fusa/IncludePrivate/Library/PeiFusaLib.h
ClientOneSiliconPkg/IpBlock/Fusa/Library/PeiDxeSmmFusaInfoLib/FusaInfoLib.c
ClientOneSiliconPkg/IpBlock/Fusa/Library/PeiDxeSmmFusaInfoLib/FusaInfoLib.inf
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaLib/PeiFusaLib.c
ClientOneSiliconPkg/IpBlock/Fusa/LibraryPrivate/PeiFusaLibNull/PeiFusaLibNull.c
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInit.c
ClientOneSiliconPkg/Product/TigerLake/SiPkgCommonLib.dsc
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiCpuPolicyUpdate.c
TigerLakeFspPkg/Library/PeiPolicyUpdateLib/PeiPolicyUpdateLib.inf
TigerLakeFspPkg/TigerLakeFspPkg.dsc
TigerLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiCpuPolicyDebugLib.c
TigerLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiPolicyDebugLib.inf
TigerLakePlatSamplePkg/Library/PeiPolicyDebugLib/PeiPolicyDebugLibFsp.inf
TigerLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.c
TigerLakePlatSamplePkg/Platform/PlatformSetup/Dxe/PlatformSetup.inf

================================================================================ 
Commit: 403ed1b8b3ecd9869b0ccea73f4ad3c2f1c65d4c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:37:05 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3284_00

Hsd-es-id: no sighting
Original commit date: Thu Jul 9 09:31:57 2020 -0700
Change-Id: I5ca456985a7528a0d3f9ff738ff9b979ab7c2e7a
Original commit hash: b82830e8084153b1cec9a1800a286e53134b91c1

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: d465a2b1fbc601b1582b7a28711a0065d095b665 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:36:59 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] Add PEP constraint D0:F1 for HECI3 on Corp SKU

Added Pep constraint for HECI3

Hsd-es-id: 14011866821
Original commit date: Fri Jun 26 13:10:15 2020 -0700
Change-Id: I819bd1b96801ebf8fe1952cecbbf50f90283a243
Original commit hash: 04755148ab68ce6941a50df206542a9210392a73

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchHeci.asl
ClientOneSiliconPkg/Pch/Include/Library/PchPciBdfLib.h
ClientOneSiliconPkg/Pch/Library/BasePchPciBdfLib/PchPciBdfLib.c
TigerLakeBoardPkg/Acpi/AcpiTables/Dsdt/PlatformNvs.asl
TigerLakeBoardPkg/Acpi/AdvancedAcpiDxe/AcpiPlatform.c
TigerLakeBoardPkg/Include/PlatformNvsAreaDef.h
TigerLakePlatSamplePkg/Features/Pep/AcpiTables/Pep.asl
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Setup/AcpiSetup.hfr
TigerLakePlatSamplePkg/Setup/AcpiSetup.uni

================================================================================ 
Commit: 13ad0bdff6ab578831dbb555875a155baf8bcaac 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:36:51 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Thu Jul 9 09:24:08 2020 -0700
Change-Id: I64437156b3919367fe5bebe1d40f311b2fb86dac
Original commit hash: c5e17d736238e469813f97cf3e49f221deae4e14

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: c7dc37695af3bd9507fd0c29e39cf91de50f6eb8 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:36:46 2020 -0700 
-------------------------------------------------------------------------------- 
Klockwork Issue seen with Tigerlake-Master build 3282.00

Fixed NULL pointer allocation errors

Hsd-es-id: 14011949595
Original commit date: Tue Jul 7 17:49:00 2020 -0700
Change-Id: Ie0fb962a03136fd721b176c3e0429a060539f741
Original commit hash: b0d40fa564fd57931d3b47bd7d65eeaba489af4e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/PowerManagement/Dxe/PowerMgmtInit.c

================================================================================ 
Commit: fd7108494edf7142d56ad5d5acf73b24bbeb499e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:36:41 2020 -0700 
-------------------------------------------------------------------------------- 
Update new microcode patch for B0 Unified (uCode+Punit) Production Patch 0x46

Hsd-es-id: 14011948614
Original commit date: Tue Jul 7 16:14:56 2020 -0700
Change-Id: I8afbbb2fd45d7abb30be44b10ab39db0c0ccb13d
Original commit hash: cbcf3b502a709873f02db0dc54f179649e773639

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BoardPkg.fdf

================================================================================ 
Commit: 22a3d4ce2ed334ae6f1ab2115622be41c2966c50 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:36:34 2020 -0700 
-------------------------------------------------------------------------------- 
Update BIOS ID to 3283.01

Hsd-es-id: N/A
Original commit date: Wed Jul 8 13:15:17 2020 -0700
Change-Id: Ieb18ca5bd5a25918493c8853ba021b7693fa8eaa
Original commit hash: f2a1c79bcdc9425738f3f8a4c76974749511398e

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: ed04f84782d5c14a80c1619579d258b377e4dd5e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:36:29 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] Update MrcVersion.h and ReleaseNotes to master 0.9.2.0

Updating MrcVersion.h and ReleaseNotes

Hsd-es-id: N/A
Original commit date: Tue Jul 7 19:54:11 2020 -0700
Change-Id: Idb03f9e8d49edb1ce4e1f3ffd4005932d58c1f89
Original commit hash: 9ceff7714eca0bc0bce847330a30468127ecbe97

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 82dd7078d5d07a499240c4586c9f51a51c746dfe 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:36:23 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Jul 8 17:41:22 2020 +0000
Original commit date: Wed Jul 8 17:41:22 2020 +0000
Original commit hash: e9599dd94c61bce8944945c06ea477c2240c9c93

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 68dfb04ae11d5aa113f663e7c115a35086451f27 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:36:17 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [TGL][MRC] panic_refresh_only needs to be set to 0 when NormalMode=1

Issue:
    These bits are only active when NormalMode is 0 (i.e. when CPGC is active)
    When active, all refreshes except panic will be suppressed
    Recommend MRC writes them back to 0 before transitioning into NormalMode

Root cause:
    Current MRC configures panic_refresh_only and refresh_rank_mask fields when running the clean memory routine

Change:
    Adding code to set panic_refresh_only and refresh_rank_mask to 0x0 as part of MrcSetNormalMode function

Hsd-es-id: TBD
Original commit date: Thu Jul 2 17:07:47 2020 -0700
Change-Id: Ic0413d4808b8cff61d469054d89b2980f9ca30ea
Original commit hash: 8cfbd9a1b786263040a83c488cdd03c12a4340fe

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: d143f34ebb549f1b3cc1576a473bdea8cdd0141b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:36:12 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Jul 8 03:19:36 2020 +0000
Original commit date: Wed Jul 8 03:19:36 2020 +0000
Original commit hash: 02121b7f341c4f89a596a04bbbd76d391e1f1fcd

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 11a5e4c559fc9e2148f2995815f6c541a5410e97 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:36:06 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit/Tgl: [TGL-B2][LPDDR4]  (Additional selextref and ldo_vrefsel values ) IOM stuck at MUX_AGENT_ALT_MODE_REQ stage 4 on connect after S4 exit  due to ddrio command timeout

Issue:
    TCPHY0 has a monitor connected through a TBT dock. failure seen during S4 runs for TBT standalone testing.

Root cause:
    Additional changes for vref from VccIO instead of Vdd2, as part of WA ddrscram_cr_ddrmisccontrol7_0_0_0_mchbar.run1stcomp = 0

Change:
    Adding fll_cmd_cfg_reg.selextref = 0x1 and fll_static_cfg_0_reg.ldo_vrefsel = (0.75 - 0.85 ? 8 : 4)

Hsd-es-id: 14011949739
Original commit date: Thu Jun 25 19:48:22 2020 -0700
Change-Id: I57c84e5cf481606b54c5ff6198a8c1d858f077bf
Original commit hash: d881a433090421cb518541d3f635b0a4f8e27b08

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: bf9dc0c5a807a60840499d027ca6108c70da92ee 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:36:00 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Jul 8 01:22:58 2020 +0000
Original commit date: Wed Jul 8 01:22:58 2020 +0000
Original commit hash: 9c297c0584db83ffb3caceb11e90cc3eed0fd4ad

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 0913d1dd905426225aa1930fac88aa9cf3cb5ec6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:35:55 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] [TGLPnP][UP3 B2][PV Gate] BIOS 3235 is causing 100-120mW increase on VCCIN_AUX during 4K video playback

Issue: Higher power usage detected

Culprit: Variable uninitialized is used for writing register

Fix: Initialize the variable by reading the associated offset of register

Hsd-es-id: 22011056357
Original commit date: Tue Jul 7 12:09:57 2020 -0700
Change-Id: I384c88bf0bd72229541d6a6897568ff5e17bea4e
Original commit hash: fa147bd26266805f8b15f9454d5c7542aaf4c9ef

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Chip/DdrIo/MrcDdrIoConfig.c

================================================================================ 
Commit: dfe915a8cc77774e37961797e02c7e6b05de3883 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:35:48 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Jul 8 00:58:44 2020 +0000
Original commit date: Wed Jul 8 00:58:44 2020 +0000
Original commit hash: 6ca85aa7a439879e62be89aa38daf0aedce4af85

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: ed9e4ad6fcaa1bdf89db20a33e24f238eab763b0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:35:42 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/TGL: [merge ICL 0.0.3.151 to TGL] Update DDR4 timings per latest JEDEC Spec JESD79-4C Jun 2018

    [HSD-ES][client_platf][bug][1407982590][][ICL MRC][Update DDR4 timings per latest JEDEC Spec JESD79-4C Jun 2018]

    Update DDR4 timings per latest JEDEC Spec JESD79-4C Jun 2018.
    1. tDLLK for 2667 and above should be 1024 nCK
    2. Support tCL = [23..32]
    3. Support WR (Write Recovery) of 22 and 26, together with tRTP = 11 and 13.

    Additional change:
     - Remove do_ZQCL from MRS_FSM_CONTROL.
     - LP4: keep high current VRCG mode at the end of MRC; MC will clear it at the end of each SAGV transition because of MrsFsmControl.Clear_VRCG.
     - Refactor DDR4 MR programming routines to have per-DIMM loop for consistency.
     - Remove DDR4 MR dump from MrcPreTraining(), we already print them in Jedec Reset step.

    Orig-
Hsd-es-id: 1508091129
Original commit date: Wed May 20 10:04:42 2020 +0800
Change-Id: I7dbdecfe70f7c25a8ed9f51d72755a9ddea023f4
Original commit hash: ad7443b6f3bbea8de95dc43283ebc08436f3f841

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcDdr4Registers.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcRefreshConfiguration.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcDdr4.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

================================================================================ 
Commit: 46a87ddad74acdbf43491f39862c135b6b543e09 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:35:35 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Jul 8 00:00:59 2020 +0000
Original commit date: Wed Jul 8 00:00:59 2020 +0000
Original commit hash: 324915b787db94e31f087a6984821e573d043d1c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: d2ba1ff5432869ccb054d56a985d1df492d3b7d9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:35:29 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/MemoryInit: [TGL][MRC] Margin Check

Port Margin Limit Check on Fast Flow from ICL MRC
- Store training algorithm results to non-volatile memory to be restored in lieu of re-training.
- Enforce required margins for restored memory interface settings.
- If the MRC fails a margin-check, the memory interface shall be re-trained.
- Provides a Setup Menu option to enable a margin-check
- save/restore ValidChBitMask, ValidMcBitMask
- move scramble enable to MrcNormalmMode
- put MrcNormalMode after MrcSaveMCValues
- make mini BIOS support cold boot required
- Increase Flash size

Hsd-es-id: 1507629085
Original commit date: Fri Feb 21 08:53:55 2020 +0800
Change-Id: I23bbe320fa1098e5864b2cf60adb0d10c8a30883
Original commit hash: a78f7a1e163ad36c7060d4c27e74d37c44cfaf2e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Include/ConfigBlock/Memory/Ver2/MemoryConfig.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcDebugHook.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/Include/MrcInterface.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcSaveRestore.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/MiniBios/MEMORY/MrcSetup.c
TigerLakeFspPkg/Library/PeiPolicyUpdatePreMemLib/PeiSaPolicyUpdatePreMem.c
TigerLakeFspPkg/TigerLakeFspPkg.fdf
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Include/SetupVariable.h
TigerLakePlatSamplePkg/Library/PeiPolicyUpdateLib/PeiSaPolicyUpdatePreMem.c
TigerLakePlatSamplePkg/Setup/SaSetup.hfr
TigerLakePlatSamplePkg/Setup/SaSetup.uni

================================================================================ 
Commit: 67b85da2c7e39aa631f3776851c42a97a4709972 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:35:18 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Jul 6 03:56:16 2020 +0000
Original commit date: Mon Jul 6 03:56:16 2020 +0000
Original commit hash: 9842b1da32780629b8756484aece54601090eb43

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: e1c0bd03f4c3d79438a4afe9c3848bf49bf19748 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:35:12 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] TGL-H: modify the mismatched register to POR value

1. set selfrefresh_enable  = 1 and powerdown_enable = 1
2. Pdwn_idle_counter change to 60ns/tck

Hsd-es-id: 1508050525
Original commit date: Fri Jun 12 10:18:38 2020 +0800
Change-Id: I2b5bd2497c37d4f83e4f504572c3f357cad7212a
Original commit hash: bbd005bf55ff3fd72d7aa39e314086504083670d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModes.c
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModes.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c

================================================================================ 
Commit: 10737b28b147e394226809c08dc4fe50e7cf3179 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:35:06 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Mon Jul 6 02:52:25 2020 +0000
Original commit date: Mon Jul 6 02:52:25 2020 +0000
Original commit hash: 430b131d1f8b0d8c59c81685b19d08a77be93e4c

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 06c1cdea0bf420a320952078ea2db228b0200ecd 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:35:00 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/TGL: [merge ICL 0.0.3.141 to TGL] [ICL MRC] Fix initial DRAM temperature programming per-rank

    [ICL MRC] Fix initial DRAM temperature programming per-rank

    DDR4/LPDDR4 rank temperature register has to be programmed to "Hot" temperature befure the first LPDDR4/DDR4 temperature read occurs.
    This behavior needs to be fixed so that only populated ranks will be programmed to "Hot", and keep un-populated ranks with default temperature prior to temperature reads.

    Change-Id: Ida214f6d47941034dc3e4ee4f83c9e655b8ff702

Hsd-es-id: 1508091757
Original commit date: Mon Jun 15 14:24:15 2020 +0800
Change-Id: I2649680a04c29ccf9f5a50317f92b729c40732de
Original commit hash: b4c0dfa4bc6635918e2537949154324738e6f1a6

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcReset.h
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcReset.c

================================================================================ 
Commit: f6f2c6672e01c45c43586ede34e35b6f99ea3a2f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:34:54 2020 -0700 
-------------------------------------------------------------------------------- 
C1S/MemoryInit/Tgl: [TGL][MRC] Update MrcVersion.h and ReleaseNotes to 0.9.1.0

    Updating MrcVersion.h and ReleaseNotes

Hsd-es-id: N/A
Original commit date: Thu Jul 2 10:20:10 2020 +0800
Change-Id: Id4ca8c8ef6b9c74bb70bcd5fd5ee7da2ab50a77b
Original commit hash: 49fd346206165b3641b43c91911ba44f1a1c93ed

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 7a6f6ac245249d4bb332ee76df4b344c2f3a11cc 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:34:49 2020 -0700 
-------------------------------------------------------------------------------- 
Update MRC Release Notes and increment MRC build revision

Wed Jul 8 20:07:15 2020 +0000
Original commit date: Wed Jul 8 20:07:15 2020 +0000
Original commit hash: 7faa0e7d0378c5096c7a6475339deaa936d42594

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

================================================================================ 
Commit: 33fbae4b3b32f38dd3de7c2583dda0291cedce10 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:34:43 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl: [TGL][MRC] Klockwork issues after MRC 0.9.2.0

Change:
-Update the correct index value for 'DramVendorList'

Hsd-es-id: 14011949595
Original commit date: Wed Jul 8 10:22:39 2020 -0700
Change-Id: I07b82dbd4ebac06d2326bb4c97a78889edd417bd
Original commit hash: c6094f7895ceeee4a91f5b5212a5fbd8ee791e4a

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/MemoryInit/Tgl/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c

================================================================================ 
Commit: ad70b01ba4b5445a4ba1809508f1e9eb41115279 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:34:38 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3283_00

Hsd-es-id: no sighting
Original commit date: Wed Jul 8 10:09:34 2020 -0700
Change-Id: I460c142a468814771ad9283fcc0d693156003411
Original commit hash: 7b92a6cfb29d7e6413b25331261d0f841d2947d2

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f3bb8aa62f159dc959e59c06a29debf62e692b20 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:34:32 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Wed Jul 8 10:09:32 2020 -0700
Change-Id: Icfbe053d2b503999c6a51fad61f48e75415e217e
Original commit hash: 65a1f83c04c48693625caea8179741b286581528

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: b6a5525672267af26d0959ebfef7950c2a6d9f01 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:34:26 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3282_00

Hsd-es-id: no sighting
Original commit date: Tue Jul 7 11:12:25 2020 -0700
Change-Id: I5009a798921599822ee09a8921d18813b53459ac
Original commit hash: b2d2d74e4e2f0109ab1290bbcffae29261693216

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: f94e394d0a00cbef4d28d8f4c0f6664f59bfe416 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:34:20 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Tue Jul 7 11:12:23 2020 -0700
Change-Id: I5410776d161075cb48468d26c767b863819c6750
Original commit hash: 41aeb9dc4b8449512ed2ce8f2cd7c62b884f00ce

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: c25709958758f918b456738cb488c6eafcf0104b 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:34:14 2020 -0700 
-------------------------------------------------------------------------------- 
TigerLakeFspPkg: Improve the documentation for FSP UPDs

- Improved description text for several UPDs
- Improved UPD catagorization

Hsd-es-id: 14011813254
Original commit date: Fri Jun 19 17:22:26 2020 -0700
Change-Id: I6ac50f418bd3199dbea6109cfe30075baaccc20a
Original commit hash: 376fc30b14cc0297585719e30b1cbf66ffdd5a80

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakeFspPkg/Upd/FspsUpd.dsc
TigerLakeFspPkg/Upd/FsptUpd.dsc

================================================================================ 
Commit: 26c8462cae9040f032555a68516a293384b53145 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:34:07 2020 -0700 
-------------------------------------------------------------------------------- 
Added new PM override data for 2+2core SKUs ww2520

Hsd-es-id: 16011279472
Original commit date: Mon Jul 6 12:27:00 2020 -0700
Change-Id: I3f597b206e4e60e1d2b1553302cbff31ca5bc788
Original commit hash: 19d1d525b0e18a63eddefa4d263f49a118ed4a82

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/IncludePrivate/CpuGenInfoFruLib.h
ClientOneSiliconPkg/Fru/TglCpu/LibraryPrivate/BaseCpuInfoFruLib/BaseCpuInfoFruLib.c
ClientOneSiliconPkg/Fru/TglCpu/VoltageRegulator/LibraryPrivate/PeiVrFruLib/PeiVrFruLib.c

================================================================================ 
Commit: 71738ad9c092aa5f9da18020cfe153d10d73425c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:34:02 2020 -0700 
-------------------------------------------------------------------------------- 
Disable IPU by default for TGL-H.

Hsd-es-id: 14011936570
Original commit date: Fri Jul 3 15:14:12 2020 +0800
Change-Id: Icbc7223b4cce6792adaacd5d264538907e71fa57
Original commit hash: 609b8890d010eeee67c51ea84659b442b414c245

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeHBoards/Include/TigerLakeHBoardConfigPatchTable.h

================================================================================ 
Commit: 2dbd0086ae15944ca7f8559834b06cc1f6207077 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:33:56 2020 -0700 
-------------------------------------------------------------------------------- 
TGL UY - Need Bios Recipe Change to fix a Squelch issue - needed for PRQ

Hsd-es-id: 16011385476
Original commit date: Mon Jul 6 10:51:10 2020 +0530
Change-Id: I11f47e1d035998c0ef088a9d951ab8078d98f488
Original commit hash: 30ac2aac51864c11ca3823bcdac7eb807e4e82e1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Fru/TglCpu/CpuPcieRp/LibraryPrivate/PeiCpuPcieDekelInitLib/PeiCpuPcieDekelInitLib.c

================================================================================ 
Commit: a722afe491e293574074a6c9ac3711a44f4e11c3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:33:51 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg\IpBlock\SerialIo\I2c; Update Serial Io High Speed SDA HOLD Timing

- Changing default HS SDA HOLD Timing from 8 to 5 to achieve best I2C perfomrance

Hsd-es-id: 22011067356
Original commit date: Thu Jul 2 05:00:12 2020 -0700
Change-Id: I1ad48c5e6ab63c7968d94bf3eccb7f00a21e069e
Original commit hash: b9b331ab99ae3f0b7c77563cb83d65ea29d6dff1

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/SerialIo/I2c/LibraryPrivate/PeiDxeSerialIoI2cMasterCommonLib/SerialIoI2cMasterCommonLib.c
TigerLakePlatSamplePkg/Setup/PchSetup.hfr

================================================================================ 
Commit: 4e48a7257abf51c88ca7d84da29f2ed5101bdec2 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:33:45 2020 -0700 
-------------------------------------------------------------------------------- 
NPK ISTOT timeout after "Active Processor Cores" is set to 1

Remove force ACRO_ON is required when TraceHub is disabled.

Hsd-es-id: 22010891572
Original commit date: Fri Jun 12 11:44:49 2020 +0800
Change-Id: I1f2e79580f8c7bff294bf466c14f9201c7e5a2a4
Original commit hash: a378a0d1b321d7e79980d513e92d9426968c369e

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Pmc/IncludePrivate/Library/PmcPrivateLib.h
ClientOneSiliconPkg/IpBlock/Pmc/LibraryPrivate/PeiDxeSmmPmcPrivateLib/PmcPrivateLib.c
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiDxeSmmPchTraceHubLib/PeiDxeSmmPchTraceHubLib.c

================================================================================ 
Commit: 18299ed4d60518fad7acc6b6ac94d6c09d24deb9 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:33:40 2020 -0700 
-------------------------------------------------------------------------------- 
ClientOneSiliconPkg\Pch\AcpiTables\Dsdt; _STA BIT3 Update

- Update BIT3 in _STA for motherboard resources to meet ACPI specification

Hsd-es-id: 14011786272
Original commit date: Thu Jul 2 13:00:13 2020 -0700
Change-Id: I119727103d94a3c4d45a56161e90703bdf0acc61
Original commit hash: 0fb3c38ca2d2275f4c42159dd20f1489bb43308f

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Gpio.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/Pch.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchSerialIoI2c.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchSerialIoSpi.asl
ClientOneSiliconPkg/Pch/AcpiTables/Dsdt/PchSerialIoUart.asl

================================================================================ 
Commit: 1166b9449a16af7386dcbc9dd51bd04917e59f4e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:33:29 2020 -0700 
-------------------------------------------------------------------------------- 
PeiUsbHostControllerInitLib: BIOS Guide updates for v18 IPs

Force PG timeout changed from 50us to 150us for v18 LP program
Changing L0LTV value based on CPU paired with PCH.
Adding clearing D3HE bit for xHCI SB access in case xHCI is in D3 during
those accesses.

Hsd-es-id: 18011956420
Original commit date: Fri Jun 19 16:26:09 2020 +0200
Change-Id: I5ad247f911a478b0296744db44fbdeed74c56862
Original commit hash: 9cdac52b0855884ca7b46fb6ef5561c696c16a1b

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/TraceHub/LibraryPrivate/PeiDxeSmmPchTraceHubLib/PeiDxeSmmPchTraceHubLib.c
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c
ClientOneSiliconPkg/Pch/LibraryPrivate/PeiPchInitLib/PchUsb.c

================================================================================ 
Commit: f773e0a8783ebb84113894efd546a9014894be2f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:33:23 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL] [SMBIOS table type 4]  "Processor Family" and "Processor Family 2" show incorrect info

Searching the substring like "Intel(R) Core(TM) i7" instead of comparing the entire CPU family string.

Hsd-es-id: 1508145041
Original commit date: Tue Jul 7 17:35:25 2020 +0800
Change-Id: Ief5fcdb219a1cbfd22167ee104430171a3b93089
Original commit hash: fdb688d25c01aa4d52ecc9fb158d9d603334030d

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Cpu/LibraryPrivate/PeiSmbiosCpuLib/SmbiosType4.c

================================================================================ 
Commit: 46a4cdbc79121da672ba8923d55076788059a41c 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:33:18 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL][TCSS] The SSID/SVID of TCSS PCIE root ports cannot be programmed correctly

Move program SVID function to correct location.

Hsd-es-id: 1508139287
Original commit date: Mon Jul 6 13:59:27 2020 +0800
Change-Id: I93832809a898797d755db97dc1c0dc079d61eafb
Original commit hash: 7c68495d991a0bc08dd6866e5771a0fade588abb

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/Product/TigerLake/SiInit/Pei/SiInit.c

================================================================================ 
Commit: ae093aa54bd4c2e5a2e3f6195f231d45ca6bb50d 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:33:12 2020 -0700 
-------------------------------------------------------------------------------- 
For TigerLake-H suppressed  HgSlot setup option for only PEG.

Hsd-es-id: https
Original commit date: Tue Jun 23 19:15:42 2020 +0530
Change-Id: I5975804f164c80c4b692120d561a1690f7be8862
Original commit hash: ddb6c654bb9c911c2f0c8f65929cade7049a9fcc

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/TigerLakeHBoards/Include/TigerLakeHBoardConfigPatchTable.h
TigerLakePlatSamplePkg/Setup/SaSetup.hfr

================================================================================ 
Commit: a96b2b52922083bf3449b7a374c80ccac74143fa 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:33:05 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3281_01

Hsd-es-id: no sighting
Original commit date: Mon Jul 6 10:28:45 2020 -0700
Change-Id: I8e03b1d6ff17a6f8397b54a86eca4f2ce0f47707
Original commit hash: feb7c64947b8cd3df80d8ae3f067d09fd50ec5c1

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: cf23ae36072306d85a254dc7617244dc5d77e4b4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:32:59 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Mon Jul 6 10:28:42 2020 -0700
Change-Id: I1914a8b6587ce39a7d98f17eed5c227ed9791b7c
Original commit hash: fb03ab606ed9e41ac500eefe2e946e9e132409e8

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 4557589537ed639a2051bc1bbfe89298b26455f0 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:32:54 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Mon Jul 6 10:11:05 2020 -0700
Change-Id: I646953b2a2337bde0419cbfd5b606387336fff67
Original commit hash: d3a370fa944de5cc87f93a7789fa423643694b63

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: 69fc103627afb29e553ca6bd9df9fd03aea10c5f 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:32:48 2020 -0700 
-------------------------------------------------------------------------------- 
[TGL A0/B0/P0]: Request TGL PCIE CDR Relock feature Enable by default (for PRQ stability)

Hsd-es-id: 16011366718
Original commit date: Thu Jul 2 14:28:43 2020 +0530
Change-Id: I57ad541e70b0ebc3b1f4bd852344abffa406d7d4
Original commit hash: 3364e6de6c73f43a877a9a2d3f21fcc9237c4139

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/CpuPcieRp/LibraryPrivate/PeiCpuPciePolicyLib/PeiCpuPciePolicyLib.c
TigerLakeFspPkg/Upd/FspmUpd.dsc
TigerLakePlatSamplePkg/Setup/SaPcieSetupSinglePort.hfr

================================================================================ 
Commit: 0ac57ed80d87899a98bc12651e4e715e7a8ab2d4 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:32:42 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3281_00

Hsd-es-id: no sighting
Original commit date: Mon Jul 6 09:03:47 2020 -0700
Change-Id: Ia596c4c3350225913832b98134b5009d5ef3ed35
Original commit hash: 11072e389f983bb528746f1b77f282265b4824a1

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 57947faa6f7922bd012ae4b6b5373d6b48592a3e 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:32:36 2020 -0700 
-------------------------------------------------------------------------------- 
Chasm Falls: add obb valid check before determine backup obb fv

Hsd-es-id: 16011362801
Original commit date: Wed Jul 1 21:52:10 2020 +0800
Change-Id: I4209f5bc1d6fa9630e266e3eca622e2d34b58872
Original commit hash: c315fc2137ceeaede4033d5e6db0eb40ce58906f

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakePlatSamplePkg/Features/CapsuleUpdate/Resiliency/Dxe/ResiliencyDxe.c

================================================================================ 
Commit: 90b80591febce95885ff51b8275fde43ba61afe6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:32:22 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3277_01

Hsd-es-id: no sighting
Original commit date: Sun Jul 5 10:08:32 2020 -0700
Change-Id: Ic38382f68c24ac73dd911680c944bb4e7de913dc
Original commit hash: 7a93f7c25275c97c23128e673bd67ae0fb86c7ae

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 44248bf5e4ae5e4c01707795398b25e566ed8343 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:32:16 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Sun Jul 5 10:08:22 2020 -0700
Change-Id: I5e667a5f33b1aab0a692b38b6d1b091ec7fc9285
Original commit hash: 3ed4e5969f72439a37f16196f6467a4262f3219a

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: da51ceae2654666a978409728d89286ce88b285a 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:32:11 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3277_00

Hsd-es-id: no sighting
Original commit date: Sun Jul 5 08:34:56 2020 -0700
Change-Id: I75c00f91748a73a31a1b1b3eaa542c5be8de0157
Original commit hash: d8312b27e04d4f84254589b41b890c3bc2f8e336

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 7d93b9141cc399f9923d8e264b405879da237c95 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:32:06 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Sat Jul 4 10:36:32 2020 -0700
Change-Id: Iffbcc5122af003fec694bb47d50d8b20ab48244b
Original commit hash: bd41ab7c41d2896e7f39f306de1c2f5b838c69c9

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: e0257c961ee01c12c7c15d776ef5602962711ddb 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:31:59 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update TGLMaster BIOS Version to 3276_00

Hsd-es-id: no sighting
Original commit date: Sat Jul 4 10:36:31 2020 -0700
Change-Id: Icbb40ed90053eb927839b5504cb7cd38d51f522f
Original commit hash: 1b8d5a0837bcc0ed25cb37bfab5781e9ff3f2e60

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env

================================================================================ 
Commit: 7694e5c119d350a2eadb2d07077b877df27cbea3 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:31:54 2020 -0700 
-------------------------------------------------------------------------------- 
PeiUsbHostControllerInitLib: xHCI programming updates

For programs with USB IP lower than 19.0 changed HSCFG1.HSAAPE to 0b,
disabling HS Async active propagation to PMC.

Hsd-es-id: 18012037518
Original commit date: Fri Jun 26 09:10:31 2020 +0530
Change-Id: I7ddf645da22bc1f85a50597dd2b774837fb6329b
Original commit hash: d2859027025f3956c48fef2ecea28d90c7bf8780

-------------------------------------------------------------------------------- 
[Changed Files]
ClientOneSiliconPkg/IpBlock/Usb/LibraryPrivate/PeiUsbHostControllerInitLib/XhciInit.c

================================================================================ 
Commit: 17bcde7ba8520f5e9a3bd04a5ab5ccc86cb0f4a6 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:31:48 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit DailyUpdate_FSP/RC TGLMaster

Hsd-es-id: no sighting
Original commit date: Fri Jul 3 10:32:34 2020 -0700
Change-Id: I5f65c7a0596dc2813a9394db0ef82ac639410653
Original commit hash: 32884b16453b3d143754e2bf87a091c8e6fb4fe5

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeFspPkg/TigerLakeFspPkg.dec

================================================================================ 
Commit: b9dcfa58c7d86967dae1204d89c3f5d32d9b4a24 
Author: ClientSysFWGit <clientsysfwgit@intel.com> 
Date: Tue Jul 21 15:31:42 2020 -0700 
-------------------------------------------------------------------------------- 
[TeamCity] TGL Auto-Commit BIOS ID update CI BIOS Version to 3275_00

Hsd-es-id: no sighting
Original commit date: Fri Jul 3 10:32:23 2020 -0700
Change-Id: Ic19e17e886e3ab103ffa21032417459579c26461
Original commit hash: 4ae80fa8f27bb379437a67e161d143d4d336e888

-------------------------------------------------------------------------------- 
[Changed Files]
TigerLakeBoardPkg/BiosId.env
