Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (lin64) Build 3064766 Wed Nov 18 09:12:47 MST 2020
| Date         : Thu Oct 21 19:51:34 2021
| Host         : localhost.localdomain running 64-bit unknown
| Command      : report_control_sets -verbose -file xilinx_pcie_3_0_7vx_ep_control_sets_placed.rpt
| Design       : xilinx_pcie_3_0_7vx_ep
| Device       : xc7vx690t
---------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    85 |
|    Minimum number of control sets                        |    63 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |    22 |
| Unused register locations in slices containing registers |   263 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    85 |
| >= 0 to < 4        |    10 |
| >= 4 to < 6        |    10 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     9 |
| >= 10 to < 12      |     1 |
| >= 12 to < 14      |     1 |
| >= 14 to < 16      |    10 |
| >= 16              |    40 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              80 |           38 |
| No           | No                    | Yes                    |              21 |            9 |
| No           | Yes                   | No                     |            3012 |          878 |
| Yes          | No                    | No                     |             135 |           49 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            1041 |          296 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                           Clock Signal                                          |                                                                            Enable Signal                                                                            |                                                           Set/Reset Signal                                                          | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_sel_reg_0                                       | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff                                          | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_9                        |                1 |              1 |         1.00 |
|  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_sel_reg_0                                       | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/txeq_txcoeff                                          | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_2                        |                1 |              1 |         1.00 |
|  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_dclk_in                                         |                                                                                                                                                                     |                                                                                                                                     |                1 |              2 |         2.00 |
|  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_userclk2_in                                     |                                                                                                                                                                     | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_7vx_i/sys_reset_0                                            |                2 |              2 |         1.00 |
|  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_userclk2_in                                     |                                                                                                                                                                     | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/regff_reset_n_o_reg_0                        |                1 |              2 |         2.00 |
|  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_userclk2_in                                     |                                                                                                                                                                     | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked[1]_i_1_n_0                  |                1 |              2 |         2.00 |
|  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_userclk2_in                                     |                                                                                                                                                                     | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/Q[0]                                                                |                1 |              2 |         2.00 |
|  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_userclk2_in                                     |                                                                                                                                                                     | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/rst_idle_reg2_reg_0         |                1 |              2 |         2.00 |
|  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_sel_reg_0                                       |                                                                                                                                                                     | vc709_pcie_x8_gen3_support_i/sys_reset                                                                                              |                1 |              2 |         2.00 |
|  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_sel_reg_0                                       | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff                                          | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_2                        |                1 |              2 |         2.00 |
|  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_userclk2_in                                     | pcie_app_7vx_i/PIO_i/PIO_EP/EP_MEM/FSM_onehot_wr_mem_state[3]_i_1_n_0                                                                                               | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/user_reset                                                                   |                1 |              4 |         4.00 |
|  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_dclk_in                                         | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_drp_i/index                                                        | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2                           |                1 |              5 |         5.00 |
|  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_dclk_in                                         | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_drp_i/index                                                        | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2                           |                1 |              5 |         5.00 |
|  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_dclk_in                                         | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_drp_i/index                                                        | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2                           |                2 |              5 |         2.50 |
|  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_userclk2_in                                     | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_mgmt_reset_timer                                                         | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/FSM_onehot_reg_state_reg_n_0_[1]             |                2 |              5 |         2.50 |
|  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_dclk_in                                         | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_drp_i/index                                                        | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2                           |                1 |              5 |         5.00 |
|  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_dclk_in                                         | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_drp_i/index                                                        | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2                           |                1 |              5 |         5.00 |
|  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_dclk_in                                         | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_drp_i/index                                                        | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2                           |                1 |              5 |         5.00 |
|  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_dclk_in                                         | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_drp_i/index                                                        | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2                           |                1 |              5 |         5.00 |
|  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_dclk_in                                         | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_drp_i/index                                                        | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2                           |                1 |              5 |         5.00 |
|  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_dclk_in                                         | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/p_1_in | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2                           |                2 |              6 |         3.00 |
|  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_dclk_in                                         | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_quad.gt_common_enabled.gt_common_int.gt_common_i/qpll_drp_i/p_1_in | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2                           |                2 |              6 |         3.00 |
|  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_sel_reg_0                                       | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_txcoeff                                          | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_9                        |                3 |              7 |         2.33 |
|  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_userclk2_in                                     | pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/FSM_onehot_state[5]_i_1_n_0                                                                                                       | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/user_reset                                                                   |                2 |              7 |         3.50 |
|  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_userclk2_in                                     | pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/rd_data_reg[31]_i_2_n_0                                                                                                           | pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/rd_data_reg[23]_i_1_n_0                                                                           |                5 |              8 |         1.60 |
|  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_userclk2_in                                     |                                                                                                                                                                     | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_tlp_tph_tbl_7vx_i/reg_cfg_tph_stt_read_data_valid_o1         |                2 |              8 |         4.00 |
|  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_userclk2_in                                     | pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/rd_data_reg[31]_i_2_n_0                                                                                                           | pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/rd_data_reg[15]_i_1_n_0                                                                           |                4 |              8 |         2.00 |
|  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_userclk2_in                                     | pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/rd_data_reg[31]_i_2_n_0                                                                                                           | pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/rd_data_reg[31]_i_1_n_0                                                                           |                4 |              8 |         2.00 |
|  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_userclk2_in                                     | pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/rd_data_reg[31]_i_2_n_0                                                                                                           | pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/rd_data_reg[7]_i_1_n_0                                                                            |                4 |              8 |         2.00 |
|  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_userclk2_in                                     | vc709_pcie_x8_gen3_support_i/pio_rx_sm_256.state_reg[0]_0[0]                                                                                                        | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/user_reset                                                                   |                2 |              8 |         4.00 |
|  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_userclk2_in                                     | pcie_app_7vx_i/PIO_i/PIO_EP/EP_MEM/wr_addr_inc[8]_i_1_n_0                                                                                                           | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/user_reset                                                                   |                3 |              9 |         3.00 |
|  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_userclk2_in                                     | pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_rq_tdata[103]_i_1_n_0                                                                                                      | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/user_reset                                                                   |                2 |              9 |         4.50 |
|  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_userclk2_in                                     |                                                                                                                                                                     | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/pcie_init_ctrl_7vx_i/reg_clock_locked[1]                          |                2 |              9 |         4.50 |
|  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_userclk2_in                                     | vc709_pcie_x8_gen3_support_i/pio_rx_sm_256.state_reg[0]_2[0]                                                                                                        | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/user_reset                                                                   |                3 |             11 |         3.67 |
|  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_sel_reg_0                                       | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_txcoeff                                          | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_6                        |                8 |             12 |         1.50 |
|  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_sel_reg_0                                       | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__6_n_0                            |                                                                                                                                     |                5 |             15 |         3.00 |
|  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_sel_reg_0                                       | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__0_n_0                            |                                                                                                                                     |                5 |             15 |         3.00 |
|  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_userclk2_in                                     | pcie_app_7vx_i/PIO_i/PIO_EP/EP_RX/pio_rx_sm_256.req_compl_wd_reg_0[0]                                                                                               | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/user_reset                                                                   |                4 |             15 |         3.75 |
|  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_sel_reg_0                                       | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__5_n_0                            |                                                                                                                                     |                6 |             15 |         2.50 |
|  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_sel_reg_0                                       | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/pcie_top_i/force_adapt_i/eq_state[3]_i_1_n_0                                                                 |                                                                                                                                     |                5 |             15 |         3.00 |
|  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_sel_reg_0                                       | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__4_n_0                            |                                                                                                                                     |                6 |             15 |         2.50 |
|  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_sel_reg_0                                       | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__3_n_0                            |                                                                                                                                     |                6 |             15 |         2.50 |
|  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_sel_reg_0                                       | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__2_n_0                            |                                                                                                                                     |                6 |             15 |         2.50 |
|  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_sel_reg_0                                       | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1_n_0                               |                                                                                                                                     |                5 |             15 |         3.00 |
|  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_sel_reg_0                                       | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_preset[17]_i_1__1_n_0                            |                                                                                                                                     |                5 |             15 |         3.00 |
|  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_sel_reg_0                                       | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_eq.pipe_eq_i/txeq_txcoeff                                          | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN                          |               10 |             17 |         1.70 |
|  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_sel_reg_0                                       | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_eq.pipe_eq_i/txeq_txcoeff                                          | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN                          |                8 |             18 |         2.25 |
|  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_sel_reg_0                                       | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_eq.pipe_eq_i/txeq_txcoeff                                          | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_6                        |               10 |             18 |         1.80 |
|  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_sel_reg_0                                       | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_eq.pipe_eq_i/txeq_txcoeff                                          | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_6                        |                8 |             19 |         2.38 |
|  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_sel_reg_0                                       | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_eq.pipe_eq_i/txeq_txcoeff                                          | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_2                        |                9 |             19 |         2.11 |
|  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_sel_reg_0                                       | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_eq.pipe_eq_i/txeq_txcoeff                                          | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_8                        |                9 |             19 |         2.11 |
|  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_sel_reg_0                                       | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_eq.pipe_eq_i/txeq_txcoeff                                          | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_2                        |                7 |             19 |         2.71 |
|  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_sel_reg_0                                       | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/sel                                                         | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[5].pipe_user_i/converge_cnt[0]_i_1__12_n_0 |                6 |             22 |         3.67 |
|  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_sel_reg_0                                       | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/sel                                                         | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[7].pipe_user_i/converge_cnt[0]_i_1__14_n_0 |                6 |             22 |         3.67 |
|  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_sel_reg_0                                       | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/sel                                                         | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[4].pipe_user_i/converge_cnt[0]_i_1__11_n_0 |                6 |             22 |         3.67 |
|  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_sel_reg_0                                       | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/sel                                                         | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[6].pipe_user_i/converge_cnt[0]_i_1__13_n_0 |                6 |             22 |         3.67 |
|  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_sel_reg_0                                       | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/sel                                                         | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[3].pipe_user_i/converge_cnt[0]_i_1__10_n_0 |                6 |             22 |         3.67 |
|  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_sel_reg_0                                       | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/sel                                                         | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[2].pipe_user_i/converge_cnt[0]_i_1__9_n_0  |                6 |             22 |         3.67 |
|  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_sel_reg_0                                       | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/sel                                                         | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[1].pipe_user_i/converge_cnt[0]_i_1__8_n_0  |                6 |             22 |         3.67 |
|  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_sel_reg_0                                       | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/sel                                                         | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_lane[0].pipe_user_i/converge_cnt[0]_i_1__7_n_0  |                6 |             22 |         3.67 |
|  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_userclk2_in                                     |                                                                                                                                                                     | vc709_pcie_x8_gen3_support_i/sys_reset                                                                                              |                7 |             26 |         3.71 |
|  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_sel_reg_0                                       |                                                                                                                                                                     |                                                                                                                                     |                8 |             26 |         3.25 |
|  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_userclk2_in                                     | vc709_pcie_x8_gen3_support_i/pio_rx_sm_256.state_reg[0][0]                                                                                                          | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/user_reset                                                                   |                5 |             29 |         5.80 |
|  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_userclk2_in                                     | vc709_pcie_x8_gen3_support_i/write_cfg_done_1_reg                                                                                                                   | vc709_pcie_x8_gen3_support_i/write_cfg_done_1_reg_1                                                                                 |                5 |             31 |         6.20 |
|  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_userclk2_in                                     | pcie_app_7vx_i/PIO_i/PIO_EP/EP_MEM/pre_wr_data[31]_i_1_n_0                                                                                                          | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/user_reset                                                                   |                9 |             32 |         3.56 |
|  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_userclk2_in                                     | pcie_app_7vx_i/PIO_i/PIO_EP/EP_MEM/dword_count[1]_i_1_n_0                                                                                                           | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/user_reset                                                                   |               14 |             34 |         2.43 |
|  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_userclk2_in                                     |                                                                                                                                                                     |                                                                                                                                     |               13 |             36 |         2.77 |
|  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_userclk2_in                                     |                                                                                                                                                                     | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/user_reset                                                                   |               17 |             48 |         2.82 |
|  vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/gt_cpllpdrefclk |                                                                                                                                                                     |                                                                                                                                     |               16 |             72 |         4.50 |
|  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_userclk2_in                                     | vc709_pcie_x8_gen3_support_i/E[0]                                                                                                                                   | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/user_reset                                                                   |               18 |             83 |         4.61 |
|  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_sel_reg_0                                       |                                                                                                                                                                     | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_6                        |               25 |             86 |         3.44 |
|  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_sel_reg_0                                       |                                                                                                                                                                     | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN                          |               24 |             94 |         3.92 |
|  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_userclk2_in                                     | vc709_pcie_x8_gen3_support_i/pio_rx_sm_256.state_reg[0]_3[0]                                                                                                        | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/user_reset                                                                   |               23 |            139 |         6.04 |
|  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_sel_reg_0                                       |                                                                                                                                                                     | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_2                        |               32 |            158 |         4.94 |
|  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_sel_reg_0                                       |                                                                                                                                                                     | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_8                        |               47 |            162 |         3.45 |
|  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_sel_reg_0                                       |                                                                                                                                                                     | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_7                        |               50 |            176 |         3.52 |
|  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_sel_reg_0                                       |                                                                                                                                                                     | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/rxusrclk_rst_reg2                       |               51 |            176 |         3.45 |
|  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_sel_reg_0                                       |                                                                                                                                                                     | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_4                        |               59 |            185 |         3.14 |
|  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_sel_reg_0                                       |                                                                                                                                                                     | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_5                        |               55 |            200 |         3.64 |
|  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_userclk2_in                                     | pcie_app_7vx_i/PIO_i/PIO_EP/EP_TX/s_axis_cc_tdata[255]_i_1_n_0                                                                                                      | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/user_reset                                                                   |               50 |            213 |         4.26 |
|  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_sel_reg_0                                       |                                                                                                                                                                     | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_3                        |               66 |            223 |         3.38 |
|  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_sel_reg_0                                       |                                                                                                                                                                     | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/SS[0]                                   |               54 |            225 |         4.17 |
|  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_sel_reg_0                                       |                                                                                                                                                                     | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_9                        |               72 |            238 |         3.31 |
|  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pclk_sel_reg_0                                       |                                                                                                                                                                     | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/cpllreset_repN_1                        |               79 |            247 |         3.13 |
|  vc709_pcie_x8_gen3_support_i/pipe_clock_i/pipe_dclk_in                                         |                                                                                                                                                                     | vc709_pcie_x8_gen3_support_i/vc709_pcie_x8_gen3_i/inst/gt_top_i/pipe_wrapper_i/pipe_reset_i/dclk_rst_reg2                           |              238 |            760 |         3.19 |
+-------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


