---
layout: default
title: "Simulation"
parent: "Chapter 3"
---

# Simulation — Minimal FSM Verification

## Purpose
- Confirm reset behavior
- Confirm representative state transitions
- Confirm output behavior

## Tooling (concept)
- Icarus Verilog (`iverilog`, `vvp`)
- GTKWave (optional)

## Directory
```text
code/
 ├─ rtl/
 ├─ tb/
 └─ sim/
