// Seed: 776739918
module module_0 (
    output wire id_0,
    output wire id_1,
    input tri1 id_2,
    output supply1 id_3,
    input tri1 id_4
);
  wire id_6;
  always if (-1 != 1) id_1 = 1;
  string id_7;
  assign module_1.type_11 = 0;
  id_8(
      "", id_7
  );
  wire id_9;
endmodule
module module_1 (
    input supply0 id_0,
    input wand id_1,
    input wor id_2,
    input wand id_3,
    output logic id_4,
    output supply1 id_5
);
  tri1 id_7 = id_2 < -1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_0,
      id_5,
      id_3
  );
  always id_4 <= 1;
  assign id_5 = ~-1'b0;
endmodule
