###############################################################
#  Generated by:      Cadence First Encounter 08.10-p004_1
#  OS:                Linux x86_64(Host ID localhost.localdomain)
#  Generated on:      Sat Aug 17 16:18:05 2024
#  Command:           timeDesign -postCTS -hold -pathReports -slackReports -...
###############################################################
Path 1: MET Hold Check with Pin ALU_RTL/ALU_OUT_VALID_reg/CK 
Endpoint:   ALU_RTL/ALU_OUT_VALID_reg/SE (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: SE                           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.005
+ Hold                         -0.049
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.055
  Arrival Time                  0.065
  Slack Time                    0.010
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | SE ^       |           | 0.000 |       |   0.000 |   -0.010 | 
     | ALU_RTL/FE_PHC0_SE        | A ^ -> Y ^ | CLKBUFX1M | 0.041 | 0.065 |   0.065 |    0.055 | 
     | ALU_RTL/ALU_OUT_VALID_reg | SE ^       | SDFFRQX2M | 0.041 | 0.000 |   0.065 |    0.055 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc    |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |           |              |       |       |  Time   |   Time   | 
     |-----------------------------+-----------+--------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^     |              | 0.128 |       |   0.000 |    0.010 | 
     | CLOCK_GATING                | ALU_CLK ^ | CLOCK_GATING |       |       |   0.005 |    0.015 | 
     | ALU_RTL/ALU_OUT_VALID_reg   | CK ^      | SDFFRQX2M    | 0.128 | 0.005 |   0.005 |    0.015 | 
     +---------------------------------------------------------------------------------------------+ 
Path 2: MET Hold Check with Pin ALU_RTL/\ALU_OUT_reg[2] /CK 
Endpoint:   ALU_RTL/\ALU_OUT_reg[2] /SE (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: SE                          (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.006
+ Hold                         -0.049
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.056
  Arrival Time                  0.070
  Slack Time                    0.013
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | SE ^       |           | 0.000 |       |   0.000 |   -0.013 | 
     | ALU_RTL/FE_PHC8_SE      | A ^ -> Y ^ | CLKBUFX1M | 0.042 | 0.070 |   0.070 |    0.056 | 
     | ALU_RTL/\ALU_OUT_reg[2] | SE ^       | SDFFRQX2M | 0.042 | 0.000 |   0.070 |    0.056 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc    |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |           |              |       |       |  Time   |   Time   | 
     |-----------------------------+-----------+--------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^     |              | 0.128 |       |   0.000 |    0.013 | 
     | CLOCK_GATING                | ALU_CLK ^ | CLOCK_GATING |       |       |   0.006 |    0.019 | 
     | ALU_RTL/\ALU_OUT_reg[2]     | CK ^      | SDFFRQX2M    | 0.128 | 0.006 |   0.006 |    0.019 | 
     +---------------------------------------------------------------------------------------------+ 
Path 3: MET Hold Check with Pin ALU_RTL/\ALU_OUT_reg[11] /CK 
Endpoint:   ALU_RTL/\ALU_OUT_reg[11] /SE (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: SE                           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.004
+ Hold                         -0.050
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.054
  Arrival Time                  0.068
  Slack Time                    0.014
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | SE ^       |           | 0.000 |       |   0.000 |   -0.014 | 
     | ALU_RTL/FE_PHC2_SE       | A ^ -> Y ^ | CLKBUFX1M | 0.043 | 0.068 |   0.068 |    0.054 | 
     | ALU_RTL/\ALU_OUT_reg[11] | SE ^       | SDFFRQX2M | 0.043 | 0.000 |   0.068 |    0.054 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc    |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |           |              |       |       |  Time   |   Time   | 
     |-----------------------------+-----------+--------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^     |              | 0.128 |       |   0.000 |    0.014 | 
     | CLOCK_GATING                | ALU_CLK ^ | CLOCK_GATING |       |       |   0.004 |    0.017 | 
     | ALU_RTL/\ALU_OUT_reg[11]    | CK ^      | SDFFRQX2M    | 0.128 | 0.004 |   0.004 |    0.017 | 
     +---------------------------------------------------------------------------------------------+ 
Path 4: MET Hold Check with Pin ALU_RTL/\ALU_OUT_reg[12] /CK 
Endpoint:   ALU_RTL/\ALU_OUT_reg[12] /SE (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: SE                           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.003
+ Hold                         -0.050
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.053
  Arrival Time                  0.067
  Slack Time                    0.014
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | SE ^       |           | 0.000 |       |   0.000 |   -0.014 | 
     | ALU_RTL/FE_PHC4_SE       | A ^ -> Y ^ | CLKBUFX1M | 0.043 | 0.067 |   0.067 |    0.053 | 
     | ALU_RTL/\ALU_OUT_reg[12] | SE ^       | SDFFRQX2M | 0.043 | 0.000 |   0.067 |    0.053 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc    |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |           |              |       |       |  Time   |   Time   | 
     |-----------------------------+-----------+--------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^     |              | 0.128 |       |   0.000 |    0.014 | 
     | CLOCK_GATING                | ALU_CLK ^ | CLOCK_GATING |       |       |   0.003 |    0.017 | 
     | ALU_RTL/\ALU_OUT_reg[12]    | CK ^      | SDFFRQX2M    | 0.128 | 0.003 |   0.003 |    0.017 | 
     +---------------------------------------------------------------------------------------------+ 
Path 5: MET Hold Check with Pin ALU_RTL/\ALU_OUT_reg[0] /CK 
Endpoint:   ALU_RTL/\ALU_OUT_reg[0] /SE (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: SE                          (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.006
+ Hold                         -0.050
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.056
  Arrival Time                  0.071
  Slack Time                    0.014
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | SE ^       |           | 0.000 |       |   0.000 |   -0.014 | 
     | ALU_RTL/FE_PHC15_SE     | A ^ -> Y ^ | CLKBUFX1M | 0.043 | 0.070 |   0.070 |    0.056 | 
     | ALU_RTL/\ALU_OUT_reg[0] | SE ^       | SDFFRQX2M | 0.043 | 0.000 |   0.071 |    0.056 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc    |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |           |              |       |       |  Time   |   Time   | 
     |-----------------------------+-----------+--------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^     |              | 0.128 |       |   0.000 |    0.014 | 
     | CLOCK_GATING                | ALU_CLK ^ | CLOCK_GATING |       |       |   0.006 |    0.020 | 
     | ALU_RTL/\ALU_OUT_reg[0]     | CK ^      | SDFFRQX2M    | 0.128 | 0.006 |   0.006 |    0.020 | 
     +---------------------------------------------------------------------------------------------+ 
Path 6: MET Hold Check with Pin ALU_RTL/\ALU_OUT_reg[10] /CK 
Endpoint:   ALU_RTL/\ALU_OUT_reg[10] /SE (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: SE                           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.005
+ Hold                         -0.050
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.055
  Arrival Time                  0.069
  Slack Time                    0.014
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | SE ^       |           | 0.000 |       |   0.000 |   -0.014 | 
     | ALU_RTL/FE_PHC1_SE       | A ^ -> Y ^ | CLKBUFX1M | 0.046 | 0.069 |   0.069 |    0.055 | 
     | ALU_RTL/\ALU_OUT_reg[10] | SE ^       | SDFFRQX2M | 0.046 | 0.000 |   0.069 |    0.055 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc    |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |           |              |       |       |  Time   |   Time   | 
     |-----------------------------+-----------+--------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^     |              | 0.128 |       |   0.000 |    0.014 | 
     | CLOCK_GATING                | ALU_CLK ^ | CLOCK_GATING |       |       |   0.005 |    0.019 | 
     | ALU_RTL/\ALU_OUT_reg[10]    | CK ^      | SDFFRQX2M    | 0.128 | 0.005 |   0.005 |    0.019 | 
     +---------------------------------------------------------------------------------------------+ 
Path 7: MET Hold Check with Pin ALU_RTL/\ALU_OUT_reg[15] /CK 
Endpoint:   ALU_RTL/\ALU_OUT_reg[15] /SE (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: SE                           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.049
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.051
  Arrival Time                  0.066
  Slack Time                    0.015
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | SE ^       |           | 0.000 |       |   0.000 |   -0.015 | 
     | ALU_RTL/FE_PHC16_SE      | A ^ -> Y ^ | CLKBUFX1M | 0.042 | 0.066 |   0.066 |    0.051 | 
     | ALU_RTL/\ALU_OUT_reg[15] | SE ^       | SDFFRQX2M | 0.042 | 0.000 |   0.066 |    0.051 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc    |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |           |              |       |       |  Time   |   Time   | 
     |-----------------------------+-----------+--------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^     |              | 0.128 |       |   0.000 |    0.015 | 
     | CLOCK_GATING                | ALU_CLK ^ | CLOCK_GATING |       |       |   0.000 |    0.016 | 
     | ALU_RTL/\ALU_OUT_reg[15]    | CK ^      | SDFFRQX2M    | 0.128 | 0.000 |   0.000 |    0.016 | 
     +---------------------------------------------------------------------------------------------+ 
Path 8: MET Hold Check with Pin ALU_RTL/\ALU_OUT_reg[7] /CK 
Endpoint:   ALU_RTL/\ALU_OUT_reg[7] /SE (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: SE                          (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.005
+ Hold                         -0.050
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.056
  Arrival Time                  0.071
  Slack Time                    0.016
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | SE ^       |           | 0.000 |       |   0.000 |   -0.016 | 
     | ALU_RTL/FE_PHC11_SE     | A ^ -> Y ^ | CLKBUFX1M | 0.045 | 0.071 |   0.071 |    0.055 | 
     | ALU_RTL/\ALU_OUT_reg[7] | SE ^       | SDFFRQX2M | 0.045 | 0.000 |   0.071 |    0.056 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc    |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |           |              |       |       |  Time   |   Time   | 
     |-----------------------------+-----------+--------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^     |              | 0.128 |       |   0.000 |    0.016 | 
     | CLOCK_GATING                | ALU_CLK ^ | CLOCK_GATING |       |       |   0.005 |    0.021 | 
     | ALU_RTL/\ALU_OUT_reg[7]     | CK ^      | SDFFRQX2M    | 0.128 | 0.005 |   0.005 |    0.021 | 
     +---------------------------------------------------------------------------------------------+ 
Path 9: MET Hold Check with Pin ALU_RTL/\ALU_OUT_reg[3] /CK 
Endpoint:   ALU_RTL/\ALU_OUT_reg[3] /SE (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: SE                          (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.005
+ Hold                         -0.050
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.055
  Arrival Time                  0.071
  Slack Time                    0.016
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | SE ^       |           | 0.000 |       |   0.000 |   -0.016 | 
     | ALU_RTL/FE_PHC9_SE      | A ^ -> Y ^ | CLKBUFX1M | 0.047 | 0.071 |   0.071 |    0.055 | 
     | ALU_RTL/\ALU_OUT_reg[3] | SE ^       | SDFFRQX2M | 0.047 | 0.000 |   0.071 |    0.055 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc    |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |           |              |       |       |  Time   |   Time   | 
     |-----------------------------+-----------+--------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^     |              | 0.128 |       |   0.000 |    0.016 | 
     | CLOCK_GATING                | ALU_CLK ^ | CLOCK_GATING |       |       |   0.005 |    0.021 | 
     | ALU_RTL/\ALU_OUT_reg[3]     | CK ^      | SDFFRQX2M    | 0.128 | 0.005 |   0.005 |    0.021 | 
     +---------------------------------------------------------------------------------------------+ 
Path 10: MET Hold Check with Pin ALU_RTL/\ALU_OUT_reg[8] /CK 
Endpoint:   ALU_RTL/\ALU_OUT_reg[8] /SE (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: SE                          (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.005
+ Hold                         -0.050
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.055
  Arrival Time                  0.072
  Slack Time                    0.017
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | SE ^       |           | 0.000 |       |   0.000 |   -0.017 | 
     | ALU_RTL/FE_PHC12_SE     | A ^ -> Y ^ | CLKBUFX1M | 0.047 | 0.072 |   0.072 |    0.055 | 
     | ALU_RTL/\ALU_OUT_reg[8] | SE ^       | SDFFRQX2M | 0.047 | 0.000 |   0.072 |    0.055 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc    |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |           |              |       |       |  Time   |   Time   | 
     |-----------------------------+-----------+--------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^     |              | 0.128 |       |   0.000 |    0.017 | 
     | CLOCK_GATING                | ALU_CLK ^ | CLOCK_GATING |       |       |   0.005 |    0.022 | 
     | ALU_RTL/\ALU_OUT_reg[8]     | CK ^      | SDFFRQX2M    | 0.128 | 0.005 |   0.005 |    0.022 | 
     +---------------------------------------------------------------------------------------------+ 
Path 11: MET Hold Check with Pin ALU_RTL/ALU_OUT_VALID_reg/CK 
Endpoint:   ALU_RTL/ALU_OUT_VALID_reg/SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: SI                           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.005
+ Hold                         -0.059
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.045
  Arrival Time                  0.100
  Slack Time                    0.054
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |         Instance          |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |            |           |       |       |  Time   |   Time   | 
     |---------------------------+------------+-----------+-------+-------+---------+----------| 
     |                           | SI ^       |           | 0.000 |       |   0.000 |   -0.054 | 
     | ALU_RTL/FE_PHC17_SI       | A ^ -> Y ^ | DLY1X1M   | 0.036 | 0.099 |   0.099 |    0.045 | 
     | ALU_RTL/ALU_OUT_VALID_reg | SI ^       | SDFFRQX2M | 0.036 | 0.000 |   0.100 |    0.045 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc    |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |           |              |       |       |  Time   |   Time   | 
     |-----------------------------+-----------+--------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^     |              | 0.128 |       |   0.000 |    0.054 | 
     | CLOCK_GATING                | ALU_CLK ^ | CLOCK_GATING |       |       |   0.005 |    0.059 | 
     | ALU_RTL/ALU_OUT_VALID_reg   | CK ^      | SDFFRQX2M    | 0.128 | 0.005 |   0.005 |    0.059 | 
     +---------------------------------------------------------------------------------------------+ 
Path 12: MET Hold Check with Pin ALU_RTL/\ALU_OUT_reg[9] /CK 
Endpoint:   ALU_RTL/\ALU_OUT_reg[9] /SE (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: SE                          (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.004
+ Hold                         -0.050
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.055
  Arrival Time                  0.125
  Slack Time                    0.071
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | SE ^       |           | 0.000 |       |   0.000 |   -0.071 | 
     | ALU_RTL/FE_PHC3_SE      | A ^ -> Y ^ | DLY1X1M   | 0.045 | 0.125 |   0.125 |    0.054 | 
     | ALU_RTL/\ALU_OUT_reg[9] | SE ^       | SDFFRQX2M | 0.045 | 0.000 |   0.125 |    0.055 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc    |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |           |              |       |       |  Time   |   Time   | 
     |-----------------------------+-----------+--------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^     |              | 0.128 |       |   0.000 |    0.071 | 
     | CLOCK_GATING                | ALU_CLK ^ | CLOCK_GATING |       |       |   0.004 |    0.075 | 
     | ALU_RTL/\ALU_OUT_reg[9]     | CK ^      | SDFFRQX2M    | 0.128 | 0.004 |   0.004 |    0.075 | 
     +---------------------------------------------------------------------------------------------+ 
Path 13: MET Hold Check with Pin ALU_RTL/\ALU_OUT_reg[1] /CK 
Endpoint:   ALU_RTL/\ALU_OUT_reg[1] /SE (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: SE                          (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.006
+ Hold                         -0.050
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.056
  Arrival Time                  0.127
  Slack Time                    0.071
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | SE ^       |           | 0.000 |       |   0.000 |   -0.071 | 
     | ALU_RTL/FE_PHC7_SE      | A ^ -> Y ^ | DLY1X1M   | 0.044 | 0.127 |   0.127 |    0.056 | 
     | ALU_RTL/\ALU_OUT_reg[1] | SE ^       | SDFFRQX2M | 0.044 | 0.000 |   0.127 |    0.056 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc    |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |           |              |       |       |  Time   |   Time   | 
     |-----------------------------+-----------+--------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^     |              | 0.128 |       |   0.000 |    0.071 | 
     | CLOCK_GATING                | ALU_CLK ^ | CLOCK_GATING |       |       |   0.006 |    0.077 | 
     | ALU_RTL/\ALU_OUT_reg[1]     | CK ^      | SDFFRQX2M    | 0.128 | 0.006 |   0.006 |    0.077 | 
     +---------------------------------------------------------------------------------------------+ 
Path 14: MET Hold Check with Pin ALU_RTL/\ALU_OUT_reg[4] /CK 
Endpoint:   ALU_RTL/\ALU_OUT_reg[4] /SE (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: SE                          (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.006
+ Hold                         -0.050
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.056
  Arrival Time                  0.127
  Slack Time                    0.071
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | SE ^       |           | 0.000 |       |   0.000 |   -0.071 | 
     | ALU_RTL/FE_PHC10_SE     | A ^ -> Y ^ | DLY1X1M   | 0.044 | 0.127 |   0.127 |    0.056 | 
     | ALU_RTL/\ALU_OUT_reg[4] | SE ^       | SDFFRQX2M | 0.044 | 0.000 |   0.127 |    0.056 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc    |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |           |              |       |       |  Time   |   Time   | 
     |-----------------------------+-----------+--------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^     |              | 0.128 |       |   0.000 |    0.071 | 
     | CLOCK_GATING                | ALU_CLK ^ | CLOCK_GATING |       |       |   0.006 |    0.076 | 
     | ALU_RTL/\ALU_OUT_reg[4]     | CK ^      | SDFFRQX2M    | 0.128 | 0.006 |   0.006 |    0.076 | 
     +---------------------------------------------------------------------------------------------+ 
Path 15: MET Hold Check with Pin ALU_RTL/\ALU_OUT_reg[6] /CK 
Endpoint:   ALU_RTL/\ALU_OUT_reg[6] /SE (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: SE                          (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.005
+ Hold                         -0.050
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.055
  Arrival Time                  0.127
  Slack Time                    0.072
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | SE ^       |           | 0.000 |       |   0.000 |   -0.072 | 
     | ALU_RTL/FE_PHC14_SE     | A ^ -> Y ^ | DLY1X1M   | 0.045 | 0.127 |   0.127 |    0.055 | 
     | ALU_RTL/\ALU_OUT_reg[6] | SE ^       | SDFFRQX2M | 0.045 | 0.000 |   0.127 |    0.055 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc    |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |           |              |       |       |  Time   |   Time   | 
     |-----------------------------+-----------+--------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^     |              | 0.128 |       |   0.000 |    0.072 | 
     | CLOCK_GATING                | ALU_CLK ^ | CLOCK_GATING |       |       |   0.005 |    0.077 | 
     | ALU_RTL/\ALU_OUT_reg[6]     | CK ^      | SDFFRQX2M    | 0.128 | 0.005 |   0.005 |    0.077 | 
     +---------------------------------------------------------------------------------------------+ 
Path 16: MET Hold Check with Pin ALU_RTL/\ALU_OUT_reg[5] /CK 
Endpoint:   ALU_RTL/\ALU_OUT_reg[5] /SE (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: SE                          (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.006
+ Hold                         -0.050
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.056
  Arrival Time                  0.127
  Slack Time                    0.072
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +---------------------------------------------------------------------------------------+ 
     |        Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |            |           |       |       |  Time   |   Time   | 
     |-------------------------+------------+-----------+-------+-------+---------+----------| 
     |                         | SE ^       |           | 0.000 |       |   0.000 |   -0.072 | 
     | ALU_RTL/FE_PHC13_SE     | A ^ -> Y ^ | DLY1X1M   | 0.046 | 0.127 |   0.127 |    0.056 | 
     | ALU_RTL/\ALU_OUT_reg[5] | SE ^       | SDFFRQX2M | 0.046 | 0.000 |   0.127 |    0.056 | 
     +---------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc    |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |           |              |       |       |  Time   |   Time   | 
     |-----------------------------+-----------+--------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^     |              | 0.128 |       |   0.000 |    0.072 | 
     | CLOCK_GATING                | ALU_CLK ^ | CLOCK_GATING |       |       |   0.006 |    0.077 | 
     | ALU_RTL/\ALU_OUT_reg[5]     | CK ^      | SDFFRQX2M    | 0.128 | 0.006 |   0.006 |    0.077 | 
     +---------------------------------------------------------------------------------------------+ 
Path 17: MET Hold Check with Pin ALU_RTL/\ALU_OUT_reg[13] /CK 
Endpoint:   ALU_RTL/\ALU_OUT_reg[13] /SE (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: SE                           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.002
+ Hold                         -0.050
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.052
  Arrival Time                  0.125
  Slack Time                    0.073
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | SE ^       |           | 0.000 |       |   0.000 |   -0.073 | 
     | ALU_RTL/FE_PHC6_SE       | A ^ -> Y ^ | DLY1X1M   | 0.047 | 0.125 |   0.125 |    0.052 | 
     | ALU_RTL/\ALU_OUT_reg[13] | SE ^       | SDFFRQX2M | 0.047 | 0.000 |   0.125 |    0.052 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc    |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |           |              |       |       |  Time   |   Time   | 
     |-----------------------------+-----------+--------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^     |              | 0.128 |       |   0.000 |    0.073 | 
     | CLOCK_GATING                | ALU_CLK ^ | CLOCK_GATING |       |       |   0.002 |    0.075 | 
     | ALU_RTL/\ALU_OUT_reg[13]    | CK ^      | SDFFRQX2M    | 0.128 | 0.002 |   0.002 |    0.075 | 
     +---------------------------------------------------------------------------------------------+ 
Path 18: MET Hold Check with Pin ALU_RTL/\ALU_OUT_reg[14] /CK 
Endpoint:   ALU_RTL/\ALU_OUT_reg[14] /SE (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: SE                           (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.002
+ Hold                         -0.050
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.052
  Arrival Time                  0.125
  Slack Time                    0.073
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +----------------------------------------------------------------------------------------+ 
     |         Instance         |    Arc     |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |            |           |       |       |  Time   |   Time   | 
     |--------------------------+------------+-----------+-------+-------+---------+----------| 
     |                          | SE ^       |           | 0.000 |       |   0.000 |   -0.073 | 
     | ALU_RTL/FE_PHC5_SE       | A ^ -> Y ^ | DLY1X1M   | 0.047 | 0.125 |   0.125 |    0.052 | 
     | ALU_RTL/\ALU_OUT_reg[14] | SE ^       | SDFFRQX2M | 0.047 | 0.000 |   0.125 |    0.052 | 
     +----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc    |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |           |              |       |       |  Time   |   Time   | 
     |-----------------------------+-----------+--------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^     |              | 0.128 |       |   0.000 |    0.073 | 
     | CLOCK_GATING                | ALU_CLK ^ | CLOCK_GATING |       |       |   0.002 |    0.075 | 
     | ALU_RTL/\ALU_OUT_reg[14]    | CK ^      | SDFFRQX2M    | 0.128 | 0.002 |   0.002 |    0.075 | 
     +---------------------------------------------------------------------------------------------+ 
Path 19: MET Hold Check with Pin ALU_RTL/\ALU_OUT_reg[1] /CK 
Endpoint:   ALU_RTL/\ALU_OUT_reg[1] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: ALU_RTL/\ALU_OUT_reg[0] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.006
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.046
  Arrival Time                  0.170
  Slack Time                    0.124
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |             |              |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+--------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |              | 0.128 |       |   0.000 |   -0.124 | 
     | CLOCK_GATING                | ALU_CLK ^   | CLOCK_GATING |       |       |   0.006 |   -0.119 | 
     | ALU_RTL/\ALU_OUT_reg[0]     | CK ^ -> Q ^ | SDFFRQX2M    | 0.047 | 0.170 |   0.170 |    0.046 | 
     | ALU_RTL/\ALU_OUT_reg[1]     | SI ^        | SDFFRQX2M    | 0.047 | 0.000 |   0.170 |    0.046 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc    |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |           |              |       |       |  Time   |   Time   | 
     |-----------------------------+-----------+--------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^     |              | 0.128 |       |   0.000 |    0.124 | 
     | CLOCK_GATING                | ALU_CLK ^ | CLOCK_GATING |       |       |   0.006 |    0.130 | 
     | ALU_RTL/\ALU_OUT_reg[1]     | CK ^      | SDFFRQX2M    | 0.128 | 0.006 |   0.006 |    0.130 | 
     +---------------------------------------------------------------------------------------------+ 
Path 20: MET Hold Check with Pin ALU_RTL/\ALU_OUT_reg[9] /CK 
Endpoint:   ALU_RTL/\ALU_OUT_reg[9] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: ALU_RTL/\ALU_OUT_reg[8] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.004
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.044
  Arrival Time                  0.169
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |             |              |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+--------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |              | 0.128 |       |   0.000 |   -0.125 | 
     | CLOCK_GATING                | ALU_CLK ^   | CLOCK_GATING |       |       |   0.005 |   -0.120 | 
     | ALU_RTL/\ALU_OUT_reg[8]     | CK ^ -> Q ^ | SDFFRQX2M    | 0.047 | 0.169 |   0.169 |    0.044 | 
     | ALU_RTL/\ALU_OUT_reg[9]     | SI ^        | SDFFRQX2M    | 0.047 | 0.000 |   0.169 |    0.044 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc    |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |           |              |       |       |  Time   |   Time   | 
     |-----------------------------+-----------+--------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^     |              | 0.128 |       |   0.000 |    0.125 | 
     | CLOCK_GATING                | ALU_CLK ^ | CLOCK_GATING |       |       |   0.004 |    0.129 | 
     | ALU_RTL/\ALU_OUT_reg[9]     | CK ^      | SDFFRQX2M    | 0.128 | 0.004 |   0.004 |    0.129 | 
     +---------------------------------------------------------------------------------------------+ 
Path 21: MET Hold Check with Pin ALU_RTL/\ALU_OUT_reg[2] /CK 
Endpoint:   ALU_RTL/\ALU_OUT_reg[2] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: ALU_RTL/\ALU_OUT_reg[1] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.006
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.046
  Arrival Time                  0.171
  Slack Time                    0.125
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |             |              |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+--------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |              | 0.128 |       |   0.000 |   -0.125 | 
     | CLOCK_GATING                | ALU_CLK ^   | CLOCK_GATING |       |       |   0.006 |   -0.119 | 
     | ALU_RTL/\ALU_OUT_reg[1]     | CK ^ -> Q ^ | SDFFRQX2M    | 0.048 | 0.171 |   0.171 |    0.046 | 
     | ALU_RTL/\ALU_OUT_reg[2]     | SI ^        | SDFFRQX2M    | 0.048 | 0.000 |   0.171 |    0.046 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc    |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |           |              |       |       |  Time   |   Time   | 
     |-----------------------------+-----------+--------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^     |              | 0.128 |       |   0.000 |    0.125 | 
     | CLOCK_GATING                | ALU_CLK ^ | CLOCK_GATING |       |       |   0.006 |    0.131 | 
     | ALU_RTL/\ALU_OUT_reg[2]     | CK ^      | SDFFRQX2M    | 0.128 | 0.006 |   0.006 |    0.131 | 
     +---------------------------------------------------------------------------------------------+ 
Path 22: MET Hold Check with Pin ALU_RTL/\ALU_OUT_reg[6] /CK 
Endpoint:   ALU_RTL/\ALU_OUT_reg[6] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: ALU_RTL/\ALU_OUT_reg[5] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.005
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.045
  Arrival Time                  0.171
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |             |              |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+--------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |              | 0.128 |       |   0.000 |   -0.126 | 
     | CLOCK_GATING                | ALU_CLK ^   | CLOCK_GATING |       |       |   0.006 |   -0.120 | 
     | ALU_RTL/\ALU_OUT_reg[5]     | CK ^ -> Q ^ | SDFFRQX2M    | 0.048 | 0.170 |   0.170 |    0.045 | 
     | ALU_RTL/\ALU_OUT_reg[6]     | SI ^        | SDFFRQX2M    | 0.048 | 0.000 |   0.171 |    0.045 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc    |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |           |              |       |       |  Time   |   Time   | 
     |-----------------------------+-----------+--------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^     |              | 0.128 |       |   0.000 |    0.126 | 
     | CLOCK_GATING                | ALU_CLK ^ | CLOCK_GATING |       |       |   0.005 |    0.131 | 
     | ALU_RTL/\ALU_OUT_reg[6]     | CK ^      | SDFFRQX2M    | 0.128 | 0.005 |   0.005 |    0.131 | 
     +---------------------------------------------------------------------------------------------+ 
Path 23: MET Hold Check with Pin ALU_RTL/\ALU_OUT_reg[5] /CK 
Endpoint:   ALU_RTL/\ALU_OUT_reg[5] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: ALU_RTL/\ALU_OUT_reg[4] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.006
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.045
  Arrival Time                  0.171
  Slack Time                    0.126
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |             |              |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+--------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |              | 0.128 |       |   0.000 |   -0.126 | 
     | CLOCK_GATING                | ALU_CLK ^   | CLOCK_GATING |       |       |   0.006 |   -0.120 | 
     | ALU_RTL/\ALU_OUT_reg[4]     | CK ^ -> Q ^ | SDFFRQX2M    | 0.049 | 0.171 |   0.171 |    0.045 | 
     | ALU_RTL/\ALU_OUT_reg[5]     | SI ^        | SDFFRQX2M    | 0.049 | 0.000 |   0.171 |    0.045 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc    |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |           |              |       |       |  Time   |   Time   | 
     |-----------------------------+-----------+--------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^     |              | 0.128 |       |   0.000 |    0.126 | 
     | CLOCK_GATING                | ALU_CLK ^ | CLOCK_GATING |       |       |   0.006 |    0.132 | 
     | ALU_RTL/\ALU_OUT_reg[5]     | CK ^      | SDFFRQX2M    | 0.128 | 0.006 |   0.006 |    0.132 | 
     +---------------------------------------------------------------------------------------------+ 
Path 24: MET Hold Check with Pin ALU_RTL/\ALU_OUT_reg[12] /CK 
Endpoint:   ALU_RTL/\ALU_OUT_reg[12] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: ALU_RTL/\ALU_OUT_reg[11] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.003
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.043
  Arrival Time                  0.170
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |             |              |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+--------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |              | 0.128 |       |   0.000 |   -0.127 | 
     | CLOCK_GATING                | ALU_CLK ^   | CLOCK_GATING |       |       |   0.004 |   -0.123 | 
     | ALU_RTL/\ALU_OUT_reg[11]    | CK ^ -> Q ^ | SDFFRQX2M    | 0.049 | 0.170 |   0.170 |    0.043 | 
     | ALU_RTL/\ALU_OUT_reg[12]    | SI ^        | SDFFRQX2M    | 0.049 | 0.000 |   0.170 |    0.043 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc    |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |           |              |       |       |  Time   |   Time   | 
     |-----------------------------+-----------+--------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^     |              | 0.128 |       |   0.000 |    0.127 | 
     | CLOCK_GATING                | ALU_CLK ^ | CLOCK_GATING |       |       |   0.003 |    0.130 | 
     | ALU_RTL/\ALU_OUT_reg[12]    | CK ^      | SDFFRQX2M    | 0.128 | 0.003 |   0.003 |    0.130 | 
     +---------------------------------------------------------------------------------------------+ 
Path 25: MET Hold Check with Pin ALU_RTL/\ALU_OUT_reg[8] /CK 
Endpoint:   ALU_RTL/\ALU_OUT_reg[8] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: ALU_RTL/\ALU_OUT_reg[7] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.005
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.045
  Arrival Time                  0.172
  Slack Time                    0.127
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |             |              |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+--------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |              | 0.128 |       |   0.000 |   -0.127 | 
     | CLOCK_GATING                | ALU_CLK ^   | CLOCK_GATING |       |       |   0.005 |   -0.122 | 
     | ALU_RTL/\ALU_OUT_reg[7]     | CK ^ -> Q ^ | SDFFRQX2M    | 0.050 | 0.171 |   0.171 |    0.045 | 
     | ALU_RTL/\ALU_OUT_reg[8]     | SI ^        | SDFFRQX2M    | 0.050 | 0.000 |   0.172 |    0.045 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc    |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |           |              |       |       |  Time   |   Time   | 
     |-----------------------------+-----------+--------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^     |              | 0.128 |       |   0.000 |    0.127 | 
     | CLOCK_GATING                | ALU_CLK ^ | CLOCK_GATING |       |       |   0.005 |    0.132 | 
     | ALU_RTL/\ALU_OUT_reg[8]     | CK ^      | SDFFRQX2M    | 0.128 | 0.005 |   0.005 |    0.132 | 
     +---------------------------------------------------------------------------------------------+ 
Path 26: MET Hold Check with Pin ALU_RTL/\ALU_OUT_reg[13] /CK 
Endpoint:   ALU_RTL/\ALU_OUT_reg[13] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: ALU_RTL/\ALU_OUT_reg[12] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.002
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.042
  Arrival Time                  0.170
  Slack Time                    0.128
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |             |              |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+--------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |              | 0.128 |       |   0.000 |   -0.128 | 
     | CLOCK_GATING                | ALU_CLK ^   | CLOCK_GATING |       |       |   0.003 |   -0.125 | 
     | ALU_RTL/\ALU_OUT_reg[12]    | CK ^ -> Q ^ | SDFFRQX2M    | 0.051 | 0.170 |   0.170 |    0.042 | 
     | ALU_RTL/\ALU_OUT_reg[13]    | SI ^        | SDFFRQX2M    | 0.051 | 0.000 |   0.170 |    0.042 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc    |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |           |              |       |       |  Time   |   Time   | 
     |-----------------------------+-----------+--------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^     |              | 0.128 |       |   0.000 |    0.128 | 
     | CLOCK_GATING                | ALU_CLK ^ | CLOCK_GATING |       |       |   0.002 |    0.130 | 
     | ALU_RTL/\ALU_OUT_reg[13]    | CK ^      | SDFFRQX2M    | 0.128 | 0.002 |   0.002 |    0.130 | 
     +---------------------------------------------------------------------------------------------+ 
Path 27: MET Hold Check with Pin ALU_RTL/\ALU_OUT_reg[15] /CK 
Endpoint:   ALU_RTL/\ALU_OUT_reg[15] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: ALU_RTL/\ALU_OUT_reg[14] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.000
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.040
  Arrival Time                  0.168
  Slack Time                    0.128
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |             |              |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+--------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |              | 0.128 |       |   0.000 |   -0.128 | 
     | CLOCK_GATING                | ALU_CLK ^   | CLOCK_GATING |       |       |   0.002 |   -0.126 | 
     | ALU_RTL/\ALU_OUT_reg[14]    | CK ^ -> Q ^ | SDFFRQX2M    | 0.050 | 0.168 |   0.168 |    0.040 | 
     | ALU_RTL/\ALU_OUT_reg[15]    | SI ^        | SDFFRQX2M    | 0.050 | 0.000 |   0.168 |    0.040 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc    |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |           |              |       |       |  Time   |   Time   | 
     |-----------------------------+-----------+--------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^     |              | 0.128 |       |   0.000 |    0.128 | 
     | CLOCK_GATING                | ALU_CLK ^ | CLOCK_GATING |       |       |   0.000 |    0.129 | 
     | ALU_RTL/\ALU_OUT_reg[15]    | CK ^      | SDFFRQX2M    | 0.128 | 0.000 |   0.000 |    0.129 | 
     +---------------------------------------------------------------------------------------------+ 
Path 28: MET Hold Check with Pin ALU_RTL/\ALU_OUT_reg[14] /CK 
Endpoint:   ALU_RTL/\ALU_OUT_reg[14] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: ALU_RTL/\ALU_OUT_reg[13] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.002
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.042
  Arrival Time                  0.170
  Slack Time                    0.129
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |             |              |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+--------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |              | 0.128 |       |   0.000 |   -0.129 | 
     | CLOCK_GATING                | ALU_CLK ^   | CLOCK_GATING |       |       |   0.002 |   -0.127 | 
     | ALU_RTL/\ALU_OUT_reg[13]    | CK ^ -> Q ^ | SDFFRQX2M    | 0.053 | 0.170 |   0.170 |    0.041 | 
     | ALU_RTL/\ALU_OUT_reg[14]    | SI ^        | SDFFRQX2M    | 0.053 | 0.000 |   0.170 |    0.042 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc    |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |           |              |       |       |  Time   |   Time   | 
     |-----------------------------+-----------+--------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^     |              | 0.128 |       |   0.000 |    0.129 | 
     | CLOCK_GATING                | ALU_CLK ^ | CLOCK_GATING |       |       |   0.002 |    0.131 | 
     | ALU_RTL/\ALU_OUT_reg[14]    | CK ^      | SDFFRQX2M    | 0.128 | 0.002 |   0.002 |    0.131 | 
     +---------------------------------------------------------------------------------------------+ 
Path 29: MET Hold Check with Pin ALU_RTL/\ALU_OUT_reg[7] /CK 
Endpoint:   ALU_RTL/\ALU_OUT_reg[7] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: ALU_RTL/\ALU_OUT_reg[6] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.005
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.045
  Arrival Time                  0.174
  Slack Time                    0.129
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |             |              |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+--------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |              | 0.128 |       |   0.000 |   -0.129 | 
     | CLOCK_GATING                | ALU_CLK ^   | CLOCK_GATING |       |       |   0.005 |   -0.124 | 
     | ALU_RTL/\ALU_OUT_reg[6]     | CK ^ -> Q ^ | SDFFRQX2M    | 0.054 | 0.174 |   0.174 |    0.045 | 
     | ALU_RTL/\ALU_OUT_reg[7]     | SI ^        | SDFFRQX2M    | 0.054 | 0.000 |   0.174 |    0.045 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc    |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |           |              |       |       |  Time   |   Time   | 
     |-----------------------------+-----------+--------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^     |              | 0.128 |       |   0.000 |    0.129 | 
     | CLOCK_GATING                | ALU_CLK ^ | CLOCK_GATING |       |       |   0.005 |    0.135 | 
     | ALU_RTL/\ALU_OUT_reg[7]     | CK ^      | SDFFRQX2M    | 0.128 | 0.005 |   0.005 |    0.135 | 
     +---------------------------------------------------------------------------------------------+ 
Path 30: MET Hold Check with Pin ALU_RTL/\ALU_OUT_reg[10] /CK 
Endpoint:   ALU_RTL/\ALU_OUT_reg[10] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: ALU_RTL/\ALU_OUT_reg[9] /Q   (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.005
+ Hold                         -0.060
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.044
  Arrival Time                  0.174
  Slack Time                    0.129
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |             |              |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+--------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |              | 0.128 |       |   0.000 |   -0.129 | 
     | CLOCK_GATING                | ALU_CLK ^   | CLOCK_GATING |       |       |   0.004 |   -0.125 | 
     | ALU_RTL/\ALU_OUT_reg[9]     | CK ^ -> Q ^ | SDFFRQX2M    | 0.054 | 0.173 |   0.173 |    0.044 | 
     | ALU_RTL/\ALU_OUT_reg[10]    | SI ^        | SDFFRQX2M    | 0.054 | 0.000 |   0.174 |    0.044 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc    |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |           |              |       |       |  Time   |   Time   | 
     |-----------------------------+-----------+--------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^     |              | 0.128 |       |   0.000 |    0.129 | 
     | CLOCK_GATING                | ALU_CLK ^ | CLOCK_GATING |       |       |   0.005 |    0.134 | 
     | ALU_RTL/\ALU_OUT_reg[10]    | CK ^      | SDFFRQX2M    | 0.128 | 0.005 |   0.005 |    0.134 | 
     +---------------------------------------------------------------------------------------------+ 
Path 31: MET Hold Check with Pin ALU_RTL/\ALU_OUT_reg[3] /CK 
Endpoint:   ALU_RTL/\ALU_OUT_reg[3] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: ALU_RTL/\ALU_OUT_reg[2] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.005
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.044
  Arrival Time                  0.178
  Slack Time                    0.134
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |             |              |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+--------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |              | 0.128 |       |   0.000 |   -0.134 | 
     | CLOCK_GATING                | ALU_CLK ^   | CLOCK_GATING |       |       |   0.006 |   -0.128 | 
     | ALU_RTL/\ALU_OUT_reg[2]     | CK ^ -> Q ^ | SDFFRQX2M    | 0.059 | 0.178 |   0.178 |    0.044 | 
     | ALU_RTL/\ALU_OUT_reg[3]     | SI ^        | SDFFRQX2M    | 0.059 | 0.000 |   0.178 |    0.044 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc    |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |           |              |       |       |  Time   |   Time   | 
     |-----------------------------+-----------+--------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^     |              | 0.128 |       |   0.000 |    0.134 | 
     | CLOCK_GATING                | ALU_CLK ^ | CLOCK_GATING |       |       |   0.005 |    0.139 | 
     | ALU_RTL/\ALU_OUT_reg[3]     | CK ^      | SDFFRQX2M    | 0.128 | 0.005 |   0.005 |    0.139 | 
     +---------------------------------------------------------------------------------------------+ 
Path 32: MET Hold Check with Pin ALU_RTL/\ALU_OUT_reg[11] /CK 
Endpoint:   ALU_RTL/\ALU_OUT_reg[11] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: ALU_RTL/\ALU_OUT_reg[10] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.004
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.043
  Arrival Time                  0.177
  Slack Time                    0.134
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |             |              |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+--------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |              | 0.128 |       |   0.000 |   -0.134 | 
     | CLOCK_GATING                | ALU_CLK ^   | CLOCK_GATING |       |       |   0.005 |   -0.130 | 
     | ALU_RTL/\ALU_OUT_reg[10]    | CK ^ -> Q ^ | SDFFRQX2M    | 0.060 | 0.177 |   0.177 |    0.043 | 
     | ALU_RTL/\ALU_OUT_reg[11]    | SI ^        | SDFFRQX2M    | 0.060 | 0.000 |   0.177 |    0.043 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc    |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |           |              |       |       |  Time   |   Time   | 
     |-----------------------------+-----------+--------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^     |              | 0.128 |       |   0.000 |    0.134 | 
     | CLOCK_GATING                | ALU_CLK ^ | CLOCK_GATING |       |       |   0.004 |    0.138 | 
     | ALU_RTL/\ALU_OUT_reg[11]    | CK ^      | SDFFRQX2M    | 0.128 | 0.004 |   0.004 |    0.138 | 
     +---------------------------------------------------------------------------------------------+ 
Path 33: MET Hold Check with Pin ALU_RTL/\ALU_OUT_reg[4] /CK 
Endpoint:   ALU_RTL/\ALU_OUT_reg[4] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: ALU_RTL/\ALU_OUT_reg[3] /Q  (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.006
+ Hold                         -0.061
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.045
  Arrival Time                  0.182
  Slack Time                    0.138
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |             |              |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+--------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |              | 0.128 |       |   0.000 |   -0.138 | 
     | CLOCK_GATING                | ALU_CLK ^   | CLOCK_GATING |       |       |   0.005 |   -0.133 | 
     | ALU_RTL/\ALU_OUT_reg[3]     | CK ^ -> Q ^ | SDFFRQX2M    | 0.067 | 0.182 |   0.182 |    0.044 | 
     | ALU_RTL/\ALU_OUT_reg[4]     | SI ^        | SDFFRQX2M    | 0.067 | 0.000 |   0.182 |    0.045 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc    |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |           |              |       |       |  Time   |   Time   | 
     |-----------------------------+-----------+--------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^     |              | 0.128 |       |   0.000 |    0.138 | 
     | CLOCK_GATING                | ALU_CLK ^ | CLOCK_GATING |       |       |   0.006 |    0.143 | 
     | ALU_RTL/\ALU_OUT_reg[4]     | CK ^      | SDFFRQX2M    | 0.128 | 0.006 |   0.006 |    0.143 | 
     +---------------------------------------------------------------------------------------------+ 
Path 34: MET Hold Check with Pin ALU_RTL/\ALU_OUT_reg[0] /CK 
Endpoint:   ALU_RTL/\ALU_OUT_reg[0] /SI (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: ALU_RTL/ALU_OUT_VALID_reg/Q (^) triggered by  leading edge of 'ALU_
CLK'
Path Groups:  {reg2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.006
+ Hold                         -0.063
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.043
  Arrival Time                  0.208
  Slack Time                    0.166
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------------+ 
     |          Instance           |     Arc     |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |             |              |       |       |  Time   |   Time   | 
     |-----------------------------+-------------+--------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^       |              | 0.128 |       |   0.000 |   -0.166 | 
     | CLOCK_GATING                | ALU_CLK ^   | CLOCK_GATING |       |       |   0.005 |   -0.161 | 
     | ALU_RTL/ALU_OUT_VALID_reg   | CK ^ -> Q ^ | SDFFRQX2M    | 0.111 | 0.207 |   0.207 |    0.042 | 
     | ALU_RTL/\ALU_OUT_reg[0]     | SI ^        | SDFFRQX2M    | 0.111 | 0.001 |   0.208 |    0.043 | 
     +-----------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc    |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |           |              |       |       |  Time   |   Time   | 
     |-----------------------------+-----------+--------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^     |              | 0.128 |       |   0.000 |    0.166 | 
     | CLOCK_GATING                | ALU_CLK ^ | CLOCK_GATING |       |       |   0.006 |    0.172 | 
     | ALU_RTL/\ALU_OUT_reg[0]     | CK ^      | SDFFRQX2M    | 0.128 | 0.006 |   0.006 |    0.172 | 
     +---------------------------------------------------------------------------------------------+ 
Path 35: MET Hold Check with Pin ALU_RTL/\ALU_OUT_reg[3] /CK 
Endpoint:   ALU_RTL/\ALU_OUT_reg[3] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_reset                  (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.005
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.048
  Arrival Time                  0.793
  Slack Time                    0.745
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |              |           |       |       |  Time   |   Time   | 
     |-------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                         | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.745 | 
     | DFT_RST_2/U1            | B1 ^ -> Y ^  | AO2B2X2M  | 0.658 | 0.401 |   0.401 |   -0.344 | 
     | FE_OFC1_scanrst2        | A ^ -> Y ^   | BUFX4M    | 0.624 | 0.354 |   0.755 |    0.011 | 
     | ALU_RTL/\ALU_OUT_reg[3] | RN ^         | SDFFRQX2M | 0.638 | 0.038 |   0.793 |    0.048 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc    |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |           |              |       |       |  Time   |   Time   | 
     |-----------------------------+-----------+--------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^     |              | 0.128 |       |   0.000 |    0.745 | 
     | CLOCK_GATING                | ALU_CLK ^ | CLOCK_GATING |       |       |   0.005 |    0.749 | 
     | ALU_RTL/\ALU_OUT_reg[3]     | CK ^      | SDFFRQX2M    | 0.128 | 0.005 |   0.005 |    0.749 | 
     +---------------------------------------------------------------------------------------------+ 
Path 36: MET Hold Check with Pin ALU_RTL/ALU_OUT_VALID_reg/CK 
Endpoint:   ALU_RTL/ALU_OUT_VALID_reg/RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_reset                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.005
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.048
  Arrival Time                  0.793
  Slack Time                    0.745
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-------------------------------------------------------------------------------------------+ 
     |         Instance          |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                           |              |           |       |       |  Time   |   Time   | 
     |---------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                           | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.745 | 
     | DFT_RST_2/U1              | B1 ^ -> Y ^  | AO2B2X2M  | 0.658 | 0.401 |   0.401 |   -0.344 | 
     | FE_OFC1_scanrst2          | A ^ -> Y ^   | BUFX4M    | 0.624 | 0.354 |   0.755 |    0.010 | 
     | ALU_RTL/ALU_OUT_VALID_reg | RN ^         | SDFFRQX2M | 0.638 | 0.038 |   0.793 |    0.048 | 
     +-------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc    |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |           |              |       |       |  Time   |   Time   | 
     |-----------------------------+-----------+--------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^     |              | 0.128 |       |   0.000 |    0.745 | 
     | CLOCK_GATING                | ALU_CLK ^ | CLOCK_GATING |       |       |   0.005 |    0.749 | 
     | ALU_RTL/ALU_OUT_VALID_reg   | CK ^      | SDFFRQX2M    | 0.128 | 0.005 |   0.005 |    0.749 | 
     +---------------------------------------------------------------------------------------------+ 
Path 37: MET Hold Check with Pin ALU_RTL/\ALU_OUT_reg[8] /CK 
Endpoint:   ALU_RTL/\ALU_OUT_reg[8] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_reset                  (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.005
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.048
  Arrival Time                  0.793
  Slack Time                    0.745
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |              |           |       |       |  Time   |   Time   | 
     |-------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                         | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.745 | 
     | DFT_RST_2/U1            | B1 ^ -> Y ^  | AO2B2X2M  | 0.658 | 0.401 |   0.401 |   -0.344 | 
     | FE_OFC1_scanrst2        | A ^ -> Y ^   | BUFX4M    | 0.624 | 0.354 |   0.755 |    0.010 | 
     | ALU_RTL/\ALU_OUT_reg[8] | RN ^         | SDFFRQX2M | 0.639 | 0.038 |   0.793 |    0.048 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc    |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |           |              |       |       |  Time   |   Time   | 
     |-----------------------------+-----------+--------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^     |              | 0.128 |       |   0.000 |    0.745 | 
     | CLOCK_GATING                | ALU_CLK ^ | CLOCK_GATING |       |       |   0.005 |    0.750 | 
     | ALU_RTL/\ALU_OUT_reg[8]     | CK ^      | SDFFRQX2M    | 0.128 | 0.005 |   0.005 |    0.750 | 
     +---------------------------------------------------------------------------------------------+ 
Path 38: MET Hold Check with Pin ALU_RTL/\ALU_OUT_reg[7] /CK 
Endpoint:   ALU_RTL/\ALU_OUT_reg[7] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_reset                  (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.005
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.049
  Arrival Time                  0.794
  Slack Time                    0.745
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |              |           |       |       |  Time   |   Time   | 
     |-------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                         | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.745 | 
     | DFT_RST_2/U1            | B1 ^ -> Y ^  | AO2B2X2M  | 0.658 | 0.401 |   0.401 |   -0.344 | 
     | FE_OFC1_scanrst2        | A ^ -> Y ^   | BUFX4M    | 0.624 | 0.354 |   0.755 |    0.010 | 
     | ALU_RTL/\ALU_OUT_reg[7] | RN ^         | SDFFRQX2M | 0.639 | 0.038 |   0.794 |    0.049 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc    |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |           |              |       |       |  Time   |   Time   | 
     |-----------------------------+-----------+--------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^     |              | 0.128 |       |   0.000 |    0.745 | 
     | CLOCK_GATING                | ALU_CLK ^ | CLOCK_GATING |       |       |   0.005 |    0.750 | 
     | ALU_RTL/\ALU_OUT_reg[7]     | CK ^      | SDFFRQX2M    | 0.128 | 0.005 |   0.005 |    0.750 | 
     +---------------------------------------------------------------------------------------------+ 
Path 39: MET Hold Check with Pin ALU_RTL/\ALU_OUT_reg[6] /CK 
Endpoint:   ALU_RTL/\ALU_OUT_reg[6] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_reset                  (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.005
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.048
  Arrival Time                  0.793
  Slack Time                    0.745
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |              |           |       |       |  Time   |   Time   | 
     |-------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                         | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.745 | 
     | DFT_RST_2/U1            | B1 ^ -> Y ^  | AO2B2X2M  | 0.658 | 0.401 |   0.401 |   -0.344 | 
     | FE_OFC1_scanrst2        | A ^ -> Y ^   | BUFX4M    | 0.624 | 0.354 |   0.755 |    0.010 | 
     | ALU_RTL/\ALU_OUT_reg[6] | RN ^         | SDFFRQX2M | 0.639 | 0.038 |   0.793 |    0.048 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc    |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |           |              |       |       |  Time   |   Time   | 
     |-----------------------------+-----------+--------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^     |              | 0.128 |       |   0.000 |    0.745 | 
     | CLOCK_GATING                | ALU_CLK ^ | CLOCK_GATING |       |       |   0.005 |    0.750 | 
     | ALU_RTL/\ALU_OUT_reg[6]     | CK ^      | SDFFRQX2M    | 0.128 | 0.005 |   0.005 |    0.750 | 
     +---------------------------------------------------------------------------------------------+ 
Path 40: MET Hold Check with Pin ALU_RTL/\ALU_OUT_reg[9] /CK 
Endpoint:   ALU_RTL/\ALU_OUT_reg[9] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_reset                  (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.004
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.048
  Arrival Time                  0.793
  Slack Time                    0.745
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |              |           |       |       |  Time   |   Time   | 
     |-------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                         | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.745 | 
     | DFT_RST_2/U1            | B1 ^ -> Y ^  | AO2B2X2M  | 0.658 | 0.401 |   0.401 |   -0.345 | 
     | FE_OFC1_scanrst2        | A ^ -> Y ^   | BUFX4M    | 0.624 | 0.354 |   0.755 |    0.010 | 
     | ALU_RTL/\ALU_OUT_reg[9] | RN ^         | SDFFRQX2M | 0.639 | 0.038 |   0.793 |    0.048 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc    |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |           |              |       |       |  Time   |   Time   | 
     |-----------------------------+-----------+--------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^     |              | 0.128 |       |   0.000 |    0.745 | 
     | CLOCK_GATING                | ALU_CLK ^ | CLOCK_GATING |       |       |   0.004 |    0.750 | 
     | ALU_RTL/\ALU_OUT_reg[9]     | CK ^      | SDFFRQX2M    | 0.128 | 0.004 |   0.004 |    0.750 | 
     +---------------------------------------------------------------------------------------------+ 
Path 41: MET Hold Check with Pin ALU_RTL/\ALU_OUT_reg[5] /CK 
Endpoint:   ALU_RTL/\ALU_OUT_reg[5] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_reset                  (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.006
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.049
  Arrival Time                  0.795
  Slack Time                    0.746
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |              |           |       |       |  Time   |   Time   | 
     |-------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                         | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.746 | 
     | DFT_RST_2/U1            | B1 ^ -> Y ^  | AO2B2X2M  | 0.658 | 0.401 |   0.401 |   -0.345 | 
     | FE_OFC1_scanrst2        | A ^ -> Y ^   | BUFX4M    | 0.624 | 0.354 |   0.755 |    0.009 | 
     | ALU_RTL/\ALU_OUT_reg[5] | RN ^         | SDFFRQX2M | 0.640 | 0.040 |   0.795 |    0.049 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc    |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |           |              |       |       |  Time   |   Time   | 
     |-----------------------------+-----------+--------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^     |              | 0.128 |       |   0.000 |    0.746 | 
     | CLOCK_GATING                | ALU_CLK ^ | CLOCK_GATING |       |       |   0.006 |    0.751 | 
     | ALU_RTL/\ALU_OUT_reg[5]     | CK ^      | SDFFRQX2M    | 0.128 | 0.006 |   0.006 |    0.751 | 
     +---------------------------------------------------------------------------------------------+ 
Path 42: MET Hold Check with Pin ALU_RTL/\ALU_OUT_reg[2] /CK 
Endpoint:   ALU_RTL/\ALU_OUT_reg[2] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_reset                  (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.006
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.049
  Arrival Time                  0.795
  Slack Time                    0.746
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |              |           |       |       |  Time   |   Time   | 
     |-------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                         | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.746 | 
     | DFT_RST_2/U1            | B1 ^ -> Y ^  | AO2B2X2M  | 0.658 | 0.401 |   0.401 |   -0.345 | 
     | FE_OFC1_scanrst2        | A ^ -> Y ^   | BUFX4M    | 0.624 | 0.354 |   0.755 |    0.009 | 
     | ALU_RTL/\ALU_OUT_reg[2] | RN ^         | SDFFRQX2M | 0.640 | 0.040 |   0.795 |    0.049 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc    |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |           |              |       |       |  Time   |   Time   | 
     |-----------------------------+-----------+--------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^     |              | 0.128 |       |   0.000 |    0.746 | 
     | CLOCK_GATING                | ALU_CLK ^ | CLOCK_GATING |       |       |   0.006 |    0.752 | 
     | ALU_RTL/\ALU_OUT_reg[2]     | CK ^      | SDFFRQX2M    | 0.128 | 0.006 |   0.006 |    0.752 | 
     +---------------------------------------------------------------------------------------------+ 
Path 43: MET Hold Check with Pin ALU_RTL/\ALU_OUT_reg[4] /CK 
Endpoint:   ALU_RTL/\ALU_OUT_reg[4] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_reset                  (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.006
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.049
  Arrival Time                  0.795
  Slack Time                    0.746
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |              |           |       |       |  Time   |   Time   | 
     |-------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                         | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.746 | 
     | DFT_RST_2/U1            | B1 ^ -> Y ^  | AO2B2X2M  | 0.658 | 0.401 |   0.401 |   -0.345 | 
     | FE_OFC1_scanrst2        | A ^ -> Y ^   | BUFX4M    | 0.624 | 0.354 |   0.755 |    0.009 | 
     | ALU_RTL/\ALU_OUT_reg[4] | RN ^         | SDFFRQX2M | 0.640 | 0.040 |   0.795 |    0.049 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc    |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |           |              |       |       |  Time   |   Time   | 
     |-----------------------------+-----------+--------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^     |              | 0.128 |       |   0.000 |    0.746 | 
     | CLOCK_GATING                | ALU_CLK ^ | CLOCK_GATING |       |       |   0.006 |    0.752 | 
     | ALU_RTL/\ALU_OUT_reg[4]     | CK ^      | SDFFRQX2M    | 0.128 | 0.006 |   0.006 |    0.752 | 
     +---------------------------------------------------------------------------------------------+ 
Path 44: MET Hold Check with Pin ALU_RTL/\ALU_OUT_reg[10] /CK 
Endpoint:   ALU_RTL/\ALU_OUT_reg[10] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_reset                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.005
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.048
  Arrival Time                  0.794
  Slack Time                    0.746
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |              |           |       |       |  Time   |   Time   | 
     |--------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                          | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.746 | 
     | DFT_RST_2/U1             | B1 ^ -> Y ^  | AO2B2X2M  | 0.658 | 0.401 |   0.401 |   -0.345 | 
     | FE_OFC1_scanrst2         | A ^ -> Y ^   | BUFX4M    | 0.624 | 0.354 |   0.755 |    0.009 | 
     | ALU_RTL/\ALU_OUT_reg[10] | RN ^         | SDFFRQX2M | 0.639 | 0.039 |   0.794 |    0.048 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc    |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |           |              |       |       |  Time   |   Time   | 
     |-----------------------------+-----------+--------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^     |              | 0.128 |       |   0.000 |    0.746 | 
     | CLOCK_GATING                | ALU_CLK ^ | CLOCK_GATING |       |       |   0.005 |    0.750 | 
     | ALU_RTL/\ALU_OUT_reg[10]    | CK ^      | SDFFRQX2M    | 0.128 | 0.005 |   0.005 |    0.750 | 
     +---------------------------------------------------------------------------------------------+ 
Path 45: MET Hold Check with Pin ALU_RTL/\ALU_OUT_reg[0] /CK 
Endpoint:   ALU_RTL/\ALU_OUT_reg[0] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_reset                  (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.006
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.049
  Arrival Time                  0.795
  Slack Time                    0.746
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |              |           |       |       |  Time   |   Time   | 
     |-------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                         | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.746 | 
     | DFT_RST_2/U1            | B1 ^ -> Y ^  | AO2B2X2M  | 0.658 | 0.401 |   0.401 |   -0.345 | 
     | FE_OFC1_scanrst2        | A ^ -> Y ^   | BUFX4M    | 0.624 | 0.354 |   0.755 |    0.009 | 
     | ALU_RTL/\ALU_OUT_reg[0] | RN ^         | SDFFRQX2M | 0.640 | 0.040 |   0.795 |    0.049 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc    |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |           |              |       |       |  Time   |   Time   | 
     |-----------------------------+-----------+--------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^     |              | 0.128 |       |   0.000 |    0.746 | 
     | CLOCK_GATING                | ALU_CLK ^ | CLOCK_GATING |       |       |   0.006 |    0.752 | 
     | ALU_RTL/\ALU_OUT_reg[0]     | CK ^      | SDFFRQX2M    | 0.128 | 0.006 |   0.006 |    0.752 | 
     +---------------------------------------------------------------------------------------------+ 
Path 46: MET Hold Check with Pin ALU_RTL/\ALU_OUT_reg[1] /CK 
Endpoint:   ALU_RTL/\ALU_OUT_reg[1] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_reset                  (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.006
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.049
  Arrival Time                  0.795
  Slack Time                    0.746
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +-----------------------------------------------------------------------------------------+ 
     |        Instance         |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                         |              |           |       |       |  Time   |   Time   | 
     |-------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                         | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.746 | 
     | DFT_RST_2/U1            | B1 ^ -> Y ^  | AO2B2X2M  | 0.658 | 0.401 |   0.401 |   -0.345 | 
     | FE_OFC1_scanrst2        | A ^ -> Y ^   | BUFX4M    | 0.624 | 0.354 |   0.755 |    0.009 | 
     | ALU_RTL/\ALU_OUT_reg[1] | RN ^         | SDFFRQX2M | 0.640 | 0.040 |   0.795 |    0.049 | 
     +-----------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc    |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |           |              |       |       |  Time   |   Time   | 
     |-----------------------------+-----------+--------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^     |              | 0.128 |       |   0.000 |    0.746 | 
     | CLOCK_GATING                | ALU_CLK ^ | CLOCK_GATING |       |       |   0.006 |    0.752 | 
     | ALU_RTL/\ALU_OUT_reg[1]     | CK ^      | SDFFRQX2M    | 0.128 | 0.006 |   0.006 |    0.752 | 
     +---------------------------------------------------------------------------------------------+ 
Path 47: MET Hold Check with Pin ALU_RTL/\ALU_OUT_reg[11] /CK 
Endpoint:   ALU_RTL/\ALU_OUT_reg[11] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_reset                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.004
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.047
  Arrival Time                  0.793
  Slack Time                    0.746
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |              |           |       |       |  Time   |   Time   | 
     |--------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                          | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.746 | 
     | DFT_RST_2/U1             | B1 ^ -> Y ^  | AO2B2X2M  | 0.658 | 0.401 |   0.401 |   -0.346 | 
     | FE_OFC1_scanrst2         | A ^ -> Y ^   | BUFX4M    | 0.624 | 0.354 |   0.755 |    0.009 | 
     | ALU_RTL/\ALU_OUT_reg[11] | RN ^         | SDFFRQX2M | 0.639 | 0.038 |   0.793 |    0.047 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc    |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |           |              |       |       |  Time   |   Time   | 
     |-----------------------------+-----------+--------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^     |              | 0.128 |       |   0.000 |    0.746 | 
     | CLOCK_GATING                | ALU_CLK ^ | CLOCK_GATING |       |       |   0.004 |    0.750 | 
     | ALU_RTL/\ALU_OUT_reg[11]    | CK ^      | SDFFRQX2M    | 0.128 | 0.004 |   0.004 |    0.750 | 
     +---------------------------------------------------------------------------------------------+ 
Path 48: MET Hold Check with Pin ALU_RTL/\ALU_OUT_reg[12] /CK 
Endpoint:   ALU_RTL/\ALU_OUT_reg[12] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_reset                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.003
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.046
  Arrival Time                  0.794
  Slack Time                    0.747
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |              |           |       |       |  Time   |   Time   | 
     |--------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                          | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.747 | 
     | DFT_RST_2/U1             | B1 ^ -> Y ^  | AO2B2X2M  | 0.658 | 0.401 |   0.401 |   -0.347 | 
     | FE_OFC1_scanrst2         | A ^ -> Y ^   | BUFX4M    | 0.624 | 0.354 |   0.755 |    0.008 | 
     | ALU_RTL/\ALU_OUT_reg[12] | RN ^         | SDFFRQX2M | 0.639 | 0.038 |   0.794 |    0.046 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc    |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |           |              |       |       |  Time   |   Time   | 
     |-----------------------------+-----------+--------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^     |              | 0.128 |       |   0.000 |    0.747 | 
     | CLOCK_GATING                | ALU_CLK ^ | CLOCK_GATING |       |       |   0.003 |    0.750 | 
     | ALU_RTL/\ALU_OUT_reg[12]    | CK ^      | SDFFRQX2M    | 0.128 | 0.003 |   0.003 |    0.750 | 
     +---------------------------------------------------------------------------------------------+ 
Path 49: MET Hold Check with Pin ALU_RTL/\ALU_OUT_reg[13] /CK 
Endpoint:   ALU_RTL/\ALU_OUT_reg[13] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_reset                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.002
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.045
  Arrival Time                  0.794
  Slack Time                    0.748
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |              |           |       |       |  Time   |   Time   | 
     |--------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                          | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.748 | 
     | DFT_RST_2/U1             | B1 ^ -> Y ^  | AO2B2X2M  | 0.658 | 0.401 |   0.401 |   -0.348 | 
     | FE_OFC1_scanrst2         | A ^ -> Y ^   | BUFX4M    | 0.624 | 0.354 |   0.755 |    0.007 | 
     | ALU_RTL/\ALU_OUT_reg[13] | RN ^         | SDFFRQX2M | 0.639 | 0.039 |   0.794 |    0.045 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc    |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |           |              |       |       |  Time   |   Time   | 
     |-----------------------------+-----------+--------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^     |              | 0.128 |       |   0.000 |    0.748 | 
     | CLOCK_GATING                | ALU_CLK ^ | CLOCK_GATING |       |       |   0.002 |    0.750 | 
     | ALU_RTL/\ALU_OUT_reg[13]    | CK ^      | SDFFRQX2M    | 0.128 | 0.002 |   0.002 |    0.750 | 
     +---------------------------------------------------------------------------------------------+ 
Path 50: MET Hold Check with Pin ALU_RTL/\ALU_OUT_reg[14] /CK 
Endpoint:   ALU_RTL/\ALU_OUT_reg[14] /RN (^) checked with  leading edge of 'ALU_
CLK'
Beginpoint: scan_reset                   (^) triggered by  leading edge of '@'
Path Groups:  {inclkSrc2reg}
Analysis View: hold1_analysis_view
Other End Arrival Time          0.002
+ Hold                         -0.057
+ Phase Shift                   0.000
+ Uncertainty                   0.100
= Required Time                 0.045
  Arrival Time                  0.794
  Slack Time                    0.748
     Clock Rise Edge                      0.000
     + Input Delay                        0.000
     = Beginpoint Arrival Time            0.000
     Timing Path:
     +------------------------------------------------------------------------------------------+ 
     |         Instance         |     Arc      |   Cell    |  Slew | Delay | Arrival | Required | 
     |                          |              |           |       |       |  Time   |   Time   | 
     |--------------------------+--------------+-----------+-------+-------+---------+----------| 
     |                          | scan_reset ^ |           | 0.000 |       |   0.000 |   -0.748 | 
     | DFT_RST_2/U1             | B1 ^ -> Y ^  | AO2B2X2M  | 0.658 | 0.401 |   0.401 |   -0.348 | 
     | FE_OFC1_scanrst2         | A ^ -> Y ^   | BUFX4M    | 0.624 | 0.354 |   0.755 |    0.007 | 
     | ALU_RTL/\ALU_OUT_reg[14] | RN ^         | SDFFRQX2M | 0.639 | 0.039 |   0.794 |    0.045 | 
     +------------------------------------------------------------------------------------------+ 
     Clock Rise Edge                      0.000
     = Beginpoint Arrival Time            0.000
     Other End Path:
     +---------------------------------------------------------------------------------------------+ 
     |          Instance           |    Arc    |     Cell     |  Slew | Delay | Arrival | Required | 
     |                             |           |              |       |       |  Time   |   Time   | 
     |-----------------------------+-----------+--------------+-------+-------+---------+----------| 
     | CLOCK_GATING/U0_TLATNCAX12M | ECK ^     |              | 0.128 |       |   0.000 |    0.748 | 
     | CLOCK_GATING                | ALU_CLK ^ | CLOCK_GATING |       |       |   0.002 |    0.750 | 
     | ALU_RTL/\ALU_OUT_reg[14]    | CK ^      | SDFFRQX2M    | 0.128 | 0.002 |   0.002 |    0.750 | 
     +---------------------------------------------------------------------------------------------+ 

