<?xml version="1.0" encoding="UTF-8"?>
<!--
 Copyright (c) 2020-2022 ARM Limited

 Licensed under the Apache License, Version 2.0 (the "License");
 you may not use this file except in compliance with the License.
 You may obtain a copy of the License at

      http://www.apache.org/licenses/LICENSE-2.0

 Unless required by applicable law or agreed to in writing, software
 distributed under the License is distributed on an "AS IS" BASIS,
 WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
 See the License for the specific language governing permissions and
 limitations under the License.
 -->
<package schemaVersion="1.2" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" xs:noNamespaceSchemaLocation="PACK.xsd">
  <vendor>ARM</vendor>
  <url>http://www.keil.com/pack/</url>
  <supportContact>support-subsystem-iot@arm.com</supportContact>
  <name>V2M_MPS3_SSE_300_BSP</name>
  <description>
    ARM V2M-MPS3 Board Support PACK for CoreLink SSE-300 - TrustZone enabled subsystem for embedded.
  </description>
  <releases>
    <release version="1.4.0" date="2023-10-16" tag="1.4.0">
      - Add IAR Embedded Workbench support.
      - Add UART STDOUT.
      - Add empty main.c template file under Device::Startup.
      - Fix Device::Startup and Device::Definitions modul inconsistency. Now Startup is enough to compile an executable, and is not needed to compile a library.
      - Move MPC and PPC from CMSIS Drivers to Device/Native Drivers only.
      - Move Native Drivers under Device category.
      - Remove ARMCLANG and GCC compiler dependency from Device.
      - Remove Device::Timeout dependency from Device.
      - Renamed linker scripts from fvp_sse300_mps3_s to linker_SSE300MPS3_secure.
    </release>
    <release version="1.3.0" date="2022-03-23" tag="1.3.0">
      Aligned memory map with AN552 and latest version of Corstone-300 Ethos-U55 Ecosystem FVP, version 11.16.
      (For AN547 FPGA image or Corstone-300 Ethos-U55 Ecosystem FVP up to version 11.15 use 1.2.0 or older version of this pack.)
      Updated drivers. Renamed system_core_init.h to system_SSE300MPS3.h. Removed cmsis.h.
    </release>
    <release version="1.2.0" date="2021-07-01" tag="1.2.0">
      Updated startup files. Included I2C SBCon, Audio I2S driver. Updated SVD file.
    </release>
    <release version="1.1.0" date="2021-03-19" tag="1.1.0">
      Updated startup files. Memory map is aligned between FVP and FPGA.
    </release>
    <release version="1.0.0" date="2020-12-15">
      First version of MPS3 Board Support Pack for CoreLink SSE-300 - TrustZone enabled subsystem including device definition.
    </release>
  </releases>

  <requirements>
    <packages>
      <package vendor="ARM" name="CMSIS" version="5.8.0" />
    </packages>
  </requirements>

  <keywords>
    <!-- keywords for indexing -->
    <keyword>ARM</keyword>
    <keyword>Device Support</keyword>
    <keyword>Device Family Package ARM CMSDK</keyword>
    <keyword>Board Support Package for V2M-MPS3</keyword>
    <keyword>SSE-300-MPS3</keyword>
    <keyword>SSE-300</keyword>
    <keyword>Corstone-300</keyword>
  </keywords>

  <devices>
    <!-- ****************************** ARM MPS3 SSE-300 Cortex-M55  *********************** -->
    <family Dfamily="ARM Cortex M55" Dvendor="ARM:82">
      <description>SSE-300 for MPS3 (TrustZone enabled subsystem).</description>
      <book name="Documents/arm_corstone_sse-300_example_subsystem_technical_reference_manual_101773_0001_03_en.pdf" title ="Arm® SSE-300 - Technical Reference Manual"/>
      <book name="Documents/arm_corstone_300_reference_package_technical_overview_101772_0000_02_en.pdf" title ="Arm® Corstone™-300 Reference Package"/>
      <book name="Documents/SSE_300_MPS3_BSP_Pack_User_Guide.pdf" title ="Arm® SSE-300 MPS3 BSP Pack User Guide"/>
      <book name="Documents/DAI0552C_SSE300_with_M55_and_U55_FPGA_for_mps3.pdf" title ="Arm® Corstone™ SSE-300 with Cortex®-M55 and Ethos™-U55: Example Subsystem for MPS3 - Application Note AN552"/>

      <memory name="IROM1" access="rwxn" start="0x10000000" size="0x00200000" startup="1" default="1"/>
      <memory name="IROM2" access="rwxn" start="0x00000000" size="0x00200000" startup="0" default="0"/>
      <memory name="IRAM1" access="rwxn" start="0x30000000" size="0x00020000" init   ="0" default="1"/>
      <memory name="IRAM2" access="rwxn" start="0x20000000" size="0x00020000" init   ="0" default="0"/>

      <memory name="ITCM_NS"      access="rwxn" start="0x00000000" size="0x00080000" startup="0" default="1" alias="ITCM_S"/>
      <memory name="SRAM_NS"      access="rwxn" start="0x01000000" size="0x00100000" startup="0" default="1" alias="SRAM_S"/>
      <memory name="DTCM0_NS"     access="rwxn" start="0x20000000" size="0x00020000" startup="0" default="1" alias="DTCM0_S"/>
      <memory name="DTCM1_NS"     access="rwxn" start="0x20020000" size="0x00020000" startup="0" default="1" alias="DTCM1_S"/>
      <memory name="DTCM2_NS"     access="rwxn" start="0x20040000" size="0x00020000" startup="0" default="1" alias="DTCM2_S"/>
      <memory name="DTCM3_NS"     access="rwxn" start="0x20060000" size="0x00020000" startup="0" default="1" alias="DTCM3_S"/>
      <memory name="ISRAM0_NS"    access="rwxn" start="0x21000000" size="0x00100000" startup="0" default="1" alias="ISRAM0_S"/>
      <memory name="ISRAM1_NS"    access="rwxn" start="0x21100000" size="0x00100000" startup="0" default="1" alias="ISRAM1_S"/>
      <memory name="QSPI_SRAM_NS" access="rwxn" start="0x28000000" size="0x00800000" startup="0" default="1" alias="QSPI_SRAM_S"/>

      <memory name="ITCM_S"       access="rwxs" start="0x10000000" size="0x00080000" startup="0" default="1"/>
      <memory name="SRAM_S"       access="rwxs" start="0x11000000" size="0x00100000" startup="0" default="1"/>
      <memory name="DTCM0_S"      access="rwxs" start="0x30000000" size="0x00020000" startup="0" default="1"/>
      <memory name="DTCM1_S"      access="rwxs" start="0x30020000" size="0x00020000" startup="0" default="1"/>
      <memory name="DTCM2_S"      access="rwxs" start="0x30040000" size="0x00020000" startup="0" default="1"/>
      <memory name="DTCM3_S"      access="rwxs" start="0x30060000" size="0x00020000" startup="0" default="1"/>
      <memory name="ISRAM0_S"     access="rwxs" start="0x31000000" size="0x00100000" startup="0" default="1"/>
      <memory name="ISRAM1_S"     access="rwxs" start="0x31100000" size="0x00100000" startup="0" default="1"/>
      <memory name="QSPI_SRAM_S"  access="rwxs" start="0x38000000" size="0x00800000" startup="0" default="1"/>

      <debugvars configfile="Device/Debug/CM55.dbgconf">
        // Debug Authentication Variables
        __var DAuthFixed  = 0x1;     // 1 - Use fixed authentication, 0 - Ask for user input
        __var DAuthConfig = 0xF;     // Authentication Value (Security Control Block)
        // Bit 0 - Invasive Debug (Hardwired to 1)
        // Bit 1 - Non-Invasive Debug (Hardwired to 1)
        // Bit 2 - Invasive Secure Debug
        // Bit 3 - Non-Invasive Secure Debug
      </debugvars>

      <sequences>
        <!-- Local processor reset not avaialable in ARMv8-M -->
        <sequence name="ResetProcessor" disable="true"/>

        <sequence name="DebugDeviceUnlock">
          <block>
            __var DAuthUserInput  = 0;
            __var DAUTHSTATUS_Val = 0;
            __var DHCSR_Val       = 0;
            __var SecureDebugEna   = 0;
            __var SecureDebugAvail = 0;
            __var DAuthVal         = 0;
            __var SECDBGSTAT_Val   = 0;
            __var SECDBGSET_Val    = 0;
            __var SECDBGCLR_Val    = 0;
            __var RESET_MASK       = 0;

            DAUTHSTATUS_Val  = Read32(0xE000EFB8);    // struct CoreDebug_Type of v8m/v8.1m
            DHCSR_Val        = Read32(0xE000EDF0);    // struct CoreDebug_Type of v8m/v8.1m
            SecureDebugAvail = (DAUTHSTATUS_Val &amp; 0x00000020) ? 1 : 0;  // SID: Secure Invasive Debug Implemented

            RESET_MASK  = Read32(0x58021104);  // SSE-300 System Control Element - System Control register block - RESET_MASK register
            RESET_MASK |= (1 &lt;&lt; 4) | (1 &lt;&lt; 6);   // RESET_MASK: Enable SYSRESETREQ0_EN and LOCKUP0_EN
            Write32(0x58021104, RESET_MASK);
          </block>

          <control if="SecureDebugAvail" info="Configure Debug Authentication if Security Extensions available">
            <block>
              SecureDebugEna = ((DHCSR_Val &amp; 0x00100000) || ((DAUTHSTATUS_Val &amp; 0x00000030) == 0x00000030)) ? 1 : 0;
            </block>

            <control if="DAuthFixed">
              <block>
                // Debug Authentication as per Debug Configuration File
                DAuthVal = DAuthConfig;
              </block>
            </control>
            <control if="DAuthFixed == 0">
              <block>
                DAuthUserInput = Query(1, "Enable Secure Debug?", 3);
              </block>
              <control if="DAuthUserInput == 3">
                <block>
                  // Enable Secure Debug
                  DAuthVal = 0xF;
                </block>
              </control>
              <control if="DAuthUserInput != 3">
                <block>
                  // Disable Secure Debug
                  DAuthVal = 0x3;
                </block>
              </control>
            </control>

            <control if="SecureDebugEna">
              <block>
                // Read Secure Debug Authentication Status
                SECDBGSTAT_Val = Read32(0x58021000); // SSE-300 System Control Element - System Control register block - SECDBGSTAT register

                // Assemble SECDBGSET and SECDBGCLR Values
                SECDBGSET_Val  = 0x000000AA;                                // Use internal signals:
                                                                            // DBGEN_SEL_SET   - 1,
                                                                            // NIDEN_SEL_SET   - 1,
                                                                            // SPIDEN_SEL_SET  - 1,
                                                                            // SPNIDEN_SEL_SET - 1

                SECDBGSET_Val |=  DAuthVal &amp; 0x1;                       // DBGEN_I_SET
                SECDBGSET_Val |= (DAuthVal &amp; 0x2) &lt;&lt; 1;           // NIDEN_I_SET
                SECDBGSET_Val |= (DAuthVal &amp; 0x4) &lt;&lt; 2;           // SPIDEN_I_SET
                SECDBGSET_Val |= (DAuthVal &amp; 0x8) &lt;&lt; 3;           // SPNIDEN_I_SET

                SECDBGCLR_Val |=   (DAuthVal ^ 0x1) &amp; 0x1;              // DBGEN_I_SET
                SECDBGCLR_Val |= (((DAuthVal ^ 0x2) &amp; 0x2) &lt;&lt; 1); // NIDEN_I_SET
                SECDBGCLR_Val |= (((DAuthVal ^ 0x4) &amp; 0x4) &lt;&lt; 2); // SPIDEN_I_SET
                SECDBGCLR_Val |= (((DAuthVal ^ 0x8) &amp; 0x8) &lt;&lt; 3); // SPNIDEN_I_SET

                // Write Secure Debug Authentication Set Register
                Write32(0x58021004, SECDBGSET_Val); // SSE-300 System Control Element - System Control register block - SECDBGSTAT register

                // Write Secure Debug Authentication Clear Register
                Write32(0x58021008, SECDBGCLR_Val); // SSE-300 System Control Element - System Control register block - SECDBGSTAT register
              </block>
            </control>
            <control if="SecureDebugEna == 0">
              <control if="DAuthVal &amp; 0x4">
                <block>
                  Query(0, "Cannot configure Debug Authentication, secure debug disabled! Please reboot Board!", 1);
                </block>
              </control>
            </control>

          </control>
        </sequence>
      </sequences>

      <device Dname="SSE-300-MPS3">
        <processor Dcore="Cortex-M55" DcoreVersion="r0p0" Dfpu="DP_FPU" Dmpu="MPU" Ddsp="DSP" Dtz="TZ" Dmve="FP_MVE" Dendian="Configurable" Dclock="32000000"/>
        <debugconfig default="swd" dormant="true"/>
        <accessportV2 __apid="0" _dp="0" address="0"/>
        <debug svd="SVD/SSE300.svd" __apid="0"/>
        <compile header="Device/Include/SSE300MPS3.h"/>
      </device>

    </family>
  </devices>

  <conditions>
    <condition id="ARMCC6">
      <accept Tcompiler="ARMCC" Toptions="AC6"/>
      <accept Tcompiler="ARMCC" Toptions="AC6LTO"/>
    </condition>
    <condition id="GCC">
      <accept Tcompiler="GCC"/>
    </condition>
    <condition id="IAR">
      <accept Tcompiler="IAR"/>
    </condition>

    <condition id="SSE-300-MPS3 Device">
      <description>SSE-300-MPS3 device and CMSIS-Core</description>
      <require Dvendor="ARM:82" Dname="SSE-300-MPS3"/>
      <require Cclass="CMSIS" Cgroup="CORE" Cversion="5.6.0"/>
    </condition>

    <condition id="SSE-300-MPS3 FVP">
      <description>SSE-300-MPS3 VHT FVP</description>
      <require Dvendor="ARM:82" Dname="SSE-300-MPS3"/>
      <require Cclass="Device" Cgroup="Definition"/>
    </condition>

    <condition id="SSE-300-MPS3 USART">
      <description>SSE-300-MPS3 USART Device</description>
      <require condition="SSE-300-MPS3 Device"/>
      <require Cclass="Device" Cgroup="Native Driver" Csub="UART"/>
      <require Cclass="Device" Cgroup="Definition"/>
    </condition>

    <condition id="SSE-300-MPS3 USART STDOUT">
      <description>SSE-300-MPS3 USART STDOUT</description>
      <require Cclass="CMSIS Driver" Cgroup="USART"/>
      <require condition="SSE-300-MPS3 Device"/>
    </condition>

    <condition id="SSE-300-MPS3 SPI">
      <description>SSE-300-MPS3 SPI Device</description>
      <require condition="SSE-300-MPS3 Device"/>
      <require Cclass="Device" Cgroup="Native Driver" Csub="SPI"/>
      <require Cclass="Device" Cgroup="Definition"/>
    </condition>

    <condition id="SSE-300-MPS3 I2C SBCon">
      <description>SSE-300-MPS3 I2C SBCon Device</description>
      <require condition="SSE-300-MPS3 Device"/>
      <require Cclass="Device" Cgroup="Native Driver" Csub="I2C SBCon"/>
      <require Cclass="Device" Cgroup="Definition"/>
    </condition>

    <condition id="SSE-300-MPS3 Timeout">
      <description>SSE-300-MPS3 Timeout</description>
      <require condition="SSE-300-MPS3 Device"/>
      <require condition="SSE-300-MPS3 Systimer Syscounter"/>
      <require Cclass="Device" Cgroup="Native Driver" Csub="Timeout"/>
    </condition>

    <condition id="SSE-300-MPS3 Systimer Syscounter">
      <description>SSE-300-MPS3 Systimer SysCounter</description>
      <require condition="SSE-300-MPS3 Device"/>
      <require Cclass="Device" Cgroup="Native Driver" Csub="SysCounter"/>
      <require Cclass="Device" Cgroup="Native Driver" Csub="SysTimer"/>
      <require Cclass="Device" Cgroup="Definition"/>
    </condition>

    <condition id="SSE-300-MPS3 MPC">
      <description>SSE-300-MPS3 MPC</description>
      <require condition="SSE-300-MPS3 Device"/>
      <require Cclass="Device" Cgroup="Definition"/>
    </condition>

    <condition id="SSE-300-MPS3 PPC">
      <description>SSE-300-MPS3 PPC</description>
      <require condition="SSE-300-MPS3 Device"/>
      <require Cclass="Device" Cgroup="Definition"/>
    </condition>

    <condition id="SSE-300-MPS3 Flash">
      <description>SSE-300-MPS3 Flash</description>
      <require condition="SSE-300-MPS3 Device"/>
      <require Cclass="Device" Cgroup="Definition"/>
    </condition>

  </conditions>

  <components>
    <!-- SSE-300 Startup -->
    <component Cclass="Device" Cgroup="Startup" Cvariant="C Startup" Cversion="2.0.0" condition="SSE-300-MPS3 Device">
      <description>Secure System and Startup definitions for ARM SSE-300-MPS3 device</description>
      <files>
        <!-- Header -->
        <file category="header" name="Device/Include/region_defs.h" attr="config" version="1.0.0"/>
        <file category="header" name="Device/Include/region_limits.h" attr="config" version="1.0.0"/>
        <!-- startup / system file -->
        <file category="linkerScript" name="Device/Source/armclang/linker_SSE300MPS3_secure.sct" attr="config" version="1.1.0" condition="ARMCC6"/>
        <file category="linkerScript" name="Device/Source/gcc/linker_SSE300MPS3_secure.ld" attr="config" version="1.0.0" condition="GCC"/>
        <file category="linkerScript" name="Device/Source/iar/linker_SSE300MPS3_secure.icf" attr="config" version="1.0.0" condition="IAR"/>
        <file category="source" name="Device/Source/startup_SSE300MPS3.c" attr="config" version="1.1.1"/>
        <file category="header" name="Device/Include/system_SSE300MPS3.h" version="1.1.1"/>
        <file category="source" name="Device/Source/system_SSE300MPS3.c" attr="config" version="1.1.1"/>
        <!-- Platform include path -->
        <file category="include" name="Board/Platform/"/>
        <!-- Templates -->
        <file category="source" name="Examples/templates/empty_main.c" attr="template" select="Empty Main"/>
      </files>
    </component>

    <component Cclass="Device" Cgroup="Definition" Cversion="2.0.0" condition="SSE-300-MPS3 Device">
      <description>Device definitions for ARM SSE-300-MPS3</description>
      <files>
        <!-- device configuration -->
        <file category="header" name="Device/Config/device_cfg.h" attr="config" version="1.1.3"/>
        <file category="header" name="CMSIS_Driver/Config/cmsis_driver_config.h" attr="config" version="1.1.1"/>
        <file category="header" name="CMSIS_Driver/Config/RTE_Device.h" attr="config" version="1.1.0"/>
        <!-- device include path -->
        <file category="include" name="Device/Include/"/>
        <!-- board definitions -->
        <file category="header" name="Board/Platform/platform_base_address.h" version="1.1.2"/>
        <file category="header" name="Board/Device_Definition/device_definition.h" version="1.1.1"/>
        <file category="source" name="Board/Device_Definition/device_definition.c" version="1.1.1"/>
      </files>
    </component>

    <component Cclass="Device" Cgroup="USART STDOUT" Cversion="1.0.0" condition="SSE-300-MPS3 USART STDOUT">
      <description>SSE-300-MPS3 default stdout USART</description>
      <files>
        <!-- board definitions -->
        <file category="header" name="Device/Include/stdout_USART.h" version="1.0.0"/>
        <file category="source" name="Device/Source/stdout_USART.c" version="1.0.0"/>
      </files>
    </component>

    <component Cclass="Device" Cgroup="Native Driver" Csub="UART" Cversion="1.1.0" condition="SSE-300-MPS3 Device">
      <description>Native UART driver for SSE-300</description>
      <files>
        <file category="source" name="Device/Source/uart_cmsdk_drv.c"/>
        <file category="header" name="Device/Include/uart_cmsdk_drv.h"/>
      </files>
    </component>

    <component Cclass="Device" Cgroup="Native Driver" Csub="IO" Cversion="1.1.0" condition="SSE-300-MPS3 Device">
      <description>Native IO driver for SSE-300</description>
      <files>
        <file category="source" name="Device/Source/arm_mps3_io_drv.c"/>
        <file category="header" name="Device/Include/arm_mps3_io_drv.h"/>
      </files>
    </component>

    <component Cclass="Device" Cgroup="Native Driver" Csub="SysTimer" Cversion="1.1.0" condition="SSE-300-MPS3 Device">
      <description>Native SysTimer driver for SSE-300</description>
      <files>
        <file category="source" name="Device/Source/systimer_armv8-m_drv.c"/>
        <file category="header" name="Device/Include/systimer_armv8-m_drv.h"/>
      </files>
    </component>

    <component Cclass="Device" Cgroup="Native Driver" Csub="SysCounter" Cversion="1.1.0" condition="SSE-300-MPS3 Device">
      <description>Native SysCounter driver for SSE-300</description>
      <files>
        <file category="source" name="Device/Source/syscounter_armv8-m_cntrl_drv.c"/>
        <file category="header" name="Device/Include/syscounter_armv8-m_cntrl_drv.h"/>
        <file category="source" name="Device/Source/syscounter_armv8-m_read_drv.c"/>
        <file category="header" name="Device/Include/syscounter_armv8-m_read_drv.h"/>
      </files>
    </component>

    <component Cclass="Device" Cgroup="Native Driver" Csub="MPC" Cversion="1.2.0" condition="SSE-300-MPS3 MPC">
      <description>Native MPC driver for SSE-300</description>
      <RTE_Components_h>
        <!-- the following content goes into file 'RTE_Components.h' -->
        #define RTE_SRAM_MPC      1
        #define RTE_ISRAM0_MPC    1
        #define RTE_ISRAM1_MPC    1
        #define RTE_QSPI_MPC      1
        #define RTE_DDR4_MPC      1
      </RTE_Components_h>
      <files>
        <file category="source" name="Device/Source/mpc_sie_drv.c"/>
        <file category="header" name="Device/Include/mpc_sie_drv.h"/>
        <file category="header" name="Device/Include/Driver_MPC.h"/>
        <file category="source" name="Device/Source/Driver_MPC.c"/>
      </files>
    </component>

    <component Cclass="Device" Cgroup="Native Driver" Csub="PPC" Cversion="1.2.0" condition="SSE-300-MPS3 PPC">
      <description>Native PPC driver for SSE-300</description>
      <RTE_Components_h>
        <!-- the following content goes into file 'RTE_Components.h' -->
        RTE_PPC_SSE300_MAIN0            1
        RTE_PPC_SSE300_MAIN_EXP0        1
        RTE_PPC_SSE300_MAIN_EXP1        1
        RTE_PPC_SSE300_PERIPH0          1
        RTE_PPC_SSE300_PERIPH1          1
        RTE_PPC_SSE300_PERIPH_EXP0      1
        RTE_PPC_SSE300_PERIPH_EXP1      1
        RTE_PPC_SSE300_PERIPH_EXP2      1
      </RTE_Components_h>
      <files>
        <file category="source" name="Device/Source/ppc_sse300_drv.c"/>
        <file category="header" name="Device/Include/ppc_sse300_drv.h"/>
        <file category="header" name="Device/Include/Driver_SSE300_PPC.h"/>
        <file category="source" name="Device/Source/Driver_SSE300_PPC.c"/>
      </files>
    </component>

    <component Cclass="Device" Cgroup="Native Driver" Csub="GPIO" Cversion="1.1.0" condition="SSE-300-MPS3 Device">
      <description>Native GPIO driver for SSE-300</description>
      <files>
        <file category="source" name="Device/Source/gpio_cmsdk_drv.c"/>
        <file category="header" name="Device/Include/gpio_cmsdk_drv.h"/>
      </files>
    </component>

    <component Cclass="Device" Cgroup="Native Driver" Csub="SPI" Cversion="1.1.0" condition="SSE-300-MPS3 Device">
      <description>Native SPI driver for SSE-300</description>
      <files>
        <file category="source" name="Device/Source/spi_pl022_drv.c"/>
        <file category="header" name="Device/Include/spi_pl022_drv.h"/>
      </files>
    </component>

    <component Cclass="Device" Cgroup="Native Driver" Csub="Watch Dog" Cversion="1.1.0" condition="SSE-300-MPS3 Device">
      <description>Native SPI driver for SSE-300</description>
      <files>
        <file category="source" name="Device/Source/syswdog_armv8-m_drv.c"/>
        <file category="header" name="Device/Include/syswdog_armv8-m_drv.h"/>
      </files>
    </component>

    <component Cclass="Device" Cgroup="Native Driver" Csub="MPU" Cversion="1.1.0" condition="SSE-300-MPS3 Device">
      <description>Native MPU driver for SSE-300</description>
      <files>
        <file category="source" name="Device/Source/mpu_armv8m_drv.c"/>
        <file category="header" name="Device/Include/mpu_armv8m_drv.h"/>
      </files>
    </component>

    <component Cclass="Device" Cgroup="Native Driver" Csub="Timeout" Cversion="1.0.0" condition="SSE-300-MPS3 Systimer Syscounter">
      <description>Systimer timeout driver for SSE-300</description>
      <files>
        <file category="source" name="Device/Source/systimer_armv8-m_timeout.c"/>
        <file category="header" name="Device/Include/timeout.h"/>
      </files>
    </component>

    <component Cclass="Device" Cgroup="Native Driver" Csub="I2C SBCon" Cversion="1.1.0" condition="SSE-300-MPS3 Timeout">
      <description>Native I2C SBCon driver for SSE-300</description>
      <files>
        <file category="source" name="Device/Source/i2c_sbcon_drv.c"/>
        <file category="header" name="Device/Include/i2c_sbcon_drv.h"/>
      </files>
    </component>

    <component Cclass="Device" Cgroup="Native Driver" Csub="Audio I2S" Cversion="1.1.0" condition="SSE-300-MPS3 Device">
      <description>Native Audio I2S driver for SSE-300</description>
      <files>
        <file category="source" name="Device/Source/audio_i2s_mps3_drv.c"/>
        <file category="header" name="Device/Include/audio_i2s_mps3_drv.h"/>
      </files>
    </component>

    <component Cclass="Device" Cgroup="Native Driver" Csub="Flash" Cversion="1.0.0" condition="SSE-300-MPS3 Flash">
      <description>Emulated flash driver for SSE-300</description>
      <files>
        <file category="source" name="Device/Source/emulated_flash_drv.c"/>
        <file category="header" name="Device/Include/emulated_flash_drv.h"/>
      </files>
    </component>

    <component Cclass="CMSIS Driver" Cgroup="USART" Cversion="1.0.0" Capiversion="2.2.0" condition="SSE-300-MPS3 USART">
      <description>USART driver for SSE-300</description>
      <RTE_Components_h>
        #define RTE_Drivers_USART
      </RTE_Components_h>
      <files>
        <file category="source" name="CMSIS_Driver/Driver_USART.c"/>
      </files>
    </component>

    <component Cclass="CMSIS Driver" Cgroup="Flash" Csub="SRAM" Capiversion="1.1.1" Cversion="1.1.0" condition="SSE-300-MPS3 Device">
      <description>eMRAM Flash Driver for SSE-300</description>
      <RTE_Components_h>
        #define RTE_Drivers_Flash
      </RTE_Components_h>
      <files>
        <file category="source" name="CMSIS_Driver/Driver_Flash.c"/>
      </files>
    </component>

    <component Cclass="CMSIS Driver" Cgroup="SPI" Cversion="1.0.0" Capiversion="2.2.0" condition="SSE-300-MPS3 SPI">
      <description>SPI driver for SSE-300</description>
      <files>
        <file category="source" name="CMSIS_Driver/Driver_SPI.c"/>
      </files>
    </component>

    <component Cclass="CMSIS Driver" Cgroup="I2C" Cversion="1.0.0" Capiversion="2.2.0" condition="SSE-300-MPS3 I2C SBCon">
      <description>I2C SBcon driver for SSE-300</description>
      <files>
        <file category="source" name="CMSIS_Driver/Driver_I2C.c"/>
      </files>
    </component>

    <component Cclass="CMSIS Driver" Cgroup="VIO" Cversion="1.0.0" Capiversion="0.1.0" condition="SSE-300-MPS3 FVP">
      <description>VIO driver for SSE-300</description>
      <RTE_Components_h>
        <!-- the following content goes into file 'RTE_Components.h' -->
        #define RTE_VIO      1
      </RTE_Components_h>
      <files>
        <file category="header" name="Device/Include/arm_vio.h"/>
        <file category="source" name="Device/Source/vio_vht.c"/>
      </files>
    </component>
  </components>

  <boards>
    <board name="V2M-MPS3-SSE-300-FVP" vendor="ARM">
      <description>ARM Versatile Express Cortex-M Prototyping System Board</description>
      <book category="overview" name="https://developer.arm.com/tools-and-software/open-source-software/arm-platforms-software/arm-ecosystem-fvps" title="Corstone-300 Ecosystem FVP (web page)"/>
      <mountedDevice Dfamily="ARM Cortex M55" Dvendor="ARM:82" Dname="SSE-300-MPS3"/>
      <feature type="XTAL" n="32000000"/>
    </board>
  </boards>

  <examples>
    <example name="Blinky" doc="Abstract.txt" folder="Examples/Blinky">
      <description>Blinky example for SSE300 FVP.</description>
      <board name="V2M-MPS3-SSE-300-FVP" vendor="ARM"/>
      <project>
        <environment name="uv" load="ARM/Blinky.uvprojx"/>
        <environment name="iar" load="IAR/Blinky.ewp"/>
      </project>
      <attributes>
        <category>Getting Started</category>
      </attributes>
    </example>
    <example name="Vio" doc="Abstract.txt" folder="Examples/Vio">
      <description>Vio example for SSE300 FVP.</description>
      <board name="V2M-MPS3-SSE-300-FVP" vendor="ARM"/>
      <project>
        <environment name="uv" load="ARM/Vio.uvprojx"/>
        <environment name="iar" load="IAR/Vio.ewp"/>
      </project>
      <attributes>
        <category>Getting Started</category>
      </attributes>
    </example>
  </examples>
</package>
