// Seed: 199419648
module module_0 ();
  id_1(
      id_2, 1, (1), id_2, 1
  );
endmodule
module module_1 (
    output tri0 id_0,
    input supply1 id_1,
    output tri1 id_2,
    input supply0 id_3,
    input tri id_4,
    input tri1 id_5,
    input tri1 id_6,
    input supply1 id_7,
    output supply0 id_8,
    output wor id_9,
    input wor id_10,
    output supply0 id_11,
    output wor id_12,
    input wor id_13,
    input wire id_14,
    input tri0 id_15
);
  assign id_11 = id_10 ^ 1;
  module_0();
endmodule
