Initialize SIGNATURE TABLE
ST_SET: 1
ST_WAY: 256
ST_TAG_BIT: 16
ST_TAG_MASK: ffff

Initialize PATTERN TABLE
PT_SET: 512
PT_WAY: 4
SIG_DELTA_BIT: 7
C_SIG_BIT: 4
C_DELTA_BIT: 4

Initialize PREFETCH FILTER
FILTER_SET: 1024

*** ChampSim Multicore Out-of-Order Simulator ***

Warmup Instructions: 50000000
Simulation Instructions: 50000000
Number of CPUs: 1
LLC sets: 2048
LLC ways: 16
Off-chip DRAM Size: 4096 MB Channels: 1 Width: 64-bit Data Rate: 3200 MT/s

CPU 0 runs /home/tapatil/CSE240C/SA1/ChampSim-master/ipc1_public/spec_gcc_001.champsimtrace.xz
L1I D-JOLT instruction prefetcher has been constructed!
CPU 0 L1D next line prefetcher
Heartbeat CPU 0 instructions: 10000003 cycles: 3219018 heartbeat IPC: 3.10654 cumulative IPC: 3.10654 (Simulation time: 0 hr 0 min 29 sec) 
Heartbeat CPU 0 instructions: 20000002 cycles: 6463587 heartbeat IPC: 3.08207 cumulative IPC: 3.09426 (Simulation time: 0 hr 1 min 0 sec) 
Heartbeat CPU 0 instructions: 30000000 cycles: 9664416 heartbeat IPC: 3.12419 cumulative IPC: 3.10417 (Simulation time: 0 hr 1 min 28 sec) 
Heartbeat CPU 0 instructions: 40000001 cycles: 12905646 heartbeat IPC: 3.08525 cumulative IPC: 3.09942 (Simulation time: 0 hr 1 min 57 sec) 
Heartbeat CPU 0 instructions: 50000001 cycles: 16145728 heartbeat IPC: 3.08634 cumulative IPC: 3.09679 (Simulation time: 0 hr 2 min 27 sec) 

Warmup complete CPU 0 instructions: 50000001 cycles: 16145728 (Simulation time: 0 hr 2 min 27 sec) 

Heartbeat CPU 0 instructions: 60000000 cycles: 24005092 heartbeat IPC: 1.27237 cumulative IPC: 1.27237 (Simulation time: 0 hr 2 min 56 sec) 
Heartbeat CPU 0 instructions: 70000002 cycles: 31932273 heartbeat IPC: 1.26148 cumulative IPC: 1.2669 (Simulation time: 0 hr 3 min 26 sec) 
Heartbeat CPU 0 instructions: 80000000 cycles: 39468868 heartbeat IPC: 1.32686 cumulative IPC: 1.28628 (Simulation time: 0 hr 3 min 54 sec) 
Heartbeat CPU 0 instructions: 90000001 cycles: 47363993 heartbeat IPC: 1.2666 cumulative IPC: 1.2813 (Simulation time: 0 hr 4 min 24 sec) 
Heartbeat CPU 0 instructions: 100000000 cycles: 55559452 heartbeat IPC: 1.22019 cumulative IPC: 1.26859 (Simulation time: 0 hr 4 min 55 sec) 
Finished CPU 0 instructions: 50000000 cycles: 39413728 cumulative IPC: 1.26859 (Simulation time: 0 hr 4 min 55 sec) 

ChampSim completed all CPUs

Region of Interest Statistics

CPU 0 cumulative IPC: 1.26859 instructions: 50000000 cycles: 39413728
L1D TOTAL     ACCESS:   19322246  HIT:   18217079  MISS:    1105167
L1D LOAD      ACCESS:    7232265  HIT:    6752897  MISS:     479368
L1D RFO       ACCESS:    5116701  HIT:    5037018  MISS:      79683
L1D PREFETCH  ACCESS:    6973280  HIT:    6427164  MISS:     546116
L1D WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1D PREFETCH  REQUESTED:    7275690  ISSUED:    7177896  USEFUL:     275887  USELESS:     270242
L1D AVERAGE MISS LATENCY: 25.6486 cycles
L1I TOTAL     ACCESS:   13992547  HIT:   13204909  MISS:     787638
L1I LOAD      ACCESS:    9299200  HIT:    9243835  MISS:      55365
L1I RFO       ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  ACCESS:    4693347  HIT:    3961074  MISS:     732273
L1I WRITEBACK ACCESS:          0  HIT:          0  MISS:          0
L1I PREFETCH  REQUESTED:    4874932  ISSUED:    4867711  USEFUL:     395707  USELESS:     336623
L1I AVERAGE MISS LATENCY: 18.2723 cycles
L2C TOTAL     ACCESS:    3113719  HIT:    2862532  MISS:     251187
L2C LOAD      ACCESS:     502949  HIT:     414323  MISS:      88626
L2C RFO       ACCESS:      75001  HIT:      36304  MISS:      38697
L2C PREFETCH  ACCESS:    2282013  HIT:    2158616  MISS:     123397
L2C WRITEBACK ACCESS:     253756  HIT:     253289  MISS:        467
L2C PREFETCH  REQUESTED:    1894917  ISSUED:    1894807  USEFUL:      32532  USELESS:      90714
L2C AVERAGE MISS LATENCY: 63.2521 cycles
LLC TOTAL     ACCESS:     678221  HIT:     603780  MISS:      74441
LLC LOAD      ACCESS:      88433  HIT:      76649  MISS:      11784
LLC RFO       ACCESS:      38696  HIT:      17760  MISS:      20936
LLC PREFETCH  ACCESS:     458569  HIT:     417841  MISS:      40728
LLC WRITEBACK ACCESS:      92523  HIT:      91530  MISS:        993
LLC PREFETCH  REQUESTED:          0  ISSUED:          0  USEFUL:      13581  USELESS:      29393
LLC AVERAGE MISS LATENCY: 186.993 cycles
Major fault: 0 Minor fault: 6867
CPU 0 L1D next line prefetcher final stats

DRAM Statistics
 CHANNEL 0
 RQ ROW_BUFFER_HIT:      19560  ROW_BUFFER_MISS:      53879
 DBUS_CONGESTED:      36366
 WQ ROW_BUFFER_HIT:       4446  ROW_BUFFER_MISS:      23533  FULL:          0

 AVG_CONGESTED_CYCLE: 6

CPU 0 Branch Prediction Accuracy: 95.8872% MPKI: 9.67286 Average ROB Occupancy at Mispredict: 67.0393

Branch types
NOT_BRANCH: 38240102 76.4802%
BRANCH_DIRECT_JUMP: 653296 1.30659%
BRANCH_INDIRECT: 37098 0.074196%
BRANCH_CONDITIONAL: 8897819 17.7956%
BRANCH_DIRECT_CALL: 992620 1.98524%
BRANCH_INDIRECT_CALL: 93046 0.186092%
BRANCH_RETURN: 1085674 2.17135%
BRANCH_OTHER: 0 0%

