{
    "name": null, 
    "sim_quantum": 0, 
    "system": {
        "kernel": "", 
        "mmap_using_noreserve": false, 
        "kernel_addr_check": true, 
        "membus": {
            "point_of_coherency": true, 
            "system": "system", 
            "response_latency": 2, 
            "cxx_class": "CoherentXBar", 
            "forward_latency": 4, 
            "clk_domain": "system.clk_domain", 
            "width": 16, 
            "eventq_index": 0, 
            "default_p_state": "UNDEFINED", 
            "p_state_clk_gate_max": 1000000000000, 
            "master": {
                "peer": [
                    "system.mem_ctrl.port"
                ], 
                "role": "MASTER"
            }, 
            "type": "CoherentXBar", 
            "frontend_latency": 3, 
            "slave": {
                "peer": [
                    "system.l2cache.mem_side", 
                    "system.system_port"
                ], 
                "role": "SLAVE"
            }, 
            "p_state_clk_gate_min": 1000, 
            "snoop_filter": null, 
            "power_model": null, 
            "path": "system.membus", 
            "snoop_response_latency": 4, 
            "name": "membus", 
            "p_state_clk_gate_bins": 20, 
            "use_default_range": false
        }, 
        "symbolfile": "", 
        "readfile": "", 
        "thermal_model": null, 
        "cxx_class": "System", 
        "work_begin_cpu_id_exit": -1, 
        "load_offset": 0, 
        "work_begin_exit_count": 0, 
        "p_state_clk_gate_min": 1000, 
        "memories": [
            "system.mem_ctrl"
        ], 
        "work_begin_ckpt_count": 0, 
        "clk_domain": {
            "name": "clk_domain", 
            "clock": [
                1000
            ], 
            "init_perf_level": 0, 
            "voltage_domain": {
                "name": "voltage_domain", 
                "eventq_index": 0, 
                "voltage": [
                    "1.0"
                ], 
                "cxx_class": "VoltageDomain", 
                "path": "system.clk_domain.voltage_domain", 
                "type": "VoltageDomain"
            }, 
            "eventq_index": 0, 
            "cxx_class": "SrcClockDomain", 
            "path": "system.clk_domain", 
            "type": "SrcClockDomain", 
            "domain_id": -1
        }, 
        "mem_ranges": [
            "0:536870911"
        ], 
        "eventq_index": 0, 
        "default_p_state": "UNDEFINED", 
        "p_state_clk_gate_max": 1000000000000, 
        "dvfs_handler": {
            "enable": false, 
            "name": "dvfs_handler", 
            "sys_clk_domain": "system.clk_domain", 
            "transition_latency": 100000000, 
            "eventq_index": 0, 
            "cxx_class": "DVFSHandler", 
            "domains": [], 
            "path": "system.dvfs_handler", 
            "type": "DVFSHandler"
        }, 
        "work_end_exit_count": 0, 
        "type": "System", 
        "cache_line_size": 64, 
        "boot_osflags": "a", 
        "system_port": {
            "peer": "system.membus.slave[1]", 
            "role": "MASTER"
        }, 
        "mem_ctrl": {
            "static_frontend_latency": 10000, 
            "tRFC": 260000, 
            "activation_limit": 4, 
            "in_addr_map": true, 
            "IDD3N2": "0.0", 
            "tWTR": 7500, 
            "IDD52": "0.0", 
            "clk_domain": "system.clk_domain", 
            "channels": 1, 
            "write_buffer_size": 64, 
            "device_bus_width": 8, 
            "VDD": "1.5", 
            "write_high_thresh_perc": 85, 
            "cxx_class": "DRAMCtrl", 
            "bank_groups_per_rank": 0, 
            "IDD2N2": "0.0", 
            "port": {
                "peer": "system.membus.master[0]", 
                "role": "SLAVE"
            }, 
            "tCCD_L": 0, 
            "IDD2N": "0.05", 
            "p_state_clk_gate_min": 1000, 
            "null": false, 
            "IDD2P1": "0.0", 
            "eventq_index": 0, 
            "tRRD": 6000, 
            "tRTW": 2500, 
            "IDD4R": "0.187", 
            "burst_length": 8, 
            "tRTP": 7500, 
            "IDD4W": "0.165", 
            "tWR": 15000, 
            "banks_per_rank": 8, 
            "devices_per_rank": 8, 
            "IDD2P02": "0.0", 
            "default_p_state": "UNDEFINED", 
            "p_state_clk_gate_max": 1000000000000, 
            "IDD6": "0.0", 
            "IDD5": "0.22", 
            "tRCD": 13750, 
            "type": "DRAMCtrl", 
            "IDD3P02": "0.0", 
            "tRRD_L": 0, 
            "IDD0": "0.075", 
            "IDD62": "0.0", 
            "min_writes_per_switch": 16, 
            "mem_sched_policy": "frfcfs", 
            "IDD02": "0.0", 
            "IDD2P0": "0.0", 
            "ranks_per_channel": 2, 
            "page_policy": "open_adaptive", 
            "IDD4W2": "0.0", 
            "tCS": 2500, 
            "power_model": null, 
            "tCL": 13750, 
            "read_buffer_size": 32, 
            "conf_table_reported": true, 
            "tCK": 1250, 
            "tRAS": 35000, 
            "tRP": 13750, 
            "tBURST": 5000, 
            "path": "system.mem_ctrl", 
            "tXP": 0, 
            "tXS": 0, 
            "addr_mapping": "RoRaBaCoCh", 
            "IDD3P0": "0.0", 
            "IDD3P1": "0.0", 
            "IDD3N": "0.057", 
            "name": "mem_ctrl", 
            "tXSDLL": 0, 
            "device_size": 536870912, 
            "dll": true, 
            "tXAW": 30000, 
            "write_low_thresh_perc": 50, 
            "range": "0:536870911", 
            "VDD2": "0.0", 
            "IDD2P12": "0.0", 
            "p_state_clk_gate_bins": 20, 
            "tXPDLL": 0, 
            "IDD4R2": "0.0", 
            "device_rowbuffer_size": 1024, 
            "static_backend_latency": 10000, 
            "max_accesses_per_row": 16, 
            "IDD3P12": "0.0", 
            "tREFI": 7800000
        }, 
        "power_model": null, 
        "work_cpus_ckpt_count": 0, 
        "thermal_components": [], 
        "l2cache": {
            "cpu_side": {
                "peer": "system.l2bus.master[0]", 
                "role": "SLAVE"
            }, 
            "clusivity": "mostly_incl", 
            "prefetcher": null, 
            "system": "system", 
            "write_buffers": 8, 
            "response_latency": 20, 
            "cxx_class": "Cache", 
            "size": 262144, 
            "tags": {
                "name": "tags", 
                "p_state_clk_gate_min": 1000, 
                "eventq_index": 0, 
                "p_state_clk_gate_bins": 20, 
                "default_p_state": "UNDEFINED", 
                "clk_domain": "system.clk_domain", 
                "power_model": null, 
                "sequential_access": false, 
                "assoc": 8, 
                "cxx_class": "LRU", 
                "p_state_clk_gate_max": 1000000000000, 
                "path": "system.l2cache.tags", 
                "hit_latency": 20, 
                "block_size": 64, 
                "type": "LRU", 
                "size": 262144
            }, 
            "clk_domain": "system.clk_domain", 
            "max_miss_count": 0, 
            "eventq_index": 0, 
            "default_p_state": "UNDEFINED", 
            "p_state_clk_gate_max": 1000000000000, 
            "mem_side": {
                "peer": "system.membus.slave[0]", 
                "role": "MASTER"
            }, 
            "type": "Cache", 
            "writeback_clean": false, 
            "p_state_clk_gate_min": 1000, 
            "hit_latency": 20, 
            "tgts_per_mshr": 12, 
            "demand_mshr_reserve": 1, 
            "power_model": null, 
            "addr_ranges": [
                "0:18446744073709551615"
            ], 
            "is_read_only": false, 
            "prefetch_on_access": false, 
            "path": "system.l2cache", 
            "mshrs": 20, 
            "name": "l2cache", 
            "p_state_clk_gate_bins": 20, 
            "sequential_access": false, 
            "assoc": 8
        }, 
        "path": "system", 
        "work_end_ckpt_count": 0, 
        "mem_mode": "timing", 
        "name": "system", 
        "init_param": 0, 
        "p_state_clk_gate_bins": 20, 
        "load_addr_mask": 1099511627775, 
        "cpu": {
            "do_statistics_insts": true, 
            "numThreads": 1, 
            "itb": {
                "name": "itb", 
                "is_stage2": false, 
                "eventq_index": 0, 
                "cxx_class": "ArmISA::TLB", 
                "walker": {
                    "p_state_clk_gate_min": 1000, 
                    "name": "walker", 
                    "is_stage2": false, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "ArmISA::TableWalker", 
                    "clk_domain": "system.clk_domain", 
                    "power_model": null, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.cpu.itb.walker", 
                    "type": "ArmTableWalker", 
                    "num_squash_per_cycle": 2
                }, 
                "path": "system.cpu.itb", 
                "type": "ArmTLB", 
                "size": 64
            }, 
            "system": "system", 
            "istage2_mmu": {
                "name": "istage2_mmu", 
                "tlb": "system.cpu.itb", 
                "sys": "system", 
                "stage2_tlb": {
                    "name": "stage2_tlb", 
                    "is_stage2": true, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": true, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.clk_domain", 
                        "power_model": null, 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu.istage2_mmu.stage2_tlb.walker", 
                        "type": "ArmTableWalker", 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu.istage2_mmu.stage2_tlb", 
                    "type": "ArmTLB", 
                    "size": 32
                }, 
                "eventq_index": 0, 
                "cxx_class": "ArmISA::Stage2MMU", 
                "path": "system.cpu.istage2_mmu", 
                "type": "ArmStage2MMU"
            }, 
            "icache": {
                "cpu_side": {
                    "peer": "system.cpu.icache_port", 
                    "role": "SLAVE"
                }, 
                "clusivity": "mostly_incl", 
                "prefetcher": null, 
                "system": "system", 
                "write_buffers": 8, 
                "response_latency": 2, 
                "cxx_class": "Cache", 
                "size": 16384, 
                "tags": {
                    "name": "tags", 
                    "p_state_clk_gate_min": 1000, 
                    "eventq_index": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "default_p_state": "UNDEFINED", 
                    "clk_domain": "system.clk_domain", 
                    "power_model": null, 
                    "sequential_access": false, 
                    "assoc": 2, 
                    "cxx_class": "LRU", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.cpu.icache.tags", 
                    "hit_latency": 2, 
                    "block_size": 64, 
                    "type": "LRU", 
                    "size": 16384
                }, 
                "clk_domain": "system.clk_domain", 
                "max_miss_count": 0, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "mem_side": {
                    "peer": "system.l2bus.slave[0]", 
                    "role": "MASTER"
                }, 
                "type": "Cache", 
                "writeback_clean": false, 
                "p_state_clk_gate_min": 1000, 
                "hit_latency": 2, 
                "tgts_per_mshr": 20, 
                "demand_mshr_reserve": 1, 
                "power_model": null, 
                "addr_ranges": [
                    "0:18446744073709551615"
                ], 
                "is_read_only": false, 
                "prefetch_on_access": false, 
                "path": "system.cpu.icache", 
                "mshrs": 4, 
                "name": "icache", 
                "p_state_clk_gate_bins": 20, 
                "sequential_access": false, 
                "assoc": 2
            }, 
            "function_trace": false, 
            "do_checkpoint_insts": true, 
            "cxx_class": "TimingSimpleCPU", 
            "max_loads_all_threads": 0, 
            "clk_domain": "system.clk_domain", 
            "function_trace_start": 0, 
            "cpu_id": -1, 
            "checker": null, 
            "eventq_index": 0, 
            "default_p_state": "UNDEFINED", 
            "p_state_clk_gate_max": 1000000000000, 
            "do_quiesce": true, 
            "type": "TimingSimpleCPU", 
            "profile": 0, 
            "icache_port": {
                "peer": "system.cpu.icache.cpu_side", 
                "role": "MASTER"
            }, 
            "p_state_clk_gate_bins": 20, 
            "p_state_clk_gate_min": 1000, 
            "interrupts": [
                {
                    "eventq_index": 0, 
                    "path": "system.cpu.interrupts", 
                    "type": "ArmInterrupts", 
                    "name": "interrupts", 
                    "cxx_class": "ArmISA::Interrupts"
                }
            ], 
            "dcache_port": {
                "peer": "system.cpu.dcache.cpu_side", 
                "role": "MASTER"
            }, 
            "socket_id": 0, 
            "power_model": null, 
            "max_insts_all_threads": 0, 
            "dstage2_mmu": {
                "name": "dstage2_mmu", 
                "tlb": "system.cpu.dtb", 
                "sys": "system", 
                "stage2_tlb": {
                    "name": "stage2_tlb", 
                    "is_stage2": true, 
                    "eventq_index": 0, 
                    "cxx_class": "ArmISA::TLB", 
                    "walker": {
                        "p_state_clk_gate_min": 1000, 
                        "name": "walker", 
                        "is_stage2": true, 
                        "p_state_clk_gate_bins": 20, 
                        "cxx_class": "ArmISA::TableWalker", 
                        "clk_domain": "system.clk_domain", 
                        "power_model": null, 
                        "sys": "system", 
                        "eventq_index": 0, 
                        "default_p_state": "UNDEFINED", 
                        "p_state_clk_gate_max": 1000000000000, 
                        "path": "system.cpu.dstage2_mmu.stage2_tlb.walker", 
                        "type": "ArmTableWalker", 
                        "num_squash_per_cycle": 2
                    }, 
                    "path": "system.cpu.dstage2_mmu.stage2_tlb", 
                    "type": "ArmTLB", 
                    "size": 32
                }, 
                "eventq_index": 0, 
                "cxx_class": "ArmISA::Stage2MMU", 
                "path": "system.cpu.dstage2_mmu", 
                "type": "ArmStage2MMU"
            }, 
            "path": "system.cpu", 
            "max_loads_any_thread": 0, 
            "switched_out": false, 
            "workload": [
                {
                    "uid": 100, 
                    "pid": 100, 
                    "kvmInSE": false, 
                    "cxx_class": "LiveProcess", 
                    "executable": "", 
                    "drivers": [], 
                    "system": "system", 
                    "gid": 100, 
                    "eventq_index": 0, 
                    "env": [], 
                    "input": "cin", 
                    "ppid": 99, 
                    "type": "LiveProcess", 
                    "cwd": "", 
                    "simpoint": 0, 
                    "euid": 100, 
                    "path": "system.cpu.workload", 
                    "max_stack_size": 67108864, 
                    "name": "workload", 
                    "cmd": [
                        "tests/test-progs/hello/bin/arm/linux/hello"
                    ], 
                    "errout": "cerr", 
                    "useArchPT": false, 
                    "egid": 100, 
                    "output": "cout"
                }
            ], 
            "name": "cpu", 
            "dtb": {
                "name": "dtb", 
                "is_stage2": false, 
                "eventq_index": 0, 
                "cxx_class": "ArmISA::TLB", 
                "walker": {
                    "p_state_clk_gate_min": 1000, 
                    "name": "walker", 
                    "is_stage2": false, 
                    "p_state_clk_gate_bins": 20, 
                    "cxx_class": "ArmISA::TableWalker", 
                    "clk_domain": "system.clk_domain", 
                    "power_model": null, 
                    "sys": "system", 
                    "eventq_index": 0, 
                    "default_p_state": "UNDEFINED", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.cpu.dtb.walker", 
                    "type": "ArmTableWalker", 
                    "num_squash_per_cycle": 2
                }, 
                "path": "system.cpu.dtb", 
                "type": "ArmTLB", 
                "size": 64
            }, 
            "simpoint_start_insts": [], 
            "max_insts_any_thread": 0, 
            "progress_interval": 0, 
            "branchPred": null, 
            "dcache": {
                "cpu_side": {
                    "peer": "system.cpu.dcache_port", 
                    "role": "SLAVE"
                }, 
                "clusivity": "mostly_incl", 
                "prefetcher": null, 
                "system": "system", 
                "write_buffers": 8, 
                "response_latency": 2, 
                "cxx_class": "Cache", 
                "size": 65536, 
                "tags": {
                    "name": "tags", 
                    "p_state_clk_gate_min": 1000, 
                    "eventq_index": 0, 
                    "p_state_clk_gate_bins": 20, 
                    "default_p_state": "UNDEFINED", 
                    "clk_domain": "system.clk_domain", 
                    "power_model": null, 
                    "sequential_access": false, 
                    "assoc": 2, 
                    "cxx_class": "LRU", 
                    "p_state_clk_gate_max": 1000000000000, 
                    "path": "system.cpu.dcache.tags", 
                    "hit_latency": 2, 
                    "block_size": 64, 
                    "type": "LRU", 
                    "size": 65536
                }, 
                "clk_domain": "system.clk_domain", 
                "max_miss_count": 0, 
                "eventq_index": 0, 
                "default_p_state": "UNDEFINED", 
                "p_state_clk_gate_max": 1000000000000, 
                "mem_side": {
                    "peer": "system.l2bus.slave[1]", 
                    "role": "MASTER"
                }, 
                "type": "Cache", 
                "writeback_clean": false, 
                "p_state_clk_gate_min": 1000, 
                "hit_latency": 2, 
                "tgts_per_mshr": 20, 
                "demand_mshr_reserve": 1, 
                "power_model": null, 
                "addr_ranges": [
                    "0:18446744073709551615"
                ], 
                "is_read_only": false, 
                "prefetch_on_access": false, 
                "path": "system.cpu.dcache", 
                "mshrs": 4, 
                "name": "dcache", 
                "p_state_clk_gate_bins": 20, 
                "sequential_access": false, 
                "assoc": 2
            }, 
            "isa": [
                {
                    "pmu": null, 
                    "id_pfr1": 4113, 
                    "id_pfr0": 49, 
                    "id_isar1": 34677009, 
                    "id_isar0": 34607377, 
                    "id_isar3": 17899825, 
                    "id_isar2": 555950401, 
                    "id_isar5": 0, 
                    "id_isar4": 268501314, 
                    "cxx_class": "ArmISA::ISA", 
                    "id_aa64mmfr1_el1": 0, 
                    "id_aa64pfr1_el1": 0, 
                    "system": "system", 
                    "eventq_index": 0, 
                    "type": "ArmISA", 
                    "id_aa64dfr1_el1": 0, 
                    "fpsid": 1090793632, 
                    "id_mmfr0": 270536963, 
                    "id_mmfr1": 0, 
                    "id_mmfr2": 19070976, 
                    "id_mmfr3": 34611729, 
                    "id_aa64mmfr0_el1": 15728642, 
                    "id_aa64dfr0_el1": 1052678, 
                    "path": "system.cpu.isa", 
                    "id_aa64isar0_el1": 0, 
                    "decoderFlavour": "Generic", 
                    "name": "isa", 
                    "midr": 1091551472, 
                    "id_aa64afr0_el1": 0, 
                    "id_aa64isar1_el1": 0, 
                    "id_aa64afr1_el1": 0, 
                    "id_aa64pfr0_el1": 17
                }
            ], 
            "tracer": {
                "eventq_index": 0, 
                "path": "system.cpu.tracer", 
                "type": "ExeTracer", 
                "name": "tracer", 
                "cxx_class": "Trace::ExeTracer"
            }
        }, 
        "multi_thread": false, 
        "l2bus": {
            "point_of_coherency": false, 
            "system": "system", 
            "response_latency": 1, 
            "cxx_class": "CoherentXBar", 
            "forward_latency": 0, 
            "clk_domain": "system.clk_domain", 
            "width": 32, 
            "eventq_index": 0, 
            "default_p_state": "UNDEFINED", 
            "p_state_clk_gate_max": 1000000000000, 
            "master": {
                "peer": [
                    "system.l2cache.cpu_side"
                ], 
                "role": "MASTER"
            }, 
            "type": "CoherentXBar", 
            "frontend_latency": 1, 
            "slave": {
                "peer": [
                    "system.cpu.icache.mem_side", 
                    "system.cpu.dcache.mem_side"
                ], 
                "role": "SLAVE"
            }, 
            "p_state_clk_gate_min": 1000, 
            "snoop_filter": {
                "name": "snoop_filter", 
                "system": "system", 
                "max_capacity": 8388608, 
                "eventq_index": 0, 
                "cxx_class": "SnoopFilter", 
                "path": "system.l2bus.snoop_filter", 
                "type": "SnoopFilter", 
                "lookup_latency": 0
            }, 
            "power_model": null, 
            "path": "system.l2bus", 
            "snoop_response_latency": 1, 
            "name": "l2bus", 
            "p_state_clk_gate_bins": 20, 
            "use_default_range": false
        }, 
        "exit_on_work_items": false, 
        "work_item_id": -1, 
        "num_work_ids": 16
    }, 
    "time_sync_period": 100000000000, 
    "eventq_index": 0, 
    "time_sync_spin_threshold": 100000000, 
    "cxx_class": "Root", 
    "path": "root", 
    "time_sync_enable": false, 
    "type": "Root", 
    "full_system": false
}