// Seed: 1947430082
module module_0 (
    input supply0 id_0,
    input tri id_1,
    input tri1 id_2,
    output supply0 id_3,
    input supply1 id_4,
    input supply1 id_5,
    output wire id_6,
    input tri1 id_7
);
  assign {-1, -1, 1'h0, id_2, ((id_4) - id_4) * 1} = -1;
  always_comb #(1 - -1) begin : LABEL_0
    $clog2(44);
    ;
  end
  assign id_6 = 1;
  assign id_6 = id_5;
  wire id_9;
  wire id_10, id_11, id_12, id_13, id_14;
  assign id_9 = id_13;
  assign module_1.id_21 = 0;
  wire id_15;
  wire id_16;
endmodule
module module_1 #(
    parameter id_16 = 32'd2
) (
    output wand id_0,
    output tri1 id_1,
    input tri0 id_2,
    output supply1 id_3,
    input wire id_4,
    output wand id_5,
    input wand id_6,
    output supply0 id_7,
    input uwire id_8,
    input supply0 id_9,
    input wand id_10,
    input wire id_11,
    input uwire id_12,
    input tri1 id_13,
    output wor id_14,
    input wor id_15,
    output supply1 _id_16,
    inout tri id_17,
    input wor id_18,
    input tri id_19,
    output tri1 id_20,
    input tri id_21,
    output supply1 id_22,
    input tri0 id_23,
    output wire id_24
    , id_26
);
  assign id_0 = -1;
  logic [1 'b0 : 1 'd0 -  id_16] id_27 = id_17;
  assign id_20 = -1;
  if (1) wire id_28;
  else begin : LABEL_0
    assign id_7 = -1'd0;
  end
  module_0 modCall_1 (
      id_21,
      id_11,
      id_10,
      id_14,
      id_12,
      id_2,
      id_17,
      id_2
  );
endmodule
