# hades.models.Design file
#  
[name] MEM/WB
[components]
hades.models.io.Opin RegWrite_Out 12000 8400 @N 1001 5.0E-9
hades.models.rtlib.register.RegR i4 4800 13200 @N 1001 5 UUUUU_B 1.0E-8
hades.models.rtlib.register.RegR i3 9600 12000 @N 1001 32 UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU_B 1.0E-8
hades.models.rtlib.register.RegR i2 14400 10800 @N 1001 32 UUUUUUUUUUUUUUUUUUUUUUUUUUUUUUUU_B 1.0E-8
hades.models.io.Ipin clk 1800 2400 @N 1001  U
hades.models.rtlib.register.RegR i1 7800 1200 @N 1001 2 UU_B 1.0E-8
hades.models.rtlib.io.Expander i0 9000 4800 @N 1001 2 1.0E-8
hades.models.rtlib.io.IpinVector AluResult 4800 11400 @N 1001 32 00000000000000000000000000000000_B 1.0E-9 0
hades.models.rtlib.io.OpinVector ReadData_Out 19200 14400 @N 1001 32 1.0E-9 0
hades.models.rtlib.io.OpinVector AluResult_Out 19200 15600 @N 1001 32 1.0E-9 0
hades.models.rtlib.io.IpinVector RegDest 4800 12600 @N 1001 5 00000_B 1.0E-9 0
hades.models.rtlib.io.IpinVector WB 5400 600 @N 1001 2 00_B 1.0E-9 0
hades.models.rtlib.io.IpinVector ReadData 4800 10200 @N 1001 32 00000000000000000000000000000000_B 1.0E-9 0
hades.models.rtlib.io.OpinVector RegDest_Out 19200 16800 @N 1001 5 1.0E-9 1
hades.models.io.Ipin init -3000 17400 @N 1001  U
hades.models.io.Opin MemToReg_Out 12000 7200 @N 1001 5.0E-9
[end components]
[signals]
hades.signals.SignalStdLogic1164 n9 2 i0 Y1 RegWrite_Out A 2 2 12000 8400 9600 8400 2 9600 8400 9600 6000 0 
hades.signals.SignalStdLogic1164 n8 2 i0 Y0 MemToReg_Out A 2 2 12000 7200 10200 7200 2 10200 7200 10200 6000 0 
hades.signals.SignalStdLogic1164 n6 5 clk Y i1 CLK i4 CLK i3 CLK i2 CLK 14 2 7800 2400 7800 2400 2 4800 14400 -1800 14400 2 -1800 14400 -1800 4800 2 -1800 4800 7200 4800 2 9600 13200 9000 13200 2 9000 13200 9000 9600 2 14400 12000 13800 12000 2 13800 12000 13800 9600 2 1800 2400 7200 2400 2 7800 2400 7200 2400 2 13800 9600 9000 9600 2 7200 9600 9000 9600 2 7200 9600 7200 4800 2 7200 2400 7200 4800 3 7200 2400 7200 4800 9000 9600 
hades.signals.SignalStdLogicVector n5 5 2 RegDest Y i4 D 3 2 6600 13200 6600 13200 2 4800 12600 6600 12600 2 6600 12600 6600 13200 0 
hades.signals.SignalStdLogicVector n4 2 2 WB Y i1 D 3 2 9600 1200 9600 1200 2 5400 600 9600 600 2 9600 600 9600 1200 0 
hades.signals.SignalStdLogicVector n3 2 2 i1 Q i0 A 2 2 9600 3600 9600 3600 2 9600 3600 9600 4800 0 
hades.signals.SignalStdLogicVector n2 5 2 i4 Q RegDest_Out A 3 2 6600 15600 6600 15600 2 6600 15600 6600 16800 2 6600 16800 19200 16800 0 
hades.signals.SignalStdLogicVector n1 32 2 i3 Q AluResult_Out A 3 2 11400 14400 11400 14400 2 19200 15600 11400 15600 2 11400 15600 11400 14400 0 
hades.signals.SignalStdLogicVector n0 32 2 i2 Q ReadData_Out A 3 2 16200 13200 16200 13200 2 16200 13200 16200 14400 2 16200 14400 19200 14400 0 
hades.signals.SignalStdLogic1164 n12 5 init Y i1 NR i3 NR i2 NR i4 NR 16 2 7800 3000 2400 3000 2 2400 3000 2400 3600 2 2400 3600 -2400 3600 2 -2400 3600 -2400 15000 2 -2400 15000 -1200 15000 2 -1200 15000 -1200 17400 2 9600 13800 9000 13800 2 9000 13800 9000 17400 2 14400 12600 13800 12600 2 13800 12600 13800 17400 2 4200 17400 4200 15000 2 4200 15000 4800 15000 2 13800 17400 9000 17400 2 4200 17400 9000 17400 2 -3000 17400 -1200 17400 2 4200 17400 -1200 17400 3 4200 17400 9000 17400 -1200 17400 
hades.signals.SignalStdLogicVector n11 32 2 AluResult Y i3 D 3 2 11400 12000 11400 12000 2 11400 12000 11400 11400 2 11400 11400 4800 11400 0 
hades.signals.SignalStdLogicVector n10 32 2 ReadData Y i2 D 3 2 16200 10800 16200 10800 2 4800 10200 16200 10200 2 16200 10200 16200 10800 0 
[end signals]
[end]
