# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"tb_MIPS_func_synth.v" \
"../../../../../PipelinedMIPS.srcs/sources_1/new/pipeline_reg.v" \
"../../../../../PipelinedMIPS.srcs/sim_1/new/tb_MIPS.v" \

# Do not sort compile order
nosort
