<stg><name>sha256d</name>


<trans_list>

<trans id="95" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="96" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="97" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="98" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="99" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="100" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="101" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="102" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="103" from="9" to="10">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="104" from="9" to="11">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="106" from="10" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="108" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="109" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="110" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="111" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="112" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="113" from="16" to="17">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="115" from="17" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="18" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="32" op_0_bw="64">
<![CDATA[
:0  %hash1_V_2 = alloca [8 x i32], align 4

]]></Node>
<StgValue><ssdm name="hash1_V_2"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="8" op_0_bw="64">
<![CDATA[
:1  %data_V_1 = alloca [64 x i8], align 1

]]></Node>
<StgValue><ssdm name="data_V_1"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="32" op_0_bw="64">
<![CDATA[
:2  %hash1_V_1 = alloca [8 x i32], align 4

]]></Node>
<StgValue><ssdm name="hash1_V_1"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="8" op_0_bw="64">
<![CDATA[
:3  %data_V = alloca [128 x i8], align 1

]]></Node>
<StgValue><ssdm name="data_V"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="32" op_0_bw="64">
<![CDATA[
:7  %hash1_V = alloca [8 x i32], align 4

]]></Node>
<StgValue><ssdm name="hash1_V"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %hash1_V_1_addr = getelementptr [8 x i32]* %hash1_V_1, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="hash1_V_1_addr"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:9  store i32 1779033703, i32* %hash1_V_1_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:10  %hash1_V_1_addr_1 = getelementptr [8 x i32]* %hash1_V_1, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="hash1_V_1_addr_1"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:11  store i32 -1150833019, i32* %hash1_V_1_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:12  %hash1_V_1_addr_2 = getelementptr [8 x i32]* %hash1_V_1, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="hash1_V_1_addr_2"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:13  store i32 1013904242, i32* %hash1_V_1_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %hash1_V_1_addr_3 = getelementptr [8 x i32]* %hash1_V_1, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="hash1_V_1_addr_3"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:15  store i32 -1521486534, i32* %hash1_V_1_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="31" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %hash1_V_1_addr_4 = getelementptr [8 x i32]* %hash1_V_1, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="hash1_V_1_addr_4"/></StgValue>
</operation>

<operation id="32" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:17  store i32 1359893119, i32* %hash1_V_1_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="33" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:18  %hash1_V_1_addr_5 = getelementptr [8 x i32]* %hash1_V_1, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="hash1_V_1_addr_5"/></StgValue>
</operation>

<operation id="34" st_id="3" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:19  store i32 -1694144372, i32* %hash1_V_1_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="35" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
:24  call fastcc void @sha256_prepare_1([80 x i8]* %input_V, [128 x i8]* %data_V)

]]></Node>
<StgValue><ssdm name="call_ln121"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %hash1_V_1_addr_6 = getelementptr [8 x i32]* %hash1_V_1, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="hash1_V_1_addr_6"/></StgValue>
</operation>

<operation id="37" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:21  store i32 528734635, i32* %hash1_V_1_addr_6, align 4

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="38" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %hash1_V_1_addr_7 = getelementptr [8 x i32]* %hash1_V_1, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="hash1_V_1_addr_7"/></StgValue>
</operation>

<operation id="39" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:23  store i32 1541459225, i32* %hash1_V_1_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="40" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0" op_1_bw="8" op_2_bw="8">
<![CDATA[
:24  call fastcc void @sha256_prepare_1([80 x i8]* %input_V, [128 x i8]* %data_V)

]]></Node>
<StgValue><ssdm name="call_ln121"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="41" st_id="5" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="1" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
:25  call fastcc void @sha256_transform([8 x i32]* %hash1_V_1, [128 x i8]* %data_V, i1 false)

]]></Node>
<StgValue><ssdm name="call_ln122"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="42" st_id="6" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="1" op_4_bw="32" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="0">
<![CDATA[
:25  call fastcc void @sha256_transform([8 x i32]* %hash1_V_1, [128 x i8]* %data_V, i1 false)

]]></Node>
<StgValue><ssdm name="call_ln122"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="43" st_id="7" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="1" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
:26  call fastcc void @sha256_transform([8 x i32]* %hash1_V_1, [128 x i8]* %data_V, i1 true)

]]></Node>
<StgValue><ssdm name="call_ln123"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="44" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
:4  call void (...)* @_ssdm_op_SpecBitsMap([80 x i8]* %input_V), !map !121

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="45" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
:5  call void (...)* @_ssdm_op_SpecBitsMap([8 x i32]* %output_V), !map !127

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="46" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
:6  call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @sha256d_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="47" st_id="8" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="1" op_4_bw="32" op_5_bw="0" op_6_bw="0">
<![CDATA[
:26  call fastcc void @sha256_transform([8 x i32]* %hash1_V_1, [128 x i8]* %data_V, i1 true)

]]></Node>
<StgValue><ssdm name="call_ln123"/></StgValue>
</operation>

<operation id="48" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="0" op_0_bw="0">
<![CDATA[
:27  br label %1

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="49" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %i_0_i = phi i4 [ 0, %0 ], [ %i, %2 ]

]]></Node>
<StgValue><ssdm name="i_0_i"/></StgValue>
</operation>

<operation id="50" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %icmp_ln125 = icmp eq i4 %i_0_i, -8

]]></Node>
<StgValue><ssdm name="icmp_ln125"/></StgValue>
</operation>

<operation id="51" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="52" st_id="9" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %i = add i4 %i_0_i, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="53" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln125, label %sha256_1.exit, label %2

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>

<operation id="54" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="64" op_0_bw="4">
<![CDATA[
:0  %zext_ln126 = zext i4 %i_0_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln126"/></StgValue>
</operation>

<operation id="55" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %hash1_V_1_addr_8 = getelementptr [8 x i32]* %hash1_V_1, i64 0, i64 %zext_ln126

]]></Node>
<StgValue><ssdm name="hash1_V_1_addr_8"/></StgValue>
</operation>

<operation id="56" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="3">
<![CDATA[
:2  %hash1_V_1_load = load i32* %hash1_V_1_addr_8, align 4

]]></Node>
<StgValue><ssdm name="hash1_V_1_load"/></StgValue>
</operation>

<operation id="57" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sha256_1.exit:0  %hash1_V_2_addr = getelementptr [8 x i32]* %hash1_V_2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="hash1_V_2_addr"/></StgValue>
</operation>

<operation id="58" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
sha256_1.exit:1  store i32 1779033703, i32* %hash1_V_2_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln77"/></StgValue>
</operation>

<operation id="59" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sha256_1.exit:2  %hash1_V_2_addr_1 = getelementptr [8 x i32]* %hash1_V_2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="hash1_V_2_addr_1"/></StgValue>
</operation>

<operation id="60" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln125" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
sha256_1.exit:3  store i32 -1150833019, i32* %hash1_V_2_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln78"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="61" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="3">
<![CDATA[
:2  %hash1_V_1_load = load i32* %hash1_V_1_addr_8, align 4

]]></Node>
<StgValue><ssdm name="hash1_V_1_load"/></StgValue>
</operation>

<operation id="62" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %hash1_V_addr = getelementptr [8 x i32]* %hash1_V, i64 0, i64 %zext_ln126

]]></Node>
<StgValue><ssdm name="hash1_V_addr"/></StgValue>
</operation>

<operation id="63" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:4  store i32 %hash1_V_1_load, i32* %hash1_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln126"/></StgValue>
</operation>

<operation id="64" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %1

]]></Node>
<StgValue><ssdm name="br_ln125"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="65" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sha256_1.exit:4  %hash1_V_2_addr_2 = getelementptr [8 x i32]* %hash1_V_2, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="hash1_V_2_addr_2"/></StgValue>
</operation>

<operation id="66" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
sha256_1.exit:5  store i32 1013904242, i32* %hash1_V_2_addr_2, align 4

]]></Node>
<StgValue><ssdm name="store_ln79"/></StgValue>
</operation>

<operation id="67" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sha256_1.exit:6  %hash1_V_2_addr_3 = getelementptr [8 x i32]* %hash1_V_2, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="hash1_V_2_addr_3"/></StgValue>
</operation>

<operation id="68" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
sha256_1.exit:7  store i32 -1521486534, i32* %hash1_V_2_addr_3, align 4

]]></Node>
<StgValue><ssdm name="store_ln80"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="69" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sha256_1.exit:8  %hash1_V_2_addr_4 = getelementptr [8 x i32]* %hash1_V_2, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="hash1_V_2_addr_4"/></StgValue>
</operation>

<operation id="70" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
sha256_1.exit:9  store i32 1359893119, i32* %hash1_V_2_addr_4, align 4

]]></Node>
<StgValue><ssdm name="store_ln81"/></StgValue>
</operation>

<operation id="71" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sha256_1.exit:10  %hash1_V_2_addr_5 = getelementptr [8 x i32]* %hash1_V_2, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="hash1_V_2_addr_5"/></StgValue>
</operation>

<operation id="72" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
sha256_1.exit:11  store i32 -1694144372, i32* %hash1_V_2_addr_5, align 4

]]></Node>
<StgValue><ssdm name="store_ln82"/></StgValue>
</operation>

<operation id="73" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8">
<![CDATA[
sha256_1.exit:16  call fastcc void @sha256_prepare_2([8 x i32]* %hash1_V, [64 x i8]* %data_V_1)

]]></Node>
<StgValue><ssdm name="call_ln159"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="74" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sha256_1.exit:12  %hash1_V_2_addr_6 = getelementptr [8 x i32]* %hash1_V_2, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="hash1_V_2_addr_6"/></StgValue>
</operation>

<operation id="75" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
sha256_1.exit:13  store i32 528734635, i32* %hash1_V_2_addr_6, align 4

]]></Node>
<StgValue><ssdm name="store_ln83"/></StgValue>
</operation>

<operation id="76" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
sha256_1.exit:14  %hash1_V_2_addr_7 = getelementptr [8 x i32]* %hash1_V_2, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="hash1_V_2_addr_7"/></StgValue>
</operation>

<operation id="77" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
sha256_1.exit:15  store i32 1541459225, i32* %hash1_V_2_addr_7, align 4

]]></Node>
<StgValue><ssdm name="store_ln84"/></StgValue>
</operation>

<operation id="78" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8">
<![CDATA[
sha256_1.exit:16  call fastcc void @sha256_prepare_2([8 x i32]* %hash1_V, [64 x i8]* %data_V_1)

]]></Node>
<StgValue><ssdm name="call_ln159"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="79" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
sha256_1.exit:17  call fastcc void @sha256_transform.1([8 x i32]* %hash1_V_2, [64 x i8]* %data_V_1)

]]></Node>
<StgValue><ssdm name="call_ln160"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="80" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="8" op_3_bw="32" op_4_bw="0" op_5_bw="0" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
sha256_1.exit:17  call fastcc void @sha256_transform.1([8 x i32]* %hash1_V_2, [64 x i8]* %data_V_1)

]]></Node>
<StgValue><ssdm name="call_ln160"/></StgValue>
</operation>

<operation id="81" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="0" op_0_bw="0">
<![CDATA[
sha256_1.exit:18  br label %3

]]></Node>
<StgValue><ssdm name="br_ln162"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="82" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="4" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0">
<![CDATA[
:0  %i_0_i12 = phi i4 [ 0, %sha256_1.exit ], [ %i_1, %4 ]

]]></Node>
<StgValue><ssdm name="i_0_i12"/></StgValue>
</operation>

<operation id="83" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
:1  %icmp_ln162 = icmp eq i4 %i_0_i12, -8

]]></Node>
<StgValue><ssdm name="icmp_ln162"/></StgValue>
</operation>

<operation id="84" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty_7 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 8, i64 8)

]]></Node>
<StgValue><ssdm name="empty_7"/></StgValue>
</operation>

<operation id="85" st_id="16" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
:3  %i_1 = add i4 %i_0_i12, 1

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="86" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %icmp_ln162, label %sha256_2.exit, label %4

]]></Node>
<StgValue><ssdm name="br_ln162"/></StgValue>
</operation>

<operation id="87" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="64" op_0_bw="4">
<![CDATA[
:0  %zext_ln163 = zext i4 %i_0_i12 to i64

]]></Node>
<StgValue><ssdm name="zext_ln163"/></StgValue>
</operation>

<operation id="88" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %hash1_V_2_addr_8 = getelementptr [8 x i32]* %hash1_V_2, i64 0, i64 %zext_ln163

]]></Node>
<StgValue><ssdm name="hash1_V_2_addr_8"/></StgValue>
</operation>

<operation id="89" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="3">
<![CDATA[
:2  %hash1_V_2_load = load i32* %hash1_V_2_addr_8, align 4

]]></Node>
<StgValue><ssdm name="hash1_V_2_load"/></StgValue>
</operation>

<operation id="90" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln162" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="0">
<![CDATA[
sha256_2.exit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln171"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="91" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="3">
<![CDATA[
:2  %hash1_V_2_load = load i32* %hash1_V_2_addr_8, align 4

]]></Node>
<StgValue><ssdm name="hash1_V_2_load"/></StgValue>
</operation>

<operation id="92" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %output_V_addr = getelementptr [8 x i32]* %output_V, i64 0, i64 %zext_ln163

]]></Node>
<StgValue><ssdm name="output_V_addr"/></StgValue>
</operation>

<operation id="93" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:4  store i32 %hash1_V_2_load, i32* %output_V_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln163"/></StgValue>
</operation>

<operation id="94" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="0">
<![CDATA[
:5  br label %3

]]></Node>
<StgValue><ssdm name="br_ln162"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
