<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<title>File&nbsp;GEM5&nbsp;Wrapper: arch/power/registers.hh</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head>
<body>
<!-- 作成： Doxygen 1.6.1 -->
<div class="navigation" id="top">
  <div class="tabs">
    <ul>
      <li><a href="main.html"><span>メインページ</span></a></li>
      <li><a href="pages.html"><span>関連ページ</span></a></li>
      <li><a href="modules.html"><span>モジュール</span></a></li>
      <li><a href="namespaces.html"><span>ネームスペース</span></a></li>
      <li><a href="annotated.html"><span>クラス</span></a></li>
      <li class="current"><a href="files.html"><span>ファイル</span></a></li>
    </ul>
  </div>
  <div class="tabs">
    <ul>
      <li><a href="files.html"><span>ファイル一覧</span></a></li>
      <li><a href="globals.html"><span>ファイルメンバ</span></a></li>
    </ul>
  </div>
</div>
<div class="contents">
<h1>arch/power/registers.hh</h1><code>#include &quot;arch/power/generated/max_inst_regs.hh&quot;</code><br/>
<code>#include &quot;<a class="el" href="power_2miscregs_8hh_source.html">arch/power/miscregs.hh</a>&quot;</code><br/>

<p><a href="power_2registers_8hh_source.html">ソースコードを見る。</a></p>
<table border="0" cellpadding="0" cellspacing="0">
<tr><td colspan="2"><h2>構成</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">union &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="unionPowerISA_1_1AnyReg.html">AnyReg</a></td></tr>
<tr><td colspan="2"><h2>ネームスペース</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">namespace &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacePowerISA.html">PowerISA</a></td></tr>
<tr><td colspan="2"><h2>型定義</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacePowerISA.html#a1c4e98d2e6a11a837bf9ccd20dd32f8a">RegIndex</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacePowerISA.html#a0e080577527fb3e9685399f75b5caf15">IntReg</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacePowerISA.html#a6905e424d12491fe126e1a22a9c8d655">FloatRegBits</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef double&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacePowerISA.html#a06fae4f187c7c94b8b0046dd6802be48">FloatReg</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef uint64_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacePowerISA.html#aa16539aa6584fd12f7d6fa868f75b4de">MiscReg</a></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">typedef uint8_t&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacePowerISA.html#a5834599c0196ce4accda8049e7320621">CCReg</a></td></tr>
<tr><td colspan="2"><h2>列挙型</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">enum &nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacePowerISA.html#a9969c99e14b7b491ae9e3751404cc6a1">MiscIntRegNums</a> { <br/>
&nbsp;&nbsp;<a class="el" href="namespacePowerISA.html#a9969c99e14b7b491ae9e3751404cc6a1a79e9736c7fb322ead9b19971e3cc056b">INTREG_CR</a> =  NumIntArchRegs, 
<a class="el" href="namespacePowerISA.html#a9969c99e14b7b491ae9e3751404cc6a1ae6a531992e38e3a8471432458db39a9b">INTREG_XER</a>, 
<a class="el" href="namespacePowerISA.html#a9969c99e14b7b491ae9e3751404cc6a1a16ad869dde5202f3570c4f6b7fe33440">INTREG_LR</a>, 
<a class="el" href="namespacePowerISA.html#a9969c99e14b7b491ae9e3751404cc6a1a84d0734633f7e5576d1dbdbac88e111d">INTREG_CTR</a>, 
<br/>
&nbsp;&nbsp;<a class="el" href="namespacePowerISA.html#a9969c99e14b7b491ae9e3751404cc6a1af24363447addc48de14b9ed1ca9a8617">INTREG_FPSCR</a>, 
<a class="el" href="namespacePowerISA.html#a9969c99e14b7b491ae9e3751404cc6a1ac6ab3bece297fc03ad48e1f2e54c2814">INTREG_RSV</a>, 
<a class="el" href="namespacePowerISA.html#a9969c99e14b7b491ae9e3751404cc6a1a0d4c3467b31d839eddc5fee40218ae58">INTREG_RSV_LEN</a>, 
<a class="el" href="namespacePowerISA.html#a9969c99e14b7b491ae9e3751404cc6a1a5872a0b2feef4ede9d5614db9649c648">INTREG_RSV_ADDR</a>
<br/>
 }</td></tr>
<tr><td colspan="2"><h2>変数</h2></td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacePowerISA.html#a47db6c8581feb5d9094784b480156f0b">MaxMiscDestRegs</a> = PowerISAInst::MaxMiscDestRegs + 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacePowerISA.html#a405c0abe85dc0da846c120e3b31f375c">NumIntArchRegs</a> = 32</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacePowerISA.html#aa4755d292c82d3f9a290e04202de41de">NumIntSpecialRegs</a> = 9</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacePowerISA.html#a9ec947def3616ab9415089776195fa09">NumFloatArchRegs</a> = 32</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacePowerISA.html#a49908eb80616530afc519599ec46e42e">NumFloatSpecialRegs</a> = 0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacePowerISA.html#a66d89afd2b50d65bba7ccdae1dcb19fa">NumInternalProcRegs</a> = 0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacePowerISA.html#a9c412b5118ce369570c156c4e156638a">NumIntRegs</a> = NumIntArchRegs + NumIntSpecialRegs</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacePowerISA.html#a627b25288f2452be107872a138df8b85">NumFloatRegs</a> = NumFloatArchRegs + NumFloatSpecialRegs</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacePowerISA.html#a717317b863009b3e1b683c3bdddb9fd3">NumCCRegs</a> = 0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacePowerISA.html#a568d4aa96dd7cd963f3b1b1b0446c9c6">NumMiscRegs</a> = NUM_MISCREGS</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacePowerISA.html#a472eedbcba9726645062b921f8d07e98">ReturnValueReg</a> = 3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacePowerISA.html#a94fc8e5760c62d7817856f02a1be3cb4">ArgumentReg0</a> = 3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacePowerISA.html#af987b699db00f70e6b0d77312e87b602">ArgumentReg1</a> = 4</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacePowerISA.html#a9228292e340b262f43392ff8b1e439db">ArgumentReg2</a> = 5</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacePowerISA.html#a951253d463ad7c65cb79fc65b97df41c">ArgumentReg3</a> = 6</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacePowerISA.html#aae79adcca6f991f6b4257706be52d860">ArgumentReg4</a> = 7</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacePowerISA.html#aabd6fa5889c9ccc124dfd4a984046f6f">FramePointerReg</a> = 31</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacePowerISA.html#a95d0846360ad0e64cb42fda7268a6434">StackPointerReg</a> = 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacePowerISA.html#a33dbba4a12f6733a5ecc2d2b3542b7ee">ZeroReg</a> = NumIntRegs - 1</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacePowerISA.html#ab258e2663398d45bb2996ff71313c4db">SyscallNumReg</a> = 0</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacePowerISA.html#ab566b6da98edbb32e80291edaf0906ba">SyscallPseudoReturnReg</a> = 3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacePowerISA.html#a5b14981f767959a404638f100f655dfd">SyscallSuccessReg</a> = 3</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacePowerISA.html#a833d6deee31e8a9398618efdc22effde">FP_Reg_Base</a> = NumIntRegs</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacePowerISA.html#ab1d4916ec3ee18e808b3452603742d38">CC_Reg_Base</a> = FP_Reg_Base + NumFloatRegs</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacePowerISA.html#a0ff03b99f2760c682de4e9cb0a3cd8a1">Misc_Reg_Base</a> = CC_Reg_Base + NumCCRegs</td></tr>
<tr><td class="memItemLeft" align="right" valign="top">const int&nbsp;</td><td class="memItemRight" valign="bottom"><a class="el" href="namespacePowerISA.html#a436c085ed5c04b95a1c0cbcc728c39d4">Max_Reg_Index</a> = Misc_Reg_Base + NumMiscRegs</td></tr>
</table>
</div>
<hr size="1"/><address style="text-align: right;"><small>File&nbsp;GEM5&nbsp;Wrapperに対して25 May 2015に生成されました。&nbsp;
<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.6.1 </small></address>
</body>
</html>
