--------------------------------------------------------------------------------
Release 14.1 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.1\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml MAIN.twx MAIN.ncd -o MAIN.twr MAIN.pcf -ucf MAIN.ucf

Design file:              MAIN.ncd
Physical constraint file: MAIN.pcf
Device,package,speed:     xc6slx25,ftg256,C,-3 (PRODUCTION 1.21 2012-04-23)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK37 = PERIOD TIMEGRP "CLK37" 26.665 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is  16.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK37 = PERIOD TIMEGRP "CLK37" 26.665 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 10.664ns (period - (min low pulse limit / (low pulse / period)))
  Period: 26.665ns
  Low pulse: 13.332ns
  Low pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_CLKGEN_inst/CLKIN
  Logical resource: DCM_CLKGEN_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: CLK37_IBUFG
--------------------------------------------------------------------------------
Slack: 10.664ns (period - (min high pulse limit / (high pulse / period)))
  Period: 26.665ns
  High pulse: 13.332ns
  High pulse limit: 8.000ns (Tdcmpw_CLKIN_25_50)
  Physical resource: DCM_CLKGEN_inst/CLKIN
  Logical resource: DCM_CLKGEN_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: CLK37_IBUFG
--------------------------------------------------------------------------------
Slack: 23.995ns (period - min period limit)
  Period: 26.665ns
  Min period limit: 2.670ns (374.532MHz) (Tdcmper_CLKIN)
  Physical resource: DCM_CLKGEN_inst/CLKIN
  Logical resource: DCM_CLKGEN_inst/CLKIN
  Location pin: DCM_X0Y1.CLKIN
  Clock network: CLK37_IBUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk2x = PERIOD TIMEGRP "clk2x" 8.88 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   1.639ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk2x = PERIOD TIMEGRP "clk2x" 8.88 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.241ns (period - min period limit)
  Period: 8.880ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: clkaq_1/CLK0
  Logical resource: clkaq_1/CK0
  Location pin: OLOGIC_X0Y57.CLK0
  Clock network: clk2x
--------------------------------------------------------------------------------
Slack: 8.450ns (period - min period limit)
  Period: 8.880ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: dv1<5>/CLK
  Logical resource: dv1_4/CK
  Location pin: SLICE_X24Y32.CLK
  Clock network: clk2x
--------------------------------------------------------------------------------
Slack: 8.450ns (period - (min high pulse limit / (high pulse / period)))
  Period: 8.880ns
  High pulse: 4.440ns
  High pulse limit: 0.215ns (Trpw)
  Physical resource: dv1<5>/SR
  Logical resource: dv1_4/SR
  Location pin: SLICE_X24Y32.SR
  Clock network: ][37656_370
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkb = PERIOD TIMEGRP "clkb" 35.554 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   3.124ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkb = PERIOD TIMEGRP "clkb" 35.554 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 32.430ns (period - min period limit)
  Period: 35.554ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: CAM_A_rear/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: CAM_A_rear/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X1Y20.CLKB
  Clock network: clkb
--------------------------------------------------------------------------------
Slack: 32.430ns (period - min period limit)
  Period: 35.554ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: CAM_A_rear/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: CAM_A_rear/BU2/U0/blk_mem_generator/valid.cstr/ramloop[0].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y20.CLKB
  Clock network: clkb
--------------------------------------------------------------------------------
Slack: 32.430ns (period - min period limit)
  Period: 35.554ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: CAM_A_front/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Logical resource: CAM_A_front/BU2/U0/blk_mem_generator/valid.cstr/ramloop[1].ram.r/s6_init.ram/SDP.SIMPLE_PRIM18.ram/CLKB
  Location pin: RAMB16_X0Y16.CLKB
  Clock network: clkb
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkx = PERIOD TIMEGRP "clkx" 106.665 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 39191 paths analyzed, 2870 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.276ns.
--------------------------------------------------------------------------------

Paths for end point afeaddr_1 (SLICE_X25Y47.CE), 494 paths
--------------------------------------------------------------------------------
Slack (setup path):     97.389ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lts_1 (FF)
  Destination:          afeaddr_1 (FF)
  Requirement:          106.665ns
  Data Path Delay:      9.133ns (Levels of Logic = 9)
  Clock Path Skew:      -0.108ns (0.287 - 0.395)
  Source Clock:         clkx rising at 0.000ns
  Destination Clock:    clkx rising at 106.665ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: lts_1 to afeaddr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y45.DMUX    Tshcko                0.461   lts<0>
                                                       lts_1
    SLICE_X12Y42.B2      net (fanout=1)        0.983   lts<1>
    SLICE_X12Y42.COUT    Topcyb                0.375   s_bkgnd_mab_gain<4>
                                                       lts<1>_rt
                                                       Madd_lts[23]_GND_6_o_add_2464_OUT_cy<3>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   Madd_lts[23]_GND_6_o_add_2464_OUT_cy<3>
    SLICE_X12Y43.COUT    Tbyp                  0.076   ggain_imageA_5
                                                       Madd_lts[23]_GND_6_o_add_2464_OUT_cy<7>
    SLICE_X12Y44.CIN     net (fanout=1)        0.003   Madd_lts[23]_GND_6_o_add_2464_OUT_cy<7>
    SLICE_X12Y44.COUT    Tbyp                  0.076   s_bckgnd_gain_wr_addr<7>
                                                       Madd_lts[23]_GND_6_o_add_2464_OUT_cy<11>
    SLICE_X12Y45.CIN     net (fanout=1)        0.003   Madd_lts[23]_GND_6_o_add_2464_OUT_cy<11>
    SLICE_X12Y45.COUT    Tbyp                  0.076   s_bckgnd_gain_data_in<10>
                                                       Madd_lts[23]_GND_6_o_add_2464_OUT_cy<15>
    SLICE_X12Y46.CIN     net (fanout=1)        0.003   Madd_lts[23]_GND_6_o_add_2464_OUT_cy<15>
    SLICE_X12Y46.BMUX    Tcinb                 0.260   i_MEAN_16K/s_acc_reflect_wmean_3_BRB2
                                                       Madd_lts[23]_GND_6_o_add_2464_OUT_cy<19>
    SLICE_X14Y45.D1      net (fanout=2)        0.892   lts[23]_GND_6_o_add_2464_OUT<17>
    SLICE_X14Y45.DMUX    Topdd                 0.468   Mcompar_PWR_6_o_lts[23]_LessThan_2466_o_cy<3>
                                                       Mcompar_PWR_6_o_lts[23]_LessThan_2466_o_lutdi2
                                                       Mcompar_PWR_6_o_lts[23]_LessThan_2466_o_cy<3>
    SLICE_X13Y47.C4      net (fanout=1)        0.829   Mcompar_PWR_6_o_lts[23]_LessThan_2466_o_cy<3>
    SLICE_X13Y47.C       Tilo                  0.259   lts<16>
                                                       lut24051_5539
    SLICE_X25Y47.B2      net (fanout=8)        1.869   lut24051_5539
    SLICE_X25Y47.B       Tilo                  0.259   lut30919_7867
                                                       lut24056_5544
    SLICE_X25Y47.D3      net (fanout=12)       1.093   lut24056_5544
    SLICE_X25Y47.D       Tilo                  0.259   lut30919_7867
                                                       lut30919_7867
    SLICE_X25Y47.CE      net (fanout=7)        0.524   lut30919_7867
    SLICE_X25Y47.CLK     Tceck                 0.362   lut30919_7867
                                                       afeaddr_1
    -------------------------------------------------  ---------------------------
    Total                                      9.133ns (2.931ns logic, 6.202ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     97.402ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lts_1 (FF)
  Destination:          afeaddr_1 (FF)
  Requirement:          106.665ns
  Data Path Delay:      9.120ns (Levels of Logic = 9)
  Clock Path Skew:      -0.108ns (0.287 - 0.395)
  Source Clock:         clkx rising at 0.000ns
  Destination Clock:    clkx rising at 106.665ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: lts_1 to afeaddr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y45.DMUX    Tshcko                0.461   lts<0>
                                                       lts_1
    SLICE_X12Y42.B2      net (fanout=1)        0.983   lts<1>
    SLICE_X12Y42.COUT    Topcyb                0.375   s_bkgnd_mab_gain<4>
                                                       lts<1>_rt
                                                       Madd_lts[23]_GND_6_o_add_2464_OUT_cy<3>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   Madd_lts[23]_GND_6_o_add_2464_OUT_cy<3>
    SLICE_X12Y43.COUT    Tbyp                  0.076   ggain_imageA_5
                                                       Madd_lts[23]_GND_6_o_add_2464_OUT_cy<7>
    SLICE_X12Y44.CIN     net (fanout=1)        0.003   Madd_lts[23]_GND_6_o_add_2464_OUT_cy<7>
    SLICE_X12Y44.COUT    Tbyp                  0.076   s_bckgnd_gain_wr_addr<7>
                                                       Madd_lts[23]_GND_6_o_add_2464_OUT_cy<11>
    SLICE_X12Y45.CIN     net (fanout=1)        0.003   Madd_lts[23]_GND_6_o_add_2464_OUT_cy<11>
    SLICE_X12Y45.COUT    Tbyp                  0.076   s_bckgnd_gain_data_in<10>
                                                       Madd_lts[23]_GND_6_o_add_2464_OUT_cy<15>
    SLICE_X12Y46.CIN     net (fanout=1)        0.003   Madd_lts[23]_GND_6_o_add_2464_OUT_cy<15>
    SLICE_X12Y46.BMUX    Tcinb                 0.260   i_MEAN_16K/s_acc_reflect_wmean_3_BRB2
                                                       Madd_lts[23]_GND_6_o_add_2464_OUT_cy<19>
    SLICE_X14Y45.D1      net (fanout=2)        0.892   lts[23]_GND_6_o_add_2464_OUT<17>
    SLICE_X14Y45.DMUX    Topdd                 0.455   Mcompar_PWR_6_o_lts[23]_LessThan_2466_o_cy<3>
                                                       Mcompar_PWR_6_o_lts[23]_LessThan_2466_o_lut<3>
                                                       Mcompar_PWR_6_o_lts[23]_LessThan_2466_o_cy<3>
    SLICE_X13Y47.C4      net (fanout=1)        0.829   Mcompar_PWR_6_o_lts[23]_LessThan_2466_o_cy<3>
    SLICE_X13Y47.C       Tilo                  0.259   lts<16>
                                                       lut24051_5539
    SLICE_X25Y47.B2      net (fanout=8)        1.869   lut24051_5539
    SLICE_X25Y47.B       Tilo                  0.259   lut30919_7867
                                                       lut24056_5544
    SLICE_X25Y47.D3      net (fanout=12)       1.093   lut24056_5544
    SLICE_X25Y47.D       Tilo                  0.259   lut30919_7867
                                                       lut30919_7867
    SLICE_X25Y47.CE      net (fanout=7)        0.524   lut30919_7867
    SLICE_X25Y47.CLK     Tceck                 0.362   lut30919_7867
                                                       afeaddr_1
    -------------------------------------------------  ---------------------------
    Total                                      9.120ns (2.918ns logic, 6.202ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     97.427ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lts_1 (FF)
  Destination:          afeaddr_1 (FF)
  Requirement:          106.665ns
  Data Path Delay:      9.095ns (Levels of Logic = 9)
  Clock Path Skew:      -0.108ns (0.287 - 0.395)
  Source Clock:         clkx rising at 0.000ns
  Destination Clock:    clkx rising at 106.665ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: lts_1 to afeaddr_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y45.DMUX    Tshcko                0.461   lts<0>
                                                       lts_1
    SLICE_X12Y42.B2      net (fanout=1)        0.983   lts<1>
    SLICE_X12Y42.COUT    Topcyb                0.375   s_bkgnd_mab_gain<4>
                                                       lts<1>_rt
                                                       Madd_lts[23]_GND_6_o_add_2464_OUT_cy<3>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   Madd_lts[23]_GND_6_o_add_2464_OUT_cy<3>
    SLICE_X12Y43.COUT    Tbyp                  0.076   ggain_imageA_5
                                                       Madd_lts[23]_GND_6_o_add_2464_OUT_cy<7>
    SLICE_X12Y44.CIN     net (fanout=1)        0.003   Madd_lts[23]_GND_6_o_add_2464_OUT_cy<7>
    SLICE_X12Y44.COUT    Tbyp                  0.076   s_bckgnd_gain_wr_addr<7>
                                                       Madd_lts[23]_GND_6_o_add_2464_OUT_cy<11>
    SLICE_X12Y45.CIN     net (fanout=1)        0.003   Madd_lts[23]_GND_6_o_add_2464_OUT_cy<11>
    SLICE_X12Y45.COUT    Tbyp                  0.076   s_bckgnd_gain_data_in<10>
                                                       Madd_lts[23]_GND_6_o_add_2464_OUT_cy<15>
    SLICE_X12Y46.CIN     net (fanout=1)        0.003   Madd_lts[23]_GND_6_o_add_2464_OUT_cy<15>
    SLICE_X12Y46.DMUX    Tcind                 0.272   i_MEAN_16K/s_acc_reflect_wmean_3_BRB2
                                                       Madd_lts[23]_GND_6_o_add_2464_OUT_cy<19>
    SLICE_X14Y45.D2      net (fanout=2)        0.842   lts[23]_GND_6_o_add_2464_OUT<19>
    SLICE_X14Y45.DMUX    Topdd                 0.468   Mcompar_PWR_6_o_lts[23]_LessThan_2466_o_cy<3>
                                                       Mcompar_PWR_6_o_lts[23]_LessThan_2466_o_lutdi2
                                                       Mcompar_PWR_6_o_lts[23]_LessThan_2466_o_cy<3>
    SLICE_X13Y47.C4      net (fanout=1)        0.829   Mcompar_PWR_6_o_lts[23]_LessThan_2466_o_cy<3>
    SLICE_X13Y47.C       Tilo                  0.259   lts<16>
                                                       lut24051_5539
    SLICE_X25Y47.B2      net (fanout=8)        1.869   lut24051_5539
    SLICE_X25Y47.B       Tilo                  0.259   lut30919_7867
                                                       lut24056_5544
    SLICE_X25Y47.D3      net (fanout=12)       1.093   lut24056_5544
    SLICE_X25Y47.D       Tilo                  0.259   lut30919_7867
                                                       lut30919_7867
    SLICE_X25Y47.CE      net (fanout=7)        0.524   lut30919_7867
    SLICE_X25Y47.CLK     Tceck                 0.362   lut30919_7867
                                                       afeaddr_1
    -------------------------------------------------  ---------------------------
    Total                                      9.095ns (2.943ns logic, 6.152ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------

Paths for end point afeaddr_0 (SLICE_X25Y47.CE), 494 paths
--------------------------------------------------------------------------------
Slack (setup path):     97.391ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lts_1 (FF)
  Destination:          afeaddr_0 (FF)
  Requirement:          106.665ns
  Data Path Delay:      9.131ns (Levels of Logic = 9)
  Clock Path Skew:      -0.108ns (0.287 - 0.395)
  Source Clock:         clkx rising at 0.000ns
  Destination Clock:    clkx rising at 106.665ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: lts_1 to afeaddr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y45.DMUX    Tshcko                0.461   lts<0>
                                                       lts_1
    SLICE_X12Y42.B2      net (fanout=1)        0.983   lts<1>
    SLICE_X12Y42.COUT    Topcyb                0.375   s_bkgnd_mab_gain<4>
                                                       lts<1>_rt
                                                       Madd_lts[23]_GND_6_o_add_2464_OUT_cy<3>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   Madd_lts[23]_GND_6_o_add_2464_OUT_cy<3>
    SLICE_X12Y43.COUT    Tbyp                  0.076   ggain_imageA_5
                                                       Madd_lts[23]_GND_6_o_add_2464_OUT_cy<7>
    SLICE_X12Y44.CIN     net (fanout=1)        0.003   Madd_lts[23]_GND_6_o_add_2464_OUT_cy<7>
    SLICE_X12Y44.COUT    Tbyp                  0.076   s_bckgnd_gain_wr_addr<7>
                                                       Madd_lts[23]_GND_6_o_add_2464_OUT_cy<11>
    SLICE_X12Y45.CIN     net (fanout=1)        0.003   Madd_lts[23]_GND_6_o_add_2464_OUT_cy<11>
    SLICE_X12Y45.COUT    Tbyp                  0.076   s_bckgnd_gain_data_in<10>
                                                       Madd_lts[23]_GND_6_o_add_2464_OUT_cy<15>
    SLICE_X12Y46.CIN     net (fanout=1)        0.003   Madd_lts[23]_GND_6_o_add_2464_OUT_cy<15>
    SLICE_X12Y46.BMUX    Tcinb                 0.260   i_MEAN_16K/s_acc_reflect_wmean_3_BRB2
                                                       Madd_lts[23]_GND_6_o_add_2464_OUT_cy<19>
    SLICE_X14Y45.D1      net (fanout=2)        0.892   lts[23]_GND_6_o_add_2464_OUT<17>
    SLICE_X14Y45.DMUX    Topdd                 0.468   Mcompar_PWR_6_o_lts[23]_LessThan_2466_o_cy<3>
                                                       Mcompar_PWR_6_o_lts[23]_LessThan_2466_o_lutdi2
                                                       Mcompar_PWR_6_o_lts[23]_LessThan_2466_o_cy<3>
    SLICE_X13Y47.C4      net (fanout=1)        0.829   Mcompar_PWR_6_o_lts[23]_LessThan_2466_o_cy<3>
    SLICE_X13Y47.C       Tilo                  0.259   lts<16>
                                                       lut24051_5539
    SLICE_X25Y47.B2      net (fanout=8)        1.869   lut24051_5539
    SLICE_X25Y47.B       Tilo                  0.259   lut30919_7867
                                                       lut24056_5544
    SLICE_X25Y47.D3      net (fanout=12)       1.093   lut24056_5544
    SLICE_X25Y47.D       Tilo                  0.259   lut30919_7867
                                                       lut30919_7867
    SLICE_X25Y47.CE      net (fanout=7)        0.524   lut30919_7867
    SLICE_X25Y47.CLK     Tceck                 0.360   lut30919_7867
                                                       afeaddr_0
    -------------------------------------------------  ---------------------------
    Total                                      9.131ns (2.929ns logic, 6.202ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     97.404ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lts_1 (FF)
  Destination:          afeaddr_0 (FF)
  Requirement:          106.665ns
  Data Path Delay:      9.118ns (Levels of Logic = 9)
  Clock Path Skew:      -0.108ns (0.287 - 0.395)
  Source Clock:         clkx rising at 0.000ns
  Destination Clock:    clkx rising at 106.665ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: lts_1 to afeaddr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y45.DMUX    Tshcko                0.461   lts<0>
                                                       lts_1
    SLICE_X12Y42.B2      net (fanout=1)        0.983   lts<1>
    SLICE_X12Y42.COUT    Topcyb                0.375   s_bkgnd_mab_gain<4>
                                                       lts<1>_rt
                                                       Madd_lts[23]_GND_6_o_add_2464_OUT_cy<3>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   Madd_lts[23]_GND_6_o_add_2464_OUT_cy<3>
    SLICE_X12Y43.COUT    Tbyp                  0.076   ggain_imageA_5
                                                       Madd_lts[23]_GND_6_o_add_2464_OUT_cy<7>
    SLICE_X12Y44.CIN     net (fanout=1)        0.003   Madd_lts[23]_GND_6_o_add_2464_OUT_cy<7>
    SLICE_X12Y44.COUT    Tbyp                  0.076   s_bckgnd_gain_wr_addr<7>
                                                       Madd_lts[23]_GND_6_o_add_2464_OUT_cy<11>
    SLICE_X12Y45.CIN     net (fanout=1)        0.003   Madd_lts[23]_GND_6_o_add_2464_OUT_cy<11>
    SLICE_X12Y45.COUT    Tbyp                  0.076   s_bckgnd_gain_data_in<10>
                                                       Madd_lts[23]_GND_6_o_add_2464_OUT_cy<15>
    SLICE_X12Y46.CIN     net (fanout=1)        0.003   Madd_lts[23]_GND_6_o_add_2464_OUT_cy<15>
    SLICE_X12Y46.BMUX    Tcinb                 0.260   i_MEAN_16K/s_acc_reflect_wmean_3_BRB2
                                                       Madd_lts[23]_GND_6_o_add_2464_OUT_cy<19>
    SLICE_X14Y45.D1      net (fanout=2)        0.892   lts[23]_GND_6_o_add_2464_OUT<17>
    SLICE_X14Y45.DMUX    Topdd                 0.455   Mcompar_PWR_6_o_lts[23]_LessThan_2466_o_cy<3>
                                                       Mcompar_PWR_6_o_lts[23]_LessThan_2466_o_lut<3>
                                                       Mcompar_PWR_6_o_lts[23]_LessThan_2466_o_cy<3>
    SLICE_X13Y47.C4      net (fanout=1)        0.829   Mcompar_PWR_6_o_lts[23]_LessThan_2466_o_cy<3>
    SLICE_X13Y47.C       Tilo                  0.259   lts<16>
                                                       lut24051_5539
    SLICE_X25Y47.B2      net (fanout=8)        1.869   lut24051_5539
    SLICE_X25Y47.B       Tilo                  0.259   lut30919_7867
                                                       lut24056_5544
    SLICE_X25Y47.D3      net (fanout=12)       1.093   lut24056_5544
    SLICE_X25Y47.D       Tilo                  0.259   lut30919_7867
                                                       lut30919_7867
    SLICE_X25Y47.CE      net (fanout=7)        0.524   lut30919_7867
    SLICE_X25Y47.CLK     Tceck                 0.360   lut30919_7867
                                                       afeaddr_0
    -------------------------------------------------  ---------------------------
    Total                                      9.118ns (2.916ns logic, 6.202ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     97.429ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lts_1 (FF)
  Destination:          afeaddr_0 (FF)
  Requirement:          106.665ns
  Data Path Delay:      9.093ns (Levels of Logic = 9)
  Clock Path Skew:      -0.108ns (0.287 - 0.395)
  Source Clock:         clkx rising at 0.000ns
  Destination Clock:    clkx rising at 106.665ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: lts_1 to afeaddr_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y45.DMUX    Tshcko                0.461   lts<0>
                                                       lts_1
    SLICE_X12Y42.B2      net (fanout=1)        0.983   lts<1>
    SLICE_X12Y42.COUT    Topcyb                0.375   s_bkgnd_mab_gain<4>
                                                       lts<1>_rt
                                                       Madd_lts[23]_GND_6_o_add_2464_OUT_cy<3>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   Madd_lts[23]_GND_6_o_add_2464_OUT_cy<3>
    SLICE_X12Y43.COUT    Tbyp                  0.076   ggain_imageA_5
                                                       Madd_lts[23]_GND_6_o_add_2464_OUT_cy<7>
    SLICE_X12Y44.CIN     net (fanout=1)        0.003   Madd_lts[23]_GND_6_o_add_2464_OUT_cy<7>
    SLICE_X12Y44.COUT    Tbyp                  0.076   s_bckgnd_gain_wr_addr<7>
                                                       Madd_lts[23]_GND_6_o_add_2464_OUT_cy<11>
    SLICE_X12Y45.CIN     net (fanout=1)        0.003   Madd_lts[23]_GND_6_o_add_2464_OUT_cy<11>
    SLICE_X12Y45.COUT    Tbyp                  0.076   s_bckgnd_gain_data_in<10>
                                                       Madd_lts[23]_GND_6_o_add_2464_OUT_cy<15>
    SLICE_X12Y46.CIN     net (fanout=1)        0.003   Madd_lts[23]_GND_6_o_add_2464_OUT_cy<15>
    SLICE_X12Y46.DMUX    Tcind                 0.272   i_MEAN_16K/s_acc_reflect_wmean_3_BRB2
                                                       Madd_lts[23]_GND_6_o_add_2464_OUT_cy<19>
    SLICE_X14Y45.D2      net (fanout=2)        0.842   lts[23]_GND_6_o_add_2464_OUT<19>
    SLICE_X14Y45.DMUX    Topdd                 0.468   Mcompar_PWR_6_o_lts[23]_LessThan_2466_o_cy<3>
                                                       Mcompar_PWR_6_o_lts[23]_LessThan_2466_o_lutdi2
                                                       Mcompar_PWR_6_o_lts[23]_LessThan_2466_o_cy<3>
    SLICE_X13Y47.C4      net (fanout=1)        0.829   Mcompar_PWR_6_o_lts[23]_LessThan_2466_o_cy<3>
    SLICE_X13Y47.C       Tilo                  0.259   lts<16>
                                                       lut24051_5539
    SLICE_X25Y47.B2      net (fanout=8)        1.869   lut24051_5539
    SLICE_X25Y47.B       Tilo                  0.259   lut30919_7867
                                                       lut24056_5544
    SLICE_X25Y47.D3      net (fanout=12)       1.093   lut24056_5544
    SLICE_X25Y47.D       Tilo                  0.259   lut30919_7867
                                                       lut30919_7867
    SLICE_X25Y47.CE      net (fanout=7)        0.524   lut30919_7867
    SLICE_X25Y47.CLK     Tceck                 0.360   lut30919_7867
                                                       afeaddr_0
    -------------------------------------------------  ---------------------------
    Total                                      9.093ns (2.941ns logic, 6.152ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------

Paths for end point afen (SLICE_X27Y47.CE), 494 paths
--------------------------------------------------------------------------------
Slack (setup path):     97.427ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lts_1 (FF)
  Destination:          afen (FF)
  Requirement:          106.665ns
  Data Path Delay:      9.081ns (Levels of Logic = 9)
  Clock Path Skew:      -0.122ns (0.273 - 0.395)
  Source Clock:         clkx rising at 0.000ns
  Destination Clock:    clkx rising at 106.665ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: lts_1 to afen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y45.DMUX    Tshcko                0.461   lts<0>
                                                       lts_1
    SLICE_X12Y42.B2      net (fanout=1)        0.983   lts<1>
    SLICE_X12Y42.COUT    Topcyb                0.375   s_bkgnd_mab_gain<4>
                                                       lts<1>_rt
                                                       Madd_lts[23]_GND_6_o_add_2464_OUT_cy<3>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   Madd_lts[23]_GND_6_o_add_2464_OUT_cy<3>
    SLICE_X12Y43.COUT    Tbyp                  0.076   ggain_imageA_5
                                                       Madd_lts[23]_GND_6_o_add_2464_OUT_cy<7>
    SLICE_X12Y44.CIN     net (fanout=1)        0.003   Madd_lts[23]_GND_6_o_add_2464_OUT_cy<7>
    SLICE_X12Y44.COUT    Tbyp                  0.076   s_bckgnd_gain_wr_addr<7>
                                                       Madd_lts[23]_GND_6_o_add_2464_OUT_cy<11>
    SLICE_X12Y45.CIN     net (fanout=1)        0.003   Madd_lts[23]_GND_6_o_add_2464_OUT_cy<11>
    SLICE_X12Y45.COUT    Tbyp                  0.076   s_bckgnd_gain_data_in<10>
                                                       Madd_lts[23]_GND_6_o_add_2464_OUT_cy<15>
    SLICE_X12Y46.CIN     net (fanout=1)        0.003   Madd_lts[23]_GND_6_o_add_2464_OUT_cy<15>
    SLICE_X12Y46.BMUX    Tcinb                 0.260   i_MEAN_16K/s_acc_reflect_wmean_3_BRB2
                                                       Madd_lts[23]_GND_6_o_add_2464_OUT_cy<19>
    SLICE_X14Y45.D1      net (fanout=2)        0.892   lts[23]_GND_6_o_add_2464_OUT<17>
    SLICE_X14Y45.DMUX    Topdd                 0.468   Mcompar_PWR_6_o_lts[23]_LessThan_2466_o_cy<3>
                                                       Mcompar_PWR_6_o_lts[23]_LessThan_2466_o_lutdi2
                                                       Mcompar_PWR_6_o_lts[23]_LessThan_2466_o_cy<3>
    SLICE_X13Y47.C4      net (fanout=1)        0.829   Mcompar_PWR_6_o_lts[23]_LessThan_2466_o_cy<3>
    SLICE_X13Y47.C       Tilo                  0.259   lts<16>
                                                       lut24051_5539
    SLICE_X25Y47.B2      net (fanout=8)        1.869   lut24051_5539
    SLICE_X25Y47.B       Tilo                  0.259   lut30919_7867
                                                       lut24056_5544
    SLICE_X25Y47.D3      net (fanout=12)       1.093   lut24056_5544
    SLICE_X25Y47.D       Tilo                  0.259   lut30919_7867
                                                       lut30919_7867
    SLICE_X27Y47.CE      net (fanout=7)        0.494   lut30919_7867
    SLICE_X27Y47.CLK     Tceck                 0.340   afen
                                                       afen
    -------------------------------------------------  ---------------------------
    Total                                      9.081ns (2.909ns logic, 6.172ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     97.440ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lts_1 (FF)
  Destination:          afen (FF)
  Requirement:          106.665ns
  Data Path Delay:      9.068ns (Levels of Logic = 9)
  Clock Path Skew:      -0.122ns (0.273 - 0.395)
  Source Clock:         clkx rising at 0.000ns
  Destination Clock:    clkx rising at 106.665ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: lts_1 to afen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y45.DMUX    Tshcko                0.461   lts<0>
                                                       lts_1
    SLICE_X12Y42.B2      net (fanout=1)        0.983   lts<1>
    SLICE_X12Y42.COUT    Topcyb                0.375   s_bkgnd_mab_gain<4>
                                                       lts<1>_rt
                                                       Madd_lts[23]_GND_6_o_add_2464_OUT_cy<3>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   Madd_lts[23]_GND_6_o_add_2464_OUT_cy<3>
    SLICE_X12Y43.COUT    Tbyp                  0.076   ggain_imageA_5
                                                       Madd_lts[23]_GND_6_o_add_2464_OUT_cy<7>
    SLICE_X12Y44.CIN     net (fanout=1)        0.003   Madd_lts[23]_GND_6_o_add_2464_OUT_cy<7>
    SLICE_X12Y44.COUT    Tbyp                  0.076   s_bckgnd_gain_wr_addr<7>
                                                       Madd_lts[23]_GND_6_o_add_2464_OUT_cy<11>
    SLICE_X12Y45.CIN     net (fanout=1)        0.003   Madd_lts[23]_GND_6_o_add_2464_OUT_cy<11>
    SLICE_X12Y45.COUT    Tbyp                  0.076   s_bckgnd_gain_data_in<10>
                                                       Madd_lts[23]_GND_6_o_add_2464_OUT_cy<15>
    SLICE_X12Y46.CIN     net (fanout=1)        0.003   Madd_lts[23]_GND_6_o_add_2464_OUT_cy<15>
    SLICE_X12Y46.BMUX    Tcinb                 0.260   i_MEAN_16K/s_acc_reflect_wmean_3_BRB2
                                                       Madd_lts[23]_GND_6_o_add_2464_OUT_cy<19>
    SLICE_X14Y45.D1      net (fanout=2)        0.892   lts[23]_GND_6_o_add_2464_OUT<17>
    SLICE_X14Y45.DMUX    Topdd                 0.455   Mcompar_PWR_6_o_lts[23]_LessThan_2466_o_cy<3>
                                                       Mcompar_PWR_6_o_lts[23]_LessThan_2466_o_lut<3>
                                                       Mcompar_PWR_6_o_lts[23]_LessThan_2466_o_cy<3>
    SLICE_X13Y47.C4      net (fanout=1)        0.829   Mcompar_PWR_6_o_lts[23]_LessThan_2466_o_cy<3>
    SLICE_X13Y47.C       Tilo                  0.259   lts<16>
                                                       lut24051_5539
    SLICE_X25Y47.B2      net (fanout=8)        1.869   lut24051_5539
    SLICE_X25Y47.B       Tilo                  0.259   lut30919_7867
                                                       lut24056_5544
    SLICE_X25Y47.D3      net (fanout=12)       1.093   lut24056_5544
    SLICE_X25Y47.D       Tilo                  0.259   lut30919_7867
                                                       lut30919_7867
    SLICE_X27Y47.CE      net (fanout=7)        0.494   lut30919_7867
    SLICE_X27Y47.CLK     Tceck                 0.340   afen
                                                       afen
    -------------------------------------------------  ---------------------------
    Total                                      9.068ns (2.896ns logic, 6.172ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     97.465ns (requirement - (data path - clock path skew + uncertainty))
  Source:               lts_1 (FF)
  Destination:          afen (FF)
  Requirement:          106.665ns
  Data Path Delay:      9.043ns (Levels of Logic = 9)
  Clock Path Skew:      -0.122ns (0.273 - 0.395)
  Source Clock:         clkx rising at 0.000ns
  Destination Clock:    clkx rising at 106.665ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: lts_1 to afen
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X15Y45.DMUX    Tshcko                0.461   lts<0>
                                                       lts_1
    SLICE_X12Y42.B2      net (fanout=1)        0.983   lts<1>
    SLICE_X12Y42.COUT    Topcyb                0.375   s_bkgnd_mab_gain<4>
                                                       lts<1>_rt
                                                       Madd_lts[23]_GND_6_o_add_2464_OUT_cy<3>
    SLICE_X12Y43.CIN     net (fanout=1)        0.003   Madd_lts[23]_GND_6_o_add_2464_OUT_cy<3>
    SLICE_X12Y43.COUT    Tbyp                  0.076   ggain_imageA_5
                                                       Madd_lts[23]_GND_6_o_add_2464_OUT_cy<7>
    SLICE_X12Y44.CIN     net (fanout=1)        0.003   Madd_lts[23]_GND_6_o_add_2464_OUT_cy<7>
    SLICE_X12Y44.COUT    Tbyp                  0.076   s_bckgnd_gain_wr_addr<7>
                                                       Madd_lts[23]_GND_6_o_add_2464_OUT_cy<11>
    SLICE_X12Y45.CIN     net (fanout=1)        0.003   Madd_lts[23]_GND_6_o_add_2464_OUT_cy<11>
    SLICE_X12Y45.COUT    Tbyp                  0.076   s_bckgnd_gain_data_in<10>
                                                       Madd_lts[23]_GND_6_o_add_2464_OUT_cy<15>
    SLICE_X12Y46.CIN     net (fanout=1)        0.003   Madd_lts[23]_GND_6_o_add_2464_OUT_cy<15>
    SLICE_X12Y46.DMUX    Tcind                 0.272   i_MEAN_16K/s_acc_reflect_wmean_3_BRB2
                                                       Madd_lts[23]_GND_6_o_add_2464_OUT_cy<19>
    SLICE_X14Y45.D2      net (fanout=2)        0.842   lts[23]_GND_6_o_add_2464_OUT<19>
    SLICE_X14Y45.DMUX    Topdd                 0.468   Mcompar_PWR_6_o_lts[23]_LessThan_2466_o_cy<3>
                                                       Mcompar_PWR_6_o_lts[23]_LessThan_2466_o_lutdi2
                                                       Mcompar_PWR_6_o_lts[23]_LessThan_2466_o_cy<3>
    SLICE_X13Y47.C4      net (fanout=1)        0.829   Mcompar_PWR_6_o_lts[23]_LessThan_2466_o_cy<3>
    SLICE_X13Y47.C       Tilo                  0.259   lts<16>
                                                       lut24051_5539
    SLICE_X25Y47.B2      net (fanout=8)        1.869   lut24051_5539
    SLICE_X25Y47.B       Tilo                  0.259   lut30919_7867
                                                       lut24056_5544
    SLICE_X25Y47.D3      net (fanout=12)       1.093   lut24056_5544
    SLICE_X25Y47.D       Tilo                  0.259   lut30919_7867
                                                       lut30919_7867
    SLICE_X27Y47.CE      net (fanout=7)        0.494   lut30919_7867
    SLICE_X27Y47.CLK     Tceck                 0.340   afen
                                                       afen
    -------------------------------------------------  ---------------------------
    Total                                      9.043ns (2.921ns logic, 6.122ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkx = PERIOD TIMEGRP "clkx" 106.665 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point s_tab_confirm_A (SLICE_X28Y35.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.412ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_tab_confirm_A (FF)
  Destination:          s_tab_confirm_A (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkx rising at 106.665ns
  Destination Clock:    clkx rising at 106.665ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_tab_confirm_A to s_tab_confirm_A
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y35.AQ      Tcko                  0.200   s_tab_confirm_B
                                                       s_tab_confirm_A
    SLICE_X28Y35.A6      net (fanout=2)        0.022   s_tab_confirm_A
    SLICE_X28Y35.CLK     Tah         (-Th)    -0.190   s_tab_confirm_B
                                                       lut22572_5008
                                                       s_tab_confirm_A
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.390ns logic, 0.022ns route)
                                                       (94.7% logic, 5.3% route)

--------------------------------------------------------------------------------

Paths for end point s_tejetbuff_18 (SLICE_X32Y66.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_tejetbuff_18 (FF)
  Destination:          s_tejetbuff_18 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkx rising at 106.665ns
  Destination Clock:    clkx rising at 106.665ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_tejetbuff_18 to s_tejetbuff_18
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y66.AQ      Tcko                  0.200   s_tejetbuff<18>
                                                       s_tejetbuff_18
    SLICE_X32Y66.A6      net (fanout=3)        0.023   s_tejetbuff<18>
    SLICE_X32Y66.CLK     Tah         (-Th)    -0.190   s_tejetbuff<18>
                                                       lut30251_7595
                                                       s_tejetbuff_18
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point data_rd_12 (SLICE_X20Y27.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.415ns (requirement - (clock path skew + uncertainty - data path))
  Source:               data_rd_12 (FF)
  Destination:          data_rd_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.415ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkx rising at 106.665ns
  Destination Clock:    clkx rising at 106.665ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: data_rd_12 to data_rd_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y27.AQ      Tcko                  0.200   data_rd<14>
                                                       data_rd_12
    SLICE_X20Y27.A6      net (fanout=2)        0.025   data_rd<12>
    SLICE_X20Y27.CLK     Tah         (-Th)    -0.190   data_rd<14>
                                                       lut23578_5489
                                                       data_rd_12
    -------------------------------------------------  ---------------------------
    Total                                      0.415ns (0.390ns logic, 0.025ns route)
                                                       (94.0% logic, 6.0% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkx = PERIOD TIMEGRP "clkx" 106.665 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 105.026ns (period - min period limit)
  Period: 106.665ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: LED1_OBUF/CLK0
  Logical resource: LED1/CK0
  Location pin: OLOGIC_X0Y18.CLK0
  Clock network: clkx
--------------------------------------------------------------------------------
Slack: 105.606ns (period - min period limit)
  Period: 106.665ns
  Min period limit: 1.059ns (944.287MHz) (Tickper)
  Physical resource: FPGA_RSTCOM_IBUF/CLK0
  Logical resource: comrst/CLK0
  Location pin: ILOGIC_X0Y23.CLK0
  Clock network: clkx
--------------------------------------------------------------------------------
Slack: 105.627ns (period - min period limit)
  Period: 106.665ns
  Min period limit: 1.038ns (963.391MHz) (Tcp)
  Physical resource: N5/CLK
  Logical resource: Mram_tabejeta2/DP.HIGH/CLK
  Location pin: SLICE_X30Y45.CLK
  Clock network: clkx
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkaq = PERIOD TIMEGRP "clkaq" 17.776 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 326903 paths analyzed, 15546 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  16.740ns.
--------------------------------------------------------------------------------

Paths for end point i_MEAN_16K/i_ACCB_MEAN/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X2Y34.ADDRA13), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.518ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MEAN_16K/s_floor_addr_8 (FF)
  Destination:          i_MEAN_16K/i_ACCB_MEAN/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          8.888ns
  Data Path Delay:      8.347ns (Levels of Logic = 1)
  Clock Path Skew:      0.012ns (0.513 - 0.501)
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    clkaq_BUFG falling at 8.888ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_MEAN_16K/s_floor_addr_8 to i_MEAN_16K/i_ACCB_MEAN/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y46.AQ      Tcko                  0.447   i_MEAN_16K/s_floor_addr<8>
                                                       i_MEAN_16K/s_floor_addr_8
    SLICE_X5Y53.B4       net (fanout=4)        2.173   i_MEAN_16K/s_floor_addr<8>
    SLICE_X5Y53.BMUX     Tilo                  0.313   i_MEAN_16K/s_acc_transluc_rmean<23>
                                                       lut10577_881
    RAMB16_X2Y34.ADDRA13 net (fanout=4)        5.064   ][38300_882
    RAMB16_X2Y34.CLKA    Trcck_ADDRA           0.350   i_MEAN_16K/i_ACCB_MEAN/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       i_MEAN_16K/i_ACCB_MEAN/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      8.347ns (1.110ns logic, 7.237ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.777ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MEAN_16K/s_mean_mux (FF)
  Destination:          i_MEAN_16K/i_ACCB_MEAN/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          8.888ns
  Data Path Delay:      8.003ns (Levels of Logic = 1)
  Clock Path Skew:      -0.073ns (0.426 - 0.499)
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    clkaq_BUFG falling at 8.888ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: i_MEAN_16K/s_mean_mux to i_MEAN_16K/i_ACCB_MEAN/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y58.AQ       Tcko                  0.391   i_MEAN_16K/s_mean_mux
                                                       i_MEAN_16K/s_mean_mux
    SLICE_X5Y53.B5       net (fanout=10)       1.885   i_MEAN_16K/s_mean_mux
    SLICE_X5Y53.BMUX     Tilo                  0.313   i_MEAN_16K/s_acc_transluc_rmean<23>
                                                       lut10577_881
    RAMB16_X2Y34.ADDRA13 net (fanout=4)        5.064   ][38300_882
    RAMB16_X2Y34.CLKA    Trcck_ADDRA           0.350   i_MEAN_16K/i_ACCB_MEAN/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       i_MEAN_16K/i_ACCB_MEAN/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      8.003ns (1.054ns logic, 6.949ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------

Paths for end point i_MEAN_16K/i_ACCB_MEAN/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAMB16_X2Y34.ADDRB6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.711ns (requirement - (data path - clock path skew + uncertainty))
  Source:               pox_1 (FF)
  Destination:          i_MEAN_16K/i_ACCB_MEAN/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram (RAM)
  Requirement:          8.888ns
  Data Path Delay:      8.053ns (Levels of Logic = 0)
  Clock Path Skew:      -0.089ns (0.513 - 0.602)
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    clkaq_BUFG falling at 8.888ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: pox_1 to i_MEAN_16K/i_ACCB_MEAN/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y31.AMUX    Tshcko                0.461   pox<0>
                                                       pox_1
    RAMB16_X2Y34.ADDRB6  net (fanout=71)       7.242   pox<1>
    RAMB16_X2Y34.CLKB    Trcck_ADDRB           0.350   i_MEAN_16K/i_ACCB_MEAN/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
                                                       i_MEAN_16K/i_ACCB_MEAN/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM18.ram
    -------------------------------------------------  ---------------------------
    Total                                      8.053ns (0.811ns logic, 7.242ns route)
                                                       (10.1% logic, 89.9% route)

--------------------------------------------------------------------------------

Paths for end point shot_1b_2 (SLICE_X45Y39.AX), 318 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.770ns (requirement - (data path - clock path skew + uncertainty))
  Source:               defect_b/defect/BU2/U0/gen_sp_ram.spram_inst/qspo_int_3 (FF)
  Destination:          shot_1b_2 (FF)
  Requirement:          8.888ns
  Data Path Delay:      8.041ns (Levels of Logic = 4)
  Clock Path Skew:      -0.042ns (0.388 - 0.430)
  Source Clock:         clkaq_BUFG falling at 8.888ns
  Destination Clock:    clkaq_BUFG rising at 17.776ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: defect_b/defect/BU2/U0/gen_sp_ram.spram_inst/qspo_int_3 to shot_1b_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y22.BQ      Tcko                  0.447   rcontb<3>
                                                       defect_b/defect/BU2/U0/gen_sp_ram.spram_inst/qspo_int_3
    SLICE_X48Y15.A1      net (fanout=8)        1.262   rcontb<3>
    SLICE_X48Y15.A       Tilo                  0.205   lut19008_3237
                                                       lut19008_3237
    SLICE_X49Y19.C2      net (fanout=2)        1.083   lut19008_3237
    SLICE_X49Y19.C       Tilo                  0.259   wcontb_4_BRB4
                                                       lut19010_3239
    SLICE_X46Y24.A1      net (fanout=11)       1.114   ][30782_16328
    SLICE_X46Y24.A       Tilo                  0.203   deb_y2b_3
                                                       lut32446_8188
    SLICE_X49Y42.A1      net (fanout=2)        1.935   lut32446_8188
    SLICE_X49Y42.AMUX    Tilo                  0.313   shot_7b<1>
                                                       lut32457_8193
    SLICE_X45Y39.AX      net (fanout=7)        1.157   lut32457_8193
    SLICE_X45Y39.CLK     Tdick                 0.063   shot_1b<2>
                                                       shot_1b_2
    -------------------------------------------------  ---------------------------
    Total                                      8.041ns (1.490ns logic, 6.551ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.071ns (requirement - (data path - clock path skew + uncertainty))
  Source:               defect_b/defect/BU2/U0/gen_sp_ram.spram_inst/qspo_int_5 (FF)
  Destination:          shot_1b_2 (FF)
  Requirement:          8.888ns
  Data Path Delay:      7.713ns (Levels of Logic = 4)
  Clock Path Skew:      -0.069ns (0.388 - 0.457)
  Source Clock:         clkaq_BUFG falling at 8.888ns
  Destination Clock:    clkaq_BUFG rising at 17.776ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: defect_b/defect/BU2/U0/gen_sp_ram.spram_inst/qspo_int_5 to shot_1b_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y19.BQ      Tcko                  0.447   rcontb<5>
                                                       defect_b/defect/BU2/U0/gen_sp_ram.spram_inst/qspo_int_5
    SLICE_X48Y15.A5      net (fanout=9)        0.934   rcontb<5>
    SLICE_X48Y15.A       Tilo                  0.205   lut19008_3237
                                                       lut19008_3237
    SLICE_X49Y19.C2      net (fanout=2)        1.083   lut19008_3237
    SLICE_X49Y19.C       Tilo                  0.259   wcontb_4_BRB4
                                                       lut19010_3239
    SLICE_X46Y24.A1      net (fanout=11)       1.114   ][30782_16328
    SLICE_X46Y24.A       Tilo                  0.203   deb_y2b_3
                                                       lut32446_8188
    SLICE_X49Y42.A1      net (fanout=2)        1.935   lut32446_8188
    SLICE_X49Y42.AMUX    Tilo                  0.313   shot_7b<1>
                                                       lut32457_8193
    SLICE_X45Y39.AX      net (fanout=7)        1.157   lut32457_8193
    SLICE_X45Y39.CLK     Tdick                 0.063   shot_1b<2>
                                                       shot_1b_2
    -------------------------------------------------  ---------------------------
    Total                                      7.713ns (1.490ns logic, 6.223ns route)
                                                       (19.3% logic, 80.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.426ns (requirement - (data path - clock path skew + uncertainty))
  Source:               defect_b/defect/BU2/U0/gen_sp_ram.spram_inst/qspo_int_2 (FF)
  Destination:          shot_1b_2 (FF)
  Requirement:          8.888ns
  Data Path Delay:      7.383ns (Levels of Logic = 4)
  Clock Path Skew:      -0.044ns (0.388 - 0.432)
  Source Clock:         clkaq_BUFG falling at 8.888ns
  Destination Clock:    clkaq_BUFG rising at 17.776ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: defect_b/defect/BU2/U0/gen_sp_ram.spram_inst/qspo_int_2 to shot_1b_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y21.BQ      Tcko                  0.447   rcontb<2>
                                                       defect_b/defect/BU2/U0/gen_sp_ram.spram_inst/qspo_int_2
    SLICE_X49Y18.B4      net (fanout=6)        1.164   rcontb<2>
    SLICE_X49Y18.B       Tilo                  0.259   deb_reflecb<1>
                                                       lut19007_3236
    SLICE_X49Y19.C4      net (fanout=3)        0.469   lut19007_3236
    SLICE_X49Y19.C       Tilo                  0.259   wcontb_4_BRB4
                                                       lut19010_3239
    SLICE_X46Y24.A1      net (fanout=11)       1.114   ][30782_16328
    SLICE_X46Y24.A       Tilo                  0.203   deb_y2b_3
                                                       lut32446_8188
    SLICE_X49Y42.A1      net (fanout=2)        1.935   lut32446_8188
    SLICE_X49Y42.AMUX    Tilo                  0.313   shot_7b<1>
                                                       lut32457_8193
    SLICE_X45Y39.AX      net (fanout=7)        1.157   lut32457_8193
    SLICE_X45Y39.CLK     Tdick                 0.063   shot_1b<2>
                                                       shot_1b_2
    -------------------------------------------------  ---------------------------
    Total                                      7.383ns (1.544ns logic, 5.839ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkaq = PERIOD TIMEGRP "clkaq" 17.776 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point s_ramdata_4_0 (SLICE_X34Y8.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.410ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_sram_line_0_P_0 (FF)
  Destination:          s_ramdata_4_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.002ns (0.031 - 0.029)
  Source Clock:         clkaq_BUFG rising at 17.776ns
  Destination Clock:    clkaq_BUFG rising at 17.776ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_0_P_0 to s_ramdata_4_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y8.DQ       Tcko                  0.198   s_sram_line_0_P_0
                                                       s_sram_line_0_P_0
    SLICE_X34Y8.C6       net (fanout=1)        0.017   s_sram_line_0_P_0
    SLICE_X34Y8.CLK      Tah         (-Th)    -0.197   s_ramdata_3<0>
                                                       lut15837_2080
                                                       s_ramdata_4_0
    -------------------------------------------------  ---------------------------
    Total                                      0.412ns (0.395ns logic, 0.017ns route)
                                                       (95.9% logic, 4.1% route)

--------------------------------------------------------------------------------

Paths for end point flagxa_26 (SLICE_X36Y35.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               flagxa_26 (FF)
  Destination:          flagxa_26 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.411ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 17.776ns
  Destination Clock:    clkaq_BUFG rising at 17.776ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: flagxa_26 to flagxa_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y35.AQ      Tcko                  0.200   flagxa<27>
                                                       flagxa_26
    SLICE_X36Y35.A6      net (fanout=2)        0.021   flagxa<26>
    SLICE_X36Y35.CLK     Tah         (-Th)    -0.190   flagxa<27>
                                                       ][9642_3216
                                                       flagxa_26
    -------------------------------------------------  ---------------------------
    Total                                      0.411ns (0.390ns logic, 0.021ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Paths for end point sortb_29_0 (SLICE_X36Y46.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.411ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sortb_29_0 (FF)
  Destination:          sortb_29_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.411ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 17.776ns
  Destination Clock:    clkaq_BUFG rising at 17.776ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sortb_29_0 to sortb_29_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y46.AQ      Tcko                  0.200   sortb_29<0>
                                                       sortb_29_0
    SLICE_X36Y46.A6      net (fanout=2)        0.021   sortb_29<0>
    SLICE_X36Y46.CLK     Tah         (-Th)    -0.190   sortb_29<0>
                                                       lut21390_4405
                                                       sortb_29_0
    -------------------------------------------------  ---------------------------
    Total                                      0.411ns (0.390ns logic, 0.021ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkaq = PERIOD TIMEGRP "clkaq" 17.776 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 14.652ns (period - min period limit)
  Period: 17.776ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: i_MEAN_16K/i_ACC2B_MEAN/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: i_MEAN_16K/i_ACC2B_MEAN/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X0Y35.CLKAWRCLK
  Clock network: clkaq_BUFG
--------------------------------------------------------------------------------
Slack: 14.652ns (period - min period limit)
  Period: 17.776ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: i_MEAN_16K/i_ACC2B_MEAN/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Logical resource: i_MEAN_16K/i_ACC2B_MEAN/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKBRDCLK
  Location pin: RAMB8_X0Y35.CLKBRDCLK
  Clock network: clkaq_BUFG
--------------------------------------------------------------------------------
Slack: 14.652ns (period - min period limit)
  Period: 17.776ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: i_MEAN_16K/i_ACCB_MEAN/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Logical resource: i_MEAN_16K/i_ACCB_MEAN/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/s6_noinit.ram/SDP.SIMPLE_PRIM9.ram/CLKAWRCLK
  Location pin: RAMB8_X2Y32.CLKAWRCLK
  Clock network: clkaq_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clkfx = PERIOD TIMEGRP "clkfx" TS_CLK37 / 3 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 98 paths analyzed, 78 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.970ns.
--------------------------------------------------------------------------------

Paths for end point clkaq_1 (OLOGIC_X0Y57.D1), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     4.918ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clkaq (FF)
  Destination:          clkaq_1 (FF)
  Requirement:          8.888ns
  Data Path Delay:      4.359ns (Levels of Logic = 1)
  Clock Path Skew:      0.540ns (0.939 - 0.399)
  Source Clock:         clk2x rising at 0.000ns
  Destination Clock:    clk2x rising at 8.888ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clkaq to clkaq_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y62.AQ      Tcko                  0.447   clkaq
                                                       clkaq
    SLICE_X22Y62.A6      net (fanout=2)        0.127   clkaq
    SLICE_X22Y62.A       Tilo                  0.203   clkaq
                                                       ][37931_697_INV_0
    OLOGIC_X0Y57.D1      net (fanout=1)        2.779   ][37931_697
    OLOGIC_X0Y57.CLK0    Todck                 0.803   clkaq_1
                                                       clkaq_1
    -------------------------------------------------  ---------------------------
    Total                                      4.359ns (1.453ns logic, 2.906ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------

Paths for end point dv1_2 (SLICE_X25Y33.B2), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.065ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dv1_5 (FF)
  Destination:          dv1_2 (FF)
  Requirement:          8.888ns
  Data Path Delay:      2.662ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.154 - 0.164)
  Source Clock:         clk2x rising at 0.000ns
  Destination Clock:    clk2x rising at 8.888ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dv1_5 to dv1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y32.BQ      Tcko                  0.408   dv1<5>
                                                       dv1_5
    SLICE_X25Y32.B2      net (fanout=2)        0.606   dv1<5>
    SLICE_X25Y32.B       Tilo                  0.259   dv1<1>
                                                       lut16232_2834
    SLICE_X25Y33.B2      net (fanout=5)        1.067   lut16232_2834
    SLICE_X25Y33.CLK     Tas                   0.322   dv1<3>
                                                       lut16244_2840
                                                       dv1_2
    -------------------------------------------------  ---------------------------
    Total                                      2.662ns (0.989ns logic, 1.673ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.540ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dv1_4 (FF)
  Destination:          dv1_2 (FF)
  Requirement:          8.888ns
  Data Path Delay:      2.187ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.154 - 0.164)
  Source Clock:         clk2x rising at 0.000ns
  Destination Clock:    clk2x rising at 8.888ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dv1_4 to dv1_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y32.AQ      Tcko                  0.408   dv1<5>
                                                       dv1_4
    SLICE_X25Y32.B6      net (fanout=3)        0.131   dv1<4>
    SLICE_X25Y32.B       Tilo                  0.259   dv1<1>
                                                       lut16232_2834
    SLICE_X25Y33.B2      net (fanout=5)        1.067   lut16232_2834
    SLICE_X25Y33.CLK     Tas                   0.322   dv1<3>
                                                       lut16244_2840
                                                       dv1_2
    -------------------------------------------------  ---------------------------
    Total                                      2.187ns (0.989ns logic, 1.198ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------

Paths for end point ck1us (SLICE_X25Y33.A3), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     6.212ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dv1_5 (FF)
  Destination:          ck1us (FF)
  Requirement:          8.888ns
  Data Path Delay:      2.515ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.154 - 0.164)
  Source Clock:         clk2x rising at 0.000ns
  Destination Clock:    clk2x rising at 8.888ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dv1_5 to ck1us
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y32.BQ      Tcko                  0.408   dv1<5>
                                                       dv1_5
    SLICE_X25Y32.B2      net (fanout=2)        0.606   dv1<5>
    SLICE_X25Y32.B       Tilo                  0.259   dv1<1>
                                                       lut16232_2834
    SLICE_X25Y33.A3      net (fanout=5)        0.920   lut16232_2834
    SLICE_X25Y33.CLK     Tas                   0.322   dv1<3>
                                                       lut53333_16219
                                                       ck1us
    -------------------------------------------------  ---------------------------
    Total                                      2.515ns (0.989ns logic, 1.526ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     6.687ns (requirement - (data path - clock path skew + uncertainty))
  Source:               dv1_4 (FF)
  Destination:          ck1us (FF)
  Requirement:          8.888ns
  Data Path Delay:      2.040ns (Levels of Logic = 2)
  Clock Path Skew:      -0.010ns (0.154 - 0.164)
  Source Clock:         clk2x rising at 0.000ns
  Destination Clock:    clk2x rising at 8.888ns
  Clock Uncertainty:    0.151ns

  Clock Uncertainty:          0.151ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.230ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: dv1_4 to ck1us
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y32.AQ      Tcko                  0.408   dv1<5>
                                                       dv1_4
    SLICE_X25Y32.B6      net (fanout=3)        0.131   dv1<4>
    SLICE_X25Y32.B       Tilo                  0.259   dv1<1>
                                                       lut16232_2834
    SLICE_X25Y33.A3      net (fanout=5)        0.920   lut16232_2834
    SLICE_X25Y33.CLK     Tas                   0.322   dv1<3>
                                                       lut53333_16219
                                                       ck1us
    -------------------------------------------------  ---------------------------
    Total                                      2.040ns (0.989ns logic, 1.051ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clkfx = PERIOD TIMEGRP "clkfx" TS_CLK37 / 3 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point dv1_4 (SLICE_X24Y32.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.419ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dv1_4 (FF)
  Destination:          dv1_4 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.419ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk2x rising at 8.888ns
  Destination Clock:    clk2x rising at 8.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dv1_4 to dv1_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X24Y32.AQ      Tcko                  0.200   dv1<5>
                                                       dv1_4
    SLICE_X24Y32.A6      net (fanout=3)        0.029   dv1<4>
    SLICE_X24Y32.CLK     Tah         (-Th)    -0.190   dv1<5>
                                                       lut16254_2846
                                                       dv1_4
    -------------------------------------------------  ---------------------------
    Total                                      0.419ns (0.390ns logic, 0.029ns route)
                                                       (93.1% logic, 6.9% route)

--------------------------------------------------------------------------------

Paths for end point clkxx (SLICE_X30Y47.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.429ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dv3_3 (FF)
  Destination:          clkxx (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.429ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk2x rising at 8.888ns
  Destination Clock:    clk2x rising at 8.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: dv3_3 to clkxx
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y47.BQ      Tcko                  0.234   dv3<0>
                                                       dv3_3
    SLICE_X30Y47.B5      net (fanout=2)        0.064   dv3<3>
    SLICE_X30Y47.CLK     Tah         (-Th)    -0.131   dv3<0>
                                                       lut53323_16213
                                                       clkxx
    -------------------------------------------------  ---------------------------
    Total                                      0.429ns (0.365ns logic, 0.064ns route)
                                                       (85.1% logic, 14.9% route)

--------------------------------------------------------------------------------

Paths for end point clkaq (SLICE_X22Y62.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.456ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clkaq (FF)
  Destination:          clkaq (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.456ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk2x rising at 8.888ns
  Destination Clock:    clk2x rising at 8.888ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clkaq to clkaq
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X22Y62.AQ      Tcko                  0.234   clkaq
                                                       clkaq
    SLICE_X22Y62.A6      net (fanout=2)        0.025   clkaq
    SLICE_X22Y62.CLK     Tah         (-Th)    -0.197   clkaq
                                                       ][37931_697_INV_0
                                                       clkaq
    -------------------------------------------------  ---------------------------
    Total                                      0.456ns (0.431ns logic, 0.025ns route)
                                                       (94.5% logic, 5.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clkfx = PERIOD TIMEGRP "clkfx" TS_CLK37 / 3 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.158ns (period - min period limit)
  Period: 8.888ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: BUFG_inst/I0
  Logical resource: BUFG_inst/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: clkfx
--------------------------------------------------------------------------------
Slack: 7.249ns (period - min period limit)
  Period: 8.888ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: clkaq_1/CLK0
  Logical resource: clkaq_1/CK0
  Location pin: OLOGIC_X0Y57.CLK0
  Clock network: clk2x
--------------------------------------------------------------------------------
Slack: 8.458ns (period - min period limit)
  Period: 8.888ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: dv1<5>/CLK
  Logical resource: dv1_4/CK
  Location pin: SLICE_X24Y32.CLK
  Clock network: clk2x
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_reading_sram_active_LDC = MAXDELAY TO TIMEGRP        
 "TO_s_reading_sram_active_LDC" TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.544ns.
--------------------------------------------------------------------------------

Paths for end point s_reading_sram_active_LDC (SLICE_X35Y17.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    12.232ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_reading_sram_active_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.544ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut9584_438 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_reading_sram_active_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X35Y17.B3      net (fanout=957)      4.144   i_MAIN_RESET/s_external_reset_1
    SLICE_X35Y17.B       Tilo                  0.259   s_reading_sram_active_LDC
                                                       lut9582_436
    SLICE_X35Y17.SR      net (fanout=2)        0.470   ][37702_437
    SLICE_X35Y17.CLK     Trck                  0.280   s_reading_sram_active_LDC
                                                       s_reading_sram_active_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.544ns (0.930ns logic, 4.614ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    14.683ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_reading_sram_active_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.093ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9584_438 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_reading_sram_active_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X35Y17.B4      net (fanout=83)       1.693   canincfifoline
    SLICE_X35Y17.B       Tilo                  0.259   s_reading_sram_active_LDC
                                                       lut9582_436
    SLICE_X35Y17.SR      net (fanout=2)        0.470   ][37702_437
    SLICE_X35Y17.CLK     Trck                  0.280   s_reading_sram_active_LDC
                                                       s_reading_sram_active_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.093ns (0.930ns logic, 2.163ns route)
                                                       (30.1% logic, 69.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    15.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_reading_sram_active_C (FF)
  Destination:          s_reading_sram_active_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.486ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9584_438 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_reading_sram_active_C to s_reading_sram_active_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y19.CQ      Tcko                  0.391   s_reading_sram_active_C
                                                       s_reading_sram_active_C
    SLICE_X35Y17.A4      net (fanout=1)        0.463   s_reading_sram_active_C
    SLICE_X35Y17.A       Tilo                  0.259   s_reading_sram_active_LDC
                                                       lut15031_1938
    SLICE_X35Y17.B5      net (fanout=3)        0.364   lut15031_1938
    SLICE_X35Y17.B       Tilo                  0.259   s_reading_sram_active_LDC
                                                       lut9582_436
    SLICE_X35Y17.SR      net (fanout=2)        0.470   ][37702_437
    SLICE_X35Y17.CLK     Trck                  0.280   s_reading_sram_active_LDC
                                                       s_reading_sram_active_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.486ns (1.189ns logic, 1.297ns route)
                                                       (47.8% logic, 52.2% route)

--------------------------------------------------------------------------------

Paths for end point s_reading_sram_active_LDC (SLICE_X35Y17.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  12.459ns (requirement - data path)
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_reading_sram_active_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.317ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_reading_sram_active_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X35Y17.B3      net (fanout=957)      4.144   i_MAIN_RESET/s_external_reset_1
    SLICE_X35Y17.BMUX    Tilo                  0.313   s_reading_sram_active_LDC
                                                       lut9584_438
    SLICE_X35Y17.CLK     net (fanout=2)        0.469   lut9584_438
    -------------------------------------------------  ---------------------------
    Total                                      5.317ns (0.704ns logic, 4.613ns route)
                                                       (13.2% logic, 86.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.910ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_reading_sram_active_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.866ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_reading_sram_active_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X35Y17.B4      net (fanout=83)       1.693   canincfifoline
    SLICE_X35Y17.BMUX    Tilo                  0.313   s_reading_sram_active_LDC
                                                       lut9584_438
    SLICE_X35Y17.CLK     net (fanout=2)        0.469   lut9584_438
    -------------------------------------------------  ---------------------------
    Total                                      2.866ns (0.704ns logic, 2.162ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.517ns (requirement - data path)
  Source:               s_reading_sram_active_C (FF)
  Destination:          s_reading_sram_active_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.259ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_reading_sram_active_C to s_reading_sram_active_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y19.CQ      Tcko                  0.391   s_reading_sram_active_C
                                                       s_reading_sram_active_C
    SLICE_X35Y17.A4      net (fanout=1)        0.463   s_reading_sram_active_C
    SLICE_X35Y17.A       Tilo                  0.259   s_reading_sram_active_LDC
                                                       lut15031_1938
    SLICE_X35Y17.B5      net (fanout=3)        0.364   lut15031_1938
    SLICE_X35Y17.BMUX    Tilo                  0.313   s_reading_sram_active_LDC
                                                       lut9584_438
    SLICE_X35Y17.CLK     net (fanout=2)        0.469   lut9584_438
    -------------------------------------------------  ---------------------------
    Total                                      2.259ns (0.963ns logic, 1.296ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_reading_sram_active_LDC = MAXDELAY TO TIMEGRP         "TO_s_reading_sram_active_LDC" TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_reading_sram_active_LDC (SLICE_X35Y17.SR), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.175ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_reading_sram_active_LDC (LATCH)
  Destination:          s_reading_sram_active_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.175ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut9584_438 falling
  Destination Clock:    lut9584_438 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_reading_sram_active_LDC to s_reading_sram_active_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y17.AQ      Tcklo                 0.235   s_reading_sram_active_LDC
                                                       s_reading_sram_active_LDC
    SLICE_X35Y17.A6      net (fanout=1)        0.017   s_reading_sram_active_LDC
    SLICE_X35Y17.A       Tilo                  0.156   s_reading_sram_active_LDC
                                                       lut15031_1938
    SLICE_X35Y17.B5      net (fanout=3)        0.195   lut15031_1938
    SLICE_X35Y17.B       Tilo                  0.156   s_reading_sram_active_LDC
                                                       lut9582_436
    SLICE_X35Y17.SR      net (fanout=2)        0.261   ][37702_437
    SLICE_X35Y17.CLK     Tremck      (-Th)    -0.155   s_reading_sram_active_LDC
                                                       s_reading_sram_active_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.175ns (0.702ns logic, 0.473ns route)
                                                       (59.7% logic, 40.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.312ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_reading_sram_active_P (FF)
  Destination:          s_reading_sram_active_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.312ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9584_438 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_reading_sram_active_P to s_reading_sram_active_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y17.DQ      Tcko                  0.234   s_reading_sram_active_P
                                                       s_reading_sram_active_P
    SLICE_X35Y17.A3      net (fanout=1)        0.155   s_reading_sram_active_P
    SLICE_X35Y17.A       Tilo                  0.156   s_reading_sram_active_LDC
                                                       lut15031_1938
    SLICE_X35Y17.B5      net (fanout=3)        0.195   lut15031_1938
    SLICE_X35Y17.B       Tilo                  0.156   s_reading_sram_active_LDC
                                                       lut9582_436
    SLICE_X35Y17.SR      net (fanout=2)        0.261   ][37702_437
    SLICE_X35Y17.CLK     Tremck      (-Th)    -0.155   s_reading_sram_active_LDC
                                                       s_reading_sram_active_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.312ns (0.701ns logic, 0.611ns route)
                                                       (53.4% logic, 46.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.340ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_reading_sram_active_C (FF)
  Destination:          s_reading_sram_active_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.340ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9584_438 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_reading_sram_active_C to s_reading_sram_active_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y19.CQ      Tcko                  0.198   s_reading_sram_active_C
                                                       s_reading_sram_active_C
    SLICE_X35Y17.A4      net (fanout=1)        0.219   s_reading_sram_active_C
    SLICE_X35Y17.A       Tilo                  0.156   s_reading_sram_active_LDC
                                                       lut15031_1938
    SLICE_X35Y17.B5      net (fanout=3)        0.195   lut15031_1938
    SLICE_X35Y17.B       Tilo                  0.156   s_reading_sram_active_LDC
                                                       lut9582_436
    SLICE_X35Y17.SR      net (fanout=2)        0.261   ][37702_437
    SLICE_X35Y17.CLK     Tremck      (-Th)    -0.155   s_reading_sram_active_LDC
                                                       s_reading_sram_active_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.340ns (0.665ns logic, 0.675ns route)
                                                       (49.6% logic, 50.4% route)
--------------------------------------------------------------------------------

Paths for end point s_reading_sram_active_LDC (SLICE_X35Y17.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.094ns (data path)
  Source:               s_reading_sram_active_LDC (LATCH)
  Destination:          s_reading_sram_active_LDC (LATCH)
  Data Path Delay:      1.094ns (Levels of Logic = 2)
  Source Clock:         lut9584_438 falling

  Minimum Data Path at Fast Process Corner: s_reading_sram_active_LDC to s_reading_sram_active_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y17.AQ      Tcklo                 0.235   s_reading_sram_active_LDC
                                                       s_reading_sram_active_LDC
    SLICE_X35Y17.A6      net (fanout=1)        0.017   s_reading_sram_active_LDC
    SLICE_X35Y17.A       Tilo                  0.156   s_reading_sram_active_LDC
                                                       lut15031_1938
    SLICE_X35Y17.B5      net (fanout=3)        0.195   lut15031_1938
    SLICE_X35Y17.BMUX    Tilo                  0.203   s_reading_sram_active_LDC
                                                       lut9584_438
    SLICE_X35Y17.CLK     net (fanout=2)        0.288   lut9584_438
    -------------------------------------------------  ---------------------------
    Total                                      1.094ns (0.594ns logic, 0.500ns route)
                                                       (54.3% logic, 45.7% route)
--------------------------------------------------------------------------------

Paths for end point s_reading_sram_active_LDC (SLICE_X35Y17.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.231ns (data path)
  Source:               s_reading_sram_active_P (FF)
  Destination:          s_reading_sram_active_LDC (LATCH)
  Data Path Delay:      1.231ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_reading_sram_active_P to s_reading_sram_active_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y17.DQ      Tcko                  0.234   s_reading_sram_active_P
                                                       s_reading_sram_active_P
    SLICE_X35Y17.A3      net (fanout=1)        0.155   s_reading_sram_active_P
    SLICE_X35Y17.A       Tilo                  0.156   s_reading_sram_active_LDC
                                                       lut15031_1938
    SLICE_X35Y17.B5      net (fanout=3)        0.195   lut15031_1938
    SLICE_X35Y17.BMUX    Tilo                  0.203   s_reading_sram_active_LDC
                                                       lut9584_438
    SLICE_X35Y17.CLK     net (fanout=2)        0.288   lut9584_438
    -------------------------------------------------  ---------------------------
    Total                                      1.231ns (0.593ns logic, 0.638ns route)
                                                       (48.2% logic, 51.8% route)
--------------------------------------------------------------------------------

Paths for end point s_reading_sram_active_LDC (SLICE_X35Y17.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.259ns (data path)
  Source:               s_reading_sram_active_C (FF)
  Destination:          s_reading_sram_active_LDC (LATCH)
  Data Path Delay:      1.259ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_reading_sram_active_C to s_reading_sram_active_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y19.CQ      Tcko                  0.198   s_reading_sram_active_C
                                                       s_reading_sram_active_C
    SLICE_X35Y17.A4      net (fanout=1)        0.219   s_reading_sram_active_C
    SLICE_X35Y17.A       Tilo                  0.156   s_reading_sram_active_LDC
                                                       lut15031_1938
    SLICE_X35Y17.B5      net (fanout=3)        0.195   lut15031_1938
    SLICE_X35Y17.BMUX    Tilo                  0.203   s_reading_sram_active_LDC
                                                       lut9584_438
    SLICE_X35Y17.CLK     net (fanout=2)        0.288   lut9584_438
    -------------------------------------------------  ---------------------------
    Total                                      1.259ns (0.557ns logic, 0.702ns route)
                                                       (44.2% logic, 55.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_writing_sram_active_LDC = MAXDELAY TO TIMEGRP        
 "TO_s_writing_sram_active_LDC" TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.922ns.
--------------------------------------------------------------------------------

Paths for end point s_writing_sram_active_LDC (SLICE_X35Y13.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    11.854ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_writing_sram_active_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.922ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut9588_441 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_writing_sram_active_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X35Y13.D5      net (fanout=957)      4.685   i_MAIN_RESET/s_external_reset_1
    SLICE_X35Y13.D       Tilo                  0.259   s_writing_sram_active_LDC
                                                       lut9586_439
    SLICE_X35Y13.SR      net (fanout=2)        0.307   ][37704_440
    SLICE_X35Y13.CLK     Trck                  0.280   s_writing_sram_active_LDC
                                                       s_writing_sram_active_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.922ns (0.930ns logic, 4.992ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    14.186ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_writing_sram_active_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.590ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9588_441 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_writing_sram_active_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X35Y13.D3      net (fanout=83)       2.353   canincfifoline
    SLICE_X35Y13.D       Tilo                  0.259   s_writing_sram_active_LDC
                                                       lut9586_439
    SLICE_X35Y13.SR      net (fanout=2)        0.307   ][37704_440
    SLICE_X35Y13.CLK     Trck                  0.280   s_writing_sram_active_LDC
                                                       s_writing_sram_active_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.590ns (0.930ns logic, 2.660ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    15.290ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_writing_sram_active_LDC (LATCH)
  Destination:          s_writing_sram_active_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.486ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         lut9588_441 falling
  Destination Clock:    lut9588_441 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_writing_sram_active_LDC to s_writing_sram_active_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y13.AQ      Tcklo                 0.442   s_writing_sram_active_LDC
                                                       s_writing_sram_active_LDC
    SLICE_X36Y13.C4      net (fanout=1)        0.532   s_writing_sram_active_LDC
    SLICE_X36Y13.C       Tilo                  0.205   s_writing_sram_active_C
                                                       lut15061_1944
    SLICE_X35Y13.D4      net (fanout=30)       0.461   lut15061_1944
    SLICE_X35Y13.D       Tilo                  0.259   s_writing_sram_active_LDC
                                                       lut9586_439
    SLICE_X35Y13.SR      net (fanout=2)        0.307   ][37704_440
    SLICE_X35Y13.CLK     Trck                  0.280   s_writing_sram_active_LDC
                                                       s_writing_sram_active_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.486ns (1.186ns logic, 1.300ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------

Paths for end point s_writing_sram_active_LDC (SLICE_X35Y13.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  12.077ns (requirement - data path)
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_writing_sram_active_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.699ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_writing_sram_active_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X35Y13.D5      net (fanout=957)      4.685   i_MAIN_RESET/s_external_reset_1
    SLICE_X35Y13.DMUX    Tilo                  0.313   s_writing_sram_active_LDC
                                                       lut9588_441
    SLICE_X35Y13.CLK     net (fanout=2)        0.310   lut9588_441
    -------------------------------------------------  ---------------------------
    Total                                      5.699ns (0.704ns logic, 4.995ns route)
                                                       (12.4% logic, 87.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.409ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_writing_sram_active_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.367ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_writing_sram_active_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X35Y13.D3      net (fanout=83)       2.353   canincfifoline
    SLICE_X35Y13.DMUX    Tilo                  0.313   s_writing_sram_active_LDC
                                                       lut9588_441
    SLICE_X35Y13.CLK     net (fanout=2)        0.310   lut9588_441
    -------------------------------------------------  ---------------------------
    Total                                      3.367ns (0.704ns logic, 2.663ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.513ns (requirement - data path)
  Source:               s_writing_sram_active_LDC (LATCH)
  Destination:          s_writing_sram_active_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.263ns (Levels of Logic = 2)
  Source Clock:         lut9588_441 falling

  Maximum Data Path at Slow Process Corner: s_writing_sram_active_LDC to s_writing_sram_active_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y13.AQ      Tcklo                 0.442   s_writing_sram_active_LDC
                                                       s_writing_sram_active_LDC
    SLICE_X36Y13.C4      net (fanout=1)        0.532   s_writing_sram_active_LDC
    SLICE_X36Y13.C       Tilo                  0.205   s_writing_sram_active_C
                                                       lut15061_1944
    SLICE_X35Y13.D4      net (fanout=30)       0.461   lut15061_1944
    SLICE_X35Y13.DMUX    Tilo                  0.313   s_writing_sram_active_LDC
                                                       lut9588_441
    SLICE_X35Y13.CLK     net (fanout=2)        0.310   lut9588_441
    -------------------------------------------------  ---------------------------
    Total                                      2.263ns (0.960ns logic, 1.303ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_writing_sram_active_LDC = MAXDELAY TO TIMEGRP         "TO_s_writing_sram_active_LDC" TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_writing_sram_active_LDC (SLICE_X35Y13.SR), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.290ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_writing_sram_active_C (FF)
  Destination:          s_writing_sram_active_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.290ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9588_441 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_writing_sram_active_C to s_writing_sram_active_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y13.DQ      Tcko                  0.200   s_writing_sram_active_C
                                                       s_writing_sram_active_C
    SLICE_X36Y13.C2      net (fanout=1)        0.230   s_writing_sram_active_C
    SLICE_X36Y13.C       Tilo                  0.142   s_writing_sram_active_C
                                                       lut15061_1944
    SLICE_X35Y13.D4      net (fanout=30)       0.245   lut15061_1944
    SLICE_X35Y13.D       Tilo                  0.156   s_writing_sram_active_LDC
                                                       lut9586_439
    SLICE_X35Y13.SR      net (fanout=2)        0.162   ][37704_440
    SLICE_X35Y13.CLK     Tremck      (-Th)    -0.155   s_writing_sram_active_LDC
                                                       s_writing_sram_active_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.290ns (0.653ns logic, 0.637ns route)
                                                       (50.6% logic, 49.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.297ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_writing_sram_active_P (FF)
  Destination:          s_writing_sram_active_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.297ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9588_441 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_writing_sram_active_P to s_writing_sram_active_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y13.AQ      Tcko                  0.198   s_writing_sram_active_P
                                                       s_writing_sram_active_P
    SLICE_X36Y13.C1      net (fanout=1)        0.239   s_writing_sram_active_P
    SLICE_X36Y13.C       Tilo                  0.142   s_writing_sram_active_C
                                                       lut15061_1944
    SLICE_X35Y13.D4      net (fanout=30)       0.245   lut15061_1944
    SLICE_X35Y13.D       Tilo                  0.156   s_writing_sram_active_LDC
                                                       lut9586_439
    SLICE_X35Y13.SR      net (fanout=2)        0.162   ][37704_440
    SLICE_X35Y13.CLK     Tremck      (-Th)    -0.155   s_writing_sram_active_LDC
                                                       s_writing_sram_active_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.297ns (0.651ns logic, 0.646ns route)
                                                       (50.2% logic, 49.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.313ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_writing_sram_active_LDC (LATCH)
  Destination:          s_writing_sram_active_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.313ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut9588_441 falling
  Destination Clock:    lut9588_441 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_writing_sram_active_LDC to s_writing_sram_active_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y13.AQ      Tcklo                 0.235   s_writing_sram_active_LDC
                                                       s_writing_sram_active_LDC
    SLICE_X36Y13.C4      net (fanout=1)        0.218   s_writing_sram_active_LDC
    SLICE_X36Y13.C       Tilo                  0.142   s_writing_sram_active_C
                                                       lut15061_1944
    SLICE_X35Y13.D4      net (fanout=30)       0.245   lut15061_1944
    SLICE_X35Y13.D       Tilo                  0.156   s_writing_sram_active_LDC
                                                       lut9586_439
    SLICE_X35Y13.SR      net (fanout=2)        0.162   ][37704_440
    SLICE_X35Y13.CLK     Tremck      (-Th)    -0.155   s_writing_sram_active_LDC
                                                       s_writing_sram_active_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.313ns (0.688ns logic, 0.625ns route)
                                                       (52.4% logic, 47.6% route)
--------------------------------------------------------------------------------

Paths for end point s_writing_sram_active_LDC (SLICE_X35Y13.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.187ns (data path)
  Source:               s_writing_sram_active_C (FF)
  Destination:          s_writing_sram_active_LDC (LATCH)
  Data Path Delay:      1.187ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_writing_sram_active_C to s_writing_sram_active_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y13.DQ      Tcko                  0.200   s_writing_sram_active_C
                                                       s_writing_sram_active_C
    SLICE_X36Y13.C2      net (fanout=1)        0.230   s_writing_sram_active_C
    SLICE_X36Y13.C       Tilo                  0.142   s_writing_sram_active_C
                                                       lut15061_1944
    SLICE_X35Y13.D4      net (fanout=30)       0.245   lut15061_1944
    SLICE_X35Y13.DMUX    Tilo                  0.203   s_writing_sram_active_LDC
                                                       lut9588_441
    SLICE_X35Y13.CLK     net (fanout=2)        0.167   lut9588_441
    -------------------------------------------------  ---------------------------
    Total                                      1.187ns (0.545ns logic, 0.642ns route)
                                                       (45.9% logic, 54.1% route)
--------------------------------------------------------------------------------

Paths for end point s_writing_sram_active_LDC (SLICE_X35Y13.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.194ns (data path)
  Source:               s_writing_sram_active_P (FF)
  Destination:          s_writing_sram_active_LDC (LATCH)
  Data Path Delay:      1.194ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_writing_sram_active_P to s_writing_sram_active_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y13.AQ      Tcko                  0.198   s_writing_sram_active_P
                                                       s_writing_sram_active_P
    SLICE_X36Y13.C1      net (fanout=1)        0.239   s_writing_sram_active_P
    SLICE_X36Y13.C       Tilo                  0.142   s_writing_sram_active_C
                                                       lut15061_1944
    SLICE_X35Y13.D4      net (fanout=30)       0.245   lut15061_1944
    SLICE_X35Y13.DMUX    Tilo                  0.203   s_writing_sram_active_LDC
                                                       lut9588_441
    SLICE_X35Y13.CLK     net (fanout=2)        0.167   lut9588_441
    -------------------------------------------------  ---------------------------
    Total                                      1.194ns (0.543ns logic, 0.651ns route)
                                                       (45.5% logic, 54.5% route)
--------------------------------------------------------------------------------

Paths for end point s_writing_sram_active_LDC (SLICE_X35Y13.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.210ns (data path)
  Source:               s_writing_sram_active_LDC (LATCH)
  Destination:          s_writing_sram_active_LDC (LATCH)
  Data Path Delay:      1.210ns (Levels of Logic = 2)
  Source Clock:         lut9588_441 falling

  Minimum Data Path at Fast Process Corner: s_writing_sram_active_LDC to s_writing_sram_active_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y13.AQ      Tcklo                 0.235   s_writing_sram_active_LDC
                                                       s_writing_sram_active_LDC
    SLICE_X36Y13.C4      net (fanout=1)        0.218   s_writing_sram_active_LDC
    SLICE_X36Y13.C       Tilo                  0.142   s_writing_sram_active_C
                                                       lut15061_1944
    SLICE_X35Y13.D4      net (fanout=30)       0.245   lut15061_1944
    SLICE_X35Y13.DMUX    Tilo                  0.203   s_writing_sram_active_LDC
                                                       lut9588_441
    SLICE_X35Y13.CLK     net (fanout=2)        0.167   lut9588_441
    -------------------------------------------------  ---------------------------
    Total                                      1.210ns (0.580ns logic, 0.630ns route)
                                                       (47.9% logic, 52.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_release_line_inc_counter_LDC = MAXDELAY TO TIMEGRP   
      "TO_s_release_line_inc_counter_LDC" TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.452ns.
--------------------------------------------------------------------------------

Paths for end point s_release_line_inc_counter_LDC (SLICE_X38Y14.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    12.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_release_line_inc_counter_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.452ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut9592_444 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_release_line_inc_counter_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X39Y14.D5      net (fanout=957)      4.280   i_MAIN_RESET/s_external_reset_1
    SLICE_X39Y14.D       Tilo                  0.259   s_release_line_inc_counter_P
                                                       lut9590_442
    SLICE_X38Y14.SR      net (fanout=2)        0.307   ][37706_443
    SLICE_X38Y14.CLK     Trck                  0.215   s_release_line_inc_counter_LDC
                                                       s_release_line_inc_counter_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.452ns (0.865ns logic, 4.587ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    14.725ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_release_line_inc_counter_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.051ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9592_444 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_release_line_inc_counter_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X39Y14.D4      net (fanout=83)       1.879   canincfifoline
    SLICE_X39Y14.D       Tilo                  0.259   s_release_line_inc_counter_P
                                                       lut9590_442
    SLICE_X38Y14.SR      net (fanout=2)        0.307   ][37706_443
    SLICE_X38Y14.CLK     Trck                  0.215   s_release_line_inc_counter_LDC
                                                       s_release_line_inc_counter_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.051ns (0.865ns logic, 2.186ns route)
                                                       (28.4% logic, 71.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    15.314ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_release_line_inc_counter_LDC (LATCH)
  Destination:          s_release_line_inc_counter_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.462ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         lut9592_444 falling
  Destination Clock:    lut9592_444 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_release_line_inc_counter_LDC to s_release_line_inc_counter_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y14.AQ      Tcklo                 0.498   s_release_line_inc_counter_LDC
                                                       s_release_line_inc_counter_LDC
    SLICE_X39Y14.C2      net (fanout=1)        0.428   s_release_line_inc_counter_LDC
    SLICE_X39Y14.C       Tilo                  0.259   s_release_line_inc_counter_P
                                                       lut15071_1946
    SLICE_X39Y14.D3      net (fanout=3)        0.496   lut15071_1946
    SLICE_X39Y14.D       Tilo                  0.259   s_release_line_inc_counter_P
                                                       lut9590_442
    SLICE_X38Y14.SR      net (fanout=2)        0.307   ][37706_443
    SLICE_X38Y14.CLK     Trck                  0.215   s_release_line_inc_counter_LDC
                                                       s_release_line_inc_counter_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.462ns (1.231ns logic, 1.231ns route)
                                                       (50.0% logic, 50.0% route)

--------------------------------------------------------------------------------

Paths for end point s_release_line_inc_counter_LDC (SLICE_X38Y14.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  12.490ns (requirement - data path)
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_release_line_inc_counter_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.286ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_release_line_inc_counter_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X39Y14.D5      net (fanout=957)      4.280   i_MAIN_RESET/s_external_reset_1
    SLICE_X39Y14.DMUX    Tilo                  0.313   s_release_line_inc_counter_P
                                                       lut9592_444
    SLICE_X38Y14.CLK     net (fanout=2)        0.302   lut9592_444
    -------------------------------------------------  ---------------------------
    Total                                      5.286ns (0.704ns logic, 4.582ns route)
                                                       (13.3% logic, 86.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.891ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_release_line_inc_counter_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.885ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_release_line_inc_counter_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X39Y14.D4      net (fanout=83)       1.879   canincfifoline
    SLICE_X39Y14.DMUX    Tilo                  0.313   s_release_line_inc_counter_P
                                                       lut9592_444
    SLICE_X38Y14.CLK     net (fanout=2)        0.302   lut9592_444
    -------------------------------------------------  ---------------------------
    Total                                      2.885ns (0.704ns logic, 2.181ns route)
                                                       (24.4% logic, 75.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.480ns (requirement - data path)
  Source:               s_release_line_inc_counter_LDC (LATCH)
  Destination:          s_release_line_inc_counter_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.296ns (Levels of Logic = 2)
  Source Clock:         lut9592_444 falling

  Maximum Data Path at Slow Process Corner: s_release_line_inc_counter_LDC to s_release_line_inc_counter_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y14.AQ      Tcklo                 0.498   s_release_line_inc_counter_LDC
                                                       s_release_line_inc_counter_LDC
    SLICE_X39Y14.C2      net (fanout=1)        0.428   s_release_line_inc_counter_LDC
    SLICE_X39Y14.C       Tilo                  0.259   s_release_line_inc_counter_P
                                                       lut15071_1946
    SLICE_X39Y14.D3      net (fanout=3)        0.496   lut15071_1946
    SLICE_X39Y14.DMUX    Tilo                  0.313   s_release_line_inc_counter_P
                                                       lut9592_444
    SLICE_X38Y14.CLK     net (fanout=2)        0.302   lut9592_444
    -------------------------------------------------  ---------------------------
    Total                                      2.296ns (1.070ns logic, 1.226ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_release_line_inc_counter_LDC = MAXDELAY TO TIMEGRP         "TO_s_release_line_inc_counter_LDC" TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_release_line_inc_counter_LDC (SLICE_X38Y14.SR), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.208ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_release_line_inc_counter_P (FF)
  Destination:          s_release_line_inc_counter_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.208ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9592_444 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_release_line_inc_counter_P to s_release_line_inc_counter_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y14.AQ      Tcko                  0.198   s_release_line_inc_counter_P
                                                       s_release_line_inc_counter_P
    SLICE_X39Y14.C3      net (fanout=1)        0.144   s_release_line_inc_counter_P
    SLICE_X39Y14.C       Tilo                  0.156   s_release_line_inc_counter_P
                                                       lut15071_1946
    SLICE_X39Y14.D3      net (fanout=3)        0.307   lut15071_1946
    SLICE_X39Y14.D       Tilo                  0.156   s_release_line_inc_counter_P
                                                       lut9590_442
    SLICE_X38Y14.SR      net (fanout=2)        0.162   ][37706_443
    SLICE_X38Y14.CLK     Tremck      (-Th)    -0.085   s_release_line_inc_counter_LDC
                                                       s_release_line_inc_counter_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.208ns (0.595ns logic, 0.613ns route)
                                                       (49.3% logic, 50.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.251ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_release_line_inc_counter_C (FF)
  Destination:          s_release_line_inc_counter_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.251ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9592_444 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_release_line_inc_counter_C to s_release_line_inc_counter_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y13.CQ      Tcko                  0.198   s_release_line_inc_counter_C
                                                       s_release_line_inc_counter_C
    SLICE_X39Y14.C4      net (fanout=1)        0.187   s_release_line_inc_counter_C
    SLICE_X39Y14.C       Tilo                  0.156   s_release_line_inc_counter_P
                                                       lut15071_1946
    SLICE_X39Y14.D3      net (fanout=3)        0.307   lut15071_1946
    SLICE_X39Y14.D       Tilo                  0.156   s_release_line_inc_counter_P
                                                       lut9590_442
    SLICE_X38Y14.SR      net (fanout=2)        0.162   ][37706_443
    SLICE_X38Y14.CLK     Tremck      (-Th)    -0.085   s_release_line_inc_counter_LDC
                                                       s_release_line_inc_counter_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.251ns (0.595ns logic, 0.656ns route)
                                                       (47.6% logic, 52.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.398ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_release_line_inc_counter_LDC (LATCH)
  Destination:          s_release_line_inc_counter_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.398ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut9592_444 falling
  Destination Clock:    lut9592_444 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_release_line_inc_counter_LDC to s_release_line_inc_counter_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y14.AQ      Tcklo                 0.277   s_release_line_inc_counter_LDC
                                                       s_release_line_inc_counter_LDC
    SLICE_X39Y14.C2      net (fanout=1)        0.255   s_release_line_inc_counter_LDC
    SLICE_X39Y14.C       Tilo                  0.156   s_release_line_inc_counter_P
                                                       lut15071_1946
    SLICE_X39Y14.D3      net (fanout=3)        0.307   lut15071_1946
    SLICE_X39Y14.D       Tilo                  0.156   s_release_line_inc_counter_P
                                                       lut9590_442
    SLICE_X38Y14.SR      net (fanout=2)        0.162   ][37706_443
    SLICE_X38Y14.CLK     Tremck      (-Th)    -0.085   s_release_line_inc_counter_LDC
                                                       s_release_line_inc_counter_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.398ns (0.674ns logic, 0.724ns route)
                                                       (48.2% logic, 51.8% route)
--------------------------------------------------------------------------------

Paths for end point s_release_line_inc_counter_LDC (SLICE_X38Y14.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.167ns (data path)
  Source:               s_release_line_inc_counter_P (FF)
  Destination:          s_release_line_inc_counter_LDC (LATCH)
  Data Path Delay:      1.167ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_release_line_inc_counter_P to s_release_line_inc_counter_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y14.AQ      Tcko                  0.198   s_release_line_inc_counter_P
                                                       s_release_line_inc_counter_P
    SLICE_X39Y14.C3      net (fanout=1)        0.144   s_release_line_inc_counter_P
    SLICE_X39Y14.C       Tilo                  0.156   s_release_line_inc_counter_P
                                                       lut15071_1946
    SLICE_X39Y14.D3      net (fanout=3)        0.307   lut15071_1946
    SLICE_X39Y14.DMUX    Tilo                  0.203   s_release_line_inc_counter_P
                                                       lut9592_444
    SLICE_X38Y14.CLK     net (fanout=2)        0.159   lut9592_444
    -------------------------------------------------  ---------------------------
    Total                                      1.167ns (0.557ns logic, 0.610ns route)
                                                       (47.7% logic, 52.3% route)
--------------------------------------------------------------------------------

Paths for end point s_release_line_inc_counter_LDC (SLICE_X38Y14.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.210ns (data path)
  Source:               s_release_line_inc_counter_C (FF)
  Destination:          s_release_line_inc_counter_LDC (LATCH)
  Data Path Delay:      1.210ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_release_line_inc_counter_C to s_release_line_inc_counter_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y13.CQ      Tcko                  0.198   s_release_line_inc_counter_C
                                                       s_release_line_inc_counter_C
    SLICE_X39Y14.C4      net (fanout=1)        0.187   s_release_line_inc_counter_C
    SLICE_X39Y14.C       Tilo                  0.156   s_release_line_inc_counter_P
                                                       lut15071_1946
    SLICE_X39Y14.D3      net (fanout=3)        0.307   lut15071_1946
    SLICE_X39Y14.DMUX    Tilo                  0.203   s_release_line_inc_counter_P
                                                       lut9592_444
    SLICE_X38Y14.CLK     net (fanout=2)        0.159   lut9592_444
    -------------------------------------------------  ---------------------------
    Total                                      1.210ns (0.557ns logic, 0.653ns route)
                                                       (46.0% logic, 54.0% route)
--------------------------------------------------------------------------------

Paths for end point s_release_line_inc_counter_LDC (SLICE_X38Y14.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.357ns (data path)
  Source:               s_release_line_inc_counter_LDC (LATCH)
  Destination:          s_release_line_inc_counter_LDC (LATCH)
  Data Path Delay:      1.357ns (Levels of Logic = 2)
  Source Clock:         lut9592_444 falling

  Minimum Data Path at Fast Process Corner: s_release_line_inc_counter_LDC to s_release_line_inc_counter_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y14.AQ      Tcklo                 0.277   s_release_line_inc_counter_LDC
                                                       s_release_line_inc_counter_LDC
    SLICE_X39Y14.C2      net (fanout=1)        0.255   s_release_line_inc_counter_LDC
    SLICE_X39Y14.C       Tilo                  0.156   s_release_line_inc_counter_P
                                                       lut15071_1946
    SLICE_X39Y14.D3      net (fanout=3)        0.307   lut15071_1946
    SLICE_X39Y14.DMUX    Tilo                  0.203   s_release_line_inc_counter_P
                                                       lut9592_444
    SLICE_X38Y14.CLK     net (fanout=2)        0.159   lut9592_444
    -------------------------------------------------  ---------------------------
    Total                                      1.357ns (0.636ns logic, 0.721ns route)
                                                       (46.9% logic, 53.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_sram_line_6_LDC = MAXDELAY TO TIMEGRP 
"TO_s_sram_line_6_LDC" TS_clkaq         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.736ns.
--------------------------------------------------------------------------------

Paths for end point s_sram_line_6_LDC (SLICE_X37Y6.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    11.040ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_sram_line_6_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      6.736ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut9596_447 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_sram_line_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X34Y6.A4       net (fanout=957)      5.369   i_MAIN_RESET/s_external_reset_1
    SLICE_X34Y6.A        Tilo                  0.203   s_sram_line_4_C_4
                                                       lut9594_445
    SLICE_X37Y6.SR       net (fanout=2)        0.493   ][37708_446
    SLICE_X37Y6.CLK      Trck                  0.280   s_sram_line_6_LDC
                                                       s_sram_line_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.736ns (0.874ns logic, 5.862ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    13.413ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_sram_line_6_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.363ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9596_447 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_sram_line_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X34Y6.A1       net (fanout=83)       2.996   canincfifoline
    SLICE_X34Y6.A        Tilo                  0.203   s_sram_line_4_C_4
                                                       lut9594_445
    SLICE_X37Y6.SR       net (fanout=2)        0.493   ][37708_446
    SLICE_X37Y6.CLK      Trck                  0.280   s_sram_line_6_LDC
                                                       s_sram_line_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.363ns (0.874ns logic, 3.489ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    14.589ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_sram_line_6_LDC (LATCH)
  Destination:          s_sram_line_6_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.187ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         lut9596_447 falling
  Destination Clock:    lut9596_447 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_sram_line_6_LDC to s_sram_line_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y6.AQ       Tcklo                 0.442   s_sram_line_6_LDC
                                                       s_sram_line_6_LDC
    SLICE_X34Y7.B2       net (fanout=1)        0.798   s_sram_line_6_LDC
    SLICE_X34Y7.B        Tilo                  0.203   s_ramdata_3<5>
                                                       lut15897_2092
    SLICE_X34Y6.A2       net (fanout=3)        0.768   s_sram_line_6
    SLICE_X34Y6.A        Tilo                  0.203   s_sram_line_4_C_4
                                                       lut9594_445
    SLICE_X37Y6.SR       net (fanout=2)        0.493   ][37708_446
    SLICE_X37Y6.CLK      Trck                  0.280   s_sram_line_6_LDC
                                                       s_sram_line_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.187ns (1.128ns logic, 2.059ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

Paths for end point s_sram_line_6_LDC (SLICE_X37Y6.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.235ns (requirement - data path)
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_sram_line_6_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      6.541ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_sram_line_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X34Y6.A4       net (fanout=957)      5.369   i_MAIN_RESET/s_external_reset_1
    SLICE_X34Y6.AMUX     Tilo                  0.261   s_sram_line_4_C_4
                                                       lut9596_447
    SLICE_X37Y6.CLK      net (fanout=2)        0.520   lut9596_447
    -------------------------------------------------  ---------------------------
    Total                                      6.541ns (0.652ns logic, 5.889ns route)
                                                       (10.0% logic, 90.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.608ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_sram_line_6_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.168ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_sram_line_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X34Y6.A1       net (fanout=83)       2.996   canincfifoline
    SLICE_X34Y6.AMUX     Tilo                  0.261   s_sram_line_4_C_4
                                                       lut9596_447
    SLICE_X37Y6.CLK      net (fanout=2)        0.520   lut9596_447
    -------------------------------------------------  ---------------------------
    Total                                      4.168ns (0.652ns logic, 3.516ns route)
                                                       (15.6% logic, 84.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.784ns (requirement - data path)
  Source:               s_sram_line_6_LDC (LATCH)
  Destination:          s_sram_line_6_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.992ns (Levels of Logic = 2)
  Source Clock:         lut9596_447 falling

  Maximum Data Path at Slow Process Corner: s_sram_line_6_LDC to s_sram_line_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y6.AQ       Tcklo                 0.442   s_sram_line_6_LDC
                                                       s_sram_line_6_LDC
    SLICE_X34Y7.B2       net (fanout=1)        0.798   s_sram_line_6_LDC
    SLICE_X34Y7.B        Tilo                  0.203   s_ramdata_3<5>
                                                       lut15897_2092
    SLICE_X34Y6.A2       net (fanout=3)        0.768   s_sram_line_6
    SLICE_X34Y6.AMUX     Tilo                  0.261   s_sram_line_4_C_4
                                                       lut9596_447
    SLICE_X37Y6.CLK      net (fanout=2)        0.520   lut9596_447
    -------------------------------------------------  ---------------------------
    Total                                      2.992ns (0.906ns logic, 2.086ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_sram_line_6_LDC = MAXDELAY TO TIMEGRP "TO_s_sram_line_6_LDC" TS_clkaq         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_sram_line_6_LDC (SLICE_X37Y6.SR), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.518ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_sram_line_6_C_6 (FF)
  Destination:          s_sram_line_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.518ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9596_447 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_6_C_6 to s_sram_line_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y6.AQ       Tcko                  0.198   s_sram_line_6_C_6
                                                       s_sram_line_6_C_6
    SLICE_X34Y7.B6       net (fanout=1)        0.113   s_sram_line_6_C_6
    SLICE_X34Y7.B        Tilo                  0.156   s_ramdata_3<5>
                                                       lut15897_2092
    SLICE_X34Y6.A2       net (fanout=3)        0.471   s_sram_line_6
    SLICE_X34Y6.A        Tilo                  0.156   s_sram_line_4_C_4
                                                       lut9594_445
    SLICE_X37Y6.SR       net (fanout=2)        0.269   ][37708_446
    SLICE_X37Y6.CLK      Tremck      (-Th)    -0.155   s_sram_line_6_LDC
                                                       s_sram_line_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.518ns (0.665ns logic, 0.853ns route)
                                                       (43.8% logic, 56.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.576ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_sram_line_6_P_6 (FF)
  Destination:          s_sram_line_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.576ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9596_447 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_6_P_6 to s_sram_line_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y5.BQ       Tcko                  0.198   s_sram_line_6_P_6
                                                       s_sram_line_6_P_6
    SLICE_X34Y7.B5       net (fanout=1)        0.171   s_sram_line_6_P_6
    SLICE_X34Y7.B        Tilo                  0.156   s_ramdata_3<5>
                                                       lut15897_2092
    SLICE_X34Y6.A2       net (fanout=3)        0.471   s_sram_line_6
    SLICE_X34Y6.A        Tilo                  0.156   s_sram_line_4_C_4
                                                       lut9594_445
    SLICE_X37Y6.SR       net (fanout=2)        0.269   ][37708_446
    SLICE_X37Y6.CLK      Tremck      (-Th)    -0.155   s_sram_line_6_LDC
                                                       s_sram_line_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.576ns (0.665ns logic, 0.911ns route)
                                                       (42.2% logic, 57.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.869ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_sram_line_6_LDC (LATCH)
  Destination:          s_sram_line_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.869ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut9596_447 falling
  Destination Clock:    lut9596_447 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_6_LDC to s_sram_line_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y6.AQ       Tcklo                 0.235   s_sram_line_6_LDC
                                                       s_sram_line_6_LDC
    SLICE_X34Y7.B2       net (fanout=1)        0.427   s_sram_line_6_LDC
    SLICE_X34Y7.B        Tilo                  0.156   s_ramdata_3<5>
                                                       lut15897_2092
    SLICE_X34Y6.A2       net (fanout=3)        0.471   s_sram_line_6
    SLICE_X34Y6.A        Tilo                  0.156   s_sram_line_4_C_4
                                                       lut9594_445
    SLICE_X37Y6.SR       net (fanout=2)        0.269   ][37708_446
    SLICE_X37Y6.CLK      Tremck      (-Th)    -0.155   s_sram_line_6_LDC
                                                       s_sram_line_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.869ns (0.702ns logic, 1.167ns route)
                                                       (37.6% logic, 62.4% route)
--------------------------------------------------------------------------------

Paths for end point s_sram_line_6_LDC (SLICE_X37Y6.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.407ns (data path)
  Source:               s_sram_line_6_C_6 (FF)
  Destination:          s_sram_line_6_LDC (LATCH)
  Data Path Delay:      1.407ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_6_C_6 to s_sram_line_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y6.AQ       Tcko                  0.198   s_sram_line_6_C_6
                                                       s_sram_line_6_C_6
    SLICE_X34Y7.B6       net (fanout=1)        0.113   s_sram_line_6_C_6
    SLICE_X34Y7.B        Tilo                  0.156   s_ramdata_3<5>
                                                       lut15897_2092
    SLICE_X34Y6.A2       net (fanout=3)        0.471   s_sram_line_6
    SLICE_X34Y6.AMUX     Tilo                  0.191   s_sram_line_4_C_4
                                                       lut9596_447
    SLICE_X37Y6.CLK      net (fanout=2)        0.278   lut9596_447
    -------------------------------------------------  ---------------------------
    Total                                      1.407ns (0.545ns logic, 0.862ns route)
                                                       (38.7% logic, 61.3% route)
--------------------------------------------------------------------------------

Paths for end point s_sram_line_6_LDC (SLICE_X37Y6.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.465ns (data path)
  Source:               s_sram_line_6_P_6 (FF)
  Destination:          s_sram_line_6_LDC (LATCH)
  Data Path Delay:      1.465ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_6_P_6 to s_sram_line_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y5.BQ       Tcko                  0.198   s_sram_line_6_P_6
                                                       s_sram_line_6_P_6
    SLICE_X34Y7.B5       net (fanout=1)        0.171   s_sram_line_6_P_6
    SLICE_X34Y7.B        Tilo                  0.156   s_ramdata_3<5>
                                                       lut15897_2092
    SLICE_X34Y6.A2       net (fanout=3)        0.471   s_sram_line_6
    SLICE_X34Y6.AMUX     Tilo                  0.191   s_sram_line_4_C_4
                                                       lut9596_447
    SLICE_X37Y6.CLK      net (fanout=2)        0.278   lut9596_447
    -------------------------------------------------  ---------------------------
    Total                                      1.465ns (0.545ns logic, 0.920ns route)
                                                       (37.2% logic, 62.8% route)
--------------------------------------------------------------------------------

Paths for end point s_sram_line_6_LDC (SLICE_X37Y6.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.758ns (data path)
  Source:               s_sram_line_6_LDC (LATCH)
  Destination:          s_sram_line_6_LDC (LATCH)
  Data Path Delay:      1.758ns (Levels of Logic = 2)
  Source Clock:         lut9596_447 falling

  Minimum Data Path at Fast Process Corner: s_sram_line_6_LDC to s_sram_line_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y6.AQ       Tcklo                 0.235   s_sram_line_6_LDC
                                                       s_sram_line_6_LDC
    SLICE_X34Y7.B2       net (fanout=1)        0.427   s_sram_line_6_LDC
    SLICE_X34Y7.B        Tilo                  0.156   s_ramdata_3<5>
                                                       lut15897_2092
    SLICE_X34Y6.A2       net (fanout=3)        0.471   s_sram_line_6
    SLICE_X34Y6.AMUX     Tilo                  0.191   s_sram_line_4_C_4
                                                       lut9596_447
    SLICE_X37Y6.CLK      net (fanout=2)        0.278   lut9596_447
    -------------------------------------------------  ---------------------------
    Total                                      1.758ns (0.582ns logic, 1.176ns route)
                                                       (33.1% logic, 66.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_sram_line_5_LDC = MAXDELAY TO TIMEGRP 
"TO_s_sram_line_5_LDC" TS_clkaq         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.642ns.
--------------------------------------------------------------------------------

Paths for end point s_sram_line_5_LDC (SLICE_X33Y7.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    11.134ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_sram_line_5_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      6.642ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut9600_450 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_sram_line_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X33Y7.A4       net (fanout=957)      5.238   i_MAIN_RESET/s_external_reset_1
    SLICE_X33Y7.A        Tilo                  0.259   s_sram_line_5_LDC
                                                       lut9598_448
    SLICE_X33Y7.SR       net (fanout=2)        0.474   ][37710_449
    SLICE_X33Y7.CLK      Trck                  0.280   s_sram_line_5_LDC
                                                       s_sram_line_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.642ns (0.930ns logic, 5.712ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    13.634ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_sram_line_5_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.142ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9600_450 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_sram_line_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X33Y7.A5       net (fanout=83)       2.738   canincfifoline
    SLICE_X33Y7.A        Tilo                  0.259   s_sram_line_5_LDC
                                                       lut9598_448
    SLICE_X33Y7.SR       net (fanout=2)        0.474   ][37710_449
    SLICE_X33Y7.CLK      Trck                  0.280   s_sram_line_5_LDC
                                                       s_sram_line_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.142ns (0.930ns logic, 3.212ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    14.919ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_sram_line_5_LDC (LATCH)
  Destination:          s_sram_line_5_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.857ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         lut9600_450 falling
  Destination Clock:    lut9600_450 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_sram_line_5_LDC to s_sram_line_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y7.AQ       Tcklo                 0.442   s_sram_line_5_LDC
                                                       s_sram_line_5_LDC
    SLICE_X34Y7.C2       net (fanout=1)        0.712   s_sram_line_5_LDC
    SLICE_X34Y7.C        Tilo                  0.204   s_ramdata_3<5>
                                                       lut15887_2090
    SLICE_X33Y7.A3       net (fanout=5)        0.486   s_sram_line_5
    SLICE_X33Y7.A        Tilo                  0.259   s_sram_line_5_LDC
                                                       lut9598_448
    SLICE_X33Y7.SR       net (fanout=2)        0.474   ][37710_449
    SLICE_X33Y7.CLK      Trck                  0.280   s_sram_line_5_LDC
                                                       s_sram_line_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.857ns (1.185ns logic, 1.672ns route)
                                                       (41.5% logic, 58.5% route)

--------------------------------------------------------------------------------

Paths for end point s_sram_line_5_LDC (SLICE_X33Y7.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.524ns (requirement - data path)
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_sram_line_5_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      6.252ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_sram_line_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X33Y7.A4       net (fanout=957)      5.238   i_MAIN_RESET/s_external_reset_1
    SLICE_X33Y7.AMUX     Tilo                  0.313   s_sram_line_5_LDC
                                                       lut9600_450
    SLICE_X33Y7.CLK      net (fanout=2)        0.310   lut9600_450
    -------------------------------------------------  ---------------------------
    Total                                      6.252ns (0.704ns logic, 5.548ns route)
                                                       (11.3% logic, 88.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.024ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_sram_line_5_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.752ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_sram_line_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X33Y7.A5       net (fanout=83)       2.738   canincfifoline
    SLICE_X33Y7.AMUX     Tilo                  0.313   s_sram_line_5_LDC
                                                       lut9600_450
    SLICE_X33Y7.CLK      net (fanout=2)        0.310   lut9600_450
    -------------------------------------------------  ---------------------------
    Total                                      3.752ns (0.704ns logic, 3.048ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.309ns (requirement - data path)
  Source:               s_sram_line_5_LDC (LATCH)
  Destination:          s_sram_line_5_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.467ns (Levels of Logic = 2)
  Source Clock:         lut9600_450 falling

  Maximum Data Path at Slow Process Corner: s_sram_line_5_LDC to s_sram_line_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y7.AQ       Tcklo                 0.442   s_sram_line_5_LDC
                                                       s_sram_line_5_LDC
    SLICE_X34Y7.C2       net (fanout=1)        0.712   s_sram_line_5_LDC
    SLICE_X34Y7.C        Tilo                  0.204   s_ramdata_3<5>
                                                       lut15887_2090
    SLICE_X33Y7.A3       net (fanout=5)        0.486   s_sram_line_5
    SLICE_X33Y7.AMUX     Tilo                  0.313   s_sram_line_5_LDC
                                                       lut9600_450
    SLICE_X33Y7.CLK      net (fanout=2)        0.310   lut9600_450
    -------------------------------------------------  ---------------------------
    Total                                      2.467ns (0.959ns logic, 1.508ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_sram_line_5_LDC = MAXDELAY TO TIMEGRP "TO_s_sram_line_5_LDC" TS_clkaq         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_sram_line_5_LDC (SLICE_X33Y7.SR), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.466ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_sram_line_5_P_5 (FF)
  Destination:          s_sram_line_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.466ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9600_450 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_5_P_5 to s_sram_line_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y7.AQ       Tcko                  0.200   s_sram_line_5_P_5
                                                       s_sram_line_5_P_5
    SLICE_X34Y7.C4       net (fanout=1)        0.244   s_sram_line_5_P_5
    SLICE_X34Y7.C        Tilo                  0.156   s_ramdata_3<5>
                                                       lut15887_2090
    SLICE_X33Y7.A3       net (fanout=5)        0.264   s_sram_line_5
    SLICE_X33Y7.A        Tilo                  0.156   s_sram_line_5_LDC
                                                       lut9598_448
    SLICE_X33Y7.SR       net (fanout=2)        0.291   ][37710_449
    SLICE_X33Y7.CLK      Tremck      (-Th)    -0.155   s_sram_line_5_LDC
                                                       s_sram_line_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.466ns (0.667ns logic, 0.799ns route)
                                                       (45.5% logic, 54.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.468ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_sram_line_5_C_5 (FF)
  Destination:          s_sram_line_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.468ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9600_450 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_5_C_5 to s_sram_line_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y7.AQ       Tcko                  0.198   s_sram_line_5_C_5
                                                       s_sram_line_5_C_5
    SLICE_X34Y7.C1       net (fanout=1)        0.248   s_sram_line_5_C_5
    SLICE_X34Y7.C        Tilo                  0.156   s_ramdata_3<5>
                                                       lut15887_2090
    SLICE_X33Y7.A3       net (fanout=5)        0.264   s_sram_line_5
    SLICE_X33Y7.A        Tilo                  0.156   s_sram_line_5_LDC
                                                       lut9598_448
    SLICE_X33Y7.SR       net (fanout=2)        0.291   ][37710_449
    SLICE_X33Y7.CLK      Tremck      (-Th)    -0.155   s_sram_line_5_LDC
                                                       s_sram_line_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.468ns (0.665ns logic, 0.803ns route)
                                                       (45.3% logic, 54.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.673ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_sram_line_5_LDC (LATCH)
  Destination:          s_sram_line_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.673ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut9600_450 falling
  Destination Clock:    lut9600_450 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_5_LDC to s_sram_line_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y7.AQ       Tcklo                 0.235   s_sram_line_5_LDC
                                                       s_sram_line_5_LDC
    SLICE_X34Y7.C2       net (fanout=1)        0.416   s_sram_line_5_LDC
    SLICE_X34Y7.C        Tilo                  0.156   s_ramdata_3<5>
                                                       lut15887_2090
    SLICE_X33Y7.A3       net (fanout=5)        0.264   s_sram_line_5
    SLICE_X33Y7.A        Tilo                  0.156   s_sram_line_5_LDC
                                                       lut9598_448
    SLICE_X33Y7.SR       net (fanout=2)        0.291   ][37710_449
    SLICE_X33Y7.CLK      Tremck      (-Th)    -0.155   s_sram_line_5_LDC
                                                       s_sram_line_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.673ns (0.702ns logic, 0.971ns route)
                                                       (42.0% logic, 58.0% route)
--------------------------------------------------------------------------------

Paths for end point s_sram_line_5_LDC (SLICE_X33Y7.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.234ns (data path)
  Source:               s_sram_line_5_P_5 (FF)
  Destination:          s_sram_line_5_LDC (LATCH)
  Data Path Delay:      1.234ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_5_P_5 to s_sram_line_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y7.AQ       Tcko                  0.200   s_sram_line_5_P_5
                                                       s_sram_line_5_P_5
    SLICE_X34Y7.C4       net (fanout=1)        0.244   s_sram_line_5_P_5
    SLICE_X34Y7.C        Tilo                  0.156   s_ramdata_3<5>
                                                       lut15887_2090
    SLICE_X33Y7.A3       net (fanout=5)        0.264   s_sram_line_5
    SLICE_X33Y7.AMUX     Tilo                  0.203   s_sram_line_5_LDC
                                                       lut9600_450
    SLICE_X33Y7.CLK      net (fanout=2)        0.167   lut9600_450
    -------------------------------------------------  ---------------------------
    Total                                      1.234ns (0.559ns logic, 0.675ns route)
                                                       (45.3% logic, 54.7% route)
--------------------------------------------------------------------------------

Paths for end point s_sram_line_5_LDC (SLICE_X33Y7.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.236ns (data path)
  Source:               s_sram_line_5_C_5 (FF)
  Destination:          s_sram_line_5_LDC (LATCH)
  Data Path Delay:      1.236ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_5_C_5 to s_sram_line_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y7.AQ       Tcko                  0.198   s_sram_line_5_C_5
                                                       s_sram_line_5_C_5
    SLICE_X34Y7.C1       net (fanout=1)        0.248   s_sram_line_5_C_5
    SLICE_X34Y7.C        Tilo                  0.156   s_ramdata_3<5>
                                                       lut15887_2090
    SLICE_X33Y7.A3       net (fanout=5)        0.264   s_sram_line_5
    SLICE_X33Y7.AMUX     Tilo                  0.203   s_sram_line_5_LDC
                                                       lut9600_450
    SLICE_X33Y7.CLK      net (fanout=2)        0.167   lut9600_450
    -------------------------------------------------  ---------------------------
    Total                                      1.236ns (0.557ns logic, 0.679ns route)
                                                       (45.1% logic, 54.9% route)
--------------------------------------------------------------------------------

Paths for end point s_sram_line_5_LDC (SLICE_X33Y7.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.441ns (data path)
  Source:               s_sram_line_5_LDC (LATCH)
  Destination:          s_sram_line_5_LDC (LATCH)
  Data Path Delay:      1.441ns (Levels of Logic = 2)
  Source Clock:         lut9600_450 falling

  Minimum Data Path at Fast Process Corner: s_sram_line_5_LDC to s_sram_line_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y7.AQ       Tcklo                 0.235   s_sram_line_5_LDC
                                                       s_sram_line_5_LDC
    SLICE_X34Y7.C2       net (fanout=1)        0.416   s_sram_line_5_LDC
    SLICE_X34Y7.C        Tilo                  0.156   s_ramdata_3<5>
                                                       lut15887_2090
    SLICE_X33Y7.A3       net (fanout=5)        0.264   s_sram_line_5
    SLICE_X33Y7.AMUX     Tilo                  0.203   s_sram_line_5_LDC
                                                       lut9600_450
    SLICE_X33Y7.CLK      net (fanout=2)        0.167   lut9600_450
    -------------------------------------------------  ---------------------------
    Total                                      1.441ns (0.594ns logic, 0.847ns route)
                                                       (41.2% logic, 58.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_sram_line_4_LDC = MAXDELAY TO TIMEGRP 
"TO_s_sram_line_4_LDC" TS_clkaq         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.158ns.
--------------------------------------------------------------------------------

Paths for end point s_sram_line_4_LDC (SLICE_X32Y6.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  10.618ns (requirement - data path)
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_sram_line_4_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      7.158ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_sram_line_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X33Y6.B1       net (fanout=957)      5.733   i_MAIN_RESET/s_external_reset_1
    SLICE_X33Y6.BMUX     Tilo                  0.313   s_sram_line_4_P_4
                                                       lut9604_453
    SLICE_X32Y6.CLK      net (fanout=2)        0.721   lut9604_453
    -------------------------------------------------  ---------------------------
    Total                                      7.158ns (0.704ns logic, 6.454ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.312ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_sram_line_4_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.464ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_sram_line_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X33Y6.B4       net (fanout=83)       3.039   canincfifoline
    SLICE_X33Y6.BMUX     Tilo                  0.313   s_sram_line_4_P_4
                                                       lut9604_453
    SLICE_X32Y6.CLK      net (fanout=2)        0.721   lut9604_453
    -------------------------------------------------  ---------------------------
    Total                                      4.464ns (0.704ns logic, 3.760ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.107ns (requirement - data path)
  Source:               s_sram_line_4_P_4 (FF)
  Destination:          s_sram_line_4_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.669ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_sram_line_4_P_4 to s_sram_line_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y6.AQ       Tcko                  0.391   s_sram_line_4_P_4
                                                       s_sram_line_4_P_4
    SLICE_X32Y7.C2       net (fanout=1)        0.569   s_sram_line_4_P_4
    SLICE_X32Y7.C        Tilo                  0.205   s_ramdata_3<4>
                                                       lut15877_2088
    SLICE_X33Y6.B3       net (fanout=5)        0.470   s_sram_line_4
    SLICE_X33Y6.BMUX     Tilo                  0.313   s_sram_line_4_P_4
                                                       lut9604_453
    SLICE_X32Y6.CLK      net (fanout=2)        0.721   lut9604_453
    -------------------------------------------------  ---------------------------
    Total                                      2.669ns (0.909ns logic, 1.760ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------

Paths for end point s_sram_line_4_LDC (SLICE_X32Y6.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.856ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_sram_line_4_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      6.920ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut9604_453 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_sram_line_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X33Y6.B1       net (fanout=957)      5.733   i_MAIN_RESET/s_external_reset_1
    SLICE_X33Y6.B        Tilo                  0.259   s_sram_line_4_P_4
                                                       lut9602_451
    SLICE_X32Y6.SR       net (fanout=2)        0.307   ][37712_452
    SLICE_X32Y6.CLK      Trck                  0.230   s_sram_line_4_LDC
                                                       s_sram_line_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.920ns (0.880ns logic, 6.040ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    13.550ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_sram_line_4_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.226ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9604_453 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_sram_line_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X33Y6.B4       net (fanout=83)       3.039   canincfifoline
    SLICE_X33Y6.B        Tilo                  0.259   s_sram_line_4_P_4
                                                       lut9602_451
    SLICE_X32Y6.SR       net (fanout=2)        0.307   ][37712_452
    SLICE_X32Y6.CLK      Trck                  0.230   s_sram_line_4_LDC
                                                       s_sram_line_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.226ns (0.880ns logic, 3.346ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    15.345ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_sram_line_4_P_4 (FF)
  Destination:          s_sram_line_4_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.431ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9604_453 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_sram_line_4_P_4 to s_sram_line_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y6.AQ       Tcko                  0.391   s_sram_line_4_P_4
                                                       s_sram_line_4_P_4
    SLICE_X32Y7.C2       net (fanout=1)        0.569   s_sram_line_4_P_4
    SLICE_X32Y7.C        Tilo                  0.205   s_ramdata_3<4>
                                                       lut15877_2088
    SLICE_X33Y6.B3       net (fanout=5)        0.470   s_sram_line_4
    SLICE_X33Y6.B        Tilo                  0.259   s_sram_line_4_P_4
                                                       lut9602_451
    SLICE_X32Y6.SR       net (fanout=2)        0.307   ][37712_452
    SLICE_X32Y6.CLK      Trck                  0.230   s_sram_line_4_LDC
                                                       s_sram_line_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.431ns (1.085ns logic, 1.346ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_sram_line_4_LDC = MAXDELAY TO TIMEGRP "TO_s_sram_line_4_LDC" TS_clkaq         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_sram_line_4_LDC (SLICE_X32Y6.SR), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.250ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_sram_line_4_C_4 (FF)
  Destination:          s_sram_line_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.250ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9604_453 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_4_C_4 to s_sram_line_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y6.DQ       Tcko                  0.234   s_sram_line_4_C_4
                                                       s_sram_line_4_C_4
    SLICE_X32Y7.C5       net (fanout=1)        0.194   s_sram_line_4_C_4
    SLICE_X32Y7.C        Tilo                  0.142   s_ramdata_3<4>
                                                       lut15877_2088
    SLICE_X33Y6.B3       net (fanout=5)        0.255   s_sram_line_4
    SLICE_X33Y6.B        Tilo                  0.156   s_sram_line_4_P_4
                                                       lut9602_451
    SLICE_X32Y6.SR       net (fanout=2)        0.162   ][37712_452
    SLICE_X32Y6.CLK      Tremck      (-Th)    -0.107   s_sram_line_4_LDC
                                                       s_sram_line_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.250ns (0.639ns logic, 0.611ns route)
                                                       (51.1% logic, 48.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.329ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_sram_line_4_LDC (LATCH)
  Destination:          s_sram_line_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.329ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut9604_453 falling
  Destination Clock:    lut9604_453 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_4_LDC to s_sram_line_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y6.AQ       Tcklo                 0.237   s_sram_line_4_LDC
                                                       s_sram_line_4_LDC
    SLICE_X32Y7.C3       net (fanout=1)        0.270   s_sram_line_4_LDC
    SLICE_X32Y7.C        Tilo                  0.142   s_ramdata_3<4>
                                                       lut15877_2088
    SLICE_X33Y6.B3       net (fanout=5)        0.255   s_sram_line_4
    SLICE_X33Y6.B        Tilo                  0.156   s_sram_line_4_P_4
                                                       lut9602_451
    SLICE_X32Y6.SR       net (fanout=2)        0.162   ][37712_452
    SLICE_X32Y6.CLK      Tremck      (-Th)    -0.107   s_sram_line_4_LDC
                                                       s_sram_line_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.329ns (0.642ns logic, 0.687ns route)
                                                       (48.3% logic, 51.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.346ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_sram_line_4_P_4 (FF)
  Destination:          s_sram_line_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.346ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9604_453 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_4_P_4 to s_sram_line_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y6.AQ       Tcko                  0.198   s_sram_line_4_P_4
                                                       s_sram_line_4_P_4
    SLICE_X32Y7.C2       net (fanout=1)        0.326   s_sram_line_4_P_4
    SLICE_X32Y7.C        Tilo                  0.142   s_ramdata_3<4>
                                                       lut15877_2088
    SLICE_X33Y6.B3       net (fanout=5)        0.255   s_sram_line_4
    SLICE_X33Y6.B        Tilo                  0.156   s_sram_line_4_P_4
                                                       lut9602_451
    SLICE_X32Y6.SR       net (fanout=2)        0.162   ][37712_452
    SLICE_X32Y6.CLK      Tremck      (-Th)    -0.107   s_sram_line_4_LDC
                                                       s_sram_line_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.346ns (0.603ns logic, 0.743ns route)
                                                       (44.8% logic, 55.2% route)
--------------------------------------------------------------------------------

Paths for end point s_sram_line_4_LDC (SLICE_X32Y6.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.358ns (data path)
  Source:               s_sram_line_4_C_4 (FF)
  Destination:          s_sram_line_4_LDC (LATCH)
  Data Path Delay:      1.358ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_4_C_4 to s_sram_line_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y6.DQ       Tcko                  0.234   s_sram_line_4_C_4
                                                       s_sram_line_4_C_4
    SLICE_X32Y7.C5       net (fanout=1)        0.194   s_sram_line_4_C_4
    SLICE_X32Y7.C        Tilo                  0.142   s_ramdata_3<4>
                                                       lut15877_2088
    SLICE_X33Y6.B3       net (fanout=5)        0.255   s_sram_line_4
    SLICE_X33Y6.BMUX     Tilo                  0.203   s_sram_line_4_P_4
                                                       lut9604_453
    SLICE_X32Y6.CLK      net (fanout=2)        0.330   lut9604_453
    -------------------------------------------------  ---------------------------
    Total                                      1.358ns (0.579ns logic, 0.779ns route)
                                                       (42.6% logic, 57.4% route)
--------------------------------------------------------------------------------

Paths for end point s_sram_line_4_LDC (SLICE_X32Y6.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.437ns (data path)
  Source:               s_sram_line_4_LDC (LATCH)
  Destination:          s_sram_line_4_LDC (LATCH)
  Data Path Delay:      1.437ns (Levels of Logic = 2)
  Source Clock:         lut9604_453 falling

  Minimum Data Path at Fast Process Corner: s_sram_line_4_LDC to s_sram_line_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y6.AQ       Tcklo                 0.237   s_sram_line_4_LDC
                                                       s_sram_line_4_LDC
    SLICE_X32Y7.C3       net (fanout=1)        0.270   s_sram_line_4_LDC
    SLICE_X32Y7.C        Tilo                  0.142   s_ramdata_3<4>
                                                       lut15877_2088
    SLICE_X33Y6.B3       net (fanout=5)        0.255   s_sram_line_4
    SLICE_X33Y6.BMUX     Tilo                  0.203   s_sram_line_4_P_4
                                                       lut9604_453
    SLICE_X32Y6.CLK      net (fanout=2)        0.330   lut9604_453
    -------------------------------------------------  ---------------------------
    Total                                      1.437ns (0.582ns logic, 0.855ns route)
                                                       (40.5% logic, 59.5% route)
--------------------------------------------------------------------------------

Paths for end point s_sram_line_4_LDC (SLICE_X32Y6.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.454ns (data path)
  Source:               s_sram_line_4_P_4 (FF)
  Destination:          s_sram_line_4_LDC (LATCH)
  Data Path Delay:      1.454ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_4_P_4 to s_sram_line_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y6.AQ       Tcko                  0.198   s_sram_line_4_P_4
                                                       s_sram_line_4_P_4
    SLICE_X32Y7.C2       net (fanout=1)        0.326   s_sram_line_4_P_4
    SLICE_X32Y7.C        Tilo                  0.142   s_ramdata_3<4>
                                                       lut15877_2088
    SLICE_X33Y6.B3       net (fanout=5)        0.255   s_sram_line_4
    SLICE_X33Y6.BMUX     Tilo                  0.203   s_sram_line_4_P_4
                                                       lut9604_453
    SLICE_X32Y6.CLK      net (fanout=2)        0.330   lut9604_453
    -------------------------------------------------  ---------------------------
    Total                                      1.454ns (0.543ns logic, 0.911ns route)
                                                       (37.3% logic, 62.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_sram_line_3_LDC = MAXDELAY TO TIMEGRP 
"TO_s_sram_line_3_LDC" TS_clkaq         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   7.150ns.
--------------------------------------------------------------------------------

Paths for end point s_sram_line_3_LDC (SLICE_X19Y8.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_sram_line_3_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      7.150ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut9608_456 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_sram_line_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X19Y8.A2       net (fanout=957)      5.746   i_MAIN_RESET/s_external_reset_1
    SLICE_X19Y8.A        Tilo                  0.259   s_sram_line_3_LDC
                                                       lut9606_454
    SLICE_X19Y8.SR       net (fanout=2)        0.474   ][37714_455
    SLICE_X19Y8.CLK      Trck                  0.280   s_sram_line_3_LDC
                                                       s_sram_line_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      7.150ns (0.930ns logic, 6.220ns route)
                                                       (13.0% logic, 87.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.821ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_sram_line_3_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.955ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9608_456 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_sram_line_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X19Y8.A5       net (fanout=83)       3.551   canincfifoline
    SLICE_X19Y8.A        Tilo                  0.259   s_sram_line_3_LDC
                                                       lut9606_454
    SLICE_X19Y8.SR       net (fanout=2)        0.474   ][37714_455
    SLICE_X19Y8.CLK      Trck                  0.280   s_sram_line_3_LDC
                                                       s_sram_line_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.955ns (0.930ns logic, 4.025ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    14.355ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_sram_line_3_P_3 (FF)
  Destination:          s_sram_line_3_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.421ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9608_456 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_sram_line_3_P_3 to s_sram_line_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y8.CQ       Tcko                  0.391   s_sram_line_3_P_3
                                                       s_sram_line_3_P_3
    SLICE_X21Y8.C3       net (fanout=1)        1.266   s_sram_line_3_P_3
    SLICE_X21Y8.C        Tilo                  0.259   s_ramdata_3<3>
                                                       lut15867_2086
    SLICE_X19Y8.A3       net (fanout=4)        0.492   s_sram_line_3
    SLICE_X19Y8.A        Tilo                  0.259   s_sram_line_3_LDC
                                                       lut9606_454
    SLICE_X19Y8.SR       net (fanout=2)        0.474   ][37714_455
    SLICE_X19Y8.CLK      Trck                  0.280   s_sram_line_3_LDC
                                                       s_sram_line_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.421ns (1.189ns logic, 2.232ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Paths for end point s_sram_line_3_LDC (SLICE_X19Y8.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.009ns (requirement - data path)
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_sram_line_3_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      6.767ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_sram_line_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X19Y8.A2       net (fanout=957)      5.746   i_MAIN_RESET/s_external_reset_1
    SLICE_X19Y8.AMUX     Tilo                  0.313   s_sram_line_3_LDC
                                                       lut9608_456
    SLICE_X19Y8.CLK      net (fanout=2)        0.317   lut9608_456
    -------------------------------------------------  ---------------------------
    Total                                      6.767ns (0.704ns logic, 6.063ns route)
                                                       (10.4% logic, 89.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.204ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_sram_line_3_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.572ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_sram_line_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X19Y8.A5       net (fanout=83)       3.551   canincfifoline
    SLICE_X19Y8.AMUX     Tilo                  0.313   s_sram_line_3_LDC
                                                       lut9608_456
    SLICE_X19Y8.CLK      net (fanout=2)        0.317   lut9608_456
    -------------------------------------------------  ---------------------------
    Total                                      4.572ns (0.704ns logic, 3.868ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.738ns (requirement - data path)
  Source:               s_sram_line_3_P_3 (FF)
  Destination:          s_sram_line_3_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.038ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_sram_line_3_P_3 to s_sram_line_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y8.CQ       Tcko                  0.391   s_sram_line_3_P_3
                                                       s_sram_line_3_P_3
    SLICE_X21Y8.C3       net (fanout=1)        1.266   s_sram_line_3_P_3
    SLICE_X21Y8.C        Tilo                  0.259   s_ramdata_3<3>
                                                       lut15867_2086
    SLICE_X19Y8.A3       net (fanout=4)        0.492   s_sram_line_3
    SLICE_X19Y8.AMUX     Tilo                  0.313   s_sram_line_3_LDC
                                                       lut9608_456
    SLICE_X19Y8.CLK      net (fanout=2)        0.317   lut9608_456
    -------------------------------------------------  ---------------------------
    Total                                      3.038ns (0.963ns logic, 2.075ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_sram_line_3_LDC = MAXDELAY TO TIMEGRP "TO_s_sram_line_3_LDC" TS_clkaq         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_sram_line_3_LDC (SLICE_X19Y8.SR), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.483ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_sram_line_3_C_3 (FF)
  Destination:          s_sram_line_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.483ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9608_456 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_3_C_3 to s_sram_line_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y8.AQ       Tcko                  0.200   s_sram_line_3_C_3
                                                       s_sram_line_3_C_3
    SLICE_X21Y8.C2       net (fanout=1)        0.255   s_sram_line_3_C_3
    SLICE_X21Y8.C        Tilo                  0.156   s_ramdata_3<3>
                                                       lut15867_2086
    SLICE_X19Y8.A3       net (fanout=4)        0.270   s_sram_line_3
    SLICE_X19Y8.A        Tilo                  0.156   s_sram_line_3_LDC
                                                       lut9606_454
    SLICE_X19Y8.SR       net (fanout=2)        0.291   ][37714_455
    SLICE_X19Y8.CLK      Tremck      (-Th)    -0.155   s_sram_line_3_LDC
                                                       s_sram_line_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.483ns (0.667ns logic, 0.816ns route)
                                                       (45.0% logic, 55.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.640ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_sram_line_3_LDC (LATCH)
  Destination:          s_sram_line_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.640ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut9608_456 falling
  Destination Clock:    lut9608_456 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_3_LDC to s_sram_line_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y8.AQ       Tcklo                 0.235   s_sram_line_3_LDC
                                                       s_sram_line_3_LDC
    SLICE_X21Y8.C1       net (fanout=1)        0.377   s_sram_line_3_LDC
    SLICE_X21Y8.C        Tilo                  0.156   s_ramdata_3<3>
                                                       lut15867_2086
    SLICE_X19Y8.A3       net (fanout=4)        0.270   s_sram_line_3
    SLICE_X19Y8.A        Tilo                  0.156   s_sram_line_3_LDC
                                                       lut9606_454
    SLICE_X19Y8.SR       net (fanout=2)        0.291   ][37714_455
    SLICE_X19Y8.CLK      Tremck      (-Th)    -0.155   s_sram_line_3_LDC
                                                       s_sram_line_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.640ns (0.702ns logic, 0.938ns route)
                                                       (42.8% logic, 57.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      2.038ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_sram_line_3_P_3 (FF)
  Destination:          s_sram_line_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      2.038ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9608_456 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_3_P_3 to s_sram_line_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y8.CQ       Tcko                  0.198   s_sram_line_3_P_3
                                                       s_sram_line_3_P_3
    SLICE_X21Y8.C3       net (fanout=1)        0.812   s_sram_line_3_P_3
    SLICE_X21Y8.C        Tilo                  0.156   s_ramdata_3<3>
                                                       lut15867_2086
    SLICE_X19Y8.A3       net (fanout=4)        0.270   s_sram_line_3
    SLICE_X19Y8.A        Tilo                  0.156   s_sram_line_3_LDC
                                                       lut9606_454
    SLICE_X19Y8.SR       net (fanout=2)        0.291   ][37714_455
    SLICE_X19Y8.CLK      Tremck      (-Th)    -0.155   s_sram_line_3_LDC
                                                       s_sram_line_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.038ns (0.665ns logic, 1.373ns route)
                                                       (32.6% logic, 67.4% route)
--------------------------------------------------------------------------------

Paths for end point s_sram_line_3_LDC (SLICE_X19Y8.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.258ns (data path)
  Source:               s_sram_line_3_C_3 (FF)
  Destination:          s_sram_line_3_LDC (LATCH)
  Data Path Delay:      1.258ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_3_C_3 to s_sram_line_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y8.AQ       Tcko                  0.200   s_sram_line_3_C_3
                                                       s_sram_line_3_C_3
    SLICE_X21Y8.C2       net (fanout=1)        0.255   s_sram_line_3_C_3
    SLICE_X21Y8.C        Tilo                  0.156   s_ramdata_3<3>
                                                       lut15867_2086
    SLICE_X19Y8.A3       net (fanout=4)        0.270   s_sram_line_3
    SLICE_X19Y8.AMUX     Tilo                  0.203   s_sram_line_3_LDC
                                                       lut9608_456
    SLICE_X19Y8.CLK      net (fanout=2)        0.174   lut9608_456
    -------------------------------------------------  ---------------------------
    Total                                      1.258ns (0.559ns logic, 0.699ns route)
                                                       (44.4% logic, 55.6% route)
--------------------------------------------------------------------------------

Paths for end point s_sram_line_3_LDC (SLICE_X19Y8.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.415ns (data path)
  Source:               s_sram_line_3_LDC (LATCH)
  Destination:          s_sram_line_3_LDC (LATCH)
  Data Path Delay:      1.415ns (Levels of Logic = 2)
  Source Clock:         lut9608_456 falling

  Minimum Data Path at Fast Process Corner: s_sram_line_3_LDC to s_sram_line_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X19Y8.AQ       Tcklo                 0.235   s_sram_line_3_LDC
                                                       s_sram_line_3_LDC
    SLICE_X21Y8.C1       net (fanout=1)        0.377   s_sram_line_3_LDC
    SLICE_X21Y8.C        Tilo                  0.156   s_ramdata_3<3>
                                                       lut15867_2086
    SLICE_X19Y8.A3       net (fanout=4)        0.270   s_sram_line_3
    SLICE_X19Y8.AMUX     Tilo                  0.203   s_sram_line_3_LDC
                                                       lut9608_456
    SLICE_X19Y8.CLK      net (fanout=2)        0.174   lut9608_456
    -------------------------------------------------  ---------------------------
    Total                                      1.415ns (0.594ns logic, 0.821ns route)
                                                       (42.0% logic, 58.0% route)
--------------------------------------------------------------------------------

Paths for end point s_sram_line_3_LDC (SLICE_X19Y8.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.813ns (data path)
  Source:               s_sram_line_3_P_3 (FF)
  Destination:          s_sram_line_3_LDC (LATCH)
  Data Path Delay:      1.813ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_3_P_3 to s_sram_line_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y8.CQ       Tcko                  0.198   s_sram_line_3_P_3
                                                       s_sram_line_3_P_3
    SLICE_X21Y8.C3       net (fanout=1)        0.812   s_sram_line_3_P_3
    SLICE_X21Y8.C        Tilo                  0.156   s_ramdata_3<3>
                                                       lut15867_2086
    SLICE_X19Y8.A3       net (fanout=4)        0.270   s_sram_line_3
    SLICE_X19Y8.AMUX     Tilo                  0.203   s_sram_line_3_LDC
                                                       lut9608_456
    SLICE_X19Y8.CLK      net (fanout=2)        0.174   lut9608_456
    -------------------------------------------------  ---------------------------
    Total                                      1.813ns (0.557ns logic, 1.256ns route)
                                                       (30.7% logic, 69.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_sram_line_2_LDC = MAXDELAY TO TIMEGRP 
"TO_s_sram_line_2_LDC" TS_clkaq         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.831ns.
--------------------------------------------------------------------------------

Paths for end point s_sram_line_2_LDC (SLICE_X30Y6.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    10.945ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_sram_line_2_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      6.831ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut9612_459 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_sram_line_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X31Y6.B4       net (fanout=957)      5.499   i_MAIN_RESET/s_external_reset_1
    SLICE_X31Y6.B        Tilo                  0.259   s_ramdata_3<2>
                                                       lut9610_457
    SLICE_X30Y6.SR       net (fanout=2)        0.467   ][37716_458
    SLICE_X30Y6.CLK      Trck                  0.215   s_sram_line_2_LDC
                                                       s_sram_line_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.831ns (0.865ns logic, 5.966ns route)
                                                       (12.7% logic, 87.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    13.503ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_sram_line_2_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.273ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9612_459 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_sram_line_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X31Y6.B5       net (fanout=83)       2.941   canincfifoline
    SLICE_X31Y6.B        Tilo                  0.259   s_ramdata_3<2>
                                                       lut9610_457
    SLICE_X30Y6.SR       net (fanout=2)        0.467   ][37716_458
    SLICE_X30Y6.CLK      Trck                  0.215   s_sram_line_2_LDC
                                                       s_sram_line_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.273ns (0.865ns logic, 3.408ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    14.442ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_sram_line_2_LDC (LATCH)
  Destination:          s_sram_line_2_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.334ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         lut9612_459 falling
  Destination Clock:    lut9612_459 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_sram_line_2_LDC to s_sram_line_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y6.AQ       Tcklo                 0.498   s_sram_line_2_LDC
                                                       s_sram_line_2_LDC
    SLICE_X31Y6.A5       net (fanout=1)        0.787   s_sram_line_2_LDC
    SLICE_X31Y6.A        Tilo                  0.259   s_ramdata_3<2>
                                                       lut15857_2084
    SLICE_X31Y6.B3       net (fanout=4)        0.849   s_sram_line_2
    SLICE_X31Y6.B        Tilo                  0.259   s_ramdata_3<2>
                                                       lut9610_457
    SLICE_X30Y6.SR       net (fanout=2)        0.467   ][37716_458
    SLICE_X30Y6.CLK      Trck                  0.215   s_sram_line_2_LDC
                                                       s_sram_line_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.334ns (1.231ns logic, 2.103ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------

Paths for end point s_sram_line_2_LDC (SLICE_X30Y6.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.096ns (requirement - data path)
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_sram_line_2_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      6.680ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_sram_line_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X31Y6.B4       net (fanout=957)      5.499   i_MAIN_RESET/s_external_reset_1
    SLICE_X31Y6.BMUX     Tilo                  0.313   s_ramdata_3<2>
                                                       lut9612_459
    SLICE_X30Y6.CLK      net (fanout=2)        0.477   lut9612_459
    -------------------------------------------------  ---------------------------
    Total                                      6.680ns (0.704ns logic, 5.976ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.654ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_sram_line_2_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.122ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_sram_line_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X31Y6.B5       net (fanout=83)       2.941   canincfifoline
    SLICE_X31Y6.BMUX     Tilo                  0.313   s_ramdata_3<2>
                                                       lut9612_459
    SLICE_X30Y6.CLK      net (fanout=2)        0.477   lut9612_459
    -------------------------------------------------  ---------------------------
    Total                                      4.122ns (0.704ns logic, 3.418ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.593ns (requirement - data path)
  Source:               s_sram_line_2_LDC (LATCH)
  Destination:          s_sram_line_2_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.183ns (Levels of Logic = 2)
  Source Clock:         lut9612_459 falling

  Maximum Data Path at Slow Process Corner: s_sram_line_2_LDC to s_sram_line_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y6.AQ       Tcklo                 0.498   s_sram_line_2_LDC
                                                       s_sram_line_2_LDC
    SLICE_X31Y6.A5       net (fanout=1)        0.787   s_sram_line_2_LDC
    SLICE_X31Y6.A        Tilo                  0.259   s_ramdata_3<2>
                                                       lut15857_2084
    SLICE_X31Y6.B3       net (fanout=4)        0.849   s_sram_line_2
    SLICE_X31Y6.BMUX     Tilo                  0.313   s_ramdata_3<2>
                                                       lut9612_459
    SLICE_X30Y6.CLK      net (fanout=2)        0.477   lut9612_459
    -------------------------------------------------  ---------------------------
    Total                                      3.183ns (1.070ns logic, 2.113ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_sram_line_2_LDC = MAXDELAY TO TIMEGRP "TO_s_sram_line_2_LDC" TS_clkaq         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_sram_line_2_LDC (SLICE_X30Y6.SR), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.442ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_sram_line_2_C_2 (FF)
  Destination:          s_sram_line_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.442ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9612_459 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_2_C_2 to s_sram_line_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y5.AQ       Tcko                  0.198   s_sram_line_2_C_2
                                                       s_sram_line_2_C_2
    SLICE_X31Y6.A6       net (fanout=1)        0.113   s_sram_line_2_C_2
    SLICE_X31Y6.A        Tilo                  0.156   s_ramdata_3<2>
                                                       lut15857_2084
    SLICE_X31Y6.B3       net (fanout=4)        0.476   s_sram_line_2
    SLICE_X31Y6.B        Tilo                  0.156   s_ramdata_3<2>
                                                       lut9610_457
    SLICE_X30Y6.SR       net (fanout=2)        0.258   ][37716_458
    SLICE_X30Y6.CLK      Tremck      (-Th)    -0.085   s_sram_line_2_LDC
                                                       s_sram_line_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.442ns (0.595ns logic, 0.847ns route)
                                                       (41.3% logic, 58.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.531ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_sram_line_2_P_2 (FF)
  Destination:          s_sram_line_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.531ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9612_459 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_2_P_2 to s_sram_line_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y7.AQ       Tcko                  0.198   s_sram_line_2_P_2
                                                       s_sram_line_2_P_2
    SLICE_X31Y6.A4       net (fanout=1)        0.202   s_sram_line_2_P_2
    SLICE_X31Y6.A        Tilo                  0.156   s_ramdata_3<2>
                                                       lut15857_2084
    SLICE_X31Y6.B3       net (fanout=4)        0.476   s_sram_line_2
    SLICE_X31Y6.B        Tilo                  0.156   s_ramdata_3<2>
                                                       lut9610_457
    SLICE_X30Y6.SR       net (fanout=2)        0.258   ][37716_458
    SLICE_X30Y6.CLK      Tremck      (-Th)    -0.085   s_sram_line_2_LDC
                                                       s_sram_line_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.531ns (0.595ns logic, 0.936ns route)
                                                       (38.9% logic, 61.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.827ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_sram_line_2_LDC (LATCH)
  Destination:          s_sram_line_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.827ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut9612_459 falling
  Destination Clock:    lut9612_459 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_2_LDC to s_sram_line_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y6.AQ       Tcklo                 0.277   s_sram_line_2_LDC
                                                       s_sram_line_2_LDC
    SLICE_X31Y6.A5       net (fanout=1)        0.419   s_sram_line_2_LDC
    SLICE_X31Y6.A        Tilo                  0.156   s_ramdata_3<2>
                                                       lut15857_2084
    SLICE_X31Y6.B3       net (fanout=4)        0.476   s_sram_line_2
    SLICE_X31Y6.B        Tilo                  0.156   s_ramdata_3<2>
                                                       lut9610_457
    SLICE_X30Y6.SR       net (fanout=2)        0.258   ][37716_458
    SLICE_X30Y6.CLK      Tremck      (-Th)    -0.085   s_sram_line_2_LDC
                                                       s_sram_line_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.827ns (0.674ns logic, 1.153ns route)
                                                       (36.9% logic, 63.1% route)
--------------------------------------------------------------------------------

Paths for end point s_sram_line_2_LDC (SLICE_X30Y6.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.442ns (data path)
  Source:               s_sram_line_2_C_2 (FF)
  Destination:          s_sram_line_2_LDC (LATCH)
  Data Path Delay:      1.442ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_2_C_2 to s_sram_line_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y5.AQ       Tcko                  0.198   s_sram_line_2_C_2
                                                       s_sram_line_2_C_2
    SLICE_X31Y6.A6       net (fanout=1)        0.113   s_sram_line_2_C_2
    SLICE_X31Y6.A        Tilo                  0.156   s_ramdata_3<2>
                                                       lut15857_2084
    SLICE_X31Y6.B3       net (fanout=4)        0.476   s_sram_line_2
    SLICE_X31Y6.BMUX     Tilo                  0.203   s_ramdata_3<2>
                                                       lut9612_459
    SLICE_X30Y6.CLK      net (fanout=2)        0.296   lut9612_459
    -------------------------------------------------  ---------------------------
    Total                                      1.442ns (0.557ns logic, 0.885ns route)
                                                       (38.6% logic, 61.4% route)
--------------------------------------------------------------------------------

Paths for end point s_sram_line_2_LDC (SLICE_X30Y6.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.531ns (data path)
  Source:               s_sram_line_2_P_2 (FF)
  Destination:          s_sram_line_2_LDC (LATCH)
  Data Path Delay:      1.531ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_2_P_2 to s_sram_line_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y7.AQ       Tcko                  0.198   s_sram_line_2_P_2
                                                       s_sram_line_2_P_2
    SLICE_X31Y6.A4       net (fanout=1)        0.202   s_sram_line_2_P_2
    SLICE_X31Y6.A        Tilo                  0.156   s_ramdata_3<2>
                                                       lut15857_2084
    SLICE_X31Y6.B3       net (fanout=4)        0.476   s_sram_line_2
    SLICE_X31Y6.BMUX     Tilo                  0.203   s_ramdata_3<2>
                                                       lut9612_459
    SLICE_X30Y6.CLK      net (fanout=2)        0.296   lut9612_459
    -------------------------------------------------  ---------------------------
    Total                                      1.531ns (0.557ns logic, 0.974ns route)
                                                       (36.4% logic, 63.6% route)
--------------------------------------------------------------------------------

Paths for end point s_sram_line_2_LDC (SLICE_X30Y6.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.827ns (data path)
  Source:               s_sram_line_2_LDC (LATCH)
  Destination:          s_sram_line_2_LDC (LATCH)
  Data Path Delay:      1.827ns (Levels of Logic = 2)
  Source Clock:         lut9612_459 falling

  Minimum Data Path at Fast Process Corner: s_sram_line_2_LDC to s_sram_line_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y6.AQ       Tcklo                 0.277   s_sram_line_2_LDC
                                                       s_sram_line_2_LDC
    SLICE_X31Y6.A5       net (fanout=1)        0.419   s_sram_line_2_LDC
    SLICE_X31Y6.A        Tilo                  0.156   s_ramdata_3<2>
                                                       lut15857_2084
    SLICE_X31Y6.B3       net (fanout=4)        0.476   s_sram_line_2
    SLICE_X31Y6.BMUX     Tilo                  0.203   s_ramdata_3<2>
                                                       lut9612_459
    SLICE_X30Y6.CLK      net (fanout=2)        0.296   lut9612_459
    -------------------------------------------------  ---------------------------
    Total                                      1.827ns (0.636ns logic, 1.191ns route)
                                                       (34.8% logic, 65.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_sram_line_1_LDC = MAXDELAY TO TIMEGRP 
"TO_s_sram_line_1_LDC" TS_clkaq         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.171ns.
--------------------------------------------------------------------------------

Paths for end point s_sram_line_1_LDC (SLICE_X36Y8.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.605ns (requirement - data path)
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_sram_line_1_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      6.171ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_sram_line_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X34Y8.B4       net (fanout=957)      4.998   i_MAIN_RESET/s_external_reset_1
    SLICE_X34Y8.BMUX     Tilo                  0.261   s_ramdata_3<0>
                                                       lut9616_462
    SLICE_X36Y8.CLK      net (fanout=2)        0.521   lut9616_462
    -------------------------------------------------  ---------------------------
    Total                                      6.171ns (0.652ns logic, 5.519ns route)
                                                       (10.6% logic, 89.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.107ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_sram_line_1_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.669ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_sram_line_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X34Y8.B5       net (fanout=83)       2.496   canincfifoline
    SLICE_X34Y8.BMUX     Tilo                  0.261   s_ramdata_3<0>
                                                       lut9616_462
    SLICE_X36Y8.CLK      net (fanout=2)        0.521   lut9616_462
    -------------------------------------------------  ---------------------------
    Total                                      3.669ns (0.652ns logic, 3.017ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.671ns (requirement - data path)
  Source:               s_sram_line_1_P_1 (FF)
  Destination:          s_sram_line_1_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.105ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_sram_line_1_P_1 to s_sram_line_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y8.AQ       Tcko                  0.408   s_sram_line_1_P_1
                                                       s_sram_line_1_P_1
    SLICE_X34Y8.A1       net (fanout=1)        0.919   s_sram_line_1_P_1
    SLICE_X34Y8.A        Tilo                  0.203   s_ramdata_3<0>
                                                       lut15847_2082
    SLICE_X34Y8.B1       net (fanout=4)        0.793   s_sram_line_1
    SLICE_X34Y8.BMUX     Tilo                  0.261   s_ramdata_3<0>
                                                       lut9616_462
    SLICE_X36Y8.CLK      net (fanout=2)        0.521   lut9616_462
    -------------------------------------------------  ---------------------------
    Total                                      3.105ns (0.872ns logic, 2.233ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------

Paths for end point s_sram_line_1_LDC (SLICE_X36Y8.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    11.640ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_sram_line_1_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      6.136ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut9616_462 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_sram_line_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X34Y8.B4       net (fanout=957)      4.998   i_MAIN_RESET/s_external_reset_1
    SLICE_X34Y8.B        Tilo                  0.203   s_ramdata_3<0>
                                                       lut9614_460
    SLICE_X36Y8.SR       net (fanout=2)        0.314   ][37718_461
    SLICE_X36Y8.CLK      Trck                  0.230   s_sram_line_1_LDC
                                                       s_sram_line_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.136ns (0.824ns logic, 5.312ns route)
                                                       (13.4% logic, 86.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    14.142ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_sram_line_1_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.634ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9616_462 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_sram_line_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X34Y8.B5       net (fanout=83)       2.496   canincfifoline
    SLICE_X34Y8.B        Tilo                  0.203   s_ramdata_3<0>
                                                       lut9614_460
    SLICE_X36Y8.SR       net (fanout=2)        0.314   ][37718_461
    SLICE_X36Y8.CLK      Trck                  0.230   s_sram_line_1_LDC
                                                       s_sram_line_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.634ns (0.824ns logic, 2.810ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    14.706ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_sram_line_1_P_1 (FF)
  Destination:          s_sram_line_1_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.070ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9616_462 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_sram_line_1_P_1 to s_sram_line_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y8.AQ       Tcko                  0.408   s_sram_line_1_P_1
                                                       s_sram_line_1_P_1
    SLICE_X34Y8.A1       net (fanout=1)        0.919   s_sram_line_1_P_1
    SLICE_X34Y8.A        Tilo                  0.203   s_ramdata_3<0>
                                                       lut15847_2082
    SLICE_X34Y8.B1       net (fanout=4)        0.793   s_sram_line_1
    SLICE_X34Y8.B        Tilo                  0.203   s_ramdata_3<0>
                                                       lut9614_460
    SLICE_X36Y8.SR       net (fanout=2)        0.314   ][37718_461
    SLICE_X36Y8.CLK      Trck                  0.230   s_sram_line_1_LDC
                                                       s_sram_line_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.070ns (1.044ns logic, 2.026ns route)
                                                       (34.0% logic, 66.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_sram_line_1_LDC = MAXDELAY TO TIMEGRP "TO_s_sram_line_1_LDC" TS_clkaq         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_sram_line_1_LDC (SLICE_X36Y8.SR), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.384ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_sram_line_1_C_1 (FF)
  Destination:          s_sram_line_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.384ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9616_462 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_1_C_1 to s_sram_line_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y8.DQ       Tcko                  0.198   s_sram_line_1_C_1
                                                       s_sram_line_1_C_1
    SLICE_X34Y8.A4       net (fanout=1)        0.212   s_sram_line_1_C_1
    SLICE_X34Y8.A        Tilo                  0.156   s_ramdata_3<0>
                                                       lut15847_2082
    SLICE_X34Y8.B1       net (fanout=4)        0.428   s_sram_line_1
    SLICE_X34Y8.B        Tilo                  0.156   s_ramdata_3<0>
                                                       lut9614_460
    SLICE_X36Y8.SR       net (fanout=2)        0.127   ][37718_461
    SLICE_X36Y8.CLK      Tremck      (-Th)    -0.107   s_sram_line_1_LDC
                                                       s_sram_line_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.384ns (0.617ns logic, 0.767ns route)
                                                       (44.6% logic, 55.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.558ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_sram_line_1_LDC (LATCH)
  Destination:          s_sram_line_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.558ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut9616_462 falling
  Destination Clock:    lut9616_462 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_1_LDC to s_sram_line_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y8.AQ       Tcklo                 0.237   s_sram_line_1_LDC
                                                       s_sram_line_1_LDC
    SLICE_X34Y8.A2       net (fanout=1)        0.347   s_sram_line_1_LDC
    SLICE_X34Y8.A        Tilo                  0.156   s_ramdata_3<0>
                                                       lut15847_2082
    SLICE_X34Y8.B1       net (fanout=4)        0.428   s_sram_line_1
    SLICE_X34Y8.B        Tilo                  0.156   s_ramdata_3<0>
                                                       lut9614_460
    SLICE_X36Y8.SR       net (fanout=2)        0.127   ][37718_461
    SLICE_X36Y8.CLK      Tremck      (-Th)    -0.107   s_sram_line_1_LDC
                                                       s_sram_line_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.558ns (0.656ns logic, 0.902ns route)
                                                       (42.1% logic, 57.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.704ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_sram_line_1_P_1 (FF)
  Destination:          s_sram_line_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.704ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9616_462 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_1_P_1 to s_sram_line_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y8.AQ       Tcko                  0.200   s_sram_line_1_P_1
                                                       s_sram_line_1_P_1
    SLICE_X34Y8.A1       net (fanout=1)        0.530   s_sram_line_1_P_1
    SLICE_X34Y8.A        Tilo                  0.156   s_ramdata_3<0>
                                                       lut15847_2082
    SLICE_X34Y8.B1       net (fanout=4)        0.428   s_sram_line_1
    SLICE_X34Y8.B        Tilo                  0.156   s_ramdata_3<0>
                                                       lut9614_460
    SLICE_X36Y8.SR       net (fanout=2)        0.127   ][37718_461
    SLICE_X36Y8.CLK      Tremck      (-Th)    -0.107   s_sram_line_1_LDC
                                                       s_sram_line_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.704ns (0.619ns logic, 1.085ns route)
                                                       (36.3% logic, 63.7% route)
--------------------------------------------------------------------------------

Paths for end point s_sram_line_1_LDC (SLICE_X36Y8.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.464ns (data path)
  Source:               s_sram_line_1_C_1 (FF)
  Destination:          s_sram_line_1_LDC (LATCH)
  Data Path Delay:      1.464ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_1_C_1 to s_sram_line_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y8.DQ       Tcko                  0.198   s_sram_line_1_C_1
                                                       s_sram_line_1_C_1
    SLICE_X34Y8.A4       net (fanout=1)        0.212   s_sram_line_1_C_1
    SLICE_X34Y8.A        Tilo                  0.156   s_ramdata_3<0>
                                                       lut15847_2082
    SLICE_X34Y8.B1       net (fanout=4)        0.428   s_sram_line_1
    SLICE_X34Y8.BMUX     Tilo                  0.191   s_ramdata_3<0>
                                                       lut9616_462
    SLICE_X36Y8.CLK      net (fanout=2)        0.279   lut9616_462
    -------------------------------------------------  ---------------------------
    Total                                      1.464ns (0.545ns logic, 0.919ns route)
                                                       (37.2% logic, 62.8% route)
--------------------------------------------------------------------------------

Paths for end point s_sram_line_1_LDC (SLICE_X36Y8.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.638ns (data path)
  Source:               s_sram_line_1_LDC (LATCH)
  Destination:          s_sram_line_1_LDC (LATCH)
  Data Path Delay:      1.638ns (Levels of Logic = 2)
  Source Clock:         lut9616_462 falling

  Minimum Data Path at Fast Process Corner: s_sram_line_1_LDC to s_sram_line_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y8.AQ       Tcklo                 0.237   s_sram_line_1_LDC
                                                       s_sram_line_1_LDC
    SLICE_X34Y8.A2       net (fanout=1)        0.347   s_sram_line_1_LDC
    SLICE_X34Y8.A        Tilo                  0.156   s_ramdata_3<0>
                                                       lut15847_2082
    SLICE_X34Y8.B1       net (fanout=4)        0.428   s_sram_line_1
    SLICE_X34Y8.BMUX     Tilo                  0.191   s_ramdata_3<0>
                                                       lut9616_462
    SLICE_X36Y8.CLK      net (fanout=2)        0.279   lut9616_462
    -------------------------------------------------  ---------------------------
    Total                                      1.638ns (0.584ns logic, 1.054ns route)
                                                       (35.7% logic, 64.3% route)
--------------------------------------------------------------------------------

Paths for end point s_sram_line_1_LDC (SLICE_X36Y8.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.784ns (data path)
  Source:               s_sram_line_1_P_1 (FF)
  Destination:          s_sram_line_1_LDC (LATCH)
  Data Path Delay:      1.784ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_1_P_1 to s_sram_line_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y8.AQ       Tcko                  0.200   s_sram_line_1_P_1
                                                       s_sram_line_1_P_1
    SLICE_X34Y8.A1       net (fanout=1)        0.530   s_sram_line_1_P_1
    SLICE_X34Y8.A        Tilo                  0.156   s_ramdata_3<0>
                                                       lut15847_2082
    SLICE_X34Y8.B1       net (fanout=4)        0.428   s_sram_line_1
    SLICE_X34Y8.BMUX     Tilo                  0.191   s_ramdata_3<0>
                                                       lut9616_462
    SLICE_X36Y8.CLK      net (fanout=2)        0.279   lut9616_462
    -------------------------------------------------  ---------------------------
    Total                                      1.784ns (0.547ns logic, 1.237ns route)
                                                       (30.7% logic, 69.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_A_30_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_A_30_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.291ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_30_LDC (SLICE_X29Y47.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    13.485ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_30_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.291ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9620_465 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X27Y47.B4      net (fanout=83)       3.047   canincfifoline
    SLICE_X27Y47.B       Tilo                  0.259   afen
                                                       lut9618_463
    SLICE_X29Y47.SR      net (fanout=2)        0.314   ][37720_464
    SLICE_X29Y47.CLK     Trck                  0.280   s_has_grain_A_30_LDC
                                                       s_has_grain_A_30_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.291ns (0.930ns logic, 3.361ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    14.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_A_30_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.772ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut9620_465 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_A_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X27Y47.B1      net (fanout=957)      2.528   i_MAIN_RESET/s_external_reset_1
    SLICE_X27Y47.B       Tilo                  0.259   afen
                                                       lut9618_463
    SLICE_X29Y47.SR      net (fanout=2)        0.314   ][37720_464
    SLICE_X29Y47.CLK     Trck                  0.280   s_has_grain_A_30_LDC
                                                       s_has_grain_A_30_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.772ns (0.930ns logic, 2.842ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    15.417ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_has_grain_A_30_C_30 (FF)
  Destination:          s_has_grain_A_30_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.359ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9620_465 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_A_30_C_30 to s_has_grain_A_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y48.AQ      Tcko                  0.447   s_has_grain_A_30_C_30
                                                       s_has_grain_A_30_C_30
    SLICE_X27Y47.A4      net (fanout=1)        0.434   s_has_grain_A_30_C_30
    SLICE_X27Y47.A       Tilo                  0.259   afen
                                                       lut15091_1950
    SLICE_X27Y47.B5      net (fanout=3)        0.366   lut15091_1950
    SLICE_X27Y47.B       Tilo                  0.259   afen
                                                       lut9618_463
    SLICE_X29Y47.SR      net (fanout=2)        0.314   ][37720_464
    SLICE_X29Y47.CLK     Trck                  0.280   s_has_grain_A_30_LDC
                                                       s_has_grain_A_30_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.359ns (1.245ns logic, 1.114ns route)
                                                       (52.8% logic, 47.2% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_30_LDC (SLICE_X29Y47.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  13.525ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_30_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.251ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X27Y47.B4      net (fanout=83)       3.047   canincfifoline
    SLICE_X27Y47.BMUX    Tilo                  0.313   afen
                                                       lut9620_465
    SLICE_X29Y47.CLK     net (fanout=2)        0.500   lut9620_465
    -------------------------------------------------  ---------------------------
    Total                                      4.251ns (0.704ns logic, 3.547ns route)
                                                       (16.6% logic, 83.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.044ns (requirement - data path)
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_A_30_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.732ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_A_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X27Y47.B1      net (fanout=957)      2.528   i_MAIN_RESET/s_external_reset_1
    SLICE_X27Y47.BMUX    Tilo                  0.313   afen
                                                       lut9620_465
    SLICE_X29Y47.CLK     net (fanout=2)        0.500   lut9620_465
    -------------------------------------------------  ---------------------------
    Total                                      3.732ns (0.704ns logic, 3.028ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.457ns (requirement - data path)
  Source:               s_has_grain_A_30_C_30 (FF)
  Destination:          s_has_grain_A_30_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.319ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_A_30_C_30 to s_has_grain_A_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y48.AQ      Tcko                  0.447   s_has_grain_A_30_C_30
                                                       s_has_grain_A_30_C_30
    SLICE_X27Y47.A4      net (fanout=1)        0.434   s_has_grain_A_30_C_30
    SLICE_X27Y47.A       Tilo                  0.259   afen
                                                       lut15091_1950
    SLICE_X27Y47.B5      net (fanout=3)        0.366   lut15091_1950
    SLICE_X27Y47.BMUX    Tilo                  0.313   afen
                                                       lut9620_465
    SLICE_X29Y47.CLK     net (fanout=2)        0.500   lut9620_465
    -------------------------------------------------  ---------------------------
    Total                                      2.319ns (1.019ns logic, 1.300ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_A_30_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_A_30_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_30_LDC (SLICE_X29Y47.SR), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.140ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_30_P_30 (FF)
  Destination:          s_has_grain_A_30_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.140ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9620_465 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_30_P_30 to s_has_grain_A_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y46.AQ      Tcko                  0.198   s_has_grain_A_30_P_30
                                                       s_has_grain_A_30_P_30
    SLICE_X27Y47.A6      net (fanout=1)        0.151   s_has_grain_A_30_P_30
    SLICE_X27Y47.A       Tilo                  0.156   afen
                                                       lut15091_1950
    SLICE_X27Y47.B5      net (fanout=3)        0.197   lut15091_1950
    SLICE_X27Y47.B       Tilo                  0.156   afen
                                                       lut9618_463
    SLICE_X29Y47.SR      net (fanout=2)        0.127   ][37720_464
    SLICE_X29Y47.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_30_LDC
                                                       s_has_grain_A_30_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.140ns (0.665ns logic, 0.475ns route)
                                                       (58.3% logic, 41.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.204ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_30_LDC (LATCH)
  Destination:          s_has_grain_A_30_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.204ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut9620_465 falling
  Destination Clock:    lut9620_465 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_30_LDC to s_has_grain_A_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y47.AQ      Tcklo                 0.235   s_has_grain_A_30_LDC
                                                       s_has_grain_A_30_LDC
    SLICE_X27Y47.A5      net (fanout=1)        0.178   s_has_grain_A_30_LDC
    SLICE_X27Y47.A       Tilo                  0.156   afen
                                                       lut15091_1950
    SLICE_X27Y47.B5      net (fanout=3)        0.197   lut15091_1950
    SLICE_X27Y47.B       Tilo                  0.156   afen
                                                       lut9618_463
    SLICE_X29Y47.SR      net (fanout=2)        0.127   ][37720_464
    SLICE_X29Y47.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_30_LDC
                                                       s_has_grain_A_30_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.204ns (0.702ns logic, 0.502ns route)
                                                       (58.3% logic, 41.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.227ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_30_C_30 (FF)
  Destination:          s_has_grain_A_30_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.227ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9620_465 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_30_C_30 to s_has_grain_A_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y48.AQ      Tcko                  0.234   s_has_grain_A_30_C_30
                                                       s_has_grain_A_30_C_30
    SLICE_X27Y47.A4      net (fanout=1)        0.202   s_has_grain_A_30_C_30
    SLICE_X27Y47.A       Tilo                  0.156   afen
                                                       lut15091_1950
    SLICE_X27Y47.B5      net (fanout=3)        0.197   lut15091_1950
    SLICE_X27Y47.B       Tilo                  0.156   afen
                                                       lut9618_463
    SLICE_X29Y47.SR      net (fanout=2)        0.127   ][37720_464
    SLICE_X29Y47.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_30_LDC
                                                       s_has_grain_A_30_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.227ns (0.701ns logic, 0.526ns route)
                                                       (57.1% logic, 42.9% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_30_LDC (SLICE_X29Y47.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.183ns (data path)
  Source:               s_has_grain_A_30_P_30 (FF)
  Destination:          s_has_grain_A_30_LDC (LATCH)
  Data Path Delay:      1.183ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_30_P_30 to s_has_grain_A_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y46.AQ      Tcko                  0.198   s_has_grain_A_30_P_30
                                                       s_has_grain_A_30_P_30
    SLICE_X27Y47.A6      net (fanout=1)        0.151   s_has_grain_A_30_P_30
    SLICE_X27Y47.A       Tilo                  0.156   afen
                                                       lut15091_1950
    SLICE_X27Y47.B5      net (fanout=3)        0.197   lut15091_1950
    SLICE_X27Y47.BMUX    Tilo                  0.203   afen
                                                       lut9620_465
    SLICE_X29Y47.CLK     net (fanout=2)        0.278   lut9620_465
    -------------------------------------------------  ---------------------------
    Total                                      1.183ns (0.557ns logic, 0.626ns route)
                                                       (47.1% logic, 52.9% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_30_LDC (SLICE_X29Y47.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.247ns (data path)
  Source:               s_has_grain_A_30_LDC (LATCH)
  Destination:          s_has_grain_A_30_LDC (LATCH)
  Data Path Delay:      1.247ns (Levels of Logic = 2)
  Source Clock:         lut9620_465 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_A_30_LDC to s_has_grain_A_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y47.AQ      Tcklo                 0.235   s_has_grain_A_30_LDC
                                                       s_has_grain_A_30_LDC
    SLICE_X27Y47.A5      net (fanout=1)        0.178   s_has_grain_A_30_LDC
    SLICE_X27Y47.A       Tilo                  0.156   afen
                                                       lut15091_1950
    SLICE_X27Y47.B5      net (fanout=3)        0.197   lut15091_1950
    SLICE_X27Y47.BMUX    Tilo                  0.203   afen
                                                       lut9620_465
    SLICE_X29Y47.CLK     net (fanout=2)        0.278   lut9620_465
    -------------------------------------------------  ---------------------------
    Total                                      1.247ns (0.594ns logic, 0.653ns route)
                                                       (47.6% logic, 52.4% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_30_LDC (SLICE_X29Y47.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.270ns (data path)
  Source:               s_has_grain_A_30_C_30 (FF)
  Destination:          s_has_grain_A_30_LDC (LATCH)
  Data Path Delay:      1.270ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_30_C_30 to s_has_grain_A_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X26Y48.AQ      Tcko                  0.234   s_has_grain_A_30_C_30
                                                       s_has_grain_A_30_C_30
    SLICE_X27Y47.A4      net (fanout=1)        0.202   s_has_grain_A_30_C_30
    SLICE_X27Y47.A       Tilo                  0.156   afen
                                                       lut15091_1950
    SLICE_X27Y47.B5      net (fanout=3)        0.197   lut15091_1950
    SLICE_X27Y47.BMUX    Tilo                  0.203   afen
                                                       lut9620_465
    SLICE_X29Y47.CLK     net (fanout=2)        0.278   lut9620_465
    -------------------------------------------------  ---------------------------
    Total                                      1.270ns (0.593ns logic, 0.677ns route)
                                                       (46.7% logic, 53.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_A_31_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_A_31_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.582ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_31_LDC (SLICE_X28Y49.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    13.194ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_31_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.582ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9624_468 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X26Y49.C5      net (fanout=83)       3.270   canincfifoline
    SLICE_X26Y49.C       Tilo                  0.204   ][37722_467
                                                       lut9622_466
    SLICE_X28Y49.SR      net (fanout=2)        0.487   ][37722_467
    SLICE_X28Y49.CLK     Trck                  0.230   s_has_grain_A_31_LDC
                                                       s_has_grain_A_31_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.582ns (0.825ns logic, 3.757ns route)
                                                       (18.0% logic, 82.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    14.332ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_A_31_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.444ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut9624_468 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_A_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X26Y49.C2      net (fanout=957)      2.132   i_MAIN_RESET/s_external_reset_1
    SLICE_X26Y49.C       Tilo                  0.204   ][37722_467
                                                       lut9622_466
    SLICE_X28Y49.SR      net (fanout=2)        0.487   ][37722_467
    SLICE_X28Y49.CLK     Trck                  0.230   s_has_grain_A_31_LDC
                                                       s_has_grain_A_31_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.444ns (0.825ns logic, 2.619ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    15.228ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_has_grain_A_31_P_31 (FF)
  Destination:          s_has_grain_A_31_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.548ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9624_468 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_A_31_P_31 to s_has_grain_A_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y47.AQ      Tcko                  0.408   s_has_grain_A_31_P_31
                                                       s_has_grain_A_31_P_31
    SLICE_X26Y49.B3      net (fanout=1)        0.736   s_has_grain_A_31_P_31
    SLICE_X26Y49.B       Tilo                  0.203   ][37722_467
                                                       lut15081_1948
    SLICE_X26Y49.C4      net (fanout=3)        0.280   lut15081_1948
    SLICE_X26Y49.C       Tilo                  0.204   ][37722_467
                                                       lut9622_466
    SLICE_X28Y49.SR      net (fanout=2)        0.487   ][37722_467
    SLICE_X28Y49.CLK     Trck                  0.230   s_has_grain_A_31_LDC
                                                       s_has_grain_A_31_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.548ns (1.045ns logic, 1.503ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_31_LDC (SLICE_X28Y49.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  13.515ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_31_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.261ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X26Y49.C5      net (fanout=83)       3.270   canincfifoline
    SLICE_X26Y49.CMUX    Tilo                  0.261   ][37722_467
                                                       lut9624_468
    SLICE_X28Y49.CLK     net (fanout=2)        0.339   lut9624_468
    -------------------------------------------------  ---------------------------
    Total                                      4.261ns (0.652ns logic, 3.609ns route)
                                                       (15.3% logic, 84.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.653ns (requirement - data path)
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_A_31_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.123ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_A_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X26Y49.C2      net (fanout=957)      2.132   i_MAIN_RESET/s_external_reset_1
    SLICE_X26Y49.CMUX    Tilo                  0.261   ][37722_467
                                                       lut9624_468
    SLICE_X28Y49.CLK     net (fanout=2)        0.339   lut9624_468
    -------------------------------------------------  ---------------------------
    Total                                      3.123ns (0.652ns logic, 2.471ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.549ns (requirement - data path)
  Source:               s_has_grain_A_31_P_31 (FF)
  Destination:          s_has_grain_A_31_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.227ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_A_31_P_31 to s_has_grain_A_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y47.AQ      Tcko                  0.408   s_has_grain_A_31_P_31
                                                       s_has_grain_A_31_P_31
    SLICE_X26Y49.B3      net (fanout=1)        0.736   s_has_grain_A_31_P_31
    SLICE_X26Y49.B       Tilo                  0.203   ][37722_467
                                                       lut15081_1948
    SLICE_X26Y49.C4      net (fanout=3)        0.280   lut15081_1948
    SLICE_X26Y49.CMUX    Tilo                  0.261   ][37722_467
                                                       lut9624_468
    SLICE_X28Y49.CLK     net (fanout=2)        0.339   lut9624_468
    -------------------------------------------------  ---------------------------
    Total                                      2.227ns (0.872ns logic, 1.355ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_A_31_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_A_31_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_31_LDC (SLICE_X28Y49.SR), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.227ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_31_LDC (LATCH)
  Destination:          s_has_grain_A_31_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.227ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut9624_468 falling
  Destination Clock:    lut9624_468 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_31_LDC to s_has_grain_A_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y49.AQ      Tcklo                 0.237   s_has_grain_A_31_LDC
                                                       s_has_grain_A_31_LDC
    SLICE_X26Y49.B5      net (fanout=1)        0.164   s_has_grain_A_31_LDC
    SLICE_X26Y49.B       Tilo                  0.156   ][37722_467
                                                       lut15081_1948
    SLICE_X26Y49.C4      net (fanout=3)        0.144   lut15081_1948
    SLICE_X26Y49.C       Tilo                  0.156   ][37722_467
                                                       lut9622_466
    SLICE_X28Y49.SR      net (fanout=2)        0.263   ][37722_467
    SLICE_X28Y49.CLK     Tremck      (-Th)    -0.107   s_has_grain_A_31_LDC
                                                       s_has_grain_A_31_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.227ns (0.656ns logic, 0.571ns route)
                                                       (53.5% logic, 46.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.379ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_31_C_31 (FF)
  Destination:          s_has_grain_A_31_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.379ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9624_468 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_31_C_31 to s_has_grain_A_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y49.AQ      Tcko                  0.198   s_has_grain_A_31_C_31
                                                       s_has_grain_A_31_C_31
    SLICE_X26Y49.B1      net (fanout=1)        0.355   s_has_grain_A_31_C_31
    SLICE_X26Y49.B       Tilo                  0.156   ][37722_467
                                                       lut15081_1948
    SLICE_X26Y49.C4      net (fanout=3)        0.144   lut15081_1948
    SLICE_X26Y49.C       Tilo                  0.156   ][37722_467
                                                       lut9622_466
    SLICE_X28Y49.SR      net (fanout=2)        0.263   ][37722_467
    SLICE_X28Y49.CLK     Tremck      (-Th)    -0.107   s_has_grain_A_31_LDC
                                                       s_has_grain_A_31_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.379ns (0.617ns logic, 0.762ns route)
                                                       (44.7% logic, 55.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.426ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_31_P_31 (FF)
  Destination:          s_has_grain_A_31_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.426ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9624_468 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_31_P_31 to s_has_grain_A_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y47.AQ      Tcko                  0.200   s_has_grain_A_31_P_31
                                                       s_has_grain_A_31_P_31
    SLICE_X26Y49.B3      net (fanout=1)        0.400   s_has_grain_A_31_P_31
    SLICE_X26Y49.B       Tilo                  0.156   ][37722_467
                                                       lut15081_1948
    SLICE_X26Y49.C4      net (fanout=3)        0.144   lut15081_1948
    SLICE_X26Y49.C       Tilo                  0.156   ][37722_467
                                                       lut9622_466
    SLICE_X28Y49.SR      net (fanout=2)        0.263   ][37722_467
    SLICE_X28Y49.CLK     Tremck      (-Th)    -0.107   s_has_grain_A_31_LDC
                                                       s_has_grain_A_31_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.426ns (0.619ns logic, 0.807ns route)
                                                       (43.4% logic, 56.6% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_31_LDC (SLICE_X28Y49.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.026ns (data path)
  Source:               s_has_grain_A_31_LDC (LATCH)
  Destination:          s_has_grain_A_31_LDC (LATCH)
  Data Path Delay:      1.026ns (Levels of Logic = 2)
  Source Clock:         lut9624_468 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_A_31_LDC to s_has_grain_A_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y49.AQ      Tcklo                 0.237   s_has_grain_A_31_LDC
                                                       s_has_grain_A_31_LDC
    SLICE_X26Y49.B5      net (fanout=1)        0.164   s_has_grain_A_31_LDC
    SLICE_X26Y49.B       Tilo                  0.156   ][37722_467
                                                       lut15081_1948
    SLICE_X26Y49.C4      net (fanout=3)        0.144   lut15081_1948
    SLICE_X26Y49.CMUX    Tilo                  0.191   ][37722_467
                                                       lut9624_468
    SLICE_X28Y49.CLK     net (fanout=2)        0.134   lut9624_468
    -------------------------------------------------  ---------------------------
    Total                                      1.026ns (0.584ns logic, 0.442ns route)
                                                       (56.9% logic, 43.1% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_31_LDC (SLICE_X28Y49.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.178ns (data path)
  Source:               s_has_grain_A_31_C_31 (FF)
  Destination:          s_has_grain_A_31_LDC (LATCH)
  Data Path Delay:      1.178ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_31_C_31 to s_has_grain_A_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y49.AQ      Tcko                  0.198   s_has_grain_A_31_C_31
                                                       s_has_grain_A_31_C_31
    SLICE_X26Y49.B1      net (fanout=1)        0.355   s_has_grain_A_31_C_31
    SLICE_X26Y49.B       Tilo                  0.156   ][37722_467
                                                       lut15081_1948
    SLICE_X26Y49.C4      net (fanout=3)        0.144   lut15081_1948
    SLICE_X26Y49.CMUX    Tilo                  0.191   ][37722_467
                                                       lut9624_468
    SLICE_X28Y49.CLK     net (fanout=2)        0.134   lut9624_468
    -------------------------------------------------  ---------------------------
    Total                                      1.178ns (0.545ns logic, 0.633ns route)
                                                       (46.3% logic, 53.7% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_31_LDC (SLICE_X28Y49.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.225ns (data path)
  Source:               s_has_grain_A_31_P_31 (FF)
  Destination:          s_has_grain_A_31_LDC (LATCH)
  Data Path Delay:      1.225ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_31_P_31 to s_has_grain_A_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y47.AQ      Tcko                  0.200   s_has_grain_A_31_P_31
                                                       s_has_grain_A_31_P_31
    SLICE_X26Y49.B3      net (fanout=1)        0.400   s_has_grain_A_31_P_31
    SLICE_X26Y49.B       Tilo                  0.156   ][37722_467
                                                       lut15081_1948
    SLICE_X26Y49.C4      net (fanout=3)        0.144   lut15081_1948
    SLICE_X26Y49.CMUX    Tilo                  0.191   ][37722_467
                                                       lut9624_468
    SLICE_X28Y49.CLK     net (fanout=2)        0.134   lut9624_468
    -------------------------------------------------  ---------------------------
    Total                                      1.225ns (0.547ns logic, 0.678ns route)
                                                       (44.7% logic, 55.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_A_29_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_A_29_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.694ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_29_LDC (SLICE_X31Y43.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    14.082ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_A_29_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.694ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut9628_471 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_A_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X31Y43.A2      net (fanout=957)      2.295   i_MAIN_RESET/s_external_reset_1
    SLICE_X31Y43.A       Tilo                  0.259   s_has_grain_A_29_LDC
                                                       lut9626_469
    SLICE_X31Y43.SR      net (fanout=2)        0.469   ][37724_470
    SLICE_X31Y43.CLK     Trck                  0.280   s_has_grain_A_29_LDC
                                                       s_has_grain_A_29_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.694ns (0.930ns logic, 2.764ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    14.261ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_29_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.515ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9628_471 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X31Y43.A4      net (fanout=83)       2.116   canincfifoline
    SLICE_X31Y43.A       Tilo                  0.259   s_has_grain_A_29_LDC
                                                       lut9626_469
    SLICE_X31Y43.SR      net (fanout=2)        0.469   ][37724_470
    SLICE_X31Y43.CLK     Trck                  0.280   s_has_grain_A_29_LDC
                                                       s_has_grain_A_29_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.515ns (0.930ns logic, 2.585ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    15.156ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_has_grain_A_29_LDC (LATCH)
  Destination:          s_has_grain_A_29_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.620ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         lut9628_471 falling
  Destination Clock:    lut9628_471 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_A_29_LDC to s_has_grain_A_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y43.AQ      Tcklo                 0.442   s_has_grain_A_29_LDC
                                                       s_has_grain_A_29_LDC
    SLICE_X30Y42.B2      net (fanout=1)        0.613   s_has_grain_A_29_LDC
    SLICE_X30Y42.B       Tilo                  0.203   s_has_grain_A_17_C_17
                                                       lut15101_1952
    SLICE_X31Y43.A5      net (fanout=3)        0.354   lut15101_1952
    SLICE_X31Y43.A       Tilo                  0.259   s_has_grain_A_29_LDC
                                                       lut9626_469
    SLICE_X31Y43.SR      net (fanout=2)        0.469   ][37724_470
    SLICE_X31Y43.CLK     Trck                  0.280   s_has_grain_A_29_LDC
                                                       s_has_grain_A_29_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.620ns (1.184ns logic, 1.436ns route)
                                                       (45.2% logic, 54.8% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_29_LDC (SLICE_X31Y43.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  14.467ns (requirement - data path)
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_A_29_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.309ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_A_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X31Y43.A2      net (fanout=957)      2.295   i_MAIN_RESET/s_external_reset_1
    SLICE_X31Y43.AMUX    Tilo                  0.313   s_has_grain_A_29_LDC
                                                       lut9628_471
    SLICE_X31Y43.CLK     net (fanout=2)        0.310   lut9628_471
    -------------------------------------------------  ---------------------------
    Total                                      3.309ns (0.704ns logic, 2.605ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.646ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_29_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.130ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X31Y43.A4      net (fanout=83)       2.116   canincfifoline
    SLICE_X31Y43.AMUX    Tilo                  0.313   s_has_grain_A_29_LDC
                                                       lut9628_471
    SLICE_X31Y43.CLK     net (fanout=2)        0.310   lut9628_471
    -------------------------------------------------  ---------------------------
    Total                                      3.130ns (0.704ns logic, 2.426ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.541ns (requirement - data path)
  Source:               s_has_grain_A_29_LDC (LATCH)
  Destination:          s_has_grain_A_29_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.235ns (Levels of Logic = 2)
  Source Clock:         lut9628_471 falling

  Maximum Data Path at Slow Process Corner: s_has_grain_A_29_LDC to s_has_grain_A_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y43.AQ      Tcklo                 0.442   s_has_grain_A_29_LDC
                                                       s_has_grain_A_29_LDC
    SLICE_X30Y42.B2      net (fanout=1)        0.613   s_has_grain_A_29_LDC
    SLICE_X30Y42.B       Tilo                  0.203   s_has_grain_A_17_C_17
                                                       lut15101_1952
    SLICE_X31Y43.A5      net (fanout=3)        0.354   lut15101_1952
    SLICE_X31Y43.AMUX    Tilo                  0.313   s_has_grain_A_29_LDC
                                                       lut9628_471
    SLICE_X31Y43.CLK     net (fanout=2)        0.310   lut9628_471
    -------------------------------------------------  ---------------------------
    Total                                      2.235ns (0.958ns logic, 1.277ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_A_29_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_A_29_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_29_LDC (SLICE_X31Y43.SR), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.272ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_29_P_29 (FF)
  Destination:          s_has_grain_A_29_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.272ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9628_471 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_29_P_29 to s_has_grain_A_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y43.AQ      Tcko                  0.200   s_has_grain_A_29_P_29
                                                       s_has_grain_A_29_P_29
    SLICE_X30Y42.B6      net (fanout=1)        0.151   s_has_grain_A_29_P_29
    SLICE_X30Y42.B       Tilo                  0.156   s_has_grain_A_17_C_17
                                                       lut15101_1952
    SLICE_X31Y43.A5      net (fanout=3)        0.168   lut15101_1952
    SLICE_X31Y43.A       Tilo                  0.156   s_has_grain_A_29_LDC
                                                       lut9626_469
    SLICE_X31Y43.SR      net (fanout=2)        0.286   ][37724_470
    SLICE_X31Y43.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_29_LDC
                                                       s_has_grain_A_29_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.272ns (0.667ns logic, 0.605ns route)
                                                       (52.4% logic, 47.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.363ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_29_C_29 (FF)
  Destination:          s_has_grain_A_29_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.363ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9628_471 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_29_C_29 to s_has_grain_A_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y43.AQ      Tcko                  0.234   s_has_grain_A_29_C_29
                                                       s_has_grain_A_29_C_29
    SLICE_X30Y42.B4      net (fanout=1)        0.208   s_has_grain_A_29_C_29
    SLICE_X30Y42.B       Tilo                  0.156   s_has_grain_A_17_C_17
                                                       lut15101_1952
    SLICE_X31Y43.A5      net (fanout=3)        0.168   lut15101_1952
    SLICE_X31Y43.A       Tilo                  0.156   s_has_grain_A_29_LDC
                                                       lut9626_469
    SLICE_X31Y43.SR      net (fanout=2)        0.286   ][37724_470
    SLICE_X31Y43.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_29_LDC
                                                       s_has_grain_A_29_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.363ns (0.701ns logic, 0.662ns route)
                                                       (51.4% logic, 48.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.477ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_29_LDC (LATCH)
  Destination:          s_has_grain_A_29_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.477ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut9628_471 falling
  Destination Clock:    lut9628_471 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_29_LDC to s_has_grain_A_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y43.AQ      Tcklo                 0.235   s_has_grain_A_29_LDC
                                                       s_has_grain_A_29_LDC
    SLICE_X30Y42.B2      net (fanout=1)        0.321   s_has_grain_A_29_LDC
    SLICE_X30Y42.B       Tilo                  0.156   s_has_grain_A_17_C_17
                                                       lut15101_1952
    SLICE_X31Y43.A5      net (fanout=3)        0.168   lut15101_1952
    SLICE_X31Y43.A       Tilo                  0.156   s_has_grain_A_29_LDC
                                                       lut9626_469
    SLICE_X31Y43.SR      net (fanout=2)        0.286   ][37724_470
    SLICE_X31Y43.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_29_LDC
                                                       s_has_grain_A_29_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.477ns (0.702ns logic, 0.775ns route)
                                                       (47.5% logic, 52.5% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_29_LDC (SLICE_X31Y43.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.045ns (data path)
  Source:               s_has_grain_A_29_P_29 (FF)
  Destination:          s_has_grain_A_29_LDC (LATCH)
  Data Path Delay:      1.045ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_29_P_29 to s_has_grain_A_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y43.AQ      Tcko                  0.200   s_has_grain_A_29_P_29
                                                       s_has_grain_A_29_P_29
    SLICE_X30Y42.B6      net (fanout=1)        0.151   s_has_grain_A_29_P_29
    SLICE_X30Y42.B       Tilo                  0.156   s_has_grain_A_17_C_17
                                                       lut15101_1952
    SLICE_X31Y43.A5      net (fanout=3)        0.168   lut15101_1952
    SLICE_X31Y43.AMUX    Tilo                  0.203   s_has_grain_A_29_LDC
                                                       lut9628_471
    SLICE_X31Y43.CLK     net (fanout=2)        0.167   lut9628_471
    -------------------------------------------------  ---------------------------
    Total                                      1.045ns (0.559ns logic, 0.486ns route)
                                                       (53.5% logic, 46.5% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_29_LDC (SLICE_X31Y43.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.136ns (data path)
  Source:               s_has_grain_A_29_C_29 (FF)
  Destination:          s_has_grain_A_29_LDC (LATCH)
  Data Path Delay:      1.136ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_29_C_29 to s_has_grain_A_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y43.AQ      Tcko                  0.234   s_has_grain_A_29_C_29
                                                       s_has_grain_A_29_C_29
    SLICE_X30Y42.B4      net (fanout=1)        0.208   s_has_grain_A_29_C_29
    SLICE_X30Y42.B       Tilo                  0.156   s_has_grain_A_17_C_17
                                                       lut15101_1952
    SLICE_X31Y43.A5      net (fanout=3)        0.168   lut15101_1952
    SLICE_X31Y43.AMUX    Tilo                  0.203   s_has_grain_A_29_LDC
                                                       lut9628_471
    SLICE_X31Y43.CLK     net (fanout=2)        0.167   lut9628_471
    -------------------------------------------------  ---------------------------
    Total                                      1.136ns (0.593ns logic, 0.543ns route)
                                                       (52.2% logic, 47.8% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_29_LDC (SLICE_X31Y43.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.250ns (data path)
  Source:               s_has_grain_A_29_LDC (LATCH)
  Destination:          s_has_grain_A_29_LDC (LATCH)
  Data Path Delay:      1.250ns (Levels of Logic = 2)
  Source Clock:         lut9628_471 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_A_29_LDC to s_has_grain_A_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y43.AQ      Tcklo                 0.235   s_has_grain_A_29_LDC
                                                       s_has_grain_A_29_LDC
    SLICE_X30Y42.B2      net (fanout=1)        0.321   s_has_grain_A_29_LDC
    SLICE_X30Y42.B       Tilo                  0.156   s_has_grain_A_17_C_17
                                                       lut15101_1952
    SLICE_X31Y43.A5      net (fanout=3)        0.168   lut15101_1952
    SLICE_X31Y43.AMUX    Tilo                  0.203   s_has_grain_A_29_LDC
                                                       lut9628_471
    SLICE_X31Y43.CLK     net (fanout=2)        0.167   lut9628_471
    -------------------------------------------------  ---------------------------
    Total                                      1.250ns (0.594ns logic, 0.656ns route)
                                                       (47.5% logic, 52.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_A_28_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_A_28_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.497ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_28_LDC (SLICE_X27Y38.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    12.279ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_A_28_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.497ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut9632_474 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_A_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X27Y38.B3      net (fanout=957)      3.249   i_MAIN_RESET/s_external_reset_1
    SLICE_X27Y38.B       Tilo                  0.259   s_has_grain_A_28_LDC
                                                       lut9630_472
    SLICE_X27Y38.SR      net (fanout=2)        1.318   ][37726_473
    SLICE_X27Y38.CLK     Trck                  0.280   s_has_grain_A_28_LDC
                                                       s_has_grain_A_28_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.497ns (0.930ns logic, 4.567ns route)
                                                       (16.9% logic, 83.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    13.561ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_28_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.215ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9632_474 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X27Y38.B4      net (fanout=83)       1.967   canincfifoline
    SLICE_X27Y38.B       Tilo                  0.259   s_has_grain_A_28_LDC
                                                       lut9630_472
    SLICE_X27Y38.SR      net (fanout=2)        1.318   ][37726_473
    SLICE_X27Y38.CLK     Trck                  0.280   s_has_grain_A_28_LDC
                                                       s_has_grain_A_28_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.215ns (0.930ns logic, 3.285ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    14.411ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_has_grain_A_28_C_28 (FF)
  Destination:          s_has_grain_A_28_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.365ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9632_474 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_A_28_C_28 to s_has_grain_A_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y38.AQ      Tcko                  0.408   s_has_grain_A_28_C_28
                                                       s_has_grain_A_28_C_28
    SLICE_X27Y38.A3      net (fanout=1)        0.477   s_has_grain_A_28_C_28
    SLICE_X27Y38.A       Tilo                  0.259   s_has_grain_A_28_LDC
                                                       lut15111_1954
    SLICE_X27Y38.B5      net (fanout=3)        0.364   lut15111_1954
    SLICE_X27Y38.B       Tilo                  0.259   s_has_grain_A_28_LDC
                                                       lut9630_472
    SLICE_X27Y38.SR      net (fanout=2)        1.318   ][37726_473
    SLICE_X27Y38.CLK     Trck                  0.280   s_has_grain_A_28_LDC
                                                       s_has_grain_A_28_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.365ns (1.206ns logic, 2.159ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_28_LDC (SLICE_X27Y38.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  13.346ns (requirement - data path)
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_A_28_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.430ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_A_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X27Y38.B3      net (fanout=957)      3.249   i_MAIN_RESET/s_external_reset_1
    SLICE_X27Y38.BMUX    Tilo                  0.313   s_has_grain_A_28_LDC
                                                       lut9632_474
    SLICE_X27Y38.CLK     net (fanout=2)        0.477   lut9632_474
    -------------------------------------------------  ---------------------------
    Total                                      4.430ns (0.704ns logic, 3.726ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.628ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_28_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.148ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X27Y38.B4      net (fanout=83)       1.967   canincfifoline
    SLICE_X27Y38.BMUX    Tilo                  0.313   s_has_grain_A_28_LDC
                                                       lut9632_474
    SLICE_X27Y38.CLK     net (fanout=2)        0.477   lut9632_474
    -------------------------------------------------  ---------------------------
    Total                                      3.148ns (0.704ns logic, 2.444ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.478ns (requirement - data path)
  Source:               s_has_grain_A_28_C_28 (FF)
  Destination:          s_has_grain_A_28_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.298ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_A_28_C_28 to s_has_grain_A_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y38.AQ      Tcko                  0.408   s_has_grain_A_28_C_28
                                                       s_has_grain_A_28_C_28
    SLICE_X27Y38.A3      net (fanout=1)        0.477   s_has_grain_A_28_C_28
    SLICE_X27Y38.A       Tilo                  0.259   s_has_grain_A_28_LDC
                                                       lut15111_1954
    SLICE_X27Y38.B5      net (fanout=3)        0.364   lut15111_1954
    SLICE_X27Y38.BMUX    Tilo                  0.313   s_has_grain_A_28_LDC
                                                       lut9632_474
    SLICE_X27Y38.CLK     net (fanout=2)        0.477   lut9632_474
    -------------------------------------------------  ---------------------------
    Total                                      2.298ns (0.980ns logic, 1.318ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_A_28_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_A_28_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_28_LDC (SLICE_X27Y38.SR), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.788ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_28_LDC (LATCH)
  Destination:          s_has_grain_A_28_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.788ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut9632_474 falling
  Destination Clock:    lut9632_474 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_28_LDC to s_has_grain_A_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y38.AQ      Tcklo                 0.235   s_has_grain_A_28_LDC
                                                       s_has_grain_A_28_LDC
    SLICE_X27Y38.A6      net (fanout=1)        0.017   s_has_grain_A_28_LDC
    SLICE_X27Y38.A       Tilo                  0.156   s_has_grain_A_28_LDC
                                                       lut15111_1954
    SLICE_X27Y38.B5      net (fanout=3)        0.195   lut15111_1954
    SLICE_X27Y38.B       Tilo                  0.156   s_has_grain_A_28_LDC
                                                       lut9630_472
    SLICE_X27Y38.SR      net (fanout=2)        0.874   ][37726_473
    SLICE_X27Y38.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_28_LDC
                                                       s_has_grain_A_28_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.788ns (0.702ns logic, 1.086ns route)
                                                       (39.3% logic, 60.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.912ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_28_P_28 (FF)
  Destination:          s_has_grain_A_28_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.912ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9632_474 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_28_P_28 to s_has_grain_A_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y38.AQ      Tcko                  0.198   s_has_grain_A_28_P_28
                                                       s_has_grain_A_28_P_28
    SLICE_X27Y38.A5      net (fanout=1)        0.178   s_has_grain_A_28_P_28
    SLICE_X27Y38.A       Tilo                  0.156   s_has_grain_A_28_LDC
                                                       lut15111_1954
    SLICE_X27Y38.B5      net (fanout=3)        0.195   lut15111_1954
    SLICE_X27Y38.B       Tilo                  0.156   s_has_grain_A_28_LDC
                                                       lut9630_472
    SLICE_X27Y38.SR      net (fanout=2)        0.874   ][37726_473
    SLICE_X27Y38.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_28_LDC
                                                       s_has_grain_A_28_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.912ns (0.665ns logic, 1.247ns route)
                                                       (34.8% logic, 65.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.997ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_28_C_28 (FF)
  Destination:          s_has_grain_A_28_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.997ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9632_474 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_28_C_28 to s_has_grain_A_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y38.AQ      Tcko                  0.200   s_has_grain_A_28_C_28
                                                       s_has_grain_A_28_C_28
    SLICE_X27Y38.A3      net (fanout=1)        0.261   s_has_grain_A_28_C_28
    SLICE_X27Y38.A       Tilo                  0.156   s_has_grain_A_28_LDC
                                                       lut15111_1954
    SLICE_X27Y38.B5      net (fanout=3)        0.195   lut15111_1954
    SLICE_X27Y38.B       Tilo                  0.156   s_has_grain_A_28_LDC
                                                       lut9630_472
    SLICE_X27Y38.SR      net (fanout=2)        0.874   ][37726_473
    SLICE_X27Y38.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_28_LDC
                                                       s_has_grain_A_28_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.997ns (0.667ns logic, 1.330ns route)
                                                       (33.4% logic, 66.6% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_28_LDC (SLICE_X27Y38.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.102ns (data path)
  Source:               s_has_grain_A_28_LDC (LATCH)
  Destination:          s_has_grain_A_28_LDC (LATCH)
  Data Path Delay:      1.102ns (Levels of Logic = 2)
  Source Clock:         lut9632_474 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_A_28_LDC to s_has_grain_A_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X27Y38.AQ      Tcklo                 0.235   s_has_grain_A_28_LDC
                                                       s_has_grain_A_28_LDC
    SLICE_X27Y38.A6      net (fanout=1)        0.017   s_has_grain_A_28_LDC
    SLICE_X27Y38.A       Tilo                  0.156   s_has_grain_A_28_LDC
                                                       lut15111_1954
    SLICE_X27Y38.B5      net (fanout=3)        0.195   lut15111_1954
    SLICE_X27Y38.BMUX    Tilo                  0.203   s_has_grain_A_28_LDC
                                                       lut9632_474
    SLICE_X27Y38.CLK     net (fanout=2)        0.296   lut9632_474
    -------------------------------------------------  ---------------------------
    Total                                      1.102ns (0.594ns logic, 0.508ns route)
                                                       (53.9% logic, 46.1% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_28_LDC (SLICE_X27Y38.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.226ns (data path)
  Source:               s_has_grain_A_28_P_28 (FF)
  Destination:          s_has_grain_A_28_LDC (LATCH)
  Data Path Delay:      1.226ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_28_P_28 to s_has_grain_A_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X29Y38.AQ      Tcko                  0.198   s_has_grain_A_28_P_28
                                                       s_has_grain_A_28_P_28
    SLICE_X27Y38.A5      net (fanout=1)        0.178   s_has_grain_A_28_P_28
    SLICE_X27Y38.A       Tilo                  0.156   s_has_grain_A_28_LDC
                                                       lut15111_1954
    SLICE_X27Y38.B5      net (fanout=3)        0.195   lut15111_1954
    SLICE_X27Y38.BMUX    Tilo                  0.203   s_has_grain_A_28_LDC
                                                       lut9632_474
    SLICE_X27Y38.CLK     net (fanout=2)        0.296   lut9632_474
    -------------------------------------------------  ---------------------------
    Total                                      1.226ns (0.557ns logic, 0.669ns route)
                                                       (45.4% logic, 54.6% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_28_LDC (SLICE_X27Y38.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.311ns (data path)
  Source:               s_has_grain_A_28_C_28 (FF)
  Destination:          s_has_grain_A_28_LDC (LATCH)
  Data Path Delay:      1.311ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_28_C_28 to s_has_grain_A_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X28Y38.AQ      Tcko                  0.200   s_has_grain_A_28_C_28
                                                       s_has_grain_A_28_C_28
    SLICE_X27Y38.A3      net (fanout=1)        0.261   s_has_grain_A_28_C_28
    SLICE_X27Y38.A       Tilo                  0.156   s_has_grain_A_28_LDC
                                                       lut15111_1954
    SLICE_X27Y38.B5      net (fanout=3)        0.195   lut15111_1954
    SLICE_X27Y38.BMUX    Tilo                  0.203   s_has_grain_A_28_LDC
                                                       lut9632_474
    SLICE_X27Y38.CLK     net (fanout=2)        0.296   lut9632_474
    -------------------------------------------------  ---------------------------
    Total                                      1.311ns (0.559ns logic, 0.752ns route)
                                                       (42.6% logic, 57.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_A_27_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_A_27_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.185ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_27_LDC (SLICE_X36Y24.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    12.591ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_A_27_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.185ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut9636_477 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_A_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X37Y26.D2      net (fanout=957)      3.806   i_MAIN_RESET/s_external_reset_1
    SLICE_X37Y26.D       Tilo                  0.259   pixstarta<2>
                                                       lut9634_475
    SLICE_X36Y24.SR      net (fanout=2)        0.499   ][37728_476
    SLICE_X36Y24.CLK     Trck                  0.230   s_has_grain_A_27_LDC
                                                       s_has_grain_A_27_LDC
    -------------------------------------------------  ---------------------------
    Total                                      5.185ns (0.880ns logic, 4.305ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    15.289ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_has_grain_A_27_P_27 (FF)
  Destination:          s_has_grain_A_27_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.487ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9636_477 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_A_27_P_27 to s_has_grain_A_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y25.AQ      Tcko                  0.408   s_has_grain_A_27_P_27
                                                       s_has_grain_A_27_P_27
    SLICE_X37Y26.C1      net (fanout=1)        0.609   s_has_grain_A_27_P_27
    SLICE_X37Y26.C       Tilo                  0.259   pixstarta<2>
                                                       lut15121_1956
    SLICE_X37Y26.D5      net (fanout=3)        0.223   lut15121_1956
    SLICE_X37Y26.D       Tilo                  0.259   pixstarta<2>
                                                       lut9634_475
    SLICE_X36Y24.SR      net (fanout=2)        0.499   ][37728_476
    SLICE_X36Y24.CLK     Trck                  0.230   s_has_grain_A_27_LDC
                                                       s_has_grain_A_27_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.487ns (1.156ns logic, 1.331ns route)
                                                       (46.5% logic, 53.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    15.400ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_has_grain_A_27_LDC (LATCH)
  Destination:          s_has_grain_A_27_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.376ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         lut9636_477 falling
  Destination Clock:    lut9636_477 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_A_27_LDC to s_has_grain_A_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y24.AQ      Tcklo                 0.426   s_has_grain_A_27_LDC
                                                       s_has_grain_A_27_LDC
    SLICE_X37Y26.C3      net (fanout=1)        0.480   s_has_grain_A_27_LDC
    SLICE_X37Y26.C       Tilo                  0.259   pixstarta<2>
                                                       lut15121_1956
    SLICE_X37Y26.D5      net (fanout=3)        0.223   lut15121_1956
    SLICE_X37Y26.D       Tilo                  0.259   pixstarta<2>
                                                       lut9634_475
    SLICE_X36Y24.SR      net (fanout=2)        0.499   ][37728_476
    SLICE_X36Y24.CLK     Trck                  0.230   s_has_grain_A_27_LDC
                                                       s_has_grain_A_27_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.376ns (1.174ns logic, 1.202ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_27_LDC (SLICE_X36Y24.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  12.766ns (requirement - data path)
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_A_27_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.010ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_A_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X37Y26.D2      net (fanout=957)      3.806   i_MAIN_RESET/s_external_reset_1
    SLICE_X37Y26.DMUX    Tilo                  0.313   pixstarta<2>
                                                       lut9636_477
    SLICE_X36Y24.CLK     net (fanout=2)        0.500   lut9636_477
    -------------------------------------------------  ---------------------------
    Total                                      5.010ns (0.704ns logic, 4.306ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.464ns (requirement - data path)
  Source:               s_has_grain_A_27_P_27 (FF)
  Destination:          s_has_grain_A_27_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.312ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_A_27_P_27 to s_has_grain_A_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y25.AQ      Tcko                  0.408   s_has_grain_A_27_P_27
                                                       s_has_grain_A_27_P_27
    SLICE_X37Y26.C1      net (fanout=1)        0.609   s_has_grain_A_27_P_27
    SLICE_X37Y26.C       Tilo                  0.259   pixstarta<2>
                                                       lut15121_1956
    SLICE_X37Y26.D5      net (fanout=3)        0.223   lut15121_1956
    SLICE_X37Y26.DMUX    Tilo                  0.313   pixstarta<2>
                                                       lut9636_477
    SLICE_X36Y24.CLK     net (fanout=2)        0.500   lut9636_477
    -------------------------------------------------  ---------------------------
    Total                                      2.312ns (0.980ns logic, 1.332ns route)
                                                       (42.4% logic, 57.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.575ns (requirement - data path)
  Source:               s_has_grain_A_27_LDC (LATCH)
  Destination:          s_has_grain_A_27_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.201ns (Levels of Logic = 2)
  Source Clock:         lut9636_477 falling

  Maximum Data Path at Slow Process Corner: s_has_grain_A_27_LDC to s_has_grain_A_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y24.AQ      Tcklo                 0.426   s_has_grain_A_27_LDC
                                                       s_has_grain_A_27_LDC
    SLICE_X37Y26.C3      net (fanout=1)        0.480   s_has_grain_A_27_LDC
    SLICE_X37Y26.C       Tilo                  0.259   pixstarta<2>
                                                       lut15121_1956
    SLICE_X37Y26.D5      net (fanout=3)        0.223   lut15121_1956
    SLICE_X37Y26.DMUX    Tilo                  0.313   pixstarta<2>
                                                       lut9636_477
    SLICE_X36Y24.CLK     net (fanout=2)        0.500   lut9636_477
    -------------------------------------------------  ---------------------------
    Total                                      2.201ns (0.998ns logic, 1.203ns route)
                                                       (45.3% logic, 54.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_A_27_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_A_27_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_27_LDC (SLICE_X36Y24.SR), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.169ns (requirement - (clock path skew + uncertainty - data path))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_27_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.169ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9636_477 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: canincfifoline to s_has_grain_A_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.198   canincfifoline
                                                       canincfifoline
    SLICE_X37Y26.D3      net (fanout=83)       0.430   canincfifoline
    SLICE_X37Y26.D       Tilo                  0.156   pixstarta<2>
                                                       lut9634_475
    SLICE_X36Y24.SR      net (fanout=2)        0.278   ][37728_476
    SLICE_X36Y24.CLK     Tremck      (-Th)    -0.107   s_has_grain_A_27_LDC
                                                       s_has_grain_A_27_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.169ns (0.461ns logic, 0.708ns route)
                                                       (39.4% logic, 60.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.215ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_27_C_27 (FF)
  Destination:          s_has_grain_A_27_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.215ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9636_477 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_27_C_27 to s_has_grain_A_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y26.AQ      Tcko                  0.200   s_has_grain_A_27_C_27
                                                       s_has_grain_A_27_C_27
    SLICE_X37Y26.C2      net (fanout=1)        0.255   s_has_grain_A_27_C_27
    SLICE_X37Y26.C       Tilo                  0.156   pixstarta<2>
                                                       lut15121_1956
    SLICE_X37Y26.D5      net (fanout=3)        0.063   lut15121_1956
    SLICE_X37Y26.D       Tilo                  0.156   pixstarta<2>
                                                       lut9634_475
    SLICE_X36Y24.SR      net (fanout=2)        0.278   ][37728_476
    SLICE_X36Y24.CLK     Tremck      (-Th)    -0.107   s_has_grain_A_27_LDC
                                                       s_has_grain_A_27_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.215ns (0.619ns logic, 0.596ns route)
                                                       (50.9% logic, 49.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.254ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_27_LDC (LATCH)
  Destination:          s_has_grain_A_27_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.254ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut9636_477 falling
  Destination Clock:    lut9636_477 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_27_LDC to s_has_grain_A_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y24.AQ      Tcklo                 0.237   s_has_grain_A_27_LDC
                                                       s_has_grain_A_27_LDC
    SLICE_X37Y26.C3      net (fanout=1)        0.257   s_has_grain_A_27_LDC
    SLICE_X37Y26.C       Tilo                  0.156   pixstarta<2>
                                                       lut15121_1956
    SLICE_X37Y26.D5      net (fanout=3)        0.063   lut15121_1956
    SLICE_X37Y26.D       Tilo                  0.156   pixstarta<2>
                                                       lut9634_475
    SLICE_X36Y24.SR      net (fanout=2)        0.278   ][37728_476
    SLICE_X36Y24.CLK     Tremck      (-Th)    -0.107   s_has_grain_A_27_LDC
                                                       s_has_grain_A_27_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.254ns (0.656ns logic, 0.598ns route)
                                                       (52.3% logic, 47.7% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_27_LDC (SLICE_X36Y24.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.112ns (data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_27_LDC (LATCH)
  Data Path Delay:      1.112ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: canincfifoline to s_has_grain_A_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.198   canincfifoline
                                                       canincfifoline
    SLICE_X37Y26.D3      net (fanout=83)       0.430   canincfifoline
    SLICE_X37Y26.DMUX    Tilo                  0.203   pixstarta<2>
                                                       lut9636_477
    SLICE_X36Y24.CLK     net (fanout=2)        0.281   lut9636_477
    -------------------------------------------------  ---------------------------
    Total                                      1.112ns (0.401ns logic, 0.711ns route)
                                                       (36.1% logic, 63.9% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_27_LDC (SLICE_X36Y24.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.158ns (data path)
  Source:               s_has_grain_A_27_C_27 (FF)
  Destination:          s_has_grain_A_27_LDC (LATCH)
  Data Path Delay:      1.158ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_27_C_27 to s_has_grain_A_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y26.AQ      Tcko                  0.200   s_has_grain_A_27_C_27
                                                       s_has_grain_A_27_C_27
    SLICE_X37Y26.C2      net (fanout=1)        0.255   s_has_grain_A_27_C_27
    SLICE_X37Y26.C       Tilo                  0.156   pixstarta<2>
                                                       lut15121_1956
    SLICE_X37Y26.D5      net (fanout=3)        0.063   lut15121_1956
    SLICE_X37Y26.DMUX    Tilo                  0.203   pixstarta<2>
                                                       lut9636_477
    SLICE_X36Y24.CLK     net (fanout=2)        0.281   lut9636_477
    -------------------------------------------------  ---------------------------
    Total                                      1.158ns (0.559ns logic, 0.599ns route)
                                                       (48.3% logic, 51.7% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_27_LDC (SLICE_X36Y24.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.197ns (data path)
  Source:               s_has_grain_A_27_LDC (LATCH)
  Destination:          s_has_grain_A_27_LDC (LATCH)
  Data Path Delay:      1.197ns (Levels of Logic = 2)
  Source Clock:         lut9636_477 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_A_27_LDC to s_has_grain_A_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y24.AQ      Tcklo                 0.237   s_has_grain_A_27_LDC
                                                       s_has_grain_A_27_LDC
    SLICE_X37Y26.C3      net (fanout=1)        0.257   s_has_grain_A_27_LDC
    SLICE_X37Y26.C       Tilo                  0.156   pixstarta<2>
                                                       lut15121_1956
    SLICE_X37Y26.D5      net (fanout=3)        0.063   lut15121_1956
    SLICE_X37Y26.DMUX    Tilo                  0.203   pixstarta<2>
                                                       lut9636_477
    SLICE_X36Y24.CLK     net (fanout=2)        0.281   lut9636_477
    -------------------------------------------------  ---------------------------
    Total                                      1.197ns (0.596ns logic, 0.601ns route)
                                                       (49.8% logic, 50.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_A_26_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_A_26_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.853ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_26_LDC (SLICE_X38Y32.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  13.923ns (requirement - data path)
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_A_26_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.853ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_A_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X37Y32.B3      net (fanout=957)      2.654   i_MAIN_RESET/s_external_reset_1
    SLICE_X37Y32.BMUX    Tilo                  0.313   s_has_grain_A_26_C_26
                                                       lut9640_480
    SLICE_X38Y32.CLK     net (fanout=2)        0.495   lut9640_480
    -------------------------------------------------  ---------------------------
    Total                                      3.853ns (0.704ns logic, 3.149ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.945ns (requirement - data path)
  Source:               s_has_grain_A_26_P_26 (FF)
  Destination:          s_has_grain_A_26_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.831ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_A_26_P_26 to s_has_grain_A_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y33.BQ      Tcko                  0.408   s_has_grain_A_26_P_26
                                                       s_has_grain_A_26_P_26
    SLICE_X37Y32.A1      net (fanout=1)        0.596   s_has_grain_A_26_P_26
    SLICE_X37Y32.A       Tilo                  0.259   s_has_grain_A_26_C_26
                                                       lut15131_1958
    SLICE_X37Y32.B5      net (fanout=3)        0.760   lut15131_1958
    SLICE_X37Y32.BMUX    Tilo                  0.313   s_has_grain_A_26_C_26
                                                       lut9640_480
    SLICE_X38Y32.CLK     net (fanout=2)        0.495   lut9640_480
    -------------------------------------------------  ---------------------------
    Total                                      2.831ns (0.980ns logic, 1.851ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.078ns (requirement - data path)
  Source:               s_has_grain_A_26_LDC (LATCH)
  Destination:          s_has_grain_A_26_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.698ns (Levels of Logic = 2)
  Source Clock:         lut9640_480 falling

  Maximum Data Path at Slow Process Corner: s_has_grain_A_26_LDC to s_has_grain_A_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y32.AQ      Tcklo                 0.498   s_has_grain_A_26_LDC
                                                       s_has_grain_A_26_LDC
    SLICE_X37Y32.A5      net (fanout=1)        0.373   s_has_grain_A_26_LDC
    SLICE_X37Y32.A       Tilo                  0.259   s_has_grain_A_26_C_26
                                                       lut15131_1958
    SLICE_X37Y32.B5      net (fanout=3)        0.760   lut15131_1958
    SLICE_X37Y32.BMUX    Tilo                  0.313   s_has_grain_A_26_C_26
                                                       lut9640_480
    SLICE_X38Y32.CLK     net (fanout=2)        0.495   lut9640_480
    -------------------------------------------------  ---------------------------
    Total                                      2.698ns (1.070ns logic, 1.628ns route)
                                                       (39.7% logic, 60.3% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_26_LDC (SLICE_X38Y32.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    13.946ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_A_26_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.830ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut9640_480 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_A_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X37Y32.B3      net (fanout=957)      2.654   i_MAIN_RESET/s_external_reset_1
    SLICE_X37Y32.B       Tilo                  0.259   s_has_grain_A_26_C_26
                                                       lut9638_478
    SLICE_X38Y32.SR      net (fanout=2)        0.311   ][37730_479
    SLICE_X38Y32.CLK     Trck                  0.215   s_has_grain_A_26_LDC
                                                       s_has_grain_A_26_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.830ns (0.865ns logic, 2.965ns route)
                                                       (22.6% logic, 77.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    14.968ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_has_grain_A_26_P_26 (FF)
  Destination:          s_has_grain_A_26_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.808ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9640_480 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_A_26_P_26 to s_has_grain_A_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y33.BQ      Tcko                  0.408   s_has_grain_A_26_P_26
                                                       s_has_grain_A_26_P_26
    SLICE_X37Y32.A1      net (fanout=1)        0.596   s_has_grain_A_26_P_26
    SLICE_X37Y32.A       Tilo                  0.259   s_has_grain_A_26_C_26
                                                       lut15131_1958
    SLICE_X37Y32.B5      net (fanout=3)        0.760   lut15131_1958
    SLICE_X37Y32.B       Tilo                  0.259   s_has_grain_A_26_C_26
                                                       lut9638_478
    SLICE_X38Y32.SR      net (fanout=2)        0.311   ][37730_479
    SLICE_X38Y32.CLK     Trck                  0.215   s_has_grain_A_26_LDC
                                                       s_has_grain_A_26_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.808ns (1.141ns logic, 1.667ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    15.101ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_has_grain_A_26_LDC (LATCH)
  Destination:          s_has_grain_A_26_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.675ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         lut9640_480 falling
  Destination Clock:    lut9640_480 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_A_26_LDC to s_has_grain_A_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y32.AQ      Tcklo                 0.498   s_has_grain_A_26_LDC
                                                       s_has_grain_A_26_LDC
    SLICE_X37Y32.A5      net (fanout=1)        0.373   s_has_grain_A_26_LDC
    SLICE_X37Y32.A       Tilo                  0.259   s_has_grain_A_26_C_26
                                                       lut15131_1958
    SLICE_X37Y32.B5      net (fanout=3)        0.760   lut15131_1958
    SLICE_X37Y32.B       Tilo                  0.259   s_has_grain_A_26_C_26
                                                       lut9638_478
    SLICE_X38Y32.SR      net (fanout=2)        0.311   ][37730_479
    SLICE_X38Y32.CLK     Trck                  0.215   s_has_grain_A_26_LDC
                                                       s_has_grain_A_26_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.675ns (1.231ns logic, 1.444ns route)
                                                       (46.0% logic, 54.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_A_26_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_A_26_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_26_LDC (SLICE_X38Y32.SR), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.981ns (requirement - (clock path skew + uncertainty - data path))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_26_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.981ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9640_480 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: canincfifoline to s_has_grain_A_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.198   canincfifoline
                                                       canincfifoline
    SLICE_X37Y32.B1      net (fanout=83)       0.418   canincfifoline
    SLICE_X37Y32.B       Tilo                  0.156   s_has_grain_A_26_C_26
                                                       lut9638_478
    SLICE_X38Y32.SR      net (fanout=2)        0.124   ][37730_479
    SLICE_X38Y32.CLK     Tremck      (-Th)    -0.085   s_has_grain_A_26_LDC
                                                       s_has_grain_A_26_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.981ns (0.439ns logic, 0.542ns route)
                                                       (44.8% logic, 55.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.146ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_26_C_26 (FF)
  Destination:          s_has_grain_A_26_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.146ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9640_480 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_26_C_26 to s_has_grain_A_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y32.AQ      Tcko                  0.198   s_has_grain_A_26_C_26
                                                       s_has_grain_A_26_C_26
    SLICE_X37Y32.A6      net (fanout=1)        0.017   s_has_grain_A_26_C_26
    SLICE_X37Y32.A       Tilo                  0.156   s_has_grain_A_26_C_26
                                                       lut15131_1958
    SLICE_X37Y32.B5      net (fanout=3)        0.410   lut15131_1958
    SLICE_X37Y32.B       Tilo                  0.156   s_has_grain_A_26_C_26
                                                       lut9638_478
    SLICE_X38Y32.SR      net (fanout=2)        0.124   ][37730_479
    SLICE_X38Y32.CLK     Tremck      (-Th)    -0.085   s_has_grain_A_26_LDC
                                                       s_has_grain_A_26_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.146ns (0.595ns logic, 0.551ns route)
                                                       (51.9% logic, 48.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.386ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_26_LDC (LATCH)
  Destination:          s_has_grain_A_26_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.386ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut9640_480 falling
  Destination Clock:    lut9640_480 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_26_LDC to s_has_grain_A_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y32.AQ      Tcklo                 0.277   s_has_grain_A_26_LDC
                                                       s_has_grain_A_26_LDC
    SLICE_X37Y32.A5      net (fanout=1)        0.178   s_has_grain_A_26_LDC
    SLICE_X37Y32.A       Tilo                  0.156   s_has_grain_A_26_C_26
                                                       lut15131_1958
    SLICE_X37Y32.B5      net (fanout=3)        0.410   lut15131_1958
    SLICE_X37Y32.B       Tilo                  0.156   s_has_grain_A_26_C_26
                                                       lut9638_478
    SLICE_X38Y32.SR      net (fanout=2)        0.124   ][37730_479
    SLICE_X38Y32.CLK     Tremck      (-Th)    -0.085   s_has_grain_A_26_LDC
                                                       s_has_grain_A_26_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.386ns (0.674ns logic, 0.712ns route)
                                                       (48.6% logic, 51.4% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_26_LDC (SLICE_X38Y32.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.092ns (data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_26_LDC (LATCH)
  Data Path Delay:      1.092ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: canincfifoline to s_has_grain_A_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.198   canincfifoline
                                                       canincfifoline
    SLICE_X37Y32.B1      net (fanout=83)       0.418   canincfifoline
    SLICE_X37Y32.BMUX    Tilo                  0.203   s_has_grain_A_26_C_26
                                                       lut9640_480
    SLICE_X38Y32.CLK     net (fanout=2)        0.273   lut9640_480
    -------------------------------------------------  ---------------------------
    Total                                      1.092ns (0.401ns logic, 0.691ns route)
                                                       (36.7% logic, 63.3% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_26_LDC (SLICE_X38Y32.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.257ns (data path)
  Source:               s_has_grain_A_26_C_26 (FF)
  Destination:          s_has_grain_A_26_LDC (LATCH)
  Data Path Delay:      1.257ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_26_C_26 to s_has_grain_A_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y32.AQ      Tcko                  0.198   s_has_grain_A_26_C_26
                                                       s_has_grain_A_26_C_26
    SLICE_X37Y32.A6      net (fanout=1)        0.017   s_has_grain_A_26_C_26
    SLICE_X37Y32.A       Tilo                  0.156   s_has_grain_A_26_C_26
                                                       lut15131_1958
    SLICE_X37Y32.B5      net (fanout=3)        0.410   lut15131_1958
    SLICE_X37Y32.BMUX    Tilo                  0.203   s_has_grain_A_26_C_26
                                                       lut9640_480
    SLICE_X38Y32.CLK     net (fanout=2)        0.273   lut9640_480
    -------------------------------------------------  ---------------------------
    Total                                      1.257ns (0.557ns logic, 0.700ns route)
                                                       (44.3% logic, 55.7% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_26_LDC (SLICE_X38Y32.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.497ns (data path)
  Source:               s_has_grain_A_26_LDC (LATCH)
  Destination:          s_has_grain_A_26_LDC (LATCH)
  Data Path Delay:      1.497ns (Levels of Logic = 2)
  Source Clock:         lut9640_480 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_A_26_LDC to s_has_grain_A_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y32.AQ      Tcklo                 0.277   s_has_grain_A_26_LDC
                                                       s_has_grain_A_26_LDC
    SLICE_X37Y32.A5      net (fanout=1)        0.178   s_has_grain_A_26_LDC
    SLICE_X37Y32.A       Tilo                  0.156   s_has_grain_A_26_C_26
                                                       lut15131_1958
    SLICE_X37Y32.B5      net (fanout=3)        0.410   lut15131_1958
    SLICE_X37Y32.BMUX    Tilo                  0.203   s_has_grain_A_26_C_26
                                                       lut9640_480
    SLICE_X38Y32.CLK     net (fanout=2)        0.273   lut9640_480
    -------------------------------------------------  ---------------------------
    Total                                      1.497ns (0.636ns logic, 0.861ns route)
                                                       (42.5% logic, 57.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_A_25_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_A_25_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.020ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_25_LDC (SLICE_X35Y34.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    13.756ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_A_25_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.020ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut9644_483 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_A_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X35Y34.A2      net (fanout=957)      2.621   i_MAIN_RESET/s_external_reset_1
    SLICE_X35Y34.A       Tilo                  0.259   s_has_grain_A_25_LDC
                                                       lut9642_481
    SLICE_X35Y34.SR      net (fanout=2)        0.469   ][37732_482
    SLICE_X35Y34.CLK     Trck                  0.280   s_has_grain_A_25_LDC
                                                       s_has_grain_A_25_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.020ns (0.930ns logic, 3.090ns route)
                                                       (23.1% logic, 76.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    14.696ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_has_grain_A_25_C_25 (FF)
  Destination:          s_has_grain_A_25_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.080ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9644_483 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_A_25_C_25 to s_has_grain_A_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y34.AQ      Tcko                  0.447   s_has_grain_A_25_C_25
                                                       s_has_grain_A_25_C_25
    SLICE_X34Y34.D4      net (fanout=1)        0.867   s_has_grain_A_25_C_25
    SLICE_X34Y34.D       Tilo                  0.203   s_has_grain_A_25_C_25
                                                       lut15141_1960
    SLICE_X35Y34.A1      net (fanout=3)        0.555   lut15141_1960
    SLICE_X35Y34.A       Tilo                  0.259   s_has_grain_A_25_LDC
                                                       lut9642_481
    SLICE_X35Y34.SR      net (fanout=2)        0.469   ][37732_482
    SLICE_X35Y34.CLK     Trck                  0.280   s_has_grain_A_25_LDC
                                                       s_has_grain_A_25_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.080ns (1.189ns logic, 1.891ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    15.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_has_grain_A_25_P_25 (FF)
  Destination:          s_has_grain_A_25_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.538ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9644_483 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_A_25_P_25 to s_has_grain_A_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y34.AQ      Tcko                  0.391   s_has_grain_A_25_P_25
                                                       s_has_grain_A_25_P_25
    SLICE_X34Y34.D5      net (fanout=1)        0.381   s_has_grain_A_25_P_25
    SLICE_X34Y34.D       Tilo                  0.203   s_has_grain_A_25_C_25
                                                       lut15141_1960
    SLICE_X35Y34.A1      net (fanout=3)        0.555   lut15141_1960
    SLICE_X35Y34.A       Tilo                  0.259   s_has_grain_A_25_LDC
                                                       lut9642_481
    SLICE_X35Y34.SR      net (fanout=2)        0.469   ][37732_482
    SLICE_X35Y34.CLK     Trck                  0.280   s_has_grain_A_25_LDC
                                                       s_has_grain_A_25_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.538ns (1.133ns logic, 1.405ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_25_LDC (SLICE_X35Y34.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  14.141ns (requirement - data path)
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_A_25_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.635ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_A_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X35Y34.A2      net (fanout=957)      2.621   i_MAIN_RESET/s_external_reset_1
    SLICE_X35Y34.AMUX    Tilo                  0.313   s_has_grain_A_25_LDC
                                                       lut9644_483
    SLICE_X35Y34.CLK     net (fanout=2)        0.310   lut9644_483
    -------------------------------------------------  ---------------------------
    Total                                      3.635ns (0.704ns logic, 2.931ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.081ns (requirement - data path)
  Source:               s_has_grain_A_25_C_25 (FF)
  Destination:          s_has_grain_A_25_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.695ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_A_25_C_25 to s_has_grain_A_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y34.AQ      Tcko                  0.447   s_has_grain_A_25_C_25
                                                       s_has_grain_A_25_C_25
    SLICE_X34Y34.D4      net (fanout=1)        0.867   s_has_grain_A_25_C_25
    SLICE_X34Y34.D       Tilo                  0.203   s_has_grain_A_25_C_25
                                                       lut15141_1960
    SLICE_X35Y34.A1      net (fanout=3)        0.555   lut15141_1960
    SLICE_X35Y34.AMUX    Tilo                  0.313   s_has_grain_A_25_LDC
                                                       lut9644_483
    SLICE_X35Y34.CLK     net (fanout=2)        0.310   lut9644_483
    -------------------------------------------------  ---------------------------
    Total                                      2.695ns (0.963ns logic, 1.732ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.623ns (requirement - data path)
  Source:               s_has_grain_A_25_P_25 (FF)
  Destination:          s_has_grain_A_25_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.153ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_A_25_P_25 to s_has_grain_A_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y34.AQ      Tcko                  0.391   s_has_grain_A_25_P_25
                                                       s_has_grain_A_25_P_25
    SLICE_X34Y34.D5      net (fanout=1)        0.381   s_has_grain_A_25_P_25
    SLICE_X34Y34.D       Tilo                  0.203   s_has_grain_A_25_C_25
                                                       lut15141_1960
    SLICE_X35Y34.A1      net (fanout=3)        0.555   lut15141_1960
    SLICE_X35Y34.AMUX    Tilo                  0.313   s_has_grain_A_25_LDC
                                                       lut9644_483
    SLICE_X35Y34.CLK     net (fanout=2)        0.310   lut9644_483
    -------------------------------------------------  ---------------------------
    Total                                      2.153ns (0.907ns logic, 1.246ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_A_25_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_A_25_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_25_LDC (SLICE_X35Y34.SR), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.356ns (requirement - (clock path skew + uncertainty - data path))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_25_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.356ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9644_483 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: canincfifoline to s_has_grain_A_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.198   canincfifoline
                                                       canincfifoline
    SLICE_X35Y34.A3      net (fanout=83)       0.561   canincfifoline
    SLICE_X35Y34.A       Tilo                  0.156   s_has_grain_A_25_LDC
                                                       lut9642_481
    SLICE_X35Y34.SR      net (fanout=2)        0.286   ][37732_482
    SLICE_X35Y34.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_25_LDC
                                                       s_has_grain_A_25_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.356ns (0.509ns logic, 0.847ns route)
                                                       (37.5% logic, 62.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.449ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_25_P_25 (FF)
  Destination:          s_has_grain_A_25_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.449ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9644_483 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_25_P_25 to s_has_grain_A_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y34.AQ      Tcko                  0.198   s_has_grain_A_25_P_25
                                                       s_has_grain_A_25_P_25
    SLICE_X34Y34.D5      net (fanout=1)        0.180   s_has_grain_A_25_P_25
    SLICE_X34Y34.D       Tilo                  0.156   s_has_grain_A_25_C_25
                                                       lut15141_1960
    SLICE_X35Y34.A1      net (fanout=3)        0.318   lut15141_1960
    SLICE_X35Y34.A       Tilo                  0.156   s_has_grain_A_25_LDC
                                                       lut9642_481
    SLICE_X35Y34.SR      net (fanout=2)        0.286   ][37732_482
    SLICE_X35Y34.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_25_LDC
                                                       s_has_grain_A_25_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.449ns (0.665ns logic, 0.784ns route)
                                                       (45.9% logic, 54.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.463ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_25_LDC (LATCH)
  Destination:          s_has_grain_A_25_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.463ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut9644_483 falling
  Destination Clock:    lut9644_483 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_25_LDC to s_has_grain_A_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y34.AQ      Tcklo                 0.235   s_has_grain_A_25_LDC
                                                       s_has_grain_A_25_LDC
    SLICE_X34Y34.D3      net (fanout=1)        0.157   s_has_grain_A_25_LDC
    SLICE_X34Y34.D       Tilo                  0.156   s_has_grain_A_25_C_25
                                                       lut15141_1960
    SLICE_X35Y34.A1      net (fanout=3)        0.318   lut15141_1960
    SLICE_X35Y34.A       Tilo                  0.156   s_has_grain_A_25_LDC
                                                       lut9642_481
    SLICE_X35Y34.SR      net (fanout=2)        0.286   ][37732_482
    SLICE_X35Y34.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_25_LDC
                                                       s_has_grain_A_25_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.463ns (0.702ns logic, 0.761ns route)
                                                       (48.0% logic, 52.0% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_25_LDC (SLICE_X35Y34.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.129ns (data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_25_LDC (LATCH)
  Data Path Delay:      1.129ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: canincfifoline to s_has_grain_A_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.198   canincfifoline
                                                       canincfifoline
    SLICE_X35Y34.A3      net (fanout=83)       0.561   canincfifoline
    SLICE_X35Y34.AMUX    Tilo                  0.203   s_has_grain_A_25_LDC
                                                       lut9644_483
    SLICE_X35Y34.CLK     net (fanout=2)        0.167   lut9644_483
    -------------------------------------------------  ---------------------------
    Total                                      1.129ns (0.401ns logic, 0.728ns route)
                                                       (35.5% logic, 64.5% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_25_LDC (SLICE_X35Y34.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.222ns (data path)
  Source:               s_has_grain_A_25_P_25 (FF)
  Destination:          s_has_grain_A_25_LDC (LATCH)
  Data Path Delay:      1.222ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_25_P_25 to s_has_grain_A_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y34.AQ      Tcko                  0.198   s_has_grain_A_25_P_25
                                                       s_has_grain_A_25_P_25
    SLICE_X34Y34.D5      net (fanout=1)        0.180   s_has_grain_A_25_P_25
    SLICE_X34Y34.D       Tilo                  0.156   s_has_grain_A_25_C_25
                                                       lut15141_1960
    SLICE_X35Y34.A1      net (fanout=3)        0.318   lut15141_1960
    SLICE_X35Y34.AMUX    Tilo                  0.203   s_has_grain_A_25_LDC
                                                       lut9644_483
    SLICE_X35Y34.CLK     net (fanout=2)        0.167   lut9644_483
    -------------------------------------------------  ---------------------------
    Total                                      1.222ns (0.557ns logic, 0.665ns route)
                                                       (45.6% logic, 54.4% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_25_LDC (SLICE_X35Y34.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.236ns (data path)
  Source:               s_has_grain_A_25_LDC (LATCH)
  Destination:          s_has_grain_A_25_LDC (LATCH)
  Data Path Delay:      1.236ns (Levels of Logic = 2)
  Source Clock:         lut9644_483 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_A_25_LDC to s_has_grain_A_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y34.AQ      Tcklo                 0.235   s_has_grain_A_25_LDC
                                                       s_has_grain_A_25_LDC
    SLICE_X34Y34.D3      net (fanout=1)        0.157   s_has_grain_A_25_LDC
    SLICE_X34Y34.D       Tilo                  0.156   s_has_grain_A_25_C_25
                                                       lut15141_1960
    SLICE_X35Y34.A1      net (fanout=3)        0.318   lut15141_1960
    SLICE_X35Y34.AMUX    Tilo                  0.203   s_has_grain_A_25_LDC
                                                       lut9644_483
    SLICE_X35Y34.CLK     net (fanout=2)        0.167   lut9644_483
    -------------------------------------------------  ---------------------------
    Total                                      1.236ns (0.594ns logic, 0.642ns route)
                                                       (48.1% logic, 51.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_A_24_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_A_24_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.983ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_24_LDC (SLICE_X36Y32.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  13.793ns (requirement - data path)
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_A_24_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.983ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_A_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X34Y32.B4      net (fanout=957)      2.810   i_MAIN_RESET/s_external_reset_1
    SLICE_X34Y32.BMUX    Tilo                  0.261   s_has_grain_A_24_P_24
                                                       lut9648_486
    SLICE_X36Y32.CLK     net (fanout=2)        0.521   lut9648_486
    -------------------------------------------------  ---------------------------
    Total                                      3.983ns (0.652ns logic, 3.331ns route)
                                                       (16.4% logic, 83.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.334ns (requirement - data path)
  Source:               s_has_grain_A_24_C_24 (FF)
  Destination:          s_has_grain_A_24_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.442ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_A_24_C_24 to s_has_grain_A_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y32.AQ      Tcko                  0.391   s_has_grain_A_24_C_24
                                                       s_has_grain_A_24_C_24
    SLICE_X34Y32.A2      net (fanout=1)        0.597   s_has_grain_A_24_C_24
    SLICE_X34Y32.A       Tilo                  0.203   s_has_grain_A_24_P_24
                                                       lut15151_1962
    SLICE_X34Y32.B5      net (fanout=3)        0.469   lut15151_1962
    SLICE_X34Y32.BMUX    Tilo                  0.261   s_has_grain_A_24_P_24
                                                       lut9648_486
    SLICE_X36Y32.CLK     net (fanout=2)        0.521   lut9648_486
    -------------------------------------------------  ---------------------------
    Total                                      2.442ns (0.855ns logic, 1.587ns route)
                                                       (35.0% logic, 65.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.405ns (requirement - data path)
  Source:               s_has_grain_A_24_LDC (LATCH)
  Destination:          s_has_grain_A_24_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.371ns (Levels of Logic = 2)
  Source Clock:         lut9648_486 falling

  Maximum Data Path at Slow Process Corner: s_has_grain_A_24_LDC to s_has_grain_A_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y32.AQ      Tcklo                 0.426   s_has_grain_A_24_LDC
                                                       s_has_grain_A_24_LDC
    SLICE_X34Y32.A3      net (fanout=1)        0.491   s_has_grain_A_24_LDC
    SLICE_X34Y32.A       Tilo                  0.203   s_has_grain_A_24_P_24
                                                       lut15151_1962
    SLICE_X34Y32.B5      net (fanout=3)        0.469   lut15151_1962
    SLICE_X34Y32.BMUX    Tilo                  0.261   s_has_grain_A_24_P_24
                                                       lut9648_486
    SLICE_X36Y32.CLK     net (fanout=2)        0.521   lut9648_486
    -------------------------------------------------  ---------------------------
    Total                                      2.371ns (0.890ns logic, 1.481ns route)
                                                       (37.5% logic, 62.5% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_24_LDC (SLICE_X36Y32.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    13.831ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_A_24_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.945ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut9648_486 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_A_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X34Y32.B4      net (fanout=957)      2.810   i_MAIN_RESET/s_external_reset_1
    SLICE_X34Y32.B       Tilo                  0.203   s_has_grain_A_24_P_24
                                                       lut9646_484
    SLICE_X36Y32.SR      net (fanout=2)        0.311   ][37734_485
    SLICE_X36Y32.CLK     Trck                  0.230   s_has_grain_A_24_LDC
                                                       s_has_grain_A_24_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.945ns (0.824ns logic, 3.121ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    15.372ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_has_grain_A_24_C_24 (FF)
  Destination:          s_has_grain_A_24_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.404ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9648_486 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_A_24_C_24 to s_has_grain_A_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y32.AQ      Tcko                  0.391   s_has_grain_A_24_C_24
                                                       s_has_grain_A_24_C_24
    SLICE_X34Y32.A2      net (fanout=1)        0.597   s_has_grain_A_24_C_24
    SLICE_X34Y32.A       Tilo                  0.203   s_has_grain_A_24_P_24
                                                       lut15151_1962
    SLICE_X34Y32.B5      net (fanout=3)        0.469   lut15151_1962
    SLICE_X34Y32.B       Tilo                  0.203   s_has_grain_A_24_P_24
                                                       lut9646_484
    SLICE_X36Y32.SR      net (fanout=2)        0.311   ][37734_485
    SLICE_X36Y32.CLK     Trck                  0.230   s_has_grain_A_24_LDC
                                                       s_has_grain_A_24_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.404ns (1.027ns logic, 1.377ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    15.443ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_has_grain_A_24_LDC (LATCH)
  Destination:          s_has_grain_A_24_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.333ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         lut9648_486 falling
  Destination Clock:    lut9648_486 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_A_24_LDC to s_has_grain_A_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y32.AQ      Tcklo                 0.426   s_has_grain_A_24_LDC
                                                       s_has_grain_A_24_LDC
    SLICE_X34Y32.A3      net (fanout=1)        0.491   s_has_grain_A_24_LDC
    SLICE_X34Y32.A       Tilo                  0.203   s_has_grain_A_24_P_24
                                                       lut15151_1962
    SLICE_X34Y32.B5      net (fanout=3)        0.469   lut15151_1962
    SLICE_X34Y32.B       Tilo                  0.203   s_has_grain_A_24_P_24
                                                       lut9646_484
    SLICE_X36Y32.SR      net (fanout=2)        0.311   ][37734_485
    SLICE_X36Y32.CLK     Trck                  0.230   s_has_grain_A_24_LDC
                                                       s_has_grain_A_24_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.333ns (1.062ns logic, 1.271ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_A_24_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_A_24_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_24_LDC (SLICE_X36Y32.SR), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.008ns (requirement - (clock path skew + uncertainty - data path))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_24_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.008ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9648_486 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: canincfifoline to s_has_grain_A_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.198   canincfifoline
                                                       canincfifoline
    SLICE_X34Y32.B3      net (fanout=83)       0.423   canincfifoline
    SLICE_X34Y32.B       Tilo                  0.156   s_has_grain_A_24_P_24
                                                       lut9646_484
    SLICE_X36Y32.SR      net (fanout=2)        0.124   ][37734_485
    SLICE_X36Y32.CLK     Tremck      (-Th)    -0.107   s_has_grain_A_24_LDC
                                                       s_has_grain_A_24_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.008ns (0.461ns logic, 0.547ns route)
                                                       (45.7% logic, 54.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.044ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_24_P_24 (FF)
  Destination:          s_has_grain_A_24_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.044ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9648_486 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_24_P_24 to s_has_grain_A_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y32.AQ      Tcko                  0.234   s_has_grain_A_24_P_24
                                                       s_has_grain_A_24_P_24
    SLICE_X34Y32.A6      net (fanout=1)        0.017   s_has_grain_A_24_P_24
    SLICE_X34Y32.A       Tilo                  0.156   s_has_grain_A_24_P_24
                                                       lut15151_1962
    SLICE_X34Y32.B5      net (fanout=3)        0.250   lut15151_1962
    SLICE_X34Y32.B       Tilo                  0.156   s_has_grain_A_24_P_24
                                                       lut9646_484
    SLICE_X36Y32.SR      net (fanout=2)        0.124   ][37734_485
    SLICE_X36Y32.CLK     Tremck      (-Th)    -0.107   s_has_grain_A_24_LDC
                                                       s_has_grain_A_24_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.044ns (0.653ns logic, 0.391ns route)
                                                       (62.5% logic, 37.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.285ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_24_LDC (LATCH)
  Destination:          s_has_grain_A_24_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.285ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut9648_486 falling
  Destination Clock:    lut9648_486 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_24_LDC to s_has_grain_A_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y32.AQ      Tcklo                 0.237   s_has_grain_A_24_LDC
                                                       s_has_grain_A_24_LDC
    SLICE_X34Y32.A3      net (fanout=1)        0.255   s_has_grain_A_24_LDC
    SLICE_X34Y32.A       Tilo                  0.156   s_has_grain_A_24_P_24
                                                       lut15151_1962
    SLICE_X34Y32.B5      net (fanout=3)        0.250   lut15151_1962
    SLICE_X34Y32.B       Tilo                  0.156   s_has_grain_A_24_P_24
                                                       lut9646_484
    SLICE_X36Y32.SR      net (fanout=2)        0.124   ][37734_485
    SLICE_X36Y32.CLK     Tremck      (-Th)    -0.107   s_has_grain_A_24_LDC
                                                       s_has_grain_A_24_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.285ns (0.656ns logic, 0.629ns route)
                                                       (51.1% logic, 48.9% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_24_LDC (SLICE_X36Y32.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.091ns (data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_24_LDC (LATCH)
  Data Path Delay:      1.091ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: canincfifoline to s_has_grain_A_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.198   canincfifoline
                                                       canincfifoline
    SLICE_X34Y32.B3      net (fanout=83)       0.423   canincfifoline
    SLICE_X34Y32.BMUX    Tilo                  0.191   s_has_grain_A_24_P_24
                                                       lut9648_486
    SLICE_X36Y32.CLK     net (fanout=2)        0.279   lut9648_486
    -------------------------------------------------  ---------------------------
    Total                                      1.091ns (0.389ns logic, 0.702ns route)
                                                       (35.7% logic, 64.3% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_24_LDC (SLICE_X36Y32.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.127ns (data path)
  Source:               s_has_grain_A_24_P_24 (FF)
  Destination:          s_has_grain_A_24_LDC (LATCH)
  Data Path Delay:      1.127ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_24_P_24 to s_has_grain_A_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y32.AQ      Tcko                  0.234   s_has_grain_A_24_P_24
                                                       s_has_grain_A_24_P_24
    SLICE_X34Y32.A6      net (fanout=1)        0.017   s_has_grain_A_24_P_24
    SLICE_X34Y32.A       Tilo                  0.156   s_has_grain_A_24_P_24
                                                       lut15151_1962
    SLICE_X34Y32.B5      net (fanout=3)        0.250   lut15151_1962
    SLICE_X34Y32.BMUX    Tilo                  0.191   s_has_grain_A_24_P_24
                                                       lut9648_486
    SLICE_X36Y32.CLK     net (fanout=2)        0.279   lut9648_486
    -------------------------------------------------  ---------------------------
    Total                                      1.127ns (0.581ns logic, 0.546ns route)
                                                       (51.6% logic, 48.4% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_24_LDC (SLICE_X36Y32.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.368ns (data path)
  Source:               s_has_grain_A_24_LDC (LATCH)
  Destination:          s_has_grain_A_24_LDC (LATCH)
  Data Path Delay:      1.368ns (Levels of Logic = 2)
  Source Clock:         lut9648_486 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_A_24_LDC to s_has_grain_A_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y32.AQ      Tcklo                 0.237   s_has_grain_A_24_LDC
                                                       s_has_grain_A_24_LDC
    SLICE_X34Y32.A3      net (fanout=1)        0.255   s_has_grain_A_24_LDC
    SLICE_X34Y32.A       Tilo                  0.156   s_has_grain_A_24_P_24
                                                       lut15151_1962
    SLICE_X34Y32.B5      net (fanout=3)        0.250   lut15151_1962
    SLICE_X34Y32.BMUX    Tilo                  0.191   s_has_grain_A_24_P_24
                                                       lut9648_486
    SLICE_X36Y32.CLK     net (fanout=2)        0.279   lut9648_486
    -------------------------------------------------  ---------------------------
    Total                                      1.368ns (0.584ns logic, 0.784ns route)
                                                       (42.7% logic, 57.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_A_23_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_A_23_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.974ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_23_LDC (SLICE_X40Y32.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  13.802ns (requirement - data path)
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_A_23_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.974ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_A_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X39Y33.B3      net (fanout=957)      2.424   i_MAIN_RESET/s_external_reset_1
    SLICE_X39Y33.BMUX    Tilo                  0.313   s_has_grain_A_23_P_23
                                                       lut9652_489
    SLICE_X40Y32.CLK     net (fanout=2)        0.846   lut9652_489
    -------------------------------------------------  ---------------------------
    Total                                      3.974ns (0.704ns logic, 3.270ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.923ns (requirement - data path)
  Source:               s_has_grain_A_23_LDC (LATCH)
  Destination:          s_has_grain_A_23_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.853ns (Levels of Logic = 2)
  Source Clock:         lut9652_489 falling

  Maximum Data Path at Slow Process Corner: s_has_grain_A_23_LDC to s_has_grain_A_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y32.AQ      Tcklo                 0.426   s_has_grain_A_23_LDC
                                                       s_has_grain_A_23_LDC
    SLICE_X39Y33.A4      net (fanout=1)        0.855   s_has_grain_A_23_LDC
    SLICE_X39Y33.A       Tilo                  0.259   s_has_grain_A_23_P_23
                                                       lut15161_1964
    SLICE_X39Y33.B2      net (fanout=3)        1.154   lut15161_1964
    SLICE_X39Y33.BMUX    Tilo                  0.313   s_has_grain_A_23_P_23
                                                       lut9652_489
    SLICE_X40Y32.CLK     net (fanout=2)        0.846   lut9652_489
    -------------------------------------------------  ---------------------------
    Total                                      3.853ns (0.998ns logic, 2.855ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.152ns (requirement - data path)
  Source:               s_has_grain_A_23_C_23 (FF)
  Destination:          s_has_grain_A_23_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.624ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_A_23_C_23 to s_has_grain_A_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y33.AQ      Tcko                  0.447   s_has_grain_A_23_C_23
                                                       s_has_grain_A_23_C_23
    SLICE_X39Y33.A2      net (fanout=1)        0.605   s_has_grain_A_23_C_23
    SLICE_X39Y33.A       Tilo                  0.259   s_has_grain_A_23_P_23
                                                       lut15161_1964
    SLICE_X39Y33.B2      net (fanout=3)        1.154   lut15161_1964
    SLICE_X39Y33.BMUX    Tilo                  0.313   s_has_grain_A_23_P_23
                                                       lut9652_489
    SLICE_X40Y32.CLK     net (fanout=2)        0.846   lut9652_489
    -------------------------------------------------  ---------------------------
    Total                                      3.624ns (1.019ns logic, 2.605ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_23_LDC (SLICE_X40Y32.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    14.001ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_A_23_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.775ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut9652_489 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_A_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X39Y33.B3      net (fanout=957)      2.424   i_MAIN_RESET/s_external_reset_1
    SLICE_X39Y33.B       Tilo                  0.259   s_has_grain_A_23_P_23
                                                       lut9650_487
    SLICE_X40Y32.SR      net (fanout=2)        0.471   ][37736_488
    SLICE_X40Y32.CLK     Trck                  0.230   s_has_grain_A_23_LDC
                                                       s_has_grain_A_23_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.775ns (0.880ns logic, 2.895ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    14.122ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_has_grain_A_23_LDC (LATCH)
  Destination:          s_has_grain_A_23_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.654ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         lut9652_489 falling
  Destination Clock:    lut9652_489 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_A_23_LDC to s_has_grain_A_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y32.AQ      Tcklo                 0.426   s_has_grain_A_23_LDC
                                                       s_has_grain_A_23_LDC
    SLICE_X39Y33.A4      net (fanout=1)        0.855   s_has_grain_A_23_LDC
    SLICE_X39Y33.A       Tilo                  0.259   s_has_grain_A_23_P_23
                                                       lut15161_1964
    SLICE_X39Y33.B2      net (fanout=3)        1.154   lut15161_1964
    SLICE_X39Y33.B       Tilo                  0.259   s_has_grain_A_23_P_23
                                                       lut9650_487
    SLICE_X40Y32.SR      net (fanout=2)        0.471   ][37736_488
    SLICE_X40Y32.CLK     Trck                  0.230   s_has_grain_A_23_LDC
                                                       s_has_grain_A_23_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.654ns (1.174ns logic, 2.480ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    14.351ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_has_grain_A_23_C_23 (FF)
  Destination:          s_has_grain_A_23_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.425ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9652_489 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_A_23_C_23 to s_has_grain_A_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y33.AQ      Tcko                  0.447   s_has_grain_A_23_C_23
                                                       s_has_grain_A_23_C_23
    SLICE_X39Y33.A2      net (fanout=1)        0.605   s_has_grain_A_23_C_23
    SLICE_X39Y33.A       Tilo                  0.259   s_has_grain_A_23_P_23
                                                       lut15161_1964
    SLICE_X39Y33.B2      net (fanout=3)        1.154   lut15161_1964
    SLICE_X39Y33.B       Tilo                  0.259   s_has_grain_A_23_P_23
                                                       lut9650_487
    SLICE_X40Y32.SR      net (fanout=2)        0.471   ][37736_488
    SLICE_X40Y32.CLK     Trck                  0.230   s_has_grain_A_23_LDC
                                                       s_has_grain_A_23_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.425ns (1.195ns logic, 2.230ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_A_23_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_A_23_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_23_LDC (SLICE_X40Y32.SR), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.253ns (requirement - (clock path skew + uncertainty - data path))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_23_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.253ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9652_489 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: canincfifoline to s_has_grain_A_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.198   canincfifoline
                                                       canincfifoline
    SLICE_X39Y33.B1      net (fanout=83)       0.572   canincfifoline
    SLICE_X39Y33.B       Tilo                  0.156   s_has_grain_A_23_P_23
                                                       lut9650_487
    SLICE_X40Y32.SR      net (fanout=2)        0.220   ][37736_488
    SLICE_X40Y32.CLK     Tremck      (-Th)    -0.107   s_has_grain_A_23_LDC
                                                       s_has_grain_A_23_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.253ns (0.461ns logic, 0.792ns route)
                                                       (36.8% logic, 63.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.533ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_23_P_23 (FF)
  Destination:          s_has_grain_A_23_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.533ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9652_489 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_23_P_23 to s_has_grain_A_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y33.AQ      Tcko                  0.198   s_has_grain_A_23_P_23
                                                       s_has_grain_A_23_P_23
    SLICE_X39Y33.A6      net (fanout=1)        0.017   s_has_grain_A_23_P_23
    SLICE_X39Y33.A       Tilo                  0.156   s_has_grain_A_23_P_23
                                                       lut15161_1964
    SLICE_X39Y33.B2      net (fanout=3)        0.679   lut15161_1964
    SLICE_X39Y33.B       Tilo                  0.156   s_has_grain_A_23_P_23
                                                       lut9650_487
    SLICE_X40Y32.SR      net (fanout=2)        0.220   ][37736_488
    SLICE_X40Y32.CLK     Tremck      (-Th)    -0.107   s_has_grain_A_23_LDC
                                                       s_has_grain_A_23_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.533ns (0.617ns logic, 0.916ns route)
                                                       (40.2% logic, 59.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.943ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_23_C_23 (FF)
  Destination:          s_has_grain_A_23_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.943ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9652_489 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_23_C_23 to s_has_grain_A_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y33.AQ      Tcko                  0.234   s_has_grain_A_23_C_23
                                                       s_has_grain_A_23_C_23
    SLICE_X39Y33.A2      net (fanout=1)        0.391   s_has_grain_A_23_C_23
    SLICE_X39Y33.A       Tilo                  0.156   s_has_grain_A_23_P_23
                                                       lut15161_1964
    SLICE_X39Y33.B2      net (fanout=3)        0.679   lut15161_1964
    SLICE_X39Y33.B       Tilo                  0.156   s_has_grain_A_23_P_23
                                                       lut9650_487
    SLICE_X40Y32.SR      net (fanout=2)        0.220   ][37736_488
    SLICE_X40Y32.CLK     Tremck      (-Th)    -0.107   s_has_grain_A_23_LDC
                                                       s_has_grain_A_23_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.943ns (0.653ns logic, 1.290ns route)
                                                       (33.6% logic, 66.4% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_23_LDC (SLICE_X40Y32.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.412ns (data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_23_LDC (LATCH)
  Data Path Delay:      1.412ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: canincfifoline to s_has_grain_A_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.198   canincfifoline
                                                       canincfifoline
    SLICE_X39Y33.B1      net (fanout=83)       0.572   canincfifoline
    SLICE_X39Y33.BMUX    Tilo                  0.203   s_has_grain_A_23_P_23
                                                       lut9652_489
    SLICE_X40Y32.CLK     net (fanout=2)        0.439   lut9652_489
    -------------------------------------------------  ---------------------------
    Total                                      1.412ns (0.401ns logic, 1.011ns route)
                                                       (28.4% logic, 71.6% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_23_LDC (SLICE_X40Y32.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.692ns (data path)
  Source:               s_has_grain_A_23_P_23 (FF)
  Destination:          s_has_grain_A_23_LDC (LATCH)
  Data Path Delay:      1.692ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_23_P_23 to s_has_grain_A_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y33.AQ      Tcko                  0.198   s_has_grain_A_23_P_23
                                                       s_has_grain_A_23_P_23
    SLICE_X39Y33.A6      net (fanout=1)        0.017   s_has_grain_A_23_P_23
    SLICE_X39Y33.A       Tilo                  0.156   s_has_grain_A_23_P_23
                                                       lut15161_1964
    SLICE_X39Y33.B2      net (fanout=3)        0.679   lut15161_1964
    SLICE_X39Y33.BMUX    Tilo                  0.203   s_has_grain_A_23_P_23
                                                       lut9652_489
    SLICE_X40Y32.CLK     net (fanout=2)        0.439   lut9652_489
    -------------------------------------------------  ---------------------------
    Total                                      1.692ns (0.557ns logic, 1.135ns route)
                                                       (32.9% logic, 67.1% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_23_LDC (SLICE_X40Y32.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   2.102ns (data path)
  Source:               s_has_grain_A_23_C_23 (FF)
  Destination:          s_has_grain_A_23_LDC (LATCH)
  Data Path Delay:      2.102ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_23_C_23 to s_has_grain_A_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y33.AQ      Tcko                  0.234   s_has_grain_A_23_C_23
                                                       s_has_grain_A_23_C_23
    SLICE_X39Y33.A2      net (fanout=1)        0.391   s_has_grain_A_23_C_23
    SLICE_X39Y33.A       Tilo                  0.156   s_has_grain_A_23_P_23
                                                       lut15161_1964
    SLICE_X39Y33.B2      net (fanout=3)        0.679   lut15161_1964
    SLICE_X39Y33.BMUX    Tilo                  0.203   s_has_grain_A_23_P_23
                                                       lut9652_489
    SLICE_X40Y32.CLK     net (fanout=2)        0.439   lut9652_489
    -------------------------------------------------  ---------------------------
    Total                                      2.102ns (0.593ns logic, 1.509ns route)
                                                       (28.2% logic, 71.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_A_22_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_A_22_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.883ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_22_LDC (SLICE_X37Y33.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    13.893ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_A_22_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.883ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut9656_492 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_A_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X35Y33.D4      net (fanout=957)      2.460   i_MAIN_RESET/s_external_reset_1
    SLICE_X35Y33.D       Tilo                  0.259   s_has_grain_A_22_C_22
                                                       lut9654_490
    SLICE_X37Y33.SR      net (fanout=2)        0.493   ][37738_491
    SLICE_X37Y33.CLK     Trck                  0.280   s_has_grain_A_22_LDC
                                                       s_has_grain_A_22_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.883ns (0.930ns logic, 2.953ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    15.340ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_has_grain_A_22_LDC (LATCH)
  Destination:          s_has_grain_A_22_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.436ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         lut9656_492 falling
  Destination Clock:    lut9656_492 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_A_22_LDC to s_has_grain_A_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y33.AQ      Tcklo                 0.442   s_has_grain_A_22_LDC
                                                       s_has_grain_A_22_LDC
    SLICE_X35Y33.C4      net (fanout=1)        0.481   s_has_grain_A_22_LDC
    SLICE_X35Y33.C       Tilo                  0.259   s_has_grain_A_22_C_22
                                                       lut15171_1966
    SLICE_X35Y33.D5      net (fanout=3)        0.222   lut15171_1966
    SLICE_X35Y33.D       Tilo                  0.259   s_has_grain_A_22_C_22
                                                       lut9654_490
    SLICE_X37Y33.SR      net (fanout=2)        0.493   ][37738_491
    SLICE_X37Y33.CLK     Trck                  0.280   s_has_grain_A_22_LDC
                                                       s_has_grain_A_22_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.436ns (1.240ns logic, 1.196ns route)
                                                       (50.9% logic, 49.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    15.388ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_has_grain_A_22_P_22 (FF)
  Destination:          s_has_grain_A_22_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.388ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9656_492 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_A_22_P_22 to s_has_grain_A_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y33.AQ      Tcko                  0.447   s_has_grain_A_22_P_22
                                                       s_has_grain_A_22_P_22
    SLICE_X35Y33.C2      net (fanout=1)        0.428   s_has_grain_A_22_P_22
    SLICE_X35Y33.C       Tilo                  0.259   s_has_grain_A_22_C_22
                                                       lut15171_1966
    SLICE_X35Y33.D5      net (fanout=3)        0.222   lut15171_1966
    SLICE_X35Y33.D       Tilo                  0.259   s_has_grain_A_22_C_22
                                                       lut9654_490
    SLICE_X37Y33.SR      net (fanout=2)        0.493   ][37738_491
    SLICE_X37Y33.CLK     Trck                  0.280   s_has_grain_A_22_LDC
                                                       s_has_grain_A_22_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.388ns (1.245ns logic, 1.143ns route)
                                                       (52.1% logic, 47.9% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_22_LDC (SLICE_X37Y33.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  14.116ns (requirement - data path)
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_A_22_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.660ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_A_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X35Y33.D4      net (fanout=957)      2.460   i_MAIN_RESET/s_external_reset_1
    SLICE_X35Y33.DMUX    Tilo                  0.313   s_has_grain_A_22_C_22
                                                       lut9656_492
    SLICE_X37Y33.CLK     net (fanout=2)        0.496   lut9656_492
    -------------------------------------------------  ---------------------------
    Total                                      3.660ns (0.704ns logic, 2.956ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.563ns (requirement - data path)
  Source:               s_has_grain_A_22_LDC (LATCH)
  Destination:          s_has_grain_A_22_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.213ns (Levels of Logic = 2)
  Source Clock:         lut9656_492 falling

  Maximum Data Path at Slow Process Corner: s_has_grain_A_22_LDC to s_has_grain_A_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y33.AQ      Tcklo                 0.442   s_has_grain_A_22_LDC
                                                       s_has_grain_A_22_LDC
    SLICE_X35Y33.C4      net (fanout=1)        0.481   s_has_grain_A_22_LDC
    SLICE_X35Y33.C       Tilo                  0.259   s_has_grain_A_22_C_22
                                                       lut15171_1966
    SLICE_X35Y33.D5      net (fanout=3)        0.222   lut15171_1966
    SLICE_X35Y33.DMUX    Tilo                  0.313   s_has_grain_A_22_C_22
                                                       lut9656_492
    SLICE_X37Y33.CLK     net (fanout=2)        0.496   lut9656_492
    -------------------------------------------------  ---------------------------
    Total                                      2.213ns (1.014ns logic, 1.199ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.611ns (requirement - data path)
  Source:               s_has_grain_A_22_P_22 (FF)
  Destination:          s_has_grain_A_22_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.165ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_A_22_P_22 to s_has_grain_A_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y33.AQ      Tcko                  0.447   s_has_grain_A_22_P_22
                                                       s_has_grain_A_22_P_22
    SLICE_X35Y33.C2      net (fanout=1)        0.428   s_has_grain_A_22_P_22
    SLICE_X35Y33.C       Tilo                  0.259   s_has_grain_A_22_C_22
                                                       lut15171_1966
    SLICE_X35Y33.D5      net (fanout=3)        0.222   lut15171_1966
    SLICE_X35Y33.DMUX    Tilo                  0.313   s_has_grain_A_22_C_22
                                                       lut9656_492
    SLICE_X37Y33.CLK     net (fanout=2)        0.496   lut9656_492
    -------------------------------------------------  ---------------------------
    Total                                      2.165ns (1.019ns logic, 1.146ns route)
                                                       (47.1% logic, 52.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_A_22_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_A_22_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_22_LDC (SLICE_X37Y33.SR), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.140ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_22_C_22 (FF)
  Destination:          s_has_grain_A_22_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.140ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9656_492 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_22_C_22 to s_has_grain_A_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y33.AQ      Tcko                  0.198   s_has_grain_A_22_C_22
                                                       s_has_grain_A_22_C_22
    SLICE_X35Y33.C3      net (fanout=1)        0.144   s_has_grain_A_22_C_22
    SLICE_X35Y33.C       Tilo                  0.156   s_has_grain_A_22_C_22
                                                       lut15171_1966
    SLICE_X35Y33.D5      net (fanout=3)        0.062   lut15171_1966
    SLICE_X35Y33.D       Tilo                  0.156   s_has_grain_A_22_C_22
                                                       lut9654_490
    SLICE_X37Y33.SR      net (fanout=2)        0.269   ][37738_491
    SLICE_X37Y33.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_22_LDC
                                                       s_has_grain_A_22_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.140ns (0.665ns logic, 0.475ns route)
                                                       (58.3% logic, 41.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.230ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_22_LDC (LATCH)
  Destination:          s_has_grain_A_22_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.230ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut9656_492 falling
  Destination Clock:    lut9656_492 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_22_LDC to s_has_grain_A_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y33.AQ      Tcklo                 0.235   s_has_grain_A_22_LDC
                                                       s_has_grain_A_22_LDC
    SLICE_X35Y33.C4      net (fanout=1)        0.197   s_has_grain_A_22_LDC
    SLICE_X35Y33.C       Tilo                  0.156   s_has_grain_A_22_C_22
                                                       lut15171_1966
    SLICE_X35Y33.D5      net (fanout=3)        0.062   lut15171_1966
    SLICE_X35Y33.D       Tilo                  0.156   s_has_grain_A_22_C_22
                                                       lut9654_490
    SLICE_X37Y33.SR      net (fanout=2)        0.269   ][37738_491
    SLICE_X37Y33.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_22_LDC
                                                       s_has_grain_A_22_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.230ns (0.702ns logic, 0.528ns route)
                                                       (57.1% logic, 42.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.287ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_22_P_22 (FF)
  Destination:          s_has_grain_A_22_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.287ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9656_492 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_22_P_22 to s_has_grain_A_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y33.AQ      Tcko                  0.234   s_has_grain_A_22_P_22
                                                       s_has_grain_A_22_P_22
    SLICE_X35Y33.C2      net (fanout=1)        0.255   s_has_grain_A_22_P_22
    SLICE_X35Y33.C       Tilo                  0.156   s_has_grain_A_22_C_22
                                                       lut15171_1966
    SLICE_X35Y33.D5      net (fanout=3)        0.062   lut15171_1966
    SLICE_X35Y33.D       Tilo                  0.156   s_has_grain_A_22_C_22
                                                       lut9654_490
    SLICE_X37Y33.SR      net (fanout=2)        0.269   ][37738_491
    SLICE_X37Y33.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_22_LDC
                                                       s_has_grain_A_22_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.287ns (0.701ns logic, 0.586ns route)
                                                       (54.5% logic, 45.5% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_22_LDC (SLICE_X37Y33.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.037ns (data path)
  Source:               s_has_grain_A_22_C_22 (FF)
  Destination:          s_has_grain_A_22_LDC (LATCH)
  Data Path Delay:      1.037ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_22_C_22 to s_has_grain_A_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y33.AQ      Tcko                  0.198   s_has_grain_A_22_C_22
                                                       s_has_grain_A_22_C_22
    SLICE_X35Y33.C3      net (fanout=1)        0.144   s_has_grain_A_22_C_22
    SLICE_X35Y33.C       Tilo                  0.156   s_has_grain_A_22_C_22
                                                       lut15171_1966
    SLICE_X35Y33.D5      net (fanout=3)        0.062   lut15171_1966
    SLICE_X35Y33.DMUX    Tilo                  0.203   s_has_grain_A_22_C_22
                                                       lut9656_492
    SLICE_X37Y33.CLK     net (fanout=2)        0.274   lut9656_492
    -------------------------------------------------  ---------------------------
    Total                                      1.037ns (0.557ns logic, 0.480ns route)
                                                       (53.7% logic, 46.3% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_22_LDC (SLICE_X37Y33.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.127ns (data path)
  Source:               s_has_grain_A_22_LDC (LATCH)
  Destination:          s_has_grain_A_22_LDC (LATCH)
  Data Path Delay:      1.127ns (Levels of Logic = 2)
  Source Clock:         lut9656_492 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_A_22_LDC to s_has_grain_A_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y33.AQ      Tcklo                 0.235   s_has_grain_A_22_LDC
                                                       s_has_grain_A_22_LDC
    SLICE_X35Y33.C4      net (fanout=1)        0.197   s_has_grain_A_22_LDC
    SLICE_X35Y33.C       Tilo                  0.156   s_has_grain_A_22_C_22
                                                       lut15171_1966
    SLICE_X35Y33.D5      net (fanout=3)        0.062   lut15171_1966
    SLICE_X35Y33.DMUX    Tilo                  0.203   s_has_grain_A_22_C_22
                                                       lut9656_492
    SLICE_X37Y33.CLK     net (fanout=2)        0.274   lut9656_492
    -------------------------------------------------  ---------------------------
    Total                                      1.127ns (0.594ns logic, 0.533ns route)
                                                       (52.7% logic, 47.3% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_22_LDC (SLICE_X37Y33.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.184ns (data path)
  Source:               s_has_grain_A_22_P_22 (FF)
  Destination:          s_has_grain_A_22_LDC (LATCH)
  Data Path Delay:      1.184ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_22_P_22 to s_has_grain_A_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y33.AQ      Tcko                  0.234   s_has_grain_A_22_P_22
                                                       s_has_grain_A_22_P_22
    SLICE_X35Y33.C2      net (fanout=1)        0.255   s_has_grain_A_22_P_22
    SLICE_X35Y33.C       Tilo                  0.156   s_has_grain_A_22_C_22
                                                       lut15171_1966
    SLICE_X35Y33.D5      net (fanout=3)        0.062   lut15171_1966
    SLICE_X35Y33.DMUX    Tilo                  0.203   s_has_grain_A_22_C_22
                                                       lut9656_492
    SLICE_X37Y33.CLK     net (fanout=2)        0.274   lut9656_492
    -------------------------------------------------  ---------------------------
    Total                                      1.184ns (0.593ns logic, 0.591ns route)
                                                       (50.1% logic, 49.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_A_21_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_A_21_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.449ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_21_LDC (SLICE_X33Y35.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    14.327ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_A_21_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.449ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut9660_495 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_A_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X35Y35.B5      net (fanout=957)      2.208   i_MAIN_RESET/s_external_reset_1
    SLICE_X35Y35.B       Tilo                  0.259   s_has_grain_A_21_P_21
                                                       lut9658_493
    SLICE_X33Y35.SR      net (fanout=2)        0.311   ][37740_494
    SLICE_X33Y35.CLK     Trck                  0.280   s_has_grain_A_21_LDC
                                                       s_has_grain_A_21_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.449ns (0.930ns logic, 2.519ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    15.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_has_grain_A_21_C_21 (FF)
  Destination:          s_has_grain_A_21_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.538ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9660_495 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_A_21_C_21 to s_has_grain_A_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y35.CQ      Tcko                  0.447   s_has_grain_A_21_C_21
                                                       s_has_grain_A_21_C_21
    SLICE_X34Y35.B2      net (fanout=1)        0.620   s_has_grain_A_21_C_21
    SLICE_X34Y35.B       Tilo                  0.203   s_has_grain_A_21_C_21
                                                       lut15181_1968
    SLICE_X35Y35.B3      net (fanout=3)        0.418   lut15181_1968
    SLICE_X35Y35.B       Tilo                  0.259   s_has_grain_A_21_P_21
                                                       lut9658_493
    SLICE_X33Y35.SR      net (fanout=2)        0.311   ][37740_494
    SLICE_X33Y35.CLK     Trck                  0.280   s_has_grain_A_21_LDC
                                                       s_has_grain_A_21_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.538ns (1.189ns logic, 1.349ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    15.326ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_21_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.450ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9660_495 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X35Y35.B1      net (fanout=83)       1.209   canincfifoline
    SLICE_X35Y35.B       Tilo                  0.259   s_has_grain_A_21_P_21
                                                       lut9658_493
    SLICE_X33Y35.SR      net (fanout=2)        0.311   ][37740_494
    SLICE_X33Y35.CLK     Trck                  0.280   s_has_grain_A_21_LDC
                                                       s_has_grain_A_21_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.450ns (0.930ns logic, 1.520ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_21_LDC (SLICE_X33Y35.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  14.368ns (requirement - data path)
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_A_21_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.408ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_A_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X35Y35.B5      net (fanout=957)      2.208   i_MAIN_RESET/s_external_reset_1
    SLICE_X35Y35.BMUX    Tilo                  0.313   s_has_grain_A_21_P_21
                                                       lut9660_495
    SLICE_X33Y35.CLK     net (fanout=2)        0.496   lut9660_495
    -------------------------------------------------  ---------------------------
    Total                                      3.408ns (0.704ns logic, 2.704ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.279ns (requirement - data path)
  Source:               s_has_grain_A_21_C_21 (FF)
  Destination:          s_has_grain_A_21_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.497ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_A_21_C_21 to s_has_grain_A_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y35.CQ      Tcko                  0.447   s_has_grain_A_21_C_21
                                                       s_has_grain_A_21_C_21
    SLICE_X34Y35.B2      net (fanout=1)        0.620   s_has_grain_A_21_C_21
    SLICE_X34Y35.B       Tilo                  0.203   s_has_grain_A_21_C_21
                                                       lut15181_1968
    SLICE_X35Y35.B3      net (fanout=3)        0.418   lut15181_1968
    SLICE_X35Y35.BMUX    Tilo                  0.313   s_has_grain_A_21_P_21
                                                       lut9660_495
    SLICE_X33Y35.CLK     net (fanout=2)        0.496   lut9660_495
    -------------------------------------------------  ---------------------------
    Total                                      2.497ns (0.963ns logic, 1.534ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.367ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_21_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.409ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X35Y35.B1      net (fanout=83)       1.209   canincfifoline
    SLICE_X35Y35.BMUX    Tilo                  0.313   s_has_grain_A_21_P_21
                                                       lut9660_495
    SLICE_X33Y35.CLK     net (fanout=2)        0.496   lut9660_495
    -------------------------------------------------  ---------------------------
    Total                                      2.409ns (0.704ns logic, 1.705ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_A_21_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_A_21_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_21_LDC (SLICE_X33Y35.SR), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.027ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_21_P_21 (FF)
  Destination:          s_has_grain_A_21_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.027ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9660_495 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_21_P_21 to s_has_grain_A_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y35.AQ      Tcko                  0.198   s_has_grain_A_21_P_21
                                                       s_has_grain_A_21_P_21
    SLICE_X34Y35.B6      net (fanout=1)        0.017   s_has_grain_A_21_P_21
    SLICE_X34Y35.B       Tilo                  0.156   s_has_grain_A_21_C_21
                                                       lut15181_1968
    SLICE_X35Y35.B3      net (fanout=3)        0.221   lut15181_1968
    SLICE_X35Y35.B       Tilo                  0.156   s_has_grain_A_21_P_21
                                                       lut9658_493
    SLICE_X33Y35.SR      net (fanout=2)        0.124   ][37740_494
    SLICE_X33Y35.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_21_LDC
                                                       s_has_grain_A_21_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.027ns (0.665ns logic, 0.362ns route)
                                                       (64.8% logic, 35.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.211ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_21_LDC (LATCH)
  Destination:          s_has_grain_A_21_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.211ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut9660_495 falling
  Destination Clock:    lut9660_495 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_21_LDC to s_has_grain_A_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y35.AQ      Tcklo                 0.235   s_has_grain_A_21_LDC
                                                       s_has_grain_A_21_LDC
    SLICE_X34Y35.B5      net (fanout=1)        0.164   s_has_grain_A_21_LDC
    SLICE_X34Y35.B       Tilo                  0.156   s_has_grain_A_21_C_21
                                                       lut15181_1968
    SLICE_X35Y35.B3      net (fanout=3)        0.221   lut15181_1968
    SLICE_X35Y35.B       Tilo                  0.156   s_has_grain_A_21_P_21
                                                       lut9658_493
    SLICE_X33Y35.SR      net (fanout=2)        0.124   ][37740_494
    SLICE_X33Y35.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_21_LDC
                                                       s_has_grain_A_21_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.211ns (0.702ns logic, 0.509ns route)
                                                       (58.0% logic, 42.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.383ns (requirement - (clock path skew + uncertainty - data path))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_21_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.383ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9660_495 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: canincfifoline to s_has_grain_A_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.198   canincfifoline
                                                       canincfifoline
    SLICE_X35Y35.B1      net (fanout=83)       0.750   canincfifoline
    SLICE_X35Y35.B       Tilo                  0.156   s_has_grain_A_21_P_21
                                                       lut9658_493
    SLICE_X33Y35.SR      net (fanout=2)        0.124   ][37740_494
    SLICE_X33Y35.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_21_LDC
                                                       s_has_grain_A_21_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.383ns (0.509ns logic, 0.874ns route)
                                                       (36.8% logic, 63.2% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_21_LDC (SLICE_X33Y35.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.069ns (data path)
  Source:               s_has_grain_A_21_P_21 (FF)
  Destination:          s_has_grain_A_21_LDC (LATCH)
  Data Path Delay:      1.069ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_21_P_21 to s_has_grain_A_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y35.AQ      Tcko                  0.198   s_has_grain_A_21_P_21
                                                       s_has_grain_A_21_P_21
    SLICE_X34Y35.B6      net (fanout=1)        0.017   s_has_grain_A_21_P_21
    SLICE_X34Y35.B       Tilo                  0.156   s_has_grain_A_21_C_21
                                                       lut15181_1968
    SLICE_X35Y35.B3      net (fanout=3)        0.221   lut15181_1968
    SLICE_X35Y35.BMUX    Tilo                  0.203   s_has_grain_A_21_P_21
                                                       lut9660_495
    SLICE_X33Y35.CLK     net (fanout=2)        0.274   lut9660_495
    -------------------------------------------------  ---------------------------
    Total                                      1.069ns (0.557ns logic, 0.512ns route)
                                                       (52.1% logic, 47.9% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_21_LDC (SLICE_X33Y35.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.253ns (data path)
  Source:               s_has_grain_A_21_LDC (LATCH)
  Destination:          s_has_grain_A_21_LDC (LATCH)
  Data Path Delay:      1.253ns (Levels of Logic = 2)
  Source Clock:         lut9660_495 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_A_21_LDC to s_has_grain_A_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y35.AQ      Tcklo                 0.235   s_has_grain_A_21_LDC
                                                       s_has_grain_A_21_LDC
    SLICE_X34Y35.B5      net (fanout=1)        0.164   s_has_grain_A_21_LDC
    SLICE_X34Y35.B       Tilo                  0.156   s_has_grain_A_21_C_21
                                                       lut15181_1968
    SLICE_X35Y35.B3      net (fanout=3)        0.221   lut15181_1968
    SLICE_X35Y35.BMUX    Tilo                  0.203   s_has_grain_A_21_P_21
                                                       lut9660_495
    SLICE_X33Y35.CLK     net (fanout=2)        0.274   lut9660_495
    -------------------------------------------------  ---------------------------
    Total                                      1.253ns (0.594ns logic, 0.659ns route)
                                                       (47.4% logic, 52.6% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_21_LDC (SLICE_X33Y35.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.425ns (data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_21_LDC (LATCH)
  Data Path Delay:      1.425ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: canincfifoline to s_has_grain_A_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.198   canincfifoline
                                                       canincfifoline
    SLICE_X35Y35.B1      net (fanout=83)       0.750   canincfifoline
    SLICE_X35Y35.BMUX    Tilo                  0.203   s_has_grain_A_21_P_21
                                                       lut9660_495
    SLICE_X33Y35.CLK     net (fanout=2)        0.274   lut9660_495
    -------------------------------------------------  ---------------------------
    Total                                      1.425ns (0.401ns logic, 1.024ns route)
                                                       (28.1% logic, 71.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_A_20_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_A_20_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.895ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_20_LDC (SLICE_X44Y32.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    13.881ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_A_20_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.895ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut9664_498 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_A_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X40Y32.B5      net (fanout=957)      2.535   i_MAIN_RESET/s_external_reset_1
    SLICE_X40Y32.B       Tilo                  0.205   s_has_grain_A_23_LDC
                                                       lut9662_496
    SLICE_X44Y32.SR      net (fanout=2)        0.534   ][37742_497
    SLICE_X44Y32.CLK     Trck                  0.230   s_has_grain_A_20_LDC
                                                       s_has_grain_A_20_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.895ns (0.826ns logic, 3.069ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    14.815ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_has_grain_A_20_C_20 (FF)
  Destination:          s_has_grain_A_20_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.961ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9664_498 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_A_20_C_20 to s_has_grain_A_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y32.AQ      Tcko                  0.391   s_has_grain_A_20_C_20
                                                       s_has_grain_A_20_C_20
    SLICE_X40Y32.A2      net (fanout=1)        1.000   s_has_grain_A_20_C_20
    SLICE_X40Y32.A       Tilo                  0.205   s_has_grain_A_23_LDC
                                                       lut15191_1970
    SLICE_X40Y32.B4      net (fanout=3)        0.396   lut15191_1970
    SLICE_X40Y32.B       Tilo                  0.205   s_has_grain_A_23_LDC
                                                       lut9662_496
    SLICE_X44Y32.SR      net (fanout=2)        0.534   ][37742_497
    SLICE_X44Y32.CLK     Trck                  0.230   s_has_grain_A_20_LDC
                                                       s_has_grain_A_20_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.961ns (1.031ns logic, 1.930ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    15.203ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_has_grain_A_20_P_20 (FF)
  Destination:          s_has_grain_A_20_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.573ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9664_498 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_A_20_P_20 to s_has_grain_A_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y33.AQ      Tcko                  0.391   s_has_grain_A_20_P_20
                                                       s_has_grain_A_20_P_20
    SLICE_X40Y32.A1      net (fanout=1)        0.612   s_has_grain_A_20_P_20
    SLICE_X40Y32.A       Tilo                  0.205   s_has_grain_A_23_LDC
                                                       lut15191_1970
    SLICE_X40Y32.B4      net (fanout=3)        0.396   lut15191_1970
    SLICE_X40Y32.B       Tilo                  0.205   s_has_grain_A_23_LDC
                                                       lut9662_496
    SLICE_X44Y32.SR      net (fanout=2)        0.534   ][37742_497
    SLICE_X44Y32.CLK     Trck                  0.230   s_has_grain_A_20_LDC
                                                       s_has_grain_A_20_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.573ns (1.031ns logic, 1.542ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_20_LDC (SLICE_X44Y32.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  14.075ns (requirement - data path)
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_A_20_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.701ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_A_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X40Y32.B5      net (fanout=957)      2.535   i_MAIN_RESET/s_external_reset_1
    SLICE_X40Y32.BMUX    Tilo                  0.251   s_has_grain_A_23_LDC
                                                       lut9664_498
    SLICE_X44Y32.CLK     net (fanout=2)        0.524   lut9664_498
    -------------------------------------------------  ---------------------------
    Total                                      3.701ns (0.642ns logic, 3.059ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.009ns (requirement - data path)
  Source:               s_has_grain_A_20_C_20 (FF)
  Destination:          s_has_grain_A_20_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.767ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_A_20_C_20 to s_has_grain_A_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y32.AQ      Tcko                  0.391   s_has_grain_A_20_C_20
                                                       s_has_grain_A_20_C_20
    SLICE_X40Y32.A2      net (fanout=1)        1.000   s_has_grain_A_20_C_20
    SLICE_X40Y32.A       Tilo                  0.205   s_has_grain_A_23_LDC
                                                       lut15191_1970
    SLICE_X40Y32.B4      net (fanout=3)        0.396   lut15191_1970
    SLICE_X40Y32.BMUX    Tilo                  0.251   s_has_grain_A_23_LDC
                                                       lut9664_498
    SLICE_X44Y32.CLK     net (fanout=2)        0.524   lut9664_498
    -------------------------------------------------  ---------------------------
    Total                                      2.767ns (0.847ns logic, 1.920ns route)
                                                       (30.6% logic, 69.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.397ns (requirement - data path)
  Source:               s_has_grain_A_20_P_20 (FF)
  Destination:          s_has_grain_A_20_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.379ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_A_20_P_20 to s_has_grain_A_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y33.AQ      Tcko                  0.391   s_has_grain_A_20_P_20
                                                       s_has_grain_A_20_P_20
    SLICE_X40Y32.A1      net (fanout=1)        0.612   s_has_grain_A_20_P_20
    SLICE_X40Y32.A       Tilo                  0.205   s_has_grain_A_23_LDC
                                                       lut15191_1970
    SLICE_X40Y32.B4      net (fanout=3)        0.396   lut15191_1970
    SLICE_X40Y32.BMUX    Tilo                  0.251   s_has_grain_A_23_LDC
                                                       lut9664_498
    SLICE_X44Y32.CLK     net (fanout=2)        0.524   lut9664_498
    -------------------------------------------------  ---------------------------
    Total                                      2.379ns (0.847ns logic, 1.532ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_A_20_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_A_20_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_20_LDC (SLICE_X44Y32.SR), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.288ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_20_LDC (LATCH)
  Destination:          s_has_grain_A_20_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.288ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut9664_498 falling
  Destination Clock:    lut9664_498 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_20_LDC to s_has_grain_A_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y32.AQ      Tcklo                 0.237   s_has_grain_A_20_LDC
                                                       s_has_grain_A_20_LDC
    SLICE_X40Y32.A6      net (fanout=1)        0.158   s_has_grain_A_20_LDC
    SLICE_X40Y32.A       Tilo                  0.142   s_has_grain_A_23_LDC
                                                       lut15191_1970
    SLICE_X40Y32.B4      net (fanout=3)        0.198   lut15191_1970
    SLICE_X40Y32.B       Tilo                  0.142   s_has_grain_A_23_LDC
                                                       lut9662_496
    SLICE_X44Y32.SR      net (fanout=2)        0.304   ][37742_497
    SLICE_X44Y32.CLK     Tremck      (-Th)    -0.107   s_has_grain_A_20_LDC
                                                       s_has_grain_A_20_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.288ns (0.628ns logic, 0.660ns route)
                                                       (48.8% logic, 51.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.297ns (requirement - (clock path skew + uncertainty - data path))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_20_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.297ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9664_498 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: canincfifoline to s_has_grain_A_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.198   canincfifoline
                                                       canincfifoline
    SLICE_X40Y32.B2      net (fanout=83)       0.546   canincfifoline
    SLICE_X40Y32.B       Tilo                  0.142   s_has_grain_A_23_LDC
                                                       lut9662_496
    SLICE_X44Y32.SR      net (fanout=2)        0.304   ][37742_497
    SLICE_X44Y32.CLK     Tremck      (-Th)    -0.107   s_has_grain_A_20_LDC
                                                       s_has_grain_A_20_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.297ns (0.447ns logic, 0.850ns route)
                                                       (34.5% logic, 65.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.437ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_20_P_20 (FF)
  Destination:          s_has_grain_A_20_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.437ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9664_498 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_20_P_20 to s_has_grain_A_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y33.AQ      Tcko                  0.198   s_has_grain_A_20_P_20
                                                       s_has_grain_A_20_P_20
    SLICE_X40Y32.A1      net (fanout=1)        0.346   s_has_grain_A_20_P_20
    SLICE_X40Y32.A       Tilo                  0.142   s_has_grain_A_23_LDC
                                                       lut15191_1970
    SLICE_X40Y32.B4      net (fanout=3)        0.198   lut15191_1970
    SLICE_X40Y32.B       Tilo                  0.142   s_has_grain_A_23_LDC
                                                       lut9662_496
    SLICE_X44Y32.SR      net (fanout=2)        0.304   ][37742_497
    SLICE_X44Y32.CLK     Tremck      (-Th)    -0.107   s_has_grain_A_20_LDC
                                                       s_has_grain_A_20_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.437ns (0.589ns logic, 0.848ns route)
                                                       (41.0% logic, 59.0% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_20_LDC (SLICE_X44Y32.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.158ns (data path)
  Source:               s_has_grain_A_20_LDC (LATCH)
  Destination:          s_has_grain_A_20_LDC (LATCH)
  Data Path Delay:      1.158ns (Levels of Logic = 2)
  Source Clock:         lut9664_498 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_A_20_LDC to s_has_grain_A_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y32.AQ      Tcklo                 0.237   s_has_grain_A_20_LDC
                                                       s_has_grain_A_20_LDC
    SLICE_X40Y32.A6      net (fanout=1)        0.158   s_has_grain_A_20_LDC
    SLICE_X40Y32.A       Tilo                  0.142   s_has_grain_A_23_LDC
                                                       lut15191_1970
    SLICE_X40Y32.B4      net (fanout=3)        0.198   lut15191_1970
    SLICE_X40Y32.BMUX    Tilo                  0.183   s_has_grain_A_23_LDC
                                                       lut9664_498
    SLICE_X44Y32.CLK     net (fanout=2)        0.240   lut9664_498
    -------------------------------------------------  ---------------------------
    Total                                      1.158ns (0.562ns logic, 0.596ns route)
                                                       (48.5% logic, 51.5% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_20_LDC (SLICE_X44Y32.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.167ns (data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_20_LDC (LATCH)
  Data Path Delay:      1.167ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: canincfifoline to s_has_grain_A_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.198   canincfifoline
                                                       canincfifoline
    SLICE_X40Y32.B2      net (fanout=83)       0.546   canincfifoline
    SLICE_X40Y32.BMUX    Tilo                  0.183   s_has_grain_A_23_LDC
                                                       lut9664_498
    SLICE_X44Y32.CLK     net (fanout=2)        0.240   lut9664_498
    -------------------------------------------------  ---------------------------
    Total                                      1.167ns (0.381ns logic, 0.786ns route)
                                                       (32.6% logic, 67.4% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_20_LDC (SLICE_X44Y32.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.307ns (data path)
  Source:               s_has_grain_A_20_P_20 (FF)
  Destination:          s_has_grain_A_20_LDC (LATCH)
  Data Path Delay:      1.307ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_20_P_20 to s_has_grain_A_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y33.AQ      Tcko                  0.198   s_has_grain_A_20_P_20
                                                       s_has_grain_A_20_P_20
    SLICE_X40Y32.A1      net (fanout=1)        0.346   s_has_grain_A_20_P_20
    SLICE_X40Y32.A       Tilo                  0.142   s_has_grain_A_23_LDC
                                                       lut15191_1970
    SLICE_X40Y32.B4      net (fanout=3)        0.198   lut15191_1970
    SLICE_X40Y32.BMUX    Tilo                  0.183   s_has_grain_A_23_LDC
                                                       lut9664_498
    SLICE_X44Y32.CLK     net (fanout=2)        0.240   lut9664_498
    -------------------------------------------------  ---------------------------
    Total                                      1.307ns (0.523ns logic, 0.784ns route)
                                                       (40.0% logic, 60.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_A_19_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_A_19_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.756ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_19_LDC (SLICE_X30Y40.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    14.020ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_A_19_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.756ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut9668_501 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_A_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X31Y40.B2      net (fanout=957)      2.429   i_MAIN_RESET/s_external_reset_1
    SLICE_X31Y40.B       Tilo                  0.259   s_has_grain_A_19_C_19
                                                       lut9666_499
    SLICE_X30Y40.SR      net (fanout=2)        0.462   ][37744_500
    SLICE_X30Y40.CLK     Trck                  0.215   s_has_grain_A_19_LDC
                                                       s_has_grain_A_19_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.756ns (0.865ns logic, 2.891ns route)
                                                       (23.0% logic, 77.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    14.334ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_has_grain_A_19_LDC (LATCH)
  Destination:          s_has_grain_A_19_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.442ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         lut9668_501 falling
  Destination Clock:    lut9668_501 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_A_19_LDC to s_has_grain_A_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y40.AQ      Tcklo                 0.498   s_has_grain_A_19_LDC
                                                       s_has_grain_A_19_LDC
    SLICE_X31Y40.A5      net (fanout=1)        0.884   s_has_grain_A_19_LDC
    SLICE_X31Y40.A       Tilo                  0.259   s_has_grain_A_19_C_19
                                                       lut15201_1972
    SLICE_X31Y40.B1      net (fanout=3)        0.865   lut15201_1972
    SLICE_X31Y40.B       Tilo                  0.259   s_has_grain_A_19_C_19
                                                       lut9666_499
    SLICE_X30Y40.SR      net (fanout=2)        0.462   ][37744_500
    SLICE_X30Y40.CLK     Trck                  0.215   s_has_grain_A_19_LDC
                                                       s_has_grain_A_19_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.442ns (1.231ns logic, 2.211ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    14.530ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_19_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.246ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9668_501 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X31Y40.B4      net (fanout=83)       1.919   canincfifoline
    SLICE_X31Y40.B       Tilo                  0.259   s_has_grain_A_19_C_19
                                                       lut9666_499
    SLICE_X30Y40.SR      net (fanout=2)        0.462   ][37744_500
    SLICE_X30Y40.CLK     Trck                  0.215   s_has_grain_A_19_LDC
                                                       s_has_grain_A_19_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.246ns (0.865ns logic, 2.381ns route)
                                                       (26.6% logic, 73.4% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_19_LDC (SLICE_X30Y40.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  14.166ns (requirement - data path)
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_A_19_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.610ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_A_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X31Y40.B2      net (fanout=957)      2.429   i_MAIN_RESET/s_external_reset_1
    SLICE_X31Y40.BMUX    Tilo                  0.313   s_has_grain_A_19_C_19
                                                       lut9668_501
    SLICE_X30Y40.CLK     net (fanout=2)        0.477   lut9668_501
    -------------------------------------------------  ---------------------------
    Total                                      3.610ns (0.704ns logic, 2.906ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.480ns (requirement - data path)
  Source:               s_has_grain_A_19_LDC (LATCH)
  Destination:          s_has_grain_A_19_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.296ns (Levels of Logic = 2)
  Source Clock:         lut9668_501 falling

  Maximum Data Path at Slow Process Corner: s_has_grain_A_19_LDC to s_has_grain_A_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y40.AQ      Tcklo                 0.498   s_has_grain_A_19_LDC
                                                       s_has_grain_A_19_LDC
    SLICE_X31Y40.A5      net (fanout=1)        0.884   s_has_grain_A_19_LDC
    SLICE_X31Y40.A       Tilo                  0.259   s_has_grain_A_19_C_19
                                                       lut15201_1972
    SLICE_X31Y40.B1      net (fanout=3)        0.865   lut15201_1972
    SLICE_X31Y40.BMUX    Tilo                  0.313   s_has_grain_A_19_C_19
                                                       lut9668_501
    SLICE_X30Y40.CLK     net (fanout=2)        0.477   lut9668_501
    -------------------------------------------------  ---------------------------
    Total                                      3.296ns (1.070ns logic, 2.226ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.676ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_19_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.100ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X31Y40.B4      net (fanout=83)       1.919   canincfifoline
    SLICE_X31Y40.BMUX    Tilo                  0.313   s_has_grain_A_19_C_19
                                                       lut9668_501
    SLICE_X30Y40.CLK     net (fanout=2)        0.477   lut9668_501
    -------------------------------------------------  ---------------------------
    Total                                      3.100ns (0.704ns logic, 2.396ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_A_19_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_A_19_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_19_LDC (SLICE_X30Y40.SR), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.367ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_19_C_19 (FF)
  Destination:          s_has_grain_A_19_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.367ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9668_501 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_19_C_19 to s_has_grain_A_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y40.AQ      Tcko                  0.198   s_has_grain_A_19_C_19
                                                       s_has_grain_A_19_C_19
    SLICE_X31Y40.A6      net (fanout=1)        0.017   s_has_grain_A_19_C_19
    SLICE_X31Y40.A       Tilo                  0.156   s_has_grain_A_19_C_19
                                                       lut15201_1972
    SLICE_X31Y40.B1      net (fanout=3)        0.502   lut15201_1972
    SLICE_X31Y40.B       Tilo                  0.156   s_has_grain_A_19_C_19
                                                       lut9666_499
    SLICE_X30Y40.SR      net (fanout=2)        0.253   ][37744_500
    SLICE_X30Y40.CLK     Tremck      (-Th)    -0.085   s_has_grain_A_19_LDC
                                                       s_has_grain_A_19_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.367ns (0.595ns logic, 0.772ns route)
                                                       (43.5% logic, 56.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.552ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_19_P_19 (FF)
  Destination:          s_has_grain_A_19_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.552ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9668_501 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_19_P_19 to s_has_grain_A_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y41.AQ      Tcko                  0.198   s_has_grain_A_19_P_19
                                                       s_has_grain_A_19_P_19
    SLICE_X31Y40.A4      net (fanout=1)        0.202   s_has_grain_A_19_P_19
    SLICE_X31Y40.A       Tilo                  0.156   s_has_grain_A_19_C_19
                                                       lut15201_1972
    SLICE_X31Y40.B1      net (fanout=3)        0.502   lut15201_1972
    SLICE_X31Y40.B       Tilo                  0.156   s_has_grain_A_19_C_19
                                                       lut9666_499
    SLICE_X30Y40.SR      net (fanout=2)        0.253   ][37744_500
    SLICE_X30Y40.CLK     Tremck      (-Th)    -0.085   s_has_grain_A_19_LDC
                                                       s_has_grain_A_19_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.552ns (0.595ns logic, 0.957ns route)
                                                       (38.3% logic, 61.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.810ns (requirement - (clock path skew + uncertainty - data path))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_19_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.810ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9668_501 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: canincfifoline to s_has_grain_A_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.198   canincfifoline
                                                       canincfifoline
    SLICE_X31Y40.B4      net (fanout=83)       1.118   canincfifoline
    SLICE_X31Y40.B       Tilo                  0.156   s_has_grain_A_19_C_19
                                                       lut9666_499
    SLICE_X30Y40.SR      net (fanout=2)        0.253   ][37744_500
    SLICE_X30Y40.CLK     Tremck      (-Th)    -0.085   s_has_grain_A_19_LDC
                                                       s_has_grain_A_19_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.810ns (0.439ns logic, 1.371ns route)
                                                       (24.3% logic, 75.7% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_19_LDC (SLICE_X30Y40.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.372ns (data path)
  Source:               s_has_grain_A_19_C_19 (FF)
  Destination:          s_has_grain_A_19_LDC (LATCH)
  Data Path Delay:      1.372ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_19_C_19 to s_has_grain_A_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y40.AQ      Tcko                  0.198   s_has_grain_A_19_C_19
                                                       s_has_grain_A_19_C_19
    SLICE_X31Y40.A6      net (fanout=1)        0.017   s_has_grain_A_19_C_19
    SLICE_X31Y40.A       Tilo                  0.156   s_has_grain_A_19_C_19
                                                       lut15201_1972
    SLICE_X31Y40.B1      net (fanout=3)        0.502   lut15201_1972
    SLICE_X31Y40.BMUX    Tilo                  0.203   s_has_grain_A_19_C_19
                                                       lut9668_501
    SLICE_X30Y40.CLK     net (fanout=2)        0.296   lut9668_501
    -------------------------------------------------  ---------------------------
    Total                                      1.372ns (0.557ns logic, 0.815ns route)
                                                       (40.6% logic, 59.4% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_19_LDC (SLICE_X30Y40.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.557ns (data path)
  Source:               s_has_grain_A_19_P_19 (FF)
  Destination:          s_has_grain_A_19_LDC (LATCH)
  Data Path Delay:      1.557ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_19_P_19 to s_has_grain_A_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y41.AQ      Tcko                  0.198   s_has_grain_A_19_P_19
                                                       s_has_grain_A_19_P_19
    SLICE_X31Y40.A4      net (fanout=1)        0.202   s_has_grain_A_19_P_19
    SLICE_X31Y40.A       Tilo                  0.156   s_has_grain_A_19_C_19
                                                       lut15201_1972
    SLICE_X31Y40.B1      net (fanout=3)        0.502   lut15201_1972
    SLICE_X31Y40.BMUX    Tilo                  0.203   s_has_grain_A_19_C_19
                                                       lut9668_501
    SLICE_X30Y40.CLK     net (fanout=2)        0.296   lut9668_501
    -------------------------------------------------  ---------------------------
    Total                                      1.557ns (0.557ns logic, 1.000ns route)
                                                       (35.8% logic, 64.2% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_19_LDC (SLICE_X30Y40.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.815ns (data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_19_LDC (LATCH)
  Data Path Delay:      1.815ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: canincfifoline to s_has_grain_A_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.198   canincfifoline
                                                       canincfifoline
    SLICE_X31Y40.B4      net (fanout=83)       1.118   canincfifoline
    SLICE_X31Y40.BMUX    Tilo                  0.203   s_has_grain_A_19_C_19
                                                       lut9668_501
    SLICE_X30Y40.CLK     net (fanout=2)        0.296   lut9668_501
    -------------------------------------------------  ---------------------------
    Total                                      1.815ns (0.401ns logic, 1.414ns route)
                                                       (22.1% logic, 77.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_A_18_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_A_18_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.658ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_18_LDC (SLICE_X33Y38.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    14.118ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_A_18_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.658ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut9672_504 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_A_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X33Y39.B2      net (fanout=957)      2.443   i_MAIN_RESET/s_external_reset_1
    SLICE_X33Y39.B       Tilo                  0.259   pox<6>
                                                       lut9670_502
    SLICE_X33Y38.SR      net (fanout=2)        0.285   ][37746_503
    SLICE_X33Y38.CLK     Trck                  0.280   s_has_grain_A_18_LDC
                                                       s_has_grain_A_18_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.658ns (0.930ns logic, 2.728ns route)
                                                       (25.4% logic, 74.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    14.435ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_has_grain_A_18_P_18 (FF)
  Destination:          s_has_grain_A_18_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.341ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9672_504 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_A_18_P_18 to s_has_grain_A_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y39.AQ      Tcko                  0.408   s_has_grain_A_18_P_18
                                                       s_has_grain_A_18_P_18
    SLICE_X33Y39.A2      net (fanout=1)        0.605   s_has_grain_A_18_P_18
    SLICE_X33Y39.A       Tilo                  0.259   pox<6>
                                                       lut15211_1974
    SLICE_X33Y39.B3      net (fanout=3)        1.245   lut15211_1974
    SLICE_X33Y39.B       Tilo                  0.259   pox<6>
                                                       lut9670_502
    SLICE_X33Y38.SR      net (fanout=2)        0.285   ][37746_503
    SLICE_X33Y38.CLK     Trck                  0.280   s_has_grain_A_18_LDC
                                                       s_has_grain_A_18_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.341ns (1.206ns logic, 2.135ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    14.684ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_has_grain_A_18_C_18 (FF)
  Destination:          s_has_grain_A_18_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.092ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9672_504 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_A_18_C_18 to s_has_grain_A_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y39.AQ      Tcko                  0.391   s_has_grain_A_18_C_18
                                                       s_has_grain_A_18_C_18
    SLICE_X33Y39.A5      net (fanout=1)        0.373   s_has_grain_A_18_C_18
    SLICE_X33Y39.A       Tilo                  0.259   pox<6>
                                                       lut15211_1974
    SLICE_X33Y39.B3      net (fanout=3)        1.245   lut15211_1974
    SLICE_X33Y39.B       Tilo                  0.259   pox<6>
                                                       lut9670_502
    SLICE_X33Y38.SR      net (fanout=2)        0.285   ][37746_503
    SLICE_X33Y38.CLK     Trck                  0.280   s_has_grain_A_18_LDC
                                                       s_has_grain_A_18_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.092ns (1.189ns logic, 1.903ns route)
                                                       (38.5% logic, 61.5% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_18_LDC (SLICE_X33Y38.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  14.158ns (requirement - data path)
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_A_18_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.618ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_A_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X33Y39.B2      net (fanout=957)      2.443   i_MAIN_RESET/s_external_reset_1
    SLICE_X33Y39.BMUX    Tilo                  0.313   pox<6>
                                                       lut9672_504
    SLICE_X33Y38.CLK     net (fanout=2)        0.471   lut9672_504
    -------------------------------------------------  ---------------------------
    Total                                      3.618ns (0.704ns logic, 2.914ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.475ns (requirement - data path)
  Source:               s_has_grain_A_18_P_18 (FF)
  Destination:          s_has_grain_A_18_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.301ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_A_18_P_18 to s_has_grain_A_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X32Y39.AQ      Tcko                  0.408   s_has_grain_A_18_P_18
                                                       s_has_grain_A_18_P_18
    SLICE_X33Y39.A2      net (fanout=1)        0.605   s_has_grain_A_18_P_18
    SLICE_X33Y39.A       Tilo                  0.259   pox<6>
                                                       lut15211_1974
    SLICE_X33Y39.B3      net (fanout=3)        1.245   lut15211_1974
    SLICE_X33Y39.BMUX    Tilo                  0.313   pox<6>
                                                       lut9672_504
    SLICE_X33Y38.CLK     net (fanout=2)        0.471   lut9672_504
    -------------------------------------------------  ---------------------------
    Total                                      3.301ns (0.980ns logic, 2.321ns route)
                                                       (29.7% logic, 70.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.724ns (requirement - data path)
  Source:               s_has_grain_A_18_C_18 (FF)
  Destination:          s_has_grain_A_18_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.052ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_A_18_C_18 to s_has_grain_A_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y39.AQ      Tcko                  0.391   s_has_grain_A_18_C_18
                                                       s_has_grain_A_18_C_18
    SLICE_X33Y39.A5      net (fanout=1)        0.373   s_has_grain_A_18_C_18
    SLICE_X33Y39.A       Tilo                  0.259   pox<6>
                                                       lut15211_1974
    SLICE_X33Y39.B3      net (fanout=3)        1.245   lut15211_1974
    SLICE_X33Y39.BMUX    Tilo                  0.313   pox<6>
                                                       lut9672_504
    SLICE_X33Y38.CLK     net (fanout=2)        0.471   lut9672_504
    -------------------------------------------------  ---------------------------
    Total                                      3.052ns (0.963ns logic, 2.089ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_A_18_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_A_18_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_18_LDC (SLICE_X33Y38.SR), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.564ns (requirement - (clock path skew + uncertainty - data path))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_18_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.564ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9672_504 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: canincfifoline to s_has_grain_A_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.198   canincfifoline
                                                       canincfifoline
    SLICE_X33Y39.B4      net (fanout=83)       0.942   canincfifoline
    SLICE_X33Y39.B       Tilo                  0.156   pox<6>
                                                       lut9670_502
    SLICE_X33Y38.SR      net (fanout=2)        0.113   ][37746_503
    SLICE_X33Y38.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_18_LDC
                                                       s_has_grain_A_18_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.564ns (0.509ns logic, 1.055ns route)
                                                       (32.5% logic, 67.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.685ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_18_LDC (LATCH)
  Destination:          s_has_grain_A_18_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.685ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut9672_504 falling
  Destination Clock:    lut9672_504 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_18_LDC to s_has_grain_A_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y38.AQ      Tcklo                 0.235   s_has_grain_A_18_LDC
                                                       s_has_grain_A_18_LDC
    SLICE_X33Y39.A6      net (fanout=1)        0.113   s_has_grain_A_18_LDC
    SLICE_X33Y39.A       Tilo                  0.156   pox<6>
                                                       lut15211_1974
    SLICE_X33Y39.B3      net (fanout=3)        0.757   lut15211_1974
    SLICE_X33Y39.B       Tilo                  0.156   pox<6>
                                                       lut9670_502
    SLICE_X33Y38.SR      net (fanout=2)        0.113   ][37746_503
    SLICE_X33Y38.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_18_LDC
                                                       s_has_grain_A_18_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.685ns (0.702ns logic, 0.983ns route)
                                                       (41.7% logic, 58.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.713ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_18_C_18 (FF)
  Destination:          s_has_grain_A_18_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.713ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9672_504 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_18_C_18 to s_has_grain_A_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y39.AQ      Tcko                  0.198   s_has_grain_A_18_C_18
                                                       s_has_grain_A_18_C_18
    SLICE_X33Y39.A5      net (fanout=1)        0.178   s_has_grain_A_18_C_18
    SLICE_X33Y39.A       Tilo                  0.156   pox<6>
                                                       lut15211_1974
    SLICE_X33Y39.B3      net (fanout=3)        0.757   lut15211_1974
    SLICE_X33Y39.B       Tilo                  0.156   pox<6>
                                                       lut9670_502
    SLICE_X33Y38.SR      net (fanout=2)        0.113   ][37746_503
    SLICE_X33Y38.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_18_LDC
                                                       s_has_grain_A_18_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.713ns (0.665ns logic, 1.048ns route)
                                                       (38.8% logic, 61.2% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_18_LDC (SLICE_X33Y38.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.607ns (data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_18_LDC (LATCH)
  Data Path Delay:      1.607ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: canincfifoline to s_has_grain_A_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.198   canincfifoline
                                                       canincfifoline
    SLICE_X33Y39.B4      net (fanout=83)       0.942   canincfifoline
    SLICE_X33Y39.BMUX    Tilo                  0.203   pox<6>
                                                       lut9672_504
    SLICE_X33Y38.CLK     net (fanout=2)        0.264   lut9672_504
    -------------------------------------------------  ---------------------------
    Total                                      1.607ns (0.401ns logic, 1.206ns route)
                                                       (25.0% logic, 75.0% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_18_LDC (SLICE_X33Y38.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.728ns (data path)
  Source:               s_has_grain_A_18_LDC (LATCH)
  Destination:          s_has_grain_A_18_LDC (LATCH)
  Data Path Delay:      1.728ns (Levels of Logic = 2)
  Source Clock:         lut9672_504 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_A_18_LDC to s_has_grain_A_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X33Y38.AQ      Tcklo                 0.235   s_has_grain_A_18_LDC
                                                       s_has_grain_A_18_LDC
    SLICE_X33Y39.A6      net (fanout=1)        0.113   s_has_grain_A_18_LDC
    SLICE_X33Y39.A       Tilo                  0.156   pox<6>
                                                       lut15211_1974
    SLICE_X33Y39.B3      net (fanout=3)        0.757   lut15211_1974
    SLICE_X33Y39.BMUX    Tilo                  0.203   pox<6>
                                                       lut9672_504
    SLICE_X33Y38.CLK     net (fanout=2)        0.264   lut9672_504
    -------------------------------------------------  ---------------------------
    Total                                      1.728ns (0.594ns logic, 1.134ns route)
                                                       (34.4% logic, 65.6% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_18_LDC (SLICE_X33Y38.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.756ns (data path)
  Source:               s_has_grain_A_18_C_18 (FF)
  Destination:          s_has_grain_A_18_LDC (LATCH)
  Data Path Delay:      1.756ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_18_C_18 to s_has_grain_A_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y39.AQ      Tcko                  0.198   s_has_grain_A_18_C_18
                                                       s_has_grain_A_18_C_18
    SLICE_X33Y39.A5      net (fanout=1)        0.178   s_has_grain_A_18_C_18
    SLICE_X33Y39.A       Tilo                  0.156   pox<6>
                                                       lut15211_1974
    SLICE_X33Y39.B3      net (fanout=3)        0.757   lut15211_1974
    SLICE_X33Y39.BMUX    Tilo                  0.203   pox<6>
                                                       lut9672_504
    SLICE_X33Y38.CLK     net (fanout=2)        0.264   lut9672_504
    -------------------------------------------------  ---------------------------
    Total                                      1.756ns (0.557ns logic, 1.199ns route)
                                                       (31.7% logic, 68.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_A_17_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_A_17_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.350ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_17_LDC (SLICE_X31Y42.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    14.426ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_17_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.350ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9676_507 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X35Y42.B3      net (fanout=83)       1.921   canincfifoline
    SLICE_X35Y42.B       Tilo                  0.259   s_has_grain_A_17_P_17
                                                       lut9674_505
    SLICE_X31Y42.SR      net (fanout=2)        0.499   ][37748_506
    SLICE_X31Y42.CLK     Trck                  0.280   s_has_grain_A_17_LDC
                                                       s_has_grain_A_17_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.350ns (0.930ns logic, 2.420ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    14.459ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_A_17_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.317ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut9676_507 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_A_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X35Y42.B4      net (fanout=957)      1.888   i_MAIN_RESET/s_external_reset_1
    SLICE_X35Y42.B       Tilo                  0.259   s_has_grain_A_17_P_17
                                                       lut9674_505
    SLICE_X31Y42.SR      net (fanout=2)        0.499   ][37748_506
    SLICE_X31Y42.CLK     Trck                  0.280   s_has_grain_A_17_LDC
                                                       s_has_grain_A_17_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.317ns (0.930ns logic, 2.387ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    15.006ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_has_grain_A_17_LDC (LATCH)
  Destination:          s_has_grain_A_17_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.770ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         lut9676_507 falling
  Destination Clock:    lut9676_507 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_A_17_LDC to s_has_grain_A_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y42.AQ      Tcklo                 0.442   s_has_grain_A_17_LDC
                                                       s_has_grain_A_17_LDC
    SLICE_X35Y42.D5      net (fanout=1)        0.581   s_has_grain_A_17_LDC
    SLICE_X35Y42.D       Tilo                  0.259   s_has_grain_A_17_P_17
                                                       lut15221_1976
    SLICE_X35Y42.B2      net (fanout=3)        0.450   lut15221_1976
    SLICE_X35Y42.B       Tilo                  0.259   s_has_grain_A_17_P_17
                                                       lut9674_505
    SLICE_X31Y42.SR      net (fanout=2)        0.499   ][37748_506
    SLICE_X31Y42.CLK     Trck                  0.280   s_has_grain_A_17_LDC
                                                       s_has_grain_A_17_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.770ns (1.240ns logic, 1.530ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_17_LDC (SLICE_X31Y42.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  14.469ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_17_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.307ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X35Y42.B3      net (fanout=83)       1.921   canincfifoline
    SLICE_X35Y42.BMUX    Tilo                  0.313   s_has_grain_A_17_P_17
                                                       lut9676_507
    SLICE_X31Y42.CLK     net (fanout=2)        0.682   lut9676_507
    -------------------------------------------------  ---------------------------
    Total                                      3.307ns (0.704ns logic, 2.603ns route)
                                                       (21.3% logic, 78.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.502ns (requirement - data path)
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_A_17_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.274ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_A_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X35Y42.B4      net (fanout=957)      1.888   i_MAIN_RESET/s_external_reset_1
    SLICE_X35Y42.BMUX    Tilo                  0.313   s_has_grain_A_17_P_17
                                                       lut9676_507
    SLICE_X31Y42.CLK     net (fanout=2)        0.682   lut9676_507
    -------------------------------------------------  ---------------------------
    Total                                      3.274ns (0.704ns logic, 2.570ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.049ns (requirement - data path)
  Source:               s_has_grain_A_17_LDC (LATCH)
  Destination:          s_has_grain_A_17_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.727ns (Levels of Logic = 2)
  Source Clock:         lut9676_507 falling

  Maximum Data Path at Slow Process Corner: s_has_grain_A_17_LDC to s_has_grain_A_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y42.AQ      Tcklo                 0.442   s_has_grain_A_17_LDC
                                                       s_has_grain_A_17_LDC
    SLICE_X35Y42.D5      net (fanout=1)        0.581   s_has_grain_A_17_LDC
    SLICE_X35Y42.D       Tilo                  0.259   s_has_grain_A_17_P_17
                                                       lut15221_1976
    SLICE_X35Y42.B2      net (fanout=3)        0.450   lut15221_1976
    SLICE_X35Y42.BMUX    Tilo                  0.313   s_has_grain_A_17_P_17
                                                       lut9676_507
    SLICE_X31Y42.CLK     net (fanout=2)        0.682   lut9676_507
    -------------------------------------------------  ---------------------------
    Total                                      2.727ns (1.014ns logic, 1.713ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_A_17_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_A_17_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_17_LDC (SLICE_X31Y42.SR), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.469ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_17_LDC (LATCH)
  Destination:          s_has_grain_A_17_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.469ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut9676_507 falling
  Destination Clock:    lut9676_507 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_17_LDC to s_has_grain_A_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y42.AQ      Tcklo                 0.235   s_has_grain_A_17_LDC
                                                       s_has_grain_A_17_LDC
    SLICE_X35Y42.D5      net (fanout=1)        0.269   s_has_grain_A_17_LDC
    SLICE_X35Y42.D       Tilo                  0.156   s_has_grain_A_17_P_17
                                                       lut15221_1976
    SLICE_X35Y42.B2      net (fanout=3)        0.265   lut15221_1976
    SLICE_X35Y42.B       Tilo                  0.156   s_has_grain_A_17_P_17
                                                       lut9674_505
    SLICE_X31Y42.SR      net (fanout=2)        0.233   ][37748_506
    SLICE_X31Y42.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_17_LDC
                                                       s_has_grain_A_17_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.469ns (0.702ns logic, 0.767ns route)
                                                       (47.8% logic, 52.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.512ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_17_C_17 (FF)
  Destination:          s_has_grain_A_17_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.512ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9676_507 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_17_C_17 to s_has_grain_A_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y42.AQ      Tcko                  0.234   s_has_grain_A_17_C_17
                                                       s_has_grain_A_17_C_17
    SLICE_X35Y42.D3      net (fanout=1)        0.313   s_has_grain_A_17_C_17
    SLICE_X35Y42.D       Tilo                  0.156   s_has_grain_A_17_P_17
                                                       lut15221_1976
    SLICE_X35Y42.B2      net (fanout=3)        0.265   lut15221_1976
    SLICE_X35Y42.B       Tilo                  0.156   s_has_grain_A_17_P_17
                                                       lut9674_505
    SLICE_X31Y42.SR      net (fanout=2)        0.233   ][37748_506
    SLICE_X31Y42.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_17_LDC
                                                       s_has_grain_A_17_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.512ns (0.701ns logic, 0.811ns route)
                                                       (46.4% logic, 53.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.544ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_17_P_17 (FF)
  Destination:          s_has_grain_A_17_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.544ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9676_507 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_17_P_17 to s_has_grain_A_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y42.AQ      Tcko                  0.198   s_has_grain_A_17_P_17
                                                       s_has_grain_A_17_P_17
    SLICE_X35Y42.D2      net (fanout=1)        0.381   s_has_grain_A_17_P_17
    SLICE_X35Y42.D       Tilo                  0.156   s_has_grain_A_17_P_17
                                                       lut15221_1976
    SLICE_X35Y42.B2      net (fanout=3)        0.265   lut15221_1976
    SLICE_X35Y42.B       Tilo                  0.156   s_has_grain_A_17_P_17
                                                       lut9674_505
    SLICE_X31Y42.SR      net (fanout=2)        0.233   ][37748_506
    SLICE_X31Y42.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_17_LDC
                                                       s_has_grain_A_17_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.544ns (0.665ns logic, 0.879ns route)
                                                       (43.1% logic, 56.9% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_17_LDC (SLICE_X31Y42.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.509ns (data path)
  Source:               s_has_grain_A_17_LDC (LATCH)
  Destination:          s_has_grain_A_17_LDC (LATCH)
  Data Path Delay:      1.509ns (Levels of Logic = 2)
  Source Clock:         lut9676_507 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_A_17_LDC to s_has_grain_A_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y42.AQ      Tcklo                 0.235   s_has_grain_A_17_LDC
                                                       s_has_grain_A_17_LDC
    SLICE_X35Y42.D5      net (fanout=1)        0.269   s_has_grain_A_17_LDC
    SLICE_X35Y42.D       Tilo                  0.156   s_has_grain_A_17_P_17
                                                       lut15221_1976
    SLICE_X35Y42.B2      net (fanout=3)        0.265   lut15221_1976
    SLICE_X35Y42.BMUX    Tilo                  0.203   s_has_grain_A_17_P_17
                                                       lut9676_507
    SLICE_X31Y42.CLK     net (fanout=2)        0.381   lut9676_507
    -------------------------------------------------  ---------------------------
    Total                                      1.509ns (0.594ns logic, 0.915ns route)
                                                       (39.4% logic, 60.6% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_17_LDC (SLICE_X31Y42.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.552ns (data path)
  Source:               s_has_grain_A_17_C_17 (FF)
  Destination:          s_has_grain_A_17_LDC (LATCH)
  Data Path Delay:      1.552ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_17_C_17 to s_has_grain_A_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y42.AQ      Tcko                  0.234   s_has_grain_A_17_C_17
                                                       s_has_grain_A_17_C_17
    SLICE_X35Y42.D3      net (fanout=1)        0.313   s_has_grain_A_17_C_17
    SLICE_X35Y42.D       Tilo                  0.156   s_has_grain_A_17_P_17
                                                       lut15221_1976
    SLICE_X35Y42.B2      net (fanout=3)        0.265   lut15221_1976
    SLICE_X35Y42.BMUX    Tilo                  0.203   s_has_grain_A_17_P_17
                                                       lut9676_507
    SLICE_X31Y42.CLK     net (fanout=2)        0.381   lut9676_507
    -------------------------------------------------  ---------------------------
    Total                                      1.552ns (0.593ns logic, 0.959ns route)
                                                       (38.2% logic, 61.8% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_17_LDC (SLICE_X31Y42.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.584ns (data path)
  Source:               s_has_grain_A_17_P_17 (FF)
  Destination:          s_has_grain_A_17_LDC (LATCH)
  Data Path Delay:      1.584ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_17_P_17 to s_has_grain_A_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y42.AQ      Tcko                  0.198   s_has_grain_A_17_P_17
                                                       s_has_grain_A_17_P_17
    SLICE_X35Y42.D2      net (fanout=1)        0.381   s_has_grain_A_17_P_17
    SLICE_X35Y42.D       Tilo                  0.156   s_has_grain_A_17_P_17
                                                       lut15221_1976
    SLICE_X35Y42.B2      net (fanout=3)        0.265   lut15221_1976
    SLICE_X35Y42.BMUX    Tilo                  0.203   s_has_grain_A_17_P_17
                                                       lut9676_507
    SLICE_X31Y42.CLK     net (fanout=2)        0.381   lut9676_507
    -------------------------------------------------  ---------------------------
    Total                                      1.584ns (0.557ns logic, 1.027ns route)
                                                       (35.2% logic, 64.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_A_16_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_A_16_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.490ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_16_LDC (SLICE_X41Y43.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    14.286ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_16_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.490ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9680_510 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X40Y42.B2      net (fanout=83)       2.093   canincfifoline
    SLICE_X40Y42.B       Tilo                  0.205   s_has_grain_A_14_LDC
                                                       lut9678_508
    SLICE_X41Y43.SR      net (fanout=2)        0.521   ][37750_509
    SLICE_X41Y43.CLK     Trck                  0.280   s_has_grain_A_16_LDC
                                                       s_has_grain_A_16_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.490ns (0.876ns logic, 2.614ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    15.028ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_A_16_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.748ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut9680_510 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_A_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X40Y42.B5      net (fanout=957)      1.351   i_MAIN_RESET/s_external_reset_1
    SLICE_X40Y42.B       Tilo                  0.205   s_has_grain_A_14_LDC
                                                       lut9678_508
    SLICE_X41Y43.SR      net (fanout=2)        0.521   ][37750_509
    SLICE_X41Y43.CLK     Trck                  0.280   s_has_grain_A_16_LDC
                                                       s_has_grain_A_16_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.748ns (0.876ns logic, 1.872ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    15.091ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_has_grain_A_16_C_16 (FF)
  Destination:          s_has_grain_A_16_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.685ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9680_510 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_A_16_C_16 to s_has_grain_A_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y42.AQ      Tcko                  0.447   s_has_grain_A_16_C_16
                                                       s_has_grain_A_16_C_16
    SLICE_X40Y42.A1      net (fanout=1)        0.637   s_has_grain_A_16_C_16
    SLICE_X40Y42.A       Tilo                  0.205   s_has_grain_A_14_LDC
                                                       lut15231_1978
    SLICE_X40Y42.B4      net (fanout=3)        0.390   lut15231_1978
    SLICE_X40Y42.B       Tilo                  0.205   s_has_grain_A_14_LDC
                                                       lut9678_508
    SLICE_X41Y43.SR      net (fanout=2)        0.521   ][37750_509
    SLICE_X41Y43.CLK     Trck                  0.280   s_has_grain_A_16_LDC
                                                       s_has_grain_A_16_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.685ns (1.137ns logic, 1.548ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_16_LDC (SLICE_X41Y43.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  14.378ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_16_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.398ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X40Y42.B2      net (fanout=83)       2.093   canincfifoline
    SLICE_X40Y42.BMUX    Tilo                  0.251   s_has_grain_A_14_LDC
                                                       lut9680_510
    SLICE_X41Y43.CLK     net (fanout=2)        0.663   lut9680_510
    -------------------------------------------------  ---------------------------
    Total                                      3.398ns (0.642ns logic, 2.756ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.120ns (requirement - data path)
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_A_16_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.656ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_A_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X40Y42.B5      net (fanout=957)      1.351   i_MAIN_RESET/s_external_reset_1
    SLICE_X40Y42.BMUX    Tilo                  0.251   s_has_grain_A_14_LDC
                                                       lut9680_510
    SLICE_X41Y43.CLK     net (fanout=2)        0.663   lut9680_510
    -------------------------------------------------  ---------------------------
    Total                                      2.656ns (0.642ns logic, 2.014ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.183ns (requirement - data path)
  Source:               s_has_grain_A_16_C_16 (FF)
  Destination:          s_has_grain_A_16_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.593ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_A_16_C_16 to s_has_grain_A_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y42.AQ      Tcko                  0.447   s_has_grain_A_16_C_16
                                                       s_has_grain_A_16_C_16
    SLICE_X40Y42.A1      net (fanout=1)        0.637   s_has_grain_A_16_C_16
    SLICE_X40Y42.A       Tilo                  0.205   s_has_grain_A_14_LDC
                                                       lut15231_1978
    SLICE_X40Y42.B4      net (fanout=3)        0.390   lut15231_1978
    SLICE_X40Y42.BMUX    Tilo                  0.251   s_has_grain_A_14_LDC
                                                       lut9680_510
    SLICE_X41Y43.CLK     net (fanout=2)        0.663   lut9680_510
    -------------------------------------------------  ---------------------------
    Total                                      2.593ns (0.903ns logic, 1.690ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_A_16_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_A_16_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_16_LDC (SLICE_X41Y43.SR), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.267ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_16_LDC (LATCH)
  Destination:          s_has_grain_A_16_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.267ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut9680_510 falling
  Destination Clock:    lut9680_510 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_16_LDC to s_has_grain_A_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y43.AQ      Tcklo                 0.235   s_has_grain_A_16_LDC
                                                       s_has_grain_A_16_LDC
    SLICE_X40Y42.A5      net (fanout=1)        0.143   s_has_grain_A_16_LDC
    SLICE_X40Y42.A       Tilo                  0.142   s_has_grain_A_14_LDC
                                                       lut15231_1978
    SLICE_X40Y42.B4      net (fanout=3)        0.192   lut15231_1978
    SLICE_X40Y42.B       Tilo                  0.142   s_has_grain_A_14_LDC
                                                       lut9678_508
    SLICE_X41Y43.SR      net (fanout=2)        0.258   ][37750_509
    SLICE_X41Y43.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_16_LDC
                                                       s_has_grain_A_16_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.267ns (0.674ns logic, 0.593ns route)
                                                       (53.2% logic, 46.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.455ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_16_P_16 (FF)
  Destination:          s_has_grain_A_16_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.455ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9680_510 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_16_P_16 to s_has_grain_A_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y42.AQ      Tcko                  0.198   s_has_grain_A_16_P_16
                                                       s_has_grain_A_16_P_16
    SLICE_X40Y42.A2      net (fanout=1)        0.368   s_has_grain_A_16_P_16
    SLICE_X40Y42.A       Tilo                  0.142   s_has_grain_A_14_LDC
                                                       lut15231_1978
    SLICE_X40Y42.B4      net (fanout=3)        0.192   lut15231_1978
    SLICE_X40Y42.B       Tilo                  0.142   s_has_grain_A_14_LDC
                                                       lut9678_508
    SLICE_X41Y43.SR      net (fanout=2)        0.258   ][37750_509
    SLICE_X41Y43.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_16_LDC
                                                       s_has_grain_A_16_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.455ns (0.637ns logic, 0.818ns route)
                                                       (43.8% logic, 56.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.479ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_16_C_16 (FF)
  Destination:          s_has_grain_A_16_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.479ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9680_510 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_16_C_16 to s_has_grain_A_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y42.AQ      Tcko                  0.234   s_has_grain_A_16_C_16
                                                       s_has_grain_A_16_C_16
    SLICE_X40Y42.A1      net (fanout=1)        0.356   s_has_grain_A_16_C_16
    SLICE_X40Y42.A       Tilo                  0.142   s_has_grain_A_14_LDC
                                                       lut15231_1978
    SLICE_X40Y42.B4      net (fanout=3)        0.192   lut15231_1978
    SLICE_X40Y42.B       Tilo                  0.142   s_has_grain_A_14_LDC
                                                       lut9678_508
    SLICE_X41Y43.SR      net (fanout=2)        0.258   ][37750_509
    SLICE_X41Y43.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_16_LDC
                                                       s_has_grain_A_16_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.479ns (0.673ns logic, 0.806ns route)
                                                       (45.5% logic, 54.5% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_16_LDC (SLICE_X41Y43.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.293ns (data path)
  Source:               s_has_grain_A_16_LDC (LATCH)
  Destination:          s_has_grain_A_16_LDC (LATCH)
  Data Path Delay:      1.293ns (Levels of Logic = 2)
  Source Clock:         lut9680_510 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_A_16_LDC to s_has_grain_A_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y43.AQ      Tcklo                 0.235   s_has_grain_A_16_LDC
                                                       s_has_grain_A_16_LDC
    SLICE_X40Y42.A5      net (fanout=1)        0.143   s_has_grain_A_16_LDC
    SLICE_X40Y42.A       Tilo                  0.142   s_has_grain_A_14_LDC
                                                       lut15231_1978
    SLICE_X40Y42.B4      net (fanout=3)        0.192   lut15231_1978
    SLICE_X40Y42.BMUX    Tilo                  0.183   s_has_grain_A_14_LDC
                                                       lut9680_510
    SLICE_X41Y43.CLK     net (fanout=2)        0.398   lut9680_510
    -------------------------------------------------  ---------------------------
    Total                                      1.293ns (0.560ns logic, 0.733ns route)
                                                       (43.3% logic, 56.7% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_16_LDC (SLICE_X41Y43.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.481ns (data path)
  Source:               s_has_grain_A_16_P_16 (FF)
  Destination:          s_has_grain_A_16_LDC (LATCH)
  Data Path Delay:      1.481ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_16_P_16 to s_has_grain_A_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y42.AQ      Tcko                  0.198   s_has_grain_A_16_P_16
                                                       s_has_grain_A_16_P_16
    SLICE_X40Y42.A2      net (fanout=1)        0.368   s_has_grain_A_16_P_16
    SLICE_X40Y42.A       Tilo                  0.142   s_has_grain_A_14_LDC
                                                       lut15231_1978
    SLICE_X40Y42.B4      net (fanout=3)        0.192   lut15231_1978
    SLICE_X40Y42.BMUX    Tilo                  0.183   s_has_grain_A_14_LDC
                                                       lut9680_510
    SLICE_X41Y43.CLK     net (fanout=2)        0.398   lut9680_510
    -------------------------------------------------  ---------------------------
    Total                                      1.481ns (0.523ns logic, 0.958ns route)
                                                       (35.3% logic, 64.7% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_16_LDC (SLICE_X41Y43.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.505ns (data path)
  Source:               s_has_grain_A_16_C_16 (FF)
  Destination:          s_has_grain_A_16_LDC (LATCH)
  Data Path Delay:      1.505ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_16_C_16 to s_has_grain_A_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y42.AQ      Tcko                  0.234   s_has_grain_A_16_C_16
                                                       s_has_grain_A_16_C_16
    SLICE_X40Y42.A1      net (fanout=1)        0.356   s_has_grain_A_16_C_16
    SLICE_X40Y42.A       Tilo                  0.142   s_has_grain_A_14_LDC
                                                       lut15231_1978
    SLICE_X40Y42.B4      net (fanout=3)        0.192   lut15231_1978
    SLICE_X40Y42.BMUX    Tilo                  0.183   s_has_grain_A_14_LDC
                                                       lut9680_510
    SLICE_X41Y43.CLK     net (fanout=2)        0.398   lut9680_510
    -------------------------------------------------  ---------------------------
    Total                                      1.505ns (0.559ns logic, 0.946ns route)
                                                       (37.1% logic, 62.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_A_13_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_A_13_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.002ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_13_LDC (SLICE_X43Y39.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    14.774ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_13_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.002ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9684_513 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X42Y40.B2      net (fanout=83)       1.785   canincfifoline
    SLICE_X42Y40.B       Tilo                  0.203   s_has_grain_A_13_P_13
                                                       lut9682_511
    SLICE_X43Y39.SR      net (fanout=2)        0.343   ][37752_512
    SLICE_X43Y39.CLK     Trck                  0.280   s_has_grain_A_13_LDC
                                                       s_has_grain_A_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.002ns (0.874ns logic, 2.128ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    15.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_A_13_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.772ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut9684_513 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_A_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X42Y40.B4      net (fanout=957)      1.555   i_MAIN_RESET/s_external_reset_1
    SLICE_X42Y40.B       Tilo                  0.203   s_has_grain_A_13_P_13
                                                       lut9682_511
    SLICE_X43Y39.SR      net (fanout=2)        0.343   ][37752_512
    SLICE_X43Y39.CLK     Trck                  0.280   s_has_grain_A_13_LDC
                                                       s_has_grain_A_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.772ns (0.874ns logic, 1.898ns route)
                                                       (31.5% logic, 68.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    15.086ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_has_grain_A_13_LDC (LATCH)
  Destination:          s_has_grain_A_13_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.690ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         lut9684_513 falling
  Destination Clock:    lut9684_513 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_A_13_LDC to s_has_grain_A_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y39.AQ      Tcklo                 0.442   s_has_grain_A_13_LDC
                                                       s_has_grain_A_13_LDC
    SLICE_X42Y41.B2      net (fanout=1)        0.682   s_has_grain_A_13_LDC
    SLICE_X42Y41.B       Tilo                  0.203   s_has_grain_B_27_C_27
                                                       lut15261_1984
    SLICE_X42Y40.B3      net (fanout=3)        0.537   lut15261_1984
    SLICE_X42Y40.B       Tilo                  0.203   s_has_grain_A_13_P_13
                                                       lut9682_511
    SLICE_X43Y39.SR      net (fanout=2)        0.343   ][37752_512
    SLICE_X43Y39.CLK     Trck                  0.280   s_has_grain_A_13_LDC
                                                       s_has_grain_A_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.690ns (1.128ns logic, 1.562ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_13_LDC (SLICE_X43Y39.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  14.786ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_13_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.990ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X42Y40.B2      net (fanout=83)       1.785   canincfifoline
    SLICE_X42Y40.BMUX    Tilo                  0.261   s_has_grain_A_13_P_13
                                                       lut9684_513
    SLICE_X43Y39.CLK     net (fanout=2)        0.553   lut9684_513
    -------------------------------------------------  ---------------------------
    Total                                      2.990ns (0.652ns logic, 2.338ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.016ns (requirement - data path)
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_A_13_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.760ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_A_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X42Y40.B4      net (fanout=957)      1.555   i_MAIN_RESET/s_external_reset_1
    SLICE_X42Y40.BMUX    Tilo                  0.261   s_has_grain_A_13_P_13
                                                       lut9684_513
    SLICE_X43Y39.CLK     net (fanout=2)        0.553   lut9684_513
    -------------------------------------------------  ---------------------------
    Total                                      2.760ns (0.652ns logic, 2.108ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.098ns (requirement - data path)
  Source:               s_has_grain_A_13_LDC (LATCH)
  Destination:          s_has_grain_A_13_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.678ns (Levels of Logic = 2)
  Source Clock:         lut9684_513 falling

  Maximum Data Path at Slow Process Corner: s_has_grain_A_13_LDC to s_has_grain_A_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y39.AQ      Tcklo                 0.442   s_has_grain_A_13_LDC
                                                       s_has_grain_A_13_LDC
    SLICE_X42Y41.B2      net (fanout=1)        0.682   s_has_grain_A_13_LDC
    SLICE_X42Y41.B       Tilo                  0.203   s_has_grain_B_27_C_27
                                                       lut15261_1984
    SLICE_X42Y40.B3      net (fanout=3)        0.537   lut15261_1984
    SLICE_X42Y40.BMUX    Tilo                  0.261   s_has_grain_A_13_P_13
                                                       lut9684_513
    SLICE_X43Y39.CLK     net (fanout=2)        0.553   lut9684_513
    -------------------------------------------------  ---------------------------
    Total                                      2.678ns (0.906ns logic, 1.772ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_A_13_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_A_13_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_13_LDC (SLICE_X43Y39.SR), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.220ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_13_C_13 (FF)
  Destination:          s_has_grain_A_13_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.220ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9684_513 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_13_C_13 to s_has_grain_A_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y40.AQ      Tcko                  0.198   s_has_grain_A_13_C_13
                                                       s_has_grain_A_13_C_13
    SLICE_X42Y41.B6      net (fanout=1)        0.113   s_has_grain_A_13_C_13
    SLICE_X42Y41.B       Tilo                  0.156   s_has_grain_B_27_C_27
                                                       lut15261_1984
    SLICE_X42Y40.B3      net (fanout=3)        0.271   lut15261_1984
    SLICE_X42Y40.B       Tilo                  0.156   s_has_grain_A_13_P_13
                                                       lut9682_511
    SLICE_X43Y39.SR      net (fanout=2)        0.171   ][37752_512
    SLICE_X43Y39.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_13_LDC
                                                       s_has_grain_A_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.220ns (0.665ns logic, 0.555ns route)
                                                       (54.5% logic, 45.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.409ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_13_P_13 (FF)
  Destination:          s_has_grain_A_13_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.409ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9684_513 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_13_P_13 to s_has_grain_A_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y40.AQ      Tcko                  0.234   s_has_grain_A_13_P_13
                                                       s_has_grain_A_13_P_13
    SLICE_X42Y41.B3      net (fanout=1)        0.266   s_has_grain_A_13_P_13
    SLICE_X42Y41.B       Tilo                  0.156   s_has_grain_B_27_C_27
                                                       lut15261_1984
    SLICE_X42Y40.B3      net (fanout=3)        0.271   lut15261_1984
    SLICE_X42Y40.B       Tilo                  0.156   s_has_grain_A_13_P_13
                                                       lut9682_511
    SLICE_X43Y39.SR      net (fanout=2)        0.171   ][37752_512
    SLICE_X43Y39.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_13_LDC
                                                       s_has_grain_A_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.409ns (0.701ns logic, 0.708ns route)
                                                       (49.8% logic, 50.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.522ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_13_LDC (LATCH)
  Destination:          s_has_grain_A_13_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.522ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut9684_513 falling
  Destination Clock:    lut9684_513 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_13_LDC to s_has_grain_A_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y39.AQ      Tcklo                 0.235   s_has_grain_A_13_LDC
                                                       s_has_grain_A_13_LDC
    SLICE_X42Y41.B2      net (fanout=1)        0.378   s_has_grain_A_13_LDC
    SLICE_X42Y41.B       Tilo                  0.156   s_has_grain_B_27_C_27
                                                       lut15261_1984
    SLICE_X42Y40.B3      net (fanout=3)        0.271   lut15261_1984
    SLICE_X42Y40.B       Tilo                  0.156   s_has_grain_A_13_P_13
                                                       lut9682_511
    SLICE_X43Y39.SR      net (fanout=2)        0.171   ][37752_512
    SLICE_X43Y39.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_13_LDC
                                                       s_has_grain_A_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.522ns (0.702ns logic, 0.820ns route)
                                                       (46.1% logic, 53.9% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_13_LDC (SLICE_X43Y39.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.255ns (data path)
  Source:               s_has_grain_A_13_C_13 (FF)
  Destination:          s_has_grain_A_13_LDC (LATCH)
  Data Path Delay:      1.255ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_13_C_13 to s_has_grain_A_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y40.AQ      Tcko                  0.198   s_has_grain_A_13_C_13
                                                       s_has_grain_A_13_C_13
    SLICE_X42Y41.B6      net (fanout=1)        0.113   s_has_grain_A_13_C_13
    SLICE_X42Y41.B       Tilo                  0.156   s_has_grain_B_27_C_27
                                                       lut15261_1984
    SLICE_X42Y40.B3      net (fanout=3)        0.271   lut15261_1984
    SLICE_X42Y40.BMUX    Tilo                  0.191   s_has_grain_A_13_P_13
                                                       lut9684_513
    SLICE_X43Y39.CLK     net (fanout=2)        0.326   lut9684_513
    -------------------------------------------------  ---------------------------
    Total                                      1.255ns (0.545ns logic, 0.710ns route)
                                                       (43.4% logic, 56.6% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_13_LDC (SLICE_X43Y39.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.444ns (data path)
  Source:               s_has_grain_A_13_P_13 (FF)
  Destination:          s_has_grain_A_13_LDC (LATCH)
  Data Path Delay:      1.444ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_13_P_13 to s_has_grain_A_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y40.AQ      Tcko                  0.234   s_has_grain_A_13_P_13
                                                       s_has_grain_A_13_P_13
    SLICE_X42Y41.B3      net (fanout=1)        0.266   s_has_grain_A_13_P_13
    SLICE_X42Y41.B       Tilo                  0.156   s_has_grain_B_27_C_27
                                                       lut15261_1984
    SLICE_X42Y40.B3      net (fanout=3)        0.271   lut15261_1984
    SLICE_X42Y40.BMUX    Tilo                  0.191   s_has_grain_A_13_P_13
                                                       lut9684_513
    SLICE_X43Y39.CLK     net (fanout=2)        0.326   lut9684_513
    -------------------------------------------------  ---------------------------
    Total                                      1.444ns (0.581ns logic, 0.863ns route)
                                                       (40.2% logic, 59.8% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_13_LDC (SLICE_X43Y39.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.557ns (data path)
  Source:               s_has_grain_A_13_LDC (LATCH)
  Destination:          s_has_grain_A_13_LDC (LATCH)
  Data Path Delay:      1.557ns (Levels of Logic = 2)
  Source Clock:         lut9684_513 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_A_13_LDC to s_has_grain_A_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y39.AQ      Tcklo                 0.235   s_has_grain_A_13_LDC
                                                       s_has_grain_A_13_LDC
    SLICE_X42Y41.B2      net (fanout=1)        0.378   s_has_grain_A_13_LDC
    SLICE_X42Y41.B       Tilo                  0.156   s_has_grain_B_27_C_27
                                                       lut15261_1984
    SLICE_X42Y40.B3      net (fanout=3)        0.271   lut15261_1984
    SLICE_X42Y40.BMUX    Tilo                  0.191   s_has_grain_A_13_P_13
                                                       lut9684_513
    SLICE_X43Y39.CLK     net (fanout=2)        0.326   lut9684_513
    -------------------------------------------------  ---------------------------
    Total                                      1.557ns (0.582ns logic, 0.975ns route)
                                                       (37.4% logic, 62.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_A_15_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_A_15_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.215ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_15_LDC (SLICE_X44Y43.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  14.561ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_15_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.215ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X43Y43.B3      net (fanout=83)       2.015   canincfifoline
    SLICE_X43Y43.BMUX    Tilo                  0.313   s_has_grain_A_15_C_15
                                                       lut9688_516
    SLICE_X44Y43.CLK     net (fanout=2)        0.496   lut9688_516
    -------------------------------------------------  ---------------------------
    Total                                      3.215ns (0.704ns logic, 2.511ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.768ns (requirement - data path)
  Source:               s_has_grain_A_15_P_15 (FF)
  Destination:          s_has_grain_A_15_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.008ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_A_15_P_15 to s_has_grain_A_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y43.AQ      Tcko                  0.447   s_has_grain_A_15_P_15
                                                       s_has_grain_A_15_P_15
    SLICE_X43Y43.A1      net (fanout=1)        0.991   s_has_grain_A_15_P_15
    SLICE_X43Y43.A       Tilo                  0.259   s_has_grain_A_15_C_15
                                                       lut15241_1980
    SLICE_X43Y43.B4      net (fanout=3)        0.502   lut15241_1980
    SLICE_X43Y43.BMUX    Tilo                  0.313   s_has_grain_A_15_C_15
                                                       lut9688_516
    SLICE_X44Y43.CLK     net (fanout=2)        0.496   lut9688_516
    -------------------------------------------------  ---------------------------
    Total                                      3.008ns (1.019ns logic, 1.989ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.407ns (requirement - data path)
  Source:               s_has_grain_A_15_LDC (LATCH)
  Destination:          s_has_grain_A_15_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.369ns (Levels of Logic = 2)
  Source Clock:         lut9688_516 falling

  Maximum Data Path at Slow Process Corner: s_has_grain_A_15_LDC to s_has_grain_A_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y43.AQ      Tcklo                 0.426   s_has_grain_A_15_LDC
                                                       s_has_grain_A_15_LDC
    SLICE_X43Y43.A5      net (fanout=1)        0.373   s_has_grain_A_15_LDC
    SLICE_X43Y43.A       Tilo                  0.259   s_has_grain_A_15_C_15
                                                       lut15241_1980
    SLICE_X43Y43.B4      net (fanout=3)        0.502   lut15241_1980
    SLICE_X43Y43.BMUX    Tilo                  0.313   s_has_grain_A_15_C_15
                                                       lut9688_516
    SLICE_X44Y43.CLK     net (fanout=2)        0.496   lut9688_516
    -------------------------------------------------  ---------------------------
    Total                                      2.369ns (0.998ns logic, 1.371ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_15_LDC (SLICE_X44Y43.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    14.570ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_15_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.206ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9688_516 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X43Y43.B3      net (fanout=83)       2.015   canincfifoline
    SLICE_X43Y43.B       Tilo                  0.259   s_has_grain_A_15_C_15
                                                       lut9686_514
    SLICE_X44Y43.SR      net (fanout=2)        0.311   ][37754_515
    SLICE_X44Y43.CLK     Trck                  0.230   s_has_grain_A_15_LDC
                                                       s_has_grain_A_15_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.206ns (0.880ns logic, 2.326ns route)
                                                       (27.4% logic, 72.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    14.777ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_has_grain_A_15_P_15 (FF)
  Destination:          s_has_grain_A_15_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.999ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9688_516 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_A_15_P_15 to s_has_grain_A_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y43.AQ      Tcko                  0.447   s_has_grain_A_15_P_15
                                                       s_has_grain_A_15_P_15
    SLICE_X43Y43.A1      net (fanout=1)        0.991   s_has_grain_A_15_P_15
    SLICE_X43Y43.A       Tilo                  0.259   s_has_grain_A_15_C_15
                                                       lut15241_1980
    SLICE_X43Y43.B4      net (fanout=3)        0.502   lut15241_1980
    SLICE_X43Y43.B       Tilo                  0.259   s_has_grain_A_15_C_15
                                                       lut9686_514
    SLICE_X44Y43.SR      net (fanout=2)        0.311   ][37754_515
    SLICE_X44Y43.CLK     Trck                  0.230   s_has_grain_A_15_LDC
                                                       s_has_grain_A_15_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.999ns (1.195ns logic, 1.804ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    15.416ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_has_grain_A_15_LDC (LATCH)
  Destination:          s_has_grain_A_15_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.360ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         lut9688_516 falling
  Destination Clock:    lut9688_516 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_A_15_LDC to s_has_grain_A_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y43.AQ      Tcklo                 0.426   s_has_grain_A_15_LDC
                                                       s_has_grain_A_15_LDC
    SLICE_X43Y43.A5      net (fanout=1)        0.373   s_has_grain_A_15_LDC
    SLICE_X43Y43.A       Tilo                  0.259   s_has_grain_A_15_C_15
                                                       lut15241_1980
    SLICE_X43Y43.B4      net (fanout=3)        0.502   lut15241_1980
    SLICE_X43Y43.B       Tilo                  0.259   s_has_grain_A_15_C_15
                                                       lut9686_514
    SLICE_X44Y43.SR      net (fanout=2)        0.311   ][37754_515
    SLICE_X44Y43.CLK     Trck                  0.230   s_has_grain_A_15_LDC
                                                       s_has_grain_A_15_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.360ns (1.174ns logic, 1.186ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_A_15_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_A_15_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_15_LDC (SLICE_X44Y43.SR), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.993ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_15_C_15 (FF)
  Destination:          s_has_grain_A_15_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.993ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9688_516 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_15_C_15 to s_has_grain_A_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y43.AQ      Tcko                  0.198   s_has_grain_A_15_C_15
                                                       s_has_grain_A_15_C_15
    SLICE_X43Y43.A6      net (fanout=1)        0.017   s_has_grain_A_15_C_15
    SLICE_X43Y43.A       Tilo                  0.156   s_has_grain_A_15_C_15
                                                       lut15241_1980
    SLICE_X43Y43.B4      net (fanout=3)        0.235   lut15241_1980
    SLICE_X43Y43.B       Tilo                  0.156   s_has_grain_A_15_C_15
                                                       lut9686_514
    SLICE_X44Y43.SR      net (fanout=2)        0.124   ][37754_515
    SLICE_X44Y43.CLK     Tremck      (-Th)    -0.107   s_has_grain_A_15_LDC
                                                       s_has_grain_A_15_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.993ns (0.617ns logic, 0.376ns route)
                                                       (62.1% logic, 37.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.193ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_15_LDC (LATCH)
  Destination:          s_has_grain_A_15_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.193ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut9688_516 falling
  Destination Clock:    lut9688_516 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_15_LDC to s_has_grain_A_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y43.AQ      Tcklo                 0.237   s_has_grain_A_15_LDC
                                                       s_has_grain_A_15_LDC
    SLICE_X43Y43.A5      net (fanout=1)        0.178   s_has_grain_A_15_LDC
    SLICE_X43Y43.A       Tilo                  0.156   s_has_grain_A_15_C_15
                                                       lut15241_1980
    SLICE_X43Y43.B4      net (fanout=3)        0.235   lut15241_1980
    SLICE_X43Y43.B       Tilo                  0.156   s_has_grain_A_15_C_15
                                                       lut9686_514
    SLICE_X44Y43.SR      net (fanout=2)        0.124   ][37754_515
    SLICE_X44Y43.CLK     Tremck      (-Th)    -0.107   s_has_grain_A_15_LDC
                                                       s_has_grain_A_15_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.193ns (0.656ns logic, 0.537ns route)
                                                       (55.0% logic, 45.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.245ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_A_15_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.245ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut9688_516 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_A_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.198   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X43Y43.B5      net (fanout=957)      0.660   i_MAIN_RESET/s_external_reset_1
    SLICE_X43Y43.B       Tilo                  0.156   s_has_grain_A_15_C_15
                                                       lut9686_514
    SLICE_X44Y43.SR      net (fanout=2)        0.124   ][37754_515
    SLICE_X44Y43.CLK     Tremck      (-Th)    -0.107   s_has_grain_A_15_LDC
                                                       s_has_grain_A_15_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.245ns (0.461ns logic, 0.784ns route)
                                                       (37.0% logic, 63.0% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_15_LDC (SLICE_X44Y43.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.083ns (data path)
  Source:               s_has_grain_A_15_C_15 (FF)
  Destination:          s_has_grain_A_15_LDC (LATCH)
  Data Path Delay:      1.083ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_15_C_15 to s_has_grain_A_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y43.AQ      Tcko                  0.198   s_has_grain_A_15_C_15
                                                       s_has_grain_A_15_C_15
    SLICE_X43Y43.A6      net (fanout=1)        0.017   s_has_grain_A_15_C_15
    SLICE_X43Y43.A       Tilo                  0.156   s_has_grain_A_15_C_15
                                                       lut15241_1980
    SLICE_X43Y43.B4      net (fanout=3)        0.235   lut15241_1980
    SLICE_X43Y43.BMUX    Tilo                  0.203   s_has_grain_A_15_C_15
                                                       lut9688_516
    SLICE_X44Y43.CLK     net (fanout=2)        0.274   lut9688_516
    -------------------------------------------------  ---------------------------
    Total                                      1.083ns (0.557ns logic, 0.526ns route)
                                                       (51.4% logic, 48.6% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_15_LDC (SLICE_X44Y43.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.283ns (data path)
  Source:               s_has_grain_A_15_LDC (LATCH)
  Destination:          s_has_grain_A_15_LDC (LATCH)
  Data Path Delay:      1.283ns (Levels of Logic = 2)
  Source Clock:         lut9688_516 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_A_15_LDC to s_has_grain_A_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y43.AQ      Tcklo                 0.237   s_has_grain_A_15_LDC
                                                       s_has_grain_A_15_LDC
    SLICE_X43Y43.A5      net (fanout=1)        0.178   s_has_grain_A_15_LDC
    SLICE_X43Y43.A       Tilo                  0.156   s_has_grain_A_15_C_15
                                                       lut15241_1980
    SLICE_X43Y43.B4      net (fanout=3)        0.235   lut15241_1980
    SLICE_X43Y43.BMUX    Tilo                  0.203   s_has_grain_A_15_C_15
                                                       lut9688_516
    SLICE_X44Y43.CLK     net (fanout=2)        0.274   lut9688_516
    -------------------------------------------------  ---------------------------
    Total                                      1.283ns (0.596ns logic, 0.687ns route)
                                                       (46.5% logic, 53.5% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_15_LDC (SLICE_X44Y43.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.335ns (data path)
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_A_15_LDC (LATCH)
  Data Path Delay:      1.335ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Minimum Data Path at Fast Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_A_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.198   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X43Y43.B5      net (fanout=957)      0.660   i_MAIN_RESET/s_external_reset_1
    SLICE_X43Y43.BMUX    Tilo                  0.203   s_has_grain_A_15_C_15
                                                       lut9688_516
    SLICE_X44Y43.CLK     net (fanout=2)        0.274   lut9688_516
    -------------------------------------------------  ---------------------------
    Total                                      1.335ns (0.401ns logic, 0.934ns route)
                                                       (30.0% logic, 70.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_A_14_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_A_14_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.296ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_14_LDC (SLICE_X40Y42.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    14.480ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_14_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.296ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9692_519 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X40Y41.B3      net (fanout=83)       1.949   canincfifoline
    SLICE_X40Y41.B       Tilo                  0.205   s_has_grain_A_14_P_14
                                                       lut9690_517
    SLICE_X40Y42.SR      net (fanout=2)        0.521   ][37756_518
    SLICE_X40Y42.CLK     Trck                  0.230   s_has_grain_A_14_LDC
                                                       s_has_grain_A_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.296ns (0.826ns logic, 2.470ns route)
                                                       (25.1% logic, 74.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    14.819ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_A_14_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.957ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut9692_519 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_A_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X40Y41.B4      net (fanout=957)      1.610   i_MAIN_RESET/s_external_reset_1
    SLICE_X40Y41.B       Tilo                  0.205   s_has_grain_A_14_P_14
                                                       lut9690_517
    SLICE_X40Y42.SR      net (fanout=2)        0.521   ][37756_518
    SLICE_X40Y42.CLK     Trck                  0.230   s_has_grain_A_14_LDC
                                                       s_has_grain_A_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.957ns (0.826ns logic, 2.131ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    15.107ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_has_grain_A_14_LDC (LATCH)
  Destination:          s_has_grain_A_14_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.669ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         lut9692_519 falling
  Destination Clock:    lut9692_519 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_A_14_LDC to s_has_grain_A_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y42.AQ      Tcklo                 0.426   s_has_grain_A_14_LDC
                                                       s_has_grain_A_14_LDC
    SLICE_X40Y41.A1      net (fanout=1)        0.612   s_has_grain_A_14_LDC
    SLICE_X40Y41.A       Tilo                  0.205   s_has_grain_A_14_P_14
                                                       lut15251_1982
    SLICE_X40Y41.B5      net (fanout=3)        0.470   lut15251_1982
    SLICE_X40Y41.B       Tilo                  0.205   s_has_grain_A_14_P_14
                                                       lut9690_517
    SLICE_X40Y42.SR      net (fanout=2)        0.521   ][37756_518
    SLICE_X40Y42.CLK     Trck                  0.230   s_has_grain_A_14_LDC
                                                       s_has_grain_A_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.669ns (1.066ns logic, 1.603ns route)
                                                       (39.9% logic, 60.1% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_14_LDC (SLICE_X40Y42.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  14.522ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_14_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.254ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X40Y41.B3      net (fanout=83)       1.949   canincfifoline
    SLICE_X40Y41.BMUX    Tilo                  0.251   s_has_grain_A_14_P_14
                                                       lut9692_519
    SLICE_X40Y42.CLK     net (fanout=2)        0.663   lut9692_519
    -------------------------------------------------  ---------------------------
    Total                                      3.254ns (0.642ns logic, 2.612ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.861ns (requirement - data path)
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_A_14_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.915ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_A_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X40Y41.B4      net (fanout=957)      1.610   i_MAIN_RESET/s_external_reset_1
    SLICE_X40Y41.BMUX    Tilo                  0.251   s_has_grain_A_14_P_14
                                                       lut9692_519
    SLICE_X40Y42.CLK     net (fanout=2)        0.663   lut9692_519
    -------------------------------------------------  ---------------------------
    Total                                      2.915ns (0.642ns logic, 2.273ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.149ns (requirement - data path)
  Source:               s_has_grain_A_14_LDC (LATCH)
  Destination:          s_has_grain_A_14_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.627ns (Levels of Logic = 2)
  Source Clock:         lut9692_519 falling

  Maximum Data Path at Slow Process Corner: s_has_grain_A_14_LDC to s_has_grain_A_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y42.AQ      Tcklo                 0.426   s_has_grain_A_14_LDC
                                                       s_has_grain_A_14_LDC
    SLICE_X40Y41.A1      net (fanout=1)        0.612   s_has_grain_A_14_LDC
    SLICE_X40Y41.A       Tilo                  0.205   s_has_grain_A_14_P_14
                                                       lut15251_1982
    SLICE_X40Y41.B5      net (fanout=3)        0.470   lut15251_1982
    SLICE_X40Y41.BMUX    Tilo                  0.251   s_has_grain_A_14_P_14
                                                       lut9692_519
    SLICE_X40Y42.CLK     net (fanout=2)        0.663   lut9692_519
    -------------------------------------------------  ---------------------------
    Total                                      2.627ns (0.882ns logic, 1.745ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_A_14_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_A_14_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_14_LDC (SLICE_X40Y42.SR), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.137ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_14_P_14 (FF)
  Destination:          s_has_grain_A_14_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.137ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9692_519 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_14_P_14 to s_has_grain_A_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y41.AQ      Tcko                  0.200   s_has_grain_A_14_P_14
                                                       s_has_grain_A_14_P_14
    SLICE_X40Y41.A6      net (fanout=1)        0.017   s_has_grain_A_14_P_14
    SLICE_X40Y41.A       Tilo                  0.142   s_has_grain_A_14_P_14
                                                       lut15251_1982
    SLICE_X40Y41.B5      net (fanout=3)        0.271   lut15251_1982
    SLICE_X40Y41.B       Tilo                  0.142   s_has_grain_A_14_P_14
                                                       lut9690_517
    SLICE_X40Y42.SR      net (fanout=2)        0.258   ][37756_518
    SLICE_X40Y42.CLK     Tremck      (-Th)    -0.107   s_has_grain_A_14_LDC
                                                       s_has_grain_A_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.137ns (0.591ns logic, 0.546ns route)
                                                       (52.0% logic, 48.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.486ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_14_C_14 (FF)
  Destination:          s_has_grain_A_14_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.486ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9692_519 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_14_C_14 to s_has_grain_A_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y41.AQ      Tcko                  0.198   s_has_grain_A_14_C_14
                                                       s_has_grain_A_14_C_14
    SLICE_X40Y41.A2      net (fanout=1)        0.368   s_has_grain_A_14_C_14
    SLICE_X40Y41.A       Tilo                  0.142   s_has_grain_A_14_P_14
                                                       lut15251_1982
    SLICE_X40Y41.B5      net (fanout=3)        0.271   lut15251_1982
    SLICE_X40Y41.B       Tilo                  0.142   s_has_grain_A_14_P_14
                                                       lut9690_517
    SLICE_X40Y42.SR      net (fanout=2)        0.258   ][37756_518
    SLICE_X40Y42.CLK     Tremck      (-Th)    -0.107   s_has_grain_A_14_LDC
                                                       s_has_grain_A_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.486ns (0.589ns logic, 0.897ns route)
                                                       (39.6% logic, 60.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.503ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_14_LDC (LATCH)
  Destination:          s_has_grain_A_14_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.503ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut9692_519 falling
  Destination Clock:    lut9692_519 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_14_LDC to s_has_grain_A_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y42.AQ      Tcklo                 0.237   s_has_grain_A_14_LDC
                                                       s_has_grain_A_14_LDC
    SLICE_X40Y41.A1      net (fanout=1)        0.346   s_has_grain_A_14_LDC
    SLICE_X40Y41.A       Tilo                  0.142   s_has_grain_A_14_P_14
                                                       lut15251_1982
    SLICE_X40Y41.B5      net (fanout=3)        0.271   lut15251_1982
    SLICE_X40Y41.B       Tilo                  0.142   s_has_grain_A_14_P_14
                                                       lut9690_517
    SLICE_X40Y42.SR      net (fanout=2)        0.258   ][37756_518
    SLICE_X40Y42.CLK     Tremck      (-Th)    -0.107   s_has_grain_A_14_LDC
                                                       s_has_grain_A_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.503ns (0.628ns logic, 0.875ns route)
                                                       (41.8% logic, 58.2% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_14_LDC (SLICE_X40Y42.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.211ns (data path)
  Source:               s_has_grain_A_14_P_14 (FF)
  Destination:          s_has_grain_A_14_LDC (LATCH)
  Data Path Delay:      1.211ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_14_P_14 to s_has_grain_A_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y41.AQ      Tcko                  0.200   s_has_grain_A_14_P_14
                                                       s_has_grain_A_14_P_14
    SLICE_X40Y41.A6      net (fanout=1)        0.017   s_has_grain_A_14_P_14
    SLICE_X40Y41.A       Tilo                  0.142   s_has_grain_A_14_P_14
                                                       lut15251_1982
    SLICE_X40Y41.B5      net (fanout=3)        0.271   lut15251_1982
    SLICE_X40Y41.BMUX    Tilo                  0.183   s_has_grain_A_14_P_14
                                                       lut9692_519
    SLICE_X40Y42.CLK     net (fanout=2)        0.398   lut9692_519
    -------------------------------------------------  ---------------------------
    Total                                      1.211ns (0.525ns logic, 0.686ns route)
                                                       (43.4% logic, 56.6% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_14_LDC (SLICE_X40Y42.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.560ns (data path)
  Source:               s_has_grain_A_14_C_14 (FF)
  Destination:          s_has_grain_A_14_LDC (LATCH)
  Data Path Delay:      1.560ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_14_C_14 to s_has_grain_A_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y41.AQ      Tcko                  0.198   s_has_grain_A_14_C_14
                                                       s_has_grain_A_14_C_14
    SLICE_X40Y41.A2      net (fanout=1)        0.368   s_has_grain_A_14_C_14
    SLICE_X40Y41.A       Tilo                  0.142   s_has_grain_A_14_P_14
                                                       lut15251_1982
    SLICE_X40Y41.B5      net (fanout=3)        0.271   lut15251_1982
    SLICE_X40Y41.BMUX    Tilo                  0.183   s_has_grain_A_14_P_14
                                                       lut9692_519
    SLICE_X40Y42.CLK     net (fanout=2)        0.398   lut9692_519
    -------------------------------------------------  ---------------------------
    Total                                      1.560ns (0.523ns logic, 1.037ns route)
                                                       (33.5% logic, 66.5% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_14_LDC (SLICE_X40Y42.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.577ns (data path)
  Source:               s_has_grain_A_14_LDC (LATCH)
  Destination:          s_has_grain_A_14_LDC (LATCH)
  Data Path Delay:      1.577ns (Levels of Logic = 2)
  Source Clock:         lut9692_519 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_A_14_LDC to s_has_grain_A_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y42.AQ      Tcklo                 0.237   s_has_grain_A_14_LDC
                                                       s_has_grain_A_14_LDC
    SLICE_X40Y41.A1      net (fanout=1)        0.346   s_has_grain_A_14_LDC
    SLICE_X40Y41.A       Tilo                  0.142   s_has_grain_A_14_P_14
                                                       lut15251_1982
    SLICE_X40Y41.B5      net (fanout=3)        0.271   lut15251_1982
    SLICE_X40Y41.BMUX    Tilo                  0.183   s_has_grain_A_14_P_14
                                                       lut9692_519
    SLICE_X40Y42.CLK     net (fanout=2)        0.398   lut9692_519
    -------------------------------------------------  ---------------------------
    Total                                      1.577ns (0.562ns logic, 1.015ns route)
                                                       (35.6% logic, 64.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_A_12_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_A_12_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.264ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_12_LDC (SLICE_X44Y38.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    14.512ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_has_grain_A_12_LDC (LATCH)
  Destination:          s_has_grain_A_12_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.264ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         lut9696_522 falling
  Destination Clock:    lut9696_522 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_A_12_LDC to s_has_grain_A_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y38.AQ      Tcklo                 0.426   s_has_grain_A_12_LDC
                                                       s_has_grain_A_12_LDC
    SLICE_X45Y38.A5      net (fanout=1)        0.787   s_has_grain_A_12_LDC
    SLICE_X45Y38.A       Tilo                  0.259   s_has_grain_A_12_C_12
                                                       lut15271_1986
    SLICE_X45Y38.B3      net (fanout=3)        0.841   lut15271_1986
    SLICE_X45Y38.B       Tilo                  0.259   s_has_grain_A_12_C_12
                                                       lut9694_520
    SLICE_X44Y38.SR      net (fanout=2)        0.462   ][37758_521
    SLICE_X44Y38.CLK     Trck                  0.230   s_has_grain_A_12_LDC
                                                       s_has_grain_A_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.264ns (1.174ns logic, 2.090ns route)
                                                       (36.0% logic, 64.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    14.615ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_12_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.161ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9696_522 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X45Y38.B4      net (fanout=83)       1.819   canincfifoline
    SLICE_X45Y38.B       Tilo                  0.259   s_has_grain_A_12_C_12
                                                       lut9694_520
    SLICE_X44Y38.SR      net (fanout=2)        0.462   ][37758_521
    SLICE_X44Y38.CLK     Trck                  0.230   s_has_grain_A_12_LDC
                                                       s_has_grain_A_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.161ns (0.880ns logic, 2.281ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    14.755ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_A_12_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.021ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut9696_522 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_A_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X45Y38.B5      net (fanout=957)      1.679   i_MAIN_RESET/s_external_reset_1
    SLICE_X45Y38.B       Tilo                  0.259   s_has_grain_A_12_C_12
                                                       lut9694_520
    SLICE_X44Y38.SR      net (fanout=2)        0.462   ][37758_521
    SLICE_X44Y38.CLK     Trck                  0.230   s_has_grain_A_12_LDC
                                                       s_has_grain_A_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.021ns (0.880ns logic, 2.141ns route)
                                                       (29.1% logic, 70.9% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_12_LDC (SLICE_X44Y38.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  14.673ns (requirement - data path)
  Source:               s_has_grain_A_12_LDC (LATCH)
  Destination:          s_has_grain_A_12_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.103ns (Levels of Logic = 2)
  Source Clock:         lut9696_522 falling

  Maximum Data Path at Slow Process Corner: s_has_grain_A_12_LDC to s_has_grain_A_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y38.AQ      Tcklo                 0.426   s_has_grain_A_12_LDC
                                                       s_has_grain_A_12_LDC
    SLICE_X45Y38.A5      net (fanout=1)        0.787   s_has_grain_A_12_LDC
    SLICE_X45Y38.A       Tilo                  0.259   s_has_grain_A_12_C_12
                                                       lut15271_1986
    SLICE_X45Y38.B3      net (fanout=3)        0.841   lut15271_1986
    SLICE_X45Y38.BMUX    Tilo                  0.313   s_has_grain_A_12_C_12
                                                       lut9696_522
    SLICE_X44Y38.CLK     net (fanout=2)        0.477   lut9696_522
    -------------------------------------------------  ---------------------------
    Total                                      3.103ns (0.998ns logic, 2.105ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.776ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_12_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.000ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X45Y38.B4      net (fanout=83)       1.819   canincfifoline
    SLICE_X45Y38.BMUX    Tilo                  0.313   s_has_grain_A_12_C_12
                                                       lut9696_522
    SLICE_X44Y38.CLK     net (fanout=2)        0.477   lut9696_522
    -------------------------------------------------  ---------------------------
    Total                                      3.000ns (0.704ns logic, 2.296ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.916ns (requirement - data path)
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_A_12_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.860ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_A_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X45Y38.B5      net (fanout=957)      1.679   i_MAIN_RESET/s_external_reset_1
    SLICE_X45Y38.BMUX    Tilo                  0.313   s_has_grain_A_12_C_12
                                                       lut9696_522
    SLICE_X44Y38.CLK     net (fanout=2)        0.477   lut9696_522
    -------------------------------------------------  ---------------------------
    Total                                      2.860ns (0.704ns logic, 2.156ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_A_12_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_A_12_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_12_LDC (SLICE_X44Y38.SR), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.355ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_12_C_12 (FF)
  Destination:          s_has_grain_A_12_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.355ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9696_522 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_12_C_12 to s_has_grain_A_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y38.AQ      Tcko                  0.198   s_has_grain_A_12_C_12
                                                       s_has_grain_A_12_C_12
    SLICE_X45Y38.A6      net (fanout=1)        0.017   s_has_grain_A_12_C_12
    SLICE_X45Y38.A       Tilo                  0.156   s_has_grain_A_12_C_12
                                                       lut15271_1986
    SLICE_X45Y38.B3      net (fanout=3)        0.468   lut15271_1986
    SLICE_X45Y38.B       Tilo                  0.156   s_has_grain_A_12_C_12
                                                       lut9694_520
    SLICE_X44Y38.SR      net (fanout=2)        0.253   ][37758_521
    SLICE_X44Y38.CLK     Tremck      (-Th)    -0.107   s_has_grain_A_12_LDC
                                                       s_has_grain_A_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.355ns (0.617ns logic, 0.738ns route)
                                                       (45.5% logic, 54.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.599ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_12_P_12 (FF)
  Destination:          s_has_grain_A_12_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.599ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9696_522 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_12_P_12 to s_has_grain_A_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y38.AQ      Tcko                  0.198   s_has_grain_A_12_P_12
                                                       s_has_grain_A_12_P_12
    SLICE_X45Y38.A3      net (fanout=1)        0.261   s_has_grain_A_12_P_12
    SLICE_X45Y38.A       Tilo                  0.156   s_has_grain_A_12_C_12
                                                       lut15271_1986
    SLICE_X45Y38.B3      net (fanout=3)        0.468   lut15271_1986
    SLICE_X45Y38.B       Tilo                  0.156   s_has_grain_A_12_C_12
                                                       lut9694_520
    SLICE_X44Y38.SR      net (fanout=2)        0.253   ][37758_521
    SLICE_X44Y38.CLK     Tremck      (-Th)    -0.107   s_has_grain_A_12_LDC
                                                       s_has_grain_A_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.599ns (0.617ns logic, 0.982ns route)
                                                       (38.6% logic, 61.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.738ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_A_12_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.738ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut9696_522 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_A_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.198   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X45Y38.B5      net (fanout=957)      1.024   i_MAIN_RESET/s_external_reset_1
    SLICE_X45Y38.B       Tilo                  0.156   s_has_grain_A_12_C_12
                                                       lut9694_520
    SLICE_X44Y38.SR      net (fanout=2)        0.253   ][37758_521
    SLICE_X44Y38.CLK     Tremck      (-Th)    -0.107   s_has_grain_A_12_LDC
                                                       s_has_grain_A_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.738ns (0.461ns logic, 1.277ns route)
                                                       (26.5% logic, 73.5% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_12_LDC (SLICE_X44Y38.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.338ns (data path)
  Source:               s_has_grain_A_12_C_12 (FF)
  Destination:          s_has_grain_A_12_LDC (LATCH)
  Data Path Delay:      1.338ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_12_C_12 to s_has_grain_A_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y38.AQ      Tcko                  0.198   s_has_grain_A_12_C_12
                                                       s_has_grain_A_12_C_12
    SLICE_X45Y38.A6      net (fanout=1)        0.017   s_has_grain_A_12_C_12
    SLICE_X45Y38.A       Tilo                  0.156   s_has_grain_A_12_C_12
                                                       lut15271_1986
    SLICE_X45Y38.B3      net (fanout=3)        0.468   lut15271_1986
    SLICE_X45Y38.BMUX    Tilo                  0.203   s_has_grain_A_12_C_12
                                                       lut9696_522
    SLICE_X44Y38.CLK     net (fanout=2)        0.296   lut9696_522
    -------------------------------------------------  ---------------------------
    Total                                      1.338ns (0.557ns logic, 0.781ns route)
                                                       (41.6% logic, 58.4% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_12_LDC (SLICE_X44Y38.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.582ns (data path)
  Source:               s_has_grain_A_12_P_12 (FF)
  Destination:          s_has_grain_A_12_LDC (LATCH)
  Data Path Delay:      1.582ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_12_P_12 to s_has_grain_A_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y38.AQ      Tcko                  0.198   s_has_grain_A_12_P_12
                                                       s_has_grain_A_12_P_12
    SLICE_X45Y38.A3      net (fanout=1)        0.261   s_has_grain_A_12_P_12
    SLICE_X45Y38.A       Tilo                  0.156   s_has_grain_A_12_C_12
                                                       lut15271_1986
    SLICE_X45Y38.B3      net (fanout=3)        0.468   lut15271_1986
    SLICE_X45Y38.BMUX    Tilo                  0.203   s_has_grain_A_12_C_12
                                                       lut9696_522
    SLICE_X44Y38.CLK     net (fanout=2)        0.296   lut9696_522
    -------------------------------------------------  ---------------------------
    Total                                      1.582ns (0.557ns logic, 1.025ns route)
                                                       (35.2% logic, 64.8% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_12_LDC (SLICE_X44Y38.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.721ns (data path)
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_A_12_LDC (LATCH)
  Data Path Delay:      1.721ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Minimum Data Path at Fast Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_A_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.198   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X45Y38.B5      net (fanout=957)      1.024   i_MAIN_RESET/s_external_reset_1
    SLICE_X45Y38.BMUX    Tilo                  0.203   s_has_grain_A_12_C_12
                                                       lut9696_522
    SLICE_X44Y38.CLK     net (fanout=2)        0.296   lut9696_522
    -------------------------------------------------  ---------------------------
    Total                                      1.721ns (0.401ns logic, 1.320ns route)
                                                       (23.3% logic, 76.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_A_11_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_A_11_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.213ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_11_LDC (SLICE_X38Y38.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    14.563ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_A_11_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.213ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut9700_525 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_A_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X40Y37.B5      net (fanout=957)      1.931   i_MAIN_RESET/s_external_reset_1
    SLICE_X40Y37.B       Tilo                  0.205   s_has_grain_A_11_P_11
                                                       lut9698_523
    SLICE_X38Y38.SR      net (fanout=2)        0.471   ][37760_524
    SLICE_X38Y38.CLK     Trck                  0.215   s_has_grain_A_11_LDC
                                                       s_has_grain_A_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.213ns (0.811ns logic, 2.402ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    14.929ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_11_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.847ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9700_525 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X40Y37.B1      net (fanout=83)       1.565   canincfifoline
    SLICE_X40Y37.B       Tilo                  0.205   s_has_grain_A_11_P_11
                                                       lut9698_523
    SLICE_X38Y38.SR      net (fanout=2)        0.471   ][37760_524
    SLICE_X38Y38.CLK     Trck                  0.215   s_has_grain_A_11_LDC
                                                       s_has_grain_A_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.847ns (0.811ns logic, 2.036ns route)
                                                       (28.5% logic, 71.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    15.145ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_has_grain_A_11_LDC (LATCH)
  Destination:          s_has_grain_A_11_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.631ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         lut9700_525 falling
  Destination Clock:    lut9700_525 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_A_11_LDC to s_has_grain_A_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y38.AQ      Tcklo                 0.498   s_has_grain_A_11_LDC
                                                       s_has_grain_A_11_LDC
    SLICE_X40Y37.A3      net (fanout=1)        0.644   s_has_grain_A_11_LDC
    SLICE_X40Y37.A       Tilo                  0.205   s_has_grain_A_11_P_11
                                                       lut15281_1988
    SLICE_X40Y37.B4      net (fanout=3)        0.393   lut15281_1988
    SLICE_X40Y37.B       Tilo                  0.205   s_has_grain_A_11_P_11
                                                       lut9698_523
    SLICE_X38Y38.SR      net (fanout=2)        0.471   ][37760_524
    SLICE_X38Y38.CLK     Trck                  0.215   s_has_grain_A_11_LDC
                                                       s_has_grain_A_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.631ns (1.123ns logic, 1.508ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_11_LDC (SLICE_X38Y38.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  14.657ns (requirement - data path)
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_A_11_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.119ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_A_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X40Y37.B5      net (fanout=957)      1.931   i_MAIN_RESET/s_external_reset_1
    SLICE_X40Y37.BMUX    Tilo                  0.251   s_has_grain_A_11_P_11
                                                       lut9700_525
    SLICE_X38Y38.CLK     net (fanout=2)        0.546   lut9700_525
    -------------------------------------------------  ---------------------------
    Total                                      3.119ns (0.642ns logic, 2.477ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.023ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_11_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.753ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X40Y37.B1      net (fanout=83)       1.565   canincfifoline
    SLICE_X40Y37.BMUX    Tilo                  0.251   s_has_grain_A_11_P_11
                                                       lut9700_525
    SLICE_X38Y38.CLK     net (fanout=2)        0.546   lut9700_525
    -------------------------------------------------  ---------------------------
    Total                                      2.753ns (0.642ns logic, 2.111ns route)
                                                       (23.3% logic, 76.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.239ns (requirement - data path)
  Source:               s_has_grain_A_11_LDC (LATCH)
  Destination:          s_has_grain_A_11_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.537ns (Levels of Logic = 2)
  Source Clock:         lut9700_525 falling

  Maximum Data Path at Slow Process Corner: s_has_grain_A_11_LDC to s_has_grain_A_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y38.AQ      Tcklo                 0.498   s_has_grain_A_11_LDC
                                                       s_has_grain_A_11_LDC
    SLICE_X40Y37.A3      net (fanout=1)        0.644   s_has_grain_A_11_LDC
    SLICE_X40Y37.A       Tilo                  0.205   s_has_grain_A_11_P_11
                                                       lut15281_1988
    SLICE_X40Y37.B4      net (fanout=3)        0.393   lut15281_1988
    SLICE_X40Y37.BMUX    Tilo                  0.251   s_has_grain_A_11_P_11
                                                       lut9700_525
    SLICE_X38Y38.CLK     net (fanout=2)        0.546   lut9700_525
    -------------------------------------------------  ---------------------------
    Total                                      2.537ns (0.954ns logic, 1.583ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_A_11_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_A_11_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_11_LDC (SLICE_X38Y38.SR), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.001ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_11_P_11 (FF)
  Destination:          s_has_grain_A_11_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.001ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9700_525 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_11_P_11 to s_has_grain_A_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y37.AQ      Tcko                  0.200   s_has_grain_A_11_P_11
                                                       s_has_grain_A_11_P_11
    SLICE_X40Y37.A6      net (fanout=1)        0.017   s_has_grain_A_11_P_11
    SLICE_X40Y37.A       Tilo                  0.142   s_has_grain_A_11_P_11
                                                       lut15281_1988
    SLICE_X40Y37.B4      net (fanout=3)        0.195   lut15281_1988
    SLICE_X40Y37.B       Tilo                  0.142   s_has_grain_A_11_P_11
                                                       lut9698_523
    SLICE_X38Y38.SR      net (fanout=2)        0.220   ][37760_524
    SLICE_X38Y38.CLK     Tremck      (-Th)    -0.085   s_has_grain_A_11_LDC
                                                       s_has_grain_A_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.001ns (0.569ns logic, 0.432ns route)
                                                       (56.8% logic, 43.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.350ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_11_C_11 (FF)
  Destination:          s_has_grain_A_11_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.350ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9700_525 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_11_C_11 to s_has_grain_A_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y37.AQ      Tcko                  0.198   s_has_grain_A_11_C_11
                                                       s_has_grain_A_11_C_11
    SLICE_X40Y37.A2      net (fanout=1)        0.368   s_has_grain_A_11_C_11
    SLICE_X40Y37.A       Tilo                  0.142   s_has_grain_A_11_P_11
                                                       lut15281_1988
    SLICE_X40Y37.B4      net (fanout=3)        0.195   lut15281_1988
    SLICE_X40Y37.B       Tilo                  0.142   s_has_grain_A_11_P_11
                                                       lut9698_523
    SLICE_X38Y38.SR      net (fanout=2)        0.220   ][37760_524
    SLICE_X38Y38.CLK     Tremck      (-Th)    -0.085   s_has_grain_A_11_LDC
                                                       s_has_grain_A_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.350ns (0.567ns logic, 0.783ns route)
                                                       (42.0% logic, 58.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.409ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_11_LDC (LATCH)
  Destination:          s_has_grain_A_11_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.409ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut9700_525 falling
  Destination Clock:    lut9700_525 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_11_LDC to s_has_grain_A_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y38.AQ      Tcklo                 0.277   s_has_grain_A_11_LDC
                                                       s_has_grain_A_11_LDC
    SLICE_X40Y37.A3      net (fanout=1)        0.348   s_has_grain_A_11_LDC
    SLICE_X40Y37.A       Tilo                  0.142   s_has_grain_A_11_P_11
                                                       lut15281_1988
    SLICE_X40Y37.B4      net (fanout=3)        0.195   lut15281_1988
    SLICE_X40Y37.B       Tilo                  0.142   s_has_grain_A_11_P_11
                                                       lut9698_523
    SLICE_X38Y38.SR      net (fanout=2)        0.220   ][37760_524
    SLICE_X38Y38.CLK     Tremck      (-Th)    -0.085   s_has_grain_A_11_LDC
                                                       s_has_grain_A_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.409ns (0.646ns logic, 0.763ns route)
                                                       (45.8% logic, 54.2% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_11_LDC (SLICE_X38Y38.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.044ns (data path)
  Source:               s_has_grain_A_11_P_11 (FF)
  Destination:          s_has_grain_A_11_LDC (LATCH)
  Data Path Delay:      1.044ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_11_P_11 to s_has_grain_A_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y37.AQ      Tcko                  0.200   s_has_grain_A_11_P_11
                                                       s_has_grain_A_11_P_11
    SLICE_X40Y37.A6      net (fanout=1)        0.017   s_has_grain_A_11_P_11
    SLICE_X40Y37.A       Tilo                  0.142   s_has_grain_A_11_P_11
                                                       lut15281_1988
    SLICE_X40Y37.B4      net (fanout=3)        0.195   lut15281_1988
    SLICE_X40Y37.BMUX    Tilo                  0.183   s_has_grain_A_11_P_11
                                                       lut9700_525
    SLICE_X38Y38.CLK     net (fanout=2)        0.307   lut9700_525
    -------------------------------------------------  ---------------------------
    Total                                      1.044ns (0.525ns logic, 0.519ns route)
                                                       (50.3% logic, 49.7% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_11_LDC (SLICE_X38Y38.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.393ns (data path)
  Source:               s_has_grain_A_11_C_11 (FF)
  Destination:          s_has_grain_A_11_LDC (LATCH)
  Data Path Delay:      1.393ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_11_C_11 to s_has_grain_A_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y37.AQ      Tcko                  0.198   s_has_grain_A_11_C_11
                                                       s_has_grain_A_11_C_11
    SLICE_X40Y37.A2      net (fanout=1)        0.368   s_has_grain_A_11_C_11
    SLICE_X40Y37.A       Tilo                  0.142   s_has_grain_A_11_P_11
                                                       lut15281_1988
    SLICE_X40Y37.B4      net (fanout=3)        0.195   lut15281_1988
    SLICE_X40Y37.BMUX    Tilo                  0.183   s_has_grain_A_11_P_11
                                                       lut9700_525
    SLICE_X38Y38.CLK     net (fanout=2)        0.307   lut9700_525
    -------------------------------------------------  ---------------------------
    Total                                      1.393ns (0.523ns logic, 0.870ns route)
                                                       (37.5% logic, 62.5% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_11_LDC (SLICE_X38Y38.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.452ns (data path)
  Source:               s_has_grain_A_11_LDC (LATCH)
  Destination:          s_has_grain_A_11_LDC (LATCH)
  Data Path Delay:      1.452ns (Levels of Logic = 2)
  Source Clock:         lut9700_525 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_A_11_LDC to s_has_grain_A_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y38.AQ      Tcklo                 0.277   s_has_grain_A_11_LDC
                                                       s_has_grain_A_11_LDC
    SLICE_X40Y37.A3      net (fanout=1)        0.348   s_has_grain_A_11_LDC
    SLICE_X40Y37.A       Tilo                  0.142   s_has_grain_A_11_P_11
                                                       lut15281_1988
    SLICE_X40Y37.B4      net (fanout=3)        0.195   lut15281_1988
    SLICE_X40Y37.BMUX    Tilo                  0.183   s_has_grain_A_11_P_11
                                                       lut9700_525
    SLICE_X38Y38.CLK     net (fanout=2)        0.307   lut9700_525
    -------------------------------------------------  ---------------------------
    Total                                      1.452ns (0.602ns logic, 0.850ns route)
                                                       (41.5% logic, 58.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_A_10_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_A_10_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.579ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_10_LDC (SLICE_X42Y32.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  14.197ns (requirement - data path)
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_A_10_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.579ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_A_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X42Y32.B4      net (fanout=957)      2.422   i_MAIN_RESET/s_external_reset_1
    SLICE_X42Y32.BMUX    Tilo                  0.261   s_has_grain_A_10_LDC
                                                       lut9704_528
    SLICE_X42Y32.CLK     net (fanout=2)        0.505   lut9704_528
    -------------------------------------------------  ---------------------------
    Total                                      3.579ns (0.652ns logic, 2.927ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.961ns (requirement - data path)
  Source:               s_has_grain_A_10_C_10 (FF)
  Destination:          s_has_grain_A_10_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.815ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_A_10_C_10 to s_has_grain_A_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y32.AQ      Tcko                  0.391   s_has_grain_A_10_C_10
                                                       s_has_grain_A_10_C_10
    SLICE_X42Y32.A2      net (fanout=1)        0.985   s_has_grain_A_10_C_10
    SLICE_X42Y32.A       Tilo                  0.203   s_has_grain_A_10_LDC
                                                       lut15291_1990
    SLICE_X42Y32.B5      net (fanout=3)        0.470   lut15291_1990
    SLICE_X42Y32.BMUX    Tilo                  0.261   s_has_grain_A_10_LDC
                                                       lut9704_528
    SLICE_X42Y32.CLK     net (fanout=2)        0.505   lut9704_528
    -------------------------------------------------  ---------------------------
    Total                                      2.815ns (0.855ns logic, 1.960ns route)
                                                       (30.4% logic, 69.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.278ns (requirement - data path)
  Source:               s_has_grain_A_10_P_10 (FF)
  Destination:          s_has_grain_A_10_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.498ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_A_10_P_10 to s_has_grain_A_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y33.AQ      Tcko                  0.408   s_has_grain_A_10_P_10
                                                       s_has_grain_A_10_P_10
    SLICE_X42Y32.A3      net (fanout=1)        0.651   s_has_grain_A_10_P_10
    SLICE_X42Y32.A       Tilo                  0.203   s_has_grain_A_10_LDC
                                                       lut15291_1990
    SLICE_X42Y32.B5      net (fanout=3)        0.470   lut15291_1990
    SLICE_X42Y32.BMUX    Tilo                  0.261   s_has_grain_A_10_LDC
                                                       lut9704_528
    SLICE_X42Y32.CLK     net (fanout=2)        0.505   lut9704_528
    -------------------------------------------------  ---------------------------
    Total                                      2.498ns (0.872ns logic, 1.626ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_10_LDC (SLICE_X42Y32.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    14.243ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_A_10_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.533ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut9704_528 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_A_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X42Y32.B4      net (fanout=957)      2.422   i_MAIN_RESET/s_external_reset_1
    SLICE_X42Y32.B       Tilo                  0.203   s_has_grain_A_10_LDC
                                                       lut9702_526
    SLICE_X42Y32.SR      net (fanout=2)        0.302   ][37762_527
    SLICE_X42Y32.CLK     Trck                  0.215   s_has_grain_A_10_LDC
                                                       s_has_grain_A_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.533ns (0.809ns logic, 2.724ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    15.007ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_has_grain_A_10_C_10 (FF)
  Destination:          s_has_grain_A_10_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.769ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9704_528 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_A_10_C_10 to s_has_grain_A_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y32.AQ      Tcko                  0.391   s_has_grain_A_10_C_10
                                                       s_has_grain_A_10_C_10
    SLICE_X42Y32.A2      net (fanout=1)        0.985   s_has_grain_A_10_C_10
    SLICE_X42Y32.A       Tilo                  0.203   s_has_grain_A_10_LDC
                                                       lut15291_1990
    SLICE_X42Y32.B5      net (fanout=3)        0.470   lut15291_1990
    SLICE_X42Y32.B       Tilo                  0.203   s_has_grain_A_10_LDC
                                                       lut9702_526
    SLICE_X42Y32.SR      net (fanout=2)        0.302   ][37762_527
    SLICE_X42Y32.CLK     Trck                  0.215   s_has_grain_A_10_LDC
                                                       s_has_grain_A_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.769ns (1.012ns logic, 1.757ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    15.324ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_has_grain_A_10_P_10 (FF)
  Destination:          s_has_grain_A_10_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.452ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9704_528 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_A_10_P_10 to s_has_grain_A_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y33.AQ      Tcko                  0.408   s_has_grain_A_10_P_10
                                                       s_has_grain_A_10_P_10
    SLICE_X42Y32.A3      net (fanout=1)        0.651   s_has_grain_A_10_P_10
    SLICE_X42Y32.A       Tilo                  0.203   s_has_grain_A_10_LDC
                                                       lut15291_1990
    SLICE_X42Y32.B5      net (fanout=3)        0.470   lut15291_1990
    SLICE_X42Y32.B       Tilo                  0.203   s_has_grain_A_10_LDC
                                                       lut9702_526
    SLICE_X42Y32.SR      net (fanout=2)        0.302   ][37762_527
    SLICE_X42Y32.CLK     Trck                  0.215   s_has_grain_A_10_LDC
                                                       s_has_grain_A_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.452ns (1.029ns logic, 1.423ns route)
                                                       (42.0% logic, 58.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_A_10_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_A_10_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_10_LDC (SLICE_X42Y32.SR), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.099ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_10_LDC (LATCH)
  Destination:          s_has_grain_A_10_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.099ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut9704_528 falling
  Destination Clock:    lut9704_528 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_10_LDC to s_has_grain_A_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y32.AQ      Tcklo                 0.277   s_has_grain_A_10_LDC
                                                       s_has_grain_A_10_LDC
    SLICE_X42Y32.A6      net (fanout=1)        0.017   s_has_grain_A_10_LDC
    SLICE_X42Y32.A       Tilo                  0.156   s_has_grain_A_10_LDC
                                                       lut15291_1990
    SLICE_X42Y32.B5      net (fanout=3)        0.251   lut15291_1990
    SLICE_X42Y32.B       Tilo                  0.156   s_has_grain_A_10_LDC
                                                       lut9702_526
    SLICE_X42Y32.SR      net (fanout=2)        0.157   ][37762_527
    SLICE_X42Y32.CLK     Tremck      (-Th)    -0.085   s_has_grain_A_10_LDC
                                                       s_has_grain_A_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.099ns (0.674ns logic, 0.425ns route)
                                                       (61.3% logic, 38.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.201ns (requirement - (clock path skew + uncertainty - data path))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_10_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.201ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9704_528 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: canincfifoline to s_has_grain_A_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.198   canincfifoline
                                                       canincfifoline
    SLICE_X42Y32.B3      net (fanout=83)       0.605   canincfifoline
    SLICE_X42Y32.B       Tilo                  0.156   s_has_grain_A_10_LDC
                                                       lut9702_526
    SLICE_X42Y32.SR      net (fanout=2)        0.157   ][37762_527
    SLICE_X42Y32.CLK     Tremck      (-Th)    -0.085   s_has_grain_A_10_LDC
                                                       s_has_grain_A_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.201ns (0.439ns logic, 0.762ns route)
                                                       (36.6% logic, 63.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.356ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_10_P_10 (FF)
  Destination:          s_has_grain_A_10_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.356ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9704_528 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_10_P_10 to s_has_grain_A_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y33.AQ      Tcko                  0.200   s_has_grain_A_10_P_10
                                                       s_has_grain_A_10_P_10
    SLICE_X42Y32.A3      net (fanout=1)        0.351   s_has_grain_A_10_P_10
    SLICE_X42Y32.A       Tilo                  0.156   s_has_grain_A_10_LDC
                                                       lut15291_1990
    SLICE_X42Y32.B5      net (fanout=3)        0.251   lut15291_1990
    SLICE_X42Y32.B       Tilo                  0.156   s_has_grain_A_10_LDC
                                                       lut9702_526
    SLICE_X42Y32.SR      net (fanout=2)        0.157   ][37762_527
    SLICE_X42Y32.CLK     Tremck      (-Th)    -0.085   s_has_grain_A_10_LDC
                                                       s_has_grain_A_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.356ns (0.597ns logic, 0.759ns route)
                                                       (44.0% logic, 56.0% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_10_LDC (SLICE_X42Y32.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.196ns (data path)
  Source:               s_has_grain_A_10_LDC (LATCH)
  Destination:          s_has_grain_A_10_LDC (LATCH)
  Data Path Delay:      1.196ns (Levels of Logic = 2)
  Source Clock:         lut9704_528 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_A_10_LDC to s_has_grain_A_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y32.AQ      Tcklo                 0.277   s_has_grain_A_10_LDC
                                                       s_has_grain_A_10_LDC
    SLICE_X42Y32.A6      net (fanout=1)        0.017   s_has_grain_A_10_LDC
    SLICE_X42Y32.A       Tilo                  0.156   s_has_grain_A_10_LDC
                                                       lut15291_1990
    SLICE_X42Y32.B5      net (fanout=3)        0.251   lut15291_1990
    SLICE_X42Y32.BMUX    Tilo                  0.191   s_has_grain_A_10_LDC
                                                       lut9704_528
    SLICE_X42Y32.CLK     net (fanout=2)        0.304   lut9704_528
    -------------------------------------------------  ---------------------------
    Total                                      1.196ns (0.624ns logic, 0.572ns route)
                                                       (52.2% logic, 47.8% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_10_LDC (SLICE_X42Y32.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.298ns (data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_10_LDC (LATCH)
  Data Path Delay:      1.298ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: canincfifoline to s_has_grain_A_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.198   canincfifoline
                                                       canincfifoline
    SLICE_X42Y32.B3      net (fanout=83)       0.605   canincfifoline
    SLICE_X42Y32.BMUX    Tilo                  0.191   s_has_grain_A_10_LDC
                                                       lut9704_528
    SLICE_X42Y32.CLK     net (fanout=2)        0.304   lut9704_528
    -------------------------------------------------  ---------------------------
    Total                                      1.298ns (0.389ns logic, 0.909ns route)
                                                       (30.0% logic, 70.0% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_10_LDC (SLICE_X42Y32.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.453ns (data path)
  Source:               s_has_grain_A_10_P_10 (FF)
  Destination:          s_has_grain_A_10_LDC (LATCH)
  Data Path Delay:      1.453ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_10_P_10 to s_has_grain_A_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y33.AQ      Tcko                  0.200   s_has_grain_A_10_P_10
                                                       s_has_grain_A_10_P_10
    SLICE_X42Y32.A3      net (fanout=1)        0.351   s_has_grain_A_10_P_10
    SLICE_X42Y32.A       Tilo                  0.156   s_has_grain_A_10_LDC
                                                       lut15291_1990
    SLICE_X42Y32.B5      net (fanout=3)        0.251   lut15291_1990
    SLICE_X42Y32.BMUX    Tilo                  0.191   s_has_grain_A_10_LDC
                                                       lut9704_528
    SLICE_X42Y32.CLK     net (fanout=2)        0.304   lut9704_528
    -------------------------------------------------  ---------------------------
    Total                                      1.453ns (0.547ns logic, 0.906ns route)
                                                       (37.6% logic, 62.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_A_9_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_A_9_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.251ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_9_LDC (SLICE_X45Y35.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    14.525ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_A_9_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.251ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut9708_531 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_A_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X44Y35.B3      net (fanout=957)      2.068   i_MAIN_RESET/s_external_reset_1
    SLICE_X44Y35.B       Tilo                  0.205   ][37764_530
                                                       lut9706_529
    SLICE_X45Y35.SR      net (fanout=2)        0.307   ][37764_530
    SLICE_X45Y35.CLK     Trck                  0.280   s_has_grain_A_9_LDC
                                                       s_has_grain_A_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.251ns (0.876ns logic, 2.375ns route)
                                                       (26.9% logic, 73.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    15.124ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_has_grain_A_9_LDC (LATCH)
  Destination:          s_has_grain_A_9_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.652ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         lut9708_531 falling
  Destination Clock:    lut9708_531 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_A_9_LDC to s_has_grain_A_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y35.AQ      Tcklo                 0.442   s_has_grain_A_9_LDC
                                                       s_has_grain_A_9_LDC
    SLICE_X44Y35.A3      net (fanout=1)        0.830   s_has_grain_A_9_LDC
    SLICE_X44Y35.A       Tilo                  0.205   ][37764_530
                                                       lut15301_1992
    SLICE_X44Y35.B4      net (fanout=3)        0.383   lut15301_1992
    SLICE_X44Y35.B       Tilo                  0.205   ][37764_530
                                                       lut9706_529
    SLICE_X45Y35.SR      net (fanout=2)        0.307   ][37764_530
    SLICE_X45Y35.CLK     Trck                  0.280   s_has_grain_A_9_LDC
                                                       s_has_grain_A_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.652ns (1.132ns logic, 1.520ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    15.236ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_9_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.540ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9708_531 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X44Y35.B1      net (fanout=83)       1.357   canincfifoline
    SLICE_X44Y35.B       Tilo                  0.205   ][37764_530
                                                       lut9706_529
    SLICE_X45Y35.SR      net (fanout=2)        0.307   ][37764_530
    SLICE_X45Y35.CLK     Trck                  0.280   s_has_grain_A_9_LDC
                                                       s_has_grain_A_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.540ns (0.876ns logic, 1.664ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_9_LDC (SLICE_X45Y35.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  14.561ns (requirement - data path)
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_A_9_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.215ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_A_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X44Y35.B3      net (fanout=957)      2.068   i_MAIN_RESET/s_external_reset_1
    SLICE_X44Y35.BMUX    Tilo                  0.251   ][37764_530
                                                       lut9708_531
    SLICE_X45Y35.CLK     net (fanout=2)        0.505   lut9708_531
    -------------------------------------------------  ---------------------------
    Total                                      3.215ns (0.642ns logic, 2.573ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.160ns (requirement - data path)
  Source:               s_has_grain_A_9_LDC (LATCH)
  Destination:          s_has_grain_A_9_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.616ns (Levels of Logic = 2)
  Source Clock:         lut9708_531 falling

  Maximum Data Path at Slow Process Corner: s_has_grain_A_9_LDC to s_has_grain_A_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y35.AQ      Tcklo                 0.442   s_has_grain_A_9_LDC
                                                       s_has_grain_A_9_LDC
    SLICE_X44Y35.A3      net (fanout=1)        0.830   s_has_grain_A_9_LDC
    SLICE_X44Y35.A       Tilo                  0.205   ][37764_530
                                                       lut15301_1992
    SLICE_X44Y35.B4      net (fanout=3)        0.383   lut15301_1992
    SLICE_X44Y35.BMUX    Tilo                  0.251   ][37764_530
                                                       lut9708_531
    SLICE_X45Y35.CLK     net (fanout=2)        0.505   lut9708_531
    -------------------------------------------------  ---------------------------
    Total                                      2.616ns (0.898ns logic, 1.718ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.272ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_9_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.504ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X44Y35.B1      net (fanout=83)       1.357   canincfifoline
    SLICE_X44Y35.BMUX    Tilo                  0.251   ][37764_530
                                                       lut9708_531
    SLICE_X45Y35.CLK     net (fanout=2)        0.505   lut9708_531
    -------------------------------------------------  ---------------------------
    Total                                      2.504ns (0.642ns logic, 1.862ns route)
                                                       (25.6% logic, 74.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_A_9_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_A_9_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_9_LDC (SLICE_X45Y35.SR), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.142ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_9_C_9 (FF)
  Destination:          s_has_grain_A_9_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.142ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9708_531 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_9_C_9 to s_has_grain_A_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y35.AQ      Tcko                  0.198   s_has_grain_A_9_C_9
                                                       s_has_grain_A_9_C_9
    SLICE_X44Y35.A6      net (fanout=1)        0.158   s_has_grain_A_9_C_9
    SLICE_X44Y35.A       Tilo                  0.142   ][37764_530
                                                       lut15301_1992
    SLICE_X44Y35.B4      net (fanout=3)        0.185   lut15301_1992
    SLICE_X44Y35.B       Tilo                  0.142   ][37764_530
                                                       lut9706_529
    SLICE_X45Y35.SR      net (fanout=2)        0.162   ][37764_530
    SLICE_X45Y35.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_9_LDC
                                                       s_has_grain_A_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.142ns (0.637ns logic, 0.505ns route)
                                                       (55.8% logic, 44.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.336ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_9_P_9 (FF)
  Destination:          s_has_grain_A_9_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.336ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9708_531 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_9_P_9 to s_has_grain_A_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y37.AQ      Tcko                  0.198   s_has_grain_A_9_P_9
                                                       s_has_grain_A_9_P_9
    SLICE_X44Y35.A2      net (fanout=1)        0.352   s_has_grain_A_9_P_9
    SLICE_X44Y35.A       Tilo                  0.142   ][37764_530
                                                       lut15301_1992
    SLICE_X44Y35.B4      net (fanout=3)        0.185   lut15301_1992
    SLICE_X44Y35.B       Tilo                  0.142   ][37764_530
                                                       lut9706_529
    SLICE_X45Y35.SR      net (fanout=2)        0.162   ][37764_530
    SLICE_X45Y35.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_9_LDC
                                                       s_has_grain_A_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.336ns (0.637ns logic, 0.699ns route)
                                                       (47.7% logic, 52.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.476ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_9_LDC (LATCH)
  Destination:          s_has_grain_A_9_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.476ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut9708_531 falling
  Destination Clock:    lut9708_531 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_9_LDC to s_has_grain_A_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y35.AQ      Tcklo                 0.235   s_has_grain_A_9_LDC
                                                       s_has_grain_A_9_LDC
    SLICE_X44Y35.A3      net (fanout=1)        0.455   s_has_grain_A_9_LDC
    SLICE_X44Y35.A       Tilo                  0.142   ][37764_530
                                                       lut15301_1992
    SLICE_X44Y35.B4      net (fanout=3)        0.185   lut15301_1992
    SLICE_X44Y35.B       Tilo                  0.142   ][37764_530
                                                       lut9706_529
    SLICE_X45Y35.SR      net (fanout=2)        0.162   ][37764_530
    SLICE_X45Y35.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_9_LDC
                                                       s_has_grain_A_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.476ns (0.674ns logic, 0.802ns route)
                                                       (45.7% logic, 54.3% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_9_LDC (SLICE_X45Y35.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.170ns (data path)
  Source:               s_has_grain_A_9_C_9 (FF)
  Destination:          s_has_grain_A_9_LDC (LATCH)
  Data Path Delay:      1.170ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_9_C_9 to s_has_grain_A_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y35.AQ      Tcko                  0.198   s_has_grain_A_9_C_9
                                                       s_has_grain_A_9_C_9
    SLICE_X44Y35.A6      net (fanout=1)        0.158   s_has_grain_A_9_C_9
    SLICE_X44Y35.A       Tilo                  0.142   ][37764_530
                                                       lut15301_1992
    SLICE_X44Y35.B4      net (fanout=3)        0.185   lut15301_1992
    SLICE_X44Y35.BMUX    Tilo                  0.183   ][37764_530
                                                       lut9708_531
    SLICE_X45Y35.CLK     net (fanout=2)        0.304   lut9708_531
    -------------------------------------------------  ---------------------------
    Total                                      1.170ns (0.523ns logic, 0.647ns route)
                                                       (44.7% logic, 55.3% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_9_LDC (SLICE_X45Y35.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.364ns (data path)
  Source:               s_has_grain_A_9_P_9 (FF)
  Destination:          s_has_grain_A_9_LDC (LATCH)
  Data Path Delay:      1.364ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_9_P_9 to s_has_grain_A_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y37.AQ      Tcko                  0.198   s_has_grain_A_9_P_9
                                                       s_has_grain_A_9_P_9
    SLICE_X44Y35.A2      net (fanout=1)        0.352   s_has_grain_A_9_P_9
    SLICE_X44Y35.A       Tilo                  0.142   ][37764_530
                                                       lut15301_1992
    SLICE_X44Y35.B4      net (fanout=3)        0.185   lut15301_1992
    SLICE_X44Y35.BMUX    Tilo                  0.183   ][37764_530
                                                       lut9708_531
    SLICE_X45Y35.CLK     net (fanout=2)        0.304   lut9708_531
    -------------------------------------------------  ---------------------------
    Total                                      1.364ns (0.523ns logic, 0.841ns route)
                                                       (38.3% logic, 61.7% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_9_LDC (SLICE_X45Y35.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.504ns (data path)
  Source:               s_has_grain_A_9_LDC (LATCH)
  Destination:          s_has_grain_A_9_LDC (LATCH)
  Data Path Delay:      1.504ns (Levels of Logic = 2)
  Source Clock:         lut9708_531 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_A_9_LDC to s_has_grain_A_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y35.AQ      Tcklo                 0.235   s_has_grain_A_9_LDC
                                                       s_has_grain_A_9_LDC
    SLICE_X44Y35.A3      net (fanout=1)        0.455   s_has_grain_A_9_LDC
    SLICE_X44Y35.A       Tilo                  0.142   ][37764_530
                                                       lut15301_1992
    SLICE_X44Y35.B4      net (fanout=3)        0.185   lut15301_1992
    SLICE_X44Y35.BMUX    Tilo                  0.183   ][37764_530
                                                       lut9708_531
    SLICE_X45Y35.CLK     net (fanout=2)        0.304   lut9708_531
    -------------------------------------------------  ---------------------------
    Total                                      1.504ns (0.560ns logic, 0.944ns route)
                                                       (37.2% logic, 62.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_A_8_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_A_8_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.186ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_8_LDC (SLICE_X38Y43.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  14.590ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_8_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.186ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X36Y43.B2      net (fanout=83)       2.023   canincfifoline
    SLICE_X36Y43.BMUX    Tilo                  0.251   s_has_grain_A_8_C_8
                                                       lut9712_534
    SLICE_X38Y43.CLK     net (fanout=2)        0.521   lut9712_534
    -------------------------------------------------  ---------------------------
    Total                                      3.186ns (0.642ns logic, 2.544ns route)
                                                       (20.2% logic, 79.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.053ns (requirement - data path)
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_A_8_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.723ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_A_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X36Y43.B5      net (fanout=957)      1.560   i_MAIN_RESET/s_external_reset_1
    SLICE_X36Y43.BMUX    Tilo                  0.251   s_has_grain_A_8_C_8
                                                       lut9712_534
    SLICE_X38Y43.CLK     net (fanout=2)        0.521   lut9712_534
    -------------------------------------------------  ---------------------------
    Total                                      2.723ns (0.642ns logic, 2.081ns route)
                                                       (23.6% logic, 76.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.424ns (requirement - data path)
  Source:               s_has_grain_A_8_LDC (LATCH)
  Destination:          s_has_grain_A_8_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.352ns (Levels of Logic = 2)
  Source Clock:         lut9712_534 falling

  Maximum Data Path at Slow Process Corner: s_has_grain_A_8_LDC to s_has_grain_A_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y43.AQ      Tcklo                 0.498   s_has_grain_A_8_LDC
                                                       s_has_grain_A_8_LDC
    SLICE_X36Y43.A3      net (fanout=1)        0.484   s_has_grain_A_8_LDC
    SLICE_X36Y43.A       Tilo                  0.205   s_has_grain_A_8_C_8
                                                       lut15311_1994
    SLICE_X36Y43.B4      net (fanout=3)        0.393   lut15311_1994
    SLICE_X36Y43.BMUX    Tilo                  0.251   s_has_grain_A_8_C_8
                                                       lut9712_534
    SLICE_X38Y43.CLK     net (fanout=2)        0.521   lut9712_534
    -------------------------------------------------  ---------------------------
    Total                                      2.352ns (0.954ns logic, 1.398ns route)
                                                       (40.6% logic, 59.4% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_8_LDC (SLICE_X38Y43.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    14.631ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_8_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.145ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9712_534 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X36Y43.B2      net (fanout=83)       2.023   canincfifoline
    SLICE_X36Y43.B       Tilo                  0.205   s_has_grain_A_8_C_8
                                                       lut9710_532
    SLICE_X38Y43.SR      net (fanout=2)        0.311   ][37766_533
    SLICE_X38Y43.CLK     Trck                  0.215   s_has_grain_A_8_LDC
                                                       s_has_grain_A_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.145ns (0.811ns logic, 2.334ns route)
                                                       (25.8% logic, 74.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    15.094ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_A_8_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.682ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut9712_534 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_A_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X36Y43.B5      net (fanout=957)      1.560   i_MAIN_RESET/s_external_reset_1
    SLICE_X36Y43.B       Tilo                  0.205   s_has_grain_A_8_C_8
                                                       lut9710_532
    SLICE_X38Y43.SR      net (fanout=2)        0.311   ][37766_533
    SLICE_X38Y43.CLK     Trck                  0.215   s_has_grain_A_8_LDC
                                                       s_has_grain_A_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.682ns (0.811ns logic, 1.871ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    15.465ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_has_grain_A_8_LDC (LATCH)
  Destination:          s_has_grain_A_8_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.311ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         lut9712_534 falling
  Destination Clock:    lut9712_534 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_A_8_LDC to s_has_grain_A_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y43.AQ      Tcklo                 0.498   s_has_grain_A_8_LDC
                                                       s_has_grain_A_8_LDC
    SLICE_X36Y43.A3      net (fanout=1)        0.484   s_has_grain_A_8_LDC
    SLICE_X36Y43.A       Tilo                  0.205   s_has_grain_A_8_C_8
                                                       lut15311_1994
    SLICE_X36Y43.B4      net (fanout=3)        0.393   lut15311_1994
    SLICE_X36Y43.B       Tilo                  0.205   s_has_grain_A_8_C_8
                                                       lut9710_532
    SLICE_X38Y43.SR      net (fanout=2)        0.311   ][37766_533
    SLICE_X38Y43.CLK     Trck                  0.215   s_has_grain_A_8_LDC
                                                       s_has_grain_A_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.311ns (1.123ns logic, 1.188ns route)
                                                       (48.6% logic, 51.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_A_8_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_A_8_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_8_LDC (SLICE_X38Y43.SR), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.905ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_8_C_8 (FF)
  Destination:          s_has_grain_A_8_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.905ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9712_534 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_8_C_8 to s_has_grain_A_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y43.AQ      Tcko                  0.200   s_has_grain_A_8_C_8
                                                       s_has_grain_A_8_C_8
    SLICE_X36Y43.A6      net (fanout=1)        0.017   s_has_grain_A_8_C_8
    SLICE_X36Y43.A       Tilo                  0.142   s_has_grain_A_8_C_8
                                                       lut15311_1994
    SLICE_X36Y43.B4      net (fanout=3)        0.195   lut15311_1994
    SLICE_X36Y43.B       Tilo                  0.142   s_has_grain_A_8_C_8
                                                       lut9710_532
    SLICE_X38Y43.SR      net (fanout=2)        0.124   ][37766_533
    SLICE_X38Y43.CLK     Tremck      (-Th)    -0.085   s_has_grain_A_8_LDC
                                                       s_has_grain_A_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.905ns (0.569ns logic, 0.336ns route)
                                                       (62.9% logic, 37.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.217ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_8_LDC (LATCH)
  Destination:          s_has_grain_A_8_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.217ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut9712_534 falling
  Destination Clock:    lut9712_534 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_8_LDC to s_has_grain_A_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y43.AQ      Tcklo                 0.277   s_has_grain_A_8_LDC
                                                       s_has_grain_A_8_LDC
    SLICE_X36Y43.A3      net (fanout=1)        0.252   s_has_grain_A_8_LDC
    SLICE_X36Y43.A       Tilo                  0.142   s_has_grain_A_8_C_8
                                                       lut15311_1994
    SLICE_X36Y43.B4      net (fanout=3)        0.195   lut15311_1994
    SLICE_X36Y43.B       Tilo                  0.142   s_has_grain_A_8_C_8
                                                       lut9710_532
    SLICE_X38Y43.SR      net (fanout=2)        0.124   ][37766_533
    SLICE_X38Y43.CLK     Tremck      (-Th)    -0.085   s_has_grain_A_8_LDC
                                                       s_has_grain_A_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.217ns (0.646ns logic, 0.571ns route)
                                                       (53.1% logic, 46.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.254ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_8_P_8 (FF)
  Destination:          s_has_grain_A_8_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.254ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9712_534 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_8_P_8 to s_has_grain_A_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y43.AQ      Tcko                  0.198   s_has_grain_A_8_P_8
                                                       s_has_grain_A_8_P_8
    SLICE_X36Y43.A2      net (fanout=1)        0.368   s_has_grain_A_8_P_8
    SLICE_X36Y43.A       Tilo                  0.142   s_has_grain_A_8_C_8
                                                       lut15311_1994
    SLICE_X36Y43.B4      net (fanout=3)        0.195   lut15311_1994
    SLICE_X36Y43.B       Tilo                  0.142   s_has_grain_A_8_C_8
                                                       lut9710_532
    SLICE_X38Y43.SR      net (fanout=2)        0.124   ][37766_533
    SLICE_X38Y43.CLK     Tremck      (-Th)    -0.085   s_has_grain_A_8_LDC
                                                       s_has_grain_A_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.254ns (0.567ns logic, 0.687ns route)
                                                       (45.2% logic, 54.8% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_8_LDC (SLICE_X38Y43.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.016ns (data path)
  Source:               s_has_grain_A_8_C_8 (FF)
  Destination:          s_has_grain_A_8_LDC (LATCH)
  Data Path Delay:      1.016ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_8_C_8 to s_has_grain_A_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y43.AQ      Tcko                  0.200   s_has_grain_A_8_C_8
                                                       s_has_grain_A_8_C_8
    SLICE_X36Y43.A6      net (fanout=1)        0.017   s_has_grain_A_8_C_8
    SLICE_X36Y43.A       Tilo                  0.142   s_has_grain_A_8_C_8
                                                       lut15311_1994
    SLICE_X36Y43.B4      net (fanout=3)        0.195   lut15311_1994
    SLICE_X36Y43.BMUX    Tilo                  0.183   s_has_grain_A_8_C_8
                                                       lut9712_534
    SLICE_X38Y43.CLK     net (fanout=2)        0.279   lut9712_534
    -------------------------------------------------  ---------------------------
    Total                                      1.016ns (0.525ns logic, 0.491ns route)
                                                       (51.7% logic, 48.3% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_8_LDC (SLICE_X38Y43.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.328ns (data path)
  Source:               s_has_grain_A_8_LDC (LATCH)
  Destination:          s_has_grain_A_8_LDC (LATCH)
  Data Path Delay:      1.328ns (Levels of Logic = 2)
  Source Clock:         lut9712_534 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_A_8_LDC to s_has_grain_A_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y43.AQ      Tcklo                 0.277   s_has_grain_A_8_LDC
                                                       s_has_grain_A_8_LDC
    SLICE_X36Y43.A3      net (fanout=1)        0.252   s_has_grain_A_8_LDC
    SLICE_X36Y43.A       Tilo                  0.142   s_has_grain_A_8_C_8
                                                       lut15311_1994
    SLICE_X36Y43.B4      net (fanout=3)        0.195   lut15311_1994
    SLICE_X36Y43.BMUX    Tilo                  0.183   s_has_grain_A_8_C_8
                                                       lut9712_534
    SLICE_X38Y43.CLK     net (fanout=2)        0.279   lut9712_534
    -------------------------------------------------  ---------------------------
    Total                                      1.328ns (0.602ns logic, 0.726ns route)
                                                       (45.3% logic, 54.7% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_8_LDC (SLICE_X38Y43.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.365ns (data path)
  Source:               s_has_grain_A_8_P_8 (FF)
  Destination:          s_has_grain_A_8_LDC (LATCH)
  Data Path Delay:      1.365ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_8_P_8 to s_has_grain_A_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y43.AQ      Tcko                  0.198   s_has_grain_A_8_P_8
                                                       s_has_grain_A_8_P_8
    SLICE_X36Y43.A2      net (fanout=1)        0.368   s_has_grain_A_8_P_8
    SLICE_X36Y43.A       Tilo                  0.142   s_has_grain_A_8_C_8
                                                       lut15311_1994
    SLICE_X36Y43.B4      net (fanout=3)        0.195   lut15311_1994
    SLICE_X36Y43.BMUX    Tilo                  0.183   s_has_grain_A_8_C_8
                                                       lut9712_534
    SLICE_X38Y43.CLK     net (fanout=2)        0.279   lut9712_534
    -------------------------------------------------  ---------------------------
    Total                                      1.365ns (0.523ns logic, 0.842ns route)
                                                       (38.3% logic, 61.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_A_7_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_A_7_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.157ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_7_LDC (SLICE_X43Y42.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    14.619ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_7_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.157ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9716_537 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X42Y42.B2      net (fanout=83)       1.981   canincfifoline
    SLICE_X42Y42.B       Tilo                  0.203   s_has_grain_A_7_C_7
                                                       lut9714_535
    SLICE_X43Y42.SR      net (fanout=2)        0.302   ][37768_536
    SLICE_X43Y42.CLK     Trck                  0.280   s_has_grain_A_7_LDC
                                                       s_has_grain_A_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.157ns (0.874ns logic, 2.283ns route)
                                                       (27.7% logic, 72.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    15.119ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_A_7_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.657ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut9716_537 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_A_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X42Y42.B3      net (fanout=957)      1.481   i_MAIN_RESET/s_external_reset_1
    SLICE_X42Y42.B       Tilo                  0.203   s_has_grain_A_7_C_7
                                                       lut9714_535
    SLICE_X43Y42.SR      net (fanout=2)        0.302   ][37768_536
    SLICE_X43Y42.CLK     Trck                  0.280   s_has_grain_A_7_LDC
                                                       s_has_grain_A_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.657ns (0.874ns logic, 1.783ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    15.121ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_has_grain_A_7_LDC (LATCH)
  Destination:          s_has_grain_A_7_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.655ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         lut9716_537 falling
  Destination Clock:    lut9716_537 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_A_7_LDC to s_has_grain_A_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y42.AQ      Tcklo                 0.442   s_has_grain_A_7_LDC
                                                       s_has_grain_A_7_LDC
    SLICE_X42Y42.A3      net (fanout=1)        0.837   s_has_grain_A_7_LDC
    SLICE_X42Y42.A       Tilo                  0.203   s_has_grain_A_7_C_7
                                                       lut15321_1996
    SLICE_X42Y42.B4      net (fanout=3)        0.388   lut15321_1996
    SLICE_X42Y42.B       Tilo                  0.203   s_has_grain_A_7_C_7
                                                       lut9714_535
    SLICE_X43Y42.SR      net (fanout=2)        0.302   ][37768_536
    SLICE_X43Y42.CLK     Trck                  0.280   s_has_grain_A_7_LDC
                                                       s_has_grain_A_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.655ns (1.128ns logic, 1.527ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_7_LDC (SLICE_X43Y42.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  14.638ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_7_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.138ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X42Y42.B2      net (fanout=83)       1.981   canincfifoline
    SLICE_X42Y42.BMUX    Tilo                  0.261   s_has_grain_A_7_C_7
                                                       lut9716_537
    SLICE_X43Y42.CLK     net (fanout=2)        0.505   lut9716_537
    -------------------------------------------------  ---------------------------
    Total                                      3.138ns (0.652ns logic, 2.486ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.138ns (requirement - data path)
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_A_7_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.638ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_A_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X42Y42.B3      net (fanout=957)      1.481   i_MAIN_RESET/s_external_reset_1
    SLICE_X42Y42.BMUX    Tilo                  0.261   s_has_grain_A_7_C_7
                                                       lut9716_537
    SLICE_X43Y42.CLK     net (fanout=2)        0.505   lut9716_537
    -------------------------------------------------  ---------------------------
    Total                                      2.638ns (0.652ns logic, 1.986ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.140ns (requirement - data path)
  Source:               s_has_grain_A_7_LDC (LATCH)
  Destination:          s_has_grain_A_7_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.636ns (Levels of Logic = 2)
  Source Clock:         lut9716_537 falling

  Maximum Data Path at Slow Process Corner: s_has_grain_A_7_LDC to s_has_grain_A_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y42.AQ      Tcklo                 0.442   s_has_grain_A_7_LDC
                                                       s_has_grain_A_7_LDC
    SLICE_X42Y42.A3      net (fanout=1)        0.837   s_has_grain_A_7_LDC
    SLICE_X42Y42.A       Tilo                  0.203   s_has_grain_A_7_C_7
                                                       lut15321_1996
    SLICE_X42Y42.B4      net (fanout=3)        0.388   lut15321_1996
    SLICE_X42Y42.BMUX    Tilo                  0.261   s_has_grain_A_7_C_7
                                                       lut9716_537
    SLICE_X43Y42.CLK     net (fanout=2)        0.505   lut9716_537
    -------------------------------------------------  ---------------------------
    Total                                      2.636ns (0.906ns logic, 1.730ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_A_7_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_A_7_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_7_LDC (SLICE_X43Y42.SR), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.142ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_7_C_7 (FF)
  Destination:          s_has_grain_A_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.142ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9716_537 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_7_C_7 to s_has_grain_A_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y42.CQ      Tcko                  0.234   s_has_grain_A_7_C_7
                                                       s_has_grain_A_7_C_7
    SLICE_X42Y42.A4      net (fanout=1)        0.106   s_has_grain_A_7_C_7
    SLICE_X42Y42.A       Tilo                  0.156   s_has_grain_A_7_C_7
                                                       lut15321_1996
    SLICE_X42Y42.B4      net (fanout=3)        0.178   lut15321_1996
    SLICE_X42Y42.B       Tilo                  0.156   s_has_grain_A_7_C_7
                                                       lut9714_535
    SLICE_X43Y42.SR      net (fanout=2)        0.157   ][37768_536
    SLICE_X43Y42.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_7_LDC
                                                       s_has_grain_A_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.142ns (0.701ns logic, 0.441ns route)
                                                       (61.4% logic, 38.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.390ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_7_P_7 (FF)
  Destination:          s_has_grain_A_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.390ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9716_537 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_7_P_7 to s_has_grain_A_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y44.AQ      Tcko                  0.234   s_has_grain_A_7_P_7
                                                       s_has_grain_A_7_P_7
    SLICE_X42Y42.A2      net (fanout=1)        0.354   s_has_grain_A_7_P_7
    SLICE_X42Y42.A       Tilo                  0.156   s_has_grain_A_7_C_7
                                                       lut15321_1996
    SLICE_X42Y42.B4      net (fanout=3)        0.178   lut15321_1996
    SLICE_X42Y42.B       Tilo                  0.156   s_has_grain_A_7_C_7
                                                       lut9714_535
    SLICE_X43Y42.SR      net (fanout=2)        0.157   ][37768_536
    SLICE_X43Y42.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_7_LDC
                                                       s_has_grain_A_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.390ns (0.701ns logic, 0.689ns route)
                                                       (50.4% logic, 49.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.495ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_7_LDC (LATCH)
  Destination:          s_has_grain_A_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.495ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut9716_537 falling
  Destination Clock:    lut9716_537 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_7_LDC to s_has_grain_A_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y42.AQ      Tcklo                 0.235   s_has_grain_A_7_LDC
                                                       s_has_grain_A_7_LDC
    SLICE_X42Y42.A3      net (fanout=1)        0.458   s_has_grain_A_7_LDC
    SLICE_X42Y42.A       Tilo                  0.156   s_has_grain_A_7_C_7
                                                       lut15321_1996
    SLICE_X42Y42.B4      net (fanout=3)        0.178   lut15321_1996
    SLICE_X42Y42.B       Tilo                  0.156   s_has_grain_A_7_C_7
                                                       lut9714_535
    SLICE_X43Y42.SR      net (fanout=2)        0.157   ][37768_536
    SLICE_X43Y42.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_7_LDC
                                                       s_has_grain_A_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.495ns (0.702ns logic, 0.793ns route)
                                                       (47.0% logic, 53.0% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_7_LDC (SLICE_X43Y42.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.169ns (data path)
  Source:               s_has_grain_A_7_C_7 (FF)
  Destination:          s_has_grain_A_7_LDC (LATCH)
  Data Path Delay:      1.169ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_7_C_7 to s_has_grain_A_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y42.CQ      Tcko                  0.234   s_has_grain_A_7_C_7
                                                       s_has_grain_A_7_C_7
    SLICE_X42Y42.A4      net (fanout=1)        0.106   s_has_grain_A_7_C_7
    SLICE_X42Y42.A       Tilo                  0.156   s_has_grain_A_7_C_7
                                                       lut15321_1996
    SLICE_X42Y42.B4      net (fanout=3)        0.178   lut15321_1996
    SLICE_X42Y42.BMUX    Tilo                  0.191   s_has_grain_A_7_C_7
                                                       lut9716_537
    SLICE_X43Y42.CLK     net (fanout=2)        0.304   lut9716_537
    -------------------------------------------------  ---------------------------
    Total                                      1.169ns (0.581ns logic, 0.588ns route)
                                                       (49.7% logic, 50.3% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_7_LDC (SLICE_X43Y42.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.417ns (data path)
  Source:               s_has_grain_A_7_P_7 (FF)
  Destination:          s_has_grain_A_7_LDC (LATCH)
  Data Path Delay:      1.417ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_7_P_7 to s_has_grain_A_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y44.AQ      Tcko                  0.234   s_has_grain_A_7_P_7
                                                       s_has_grain_A_7_P_7
    SLICE_X42Y42.A2      net (fanout=1)        0.354   s_has_grain_A_7_P_7
    SLICE_X42Y42.A       Tilo                  0.156   s_has_grain_A_7_C_7
                                                       lut15321_1996
    SLICE_X42Y42.B4      net (fanout=3)        0.178   lut15321_1996
    SLICE_X42Y42.BMUX    Tilo                  0.191   s_has_grain_A_7_C_7
                                                       lut9716_537
    SLICE_X43Y42.CLK     net (fanout=2)        0.304   lut9716_537
    -------------------------------------------------  ---------------------------
    Total                                      1.417ns (0.581ns logic, 0.836ns route)
                                                       (41.0% logic, 59.0% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_7_LDC (SLICE_X43Y42.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.522ns (data path)
  Source:               s_has_grain_A_7_LDC (LATCH)
  Destination:          s_has_grain_A_7_LDC (LATCH)
  Data Path Delay:      1.522ns (Levels of Logic = 2)
  Source Clock:         lut9716_537 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_A_7_LDC to s_has_grain_A_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y42.AQ      Tcklo                 0.235   s_has_grain_A_7_LDC
                                                       s_has_grain_A_7_LDC
    SLICE_X42Y42.A3      net (fanout=1)        0.458   s_has_grain_A_7_LDC
    SLICE_X42Y42.A       Tilo                  0.156   s_has_grain_A_7_C_7
                                                       lut15321_1996
    SLICE_X42Y42.B4      net (fanout=3)        0.178   lut15321_1996
    SLICE_X42Y42.BMUX    Tilo                  0.191   s_has_grain_A_7_C_7
                                                       lut9716_537
    SLICE_X43Y42.CLK     net (fanout=2)        0.304   lut9716_537
    -------------------------------------------------  ---------------------------
    Total                                      1.522ns (0.582ns logic, 0.940ns route)
                                                       (38.2% logic, 61.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_A_4_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_A_4_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.186ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_4_LDC (SLICE_X48Y36.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    14.590ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_A_4_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.186ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut9720_540 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_A_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X45Y36.B5      net (fanout=957)      1.720   i_MAIN_RESET/s_external_reset_1
    SLICE_X45Y36.B       Tilo                  0.259   s_has_grain_A_4_P_4
                                                       lut9718_538
    SLICE_X48Y36.SR      net (fanout=2)        0.586   ][37770_539
    SLICE_X48Y36.CLK     Trck                  0.230   s_has_grain_A_4_LDC
                                                       s_has_grain_A_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.186ns (0.880ns logic, 2.306ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    14.778ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_has_grain_A_4_LDC (LATCH)
  Destination:          s_has_grain_A_4_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.998ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         lut9720_540 falling
  Destination Clock:    lut9720_540 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_A_4_LDC to s_has_grain_A_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y36.AQ      Tcklo                 0.426   s_has_grain_A_4_LDC
                                                       s_has_grain_A_4_LDC
    SLICE_X45Y36.A4      net (fanout=1)        0.734   s_has_grain_A_4_LDC
    SLICE_X45Y36.A       Tilo                  0.259   s_has_grain_A_4_P_4
                                                       lut15351_2002
    SLICE_X45Y36.B4      net (fanout=3)        0.504   lut15351_2002
    SLICE_X45Y36.B       Tilo                  0.259   s_has_grain_A_4_P_4
                                                       lut9718_538
    SLICE_X48Y36.SR      net (fanout=2)        0.586   ][37770_539
    SLICE_X48Y36.CLK     Trck                  0.230   s_has_grain_A_4_LDC
                                                       s_has_grain_A_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.998ns (1.174ns logic, 1.824ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    14.936ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_4_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.840ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9720_540 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X45Y36.B3      net (fanout=83)       1.374   canincfifoline
    SLICE_X45Y36.B       Tilo                  0.259   s_has_grain_A_4_P_4
                                                       lut9718_538
    SLICE_X48Y36.SR      net (fanout=2)        0.586   ][37770_539
    SLICE_X48Y36.CLK     Trck                  0.230   s_has_grain_A_4_LDC
                                                       s_has_grain_A_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.840ns (0.880ns logic, 1.960ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_4_LDC (SLICE_X48Y36.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  14.614ns (requirement - data path)
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_A_4_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.162ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_A_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X45Y36.B5      net (fanout=957)      1.720   i_MAIN_RESET/s_external_reset_1
    SLICE_X45Y36.BMUX    Tilo                  0.313   s_has_grain_A_4_P_4
                                                       lut9720_540
    SLICE_X48Y36.CLK     net (fanout=2)        0.738   lut9720_540
    -------------------------------------------------  ---------------------------
    Total                                      3.162ns (0.704ns logic, 2.458ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.802ns (requirement - data path)
  Source:               s_has_grain_A_4_LDC (LATCH)
  Destination:          s_has_grain_A_4_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.974ns (Levels of Logic = 2)
  Source Clock:         lut9720_540 falling

  Maximum Data Path at Slow Process Corner: s_has_grain_A_4_LDC to s_has_grain_A_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y36.AQ      Tcklo                 0.426   s_has_grain_A_4_LDC
                                                       s_has_grain_A_4_LDC
    SLICE_X45Y36.A4      net (fanout=1)        0.734   s_has_grain_A_4_LDC
    SLICE_X45Y36.A       Tilo                  0.259   s_has_grain_A_4_P_4
                                                       lut15351_2002
    SLICE_X45Y36.B4      net (fanout=3)        0.504   lut15351_2002
    SLICE_X45Y36.BMUX    Tilo                  0.313   s_has_grain_A_4_P_4
                                                       lut9720_540
    SLICE_X48Y36.CLK     net (fanout=2)        0.738   lut9720_540
    -------------------------------------------------  ---------------------------
    Total                                      2.974ns (0.998ns logic, 1.976ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.960ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_4_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.816ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X45Y36.B3      net (fanout=83)       1.374   canincfifoline
    SLICE_X45Y36.BMUX    Tilo                  0.313   s_has_grain_A_4_P_4
                                                       lut9720_540
    SLICE_X48Y36.CLK     net (fanout=2)        0.738   lut9720_540
    -------------------------------------------------  ---------------------------
    Total                                      2.816ns (0.704ns logic, 2.112ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_A_4_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_A_4_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_4_LDC (SLICE_X48Y36.SR), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.170ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_4_P_4 (FF)
  Destination:          s_has_grain_A_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.170ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9720_540 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_4_P_4 to s_has_grain_A_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y36.AQ      Tcko                  0.198   s_has_grain_A_4_P_4
                                                       s_has_grain_A_4_P_4
    SLICE_X45Y36.A6      net (fanout=1)        0.017   s_has_grain_A_4_P_4
    SLICE_X45Y36.A       Tilo                  0.156   s_has_grain_A_4_P_4
                                                       lut15351_2002
    SLICE_X45Y36.B4      net (fanout=3)        0.237   lut15351_2002
    SLICE_X45Y36.B       Tilo                  0.156   s_has_grain_A_4_P_4
                                                       lut9718_538
    SLICE_X48Y36.SR      net (fanout=2)        0.299   ][37770_539
    SLICE_X48Y36.CLK     Tremck      (-Th)    -0.107   s_has_grain_A_4_LDC
                                                       s_has_grain_A_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.170ns (0.617ns logic, 0.553ns route)
                                                       (52.7% logic, 47.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.331ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_4_C_4 (FF)
  Destination:          s_has_grain_A_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.331ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9720_540 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_4_C_4 to s_has_grain_A_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y36.AQ      Tcko                  0.198   s_has_grain_A_4_C_4
                                                       s_has_grain_A_4_C_4
    SLICE_X45Y36.A5      net (fanout=1)        0.178   s_has_grain_A_4_C_4
    SLICE_X45Y36.A       Tilo                  0.156   s_has_grain_A_4_P_4
                                                       lut15351_2002
    SLICE_X45Y36.B4      net (fanout=3)        0.237   lut15351_2002
    SLICE_X45Y36.B       Tilo                  0.156   s_has_grain_A_4_P_4
                                                       lut9718_538
    SLICE_X48Y36.SR      net (fanout=2)        0.299   ][37770_539
    SLICE_X48Y36.CLK     Tremck      (-Th)    -0.107   s_has_grain_A_4_LDC
                                                       s_has_grain_A_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.331ns (0.617ns logic, 0.714ns route)
                                                       (46.4% logic, 53.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.579ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_4_LDC (LATCH)
  Destination:          s_has_grain_A_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.579ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut9720_540 falling
  Destination Clock:    lut9720_540 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_4_LDC to s_has_grain_A_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y36.AQ      Tcklo                 0.237   s_has_grain_A_4_LDC
                                                       s_has_grain_A_4_LDC
    SLICE_X45Y36.A4      net (fanout=1)        0.387   s_has_grain_A_4_LDC
    SLICE_X45Y36.A       Tilo                  0.156   s_has_grain_A_4_P_4
                                                       lut15351_2002
    SLICE_X45Y36.B4      net (fanout=3)        0.237   lut15351_2002
    SLICE_X45Y36.B       Tilo                  0.156   s_has_grain_A_4_P_4
                                                       lut9718_538
    SLICE_X48Y36.SR      net (fanout=2)        0.299   ][37770_539
    SLICE_X48Y36.CLK     Tremck      (-Th)    -0.107   s_has_grain_A_4_LDC
                                                       s_has_grain_A_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.579ns (0.656ns logic, 0.923ns route)
                                                       (41.5% logic, 58.5% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_4_LDC (SLICE_X48Y36.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.242ns (data path)
  Source:               s_has_grain_A_4_P_4 (FF)
  Destination:          s_has_grain_A_4_LDC (LATCH)
  Data Path Delay:      1.242ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_4_P_4 to s_has_grain_A_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y36.AQ      Tcko                  0.198   s_has_grain_A_4_P_4
                                                       s_has_grain_A_4_P_4
    SLICE_X45Y36.A6      net (fanout=1)        0.017   s_has_grain_A_4_P_4
    SLICE_X45Y36.A       Tilo                  0.156   s_has_grain_A_4_P_4
                                                       lut15351_2002
    SLICE_X45Y36.B4      net (fanout=3)        0.237   lut15351_2002
    SLICE_X45Y36.BMUX    Tilo                  0.203   s_has_grain_A_4_P_4
                                                       lut9720_540
    SLICE_X48Y36.CLK     net (fanout=2)        0.431   lut9720_540
    -------------------------------------------------  ---------------------------
    Total                                      1.242ns (0.557ns logic, 0.685ns route)
                                                       (44.8% logic, 55.2% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_4_LDC (SLICE_X48Y36.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.403ns (data path)
  Source:               s_has_grain_A_4_C_4 (FF)
  Destination:          s_has_grain_A_4_LDC (LATCH)
  Data Path Delay:      1.403ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_4_C_4 to s_has_grain_A_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y36.AQ      Tcko                  0.198   s_has_grain_A_4_C_4
                                                       s_has_grain_A_4_C_4
    SLICE_X45Y36.A5      net (fanout=1)        0.178   s_has_grain_A_4_C_4
    SLICE_X45Y36.A       Tilo                  0.156   s_has_grain_A_4_P_4
                                                       lut15351_2002
    SLICE_X45Y36.B4      net (fanout=3)        0.237   lut15351_2002
    SLICE_X45Y36.BMUX    Tilo                  0.203   s_has_grain_A_4_P_4
                                                       lut9720_540
    SLICE_X48Y36.CLK     net (fanout=2)        0.431   lut9720_540
    -------------------------------------------------  ---------------------------
    Total                                      1.403ns (0.557ns logic, 0.846ns route)
                                                       (39.7% logic, 60.3% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_4_LDC (SLICE_X48Y36.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.651ns (data path)
  Source:               s_has_grain_A_4_LDC (LATCH)
  Destination:          s_has_grain_A_4_LDC (LATCH)
  Data Path Delay:      1.651ns (Levels of Logic = 2)
  Source Clock:         lut9720_540 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_A_4_LDC to s_has_grain_A_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y36.AQ      Tcklo                 0.237   s_has_grain_A_4_LDC
                                                       s_has_grain_A_4_LDC
    SLICE_X45Y36.A4      net (fanout=1)        0.387   s_has_grain_A_4_LDC
    SLICE_X45Y36.A       Tilo                  0.156   s_has_grain_A_4_P_4
                                                       lut15351_2002
    SLICE_X45Y36.B4      net (fanout=3)        0.237   lut15351_2002
    SLICE_X45Y36.BMUX    Tilo                  0.203   s_has_grain_A_4_P_4
                                                       lut9720_540
    SLICE_X48Y36.CLK     net (fanout=2)        0.431   lut9720_540
    -------------------------------------------------  ---------------------------
    Total                                      1.651ns (0.596ns logic, 1.055ns route)
                                                       (36.1% logic, 63.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_A_6_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_A_6_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.158ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_6_LDC (SLICE_X47Y36.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    14.618ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_6_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.158ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9724_543 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X47Y36.D3      net (fanout=83)       1.922   canincfifoline
    SLICE_X47Y36.D       Tilo                  0.259   s_has_grain_A_6_LDC
                                                       lut9722_541
    SLICE_X47Y36.SR      net (fanout=2)        0.306   ][37772_542
    SLICE_X47Y36.CLK     Trck                  0.280   s_has_grain_A_6_LDC
                                                       s_has_grain_A_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.158ns (0.930ns logic, 2.228ns route)
                                                       (29.4% logic, 70.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    15.025ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_A_6_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.751ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut9724_543 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_A_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X47Y36.D4      net (fanout=957)      1.515   i_MAIN_RESET/s_external_reset_1
    SLICE_X47Y36.D       Tilo                  0.259   s_has_grain_A_6_LDC
                                                       lut9722_541
    SLICE_X47Y36.SR      net (fanout=2)        0.306   ][37772_542
    SLICE_X47Y36.CLK     Trck                  0.280   s_has_grain_A_6_LDC
                                                       s_has_grain_A_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.751ns (0.930ns logic, 1.821ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    15.381ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_has_grain_A_6_C_6 (FF)
  Destination:          s_has_grain_A_6_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.395ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9724_543 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_A_6_C_6 to s_has_grain_A_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y36.AQ      Tcko                  0.408   s_has_grain_A_6_C_6
                                                       s_has_grain_A_6_C_6
    SLICE_X47Y36.C2      net (fanout=1)        0.670   s_has_grain_A_6_C_6
    SLICE_X47Y36.C       Tilo                  0.259   s_has_grain_A_6_LDC
                                                       lut15331_1998
    SLICE_X47Y36.D5      net (fanout=3)        0.213   lut15331_1998
    SLICE_X47Y36.D       Tilo                  0.259   s_has_grain_A_6_LDC
                                                       lut9722_541
    SLICE_X47Y36.SR      net (fanout=2)        0.306   ][37772_542
    SLICE_X47Y36.CLK     Trck                  0.280   s_has_grain_A_6_LDC
                                                       s_has_grain_A_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.395ns (1.206ns logic, 1.189ns route)
                                                       (50.4% logic, 49.6% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_6_LDC (SLICE_X47Y36.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  14.840ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_6_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.936ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X47Y36.D3      net (fanout=83)       1.922   canincfifoline
    SLICE_X47Y36.DMUX    Tilo                  0.313   s_has_grain_A_6_LDC
                                                       lut9724_543
    SLICE_X47Y36.CLK     net (fanout=2)        0.310   lut9724_543
    -------------------------------------------------  ---------------------------
    Total                                      2.936ns (0.704ns logic, 2.232ns route)
                                                       (24.0% logic, 76.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.247ns (requirement - data path)
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_A_6_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.529ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_A_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X47Y36.D4      net (fanout=957)      1.515   i_MAIN_RESET/s_external_reset_1
    SLICE_X47Y36.DMUX    Tilo                  0.313   s_has_grain_A_6_LDC
                                                       lut9724_543
    SLICE_X47Y36.CLK     net (fanout=2)        0.310   lut9724_543
    -------------------------------------------------  ---------------------------
    Total                                      2.529ns (0.704ns logic, 1.825ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.603ns (requirement - data path)
  Source:               s_has_grain_A_6_C_6 (FF)
  Destination:          s_has_grain_A_6_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.173ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_A_6_C_6 to s_has_grain_A_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y36.AQ      Tcko                  0.408   s_has_grain_A_6_C_6
                                                       s_has_grain_A_6_C_6
    SLICE_X47Y36.C2      net (fanout=1)        0.670   s_has_grain_A_6_C_6
    SLICE_X47Y36.C       Tilo                  0.259   s_has_grain_A_6_LDC
                                                       lut15331_1998
    SLICE_X47Y36.D5      net (fanout=3)        0.213   lut15331_1998
    SLICE_X47Y36.DMUX    Tilo                  0.313   s_has_grain_A_6_LDC
                                                       lut9724_543
    SLICE_X47Y36.CLK     net (fanout=2)        0.310   lut9724_543
    -------------------------------------------------  ---------------------------
    Total                                      2.173ns (0.980ns logic, 1.193ns route)
                                                       (45.1% logic, 54.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_A_6_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_A_6_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_6_LDC (SLICE_X47Y36.SR), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.060ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_6_LDC (LATCH)
  Destination:          s_has_grain_A_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.060ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut9724_543 falling
  Destination Clock:    lut9724_543 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_6_LDC to s_has_grain_A_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y36.AQ      Tcklo                 0.235   s_has_grain_A_6_LDC
                                                       s_has_grain_A_6_LDC
    SLICE_X47Y36.C3      net (fanout=1)        0.144   s_has_grain_A_6_LDC
    SLICE_X47Y36.C       Tilo                  0.156   s_has_grain_A_6_LDC
                                                       lut15331_1998
    SLICE_X47Y36.D5      net (fanout=3)        0.053   lut15331_1998
    SLICE_X47Y36.D       Tilo                  0.156   s_has_grain_A_6_LDC
                                                       lut9722_541
    SLICE_X47Y36.SR      net (fanout=2)        0.161   ][37772_542
    SLICE_X47Y36.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_6_LDC
                                                       s_has_grain_A_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.060ns (0.702ns logic, 0.358ns route)
                                                       (66.2% logic, 33.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.235ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_6_P_6 (FF)
  Destination:          s_has_grain_A_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.235ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9724_543 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_6_P_6 to s_has_grain_A_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y35.AQ      Tcko                  0.198   s_has_grain_A_6_P_6
                                                       s_has_grain_A_6_P_6
    SLICE_X47Y36.C1      net (fanout=1)        0.356   s_has_grain_A_6_P_6
    SLICE_X47Y36.C       Tilo                  0.156   s_has_grain_A_6_LDC
                                                       lut15331_1998
    SLICE_X47Y36.D5      net (fanout=3)        0.053   lut15331_1998
    SLICE_X47Y36.D       Tilo                  0.156   s_has_grain_A_6_LDC
                                                       lut9722_541
    SLICE_X47Y36.SR      net (fanout=2)        0.161   ][37772_542
    SLICE_X47Y36.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_6_LDC
                                                       s_has_grain_A_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.235ns (0.665ns logic, 0.570ns route)
                                                       (53.8% logic, 46.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.293ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_6_C_6 (FF)
  Destination:          s_has_grain_A_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.293ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9724_543 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_6_C_6 to s_has_grain_A_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y36.AQ      Tcko                  0.200   s_has_grain_A_6_C_6
                                                       s_has_grain_A_6_C_6
    SLICE_X47Y36.C2      net (fanout=1)        0.412   s_has_grain_A_6_C_6
    SLICE_X47Y36.C       Tilo                  0.156   s_has_grain_A_6_LDC
                                                       lut15331_1998
    SLICE_X47Y36.D5      net (fanout=3)        0.053   lut15331_1998
    SLICE_X47Y36.D       Tilo                  0.156   s_has_grain_A_6_LDC
                                                       lut9722_541
    SLICE_X47Y36.SR      net (fanout=2)        0.161   ][37772_542
    SLICE_X47Y36.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_6_LDC
                                                       s_has_grain_A_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.293ns (0.667ns logic, 0.626ns route)
                                                       (51.6% logic, 48.4% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_6_LDC (SLICE_X47Y36.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.958ns (data path)
  Source:               s_has_grain_A_6_LDC (LATCH)
  Destination:          s_has_grain_A_6_LDC (LATCH)
  Data Path Delay:      0.958ns (Levels of Logic = 2)
  Source Clock:         lut9724_543 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_A_6_LDC to s_has_grain_A_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y36.AQ      Tcklo                 0.235   s_has_grain_A_6_LDC
                                                       s_has_grain_A_6_LDC
    SLICE_X47Y36.C3      net (fanout=1)        0.144   s_has_grain_A_6_LDC
    SLICE_X47Y36.C       Tilo                  0.156   s_has_grain_A_6_LDC
                                                       lut15331_1998
    SLICE_X47Y36.D5      net (fanout=3)        0.053   lut15331_1998
    SLICE_X47Y36.DMUX    Tilo                  0.203   s_has_grain_A_6_LDC
                                                       lut9724_543
    SLICE_X47Y36.CLK     net (fanout=2)        0.167   lut9724_543
    -------------------------------------------------  ---------------------------
    Total                                      0.958ns (0.594ns logic, 0.364ns route)
                                                       (62.0% logic, 38.0% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_6_LDC (SLICE_X47Y36.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.133ns (data path)
  Source:               s_has_grain_A_6_P_6 (FF)
  Destination:          s_has_grain_A_6_LDC (LATCH)
  Data Path Delay:      1.133ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_6_P_6 to s_has_grain_A_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y35.AQ      Tcko                  0.198   s_has_grain_A_6_P_6
                                                       s_has_grain_A_6_P_6
    SLICE_X47Y36.C1      net (fanout=1)        0.356   s_has_grain_A_6_P_6
    SLICE_X47Y36.C       Tilo                  0.156   s_has_grain_A_6_LDC
                                                       lut15331_1998
    SLICE_X47Y36.D5      net (fanout=3)        0.053   lut15331_1998
    SLICE_X47Y36.DMUX    Tilo                  0.203   s_has_grain_A_6_LDC
                                                       lut9724_543
    SLICE_X47Y36.CLK     net (fanout=2)        0.167   lut9724_543
    -------------------------------------------------  ---------------------------
    Total                                      1.133ns (0.557ns logic, 0.576ns route)
                                                       (49.2% logic, 50.8% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_6_LDC (SLICE_X47Y36.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.191ns (data path)
  Source:               s_has_grain_A_6_C_6 (FF)
  Destination:          s_has_grain_A_6_LDC (LATCH)
  Data Path Delay:      1.191ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_6_C_6 to s_has_grain_A_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y36.AQ      Tcko                  0.200   s_has_grain_A_6_C_6
                                                       s_has_grain_A_6_C_6
    SLICE_X47Y36.C2      net (fanout=1)        0.412   s_has_grain_A_6_C_6
    SLICE_X47Y36.C       Tilo                  0.156   s_has_grain_A_6_LDC
                                                       lut15331_1998
    SLICE_X47Y36.D5      net (fanout=3)        0.053   lut15331_1998
    SLICE_X47Y36.DMUX    Tilo                  0.203   s_has_grain_A_6_LDC
                                                       lut9724_543
    SLICE_X47Y36.CLK     net (fanout=2)        0.167   lut9724_543
    -------------------------------------------------  ---------------------------
    Total                                      1.191ns (0.559ns logic, 0.632ns route)
                                                       (46.9% logic, 53.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_A_5_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_A_5_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.285ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_5_LDC (SLICE_X42Y39.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  14.491ns (requirement - data path)
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_A_5_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.285ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_A_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X42Y39.C5      net (fanout=957)      1.689   i_MAIN_RESET/s_external_reset_1
    SLICE_X42Y39.CMUX    Tilo                  0.261   s_has_grain_A_5_LDC
                                                       lut9728_546
    SLICE_X42Y39.CLK     net (fanout=2)        0.944   lut9728_546
    -------------------------------------------------  ---------------------------
    Total                                      3.285ns (0.652ns logic, 2.633ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.776ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_5_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.000ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X42Y39.C3      net (fanout=83)       1.404   canincfifoline
    SLICE_X42Y39.CMUX    Tilo                  0.261   s_has_grain_A_5_LDC
                                                       lut9728_546
    SLICE_X42Y39.CLK     net (fanout=2)        0.944   lut9728_546
    -------------------------------------------------  ---------------------------
    Total                                      3.000ns (0.652ns logic, 2.348ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.144ns (requirement - data path)
  Source:               s_has_grain_A_5_LDC (LATCH)
  Destination:          s_has_grain_A_5_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.632ns (Levels of Logic = 2)
  Source Clock:         lut9728_546 falling

  Maximum Data Path at Slow Process Corner: s_has_grain_A_5_LDC to s_has_grain_A_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y39.AQ      Tcklo                 0.498   s_has_grain_A_5_LDC
                                                       s_has_grain_A_5_LDC
    SLICE_X42Y39.B2      net (fanout=1)        0.453   s_has_grain_A_5_LDC
    SLICE_X42Y39.B       Tilo                  0.203   s_has_grain_A_5_LDC
                                                       lut15341_2000
    SLICE_X42Y39.C4      net (fanout=3)        0.273   lut15341_2000
    SLICE_X42Y39.CMUX    Tilo                  0.261   s_has_grain_A_5_LDC
                                                       lut9728_546
    SLICE_X42Y39.CLK     net (fanout=2)        0.944   lut9728_546
    -------------------------------------------------  ---------------------------
    Total                                      2.632ns (0.962ns logic, 1.670ns route)
                                                       (36.6% logic, 63.4% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_5_LDC (SLICE_X42Y39.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    14.718ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_A_5_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.058ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut9728_546 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_A_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X42Y39.C5      net (fanout=957)      1.689   i_MAIN_RESET/s_external_reset_1
    SLICE_X42Y39.C       Tilo                  0.204   s_has_grain_A_5_LDC
                                                       lut9726_544
    SLICE_X42Y39.SR      net (fanout=2)        0.559   ][37774_545
    SLICE_X42Y39.CLK     Trck                  0.215   s_has_grain_A_5_LDC
                                                       s_has_grain_A_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.058ns (0.810ns logic, 2.248ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    15.003ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_5_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.773ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9728_546 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X42Y39.C3      net (fanout=83)       1.404   canincfifoline
    SLICE_X42Y39.C       Tilo                  0.204   s_has_grain_A_5_LDC
                                                       lut9726_544
    SLICE_X42Y39.SR      net (fanout=2)        0.559   ][37774_545
    SLICE_X42Y39.CLK     Trck                  0.215   s_has_grain_A_5_LDC
                                                       s_has_grain_A_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.773ns (0.810ns logic, 1.963ns route)
                                                       (29.2% logic, 70.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    15.371ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_has_grain_A_5_LDC (LATCH)
  Destination:          s_has_grain_A_5_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.405ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         lut9728_546 falling
  Destination Clock:    lut9728_546 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_A_5_LDC to s_has_grain_A_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y39.AQ      Tcklo                 0.498   s_has_grain_A_5_LDC
                                                       s_has_grain_A_5_LDC
    SLICE_X42Y39.B2      net (fanout=1)        0.453   s_has_grain_A_5_LDC
    SLICE_X42Y39.B       Tilo                  0.203   s_has_grain_A_5_LDC
                                                       lut15341_2000
    SLICE_X42Y39.C4      net (fanout=3)        0.273   lut15341_2000
    SLICE_X42Y39.C       Tilo                  0.204   s_has_grain_A_5_LDC
                                                       lut9726_544
    SLICE_X42Y39.SR      net (fanout=2)        0.559   ][37774_545
    SLICE_X42Y39.CLK     Trck                  0.215   s_has_grain_A_5_LDC
                                                       s_has_grain_A_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.405ns (1.120ns logic, 1.285ns route)
                                                       (46.6% logic, 53.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_A_5_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_A_5_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_5_LDC (SLICE_X42Y39.SR), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.100ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_5_C_5 (FF)
  Destination:          s_has_grain_A_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.100ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9728_546 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_5_C_5 to s_has_grain_A_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y39.AQ      Tcko                  0.198   s_has_grain_A_5_C_5
                                                       s_has_grain_A_5_C_5
    SLICE_X42Y39.B5      net (fanout=1)        0.164   s_has_grain_A_5_C_5
    SLICE_X42Y39.B       Tilo                  0.156   s_has_grain_A_5_LDC
                                                       lut15341_2000
    SLICE_X42Y39.C4      net (fanout=3)        0.137   lut15341_2000
    SLICE_X42Y39.C       Tilo                  0.156   s_has_grain_A_5_LDC
                                                       lut9726_544
    SLICE_X42Y39.SR      net (fanout=2)        0.204   ][37774_545
    SLICE_X42Y39.CLK     Tremck      (-Th)    -0.085   s_has_grain_A_5_LDC
                                                       s_has_grain_A_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.100ns (0.595ns logic, 0.505ns route)
                                                       (54.1% logic, 45.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.128ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_5_P_5 (FF)
  Destination:          s_has_grain_A_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.128ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9728_546 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_5_P_5 to s_has_grain_A_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y40.AQ      Tcko                  0.200   s_has_grain_A_5_P_5
                                                       s_has_grain_A_5_P_5
    SLICE_X42Y39.B6      net (fanout=1)        0.190   s_has_grain_A_5_P_5
    SLICE_X42Y39.B       Tilo                  0.156   s_has_grain_A_5_LDC
                                                       lut15341_2000
    SLICE_X42Y39.C4      net (fanout=3)        0.137   lut15341_2000
    SLICE_X42Y39.C       Tilo                  0.156   s_has_grain_A_5_LDC
                                                       lut9726_544
    SLICE_X42Y39.SR      net (fanout=2)        0.204   ][37774_545
    SLICE_X42Y39.CLK     Tremck      (-Th)    -0.085   s_has_grain_A_5_LDC
                                                       s_has_grain_A_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.128ns (0.597ns logic, 0.531ns route)
                                                       (52.9% logic, 47.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.240ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_5_LDC (LATCH)
  Destination:          s_has_grain_A_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.240ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut9728_546 falling
  Destination Clock:    lut9728_546 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_5_LDC to s_has_grain_A_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y39.AQ      Tcklo                 0.277   s_has_grain_A_5_LDC
                                                       s_has_grain_A_5_LDC
    SLICE_X42Y39.B2      net (fanout=1)        0.225   s_has_grain_A_5_LDC
    SLICE_X42Y39.B       Tilo                  0.156   s_has_grain_A_5_LDC
                                                       lut15341_2000
    SLICE_X42Y39.C4      net (fanout=3)        0.137   lut15341_2000
    SLICE_X42Y39.C       Tilo                  0.156   s_has_grain_A_5_LDC
                                                       lut9726_544
    SLICE_X42Y39.SR      net (fanout=2)        0.204   ][37774_545
    SLICE_X42Y39.CLK     Tremck      (-Th)    -0.085   s_has_grain_A_5_LDC
                                                       s_has_grain_A_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.240ns (0.674ns logic, 0.566ns route)
                                                       (54.4% logic, 45.6% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_5_LDC (SLICE_X42Y39.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.354ns (data path)
  Source:               s_has_grain_A_5_C_5 (FF)
  Destination:          s_has_grain_A_5_LDC (LATCH)
  Data Path Delay:      1.354ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_5_C_5 to s_has_grain_A_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X41Y39.AQ      Tcko                  0.198   s_has_grain_A_5_C_5
                                                       s_has_grain_A_5_C_5
    SLICE_X42Y39.B5      net (fanout=1)        0.164   s_has_grain_A_5_C_5
    SLICE_X42Y39.B       Tilo                  0.156   s_has_grain_A_5_LDC
                                                       lut15341_2000
    SLICE_X42Y39.C4      net (fanout=3)        0.137   lut15341_2000
    SLICE_X42Y39.CMUX    Tilo                  0.191   s_has_grain_A_5_LDC
                                                       lut9728_546
    SLICE_X42Y39.CLK     net (fanout=2)        0.508   lut9728_546
    -------------------------------------------------  ---------------------------
    Total                                      1.354ns (0.545ns logic, 0.809ns route)
                                                       (40.3% logic, 59.7% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_5_LDC (SLICE_X42Y39.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.382ns (data path)
  Source:               s_has_grain_A_5_P_5 (FF)
  Destination:          s_has_grain_A_5_LDC (LATCH)
  Data Path Delay:      1.382ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_5_P_5 to s_has_grain_A_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y40.AQ      Tcko                  0.200   s_has_grain_A_5_P_5
                                                       s_has_grain_A_5_P_5
    SLICE_X42Y39.B6      net (fanout=1)        0.190   s_has_grain_A_5_P_5
    SLICE_X42Y39.B       Tilo                  0.156   s_has_grain_A_5_LDC
                                                       lut15341_2000
    SLICE_X42Y39.C4      net (fanout=3)        0.137   lut15341_2000
    SLICE_X42Y39.CMUX    Tilo                  0.191   s_has_grain_A_5_LDC
                                                       lut9728_546
    SLICE_X42Y39.CLK     net (fanout=2)        0.508   lut9728_546
    -------------------------------------------------  ---------------------------
    Total                                      1.382ns (0.547ns logic, 0.835ns route)
                                                       (39.6% logic, 60.4% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_5_LDC (SLICE_X42Y39.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.494ns (data path)
  Source:               s_has_grain_A_5_LDC (LATCH)
  Destination:          s_has_grain_A_5_LDC (LATCH)
  Data Path Delay:      1.494ns (Levels of Logic = 2)
  Source Clock:         lut9728_546 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_A_5_LDC to s_has_grain_A_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y39.AQ      Tcklo                 0.277   s_has_grain_A_5_LDC
                                                       s_has_grain_A_5_LDC
    SLICE_X42Y39.B2      net (fanout=1)        0.225   s_has_grain_A_5_LDC
    SLICE_X42Y39.B       Tilo                  0.156   s_has_grain_A_5_LDC
                                                       lut15341_2000
    SLICE_X42Y39.C4      net (fanout=3)        0.137   lut15341_2000
    SLICE_X42Y39.CMUX    Tilo                  0.191   s_has_grain_A_5_LDC
                                                       lut9728_546
    SLICE_X42Y39.CLK     net (fanout=2)        0.508   lut9728_546
    -------------------------------------------------  ---------------------------
    Total                                      1.494ns (0.624ns logic, 0.870ns route)
                                                       (41.8% logic, 58.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_A_3_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_A_3_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.069ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_3_LDC (SLICE_X36Y40.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  14.707ns (requirement - data path)
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_A_3_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.069ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_A_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X36Y40.B5      net (fanout=957)      1.930   i_MAIN_RESET/s_external_reset_1
    SLICE_X36Y40.BMUX    Tilo                  0.251   s_has_grain_A_3_LDC
                                                       lut9732_549
    SLICE_X36Y40.CLK     net (fanout=2)        0.497   lut9732_549
    -------------------------------------------------  ---------------------------
    Total                                      3.069ns (0.642ns logic, 2.427ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.978ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_3_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.798ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X36Y40.B2      net (fanout=83)       1.659   canincfifoline
    SLICE_X36Y40.BMUX    Tilo                  0.251   s_has_grain_A_3_LDC
                                                       lut9732_549
    SLICE_X36Y40.CLK     net (fanout=2)        0.497   lut9732_549
    -------------------------------------------------  ---------------------------
    Total                                      2.798ns (0.642ns logic, 2.156ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.400ns (requirement - data path)
  Source:               s_has_grain_A_3_C_3 (FF)
  Destination:          s_has_grain_A_3_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.376ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_A_3_C_3 to s_has_grain_A_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y40.AQ      Tcko                  0.447   s_has_grain_A_3_C_3
                                                       s_has_grain_A_3_C_3
    SLICE_X36Y40.A2      net (fanout=1)        0.586   s_has_grain_A_3_C_3
    SLICE_X36Y40.A       Tilo                  0.205   s_has_grain_A_3_LDC
                                                       lut15361_2004
    SLICE_X36Y40.B4      net (fanout=3)        0.390   lut15361_2004
    SLICE_X36Y40.BMUX    Tilo                  0.251   s_has_grain_A_3_LDC
                                                       lut9732_549
    SLICE_X36Y40.CLK     net (fanout=2)        0.497   lut9732_549
    -------------------------------------------------  ---------------------------
    Total                                      2.376ns (0.903ns logic, 1.473ns route)
                                                       (38.0% logic, 62.0% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_3_LDC (SLICE_X36Y40.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    14.713ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_A_3_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.063ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut9732_549 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_A_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X36Y40.B5      net (fanout=957)      1.930   i_MAIN_RESET/s_external_reset_1
    SLICE_X36Y40.B       Tilo                  0.205   s_has_grain_A_3_LDC
                                                       lut9730_547
    SLICE_X36Y40.SR      net (fanout=2)        0.307   ][37776_548
    SLICE_X36Y40.CLK     Trck                  0.230   s_has_grain_A_3_LDC
                                                       s_has_grain_A_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.063ns (0.826ns logic, 2.237ns route)
                                                       (27.0% logic, 73.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    14.984ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_3_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.792ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9732_549 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X36Y40.B2      net (fanout=83)       1.659   canincfifoline
    SLICE_X36Y40.B       Tilo                  0.205   s_has_grain_A_3_LDC
                                                       lut9730_547
    SLICE_X36Y40.SR      net (fanout=2)        0.307   ][37776_548
    SLICE_X36Y40.CLK     Trck                  0.230   s_has_grain_A_3_LDC
                                                       s_has_grain_A_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.792ns (0.826ns logic, 1.966ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    15.406ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_has_grain_A_3_C_3 (FF)
  Destination:          s_has_grain_A_3_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.370ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9732_549 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_A_3_C_3 to s_has_grain_A_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y40.AQ      Tcko                  0.447   s_has_grain_A_3_C_3
                                                       s_has_grain_A_3_C_3
    SLICE_X36Y40.A2      net (fanout=1)        0.586   s_has_grain_A_3_C_3
    SLICE_X36Y40.A       Tilo                  0.205   s_has_grain_A_3_LDC
                                                       lut15361_2004
    SLICE_X36Y40.B4      net (fanout=3)        0.390   lut15361_2004
    SLICE_X36Y40.B       Tilo                  0.205   s_has_grain_A_3_LDC
                                                       lut9730_547
    SLICE_X36Y40.SR      net (fanout=2)        0.307   ][37776_548
    SLICE_X36Y40.CLK     Trck                  0.230   s_has_grain_A_3_LDC
                                                       s_has_grain_A_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.370ns (1.087ns logic, 1.283ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_A_3_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_A_3_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_3_LDC (SLICE_X36Y40.SR), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.999ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_3_LDC (LATCH)
  Destination:          s_has_grain_A_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.999ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut9732_549 falling
  Destination Clock:    lut9732_549 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_3_LDC to s_has_grain_A_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y40.AQ      Tcklo                 0.237   s_has_grain_A_3_LDC
                                                       s_has_grain_A_3_LDC
    SLICE_X36Y40.A6      net (fanout=1)        0.017   s_has_grain_A_3_LDC
    SLICE_X36Y40.A       Tilo                  0.142   s_has_grain_A_3_LDC
                                                       lut15361_2004
    SLICE_X36Y40.B4      net (fanout=3)        0.192   lut15361_2004
    SLICE_X36Y40.B       Tilo                  0.142   s_has_grain_A_3_LDC
                                                       lut9730_547
    SLICE_X36Y40.SR      net (fanout=2)        0.162   ][37776_548
    SLICE_X36Y40.CLK     Tremck      (-Th)    -0.107   s_has_grain_A_3_LDC
                                                       s_has_grain_A_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.999ns (0.628ns logic, 0.371ns route)
                                                       (62.9% logic, 37.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.322ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_3_P_3 (FF)
  Destination:          s_has_grain_A_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.322ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9732_549 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_3_P_3 to s_has_grain_A_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y40.AQ      Tcko                  0.198   s_has_grain_A_3_P_3
                                                       s_has_grain_A_3_P_3
    SLICE_X36Y40.A1      net (fanout=1)        0.379   s_has_grain_A_3_P_3
    SLICE_X36Y40.A       Tilo                  0.142   s_has_grain_A_3_LDC
                                                       lut15361_2004
    SLICE_X36Y40.B4      net (fanout=3)        0.192   lut15361_2004
    SLICE_X36Y40.B       Tilo                  0.142   s_has_grain_A_3_LDC
                                                       lut9730_547
    SLICE_X36Y40.SR      net (fanout=2)        0.162   ][37776_548
    SLICE_X36Y40.CLK     Tremck      (-Th)    -0.107   s_has_grain_A_3_LDC
                                                       s_has_grain_A_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.322ns (0.589ns logic, 0.733ns route)
                                                       (44.6% logic, 55.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.324ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_3_C_3 (FF)
  Destination:          s_has_grain_A_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.324ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9732_549 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_3_C_3 to s_has_grain_A_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y40.AQ      Tcko                  0.234   s_has_grain_A_3_C_3
                                                       s_has_grain_A_3_C_3
    SLICE_X36Y40.A2      net (fanout=1)        0.345   s_has_grain_A_3_C_3
    SLICE_X36Y40.A       Tilo                  0.142   s_has_grain_A_3_LDC
                                                       lut15361_2004
    SLICE_X36Y40.B4      net (fanout=3)        0.192   lut15361_2004
    SLICE_X36Y40.B       Tilo                  0.142   s_has_grain_A_3_LDC
                                                       lut9730_547
    SLICE_X36Y40.SR      net (fanout=2)        0.162   ][37776_548
    SLICE_X36Y40.CLK     Tremck      (-Th)    -0.107   s_has_grain_A_3_LDC
                                                       s_has_grain_A_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.324ns (0.625ns logic, 0.699ns route)
                                                       (47.2% logic, 52.8% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_3_LDC (SLICE_X36Y40.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.067ns (data path)
  Source:               s_has_grain_A_3_LDC (LATCH)
  Destination:          s_has_grain_A_3_LDC (LATCH)
  Data Path Delay:      1.067ns (Levels of Logic = 2)
  Source Clock:         lut9732_549 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_A_3_LDC to s_has_grain_A_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y40.AQ      Tcklo                 0.237   s_has_grain_A_3_LDC
                                                       s_has_grain_A_3_LDC
    SLICE_X36Y40.A6      net (fanout=1)        0.017   s_has_grain_A_3_LDC
    SLICE_X36Y40.A       Tilo                  0.142   s_has_grain_A_3_LDC
                                                       lut15361_2004
    SLICE_X36Y40.B4      net (fanout=3)        0.192   lut15361_2004
    SLICE_X36Y40.BMUX    Tilo                  0.183   s_has_grain_A_3_LDC
                                                       lut9732_549
    SLICE_X36Y40.CLK     net (fanout=2)        0.296   lut9732_549
    -------------------------------------------------  ---------------------------
    Total                                      1.067ns (0.562ns logic, 0.505ns route)
                                                       (52.7% logic, 47.3% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_3_LDC (SLICE_X36Y40.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.390ns (data path)
  Source:               s_has_grain_A_3_P_3 (FF)
  Destination:          s_has_grain_A_3_LDC (LATCH)
  Data Path Delay:      1.390ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_3_P_3 to s_has_grain_A_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y40.AQ      Tcko                  0.198   s_has_grain_A_3_P_3
                                                       s_has_grain_A_3_P_3
    SLICE_X36Y40.A1      net (fanout=1)        0.379   s_has_grain_A_3_P_3
    SLICE_X36Y40.A       Tilo                  0.142   s_has_grain_A_3_LDC
                                                       lut15361_2004
    SLICE_X36Y40.B4      net (fanout=3)        0.192   lut15361_2004
    SLICE_X36Y40.BMUX    Tilo                  0.183   s_has_grain_A_3_LDC
                                                       lut9732_549
    SLICE_X36Y40.CLK     net (fanout=2)        0.296   lut9732_549
    -------------------------------------------------  ---------------------------
    Total                                      1.390ns (0.523ns logic, 0.867ns route)
                                                       (37.6% logic, 62.4% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_3_LDC (SLICE_X36Y40.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.392ns (data path)
  Source:               s_has_grain_A_3_C_3 (FF)
  Destination:          s_has_grain_A_3_LDC (LATCH)
  Data Path Delay:      1.392ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_3_C_3 to s_has_grain_A_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X38Y40.AQ      Tcko                  0.234   s_has_grain_A_3_C_3
                                                       s_has_grain_A_3_C_3
    SLICE_X36Y40.A2      net (fanout=1)        0.345   s_has_grain_A_3_C_3
    SLICE_X36Y40.A       Tilo                  0.142   s_has_grain_A_3_LDC
                                                       lut15361_2004
    SLICE_X36Y40.B4      net (fanout=3)        0.192   lut15361_2004
    SLICE_X36Y40.BMUX    Tilo                  0.183   s_has_grain_A_3_LDC
                                                       lut9732_549
    SLICE_X36Y40.CLK     net (fanout=2)        0.296   lut9732_549
    -------------------------------------------------  ---------------------------
    Total                                      1.392ns (0.559ns logic, 0.833ns route)
                                                       (40.2% logic, 59.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_A_2_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_A_2_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.332ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_2_LDC (SLICE_X39Y41.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    14.444ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_A_2_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.332ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut9736_552 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_A_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X39Y40.B4      net (fanout=957)      1.881   i_MAIN_RESET/s_external_reset_1
    SLICE_X39Y40.B       Tilo                  0.259   s_has_grain_A_2_C_2
                                                       lut9734_550
    SLICE_X39Y41.SR      net (fanout=2)        0.521   ][37778_551
    SLICE_X39Y41.CLK     Trck                  0.280   s_has_grain_A_2_LDC
                                                       s_has_grain_A_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.332ns (0.930ns logic, 2.402ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    14.491ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_has_grain_A_2_LDC (LATCH)
  Destination:          s_has_grain_A_2_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.285ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         lut9736_552 falling
  Destination Clock:    lut9736_552 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_A_2_LDC to s_has_grain_A_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y41.AQ      Tcklo                 0.442   s_has_grain_A_2_LDC
                                                       s_has_grain_A_2_LDC
    SLICE_X39Y40.A4      net (fanout=1)        0.434   s_has_grain_A_2_LDC
    SLICE_X39Y40.A       Tilo                  0.259   s_has_grain_A_2_C_2
                                                       lut15371_2006
    SLICE_X39Y40.B5      net (fanout=3)        1.090   lut15371_2006
    SLICE_X39Y40.B       Tilo                  0.259   s_has_grain_A_2_C_2
                                                       lut9734_550
    SLICE_X39Y41.SR      net (fanout=2)        0.521   ][37778_551
    SLICE_X39Y41.CLK     Trck                  0.280   s_has_grain_A_2_LDC
                                                       s_has_grain_A_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.285ns (1.240ns logic, 2.045ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    14.586ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_has_grain_A_2_P_2 (FF)
  Destination:          s_has_grain_A_2_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.190ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9736_552 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_A_2_P_2 to s_has_grain_A_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y40.CQ      Tcko                  0.408   s_has_grain_A_2_P_2
                                                       s_has_grain_A_2_P_2
    SLICE_X39Y40.A5      net (fanout=1)        0.373   s_has_grain_A_2_P_2
    SLICE_X39Y40.A       Tilo                  0.259   s_has_grain_A_2_C_2
                                                       lut15371_2006
    SLICE_X39Y40.B5      net (fanout=3)        1.090   lut15371_2006
    SLICE_X39Y40.B       Tilo                  0.259   s_has_grain_A_2_C_2
                                                       lut9734_550
    SLICE_X39Y41.SR      net (fanout=2)        0.521   ][37778_551
    SLICE_X39Y41.CLK     Trck                  0.280   s_has_grain_A_2_LDC
                                                       s_has_grain_A_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.190ns (1.206ns logic, 1.984ns route)
                                                       (37.8% logic, 62.2% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_2_LDC (SLICE_X39Y41.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  14.554ns (requirement - data path)
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_A_2_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.222ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_A_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X39Y40.B4      net (fanout=957)      1.881   i_MAIN_RESET/s_external_reset_1
    SLICE_X39Y40.BMUX    Tilo                  0.313   s_has_grain_A_2_C_2
                                                       lut9736_552
    SLICE_X39Y41.CLK     net (fanout=2)        0.637   lut9736_552
    -------------------------------------------------  ---------------------------
    Total                                      3.222ns (0.704ns logic, 2.518ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.601ns (requirement - data path)
  Source:               s_has_grain_A_2_LDC (LATCH)
  Destination:          s_has_grain_A_2_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.175ns (Levels of Logic = 2)
  Source Clock:         lut9736_552 falling

  Maximum Data Path at Slow Process Corner: s_has_grain_A_2_LDC to s_has_grain_A_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y41.AQ      Tcklo                 0.442   s_has_grain_A_2_LDC
                                                       s_has_grain_A_2_LDC
    SLICE_X39Y40.A4      net (fanout=1)        0.434   s_has_grain_A_2_LDC
    SLICE_X39Y40.A       Tilo                  0.259   s_has_grain_A_2_C_2
                                                       lut15371_2006
    SLICE_X39Y40.B5      net (fanout=3)        1.090   lut15371_2006
    SLICE_X39Y40.BMUX    Tilo                  0.313   s_has_grain_A_2_C_2
                                                       lut9736_552
    SLICE_X39Y41.CLK     net (fanout=2)        0.637   lut9736_552
    -------------------------------------------------  ---------------------------
    Total                                      3.175ns (1.014ns logic, 2.161ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.696ns (requirement - data path)
  Source:               s_has_grain_A_2_P_2 (FF)
  Destination:          s_has_grain_A_2_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.080ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_A_2_P_2 to s_has_grain_A_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y40.CQ      Tcko                  0.408   s_has_grain_A_2_P_2
                                                       s_has_grain_A_2_P_2
    SLICE_X39Y40.A5      net (fanout=1)        0.373   s_has_grain_A_2_P_2
    SLICE_X39Y40.A       Tilo                  0.259   s_has_grain_A_2_C_2
                                                       lut15371_2006
    SLICE_X39Y40.B5      net (fanout=3)        1.090   lut15371_2006
    SLICE_X39Y40.BMUX    Tilo                  0.313   s_has_grain_A_2_C_2
                                                       lut9736_552
    SLICE_X39Y41.CLK     net (fanout=2)        0.637   lut9736_552
    -------------------------------------------------  ---------------------------
    Total                                      3.080ns (0.980ns logic, 2.100ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_A_2_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_A_2_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_2_LDC (SLICE_X39Y41.SR), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.612ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_2_C_2 (FF)
  Destination:          s_has_grain_A_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.612ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9736_552 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_2_C_2 to s_has_grain_A_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y40.AQ      Tcko                  0.198   s_has_grain_A_2_C_2
                                                       s_has_grain_A_2_C_2
    SLICE_X39Y40.A6      net (fanout=1)        0.017   s_has_grain_A_2_C_2
    SLICE_X39Y40.A       Tilo                  0.156   s_has_grain_A_2_C_2
                                                       lut15371_2006
    SLICE_X39Y40.B5      net (fanout=3)        0.672   lut15371_2006
    SLICE_X39Y40.B       Tilo                  0.156   s_has_grain_A_2_C_2
                                                       lut9734_550
    SLICE_X39Y41.SR      net (fanout=2)        0.258   ][37778_551
    SLICE_X39Y41.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_2_LDC
                                                       s_has_grain_A_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.612ns (0.665ns logic, 0.947ns route)
                                                       (41.3% logic, 58.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.775ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_2_P_2 (FF)
  Destination:          s_has_grain_A_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.775ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9736_552 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_2_P_2 to s_has_grain_A_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y40.CQ      Tcko                  0.200   s_has_grain_A_2_P_2
                                                       s_has_grain_A_2_P_2
    SLICE_X39Y40.A5      net (fanout=1)        0.178   s_has_grain_A_2_P_2
    SLICE_X39Y40.A       Tilo                  0.156   s_has_grain_A_2_C_2
                                                       lut15371_2006
    SLICE_X39Y40.B5      net (fanout=3)        0.672   lut15371_2006
    SLICE_X39Y40.B       Tilo                  0.156   s_has_grain_A_2_C_2
                                                       lut9734_550
    SLICE_X39Y41.SR      net (fanout=2)        0.258   ][37778_551
    SLICE_X39Y41.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_2_LDC
                                                       s_has_grain_A_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.775ns (0.667ns logic, 1.108ns route)
                                                       (37.6% logic, 62.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.834ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_2_LDC (LATCH)
  Destination:          s_has_grain_A_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.834ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut9736_552 falling
  Destination Clock:    lut9736_552 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_2_LDC to s_has_grain_A_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y41.AQ      Tcklo                 0.235   s_has_grain_A_2_LDC
                                                       s_has_grain_A_2_LDC
    SLICE_X39Y40.A4      net (fanout=1)        0.202   s_has_grain_A_2_LDC
    SLICE_X39Y40.A       Tilo                  0.156   s_has_grain_A_2_C_2
                                                       lut15371_2006
    SLICE_X39Y40.B5      net (fanout=3)        0.672   lut15371_2006
    SLICE_X39Y40.B       Tilo                  0.156   s_has_grain_A_2_C_2
                                                       lut9734_550
    SLICE_X39Y41.SR      net (fanout=2)        0.258   ][37778_551
    SLICE_X39Y41.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_2_LDC
                                                       s_has_grain_A_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.834ns (0.702ns logic, 1.132ns route)
                                                       (38.3% logic, 61.7% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_2_LDC (SLICE_X39Y41.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.638ns (data path)
  Source:               s_has_grain_A_2_C_2 (FF)
  Destination:          s_has_grain_A_2_LDC (LATCH)
  Data Path Delay:      1.638ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_2_C_2 to s_has_grain_A_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y40.AQ      Tcko                  0.198   s_has_grain_A_2_C_2
                                                       s_has_grain_A_2_C_2
    SLICE_X39Y40.A6      net (fanout=1)        0.017   s_has_grain_A_2_C_2
    SLICE_X39Y40.A       Tilo                  0.156   s_has_grain_A_2_C_2
                                                       lut15371_2006
    SLICE_X39Y40.B5      net (fanout=3)        0.672   lut15371_2006
    SLICE_X39Y40.BMUX    Tilo                  0.203   s_has_grain_A_2_C_2
                                                       lut9736_552
    SLICE_X39Y41.CLK     net (fanout=2)        0.392   lut9736_552
    -------------------------------------------------  ---------------------------
    Total                                      1.638ns (0.557ns logic, 1.081ns route)
                                                       (34.0% logic, 66.0% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_2_LDC (SLICE_X39Y41.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.801ns (data path)
  Source:               s_has_grain_A_2_P_2 (FF)
  Destination:          s_has_grain_A_2_LDC (LATCH)
  Data Path Delay:      1.801ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_2_P_2 to s_has_grain_A_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y40.CQ      Tcko                  0.200   s_has_grain_A_2_P_2
                                                       s_has_grain_A_2_P_2
    SLICE_X39Y40.A5      net (fanout=1)        0.178   s_has_grain_A_2_P_2
    SLICE_X39Y40.A       Tilo                  0.156   s_has_grain_A_2_C_2
                                                       lut15371_2006
    SLICE_X39Y40.B5      net (fanout=3)        0.672   lut15371_2006
    SLICE_X39Y40.BMUX    Tilo                  0.203   s_has_grain_A_2_C_2
                                                       lut9736_552
    SLICE_X39Y41.CLK     net (fanout=2)        0.392   lut9736_552
    -------------------------------------------------  ---------------------------
    Total                                      1.801ns (0.559ns logic, 1.242ns route)
                                                       (31.0% logic, 69.0% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_2_LDC (SLICE_X39Y41.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.860ns (data path)
  Source:               s_has_grain_A_2_LDC (LATCH)
  Destination:          s_has_grain_A_2_LDC (LATCH)
  Data Path Delay:      1.860ns (Levels of Logic = 2)
  Source Clock:         lut9736_552 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_A_2_LDC to s_has_grain_A_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y41.AQ      Tcklo                 0.235   s_has_grain_A_2_LDC
                                                       s_has_grain_A_2_LDC
    SLICE_X39Y40.A4      net (fanout=1)        0.202   s_has_grain_A_2_LDC
    SLICE_X39Y40.A       Tilo                  0.156   s_has_grain_A_2_C_2
                                                       lut15371_2006
    SLICE_X39Y40.B5      net (fanout=3)        0.672   lut15371_2006
    SLICE_X39Y40.BMUX    Tilo                  0.203   s_has_grain_A_2_C_2
                                                       lut9736_552
    SLICE_X39Y41.CLK     net (fanout=2)        0.392   lut9736_552
    -------------------------------------------------  ---------------------------
    Total                                      1.860ns (0.594ns logic, 1.266ns route)
                                                       (31.9% logic, 68.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_A_1_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_A_1_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.538ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_1_LDC (SLICE_X40Y34.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    14.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_A_1_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.538ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut9740_555 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_A_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X39Y34.D5      net (fanout=957)      2.165   i_MAIN_RESET/s_external_reset_1
    SLICE_X39Y34.D       Tilo                  0.259   s_has_grain_A_1_C_1
                                                       lut9738_553
    SLICE_X40Y34.SR      net (fanout=2)        0.493   ][37780_554
    SLICE_X40Y34.CLK     Trck                  0.230   s_has_grain_A_1_LDC
                                                       s_has_grain_A_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.538ns (0.880ns logic, 2.658ns route)
                                                       (24.9% logic, 75.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    15.213ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_has_grain_A_1_LDC (LATCH)
  Destination:          s_has_grain_A_1_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.563ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         lut9740_555 falling
  Destination Clock:    lut9740_555 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_A_1_LDC to s_has_grain_A_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y34.AQ      Tcklo                 0.426   s_has_grain_A_1_LDC
                                                       s_has_grain_A_1_LDC
    SLICE_X39Y34.C4      net (fanout=1)        0.481   s_has_grain_A_1_LDC
    SLICE_X39Y34.C       Tilo                  0.259   s_has_grain_A_1_C_1
                                                       lut15381_2008
    SLICE_X39Y34.D4      net (fanout=3)        0.415   lut15381_2008
    SLICE_X39Y34.D       Tilo                  0.259   s_has_grain_A_1_C_1
                                                       lut9738_553
    SLICE_X40Y34.SR      net (fanout=2)        0.493   ][37780_554
    SLICE_X40Y34.CLK     Trck                  0.230   s_has_grain_A_1_LDC
                                                       s_has_grain_A_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.563ns (1.174ns logic, 1.389ns route)
                                                       (45.8% logic, 54.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    15.425ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_has_grain_A_1_P_1 (FF)
  Destination:          s_has_grain_A_1_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.351ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9740_555 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_A_1_P_1 to s_has_grain_A_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y34.AQ      Tcko                  0.391   s_has_grain_A_1_P_1
                                                       s_has_grain_A_1_P_1
    SLICE_X39Y34.C6      net (fanout=1)        0.304   s_has_grain_A_1_P_1
    SLICE_X39Y34.C       Tilo                  0.259   s_has_grain_A_1_C_1
                                                       lut15381_2008
    SLICE_X39Y34.D4      net (fanout=3)        0.415   lut15381_2008
    SLICE_X39Y34.D       Tilo                  0.259   s_has_grain_A_1_C_1
                                                       lut9738_553
    SLICE_X40Y34.SR      net (fanout=2)        0.493   ][37780_554
    SLICE_X40Y34.CLK     Trck                  0.230   s_has_grain_A_1_LDC
                                                       s_has_grain_A_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.351ns (1.139ns logic, 1.212ns route)
                                                       (48.4% logic, 51.6% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_1_LDC (SLICE_X40Y34.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  14.411ns (requirement - data path)
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_A_1_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.365ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_A_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X39Y34.D5      net (fanout=957)      2.165   i_MAIN_RESET/s_external_reset_1
    SLICE_X39Y34.DMUX    Tilo                  0.313   s_has_grain_A_1_C_1
                                                       lut9740_555
    SLICE_X40Y34.CLK     net (fanout=2)        0.496   lut9740_555
    -------------------------------------------------  ---------------------------
    Total                                      3.365ns (0.704ns logic, 2.661ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.386ns (requirement - data path)
  Source:               s_has_grain_A_1_LDC (LATCH)
  Destination:          s_has_grain_A_1_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.390ns (Levels of Logic = 2)
  Source Clock:         lut9740_555 falling

  Maximum Data Path at Slow Process Corner: s_has_grain_A_1_LDC to s_has_grain_A_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y34.AQ      Tcklo                 0.426   s_has_grain_A_1_LDC
                                                       s_has_grain_A_1_LDC
    SLICE_X39Y34.C4      net (fanout=1)        0.481   s_has_grain_A_1_LDC
    SLICE_X39Y34.C       Tilo                  0.259   s_has_grain_A_1_C_1
                                                       lut15381_2008
    SLICE_X39Y34.D4      net (fanout=3)        0.415   lut15381_2008
    SLICE_X39Y34.DMUX    Tilo                  0.313   s_has_grain_A_1_C_1
                                                       lut9740_555
    SLICE_X40Y34.CLK     net (fanout=2)        0.496   lut9740_555
    -------------------------------------------------  ---------------------------
    Total                                      2.390ns (0.998ns logic, 1.392ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.598ns (requirement - data path)
  Source:               s_has_grain_A_1_P_1 (FF)
  Destination:          s_has_grain_A_1_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.178ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_A_1_P_1 to s_has_grain_A_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y34.AQ      Tcko                  0.391   s_has_grain_A_1_P_1
                                                       s_has_grain_A_1_P_1
    SLICE_X39Y34.C6      net (fanout=1)        0.304   s_has_grain_A_1_P_1
    SLICE_X39Y34.C       Tilo                  0.259   s_has_grain_A_1_C_1
                                                       lut15381_2008
    SLICE_X39Y34.D4      net (fanout=3)        0.415   lut15381_2008
    SLICE_X39Y34.DMUX    Tilo                  0.313   s_has_grain_A_1_C_1
                                                       lut9740_555
    SLICE_X40Y34.CLK     net (fanout=2)        0.496   lut9740_555
    -------------------------------------------------  ---------------------------
    Total                                      2.178ns (0.963ns logic, 1.215ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_A_1_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_A_1_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_1_LDC (SLICE_X40Y34.SR), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.249ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_1_P_1 (FF)
  Destination:          s_has_grain_A_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.249ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9740_555 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_1_P_1 to s_has_grain_A_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y34.AQ      Tcko                  0.198   s_has_grain_A_1_P_1
                                                       s_has_grain_A_1_P_1
    SLICE_X39Y34.C6      net (fanout=1)        0.123   s_has_grain_A_1_P_1
    SLICE_X39Y34.C       Tilo                  0.156   s_has_grain_A_1_C_1
                                                       lut15381_2008
    SLICE_X39Y34.D4      net (fanout=3)        0.240   lut15381_2008
    SLICE_X39Y34.D       Tilo                  0.156   s_has_grain_A_1_C_1
                                                       lut9738_553
    SLICE_X40Y34.SR      net (fanout=2)        0.269   ][37780_554
    SLICE_X40Y34.CLK     Tremck      (-Th)    -0.107   s_has_grain_A_1_LDC
                                                       s_has_grain_A_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.249ns (0.617ns logic, 0.632ns route)
                                                       (49.4% logic, 50.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.270ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_1_C_1 (FF)
  Destination:          s_has_grain_A_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.270ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9740_555 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_1_C_1 to s_has_grain_A_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y34.AQ      Tcko                  0.198   s_has_grain_A_1_C_1
                                                       s_has_grain_A_1_C_1
    SLICE_X39Y34.C3      net (fanout=1)        0.144   s_has_grain_A_1_C_1
    SLICE_X39Y34.C       Tilo                  0.156   s_has_grain_A_1_C_1
                                                       lut15381_2008
    SLICE_X39Y34.D4      net (fanout=3)        0.240   lut15381_2008
    SLICE_X39Y34.D       Tilo                  0.156   s_has_grain_A_1_C_1
                                                       lut9738_553
    SLICE_X40Y34.SR      net (fanout=2)        0.269   ][37780_554
    SLICE_X40Y34.CLK     Tremck      (-Th)    -0.107   s_has_grain_A_1_LDC
                                                       s_has_grain_A_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.270ns (0.617ns logic, 0.653ns route)
                                                       (48.6% logic, 51.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.314ns (requirement - (clock path skew + uncertainty - data path))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.314ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9740_555 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: canincfifoline to s_has_grain_A_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.198   canincfifoline
                                                       canincfifoline
    SLICE_X39Y34.D3      net (fanout=83)       0.584   canincfifoline
    SLICE_X39Y34.D       Tilo                  0.156   s_has_grain_A_1_C_1
                                                       lut9738_553
    SLICE_X40Y34.SR      net (fanout=2)        0.269   ][37780_554
    SLICE_X40Y34.CLK     Tremck      (-Th)    -0.107   s_has_grain_A_1_LDC
                                                       s_has_grain_A_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.314ns (0.461ns logic, 0.853ns route)
                                                       (35.1% logic, 64.9% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_1_LDC (SLICE_X40Y34.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.194ns (data path)
  Source:               s_has_grain_A_1_P_1 (FF)
  Destination:          s_has_grain_A_1_LDC (LATCH)
  Data Path Delay:      1.194ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_1_P_1 to s_has_grain_A_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y34.AQ      Tcko                  0.198   s_has_grain_A_1_P_1
                                                       s_has_grain_A_1_P_1
    SLICE_X39Y34.C6      net (fanout=1)        0.123   s_has_grain_A_1_P_1
    SLICE_X39Y34.C       Tilo                  0.156   s_has_grain_A_1_C_1
                                                       lut15381_2008
    SLICE_X39Y34.D4      net (fanout=3)        0.240   lut15381_2008
    SLICE_X39Y34.DMUX    Tilo                  0.203   s_has_grain_A_1_C_1
                                                       lut9740_555
    SLICE_X40Y34.CLK     net (fanout=2)        0.274   lut9740_555
    -------------------------------------------------  ---------------------------
    Total                                      1.194ns (0.557ns logic, 0.637ns route)
                                                       (46.6% logic, 53.4% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_1_LDC (SLICE_X40Y34.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.215ns (data path)
  Source:               s_has_grain_A_1_C_1 (FF)
  Destination:          s_has_grain_A_1_LDC (LATCH)
  Data Path Delay:      1.215ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_1_C_1 to s_has_grain_A_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y34.AQ      Tcko                  0.198   s_has_grain_A_1_C_1
                                                       s_has_grain_A_1_C_1
    SLICE_X39Y34.C3      net (fanout=1)        0.144   s_has_grain_A_1_C_1
    SLICE_X39Y34.C       Tilo                  0.156   s_has_grain_A_1_C_1
                                                       lut15381_2008
    SLICE_X39Y34.D4      net (fanout=3)        0.240   lut15381_2008
    SLICE_X39Y34.DMUX    Tilo                  0.203   s_has_grain_A_1_C_1
                                                       lut9740_555
    SLICE_X40Y34.CLK     net (fanout=2)        0.274   lut9740_555
    -------------------------------------------------  ---------------------------
    Total                                      1.215ns (0.557ns logic, 0.658ns route)
                                                       (45.8% logic, 54.2% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_1_LDC (SLICE_X40Y34.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.259ns (data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_1_LDC (LATCH)
  Data Path Delay:      1.259ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: canincfifoline to s_has_grain_A_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.198   canincfifoline
                                                       canincfifoline
    SLICE_X39Y34.D3      net (fanout=83)       0.584   canincfifoline
    SLICE_X39Y34.DMUX    Tilo                  0.203   s_has_grain_A_1_C_1
                                                       lut9740_555
    SLICE_X40Y34.CLK     net (fanout=2)        0.274   lut9740_555
    -------------------------------------------------  ---------------------------
    Total                                      1.259ns (0.401ns logic, 0.858ns route)
                                                       (31.9% logic, 68.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_A_0_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_A_0_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.145ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_0_LDC (SLICE_X39Y42.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    14.631ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_0_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.145ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9744_558 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X38Y42.B3      net (fanout=83)       1.964   canincfifoline
    SLICE_X38Y42.B       Tilo                  0.203   s_has_grain_A_16_C_16
                                                       lut9742_556
    SLICE_X39Y42.SR      net (fanout=2)        0.307   ][37782_557
    SLICE_X39Y42.CLK     Trck                  0.280   s_has_grain_A_0_LDC
                                                       s_has_grain_A_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.145ns (0.874ns logic, 2.271ns route)
                                                       (27.8% logic, 72.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    14.797ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_A_0_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.979ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut9744_558 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_A_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X38Y42.B2      net (fanout=957)      1.798   i_MAIN_RESET/s_external_reset_1
    SLICE_X38Y42.B       Tilo                  0.203   s_has_grain_A_16_C_16
                                                       lut9742_556
    SLICE_X39Y42.SR      net (fanout=2)        0.307   ][37782_557
    SLICE_X39Y42.CLK     Trck                  0.280   s_has_grain_A_0_LDC
                                                       s_has_grain_A_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.979ns (0.874ns logic, 2.105ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    15.017ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_has_grain_A_0_LDC (LATCH)
  Destination:          s_has_grain_A_0_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.759ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         lut9744_558 falling
  Destination Clock:    lut9744_558 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_A_0_LDC to s_has_grain_A_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y42.AQ      Tcklo                 0.442   s_has_grain_A_0_LDC
                                                       s_has_grain_A_0_LDC
    SLICE_X38Y42.A3      net (fanout=1)        0.930   s_has_grain_A_0_LDC
    SLICE_X38Y42.A       Tilo                  0.203   s_has_grain_A_16_C_16
                                                       lut15391_2010
    SLICE_X38Y42.B4      net (fanout=3)        0.394   lut15391_2010
    SLICE_X38Y42.B       Tilo                  0.203   s_has_grain_A_16_C_16
                                                       lut9742_556
    SLICE_X39Y42.SR      net (fanout=2)        0.307   ][37782_557
    SLICE_X39Y42.CLK     Trck                  0.280   s_has_grain_A_0_LDC
                                                       s_has_grain_A_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.759ns (1.128ns logic, 1.631ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_0_LDC (SLICE_X39Y42.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  14.655ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_A_0_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.121ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_A_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X38Y42.B3      net (fanout=83)       1.964   canincfifoline
    SLICE_X38Y42.BMUX    Tilo                  0.261   s_has_grain_A_16_C_16
                                                       lut9744_558
    SLICE_X39Y42.CLK     net (fanout=2)        0.505   lut9744_558
    -------------------------------------------------  ---------------------------
    Total                                      3.121ns (0.652ns logic, 2.469ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.821ns (requirement - data path)
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_A_0_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.955ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_A_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X38Y42.B2      net (fanout=957)      1.798   i_MAIN_RESET/s_external_reset_1
    SLICE_X38Y42.BMUX    Tilo                  0.261   s_has_grain_A_16_C_16
                                                       lut9744_558
    SLICE_X39Y42.CLK     net (fanout=2)        0.505   lut9744_558
    -------------------------------------------------  ---------------------------
    Total                                      2.955ns (0.652ns logic, 2.303ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.041ns (requirement - data path)
  Source:               s_has_grain_A_0_LDC (LATCH)
  Destination:          s_has_grain_A_0_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.735ns (Levels of Logic = 2)
  Source Clock:         lut9744_558 falling

  Maximum Data Path at Slow Process Corner: s_has_grain_A_0_LDC to s_has_grain_A_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y42.AQ      Tcklo                 0.442   s_has_grain_A_0_LDC
                                                       s_has_grain_A_0_LDC
    SLICE_X38Y42.A3      net (fanout=1)        0.930   s_has_grain_A_0_LDC
    SLICE_X38Y42.A       Tilo                  0.203   s_has_grain_A_16_C_16
                                                       lut15391_2010
    SLICE_X38Y42.B4      net (fanout=3)        0.394   lut15391_2010
    SLICE_X38Y42.BMUX    Tilo                  0.261   s_has_grain_A_16_C_16
                                                       lut9744_558
    SLICE_X39Y42.CLK     net (fanout=2)        0.505   lut9744_558
    -------------------------------------------------  ---------------------------
    Total                                      2.735ns (0.906ns logic, 1.829ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_A_0_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_A_0_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_0_LDC (SLICE_X39Y42.SR), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.205ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_0_C_0 (FF)
  Destination:          s_has_grain_A_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.205ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9744_558 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_0_C_0 to s_has_grain_A_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y42.AQ      Tcko                  0.234   s_has_grain_A_0_C_0
                                                       s_has_grain_A_0_C_0
    SLICE_X38Y42.A6      net (fanout=1)        0.158   s_has_grain_A_0_C_0
    SLICE_X38Y42.A       Tilo                  0.156   s_has_grain_A_16_C_16
                                                       lut15391_2010
    SLICE_X38Y42.B4      net (fanout=3)        0.184   lut15391_2010
    SLICE_X38Y42.B       Tilo                  0.156   s_has_grain_A_16_C_16
                                                       lut9742_556
    SLICE_X39Y42.SR      net (fanout=2)        0.162   ][37782_557
    SLICE_X39Y42.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_0_LDC
                                                       s_has_grain_A_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.205ns (0.701ns logic, 0.504ns route)
                                                       (58.2% logic, 41.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.284ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_0_P_0 (FF)
  Destination:          s_has_grain_A_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.284ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9744_558 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_0_P_0 to s_has_grain_A_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y41.AQ      Tcko                  0.200   s_has_grain_A_0_P_0
                                                       s_has_grain_A_0_P_0
    SLICE_X38Y42.A5      net (fanout=1)        0.271   s_has_grain_A_0_P_0
    SLICE_X38Y42.A       Tilo                  0.156   s_has_grain_A_16_C_16
                                                       lut15391_2010
    SLICE_X38Y42.B4      net (fanout=3)        0.184   lut15391_2010
    SLICE_X38Y42.B       Tilo                  0.156   s_has_grain_A_16_C_16
                                                       lut9742_556
    SLICE_X39Y42.SR      net (fanout=2)        0.162   ][37782_557
    SLICE_X39Y42.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_0_LDC
                                                       s_has_grain_A_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.284ns (0.667ns logic, 0.617ns route)
                                                       (51.9% logic, 48.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.572ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_A_0_LDC (LATCH)
  Destination:          s_has_grain_A_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.572ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut9744_558 falling
  Destination Clock:    lut9744_558 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_0_LDC to s_has_grain_A_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y42.AQ      Tcklo                 0.235   s_has_grain_A_0_LDC
                                                       s_has_grain_A_0_LDC
    SLICE_X38Y42.A3      net (fanout=1)        0.524   s_has_grain_A_0_LDC
    SLICE_X38Y42.A       Tilo                  0.156   s_has_grain_A_16_C_16
                                                       lut15391_2010
    SLICE_X38Y42.B4      net (fanout=3)        0.184   lut15391_2010
    SLICE_X38Y42.B       Tilo                  0.156   s_has_grain_A_16_C_16
                                                       lut9742_556
    SLICE_X39Y42.SR      net (fanout=2)        0.162   ][37782_557
    SLICE_X39Y42.CLK     Tremck      (-Th)    -0.155   s_has_grain_A_0_LDC
                                                       s_has_grain_A_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.572ns (0.702ns logic, 0.870ns route)
                                                       (44.7% logic, 55.3% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_0_LDC (SLICE_X39Y42.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.227ns (data path)
  Source:               s_has_grain_A_0_C_0 (FF)
  Destination:          s_has_grain_A_0_LDC (LATCH)
  Data Path Delay:      1.227ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_0_C_0 to s_has_grain_A_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y42.AQ      Tcko                  0.234   s_has_grain_A_0_C_0
                                                       s_has_grain_A_0_C_0
    SLICE_X38Y42.A6      net (fanout=1)        0.158   s_has_grain_A_0_C_0
    SLICE_X38Y42.A       Tilo                  0.156   s_has_grain_A_16_C_16
                                                       lut15391_2010
    SLICE_X38Y42.B4      net (fanout=3)        0.184   lut15391_2010
    SLICE_X38Y42.BMUX    Tilo                  0.191   s_has_grain_A_16_C_16
                                                       lut9744_558
    SLICE_X39Y42.CLK     net (fanout=2)        0.304   lut9744_558
    -------------------------------------------------  ---------------------------
    Total                                      1.227ns (0.581ns logic, 0.646ns route)
                                                       (47.4% logic, 52.6% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_0_LDC (SLICE_X39Y42.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.306ns (data path)
  Source:               s_has_grain_A_0_P_0 (FF)
  Destination:          s_has_grain_A_0_LDC (LATCH)
  Data Path Delay:      1.306ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_A_0_P_0 to s_has_grain_A_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y41.AQ      Tcko                  0.200   s_has_grain_A_0_P_0
                                                       s_has_grain_A_0_P_0
    SLICE_X38Y42.A5      net (fanout=1)        0.271   s_has_grain_A_0_P_0
    SLICE_X38Y42.A       Tilo                  0.156   s_has_grain_A_16_C_16
                                                       lut15391_2010
    SLICE_X38Y42.B4      net (fanout=3)        0.184   lut15391_2010
    SLICE_X38Y42.BMUX    Tilo                  0.191   s_has_grain_A_16_C_16
                                                       lut9744_558
    SLICE_X39Y42.CLK     net (fanout=2)        0.304   lut9744_558
    -------------------------------------------------  ---------------------------
    Total                                      1.306ns (0.547ns logic, 0.759ns route)
                                                       (41.9% logic, 58.1% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_A_0_LDC (SLICE_X39Y42.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.594ns (data path)
  Source:               s_has_grain_A_0_LDC (LATCH)
  Destination:          s_has_grain_A_0_LDC (LATCH)
  Data Path Delay:      1.594ns (Levels of Logic = 2)
  Source Clock:         lut9744_558 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_A_0_LDC to s_has_grain_A_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y42.AQ      Tcklo                 0.235   s_has_grain_A_0_LDC
                                                       s_has_grain_A_0_LDC
    SLICE_X38Y42.A3      net (fanout=1)        0.524   s_has_grain_A_0_LDC
    SLICE_X38Y42.A       Tilo                  0.156   s_has_grain_A_16_C_16
                                                       lut15391_2010
    SLICE_X38Y42.B4      net (fanout=3)        0.184   lut15391_2010
    SLICE_X38Y42.BMUX    Tilo                  0.191   s_has_grain_A_16_C_16
                                                       lut9744_558
    SLICE_X39Y42.CLK     net (fanout=2)        0.304   lut9744_558
    -------------------------------------------------  ---------------------------
    Total                                      1.594ns (0.582ns logic, 1.012ns route)
                                                       (36.5% logic, 63.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_B_31_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_B_31_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.382ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_31_LDC (SLICE_X51Y22.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    13.394ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_B_31_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.382ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut9748_561 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_B_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X51Y23.B5      net (fanout=957)      3.164   i_MAIN_RESET/s_external_reset_1
    SLICE_X51Y23.B       Tilo                  0.259   s_has_grain_B_31_P_31
                                                       lut9746_559
    SLICE_X51Y22.SR      net (fanout=2)        0.288   ][37784_560
    SLICE_X51Y22.CLK     Trck                  0.280   s_has_grain_B_31_LDC
                                                       s_has_grain_B_31_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.382ns (0.930ns logic, 3.452ns route)
                                                       (21.2% logic, 78.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    13.614ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_31_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.162ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9748_561 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X51Y23.B3      net (fanout=83)       2.944   canincfifoline
    SLICE_X51Y23.B       Tilo                  0.259   s_has_grain_B_31_P_31
                                                       lut9746_559
    SLICE_X51Y22.SR      net (fanout=2)        0.288   ][37784_560
    SLICE_X51Y22.CLK     Trck                  0.280   s_has_grain_B_31_LDC
                                                       s_has_grain_B_31_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.162ns (0.930ns logic, 3.232ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    14.981ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_has_grain_B_31_LDC (LATCH)
  Destination:          s_has_grain_B_31_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.795ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         lut9748_561 falling
  Destination Clock:    lut9748_561 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_31_LDC to s_has_grain_B_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y22.AQ      Tcklo                 0.442   s_has_grain_B_31_LDC
                                                       s_has_grain_B_31_LDC
    SLICE_X51Y23.A3      net (fanout=1)        0.452   s_has_grain_B_31_LDC
    SLICE_X51Y23.A       Tilo                  0.259   s_has_grain_B_31_P_31
                                                       lut15401_2012
    SLICE_X51Y23.B1      net (fanout=3)        0.815   lut15401_2012
    SLICE_X51Y23.B       Tilo                  0.259   s_has_grain_B_31_P_31
                                                       lut9746_559
    SLICE_X51Y22.SR      net (fanout=2)        0.288   ][37784_560
    SLICE_X51Y22.CLK     Trck                  0.280   s_has_grain_B_31_LDC
                                                       s_has_grain_B_31_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.795ns (1.240ns logic, 1.555ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_31_LDC (SLICE_X51Y22.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  13.438ns (requirement - data path)
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_B_31_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.338ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_B_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X51Y23.B5      net (fanout=957)      3.164   i_MAIN_RESET/s_external_reset_1
    SLICE_X51Y23.BMUX    Tilo                  0.313   s_has_grain_B_31_P_31
                                                       lut9748_561
    SLICE_X51Y22.CLK     net (fanout=2)        0.470   lut9748_561
    -------------------------------------------------  ---------------------------
    Total                                      4.338ns (0.704ns logic, 3.634ns route)
                                                       (16.2% logic, 83.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.658ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_31_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.118ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X51Y23.B3      net (fanout=83)       2.944   canincfifoline
    SLICE_X51Y23.BMUX    Tilo                  0.313   s_has_grain_B_31_P_31
                                                       lut9748_561
    SLICE_X51Y22.CLK     net (fanout=2)        0.470   lut9748_561
    -------------------------------------------------  ---------------------------
    Total                                      4.118ns (0.704ns logic, 3.414ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.025ns (requirement - data path)
  Source:               s_has_grain_B_31_LDC (LATCH)
  Destination:          s_has_grain_B_31_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.751ns (Levels of Logic = 2)
  Source Clock:         lut9748_561 falling

  Maximum Data Path at Slow Process Corner: s_has_grain_B_31_LDC to s_has_grain_B_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y22.AQ      Tcklo                 0.442   s_has_grain_B_31_LDC
                                                       s_has_grain_B_31_LDC
    SLICE_X51Y23.A3      net (fanout=1)        0.452   s_has_grain_B_31_LDC
    SLICE_X51Y23.A       Tilo                  0.259   s_has_grain_B_31_P_31
                                                       lut15401_2012
    SLICE_X51Y23.B1      net (fanout=3)        0.815   lut15401_2012
    SLICE_X51Y23.BMUX    Tilo                  0.313   s_has_grain_B_31_P_31
                                                       lut9748_561
    SLICE_X51Y22.CLK     net (fanout=2)        0.470   lut9748_561
    -------------------------------------------------  ---------------------------
    Total                                      2.751ns (1.014ns logic, 1.737ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_B_31_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_B_31_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_31_LDC (SLICE_X51Y22.SR), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.250ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_31_P_31 (FF)
  Destination:          s_has_grain_B_31_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.250ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9748_561 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_31_P_31 to s_has_grain_B_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y23.AQ      Tcko                  0.198   s_has_grain_B_31_P_31
                                                       s_has_grain_B_31_P_31
    SLICE_X51Y23.A6      net (fanout=1)        0.017   s_has_grain_B_31_P_31
    SLICE_X51Y23.A       Tilo                  0.156   s_has_grain_B_31_P_31
                                                       lut15401_2012
    SLICE_X51Y23.B1      net (fanout=3)        0.452   lut15401_2012
    SLICE_X51Y23.B       Tilo                  0.156   s_has_grain_B_31_P_31
                                                       lut9746_559
    SLICE_X51Y22.SR      net (fanout=2)        0.116   ][37784_560
    SLICE_X51Y22.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_31_LDC
                                                       s_has_grain_B_31_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.250ns (0.665ns logic, 0.585ns route)
                                                       (53.2% logic, 46.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.432ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_31_C_31 (FF)
  Destination:          s_has_grain_B_31_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.432ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9748_561 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_31_C_31 to s_has_grain_B_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y24.AQ      Tcko                  0.198   s_has_grain_B_31_C_31
                                                       s_has_grain_B_31_C_31
    SLICE_X51Y23.A4      net (fanout=1)        0.199   s_has_grain_B_31_C_31
    SLICE_X51Y23.A       Tilo                  0.156   s_has_grain_B_31_P_31
                                                       lut15401_2012
    SLICE_X51Y23.B1      net (fanout=3)        0.452   lut15401_2012
    SLICE_X51Y23.B       Tilo                  0.156   s_has_grain_B_31_P_31
                                                       lut9746_559
    SLICE_X51Y22.SR      net (fanout=2)        0.116   ][37784_560
    SLICE_X51Y22.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_31_LDC
                                                       s_has_grain_B_31_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.432ns (0.665ns logic, 0.767ns route)
                                                       (46.4% logic, 53.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.521ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_31_LDC (LATCH)
  Destination:          s_has_grain_B_31_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.521ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut9748_561 falling
  Destination Clock:    lut9748_561 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_31_LDC to s_has_grain_B_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y22.AQ      Tcklo                 0.235   s_has_grain_B_31_LDC
                                                       s_has_grain_B_31_LDC
    SLICE_X51Y23.A3      net (fanout=1)        0.251   s_has_grain_B_31_LDC
    SLICE_X51Y23.A       Tilo                  0.156   s_has_grain_B_31_P_31
                                                       lut15401_2012
    SLICE_X51Y23.B1      net (fanout=3)        0.452   lut15401_2012
    SLICE_X51Y23.B       Tilo                  0.156   s_has_grain_B_31_P_31
                                                       lut9746_559
    SLICE_X51Y22.SR      net (fanout=2)        0.116   ][37784_560
    SLICE_X51Y22.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_31_LDC
                                                       s_has_grain_B_31_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.521ns (0.702ns logic, 0.819ns route)
                                                       (46.2% logic, 53.8% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_31_LDC (SLICE_X51Y22.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.289ns (data path)
  Source:               s_has_grain_B_31_P_31 (FF)
  Destination:          s_has_grain_B_31_LDC (LATCH)
  Data Path Delay:      1.289ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_31_P_31 to s_has_grain_B_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y23.AQ      Tcko                  0.198   s_has_grain_B_31_P_31
                                                       s_has_grain_B_31_P_31
    SLICE_X51Y23.A6      net (fanout=1)        0.017   s_has_grain_B_31_P_31
    SLICE_X51Y23.A       Tilo                  0.156   s_has_grain_B_31_P_31
                                                       lut15401_2012
    SLICE_X51Y23.B1      net (fanout=3)        0.452   lut15401_2012
    SLICE_X51Y23.BMUX    Tilo                  0.203   s_has_grain_B_31_P_31
                                                       lut9748_561
    SLICE_X51Y22.CLK     net (fanout=2)        0.263   lut9748_561
    -------------------------------------------------  ---------------------------
    Total                                      1.289ns (0.557ns logic, 0.732ns route)
                                                       (43.2% logic, 56.8% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_31_LDC (SLICE_X51Y22.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.471ns (data path)
  Source:               s_has_grain_B_31_C_31 (FF)
  Destination:          s_has_grain_B_31_LDC (LATCH)
  Data Path Delay:      1.471ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_31_C_31 to s_has_grain_B_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y24.AQ      Tcko                  0.198   s_has_grain_B_31_C_31
                                                       s_has_grain_B_31_C_31
    SLICE_X51Y23.A4      net (fanout=1)        0.199   s_has_grain_B_31_C_31
    SLICE_X51Y23.A       Tilo                  0.156   s_has_grain_B_31_P_31
                                                       lut15401_2012
    SLICE_X51Y23.B1      net (fanout=3)        0.452   lut15401_2012
    SLICE_X51Y23.BMUX    Tilo                  0.203   s_has_grain_B_31_P_31
                                                       lut9748_561
    SLICE_X51Y22.CLK     net (fanout=2)        0.263   lut9748_561
    -------------------------------------------------  ---------------------------
    Total                                      1.471ns (0.557ns logic, 0.914ns route)
                                                       (37.9% logic, 62.1% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_31_LDC (SLICE_X51Y22.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.560ns (data path)
  Source:               s_has_grain_B_31_LDC (LATCH)
  Destination:          s_has_grain_B_31_LDC (LATCH)
  Data Path Delay:      1.560ns (Levels of Logic = 2)
  Source Clock:         lut9748_561 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_B_31_LDC to s_has_grain_B_31_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y22.AQ      Tcklo                 0.235   s_has_grain_B_31_LDC
                                                       s_has_grain_B_31_LDC
    SLICE_X51Y23.A3      net (fanout=1)        0.251   s_has_grain_B_31_LDC
    SLICE_X51Y23.A       Tilo                  0.156   s_has_grain_B_31_P_31
                                                       lut15401_2012
    SLICE_X51Y23.B1      net (fanout=3)        0.452   lut15401_2012
    SLICE_X51Y23.BMUX    Tilo                  0.203   s_has_grain_B_31_P_31
                                                       lut9748_561
    SLICE_X51Y22.CLK     net (fanout=2)        0.263   lut9748_561
    -------------------------------------------------  ---------------------------
    Total                                      1.560ns (0.594ns logic, 0.966ns route)
                                                       (38.1% logic, 61.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_B_30_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_B_30_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.550ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_30_LDC (SLICE_X52Y22.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  13.226ns (requirement - data path)
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_B_30_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.550ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_B_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X52Y22.B1      net (fanout=957)      3.411   i_MAIN_RESET/s_external_reset_1
    SLICE_X52Y22.BMUX    Tilo                  0.251   s_has_grain_B_30_LDC
                                                       lut9752_564
    SLICE_X52Y22.CLK     net (fanout=2)        0.497   lut9752_564
    -------------------------------------------------  ---------------------------
    Total                                      4.550ns (0.642ns logic, 3.908ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.446ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_30_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.330ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X52Y22.B3      net (fanout=83)       3.191   canincfifoline
    SLICE_X52Y22.BMUX    Tilo                  0.251   s_has_grain_B_30_LDC
                                                       lut9752_564
    SLICE_X52Y22.CLK     net (fanout=2)        0.497   lut9752_564
    -------------------------------------------------  ---------------------------
    Total                                      4.330ns (0.642ns logic, 3.688ns route)
                                                       (14.8% logic, 85.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.412ns (requirement - data path)
  Source:               s_has_grain_B_30_C_30 (FF)
  Destination:          s_has_grain_B_30_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.364ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_30_C_30 to s_has_grain_B_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y23.AQ      Tcko                  0.408   s_has_grain_B_30_C_30
                                                       s_has_grain_B_30_C_30
    SLICE_X52Y22.A1      net (fanout=1)        0.612   s_has_grain_B_30_C_30
    SLICE_X52Y22.A       Tilo                  0.205   s_has_grain_B_30_LDC
                                                       lut15411_2014
    SLICE_X52Y22.B4      net (fanout=3)        0.391   lut15411_2014
    SLICE_X52Y22.BMUX    Tilo                  0.251   s_has_grain_B_30_LDC
                                                       lut9752_564
    SLICE_X52Y22.CLK     net (fanout=2)        0.497   lut9752_564
    -------------------------------------------------  ---------------------------
    Total                                      2.364ns (0.864ns logic, 1.500ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_30_LDC (SLICE_X52Y22.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    13.229ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_B_30_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.547ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut9752_564 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_B_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X52Y22.B1      net (fanout=957)      3.411   i_MAIN_RESET/s_external_reset_1
    SLICE_X52Y22.B       Tilo                  0.205   s_has_grain_B_30_LDC
                                                       lut9750_562
    SLICE_X52Y22.SR      net (fanout=2)        0.310   ][37786_563
    SLICE_X52Y22.CLK     Trck                  0.230   s_has_grain_B_30_LDC
                                                       s_has_grain_B_30_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.547ns (0.826ns logic, 3.721ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    13.449ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_30_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.327ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9752_564 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X52Y22.B3      net (fanout=83)       3.191   canincfifoline
    SLICE_X52Y22.B       Tilo                  0.205   s_has_grain_B_30_LDC
                                                       lut9750_562
    SLICE_X52Y22.SR      net (fanout=2)        0.310   ][37786_563
    SLICE_X52Y22.CLK     Trck                  0.230   s_has_grain_B_30_LDC
                                                       s_has_grain_B_30_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.327ns (0.826ns logic, 3.501ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    15.415ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_has_grain_B_30_C_30 (FF)
  Destination:          s_has_grain_B_30_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.361ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9752_564 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_30_C_30 to s_has_grain_B_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y23.AQ      Tcko                  0.408   s_has_grain_B_30_C_30
                                                       s_has_grain_B_30_C_30
    SLICE_X52Y22.A1      net (fanout=1)        0.612   s_has_grain_B_30_C_30
    SLICE_X52Y22.A       Tilo                  0.205   s_has_grain_B_30_LDC
                                                       lut15411_2014
    SLICE_X52Y22.B4      net (fanout=3)        0.391   lut15411_2014
    SLICE_X52Y22.B       Tilo                  0.205   s_has_grain_B_30_LDC
                                                       lut9750_562
    SLICE_X52Y22.SR      net (fanout=2)        0.310   ][37786_563
    SLICE_X52Y22.CLK     Trck                  0.230   s_has_grain_B_30_LDC
                                                       s_has_grain_B_30_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.361ns (1.048ns logic, 1.313ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_B_30_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_B_30_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_30_LDC (SLICE_X52Y22.SR), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.003ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_30_LDC (LATCH)
  Destination:          s_has_grain_B_30_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.003ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut9752_564 falling
  Destination Clock:    lut9752_564 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_30_LDC to s_has_grain_B_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y22.AQ      Tcklo                 0.237   s_has_grain_B_30_LDC
                                                       s_has_grain_B_30_LDC
    SLICE_X52Y22.A6      net (fanout=1)        0.017   s_has_grain_B_30_LDC
    SLICE_X52Y22.A       Tilo                  0.142   s_has_grain_B_30_LDC
                                                       lut15411_2014
    SLICE_X52Y22.B4      net (fanout=3)        0.193   lut15411_2014
    SLICE_X52Y22.B       Tilo                  0.142   s_has_grain_B_30_LDC
                                                       lut9750_562
    SLICE_X52Y22.SR      net (fanout=2)        0.165   ][37786_563
    SLICE_X52Y22.CLK     Tremck      (-Th)    -0.107   s_has_grain_B_30_LDC
                                                       s_has_grain_B_30_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.003ns (0.628ns logic, 0.375ns route)
                                                       (62.6% logic, 37.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.295ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_30_C_30 (FF)
  Destination:          s_has_grain_B_30_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.295ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9752_564 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_30_C_30 to s_has_grain_B_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y23.AQ      Tcko                  0.200   s_has_grain_B_30_C_30
                                                       s_has_grain_B_30_C_30
    SLICE_X52Y22.A1      net (fanout=1)        0.346   s_has_grain_B_30_C_30
    SLICE_X52Y22.A       Tilo                  0.142   s_has_grain_B_30_LDC
                                                       lut15411_2014
    SLICE_X52Y22.B4      net (fanout=3)        0.193   lut15411_2014
    SLICE_X52Y22.B       Tilo                  0.142   s_has_grain_B_30_LDC
                                                       lut9750_562
    SLICE_X52Y22.SR      net (fanout=2)        0.165   ][37786_563
    SLICE_X52Y22.CLK     Tremck      (-Th)    -0.107   s_has_grain_B_30_LDC
                                                       s_has_grain_B_30_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.295ns (0.591ns logic, 0.704ns route)
                                                       (45.6% logic, 54.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.315ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_30_P_30 (FF)
  Destination:          s_has_grain_B_30_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.315ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9752_564 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_30_P_30 to s_has_grain_B_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y22.AQ      Tcko                  0.198   s_has_grain_B_30_P_30
                                                       s_has_grain_B_30_P_30
    SLICE_X52Y22.A2      net (fanout=1)        0.368   s_has_grain_B_30_P_30
    SLICE_X52Y22.A       Tilo                  0.142   s_has_grain_B_30_LDC
                                                       lut15411_2014
    SLICE_X52Y22.B4      net (fanout=3)        0.193   lut15411_2014
    SLICE_X52Y22.B       Tilo                  0.142   s_has_grain_B_30_LDC
                                                       lut9750_562
    SLICE_X52Y22.SR      net (fanout=2)        0.165   ][37786_563
    SLICE_X52Y22.CLK     Tremck      (-Th)    -0.107   s_has_grain_B_30_LDC
                                                       s_has_grain_B_30_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.315ns (0.589ns logic, 0.726ns route)
                                                       (44.8% logic, 55.2% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_30_LDC (SLICE_X52Y22.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.068ns (data path)
  Source:               s_has_grain_B_30_LDC (LATCH)
  Destination:          s_has_grain_B_30_LDC (LATCH)
  Data Path Delay:      1.068ns (Levels of Logic = 2)
  Source Clock:         lut9752_564 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_B_30_LDC to s_has_grain_B_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y22.AQ      Tcklo                 0.237   s_has_grain_B_30_LDC
                                                       s_has_grain_B_30_LDC
    SLICE_X52Y22.A6      net (fanout=1)        0.017   s_has_grain_B_30_LDC
    SLICE_X52Y22.A       Tilo                  0.142   s_has_grain_B_30_LDC
                                                       lut15411_2014
    SLICE_X52Y22.B4      net (fanout=3)        0.193   lut15411_2014
    SLICE_X52Y22.BMUX    Tilo                  0.183   s_has_grain_B_30_LDC
                                                       lut9752_564
    SLICE_X52Y22.CLK     net (fanout=2)        0.296   lut9752_564
    -------------------------------------------------  ---------------------------
    Total                                      1.068ns (0.562ns logic, 0.506ns route)
                                                       (52.6% logic, 47.4% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_30_LDC (SLICE_X52Y22.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.360ns (data path)
  Source:               s_has_grain_B_30_C_30 (FF)
  Destination:          s_has_grain_B_30_LDC (LATCH)
  Data Path Delay:      1.360ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_30_C_30 to s_has_grain_B_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y23.AQ      Tcko                  0.200   s_has_grain_B_30_C_30
                                                       s_has_grain_B_30_C_30
    SLICE_X52Y22.A1      net (fanout=1)        0.346   s_has_grain_B_30_C_30
    SLICE_X52Y22.A       Tilo                  0.142   s_has_grain_B_30_LDC
                                                       lut15411_2014
    SLICE_X52Y22.B4      net (fanout=3)        0.193   lut15411_2014
    SLICE_X52Y22.BMUX    Tilo                  0.183   s_has_grain_B_30_LDC
                                                       lut9752_564
    SLICE_X52Y22.CLK     net (fanout=2)        0.296   lut9752_564
    -------------------------------------------------  ---------------------------
    Total                                      1.360ns (0.525ns logic, 0.835ns route)
                                                       (38.6% logic, 61.4% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_30_LDC (SLICE_X52Y22.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.380ns (data path)
  Source:               s_has_grain_B_30_P_30 (FF)
  Destination:          s_has_grain_B_30_LDC (LATCH)
  Data Path Delay:      1.380ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_30_P_30 to s_has_grain_B_30_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y22.AQ      Tcko                  0.198   s_has_grain_B_30_P_30
                                                       s_has_grain_B_30_P_30
    SLICE_X52Y22.A2      net (fanout=1)        0.368   s_has_grain_B_30_P_30
    SLICE_X52Y22.A       Tilo                  0.142   s_has_grain_B_30_LDC
                                                       lut15411_2014
    SLICE_X52Y22.B4      net (fanout=3)        0.193   lut15411_2014
    SLICE_X52Y22.BMUX    Tilo                  0.183   s_has_grain_B_30_LDC
                                                       lut9752_564
    SLICE_X52Y22.CLK     net (fanout=2)        0.296   lut9752_564
    -------------------------------------------------  ---------------------------
    Total                                      1.380ns (0.523ns logic, 0.857ns route)
                                                       (37.9% logic, 62.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_B_27_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_B_27_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.927ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_27_LDC (SLICE_X43Y41.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    13.849ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_27_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.927ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9756_567 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X47Y41.B4      net (fanout=83)       2.234   canincfifoline
    SLICE_X47Y41.B       Tilo                  0.259   s_has_grain_B_2_P_2
                                                       lut9754_565
    SLICE_X43Y41.SR      net (fanout=2)        0.763   ][37788_566
    SLICE_X43Y41.CLK     Trck                  0.280   s_has_grain_B_27_LDC
                                                       s_has_grain_B_27_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.927ns (0.930ns logic, 2.997ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    14.543ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_has_grain_B_27_LDC (LATCH)
  Destination:          s_has_grain_B_27_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.233ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         lut9756_567 falling
  Destination Clock:    lut9756_567 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_27_LDC to s_has_grain_B_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y41.AQ      Tcklo                 0.442   s_has_grain_B_27_LDC
                                                       s_has_grain_B_27_LDC
    SLICE_X47Y41.A1      net (fanout=1)        0.863   s_has_grain_B_27_LDC
    SLICE_X47Y41.A       Tilo                  0.259   s_has_grain_B_2_P_2
                                                       lut15441_2020
    SLICE_X47Y41.B5      net (fanout=3)        0.367   lut15441_2020
    SLICE_X47Y41.B       Tilo                  0.259   s_has_grain_B_2_P_2
                                                       lut9754_565
    SLICE_X43Y41.SR      net (fanout=2)        0.763   ][37788_566
    SLICE_X43Y41.CLK     Trck                  0.280   s_has_grain_B_27_LDC
                                                       s_has_grain_B_27_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.233ns (1.240ns logic, 1.993ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    14.734ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_has_grain_B_27_C_27 (FF)
  Destination:          s_has_grain_B_27_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.042ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9756_567 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_27_C_27 to s_has_grain_B_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y41.AQ      Tcko                  0.447   s_has_grain_B_27_C_27
                                                       s_has_grain_B_27_C_27
    SLICE_X47Y41.A5      net (fanout=1)        0.667   s_has_grain_B_27_C_27
    SLICE_X47Y41.A       Tilo                  0.259   s_has_grain_B_2_P_2
                                                       lut15441_2020
    SLICE_X47Y41.B5      net (fanout=3)        0.367   lut15441_2020
    SLICE_X47Y41.B       Tilo                  0.259   s_has_grain_B_2_P_2
                                                       lut9754_565
    SLICE_X43Y41.SR      net (fanout=2)        0.763   ][37788_566
    SLICE_X43Y41.CLK     Trck                  0.280   s_has_grain_B_27_LDC
                                                       s_has_grain_B_27_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.042ns (1.245ns logic, 1.797ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_27_LDC (SLICE_X43Y41.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  14.092ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_27_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.684ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X47Y41.B4      net (fanout=83)       2.234   canincfifoline
    SLICE_X47Y41.BMUX    Tilo                  0.313   s_has_grain_B_2_P_2
                                                       lut9756_567
    SLICE_X43Y41.CLK     net (fanout=2)        0.746   lut9756_567
    -------------------------------------------------  ---------------------------
    Total                                      3.684ns (0.704ns logic, 2.980ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.786ns (requirement - data path)
  Source:               s_has_grain_B_27_LDC (LATCH)
  Destination:          s_has_grain_B_27_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.990ns (Levels of Logic = 2)
  Source Clock:         lut9756_567 falling

  Maximum Data Path at Slow Process Corner: s_has_grain_B_27_LDC to s_has_grain_B_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y41.AQ      Tcklo                 0.442   s_has_grain_B_27_LDC
                                                       s_has_grain_B_27_LDC
    SLICE_X47Y41.A1      net (fanout=1)        0.863   s_has_grain_B_27_LDC
    SLICE_X47Y41.A       Tilo                  0.259   s_has_grain_B_2_P_2
                                                       lut15441_2020
    SLICE_X47Y41.B5      net (fanout=3)        0.367   lut15441_2020
    SLICE_X47Y41.BMUX    Tilo                  0.313   s_has_grain_B_2_P_2
                                                       lut9756_567
    SLICE_X43Y41.CLK     net (fanout=2)        0.746   lut9756_567
    -------------------------------------------------  ---------------------------
    Total                                      2.990ns (1.014ns logic, 1.976ns route)
                                                       (33.9% logic, 66.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.977ns (requirement - data path)
  Source:               s_has_grain_B_27_C_27 (FF)
  Destination:          s_has_grain_B_27_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.799ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_27_C_27 to s_has_grain_B_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y41.AQ      Tcko                  0.447   s_has_grain_B_27_C_27
                                                       s_has_grain_B_27_C_27
    SLICE_X47Y41.A5      net (fanout=1)        0.667   s_has_grain_B_27_C_27
    SLICE_X47Y41.A       Tilo                  0.259   s_has_grain_B_2_P_2
                                                       lut15441_2020
    SLICE_X47Y41.B5      net (fanout=3)        0.367   lut15441_2020
    SLICE_X47Y41.BMUX    Tilo                  0.313   s_has_grain_B_2_P_2
                                                       lut9756_567
    SLICE_X43Y41.CLK     net (fanout=2)        0.746   lut9756_567
    -------------------------------------------------  ---------------------------
    Total                                      2.799ns (1.019ns logic, 1.780ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_B_27_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_B_27_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_27_LDC (SLICE_X43Y41.SR), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.476ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_27_P_27 (FF)
  Destination:          s_has_grain_B_27_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.476ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9756_567 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_27_P_27 to s_has_grain_B_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y41.AQ      Tcko                  0.198   s_has_grain_B_27_P_27
                                                       s_has_grain_B_27_P_27
    SLICE_X47Y41.A6      net (fanout=1)        0.174   s_has_grain_B_27_P_27
    SLICE_X47Y41.A       Tilo                  0.156   s_has_grain_B_2_P_2
                                                       lut15441_2020
    SLICE_X47Y41.B5      net (fanout=3)        0.198   lut15441_2020
    SLICE_X47Y41.B       Tilo                  0.156   s_has_grain_B_2_P_2
                                                       lut9754_565
    SLICE_X43Y41.SR      net (fanout=2)        0.439   ][37788_566
    SLICE_X43Y41.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_27_LDC
                                                       s_has_grain_B_27_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.476ns (0.665ns logic, 0.811ns route)
                                                       (45.1% logic, 54.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.671ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_B_27_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.671ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut9756_567 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_B_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.198   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X47Y41.B3      net (fanout=957)      0.723   i_MAIN_RESET/s_external_reset_1
    SLICE_X47Y41.B       Tilo                  0.156   s_has_grain_B_2_P_2
                                                       lut9754_565
    SLICE_X43Y41.SR      net (fanout=2)        0.439   ][37788_566
    SLICE_X43Y41.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_27_LDC
                                                       s_has_grain_B_27_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.671ns (0.509ns logic, 1.162ns route)
                                                       (30.5% logic, 69.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.710ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_27_C_27 (FF)
  Destination:          s_has_grain_B_27_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.710ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9756_567 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_27_C_27 to s_has_grain_B_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y41.AQ      Tcko                  0.234   s_has_grain_B_27_C_27
                                                       s_has_grain_B_27_C_27
    SLICE_X47Y41.A5      net (fanout=1)        0.372   s_has_grain_B_27_C_27
    SLICE_X47Y41.A       Tilo                  0.156   s_has_grain_B_2_P_2
                                                       lut15441_2020
    SLICE_X47Y41.B5      net (fanout=3)        0.198   lut15441_2020
    SLICE_X47Y41.B       Tilo                  0.156   s_has_grain_B_2_P_2
                                                       lut9754_565
    SLICE_X43Y41.SR      net (fanout=2)        0.439   ][37788_566
    SLICE_X43Y41.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_27_LDC
                                                       s_has_grain_B_27_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.710ns (0.701ns logic, 1.009ns route)
                                                       (41.0% logic, 59.0% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_27_LDC (SLICE_X43Y41.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.326ns (data path)
  Source:               s_has_grain_B_27_P_27 (FF)
  Destination:          s_has_grain_B_27_LDC (LATCH)
  Data Path Delay:      1.326ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_27_P_27 to s_has_grain_B_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X45Y41.AQ      Tcko                  0.198   s_has_grain_B_27_P_27
                                                       s_has_grain_B_27_P_27
    SLICE_X47Y41.A6      net (fanout=1)        0.174   s_has_grain_B_27_P_27
    SLICE_X47Y41.A       Tilo                  0.156   s_has_grain_B_2_P_2
                                                       lut15441_2020
    SLICE_X47Y41.B5      net (fanout=3)        0.198   lut15441_2020
    SLICE_X47Y41.BMUX    Tilo                  0.203   s_has_grain_B_2_P_2
                                                       lut9756_567
    SLICE_X43Y41.CLK     net (fanout=2)        0.397   lut9756_567
    -------------------------------------------------  ---------------------------
    Total                                      1.326ns (0.557ns logic, 0.769ns route)
                                                       (42.0% logic, 58.0% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_27_LDC (SLICE_X43Y41.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.521ns (data path)
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_B_27_LDC (LATCH)
  Data Path Delay:      1.521ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Minimum Data Path at Fast Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_B_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.198   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X47Y41.B3      net (fanout=957)      0.723   i_MAIN_RESET/s_external_reset_1
    SLICE_X47Y41.BMUX    Tilo                  0.203   s_has_grain_B_2_P_2
                                                       lut9756_567
    SLICE_X43Y41.CLK     net (fanout=2)        0.397   lut9756_567
    -------------------------------------------------  ---------------------------
    Total                                      1.521ns (0.401ns logic, 1.120ns route)
                                                       (26.4% logic, 73.6% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_27_LDC (SLICE_X43Y41.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.560ns (data path)
  Source:               s_has_grain_B_27_C_27 (FF)
  Destination:          s_has_grain_B_27_LDC (LATCH)
  Data Path Delay:      1.560ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_27_C_27 to s_has_grain_B_27_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y41.AQ      Tcko                  0.234   s_has_grain_B_27_C_27
                                                       s_has_grain_B_27_C_27
    SLICE_X47Y41.A5      net (fanout=1)        0.372   s_has_grain_B_27_C_27
    SLICE_X47Y41.A       Tilo                  0.156   s_has_grain_B_2_P_2
                                                       lut15441_2020
    SLICE_X47Y41.B5      net (fanout=3)        0.198   lut15441_2020
    SLICE_X47Y41.BMUX    Tilo                  0.203   s_has_grain_B_2_P_2
                                                       lut9756_567
    SLICE_X43Y41.CLK     net (fanout=2)        0.397   lut9756_567
    -------------------------------------------------  ---------------------------
    Total                                      1.560ns (0.593ns logic, 0.967ns route)
                                                       (38.0% logic, 62.0% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_B_29_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_B_29_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.818ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_29_LDC (SLICE_X53Y21.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    12.958ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_29_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.818ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9760_570 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X52Y21.A3      net (fanout=83)       3.369   canincfifoline
    SLICE_X52Y21.A       Tilo                  0.205   s_has_grain_B_29_P_29
                                                       lut9758_568
    SLICE_X53Y21.SR      net (fanout=2)        0.573   ][37790_569
    SLICE_X53Y21.CLK     Trck                  0.280   s_has_grain_B_29_LDC
                                                       s_has_grain_B_29_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.818ns (0.876ns logic, 3.942ns route)
                                                       (18.2% logic, 81.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    13.107ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_B_29_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.669ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut9760_570 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_B_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X52Y21.A4      net (fanout=957)      3.220   i_MAIN_RESET/s_external_reset_1
    SLICE_X52Y21.A       Tilo                  0.205   s_has_grain_B_29_P_29
                                                       lut9758_568
    SLICE_X53Y21.SR      net (fanout=2)        0.573   ][37790_569
    SLICE_X53Y21.CLK     Trck                  0.280   s_has_grain_B_29_LDC
                                                       s_has_grain_B_29_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.669ns (0.876ns logic, 3.793ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    14.738ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_has_grain_B_29_LDC (LATCH)
  Destination:          s_has_grain_B_29_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.038ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         lut9760_570 falling
  Destination Clock:    lut9760_570 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_29_LDC to s_has_grain_B_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y21.AQ      Tcklo                 0.442   s_has_grain_B_29_LDC
                                                       s_has_grain_B_29_LDC
    SLICE_X50Y22.C1      net (fanout=1)        0.667   s_has_grain_B_29_LDC
    SLICE_X50Y22.C       Tilo                  0.204   s_has_grain_B_29_C_29
                                                       lut15421_2016
    SLICE_X52Y21.A1      net (fanout=3)        0.667   lut15421_2016
    SLICE_X52Y21.A       Tilo                  0.205   s_has_grain_B_29_P_29
                                                       lut9758_568
    SLICE_X53Y21.SR      net (fanout=2)        0.573   ][37790_569
    SLICE_X53Y21.CLK     Trck                  0.280   s_has_grain_B_29_LDC
                                                       s_has_grain_B_29_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.038ns (1.131ns logic, 1.907ns route)
                                                       (37.2% logic, 62.8% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_29_LDC (SLICE_X53Y21.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  13.268ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_29_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.508ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X52Y21.A3      net (fanout=83)       3.369   canincfifoline
    SLICE_X52Y21.AMUX    Tilo                  0.251   s_has_grain_B_29_P_29
                                                       lut9760_570
    SLICE_X53Y21.CLK     net (fanout=2)        0.497   lut9760_570
    -------------------------------------------------  ---------------------------
    Total                                      4.508ns (0.642ns logic, 3.866ns route)
                                                       (14.2% logic, 85.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.417ns (requirement - data path)
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_B_29_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.359ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_B_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X52Y21.A4      net (fanout=957)      3.220   i_MAIN_RESET/s_external_reset_1
    SLICE_X52Y21.AMUX    Tilo                  0.251   s_has_grain_B_29_P_29
                                                       lut9760_570
    SLICE_X53Y21.CLK     net (fanout=2)        0.497   lut9760_570
    -------------------------------------------------  ---------------------------
    Total                                      4.359ns (0.642ns logic, 3.717ns route)
                                                       (14.7% logic, 85.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.048ns (requirement - data path)
  Source:               s_has_grain_B_29_LDC (LATCH)
  Destination:          s_has_grain_B_29_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.728ns (Levels of Logic = 2)
  Source Clock:         lut9760_570 falling

  Maximum Data Path at Slow Process Corner: s_has_grain_B_29_LDC to s_has_grain_B_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y21.AQ      Tcklo                 0.442   s_has_grain_B_29_LDC
                                                       s_has_grain_B_29_LDC
    SLICE_X50Y22.C1      net (fanout=1)        0.667   s_has_grain_B_29_LDC
    SLICE_X50Y22.C       Tilo                  0.204   s_has_grain_B_29_C_29
                                                       lut15421_2016
    SLICE_X52Y21.A1      net (fanout=3)        0.667   lut15421_2016
    SLICE_X52Y21.AMUX    Tilo                  0.251   s_has_grain_B_29_P_29
                                                       lut9760_570
    SLICE_X53Y21.CLK     net (fanout=2)        0.497   lut9760_570
    -------------------------------------------------  ---------------------------
    Total                                      2.728ns (0.897ns logic, 1.831ns route)
                                                       (32.9% logic, 67.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_B_29_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_B_29_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_29_LDC (SLICE_X53Y21.SR), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.524ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_29_C_29 (FF)
  Destination:          s_has_grain_B_29_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.524ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9760_570 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_29_C_29 to s_has_grain_B_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y22.AQ      Tcko                  0.234   s_has_grain_B_29_C_29
                                                       s_has_grain_B_29_C_29
    SLICE_X50Y22.C3      net (fanout=1)        0.168   s_has_grain_B_29_C_29
    SLICE_X50Y22.C       Tilo                  0.156   s_has_grain_B_29_C_29
                                                       lut15421_2016
    SLICE_X52Y21.A1      net (fanout=3)        0.383   lut15421_2016
    SLICE_X52Y21.A       Tilo                  0.142   s_has_grain_B_29_P_29
                                                       lut9758_568
    SLICE_X53Y21.SR      net (fanout=2)        0.286   ][37790_569
    SLICE_X53Y21.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_29_LDC
                                                       s_has_grain_B_29_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.524ns (0.687ns logic, 0.837ns route)
                                                       (45.1% logic, 54.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.569ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_29_P_29 (FF)
  Destination:          s_has_grain_B_29_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.569ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9760_570 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_29_P_29 to s_has_grain_B_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y21.AQ      Tcko                  0.200   s_has_grain_B_29_P_29
                                                       s_has_grain_B_29_P_29
    SLICE_X50Y22.C6      net (fanout=1)        0.247   s_has_grain_B_29_P_29
    SLICE_X50Y22.C       Tilo                  0.156   s_has_grain_B_29_C_29
                                                       lut15421_2016
    SLICE_X52Y21.A1      net (fanout=3)        0.383   lut15421_2016
    SLICE_X52Y21.A       Tilo                  0.142   s_has_grain_B_29_P_29
                                                       lut9758_568
    SLICE_X53Y21.SR      net (fanout=2)        0.286   ][37790_569
    SLICE_X53Y21.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_29_LDC
                                                       s_has_grain_B_29_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.569ns (0.653ns logic, 0.916ns route)
                                                       (41.6% logic, 58.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.739ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_29_LDC (LATCH)
  Destination:          s_has_grain_B_29_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.739ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut9760_570 falling
  Destination Clock:    lut9760_570 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_29_LDC to s_has_grain_B_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y21.AQ      Tcklo                 0.235   s_has_grain_B_29_LDC
                                                       s_has_grain_B_29_LDC
    SLICE_X50Y22.C1      net (fanout=1)        0.382   s_has_grain_B_29_LDC
    SLICE_X50Y22.C       Tilo                  0.156   s_has_grain_B_29_C_29
                                                       lut15421_2016
    SLICE_X52Y21.A1      net (fanout=3)        0.383   lut15421_2016
    SLICE_X52Y21.A       Tilo                  0.142   s_has_grain_B_29_P_29
                                                       lut9758_568
    SLICE_X53Y21.SR      net (fanout=2)        0.286   ][37790_569
    SLICE_X53Y21.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_29_LDC
                                                       s_has_grain_B_29_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.739ns (0.688ns logic, 1.051ns route)
                                                       (39.6% logic, 60.4% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_29_LDC (SLICE_X53Y21.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.420ns (data path)
  Source:               s_has_grain_B_29_C_29 (FF)
  Destination:          s_has_grain_B_29_LDC (LATCH)
  Data Path Delay:      1.420ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_29_C_29 to s_has_grain_B_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y22.AQ      Tcko                  0.234   s_has_grain_B_29_C_29
                                                       s_has_grain_B_29_C_29
    SLICE_X50Y22.C3      net (fanout=1)        0.168   s_has_grain_B_29_C_29
    SLICE_X50Y22.C       Tilo                  0.156   s_has_grain_B_29_C_29
                                                       lut15421_2016
    SLICE_X52Y21.A1      net (fanout=3)        0.383   lut15421_2016
    SLICE_X52Y21.AMUX    Tilo                  0.183   s_has_grain_B_29_P_29
                                                       lut9760_570
    SLICE_X53Y21.CLK     net (fanout=2)        0.296   lut9760_570
    -------------------------------------------------  ---------------------------
    Total                                      1.420ns (0.573ns logic, 0.847ns route)
                                                       (40.4% logic, 59.6% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_29_LDC (SLICE_X53Y21.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.465ns (data path)
  Source:               s_has_grain_B_29_P_29 (FF)
  Destination:          s_has_grain_B_29_LDC (LATCH)
  Data Path Delay:      1.465ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_29_P_29 to s_has_grain_B_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y21.AQ      Tcko                  0.200   s_has_grain_B_29_P_29
                                                       s_has_grain_B_29_P_29
    SLICE_X50Y22.C6      net (fanout=1)        0.247   s_has_grain_B_29_P_29
    SLICE_X50Y22.C       Tilo                  0.156   s_has_grain_B_29_C_29
                                                       lut15421_2016
    SLICE_X52Y21.A1      net (fanout=3)        0.383   lut15421_2016
    SLICE_X52Y21.AMUX    Tilo                  0.183   s_has_grain_B_29_P_29
                                                       lut9760_570
    SLICE_X53Y21.CLK     net (fanout=2)        0.296   lut9760_570
    -------------------------------------------------  ---------------------------
    Total                                      1.465ns (0.539ns logic, 0.926ns route)
                                                       (36.8% logic, 63.2% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_29_LDC (SLICE_X53Y21.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.635ns (data path)
  Source:               s_has_grain_B_29_LDC (LATCH)
  Destination:          s_has_grain_B_29_LDC (LATCH)
  Data Path Delay:      1.635ns (Levels of Logic = 2)
  Source Clock:         lut9760_570 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_B_29_LDC to s_has_grain_B_29_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y21.AQ      Tcklo                 0.235   s_has_grain_B_29_LDC
                                                       s_has_grain_B_29_LDC
    SLICE_X50Y22.C1      net (fanout=1)        0.382   s_has_grain_B_29_LDC
    SLICE_X50Y22.C       Tilo                  0.156   s_has_grain_B_29_C_29
                                                       lut15421_2016
    SLICE_X52Y21.A1      net (fanout=3)        0.383   lut15421_2016
    SLICE_X52Y21.AMUX    Tilo                  0.183   s_has_grain_B_29_P_29
                                                       lut9760_570
    SLICE_X53Y21.CLK     net (fanout=2)        0.296   lut9760_570
    -------------------------------------------------  ---------------------------
    Total                                      1.635ns (0.574ns logic, 1.061ns route)
                                                       (35.1% logic, 64.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_B_28_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_B_28_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   5.051ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_28_LDC (SLICE_X51Y20.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  12.725ns (requirement - data path)
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_B_28_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.051ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_B_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X51Y20.B2      net (fanout=957)      3.626   i_MAIN_RESET/s_external_reset_1
    SLICE_X51Y20.BMUX    Tilo                  0.313   s_has_grain_B_28_LDC
                                                       lut9764_573
    SLICE_X51Y20.CLK     net (fanout=2)        0.721   lut9764_573
    -------------------------------------------------  ---------------------------
    Total                                      5.051ns (0.704ns logic, 4.347ns route)
                                                       (13.9% logic, 86.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  12.755ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_28_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      5.021ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X51Y20.B4      net (fanout=83)       3.596   canincfifoline
    SLICE_X51Y20.BMUX    Tilo                  0.313   s_has_grain_B_28_LDC
                                                       lut9764_573
    SLICE_X51Y20.CLK     net (fanout=2)        0.721   lut9764_573
    -------------------------------------------------  ---------------------------
    Total                                      5.021ns (0.704ns logic, 4.317ns route)
                                                       (14.0% logic, 86.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.410ns (requirement - data path)
  Source:               s_has_grain_B_28_P_28 (FF)
  Destination:          s_has_grain_B_28_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.366ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_28_P_28 to s_has_grain_B_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y20.AQ      Tcko                  0.447   s_has_grain_B_28_P_28
                                                       s_has_grain_B_28_P_28
    SLICE_X51Y20.A5      net (fanout=1)        0.787   s_has_grain_B_28_P_28
    SLICE_X51Y20.A       Tilo                  0.259   s_has_grain_B_28_LDC
                                                       lut15431_2018
    SLICE_X51Y20.B3      net (fanout=3)        0.839   lut15431_2018
    SLICE_X51Y20.BMUX    Tilo                  0.313   s_has_grain_B_28_LDC
                                                       lut9764_573
    SLICE_X51Y20.CLK     net (fanout=2)        0.721   lut9764_573
    -------------------------------------------------  ---------------------------
    Total                                      3.366ns (1.019ns logic, 2.347ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_28_LDC (SLICE_X51Y20.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    12.910ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_B_28_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.866ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut9764_573 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_B_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X51Y20.B2      net (fanout=957)      3.626   i_MAIN_RESET/s_external_reset_1
    SLICE_X51Y20.B       Tilo                  0.259   s_has_grain_B_28_LDC
                                                       lut9762_571
    SLICE_X51Y20.SR      net (fanout=2)        0.310   ][37792_572
    SLICE_X51Y20.CLK     Trck                  0.280   s_has_grain_B_28_LDC
                                                       s_has_grain_B_28_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.866ns (0.930ns logic, 3.936ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    12.940ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_28_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.836ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9764_573 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X51Y20.B4      net (fanout=83)       3.596   canincfifoline
    SLICE_X51Y20.B       Tilo                  0.259   s_has_grain_B_28_LDC
                                                       lut9762_571
    SLICE_X51Y20.SR      net (fanout=2)        0.310   ][37792_572
    SLICE_X51Y20.CLK     Trck                  0.280   s_has_grain_B_28_LDC
                                                       s_has_grain_B_28_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.836ns (0.930ns logic, 3.906ns route)
                                                       (19.2% logic, 80.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    14.595ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_has_grain_B_28_P_28 (FF)
  Destination:          s_has_grain_B_28_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.181ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9764_573 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_28_P_28 to s_has_grain_B_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y20.AQ      Tcko                  0.447   s_has_grain_B_28_P_28
                                                       s_has_grain_B_28_P_28
    SLICE_X51Y20.A5      net (fanout=1)        0.787   s_has_grain_B_28_P_28
    SLICE_X51Y20.A       Tilo                  0.259   s_has_grain_B_28_LDC
                                                       lut15431_2018
    SLICE_X51Y20.B3      net (fanout=3)        0.839   lut15431_2018
    SLICE_X51Y20.B       Tilo                  0.259   s_has_grain_B_28_LDC
                                                       lut9762_571
    SLICE_X51Y20.SR      net (fanout=2)        0.310   ][37792_572
    SLICE_X51Y20.CLK     Trck                  0.280   s_has_grain_B_28_LDC
                                                       s_has_grain_B_28_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.181ns (1.245ns logic, 1.936ns route)
                                                       (39.1% logic, 60.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_B_28_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_B_28_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_28_LDC (SLICE_X51Y20.SR), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.350ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_28_LDC (LATCH)
  Destination:          s_has_grain_B_28_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.350ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut9764_573 falling
  Destination Clock:    lut9764_573 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_28_LDC to s_has_grain_B_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y20.AQ      Tcklo                 0.235   s_has_grain_B_28_LDC
                                                       s_has_grain_B_28_LDC
    SLICE_X51Y20.A6      net (fanout=1)        0.017   s_has_grain_B_28_LDC
    SLICE_X51Y20.A       Tilo                  0.156   s_has_grain_B_28_LDC
                                                       lut15431_2018
    SLICE_X51Y20.B3      net (fanout=3)        0.466   lut15431_2018
    SLICE_X51Y20.B       Tilo                  0.156   s_has_grain_B_28_LDC
                                                       lut9762_571
    SLICE_X51Y20.SR      net (fanout=2)        0.165   ][37792_572
    SLICE_X51Y20.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_28_LDC
                                                       s_has_grain_B_28_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.350ns (0.702ns logic, 0.648ns route)
                                                       (52.0% logic, 48.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.534ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_28_C_28 (FF)
  Destination:          s_has_grain_B_28_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.534ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9764_573 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_28_C_28 to s_has_grain_B_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y21.AQ      Tcko                  0.234   s_has_grain_B_28_C_28
                                                       s_has_grain_B_28_C_28
    SLICE_X51Y20.A4      net (fanout=1)        0.202   s_has_grain_B_28_C_28
    SLICE_X51Y20.A       Tilo                  0.156   s_has_grain_B_28_LDC
                                                       lut15431_2018
    SLICE_X51Y20.B3      net (fanout=3)        0.466   lut15431_2018
    SLICE_X51Y20.B       Tilo                  0.156   s_has_grain_B_28_LDC
                                                       lut9762_571
    SLICE_X51Y20.SR      net (fanout=2)        0.165   ][37792_572
    SLICE_X51Y20.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_28_LDC
                                                       s_has_grain_B_28_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.534ns (0.701ns logic, 0.833ns route)
                                                       (45.7% logic, 54.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.751ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_28_P_28 (FF)
  Destination:          s_has_grain_B_28_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.751ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9764_573 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_28_P_28 to s_has_grain_B_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y20.AQ      Tcko                  0.234   s_has_grain_B_28_P_28
                                                       s_has_grain_B_28_P_28
    SLICE_X51Y20.A5      net (fanout=1)        0.419   s_has_grain_B_28_P_28
    SLICE_X51Y20.A       Tilo                  0.156   s_has_grain_B_28_LDC
                                                       lut15431_2018
    SLICE_X51Y20.B3      net (fanout=3)        0.466   lut15431_2018
    SLICE_X51Y20.B       Tilo                  0.156   s_has_grain_B_28_LDC
                                                       lut9762_571
    SLICE_X51Y20.SR      net (fanout=2)        0.165   ][37792_572
    SLICE_X51Y20.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_28_LDC
                                                       s_has_grain_B_28_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.751ns (0.701ns logic, 1.050ns route)
                                                       (40.0% logic, 60.0% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_28_LDC (SLICE_X51Y20.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.407ns (data path)
  Source:               s_has_grain_B_28_LDC (LATCH)
  Destination:          s_has_grain_B_28_LDC (LATCH)
  Data Path Delay:      1.407ns (Levels of Logic = 2)
  Source Clock:         lut9764_573 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_B_28_LDC to s_has_grain_B_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y20.AQ      Tcklo                 0.235   s_has_grain_B_28_LDC
                                                       s_has_grain_B_28_LDC
    SLICE_X51Y20.A6      net (fanout=1)        0.017   s_has_grain_B_28_LDC
    SLICE_X51Y20.A       Tilo                  0.156   s_has_grain_B_28_LDC
                                                       lut15431_2018
    SLICE_X51Y20.B3      net (fanout=3)        0.466   lut15431_2018
    SLICE_X51Y20.BMUX    Tilo                  0.203   s_has_grain_B_28_LDC
                                                       lut9764_573
    SLICE_X51Y20.CLK     net (fanout=2)        0.330   lut9764_573
    -------------------------------------------------  ---------------------------
    Total                                      1.407ns (0.594ns logic, 0.813ns route)
                                                       (42.2% logic, 57.8% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_28_LDC (SLICE_X51Y20.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.591ns (data path)
  Source:               s_has_grain_B_28_C_28 (FF)
  Destination:          s_has_grain_B_28_LDC (LATCH)
  Data Path Delay:      1.591ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_28_C_28 to s_has_grain_B_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y21.AQ      Tcko                  0.234   s_has_grain_B_28_C_28
                                                       s_has_grain_B_28_C_28
    SLICE_X51Y20.A4      net (fanout=1)        0.202   s_has_grain_B_28_C_28
    SLICE_X51Y20.A       Tilo                  0.156   s_has_grain_B_28_LDC
                                                       lut15431_2018
    SLICE_X51Y20.B3      net (fanout=3)        0.466   lut15431_2018
    SLICE_X51Y20.BMUX    Tilo                  0.203   s_has_grain_B_28_LDC
                                                       lut9764_573
    SLICE_X51Y20.CLK     net (fanout=2)        0.330   lut9764_573
    -------------------------------------------------  ---------------------------
    Total                                      1.591ns (0.593ns logic, 0.998ns route)
                                                       (37.3% logic, 62.7% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_28_LDC (SLICE_X51Y20.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.808ns (data path)
  Source:               s_has_grain_B_28_P_28 (FF)
  Destination:          s_has_grain_B_28_LDC (LATCH)
  Data Path Delay:      1.808ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_28_P_28 to s_has_grain_B_28_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y20.AQ      Tcko                  0.234   s_has_grain_B_28_P_28
                                                       s_has_grain_B_28_P_28
    SLICE_X51Y20.A5      net (fanout=1)        0.419   s_has_grain_B_28_P_28
    SLICE_X51Y20.A       Tilo                  0.156   s_has_grain_B_28_LDC
                                                       lut15431_2018
    SLICE_X51Y20.B3      net (fanout=3)        0.466   lut15431_2018
    SLICE_X51Y20.BMUX    Tilo                  0.203   s_has_grain_B_28_LDC
                                                       lut9764_573
    SLICE_X51Y20.CLK     net (fanout=2)        0.330   lut9764_573
    -------------------------------------------------  ---------------------------
    Total                                      1.808ns (0.593ns logic, 1.215ns route)
                                                       (32.8% logic, 67.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_B_26_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_B_26_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.043ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_26_LDC (SLICE_X44Y41.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    14.733ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_26_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.043ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9768_576 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X45Y41.D3      net (fanout=83)       1.857   canincfifoline
    SLICE_X45Y41.D       Tilo                  0.259   s_has_grain_B_27_P_27
                                                       lut9766_574
    SLICE_X44Y41.SR      net (fanout=2)        0.306   ][37794_575
    SLICE_X44Y41.CLK     Trck                  0.230   s_has_grain_B_26_LDC
                                                       s_has_grain_B_26_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.043ns (0.880ns logic, 2.163ns route)
                                                       (28.9% logic, 71.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    15.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_B_26_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.721ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut9768_576 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_B_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X45Y41.D1      net (fanout=957)      1.535   i_MAIN_RESET/s_external_reset_1
    SLICE_X45Y41.D       Tilo                  0.259   s_has_grain_B_27_P_27
                                                       lut9766_574
    SLICE_X44Y41.SR      net (fanout=2)        0.306   ][37794_575
    SLICE_X44Y41.CLK     Trck                  0.230   s_has_grain_B_26_LDC
                                                       s_has_grain_B_26_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.721ns (0.880ns logic, 1.841ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    15.162ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_has_grain_B_26_C_26 (FF)
  Destination:          s_has_grain_B_26_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.614ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9768_576 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_26_C_26 to s_has_grain_B_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y42.AQ      Tcko                  0.447   s_has_grain_B_26_C_26
                                                       s_has_grain_B_26_C_26
    SLICE_X45Y41.C4      net (fanout=1)        0.891   s_has_grain_B_26_C_26
    SLICE_X45Y41.C       Tilo                  0.259   s_has_grain_B_27_P_27
                                                       lut15451_2022
    SLICE_X45Y41.D5      net (fanout=3)        0.222   lut15451_2022
    SLICE_X45Y41.D       Tilo                  0.259   s_has_grain_B_27_P_27
                                                       lut9766_574
    SLICE_X44Y41.SR      net (fanout=2)        0.306   ][37794_575
    SLICE_X44Y41.CLK     Trck                  0.230   s_has_grain_B_26_LDC
                                                       s_has_grain_B_26_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.614ns (1.195ns logic, 1.419ns route)
                                                       (45.7% logic, 54.3% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_26_LDC (SLICE_X44Y41.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  14.900ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_26_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.876ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X45Y41.D3      net (fanout=83)       1.857   canincfifoline
    SLICE_X45Y41.DMUX    Tilo                  0.313   s_has_grain_B_27_P_27
                                                       lut9768_576
    SLICE_X44Y41.CLK     net (fanout=2)        0.315   lut9768_576
    -------------------------------------------------  ---------------------------
    Total                                      2.876ns (0.704ns logic, 2.172ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.222ns (requirement - data path)
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_B_26_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.554ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_B_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X45Y41.D1      net (fanout=957)      1.535   i_MAIN_RESET/s_external_reset_1
    SLICE_X45Y41.DMUX    Tilo                  0.313   s_has_grain_B_27_P_27
                                                       lut9768_576
    SLICE_X44Y41.CLK     net (fanout=2)        0.315   lut9768_576
    -------------------------------------------------  ---------------------------
    Total                                      2.554ns (0.704ns logic, 1.850ns route)
                                                       (27.6% logic, 72.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.329ns (requirement - data path)
  Source:               s_has_grain_B_26_C_26 (FF)
  Destination:          s_has_grain_B_26_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.447ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_26_C_26 to s_has_grain_B_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y42.AQ      Tcko                  0.447   s_has_grain_B_26_C_26
                                                       s_has_grain_B_26_C_26
    SLICE_X45Y41.C4      net (fanout=1)        0.891   s_has_grain_B_26_C_26
    SLICE_X45Y41.C       Tilo                  0.259   s_has_grain_B_27_P_27
                                                       lut15451_2022
    SLICE_X45Y41.D5      net (fanout=3)        0.222   lut15451_2022
    SLICE_X45Y41.DMUX    Tilo                  0.313   s_has_grain_B_27_P_27
                                                       lut9768_576
    SLICE_X44Y41.CLK     net (fanout=2)        0.315   lut9768_576
    -------------------------------------------------  ---------------------------
    Total                                      2.447ns (1.019ns logic, 1.428ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_B_26_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_B_26_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_26_LDC (SLICE_X44Y41.SR), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.989ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_26_P_26 (FF)
  Destination:          s_has_grain_B_26_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.989ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9768_576 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_26_P_26 to s_has_grain_B_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y42.AQ      Tcko                  0.200   s_has_grain_B_26_P_26
                                                       s_has_grain_B_26_P_26
    SLICE_X45Y41.C5      net (fanout=1)        0.147   s_has_grain_B_26_P_26
    SLICE_X45Y41.C       Tilo                  0.156   s_has_grain_B_27_P_27
                                                       lut15451_2022
    SLICE_X45Y41.D5      net (fanout=3)        0.062   lut15451_2022
    SLICE_X45Y41.D       Tilo                  0.156   s_has_grain_B_27_P_27
                                                       lut9766_574
    SLICE_X44Y41.SR      net (fanout=2)        0.161   ][37794_575
    SLICE_X44Y41.CLK     Tremck      (-Th)    -0.107   s_has_grain_B_26_LDC
                                                       s_has_grain_B_26_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.989ns (0.619ns logic, 0.370ns route)
                                                       (62.6% logic, 37.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.134ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_26_LDC (LATCH)
  Destination:          s_has_grain_B_26_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.134ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut9768_576 falling
  Destination Clock:    lut9768_576 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_26_LDC to s_has_grain_B_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y41.AQ      Tcklo                 0.237   s_has_grain_B_26_LDC
                                                       s_has_grain_B_26_LDC
    SLICE_X45Y41.C2      net (fanout=1)        0.255   s_has_grain_B_26_LDC
    SLICE_X45Y41.C       Tilo                  0.156   s_has_grain_B_27_P_27
                                                       lut15451_2022
    SLICE_X45Y41.D5      net (fanout=3)        0.062   lut15451_2022
    SLICE_X45Y41.D       Tilo                  0.156   s_has_grain_B_27_P_27
                                                       lut9766_574
    SLICE_X44Y41.SR      net (fanout=2)        0.161   ][37794_575
    SLICE_X44Y41.CLK     Tremck      (-Th)    -0.107   s_has_grain_B_26_LDC
                                                       s_has_grain_B_26_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.134ns (0.656ns logic, 0.478ns route)
                                                       (57.8% logic, 42.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.328ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_26_C_26 (FF)
  Destination:          s_has_grain_B_26_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.328ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9768_576 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_26_C_26 to s_has_grain_B_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y42.AQ      Tcko                  0.234   s_has_grain_B_26_C_26
                                                       s_has_grain_B_26_C_26
    SLICE_X45Y41.C4      net (fanout=1)        0.452   s_has_grain_B_26_C_26
    SLICE_X45Y41.C       Tilo                  0.156   s_has_grain_B_27_P_27
                                                       lut15451_2022
    SLICE_X45Y41.D5      net (fanout=3)        0.062   lut15451_2022
    SLICE_X45Y41.D       Tilo                  0.156   s_has_grain_B_27_P_27
                                                       lut9766_574
    SLICE_X44Y41.SR      net (fanout=2)        0.161   ][37794_575
    SLICE_X44Y41.CLK     Tremck      (-Th)    -0.107   s_has_grain_B_26_LDC
                                                       s_has_grain_B_26_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.328ns (0.653ns logic, 0.675ns route)
                                                       (49.2% logic, 50.8% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_26_LDC (SLICE_X44Y41.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.940ns (data path)
  Source:               s_has_grain_B_26_P_26 (FF)
  Destination:          s_has_grain_B_26_LDC (LATCH)
  Data Path Delay:      0.940ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_26_P_26 to s_has_grain_B_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y42.AQ      Tcko                  0.200   s_has_grain_B_26_P_26
                                                       s_has_grain_B_26_P_26
    SLICE_X45Y41.C5      net (fanout=1)        0.147   s_has_grain_B_26_P_26
    SLICE_X45Y41.C       Tilo                  0.156   s_has_grain_B_27_P_27
                                                       lut15451_2022
    SLICE_X45Y41.D5      net (fanout=3)        0.062   lut15451_2022
    SLICE_X45Y41.DMUX    Tilo                  0.203   s_has_grain_B_27_P_27
                                                       lut9768_576
    SLICE_X44Y41.CLK     net (fanout=2)        0.172   lut9768_576
    -------------------------------------------------  ---------------------------
    Total                                      0.940ns (0.559ns logic, 0.381ns route)
                                                       (59.5% logic, 40.5% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_26_LDC (SLICE_X44Y41.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.085ns (data path)
  Source:               s_has_grain_B_26_LDC (LATCH)
  Destination:          s_has_grain_B_26_LDC (LATCH)
  Data Path Delay:      1.085ns (Levels of Logic = 2)
  Source Clock:         lut9768_576 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_B_26_LDC to s_has_grain_B_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y41.AQ      Tcklo                 0.237   s_has_grain_B_26_LDC
                                                       s_has_grain_B_26_LDC
    SLICE_X45Y41.C2      net (fanout=1)        0.255   s_has_grain_B_26_LDC
    SLICE_X45Y41.C       Tilo                  0.156   s_has_grain_B_27_P_27
                                                       lut15451_2022
    SLICE_X45Y41.D5      net (fanout=3)        0.062   lut15451_2022
    SLICE_X45Y41.DMUX    Tilo                  0.203   s_has_grain_B_27_P_27
                                                       lut9768_576
    SLICE_X44Y41.CLK     net (fanout=2)        0.172   lut9768_576
    -------------------------------------------------  ---------------------------
    Total                                      1.085ns (0.596ns logic, 0.489ns route)
                                                       (54.9% logic, 45.1% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_26_LDC (SLICE_X44Y41.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.279ns (data path)
  Source:               s_has_grain_B_26_C_26 (FF)
  Destination:          s_has_grain_B_26_LDC (LATCH)
  Data Path Delay:      1.279ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_26_C_26 to s_has_grain_B_26_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y42.AQ      Tcko                  0.234   s_has_grain_B_26_C_26
                                                       s_has_grain_B_26_C_26
    SLICE_X45Y41.C4      net (fanout=1)        0.452   s_has_grain_B_26_C_26
    SLICE_X45Y41.C       Tilo                  0.156   s_has_grain_B_27_P_27
                                                       lut15451_2022
    SLICE_X45Y41.D5      net (fanout=3)        0.062   lut15451_2022
    SLICE_X45Y41.DMUX    Tilo                  0.203   s_has_grain_B_27_P_27
                                                       lut9768_576
    SLICE_X44Y41.CLK     net (fanout=2)        0.172   lut9768_576
    -------------------------------------------------  ---------------------------
    Total                                      1.279ns (0.593ns logic, 0.686ns route)
                                                       (46.4% logic, 53.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_B_25_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_B_25_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.176ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_25_LDC (SLICE_X46Y35.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  14.600ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_25_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.176ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X49Y35.B1      net (fanout=83)       1.976   canincfifoline
    SLICE_X49Y35.BMUX    Tilo                  0.313   s_has_grain_B_25_P_25
                                                       lut9772_579
    SLICE_X46Y35.CLK     net (fanout=2)        0.496   lut9772_579
    -------------------------------------------------  ---------------------------
    Total                                      3.176ns (0.704ns logic, 2.472ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.897ns (requirement - data path)
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_B_25_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.879ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_B_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X49Y35.B5      net (fanout=957)      1.679   i_MAIN_RESET/s_external_reset_1
    SLICE_X49Y35.BMUX    Tilo                  0.313   s_has_grain_B_25_P_25
                                                       lut9772_579
    SLICE_X46Y35.CLK     net (fanout=2)        0.496   lut9772_579
    -------------------------------------------------  ---------------------------
    Total                                      2.879ns (0.704ns logic, 2.175ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.174ns (requirement - data path)
  Source:               s_has_grain_B_25_C_25 (FF)
  Destination:          s_has_grain_B_25_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.602ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_25_C_25 to s_has_grain_B_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y38.AQ      Tcko                  0.408   s_has_grain_B_25_C_25
                                                       s_has_grain_B_25_C_25
    SLICE_X49Y35.A4      net (fanout=1)        0.624   s_has_grain_B_25_C_25
    SLICE_X49Y35.A       Tilo                  0.259   s_has_grain_B_25_P_25
                                                       lut15461_2024
    SLICE_X49Y35.B4      net (fanout=3)        0.502   lut15461_2024
    SLICE_X49Y35.BMUX    Tilo                  0.313   s_has_grain_B_25_P_25
                                                       lut9772_579
    SLICE_X46Y35.CLK     net (fanout=2)        0.496   lut9772_579
    -------------------------------------------------  ---------------------------
    Total                                      2.602ns (0.980ns logic, 1.622ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_25_LDC (SLICE_X46Y35.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    14.625ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_25_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.151ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9772_579 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X49Y35.B1      net (fanout=83)       1.976   canincfifoline
    SLICE_X49Y35.B       Tilo                  0.259   s_has_grain_B_25_P_25
                                                       lut9770_577
    SLICE_X46Y35.SR      net (fanout=2)        0.310   ][37796_578
    SLICE_X46Y35.CLK     Trck                  0.215   s_has_grain_B_25_LDC
                                                       s_has_grain_B_25_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.151ns (0.865ns logic, 2.286ns route)
                                                       (27.5% logic, 72.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    14.922ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_B_25_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.854ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut9772_579 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_B_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X49Y35.B5      net (fanout=957)      1.679   i_MAIN_RESET/s_external_reset_1
    SLICE_X49Y35.B       Tilo                  0.259   s_has_grain_B_25_P_25
                                                       lut9770_577
    SLICE_X46Y35.SR      net (fanout=2)        0.310   ][37796_578
    SLICE_X46Y35.CLK     Trck                  0.215   s_has_grain_B_25_LDC
                                                       s_has_grain_B_25_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.854ns (0.865ns logic, 1.989ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    15.199ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_has_grain_B_25_C_25 (FF)
  Destination:          s_has_grain_B_25_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.577ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9772_579 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_25_C_25 to s_has_grain_B_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y38.AQ      Tcko                  0.408   s_has_grain_B_25_C_25
                                                       s_has_grain_B_25_C_25
    SLICE_X49Y35.A4      net (fanout=1)        0.624   s_has_grain_B_25_C_25
    SLICE_X49Y35.A       Tilo                  0.259   s_has_grain_B_25_P_25
                                                       lut15461_2024
    SLICE_X49Y35.B4      net (fanout=3)        0.502   lut15461_2024
    SLICE_X49Y35.B       Tilo                  0.259   s_has_grain_B_25_P_25
                                                       lut9770_577
    SLICE_X46Y35.SR      net (fanout=2)        0.310   ][37796_578
    SLICE_X46Y35.CLK     Trck                  0.215   s_has_grain_B_25_LDC
                                                       s_has_grain_B_25_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.577ns (1.141ns logic, 1.436ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_B_25_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_B_25_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_25_LDC (SLICE_X46Y35.SR), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.970ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_25_P_25 (FF)
  Destination:          s_has_grain_B_25_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.970ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9772_579 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_25_P_25 to s_has_grain_B_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y35.AQ      Tcko                  0.198   s_has_grain_B_25_P_25
                                                       s_has_grain_B_25_P_25
    SLICE_X49Y35.A6      net (fanout=1)        0.017   s_has_grain_B_25_P_25
    SLICE_X49Y35.A       Tilo                  0.156   s_has_grain_B_25_P_25
                                                       lut15461_2024
    SLICE_X49Y35.B4      net (fanout=3)        0.235   lut15461_2024
    SLICE_X49Y35.B       Tilo                  0.156   s_has_grain_B_25_P_25
                                                       lut9770_577
    SLICE_X46Y35.SR      net (fanout=2)        0.123   ][37796_578
    SLICE_X46Y35.CLK     Tremck      (-Th)    -0.085   s_has_grain_B_25_LDC
                                                       s_has_grain_B_25_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.970ns (0.595ns logic, 0.375ns route)
                                                       (61.3% logic, 38.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.210ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_25_LDC (LATCH)
  Destination:          s_has_grain_B_25_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.210ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut9772_579 falling
  Destination Clock:    lut9772_579 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_25_LDC to s_has_grain_B_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y35.AQ      Tcklo                 0.277   s_has_grain_B_25_LDC
                                                       s_has_grain_B_25_LDC
    SLICE_X49Y35.A5      net (fanout=1)        0.178   s_has_grain_B_25_LDC
    SLICE_X49Y35.A       Tilo                  0.156   s_has_grain_B_25_P_25
                                                       lut15461_2024
    SLICE_X49Y35.B4      net (fanout=3)        0.235   lut15461_2024
    SLICE_X49Y35.B       Tilo                  0.156   s_has_grain_B_25_P_25
                                                       lut9770_577
    SLICE_X46Y35.SR      net (fanout=2)        0.123   ][37796_578
    SLICE_X46Y35.CLK     Tremck      (-Th)    -0.085   s_has_grain_B_25_LDC
                                                       s_has_grain_B_25_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.210ns (0.674ns logic, 0.536ns route)
                                                       (55.7% logic, 44.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.271ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_25_C_25 (FF)
  Destination:          s_has_grain_B_25_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.271ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9772_579 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_25_C_25 to s_has_grain_B_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y38.AQ      Tcko                  0.200   s_has_grain_B_25_C_25
                                                       s_has_grain_B_25_C_25
    SLICE_X49Y35.A4      net (fanout=1)        0.316   s_has_grain_B_25_C_25
    SLICE_X49Y35.A       Tilo                  0.156   s_has_grain_B_25_P_25
                                                       lut15461_2024
    SLICE_X49Y35.B4      net (fanout=3)        0.235   lut15461_2024
    SLICE_X49Y35.B       Tilo                  0.156   s_has_grain_B_25_P_25
                                                       lut9770_577
    SLICE_X46Y35.SR      net (fanout=2)        0.123   ][37796_578
    SLICE_X46Y35.CLK     Tremck      (-Th)    -0.085   s_has_grain_B_25_LDC
                                                       s_has_grain_B_25_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.271ns (0.597ns logic, 0.674ns route)
                                                       (47.0% logic, 53.0% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_25_LDC (SLICE_X46Y35.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.083ns (data path)
  Source:               s_has_grain_B_25_P_25 (FF)
  Destination:          s_has_grain_B_25_LDC (LATCH)
  Data Path Delay:      1.083ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_25_P_25 to s_has_grain_B_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y35.AQ      Tcko                  0.198   s_has_grain_B_25_P_25
                                                       s_has_grain_B_25_P_25
    SLICE_X49Y35.A6      net (fanout=1)        0.017   s_has_grain_B_25_P_25
    SLICE_X49Y35.A       Tilo                  0.156   s_has_grain_B_25_P_25
                                                       lut15461_2024
    SLICE_X49Y35.B4      net (fanout=3)        0.235   lut15461_2024
    SLICE_X49Y35.BMUX    Tilo                  0.203   s_has_grain_B_25_P_25
                                                       lut9772_579
    SLICE_X46Y35.CLK     net (fanout=2)        0.274   lut9772_579
    -------------------------------------------------  ---------------------------
    Total                                      1.083ns (0.557ns logic, 0.526ns route)
                                                       (51.4% logic, 48.6% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_25_LDC (SLICE_X46Y35.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.323ns (data path)
  Source:               s_has_grain_B_25_LDC (LATCH)
  Destination:          s_has_grain_B_25_LDC (LATCH)
  Data Path Delay:      1.323ns (Levels of Logic = 2)
  Source Clock:         lut9772_579 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_B_25_LDC to s_has_grain_B_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y35.AQ      Tcklo                 0.277   s_has_grain_B_25_LDC
                                                       s_has_grain_B_25_LDC
    SLICE_X49Y35.A5      net (fanout=1)        0.178   s_has_grain_B_25_LDC
    SLICE_X49Y35.A       Tilo                  0.156   s_has_grain_B_25_P_25
                                                       lut15461_2024
    SLICE_X49Y35.B4      net (fanout=3)        0.235   lut15461_2024
    SLICE_X49Y35.BMUX    Tilo                  0.203   s_has_grain_B_25_P_25
                                                       lut9772_579
    SLICE_X46Y35.CLK     net (fanout=2)        0.274   lut9772_579
    -------------------------------------------------  ---------------------------
    Total                                      1.323ns (0.636ns logic, 0.687ns route)
                                                       (48.1% logic, 51.9% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_25_LDC (SLICE_X46Y35.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.384ns (data path)
  Source:               s_has_grain_B_25_C_25 (FF)
  Destination:          s_has_grain_B_25_LDC (LATCH)
  Data Path Delay:      1.384ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_25_C_25 to s_has_grain_B_25_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y38.AQ      Tcko                  0.200   s_has_grain_B_25_C_25
                                                       s_has_grain_B_25_C_25
    SLICE_X49Y35.A4      net (fanout=1)        0.316   s_has_grain_B_25_C_25
    SLICE_X49Y35.A       Tilo                  0.156   s_has_grain_B_25_P_25
                                                       lut15461_2024
    SLICE_X49Y35.B4      net (fanout=3)        0.235   lut15461_2024
    SLICE_X49Y35.BMUX    Tilo                  0.203   s_has_grain_B_25_P_25
                                                       lut9772_579
    SLICE_X46Y35.CLK     net (fanout=2)        0.274   lut9772_579
    -------------------------------------------------  ---------------------------
    Total                                      1.384ns (0.559ns logic, 0.825ns route)
                                                       (40.4% logic, 59.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_B_24_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_B_24_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.537ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_24_LDC (SLICE_X46Y40.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  14.239ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_24_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.537ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X46Y40.B2      net (fanout=83)       2.383   canincfifoline
    SLICE_X46Y40.BMUX    Tilo                  0.261   s_has_grain_B_24_LDC
                                                       lut9776_582
    SLICE_X46Y40.CLK     net (fanout=2)        0.502   lut9776_582
    -------------------------------------------------  ---------------------------
    Total                                      3.537ns (0.652ns logic, 2.885ns route)
                                                       (18.4% logic, 81.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.286ns (requirement - data path)
  Source:               s_has_grain_B_24_C_24 (FF)
  Destination:          s_has_grain_B_24_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.490ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_24_C_24 to s_has_grain_B_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y40.AQ      Tcko                  0.391   s_has_grain_B_24_C_24
                                                       s_has_grain_B_24_C_24
    SLICE_X46Y40.A4      net (fanout=1)        0.658   s_has_grain_B_24_C_24
    SLICE_X46Y40.A       Tilo                  0.203   s_has_grain_B_24_LDC
                                                       lut15471_2026
    SLICE_X46Y40.B5      net (fanout=3)        0.475   lut15471_2026
    SLICE_X46Y40.BMUX    Tilo                  0.261   s_has_grain_B_24_LDC
                                                       lut9776_582
    SLICE_X46Y40.CLK     net (fanout=2)        0.502   lut9776_582
    -------------------------------------------------  ---------------------------
    Total                                      2.490ns (0.855ns logic, 1.635ns route)
                                                       (34.3% logic, 65.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.436ns (requirement - data path)
  Source:               s_has_grain_B_24_P_24 (FF)
  Destination:          s_has_grain_B_24_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.340ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_24_P_24 to s_has_grain_B_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y40.AQ      Tcko                  0.408   s_has_grain_B_24_P_24
                                                       s_has_grain_B_24_P_24
    SLICE_X46Y40.A3      net (fanout=1)        0.491   s_has_grain_B_24_P_24
    SLICE_X46Y40.A       Tilo                  0.203   s_has_grain_B_24_LDC
                                                       lut15471_2026
    SLICE_X46Y40.B5      net (fanout=3)        0.475   lut15471_2026
    SLICE_X46Y40.BMUX    Tilo                  0.261   s_has_grain_B_24_LDC
                                                       lut9776_582
    SLICE_X46Y40.CLK     net (fanout=2)        0.502   lut9776_582
    -------------------------------------------------  ---------------------------
    Total                                      2.340ns (0.872ns logic, 1.468ns route)
                                                       (37.3% logic, 62.7% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_24_LDC (SLICE_X46Y40.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    14.282ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_24_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.494ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9776_582 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X46Y40.B2      net (fanout=83)       2.383   canincfifoline
    SLICE_X46Y40.B       Tilo                  0.203   s_has_grain_B_24_LDC
                                                       lut9774_580
    SLICE_X46Y40.SR      net (fanout=2)        0.302   ][37798_581
    SLICE_X46Y40.CLK     Trck                  0.215   s_has_grain_B_24_LDC
                                                       s_has_grain_B_24_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.494ns (0.809ns logic, 2.685ns route)
                                                       (23.2% logic, 76.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    15.329ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_has_grain_B_24_C_24 (FF)
  Destination:          s_has_grain_B_24_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.447ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9776_582 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_24_C_24 to s_has_grain_B_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y40.AQ      Tcko                  0.391   s_has_grain_B_24_C_24
                                                       s_has_grain_B_24_C_24
    SLICE_X46Y40.A4      net (fanout=1)        0.658   s_has_grain_B_24_C_24
    SLICE_X46Y40.A       Tilo                  0.203   s_has_grain_B_24_LDC
                                                       lut15471_2026
    SLICE_X46Y40.B5      net (fanout=3)        0.475   lut15471_2026
    SLICE_X46Y40.B       Tilo                  0.203   s_has_grain_B_24_LDC
                                                       lut9774_580
    SLICE_X46Y40.SR      net (fanout=2)        0.302   ][37798_581
    SLICE_X46Y40.CLK     Trck                  0.215   s_has_grain_B_24_LDC
                                                       s_has_grain_B_24_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.447ns (1.012ns logic, 1.435ns route)
                                                       (41.4% logic, 58.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    15.479ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_has_grain_B_24_P_24 (FF)
  Destination:          s_has_grain_B_24_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.297ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9776_582 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_24_P_24 to s_has_grain_B_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y40.AQ      Tcko                  0.408   s_has_grain_B_24_P_24
                                                       s_has_grain_B_24_P_24
    SLICE_X46Y40.A3      net (fanout=1)        0.491   s_has_grain_B_24_P_24
    SLICE_X46Y40.A       Tilo                  0.203   s_has_grain_B_24_LDC
                                                       lut15471_2026
    SLICE_X46Y40.B5      net (fanout=3)        0.475   lut15471_2026
    SLICE_X46Y40.B       Tilo                  0.203   s_has_grain_B_24_LDC
                                                       lut9774_580
    SLICE_X46Y40.SR      net (fanout=2)        0.302   ][37798_581
    SLICE_X46Y40.CLK     Trck                  0.215   s_has_grain_B_24_LDC
                                                       s_has_grain_B_24_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.297ns (1.029ns logic, 1.268ns route)
                                                       (44.8% logic, 55.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_B_24_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_B_24_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_24_LDC (SLICE_X46Y40.SR), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.104ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_24_LDC (LATCH)
  Destination:          s_has_grain_B_24_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.104ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut9776_582 falling
  Destination Clock:    lut9776_582 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_24_LDC to s_has_grain_B_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y40.AQ      Tcklo                 0.277   s_has_grain_B_24_LDC
                                                       s_has_grain_B_24_LDC
    SLICE_X46Y40.A6      net (fanout=1)        0.017   s_has_grain_B_24_LDC
    SLICE_X46Y40.A       Tilo                  0.156   s_has_grain_B_24_LDC
                                                       lut15471_2026
    SLICE_X46Y40.B5      net (fanout=3)        0.256   lut15471_2026
    SLICE_X46Y40.B       Tilo                  0.156   s_has_grain_B_24_LDC
                                                       lut9774_580
    SLICE_X46Y40.SR      net (fanout=2)        0.157   ][37798_581
    SLICE_X46Y40.CLK     Tremck      (-Th)    -0.085   s_has_grain_B_24_LDC
                                                       s_has_grain_B_24_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.104ns (0.674ns logic, 0.430ns route)
                                                       (61.1% logic, 38.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.238ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_B_24_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.238ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut9776_582 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_B_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.198   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X46Y40.B4      net (fanout=957)      0.642   i_MAIN_RESET/s_external_reset_1
    SLICE_X46Y40.B       Tilo                  0.156   s_has_grain_B_24_LDC
                                                       lut9774_580
    SLICE_X46Y40.SR      net (fanout=2)        0.157   ][37798_581
    SLICE_X46Y40.CLK     Tremck      (-Th)    -0.085   s_has_grain_B_24_LDC
                                                       s_has_grain_B_24_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.238ns (0.439ns logic, 0.799ns route)
                                                       (35.5% logic, 64.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.265ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_24_P_24 (FF)
  Destination:          s_has_grain_B_24_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.265ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9776_582 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_24_P_24 to s_has_grain_B_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y40.AQ      Tcko                  0.200   s_has_grain_B_24_P_24
                                                       s_has_grain_B_24_P_24
    SLICE_X46Y40.A3      net (fanout=1)        0.255   s_has_grain_B_24_P_24
    SLICE_X46Y40.A       Tilo                  0.156   s_has_grain_B_24_LDC
                                                       lut15471_2026
    SLICE_X46Y40.B5      net (fanout=3)        0.256   lut15471_2026
    SLICE_X46Y40.B       Tilo                  0.156   s_has_grain_B_24_LDC
                                                       lut9774_580
    SLICE_X46Y40.SR      net (fanout=2)        0.157   ][37798_581
    SLICE_X46Y40.CLK     Tremck      (-Th)    -0.085   s_has_grain_B_24_LDC
                                                       s_has_grain_B_24_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.265ns (0.597ns logic, 0.668ns route)
                                                       (47.2% logic, 52.8% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_24_LDC (SLICE_X46Y40.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.198ns (data path)
  Source:               s_has_grain_B_24_LDC (LATCH)
  Destination:          s_has_grain_B_24_LDC (LATCH)
  Data Path Delay:      1.198ns (Levels of Logic = 2)
  Source Clock:         lut9776_582 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_B_24_LDC to s_has_grain_B_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y40.AQ      Tcklo                 0.277   s_has_grain_B_24_LDC
                                                       s_has_grain_B_24_LDC
    SLICE_X46Y40.A6      net (fanout=1)        0.017   s_has_grain_B_24_LDC
    SLICE_X46Y40.A       Tilo                  0.156   s_has_grain_B_24_LDC
                                                       lut15471_2026
    SLICE_X46Y40.B5      net (fanout=3)        0.256   lut15471_2026
    SLICE_X46Y40.BMUX    Tilo                  0.191   s_has_grain_B_24_LDC
                                                       lut9776_582
    SLICE_X46Y40.CLK     net (fanout=2)        0.301   lut9776_582
    -------------------------------------------------  ---------------------------
    Total                                      1.198ns (0.624ns logic, 0.574ns route)
                                                       (52.1% logic, 47.9% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_24_LDC (SLICE_X46Y40.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.332ns (data path)
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_B_24_LDC (LATCH)
  Data Path Delay:      1.332ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Minimum Data Path at Fast Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_B_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.198   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X46Y40.B4      net (fanout=957)      0.642   i_MAIN_RESET/s_external_reset_1
    SLICE_X46Y40.BMUX    Tilo                  0.191   s_has_grain_B_24_LDC
                                                       lut9776_582
    SLICE_X46Y40.CLK     net (fanout=2)        0.301   lut9776_582
    -------------------------------------------------  ---------------------------
    Total                                      1.332ns (0.389ns logic, 0.943ns route)
                                                       (29.2% logic, 70.8% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_24_LDC (SLICE_X46Y40.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.359ns (data path)
  Source:               s_has_grain_B_24_P_24 (FF)
  Destination:          s_has_grain_B_24_LDC (LATCH)
  Data Path Delay:      1.359ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_24_P_24 to s_has_grain_B_24_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y40.AQ      Tcko                  0.200   s_has_grain_B_24_P_24
                                                       s_has_grain_B_24_P_24
    SLICE_X46Y40.A3      net (fanout=1)        0.255   s_has_grain_B_24_P_24
    SLICE_X46Y40.A       Tilo                  0.156   s_has_grain_B_24_LDC
                                                       lut15471_2026
    SLICE_X46Y40.B5      net (fanout=3)        0.256   lut15471_2026
    SLICE_X46Y40.BMUX    Tilo                  0.191   s_has_grain_B_24_LDC
                                                       lut9776_582
    SLICE_X46Y40.CLK     net (fanout=2)        0.301   lut9776_582
    -------------------------------------------------  ---------------------------
    Total                                      1.359ns (0.547ns logic, 0.812ns route)
                                                       (40.3% logic, 59.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_B_23_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_B_23_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.797ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_23_LDC (SLICE_X53Y23.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    12.979ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_B_23_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.797ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut9780_585 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_B_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X53Y24.D1      net (fanout=957)      3.372   i_MAIN_RESET/s_external_reset_1
    SLICE_X53Y24.D       Tilo                  0.259   s_has_grain_B_23_C_23
                                                       lut9778_583
    SLICE_X53Y23.SR      net (fanout=2)        0.495   ][37800_584
    SLICE_X53Y23.CLK     Trck                  0.280   s_has_grain_B_23_LDC
                                                       s_has_grain_B_23_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.797ns (0.930ns logic, 3.867ns route)
                                                       (19.4% logic, 80.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    13.523ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_23_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.253ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9780_585 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X53Y24.D5      net (fanout=83)       2.828   canincfifoline
    SLICE_X53Y24.D       Tilo                  0.259   s_has_grain_B_23_C_23
                                                       lut9778_583
    SLICE_X53Y23.SR      net (fanout=2)        0.495   ][37800_584
    SLICE_X53Y23.CLK     Trck                  0.280   s_has_grain_B_23_LDC
                                                       s_has_grain_B_23_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.253ns (0.930ns logic, 3.323ns route)
                                                       (21.9% logic, 78.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    14.995ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_has_grain_B_23_LDC (LATCH)
  Destination:          s_has_grain_B_23_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.781ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         lut9780_585 falling
  Destination Clock:    lut9780_585 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_23_LDC to s_has_grain_B_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y23.AQ      Tcklo                 0.442   s_has_grain_B_23_LDC
                                                       s_has_grain_B_23_LDC
    SLICE_X53Y24.C1      net (fanout=1)        0.630   s_has_grain_B_23_LDC
    SLICE_X53Y24.C       Tilo                  0.259   s_has_grain_B_23_C_23
                                                       lut15481_2028
    SLICE_X53Y24.D4      net (fanout=3)        0.416   lut15481_2028
    SLICE_X53Y24.D       Tilo                  0.259   s_has_grain_B_23_C_23
                                                       lut9778_583
    SLICE_X53Y23.SR      net (fanout=2)        0.495   ][37800_584
    SLICE_X53Y23.CLK     Trck                  0.280   s_has_grain_B_23_LDC
                                                       s_has_grain_B_23_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.781ns (1.240ns logic, 1.541ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_23_LDC (SLICE_X53Y23.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  13.202ns (requirement - data path)
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_B_23_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.574ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_B_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X53Y24.D1      net (fanout=957)      3.372   i_MAIN_RESET/s_external_reset_1
    SLICE_X53Y24.DMUX    Tilo                  0.313   s_has_grain_B_23_C_23
                                                       lut9780_585
    SLICE_X53Y23.CLK     net (fanout=2)        0.498   lut9780_585
    -------------------------------------------------  ---------------------------
    Total                                      4.574ns (0.704ns logic, 3.870ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.746ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_23_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.030ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X53Y24.D5      net (fanout=83)       2.828   canincfifoline
    SLICE_X53Y24.DMUX    Tilo                  0.313   s_has_grain_B_23_C_23
                                                       lut9780_585
    SLICE_X53Y23.CLK     net (fanout=2)        0.498   lut9780_585
    -------------------------------------------------  ---------------------------
    Total                                      4.030ns (0.704ns logic, 3.326ns route)
                                                       (17.5% logic, 82.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.218ns (requirement - data path)
  Source:               s_has_grain_B_23_LDC (LATCH)
  Destination:          s_has_grain_B_23_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.558ns (Levels of Logic = 2)
  Source Clock:         lut9780_585 falling

  Maximum Data Path at Slow Process Corner: s_has_grain_B_23_LDC to s_has_grain_B_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y23.AQ      Tcklo                 0.442   s_has_grain_B_23_LDC
                                                       s_has_grain_B_23_LDC
    SLICE_X53Y24.C1      net (fanout=1)        0.630   s_has_grain_B_23_LDC
    SLICE_X53Y24.C       Tilo                  0.259   s_has_grain_B_23_C_23
                                                       lut15481_2028
    SLICE_X53Y24.D4      net (fanout=3)        0.416   lut15481_2028
    SLICE_X53Y24.DMUX    Tilo                  0.313   s_has_grain_B_23_C_23
                                                       lut9780_585
    SLICE_X53Y23.CLK     net (fanout=2)        0.498   lut9780_585
    -------------------------------------------------  ---------------------------
    Total                                      2.558ns (1.014ns logic, 1.544ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_B_23_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_B_23_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_23_LDC (SLICE_X53Y23.SR), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.243ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_23_C_23 (FF)
  Destination:          s_has_grain_B_23_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.243ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9780_585 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_23_C_23 to s_has_grain_B_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y24.CQ      Tcko                  0.198   s_has_grain_B_23_C_23
                                                       s_has_grain_B_23_C_23
    SLICE_X53Y24.C5      net (fanout=1)        0.051   s_has_grain_B_23_C_23
    SLICE_X53Y24.C       Tilo                  0.156   s_has_grain_B_23_C_23
                                                       lut15481_2028
    SLICE_X53Y24.D4      net (fanout=3)        0.241   lut15481_2028
    SLICE_X53Y24.D       Tilo                  0.156   s_has_grain_B_23_C_23
                                                       lut9778_583
    SLICE_X53Y23.SR      net (fanout=2)        0.286   ][37800_584
    SLICE_X53Y23.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_23_LDC
                                                       s_has_grain_B_23_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.243ns (0.665ns logic, 0.578ns route)
                                                       (53.5% logic, 46.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.449ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_23_P_23 (FF)
  Destination:          s_has_grain_B_23_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.449ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9780_585 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_23_P_23 to s_has_grain_B_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y24.AQ      Tcko                  0.200   s_has_grain_B_23_P_23
                                                       s_has_grain_B_23_P_23
    SLICE_X53Y24.C2      net (fanout=1)        0.255   s_has_grain_B_23_P_23
    SLICE_X53Y24.C       Tilo                  0.156   s_has_grain_B_23_C_23
                                                       lut15481_2028
    SLICE_X53Y24.D4      net (fanout=3)        0.241   lut15481_2028
    SLICE_X53Y24.D       Tilo                  0.156   s_has_grain_B_23_C_23
                                                       lut9778_583
    SLICE_X53Y23.SR      net (fanout=2)        0.286   ][37800_584
    SLICE_X53Y23.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_23_LDC
                                                       s_has_grain_B_23_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.449ns (0.667ns logic, 0.782ns route)
                                                       (46.0% logic, 54.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.606ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_23_LDC (LATCH)
  Destination:          s_has_grain_B_23_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.606ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut9780_585 falling
  Destination Clock:    lut9780_585 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_23_LDC to s_has_grain_B_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y23.AQ      Tcklo                 0.235   s_has_grain_B_23_LDC
                                                       s_has_grain_B_23_LDC
    SLICE_X53Y24.C1      net (fanout=1)        0.377   s_has_grain_B_23_LDC
    SLICE_X53Y24.C       Tilo                  0.156   s_has_grain_B_23_C_23
                                                       lut15481_2028
    SLICE_X53Y24.D4      net (fanout=3)        0.241   lut15481_2028
    SLICE_X53Y24.D       Tilo                  0.156   s_has_grain_B_23_C_23
                                                       lut9778_583
    SLICE_X53Y23.SR      net (fanout=2)        0.286   ][37800_584
    SLICE_X53Y23.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_23_LDC
                                                       s_has_grain_B_23_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.606ns (0.702ns logic, 0.904ns route)
                                                       (43.7% logic, 56.3% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_23_LDC (SLICE_X53Y23.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.140ns (data path)
  Source:               s_has_grain_B_23_C_23 (FF)
  Destination:          s_has_grain_B_23_LDC (LATCH)
  Data Path Delay:      1.140ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_23_C_23 to s_has_grain_B_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y24.CQ      Tcko                  0.198   s_has_grain_B_23_C_23
                                                       s_has_grain_B_23_C_23
    SLICE_X53Y24.C5      net (fanout=1)        0.051   s_has_grain_B_23_C_23
    SLICE_X53Y24.C       Tilo                  0.156   s_has_grain_B_23_C_23
                                                       lut15481_2028
    SLICE_X53Y24.D4      net (fanout=3)        0.241   lut15481_2028
    SLICE_X53Y24.DMUX    Tilo                  0.203   s_has_grain_B_23_C_23
                                                       lut9780_585
    SLICE_X53Y23.CLK     net (fanout=2)        0.291   lut9780_585
    -------------------------------------------------  ---------------------------
    Total                                      1.140ns (0.557ns logic, 0.583ns route)
                                                       (48.9% logic, 51.1% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_23_LDC (SLICE_X53Y23.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.346ns (data path)
  Source:               s_has_grain_B_23_P_23 (FF)
  Destination:          s_has_grain_B_23_LDC (LATCH)
  Data Path Delay:      1.346ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_23_P_23 to s_has_grain_B_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y24.AQ      Tcko                  0.200   s_has_grain_B_23_P_23
                                                       s_has_grain_B_23_P_23
    SLICE_X53Y24.C2      net (fanout=1)        0.255   s_has_grain_B_23_P_23
    SLICE_X53Y24.C       Tilo                  0.156   s_has_grain_B_23_C_23
                                                       lut15481_2028
    SLICE_X53Y24.D4      net (fanout=3)        0.241   lut15481_2028
    SLICE_X53Y24.DMUX    Tilo                  0.203   s_has_grain_B_23_C_23
                                                       lut9780_585
    SLICE_X53Y23.CLK     net (fanout=2)        0.291   lut9780_585
    -------------------------------------------------  ---------------------------
    Total                                      1.346ns (0.559ns logic, 0.787ns route)
                                                       (41.5% logic, 58.5% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_23_LDC (SLICE_X53Y23.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.503ns (data path)
  Source:               s_has_grain_B_23_LDC (LATCH)
  Destination:          s_has_grain_B_23_LDC (LATCH)
  Data Path Delay:      1.503ns (Levels of Logic = 2)
  Source Clock:         lut9780_585 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_B_23_LDC to s_has_grain_B_23_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y23.AQ      Tcklo                 0.235   s_has_grain_B_23_LDC
                                                       s_has_grain_B_23_LDC
    SLICE_X53Y24.C1      net (fanout=1)        0.377   s_has_grain_B_23_LDC
    SLICE_X53Y24.C       Tilo                  0.156   s_has_grain_B_23_C_23
                                                       lut15481_2028
    SLICE_X53Y24.D4      net (fanout=3)        0.241   lut15481_2028
    SLICE_X53Y24.DMUX    Tilo                  0.203   s_has_grain_B_23_C_23
                                                       lut9780_585
    SLICE_X53Y23.CLK     net (fanout=2)        0.291   lut9780_585
    -------------------------------------------------  ---------------------------
    Total                                      1.503ns (0.594ns logic, 0.909ns route)
                                                       (39.5% logic, 60.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_B_22_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_B_22_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.417ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_22_LDC (SLICE_X53Y26.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    13.359ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_B_22_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.417ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut9784_588 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_B_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X53Y26.D1      net (fanout=957)      3.185   i_MAIN_RESET/s_external_reset_1
    SLICE_X53Y26.D       Tilo                  0.259   s_has_grain_B_22_LDC
                                                       lut9782_586
    SLICE_X53Y26.SR      net (fanout=2)        0.302   ][37802_587
    SLICE_X53Y26.CLK     Trck                  0.280   s_has_grain_B_22_LDC
                                                       s_has_grain_B_22_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.417ns (0.930ns logic, 3.487ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    13.476ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_22_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.300ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9784_588 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X53Y26.D3      net (fanout=83)       3.068   canincfifoline
    SLICE_X53Y26.D       Tilo                  0.259   s_has_grain_B_22_LDC
                                                       lut9782_586
    SLICE_X53Y26.SR      net (fanout=2)        0.302   ][37802_587
    SLICE_X53Y26.CLK     Trck                  0.280   s_has_grain_B_22_LDC
                                                       s_has_grain_B_22_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.300ns (0.930ns logic, 3.370ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    15.626ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_has_grain_B_22_C_22 (FF)
  Destination:          s_has_grain_B_22_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.150ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9784_588 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_22_C_22 to s_has_grain_B_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y26.AQ      Tcko                  0.408   s_has_grain_B_22_C_22
                                                       s_has_grain_B_22_C_22
    SLICE_X53Y26.C2      net (fanout=1)        0.428   s_has_grain_B_22_C_22
    SLICE_X53Y26.C       Tilo                  0.259   s_has_grain_B_22_LDC
                                                       lut15491_2030
    SLICE_X53Y26.D5      net (fanout=3)        0.214   lut15491_2030
    SLICE_X53Y26.D       Tilo                  0.259   s_has_grain_B_22_LDC
                                                       lut9782_586
    SLICE_X53Y26.SR      net (fanout=2)        0.302   ][37802_587
    SLICE_X53Y26.CLK     Trck                  0.280   s_has_grain_B_22_LDC
                                                       s_has_grain_B_22_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.150ns (1.206ns logic, 0.944ns route)
                                                       (56.1% logic, 43.9% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_22_LDC (SLICE_X53Y26.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  13.572ns (requirement - data path)
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_B_22_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.204ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_B_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X53Y26.D1      net (fanout=957)      3.185   i_MAIN_RESET/s_external_reset_1
    SLICE_X53Y26.DMUX    Tilo                  0.313   s_has_grain_B_22_LDC
                                                       lut9784_588
    SLICE_X53Y26.CLK     net (fanout=2)        0.315   lut9784_588
    -------------------------------------------------  ---------------------------
    Total                                      4.204ns (0.704ns logic, 3.500ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.689ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_22_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.087ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X53Y26.D3      net (fanout=83)       3.068   canincfifoline
    SLICE_X53Y26.DMUX    Tilo                  0.313   s_has_grain_B_22_LDC
                                                       lut9784_588
    SLICE_X53Y26.CLK     net (fanout=2)        0.315   lut9784_588
    -------------------------------------------------  ---------------------------
    Total                                      4.087ns (0.704ns logic, 3.383ns route)
                                                       (17.2% logic, 82.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.839ns (requirement - data path)
  Source:               s_has_grain_B_22_C_22 (FF)
  Destination:          s_has_grain_B_22_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      1.937ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_22_C_22 to s_has_grain_B_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y26.AQ      Tcko                  0.408   s_has_grain_B_22_C_22
                                                       s_has_grain_B_22_C_22
    SLICE_X53Y26.C2      net (fanout=1)        0.428   s_has_grain_B_22_C_22
    SLICE_X53Y26.C       Tilo                  0.259   s_has_grain_B_22_LDC
                                                       lut15491_2030
    SLICE_X53Y26.D5      net (fanout=3)        0.214   lut15491_2030
    SLICE_X53Y26.DMUX    Tilo                  0.313   s_has_grain_B_22_LDC
                                                       lut9784_588
    SLICE_X53Y26.CLK     net (fanout=2)        0.315   lut9784_588
    -------------------------------------------------  ---------------------------
    Total                                      1.937ns (0.980ns logic, 0.957ns route)
                                                       (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_B_22_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_B_22_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_22_LDC (SLICE_X53Y26.SR), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.023ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_22_P_22 (FF)
  Destination:          s_has_grain_B_22_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.023ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9784_588 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_22_P_22 to s_has_grain_B_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y27.AQ      Tcko                  0.198   s_has_grain_B_22_P_22
                                                       s_has_grain_B_22_P_22
    SLICE_X53Y26.C5      net (fanout=1)        0.147   s_has_grain_B_22_P_22
    SLICE_X53Y26.C       Tilo                  0.156   s_has_grain_B_22_LDC
                                                       lut15491_2030
    SLICE_X53Y26.D5      net (fanout=3)        0.054   lut15491_2030
    SLICE_X53Y26.D       Tilo                  0.156   s_has_grain_B_22_LDC
                                                       lut9782_586
    SLICE_X53Y26.SR      net (fanout=2)        0.157   ][37802_587
    SLICE_X53Y26.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_22_LDC
                                                       s_has_grain_B_22_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.023ns (0.665ns logic, 0.358ns route)
                                                       (65.0% logic, 35.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.057ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_22_LDC (LATCH)
  Destination:          s_has_grain_B_22_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.057ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut9784_588 falling
  Destination Clock:    lut9784_588 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_22_LDC to s_has_grain_B_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y26.AQ      Tcklo                 0.235   s_has_grain_B_22_LDC
                                                       s_has_grain_B_22_LDC
    SLICE_X53Y26.C3      net (fanout=1)        0.144   s_has_grain_B_22_LDC
    SLICE_X53Y26.C       Tilo                  0.156   s_has_grain_B_22_LDC
                                                       lut15491_2030
    SLICE_X53Y26.D5      net (fanout=3)        0.054   lut15491_2030
    SLICE_X53Y26.D       Tilo                  0.156   s_has_grain_B_22_LDC
                                                       lut9782_586
    SLICE_X53Y26.SR      net (fanout=2)        0.157   ][37802_587
    SLICE_X53Y26.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_22_LDC
                                                       s_has_grain_B_22_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.057ns (0.702ns logic, 0.355ns route)
                                                       (66.4% logic, 33.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.133ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_22_C_22 (FF)
  Destination:          s_has_grain_B_22_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.133ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9784_588 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_22_C_22 to s_has_grain_B_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y26.AQ      Tcko                  0.200   s_has_grain_B_22_C_22
                                                       s_has_grain_B_22_C_22
    SLICE_X53Y26.C2      net (fanout=1)        0.255   s_has_grain_B_22_C_22
    SLICE_X53Y26.C       Tilo                  0.156   s_has_grain_B_22_LDC
                                                       lut15491_2030
    SLICE_X53Y26.D5      net (fanout=3)        0.054   lut15491_2030
    SLICE_X53Y26.D       Tilo                  0.156   s_has_grain_B_22_LDC
                                                       lut9782_586
    SLICE_X53Y26.SR      net (fanout=2)        0.157   ][37802_587
    SLICE_X53Y26.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_22_LDC
                                                       s_has_grain_B_22_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.133ns (0.667ns logic, 0.466ns route)
                                                       (58.9% logic, 41.1% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_22_LDC (SLICE_X53Y26.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.930ns (data path)
  Source:               s_has_grain_B_22_P_22 (FF)
  Destination:          s_has_grain_B_22_LDC (LATCH)
  Data Path Delay:      0.930ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_22_P_22 to s_has_grain_B_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y27.AQ      Tcko                  0.198   s_has_grain_B_22_P_22
                                                       s_has_grain_B_22_P_22
    SLICE_X53Y26.C5      net (fanout=1)        0.147   s_has_grain_B_22_P_22
    SLICE_X53Y26.C       Tilo                  0.156   s_has_grain_B_22_LDC
                                                       lut15491_2030
    SLICE_X53Y26.D5      net (fanout=3)        0.054   lut15491_2030
    SLICE_X53Y26.DMUX    Tilo                  0.203   s_has_grain_B_22_LDC
                                                       lut9784_588
    SLICE_X53Y26.CLK     net (fanout=2)        0.172   lut9784_588
    -------------------------------------------------  ---------------------------
    Total                                      0.930ns (0.557ns logic, 0.373ns route)
                                                       (59.9% logic, 40.1% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_22_LDC (SLICE_X53Y26.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.964ns (data path)
  Source:               s_has_grain_B_22_LDC (LATCH)
  Destination:          s_has_grain_B_22_LDC (LATCH)
  Data Path Delay:      0.964ns (Levels of Logic = 2)
  Source Clock:         lut9784_588 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_B_22_LDC to s_has_grain_B_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y26.AQ      Tcklo                 0.235   s_has_grain_B_22_LDC
                                                       s_has_grain_B_22_LDC
    SLICE_X53Y26.C3      net (fanout=1)        0.144   s_has_grain_B_22_LDC
    SLICE_X53Y26.C       Tilo                  0.156   s_has_grain_B_22_LDC
                                                       lut15491_2030
    SLICE_X53Y26.D5      net (fanout=3)        0.054   lut15491_2030
    SLICE_X53Y26.DMUX    Tilo                  0.203   s_has_grain_B_22_LDC
                                                       lut9784_588
    SLICE_X53Y26.CLK     net (fanout=2)        0.172   lut9784_588
    -------------------------------------------------  ---------------------------
    Total                                      0.964ns (0.594ns logic, 0.370ns route)
                                                       (61.6% logic, 38.4% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_22_LDC (SLICE_X53Y26.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.040ns (data path)
  Source:               s_has_grain_B_22_C_22 (FF)
  Destination:          s_has_grain_B_22_LDC (LATCH)
  Data Path Delay:      1.040ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_22_C_22 to s_has_grain_B_22_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y26.AQ      Tcko                  0.200   s_has_grain_B_22_C_22
                                                       s_has_grain_B_22_C_22
    SLICE_X53Y26.C2      net (fanout=1)        0.255   s_has_grain_B_22_C_22
    SLICE_X53Y26.C       Tilo                  0.156   s_has_grain_B_22_LDC
                                                       lut15491_2030
    SLICE_X53Y26.D5      net (fanout=3)        0.054   lut15491_2030
    SLICE_X53Y26.DMUX    Tilo                  0.203   s_has_grain_B_22_LDC
                                                       lut9784_588
    SLICE_X53Y26.CLK     net (fanout=2)        0.172   lut9784_588
    -------------------------------------------------  ---------------------------
    Total                                      1.040ns (0.559ns logic, 0.481ns route)
                                                       (53.8% logic, 46.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_B_21_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_B_21_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.245ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_21_LDC (SLICE_X52Y34.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    13.531ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_21_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.245ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9788_591 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X53Y34.A3      net (fanout=83)       2.795   canincfifoline
    SLICE_X53Y34.A       Tilo                  0.259   s_has_grain_B_21_P_21
                                                       lut9786_589
    SLICE_X52Y34.SR      net (fanout=2)        0.570   ][37804_590
    SLICE_X52Y34.CLK     Trck                  0.230   s_has_grain_B_21_LDC
                                                       s_has_grain_B_21_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.245ns (0.880ns logic, 3.365ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    14.193ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_B_21_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.583ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut9788_591 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_B_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X53Y34.A5      net (fanout=957)      2.133   i_MAIN_RESET/s_external_reset_1
    SLICE_X53Y34.A       Tilo                  0.259   s_has_grain_B_21_P_21
                                                       lut9786_589
    SLICE_X52Y34.SR      net (fanout=2)        0.570   ][37804_590
    SLICE_X52Y34.CLK     Trck                  0.230   s_has_grain_B_21_LDC
                                                       s_has_grain_B_21_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.583ns (0.880ns logic, 2.703ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    15.202ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_has_grain_B_21_LDC (LATCH)
  Destination:          s_has_grain_B_21_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.574ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         lut9788_591 falling
  Destination Clock:    lut9788_591 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_21_LDC to s_has_grain_B_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y34.AQ      Tcklo                 0.426   s_has_grain_B_21_LDC
                                                       s_has_grain_B_21_LDC
    SLICE_X52Y34.B2      net (fanout=1)        0.449   s_has_grain_B_21_LDC
    SLICE_X52Y34.B       Tilo                  0.205   s_has_grain_B_21_LDC
                                                       lut15501_2032
    SLICE_X53Y34.A1      net (fanout=3)        0.435   lut15501_2032
    SLICE_X53Y34.A       Tilo                  0.259   s_has_grain_B_21_P_21
                                                       lut9786_589
    SLICE_X52Y34.SR      net (fanout=2)        0.570   ][37804_590
    SLICE_X52Y34.CLK     Trck                  0.230   s_has_grain_B_21_LDC
                                                       s_has_grain_B_21_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.574ns (1.120ns logic, 1.454ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_21_LDC (SLICE_X52Y34.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  13.975ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_21_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.801ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X53Y34.A3      net (fanout=83)       2.795   canincfifoline
    SLICE_X53Y34.AMUX    Tilo                  0.313   s_has_grain_B_21_P_21
                                                       lut9788_591
    SLICE_X52Y34.CLK     net (fanout=2)        0.302   lut9788_591
    -------------------------------------------------  ---------------------------
    Total                                      3.801ns (0.704ns logic, 3.097ns route)
                                                       (18.5% logic, 81.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.637ns (requirement - data path)
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_B_21_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.139ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_B_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X53Y34.A5      net (fanout=957)      2.133   i_MAIN_RESET/s_external_reset_1
    SLICE_X53Y34.AMUX    Tilo                  0.313   s_has_grain_B_21_P_21
                                                       lut9788_591
    SLICE_X52Y34.CLK     net (fanout=2)        0.302   lut9788_591
    -------------------------------------------------  ---------------------------
    Total                                      3.139ns (0.704ns logic, 2.435ns route)
                                                       (22.4% logic, 77.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.646ns (requirement - data path)
  Source:               s_has_grain_B_21_LDC (LATCH)
  Destination:          s_has_grain_B_21_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.130ns (Levels of Logic = 2)
  Source Clock:         lut9788_591 falling

  Maximum Data Path at Slow Process Corner: s_has_grain_B_21_LDC to s_has_grain_B_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y34.AQ      Tcklo                 0.426   s_has_grain_B_21_LDC
                                                       s_has_grain_B_21_LDC
    SLICE_X52Y34.B2      net (fanout=1)        0.449   s_has_grain_B_21_LDC
    SLICE_X52Y34.B       Tilo                  0.205   s_has_grain_B_21_LDC
                                                       lut15501_2032
    SLICE_X53Y34.A1      net (fanout=3)        0.435   lut15501_2032
    SLICE_X53Y34.AMUX    Tilo                  0.313   s_has_grain_B_21_P_21
                                                       lut9788_591
    SLICE_X52Y34.CLK     net (fanout=2)        0.302   lut9788_591
    -------------------------------------------------  ---------------------------
    Total                                      2.130ns (0.944ns logic, 1.186ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_B_21_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_B_21_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_21_LDC (SLICE_X52Y34.SR), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.306ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_21_C_21 (FF)
  Destination:          s_has_grain_B_21_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.306ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9788_591 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_21_C_21 to s_has_grain_B_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y34.AQ      Tcko                  0.198   s_has_grain_B_21_C_21
                                                       s_has_grain_B_21_C_21
    SLICE_X52Y34.B5      net (fanout=1)        0.176   s_has_grain_B_21_C_21
    SLICE_X52Y34.B       Tilo                  0.142   s_has_grain_B_21_LDC
                                                       lut15501_2032
    SLICE_X53Y34.A1      net (fanout=3)        0.244   lut15501_2032
    SLICE_X53Y34.A       Tilo                  0.156   s_has_grain_B_21_P_21
                                                       lut9786_589
    SLICE_X52Y34.SR      net (fanout=2)        0.283   ][37804_590
    SLICE_X52Y34.CLK     Tremck      (-Th)    -0.107   s_has_grain_B_21_LDC
                                                       s_has_grain_B_21_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.306ns (0.603ns logic, 0.703ns route)
                                                       (46.2% logic, 53.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.383ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_21_P_21 (FF)
  Destination:          s_has_grain_B_21_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.383ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9788_591 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_21_P_21 to s_has_grain_B_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y34.DQ      Tcko                  0.198   s_has_grain_B_21_P_21
                                                       s_has_grain_B_21_P_21
    SLICE_X52Y34.B1      net (fanout=1)        0.253   s_has_grain_B_21_P_21
    SLICE_X52Y34.B       Tilo                  0.142   s_has_grain_B_21_LDC
                                                       lut15501_2032
    SLICE_X53Y34.A1      net (fanout=3)        0.244   lut15501_2032
    SLICE_X53Y34.A       Tilo                  0.156   s_has_grain_B_21_P_21
                                                       lut9786_589
    SLICE_X52Y34.SR      net (fanout=2)        0.283   ][37804_590
    SLICE_X52Y34.CLK     Tremck      (-Th)    -0.107   s_has_grain_B_21_LDC
                                                       s_has_grain_B_21_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.383ns (0.603ns logic, 0.780ns route)
                                                       (43.6% logic, 56.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.405ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_21_LDC (LATCH)
  Destination:          s_has_grain_B_21_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.405ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut9788_591 falling
  Destination Clock:    lut9788_591 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_21_LDC to s_has_grain_B_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y34.AQ      Tcklo                 0.237   s_has_grain_B_21_LDC
                                                       s_has_grain_B_21_LDC
    SLICE_X52Y34.B2      net (fanout=1)        0.236   s_has_grain_B_21_LDC
    SLICE_X52Y34.B       Tilo                  0.142   s_has_grain_B_21_LDC
                                                       lut15501_2032
    SLICE_X53Y34.A1      net (fanout=3)        0.244   lut15501_2032
    SLICE_X53Y34.A       Tilo                  0.156   s_has_grain_B_21_P_21
                                                       lut9786_589
    SLICE_X52Y34.SR      net (fanout=2)        0.283   ][37804_590
    SLICE_X52Y34.CLK     Tremck      (-Th)    -0.107   s_has_grain_B_21_LDC
                                                       s_has_grain_B_21_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.405ns (0.642ns logic, 0.763ns route)
                                                       (45.7% logic, 54.3% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_21_LDC (SLICE_X52Y34.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.122ns (data path)
  Source:               s_has_grain_B_21_C_21 (FF)
  Destination:          s_has_grain_B_21_LDC (LATCH)
  Data Path Delay:      1.122ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_21_C_21 to s_has_grain_B_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y34.AQ      Tcko                  0.198   s_has_grain_B_21_C_21
                                                       s_has_grain_B_21_C_21
    SLICE_X52Y34.B5      net (fanout=1)        0.176   s_has_grain_B_21_C_21
    SLICE_X52Y34.B       Tilo                  0.142   s_has_grain_B_21_LDC
                                                       lut15501_2032
    SLICE_X53Y34.A1      net (fanout=3)        0.244   lut15501_2032
    SLICE_X53Y34.AMUX    Tilo                  0.203   s_has_grain_B_21_P_21
                                                       lut9788_591
    SLICE_X52Y34.CLK     net (fanout=2)        0.159   lut9788_591
    -------------------------------------------------  ---------------------------
    Total                                      1.122ns (0.543ns logic, 0.579ns route)
                                                       (48.4% logic, 51.6% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_21_LDC (SLICE_X52Y34.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.199ns (data path)
  Source:               s_has_grain_B_21_P_21 (FF)
  Destination:          s_has_grain_B_21_LDC (LATCH)
  Data Path Delay:      1.199ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_21_P_21 to s_has_grain_B_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y34.DQ      Tcko                  0.198   s_has_grain_B_21_P_21
                                                       s_has_grain_B_21_P_21
    SLICE_X52Y34.B1      net (fanout=1)        0.253   s_has_grain_B_21_P_21
    SLICE_X52Y34.B       Tilo                  0.142   s_has_grain_B_21_LDC
                                                       lut15501_2032
    SLICE_X53Y34.A1      net (fanout=3)        0.244   lut15501_2032
    SLICE_X53Y34.AMUX    Tilo                  0.203   s_has_grain_B_21_P_21
                                                       lut9788_591
    SLICE_X52Y34.CLK     net (fanout=2)        0.159   lut9788_591
    -------------------------------------------------  ---------------------------
    Total                                      1.199ns (0.543ns logic, 0.656ns route)
                                                       (45.3% logic, 54.7% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_21_LDC (SLICE_X52Y34.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.221ns (data path)
  Source:               s_has_grain_B_21_LDC (LATCH)
  Destination:          s_has_grain_B_21_LDC (LATCH)
  Data Path Delay:      1.221ns (Levels of Logic = 2)
  Source Clock:         lut9788_591 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_B_21_LDC to s_has_grain_B_21_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y34.AQ      Tcklo                 0.237   s_has_grain_B_21_LDC
                                                       s_has_grain_B_21_LDC
    SLICE_X52Y34.B2      net (fanout=1)        0.236   s_has_grain_B_21_LDC
    SLICE_X52Y34.B       Tilo                  0.142   s_has_grain_B_21_LDC
                                                       lut15501_2032
    SLICE_X53Y34.A1      net (fanout=3)        0.244   lut15501_2032
    SLICE_X53Y34.AMUX    Tilo                  0.203   s_has_grain_B_21_P_21
                                                       lut9788_591
    SLICE_X52Y34.CLK     net (fanout=2)        0.159   lut9788_591
    -------------------------------------------------  ---------------------------
    Total                                      1.221ns (0.582ns logic, 0.639ns route)
                                                       (47.7% logic, 52.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_B_20_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_B_20_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.030ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_20_LDC (SLICE_X51Y29.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    13.746ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_20_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.030ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9792_594 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X52Y29.B2      net (fanout=83)       2.843   canincfifoline
    SLICE_X52Y29.B       Tilo                  0.205   s_has_grain_B_11_P_11
                                                       lut9790_592
    SLICE_X51Y29.SR      net (fanout=2)        0.311   ][37806_593
    SLICE_X51Y29.CLK     Trck                  0.280   s_has_grain_B_20_LDC
                                                       s_has_grain_B_20_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.030ns (0.876ns logic, 3.154ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    13.913ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_B_20_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.863ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut9792_594 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_B_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X52Y29.B3      net (fanout=957)      2.676   i_MAIN_RESET/s_external_reset_1
    SLICE_X52Y29.B       Tilo                  0.205   s_has_grain_B_11_P_11
                                                       lut9790_592
    SLICE_X51Y29.SR      net (fanout=2)        0.311   ][37806_593
    SLICE_X51Y29.CLK     Trck                  0.280   s_has_grain_B_20_LDC
                                                       s_has_grain_B_20_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.863ns (0.876ns logic, 2.987ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    15.362ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_has_grain_B_20_P_20 (FF)
  Destination:          s_has_grain_B_20_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.414ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9792_594 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_20_P_20 to s_has_grain_B_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y30.AQ      Tcko                  0.408   s_has_grain_B_20_P_20
                                                       s_has_grain_B_20_P_20
    SLICE_X52Y29.A1      net (fanout=1)        0.612   s_has_grain_B_20_P_20
    SLICE_X52Y29.A       Tilo                  0.205   s_has_grain_B_11_P_11
                                                       lut15511_2034
    SLICE_X52Y29.B4      net (fanout=3)        0.393   lut15511_2034
    SLICE_X52Y29.B       Tilo                  0.205   s_has_grain_B_11_P_11
                                                       lut9790_592
    SLICE_X51Y29.SR      net (fanout=2)        0.311   ][37806_593
    SLICE_X51Y29.CLK     Trck                  0.280   s_has_grain_B_20_LDC
                                                       s_has_grain_B_20_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.414ns (1.098ns logic, 1.316ns route)
                                                       (45.5% logic, 54.5% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_20_LDC (SLICE_X51Y29.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  13.771ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_20_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.005ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X52Y29.B2      net (fanout=83)       2.843   canincfifoline
    SLICE_X52Y29.BMUX    Tilo                  0.251   s_has_grain_B_11_P_11
                                                       lut9792_594
    SLICE_X51Y29.CLK     net (fanout=2)        0.520   lut9792_594
    -------------------------------------------------  ---------------------------
    Total                                      4.005ns (0.642ns logic, 3.363ns route)
                                                       (16.0% logic, 84.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.938ns (requirement - data path)
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_B_20_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.838ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_B_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X52Y29.B3      net (fanout=957)      2.676   i_MAIN_RESET/s_external_reset_1
    SLICE_X52Y29.BMUX    Tilo                  0.251   s_has_grain_B_11_P_11
                                                       lut9792_594
    SLICE_X51Y29.CLK     net (fanout=2)        0.520   lut9792_594
    -------------------------------------------------  ---------------------------
    Total                                      3.838ns (0.642ns logic, 3.196ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.387ns (requirement - data path)
  Source:               s_has_grain_B_20_P_20 (FF)
  Destination:          s_has_grain_B_20_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.389ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_20_P_20 to s_has_grain_B_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y30.AQ      Tcko                  0.408   s_has_grain_B_20_P_20
                                                       s_has_grain_B_20_P_20
    SLICE_X52Y29.A1      net (fanout=1)        0.612   s_has_grain_B_20_P_20
    SLICE_X52Y29.A       Tilo                  0.205   s_has_grain_B_11_P_11
                                                       lut15511_2034
    SLICE_X52Y29.B4      net (fanout=3)        0.393   lut15511_2034
    SLICE_X52Y29.BMUX    Tilo                  0.251   s_has_grain_B_11_P_11
                                                       lut9792_594
    SLICE_X51Y29.CLK     net (fanout=2)        0.520   lut9792_594
    -------------------------------------------------  ---------------------------
    Total                                      2.389ns (0.864ns logic, 1.525ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_B_20_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_B_20_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_20_LDC (SLICE_X51Y29.SR), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.146ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_20_LDC (LATCH)
  Destination:          s_has_grain_B_20_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.146ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut9792_594 falling
  Destination Clock:    lut9792_594 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_20_LDC to s_has_grain_B_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y29.AQ      Tcklo                 0.235   s_has_grain_B_20_LDC
                                                       s_has_grain_B_20_LDC
    SLICE_X52Y29.A5      net (fanout=1)        0.153   s_has_grain_B_20_LDC
    SLICE_X52Y29.A       Tilo                  0.142   s_has_grain_B_11_P_11
                                                       lut15511_2034
    SLICE_X52Y29.B4      net (fanout=3)        0.195   lut15511_2034
    SLICE_X52Y29.B       Tilo                  0.142   s_has_grain_B_11_P_11
                                                       lut9790_592
    SLICE_X51Y29.SR      net (fanout=2)        0.124   ][37806_593
    SLICE_X51Y29.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_20_LDC
                                                       s_has_grain_B_20_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.146ns (0.674ns logic, 0.472ns route)
                                                       (58.8% logic, 41.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.304ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_20_P_20 (FF)
  Destination:          s_has_grain_B_20_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.304ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9792_594 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_20_P_20 to s_has_grain_B_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y30.AQ      Tcko                  0.200   s_has_grain_B_20_P_20
                                                       s_has_grain_B_20_P_20
    SLICE_X52Y29.A1      net (fanout=1)        0.346   s_has_grain_B_20_P_20
    SLICE_X52Y29.A       Tilo                  0.142   s_has_grain_B_11_P_11
                                                       lut15511_2034
    SLICE_X52Y29.B4      net (fanout=3)        0.195   lut15511_2034
    SLICE_X52Y29.B       Tilo                  0.142   s_has_grain_B_11_P_11
                                                       lut9790_592
    SLICE_X51Y29.SR      net (fanout=2)        0.124   ][37806_593
    SLICE_X51Y29.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_20_LDC
                                                       s_has_grain_B_20_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.304ns (0.639ns logic, 0.665ns route)
                                                       (49.0% logic, 51.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.324ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_20_C_20 (FF)
  Destination:          s_has_grain_B_20_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.324ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9792_594 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_20_C_20 to s_has_grain_B_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y29.AQ      Tcko                  0.198   s_has_grain_B_20_C_20
                                                       s_has_grain_B_20_C_20
    SLICE_X52Y29.A2      net (fanout=1)        0.368   s_has_grain_B_20_C_20
    SLICE_X52Y29.A       Tilo                  0.142   s_has_grain_B_11_P_11
                                                       lut15511_2034
    SLICE_X52Y29.B4      net (fanout=3)        0.195   lut15511_2034
    SLICE_X52Y29.B       Tilo                  0.142   s_has_grain_B_11_P_11
                                                       lut9790_592
    SLICE_X51Y29.SR      net (fanout=2)        0.124   ][37806_593
    SLICE_X51Y29.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_20_LDC
                                                       s_has_grain_B_20_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.324ns (0.637ns logic, 0.687ns route)
                                                       (48.1% logic, 51.9% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_20_LDC (SLICE_X51Y29.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.186ns (data path)
  Source:               s_has_grain_B_20_LDC (LATCH)
  Destination:          s_has_grain_B_20_LDC (LATCH)
  Data Path Delay:      1.186ns (Levels of Logic = 2)
  Source Clock:         lut9792_594 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_B_20_LDC to s_has_grain_B_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y29.AQ      Tcklo                 0.235   s_has_grain_B_20_LDC
                                                       s_has_grain_B_20_LDC
    SLICE_X52Y29.A5      net (fanout=1)        0.153   s_has_grain_B_20_LDC
    SLICE_X52Y29.A       Tilo                  0.142   s_has_grain_B_11_P_11
                                                       lut15511_2034
    SLICE_X52Y29.B4      net (fanout=3)        0.195   lut15511_2034
    SLICE_X52Y29.BMUX    Tilo                  0.183   s_has_grain_B_11_P_11
                                                       lut9792_594
    SLICE_X51Y29.CLK     net (fanout=2)        0.278   lut9792_594
    -------------------------------------------------  ---------------------------
    Total                                      1.186ns (0.560ns logic, 0.626ns route)
                                                       (47.2% logic, 52.8% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_20_LDC (SLICE_X51Y29.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.344ns (data path)
  Source:               s_has_grain_B_20_P_20 (FF)
  Destination:          s_has_grain_B_20_LDC (LATCH)
  Data Path Delay:      1.344ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_20_P_20 to s_has_grain_B_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y30.AQ      Tcko                  0.200   s_has_grain_B_20_P_20
                                                       s_has_grain_B_20_P_20
    SLICE_X52Y29.A1      net (fanout=1)        0.346   s_has_grain_B_20_P_20
    SLICE_X52Y29.A       Tilo                  0.142   s_has_grain_B_11_P_11
                                                       lut15511_2034
    SLICE_X52Y29.B4      net (fanout=3)        0.195   lut15511_2034
    SLICE_X52Y29.BMUX    Tilo                  0.183   s_has_grain_B_11_P_11
                                                       lut9792_594
    SLICE_X51Y29.CLK     net (fanout=2)        0.278   lut9792_594
    -------------------------------------------------  ---------------------------
    Total                                      1.344ns (0.525ns logic, 0.819ns route)
                                                       (39.1% logic, 60.9% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_20_LDC (SLICE_X51Y29.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.364ns (data path)
  Source:               s_has_grain_B_20_C_20 (FF)
  Destination:          s_has_grain_B_20_LDC (LATCH)
  Data Path Delay:      1.364ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_20_C_20 to s_has_grain_B_20_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y29.AQ      Tcko                  0.198   s_has_grain_B_20_C_20
                                                       s_has_grain_B_20_C_20
    SLICE_X52Y29.A2      net (fanout=1)        0.368   s_has_grain_B_20_C_20
    SLICE_X52Y29.A       Tilo                  0.142   s_has_grain_B_11_P_11
                                                       lut15511_2034
    SLICE_X52Y29.B4      net (fanout=3)        0.195   lut15511_2034
    SLICE_X52Y29.BMUX    Tilo                  0.183   s_has_grain_B_11_P_11
                                                       lut9792_594
    SLICE_X51Y29.CLK     net (fanout=2)        0.278   lut9792_594
    -------------------------------------------------  ---------------------------
    Total                                      1.364ns (0.523ns logic, 0.841ns route)
                                                       (38.3% logic, 61.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_B_19_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_B_19_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.158ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_19_LDC (SLICE_X50Y27.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  13.618ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_19_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.158ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X50Y26.C2      net (fanout=83)       3.010   canincfifoline
    SLICE_X50Y26.CMUX    Tilo                  0.261   s_has_grain_B_19_P_19
                                                       lut9796_597
    SLICE_X50Y27.CLK     net (fanout=2)        0.496   lut9796_597
    -------------------------------------------------  ---------------------------
    Total                                      4.158ns (0.652ns logic, 3.506ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.682ns (requirement - data path)
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_B_19_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.094ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_B_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X50Y26.C5      net (fanout=957)      2.946   i_MAIN_RESET/s_external_reset_1
    SLICE_X50Y26.CMUX    Tilo                  0.261   s_has_grain_B_19_P_19
                                                       lut9796_597
    SLICE_X50Y27.CLK     net (fanout=2)        0.496   lut9796_597
    -------------------------------------------------  ---------------------------
    Total                                      4.094ns (0.652ns logic, 3.442ns route)
                                                       (15.9% logic, 84.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.607ns (requirement - data path)
  Source:               s_has_grain_B_19_LDC (LATCH)
  Destination:          s_has_grain_B_19_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.169ns (Levels of Logic = 2)
  Source Clock:         lut9796_597 falling

  Maximum Data Path at Slow Process Corner: s_has_grain_B_19_LDC to s_has_grain_B_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y27.AQ      Tcklo                 0.498   s_has_grain_B_19_LDC
                                                       s_has_grain_B_19_LDC
    SLICE_X50Y26.B4      net (fanout=1)        0.430   s_has_grain_B_19_LDC
    SLICE_X50Y26.B       Tilo                  0.203   s_has_grain_B_19_P_19
                                                       lut15521_2036
    SLICE_X50Y26.C4      net (fanout=3)        0.281   lut15521_2036
    SLICE_X50Y26.CMUX    Tilo                  0.261   s_has_grain_B_19_P_19
                                                       lut9796_597
    SLICE_X50Y27.CLK     net (fanout=2)        0.496   lut9796_597
    -------------------------------------------------  ---------------------------
    Total                                      2.169ns (0.962ns logic, 1.207ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_19_LDC (SLICE_X50Y27.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    13.670ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_19_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.106ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9796_597 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X50Y26.C2      net (fanout=83)       3.010   canincfifoline
    SLICE_X50Y26.C       Tilo                  0.204   s_has_grain_B_19_P_19
                                                       lut9794_595
    SLICE_X50Y27.SR      net (fanout=2)        0.286   ][37808_596
    SLICE_X50Y27.CLK     Trck                  0.215   s_has_grain_B_19_LDC
                                                       s_has_grain_B_19_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.106ns (0.810ns logic, 3.296ns route)
                                                       (19.7% logic, 80.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    13.734ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_B_19_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.042ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut9796_597 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_B_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X50Y26.C5      net (fanout=957)      2.946   i_MAIN_RESET/s_external_reset_1
    SLICE_X50Y26.C       Tilo                  0.204   s_has_grain_B_19_P_19
                                                       lut9794_595
    SLICE_X50Y27.SR      net (fanout=2)        0.286   ][37808_596
    SLICE_X50Y27.CLK     Trck                  0.215   s_has_grain_B_19_LDC
                                                       s_has_grain_B_19_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.042ns (0.810ns logic, 3.232ns route)
                                                       (20.0% logic, 80.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    15.659ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_has_grain_B_19_LDC (LATCH)
  Destination:          s_has_grain_B_19_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.117ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         lut9796_597 falling
  Destination Clock:    lut9796_597 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_19_LDC to s_has_grain_B_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y27.AQ      Tcklo                 0.498   s_has_grain_B_19_LDC
                                                       s_has_grain_B_19_LDC
    SLICE_X50Y26.B4      net (fanout=1)        0.430   s_has_grain_B_19_LDC
    SLICE_X50Y26.B       Tilo                  0.203   s_has_grain_B_19_P_19
                                                       lut15521_2036
    SLICE_X50Y26.C4      net (fanout=3)        0.281   lut15521_2036
    SLICE_X50Y26.C       Tilo                  0.204   s_has_grain_B_19_P_19
                                                       lut9794_595
    SLICE_X50Y27.SR      net (fanout=2)        0.286   ][37808_596
    SLICE_X50Y27.CLK     Trck                  0.215   s_has_grain_B_19_LDC
                                                       s_has_grain_B_19_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.117ns (1.120ns logic, 0.997ns route)
                                                       (52.9% logic, 47.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_B_19_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_B_19_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_19_LDC (SLICE_X50Y27.SR), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.967ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_19_C_19 (FF)
  Destination:          s_has_grain_B_19_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.967ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9796_597 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_19_C_19 to s_has_grain_B_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y26.CQ      Tcko                  0.198   s_has_grain_B_19_C_19
                                                       s_has_grain_B_19_C_19
    SLICE_X50Y26.B6      net (fanout=1)        0.113   s_has_grain_B_19_C_19
    SLICE_X50Y26.B       Tilo                  0.156   s_has_grain_B_19_P_19
                                                       lut15521_2036
    SLICE_X50Y26.C4      net (fanout=3)        0.145   lut15521_2036
    SLICE_X50Y26.C       Tilo                  0.156   s_has_grain_B_19_P_19
                                                       lut9794_595
    SLICE_X50Y27.SR      net (fanout=2)        0.114   ][37808_596
    SLICE_X50Y27.CLK     Tremck      (-Th)    -0.085   s_has_grain_B_19_LDC
                                                       s_has_grain_B_19_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.967ns (0.595ns logic, 0.372ns route)
                                                       (61.5% logic, 38.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.060ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_19_P_19 (FF)
  Destination:          s_has_grain_B_19_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.060ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9796_597 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_19_P_19 to s_has_grain_B_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y26.DQ      Tcko                  0.234   s_has_grain_B_19_P_19
                                                       s_has_grain_B_19_P_19
    SLICE_X50Y26.B3      net (fanout=1)        0.170   s_has_grain_B_19_P_19
    SLICE_X50Y26.B       Tilo                  0.156   s_has_grain_B_19_P_19
                                                       lut15521_2036
    SLICE_X50Y26.C4      net (fanout=3)        0.145   lut15521_2036
    SLICE_X50Y26.C       Tilo                  0.156   s_has_grain_B_19_P_19
                                                       lut9794_595
    SLICE_X50Y27.SR      net (fanout=2)        0.114   ][37808_596
    SLICE_X50Y27.CLK     Tremck      (-Th)    -0.085   s_has_grain_B_19_LDC
                                                       s_has_grain_B_19_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.060ns (0.631ns logic, 0.429ns route)
                                                       (59.5% logic, 40.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.141ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_19_LDC (LATCH)
  Destination:          s_has_grain_B_19_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.141ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut9796_597 falling
  Destination Clock:    lut9796_597 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_19_LDC to s_has_grain_B_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y27.AQ      Tcklo                 0.277   s_has_grain_B_19_LDC
                                                       s_has_grain_B_19_LDC
    SLICE_X50Y26.B4      net (fanout=1)        0.208   s_has_grain_B_19_LDC
    SLICE_X50Y26.B       Tilo                  0.156   s_has_grain_B_19_P_19
                                                       lut15521_2036
    SLICE_X50Y26.C4      net (fanout=3)        0.145   lut15521_2036
    SLICE_X50Y26.C       Tilo                  0.156   s_has_grain_B_19_P_19
                                                       lut9794_595
    SLICE_X50Y27.SR      net (fanout=2)        0.114   ][37808_596
    SLICE_X50Y27.CLK     Tremck      (-Th)    -0.085   s_has_grain_B_19_LDC
                                                       s_has_grain_B_19_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.141ns (0.674ns logic, 0.467ns route)
                                                       (59.1% logic, 40.9% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_19_LDC (SLICE_X50Y27.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.072ns (data path)
  Source:               s_has_grain_B_19_C_19 (FF)
  Destination:          s_has_grain_B_19_LDC (LATCH)
  Data Path Delay:      1.072ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_19_C_19 to s_has_grain_B_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y26.CQ      Tcko                  0.198   s_has_grain_B_19_C_19
                                                       s_has_grain_B_19_C_19
    SLICE_X50Y26.B6      net (fanout=1)        0.113   s_has_grain_B_19_C_19
    SLICE_X50Y26.B       Tilo                  0.156   s_has_grain_B_19_P_19
                                                       lut15521_2036
    SLICE_X50Y26.C4      net (fanout=3)        0.145   lut15521_2036
    SLICE_X50Y26.CMUX    Tilo                  0.191   s_has_grain_B_19_P_19
                                                       lut9796_597
    SLICE_X50Y27.CLK     net (fanout=2)        0.269   lut9796_597
    -------------------------------------------------  ---------------------------
    Total                                      1.072ns (0.545ns logic, 0.527ns route)
                                                       (50.8% logic, 49.2% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_19_LDC (SLICE_X50Y27.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.165ns (data path)
  Source:               s_has_grain_B_19_P_19 (FF)
  Destination:          s_has_grain_B_19_LDC (LATCH)
  Data Path Delay:      1.165ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_19_P_19 to s_has_grain_B_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y26.DQ      Tcko                  0.234   s_has_grain_B_19_P_19
                                                       s_has_grain_B_19_P_19
    SLICE_X50Y26.B3      net (fanout=1)        0.170   s_has_grain_B_19_P_19
    SLICE_X50Y26.B       Tilo                  0.156   s_has_grain_B_19_P_19
                                                       lut15521_2036
    SLICE_X50Y26.C4      net (fanout=3)        0.145   lut15521_2036
    SLICE_X50Y26.CMUX    Tilo                  0.191   s_has_grain_B_19_P_19
                                                       lut9796_597
    SLICE_X50Y27.CLK     net (fanout=2)        0.269   lut9796_597
    -------------------------------------------------  ---------------------------
    Total                                      1.165ns (0.581ns logic, 0.584ns route)
                                                       (49.9% logic, 50.1% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_19_LDC (SLICE_X50Y27.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.246ns (data path)
  Source:               s_has_grain_B_19_LDC (LATCH)
  Destination:          s_has_grain_B_19_LDC (LATCH)
  Data Path Delay:      1.246ns (Levels of Logic = 2)
  Source Clock:         lut9796_597 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_B_19_LDC to s_has_grain_B_19_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y27.AQ      Tcklo                 0.277   s_has_grain_B_19_LDC
                                                       s_has_grain_B_19_LDC
    SLICE_X50Y26.B4      net (fanout=1)        0.208   s_has_grain_B_19_LDC
    SLICE_X50Y26.B       Tilo                  0.156   s_has_grain_B_19_P_19
                                                       lut15521_2036
    SLICE_X50Y26.C4      net (fanout=3)        0.145   lut15521_2036
    SLICE_X50Y26.CMUX    Tilo                  0.191   s_has_grain_B_19_P_19
                                                       lut9796_597
    SLICE_X50Y27.CLK     net (fanout=2)        0.269   lut9796_597
    -------------------------------------------------  ---------------------------
    Total                                      1.246ns (0.624ns logic, 0.622ns route)
                                                       (50.1% logic, 49.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_B_18_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_B_18_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.818ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_18_LDC (SLICE_X50Y31.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  13.958ns (requirement - data path)
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_B_18_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.818ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_B_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X50Y31.B5      net (fanout=957)      2.669   i_MAIN_RESET/s_external_reset_1
    SLICE_X50Y31.BMUX    Tilo                  0.261   s_has_grain_B_18_LDC
                                                       lut9800_600
    SLICE_X50Y31.CLK     net (fanout=2)        0.497   lut9800_600
    -------------------------------------------------  ---------------------------
    Total                                      3.818ns (0.652ns logic, 3.166ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.205ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_18_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.571ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X50Y31.B2      net (fanout=83)       2.422   canincfifoline
    SLICE_X50Y31.BMUX    Tilo                  0.261   s_has_grain_B_18_LDC
                                                       lut9800_600
    SLICE_X50Y31.CLK     net (fanout=2)        0.497   lut9800_600
    -------------------------------------------------  ---------------------------
    Total                                      3.571ns (0.652ns logic, 2.919ns route)
                                                       (18.3% logic, 81.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.391ns (requirement - data path)
  Source:               s_has_grain_B_18_P_18 (FF)
  Destination:          s_has_grain_B_18_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.385ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_18_P_18 to s_has_grain_B_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y31.AQ      Tcko                  0.391   s_has_grain_B_18_P_18
                                                       s_has_grain_B_18_P_18
    SLICE_X50Y31.A1      net (fanout=1)        0.642   s_has_grain_B_18_P_18
    SLICE_X50Y31.A       Tilo                  0.203   s_has_grain_B_18_LDC
                                                       lut15531_2038
    SLICE_X50Y31.B4      net (fanout=3)        0.391   lut15531_2038
    SLICE_X50Y31.BMUX    Tilo                  0.261   s_has_grain_B_18_LDC
                                                       lut9800_600
    SLICE_X50Y31.CLK     net (fanout=2)        0.497   lut9800_600
    -------------------------------------------------  ---------------------------
    Total                                      2.385ns (0.855ns logic, 1.530ns route)
                                                       (35.8% logic, 64.2% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_18_LDC (SLICE_X50Y31.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    13.991ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_B_18_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.785ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut9800_600 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_B_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X50Y31.B5      net (fanout=957)      2.669   i_MAIN_RESET/s_external_reset_1
    SLICE_X50Y31.B       Tilo                  0.203   s_has_grain_B_18_LDC
                                                       lut9798_598
    SLICE_X50Y31.SR      net (fanout=2)        0.307   ][37810_599
    SLICE_X50Y31.CLK     Trck                  0.215   s_has_grain_B_18_LDC
                                                       s_has_grain_B_18_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.785ns (0.809ns logic, 2.976ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    14.238ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_18_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.538ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9800_600 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X50Y31.B2      net (fanout=83)       2.422   canincfifoline
    SLICE_X50Y31.B       Tilo                  0.203   s_has_grain_B_18_LDC
                                                       lut9798_598
    SLICE_X50Y31.SR      net (fanout=2)        0.307   ][37810_599
    SLICE_X50Y31.CLK     Trck                  0.215   s_has_grain_B_18_LDC
                                                       s_has_grain_B_18_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.538ns (0.809ns logic, 2.729ns route)
                                                       (22.9% logic, 77.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    15.424ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_has_grain_B_18_P_18 (FF)
  Destination:          s_has_grain_B_18_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.352ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9800_600 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_18_P_18 to s_has_grain_B_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y31.AQ      Tcko                  0.391   s_has_grain_B_18_P_18
                                                       s_has_grain_B_18_P_18
    SLICE_X50Y31.A1      net (fanout=1)        0.642   s_has_grain_B_18_P_18
    SLICE_X50Y31.A       Tilo                  0.203   s_has_grain_B_18_LDC
                                                       lut15531_2038
    SLICE_X50Y31.B4      net (fanout=3)        0.391   lut15531_2038
    SLICE_X50Y31.B       Tilo                  0.203   s_has_grain_B_18_LDC
                                                       lut9798_598
    SLICE_X50Y31.SR      net (fanout=2)        0.307   ][37810_599
    SLICE_X50Y31.CLK     Trck                  0.215   s_has_grain_B_18_LDC
                                                       s_has_grain_B_18_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.352ns (1.012ns logic, 1.340ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_B_18_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_B_18_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_18_LDC (SLICE_X50Y31.SR), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.034ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_18_LDC (LATCH)
  Destination:          s_has_grain_B_18_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.034ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut9800_600 falling
  Destination Clock:    lut9800_600 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_18_LDC to s_has_grain_B_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y31.AQ      Tcklo                 0.277   s_has_grain_B_18_LDC
                                                       s_has_grain_B_18_LDC
    SLICE_X50Y31.A6      net (fanout=1)        0.017   s_has_grain_B_18_LDC
    SLICE_X50Y31.A       Tilo                  0.156   s_has_grain_B_18_LDC
                                                       lut15531_2038
    SLICE_X50Y31.B4      net (fanout=3)        0.181   lut15531_2038
    SLICE_X50Y31.B       Tilo                  0.156   s_has_grain_B_18_LDC
                                                       lut9798_598
    SLICE_X50Y31.SR      net (fanout=2)        0.162   ][37810_599
    SLICE_X50Y31.CLK     Tremck      (-Th)    -0.085   s_has_grain_B_18_LDC
                                                       s_has_grain_B_18_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.034ns (0.674ns logic, 0.360ns route)
                                                       (65.2% logic, 34.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.193ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_18_C_18 (FF)
  Destination:          s_has_grain_B_18_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.193ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9800_600 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_18_C_18 to s_has_grain_B_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y31.AQ      Tcko                  0.198   s_has_grain_B_18_C_18
                                                       s_has_grain_B_18_C_18
    SLICE_X50Y31.A3      net (fanout=1)        0.255   s_has_grain_B_18_C_18
    SLICE_X50Y31.A       Tilo                  0.156   s_has_grain_B_18_LDC
                                                       lut15531_2038
    SLICE_X50Y31.B4      net (fanout=3)        0.181   lut15531_2038
    SLICE_X50Y31.B       Tilo                  0.156   s_has_grain_B_18_LDC
                                                       lut9798_598
    SLICE_X50Y31.SR      net (fanout=2)        0.162   ][37810_599
    SLICE_X50Y31.CLK     Tremck      (-Th)    -0.085   s_has_grain_B_18_LDC
                                                       s_has_grain_B_18_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.193ns (0.595ns logic, 0.598ns route)
                                                       (49.9% logic, 50.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.332ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_18_P_18 (FF)
  Destination:          s_has_grain_B_18_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.332ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9800_600 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_18_P_18 to s_has_grain_B_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y31.AQ      Tcko                  0.198   s_has_grain_B_18_P_18
                                                       s_has_grain_B_18_P_18
    SLICE_X50Y31.A1      net (fanout=1)        0.394   s_has_grain_B_18_P_18
    SLICE_X50Y31.A       Tilo                  0.156   s_has_grain_B_18_LDC
                                                       lut15531_2038
    SLICE_X50Y31.B4      net (fanout=3)        0.181   lut15531_2038
    SLICE_X50Y31.B       Tilo                  0.156   s_has_grain_B_18_LDC
                                                       lut9798_598
    SLICE_X50Y31.SR      net (fanout=2)        0.162   ][37810_599
    SLICE_X50Y31.CLK     Tremck      (-Th)    -0.085   s_has_grain_B_18_LDC
                                                       s_has_grain_B_18_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.332ns (0.595ns logic, 0.737ns route)
                                                       (44.7% logic, 55.3% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_18_LDC (SLICE_X50Y31.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.118ns (data path)
  Source:               s_has_grain_B_18_LDC (LATCH)
  Destination:          s_has_grain_B_18_LDC (LATCH)
  Data Path Delay:      1.118ns (Levels of Logic = 2)
  Source Clock:         lut9800_600 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_B_18_LDC to s_has_grain_B_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y31.AQ      Tcklo                 0.277   s_has_grain_B_18_LDC
                                                       s_has_grain_B_18_LDC
    SLICE_X50Y31.A6      net (fanout=1)        0.017   s_has_grain_B_18_LDC
    SLICE_X50Y31.A       Tilo                  0.156   s_has_grain_B_18_LDC
                                                       lut15531_2038
    SLICE_X50Y31.B4      net (fanout=3)        0.181   lut15531_2038
    SLICE_X50Y31.BMUX    Tilo                  0.191   s_has_grain_B_18_LDC
                                                       lut9800_600
    SLICE_X50Y31.CLK     net (fanout=2)        0.296   lut9800_600
    -------------------------------------------------  ---------------------------
    Total                                      1.118ns (0.624ns logic, 0.494ns route)
                                                       (55.8% logic, 44.2% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_18_LDC (SLICE_X50Y31.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.277ns (data path)
  Source:               s_has_grain_B_18_C_18 (FF)
  Destination:          s_has_grain_B_18_LDC (LATCH)
  Data Path Delay:      1.277ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_18_C_18 to s_has_grain_B_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y31.AQ      Tcko                  0.198   s_has_grain_B_18_C_18
                                                       s_has_grain_B_18_C_18
    SLICE_X50Y31.A3      net (fanout=1)        0.255   s_has_grain_B_18_C_18
    SLICE_X50Y31.A       Tilo                  0.156   s_has_grain_B_18_LDC
                                                       lut15531_2038
    SLICE_X50Y31.B4      net (fanout=3)        0.181   lut15531_2038
    SLICE_X50Y31.BMUX    Tilo                  0.191   s_has_grain_B_18_LDC
                                                       lut9800_600
    SLICE_X50Y31.CLK     net (fanout=2)        0.296   lut9800_600
    -------------------------------------------------  ---------------------------
    Total                                      1.277ns (0.545ns logic, 0.732ns route)
                                                       (42.7% logic, 57.3% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_18_LDC (SLICE_X50Y31.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.416ns (data path)
  Source:               s_has_grain_B_18_P_18 (FF)
  Destination:          s_has_grain_B_18_LDC (LATCH)
  Data Path Delay:      1.416ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_18_P_18 to s_has_grain_B_18_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y31.AQ      Tcko                  0.198   s_has_grain_B_18_P_18
                                                       s_has_grain_B_18_P_18
    SLICE_X50Y31.A1      net (fanout=1)        0.394   s_has_grain_B_18_P_18
    SLICE_X50Y31.A       Tilo                  0.156   s_has_grain_B_18_LDC
                                                       lut15531_2038
    SLICE_X50Y31.B4      net (fanout=3)        0.181   lut15531_2038
    SLICE_X50Y31.BMUX    Tilo                  0.191   s_has_grain_B_18_LDC
                                                       lut9800_600
    SLICE_X50Y31.CLK     net (fanout=2)        0.296   lut9800_600
    -------------------------------------------------  ---------------------------
    Total                                      1.416ns (0.545ns logic, 0.871ns route)
                                                       (38.5% logic, 61.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_B_17_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_B_17_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.501ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_17_LDC (SLICE_X47Y38.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    14.275ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_17_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.501ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9804_603 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X48Y39.D5      net (fanout=83)       1.972   canincfifoline
    SLICE_X48Y39.D       Tilo                  0.205   s_has_grain_B_17_C_17
                                                       lut9802_601
    SLICE_X47Y38.SR      net (fanout=2)        0.653   ][37812_602
    SLICE_X47Y38.CLK     Trck                  0.280   s_has_grain_B_17_LDC
                                                       s_has_grain_B_17_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.501ns (0.876ns logic, 2.625ns route)
                                                       (25.0% logic, 75.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    14.506ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_has_grain_B_17_C_17 (FF)
  Destination:          s_has_grain_B_17_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.270ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9804_603 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_17_C_17 to s_has_grain_B_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y39.CQ      Tcko                  0.408   s_has_grain_B_17_C_17
                                                       s_has_grain_B_17_C_17
    SLICE_X48Y36.B1      net (fanout=1)        0.803   s_has_grain_B_17_C_17
    SLICE_X48Y36.B       Tilo                  0.205   s_has_grain_A_4_LDC
                                                       lut15541_2040
    SLICE_X48Y39.D4      net (fanout=3)        0.716   lut15541_2040
    SLICE_X48Y39.D       Tilo                  0.205   s_has_grain_B_17_C_17
                                                       lut9802_601
    SLICE_X47Y38.SR      net (fanout=2)        0.653   ][37812_602
    SLICE_X47Y38.CLK     Trck                  0.280   s_has_grain_B_17_LDC
                                                       s_has_grain_B_17_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.270ns (1.098ns logic, 2.172ns route)
                                                       (33.6% logic, 66.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    14.574ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_has_grain_B_17_LDC (LATCH)
  Destination:          s_has_grain_B_17_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.202ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         lut9804_603 falling
  Destination Clock:    lut9804_603 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_17_LDC to s_has_grain_B_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y38.AQ      Tcklo                 0.442   s_has_grain_B_17_LDC
                                                       s_has_grain_B_17_LDC
    SLICE_X48Y36.B3      net (fanout=1)        0.701   s_has_grain_B_17_LDC
    SLICE_X48Y36.B       Tilo                  0.205   s_has_grain_A_4_LDC
                                                       lut15541_2040
    SLICE_X48Y39.D4      net (fanout=3)        0.716   lut15541_2040
    SLICE_X48Y39.D       Tilo                  0.205   s_has_grain_B_17_C_17
                                                       lut9802_601
    SLICE_X47Y38.SR      net (fanout=2)        0.653   ][37812_602
    SLICE_X47Y38.CLK     Trck                  0.280   s_has_grain_B_17_LDC
                                                       s_has_grain_B_17_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.202ns (1.132ns logic, 2.070ns route)
                                                       (35.4% logic, 64.6% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_17_LDC (SLICE_X47Y38.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  14.662ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_17_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.114ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X48Y39.D5      net (fanout=83)       1.972   canincfifoline
    SLICE_X48Y39.DMUX    Tilo                  0.251   s_has_grain_B_17_C_17
                                                       lut9804_603
    SLICE_X47Y38.CLK     net (fanout=2)        0.500   lut9804_603
    -------------------------------------------------  ---------------------------
    Total                                      3.114ns (0.642ns logic, 2.472ns route)
                                                       (20.6% logic, 79.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.893ns (requirement - data path)
  Source:               s_has_grain_B_17_C_17 (FF)
  Destination:          s_has_grain_B_17_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.883ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_17_C_17 to s_has_grain_B_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y39.CQ      Tcko                  0.408   s_has_grain_B_17_C_17
                                                       s_has_grain_B_17_C_17
    SLICE_X48Y36.B1      net (fanout=1)        0.803   s_has_grain_B_17_C_17
    SLICE_X48Y36.B       Tilo                  0.205   s_has_grain_A_4_LDC
                                                       lut15541_2040
    SLICE_X48Y39.D4      net (fanout=3)        0.716   lut15541_2040
    SLICE_X48Y39.DMUX    Tilo                  0.251   s_has_grain_B_17_C_17
                                                       lut9804_603
    SLICE_X47Y38.CLK     net (fanout=2)        0.500   lut9804_603
    -------------------------------------------------  ---------------------------
    Total                                      2.883ns (0.864ns logic, 2.019ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.961ns (requirement - data path)
  Source:               s_has_grain_B_17_LDC (LATCH)
  Destination:          s_has_grain_B_17_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.815ns (Levels of Logic = 2)
  Source Clock:         lut9804_603 falling

  Maximum Data Path at Slow Process Corner: s_has_grain_B_17_LDC to s_has_grain_B_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y38.AQ      Tcklo                 0.442   s_has_grain_B_17_LDC
                                                       s_has_grain_B_17_LDC
    SLICE_X48Y36.B3      net (fanout=1)        0.701   s_has_grain_B_17_LDC
    SLICE_X48Y36.B       Tilo                  0.205   s_has_grain_A_4_LDC
                                                       lut15541_2040
    SLICE_X48Y39.D4      net (fanout=3)        0.716   lut15541_2040
    SLICE_X48Y39.DMUX    Tilo                  0.251   s_has_grain_B_17_C_17
                                                       lut9804_603
    SLICE_X47Y38.CLK     net (fanout=2)        0.500   lut9804_603
    -------------------------------------------------  ---------------------------
    Total                                      2.815ns (0.898ns logic, 1.917ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_B_17_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_B_17_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_17_LDC (SLICE_X47Y38.SR), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.673ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_17_P_17 (FF)
  Destination:          s_has_grain_B_17_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.673ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9804_603 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_17_P_17 to s_has_grain_B_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y39.AQ      Tcko                  0.198   s_has_grain_B_17_P_17
                                                       s_has_grain_B_17_P_17
    SLICE_X48Y36.B5      net (fanout=1)        0.279   s_has_grain_B_17_P_17
    SLICE_X48Y36.B       Tilo                  0.142   s_has_grain_A_4_LDC
                                                       lut15541_2040
    SLICE_X48Y39.D4      net (fanout=3)        0.392   lut15541_2040
    SLICE_X48Y39.D       Tilo                  0.142   s_has_grain_B_17_C_17
                                                       lut9802_601
    SLICE_X47Y38.SR      net (fanout=2)        0.365   ][37812_602
    SLICE_X47Y38.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_17_LDC
                                                       s_has_grain_B_17_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.673ns (0.637ns logic, 1.036ns route)
                                                       (38.1% logic, 61.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.811ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_17_LDC (LATCH)
  Destination:          s_has_grain_B_17_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.811ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut9804_603 falling
  Destination Clock:    lut9804_603 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_17_LDC to s_has_grain_B_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y38.AQ      Tcklo                 0.235   s_has_grain_B_17_LDC
                                                       s_has_grain_B_17_LDC
    SLICE_X48Y36.B3      net (fanout=1)        0.380   s_has_grain_B_17_LDC
    SLICE_X48Y36.B       Tilo                  0.142   s_has_grain_A_4_LDC
                                                       lut15541_2040
    SLICE_X48Y39.D4      net (fanout=3)        0.392   lut15541_2040
    SLICE_X48Y39.D       Tilo                  0.142   s_has_grain_B_17_C_17
                                                       lut9802_601
    SLICE_X47Y38.SR      net (fanout=2)        0.365   ][37812_602
    SLICE_X47Y38.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_17_LDC
                                                       s_has_grain_B_17_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.811ns (0.674ns logic, 1.137ns route)
                                                       (37.2% logic, 62.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.820ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_B_17_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.820ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut9804_603 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_B_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.198   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X48Y39.D1      net (fanout=957)      0.960   i_MAIN_RESET/s_external_reset_1
    SLICE_X48Y39.D       Tilo                  0.142   s_has_grain_B_17_C_17
                                                       lut9802_601
    SLICE_X47Y38.SR      net (fanout=2)        0.365   ][37812_602
    SLICE_X47Y38.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_17_LDC
                                                       s_has_grain_B_17_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.820ns (0.495ns logic, 1.325ns route)
                                                       (27.2% logic, 72.8% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_17_LDC (SLICE_X47Y38.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.425ns (data path)
  Source:               s_has_grain_B_17_P_17 (FF)
  Destination:          s_has_grain_B_17_LDC (LATCH)
  Data Path Delay:      1.425ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_17_P_17 to s_has_grain_B_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y39.AQ      Tcko                  0.198   s_has_grain_B_17_P_17
                                                       s_has_grain_B_17_P_17
    SLICE_X48Y36.B5      net (fanout=1)        0.279   s_has_grain_B_17_P_17
    SLICE_X48Y36.B       Tilo                  0.142   s_has_grain_A_4_LDC
                                                       lut15541_2040
    SLICE_X48Y39.D4      net (fanout=3)        0.392   lut15541_2040
    SLICE_X48Y39.DMUX    Tilo                  0.183   s_has_grain_B_17_C_17
                                                       lut9804_603
    SLICE_X47Y38.CLK     net (fanout=2)        0.231   lut9804_603
    -------------------------------------------------  ---------------------------
    Total                                      1.425ns (0.523ns logic, 0.902ns route)
                                                       (36.7% logic, 63.3% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_17_LDC (SLICE_X47Y38.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.563ns (data path)
  Source:               s_has_grain_B_17_LDC (LATCH)
  Destination:          s_has_grain_B_17_LDC (LATCH)
  Data Path Delay:      1.563ns (Levels of Logic = 2)
  Source Clock:         lut9804_603 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_B_17_LDC to s_has_grain_B_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y38.AQ      Tcklo                 0.235   s_has_grain_B_17_LDC
                                                       s_has_grain_B_17_LDC
    SLICE_X48Y36.B3      net (fanout=1)        0.380   s_has_grain_B_17_LDC
    SLICE_X48Y36.B       Tilo                  0.142   s_has_grain_A_4_LDC
                                                       lut15541_2040
    SLICE_X48Y39.D4      net (fanout=3)        0.392   lut15541_2040
    SLICE_X48Y39.DMUX    Tilo                  0.183   s_has_grain_B_17_C_17
                                                       lut9804_603
    SLICE_X47Y38.CLK     net (fanout=2)        0.231   lut9804_603
    -------------------------------------------------  ---------------------------
    Total                                      1.563ns (0.560ns logic, 1.003ns route)
                                                       (35.8% logic, 64.2% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_17_LDC (SLICE_X47Y38.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.572ns (data path)
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_B_17_LDC (LATCH)
  Data Path Delay:      1.572ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Minimum Data Path at Fast Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_B_17_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.198   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X48Y39.D1      net (fanout=957)      0.960   i_MAIN_RESET/s_external_reset_1
    SLICE_X48Y39.DMUX    Tilo                  0.183   s_has_grain_B_17_C_17
                                                       lut9804_603
    SLICE_X47Y38.CLK     net (fanout=2)        0.231   lut9804_603
    -------------------------------------------------  ---------------------------
    Total                                      1.572ns (0.381ns logic, 1.191ns route)
                                                       (24.2% logic, 75.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_B_16_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_B_16_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.526ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_16_LDC (SLICE_X46Y34.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  14.250ns (requirement - data path)
  Source:               s_has_grain_B_16_LDC (LATCH)
  Destination:          s_has_grain_B_16_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.526ns (Levels of Logic = 2)
  Source Clock:         lut9808_606 falling

  Maximum Data Path at Slow Process Corner: s_has_grain_B_16_LDC to s_has_grain_B_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y34.AQ      Tcklo                 0.498   s_has_grain_B_16_LDC
                                                       s_has_grain_B_16_LDC
    SLICE_X47Y34.A5      net (fanout=1)        0.794   s_has_grain_B_16_LDC
    SLICE_X47Y34.A       Tilo                  0.259   s_has_grain_B_16_C_16
                                                       lut15551_2042
    SLICE_X47Y34.B3      net (fanout=3)        0.842   lut15551_2042
    SLICE_X47Y34.BMUX    Tilo                  0.313   s_has_grain_B_16_C_16
                                                       lut9808_606
    SLICE_X46Y34.CLK     net (fanout=2)        0.820   lut9808_606
    -------------------------------------------------  ---------------------------
    Total                                      3.526ns (1.070ns logic, 2.456ns route)
                                                       (30.3% logic, 69.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.440ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_16_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.336ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X47Y34.B1      net (fanout=83)       1.812   canincfifoline
    SLICE_X47Y34.BMUX    Tilo                  0.313   s_has_grain_B_16_C_16
                                                       lut9808_606
    SLICE_X46Y34.CLK     net (fanout=2)        0.820   lut9808_606
    -------------------------------------------------  ---------------------------
    Total                                      3.336ns (0.704ns logic, 2.632ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.528ns (requirement - data path)
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_B_16_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.248ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_B_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X47Y34.B5      net (fanout=957)      1.724   i_MAIN_RESET/s_external_reset_1
    SLICE_X47Y34.BMUX    Tilo                  0.313   s_has_grain_B_16_C_16
                                                       lut9808_606
    SLICE_X46Y34.CLK     net (fanout=2)        0.820   lut9808_606
    -------------------------------------------------  ---------------------------
    Total                                      3.248ns (0.704ns logic, 2.544ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_16_LDC (SLICE_X46Y34.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    14.607ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_has_grain_B_16_LDC (LATCH)
  Destination:          s_has_grain_B_16_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.169ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         lut9808_606 falling
  Destination Clock:    lut9808_606 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_16_LDC to s_has_grain_B_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y34.AQ      Tcklo                 0.498   s_has_grain_B_16_LDC
                                                       s_has_grain_B_16_LDC
    SLICE_X47Y34.A5      net (fanout=1)        0.794   s_has_grain_B_16_LDC
    SLICE_X47Y34.A       Tilo                  0.259   s_has_grain_B_16_C_16
                                                       lut15551_2042
    SLICE_X47Y34.B3      net (fanout=3)        0.842   lut15551_2042
    SLICE_X47Y34.B       Tilo                  0.259   s_has_grain_B_16_C_16
                                                       lut9806_604
    SLICE_X46Y34.SR      net (fanout=2)        0.302   ][37814_605
    SLICE_X46Y34.CLK     Trck                  0.215   s_has_grain_B_16_LDC
                                                       s_has_grain_B_16_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.169ns (1.231ns logic, 1.938ns route)
                                                       (38.8% logic, 61.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    14.797ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_16_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.979ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9808_606 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X47Y34.B1      net (fanout=83)       1.812   canincfifoline
    SLICE_X47Y34.B       Tilo                  0.259   s_has_grain_B_16_C_16
                                                       lut9806_604
    SLICE_X46Y34.SR      net (fanout=2)        0.302   ][37814_605
    SLICE_X46Y34.CLK     Trck                  0.215   s_has_grain_B_16_LDC
                                                       s_has_grain_B_16_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.979ns (0.865ns logic, 2.114ns route)
                                                       (29.0% logic, 71.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    14.885ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_B_16_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.891ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut9808_606 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_B_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X47Y34.B5      net (fanout=957)      1.724   i_MAIN_RESET/s_external_reset_1
    SLICE_X47Y34.B       Tilo                  0.259   s_has_grain_B_16_C_16
                                                       lut9806_604
    SLICE_X46Y34.SR      net (fanout=2)        0.302   ][37814_605
    SLICE_X46Y34.CLK     Trck                  0.215   s_has_grain_B_16_LDC
                                                       s_has_grain_B_16_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.891ns (0.865ns logic, 2.026ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_B_16_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_B_16_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_16_LDC (SLICE_X46Y34.SR), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.238ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_16_C_16 (FF)
  Destination:          s_has_grain_B_16_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.238ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9808_606 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_16_C_16 to s_has_grain_B_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y34.AQ      Tcko                  0.198   s_has_grain_B_16_C_16
                                                       s_has_grain_B_16_C_16
    SLICE_X47Y34.A6      net (fanout=1)        0.017   s_has_grain_B_16_C_16
    SLICE_X47Y34.A       Tilo                  0.156   s_has_grain_B_16_C_16
                                                       lut15551_2042
    SLICE_X47Y34.B3      net (fanout=3)        0.469   lut15551_2042
    SLICE_X47Y34.B       Tilo                  0.156   s_has_grain_B_16_C_16
                                                       lut9806_604
    SLICE_X46Y34.SR      net (fanout=2)        0.157   ][37814_605
    SLICE_X46Y34.CLK     Tremck      (-Th)    -0.085   s_has_grain_B_16_LDC
                                                       s_has_grain_B_16_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.238ns (0.595ns logic, 0.643ns route)
                                                       (48.1% logic, 51.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.482ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_16_P_16 (FF)
  Destination:          s_has_grain_B_16_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.482ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9808_606 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_16_P_16 to s_has_grain_B_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y34.AQ      Tcko                  0.198   s_has_grain_B_16_P_16
                                                       s_has_grain_B_16_P_16
    SLICE_X47Y34.A3      net (fanout=1)        0.261   s_has_grain_B_16_P_16
    SLICE_X47Y34.A       Tilo                  0.156   s_has_grain_B_16_C_16
                                                       lut15551_2042
    SLICE_X47Y34.B3      net (fanout=3)        0.469   lut15551_2042
    SLICE_X47Y34.B       Tilo                  0.156   s_has_grain_B_16_C_16
                                                       lut9806_604
    SLICE_X46Y34.SR      net (fanout=2)        0.157   ][37814_605
    SLICE_X46Y34.CLK     Tremck      (-Th)    -0.085   s_has_grain_B_16_LDC
                                                       s_has_grain_B_16_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.482ns (0.595ns logic, 0.887ns route)
                                                       (40.1% logic, 59.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.637ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_B_16_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.637ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut9808_606 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_B_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.198   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X47Y34.B5      net (fanout=957)      1.041   i_MAIN_RESET/s_external_reset_1
    SLICE_X47Y34.B       Tilo                  0.156   s_has_grain_B_16_C_16
                                                       lut9806_604
    SLICE_X46Y34.SR      net (fanout=2)        0.157   ][37814_605
    SLICE_X46Y34.CLK     Tremck      (-Th)    -0.085   s_has_grain_B_16_LDC
                                                       s_has_grain_B_16_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.637ns (0.439ns logic, 1.198ns route)
                                                       (26.8% logic, 73.2% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_16_LDC (SLICE_X46Y34.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.471ns (data path)
  Source:               s_has_grain_B_16_C_16 (FF)
  Destination:          s_has_grain_B_16_LDC (LATCH)
  Data Path Delay:      1.471ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_16_C_16 to s_has_grain_B_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y34.AQ      Tcko                  0.198   s_has_grain_B_16_C_16
                                                       s_has_grain_B_16_C_16
    SLICE_X47Y34.A6      net (fanout=1)        0.017   s_has_grain_B_16_C_16
    SLICE_X47Y34.A       Tilo                  0.156   s_has_grain_B_16_C_16
                                                       lut15551_2042
    SLICE_X47Y34.B3      net (fanout=3)        0.469   lut15551_2042
    SLICE_X47Y34.BMUX    Tilo                  0.203   s_has_grain_B_16_C_16
                                                       lut9808_606
    SLICE_X46Y34.CLK     net (fanout=2)        0.428   lut9808_606
    -------------------------------------------------  ---------------------------
    Total                                      1.471ns (0.557ns logic, 0.914ns route)
                                                       (37.9% logic, 62.1% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_16_LDC (SLICE_X46Y34.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.715ns (data path)
  Source:               s_has_grain_B_16_P_16 (FF)
  Destination:          s_has_grain_B_16_LDC (LATCH)
  Data Path Delay:      1.715ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_16_P_16 to s_has_grain_B_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y34.AQ      Tcko                  0.198   s_has_grain_B_16_P_16
                                                       s_has_grain_B_16_P_16
    SLICE_X47Y34.A3      net (fanout=1)        0.261   s_has_grain_B_16_P_16
    SLICE_X47Y34.A       Tilo                  0.156   s_has_grain_B_16_C_16
                                                       lut15551_2042
    SLICE_X47Y34.B3      net (fanout=3)        0.469   lut15551_2042
    SLICE_X47Y34.BMUX    Tilo                  0.203   s_has_grain_B_16_C_16
                                                       lut9808_606
    SLICE_X46Y34.CLK     net (fanout=2)        0.428   lut9808_606
    -------------------------------------------------  ---------------------------
    Total                                      1.715ns (0.557ns logic, 1.158ns route)
                                                       (32.5% logic, 67.5% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_16_LDC (SLICE_X46Y34.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.870ns (data path)
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_B_16_LDC (LATCH)
  Data Path Delay:      1.870ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Minimum Data Path at Fast Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_B_16_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.198   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X47Y34.B5      net (fanout=957)      1.041   i_MAIN_RESET/s_external_reset_1
    SLICE_X47Y34.BMUX    Tilo                  0.203   s_has_grain_B_16_C_16
                                                       lut9808_606
    SLICE_X46Y34.CLK     net (fanout=2)        0.428   lut9808_606
    -------------------------------------------------  ---------------------------
    Total                                      1.870ns (0.401ns logic, 1.469ns route)
                                                       (21.4% logic, 78.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_B_15_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_B_15_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.767ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_15_LDC (SLICE_X47Y43.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    14.009ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_15_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.767ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9812_609 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X47Y43.D4      net (fanout=83)       2.527   canincfifoline
    SLICE_X47Y43.D       Tilo                  0.259   s_has_grain_B_15_LDC
                                                       lut9810_607
    SLICE_X47Y43.SR      net (fanout=2)        0.310   ][37816_608
    SLICE_X47Y43.CLK     Trck                  0.280   s_has_grain_B_15_LDC
                                                       s_has_grain_B_15_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.767ns (0.930ns logic, 2.837ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    15.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_has_grain_B_15_C_15 (FF)
  Destination:          s_has_grain_B_15_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.734ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9812_609 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_15_C_15 to s_has_grain_B_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y42.AQ      Tcko                  0.408   s_has_grain_B_15_C_15
                                                       s_has_grain_B_15_C_15
    SLICE_X47Y43.C1      net (fanout=1)        1.001   s_has_grain_B_15_C_15
    SLICE_X47Y43.C       Tilo                  0.259   s_has_grain_B_15_LDC
                                                       lut15561_2044
    SLICE_X47Y43.D5      net (fanout=3)        0.217   lut15561_2044
    SLICE_X47Y43.D       Tilo                  0.259   s_has_grain_B_15_LDC
                                                       lut9810_607
    SLICE_X47Y43.SR      net (fanout=2)        0.310   ][37816_608
    SLICE_X47Y43.CLK     Trck                  0.280   s_has_grain_B_15_LDC
                                                       s_has_grain_B_15_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.734ns (1.206ns logic, 1.528ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    15.718ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_has_grain_B_15_LDC (LATCH)
  Destination:          s_has_grain_B_15_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.058ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         lut9812_609 falling
  Destination Clock:    lut9812_609 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_15_LDC to s_has_grain_B_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y43.AQ      Tcklo                 0.442   s_has_grain_B_15_LDC
                                                       s_has_grain_B_15_LDC
    SLICE_X47Y43.C3      net (fanout=1)        0.291   s_has_grain_B_15_LDC
    SLICE_X47Y43.C       Tilo                  0.259   s_has_grain_B_15_LDC
                                                       lut15561_2044
    SLICE_X47Y43.D5      net (fanout=3)        0.217   lut15561_2044
    SLICE_X47Y43.D       Tilo                  0.259   s_has_grain_B_15_LDC
                                                       lut9810_607
    SLICE_X47Y43.SR      net (fanout=2)        0.310   ][37816_608
    SLICE_X47Y43.CLK     Trck                  0.280   s_has_grain_B_15_LDC
                                                       s_has_grain_B_15_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.058ns (1.240ns logic, 0.818ns route)
                                                       (60.3% logic, 39.7% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_15_LDC (SLICE_X47Y43.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  14.230ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_15_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.546ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X47Y43.D4      net (fanout=83)       2.527   canincfifoline
    SLICE_X47Y43.DMUX    Tilo                  0.313   s_has_grain_B_15_LDC
                                                       lut9812_609
    SLICE_X47Y43.CLK     net (fanout=2)        0.315   lut9812_609
    -------------------------------------------------  ---------------------------
    Total                                      3.546ns (0.704ns logic, 2.842ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.263ns (requirement - data path)
  Source:               s_has_grain_B_15_C_15 (FF)
  Destination:          s_has_grain_B_15_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.513ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_15_C_15 to s_has_grain_B_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y42.AQ      Tcko                  0.408   s_has_grain_B_15_C_15
                                                       s_has_grain_B_15_C_15
    SLICE_X47Y43.C1      net (fanout=1)        1.001   s_has_grain_B_15_C_15
    SLICE_X47Y43.C       Tilo                  0.259   s_has_grain_B_15_LDC
                                                       lut15561_2044
    SLICE_X47Y43.D5      net (fanout=3)        0.217   lut15561_2044
    SLICE_X47Y43.DMUX    Tilo                  0.313   s_has_grain_B_15_LDC
                                                       lut9812_609
    SLICE_X47Y43.CLK     net (fanout=2)        0.315   lut9812_609
    -------------------------------------------------  ---------------------------
    Total                                      2.513ns (0.980ns logic, 1.533ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.939ns (requirement - data path)
  Source:               s_has_grain_B_15_LDC (LATCH)
  Destination:          s_has_grain_B_15_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      1.837ns (Levels of Logic = 2)
  Source Clock:         lut9812_609 falling

  Maximum Data Path at Slow Process Corner: s_has_grain_B_15_LDC to s_has_grain_B_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y43.AQ      Tcklo                 0.442   s_has_grain_B_15_LDC
                                                       s_has_grain_B_15_LDC
    SLICE_X47Y43.C3      net (fanout=1)        0.291   s_has_grain_B_15_LDC
    SLICE_X47Y43.C       Tilo                  0.259   s_has_grain_B_15_LDC
                                                       lut15561_2044
    SLICE_X47Y43.D5      net (fanout=3)        0.217   lut15561_2044
    SLICE_X47Y43.DMUX    Tilo                  0.313   s_has_grain_B_15_LDC
                                                       lut9812_609
    SLICE_X47Y43.CLK     net (fanout=2)        0.315   lut9812_609
    -------------------------------------------------  ---------------------------
    Total                                      1.837ns (1.014ns logic, 0.823ns route)
                                                       (55.2% logic, 44.8% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_B_15_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_B_15_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_15_LDC (SLICE_X47Y43.SR), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.034ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_15_P_15 (FF)
  Destination:          s_has_grain_B_15_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.034ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9812_609 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_15_P_15 to s_has_grain_B_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y44.AQ      Tcko                  0.198   s_has_grain_B_15_P_15
                                                       s_has_grain_B_15_P_15
    SLICE_X47Y43.C5      net (fanout=1)        0.147   s_has_grain_B_15_P_15
    SLICE_X47Y43.C       Tilo                  0.156   s_has_grain_B_15_LDC
                                                       lut15561_2044
    SLICE_X47Y43.D5      net (fanout=3)        0.057   lut15561_2044
    SLICE_X47Y43.D       Tilo                  0.156   s_has_grain_B_15_LDC
                                                       lut9810_607
    SLICE_X47Y43.SR      net (fanout=2)        0.165   ][37816_608
    SLICE_X47Y43.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_15_LDC
                                                       s_has_grain_B_15_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.034ns (0.665ns logic, 0.369ns route)
                                                       (64.3% logic, 35.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.068ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_15_LDC (LATCH)
  Destination:          s_has_grain_B_15_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.068ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut9812_609 falling
  Destination Clock:    lut9812_609 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_15_LDC to s_has_grain_B_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y43.AQ      Tcklo                 0.235   s_has_grain_B_15_LDC
                                                       s_has_grain_B_15_LDC
    SLICE_X47Y43.C3      net (fanout=1)        0.144   s_has_grain_B_15_LDC
    SLICE_X47Y43.C       Tilo                  0.156   s_has_grain_B_15_LDC
                                                       lut15561_2044
    SLICE_X47Y43.D5      net (fanout=3)        0.057   lut15561_2044
    SLICE_X47Y43.D       Tilo                  0.156   s_has_grain_B_15_LDC
                                                       lut9810_607
    SLICE_X47Y43.SR      net (fanout=2)        0.165   ][37816_608
    SLICE_X47Y43.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_15_LDC
                                                       s_has_grain_B_15_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.068ns (0.702ns logic, 0.366ns route)
                                                       (65.7% logic, 34.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.135ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_B_15_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.135ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut9812_609 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_B_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.198   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X47Y43.D3      net (fanout=957)      0.461   i_MAIN_RESET/s_external_reset_1
    SLICE_X47Y43.D       Tilo                  0.156   s_has_grain_B_15_LDC
                                                       lut9810_607
    SLICE_X47Y43.SR      net (fanout=2)        0.165   ][37816_608
    SLICE_X47Y43.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_15_LDC
                                                       s_has_grain_B_15_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.135ns (0.509ns logic, 0.626ns route)
                                                       (44.8% logic, 55.2% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_15_LDC (SLICE_X47Y43.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.933ns (data path)
  Source:               s_has_grain_B_15_P_15 (FF)
  Destination:          s_has_grain_B_15_LDC (LATCH)
  Data Path Delay:      0.933ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_15_P_15 to s_has_grain_B_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y44.AQ      Tcko                  0.198   s_has_grain_B_15_P_15
                                                       s_has_grain_B_15_P_15
    SLICE_X47Y43.C5      net (fanout=1)        0.147   s_has_grain_B_15_P_15
    SLICE_X47Y43.C       Tilo                  0.156   s_has_grain_B_15_LDC
                                                       lut15561_2044
    SLICE_X47Y43.D5      net (fanout=3)        0.057   lut15561_2044
    SLICE_X47Y43.DMUX    Tilo                  0.203   s_has_grain_B_15_LDC
                                                       lut9812_609
    SLICE_X47Y43.CLK     net (fanout=2)        0.172   lut9812_609
    -------------------------------------------------  ---------------------------
    Total                                      0.933ns (0.557ns logic, 0.376ns route)
                                                       (59.7% logic, 40.3% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_15_LDC (SLICE_X47Y43.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.967ns (data path)
  Source:               s_has_grain_B_15_LDC (LATCH)
  Destination:          s_has_grain_B_15_LDC (LATCH)
  Data Path Delay:      0.967ns (Levels of Logic = 2)
  Source Clock:         lut9812_609 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_B_15_LDC to s_has_grain_B_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y43.AQ      Tcklo                 0.235   s_has_grain_B_15_LDC
                                                       s_has_grain_B_15_LDC
    SLICE_X47Y43.C3      net (fanout=1)        0.144   s_has_grain_B_15_LDC
    SLICE_X47Y43.C       Tilo                  0.156   s_has_grain_B_15_LDC
                                                       lut15561_2044
    SLICE_X47Y43.D5      net (fanout=3)        0.057   lut15561_2044
    SLICE_X47Y43.DMUX    Tilo                  0.203   s_has_grain_B_15_LDC
                                                       lut9812_609
    SLICE_X47Y43.CLK     net (fanout=2)        0.172   lut9812_609
    -------------------------------------------------  ---------------------------
    Total                                      0.967ns (0.594ns logic, 0.373ns route)
                                                       (61.4% logic, 38.6% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_15_LDC (SLICE_X47Y43.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.034ns (data path)
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_B_15_LDC (LATCH)
  Data Path Delay:      1.034ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Minimum Data Path at Fast Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_B_15_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.198   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X47Y43.D3      net (fanout=957)      0.461   i_MAIN_RESET/s_external_reset_1
    SLICE_X47Y43.DMUX    Tilo                  0.203   s_has_grain_B_15_LDC
                                                       lut9812_609
    SLICE_X47Y43.CLK     net (fanout=2)        0.172   lut9812_609
    -------------------------------------------------  ---------------------------
    Total                                      1.034ns (0.401ns logic, 0.633ns route)
                                                       (38.8% logic, 61.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_B_14_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_B_14_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.223ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_14_LDC (SLICE_X53Y40.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    13.553ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_14_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.223ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9816_612 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X52Y40.B2      net (fanout=83)       3.037   canincfifoline
    SLICE_X52Y40.B       Tilo                  0.205   s_has_grain_B_8_P_8
                                                       lut9814_610
    SLICE_X53Y40.SR      net (fanout=2)        0.310   ][37818_611
    SLICE_X53Y40.CLK     Trck                  0.280   s_has_grain_B_14_LDC
                                                       s_has_grain_B_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.223ns (0.876ns logic, 3.347ns route)
                                                       (20.7% logic, 79.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    14.847ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_has_grain_B_14_LDC (LATCH)
  Destination:          s_has_grain_B_14_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.929ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         lut9816_612 falling
  Destination Clock:    lut9816_612 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_14_LDC to s_has_grain_B_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y40.AQ      Tcklo                 0.442   s_has_grain_B_14_LDC
                                                       s_has_grain_B_14_LDC
    SLICE_X52Y40.A2      net (fanout=1)        1.097   s_has_grain_B_14_LDC
    SLICE_X52Y40.A       Tilo                  0.205   s_has_grain_B_8_P_8
                                                       lut15571_2046
    SLICE_X52Y40.B4      net (fanout=3)        0.390   lut15571_2046
    SLICE_X52Y40.B       Tilo                  0.205   s_has_grain_B_8_P_8
                                                       lut9814_610
    SLICE_X53Y40.SR      net (fanout=2)        0.310   ][37818_611
    SLICE_X53Y40.CLK     Trck                  0.280   s_has_grain_B_14_LDC
                                                       s_has_grain_B_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.929ns (1.132ns logic, 1.797ns route)
                                                       (38.6% logic, 61.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    14.918ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_B_14_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.858ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut9816_612 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_B_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X52Y40.B5      net (fanout=957)      1.672   i_MAIN_RESET/s_external_reset_1
    SLICE_X52Y40.B       Tilo                  0.205   s_has_grain_B_8_P_8
                                                       lut9814_610
    SLICE_X53Y40.SR      net (fanout=2)        0.310   ][37818_611
    SLICE_X53Y40.CLK     Trck                  0.280   s_has_grain_B_14_LDC
                                                       s_has_grain_B_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.858ns (0.876ns logic, 1.982ns route)
                                                       (30.7% logic, 69.3% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_14_LDC (SLICE_X53Y40.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  13.595ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_14_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.181ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X52Y40.B2      net (fanout=83)       3.037   canincfifoline
    SLICE_X52Y40.BMUX    Tilo                  0.251   s_has_grain_B_8_P_8
                                                       lut9816_612
    SLICE_X53Y40.CLK     net (fanout=2)        0.502   lut9816_612
    -------------------------------------------------  ---------------------------
    Total                                      4.181ns (0.642ns logic, 3.539ns route)
                                                       (15.4% logic, 84.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.889ns (requirement - data path)
  Source:               s_has_grain_B_14_LDC (LATCH)
  Destination:          s_has_grain_B_14_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.887ns (Levels of Logic = 2)
  Source Clock:         lut9816_612 falling

  Maximum Data Path at Slow Process Corner: s_has_grain_B_14_LDC to s_has_grain_B_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y40.AQ      Tcklo                 0.442   s_has_grain_B_14_LDC
                                                       s_has_grain_B_14_LDC
    SLICE_X52Y40.A2      net (fanout=1)        1.097   s_has_grain_B_14_LDC
    SLICE_X52Y40.A       Tilo                  0.205   s_has_grain_B_8_P_8
                                                       lut15571_2046
    SLICE_X52Y40.B4      net (fanout=3)        0.390   lut15571_2046
    SLICE_X52Y40.BMUX    Tilo                  0.251   s_has_grain_B_8_P_8
                                                       lut9816_612
    SLICE_X53Y40.CLK     net (fanout=2)        0.502   lut9816_612
    -------------------------------------------------  ---------------------------
    Total                                      2.887ns (0.898ns logic, 1.989ns route)
                                                       (31.1% logic, 68.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.960ns (requirement - data path)
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_B_14_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.816ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_B_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X52Y40.B5      net (fanout=957)      1.672   i_MAIN_RESET/s_external_reset_1
    SLICE_X52Y40.BMUX    Tilo                  0.251   s_has_grain_B_8_P_8
                                                       lut9816_612
    SLICE_X53Y40.CLK     net (fanout=2)        0.502   lut9816_612
    -------------------------------------------------  ---------------------------
    Total                                      2.816ns (0.642ns logic, 2.174ns route)
                                                       (22.8% logic, 77.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_B_14_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_B_14_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_14_LDC (SLICE_X53Y40.SR), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.139ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_14_C_14 (FF)
  Destination:          s_has_grain_B_14_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.139ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9816_612 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_14_C_14 to s_has_grain_B_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y41.AQ      Tcko                  0.200   s_has_grain_B_14_C_14
                                                       s_has_grain_B_14_C_14
    SLICE_X52Y40.A5      net (fanout=1)        0.143   s_has_grain_B_14_C_14
    SLICE_X52Y40.A       Tilo                  0.142   s_has_grain_B_8_P_8
                                                       lut15571_2046
    SLICE_X52Y40.B4      net (fanout=3)        0.192   lut15571_2046
    SLICE_X52Y40.B       Tilo                  0.142   s_has_grain_B_8_P_8
                                                       lut9814_610
    SLICE_X53Y40.SR      net (fanout=2)        0.165   ][37818_611
    SLICE_X53Y40.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_14_LDC
                                                       s_has_grain_B_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.139ns (0.639ns logic, 0.500ns route)
                                                       (56.1% logic, 43.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.350ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_14_P_14 (FF)
  Destination:          s_has_grain_B_14_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.350ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9816_612 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_14_P_14 to s_has_grain_B_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y40.AQ      Tcko                  0.198   s_has_grain_B_14_P_14
                                                       s_has_grain_B_14_P_14
    SLICE_X52Y40.A1      net (fanout=1)        0.356   s_has_grain_B_14_P_14
    SLICE_X52Y40.A       Tilo                  0.142   s_has_grain_B_8_P_8
                                                       lut15571_2046
    SLICE_X52Y40.B4      net (fanout=3)        0.192   lut15571_2046
    SLICE_X52Y40.B       Tilo                  0.142   s_has_grain_B_8_P_8
                                                       lut9814_610
    SLICE_X53Y40.SR      net (fanout=2)        0.165   ][37818_611
    SLICE_X53Y40.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_14_LDC
                                                       s_has_grain_B_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.350ns (0.637ns logic, 0.713ns route)
                                                       (47.2% logic, 52.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.697ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_B_14_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.697ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut9816_612 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_B_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.198   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X52Y40.B5      net (fanout=957)      1.037   i_MAIN_RESET/s_external_reset_1
    SLICE_X52Y40.B       Tilo                  0.142   s_has_grain_B_8_P_8
                                                       lut9814_610
    SLICE_X53Y40.SR      net (fanout=2)        0.165   ][37818_611
    SLICE_X53Y40.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_14_LDC
                                                       s_has_grain_B_14_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.697ns (0.495ns logic, 1.202ns route)
                                                       (29.2% logic, 70.8% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_14_LDC (SLICE_X53Y40.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.161ns (data path)
  Source:               s_has_grain_B_14_C_14 (FF)
  Destination:          s_has_grain_B_14_LDC (LATCH)
  Data Path Delay:      1.161ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_14_C_14 to s_has_grain_B_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y41.AQ      Tcko                  0.200   s_has_grain_B_14_C_14
                                                       s_has_grain_B_14_C_14
    SLICE_X52Y40.A5      net (fanout=1)        0.143   s_has_grain_B_14_C_14
    SLICE_X52Y40.A       Tilo                  0.142   s_has_grain_B_8_P_8
                                                       lut15571_2046
    SLICE_X52Y40.B4      net (fanout=3)        0.192   lut15571_2046
    SLICE_X52Y40.BMUX    Tilo                  0.183   s_has_grain_B_8_P_8
                                                       lut9816_612
    SLICE_X53Y40.CLK     net (fanout=2)        0.301   lut9816_612
    -------------------------------------------------  ---------------------------
    Total                                      1.161ns (0.525ns logic, 0.636ns route)
                                                       (45.2% logic, 54.8% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_14_LDC (SLICE_X53Y40.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.372ns (data path)
  Source:               s_has_grain_B_14_P_14 (FF)
  Destination:          s_has_grain_B_14_LDC (LATCH)
  Data Path Delay:      1.372ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_14_P_14 to s_has_grain_B_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y40.AQ      Tcko                  0.198   s_has_grain_B_14_P_14
                                                       s_has_grain_B_14_P_14
    SLICE_X52Y40.A1      net (fanout=1)        0.356   s_has_grain_B_14_P_14
    SLICE_X52Y40.A       Tilo                  0.142   s_has_grain_B_8_P_8
                                                       lut15571_2046
    SLICE_X52Y40.B4      net (fanout=3)        0.192   lut15571_2046
    SLICE_X52Y40.BMUX    Tilo                  0.183   s_has_grain_B_8_P_8
                                                       lut9816_612
    SLICE_X53Y40.CLK     net (fanout=2)        0.301   lut9816_612
    -------------------------------------------------  ---------------------------
    Total                                      1.372ns (0.523ns logic, 0.849ns route)
                                                       (38.1% logic, 61.9% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_14_LDC (SLICE_X53Y40.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.719ns (data path)
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_B_14_LDC (LATCH)
  Data Path Delay:      1.719ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Minimum Data Path at Fast Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_B_14_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.198   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X52Y40.B5      net (fanout=957)      1.037   i_MAIN_RESET/s_external_reset_1
    SLICE_X52Y40.BMUX    Tilo                  0.183   s_has_grain_B_8_P_8
                                                       lut9816_612
    SLICE_X53Y40.CLK     net (fanout=2)        0.301   lut9816_612
    -------------------------------------------------  ---------------------------
    Total                                      1.719ns (0.381ns logic, 1.338ns route)
                                                       (22.2% logic, 77.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_B_13_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_B_13_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.883ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_13_LDC (SLICE_X53Y43.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    13.893ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_13_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.883ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9820_615 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X50Y43.B4      net (fanout=83)       2.698   canincfifoline
    SLICE_X50Y43.B       Tilo                  0.203   sortb_13<0>
                                                       lut9818_613
    SLICE_X53Y43.SR      net (fanout=2)        0.311   ][37820_614
    SLICE_X53Y43.CLK     Trck                  0.280   s_has_grain_B_13_LDC
                                                       s_has_grain_B_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.883ns (0.874ns logic, 3.009ns route)
                                                       (22.5% logic, 77.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    15.264ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_has_grain_B_13_P_13 (FF)
  Destination:          s_has_grain_B_13_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.512ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9820_615 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_13_P_13 to s_has_grain_B_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y43.AQ      Tcko                  0.408   s_has_grain_B_13_P_13
                                                       s_has_grain_B_13_P_13
    SLICE_X50Y43.D3      net (fanout=1)        0.642   s_has_grain_B_13_P_13
    SLICE_X50Y43.D       Tilo                  0.203   sortb_13<0>
                                                       lut15581_2048
    SLICE_X50Y43.B1      net (fanout=3)        0.465   lut15581_2048
    SLICE_X50Y43.B       Tilo                  0.203   sortb_13<0>
                                                       lut9818_613
    SLICE_X53Y43.SR      net (fanout=2)        0.311   ][37820_614
    SLICE_X53Y43.CLK     Trck                  0.280   s_has_grain_B_13_LDC
                                                       s_has_grain_B_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.512ns (1.094ns logic, 1.418ns route)
                                                       (43.6% logic, 56.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    15.293ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_has_grain_B_13_C_13 (FF)
  Destination:          s_has_grain_B_13_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.483ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9820_615 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_13_C_13 to s_has_grain_B_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y43.DQ      Tcko                  0.391   s_has_grain_B_13_C_13
                                                       s_has_grain_B_13_C_13
    SLICE_X50Y43.D2      net (fanout=1)        0.630   s_has_grain_B_13_C_13
    SLICE_X50Y43.D       Tilo                  0.203   sortb_13<0>
                                                       lut15581_2048
    SLICE_X50Y43.B1      net (fanout=3)        0.465   lut15581_2048
    SLICE_X50Y43.B       Tilo                  0.203   sortb_13<0>
                                                       lut9818_613
    SLICE_X53Y43.SR      net (fanout=2)        0.311   ][37820_614
    SLICE_X53Y43.CLK     Trck                  0.280   s_has_grain_B_13_LDC
                                                       s_has_grain_B_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.483ns (1.077ns logic, 1.406ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_13_LDC (SLICE_X53Y43.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  13.905ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_13_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.871ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X50Y43.B4      net (fanout=83)       2.698   canincfifoline
    SLICE_X50Y43.BMUX    Tilo                  0.261   sortb_13<0>
                                                       lut9820_615
    SLICE_X53Y43.CLK     net (fanout=2)        0.521   lut9820_615
    -------------------------------------------------  ---------------------------
    Total                                      3.871ns (0.652ns logic, 3.219ns route)
                                                       (16.8% logic, 83.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.276ns (requirement - data path)
  Source:               s_has_grain_B_13_P_13 (FF)
  Destination:          s_has_grain_B_13_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.500ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_13_P_13 to s_has_grain_B_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y43.AQ      Tcko                  0.408   s_has_grain_B_13_P_13
                                                       s_has_grain_B_13_P_13
    SLICE_X50Y43.D3      net (fanout=1)        0.642   s_has_grain_B_13_P_13
    SLICE_X50Y43.D       Tilo                  0.203   sortb_13<0>
                                                       lut15581_2048
    SLICE_X50Y43.B1      net (fanout=3)        0.465   lut15581_2048
    SLICE_X50Y43.BMUX    Tilo                  0.261   sortb_13<0>
                                                       lut9820_615
    SLICE_X53Y43.CLK     net (fanout=2)        0.521   lut9820_615
    -------------------------------------------------  ---------------------------
    Total                                      2.500ns (0.872ns logic, 1.628ns route)
                                                       (34.9% logic, 65.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.305ns (requirement - data path)
  Source:               s_has_grain_B_13_C_13 (FF)
  Destination:          s_has_grain_B_13_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.471ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_13_C_13 to s_has_grain_B_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y43.DQ      Tcko                  0.391   s_has_grain_B_13_C_13
                                                       s_has_grain_B_13_C_13
    SLICE_X50Y43.D2      net (fanout=1)        0.630   s_has_grain_B_13_C_13
    SLICE_X50Y43.D       Tilo                  0.203   sortb_13<0>
                                                       lut15581_2048
    SLICE_X50Y43.B1      net (fanout=3)        0.465   lut15581_2048
    SLICE_X50Y43.BMUX    Tilo                  0.261   sortb_13<0>
                                                       lut9820_615
    SLICE_X53Y43.CLK     net (fanout=2)        0.521   lut9820_615
    -------------------------------------------------  ---------------------------
    Total                                      2.471ns (0.855ns logic, 1.616ns route)
                                                       (34.6% logic, 65.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_B_13_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_B_13_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_13_LDC (SLICE_X53Y43.SR), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.279ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_13_LDC (LATCH)
  Destination:          s_has_grain_B_13_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.279ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut9820_615 falling
  Destination Clock:    lut9820_615 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_13_LDC to s_has_grain_B_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y43.AQ      Tcklo                 0.235   s_has_grain_B_13_LDC
                                                       s_has_grain_B_13_LDC
    SLICE_X50Y43.D4      net (fanout=1)        0.211   s_has_grain_B_13_LDC
    SLICE_X50Y43.D       Tilo                  0.156   sortb_13<0>
                                                       lut15581_2048
    SLICE_X50Y43.B1      net (fanout=3)        0.242   lut15581_2048
    SLICE_X50Y43.B       Tilo                  0.156   sortb_13<0>
                                                       lut9818_613
    SLICE_X53Y43.SR      net (fanout=2)        0.124   ][37820_614
    SLICE_X53Y43.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_13_LDC
                                                       s_has_grain_B_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.279ns (0.702ns logic, 0.577ns route)
                                                       (54.9% logic, 45.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.392ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_13_P_13 (FF)
  Destination:          s_has_grain_B_13_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.392ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9820_615 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_13_P_13 to s_has_grain_B_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y43.AQ      Tcko                  0.200   s_has_grain_B_13_P_13
                                                       s_has_grain_B_13_P_13
    SLICE_X50Y43.D3      net (fanout=1)        0.359   s_has_grain_B_13_P_13
    SLICE_X50Y43.D       Tilo                  0.156   sortb_13<0>
                                                       lut15581_2048
    SLICE_X50Y43.B1      net (fanout=3)        0.242   lut15581_2048
    SLICE_X50Y43.B       Tilo                  0.156   sortb_13<0>
                                                       lut9818_613
    SLICE_X53Y43.SR      net (fanout=2)        0.124   ][37820_614
    SLICE_X53Y43.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_13_LDC
                                                       s_has_grain_B_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.392ns (0.667ns logic, 0.725ns route)
                                                       (47.9% logic, 52.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.397ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_B_13_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.397ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut9820_615 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_B_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.198   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X50Y43.B5      net (fanout=957)      0.764   i_MAIN_RESET/s_external_reset_1
    SLICE_X50Y43.B       Tilo                  0.156   sortb_13<0>
                                                       lut9818_613
    SLICE_X53Y43.SR      net (fanout=2)        0.124   ][37820_614
    SLICE_X53Y43.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_13_LDC
                                                       s_has_grain_B_13_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.397ns (0.509ns logic, 0.888ns route)
                                                       (36.4% logic, 63.6% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_13_LDC (SLICE_X53Y43.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.314ns (data path)
  Source:               s_has_grain_B_13_LDC (LATCH)
  Destination:          s_has_grain_B_13_LDC (LATCH)
  Data Path Delay:      1.314ns (Levels of Logic = 2)
  Source Clock:         lut9820_615 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_B_13_LDC to s_has_grain_B_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y43.AQ      Tcklo                 0.235   s_has_grain_B_13_LDC
                                                       s_has_grain_B_13_LDC
    SLICE_X50Y43.D4      net (fanout=1)        0.211   s_has_grain_B_13_LDC
    SLICE_X50Y43.D       Tilo                  0.156   sortb_13<0>
                                                       lut15581_2048
    SLICE_X50Y43.B1      net (fanout=3)        0.242   lut15581_2048
    SLICE_X50Y43.BMUX    Tilo                  0.191   sortb_13<0>
                                                       lut9820_615
    SLICE_X53Y43.CLK     net (fanout=2)        0.279   lut9820_615
    -------------------------------------------------  ---------------------------
    Total                                      1.314ns (0.582ns logic, 0.732ns route)
                                                       (44.3% logic, 55.7% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_13_LDC (SLICE_X53Y43.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.427ns (data path)
  Source:               s_has_grain_B_13_P_13 (FF)
  Destination:          s_has_grain_B_13_LDC (LATCH)
  Data Path Delay:      1.427ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_13_P_13 to s_has_grain_B_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y43.AQ      Tcko                  0.200   s_has_grain_B_13_P_13
                                                       s_has_grain_B_13_P_13
    SLICE_X50Y43.D3      net (fanout=1)        0.359   s_has_grain_B_13_P_13
    SLICE_X50Y43.D       Tilo                  0.156   sortb_13<0>
                                                       lut15581_2048
    SLICE_X50Y43.B1      net (fanout=3)        0.242   lut15581_2048
    SLICE_X50Y43.BMUX    Tilo                  0.191   sortb_13<0>
                                                       lut9820_615
    SLICE_X53Y43.CLK     net (fanout=2)        0.279   lut9820_615
    -------------------------------------------------  ---------------------------
    Total                                      1.427ns (0.547ns logic, 0.880ns route)
                                                       (38.3% logic, 61.7% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_13_LDC (SLICE_X53Y43.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.432ns (data path)
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_B_13_LDC (LATCH)
  Data Path Delay:      1.432ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Minimum Data Path at Fast Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_B_13_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.198   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X50Y43.B5      net (fanout=957)      0.764   i_MAIN_RESET/s_external_reset_1
    SLICE_X50Y43.BMUX    Tilo                  0.191   sortb_13<0>
                                                       lut9820_615
    SLICE_X53Y43.CLK     net (fanout=2)        0.279   lut9820_615
    -------------------------------------------------  ---------------------------
    Total                                      1.432ns (0.389ns logic, 1.043ns route)
                                                       (27.2% logic, 72.8% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_B_10_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_B_10_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.123ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_10_LDC (SLICE_X52Y39.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  13.653ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_10_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.123ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X53Y39.B4      net (fanout=83)       2.698   canincfifoline
    SLICE_X53Y39.BMUX    Tilo                  0.313   s_has_grain_B_10_P_10
                                                       lut9824_618
    SLICE_X52Y39.CLK     net (fanout=2)        0.721   lut9824_618
    -------------------------------------------------  ---------------------------
    Total                                      4.123ns (0.704ns logic, 3.419ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.412ns (requirement - data path)
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_B_10_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.364ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_B_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X53Y39.B5      net (fanout=957)      1.939   i_MAIN_RESET/s_external_reset_1
    SLICE_X53Y39.BMUX    Tilo                  0.313   s_has_grain_B_10_P_10
                                                       lut9824_618
    SLICE_X52Y39.CLK     net (fanout=2)        0.721   lut9824_618
    -------------------------------------------------  ---------------------------
    Total                                      3.364ns (0.704ns logic, 2.660ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.808ns (requirement - data path)
  Source:               s_has_grain_B_10_P_10 (FF)
  Destination:          s_has_grain_B_10_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.968ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_10_P_10 to s_has_grain_B_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y39.AQ      Tcko                  0.391   s_has_grain_B_10_P_10
                                                       s_has_grain_B_10_P_10
    SLICE_X53Y39.D4      net (fanout=1)        0.835   s_has_grain_B_10_P_10
    SLICE_X53Y39.D       Tilo                  0.259   s_has_grain_B_10_P_10
                                                       lut15611_2054
    SLICE_X53Y39.B2      net (fanout=3)        0.449   lut15611_2054
    SLICE_X53Y39.BMUX    Tilo                  0.313   s_has_grain_B_10_P_10
                                                       lut9824_618
    SLICE_X52Y39.CLK     net (fanout=2)        0.721   lut9824_618
    -------------------------------------------------  ---------------------------
    Total                                      2.968ns (0.963ns logic, 2.005ns route)
                                                       (32.4% logic, 67.6% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_10_LDC (SLICE_X52Y39.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    13.891ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_10_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.885ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9824_618 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X53Y39.B4      net (fanout=83)       2.698   canincfifoline
    SLICE_X53Y39.B       Tilo                  0.259   s_has_grain_B_10_P_10
                                                       lut9822_616
    SLICE_X52Y39.SR      net (fanout=2)        0.307   ][37822_617
    SLICE_X52Y39.CLK     Trck                  0.230   s_has_grain_B_10_LDC
                                                       s_has_grain_B_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.885ns (0.880ns logic, 3.005ns route)
                                                       (22.7% logic, 77.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    14.650ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_B_10_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.126ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut9824_618 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_B_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X53Y39.B5      net (fanout=957)      1.939   i_MAIN_RESET/s_external_reset_1
    SLICE_X53Y39.B       Tilo                  0.259   s_has_grain_B_10_P_10
                                                       lut9822_616
    SLICE_X52Y39.SR      net (fanout=2)        0.307   ][37822_617
    SLICE_X52Y39.CLK     Trck                  0.230   s_has_grain_B_10_LDC
                                                       s_has_grain_B_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.126ns (0.880ns logic, 2.246ns route)
                                                       (28.2% logic, 71.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    15.046ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_has_grain_B_10_P_10 (FF)
  Destination:          s_has_grain_B_10_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.730ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9824_618 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_10_P_10 to s_has_grain_B_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y39.AQ      Tcko                  0.391   s_has_grain_B_10_P_10
                                                       s_has_grain_B_10_P_10
    SLICE_X53Y39.D4      net (fanout=1)        0.835   s_has_grain_B_10_P_10
    SLICE_X53Y39.D       Tilo                  0.259   s_has_grain_B_10_P_10
                                                       lut15611_2054
    SLICE_X53Y39.B2      net (fanout=3)        0.449   lut15611_2054
    SLICE_X53Y39.B       Tilo                  0.259   s_has_grain_B_10_P_10
                                                       lut9822_616
    SLICE_X52Y39.SR      net (fanout=2)        0.307   ][37822_617
    SLICE_X52Y39.CLK     Trck                  0.230   s_has_grain_B_10_LDC
                                                       s_has_grain_B_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.730ns (1.139ns logic, 1.591ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_B_10_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_B_10_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_10_LDC (SLICE_X52Y39.SR), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.158ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_10_C_10 (FF)
  Destination:          s_has_grain_B_10_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.158ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9824_618 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_10_C_10 to s_has_grain_B_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y38.DQ      Tcko                  0.200   s_has_grain_B_10_C_10
                                                       s_has_grain_B_10_C_10
    SLICE_X53Y39.D6      net (fanout=1)        0.113   s_has_grain_B_10_C_10
    SLICE_X53Y39.D       Tilo                  0.156   s_has_grain_B_10_P_10
                                                       lut15611_2054
    SLICE_X53Y39.B2      net (fanout=3)        0.264   lut15611_2054
    SLICE_X53Y39.B       Tilo                  0.156   s_has_grain_B_10_P_10
                                                       lut9822_616
    SLICE_X52Y39.SR      net (fanout=2)        0.162   ][37822_617
    SLICE_X52Y39.CLK     Tremck      (-Th)    -0.107   s_has_grain_B_10_LDC
                                                       s_has_grain_B_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.158ns (0.619ns logic, 0.539ns route)
                                                       (53.5% logic, 46.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.254ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_10_LDC (LATCH)
  Destination:          s_has_grain_B_10_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.254ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut9824_618 falling
  Destination Clock:    lut9824_618 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_10_LDC to s_has_grain_B_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y39.AQ      Tcklo                 0.237   s_has_grain_B_10_LDC
                                                       s_has_grain_B_10_LDC
    SLICE_X53Y39.D3      net (fanout=1)        0.172   s_has_grain_B_10_LDC
    SLICE_X53Y39.D       Tilo                  0.156   s_has_grain_B_10_P_10
                                                       lut15611_2054
    SLICE_X53Y39.B2      net (fanout=3)        0.264   lut15611_2054
    SLICE_X53Y39.B       Tilo                  0.156   s_has_grain_B_10_P_10
                                                       lut9822_616
    SLICE_X52Y39.SR      net (fanout=2)        0.162   ][37822_617
    SLICE_X52Y39.CLK     Tremck      (-Th)    -0.107   s_has_grain_B_10_LDC
                                                       s_has_grain_B_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.254ns (0.656ns logic, 0.598ns route)
                                                       (52.3% logic, 47.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.495ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_10_P_10 (FF)
  Destination:          s_has_grain_B_10_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.495ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9824_618 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_10_P_10 to s_has_grain_B_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y39.AQ      Tcko                  0.198   s_has_grain_B_10_P_10
                                                       s_has_grain_B_10_P_10
    SLICE_X53Y39.D4      net (fanout=1)        0.452   s_has_grain_B_10_P_10
    SLICE_X53Y39.D       Tilo                  0.156   s_has_grain_B_10_P_10
                                                       lut15611_2054
    SLICE_X53Y39.B2      net (fanout=3)        0.264   lut15611_2054
    SLICE_X53Y39.B       Tilo                  0.156   s_has_grain_B_10_P_10
                                                       lut9822_616
    SLICE_X52Y39.SR      net (fanout=2)        0.162   ][37822_617
    SLICE_X52Y39.CLK     Tremck      (-Th)    -0.107   s_has_grain_B_10_LDC
                                                       s_has_grain_B_10_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.495ns (0.617ns logic, 0.878ns route)
                                                       (41.3% logic, 58.7% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_10_LDC (SLICE_X52Y39.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.266ns (data path)
  Source:               s_has_grain_B_10_C_10 (FF)
  Destination:          s_has_grain_B_10_LDC (LATCH)
  Data Path Delay:      1.266ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_10_C_10 to s_has_grain_B_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y38.DQ      Tcko                  0.200   s_has_grain_B_10_C_10
                                                       s_has_grain_B_10_C_10
    SLICE_X53Y39.D6      net (fanout=1)        0.113   s_has_grain_B_10_C_10
    SLICE_X53Y39.D       Tilo                  0.156   s_has_grain_B_10_P_10
                                                       lut15611_2054
    SLICE_X53Y39.B2      net (fanout=3)        0.264   lut15611_2054
    SLICE_X53Y39.BMUX    Tilo                  0.203   s_has_grain_B_10_P_10
                                                       lut9824_618
    SLICE_X52Y39.CLK     net (fanout=2)        0.330   lut9824_618
    -------------------------------------------------  ---------------------------
    Total                                      1.266ns (0.559ns logic, 0.707ns route)
                                                       (44.2% logic, 55.8% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_10_LDC (SLICE_X52Y39.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.362ns (data path)
  Source:               s_has_grain_B_10_LDC (LATCH)
  Destination:          s_has_grain_B_10_LDC (LATCH)
  Data Path Delay:      1.362ns (Levels of Logic = 2)
  Source Clock:         lut9824_618 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_B_10_LDC to s_has_grain_B_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y39.AQ      Tcklo                 0.237   s_has_grain_B_10_LDC
                                                       s_has_grain_B_10_LDC
    SLICE_X53Y39.D3      net (fanout=1)        0.172   s_has_grain_B_10_LDC
    SLICE_X53Y39.D       Tilo                  0.156   s_has_grain_B_10_P_10
                                                       lut15611_2054
    SLICE_X53Y39.B2      net (fanout=3)        0.264   lut15611_2054
    SLICE_X53Y39.BMUX    Tilo                  0.203   s_has_grain_B_10_P_10
                                                       lut9824_618
    SLICE_X52Y39.CLK     net (fanout=2)        0.330   lut9824_618
    -------------------------------------------------  ---------------------------
    Total                                      1.362ns (0.596ns logic, 0.766ns route)
                                                       (43.8% logic, 56.2% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_10_LDC (SLICE_X52Y39.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.603ns (data path)
  Source:               s_has_grain_B_10_P_10 (FF)
  Destination:          s_has_grain_B_10_LDC (LATCH)
  Data Path Delay:      1.603ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_10_P_10 to s_has_grain_B_10_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y39.AQ      Tcko                  0.198   s_has_grain_B_10_P_10
                                                       s_has_grain_B_10_P_10
    SLICE_X53Y39.D4      net (fanout=1)        0.452   s_has_grain_B_10_P_10
    SLICE_X53Y39.D       Tilo                  0.156   s_has_grain_B_10_P_10
                                                       lut15611_2054
    SLICE_X53Y39.B2      net (fanout=3)        0.264   lut15611_2054
    SLICE_X53Y39.BMUX    Tilo                  0.203   s_has_grain_B_10_P_10
                                                       lut9824_618
    SLICE_X52Y39.CLK     net (fanout=2)        0.330   lut9824_618
    -------------------------------------------------  ---------------------------
    Total                                      1.603ns (0.557ns logic, 1.046ns route)
                                                       (34.7% logic, 65.3% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_B_12_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_B_12_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.098ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_12_LDC (SLICE_X53Y41.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    13.678ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_12_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.098ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9828_621 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X52Y42.B2      net (fanout=83)       2.936   canincfifoline
    SLICE_X52Y42.B       Tilo                  0.205   s_has_grain_B_12_P_12
                                                       lut9826_619
    SLICE_X53Y41.SR      net (fanout=2)        0.286   ][37824_620
    SLICE_X53Y41.CLK     Trck                  0.280   s_has_grain_B_12_LDC
                                                       s_has_grain_B_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.098ns (0.876ns logic, 3.222ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    15.129ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_B_12_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.647ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut9828_621 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_B_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X52Y42.B5      net (fanout=957)      1.485   i_MAIN_RESET/s_external_reset_1
    SLICE_X52Y42.B       Tilo                  0.205   s_has_grain_B_12_P_12
                                                       lut9826_619
    SLICE_X53Y41.SR      net (fanout=2)        0.286   ][37824_620
    SLICE_X53Y41.CLK     Trck                  0.280   s_has_grain_B_12_LDC
                                                       s_has_grain_B_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.647ns (0.876ns logic, 1.771ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    15.448ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_has_grain_B_12_C_12 (FF)
  Destination:          s_has_grain_B_12_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.328ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9828_621 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_12_C_12 to s_has_grain_B_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y42.AQ      Tcko                  0.391   s_has_grain_B_12_C_12
                                                       s_has_grain_B_12_C_12
    SLICE_X52Y42.A2      net (fanout=1)        0.568   s_has_grain_B_12_C_12
    SLICE_X52Y42.A       Tilo                  0.205   s_has_grain_B_12_P_12
                                                       lut15591_2050
    SLICE_X52Y42.B4      net (fanout=3)        0.393   lut15591_2050
    SLICE_X52Y42.B       Tilo                  0.205   s_has_grain_B_12_P_12
                                                       lut9826_619
    SLICE_X53Y41.SR      net (fanout=2)        0.286   ][37824_620
    SLICE_X53Y41.CLK     Trck                  0.280   s_has_grain_B_12_LDC
                                                       s_has_grain_B_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.328ns (1.081ns logic, 1.247ns route)
                                                       (46.4% logic, 53.6% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_12_LDC (SLICE_X53Y41.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  13.702ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_12_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.074ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X52Y42.B2      net (fanout=83)       2.936   canincfifoline
    SLICE_X52Y42.BMUX    Tilo                  0.251   s_has_grain_B_12_P_12
                                                       lut9828_621
    SLICE_X53Y41.CLK     net (fanout=2)        0.496   lut9828_621
    -------------------------------------------------  ---------------------------
    Total                                      4.074ns (0.642ns logic, 3.432ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.153ns (requirement - data path)
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_B_12_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.623ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_B_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X52Y42.B5      net (fanout=957)      1.485   i_MAIN_RESET/s_external_reset_1
    SLICE_X52Y42.BMUX    Tilo                  0.251   s_has_grain_B_12_P_12
                                                       lut9828_621
    SLICE_X53Y41.CLK     net (fanout=2)        0.496   lut9828_621
    -------------------------------------------------  ---------------------------
    Total                                      2.623ns (0.642ns logic, 1.981ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.472ns (requirement - data path)
  Source:               s_has_grain_B_12_C_12 (FF)
  Destination:          s_has_grain_B_12_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.304ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_12_C_12 to s_has_grain_B_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y42.AQ      Tcko                  0.391   s_has_grain_B_12_C_12
                                                       s_has_grain_B_12_C_12
    SLICE_X52Y42.A2      net (fanout=1)        0.568   s_has_grain_B_12_C_12
    SLICE_X52Y42.A       Tilo                  0.205   s_has_grain_B_12_P_12
                                                       lut15591_2050
    SLICE_X52Y42.B4      net (fanout=3)        0.393   lut15591_2050
    SLICE_X52Y42.BMUX    Tilo                  0.251   s_has_grain_B_12_P_12
                                                       lut9828_621
    SLICE_X53Y41.CLK     net (fanout=2)        0.496   lut9828_621
    -------------------------------------------------  ---------------------------
    Total                                      2.304ns (0.847ns logic, 1.457ns route)
                                                       (36.8% logic, 63.2% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_B_12_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_B_12_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_12_LDC (SLICE_X53Y41.SR), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.965ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_12_P_12 (FF)
  Destination:          s_has_grain_B_12_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.965ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9828_621 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_12_P_12 to s_has_grain_B_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y42.AQ      Tcko                  0.200   s_has_grain_B_12_P_12
                                                       s_has_grain_B_12_P_12
    SLICE_X52Y42.A6      net (fanout=1)        0.017   s_has_grain_B_12_P_12
    SLICE_X52Y42.A       Tilo                  0.142   s_has_grain_B_12_P_12
                                                       lut15591_2050
    SLICE_X52Y42.B4      net (fanout=3)        0.195   lut15591_2050
    SLICE_X52Y42.B       Tilo                  0.142   s_has_grain_B_12_P_12
                                                       lut9826_619
    SLICE_X53Y41.SR      net (fanout=2)        0.114   ][37824_620
    SLICE_X53Y41.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_12_LDC
                                                       s_has_grain_B_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.965ns (0.639ns logic, 0.326ns route)
                                                       (66.2% logic, 33.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.177ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_12_LDC (LATCH)
  Destination:          s_has_grain_B_12_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.177ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut9828_621 falling
  Destination Clock:    lut9828_621 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_12_LDC to s_has_grain_B_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y41.AQ      Tcklo                 0.235   s_has_grain_B_12_LDC
                                                       s_has_grain_B_12_LDC
    SLICE_X52Y42.A4      net (fanout=1)        0.194   s_has_grain_B_12_LDC
    SLICE_X52Y42.A       Tilo                  0.142   s_has_grain_B_12_P_12
                                                       lut15591_2050
    SLICE_X52Y42.B4      net (fanout=3)        0.195   lut15591_2050
    SLICE_X52Y42.B       Tilo                  0.142   s_has_grain_B_12_P_12
                                                       lut9826_619
    SLICE_X53Y41.SR      net (fanout=2)        0.114   ][37824_620
    SLICE_X53Y41.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_12_LDC
                                                       s_has_grain_B_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.177ns (0.674ns logic, 0.503ns route)
                                                       (57.3% logic, 42.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.314ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_12_C_12 (FF)
  Destination:          s_has_grain_B_12_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.314ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9828_621 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_12_C_12 to s_has_grain_B_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y42.AQ      Tcko                  0.198   s_has_grain_B_12_C_12
                                                       s_has_grain_B_12_C_12
    SLICE_X52Y42.A2      net (fanout=1)        0.368   s_has_grain_B_12_C_12
    SLICE_X52Y42.A       Tilo                  0.142   s_has_grain_B_12_P_12
                                                       lut15591_2050
    SLICE_X52Y42.B4      net (fanout=3)        0.195   lut15591_2050
    SLICE_X52Y42.B       Tilo                  0.142   s_has_grain_B_12_P_12
                                                       lut9826_619
    SLICE_X53Y41.SR      net (fanout=2)        0.114   ][37824_620
    SLICE_X53Y41.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_12_LDC
                                                       s_has_grain_B_12_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.314ns (0.637ns logic, 0.677ns route)
                                                       (48.5% logic, 51.5% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_12_LDC (SLICE_X53Y41.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.006ns (data path)
  Source:               s_has_grain_B_12_P_12 (FF)
  Destination:          s_has_grain_B_12_LDC (LATCH)
  Data Path Delay:      1.006ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_12_P_12 to s_has_grain_B_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y42.AQ      Tcko                  0.200   s_has_grain_B_12_P_12
                                                       s_has_grain_B_12_P_12
    SLICE_X52Y42.A6      net (fanout=1)        0.017   s_has_grain_B_12_P_12
    SLICE_X52Y42.A       Tilo                  0.142   s_has_grain_B_12_P_12
                                                       lut15591_2050
    SLICE_X52Y42.B4      net (fanout=3)        0.195   lut15591_2050
    SLICE_X52Y42.BMUX    Tilo                  0.183   s_has_grain_B_12_P_12
                                                       lut9828_621
    SLICE_X53Y41.CLK     net (fanout=2)        0.269   lut9828_621
    -------------------------------------------------  ---------------------------
    Total                                      1.006ns (0.525ns logic, 0.481ns route)
                                                       (52.2% logic, 47.8% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_12_LDC (SLICE_X53Y41.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.218ns (data path)
  Source:               s_has_grain_B_12_LDC (LATCH)
  Destination:          s_has_grain_B_12_LDC (LATCH)
  Data Path Delay:      1.218ns (Levels of Logic = 2)
  Source Clock:         lut9828_621 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_B_12_LDC to s_has_grain_B_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y41.AQ      Tcklo                 0.235   s_has_grain_B_12_LDC
                                                       s_has_grain_B_12_LDC
    SLICE_X52Y42.A4      net (fanout=1)        0.194   s_has_grain_B_12_LDC
    SLICE_X52Y42.A       Tilo                  0.142   s_has_grain_B_12_P_12
                                                       lut15591_2050
    SLICE_X52Y42.B4      net (fanout=3)        0.195   lut15591_2050
    SLICE_X52Y42.BMUX    Tilo                  0.183   s_has_grain_B_12_P_12
                                                       lut9828_621
    SLICE_X53Y41.CLK     net (fanout=2)        0.269   lut9828_621
    -------------------------------------------------  ---------------------------
    Total                                      1.218ns (0.560ns logic, 0.658ns route)
                                                       (46.0% logic, 54.0% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_12_LDC (SLICE_X53Y41.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.355ns (data path)
  Source:               s_has_grain_B_12_C_12 (FF)
  Destination:          s_has_grain_B_12_LDC (LATCH)
  Data Path Delay:      1.355ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_12_C_12 to s_has_grain_B_12_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y42.AQ      Tcko                  0.198   s_has_grain_B_12_C_12
                                                       s_has_grain_B_12_C_12
    SLICE_X52Y42.A2      net (fanout=1)        0.368   s_has_grain_B_12_C_12
    SLICE_X52Y42.A       Tilo                  0.142   s_has_grain_B_12_P_12
                                                       lut15591_2050
    SLICE_X52Y42.B4      net (fanout=3)        0.195   lut15591_2050
    SLICE_X52Y42.BMUX    Tilo                  0.183   s_has_grain_B_12_P_12
                                                       lut9828_621
    SLICE_X53Y41.CLK     net (fanout=2)        0.269   lut9828_621
    -------------------------------------------------  ---------------------------
    Total                                      1.355ns (0.523ns logic, 0.832ns route)
                                                       (38.6% logic, 61.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_B_11_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_B_11_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.322ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_11_LDC (SLICE_X52Y27.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    13.454ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_B_11_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.322ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut9832_624 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_B_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X53Y28.D1      net (fanout=957)      2.974   i_MAIN_RESET/s_external_reset_1
    SLICE_X53Y28.D       Tilo                  0.259   flageb<15>
                                                       lut9830_622
    SLICE_X52Y27.SR      net (fanout=2)        0.468   ][37826_623
    SLICE_X52Y27.CLK     Trck                  0.230   s_has_grain_B_11_LDC
                                                       s_has_grain_B_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.322ns (0.880ns logic, 3.442ns route)
                                                       (20.4% logic, 79.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    13.547ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_11_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.229ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9832_624 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X53Y28.D3      net (fanout=83)       2.881   canincfifoline
    SLICE_X53Y28.D       Tilo                  0.259   flageb<15>
                                                       lut9830_622
    SLICE_X52Y27.SR      net (fanout=2)        0.468   ][37826_623
    SLICE_X52Y27.CLK     Trck                  0.230   s_has_grain_B_11_LDC
                                                       s_has_grain_B_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.229ns (0.880ns logic, 3.349ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    15.302ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_has_grain_B_11_LDC (LATCH)
  Destination:          s_has_grain_B_11_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.474ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         lut9832_624 falling
  Destination Clock:    lut9832_624 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_11_LDC to s_has_grain_B_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y27.AQ      Tcklo                 0.426   s_has_grain_B_11_LDC
                                                       s_has_grain_B_11_LDC
    SLICE_X53Y28.C1      net (fanout=1)        0.609   s_has_grain_B_11_LDC
    SLICE_X53Y28.C       Tilo                  0.259   flageb<15>
                                                       lut15601_2052
    SLICE_X53Y28.D5      net (fanout=3)        0.223   lut15601_2052
    SLICE_X53Y28.D       Tilo                  0.259   flageb<15>
                                                       lut9830_622
    SLICE_X52Y27.SR      net (fanout=2)        0.468   ][37826_623
    SLICE_X52Y27.CLK     Trck                  0.230   s_has_grain_B_11_LDC
                                                       s_has_grain_B_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.474ns (1.174ns logic, 1.300ns route)
                                                       (47.5% logic, 52.5% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_11_LDC (SLICE_X52Y27.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  13.624ns (requirement - data path)
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_B_11_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.152ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_B_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X53Y28.D1      net (fanout=957)      2.974   i_MAIN_RESET/s_external_reset_1
    SLICE_X53Y28.DMUX    Tilo                  0.313   flageb<15>
                                                       lut9832_624
    SLICE_X52Y27.CLK     net (fanout=2)        0.474   lut9832_624
    -------------------------------------------------  ---------------------------
    Total                                      4.152ns (0.704ns logic, 3.448ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.717ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_11_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.059ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X53Y28.D3      net (fanout=83)       2.881   canincfifoline
    SLICE_X53Y28.DMUX    Tilo                  0.313   flageb<15>
                                                       lut9832_624
    SLICE_X52Y27.CLK     net (fanout=2)        0.474   lut9832_624
    -------------------------------------------------  ---------------------------
    Total                                      4.059ns (0.704ns logic, 3.355ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.472ns (requirement - data path)
  Source:               s_has_grain_B_11_LDC (LATCH)
  Destination:          s_has_grain_B_11_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.304ns (Levels of Logic = 2)
  Source Clock:         lut9832_624 falling

  Maximum Data Path at Slow Process Corner: s_has_grain_B_11_LDC to s_has_grain_B_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y27.AQ      Tcklo                 0.426   s_has_grain_B_11_LDC
                                                       s_has_grain_B_11_LDC
    SLICE_X53Y28.C1      net (fanout=1)        0.609   s_has_grain_B_11_LDC
    SLICE_X53Y28.C       Tilo                  0.259   flageb<15>
                                                       lut15601_2052
    SLICE_X53Y28.D5      net (fanout=3)        0.223   lut15601_2052
    SLICE_X53Y28.DMUX    Tilo                  0.313   flageb<15>
                                                       lut9832_624
    SLICE_X52Y27.CLK     net (fanout=2)        0.474   lut9832_624
    -------------------------------------------------  ---------------------------
    Total                                      2.304ns (0.998ns logic, 1.306ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_B_11_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_B_11_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_11_LDC (SLICE_X52Y27.SR), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.088ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_11_P_11 (FF)
  Destination:          s_has_grain_B_11_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.088ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9832_624 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_11_P_11 to s_has_grain_B_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y29.AQ      Tcko                  0.200   s_has_grain_B_11_P_11
                                                       s_has_grain_B_11_P_11
    SLICE_X53Y28.C5      net (fanout=1)        0.147   s_has_grain_B_11_P_11
    SLICE_X53Y28.C       Tilo                  0.156   flageb<15>
                                                       lut15601_2052
    SLICE_X53Y28.D5      net (fanout=3)        0.063   lut15601_2052
    SLICE_X53Y28.D       Tilo                  0.156   flageb<15>
                                                       lut9830_622
    SLICE_X52Y27.SR      net (fanout=2)        0.259   ][37826_623
    SLICE_X52Y27.CLK     Tremck      (-Th)    -0.107   s_has_grain_B_11_LDC
                                                       s_has_grain_B_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.088ns (0.619ns logic, 0.469ns route)
                                                       (56.9% logic, 43.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.196ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_11_C_11 (FF)
  Destination:          s_has_grain_B_11_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.196ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9832_624 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_11_C_11 to s_has_grain_B_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y28.AQ      Tcko                  0.200   s_has_grain_B_11_C_11
                                                       s_has_grain_B_11_C_11
    SLICE_X53Y28.C2      net (fanout=1)        0.255   s_has_grain_B_11_C_11
    SLICE_X53Y28.C       Tilo                  0.156   flageb<15>
                                                       lut15601_2052
    SLICE_X53Y28.D5      net (fanout=3)        0.063   lut15601_2052
    SLICE_X53Y28.D       Tilo                  0.156   flageb<15>
                                                       lut9830_622
    SLICE_X52Y27.SR      net (fanout=2)        0.259   ][37826_623
    SLICE_X52Y27.CLK     Tremck      (-Th)    -0.107   s_has_grain_B_11_LDC
                                                       s_has_grain_B_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.196ns (0.619ns logic, 0.577ns route)
                                                       (51.8% logic, 48.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.334ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_11_LDC (LATCH)
  Destination:          s_has_grain_B_11_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.334ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut9832_624 falling
  Destination Clock:    lut9832_624 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_11_LDC to s_has_grain_B_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y27.AQ      Tcklo                 0.237   s_has_grain_B_11_LDC
                                                       s_has_grain_B_11_LDC
    SLICE_X53Y28.C1      net (fanout=1)        0.356   s_has_grain_B_11_LDC
    SLICE_X53Y28.C       Tilo                  0.156   flageb<15>
                                                       lut15601_2052
    SLICE_X53Y28.D5      net (fanout=3)        0.063   lut15601_2052
    SLICE_X53Y28.D       Tilo                  0.156   flageb<15>
                                                       lut9830_622
    SLICE_X52Y27.SR      net (fanout=2)        0.259   ][37826_623
    SLICE_X52Y27.CLK     Tremck      (-Th)    -0.107   s_has_grain_B_11_LDC
                                                       s_has_grain_B_11_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.334ns (0.656ns logic, 0.678ns route)
                                                       (49.2% logic, 50.8% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_11_LDC (SLICE_X52Y27.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.036ns (data path)
  Source:               s_has_grain_B_11_P_11 (FF)
  Destination:          s_has_grain_B_11_LDC (LATCH)
  Data Path Delay:      1.036ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_11_P_11 to s_has_grain_B_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y29.AQ      Tcko                  0.200   s_has_grain_B_11_P_11
                                                       s_has_grain_B_11_P_11
    SLICE_X53Y28.C5      net (fanout=1)        0.147   s_has_grain_B_11_P_11
    SLICE_X53Y28.C       Tilo                  0.156   flageb<15>
                                                       lut15601_2052
    SLICE_X53Y28.D5      net (fanout=3)        0.063   lut15601_2052
    SLICE_X53Y28.DMUX    Tilo                  0.203   flageb<15>
                                                       lut9832_624
    SLICE_X52Y27.CLK     net (fanout=2)        0.267   lut9832_624
    -------------------------------------------------  ---------------------------
    Total                                      1.036ns (0.559ns logic, 0.477ns route)
                                                       (54.0% logic, 46.0% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_11_LDC (SLICE_X52Y27.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.144ns (data path)
  Source:               s_has_grain_B_11_C_11 (FF)
  Destination:          s_has_grain_B_11_LDC (LATCH)
  Data Path Delay:      1.144ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_11_C_11 to s_has_grain_B_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y28.AQ      Tcko                  0.200   s_has_grain_B_11_C_11
                                                       s_has_grain_B_11_C_11
    SLICE_X53Y28.C2      net (fanout=1)        0.255   s_has_grain_B_11_C_11
    SLICE_X53Y28.C       Tilo                  0.156   flageb<15>
                                                       lut15601_2052
    SLICE_X53Y28.D5      net (fanout=3)        0.063   lut15601_2052
    SLICE_X53Y28.DMUX    Tilo                  0.203   flageb<15>
                                                       lut9832_624
    SLICE_X52Y27.CLK     net (fanout=2)        0.267   lut9832_624
    -------------------------------------------------  ---------------------------
    Total                                      1.144ns (0.559ns logic, 0.585ns route)
                                                       (48.9% logic, 51.1% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_11_LDC (SLICE_X52Y27.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.282ns (data path)
  Source:               s_has_grain_B_11_LDC (LATCH)
  Destination:          s_has_grain_B_11_LDC (LATCH)
  Data Path Delay:      1.282ns (Levels of Logic = 2)
  Source Clock:         lut9832_624 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_B_11_LDC to s_has_grain_B_11_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y27.AQ      Tcklo                 0.237   s_has_grain_B_11_LDC
                                                       s_has_grain_B_11_LDC
    SLICE_X53Y28.C1      net (fanout=1)        0.356   s_has_grain_B_11_LDC
    SLICE_X53Y28.C       Tilo                  0.156   flageb<15>
                                                       lut15601_2052
    SLICE_X53Y28.D5      net (fanout=3)        0.063   lut15601_2052
    SLICE_X53Y28.DMUX    Tilo                  0.203   flageb<15>
                                                       lut9832_624
    SLICE_X52Y27.CLK     net (fanout=2)        0.267   lut9832_624
    -------------------------------------------------  ---------------------------
    Total                                      1.282ns (0.596ns logic, 0.686ns route)
                                                       (46.5% logic, 53.5% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_B_9_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_B_9_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.792ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_9_LDC (SLICE_X53Y33.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    13.984ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_9_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.792ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9836_627 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X53Y33.D5      net (fanout=83)       2.552   canincfifoline
    SLICE_X53Y33.D       Tilo                  0.259   s_has_grain_B_9_LDC
                                                       lut9834_625
    SLICE_X53Y33.SR      net (fanout=2)        0.310   ][37828_626
    SLICE_X53Y33.CLK     Trck                  0.280   s_has_grain_B_9_LDC
                                                       s_has_grain_B_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.792ns (0.930ns logic, 2.862ns route)
                                                       (24.5% logic, 75.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    14.188ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_B_9_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.588ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut9836_627 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_B_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X53Y33.D4      net (fanout=957)      2.348   i_MAIN_RESET/s_external_reset_1
    SLICE_X53Y33.D       Tilo                  0.259   s_has_grain_B_9_LDC
                                                       lut9834_625
    SLICE_X53Y33.SR      net (fanout=2)        0.310   ][37828_626
    SLICE_X53Y33.CLK     Trck                  0.280   s_has_grain_B_9_LDC
                                                       s_has_grain_B_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.588ns (0.930ns logic, 2.658ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    15.335ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_has_grain_B_9_P_9 (FF)
  Destination:          s_has_grain_B_9_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.441ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9836_627 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_9_P_9 to s_has_grain_B_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y33.AQ      Tcko                  0.408   s_has_grain_B_9_P_9
                                                       s_has_grain_B_9_P_9
    SLICE_X53Y33.C2      net (fanout=1)        0.428   s_has_grain_B_9_P_9
    SLICE_X53Y33.C       Tilo                  0.259   s_has_grain_B_9_LDC
                                                       lut15621_2056
    SLICE_X53Y33.D3      net (fanout=3)        0.497   lut15621_2056
    SLICE_X53Y33.D       Tilo                  0.259   s_has_grain_B_9_LDC
                                                       lut9834_625
    SLICE_X53Y33.SR      net (fanout=2)        0.310   ][37828_626
    SLICE_X53Y33.CLK     Trck                  0.280   s_has_grain_B_9_LDC
                                                       s_has_grain_B_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.441ns (1.206ns logic, 1.235ns route)
                                                       (49.4% logic, 50.6% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_9_LDC (SLICE_X53Y33.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  14.218ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_9_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.558ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X53Y33.D5      net (fanout=83)       2.552   canincfifoline
    SLICE_X53Y33.DMUX    Tilo                  0.313   s_has_grain_B_9_LDC
                                                       lut9836_627
    SLICE_X53Y33.CLK     net (fanout=2)        0.302   lut9836_627
    -------------------------------------------------  ---------------------------
    Total                                      3.558ns (0.704ns logic, 2.854ns route)
                                                       (19.8% logic, 80.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.422ns (requirement - data path)
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_B_9_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.354ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_B_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X53Y33.D4      net (fanout=957)      2.348   i_MAIN_RESET/s_external_reset_1
    SLICE_X53Y33.DMUX    Tilo                  0.313   s_has_grain_B_9_LDC
                                                       lut9836_627
    SLICE_X53Y33.CLK     net (fanout=2)        0.302   lut9836_627
    -------------------------------------------------  ---------------------------
    Total                                      3.354ns (0.704ns logic, 2.650ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.569ns (requirement - data path)
  Source:               s_has_grain_B_9_P_9 (FF)
  Destination:          s_has_grain_B_9_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.207ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_9_P_9 to s_has_grain_B_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y33.AQ      Tcko                  0.408   s_has_grain_B_9_P_9
                                                       s_has_grain_B_9_P_9
    SLICE_X53Y33.C2      net (fanout=1)        0.428   s_has_grain_B_9_P_9
    SLICE_X53Y33.C       Tilo                  0.259   s_has_grain_B_9_LDC
                                                       lut15621_2056
    SLICE_X53Y33.D3      net (fanout=3)        0.497   lut15621_2056
    SLICE_X53Y33.DMUX    Tilo                  0.313   s_has_grain_B_9_LDC
                                                       lut9836_627
    SLICE_X53Y33.CLK     net (fanout=2)        0.302   lut9836_627
    -------------------------------------------------  ---------------------------
    Total                                      2.207ns (0.980ns logic, 1.227ns route)
                                                       (44.4% logic, 55.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_B_9_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_B_9_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_9_LDC (SLICE_X53Y33.SR), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.261ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_9_C_9 (FF)
  Destination:          s_has_grain_B_9_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.261ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9836_627 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_9_C_9 to s_has_grain_B_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y33.AQ      Tcko                  0.198   s_has_grain_B_9_C_9
                                                       s_has_grain_B_9_C_9
    SLICE_X53Y33.C6      net (fanout=1)        0.123   s_has_grain_B_9_C_9
    SLICE_X53Y33.C       Tilo                  0.156   s_has_grain_B_9_LDC
                                                       lut15621_2056
    SLICE_X53Y33.D3      net (fanout=3)        0.308   lut15621_2056
    SLICE_X53Y33.D       Tilo                  0.156   s_has_grain_B_9_LDC
                                                       lut9834_625
    SLICE_X53Y33.SR      net (fanout=2)        0.165   ][37828_626
    SLICE_X53Y33.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_9_LDC
                                                       s_has_grain_B_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.261ns (0.665ns logic, 0.596ns route)
                                                       (52.7% logic, 47.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.319ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_9_LDC (LATCH)
  Destination:          s_has_grain_B_9_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.319ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut9836_627 falling
  Destination Clock:    lut9836_627 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_9_LDC to s_has_grain_B_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y33.AQ      Tcklo                 0.235   s_has_grain_B_9_LDC
                                                       s_has_grain_B_9_LDC
    SLICE_X53Y33.C3      net (fanout=1)        0.144   s_has_grain_B_9_LDC
    SLICE_X53Y33.C       Tilo                  0.156   s_has_grain_B_9_LDC
                                                       lut15621_2056
    SLICE_X53Y33.D3      net (fanout=3)        0.308   lut15621_2056
    SLICE_X53Y33.D       Tilo                  0.156   s_has_grain_B_9_LDC
                                                       lut9834_625
    SLICE_X53Y33.SR      net (fanout=2)        0.165   ][37828_626
    SLICE_X53Y33.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_9_LDC
                                                       s_has_grain_B_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.319ns (0.702ns logic, 0.617ns route)
                                                       (53.2% logic, 46.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.395ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_9_P_9 (FF)
  Destination:          s_has_grain_B_9_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.395ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9836_627 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_9_P_9 to s_has_grain_B_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y33.AQ      Tcko                  0.200   s_has_grain_B_9_P_9
                                                       s_has_grain_B_9_P_9
    SLICE_X53Y33.C2      net (fanout=1)        0.255   s_has_grain_B_9_P_9
    SLICE_X53Y33.C       Tilo                  0.156   s_has_grain_B_9_LDC
                                                       lut15621_2056
    SLICE_X53Y33.D3      net (fanout=3)        0.308   lut15621_2056
    SLICE_X53Y33.D       Tilo                  0.156   s_has_grain_B_9_LDC
                                                       lut9834_625
    SLICE_X53Y33.SR      net (fanout=2)        0.165   ][37828_626
    SLICE_X53Y33.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_9_LDC
                                                       s_has_grain_B_9_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.395ns (0.667ns logic, 0.728ns route)
                                                       (47.8% logic, 52.2% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_9_LDC (SLICE_X53Y33.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.147ns (data path)
  Source:               s_has_grain_B_9_C_9 (FF)
  Destination:          s_has_grain_B_9_LDC (LATCH)
  Data Path Delay:      1.147ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_9_C_9 to s_has_grain_B_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y33.AQ      Tcko                  0.198   s_has_grain_B_9_C_9
                                                       s_has_grain_B_9_C_9
    SLICE_X53Y33.C6      net (fanout=1)        0.123   s_has_grain_B_9_C_9
    SLICE_X53Y33.C       Tilo                  0.156   s_has_grain_B_9_LDC
                                                       lut15621_2056
    SLICE_X53Y33.D3      net (fanout=3)        0.308   lut15621_2056
    SLICE_X53Y33.DMUX    Tilo                  0.203   s_has_grain_B_9_LDC
                                                       lut9836_627
    SLICE_X53Y33.CLK     net (fanout=2)        0.159   lut9836_627
    -------------------------------------------------  ---------------------------
    Total                                      1.147ns (0.557ns logic, 0.590ns route)
                                                       (48.6% logic, 51.4% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_9_LDC (SLICE_X53Y33.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.205ns (data path)
  Source:               s_has_grain_B_9_LDC (LATCH)
  Destination:          s_has_grain_B_9_LDC (LATCH)
  Data Path Delay:      1.205ns (Levels of Logic = 2)
  Source Clock:         lut9836_627 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_B_9_LDC to s_has_grain_B_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y33.AQ      Tcklo                 0.235   s_has_grain_B_9_LDC
                                                       s_has_grain_B_9_LDC
    SLICE_X53Y33.C3      net (fanout=1)        0.144   s_has_grain_B_9_LDC
    SLICE_X53Y33.C       Tilo                  0.156   s_has_grain_B_9_LDC
                                                       lut15621_2056
    SLICE_X53Y33.D3      net (fanout=3)        0.308   lut15621_2056
    SLICE_X53Y33.DMUX    Tilo                  0.203   s_has_grain_B_9_LDC
                                                       lut9836_627
    SLICE_X53Y33.CLK     net (fanout=2)        0.159   lut9836_627
    -------------------------------------------------  ---------------------------
    Total                                      1.205ns (0.594ns logic, 0.611ns route)
                                                       (49.3% logic, 50.7% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_9_LDC (SLICE_X53Y33.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.281ns (data path)
  Source:               s_has_grain_B_9_P_9 (FF)
  Destination:          s_has_grain_B_9_LDC (LATCH)
  Data Path Delay:      1.281ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_9_P_9 to s_has_grain_B_9_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y33.AQ      Tcko                  0.200   s_has_grain_B_9_P_9
                                                       s_has_grain_B_9_P_9
    SLICE_X53Y33.C2      net (fanout=1)        0.255   s_has_grain_B_9_P_9
    SLICE_X53Y33.C       Tilo                  0.156   s_has_grain_B_9_LDC
                                                       lut15621_2056
    SLICE_X53Y33.D3      net (fanout=3)        0.308   lut15621_2056
    SLICE_X53Y33.DMUX    Tilo                  0.203   s_has_grain_B_9_LDC
                                                       lut9836_627
    SLICE_X53Y33.CLK     net (fanout=2)        0.159   lut9836_627
    -------------------------------------------------  ---------------------------
    Total                                      1.281ns (0.559ns logic, 0.722ns route)
                                                       (43.6% logic, 56.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_B_8_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_B_8_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.024ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_8_LDC (SLICE_X50Y38.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    13.752ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_8_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.024ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9840_630 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X53Y38.D1      net (fanout=83)       2.666   canincfifoline
    SLICE_X53Y38.D       Tilo                  0.259   s_has_grain_B_8_C_8
                                                       lut9838_628
    SLICE_X50Y38.SR      net (fanout=2)        0.493   ][37830_629
    SLICE_X50Y38.CLK     Trck                  0.215   s_has_grain_B_8_LDC
                                                       s_has_grain_B_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.024ns (0.865ns logic, 3.159ns route)
                                                       (21.5% logic, 78.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    14.274ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_B_8_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.502ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut9840_630 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_B_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X53Y38.D4      net (fanout=957)      2.144   i_MAIN_RESET/s_external_reset_1
    SLICE_X53Y38.D       Tilo                  0.259   s_has_grain_B_8_C_8
                                                       lut9838_628
    SLICE_X50Y38.SR      net (fanout=2)        0.493   ][37830_629
    SLICE_X50Y38.CLK     Trck                  0.215   s_has_grain_B_8_LDC
                                                       s_has_grain_B_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.502ns (0.865ns logic, 2.637ns route)
                                                       (24.7% logic, 75.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    15.397ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_has_grain_B_8_P_8 (FF)
  Destination:          s_has_grain_B_8_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.379ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9840_630 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_8_P_8 to s_has_grain_B_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y40.AQ      Tcko                  0.408   s_has_grain_B_8_P_8
                                                       s_has_grain_B_8_P_8
    SLICE_X53Y38.C4      net (fanout=1)        0.525   s_has_grain_B_8_P_8
    SLICE_X53Y38.C       Tilo                  0.259   s_has_grain_B_8_C_8
                                                       lut15631_2058
    SLICE_X53Y38.D5      net (fanout=3)        0.220   lut15631_2058
    SLICE_X53Y38.D       Tilo                  0.259   s_has_grain_B_8_C_8
                                                       lut9838_628
    SLICE_X50Y38.SR      net (fanout=2)        0.493   ][37830_629
    SLICE_X50Y38.CLK     Trck                  0.215   s_has_grain_B_8_LDC
                                                       s_has_grain_B_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.379ns (1.141ns logic, 1.238ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_8_LDC (SLICE_X50Y38.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  14.088ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_8_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.688ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X53Y38.D1      net (fanout=83)       2.666   canincfifoline
    SLICE_X53Y38.DMUX    Tilo                  0.313   s_has_grain_B_8_C_8
                                                       lut9840_630
    SLICE_X50Y38.CLK     net (fanout=2)        0.318   lut9840_630
    -------------------------------------------------  ---------------------------
    Total                                      3.688ns (0.704ns logic, 2.984ns route)
                                                       (19.1% logic, 80.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.610ns (requirement - data path)
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_B_8_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.166ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_B_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X53Y38.D4      net (fanout=957)      2.144   i_MAIN_RESET/s_external_reset_1
    SLICE_X53Y38.DMUX    Tilo                  0.313   s_has_grain_B_8_C_8
                                                       lut9840_630
    SLICE_X50Y38.CLK     net (fanout=2)        0.318   lut9840_630
    -------------------------------------------------  ---------------------------
    Total                                      3.166ns (0.704ns logic, 2.462ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.733ns (requirement - data path)
  Source:               s_has_grain_B_8_P_8 (FF)
  Destination:          s_has_grain_B_8_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.043ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_8_P_8 to s_has_grain_B_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y40.AQ      Tcko                  0.408   s_has_grain_B_8_P_8
                                                       s_has_grain_B_8_P_8
    SLICE_X53Y38.C4      net (fanout=1)        0.525   s_has_grain_B_8_P_8
    SLICE_X53Y38.C       Tilo                  0.259   s_has_grain_B_8_C_8
                                                       lut15631_2058
    SLICE_X53Y38.D5      net (fanout=3)        0.220   lut15631_2058
    SLICE_X53Y38.DMUX    Tilo                  0.313   s_has_grain_B_8_C_8
                                                       lut9840_630
    SLICE_X50Y38.CLK     net (fanout=2)        0.318   lut9840_630
    -------------------------------------------------  ---------------------------
    Total                                      2.043ns (0.980ns logic, 1.063ns route)
                                                       (48.0% logic, 52.0% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_B_8_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_B_8_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_8_LDC (SLICE_X50Y38.SR), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.068ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_8_C_8 (FF)
  Destination:          s_has_grain_B_8_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.068ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9840_630 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_8_C_8 to s_has_grain_B_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y38.AQ      Tcko                  0.198   s_has_grain_B_8_C_8
                                                       s_has_grain_B_8_C_8
    SLICE_X53Y38.C3      net (fanout=1)        0.144   s_has_grain_B_8_C_8
    SLICE_X53Y38.C       Tilo                  0.156   s_has_grain_B_8_C_8
                                                       lut15631_2058
    SLICE_X53Y38.D5      net (fanout=3)        0.060   lut15631_2058
    SLICE_X53Y38.D       Tilo                  0.156   s_has_grain_B_8_C_8
                                                       lut9838_628
    SLICE_X50Y38.SR      net (fanout=2)        0.269   ][37830_629
    SLICE_X50Y38.CLK     Tremck      (-Th)    -0.085   s_has_grain_B_8_LDC
                                                       s_has_grain_B_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.068ns (0.595ns logic, 0.473ns route)
                                                       (55.7% logic, 44.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.126ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_8_LDC (LATCH)
  Destination:          s_has_grain_B_8_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.126ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut9840_630 falling
  Destination Clock:    lut9840_630 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_8_LDC to s_has_grain_B_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y38.AQ      Tcklo                 0.277   s_has_grain_B_8_LDC
                                                       s_has_grain_B_8_LDC
    SLICE_X53Y38.C6      net (fanout=1)        0.123   s_has_grain_B_8_LDC
    SLICE_X53Y38.C       Tilo                  0.156   s_has_grain_B_8_C_8
                                                       lut15631_2058
    SLICE_X53Y38.D5      net (fanout=3)        0.060   lut15631_2058
    SLICE_X53Y38.D       Tilo                  0.156   s_has_grain_B_8_C_8
                                                       lut9838_628
    SLICE_X50Y38.SR      net (fanout=2)        0.269   ][37830_629
    SLICE_X50Y38.CLK     Tremck      (-Th)    -0.085   s_has_grain_B_8_LDC
                                                       s_has_grain_B_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.126ns (0.674ns logic, 0.452ns route)
                                                       (59.9% logic, 40.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.170ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_8_P_8 (FF)
  Destination:          s_has_grain_B_8_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.170ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9840_630 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_8_P_8 to s_has_grain_B_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y40.AQ      Tcko                  0.200   s_has_grain_B_8_P_8
                                                       s_has_grain_B_8_P_8
    SLICE_X53Y38.C4      net (fanout=1)        0.244   s_has_grain_B_8_P_8
    SLICE_X53Y38.C       Tilo                  0.156   s_has_grain_B_8_C_8
                                                       lut15631_2058
    SLICE_X53Y38.D5      net (fanout=3)        0.060   lut15631_2058
    SLICE_X53Y38.D       Tilo                  0.156   s_has_grain_B_8_C_8
                                                       lut9838_628
    SLICE_X50Y38.SR      net (fanout=2)        0.269   ][37830_629
    SLICE_X50Y38.CLK     Tremck      (-Th)    -0.085   s_has_grain_B_8_LDC
                                                       s_has_grain_B_8_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.170ns (0.597ns logic, 0.573ns route)
                                                       (51.0% logic, 49.0% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_8_LDC (SLICE_X50Y38.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.894ns (data path)
  Source:               s_has_grain_B_8_C_8 (FF)
  Destination:          s_has_grain_B_8_LDC (LATCH)
  Data Path Delay:      0.894ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_8_C_8 to s_has_grain_B_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y38.AQ      Tcko                  0.198   s_has_grain_B_8_C_8
                                                       s_has_grain_B_8_C_8
    SLICE_X53Y38.C3      net (fanout=1)        0.144   s_has_grain_B_8_C_8
    SLICE_X53Y38.C       Tilo                  0.156   s_has_grain_B_8_C_8
                                                       lut15631_2058
    SLICE_X53Y38.D5      net (fanout=3)        0.060   lut15631_2058
    SLICE_X53Y38.DMUX    Tilo                  0.203   s_has_grain_B_8_C_8
                                                       lut9840_630
    SLICE_X50Y38.CLK     net (fanout=2)        0.133   lut9840_630
    -------------------------------------------------  ---------------------------
    Total                                      0.894ns (0.557ns logic, 0.337ns route)
                                                       (62.3% logic, 37.7% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_8_LDC (SLICE_X50Y38.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.952ns (data path)
  Source:               s_has_grain_B_8_LDC (LATCH)
  Destination:          s_has_grain_B_8_LDC (LATCH)
  Data Path Delay:      0.952ns (Levels of Logic = 2)
  Source Clock:         lut9840_630 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_B_8_LDC to s_has_grain_B_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y38.AQ      Tcklo                 0.277   s_has_grain_B_8_LDC
                                                       s_has_grain_B_8_LDC
    SLICE_X53Y38.C6      net (fanout=1)        0.123   s_has_grain_B_8_LDC
    SLICE_X53Y38.C       Tilo                  0.156   s_has_grain_B_8_C_8
                                                       lut15631_2058
    SLICE_X53Y38.D5      net (fanout=3)        0.060   lut15631_2058
    SLICE_X53Y38.DMUX    Tilo                  0.203   s_has_grain_B_8_C_8
                                                       lut9840_630
    SLICE_X50Y38.CLK     net (fanout=2)        0.133   lut9840_630
    -------------------------------------------------  ---------------------------
    Total                                      0.952ns (0.636ns logic, 0.316ns route)
                                                       (66.8% logic, 33.2% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_8_LDC (SLICE_X50Y38.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.996ns (data path)
  Source:               s_has_grain_B_8_P_8 (FF)
  Destination:          s_has_grain_B_8_LDC (LATCH)
  Data Path Delay:      0.996ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_8_P_8 to s_has_grain_B_8_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y40.AQ      Tcko                  0.200   s_has_grain_B_8_P_8
                                                       s_has_grain_B_8_P_8
    SLICE_X53Y38.C4      net (fanout=1)        0.244   s_has_grain_B_8_P_8
    SLICE_X53Y38.C       Tilo                  0.156   s_has_grain_B_8_C_8
                                                       lut15631_2058
    SLICE_X53Y38.D5      net (fanout=3)        0.060   lut15631_2058
    SLICE_X53Y38.DMUX    Tilo                  0.203   s_has_grain_B_8_C_8
                                                       lut9840_630
    SLICE_X50Y38.CLK     net (fanout=2)        0.133   lut9840_630
    -------------------------------------------------  ---------------------------
    Total                                      0.996ns (0.559ns logic, 0.437ns route)
                                                       (56.1% logic, 43.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_B_7_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_B_7_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.922ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_7_LDC (SLICE_X52Y49.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    12.854ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_7_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.922ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9844_633 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X53Y45.B1      net (fanout=83)       3.392   canincfifoline
    SLICE_X53Y45.B       Tilo                  0.259   sortb_11<0>
                                                       lut9842_631
    SLICE_X52Y49.SR      net (fanout=2)        0.687   ][37832_632
    SLICE_X52Y49.CLK     Trck                  0.193   s_has_grain_B_7_LDC
                                                       s_has_grain_B_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.922ns (0.843ns logic, 4.079ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    14.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_has_grain_B_7_LDC (LATCH)
  Destination:          s_has_grain_B_7_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.366ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         lut9844_633 falling
  Destination Clock:    lut9844_633 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_7_LDC to s_has_grain_B_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y49.DQ      Tcklo                 0.426   s_has_grain_B_7_LDC
                                                       s_has_grain_B_7_LDC
    SLICE_X53Y45.A5      net (fanout=1)        0.698   s_has_grain_B_7_LDC
    SLICE_X53Y45.A       Tilo                  0.259   sortb_11<0>
                                                       lut15641_2060
    SLICE_X53Y45.B3      net (fanout=3)        0.844   lut15641_2060
    SLICE_X53Y45.B       Tilo                  0.259   sortb_11<0>
                                                       lut9842_631
    SLICE_X52Y49.SR      net (fanout=2)        0.687   ][37832_632
    SLICE_X52Y49.CLK     Trck                  0.193   s_has_grain_B_7_LDC
                                                       s_has_grain_B_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.366ns (1.137ns logic, 2.229ns route)
                                                       (33.8% logic, 66.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    14.645ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_has_grain_B_7_C_7 (FF)
  Destination:          s_has_grain_B_7_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.131ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9844_633 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_7_C_7 to s_has_grain_B_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y47.DQ      Tcko                  0.408   s_has_grain_B_7_C_7
                                                       s_has_grain_B_7_C_7
    SLICE_X53Y45.A3      net (fanout=1)        0.481   s_has_grain_B_7_C_7
    SLICE_X53Y45.A       Tilo                  0.259   sortb_11<0>
                                                       lut15641_2060
    SLICE_X53Y45.B3      net (fanout=3)        0.844   lut15641_2060
    SLICE_X53Y45.B       Tilo                  0.259   sortb_11<0>
                                                       lut9842_631
    SLICE_X52Y49.SR      net (fanout=2)        0.687   ][37832_632
    SLICE_X52Y49.CLK     Trck                  0.193   s_has_grain_B_7_LDC
                                                       s_has_grain_B_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.131ns (1.119ns logic, 2.012ns route)
                                                       (35.7% logic, 64.3% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_7_LDC (SLICE_X52Y49.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  13.043ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_7_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.733ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X53Y45.B1      net (fanout=83)       3.392   canincfifoline
    SLICE_X53Y45.BMUX    Tilo                  0.313   sortb_11<0>
                                                       lut9844_633
    SLICE_X52Y49.CLK     net (fanout=2)        0.637   lut9844_633
    -------------------------------------------------  ---------------------------
    Total                                      4.733ns (0.704ns logic, 4.029ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.599ns (requirement - data path)
  Source:               s_has_grain_B_7_LDC (LATCH)
  Destination:          s_has_grain_B_7_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.177ns (Levels of Logic = 2)
  Source Clock:         lut9844_633 falling

  Maximum Data Path at Slow Process Corner: s_has_grain_B_7_LDC to s_has_grain_B_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y49.DQ      Tcklo                 0.426   s_has_grain_B_7_LDC
                                                       s_has_grain_B_7_LDC
    SLICE_X53Y45.A5      net (fanout=1)        0.698   s_has_grain_B_7_LDC
    SLICE_X53Y45.A       Tilo                  0.259   sortb_11<0>
                                                       lut15641_2060
    SLICE_X53Y45.B3      net (fanout=3)        0.844   lut15641_2060
    SLICE_X53Y45.BMUX    Tilo                  0.313   sortb_11<0>
                                                       lut9844_633
    SLICE_X52Y49.CLK     net (fanout=2)        0.637   lut9844_633
    -------------------------------------------------  ---------------------------
    Total                                      3.177ns (0.998ns logic, 2.179ns route)
                                                       (31.4% logic, 68.6% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.834ns (requirement - data path)
  Source:               s_has_grain_B_7_C_7 (FF)
  Destination:          s_has_grain_B_7_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.942ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_7_C_7 to s_has_grain_B_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y47.DQ      Tcko                  0.408   s_has_grain_B_7_C_7
                                                       s_has_grain_B_7_C_7
    SLICE_X53Y45.A3      net (fanout=1)        0.481   s_has_grain_B_7_C_7
    SLICE_X53Y45.A       Tilo                  0.259   sortb_11<0>
                                                       lut15641_2060
    SLICE_X53Y45.B3      net (fanout=3)        0.844   lut15641_2060
    SLICE_X53Y45.BMUX    Tilo                  0.313   sortb_11<0>
                                                       lut9844_633
    SLICE_X52Y49.CLK     net (fanout=2)        0.637   lut9844_633
    -------------------------------------------------  ---------------------------
    Total                                      2.942ns (0.980ns logic, 1.962ns route)
                                                       (33.3% logic, 66.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_B_7_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_B_7_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_7_LDC (SLICE_X52Y49.SR), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.564ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_7_P_7 (FF)
  Destination:          s_has_grain_B_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.564ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9844_633 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_7_P_7 to s_has_grain_B_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y44.CQ      Tcko                  0.198   s_has_grain_B_7_P_7
                                                       s_has_grain_B_7_P_7
    SLICE_X53Y45.A6      net (fanout=1)        0.110   s_has_grain_B_7_P_7
    SLICE_X53Y45.A       Tilo                  0.156   sortb_11<0>
                                                       lut15641_2060
    SLICE_X53Y45.B3      net (fanout=3)        0.471   lut15641_2060
    SLICE_X53Y45.B       Tilo                  0.156   sortb_11<0>
                                                       lut9842_631
    SLICE_X52Y49.SR      net (fanout=2)        0.390   ][37832_632
    SLICE_X52Y49.CLK     Tremck      (-Th)    -0.083   s_has_grain_B_7_LDC
                                                       s_has_grain_B_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.564ns (0.593ns logic, 0.971ns route)
                                                       (37.9% logic, 62.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.706ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_B_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.706ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut9844_633 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_B_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.198   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X53Y45.B5      net (fanout=957)      0.879   i_MAIN_RESET/s_external_reset_1
    SLICE_X53Y45.B       Tilo                  0.156   sortb_11<0>
                                                       lut9842_631
    SLICE_X52Y49.SR      net (fanout=2)        0.390   ][37832_632
    SLICE_X52Y49.CLK     Tremck      (-Th)    -0.083   s_has_grain_B_7_LDC
                                                       s_has_grain_B_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.706ns (0.437ns logic, 1.269ns route)
                                                       (25.6% logic, 74.4% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.724ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_7_C_7 (FF)
  Destination:          s_has_grain_B_7_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.724ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9844_633 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_7_C_7 to s_has_grain_B_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y47.DQ      Tcko                  0.200   s_has_grain_B_7_C_7
                                                       s_has_grain_B_7_C_7
    SLICE_X53Y45.A3      net (fanout=1)        0.268   s_has_grain_B_7_C_7
    SLICE_X53Y45.A       Tilo                  0.156   sortb_11<0>
                                                       lut15641_2060
    SLICE_X53Y45.B3      net (fanout=3)        0.471   lut15641_2060
    SLICE_X53Y45.B       Tilo                  0.156   sortb_11<0>
                                                       lut9842_631
    SLICE_X52Y49.SR      net (fanout=2)        0.390   ][37832_632
    SLICE_X52Y49.CLK     Tremck      (-Th)    -0.083   s_has_grain_B_7_LDC
                                                       s_has_grain_B_7_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.724ns (0.595ns logic, 1.129ns route)
                                                       (34.5% logic, 65.5% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_7_LDC (SLICE_X52Y49.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.465ns (data path)
  Source:               s_has_grain_B_7_P_7 (FF)
  Destination:          s_has_grain_B_7_LDC (LATCH)
  Data Path Delay:      1.465ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_7_P_7 to s_has_grain_B_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y44.CQ      Tcko                  0.198   s_has_grain_B_7_P_7
                                                       s_has_grain_B_7_P_7
    SLICE_X53Y45.A6      net (fanout=1)        0.110   s_has_grain_B_7_P_7
    SLICE_X53Y45.A       Tilo                  0.156   sortb_11<0>
                                                       lut15641_2060
    SLICE_X53Y45.B3      net (fanout=3)        0.471   lut15641_2060
    SLICE_X53Y45.BMUX    Tilo                  0.203   sortb_11<0>
                                                       lut9844_633
    SLICE_X52Y49.CLK     net (fanout=2)        0.327   lut9844_633
    -------------------------------------------------  ---------------------------
    Total                                      1.465ns (0.557ns logic, 0.908ns route)
                                                       (38.0% logic, 62.0% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_7_LDC (SLICE_X52Y49.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.607ns (data path)
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_B_7_LDC (LATCH)
  Data Path Delay:      1.607ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Minimum Data Path at Fast Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_B_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.198   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X53Y45.B5      net (fanout=957)      0.879   i_MAIN_RESET/s_external_reset_1
    SLICE_X53Y45.BMUX    Tilo                  0.203   sortb_11<0>
                                                       lut9844_633
    SLICE_X52Y49.CLK     net (fanout=2)        0.327   lut9844_633
    -------------------------------------------------  ---------------------------
    Total                                      1.607ns (0.401ns logic, 1.206ns route)
                                                       (25.0% logic, 75.0% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_7_LDC (SLICE_X52Y49.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.625ns (data path)
  Source:               s_has_grain_B_7_C_7 (FF)
  Destination:          s_has_grain_B_7_LDC (LATCH)
  Data Path Delay:      1.625ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_7_C_7 to s_has_grain_B_7_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y47.DQ      Tcko                  0.200   s_has_grain_B_7_C_7
                                                       s_has_grain_B_7_C_7
    SLICE_X53Y45.A3      net (fanout=1)        0.268   s_has_grain_B_7_C_7
    SLICE_X53Y45.A       Tilo                  0.156   sortb_11<0>
                                                       lut15641_2060
    SLICE_X53Y45.B3      net (fanout=3)        0.471   lut15641_2060
    SLICE_X53Y45.BMUX    Tilo                  0.203   sortb_11<0>
                                                       lut9844_633
    SLICE_X52Y49.CLK     net (fanout=2)        0.327   lut9844_633
    -------------------------------------------------  ---------------------------
    Total                                      1.625ns (0.559ns logic, 1.066ns route)
                                                       (34.4% logic, 65.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_B_6_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_B_6_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.723ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_6_LDC (SLICE_X49Y44.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    14.053ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_6_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.723ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9848_636 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X48Y43.B4      net (fanout=83)       2.326   canincfifoline
    SLICE_X48Y43.B       Tilo                  0.205   s_has_grain_B_6_P_6
                                                       lut9846_634
    SLICE_X49Y44.SR      net (fanout=2)        0.521   ][37834_635
    SLICE_X49Y44.CLK     Trck                  0.280   s_has_grain_B_6_LDC
                                                       s_has_grain_B_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.723ns (0.876ns logic, 2.847ns route)
                                                       (23.5% logic, 76.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    14.695ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_has_grain_B_6_LDC (LATCH)
  Destination:          s_has_grain_B_6_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.081ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         lut9848_636 falling
  Destination Clock:    lut9848_636 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_6_LDC to s_has_grain_B_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y44.AQ      Tcklo                 0.442   s_has_grain_B_6_LDC
                                                       s_has_grain_B_6_LDC
    SLICE_X48Y43.A1      net (fanout=1)        0.612   s_has_grain_B_6_LDC
    SLICE_X48Y43.A       Tilo                  0.205   s_has_grain_B_6_P_6
                                                       lut15651_2062
    SLICE_X48Y43.B1      net (fanout=3)        0.816   lut15651_2062
    SLICE_X48Y43.B       Tilo                  0.205   s_has_grain_B_6_P_6
                                                       lut9846_634
    SLICE_X49Y44.SR      net (fanout=2)        0.521   ][37834_635
    SLICE_X49Y44.CLK     Trck                  0.280   s_has_grain_B_6_LDC
                                                       s_has_grain_B_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.081ns (1.132ns logic, 1.949ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    14.790ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_has_grain_B_6_C_6 (FF)
  Destination:          s_has_grain_B_6_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.986ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9848_636 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_6_C_6 to s_has_grain_B_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y43.AQ      Tcko                  0.391   s_has_grain_B_6_C_6
                                                       s_has_grain_B_6_C_6
    SLICE_X48Y43.A2      net (fanout=1)        0.568   s_has_grain_B_6_C_6
    SLICE_X48Y43.A       Tilo                  0.205   s_has_grain_B_6_P_6
                                                       lut15651_2062
    SLICE_X48Y43.B1      net (fanout=3)        0.816   lut15651_2062
    SLICE_X48Y43.B       Tilo                  0.205   s_has_grain_B_6_P_6
                                                       lut9846_634
    SLICE_X49Y44.SR      net (fanout=2)        0.521   ][37834_635
    SLICE_X49Y44.CLK     Trck                  0.280   s_has_grain_B_6_LDC
                                                       s_has_grain_B_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.986ns (1.081ns logic, 1.905ns route)
                                                       (36.2% logic, 63.8% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_6_LDC (SLICE_X49Y44.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  14.145ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_6_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.631ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X48Y43.B4      net (fanout=83)       2.326   canincfifoline
    SLICE_X48Y43.BMUX    Tilo                  0.251   s_has_grain_B_6_P_6
                                                       lut9848_636
    SLICE_X49Y44.CLK     net (fanout=2)        0.663   lut9848_636
    -------------------------------------------------  ---------------------------
    Total                                      3.631ns (0.642ns logic, 2.989ns route)
                                                       (17.7% logic, 82.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.787ns (requirement - data path)
  Source:               s_has_grain_B_6_LDC (LATCH)
  Destination:          s_has_grain_B_6_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.989ns (Levels of Logic = 2)
  Source Clock:         lut9848_636 falling

  Maximum Data Path at Slow Process Corner: s_has_grain_B_6_LDC to s_has_grain_B_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y44.AQ      Tcklo                 0.442   s_has_grain_B_6_LDC
                                                       s_has_grain_B_6_LDC
    SLICE_X48Y43.A1      net (fanout=1)        0.612   s_has_grain_B_6_LDC
    SLICE_X48Y43.A       Tilo                  0.205   s_has_grain_B_6_P_6
                                                       lut15651_2062
    SLICE_X48Y43.B1      net (fanout=3)        0.816   lut15651_2062
    SLICE_X48Y43.BMUX    Tilo                  0.251   s_has_grain_B_6_P_6
                                                       lut9848_636
    SLICE_X49Y44.CLK     net (fanout=2)        0.663   lut9848_636
    -------------------------------------------------  ---------------------------
    Total                                      2.989ns (0.898ns logic, 2.091ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.882ns (requirement - data path)
  Source:               s_has_grain_B_6_C_6 (FF)
  Destination:          s_has_grain_B_6_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.894ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_6_C_6 to s_has_grain_B_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y43.AQ      Tcko                  0.391   s_has_grain_B_6_C_6
                                                       s_has_grain_B_6_C_6
    SLICE_X48Y43.A2      net (fanout=1)        0.568   s_has_grain_B_6_C_6
    SLICE_X48Y43.A       Tilo                  0.205   s_has_grain_B_6_P_6
                                                       lut15651_2062
    SLICE_X48Y43.B1      net (fanout=3)        0.816   lut15651_2062
    SLICE_X48Y43.BMUX    Tilo                  0.251   s_has_grain_B_6_P_6
                                                       lut9848_636
    SLICE_X49Y44.CLK     net (fanout=2)        0.663   lut9848_636
    -------------------------------------------------  ---------------------------
    Total                                      2.894ns (0.847ns logic, 2.047ns route)
                                                       (29.3% logic, 70.7% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_B_6_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_B_6_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_6_LDC (SLICE_X49Y44.SR), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.228ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_B_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.228ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut9848_636 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_B_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.198   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X48Y43.B5      net (fanout=957)      0.475   i_MAIN_RESET/s_external_reset_1
    SLICE_X48Y43.B       Tilo                  0.142   s_has_grain_B_6_P_6
                                                       lut9846_634
    SLICE_X49Y44.SR      net (fanout=2)        0.258   ][37834_635
    SLICE_X49Y44.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_6_LDC
                                                       s_has_grain_B_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.228ns (0.495ns logic, 0.733ns route)
                                                       (40.3% logic, 59.7% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.281ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_6_P_6 (FF)
  Destination:          s_has_grain_B_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.281ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9848_636 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_6_P_6 to s_has_grain_B_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y43.AQ      Tcko                  0.200   s_has_grain_B_6_P_6
                                                       s_has_grain_B_6_P_6
    SLICE_X48Y43.A6      net (fanout=1)        0.017   s_has_grain_B_6_P_6
    SLICE_X48Y43.A       Tilo                  0.142   s_has_grain_B_6_P_6
                                                       lut15651_2062
    SLICE_X48Y43.B1      net (fanout=3)        0.367   lut15651_2062
    SLICE_X48Y43.B       Tilo                  0.142   s_has_grain_B_6_P_6
                                                       lut9846_634
    SLICE_X49Y44.SR      net (fanout=2)        0.258   ][37834_635
    SLICE_X49Y44.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_6_LDC
                                                       s_has_grain_B_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.281ns (0.639ns logic, 0.642ns route)
                                                       (49.9% logic, 50.1% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.630ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_6_C_6 (FF)
  Destination:          s_has_grain_B_6_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.630ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9848_636 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_6_C_6 to s_has_grain_B_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y43.AQ      Tcko                  0.198   s_has_grain_B_6_C_6
                                                       s_has_grain_B_6_C_6
    SLICE_X48Y43.A2      net (fanout=1)        0.368   s_has_grain_B_6_C_6
    SLICE_X48Y43.A       Tilo                  0.142   s_has_grain_B_6_P_6
                                                       lut15651_2062
    SLICE_X48Y43.B1      net (fanout=3)        0.367   lut15651_2062
    SLICE_X48Y43.B       Tilo                  0.142   s_has_grain_B_6_P_6
                                                       lut9846_634
    SLICE_X49Y44.SR      net (fanout=2)        0.258   ][37834_635
    SLICE_X49Y44.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_6_LDC
                                                       s_has_grain_B_6_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.630ns (0.637ns logic, 0.993ns route)
                                                       (39.1% logic, 60.9% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_6_LDC (SLICE_X49Y44.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.254ns (data path)
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_B_6_LDC (LATCH)
  Data Path Delay:      1.254ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Minimum Data Path at Fast Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_B_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.198   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X48Y43.B5      net (fanout=957)      0.475   i_MAIN_RESET/s_external_reset_1
    SLICE_X48Y43.BMUX    Tilo                  0.183   s_has_grain_B_6_P_6
                                                       lut9848_636
    SLICE_X49Y44.CLK     net (fanout=2)        0.398   lut9848_636
    -------------------------------------------------  ---------------------------
    Total                                      1.254ns (0.381ns logic, 0.873ns route)
                                                       (30.4% logic, 69.6% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_6_LDC (SLICE_X49Y44.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.307ns (data path)
  Source:               s_has_grain_B_6_P_6 (FF)
  Destination:          s_has_grain_B_6_LDC (LATCH)
  Data Path Delay:      1.307ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_6_P_6 to s_has_grain_B_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y43.AQ      Tcko                  0.200   s_has_grain_B_6_P_6
                                                       s_has_grain_B_6_P_6
    SLICE_X48Y43.A6      net (fanout=1)        0.017   s_has_grain_B_6_P_6
    SLICE_X48Y43.A       Tilo                  0.142   s_has_grain_B_6_P_6
                                                       lut15651_2062
    SLICE_X48Y43.B1      net (fanout=3)        0.367   lut15651_2062
    SLICE_X48Y43.BMUX    Tilo                  0.183   s_has_grain_B_6_P_6
                                                       lut9848_636
    SLICE_X49Y44.CLK     net (fanout=2)        0.398   lut9848_636
    -------------------------------------------------  ---------------------------
    Total                                      1.307ns (0.525ns logic, 0.782ns route)
                                                       (40.2% logic, 59.8% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_6_LDC (SLICE_X49Y44.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.656ns (data path)
  Source:               s_has_grain_B_6_C_6 (FF)
  Destination:          s_has_grain_B_6_LDC (LATCH)
  Data Path Delay:      1.656ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_6_C_6 to s_has_grain_B_6_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y43.AQ      Tcko                  0.198   s_has_grain_B_6_C_6
                                                       s_has_grain_B_6_C_6
    SLICE_X48Y43.A2      net (fanout=1)        0.368   s_has_grain_B_6_C_6
    SLICE_X48Y43.A       Tilo                  0.142   s_has_grain_B_6_P_6
                                                       lut15651_2062
    SLICE_X48Y43.B1      net (fanout=3)        0.367   lut15651_2062
    SLICE_X48Y43.BMUX    Tilo                  0.183   s_has_grain_B_6_P_6
                                                       lut9848_636
    SLICE_X49Y44.CLK     net (fanout=2)        0.398   lut9848_636
    -------------------------------------------------  ---------------------------
    Total                                      1.656ns (0.523ns logic, 1.133ns route)
                                                       (31.6% logic, 68.4% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_B_5_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_B_5_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.125ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_5_LDC (SLICE_X52Y44.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  13.651ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_5_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.125ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X51Y44.B4      net (fanout=83)       2.925   canincfifoline
    SLICE_X51Y44.BMUX    Tilo                  0.313   s_has_grain_B_5_C_5
                                                       lut9852_639
    SLICE_X52Y44.CLK     net (fanout=2)        0.496   lut9852_639
    -------------------------------------------------  ---------------------------
    Total                                      4.125ns (0.704ns logic, 3.421ns route)
                                                       (17.1% logic, 82.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.069ns (requirement - data path)
  Source:               s_has_grain_B_5_P_5 (FF)
  Destination:          s_has_grain_B_5_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.707ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_5_P_5 to s_has_grain_B_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y44.CQ      Tcko                  0.447   s_has_grain_B_5_P_5
                                                       s_has_grain_B_5_P_5
    SLICE_X51Y44.A2      net (fanout=1)        0.438   s_has_grain_B_5_P_5
    SLICE_X51Y44.A       Tilo                  0.259   s_has_grain_B_5_C_5
                                                       lut15661_2064
    SLICE_X51Y44.B2      net (fanout=3)        0.754   lut15661_2064
    SLICE_X51Y44.BMUX    Tilo                  0.313   s_has_grain_B_5_C_5
                                                       lut9852_639
    SLICE_X52Y44.CLK     net (fanout=2)        0.496   lut9852_639
    -------------------------------------------------  ---------------------------
    Total                                      2.707ns (1.019ns logic, 1.688ns route)
                                                       (37.6% logic, 62.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.155ns (requirement - data path)
  Source:               s_has_grain_B_5_LDC (LATCH)
  Destination:          s_has_grain_B_5_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.621ns (Levels of Logic = 2)
  Source Clock:         lut9852_639 falling

  Maximum Data Path at Slow Process Corner: s_has_grain_B_5_LDC to s_has_grain_B_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y44.AQ      Tcklo                 0.426   s_has_grain_B_5_LDC
                                                       s_has_grain_B_5_LDC
    SLICE_X51Y44.A5      net (fanout=1)        0.373   s_has_grain_B_5_LDC
    SLICE_X51Y44.A       Tilo                  0.259   s_has_grain_B_5_C_5
                                                       lut15661_2064
    SLICE_X51Y44.B2      net (fanout=3)        0.754   lut15661_2064
    SLICE_X51Y44.BMUX    Tilo                  0.313   s_has_grain_B_5_C_5
                                                       lut9852_639
    SLICE_X52Y44.CLK     net (fanout=2)        0.496   lut9852_639
    -------------------------------------------------  ---------------------------
    Total                                      2.621ns (0.998ns logic, 1.623ns route)
                                                       (38.1% logic, 61.9% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_5_LDC (SLICE_X52Y44.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    13.660ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_5_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.116ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9852_639 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X51Y44.B4      net (fanout=83)       2.925   canincfifoline
    SLICE_X51Y44.B       Tilo                  0.259   s_has_grain_B_5_C_5
                                                       lut9850_637
    SLICE_X52Y44.SR      net (fanout=2)        0.311   ][37836_638
    SLICE_X52Y44.CLK     Trck                  0.230   s_has_grain_B_5_LDC
                                                       s_has_grain_B_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.116ns (0.880ns logic, 3.236ns route)
                                                       (21.4% logic, 78.6% route)

--------------------------------------------------------------------------------
Slack (setup paths):    15.078ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_has_grain_B_5_P_5 (FF)
  Destination:          s_has_grain_B_5_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.698ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9852_639 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_5_P_5 to s_has_grain_B_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y44.CQ      Tcko                  0.447   s_has_grain_B_5_P_5
                                                       s_has_grain_B_5_P_5
    SLICE_X51Y44.A2      net (fanout=1)        0.438   s_has_grain_B_5_P_5
    SLICE_X51Y44.A       Tilo                  0.259   s_has_grain_B_5_C_5
                                                       lut15661_2064
    SLICE_X51Y44.B2      net (fanout=3)        0.754   lut15661_2064
    SLICE_X51Y44.B       Tilo                  0.259   s_has_grain_B_5_C_5
                                                       lut9850_637
    SLICE_X52Y44.SR      net (fanout=2)        0.311   ][37836_638
    SLICE_X52Y44.CLK     Trck                  0.230   s_has_grain_B_5_LDC
                                                       s_has_grain_B_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.698ns (1.195ns logic, 1.503ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    15.164ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_has_grain_B_5_LDC (LATCH)
  Destination:          s_has_grain_B_5_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.612ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         lut9852_639 falling
  Destination Clock:    lut9852_639 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_5_LDC to s_has_grain_B_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y44.AQ      Tcklo                 0.426   s_has_grain_B_5_LDC
                                                       s_has_grain_B_5_LDC
    SLICE_X51Y44.A5      net (fanout=1)        0.373   s_has_grain_B_5_LDC
    SLICE_X51Y44.A       Tilo                  0.259   s_has_grain_B_5_C_5
                                                       lut15661_2064
    SLICE_X51Y44.B2      net (fanout=3)        0.754   lut15661_2064
    SLICE_X51Y44.B       Tilo                  0.259   s_has_grain_B_5_C_5
                                                       lut9850_637
    SLICE_X52Y44.SR      net (fanout=2)        0.311   ][37836_638
    SLICE_X52Y44.CLK     Trck                  0.230   s_has_grain_B_5_LDC
                                                       s_has_grain_B_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.612ns (1.174ns logic, 1.438ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_B_5_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_B_5_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_5_LDC (SLICE_X52Y44.SR), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.185ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_5_C_5 (FF)
  Destination:          s_has_grain_B_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.185ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9852_639 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_5_C_5 to s_has_grain_B_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y44.AQ      Tcko                  0.198   s_has_grain_B_5_C_5
                                                       s_has_grain_B_5_C_5
    SLICE_X51Y44.A6      net (fanout=1)        0.017   s_has_grain_B_5_C_5
    SLICE_X51Y44.A       Tilo                  0.156   s_has_grain_B_5_C_5
                                                       lut15661_2064
    SLICE_X51Y44.B2      net (fanout=3)        0.427   lut15661_2064
    SLICE_X51Y44.B       Tilo                  0.156   s_has_grain_B_5_C_5
                                                       lut9850_637
    SLICE_X52Y44.SR      net (fanout=2)        0.124   ][37836_638
    SLICE_X52Y44.CLK     Tremck      (-Th)    -0.107   s_has_grain_B_5_LDC
                                                       s_has_grain_B_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.185ns (0.617ns logic, 0.568ns route)
                                                       (52.1% logic, 47.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.385ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_5_LDC (LATCH)
  Destination:          s_has_grain_B_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.385ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut9852_639 falling
  Destination Clock:    lut9852_639 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_5_LDC to s_has_grain_B_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y44.AQ      Tcklo                 0.237   s_has_grain_B_5_LDC
                                                       s_has_grain_B_5_LDC
    SLICE_X51Y44.A5      net (fanout=1)        0.178   s_has_grain_B_5_LDC
    SLICE_X51Y44.A       Tilo                  0.156   s_has_grain_B_5_C_5
                                                       lut15661_2064
    SLICE_X51Y44.B2      net (fanout=3)        0.427   lut15661_2064
    SLICE_X51Y44.B       Tilo                  0.156   s_has_grain_B_5_C_5
                                                       lut9850_637
    SLICE_X52Y44.SR      net (fanout=2)        0.124   ][37836_638
    SLICE_X52Y44.CLK     Tremck      (-Th)    -0.107   s_has_grain_B_5_LDC
                                                       s_has_grain_B_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.385ns (0.656ns logic, 0.729ns route)
                                                       (47.4% logic, 52.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.444ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_B_5_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.444ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut9852_639 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_B_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.198   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X51Y44.B5      net (fanout=957)      0.859   i_MAIN_RESET/s_external_reset_1
    SLICE_X51Y44.B       Tilo                  0.156   s_has_grain_B_5_C_5
                                                       lut9850_637
    SLICE_X52Y44.SR      net (fanout=2)        0.124   ][37836_638
    SLICE_X52Y44.CLK     Tremck      (-Th)    -0.107   s_has_grain_B_5_LDC
                                                       s_has_grain_B_5_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.444ns (0.461ns logic, 0.983ns route)
                                                       (31.9% logic, 68.1% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_5_LDC (SLICE_X52Y44.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.275ns (data path)
  Source:               s_has_grain_B_5_C_5 (FF)
  Destination:          s_has_grain_B_5_LDC (LATCH)
  Data Path Delay:      1.275ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_5_C_5 to s_has_grain_B_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y44.AQ      Tcko                  0.198   s_has_grain_B_5_C_5
                                                       s_has_grain_B_5_C_5
    SLICE_X51Y44.A6      net (fanout=1)        0.017   s_has_grain_B_5_C_5
    SLICE_X51Y44.A       Tilo                  0.156   s_has_grain_B_5_C_5
                                                       lut15661_2064
    SLICE_X51Y44.B2      net (fanout=3)        0.427   lut15661_2064
    SLICE_X51Y44.BMUX    Tilo                  0.203   s_has_grain_B_5_C_5
                                                       lut9852_639
    SLICE_X52Y44.CLK     net (fanout=2)        0.274   lut9852_639
    -------------------------------------------------  ---------------------------
    Total                                      1.275ns (0.557ns logic, 0.718ns route)
                                                       (43.7% logic, 56.3% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_5_LDC (SLICE_X52Y44.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.475ns (data path)
  Source:               s_has_grain_B_5_LDC (LATCH)
  Destination:          s_has_grain_B_5_LDC (LATCH)
  Data Path Delay:      1.475ns (Levels of Logic = 2)
  Source Clock:         lut9852_639 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_B_5_LDC to s_has_grain_B_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y44.AQ      Tcklo                 0.237   s_has_grain_B_5_LDC
                                                       s_has_grain_B_5_LDC
    SLICE_X51Y44.A5      net (fanout=1)        0.178   s_has_grain_B_5_LDC
    SLICE_X51Y44.A       Tilo                  0.156   s_has_grain_B_5_C_5
                                                       lut15661_2064
    SLICE_X51Y44.B2      net (fanout=3)        0.427   lut15661_2064
    SLICE_X51Y44.BMUX    Tilo                  0.203   s_has_grain_B_5_C_5
                                                       lut9852_639
    SLICE_X52Y44.CLK     net (fanout=2)        0.274   lut9852_639
    -------------------------------------------------  ---------------------------
    Total                                      1.475ns (0.596ns logic, 0.879ns route)
                                                       (40.4% logic, 59.6% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_5_LDC (SLICE_X52Y44.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.534ns (data path)
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_B_5_LDC (LATCH)
  Data Path Delay:      1.534ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Minimum Data Path at Fast Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_B_5_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.198   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X51Y44.B5      net (fanout=957)      0.859   i_MAIN_RESET/s_external_reset_1
    SLICE_X51Y44.BMUX    Tilo                  0.203   s_has_grain_B_5_C_5
                                                       lut9852_639
    SLICE_X52Y44.CLK     net (fanout=2)        0.274   lut9852_639
    -------------------------------------------------  ---------------------------
    Total                                      1.534ns (0.401ns logic, 1.133ns route)
                                                       (26.1% logic, 73.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_B_4_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_B_4_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.192ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_4_LDC (SLICE_X52Y46.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    13.584ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_4_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.192ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9856_642 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X52Y42.D4      net (fanout=83)       2.717   canincfifoline
    SLICE_X52Y42.D       Tilo                  0.205   s_has_grain_B_12_P_12
                                                       lut9854_640
    SLICE_X52Y46.SR      net (fanout=2)        0.686   ][37838_641
    SLICE_X52Y46.CLK     Trck                  0.193   s_has_grain_B_4_LDC
                                                       s_has_grain_B_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.192ns (0.789ns logic, 3.403ns route)
                                                       (18.8% logic, 81.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    14.564ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_B_4_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.212ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut9856_642 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_B_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X52Y42.D1      net (fanout=957)      1.737   i_MAIN_RESET/s_external_reset_1
    SLICE_X52Y42.D       Tilo                  0.205   s_has_grain_B_12_P_12
                                                       lut9854_640
    SLICE_X52Y46.SR      net (fanout=2)        0.686   ][37838_641
    SLICE_X52Y46.CLK     Trck                  0.193   s_has_grain_B_4_LDC
                                                       s_has_grain_B_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.212ns (0.789ns logic, 2.423ns route)
                                                       (24.6% logic, 75.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    15.055ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_has_grain_B_4_P_4 (FF)
  Destination:          s_has_grain_B_4_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.721ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9856_642 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_4_P_4 to s_has_grain_B_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y42.DQ      Tcko                  0.391   s_has_grain_B_4_P_4
                                                       s_has_grain_B_4_P_4
    SLICE_X52Y42.C2      net (fanout=1)        0.823   s_has_grain_B_4_P_4
    SLICE_X52Y42.C       Tilo                  0.205   s_has_grain_B_12_P_12
                                                       lut15671_2066
    SLICE_X52Y42.D5      net (fanout=3)        0.218   lut15671_2066
    SLICE_X52Y42.D       Tilo                  0.205   s_has_grain_B_12_P_12
                                                       lut9854_640
    SLICE_X52Y46.SR      net (fanout=2)        0.686   ][37838_641
    SLICE_X52Y46.CLK     Trck                  0.193   s_has_grain_B_4_LDC
                                                       s_has_grain_B_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.721ns (0.994ns logic, 1.727ns route)
                                                       (36.5% logic, 63.5% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_4_LDC (SLICE_X52Y46.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  13.703ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_4_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.073ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X52Y42.D4      net (fanout=83)       2.717   canincfifoline
    SLICE_X52Y42.DMUX    Tilo                  0.251   s_has_grain_B_12_P_12
                                                       lut9856_642
    SLICE_X52Y46.CLK     net (fanout=2)        0.714   lut9856_642
    -------------------------------------------------  ---------------------------
    Total                                      4.073ns (0.642ns logic, 3.431ns route)
                                                       (15.8% logic, 84.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.683ns (requirement - data path)
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_B_4_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.093ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_B_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X52Y42.D1      net (fanout=957)      1.737   i_MAIN_RESET/s_external_reset_1
    SLICE_X52Y42.DMUX    Tilo                  0.251   s_has_grain_B_12_P_12
                                                       lut9856_642
    SLICE_X52Y46.CLK     net (fanout=2)        0.714   lut9856_642
    -------------------------------------------------  ---------------------------
    Total                                      3.093ns (0.642ns logic, 2.451ns route)
                                                       (20.8% logic, 79.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.174ns (requirement - data path)
  Source:               s_has_grain_B_4_P_4 (FF)
  Destination:          s_has_grain_B_4_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.602ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_4_P_4 to s_has_grain_B_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y42.DQ      Tcko                  0.391   s_has_grain_B_4_P_4
                                                       s_has_grain_B_4_P_4
    SLICE_X52Y42.C2      net (fanout=1)        0.823   s_has_grain_B_4_P_4
    SLICE_X52Y42.C       Tilo                  0.205   s_has_grain_B_12_P_12
                                                       lut15671_2066
    SLICE_X52Y42.D5      net (fanout=3)        0.218   lut15671_2066
    SLICE_X52Y42.DMUX    Tilo                  0.251   s_has_grain_B_12_P_12
                                                       lut9856_642
    SLICE_X52Y46.CLK     net (fanout=2)        0.714   lut9856_642
    -------------------------------------------------  ---------------------------
    Total                                      2.602ns (0.847ns logic, 1.755ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_B_4_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_B_4_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_4_LDC (SLICE_X52Y46.SR), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.306ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_4_LDC (LATCH)
  Destination:          s_has_grain_B_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.306ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut9856_642 falling
  Destination Clock:    lut9856_642 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_4_LDC to s_has_grain_B_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y46.DQ      Tcklo                 0.237   s_has_grain_B_4_LDC
                                                       s_has_grain_B_4_LDC
    SLICE_X52Y42.C6      net (fanout=1)        0.244   s_has_grain_B_4_LDC
    SLICE_X52Y42.C       Tilo                  0.142   s_has_grain_B_12_P_12
                                                       lut15671_2066
    SLICE_X52Y42.D5      net (fanout=3)        0.069   lut15671_2066
    SLICE_X52Y42.D       Tilo                  0.142   s_has_grain_B_12_P_12
                                                       lut9854_640
    SLICE_X52Y46.SR      net (fanout=2)        0.389   ][37838_641
    SLICE_X52Y46.CLK     Tremck      (-Th)    -0.083   s_has_grain_B_4_LDC
                                                       s_has_grain_B_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.306ns (0.604ns logic, 0.702ns route)
                                                       (46.2% logic, 53.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.347ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_4_C_4 (FF)
  Destination:          s_has_grain_B_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.347ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9856_642 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_4_C_4 to s_has_grain_B_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y45.AQ      Tcko                  0.200   s_has_grain_B_4_C_4
                                                       s_has_grain_B_4_C_4
    SLICE_X52Y42.C4      net (fanout=1)        0.322   s_has_grain_B_4_C_4
    SLICE_X52Y42.C       Tilo                  0.142   s_has_grain_B_12_P_12
                                                       lut15671_2066
    SLICE_X52Y42.D5      net (fanout=3)        0.069   lut15671_2066
    SLICE_X52Y42.D       Tilo                  0.142   s_has_grain_B_12_P_12
                                                       lut9854_640
    SLICE_X52Y46.SR      net (fanout=2)        0.389   ][37838_641
    SLICE_X52Y46.CLK     Tremck      (-Th)    -0.083   s_has_grain_B_4_LDC
                                                       s_has_grain_B_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.347ns (0.567ns logic, 0.780ns route)
                                                       (42.1% logic, 57.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.494ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_4_P_4 (FF)
  Destination:          s_has_grain_B_4_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.494ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9856_642 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_4_P_4 to s_has_grain_B_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y42.DQ      Tcko                  0.198   s_has_grain_B_4_P_4
                                                       s_has_grain_B_4_P_4
    SLICE_X52Y42.C2      net (fanout=1)        0.471   s_has_grain_B_4_P_4
    SLICE_X52Y42.C       Tilo                  0.142   s_has_grain_B_12_P_12
                                                       lut15671_2066
    SLICE_X52Y42.D5      net (fanout=3)        0.069   lut15671_2066
    SLICE_X52Y42.D       Tilo                  0.142   s_has_grain_B_12_P_12
                                                       lut9854_640
    SLICE_X52Y46.SR      net (fanout=2)        0.389   ][37838_641
    SLICE_X52Y46.CLK     Tremck      (-Th)    -0.083   s_has_grain_B_4_LDC
                                                       s_has_grain_B_4_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.494ns (0.565ns logic, 0.929ns route)
                                                       (37.8% logic, 62.2% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_4_LDC (SLICE_X52Y46.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.274ns (data path)
  Source:               s_has_grain_B_4_LDC (LATCH)
  Destination:          s_has_grain_B_4_LDC (LATCH)
  Data Path Delay:      1.274ns (Levels of Logic = 2)
  Source Clock:         lut9856_642 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_B_4_LDC to s_has_grain_B_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y46.DQ      Tcklo                 0.237   s_has_grain_B_4_LDC
                                                       s_has_grain_B_4_LDC
    SLICE_X52Y42.C6      net (fanout=1)        0.244   s_has_grain_B_4_LDC
    SLICE_X52Y42.C       Tilo                  0.142   s_has_grain_B_12_P_12
                                                       lut15671_2066
    SLICE_X52Y42.D5      net (fanout=3)        0.069   lut15671_2066
    SLICE_X52Y42.DMUX    Tilo                  0.183   s_has_grain_B_12_P_12
                                                       lut9856_642
    SLICE_X52Y46.CLK     net (fanout=2)        0.399   lut9856_642
    -------------------------------------------------  ---------------------------
    Total                                      1.274ns (0.562ns logic, 0.712ns route)
                                                       (44.1% logic, 55.9% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_4_LDC (SLICE_X52Y46.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.315ns (data path)
  Source:               s_has_grain_B_4_C_4 (FF)
  Destination:          s_has_grain_B_4_LDC (LATCH)
  Data Path Delay:      1.315ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_4_C_4 to s_has_grain_B_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y45.AQ      Tcko                  0.200   s_has_grain_B_4_C_4
                                                       s_has_grain_B_4_C_4
    SLICE_X52Y42.C4      net (fanout=1)        0.322   s_has_grain_B_4_C_4
    SLICE_X52Y42.C       Tilo                  0.142   s_has_grain_B_12_P_12
                                                       lut15671_2066
    SLICE_X52Y42.D5      net (fanout=3)        0.069   lut15671_2066
    SLICE_X52Y42.DMUX    Tilo                  0.183   s_has_grain_B_12_P_12
                                                       lut9856_642
    SLICE_X52Y46.CLK     net (fanout=2)        0.399   lut9856_642
    -------------------------------------------------  ---------------------------
    Total                                      1.315ns (0.525ns logic, 0.790ns route)
                                                       (39.9% logic, 60.1% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_4_LDC (SLICE_X52Y46.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.462ns (data path)
  Source:               s_has_grain_B_4_P_4 (FF)
  Destination:          s_has_grain_B_4_LDC (LATCH)
  Data Path Delay:      1.462ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_4_P_4 to s_has_grain_B_4_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y42.DQ      Tcko                  0.198   s_has_grain_B_4_P_4
                                                       s_has_grain_B_4_P_4
    SLICE_X52Y42.C2      net (fanout=1)        0.471   s_has_grain_B_4_P_4
    SLICE_X52Y42.C       Tilo                  0.142   s_has_grain_B_12_P_12
                                                       lut15671_2066
    SLICE_X52Y42.D5      net (fanout=3)        0.069   lut15671_2066
    SLICE_X52Y42.DMUX    Tilo                  0.183   s_has_grain_B_12_P_12
                                                       lut9856_642
    SLICE_X52Y46.CLK     net (fanout=2)        0.399   lut9856_642
    -------------------------------------------------  ---------------------------
    Total                                      1.462ns (0.523ns logic, 0.939ns route)
                                                       (35.8% logic, 64.2% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_B_1_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_B_1_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.939ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_1_LDC (SLICE_X51Y38.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    13.837ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_1_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.939ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9860_645 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X50Y38.B3      net (fanout=83)       2.755   canincfifoline
    SLICE_X50Y38.B       Tilo                  0.203   s_has_grain_B_8_LDC
                                                       lut9858_643
    SLICE_X51Y38.SR      net (fanout=2)        0.310   ][37840_644
    SLICE_X51Y38.CLK     Trck                  0.280   s_has_grain_B_1_LDC
                                                       s_has_grain_B_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.939ns (0.874ns logic, 3.065ns route)
                                                       (22.2% logic, 77.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    14.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_B_1_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.375ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut9860_645 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_B_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X50Y38.B2      net (fanout=957)      2.191   i_MAIN_RESET/s_external_reset_1
    SLICE_X50Y38.B       Tilo                  0.203   s_has_grain_B_8_LDC
                                                       lut9858_643
    SLICE_X51Y38.SR      net (fanout=2)        0.310   ][37840_644
    SLICE_X51Y38.CLK     Trck                  0.280   s_has_grain_B_1_LDC
                                                       s_has_grain_B_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.375ns (0.874ns logic, 2.501ns route)
                                                       (25.9% logic, 74.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    14.926ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_has_grain_B_1_LDC (LATCH)
  Destination:          s_has_grain_B_1_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.850ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         lut9860_645 falling
  Destination Clock:    lut9860_645 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_1_LDC to s_has_grain_B_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y38.AQ      Tcklo                 0.442   s_has_grain_B_1_LDC
                                                       s_has_grain_B_1_LDC
    SLICE_X50Y38.A2      net (fanout=1)        1.029   s_has_grain_B_1_LDC
    SLICE_X50Y38.A       Tilo                  0.203   s_has_grain_B_8_LDC
                                                       lut15701_2072
    SLICE_X50Y38.B4      net (fanout=3)        0.383   lut15701_2072
    SLICE_X50Y38.B       Tilo                  0.203   s_has_grain_B_8_LDC
                                                       lut9858_643
    SLICE_X51Y38.SR      net (fanout=2)        0.310   ][37840_644
    SLICE_X51Y38.CLK     Trck                  0.280   s_has_grain_B_1_LDC
                                                       s_has_grain_B_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.850ns (1.128ns logic, 1.722ns route)
                                                       (39.6% logic, 60.4% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_1_LDC (SLICE_X51Y38.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  13.868ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_1_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.908ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X50Y38.B3      net (fanout=83)       2.755   canincfifoline
    SLICE_X50Y38.BMUX    Tilo                  0.261   s_has_grain_B_8_LDC
                                                       lut9860_645
    SLICE_X51Y38.CLK     net (fanout=2)        0.501   lut9860_645
    -------------------------------------------------  ---------------------------
    Total                                      3.908ns (0.652ns logic, 3.256ns route)
                                                       (16.7% logic, 83.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.432ns (requirement - data path)
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_B_1_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.344ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_B_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X50Y38.B2      net (fanout=957)      2.191   i_MAIN_RESET/s_external_reset_1
    SLICE_X50Y38.BMUX    Tilo                  0.261   s_has_grain_B_8_LDC
                                                       lut9860_645
    SLICE_X51Y38.CLK     net (fanout=2)        0.501   lut9860_645
    -------------------------------------------------  ---------------------------
    Total                                      3.344ns (0.652ns logic, 2.692ns route)
                                                       (19.5% logic, 80.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.957ns (requirement - data path)
  Source:               s_has_grain_B_1_LDC (LATCH)
  Destination:          s_has_grain_B_1_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.819ns (Levels of Logic = 2)
  Source Clock:         lut9860_645 falling

  Maximum Data Path at Slow Process Corner: s_has_grain_B_1_LDC to s_has_grain_B_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y38.AQ      Tcklo                 0.442   s_has_grain_B_1_LDC
                                                       s_has_grain_B_1_LDC
    SLICE_X50Y38.A2      net (fanout=1)        1.029   s_has_grain_B_1_LDC
    SLICE_X50Y38.A       Tilo                  0.203   s_has_grain_B_8_LDC
                                                       lut15701_2072
    SLICE_X50Y38.B4      net (fanout=3)        0.383   lut15701_2072
    SLICE_X50Y38.BMUX    Tilo                  0.261   s_has_grain_B_8_LDC
                                                       lut9860_645
    SLICE_X51Y38.CLK     net (fanout=2)        0.501   lut9860_645
    -------------------------------------------------  ---------------------------
    Total                                      2.819ns (0.906ns logic, 1.913ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_B_1_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_B_1_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_1_LDC (SLICE_X51Y38.SR), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.302ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_1_P_1 (FF)
  Destination:          s_has_grain_B_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.302ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9860_645 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_1_P_1 to s_has_grain_B_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y38.AQ      Tcko                  0.198   s_has_grain_B_1_P_1
                                                       s_has_grain_B_1_P_1
    SLICE_X50Y38.A6      net (fanout=1)        0.299   s_has_grain_B_1_P_1
    SLICE_X50Y38.A       Tilo                  0.156   s_has_grain_B_8_LDC
                                                       lut15701_2072
    SLICE_X50Y38.B4      net (fanout=3)        0.173   lut15701_2072
    SLICE_X50Y38.B       Tilo                  0.156   s_has_grain_B_8_LDC
                                                       lut9858_643
    SLICE_X51Y38.SR      net (fanout=2)        0.165   ][37840_644
    SLICE_X51Y38.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_1_LDC
                                                       s_has_grain_B_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.302ns (0.665ns logic, 0.637ns route)
                                                       (51.1% logic, 48.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.364ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_1_C_1 (FF)
  Destination:          s_has_grain_B_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.364ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9860_645 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_1_C_1 to s_has_grain_B_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y39.AQ      Tcko                  0.198   s_has_grain_B_1_C_1
                                                       s_has_grain_B_1_C_1
    SLICE_X50Y38.A1      net (fanout=1)        0.361   s_has_grain_B_1_C_1
    SLICE_X50Y38.A       Tilo                  0.156   s_has_grain_B_8_LDC
                                                       lut15701_2072
    SLICE_X50Y38.B4      net (fanout=3)        0.173   lut15701_2072
    SLICE_X50Y38.B       Tilo                  0.156   s_has_grain_B_8_LDC
                                                       lut9858_643
    SLICE_X51Y38.SR      net (fanout=2)        0.165   ][37840_644
    SLICE_X51Y38.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_1_LDC
                                                       s_has_grain_B_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.364ns (0.665ns logic, 0.699ns route)
                                                       (48.8% logic, 51.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.628ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_1_LDC (LATCH)
  Destination:          s_has_grain_B_1_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.628ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut9860_645 falling
  Destination Clock:    lut9860_645 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_1_LDC to s_has_grain_B_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y38.AQ      Tcklo                 0.235   s_has_grain_B_1_LDC
                                                       s_has_grain_B_1_LDC
    SLICE_X50Y38.A2      net (fanout=1)        0.588   s_has_grain_B_1_LDC
    SLICE_X50Y38.A       Tilo                  0.156   s_has_grain_B_8_LDC
                                                       lut15701_2072
    SLICE_X50Y38.B4      net (fanout=3)        0.173   lut15701_2072
    SLICE_X50Y38.B       Tilo                  0.156   s_has_grain_B_8_LDC
                                                       lut9858_643
    SLICE_X51Y38.SR      net (fanout=2)        0.165   ][37840_644
    SLICE_X51Y38.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_1_LDC
                                                       s_has_grain_B_1_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.628ns (0.702ns logic, 0.926ns route)
                                                       (43.1% logic, 56.9% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_1_LDC (SLICE_X51Y38.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.317ns (data path)
  Source:               s_has_grain_B_1_P_1 (FF)
  Destination:          s_has_grain_B_1_LDC (LATCH)
  Data Path Delay:      1.317ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_1_P_1 to s_has_grain_B_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y38.AQ      Tcko                  0.198   s_has_grain_B_1_P_1
                                                       s_has_grain_B_1_P_1
    SLICE_X50Y38.A6      net (fanout=1)        0.299   s_has_grain_B_1_P_1
    SLICE_X50Y38.A       Tilo                  0.156   s_has_grain_B_8_LDC
                                                       lut15701_2072
    SLICE_X50Y38.B4      net (fanout=3)        0.173   lut15701_2072
    SLICE_X50Y38.BMUX    Tilo                  0.191   s_has_grain_B_8_LDC
                                                       lut9860_645
    SLICE_X51Y38.CLK     net (fanout=2)        0.300   lut9860_645
    -------------------------------------------------  ---------------------------
    Total                                      1.317ns (0.545ns logic, 0.772ns route)
                                                       (41.4% logic, 58.6% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_1_LDC (SLICE_X51Y38.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.379ns (data path)
  Source:               s_has_grain_B_1_C_1 (FF)
  Destination:          s_has_grain_B_1_LDC (LATCH)
  Data Path Delay:      1.379ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_1_C_1 to s_has_grain_B_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y39.AQ      Tcko                  0.198   s_has_grain_B_1_C_1
                                                       s_has_grain_B_1_C_1
    SLICE_X50Y38.A1      net (fanout=1)        0.361   s_has_grain_B_1_C_1
    SLICE_X50Y38.A       Tilo                  0.156   s_has_grain_B_8_LDC
                                                       lut15701_2072
    SLICE_X50Y38.B4      net (fanout=3)        0.173   lut15701_2072
    SLICE_X50Y38.BMUX    Tilo                  0.191   s_has_grain_B_8_LDC
                                                       lut9860_645
    SLICE_X51Y38.CLK     net (fanout=2)        0.300   lut9860_645
    -------------------------------------------------  ---------------------------
    Total                                      1.379ns (0.545ns logic, 0.834ns route)
                                                       (39.5% logic, 60.5% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_1_LDC (SLICE_X51Y38.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.643ns (data path)
  Source:               s_has_grain_B_1_LDC (LATCH)
  Destination:          s_has_grain_B_1_LDC (LATCH)
  Data Path Delay:      1.643ns (Levels of Logic = 2)
  Source Clock:         lut9860_645 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_B_1_LDC to s_has_grain_B_1_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y38.AQ      Tcklo                 0.235   s_has_grain_B_1_LDC
                                                       s_has_grain_B_1_LDC
    SLICE_X50Y38.A2      net (fanout=1)        0.588   s_has_grain_B_1_LDC
    SLICE_X50Y38.A       Tilo                  0.156   s_has_grain_B_8_LDC
                                                       lut15701_2072
    SLICE_X50Y38.B4      net (fanout=3)        0.173   lut15701_2072
    SLICE_X50Y38.BMUX    Tilo                  0.191   s_has_grain_B_8_LDC
                                                       lut9860_645
    SLICE_X51Y38.CLK     net (fanout=2)        0.300   lut9860_645
    -------------------------------------------------  ---------------------------
    Total                                      1.643ns (0.582ns logic, 1.061ns route)
                                                       (35.4% logic, 64.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_B_3_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_B_3_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.298ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_3_LDC (SLICE_X51Y41.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    13.478ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_3_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.298ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9864_648 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X51Y41.B1      net (fanout=83)       2.901   canincfifoline
    SLICE_X51Y41.B       Tilo                  0.259   s_has_grain_B_3_LDC
                                                       lut9862_646
    SLICE_X51Y41.SR      net (fanout=2)        0.467   ][37842_647
    SLICE_X51Y41.CLK     Trck                  0.280   s_has_grain_B_3_LDC
                                                       s_has_grain_B_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.298ns (0.930ns logic, 3.368ns route)
                                                       (21.6% logic, 78.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    14.920ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_B_3_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.856ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut9864_648 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_B_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X51Y41.B5      net (fanout=957)      1.459   i_MAIN_RESET/s_external_reset_1
    SLICE_X51Y41.B       Tilo                  0.259   s_has_grain_B_3_LDC
                                                       lut9862_646
    SLICE_X51Y41.SR      net (fanout=2)        0.467   ][37842_647
    SLICE_X51Y41.CLK     Trck                  0.280   s_has_grain_B_3_LDC
                                                       s_has_grain_B_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.856ns (0.930ns logic, 1.926ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    14.966ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_has_grain_B_3_C_3 (FF)
  Destination:          s_has_grain_B_3_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.810ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9864_648 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_3_C_3 to s_has_grain_B_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y40.AQ      Tcko                  0.447   s_has_grain_B_3_C_3
                                                       s_has_grain_B_3_C_3
    SLICE_X51Y41.A2      net (fanout=1)        0.598   s_has_grain_B_3_C_3
    SLICE_X51Y41.A       Tilo                  0.259   s_has_grain_B_3_LDC
                                                       lut15681_2068
    SLICE_X51Y41.B4      net (fanout=3)        0.500   lut15681_2068
    SLICE_X51Y41.B       Tilo                  0.259   s_has_grain_B_3_LDC
                                                       lut9862_646
    SLICE_X51Y41.SR      net (fanout=2)        0.467   ][37842_647
    SLICE_X51Y41.CLK     Trck                  0.280   s_has_grain_B_3_LDC
                                                       s_has_grain_B_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.810ns (1.245ns logic, 1.565ns route)
                                                       (44.3% logic, 55.7% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_3_LDC (SLICE_X51Y41.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  13.702ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_3_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.074ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X51Y41.B1      net (fanout=83)       2.901   canincfifoline
    SLICE_X51Y41.BMUX    Tilo                  0.313   s_has_grain_B_3_LDC
                                                       lut9864_648
    SLICE_X51Y41.CLK     net (fanout=2)        0.469   lut9864_648
    -------------------------------------------------  ---------------------------
    Total                                      4.074ns (0.704ns logic, 3.370ns route)
                                                       (17.3% logic, 82.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.144ns (requirement - data path)
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_B_3_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.632ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_B_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X51Y41.B5      net (fanout=957)      1.459   i_MAIN_RESET/s_external_reset_1
    SLICE_X51Y41.BMUX    Tilo                  0.313   s_has_grain_B_3_LDC
                                                       lut9864_648
    SLICE_X51Y41.CLK     net (fanout=2)        0.469   lut9864_648
    -------------------------------------------------  ---------------------------
    Total                                      2.632ns (0.704ns logic, 1.928ns route)
                                                       (26.7% logic, 73.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.190ns (requirement - data path)
  Source:               s_has_grain_B_3_C_3 (FF)
  Destination:          s_has_grain_B_3_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.586ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_3_C_3 to s_has_grain_B_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y40.AQ      Tcko                  0.447   s_has_grain_B_3_C_3
                                                       s_has_grain_B_3_C_3
    SLICE_X51Y41.A2      net (fanout=1)        0.598   s_has_grain_B_3_C_3
    SLICE_X51Y41.A       Tilo                  0.259   s_has_grain_B_3_LDC
                                                       lut15681_2068
    SLICE_X51Y41.B4      net (fanout=3)        0.500   lut15681_2068
    SLICE_X51Y41.BMUX    Tilo                  0.313   s_has_grain_B_3_LDC
                                                       lut9864_648
    SLICE_X51Y41.CLK     net (fanout=2)        0.469   lut9864_648
    -------------------------------------------------  ---------------------------
    Total                                      2.586ns (1.019ns logic, 1.567ns route)
                                                       (39.4% logic, 60.6% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_B_3_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_B_3_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_3_LDC (SLICE_X51Y41.SR), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.210ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_3_LDC (LATCH)
  Destination:          s_has_grain_B_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.210ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut9864_648 falling
  Destination Clock:    lut9864_648 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_3_LDC to s_has_grain_B_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y41.AQ      Tcklo                 0.235   s_has_grain_B_3_LDC
                                                       s_has_grain_B_3_LDC
    SLICE_X51Y41.A6      net (fanout=1)        0.017   s_has_grain_B_3_LDC
    SLICE_X51Y41.A       Tilo                  0.156   s_has_grain_B_3_LDC
                                                       lut15681_2068
    SLICE_X51Y41.B4      net (fanout=3)        0.233   lut15681_2068
    SLICE_X51Y41.B       Tilo                  0.156   s_has_grain_B_3_LDC
                                                       lut9862_646
    SLICE_X51Y41.SR      net (fanout=2)        0.258   ][37842_647
    SLICE_X51Y41.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_3_LDC
                                                       s_has_grain_B_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.210ns (0.702ns logic, 0.508ns route)
                                                       (58.0% logic, 42.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.347ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_3_P_3 (FF)
  Destination:          s_has_grain_B_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.347ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9864_648 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_3_P_3 to s_has_grain_B_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y41.DQ      Tcko                  0.234   s_has_grain_B_3_P_3
                                                       s_has_grain_B_3_P_3
    SLICE_X51Y41.A3      net (fanout=1)        0.155   s_has_grain_B_3_P_3
    SLICE_X51Y41.A       Tilo                  0.156   s_has_grain_B_3_LDC
                                                       lut15681_2068
    SLICE_X51Y41.B4      net (fanout=3)        0.233   lut15681_2068
    SLICE_X51Y41.B       Tilo                  0.156   s_has_grain_B_3_LDC
                                                       lut9862_646
    SLICE_X51Y41.SR      net (fanout=2)        0.258   ][37842_647
    SLICE_X51Y41.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_3_LDC
                                                       s_has_grain_B_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.347ns (0.701ns logic, 0.646ns route)
                                                       (52.0% logic, 48.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.550ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_3_C_3 (FF)
  Destination:          s_has_grain_B_3_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.550ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9864_648 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_3_C_3 to s_has_grain_B_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y40.AQ      Tcko                  0.234   s_has_grain_B_3_C_3
                                                       s_has_grain_B_3_C_3
    SLICE_X51Y41.A2      net (fanout=1)        0.358   s_has_grain_B_3_C_3
    SLICE_X51Y41.A       Tilo                  0.156   s_has_grain_B_3_LDC
                                                       lut15681_2068
    SLICE_X51Y41.B4      net (fanout=3)        0.233   lut15681_2068
    SLICE_X51Y41.B       Tilo                  0.156   s_has_grain_B_3_LDC
                                                       lut9862_646
    SLICE_X51Y41.SR      net (fanout=2)        0.258   ][37842_647
    SLICE_X51Y41.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_3_LDC
                                                       s_has_grain_B_3_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.550ns (0.701ns logic, 0.849ns route)
                                                       (45.2% logic, 54.8% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_3_LDC (SLICE_X51Y41.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.132ns (data path)
  Source:               s_has_grain_B_3_LDC (LATCH)
  Destination:          s_has_grain_B_3_LDC (LATCH)
  Data Path Delay:      1.132ns (Levels of Logic = 2)
  Source Clock:         lut9864_648 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_B_3_LDC to s_has_grain_B_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y41.AQ      Tcklo                 0.235   s_has_grain_B_3_LDC
                                                       s_has_grain_B_3_LDC
    SLICE_X51Y41.A6      net (fanout=1)        0.017   s_has_grain_B_3_LDC
    SLICE_X51Y41.A       Tilo                  0.156   s_has_grain_B_3_LDC
                                                       lut15681_2068
    SLICE_X51Y41.B4      net (fanout=3)        0.233   lut15681_2068
    SLICE_X51Y41.BMUX    Tilo                  0.203   s_has_grain_B_3_LDC
                                                       lut9864_648
    SLICE_X51Y41.CLK     net (fanout=2)        0.288   lut9864_648
    -------------------------------------------------  ---------------------------
    Total                                      1.132ns (0.594ns logic, 0.538ns route)
                                                       (52.5% logic, 47.5% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_3_LDC (SLICE_X51Y41.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.269ns (data path)
  Source:               s_has_grain_B_3_P_3 (FF)
  Destination:          s_has_grain_B_3_LDC (LATCH)
  Data Path Delay:      1.269ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_3_P_3 to s_has_grain_B_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y41.DQ      Tcko                  0.234   s_has_grain_B_3_P_3
                                                       s_has_grain_B_3_P_3
    SLICE_X51Y41.A3      net (fanout=1)        0.155   s_has_grain_B_3_P_3
    SLICE_X51Y41.A       Tilo                  0.156   s_has_grain_B_3_LDC
                                                       lut15681_2068
    SLICE_X51Y41.B4      net (fanout=3)        0.233   lut15681_2068
    SLICE_X51Y41.BMUX    Tilo                  0.203   s_has_grain_B_3_LDC
                                                       lut9864_648
    SLICE_X51Y41.CLK     net (fanout=2)        0.288   lut9864_648
    -------------------------------------------------  ---------------------------
    Total                                      1.269ns (0.593ns logic, 0.676ns route)
                                                       (46.7% logic, 53.3% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_3_LDC (SLICE_X51Y41.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.472ns (data path)
  Source:               s_has_grain_B_3_C_3 (FF)
  Destination:          s_has_grain_B_3_LDC (LATCH)
  Data Path Delay:      1.472ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_3_C_3 to s_has_grain_B_3_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X50Y40.AQ      Tcko                  0.234   s_has_grain_B_3_C_3
                                                       s_has_grain_B_3_C_3
    SLICE_X51Y41.A2      net (fanout=1)        0.358   s_has_grain_B_3_C_3
    SLICE_X51Y41.A       Tilo                  0.156   s_has_grain_B_3_LDC
                                                       lut15681_2068
    SLICE_X51Y41.B4      net (fanout=3)        0.233   lut15681_2068
    SLICE_X51Y41.BMUX    Tilo                  0.203   s_has_grain_B_3_LDC
                                                       lut9864_648
    SLICE_X51Y41.CLK     net (fanout=2)        0.288   lut9864_648
    -------------------------------------------------  ---------------------------
    Total                                      1.472ns (0.593ns logic, 0.879ns route)
                                                       (40.3% logic, 59.7% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_B_2_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_B_2_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.842ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_2_LDC (SLICE_X49Y41.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  13.934ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_2_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.842ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X46Y41.B3      net (fanout=83)       2.272   canincfifoline
    SLICE_X46Y41.BMUX    Tilo                  0.261   s_has_grain_B_2_C_2
                                                       lut9868_651
    SLICE_X49Y41.CLK     net (fanout=2)        0.918   lut9868_651
    -------------------------------------------------  ---------------------------
    Total                                      3.842ns (0.652ns logic, 3.190ns route)
                                                       (17.0% logic, 83.0% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.970ns (requirement - data path)
  Source:               s_has_grain_B_2_P_2 (FF)
  Destination:          s_has_grain_B_2_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.806ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_2_P_2 to s_has_grain_B_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y41.AQ      Tcko                  0.391   s_has_grain_B_2_P_2
                                                       s_has_grain_B_2_P_2
    SLICE_X49Y41.B3      net (fanout=1)        0.510   s_has_grain_B_2_P_2
    SLICE_X49Y41.B       Tilo                  0.259   s_has_grain_B_2_LDC
                                                       lut15691_2070
    SLICE_X46Y41.B4      net (fanout=3)        0.467   lut15691_2070
    SLICE_X46Y41.BMUX    Tilo                  0.261   s_has_grain_B_2_C_2
                                                       lut9868_651
    SLICE_X49Y41.CLK     net (fanout=2)        0.918   lut9868_651
    -------------------------------------------------  ---------------------------
    Total                                      2.806ns (0.911ns logic, 1.895ns route)
                                                       (32.5% logic, 67.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.008ns (requirement - data path)
  Source:               s_has_grain_B_2_LDC (LATCH)
  Destination:          s_has_grain_B_2_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.768ns (Levels of Logic = 2)
  Source Clock:         lut9868_651 falling

  Maximum Data Path at Slow Process Corner: s_has_grain_B_2_LDC to s_has_grain_B_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y41.AQ      Tcklo                 0.442   s_has_grain_B_2_LDC
                                                       s_has_grain_B_2_LDC
    SLICE_X49Y41.B1      net (fanout=1)        0.421   s_has_grain_B_2_LDC
    SLICE_X49Y41.B       Tilo                  0.259   s_has_grain_B_2_LDC
                                                       lut15691_2070
    SLICE_X46Y41.B4      net (fanout=3)        0.467   lut15691_2070
    SLICE_X46Y41.BMUX    Tilo                  0.261   s_has_grain_B_2_C_2
                                                       lut9868_651
    SLICE_X49Y41.CLK     net (fanout=2)        0.918   lut9868_651
    -------------------------------------------------  ---------------------------
    Total                                      2.768ns (0.962ns logic, 1.806ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_2_LDC (SLICE_X49Y41.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    14.319ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_2_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.457ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9868_651 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X46Y41.B3      net (fanout=83)       2.272   canincfifoline
    SLICE_X46Y41.B       Tilo                  0.203   s_has_grain_B_2_C_2
                                                       lut9866_649
    SLICE_X49Y41.SR      net (fanout=2)        0.311   ][37844_650
    SLICE_X49Y41.CLK     Trck                  0.280   s_has_grain_B_2_LDC
                                                       s_has_grain_B_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.457ns (0.874ns logic, 2.583ns route)
                                                       (25.3% logic, 74.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    15.355ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_has_grain_B_2_P_2 (FF)
  Destination:          s_has_grain_B_2_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.421ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9868_651 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_2_P_2 to s_has_grain_B_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y41.AQ      Tcko                  0.391   s_has_grain_B_2_P_2
                                                       s_has_grain_B_2_P_2
    SLICE_X49Y41.B3      net (fanout=1)        0.510   s_has_grain_B_2_P_2
    SLICE_X49Y41.B       Tilo                  0.259   s_has_grain_B_2_LDC
                                                       lut15691_2070
    SLICE_X46Y41.B4      net (fanout=3)        0.467   lut15691_2070
    SLICE_X46Y41.B       Tilo                  0.203   s_has_grain_B_2_C_2
                                                       lut9866_649
    SLICE_X49Y41.SR      net (fanout=2)        0.311   ][37844_650
    SLICE_X49Y41.CLK     Trck                  0.280   s_has_grain_B_2_LDC
                                                       s_has_grain_B_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.421ns (1.133ns logic, 1.288ns route)
                                                       (46.8% logic, 53.2% route)

--------------------------------------------------------------------------------
Slack (setup paths):    15.393ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_has_grain_B_2_LDC (LATCH)
  Destination:          s_has_grain_B_2_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.383ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         lut9868_651 falling
  Destination Clock:    lut9868_651 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_2_LDC to s_has_grain_B_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y41.AQ      Tcklo                 0.442   s_has_grain_B_2_LDC
                                                       s_has_grain_B_2_LDC
    SLICE_X49Y41.B1      net (fanout=1)        0.421   s_has_grain_B_2_LDC
    SLICE_X49Y41.B       Tilo                  0.259   s_has_grain_B_2_LDC
                                                       lut15691_2070
    SLICE_X46Y41.B4      net (fanout=3)        0.467   lut15691_2070
    SLICE_X46Y41.B       Tilo                  0.203   s_has_grain_B_2_C_2
                                                       lut9866_649
    SLICE_X49Y41.SR      net (fanout=2)        0.311   ][37844_650
    SLICE_X49Y41.CLK     Trck                  0.280   s_has_grain_B_2_LDC
                                                       s_has_grain_B_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.383ns (1.184ns logic, 1.199ns route)
                                                       (49.7% logic, 50.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_B_2_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_B_2_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_2_LDC (SLICE_X49Y41.SR), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.222ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_2_C_2 (FF)
  Destination:          s_has_grain_B_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.222ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9868_651 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_2_C_2 to s_has_grain_B_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y41.AQ      Tcko                  0.234   s_has_grain_B_2_C_2
                                                       s_has_grain_B_2_C_2
    SLICE_X49Y41.B5      net (fanout=1)        0.173   s_has_grain_B_2_C_2
    SLICE_X49Y41.B       Tilo                  0.156   s_has_grain_B_2_LDC
                                                       lut15691_2070
    SLICE_X46Y41.B4      net (fanout=3)        0.224   lut15691_2070
    SLICE_X46Y41.B       Tilo                  0.156   s_has_grain_B_2_C_2
                                                       lut9866_649
    SLICE_X49Y41.SR      net (fanout=2)        0.124   ][37844_650
    SLICE_X49Y41.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_2_LDC
                                                       s_has_grain_B_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.222ns (0.701ns logic, 0.521ns route)
                                                       (57.4% logic, 42.6% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.269ns (requirement - (clock path skew + uncertainty - data path))
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_B_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.269ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut9868_651 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_B_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.198   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X46Y41.B2      net (fanout=957)      0.636   i_MAIN_RESET/s_external_reset_1
    SLICE_X46Y41.B       Tilo                  0.156   s_has_grain_B_2_C_2
                                                       lut9866_649
    SLICE_X49Y41.SR      net (fanout=2)        0.124   ][37844_650
    SLICE_X49Y41.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_2_LDC
                                                       s_has_grain_B_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.269ns (0.509ns logic, 0.760ns route)
                                                       (40.1% logic, 59.9% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.302ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_2_P_2 (FF)
  Destination:          s_has_grain_B_2_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.302ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9868_651 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_2_P_2 to s_has_grain_B_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y41.AQ      Tcko                  0.198   s_has_grain_B_2_P_2
                                                       s_has_grain_B_2_P_2
    SLICE_X49Y41.B3      net (fanout=1)        0.289   s_has_grain_B_2_P_2
    SLICE_X49Y41.B       Tilo                  0.156   s_has_grain_B_2_LDC
                                                       lut15691_2070
    SLICE_X46Y41.B4      net (fanout=3)        0.224   lut15691_2070
    SLICE_X46Y41.B       Tilo                  0.156   s_has_grain_B_2_C_2
                                                       lut9866_649
    SLICE_X49Y41.SR      net (fanout=2)        0.124   ][37844_650
    SLICE_X49Y41.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_2_LDC
                                                       s_has_grain_B_2_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.302ns (0.665ns logic, 0.637ns route)
                                                       (51.1% logic, 48.9% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_2_LDC (SLICE_X49Y41.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.506ns (data path)
  Source:               s_has_grain_B_2_C_2 (FF)
  Destination:          s_has_grain_B_2_LDC (LATCH)
  Data Path Delay:      1.506ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_2_C_2 to s_has_grain_B_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X46Y41.AQ      Tcko                  0.234   s_has_grain_B_2_C_2
                                                       s_has_grain_B_2_C_2
    SLICE_X49Y41.B5      net (fanout=1)        0.173   s_has_grain_B_2_C_2
    SLICE_X49Y41.B       Tilo                  0.156   s_has_grain_B_2_LDC
                                                       lut15691_2070
    SLICE_X46Y41.B4      net (fanout=3)        0.224   lut15691_2070
    SLICE_X46Y41.BMUX    Tilo                  0.191   s_has_grain_B_2_C_2
                                                       lut9868_651
    SLICE_X49Y41.CLK     net (fanout=2)        0.528   lut9868_651
    -------------------------------------------------  ---------------------------
    Total                                      1.506ns (0.581ns logic, 0.925ns route)
                                                       (38.6% logic, 61.4% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_2_LDC (SLICE_X49Y41.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.553ns (data path)
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_B_2_LDC (LATCH)
  Data Path Delay:      1.553ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Minimum Data Path at Fast Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_B_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.198   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X46Y41.B2      net (fanout=957)      0.636   i_MAIN_RESET/s_external_reset_1
    SLICE_X46Y41.BMUX    Tilo                  0.191   s_has_grain_B_2_C_2
                                                       lut9868_651
    SLICE_X49Y41.CLK     net (fanout=2)        0.528   lut9868_651
    -------------------------------------------------  ---------------------------
    Total                                      1.553ns (0.389ns logic, 1.164ns route)
                                                       (25.0% logic, 75.0% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_2_LDC (SLICE_X49Y41.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.586ns (data path)
  Source:               s_has_grain_B_2_P_2 (FF)
  Destination:          s_has_grain_B_2_LDC (LATCH)
  Data Path Delay:      1.586ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_2_P_2 to s_has_grain_B_2_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y41.AQ      Tcko                  0.198   s_has_grain_B_2_P_2
                                                       s_has_grain_B_2_P_2
    SLICE_X49Y41.B3      net (fanout=1)        0.289   s_has_grain_B_2_P_2
    SLICE_X49Y41.B       Tilo                  0.156   s_has_grain_B_2_LDC
                                                       lut15691_2070
    SLICE_X46Y41.B4      net (fanout=3)        0.224   lut15691_2070
    SLICE_X46Y41.BMUX    Tilo                  0.191   s_has_grain_B_2_C_2
                                                       lut9868_651
    SLICE_X49Y41.CLK     net (fanout=2)        0.528   lut9868_651
    -------------------------------------------------  ---------------------------
    Total                                      1.586ns (0.545ns logic, 1.041ns route)
                                                       (34.4% logic, 65.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_has_grain_B_0_LDC = MAXDELAY TO TIMEGRP 
"TO_s_has_grain_B_0_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   3.471ns.
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_0_LDC (SLICE_X53Y36.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    14.305ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_0_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.471ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9872_654 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X52Y36.B4      net (fanout=83)       2.285   canincfifoline
    SLICE_X52Y36.B       Tilo                  0.205   s_has_grain_B_0_P_0
                                                       lut9870_652
    SLICE_X53Y36.SR      net (fanout=2)        0.310   ][37846_653
    SLICE_X53Y36.CLK     Trck                  0.280   s_has_grain_B_0_LDC
                                                       s_has_grain_B_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.471ns (0.876ns logic, 2.595ns route)
                                                       (25.2% logic, 74.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    14.515ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_has_grain_B_0_LDC (LATCH)
  Destination:          s_has_grain_B_0_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.261ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         lut9872_654 falling
  Destination Clock:    lut9872_654 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_has_grain_B_0_LDC to s_has_grain_B_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y36.AQ      Tcklo                 0.442   s_has_grain_B_0_LDC
                                                       s_has_grain_B_0_LDC
    SLICE_X52Y36.A2      net (fanout=1)        1.000   s_has_grain_B_0_LDC
    SLICE_X52Y36.A       Tilo                  0.205   s_has_grain_B_0_P_0
                                                       lut15711_2074
    SLICE_X52Y36.B1      net (fanout=3)        0.819   lut15711_2074
    SLICE_X52Y36.B       Tilo                  0.205   s_has_grain_B_0_P_0
                                                       lut9870_652
    SLICE_X53Y36.SR      net (fanout=2)        0.310   ][37846_653
    SLICE_X53Y36.CLK     Trck                  0.280   s_has_grain_B_0_LDC
                                                       s_has_grain_B_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.261ns (1.132ns logic, 2.129ns route)
                                                       (34.7% logic, 65.3% route)

--------------------------------------------------------------------------------
Slack (setup paths):    14.653ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_B_0_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.123ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut9872_654 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_B_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X52Y36.B5      net (fanout=957)      1.937   i_MAIN_RESET/s_external_reset_1
    SLICE_X52Y36.B       Tilo                  0.205   s_has_grain_B_0_P_0
                                                       lut9870_652
    SLICE_X53Y36.SR      net (fanout=2)        0.310   ][37846_653
    SLICE_X53Y36.CLK     Trck                  0.280   s_has_grain_B_0_LDC
                                                       s_has_grain_B_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.123ns (0.876ns logic, 2.247ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_0_LDC (SLICE_X53Y36.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  14.352ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_has_grain_B_0_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.424ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_has_grain_B_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X52Y36.B4      net (fanout=83)       2.285   canincfifoline
    SLICE_X52Y36.BMUX    Tilo                  0.251   s_has_grain_B_0_P_0
                                                       lut9872_654
    SLICE_X53Y36.CLK     net (fanout=2)        0.497   lut9872_654
    -------------------------------------------------  ---------------------------
    Total                                      3.424ns (0.642ns logic, 2.782ns route)
                                                       (18.8% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.562ns (requirement - data path)
  Source:               s_has_grain_B_0_LDC (LATCH)
  Destination:          s_has_grain_B_0_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.214ns (Levels of Logic = 2)
  Source Clock:         lut9872_654 falling

  Maximum Data Path at Slow Process Corner: s_has_grain_B_0_LDC to s_has_grain_B_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y36.AQ      Tcklo                 0.442   s_has_grain_B_0_LDC
                                                       s_has_grain_B_0_LDC
    SLICE_X52Y36.A2      net (fanout=1)        1.000   s_has_grain_B_0_LDC
    SLICE_X52Y36.A       Tilo                  0.205   s_has_grain_B_0_P_0
                                                       lut15711_2074
    SLICE_X52Y36.B1      net (fanout=3)        0.819   lut15711_2074
    SLICE_X52Y36.BMUX    Tilo                  0.251   s_has_grain_B_0_P_0
                                                       lut9872_654
    SLICE_X53Y36.CLK     net (fanout=2)        0.497   lut9872_654
    -------------------------------------------------  ---------------------------
    Total                                      3.214ns (0.898ns logic, 2.316ns route)
                                                       (27.9% logic, 72.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.700ns (requirement - data path)
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_has_grain_B_0_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.076ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_has_grain_B_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X52Y36.B5      net (fanout=957)      1.937   i_MAIN_RESET/s_external_reset_1
    SLICE_X52Y36.BMUX    Tilo                  0.251   s_has_grain_B_0_P_0
                                                       lut9872_654
    SLICE_X53Y36.CLK     net (fanout=2)        0.497   lut9872_654
    -------------------------------------------------  ---------------------------
    Total                                      3.076ns (0.642ns logic, 2.434ns route)
                                                       (20.9% logic, 79.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_has_grain_B_0_LDC = MAXDELAY TO TIMEGRP "TO_s_has_grain_B_0_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_0_LDC (SLICE_X53Y36.SR), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.191ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_0_P_0 (FF)
  Destination:          s_has_grain_B_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.191ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9872_654 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_0_P_0 to s_has_grain_B_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y36.AQ      Tcko                  0.200   s_has_grain_B_0_P_0
                                                       s_has_grain_B_0_P_0
    SLICE_X52Y36.A6      net (fanout=1)        0.017   s_has_grain_B_0_P_0
    SLICE_X52Y36.A       Tilo                  0.142   s_has_grain_B_0_P_0
                                                       lut15711_2074
    SLICE_X52Y36.B1      net (fanout=3)        0.370   lut15711_2074
    SLICE_X52Y36.B       Tilo                  0.142   s_has_grain_B_0_P_0
                                                       lut9870_652
    SLICE_X53Y36.SR      net (fanout=2)        0.165   ][37846_653
    SLICE_X53Y36.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_0_LDC
                                                       s_has_grain_B_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.191ns (0.639ns logic, 0.552ns route)
                                                       (53.7% logic, 46.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.520ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_0_C_0 (FF)
  Destination:          s_has_grain_B_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.520ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9872_654 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_0_C_0 to s_has_grain_B_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y37.AQ      Tcko                  0.200   s_has_grain_B_0_C_0
                                                       s_has_grain_B_0_C_0
    SLICE_X52Y36.A1      net (fanout=1)        0.346   s_has_grain_B_0_C_0
    SLICE_X52Y36.A       Tilo                  0.142   s_has_grain_B_0_P_0
                                                       lut15711_2074
    SLICE_X52Y36.B1      net (fanout=3)        0.370   lut15711_2074
    SLICE_X52Y36.B       Tilo                  0.142   s_has_grain_B_0_P_0
                                                       lut9870_652
    SLICE_X53Y36.SR      net (fanout=2)        0.165   ][37846_653
    SLICE_X53Y36.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_0_LDC
                                                       s_has_grain_B_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.520ns (0.639ns logic, 0.881ns route)
                                                       (42.0% logic, 58.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.795ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_has_grain_B_0_LDC (LATCH)
  Destination:          s_has_grain_B_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.795ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut9872_654 falling
  Destination Clock:    lut9872_654 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_0_LDC to s_has_grain_B_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y36.AQ      Tcklo                 0.235   s_has_grain_B_0_LDC
                                                       s_has_grain_B_0_LDC
    SLICE_X52Y36.A2      net (fanout=1)        0.586   s_has_grain_B_0_LDC
    SLICE_X52Y36.A       Tilo                  0.142   s_has_grain_B_0_P_0
                                                       lut15711_2074
    SLICE_X52Y36.B1      net (fanout=3)        0.370   lut15711_2074
    SLICE_X52Y36.B       Tilo                  0.142   s_has_grain_B_0_P_0
                                                       lut9870_652
    SLICE_X53Y36.SR      net (fanout=2)        0.165   ][37846_653
    SLICE_X53Y36.CLK     Tremck      (-Th)    -0.155   s_has_grain_B_0_LDC
                                                       s_has_grain_B_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.795ns (0.674ns logic, 1.121ns route)
                                                       (37.5% logic, 62.5% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_0_LDC (SLICE_X53Y36.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.208ns (data path)
  Source:               s_has_grain_B_0_P_0 (FF)
  Destination:          s_has_grain_B_0_LDC (LATCH)
  Data Path Delay:      1.208ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_0_P_0 to s_has_grain_B_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y36.AQ      Tcko                  0.200   s_has_grain_B_0_P_0
                                                       s_has_grain_B_0_P_0
    SLICE_X52Y36.A6      net (fanout=1)        0.017   s_has_grain_B_0_P_0
    SLICE_X52Y36.A       Tilo                  0.142   s_has_grain_B_0_P_0
                                                       lut15711_2074
    SLICE_X52Y36.B1      net (fanout=3)        0.370   lut15711_2074
    SLICE_X52Y36.BMUX    Tilo                  0.183   s_has_grain_B_0_P_0
                                                       lut9872_654
    SLICE_X53Y36.CLK     net (fanout=2)        0.296   lut9872_654
    -------------------------------------------------  ---------------------------
    Total                                      1.208ns (0.525ns logic, 0.683ns route)
                                                       (43.5% logic, 56.5% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_0_LDC (SLICE_X53Y36.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.537ns (data path)
  Source:               s_has_grain_B_0_C_0 (FF)
  Destination:          s_has_grain_B_0_LDC (LATCH)
  Data Path Delay:      1.537ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_has_grain_B_0_C_0 to s_has_grain_B_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y37.AQ      Tcko                  0.200   s_has_grain_B_0_C_0
                                                       s_has_grain_B_0_C_0
    SLICE_X52Y36.A1      net (fanout=1)        0.346   s_has_grain_B_0_C_0
    SLICE_X52Y36.A       Tilo                  0.142   s_has_grain_B_0_P_0
                                                       lut15711_2074
    SLICE_X52Y36.B1      net (fanout=3)        0.370   lut15711_2074
    SLICE_X52Y36.BMUX    Tilo                  0.183   s_has_grain_B_0_P_0
                                                       lut9872_654
    SLICE_X53Y36.CLK     net (fanout=2)        0.296   lut9872_654
    -------------------------------------------------  ---------------------------
    Total                                      1.537ns (0.525ns logic, 1.012ns route)
                                                       (34.2% logic, 65.8% route)
--------------------------------------------------------------------------------

Paths for end point s_has_grain_B_0_LDC (SLICE_X53Y36.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.812ns (data path)
  Source:               s_has_grain_B_0_LDC (LATCH)
  Destination:          s_has_grain_B_0_LDC (LATCH)
  Data Path Delay:      1.812ns (Levels of Logic = 2)
  Source Clock:         lut9872_654 falling

  Minimum Data Path at Fast Process Corner: s_has_grain_B_0_LDC to s_has_grain_B_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X53Y36.AQ      Tcklo                 0.235   s_has_grain_B_0_LDC
                                                       s_has_grain_B_0_LDC
    SLICE_X52Y36.A2      net (fanout=1)        0.586   s_has_grain_B_0_LDC
    SLICE_X52Y36.A       Tilo                  0.142   s_has_grain_B_0_P_0
                                                       lut15711_2074
    SLICE_X52Y36.B1      net (fanout=3)        0.370   lut15711_2074
    SLICE_X52Y36.BMUX    Tilo                  0.183   s_has_grain_B_0_P_0
                                                       lut9872_654
    SLICE_X53Y36.CLK     net (fanout=2)        0.296   lut9872_654
    -------------------------------------------------  ---------------------------
    Total                                      1.812ns (0.560ns logic, 1.252ns route)
                                                       (30.9% logic, 69.1% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_was_trigmema_LDC = MAXDELAY TO TIMEGRP 
"TO_s_was_trigmema_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.095ns.
--------------------------------------------------------------------------------

Paths for end point s_was_trigmema_LDC (SLICE_X30Y38.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    13.681ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_was_trigmema_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.095ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut9876_657 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_was_trigmema_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X31Y37.D3      net (fanout=957)      2.762   i_MAIN_RESET/s_external_reset_1
    SLICE_X31Y37.D       Tilo                  0.259   s_was_trigmema_P
                                                       lut9874_655
    SLICE_X30Y38.SR      net (fanout=2)        0.468   ][37848_656
    SLICE_X30Y38.CLK     Trck                  0.215   s_was_trigmema_LDC
                                                       s_was_trigmema_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.095ns (0.865ns logic, 3.230ns route)
                                                       (21.1% logic, 78.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    15.166ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_was_trigmema_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.610ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9876_657 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_was_trigmema_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X31Y37.D4      net (fanout=83)       1.277   canincfifoline
    SLICE_X31Y37.D       Tilo                  0.259   s_was_trigmema_P
                                                       lut9874_655
    SLICE_X30Y38.SR      net (fanout=2)        0.468   ][37848_656
    SLICE_X30Y38.CLK     Trck                  0.215   s_was_trigmema_LDC
                                                       s_was_trigmema_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.610ns (0.865ns logic, 1.745ns route)
                                                       (33.1% logic, 66.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    15.452ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_was_trigmema_C (FF)
  Destination:          s_was_trigmema_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.324ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9876_657 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_was_trigmema_C to s_was_trigmema_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y37.AQ      Tcko                  0.447   s_was_trigmema_C
                                                       s_was_trigmema_C
    SLICE_X31Y37.C2      net (fanout=1)        0.428   s_was_trigmema_C
    SLICE_X31Y37.C       Tilo                  0.259   s_was_trigmema_P
                                                       lut15721_2076
    SLICE_X31Y37.D5      net (fanout=33)       0.248   lut15721_2076
    SLICE_X31Y37.D       Tilo                  0.259   s_was_trigmema_P
                                                       lut9874_655
    SLICE_X30Y38.SR      net (fanout=2)        0.468   ][37848_656
    SLICE_X30Y38.CLK     Trck                  0.215   s_was_trigmema_LDC
                                                       s_was_trigmema_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.324ns (1.180ns logic, 1.144ns route)
                                                       (50.8% logic, 49.2% route)

--------------------------------------------------------------------------------

Paths for end point s_was_trigmema_LDC (SLICE_X30Y38.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  13.784ns (requirement - data path)
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_was_trigmema_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.992ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_was_trigmema_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X31Y37.D3      net (fanout=957)      2.762   i_MAIN_RESET/s_external_reset_1
    SLICE_X31Y37.DMUX    Tilo                  0.313   s_was_trigmema_P
                                                       lut9876_657
    SLICE_X30Y38.CLK     net (fanout=2)        0.526   lut9876_657
    -------------------------------------------------  ---------------------------
    Total                                      3.992ns (0.704ns logic, 3.288ns route)
                                                       (17.6% logic, 82.4% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.269ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_was_trigmema_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.507ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_was_trigmema_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X31Y37.D4      net (fanout=83)       1.277   canincfifoline
    SLICE_X31Y37.DMUX    Tilo                  0.313   s_was_trigmema_P
                                                       lut9876_657
    SLICE_X30Y38.CLK     net (fanout=2)        0.526   lut9876_657
    -------------------------------------------------  ---------------------------
    Total                                      2.507ns (0.704ns logic, 1.803ns route)
                                                       (28.1% logic, 71.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.555ns (requirement - data path)
  Source:               s_was_trigmema_C (FF)
  Destination:          s_was_trigmema_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.221ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_was_trigmema_C to s_was_trigmema_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y37.AQ      Tcko                  0.447   s_was_trigmema_C
                                                       s_was_trigmema_C
    SLICE_X31Y37.C2      net (fanout=1)        0.428   s_was_trigmema_C
    SLICE_X31Y37.C       Tilo                  0.259   s_was_trigmema_P
                                                       lut15721_2076
    SLICE_X31Y37.D5      net (fanout=33)       0.248   lut15721_2076
    SLICE_X31Y37.DMUX    Tilo                  0.313   s_was_trigmema_P
                                                       lut9876_657
    SLICE_X30Y38.CLK     net (fanout=2)        0.526   lut9876_657
    -------------------------------------------------  ---------------------------
    Total                                      2.221ns (1.019ns logic, 1.202ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_was_trigmema_LDC = MAXDELAY TO TIMEGRP "TO_s_was_trigmema_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_was_trigmema_LDC (SLICE_X30Y38.SR), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.086ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_was_trigmema_P (FF)
  Destination:          s_was_trigmema_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.086ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9876_657 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_was_trigmema_P to s_was_trigmema_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y37.AQ      Tcko                  0.198   s_was_trigmema_P
                                                       s_was_trigmema_P
    SLICE_X31Y37.C3      net (fanout=1)        0.144   s_was_trigmema_P
    SLICE_X31Y37.C       Tilo                  0.156   s_was_trigmema_P
                                                       lut15721_2076
    SLICE_X31Y37.D5      net (fanout=33)       0.088   lut15721_2076
    SLICE_X31Y37.D       Tilo                  0.156   s_was_trigmema_P
                                                       lut9874_655
    SLICE_X30Y38.SR      net (fanout=2)        0.259   ][37848_656
    SLICE_X30Y38.CLK     Tremck      (-Th)    -0.085   s_was_trigmema_LDC
                                                       s_was_trigmema_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.086ns (0.595ns logic, 0.491ns route)
                                                       (54.8% logic, 45.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.168ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_was_trigmema_LDC (LATCH)
  Destination:          s_was_trigmema_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.168ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut9876_657 falling
  Destination Clock:    lut9876_657 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_was_trigmema_LDC to s_was_trigmema_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y38.AQ      Tcklo                 0.277   s_was_trigmema_LDC
                                                       s_was_trigmema_LDC
    SLICE_X31Y37.C5      net (fanout=1)        0.147   s_was_trigmema_LDC
    SLICE_X31Y37.C       Tilo                  0.156   s_was_trigmema_P
                                                       lut15721_2076
    SLICE_X31Y37.D5      net (fanout=33)       0.088   lut15721_2076
    SLICE_X31Y37.D       Tilo                  0.156   s_was_trigmema_P
                                                       lut9874_655
    SLICE_X30Y38.SR      net (fanout=2)        0.259   ][37848_656
    SLICE_X30Y38.CLK     Tremck      (-Th)    -0.085   s_was_trigmema_LDC
                                                       s_was_trigmema_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.168ns (0.674ns logic, 0.494ns route)
                                                       (57.7% logic, 42.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.233ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_was_trigmema_C (FF)
  Destination:          s_was_trigmema_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.233ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9876_657 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_was_trigmema_C to s_was_trigmema_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y37.AQ      Tcko                  0.234   s_was_trigmema_C
                                                       s_was_trigmema_C
    SLICE_X31Y37.C2      net (fanout=1)        0.255   s_was_trigmema_C
    SLICE_X31Y37.C       Tilo                  0.156   s_was_trigmema_P
                                                       lut15721_2076
    SLICE_X31Y37.D5      net (fanout=33)       0.088   lut15721_2076
    SLICE_X31Y37.D       Tilo                  0.156   s_was_trigmema_P
                                                       lut9874_655
    SLICE_X30Y38.SR      net (fanout=2)        0.259   ][37848_656
    SLICE_X30Y38.CLK     Tremck      (-Th)    -0.085   s_was_trigmema_LDC
                                                       s_was_trigmema_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.233ns (0.631ns logic, 0.602ns route)
                                                       (51.2% logic, 48.8% route)
--------------------------------------------------------------------------------

Paths for end point s_was_trigmema_LDC (SLICE_X30Y38.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.054ns (data path)
  Source:               s_was_trigmema_P (FF)
  Destination:          s_was_trigmema_LDC (LATCH)
  Data Path Delay:      1.054ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_was_trigmema_P to s_was_trigmema_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X31Y37.AQ      Tcko                  0.198   s_was_trigmema_P
                                                       s_was_trigmema_P
    SLICE_X31Y37.C3      net (fanout=1)        0.144   s_was_trigmema_P
    SLICE_X31Y37.C       Tilo                  0.156   s_was_trigmema_P
                                                       lut15721_2076
    SLICE_X31Y37.D5      net (fanout=33)       0.088   lut15721_2076
    SLICE_X31Y37.DMUX    Tilo                  0.203   s_was_trigmema_P
                                                       lut9876_657
    SLICE_X30Y38.CLK     net (fanout=2)        0.265   lut9876_657
    -------------------------------------------------  ---------------------------
    Total                                      1.054ns (0.557ns logic, 0.497ns route)
                                                       (52.8% logic, 47.2% route)
--------------------------------------------------------------------------------

Paths for end point s_was_trigmema_LDC (SLICE_X30Y38.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.136ns (data path)
  Source:               s_was_trigmema_LDC (LATCH)
  Destination:          s_was_trigmema_LDC (LATCH)
  Data Path Delay:      1.136ns (Levels of Logic = 2)
  Source Clock:         lut9876_657 falling

  Minimum Data Path at Fast Process Corner: s_was_trigmema_LDC to s_was_trigmema_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y38.AQ      Tcklo                 0.277   s_was_trigmema_LDC
                                                       s_was_trigmema_LDC
    SLICE_X31Y37.C5      net (fanout=1)        0.147   s_was_trigmema_LDC
    SLICE_X31Y37.C       Tilo                  0.156   s_was_trigmema_P
                                                       lut15721_2076
    SLICE_X31Y37.D5      net (fanout=33)       0.088   lut15721_2076
    SLICE_X31Y37.DMUX    Tilo                  0.203   s_was_trigmema_P
                                                       lut9876_657
    SLICE_X30Y38.CLK     net (fanout=2)        0.265   lut9876_657
    -------------------------------------------------  ---------------------------
    Total                                      1.136ns (0.636ns logic, 0.500ns route)
                                                       (56.0% logic, 44.0% route)
--------------------------------------------------------------------------------

Paths for end point s_was_trigmema_LDC (SLICE_X30Y38.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.201ns (data path)
  Source:               s_was_trigmema_C (FF)
  Destination:          s_was_trigmema_LDC (LATCH)
  Data Path Delay:      1.201ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_was_trigmema_C to s_was_trigmema_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X30Y37.AQ      Tcko                  0.234   s_was_trigmema_C
                                                       s_was_trigmema_C
    SLICE_X31Y37.C2      net (fanout=1)        0.255   s_was_trigmema_C
    SLICE_X31Y37.C       Tilo                  0.156   s_was_trigmema_P
                                                       lut15721_2076
    SLICE_X31Y37.D5      net (fanout=33)       0.088   lut15721_2076
    SLICE_X31Y37.DMUX    Tilo                  0.203   s_was_trigmema_P
                                                       lut9876_657
    SLICE_X30Y38.CLK     net (fanout=2)        0.265   lut9876_657
    -------------------------------------------------  ---------------------------
    Total                                      1.201ns (0.593ns logic, 0.608ns route)
                                                       (49.4% logic, 50.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_was_trigmemb_LDC = MAXDELAY TO TIMEGRP 
"TO_s_was_trigmemb_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.233ns.
--------------------------------------------------------------------------------

Paths for end point s_was_trigmemb_LDC (SLICE_X51Y25.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    13.543ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_was_trigmemb_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.233ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut9880_660 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_was_trigmemb_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X49Y25.B5      net (fanout=957)      2.629   i_MAIN_RESET/s_external_reset_1
    SLICE_X49Y25.B       Tilo                  0.259   s_was_trigmemb_C
                                                       lut9878_658
    SLICE_X51Y25.SR      net (fanout=2)        0.674   ][37850_659
    SLICE_X51Y25.CLK     Trck                  0.280   s_was_trigmemb_LDC
                                                       s_was_trigmemb_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.233ns (0.930ns logic, 3.303ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------
Slack (setup paths):    13.611ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_was_trigmemb_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.165ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9880_660 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_was_trigmemb_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X49Y25.B4      net (fanout=83)       2.561   canincfifoline
    SLICE_X49Y25.B       Tilo                  0.259   s_was_trigmemb_C
                                                       lut9878_658
    SLICE_X51Y25.SR      net (fanout=2)        0.674   ][37850_659
    SLICE_X51Y25.CLK     Trck                  0.280   s_was_trigmemb_LDC
                                                       s_was_trigmemb_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.165ns (0.930ns logic, 3.235ns route)
                                                       (22.3% logic, 77.7% route)

--------------------------------------------------------------------------------
Slack (setup paths):    14.394ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_was_trigmemb_LDC (LATCH)
  Destination:          s_was_trigmemb_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.382ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         lut9880_660 falling
  Destination Clock:    lut9880_660 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_was_trigmemb_LDC to s_was_trigmemb_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y25.AQ      Tcklo                 0.442   s_was_trigmemb_LDC
                                                       s_was_trigmemb_LDC
    SLICE_X49Y25.A4      net (fanout=1)        0.778   s_was_trigmemb_LDC
    SLICE_X49Y25.A       Tilo                  0.259   s_was_trigmemb_C
                                                       lut15731_2078
    SLICE_X49Y25.B1      net (fanout=33)       0.690   lut15731_2078
    SLICE_X49Y25.B       Tilo                  0.259   s_was_trigmemb_C
                                                       lut9878_658
    SLICE_X51Y25.SR      net (fanout=2)        0.674   ][37850_659
    SLICE_X51Y25.CLK     Trck                  0.280   s_was_trigmemb_LDC
                                                       s_was_trigmemb_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.382ns (1.240ns logic, 2.142ns route)
                                                       (36.7% logic, 63.3% route)

--------------------------------------------------------------------------------

Paths for end point s_was_trigmemb_LDC (SLICE_X51Y25.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  13.810ns (requirement - data path)
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_was_trigmemb_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.966ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_was_trigmemb_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X49Y25.B5      net (fanout=957)      2.629   i_MAIN_RESET/s_external_reset_1
    SLICE_X49Y25.BMUX    Tilo                  0.313   s_was_trigmemb_C
                                                       lut9880_660
    SLICE_X51Y25.CLK     net (fanout=2)        0.633   lut9880_660
    -------------------------------------------------  ---------------------------
    Total                                      3.966ns (0.704ns logic, 3.262ns route)
                                                       (17.8% logic, 82.2% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.878ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_was_trigmemb_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.898ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_was_trigmemb_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X49Y25.B4      net (fanout=83)       2.561   canincfifoline
    SLICE_X49Y25.BMUX    Tilo                  0.313   s_was_trigmemb_C
                                                       lut9880_660
    SLICE_X51Y25.CLK     net (fanout=2)        0.633   lut9880_660
    -------------------------------------------------  ---------------------------
    Total                                      3.898ns (0.704ns logic, 3.194ns route)
                                                       (18.1% logic, 81.9% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.661ns (requirement - data path)
  Source:               s_was_trigmemb_LDC (LATCH)
  Destination:          s_was_trigmemb_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.115ns (Levels of Logic = 2)
  Source Clock:         lut9880_660 falling

  Maximum Data Path at Slow Process Corner: s_was_trigmemb_LDC to s_was_trigmemb_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y25.AQ      Tcklo                 0.442   s_was_trigmemb_LDC
                                                       s_was_trigmemb_LDC
    SLICE_X49Y25.A4      net (fanout=1)        0.778   s_was_trigmemb_LDC
    SLICE_X49Y25.A       Tilo                  0.259   s_was_trigmemb_C
                                                       lut15731_2078
    SLICE_X49Y25.B1      net (fanout=33)       0.690   lut15731_2078
    SLICE_X49Y25.BMUX    Tilo                  0.313   s_was_trigmemb_C
                                                       lut9880_660
    SLICE_X51Y25.CLK     net (fanout=2)        0.633   lut9880_660
    -------------------------------------------------  ---------------------------
    Total                                      3.115ns (1.014ns logic, 2.101ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_was_trigmemb_LDC = MAXDELAY TO TIMEGRP "TO_s_was_trigmemb_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_was_trigmemb_LDC (SLICE_X51Y25.SR), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.493ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_was_trigmemb_P (FF)
  Destination:          s_was_trigmemb_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.493ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9880_660 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_was_trigmemb_P to s_was_trigmemb_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y25.BQ      Tcko                  0.200   s_was_trigmemb_P
                                                       s_was_trigmemb_P
    SLICE_X49Y25.A5      net (fanout=1)        0.072   s_was_trigmemb_P
    SLICE_X49Y25.A       Tilo                  0.156   s_was_trigmemb_C
                                                       lut15731_2078
    SLICE_X49Y25.B1      net (fanout=33)       0.310   lut15731_2078
    SLICE_X49Y25.B       Tilo                  0.156   s_was_trigmemb_C
                                                       lut9878_658
    SLICE_X51Y25.SR      net (fanout=2)        0.444   ][37850_659
    SLICE_X51Y25.CLK     Tremck      (-Th)    -0.155   s_was_trigmemb_LDC
                                                       s_was_trigmemb_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.493ns (0.667ns logic, 0.826ns route)
                                                       (44.7% logic, 55.3% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.772ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_was_trigmemb_C (FF)
  Destination:          s_was_trigmemb_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.772ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9880_660 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_was_trigmemb_C to s_was_trigmemb_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y25.DQ      Tcko                  0.198   s_was_trigmemb_C
                                                       s_was_trigmemb_C
    SLICE_X49Y25.A6      net (fanout=1)        0.353   s_was_trigmemb_C
    SLICE_X49Y25.A       Tilo                  0.156   s_was_trigmemb_C
                                                       lut15731_2078
    SLICE_X49Y25.B1      net (fanout=33)       0.310   lut15731_2078
    SLICE_X49Y25.B       Tilo                  0.156   s_was_trigmemb_C
                                                       lut9878_658
    SLICE_X51Y25.SR      net (fanout=2)        0.444   ][37850_659
    SLICE_X51Y25.CLK     Tremck      (-Th)    -0.155   s_was_trigmemb_LDC
                                                       s_was_trigmemb_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.772ns (0.665ns logic, 1.107ns route)
                                                       (37.5% logic, 62.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.908ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_was_trigmemb_LDC (LATCH)
  Destination:          s_was_trigmemb_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.908ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut9880_660 falling
  Destination Clock:    lut9880_660 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_was_trigmemb_LDC to s_was_trigmemb_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y25.AQ      Tcklo                 0.235   s_was_trigmemb_LDC
                                                       s_was_trigmemb_LDC
    SLICE_X49Y25.A4      net (fanout=1)        0.452   s_was_trigmemb_LDC
    SLICE_X49Y25.A       Tilo                  0.156   s_was_trigmemb_C
                                                       lut15731_2078
    SLICE_X49Y25.B1      net (fanout=33)       0.310   lut15731_2078
    SLICE_X49Y25.B       Tilo                  0.156   s_was_trigmemb_C
                                                       lut9878_658
    SLICE_X51Y25.SR      net (fanout=2)        0.444   ][37850_659
    SLICE_X51Y25.CLK     Tremck      (-Th)    -0.155   s_was_trigmemb_LDC
                                                       s_was_trigmemb_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.908ns (0.702ns logic, 1.206ns route)
                                                       (36.8% logic, 63.2% route)
--------------------------------------------------------------------------------

Paths for end point s_was_trigmemb_LDC (SLICE_X51Y25.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.310ns (data path)
  Source:               s_was_trigmemb_P (FF)
  Destination:          s_was_trigmemb_LDC (LATCH)
  Data Path Delay:      1.310ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_was_trigmemb_P to s_was_trigmemb_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X48Y25.BQ      Tcko                  0.200   s_was_trigmemb_P
                                                       s_was_trigmemb_P
    SLICE_X49Y25.A5      net (fanout=1)        0.072   s_was_trigmemb_P
    SLICE_X49Y25.A       Tilo                  0.156   s_was_trigmemb_C
                                                       lut15731_2078
    SLICE_X49Y25.B1      net (fanout=33)       0.310   lut15731_2078
    SLICE_X49Y25.BMUX    Tilo                  0.203   s_was_trigmemb_C
                                                       lut9880_660
    SLICE_X51Y25.CLK     net (fanout=2)        0.369   lut9880_660
    -------------------------------------------------  ---------------------------
    Total                                      1.310ns (0.559ns logic, 0.751ns route)
                                                       (42.7% logic, 57.3% route)
--------------------------------------------------------------------------------

Paths for end point s_was_trigmemb_LDC (SLICE_X51Y25.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.589ns (data path)
  Source:               s_was_trigmemb_C (FF)
  Destination:          s_was_trigmemb_LDC (LATCH)
  Data Path Delay:      1.589ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_was_trigmemb_C to s_was_trigmemb_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y25.DQ      Tcko                  0.198   s_was_trigmemb_C
                                                       s_was_trigmemb_C
    SLICE_X49Y25.A6      net (fanout=1)        0.353   s_was_trigmemb_C
    SLICE_X49Y25.A       Tilo                  0.156   s_was_trigmemb_C
                                                       lut15731_2078
    SLICE_X49Y25.B1      net (fanout=33)       0.310   lut15731_2078
    SLICE_X49Y25.BMUX    Tilo                  0.203   s_was_trigmemb_C
                                                       lut9880_660
    SLICE_X51Y25.CLK     net (fanout=2)        0.369   lut9880_660
    -------------------------------------------------  ---------------------------
    Total                                      1.589ns (0.557ns logic, 1.032ns route)
                                                       (35.1% logic, 64.9% route)
--------------------------------------------------------------------------------

Paths for end point s_was_trigmemb_LDC (SLICE_X51Y25.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.725ns (data path)
  Source:               s_was_trigmemb_LDC (LATCH)
  Destination:          s_was_trigmemb_LDC (LATCH)
  Data Path Delay:      1.725ns (Levels of Logic = 2)
  Source Clock:         lut9880_660 falling

  Minimum Data Path at Fast Process Corner: s_was_trigmemb_LDC to s_was_trigmemb_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X51Y25.AQ      Tcklo                 0.235   s_was_trigmemb_LDC
                                                       s_was_trigmemb_LDC
    SLICE_X49Y25.A4      net (fanout=1)        0.452   s_was_trigmemb_LDC
    SLICE_X49Y25.A       Tilo                  0.156   s_was_trigmemb_C
                                                       lut15731_2078
    SLICE_X49Y25.B1      net (fanout=33)       0.310   lut15731_2078
    SLICE_X49Y25.BMUX    Tilo                  0.203   s_was_trigmemb_C
                                                       lut9880_660
    SLICE_X51Y25.CLK     net (fanout=2)        0.369   lut9880_660
    -------------------------------------------------  ---------------------------
    Total                                      1.725ns (0.594ns logic, 1.131ns route)
                                                       (34.4% logic, 65.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_sram_read_LDC = MAXDELAY TO TIMEGRP 
"TO_s_sram_read_LDC" TS_clkaq         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   4.644ns.
--------------------------------------------------------------------------------

Paths for end point s_sram_read_LDC (SLICE_X36Y28.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    13.132ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_sram_read_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.644ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut9884_663 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_sram_read_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X37Y28.D1      net (fanout=957)      3.457   i_MAIN_RESET/s_external_reset_1
    SLICE_X37Y28.D       Tilo                  0.259   shot_2a<0>
                                                       lut9882_661
    SLICE_X36Y28.SR      net (fanout=2)        0.307   ][37852_662
    SLICE_X36Y28.CLK     Trck                  0.230   s_sram_read_LDC
                                                       s_sram_read_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.644ns (0.880ns logic, 3.764ns route)
                                                       (18.9% logic, 81.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    15.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_sram_read_C (FF)
  Destination:          s_sram_read_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.272ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9884_663 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_sram_read_C to s_sram_read_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y27.AQ      Tcko                  0.391   s_sram_read_C
                                                       s_sram_read_C
    SLICE_X37Y28.C1      net (fanout=1)        0.609   s_sram_read_C
    SLICE_X37Y28.C       Tilo                  0.259   shot_2a<0>
                                                       lut15041_1940
    SLICE_X37Y28.D5      net (fanout=2)        0.217   lut15041_1940
    SLICE_X37Y28.D       Tilo                  0.259   shot_2a<0>
                                                       lut9882_661
    SLICE_X36Y28.SR      net (fanout=2)        0.307   ][37852_662
    SLICE_X36Y28.CLK     Trck                  0.230   s_sram_read_LDC
                                                       s_sram_read_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.272ns (1.139ns logic, 1.133ns route)
                                                       (50.1% logic, 49.9% route)

--------------------------------------------------------------------------------
Slack (setup paths):    15.582ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_sram_read_P (FF)
  Destination:          s_sram_read_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.194ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9884_663 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_sram_read_P to s_sram_read_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y27.CQ      Tcko                  0.408   s_sram_read_P
                                                       s_sram_read_P
    SLICE_X37Y28.C6      net (fanout=1)        0.514   s_sram_read_P
    SLICE_X37Y28.C       Tilo                  0.259   shot_2a<0>
                                                       lut15041_1940
    SLICE_X37Y28.D5      net (fanout=2)        0.217   lut15041_1940
    SLICE_X37Y28.D       Tilo                  0.259   shot_2a<0>
                                                       lut9882_661
    SLICE_X36Y28.SR      net (fanout=2)        0.307   ][37852_662
    SLICE_X36Y28.CLK     Trck                  0.230   s_sram_read_LDC
                                                       s_sram_read_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.194ns (1.156ns logic, 1.038ns route)
                                                       (52.7% logic, 47.3% route)

--------------------------------------------------------------------------------

Paths for end point s_sram_read_LDC (SLICE_X36Y28.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  13.305ns (requirement - data path)
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_sram_read_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.471ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_sram_read_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X37Y28.D1      net (fanout=957)      3.457   i_MAIN_RESET/s_external_reset_1
    SLICE_X37Y28.DMUX    Tilo                  0.313   shot_2a<0>
                                                       lut9884_663
    SLICE_X36Y28.CLK     net (fanout=2)        0.310   lut9884_663
    -------------------------------------------------  ---------------------------
    Total                                      4.471ns (0.704ns logic, 3.767ns route)
                                                       (15.7% logic, 84.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.677ns (requirement - data path)
  Source:               s_sram_read_C (FF)
  Destination:          s_sram_read_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.099ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_sram_read_C to s_sram_read_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y27.AQ      Tcko                  0.391   s_sram_read_C
                                                       s_sram_read_C
    SLICE_X37Y28.C1      net (fanout=1)        0.609   s_sram_read_C
    SLICE_X37Y28.C       Tilo                  0.259   shot_2a<0>
                                                       lut15041_1940
    SLICE_X37Y28.D5      net (fanout=2)        0.217   lut15041_1940
    SLICE_X37Y28.DMUX    Tilo                  0.313   shot_2a<0>
                                                       lut9884_663
    SLICE_X36Y28.CLK     net (fanout=2)        0.310   lut9884_663
    -------------------------------------------------  ---------------------------
    Total                                      2.099ns (0.963ns logic, 1.136ns route)
                                                       (45.9% logic, 54.1% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.755ns (requirement - data path)
  Source:               s_sram_read_P (FF)
  Destination:          s_sram_read_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.021ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_sram_read_P to s_sram_read_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y27.CQ      Tcko                  0.408   s_sram_read_P
                                                       s_sram_read_P
    SLICE_X37Y28.C6      net (fanout=1)        0.514   s_sram_read_P
    SLICE_X37Y28.C       Tilo                  0.259   shot_2a<0>
                                                       lut15041_1940
    SLICE_X37Y28.D5      net (fanout=2)        0.217   lut15041_1940
    SLICE_X37Y28.DMUX    Tilo                  0.313   shot_2a<0>
                                                       lut9884_663
    SLICE_X36Y28.CLK     net (fanout=2)        0.310   lut9884_663
    -------------------------------------------------  ---------------------------
    Total                                      2.021ns (0.980ns logic, 1.041ns route)
                                                       (48.5% logic, 51.5% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_sram_read_LDC = MAXDELAY TO TIMEGRP "TO_s_sram_read_LDC" TS_clkaq         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_sram_read_LDC (SLICE_X36Y28.SR), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.937ns (requirement - (clock path skew + uncertainty - data path))
  Source:               canincfifoline (FF)
  Destination:          s_sram_read_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.937ns (Levels of Logic = 1)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9884_663 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: canincfifoline to s_sram_read_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.198   canincfifoline
                                                       canincfifoline
    SLICE_X37Y28.D3      net (fanout=83)       0.314   canincfifoline
    SLICE_X37Y28.D       Tilo                  0.156   shot_2a<0>
                                                       lut9882_661
    SLICE_X36Y28.SR      net (fanout=2)        0.162   ][37852_662
    SLICE_X36Y28.CLK     Tremck      (-Th)    -0.107   s_sram_read_LDC
                                                       s_sram_read_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.937ns (0.461ns logic, 0.476ns route)
                                                       (49.2% logic, 50.8% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.095ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_sram_read_P (FF)
  Destination:          s_sram_read_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.095ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9884_663 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_read_P to s_sram_read_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y27.CQ      Tcko                  0.200   s_sram_read_P
                                                       s_sram_read_P
    SLICE_X37Y28.C6      net (fanout=1)        0.257   s_sram_read_P
    SLICE_X37Y28.C       Tilo                  0.156   shot_2a<0>
                                                       lut15041_1940
    SLICE_X37Y28.D5      net (fanout=2)        0.057   lut15041_1940
    SLICE_X37Y28.D       Tilo                  0.156   shot_2a<0>
                                                       lut9882_661
    SLICE_X36Y28.SR      net (fanout=2)        0.162   ][37852_662
    SLICE_X36Y28.CLK     Tremck      (-Th)    -0.107   s_sram_read_LDC
                                                       s_sram_read_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.095ns (0.619ns logic, 0.476ns route)
                                                       (56.5% logic, 43.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.130ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_sram_read_LDC (LATCH)
  Destination:          s_sram_read_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.130ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut9884_663 falling
  Destination Clock:    lut9884_663 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_read_LDC to s_sram_read_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y28.AQ      Tcklo                 0.237   s_sram_read_LDC
                                                       s_sram_read_LDC
    SLICE_X37Y28.C2      net (fanout=1)        0.255   s_sram_read_LDC
    SLICE_X37Y28.C       Tilo                  0.156   shot_2a<0>
                                                       lut15041_1940
    SLICE_X37Y28.D5      net (fanout=2)        0.057   lut15041_1940
    SLICE_X37Y28.D       Tilo                  0.156   shot_2a<0>
                                                       lut9882_661
    SLICE_X36Y28.SR      net (fanout=2)        0.162   ][37852_662
    SLICE_X36Y28.CLK     Tremck      (-Th)    -0.107   s_sram_read_LDC
                                                       s_sram_read_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.130ns (0.656ns logic, 0.474ns route)
                                                       (58.1% logic, 41.9% route)
--------------------------------------------------------------------------------

Paths for end point s_sram_read_LDC (SLICE_X36Y28.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.882ns (data path)
  Source:               canincfifoline (FF)
  Destination:          s_sram_read_LDC (LATCH)
  Data Path Delay:      0.882ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: canincfifoline to s_sram_read_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.198   canincfifoline
                                                       canincfifoline
    SLICE_X37Y28.D3      net (fanout=83)       0.314   canincfifoline
    SLICE_X37Y28.DMUX    Tilo                  0.203   shot_2a<0>
                                                       lut9884_663
    SLICE_X36Y28.CLK     net (fanout=2)        0.167   lut9884_663
    -------------------------------------------------  ---------------------------
    Total                                      0.882ns (0.401ns logic, 0.481ns route)
                                                       (45.5% logic, 54.5% route)
--------------------------------------------------------------------------------

Paths for end point s_sram_read_LDC (SLICE_X36Y28.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.040ns (data path)
  Source:               s_sram_read_P (FF)
  Destination:          s_sram_read_LDC (LATCH)
  Data Path Delay:      1.040ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_read_P to s_sram_read_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y27.CQ      Tcko                  0.200   s_sram_read_P
                                                       s_sram_read_P
    SLICE_X37Y28.C6      net (fanout=1)        0.257   s_sram_read_P
    SLICE_X37Y28.C       Tilo                  0.156   shot_2a<0>
                                                       lut15041_1940
    SLICE_X37Y28.D5      net (fanout=2)        0.057   lut15041_1940
    SLICE_X37Y28.DMUX    Tilo                  0.203   shot_2a<0>
                                                       lut9884_663
    SLICE_X36Y28.CLK     net (fanout=2)        0.167   lut9884_663
    -------------------------------------------------  ---------------------------
    Total                                      1.040ns (0.559ns logic, 0.481ns route)
                                                       (53.8% logic, 46.3% route)
--------------------------------------------------------------------------------

Paths for end point s_sram_read_LDC (SLICE_X36Y28.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.075ns (data path)
  Source:               s_sram_read_LDC (LATCH)
  Destination:          s_sram_read_LDC (LATCH)
  Data Path Delay:      1.075ns (Levels of Logic = 2)
  Source Clock:         lut9884_663 falling

  Minimum Data Path at Fast Process Corner: s_sram_read_LDC to s_sram_read_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y28.AQ      Tcklo                 0.237   s_sram_read_LDC
                                                       s_sram_read_LDC
    SLICE_X37Y28.C2      net (fanout=1)        0.255   s_sram_read_LDC
    SLICE_X37Y28.C       Tilo                  0.156   shot_2a<0>
                                                       lut15041_1940
    SLICE_X37Y28.D5      net (fanout=2)        0.057   lut15041_1940
    SLICE_X37Y28.DMUX    Tilo                  0.203   shot_2a<0>
                                                       lut9884_663
    SLICE_X36Y28.CLK     net (fanout=2)        0.167   lut9884_663
    -------------------------------------------------  ---------------------------
    Total                                      1.075ns (0.596ns logic, 0.479ns route)
                                                       (55.4% logic, 44.6% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_sram_written_LDC = MAXDELAY TO TIMEGRP 
"TO_s_sram_written_LDC"         TS_clkaq DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.096ns.
--------------------------------------------------------------------------------

Paths for end point s_sram_written_LDC (SLICE_X36Y9.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.680ns (requirement - data path)
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_sram_written_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      6.096ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_sram_written_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X36Y9.D2       net (fanout=957)      4.952   i_MAIN_RESET/s_external_reset_1
    SLICE_X36Y9.DMUX     Tilo                  0.251   s_sram_written_LDC
                                                       lut9888_666
    SLICE_X36Y9.CLK      net (fanout=2)        0.502   lut9888_666
    -------------------------------------------------  ---------------------------
    Total                                      6.096ns (0.642ns logic, 5.454ns route)
                                                       (10.5% logic, 89.5% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  14.348ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_sram_written_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.428ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_sram_written_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X36Y9.D5       net (fanout=83)       2.284   canincfifoline
    SLICE_X36Y9.DMUX     Tilo                  0.251   s_sram_written_LDC
                                                       lut9888_666
    SLICE_X36Y9.CLK      net (fanout=2)        0.502   lut9888_666
    -------------------------------------------------  ---------------------------
    Total                                      3.428ns (0.642ns logic, 2.786ns route)
                                                       (18.7% logic, 81.3% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.597ns (requirement - data path)
  Source:               s_sram_written_C (FF)
  Destination:          s_sram_written_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.179ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: s_sram_written_C to s_sram_written_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y9.AQ       Tcko                  0.391   s_sram_written_C
                                                       s_sram_written_C
    SLICE_X36Y9.C1       net (fanout=1)        0.442   s_sram_written_C
    SLICE_X36Y9.C        Tilo                  0.205   s_sram_written_LDC
                                                       lut15051_1942
    SLICE_X36Y9.D3       net (fanout=2)        0.388   lut15051_1942
    SLICE_X36Y9.DMUX     Tilo                  0.251   s_sram_written_LDC
                                                       lut9888_666
    SLICE_X36Y9.CLK      net (fanout=2)        0.502   lut9888_666
    -------------------------------------------------  ---------------------------
    Total                                      2.179ns (0.847ns logic, 1.332ns route)
                                                       (38.9% logic, 61.1% route)

--------------------------------------------------------------------------------

Paths for end point s_sram_written_LDC (SLICE_X36Y9.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    11.696ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_sram_written_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      6.080ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut9888_666 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_sram_written_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X36Y9.D2       net (fanout=957)      4.952   i_MAIN_RESET/s_external_reset_1
    SLICE_X36Y9.D        Tilo                  0.205   s_sram_written_LDC
                                                       lut9886_664
    SLICE_X36Y9.SR       net (fanout=2)        0.302   ][37854_665
    SLICE_X36Y9.CLK      Trck                  0.230   s_sram_written_LDC
                                                       s_sram_written_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.080ns (0.826ns logic, 5.254ns route)
                                                       (13.6% logic, 86.4% route)

--------------------------------------------------------------------------------
Slack (setup paths):    14.364ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_sram_written_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.412ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9888_666 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_sram_written_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X36Y9.D5       net (fanout=83)       2.284   canincfifoline
    SLICE_X36Y9.D        Tilo                  0.205   s_sram_written_LDC
                                                       lut9886_664
    SLICE_X36Y9.SR       net (fanout=2)        0.302   ][37854_665
    SLICE_X36Y9.CLK      Trck                  0.230   s_sram_written_LDC
                                                       s_sram_written_LDC
    -------------------------------------------------  ---------------------------
    Total                                      3.412ns (0.826ns logic, 2.586ns route)
                                                       (24.2% logic, 75.8% route)

--------------------------------------------------------------------------------
Slack (setup paths):    15.613ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_sram_written_C (FF)
  Destination:          s_sram_written_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.163ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9888_666 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_sram_written_C to s_sram_written_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y9.AQ       Tcko                  0.391   s_sram_written_C
                                                       s_sram_written_C
    SLICE_X36Y9.C1       net (fanout=1)        0.442   s_sram_written_C
    SLICE_X36Y9.C        Tilo                  0.205   s_sram_written_LDC
                                                       lut15051_1942
    SLICE_X36Y9.D3       net (fanout=2)        0.388   lut15051_1942
    SLICE_X36Y9.D        Tilo                  0.205   s_sram_written_LDC
                                                       lut9886_664
    SLICE_X36Y9.SR       net (fanout=2)        0.302   ][37854_665
    SLICE_X36Y9.CLK      Trck                  0.230   s_sram_written_LDC
                                                       s_sram_written_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.163ns (1.031ns logic, 1.132ns route)
                                                       (47.7% logic, 52.3% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_sram_written_LDC = MAXDELAY TO TIMEGRP "TO_s_sram_written_LDC"         TS_clkaq DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_sram_written_LDC (SLICE_X36Y9.SR), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      1.121ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_sram_written_P (FF)
  Destination:          s_sram_written_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.121ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9888_666 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_written_P to s_sram_written_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y9.BQ       Tcko                  0.198   s_sram_written_P
                                                       s_sram_written_P
    SLICE_X36Y9.C5       net (fanout=1)        0.166   s_sram_written_P
    SLICE_X36Y9.C        Tilo                  0.142   s_sram_written_LDC
                                                       lut15051_1942
    SLICE_X36Y9.D3       net (fanout=2)        0.209   lut15051_1942
    SLICE_X36Y9.D        Tilo                  0.142   s_sram_written_LDC
                                                       lut9886_664
    SLICE_X36Y9.SR       net (fanout=2)        0.157   ][37854_665
    SLICE_X36Y9.CLK      Tremck      (-Th)    -0.107   s_sram_written_LDC
                                                       s_sram_written_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.121ns (0.589ns logic, 0.532ns route)
                                                       (52.5% logic, 47.5% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.168ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_sram_written_LDC (LATCH)
  Destination:          s_sram_written_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.168ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut9888_666 falling
  Destination Clock:    lut9888_666 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_written_LDC to s_sram_written_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y9.AQ       Tcklo                 0.237   s_sram_written_LDC
                                                       s_sram_written_LDC
    SLICE_X36Y9.C3       net (fanout=1)        0.174   s_sram_written_LDC
    SLICE_X36Y9.C        Tilo                  0.142   s_sram_written_LDC
                                                       lut15051_1942
    SLICE_X36Y9.D3       net (fanout=2)        0.209   lut15051_1942
    SLICE_X36Y9.D        Tilo                  0.142   s_sram_written_LDC
                                                       lut9886_664
    SLICE_X36Y9.SR       net (fanout=2)        0.157   ][37854_665
    SLICE_X36Y9.CLK      Tremck      (-Th)    -0.107   s_sram_written_LDC
                                                       s_sram_written_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.168ns (0.628ns logic, 0.540ns route)
                                                       (53.8% logic, 46.2% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.194ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_sram_written_C (FF)
  Destination:          s_sram_written_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.194ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9888_666 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_written_C to s_sram_written_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y9.AQ       Tcko                  0.198   s_sram_written_C
                                                       s_sram_written_C
    SLICE_X36Y9.C1       net (fanout=1)        0.239   s_sram_written_C
    SLICE_X36Y9.C        Tilo                  0.142   s_sram_written_LDC
                                                       lut15051_1942
    SLICE_X36Y9.D3       net (fanout=2)        0.209   lut15051_1942
    SLICE_X36Y9.D        Tilo                  0.142   s_sram_written_LDC
                                                       lut9886_664
    SLICE_X36Y9.SR       net (fanout=2)        0.157   ][37854_665
    SLICE_X36Y9.CLK      Tremck      (-Th)    -0.107   s_sram_written_LDC
                                                       s_sram_written_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.194ns (0.589ns logic, 0.605ns route)
                                                       (49.3% logic, 50.7% route)
--------------------------------------------------------------------------------

Paths for end point s_sram_written_LDC (SLICE_X36Y9.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.199ns (data path)
  Source:               s_sram_written_P (FF)
  Destination:          s_sram_written_LDC (LATCH)
  Data Path Delay:      1.199ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_written_P to s_sram_written_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X39Y9.BQ       Tcko                  0.198   s_sram_written_P
                                                       s_sram_written_P
    SLICE_X36Y9.C5       net (fanout=1)        0.166   s_sram_written_P
    SLICE_X36Y9.C        Tilo                  0.142   s_sram_written_LDC
                                                       lut15051_1942
    SLICE_X36Y9.D3       net (fanout=2)        0.209   lut15051_1942
    SLICE_X36Y9.DMUX     Tilo                  0.183   s_sram_written_LDC
                                                       lut9888_666
    SLICE_X36Y9.CLK      net (fanout=2)        0.301   lut9888_666
    -------------------------------------------------  ---------------------------
    Total                                      1.199ns (0.523ns logic, 0.676ns route)
                                                       (43.6% logic, 56.4% route)
--------------------------------------------------------------------------------

Paths for end point s_sram_written_LDC (SLICE_X36Y9.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.246ns (data path)
  Source:               s_sram_written_LDC (LATCH)
  Destination:          s_sram_written_LDC (LATCH)
  Data Path Delay:      1.246ns (Levels of Logic = 2)
  Source Clock:         lut9888_666 falling

  Minimum Data Path at Fast Process Corner: s_sram_written_LDC to s_sram_written_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X36Y9.AQ       Tcklo                 0.237   s_sram_written_LDC
                                                       s_sram_written_LDC
    SLICE_X36Y9.C3       net (fanout=1)        0.174   s_sram_written_LDC
    SLICE_X36Y9.C        Tilo                  0.142   s_sram_written_LDC
                                                       lut15051_1942
    SLICE_X36Y9.D3       net (fanout=2)        0.209   lut15051_1942
    SLICE_X36Y9.DMUX     Tilo                  0.183   s_sram_written_LDC
                                                       lut9888_666
    SLICE_X36Y9.CLK      net (fanout=2)        0.301   lut9888_666
    -------------------------------------------------  ---------------------------
    Total                                      1.246ns (0.562ns logic, 0.684ns route)
                                                       (45.1% logic, 54.9% route)
--------------------------------------------------------------------------------

Paths for end point s_sram_written_LDC (SLICE_X36Y9.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.272ns (data path)
  Source:               s_sram_written_C (FF)
  Destination:          s_sram_written_LDC (LATCH)
  Data Path Delay:      1.272ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_written_C to s_sram_written_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y9.AQ       Tcko                  0.198   s_sram_written_C
                                                       s_sram_written_C
    SLICE_X36Y9.C1       net (fanout=1)        0.239   s_sram_written_C
    SLICE_X36Y9.C        Tilo                  0.142   s_sram_written_LDC
                                                       lut15051_1942
    SLICE_X36Y9.D3       net (fanout=2)        0.209   lut15051_1942
    SLICE_X36Y9.DMUX     Tilo                  0.183   s_sram_written_LDC
                                                       lut9888_666
    SLICE_X36Y9.CLK      net (fanout=2)        0.301   lut9888_666
    -------------------------------------------------  ---------------------------
    Total                                      1.272ns (0.523ns logic, 0.749ns route)
                                                       (41.1% logic, 58.9% route)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_TO_s_sram_line_0_LDC = MAXDELAY TO TIMEGRP 
"TO_s_sram_line_0_LDC" TS_clkaq         DATAPATHONLY;
For more information, see From:To (Multicycle) Analysis in the Timing Closure User Guide (UG612).

 10 paths analyzed, 2 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors)
 Maximum delay is   6.462ns.
--------------------------------------------------------------------------------

Paths for end point s_sram_line_0_LDC (SLICE_X34Y9.SR), 5 paths
--------------------------------------------------------------------------------
Slack (setup paths):    11.314ns (requirement - (data path - clock path skew + uncertainty))
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_sram_line_0_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      6.462ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         ADC2_SCLK_OBUF rising
  Destination Clock:    lut9892_669 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_sram_line_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X34Y8.D2       net (fanout=957)      5.191   i_MAIN_RESET/s_external_reset_1
    SLICE_X34Y8.D        Tilo                  0.203   s_ramdata_3<0>
                                                       lut9890_667
    SLICE_X34Y9.SR       net (fanout=2)        0.462   ][37856_668
    SLICE_X34Y9.CLK      Trck                  0.215   s_sram_line_0_LDC
                                                       s_sram_line_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      6.462ns (0.809ns logic, 5.653ns route)
                                                       (12.5% logic, 87.5% route)

--------------------------------------------------------------------------------
Slack (setup paths):    13.713ns (requirement - (data path - clock path skew + uncertainty))
  Source:               canincfifoline (FF)
  Destination:          s_sram_line_0_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      4.063ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9892_669 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_sram_line_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X34Y8.D1       net (fanout=83)       2.792   canincfifoline
    SLICE_X34Y8.D        Tilo                  0.203   s_ramdata_3<0>
                                                       lut9890_667
    SLICE_X34Y9.SR       net (fanout=2)        0.462   ][37856_668
    SLICE_X34Y9.CLK      Trck                  0.215   s_sram_line_0_LDC
                                                       s_sram_line_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      4.063ns (0.809ns logic, 3.254ns route)
                                                       (19.9% logic, 80.1% route)

--------------------------------------------------------------------------------
Slack (setup paths):    15.559ns (requirement - (data path - clock path skew + uncertainty))
  Source:               s_sram_line_0_LDC (LATCH)
  Destination:          s_sram_line_0_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.217ns (Levels of Logic = 2)
  Clock Path Skew:      0.000ns
  Source Clock:         lut9892_669 falling
  Destination Clock:    lut9892_669 falling
  Clock Uncertainty:    0.000ns

  Maximum Data Path at Slow Process Corner: s_sram_line_0_LDC to s_sram_line_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y9.AQ       Tcklo                 0.498   s_sram_line_0_LDC
                                                       s_sram_line_0_LDC
    SLICE_X34Y8.C4       net (fanout=1)        0.428   s_sram_line_0_LDC
    SLICE_X34Y8.C        Tilo                  0.204   s_ramdata_3<0>
                                                       lut15837_2080
    SLICE_X34Y8.D5       net (fanout=3)        0.207   s_sram_line_0
    SLICE_X34Y8.D        Tilo                  0.203   s_ramdata_3<0>
                                                       lut9890_667
    SLICE_X34Y9.SR       net (fanout=2)        0.462   ][37856_668
    SLICE_X34Y9.CLK      Trck                  0.215   s_sram_line_0_LDC
                                                       s_sram_line_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      2.217ns (1.120ns logic, 1.097ns route)
                                                       (50.5% logic, 49.5% route)

--------------------------------------------------------------------------------

Paths for end point s_sram_line_0_LDC (SLICE_X34Y9.CLK), 5 paths
--------------------------------------------------------------------------------
Slack (slowest paths):  11.384ns (requirement - data path)
  Source:               i_MAIN_RESET/s_external_reset_1 (FF)
  Destination:          s_sram_line_0_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      6.392ns (Levels of Logic = 1)
  Source Clock:         ADC2_SCLK_OBUF rising

  Maximum Data Path at Slow Process Corner: i_MAIN_RESET/s_external_reset_1 to s_sram_line_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X47Y49.AQ      Tcko                  0.391   i_MAIN_RESET/s_external_reset_1
                                                       i_MAIN_RESET/s_external_reset_1
    SLICE_X34Y8.D2       net (fanout=957)      5.191   i_MAIN_RESET/s_external_reset_1
    SLICE_X34Y8.DMUX     Tilo                  0.261   s_ramdata_3<0>
                                                       lut9892_669
    SLICE_X34Y9.CLK      net (fanout=2)        0.549   lut9892_669
    -------------------------------------------------  ---------------------------
    Total                                      6.392ns (0.652ns logic, 5.740ns route)
                                                       (10.2% logic, 89.8% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  13.783ns (requirement - data path)
  Source:               canincfifoline (FF)
  Destination:          s_sram_line_0_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      3.993ns (Levels of Logic = 1)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Maximum Data Path at Slow Process Corner: canincfifoline to s_sram_line_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X37Y30.AQ      Tcko                  0.391   canincfifoline
                                                       canincfifoline
    SLICE_X34Y8.D1       net (fanout=83)       2.792   canincfifoline
    SLICE_X34Y8.DMUX     Tilo                  0.261   s_ramdata_3<0>
                                                       lut9892_669
    SLICE_X34Y9.CLK      net (fanout=2)        0.549   lut9892_669
    -------------------------------------------------  ---------------------------
    Total                                      3.993ns (0.652ns logic, 3.341ns route)
                                                       (16.3% logic, 83.7% route)

--------------------------------------------------------------------------------
Slack (slowest paths):  15.629ns (requirement - data path)
  Source:               s_sram_line_0_LDC (LATCH)
  Destination:          s_sram_line_0_LDC (LATCH)
  Requirement:          17.776ns
  Data Path Delay:      2.147ns (Levels of Logic = 2)
  Source Clock:         lut9892_669 falling

  Maximum Data Path at Slow Process Corner: s_sram_line_0_LDC to s_sram_line_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y9.AQ       Tcklo                 0.498   s_sram_line_0_LDC
                                                       s_sram_line_0_LDC
    SLICE_X34Y8.C4       net (fanout=1)        0.428   s_sram_line_0_LDC
    SLICE_X34Y8.C        Tilo                  0.204   s_ramdata_3<0>
                                                       lut15837_2080
    SLICE_X34Y8.D5       net (fanout=3)        0.207   s_sram_line_0
    SLICE_X34Y8.DMUX     Tilo                  0.261   s_ramdata_3<0>
                                                       lut9892_669
    SLICE_X34Y9.CLK      net (fanout=2)        0.549   lut9892_669
    -------------------------------------------------  ---------------------------
    Total                                      2.147ns (0.963ns logic, 1.184ns route)
                                                       (44.9% logic, 55.1% route)

--------------------------------------------------------------------------------
Hold Paths: TS_TO_s_sram_line_0_LDC = MAXDELAY TO TIMEGRP "TO_s_sram_line_0_LDC" TS_clkaq         DATAPATHONLY;
--------------------------------------------------------------------------------

Paths for end point s_sram_line_0_LDC (SLICE_X34Y9.SR), 5 paths
--------------------------------------------------------------------------------
Slack (hold path):      0.944ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_sram_line_0_P_0 (FF)
  Destination:          s_sram_line_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      0.944ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9892_669 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_0_P_0 to s_sram_line_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y8.DQ       Tcko                  0.198   s_sram_line_0_P_0
                                                       s_sram_line_0_P_0
    SLICE_X34Y8.C6       net (fanout=1)        0.017   s_sram_line_0_P_0
    SLICE_X34Y8.C        Tilo                  0.156   s_ramdata_3<0>
                                                       lut15837_2080
    SLICE_X34Y8.D5       net (fanout=3)        0.079   s_sram_line_0
    SLICE_X34Y8.D        Tilo                  0.156   s_ramdata_3<0>
                                                       lut9890_667
    SLICE_X34Y9.SR       net (fanout=2)        0.253   ][37856_668
    SLICE_X34Y9.CLK      Tremck      (-Th)    -0.085   s_sram_line_0_LDC
                                                       s_sram_line_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      0.944ns (0.595ns logic, 0.349ns route)
                                                       (63.0% logic, 37.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.191ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_sram_line_0_C_0 (FF)
  Destination:          s_sram_line_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.191ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         clkaq_BUFG rising at 0.000ns
  Destination Clock:    lut9892_669 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_0_C_0 to s_sram_line_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y9.AQ       Tcko                  0.198   s_sram_line_0_C_0
                                                       s_sram_line_0_C_0
    SLICE_X34Y8.C3       net (fanout=1)        0.264   s_sram_line_0_C_0
    SLICE_X34Y8.C        Tilo                  0.156   s_ramdata_3<0>
                                                       lut15837_2080
    SLICE_X34Y8.D5       net (fanout=3)        0.079   s_sram_line_0
    SLICE_X34Y8.D        Tilo                  0.156   s_ramdata_3<0>
                                                       lut9890_667
    SLICE_X34Y9.SR       net (fanout=2)        0.253   ][37856_668
    SLICE_X34Y9.CLK      Tremck      (-Th)    -0.085   s_sram_line_0_LDC
                                                       s_sram_line_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.191ns (0.595ns logic, 0.596ns route)
                                                       (50.0% logic, 50.0% route)
--------------------------------------------------------------------------------
Slack (hold path):      1.240ns (requirement - (clock path skew + uncertainty - data path))
  Source:               s_sram_line_0_LDC (LATCH)
  Destination:          s_sram_line_0_LDC (LATCH)
  Requirement:          0.000ns
  Data Path Delay:      1.240ns (Levels of Logic = 2)
  Positive Clock Path Skew: 0.000ns
  Source Clock:         lut9892_669 falling
  Destination Clock:    lut9892_669 falling
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_0_LDC to s_sram_line_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y9.AQ       Tcklo                 0.277   s_sram_line_0_LDC
                                                       s_sram_line_0_LDC
    SLICE_X34Y8.C4       net (fanout=1)        0.234   s_sram_line_0_LDC
    SLICE_X34Y8.C        Tilo                  0.156   s_ramdata_3<0>
                                                       lut15837_2080
    SLICE_X34Y8.D5       net (fanout=3)        0.079   s_sram_line_0
    SLICE_X34Y8.D        Tilo                  0.156   s_ramdata_3<0>
                                                       lut9890_667
    SLICE_X34Y9.SR       net (fanout=2)        0.253   ][37856_668
    SLICE_X34Y9.CLK      Tremck      (-Th)    -0.085   s_sram_line_0_LDC
                                                       s_sram_line_0_LDC
    -------------------------------------------------  ---------------------------
    Total                                      1.240ns (0.674ns logic, 0.566ns route)
                                                       (54.4% logic, 45.6% route)
--------------------------------------------------------------------------------

Paths for end point s_sram_line_0_LDC (SLICE_X34Y9.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   0.909ns (data path)
  Source:               s_sram_line_0_P_0 (FF)
  Destination:          s_sram_line_0_LDC (LATCH)
  Data Path Delay:      0.909ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_0_P_0 to s_sram_line_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y8.DQ       Tcko                  0.198   s_sram_line_0_P_0
                                                       s_sram_line_0_P_0
    SLICE_X34Y8.C6       net (fanout=1)        0.017   s_sram_line_0_P_0
    SLICE_X34Y8.C        Tilo                  0.156   s_ramdata_3<0>
                                                       lut15837_2080
    SLICE_X34Y8.D5       net (fanout=3)        0.079   s_sram_line_0
    SLICE_X34Y8.DMUX     Tilo                  0.191   s_ramdata_3<0>
                                                       lut9892_669
    SLICE_X34Y9.CLK      net (fanout=2)        0.268   lut9892_669
    -------------------------------------------------  ---------------------------
    Total                                      0.909ns (0.545ns logic, 0.364ns route)
                                                       (60.0% logic, 40.0% route)
--------------------------------------------------------------------------------

Paths for end point s_sram_line_0_LDC (SLICE_X34Y9.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.156ns (data path)
  Source:               s_sram_line_0_C_0 (FF)
  Destination:          s_sram_line_0_LDC (LATCH)
  Data Path Delay:      1.156ns (Levels of Logic = 2)
  Source Clock:         clkaq_BUFG rising at 0.000ns

  Minimum Data Path at Fast Process Corner: s_sram_line_0_C_0 to s_sram_line_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X35Y9.AQ       Tcko                  0.198   s_sram_line_0_C_0
                                                       s_sram_line_0_C_0
    SLICE_X34Y8.C3       net (fanout=1)        0.264   s_sram_line_0_C_0
    SLICE_X34Y8.C        Tilo                  0.156   s_ramdata_3<0>
                                                       lut15837_2080
    SLICE_X34Y8.D5       net (fanout=3)        0.079   s_sram_line_0
    SLICE_X34Y8.DMUX     Tilo                  0.191   s_ramdata_3<0>
                                                       lut9892_669
    SLICE_X34Y9.CLK      net (fanout=2)        0.268   lut9892_669
    -------------------------------------------------  ---------------------------
    Total                                      1.156ns (0.545ns logic, 0.611ns route)
                                                       (47.1% logic, 52.9% route)
--------------------------------------------------------------------------------

Paths for end point s_sram_line_0_LDC (SLICE_X34Y9.CLK), 5 paths
--------------------------------------------------------------------------------
Delay (fastest path):   1.205ns (data path)
  Source:               s_sram_line_0_LDC (LATCH)
  Destination:          s_sram_line_0_LDC (LATCH)
  Data Path Delay:      1.205ns (Levels of Logic = 2)
  Source Clock:         lut9892_669 falling

  Minimum Data Path at Fast Process Corner: s_sram_line_0_LDC to s_sram_line_0_LDC
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X34Y9.AQ       Tcklo                 0.277   s_sram_line_0_LDC
                                                       s_sram_line_0_LDC
    SLICE_X34Y8.C4       net (fanout=1)        0.234   s_sram_line_0_LDC
    SLICE_X34Y8.C        Tilo                  0.156   s_ramdata_3<0>
                                                       lut15837_2080
    SLICE_X34Y8.D5       net (fanout=3)        0.079   s_sram_line_0
    SLICE_X34Y8.DMUX     Tilo                  0.191   s_ramdata_3<0>
                                                       lut9892_669
    SLICE_X34Y9.CLK      net (fanout=2)        0.268   lut9892_669
    -------------------------------------------------  ---------------------------
    Total                                      1.205ns (0.624ns logic, 0.581ns route)
                                                       (51.8% logic, 48.2% route)
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLK37
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLK37                       |     26.665ns|     16.000ns|     11.910ns|            0|            0|            0|           98|
| TS_clkfx                      |      8.888ns|      3.970ns|          N/A|            0|            0|           98|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

Derived Constraints for TS_clkaq
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clkaq                       |     17.776ns|     16.740ns|      7.158ns|            0|            0|       326903|          780|
| TS_TO_s_reading_sram_active_LD|     17.776ns|      5.544ns|          N/A|            0|            0|           10|            0|
| C                             |             |             |             |             |             |             |             |
| TS_TO_s_writing_sram_active_LD|     17.776ns|      5.922ns|          N/A|            0|            0|           10|            0|
| C                             |             |             |             |             |             |             |             |
| TS_TO_s_release_line_inc_count|     17.776ns|      5.452ns|          N/A|            0|            0|           10|            0|
| er_LDC                        |             |             |             |             |             |             |             |
| TS_TO_s_sram_line_6_LDC       |     17.776ns|      6.736ns|          N/A|            0|            0|           10|            0|
| TS_TO_s_sram_line_5_LDC       |     17.776ns|      6.642ns|          N/A|            0|            0|           10|            0|
| TS_TO_s_sram_line_4_LDC       |     17.776ns|      7.158ns|          N/A|            0|            0|           10|            0|
| TS_TO_s_sram_line_3_LDC       |     17.776ns|      7.150ns|          N/A|            0|            0|           10|            0|
| TS_TO_s_sram_line_2_LDC       |     17.776ns|      6.831ns|          N/A|            0|            0|           10|            0|
| TS_TO_s_sram_line_1_LDC       |     17.776ns|      6.171ns|          N/A|            0|            0|           10|            0|
| TS_TO_s_has_grain_A_30_LDC    |     17.776ns|      4.291ns|          N/A|            0|            0|           10|            0|
| TS_TO_s_has_grain_A_31_LDC    |     17.776ns|      4.582ns|          N/A|            0|            0|           10|            0|
| TS_TO_s_has_grain_A_29_LDC    |     17.776ns|      3.694ns|          N/A|            0|            0|           10|            0|
| TS_TO_s_has_grain_A_28_LDC    |     17.776ns|      5.497ns|          N/A|            0|            0|           10|            0|
| TS_TO_s_has_grain_A_27_LDC    |     17.776ns|      5.185ns|          N/A|            0|            0|           10|            0|
| TS_TO_s_has_grain_A_26_LDC    |     17.776ns|      3.853ns|          N/A|            0|            0|           10|            0|
| TS_TO_s_has_grain_A_25_LDC    |     17.776ns|      4.020ns|          N/A|            0|            0|           10|            0|
| TS_TO_s_has_grain_A_24_LDC    |     17.776ns|      3.983ns|          N/A|            0|            0|           10|            0|
| TS_TO_s_has_grain_A_23_LDC    |     17.776ns|      3.974ns|          N/A|            0|            0|           10|            0|
| TS_TO_s_has_grain_A_22_LDC    |     17.776ns|      3.883ns|          N/A|            0|            0|           10|            0|
| TS_TO_s_has_grain_A_21_LDC    |     17.776ns|      3.449ns|          N/A|            0|            0|           10|            0|
| TS_TO_s_has_grain_A_20_LDC    |     17.776ns|      3.895ns|          N/A|            0|            0|           10|            0|
| TS_TO_s_has_grain_A_19_LDC    |     17.776ns|      3.756ns|          N/A|            0|            0|           10|            0|
| TS_TO_s_has_grain_A_18_LDC    |     17.776ns|      3.658ns|          N/A|            0|            0|           10|            0|
| TS_TO_s_has_grain_A_17_LDC    |     17.776ns|      3.350ns|          N/A|            0|            0|           10|            0|
| TS_TO_s_has_grain_A_16_LDC    |     17.776ns|      3.490ns|          N/A|            0|            0|           10|            0|
| TS_TO_s_has_grain_A_13_LDC    |     17.776ns|      3.002ns|          N/A|            0|            0|           10|            0|
| TS_TO_s_has_grain_A_15_LDC    |     17.776ns|      3.215ns|          N/A|            0|            0|           10|            0|
| TS_TO_s_has_grain_A_14_LDC    |     17.776ns|      3.296ns|          N/A|            0|            0|           10|            0|
| TS_TO_s_has_grain_A_12_LDC    |     17.776ns|      3.264ns|          N/A|            0|            0|           10|            0|
| TS_TO_s_has_grain_A_11_LDC    |     17.776ns|      3.213ns|          N/A|            0|            0|           10|            0|
| TS_TO_s_has_grain_A_10_LDC    |     17.776ns|      3.579ns|          N/A|            0|            0|           10|            0|
| TS_TO_s_has_grain_A_9_LDC     |     17.776ns|      3.251ns|          N/A|            0|            0|           10|            0|
| TS_TO_s_has_grain_A_8_LDC     |     17.776ns|      3.186ns|          N/A|            0|            0|           10|            0|
| TS_TO_s_has_grain_A_7_LDC     |     17.776ns|      3.157ns|          N/A|            0|            0|           10|            0|
| TS_TO_s_has_grain_A_4_LDC     |     17.776ns|      3.186ns|          N/A|            0|            0|           10|            0|
| TS_TO_s_has_grain_A_6_LDC     |     17.776ns|      3.158ns|          N/A|            0|            0|           10|            0|
| TS_TO_s_has_grain_A_5_LDC     |     17.776ns|      3.285ns|          N/A|            0|            0|           10|            0|
| TS_TO_s_has_grain_A_3_LDC     |     17.776ns|      3.069ns|          N/A|            0|            0|           10|            0|
| TS_TO_s_has_grain_A_2_LDC     |     17.776ns|      3.332ns|          N/A|            0|            0|           10|            0|
| TS_TO_s_has_grain_A_1_LDC     |     17.776ns|      3.538ns|          N/A|            0|            0|           10|            0|
| TS_TO_s_has_grain_A_0_LDC     |     17.776ns|      3.145ns|          N/A|            0|            0|           10|            0|
| TS_TO_s_has_grain_B_31_LDC    |     17.776ns|      4.382ns|          N/A|            0|            0|           10|            0|
| TS_TO_s_has_grain_B_30_LDC    |     17.776ns|      4.550ns|          N/A|            0|            0|           10|            0|
| TS_TO_s_has_grain_B_27_LDC    |     17.776ns|      3.927ns|          N/A|            0|            0|           10|            0|
| TS_TO_s_has_grain_B_29_LDC    |     17.776ns|      4.818ns|          N/A|            0|            0|           10|            0|
| TS_TO_s_has_grain_B_28_LDC    |     17.776ns|      5.051ns|          N/A|            0|            0|           10|            0|
| TS_TO_s_has_grain_B_26_LDC    |     17.776ns|      3.043ns|          N/A|            0|            0|           10|            0|
| TS_TO_s_has_grain_B_25_LDC    |     17.776ns|      3.176ns|          N/A|            0|            0|           10|            0|
| TS_TO_s_has_grain_B_24_LDC    |     17.776ns|      3.537ns|          N/A|            0|            0|           10|            0|
| TS_TO_s_has_grain_B_23_LDC    |     17.776ns|      4.797ns|          N/A|            0|            0|           10|            0|
| TS_TO_s_has_grain_B_22_LDC    |     17.776ns|      4.417ns|          N/A|            0|            0|           10|            0|
| TS_TO_s_has_grain_B_21_LDC    |     17.776ns|      4.245ns|          N/A|            0|            0|           10|            0|
| TS_TO_s_has_grain_B_20_LDC    |     17.776ns|      4.030ns|          N/A|            0|            0|           10|            0|
| TS_TO_s_has_grain_B_19_LDC    |     17.776ns|      4.158ns|          N/A|            0|            0|           10|            0|
| TS_TO_s_has_grain_B_18_LDC    |     17.776ns|      3.818ns|          N/A|            0|            0|           10|            0|
| TS_TO_s_has_grain_B_17_LDC    |     17.776ns|      3.501ns|          N/A|            0|            0|           10|            0|
| TS_TO_s_has_grain_B_16_LDC    |     17.776ns|      3.526ns|          N/A|            0|            0|           10|            0|
| TS_TO_s_has_grain_B_15_LDC    |     17.776ns|      3.767ns|          N/A|            0|            0|           10|            0|
| TS_TO_s_has_grain_B_14_LDC    |     17.776ns|      4.223ns|          N/A|            0|            0|           10|            0|
| TS_TO_s_has_grain_B_13_LDC    |     17.776ns|      3.883ns|          N/A|            0|            0|           10|            0|
| TS_TO_s_has_grain_B_10_LDC    |     17.776ns|      4.123ns|          N/A|            0|            0|           10|            0|
| TS_TO_s_has_grain_B_12_LDC    |     17.776ns|      4.098ns|          N/A|            0|            0|           10|            0|
| TS_TO_s_has_grain_B_11_LDC    |     17.776ns|      4.322ns|          N/A|            0|            0|           10|            0|
| TS_TO_s_has_grain_B_9_LDC     |     17.776ns|      3.792ns|          N/A|            0|            0|           10|            0|
| TS_TO_s_has_grain_B_8_LDC     |     17.776ns|      4.024ns|          N/A|            0|            0|           10|            0|
| TS_TO_s_has_grain_B_7_LDC     |     17.776ns|      4.922ns|          N/A|            0|            0|           10|            0|
| TS_TO_s_has_grain_B_6_LDC     |     17.776ns|      3.723ns|          N/A|            0|            0|           10|            0|
| TS_TO_s_has_grain_B_5_LDC     |     17.776ns|      4.125ns|          N/A|            0|            0|           10|            0|
| TS_TO_s_has_grain_B_4_LDC     |     17.776ns|      4.192ns|          N/A|            0|            0|           10|            0|
| TS_TO_s_has_grain_B_1_LDC     |     17.776ns|      3.939ns|          N/A|            0|            0|           10|            0|
| TS_TO_s_has_grain_B_3_LDC     |     17.776ns|      4.298ns|          N/A|            0|            0|           10|            0|
| TS_TO_s_has_grain_B_2_LDC     |     17.776ns|      3.842ns|          N/A|            0|            0|           10|            0|
| TS_TO_s_has_grain_B_0_LDC     |     17.776ns|      3.471ns|          N/A|            0|            0|           10|            0|
| TS_TO_s_was_trigmema_LDC      |     17.776ns|      4.095ns|          N/A|            0|            0|           10|            0|
| TS_TO_s_was_trigmemb_LDC      |     17.776ns|      4.233ns|          N/A|            0|            0|           10|            0|
| TS_TO_s_sram_read_LDC         |     17.776ns|      4.644ns|          N/A|            0|            0|           10|            0|
| TS_TO_s_sram_written_LDC      |     17.776ns|      6.096ns|          N/A|            0|            0|           10|            0|
| TS_TO_s_sram_line_0_LDC       |     17.776ns|      6.462ns|          N/A|            0|            0|           10|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK37
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK37          |    3.970|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 366972 paths, 0 nets, and 21886 connections

Design statistics:
   Minimum period:  16.740ns{1}   (Maximum frequency:  59.737MHz)
   Maximum path delay from/to any node:   7.158ns


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Aug 08 15:57:38 2014 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 400 MB



