// Seed: 1766305732
module module_0 (
    input tri1 id_0,
    input logic id_1,
    output id_2,
    output id_3,
    output id_4,
    output id_5,
    output logic id_6,
    input id_7,
    output logic id_8,
    input id_9,
    output logic id_10,
    input id_11
);
  logic   id_12 = 1;
  integer id_13;
  assign id_8 = "" - id_11;
  logic id_14;
  logic id_15 = id_7;
  logic id_16;
  defparam id_17.id_18 = id_0[1 : 1];
  logic id_19;
  logic id_20;
  always @(negedge 1'b0) id_17 = id_17;
endmodule
