{:input (genetic.crossover/dumb-crossover 355934951 (genetic.mutation/change-constant-value 993910413 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif"))))))) (genetic.mutation/change-names-remove-clause 62385258 (genetic.mutation/change-names-remove-clause 1028059545 (genetic.mutation/change-names-remove-clause 282781745 (genetic.mutation/change-names-remove-clause 236064438 (genetic.mutation/change-constant-value 2113178403 (genetic.mutation/change-constant-value 1833979115 (genetic.representation/genetic-representation "examples/57913.FED53366.blif")))))))), :error {:type :equiv-fail, :pre-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\nmodule presynth(wire0_18, wire1_22, wire30_12);\n  wire \\:missing_edge ;\n  input wire0_18;\n  wire wire0_18;\n  wire wire13_17;\n  wire wire13_21;\n  wire wire13_23;\n  wire wire13_27;\n  wire wire13_39;\n  wire wire13_42;\n  wire \\wire13_43_:missing ;\n  wire \\wire13_44_:missing ;\n  wire wire13_9_10_12;\n  wire \\wire13_9_10_:missing ;\n  wire \\wire13_:missing_12 ;\n  wire \\wire13_:missing_37_38 ;\n  wire \\wire13_:missing_38 ;\n  wire wire14_22;\n  wire \\wire14_:missing_17 ;\n  wire \\wire14_:missing_18 ;\n  wire wire15_16_21;\n  output wire1_22;\n  wire wire1_22;\n  wire wire25_29;\n  wire wire26;\n  wire \\wire2_19_:missing_26 ;\n  output wire30_12;\n  wire wire30_12;\n  wire wire32_38;\n  wire wire32_39;\n  wire \\wire33_12_:missing ;\n  wire wire34_12;\n  wire \\wire34_:missing ;\n  wire wire35_41;\n  wire \\wire35_:missing ;\n  wire wire36_42_46;\n  wire wire36_45;\n  wire \\wire39_:missing ;\n  wire \\wire3_20_:missing ;\n  wire wire4;\n  wire wire41_42_26;\n  wire wire5_11;\n  wire wire6_12;\n  wire wire7_12;\n  wire wire7_13;\n  wire wire8_12;\n  wire \\wire:missing_13_29 ;\n  wire \\wire:missing_16_28 ;\n  wire \\wire:missing_23 ;\n  wire \\wire:missing_24 ;\n  wire \\wire:missing_25 ;\n  wire \\wire:missing_37 ;\n  wire \\wire:missing_40_15 ;\n  wire \\wire:missing_46 ;\n  wire \\wire:missing_edge ;\n  assign wire5_11 = 2'h1 >> \\wire:missing_edge ;\n  assign wire14_22 = 4'h2 >> { \\wire14_:missing_18 , \\wire14_:missing_17  };\n  assign \\wire:missing_40_15  = 4'h6 >> { \\wire:missing_edge , wire15_16_21 };\n  assign \\wire:missing_16_28  = 4'h8 >> { wire15_16_21, \\wire:missing_edge  };\n  assign \\wire:missing_edge  = 2'h1 >> wire6_12;\n  assign wire32_39 = 2'h1 >> wire32_38;\n  assign \\wire:missing_edge  = 2'h1 >> \\wire33_12_:missing ;\n  assign \\wire34_:missing  = 2'h1 >> wire34_12;\n  assign \\wire35_:missing  = 2'h1 >> wire35_41;\n  assign wire7_13 = 2'h1 >> wire7_12;\n  assign wire36_45 = 2'h1 >> wire36_42_46;\n  assign \\wire:missing_37  = 4'h8 >> { \\wire:missing_edge , \\wire13_:missing_37_38  };\n  assign wire32_38 = 4'h8 >> { \\wire13_:missing_38 , \\wire13_:missing_37_38  };\n  assign \\wire39_:missing  = 4'h8 >> { wire32_39, wire13_39 };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_edge , \\wire:missing_40_15  };\n  assign wire35_41 = 4'h6 >> { \\wire:missing_edge , wire41_42_26 };\n  assign wire36_42_46 = 4'h8 >> { wire41_42_26, wire13_42 };\n  assign \\wire:missing_edge  = 2'h1 >> wire8_12;\n  assign \\wire:missing_edge  = 4'h6 >> { wire13_9_10_12, \\wire13_9_10_:missing  };\n  assign \\wire:missing_edge  = 4'h8 >> { wire13_9_10_12, \\wire13_9_10_:missing  };\n  assign \\wire:missing_edge  = 4'h8 >> { \\wire:missing_edge , wire5_11 };\n  assign wire7_12 = 4'h8 >> { \\wire13_:missing_12 , wire13_9_10_12 };\n  assign wire13_9_10_12 = 4'h8 >> { wire7_13, \\wire:missing_edge  };\n  assign \\wire2_19_:missing_26  = 1'h0;\n  assign \\wire3_20_:missing  = 1'h1;\n  assign wire4 = 1'h1;\n  assign \\wire:missing_edge  = 1'h0;\n  assign \\:missing_edge  = 1'h0;\n  assign \\wire:missing_46  = wire36_42_46;\n  assign \\wire:missing_edge  = wire36_45;\n  assign \\wire:missing_edge  = \\wire13_44_:missing ;\n  assign \\wire:missing_edge  = \\wire13_43_:missing ;\n  assign wire25_29 = \\wire:missing_13_29 ;\n  assign \\wire:missing_edge  = \\wire:missing_16_28 ;\n  assign \\wire:missing_edge  = wire13_27;\n  assign wire26 = \\wire2_19_:missing_26 ;\n  assign \\wire:missing_25  = wire25_29;\n  assign \\wire:missing_24  = \\wire:missing_edge ;\n  assign \\wire:missing_23  = wire13_23;\n  assign wire1_22 = wire14_22;\n  assign wire15_16_21 = wire13_21;\n  assign \\wire:missing_edge  = \\wire3_20_:missing ;\n  assign \\wire:missing_edge  = \\wire2_19_:missing_26 ;\n  assign \\wire14_:missing_18  = wire0_18;\n  assign \\wire14_:missing_17  = wire13_17;\nendmodule\n", :post-synth-verilog "/* Generated by Yosys 0.15+89 (git sha1 8ca973718, gcc 10.0.0 -Og -fPIC) */\n\n(* src = \"/tmp/fuzzmount2DDF5D8C/1B924476.v:3.1-103.10\" *)\nmodule postsynth(wire0_18, wire1_22, wire30_12);\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1B924476.v:4.8-4.22\" *)\n  wire \\:missing_edge ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1B924476.v:5.9-5.17\" *)\n  input wire0_18;\n  wire wire0_18;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1B924476.v:7.8-7.17\" *)\n  wire wire13_17;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1B924476.v:10.8-10.17\" *)\n  wire wire13_27;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1B924476.v:13.8-13.27\" *)\n  wire \\wire13_43_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1B924476.v:14.8-14.27\" *)\n  wire \\wire13_44_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1B924476.v:20.8-20.17\" *)\n  wire wire14_22;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1B924476.v:21.8-21.27\" *)\n  wire \\wire14_:missing_17 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1B924476.v:22.8-22.27\" *)\n  (* unused_bits = \"0\" *)\n  wire \\wire14_:missing_18 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1B924476.v:24.10-24.18\" *)\n  output wire1_22;\n  wire wire1_22;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1B924476.v:27.8-27.14\" *)\n  wire wire26;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1B924476.v:28.8-28.29\" *)\n  wire \\wire2_19_:missing_26 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1B924476.v:29.10-29.19\" *)\n  output wire30_12;\n  wire wire30_12;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1B924476.v:39.8-39.17\" *)\n  wire wire36_45;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1B924476.v:41.8-41.26\" *)\n  wire \\wire3_20_:missing ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1B924476.v:42.8-42.13\" *)\n  wire wire4;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1B924476.v:44.8-44.16\" *)\n  wire wire5_11;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1B924476.v:50.8-50.27\" *)\n  wire \\wire:missing_16_28 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1B924476.v:52.8-52.24\" *)\n  wire \\wire:missing_24 ;\n  (* src = \"/tmp/fuzzmount2DDF5D8C/1B924476.v:57.8-57.26\" *)\n  wire \\wire:missing_edge ;\n  assign \\:missing_edge  = 1'h0;\n  assign wire13_17 = 1'hx;\n  assign wire13_27 = 1'h0;\n  assign \\wire13_43_:missing  = 1'h0;\n  assign \\wire13_44_:missing  = 1'h0;\n  assign wire14_22 = 1'hx;\n  assign \\wire14_:missing_17  = 1'hx;\n  assign \\wire14_:missing_18  = wire0_18;\n  assign wire1_22 = 1'hx;\n  assign wire26 = 1'h0;\n  assign \\wire2_19_:missing_26  = 1'h0;\n  assign wire30_12 = 1'hx;\n  assign wire36_45 = 1'h0;\n  assign \\wire3_20_:missing  = 1'h1;\n  assign wire4 = 1'h1;\n  assign wire5_11 = 1'h1;\n  assign \\wire:missing_16_28  = 1'h0;\n  assign \\wire:missing_24  = 1'h0;\n  assign \\wire:missing_edge  = 1'h0;\nendmodule\n", :proof {:exit 2, :out "SBY  2:54:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyn67m9uv] Copy '/tmp/fuzzmount2DDF5D8C/top.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyn67m9uv/src/top.v'.\nSBY  2:54:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyn67m9uv] Copy '/tmp/fuzzmount2DDF5D8C/1B924476.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyn67m9uv/src/1B924476.v'.\nSBY  2:54:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyn67m9uv] Copy '/tmp/fuzzmount2DDF5D8C/1B924476.post.v' to '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyn67m9uv/src/1B924476.post.v'.\nSBY  2:54:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyn67m9uv] engine_0: abc pdr\nSBY  2:54:59 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyn67m9uv] base: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyn67m9uv/src; /Users/archie/yosys/yosys -ql ../model/design.log ../model/design.ys\"\nSBY  2:55:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyn67m9uv] base: Warning: Wire presynth.\\wire30_12 is used but has no driver.\nSBY  2:55:00 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyn67m9uv] base: Warning: Wire presynth.\\wire14_:missing_17 is used but has no driver.\nSBY  2:55:01 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyn67m9uv] base: finished (returncode=0)\nSBY  2:55:01 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyn67m9uv] aig: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyn67m9uv/model; /Users/archie/yosys/yosys -ql design_aiger.log design_aiger.ys\"\nSBY  2:55:03 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyn67m9uv] aig: Warning: Wire presynth.\\wire30_12 is used but has no driver.\nSBY  2:55:03 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyn67m9uv] aig: Warning: Wire presynth.\\wire14_:missing_17 is used but has no driver.\nSBY  2:55:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyn67m9uv] aig: finished (returncode=0)\nSBY  2:55:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyn67m9uv] engine_0: starting process \"cd /var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyn67m9uv; /Users/archie/yosys/yosys-abc -c 'read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw'\"\nSBY  2:55:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyn67m9uv] engine_0: ABC command line: \"read_aiger model/design_aiger.aig; fold; strash; pdr; write_cex -a engine_0/trace.aiw\".\nSBY  2:55:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyn67m9uv] engine_0: Warning: The network has no constraints.\nSBY  2:55:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyn67m9uv] engine_0: Output 0 of miter \"model/design_aiger\" was asserted in frame 1.  Time =     0.01 sec\nSBY  2:55:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyn67m9uv] engine_0: finished (returncode=0)\nSBY  2:55:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyn67m9uv] engine_0: Status returned by engine: FAIL\nSBY  2:55:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyn67m9uv] summary: Elapsed clock time [H:MM:SS (secs)]: 0:00:05 (5)\nSBY  2:55:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyn67m9uv] summary: Elapsed process time [H:MM:SS (secs)]: 0:00:02 (2)\nSBY  2:55:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyn67m9uv] summary: engine_0 (abc pdr) returned FAIL\nSBY  2:55:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyn67m9uv] Removing directory '/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyn67m9uv'.\nSBY  2:55:04 [/var/folders/68/3y19lwss5s11xsbbdj47pxq00000gn/T/tmpyn67m9uv] DONE (FAIL, rc=2)\n", :err ""}}}