module schemeA01_LAB_5(A,B);

input A;
output B;
wire w1,w2,w3,w4,w5,w6;

nand(w1,A,A);

nand(w2,w1,w1);

nand(w3,w2,w2);

nand(w4,w3,w3);

