cn23xx_disable_pf_interrupt	,	F_64
coproc_clock_rate	,	V_212
CN23XX_SLI_SCRATCH1	,	V_11
"CN23XX_SLI_SCRATCH1"	,	L_4
"CN23XX_SLI_IQ_SIZE"	,	L_23
validate_cn23xx_pf_config_info	,	F_77
CN23XX_SLI_OQ_WMARK	,	V_22
"CN23XX_SLI_OQ_SIZE"	,	L_27
"23XX bringup FIXME: oct pfnum:%d ioq_vector-&gt;ioq_num :%d droq is NULL\n"	,	L_47
cn23xx_pf_setup_global_input_regs	,	F_39
LIO_23XX	,	V_193
cn23xx_setup_pf_device_regs	,	F_48
octeon_instr_queue	,	V_60
CFG_GET_IQ_INTR_PKT	,	F_40
dev	,	V_9
OCT_DEV_INTR_DMA1_FORCE	,	V_139
"%s[%llx] : 0x%016llx\n"	,	L_3
CN23XX_SLI_GBL_CONTROL	,	V_84
"OCTEON: CN23xx uses PCIE Port %d\n"	,	L_49
"OCTEON[%d]: Enabling PCI-E error reporting..\n"	,	L_40
"CN23XX_SLI_OQ_PKTS_SENT"	,	L_29
CN23XX_PKT_IN_DONE_WMARK_BIT_POS	,	V_72
cn23xx_bar1_idx_setup	,	F_57
cn23xx_get_pcie_qlmport	,	F_65
"SLI_PRT[%d]_CFG [0x%llx]: 0x%016llx\n"	,	L_63
octeon_read_csr	,	F_14
cn23xx_get_pf_num	,	F_66
CN23XX_WIN_RD_ADDR_HI	,	V_171
CN23XX_PKT_OUTPUT_CTL_NSR_P	,	V_78
pci_win_wr_data_hi	,	V_176
CN23XX_PKT_INPUT_CTL_RST	,	V_57
CN23XX_SLI_MAC_NUMBER	,	V_157
CN23XX_PKT_MAC_CTL_RINFO_TRS_BIT_POS	,	V_48
d64	,	V_50
CN23XX_PKT_OUTPUT_CTL_BMODE	,	V_76
pci_win_rd_data_lo	,	V_184
CN23XX_SLI_IQ_SIZE	,	F_18
pkt_in_done	,	V_92
CN23XX_SLI_PKT_TIME_INT	,	V_26
pci_win_rd_data	,	V_186
"SLI_IQ_BASEADDR_0 [0x%x]: 0x%016llx\n"	,	L_58
intr_threshold	,	V_59
CN23XX_WIN_RD_DATA_LO	,	V_185
reg_adr	,	V_145
CN23XX_SLI_MAC_PF_INT_SUM64	,	F_68
CN23XX_SLI_OQ_SIZE	,	F_22
CN23XX_WIN_RD_DATA64	,	V_187
cn23xx_pf_soft_reset	,	F_26
inst_cnt_reg	,	V_64
"%s: Num OQ (%d) exceeds Max (%d)\n"	,	L_54
CN23XX_INTR_DMA1_FORCE	,	V_138
MSIX_PO_INT	,	V_128
regval	,	V_4
cn23xx_interrupt_handler	,	F_56
buffer_size	,	V_104
OCTEON_CN23XX_REV_1_1	,	V_43
CN23XX_PKT_INPUT_CTL_RING_ENB	,	V_114
CN23XX_WIN_WR_DATA_LO	,	V_179
cn23xx_sriov_config	,	F_70
"SLI_PKT[%d]_INPUT_CTL [0x%x]: 0x%016llx\n"	,	L_61
OCTEON_CN23XX_REV_1_0	,	V_83
"SLI_IQ_DOORBELL_0 [0x%x]: 0x%016llx\n"	,	L_57
CN23XX_CONFIG_PCIE_DEVCTL	,	V_15
pcie_port	,	V_16
reg_val	,	V_39
bar1	,	V_144
OCTEON_32BYTE_INSTR	,	V_214
CN23XX_PCIE_SRIOV_FDL_MASK	,	V_161
"In %s octeon_dev @ %p\n"	,	L_46
__LITTLE_ENDIAN_BITFIELD	,	F_44
CN23XX_PKT_INPUT_CTL_MAC_NUM_POS	,	V_62
CN23XX_PKT_OUTPUT_CTL_ROR_P	,	V_77
chip	,	V_7
u8	,	V_66
"InstQ[%d]:dbell reg @ 0x%p instcnt_reg @ 0x%p\n"	,	L_45
bar0_pciaddr	,	V_162
i	,	V_3
"clearing the reset failed for qno: %u\n"	,	L_44
"CN23XX_SLI_PKT_CNT_INT"	,	L_32
CN23XX_PKT_INPUT_CTL_IS_64B	,	V_113
CN23XX_INTR_DMA0_FORCE	,	V_136
CN23XX_SLI_PKT_CNT_INT	,	V_27
update_iq_read_idx	,	V_204
last_done	,	V_149
octeon_device	,	V_1
CN23XX_PKT_OUTPUT_CTL_CENB	,	V_109
rev_id	,	V_42
q_no	,	V_51
CN23XX_PCIE_SRIOV_FDL	,	V_159
CN23XX_SLI_MAC_PF_INT_ENB64	,	F_69
time_intr_in_us	,	V_35
"CN23XX_DPI_DMA_CONTROL"	,	L_6
mdelay	,	F_29
__iomem	,	T_3
CN23XX_INTR_CINT_ENB	,	V_97
octeon_ioq_vector	,	V_119
dev_dbg	,	F_2
"CN23XX_SLI_OQ_PKT_CONTROL"	,	L_18
CFG_GET_OQ_REFILL_THRESHOLD	,	F_82
"CN23XX_SLI_PKT_TIME_INT"	,	L_31
CN23XX_SLI_WINDOW_CTL	,	V_87
"CN23XX_CONFIG_PCIE_DEVCTL"	,	L_11
loop	,	V_54
CN23XX_PEM_BAR1_INDEX_REG	,	F_58
"SLI_IQ_FIFO_RSIZE_0 [0x%x]: 0x%016llx\n"	,	L_59
CN23XX_SLI_OQ_PKTS_SENT	,	F_24
CN23XX_DPI_SLI_PRTX_CFG	,	F_9
CN23XX_CONFIG_PCIE_UNCORRECT_ERR_MASK	,	V_32
CN23XX_WIN_RD_ADDR_LO	,	V_173
ret	,	V_123
pci_win_wr_data_lo	,	V_178
"CN23XX_SLI_IQ_INSTR_COUNT64"	,	L_25
CN23XX_MAX_INPUT_QUEUES	,	V_21
cn23xx_setup_oq_regs	,	F_50
pci_win_rd_data_hi	,	V_182
pci_win_rd_addr_hi	,	V_170
CN23XX_INTR_PKT_TIME	,	V_189
"SLI_S2M_PORT[%d]_CTL [0x%x]: 0x%016llx\n"	,	L_64
"CN23XX_SLI_S2M_PORTX_CTL"	,	L_13
"cn23xx-&gt;intr_sum_reg64"	,	L_21
CN23XX_MAX_RINGS_PER_PF_PASS_1_1	,	V_44
OCT_DEV_INTR_DMA0_FORCE	,	V_137
pci_dev	,	V_8
octeon_write_csr64	,	F_27
CN23XX_MAX_RINGS_PER_PF_PASS_1_0	,	V_194
"CN23XX_DPI_DMA_ENG_BUF"	,	L_9
CN23XX_SLI_CTL_STATUS	,	V_216
bar1_idx_setup	,	V_205
"clearing the reset reg failed or setting the quiet reg failed for qno: %u\n"	,	L_43
CN23XX_SLI_PKT_MAC_RINFO64	,	F_11
cn23xx_reset_io_queues	,	F_36
CN23XX_SLI_PKT_IOQ_RING_RST	,	V_17
"OCTEON[%d]: BIST enabled for CN23XX soft reset\n"	,	L_33
idx	,	V_142
CFG_GET_IQ_INSTR_TYPE	,	F_80
intr_enb_reg64	,	V_24
CN23XX_RST_BOOT	,	V_34
fdl_bit	,	V_158
CN23XX_PKT_OUTPUT_CTL_IPTR	,	V_74
CN23XX_INTR_ERR	,	V_132
CN23XX_SLI_S2M_PORTX_CTL	,	F_10
cn23xx_disable_io_queues	,	F_53
"\tdev_ctl_status_reg = 0x%08x\n"	,	L_37
CFG_GET_OQ_INTR_TIME	,	F_46
CN23XX_WIN_WR_DATA_HI	,	V_177
enable_interrupt	,	V_208
"CN23XX_SLI_IQ_PKT_CONTROL64"	,	L_16
CN23XX_PKT_OUTPUT_CTL_ES	,	V_82
CN23XX_WIN_RD_ADDR64	,	V_175
CFG_GET_OQ_INTR_PKT	,	F_47
CN23XX_DPI_CTL	,	V_14
CN23XX_SLI_OQ_PKTS_CREDIT	,	F_25
"OCTEON[%d]: Soft reset failed\n"	,	L_34
instr_queue	,	V_65
dev_err	,	F_30
pf_srn	,	V_55
PCI_BAR1_MASK	,	V_146
intr_flag	,	V_152
setup_cn23xx_octeon_pf_device	,	F_74
coproc_tics_per_us	,	V_38
cnt_threshold	,	V_102
num_iqs	,	V_110
"CN23XX_SLI_RING_RST"	,	L_14
cn23xx_coprocessor_clock	,	F_33
"CN23XX_SLI_OQ_BASE_ADDR64"	,	L_26
CN23XX_SLI_OQ_BUFF_INFO_SIZE	,	F_23
CN23XX_PKT_OUTPUT_CTL_TENB	,	V_108
bar1_idx_write	,	V_206
droq	,	V_101
mask	,	V_147
"CN23XX_SLI_OQ_PKT_INT_LEVELS"	,	L_19
CN23XX_INTR_PO_INT	,	V_126
OCT_RH_SIZE	,	V_105
iq64B	,	V_112
lio_pci_writeq	,	F_28
pkts_credit_reg	,	V_107
"%s: Invalid instr type for IQ\n"	,	L_55
READ_ONCE	,	F_37
CN23XX_SLI_PKT_IN_JABBER	,	V_89
CN23XX_WIN_WR_ADDR_HI	,	V_165
CN23XX_CONFIG_PCIE_CORRECT_ERR_STATUS	,	V_33
pci_win_rd_addr	,	V_174
enable_io_queues	,	V_210
mmio	,	V_67
CN23XX_SLI_OUT_BP_EN2_W1S	,	V_85
CN23XX_PKT_OUTPUT_CTL_DPTR	,	V_75
cn23xx	,	V_6
BIT_ULL	,	F_52
cn23xx_bar1_idx_write	,	F_59
CN23XX_MAX_OUTPUT_QUEUES	,	V_23
pci_write_config_dword	,	F_32
setup_iq_regs	,	V_198
oqticks_per_us	,	V_36
"SLI_PKT_MAC(%d)_PF(%d)_RINFO : 0x%016llx\n"	,	L_42
CN23XX_SLI_OQ_PKT_INT_LEVELS	,	F_15
CN23XX_SLI_MAC_CREDIT_CNT	,	V_196
reset_instr_cnt	,	V_98
CN23XX_PKT_OUTPUT_CTL_RING_ENB	,	V_116
conf	,	V_70
total_rings	,	V_191
setup_device_regs	,	V_203
num_pf_rings	,	V_56
octeon_write_csr	,	F_45
CN23XX_SLI_OUT_BP_EN_W1S	,	V_86
intr64	,	V_130
CN23XX_WIN_WR_MASK_REG	,	V_10
HZ	,	V_118
lio_pci_readq	,	F_5
CN23XX_PCIE_SRIOV_FDL_BIT_POS	,	V_160
OCTEON_64BYTE_INSTR	,	V_215
uncorrectable_err_mask	,	V_29
MSIX_PI_INT	,	V_129
"CN23XX_DPI_DMA_ENG_ENB"	,	L_8
CN23XX_DPI_DMA_ENG_BUF	,	F_7
hw_addr	,	V_68
val	,	V_217
oct	,	V_2
reg_list	,	V_163
oct_dev	,	V_121
"CN23XX_DPI_SLI_PRTX_CFG"	,	L_12
octeon_read_csr64	,	F_4
iq	,	V_61
octeon_read_index	,	V_150
CN23XX_SLI_OQ_BASE_ADDR64	,	F_21
"CN23XX_SLI_OQ_BUFF_INFO_SIZE"	,	L_28
"%s(%d)[%llx] : 0x%016llx\n"	,	L_7
IRQ_HANDLED	,	V_140
"%s: Num IQ (%d) exceeds Max (%d)\n"	,	L_53
octeon_droq	,	V_100
io_qmask	,	V_111
mac_no	,	V_40
pci_win_rd_addr_lo	,	V_172
CN23XX_PKT_INPUT_CTL_MASK	,	V_69
__func__	,	V_41
cn23xx_setup_reg_address	,	F_67
CN23XX_PKT_OUTPUT_CTL_ROR	,	V_80
CFG_GET_OQ_INFO_PTR	,	F_81
bar1_idx_read	,	V_207
process_interrupt_regs	,	V_200
"%s:Using pcie port %d\n"	,	L_41
"%s CN23XX BAR1 map failed\n"	,	L_52
"%s: Invalid parameter for OQ\n"	,	L_56
droq_index	,	V_124
pci_win_wr_addr	,	V_168
msix_interrupt_handler	,	V_201
time_threshold	,	V_73
"num_queues_per_pf requested %u is more than available rings. Reducing to %u\n"	,	L_50
CN23XX_DPI_DMA_ENG_ENB	,	F_6
msix_on	,	V_96
ioq_vector	,	V_120
CN23XX_MAX_RINGS_PER_PF	,	V_45
CN23XX_WIN_WR_ADDR64	,	V_169
max_count	,	V_94
valid	,	V_143
"SLI_CTL_STATUS [0x%x]: 0x%016llx\n"	,	L_60
doorbell_reg	,	V_95
pf_num	,	V_20
desc_ring_dma	,	V_103
u16	,	T_2
CN23XX_PKT_INPUT_CTL_QUIET	,	V_58
cn23xx_dump_pf_initialized_regs	,	F_1
"CN23XX_SLI_IQ_DOORBELL"	,	L_24
octeon_map_pci_barx	,	F_75
ern	,	V_53
setup_oq_regs	,	V_199
pci_win_wr_addr_lo	,	V_166
fn_list	,	V_197
cn23xx_fw_loaded	,	F_84
CN23XX_SLI_IQ_PKT_CONTROL64	,	F_12
octeon_cn23xx_pf	,	V_5
oq_no	,	V_99
ioq_num	,	V_125
"OCTEON[%d]: Error Intr: 0x%016llx\n"	,	L_48
CN23XX_WIN_WR_ADDR_LO	,	V_167
CN23XX_SLI_IQ_INSTR_COUNT64	,	F_20
conf23xx	,	V_213
CN23XX_DPI_DMA_CONTROL	,	V_13
cn23xx_update_read_index	,	F_61
oct_get_config_info	,	F_71
CFG_GET_IQ_MAX_Q	,	F_78
OCT_DEV_INTR_PKT_DATA	,	V_135
num_present_cpus	,	F_72
"CN23XX_SLI_OQ_WMARK"	,	L_17
CN23XX_PKT_INPUT_CTL_PF_NUM_POS	,	V_63
CN23XX_PKT_IN_DONE_WMARK_MASK	,	V_71
MAX_BAR1_IOREMAP_SIZE	,	V_195
pci_win_wr_data	,	V_180
cn23xx_pf_get_oq_ticks	,	F_34
pkts_sent_reg	,	V_106
cn23xx_bar1_idx_read	,	F_60
"Config DevCtl [0x%x]: 0x%08x\n"	,	L_62
pci_read_config_dword	,	F_8
cn23xx_enable_pf_interrupt	,	F_63
int_status	,	V_131
CN23XX_SLI_WINDOW_CTL_DEFAULT	,	V_88
"CN23XX_DPI_CTL"	,	L_10
CVM_CAST64	,	F_3
CN23XX_INPUT_JABBER	,	V_90
u32	,	T_1
disable_interrupt	,	V_209
CN23XX_CONFIG_PCIE_DEVCTL_MASK	,	V_31
intr_sum_reg64	,	V_25
"CN23XX_SLI_OQ_PKTS_CREDIT"	,	L_30
new_idx	,	V_148
cn23xx_dump_iq_regs	,	F_83
CN23XX_INTR_VF_MBOX	,	V_190
CFG_GET_IS_SLI_BP_ON	,	F_43
intr_mask64	,	V_155
"%s[%llx] : 0x%llx\n"	,	L_1
cn23xx_pf_setup_global_output_regs	,	F_42
corrtable_err_status	,	V_30
CN23XX_PKT_OUTPUT_CTL_NSR	,	V_81
sriov_info	,	V_46
trs	,	V_47
base_addr_dma	,	V_93
OCTEON_OUTPUT_INTR	,	V_156
"CN23XX_RST_SOFT_RST"	,	L_5
"CN23XX_WIN_WR_MASK_REG"	,	L_2
cn23xx_pf_msix_interrupt_handler	,	F_55
CN23XX_INTR_PI_INT	,	V_127
CN23XX_PKT_IN_DONE_CNT_MASK	,	V_151
cn23xx_enable_error_reporting	,	F_31
soft_reset	,	V_202
cn23xx_setup_iq_regs	,	F_49
CN23XX_SLI_IQ_BASE_ADDR64	,	F_17
WRITE_ONCE	,	F_38
d32	,	V_117
iq_no	,	V_91
pfvf_hsword	,	V_37
octeon_config	,	V_192
LIO_FLAG_MSIX_ENABLED	,	V_133
"CN23XX_SLI_IQ_BASE_ADDR64"	,	L_22
CN23XX_WIN_RD_DATA_HI	,	V_183
OCTEON_ALL_INTR	,	V_154
"PCI-E Fatal error detected;\n"	,	L_36
disable_io_queues	,	V_211
"cn23xx-&gt;intr_enb_reg64"	,	L_20
"\tuncorrectable_error_mask_reg = 0x%08x\n"	,	L_38
CN23XX_INTR_PKT_DATA	,	V_134
CN23XX_SLI_IQ_DOORBELL	,	F_19
CN23XX_WIN_WR_DATA64	,	V_181
"OCTEON[%d]: Reset completed\n"	,	L_35
oq	,	V_115
CN23XX_PKT_OUTPUT_CTL_ES_P	,	V_79
readl	,	F_62
cn23xx_enable_io_queues	,	F_51
pci_win_wr_addr_hi	,	V_164
CN23XX_MAX_MACS	,	V_19
irqreturn_t	,	T_4
dev_warn	,	F_73
CN23XX_SLI_OQ_PKT_CONTROL	,	F_13
octeon_id	,	V_28
intr_val	,	V_153
ret_val	,	V_49
CN23XX_INTR_MASK	,	V_188
octeon_unmap_pci_barx	,	F_76
readq	,	F_16
srn	,	V_52
core_addr	,	V_141
u64	,	V_18
pkts_sent	,	V_122
"CN23XX_SLI_PKT_MAC_RINFO64"	,	L_15
schedule_timeout_uninterruptible	,	F_54
CN23XX_RST_SOFT_RST	,	V_12
writeq	,	F_41
"\tcorrectable_error_status_reg = 0x%08x\n"	,	L_39
"trs:%d pf_srn:%d num_pf_rings:%d\n"	,	L_51
CFG_GET_OQ_MAX_Q	,	F_79
cn23xx_setup_global_mac_regs	,	F_35
