Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.10 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.12 secs
 
--> Reading design: Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top"
Output Format                      : NGC
Target Device                      : xc7k325t-1-ffg676

---- Source Options
Top Module Name                    : Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"seg" "ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\subjects\2\cpu\liushuixian\adder32\fadder.v" into library work
Parsing module <fadder>.
Analyzing Verilog file "E:\subjects\2\cpu\liushuixian\adder32\adder_4bit.v" into library work
Parsing module <adder_4bit>.
Analyzing Verilog file "E:\subjects\2\cpu\liushuixian\mux4to1_32bit.v" into library work
Parsing module <mux4to1_32bit>.
Analyzing Verilog file "E:\subjects\2\cpu\liushuixian\adder32\adder_32bit.v" into library work
Parsing module <adder_32bit>.
Analyzing Verilog file "E:\subjects\2\cpu\liushuixian\ALUCtr.v" into library work
Parsing module <ALUCtr>.
Analyzing Verilog file "E:\subjects\2\cpu\liushuixian\ALU.v" into library work
Parsing module <ALU>.
Analyzing Verilog file "E:\subjects\2\cpu\liushuixian\mux1_2_5bit.v" into library work
Parsing module <mux1_2_5bit>.
Analyzing Verilog file "E:\subjects\2\cpu\liushuixian\mux1_2_32bit.v" into library work
Parsing module <mux1_2_32bit>.
Analyzing Verilog file "E:\subjects\2\cpu\liushuixian\ipcore_dir\memory.v" into library work
Parsing module <memory>.
Analyzing Verilog file "E:\subjects\2\cpu\liushuixian\ipcore_dir\instru.v" into library work
Parsing module <instru>.
Analyzing Verilog file "E:\subjects\2\cpu\liushuixian\cpudesign\RegFile.v" into library work
Parsing module <RegFile>.
Analyzing Verilog file "E:\subjects\2\cpu\liushuixian\controunit.v" into library work
Parsing module <controlunit>.
Analyzing Verilog file "E:\subjects\2\cpu\liushuixian\ALUwhole.v" into library work
Parsing module <ALUwhole>.
Analyzing Verilog file "E:\subjects\2\cpu\liushuixian\WB.v" into library work
Parsing module <WB>.
Analyzing Verilog file "E:\subjects\2\cpu\liushuixian\MEM.v" into library work
Parsing module <MEM>.
Analyzing Verilog file "E:\subjects\2\cpu\liushuixian\IF.v" into library work
Parsing module <IF>.
Analyzing Verilog file "E:\subjects\2\cpu\liushuixian\ID.v" into library work
Parsing module <ID>.
Analyzing Verilog file "E:\subjects\2\cpu\liushuixian\EX.v" into library work
Parsing module <EX>.
Analyzing Verilog file "E:\subjects\2\cpu\liushuixian\Top.v" into library work
Parsing module <Top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <Top>.
WARNING:HDLCompiler:1127 - "E:\subjects\2\cpu\liushuixian\Top.v" Line 37: Assignment to buzzer ignored, since the identifier is never used

Elaborating module <IF>.

Elaborating module <mux1_2_32bit>.

Elaborating module <instru>.
WARNING:HDLCompiler:1499 - "E:\subjects\2\cpu\liushuixian\ipcore_dir\instru.v" Line 39: Empty module <instru> remains a black box.

Elaborating module <ID>.

Elaborating module <controlunit>.

Elaborating module <RegFile>.
WARNING:HDLCompiler:1127 - "E:\subjects\2\cpu\liushuixian\ID.v" Line 45: Assignment to showdat ignored, since the identifier is never used

Elaborating module <EX>.

Elaborating module <adder_32bit>.

Elaborating module <adder_4bit>.

Elaborating module <fadder>.
WARNING:HDLCompiler:1127 - "E:\subjects\2\cpu\liushuixian\EX.v" Line 41: Assignment to uless ignored, since the identifier is never used

Elaborating module <ALUwhole>.

Elaborating module <ALUCtr>.

Elaborating module <ALU>.

Elaborating module <mux4to1_32bit>.
WARNING:HDLCompiler:1127 - "E:\subjects\2\cpu\liushuixian\EX.v" Line 43: Assignment to carryout ignored, since the identifier is never used

Elaborating module <mux1_2_5bit>.

Elaborating module <MEM>.

Elaborating module <memory>.
WARNING:HDLCompiler:1499 - "E:\subjects\2\cpu\liushuixian\ipcore_dir\memory.v" Line 39: Empty module <memory> remains a black box.

Elaborating module <WB>.
WARNING:HDLCompiler:1127 - "E:\subjects\2\cpu\liushuixian\Top.v" Line 104: Assignment to oregWout ignored, since the identifier is never used
WARNING:HDLCompiler:634 - "E:\subjects\2\cpu\liushuixian\Top.v" Line 97: Net <segRegDat> does not have a driver.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Top>.
    Related source file is "E:\subjects\2\cpu\liushuixian\Top.v".
WARNING:Xst:647 - Input <s<0:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <s<10:2>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <buzzer> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "E:\subjects\2\cpu\liushuixian\Top.v" line 103: Output port <regWout> of the instance <WB> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <segRegDat> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 32-bit register for signal <clkd_out>.
    Found 32-bit adder for signal <clkd[31]_GND_1_o_add_1_OUT> created at line 51.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
Unit <Top> synthesized.

Synthesizing Unit <IF>.
    Related source file is "E:\subjects\2\cpu\liushuixian\IF.v".
WARNING:Xst:647 - Input <clkd<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkd<31:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 32-bit register for signal <PCout>.
    Found 32-bit register for signal <InstruOut>.
    Found 32-bit register for signal <InstruAddr>.
    Found 32-bit adder for signal <PCplus4> created at line 31.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  96 D-type flip-flop(s).
Unit <IF> synthesized.

Synthesizing Unit <mux1_2_32bit>.
    Related source file is "E:\subjects\2\cpu\liushuixian\mux1_2_32bit.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux1_2_32bit> synthesized.

Synthesizing Unit <ID>.
    Related source file is "E:\subjects\2\cpu\liushuixian\ID.v".
WARNING:Xst:647 - Input <clkd<2:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkd<31:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <segRegDat> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "E:\subjects\2\cpu\liushuixian\ID.v" line 45: Output port <showdat> of the instance <RegFile> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <Aout>.
    Found 32-bit register for signal <Bout>.
    Found 5-bit register for signal <rd>.
    Found 5-bit register for signal <rt>.
    Found 6-bit register for signal <Func>.
    Found 32-bit register for signal <PCout>.
    Found 16-bit register for signal <imm>.
    WARNING:Xst:2404 -  FFs/Latches <imm<31:16>> (without init value) have a constant value of 0 in block <ID>.
    Summary:
	inferred 128 D-type flip-flop(s).
Unit <ID> synthesized.

Synthesizing Unit <controlunit>.
    Related source file is "E:\subjects\2\cpu\liushuixian\controunit.v".
    Summary:
	no macro.
Unit <controlunit> synthesized.

Synthesizing Unit <RegFile>.
    Related source file is "E:\subjects\2\cpu\liushuixian\cpudesign\RegFile.v".
    Found 1024-bit register for signal <n0154[1023:0]>.
    Found 1024-bit register for signal <n0153[1023:0]>.
    Found 32-bit 32-to-1 multiplexer for signal <Adat> created at line 33.
    Found 32-bit 32-to-1 multiplexer for signal <Bdat> created at line 34.
    Found 32-bit 32-to-1 multiplexer for signal <showdat> created at line 35.
    Found 32-bit 32-to-1 multiplexer for signal <regW[4]_iRegf[31][31]_wide_mux_39_OUT> created at line 53.
    Found 32-bit 32-to-1 multiplexer for signal <regA[4]_iRegf[31][31]_wide_mux_75_OUT> created at line 63.
    Found 32-bit 32-to-1 multiplexer for signal <regB[4]_iRegf[31][31]_wide_mux_109_OUT> created at line 64.
    Summary:
	inferred 2048 D-type flip-flop(s).
	inferred 135 Multiplexer(s).
Unit <RegFile> synthesized.

Synthesizing Unit <EX>.
    Related source file is "E:\subjects\2\cpu\liushuixian\EX.v".
WARNING:Xst:647 - Input <clkd<31:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <Jump> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <MemRead> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "E:\subjects\2\cpu\liushuixian\EX.v" line 41: Output port <cf> of the instance <add32> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\subjects\2\cpu\liushuixian\EX.v" line 41: Output port <of> of the instance <add32> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\subjects\2\cpu\liushuixian\EX.v" line 43: Output port <carryout> of the instance <alu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\subjects\2\cpu\liushuixian\EX.v" line 43: Output port <overflow> of the instance <alu> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <oMemRead> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Found 1-bit register for signal <oMemWrite>.
    Found 1-bit register for signal <oBranch>.
    Found 1-bit register for signal <oRegWrite>.
    Found 32-bit register for signal <opcplusimediate>.
    Found 1-bit register for signal <ozero>.
    Found 32-bit register for signal <ooALU>.
    Found 32-bit register for signal <oBdat>.
    Found 5-bit register for signal <oregW>.
    Found 1-bit register for signal <oMemtoReg>.
    Summary:
	inferred 106 D-type flip-flop(s).
Unit <EX> synthesized.

Synthesizing Unit <adder_32bit>.
    Related source file is "E:\subjects\2\cpu\liushuixian\adder32\adder_32bit.v".
    Summary:
Unit <adder_32bit> synthesized.

Synthesizing Unit <adder_4bit>.
    Related source file is "E:\subjects\2\cpu\liushuixian\adder32\adder_4bit.v".
    Summary:
	no macro.
Unit <adder_4bit> synthesized.

Synthesizing Unit <fadder>.
    Related source file is "E:\subjects\2\cpu\liushuixian\adder32\fadder.v".
    Summary:
Unit <fadder> synthesized.

Synthesizing Unit <ALUwhole>.
    Related source file is "E:\subjects\2\cpu\liushuixian\ALUwhole.v".
    Summary:
	no macro.
Unit <ALUwhole> synthesized.

Synthesizing Unit <ALUCtr>.
    Related source file is "E:\subjects\2\cpu\liushuixian\ALUCtr.v".
WARNING:Xst:647 - Input <Func<5:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Summary:
	no macro.
Unit <ALUCtr> synthesized.

Synthesizing Unit <ALU>.
    Related source file is "E:\subjects\2\cpu\liushuixian\ALU.v".
    Summary:
Unit <ALU> synthesized.

Synthesizing Unit <mux4to1_32bit>.
    Related source file is "E:\subjects\2\cpu\liushuixian\mux4to1_32bit.v".
    Summary:
	inferred   3 Multiplexer(s).
Unit <mux4to1_32bit> synthesized.

Synthesizing Unit <mux1_2_5bit>.
    Related source file is "E:\subjects\2\cpu\liushuixian\mux1_2_5bit.v".
    Summary:
	inferred   1 Multiplexer(s).
Unit <mux1_2_5bit> synthesized.

Synthesizing Unit <MEM>.
    Related source file is "E:\subjects\2\cpu\liushuixian\MEM.v".
WARNING:Xst:647 - Input <clkd<2:1>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkd<31:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <MemToRegout>.
    Found 1-bit register for signal <spco>.
    Found 32-bit register for signal <pcplusimmout>.
    Found 32-bit register for signal <Wdat>.
    Found 32-bit register for signal <oALUout>.
    Found 5-bit register for signal <regWout>.
    Found 1-bit register for signal <WriteRegout>.
    Summary:
	inferred 104 D-type flip-flop(s).
Unit <MEM> synthesized.

Synthesizing Unit <WB>.
    Related source file is "E:\subjects\2\cpu\liushuixian\WB.v".
WARNING:Xst:647 - Input <clkd<2:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <clkd<31:4>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 5-bit register for signal <regWout>.
    Found 32-bit register for signal <Wdatout>.
    Found 1-bit register for signal <WriteRegout>.
    Summary:
	inferred  38 D-type flip-flop(s).
Unit <WB> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 2
 32-bit adder                                          : 2
# Registers                                            : 32
 1-bit register                                        : 9
 1024-bit register                                     : 2
 16-bit register                                       : 1
 32-bit register                                       : 14
 5-bit register                                        : 5
 6-bit register                                        : 1
# Multiplexers                                         : 142
 32-bit 2-to-1 multiplexer                             : 135
 32-bit 32-to-1 multiplexer                            : 6
 5-bit 2-to-1 multiplexer                              : 1
# Xors                                                 : 148
 1-bit xor2                                            : 132
 4-bit xor2                                            : 16

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <ipcore_dir/instru.ngc>.
Reading core <ipcore_dir/memory.ngc>.
Loading core <instru> for timing and area information for instance <readinstru1>.
Loading core <memory> for timing and area information for instance <m1>.
WARNING:Xst:1290 - Hierarchical block <regdst> is unconnected in block <EX>.
   It will be removed from the design.
INFO:Xst:2261 - The FF/Latch <Func_0> in Unit <ID> is equivalent to the following FF/Latch, which will be removed : <imm_0> 
INFO:Xst:2261 - The FF/Latch <Func_1> in Unit <ID> is equivalent to the following FF/Latch, which will be removed : <imm_1> 
INFO:Xst:2261 - The FF/Latch <Func_2> in Unit <ID> is equivalent to the following FF/Latch, which will be removed : <imm_2> 
INFO:Xst:2261 - The FF/Latch <Func_3> in Unit <ID> is equivalent to the following FF/Latch, which will be removed : <imm_3> 
INFO:Xst:2261 - The FF/Latch <Func_4> in Unit <ID> is equivalent to the following FF/Latch, which will be removed : <imm_4> 
INFO:Xst:2261 - The FF/Latch <Func_5> in Unit <ID> is equivalent to the following FF/Latch, which will be removed : <imm_5> 

Synthesizing (advanced) Unit <Top>.
The following registers are absorbed into counter <clkd>: 1 register on signal <clkd>.
Unit <Top> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 2520
 Flip-Flops                                            : 2520
# Multiplexers                                         : 142
 32-bit 2-to-1 multiplexer                             : 135
 32-bit 32-to-1 multiplexer                            : 6
 5-bit 2-to-1 multiplexer                              : 1
# Xors                                                 : 148
 1-bit xor2                                            : 132
 4-bit xor2                                            : 16

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
INFO:Xst:2261 - The FF/Latch <Func_0> in Unit <ID> is equivalent to the following FF/Latch, which will be removed : <imm_0> 
INFO:Xst:2261 - The FF/Latch <Func_1> in Unit <ID> is equivalent to the following FF/Latch, which will be removed : <imm_1> 
INFO:Xst:2261 - The FF/Latch <Func_2> in Unit <ID> is equivalent to the following FF/Latch, which will be removed : <imm_2> 
INFO:Xst:2261 - The FF/Latch <rd_0> in Unit <ID> is equivalent to the following FF/Latch, which will be removed : <imm_11> 
INFO:Xst:2261 - The FF/Latch <Func_3> in Unit <ID> is equivalent to the following FF/Latch, which will be removed : <imm_3> 
INFO:Xst:2261 - The FF/Latch <rd_1> in Unit <ID> is equivalent to the following FF/Latch, which will be removed : <imm_12> 
INFO:Xst:2261 - The FF/Latch <Func_4> in Unit <ID> is equivalent to the following FF/Latch, which will be removed : <imm_4> 
INFO:Xst:2261 - The FF/Latch <rd_2> in Unit <ID> is equivalent to the following FF/Latch, which will be removed : <imm_13> 
INFO:Xst:2261 - The FF/Latch <Func_5> in Unit <ID> is equivalent to the following FF/Latch, which will be removed : <imm_5> 
INFO:Xst:2261 - The FF/Latch <rd_3> in Unit <ID> is equivalent to the following FF/Latch, which will be removed : <imm_14> 
INFO:Xst:2261 - The FF/Latch <rd_4> in Unit <ID> is equivalent to the following FF/Latch, which will be removed : <imm_15> 
WARNING:Xst:1710 - FF/Latch <iRegf_0_31> (without init value) has a constant value of 0 in block <RegFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <iRegf_0_30> (without init value) has a constant value of 0 in block <RegFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <iRegf_0_29> (without init value) has a constant value of 0 in block <RegFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <iRegf_0_28> (without init value) has a constant value of 0 in block <RegFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <iRegf_0_27> (without init value) has a constant value of 0 in block <RegFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <iRegf_0_26> (without init value) has a constant value of 0 in block <RegFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <iRegf_0_25> (without init value) has a constant value of 0 in block <RegFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <iRegf_0_24> (without init value) has a constant value of 0 in block <RegFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <iRegf_0_23> (without init value) has a constant value of 0 in block <RegFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <iRegf_0_22> (without init value) has a constant value of 0 in block <RegFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <iRegf_0_21> (without init value) has a constant value of 0 in block <RegFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <iRegf_0_20> (without init value) has a constant value of 0 in block <RegFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <iRegf_0_19> (without init value) has a constant value of 0 in block <RegFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <iRegf_0_18> (without init value) has a constant value of 0 in block <RegFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <iRegf_0_17> (without init value) has a constant value of 0 in block <RegFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <iRegf_0_16> (without init value) has a constant value of 0 in block <RegFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <iRegf_0_15> (without init value) has a constant value of 0 in block <RegFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <iRegf_0_14> (without init value) has a constant value of 0 in block <RegFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <iRegf_0_13> (without init value) has a constant value of 0 in block <RegFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <iRegf_0_12> (without init value) has a constant value of 0 in block <RegFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <iRegf_0_11> (without init value) has a constant value of 0 in block <RegFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <iRegf_0_10> (without init value) has a constant value of 0 in block <RegFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <iRegf_0_9> (without init value) has a constant value of 0 in block <RegFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <iRegf_0_8> (without init value) has a constant value of 0 in block <RegFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <iRegf_0_7> (without init value) has a constant value of 0 in block <RegFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <iRegf_0_6> (without init value) has a constant value of 0 in block <RegFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <iRegf_0_5> (without init value) has a constant value of 0 in block <RegFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <iRegf_0_4> (without init value) has a constant value of 0 in block <RegFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <iRegf_0_3> (without init value) has a constant value of 0 in block <RegFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <iRegf_0_2> (without init value) has a constant value of 0 in block <RegFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <iRegf_0_1> (without init value) has a constant value of 0 in block <RegFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <iRegf_0_0> (without init value) has a constant value of 0 in block <RegFile>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2170 - Unit ALU : the following signal(s) form a combinatorial loop: overflow.

Optimizing unit <Top> ...

Optimizing unit <ID> ...

Optimizing unit <RegFile> ...

Optimizing unit <IF> ...

Optimizing unit <EX> ...

Optimizing unit <ALU> ...

Optimizing unit <adder_32bit> ...

Optimizing unit <MEM> ...

Optimizing unit <WB> ...
WARNING:Xst:2677 - Node <ID/rt_4> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <ID/rt_3> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <ID/rt_2> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <ID/rt_1> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <ID/rt_0> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <EX/oregW_4> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <EX/oregW_3> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <EX/oregW_2> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <EX/oregW_1> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <EX/oregW_0> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <MEM/regWout_4> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <MEM/regWout_3> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <MEM/regWout_2> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <MEM/regWout_1> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <MEM/regWout_0> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <WB/regWout_4> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <WB/regWout_3> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <WB/regWout_2> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <WB/regWout_1> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <WB/regWout_0> of sequential type is unconnected in block <Top>.
WARNING:Xst:1710 - FF/Latch <ID/RegFile/oRegf_0_0> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ID/RegFile/oRegf_0_1> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ID/RegFile/oRegf_0_2> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ID/RegFile/oRegf_0_3> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ID/RegFile/oRegf_0_4> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ID/RegFile/oRegf_0_5> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ID/RegFile/oRegf_0_6> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ID/RegFile/oRegf_0_7> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ID/RegFile/oRegf_0_8> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ID/RegFile/oRegf_0_9> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ID/RegFile/oRegf_0_10> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ID/RegFile/oRegf_0_11> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ID/RegFile/oRegf_0_12> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ID/RegFile/oRegf_0_13> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ID/RegFile/oRegf_0_14> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ID/RegFile/oRegf_0_15> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ID/RegFile/oRegf_0_16> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ID/RegFile/oRegf_0_17> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ID/RegFile/oRegf_0_18> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ID/RegFile/oRegf_0_19> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ID/RegFile/oRegf_0_20> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ID/RegFile/oRegf_0_21> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ID/RegFile/oRegf_0_22> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ID/RegFile/oRegf_0_23> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ID/RegFile/oRegf_0_24> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ID/RegFile/oRegf_0_25> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ID/RegFile/oRegf_0_26> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ID/RegFile/oRegf_0_27> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ID/RegFile/oRegf_0_28> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ID/RegFile/oRegf_0_29> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ID/RegFile/oRegf_0_30> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <ID/RegFile/oRegf_0_31> (without init value) has a constant value of 0 in block <Top>. This FF/Latch will be trimmed during the optimization process.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Top, actual ratio is 3.
FlipFlop IF/InstruOut_31 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop IF/InstruOut_30 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop IF/InstruOut_29 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop IF/InstruOut_28 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop IF/InstruOut_27 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop IF/InstruOut_26 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop IF/InstruOut_25 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop IF/InstruOut_24 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop IF/InstruOut_23 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop IF/InstruOut_22 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop IF/InstruOut_21 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop IF/InstruOut_20 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop IF/InstruOut_19 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop IF/InstruOut_18 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop IF/InstruOut_17 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop IF/InstruOut_16 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop IF/InstruOut_15 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop IF/InstruOut_14 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop IF/InstruOut_13 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop IF/InstruOut_12 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop IF/InstruOut_11 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop IF/InstruOut_10 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop IF/InstruOut_9 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop IF/InstruOut_8 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop IF/InstruOut_7 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop IF/InstruOut_6 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop IF/InstruOut_5 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop IF/InstruOut_4 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop IF/InstruOut_3 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop IF/InstruOut_2 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop IF/InstruOut_1 has been replicated 1 time(s) to handle iob=true attribute.
FlipFlop IF/InstruOut_0 has been replicated 1 time(s) to handle iob=true attribute.

Final Macro Processing ...

Processing Unit <Top> :
	Found 2-bit shift register for signal <ID/imm_10>.
	Found 2-bit shift register for signal <ID/imm_9>.
	Found 2-bit shift register for signal <ID/imm_8>.
	Found 2-bit shift register for signal <ID/imm_7>.
	Found 2-bit shift register for signal <ID/imm_6>.
	Found 2-bit shift register for signal <ID/Func_5>.
	Found 2-bit shift register for signal <ID/Func_4>.
	Found 2-bit shift register for signal <ID/Func_3>.
	Found 2-bit shift register for signal <ID/Func_2>.
	Found 2-bit shift register for signal <ID/Func_1>.
	Found 2-bit shift register for signal <ID/Func_0>.
	Found 2-bit shift register for signal <WB/WriteRegout>.
Unit <Top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 2465
 Flip-Flops                                            : 2465
# Shift Registers                                      : 12
 2-bit shift register                                  : 12

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 5250
#      GND                         : 3
#      INV                         : 2
#      LUT1                        : 61
#      LUT2                        : 6
#      LUT3                        : 92
#      LUT4                        : 1990
#      LUT5                        : 1113
#      LUT6                        : 1694
#      MUXCY                       : 62
#      MUXF7                       : 160
#      VCC                         : 3
#      XORCY                       : 64
# FlipFlops/Latches                : 2477
#      FD                          : 481
#      FDE                         : 12
#      FDR                         : 992
#      FDRE                        : 992
# RAMS                             : 2
#      RAMB18E1                    : 2
# Shift Registers                  : 12
#      SRLC16E                     : 12
# Clock Buffers                    : 3
#      BUFG                        : 2
#      BUFGP                       : 1
# IO Buffers                       : 97
#      IBUF                        : 1
#      OBUF                        : 96

Device utilization summary:
---------------------------

Selected Device : 7k325tffg676-1 


Slice Logic Utilization: 
 Number of Slice Registers:            2445  out of  407600     0%  
 Number of Slice LUTs:                 4970  out of  203800     2%  
    Number used as Logic:              4958  out of  203800     2%  
    Number used as Memory:               12  out of  64000     0%  
       Number used as SRL:               12

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:   5097
   Number with an unused Flip Flop:    2652  out of   5097    52%  
   Number with an unused LUT:           127  out of   5097     2%  
   Number of fully used LUT-FF pairs:  2318  out of   5097    45%  
   Number of unique control sets:         6

IO Utilization: 
 Number of IOs:                         118
 Number of bonded IOBs:                  98  out of    400    24%  
    IOB Flip Flops/Latches:              32

Specific Feature Utilization:
 Number of Block RAM/FIFO:                1  out of    445     0%  
    Number using Block RAM only:          1
 Number of BUFG/BUFGCTRLs:                3  out of     32     9%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------+
Clock Signal                                                     | Clock buffer(FF name)                                                                                                                             | Load  |
-----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------+
clk                                                              | BUFGP                                                                                                                                             | 32    |
clkd_3                                                           | BUFG                                                                                                                                              | 372   |
clkd_0                                                           | BUFG                                                                                                                                              | 2085  |
clkd_2                                                           | NONE(IF/readinstru1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)| 1     |
MEM/clkd[0]_WriteMem_AND_178_o(MEM/clkd[0]_WriteMem_AND_178_o1:O)| NONE(*)(MEM/m1/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SP.WIDE_PRIM18.ram)     | 1     |
-----------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------+-------+
(*) This 1 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 2.990ns (Maximum Frequency: 334.413MHz)
   Minimum input arrival time before clock: 1.044ns
   Maximum output required time after clock: 0.695ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.834ns (frequency: 545.256MHz)
  Total number of paths / destination ports: 528 / 32
-------------------------------------------------------------------------
Delay:               1.834ns (Levels of Logic = 33)
  Source:            clkd_0 (FF)
  Destination:       clkd_31 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: clkd_0 to clkd_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.282   0.413  clkd_0 (clkd_0)
     INV:I->O              1   0.067   0.000  Mcount_clkd_lut<0>_INV_0 (Mcount_clkd_lut<0>)
     MUXCY:S->O            1   0.291   0.000  Mcount_clkd_cy<0> (Mcount_clkd_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  Mcount_clkd_cy<1> (Mcount_clkd_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  Mcount_clkd_cy<2> (Mcount_clkd_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  Mcount_clkd_cy<3> (Mcount_clkd_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  Mcount_clkd_cy<4> (Mcount_clkd_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  Mcount_clkd_cy<5> (Mcount_clkd_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  Mcount_clkd_cy<6> (Mcount_clkd_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  Mcount_clkd_cy<7> (Mcount_clkd_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  Mcount_clkd_cy<8> (Mcount_clkd_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  Mcount_clkd_cy<9> (Mcount_clkd_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  Mcount_clkd_cy<10> (Mcount_clkd_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  Mcount_clkd_cy<11> (Mcount_clkd_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  Mcount_clkd_cy<12> (Mcount_clkd_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  Mcount_clkd_cy<13> (Mcount_clkd_cy<13>)
     MUXCY:CI->O           1   0.015   0.000  Mcount_clkd_cy<14> (Mcount_clkd_cy<14>)
     MUXCY:CI->O           1   0.015   0.000  Mcount_clkd_cy<15> (Mcount_clkd_cy<15>)
     MUXCY:CI->O           1   0.015   0.000  Mcount_clkd_cy<16> (Mcount_clkd_cy<16>)
     MUXCY:CI->O           1   0.015   0.000  Mcount_clkd_cy<17> (Mcount_clkd_cy<17>)
     MUXCY:CI->O           1   0.015   0.000  Mcount_clkd_cy<18> (Mcount_clkd_cy<18>)
     MUXCY:CI->O           1   0.015   0.000  Mcount_clkd_cy<19> (Mcount_clkd_cy<19>)
     MUXCY:CI->O           1   0.015   0.000  Mcount_clkd_cy<20> (Mcount_clkd_cy<20>)
     MUXCY:CI->O           1   0.015   0.000  Mcount_clkd_cy<21> (Mcount_clkd_cy<21>)
     MUXCY:CI->O           1   0.015   0.000  Mcount_clkd_cy<22> (Mcount_clkd_cy<22>)
     MUXCY:CI->O           1   0.015   0.000  Mcount_clkd_cy<23> (Mcount_clkd_cy<23>)
     MUXCY:CI->O           1   0.015   0.000  Mcount_clkd_cy<24> (Mcount_clkd_cy<24>)
     MUXCY:CI->O           1   0.015   0.000  Mcount_clkd_cy<25> (Mcount_clkd_cy<25>)
     MUXCY:CI->O           1   0.015   0.000  Mcount_clkd_cy<26> (Mcount_clkd_cy<26>)
     MUXCY:CI->O           1   0.015   0.000  Mcount_clkd_cy<27> (Mcount_clkd_cy<27>)
     MUXCY:CI->O           1   0.015   0.000  Mcount_clkd_cy<28> (Mcount_clkd_cy<28>)
     MUXCY:CI->O           1   0.015   0.000  Mcount_clkd_cy<29> (Mcount_clkd_cy<29>)
     MUXCY:CI->O           0   0.015   0.000  Mcount_clkd_cy<30> (Mcount_clkd_cy<30>)
     XORCY:CI->O           1   0.320   0.000  Mcount_clkd_xor<31> (Result<31>)
     FD:D                      0.011          clkd_31
    ----------------------------------------
    Total                      1.834ns (1.421ns logic, 0.413ns route)
                                       (77.5% logic, 22.5% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkd_3'
  Clock period: 2.306ns (frequency: 433.651MHz)
  Total number of paths / destination ports: 2609 / 209
-------------------------------------------------------------------------
Delay:               2.306ns (Levels of Logic = 34)
  Source:            IF/InstruAddr_0 (FF)
  Destination:       IF/InstruAddr_31 (FF)
  Source Clock:      clkd_3 rising
  Destination Clock: clkd_3 rising

  Data Path: IF/InstruAddr_0 to IF/InstruAddr_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.282   0.413  IF/InstruAddr_0 (IF/InstruAddr_0)
     INV:I->O              1   0.067   0.000  IF/Madd_PCplus4_lut<0>_INV_0 (IF/Madd_PCplus4_lut<0>)
     MUXCY:S->O            1   0.291   0.000  IF/Madd_PCplus4_cy<0> (IF/Madd_PCplus4_cy<0>)
     MUXCY:CI->O           1   0.015   0.000  IF/Madd_PCplus4_cy<1> (IF/Madd_PCplus4_cy<1>)
     MUXCY:CI->O           1   0.015   0.000  IF/Madd_PCplus4_cy<2> (IF/Madd_PCplus4_cy<2>)
     MUXCY:CI->O           1   0.015   0.000  IF/Madd_PCplus4_cy<3> (IF/Madd_PCplus4_cy<3>)
     MUXCY:CI->O           1   0.015   0.000  IF/Madd_PCplus4_cy<4> (IF/Madd_PCplus4_cy<4>)
     MUXCY:CI->O           1   0.015   0.000  IF/Madd_PCplus4_cy<5> (IF/Madd_PCplus4_cy<5>)
     MUXCY:CI->O           1   0.015   0.000  IF/Madd_PCplus4_cy<6> (IF/Madd_PCplus4_cy<6>)
     MUXCY:CI->O           1   0.015   0.000  IF/Madd_PCplus4_cy<7> (IF/Madd_PCplus4_cy<7>)
     MUXCY:CI->O           1   0.015   0.000  IF/Madd_PCplus4_cy<8> (IF/Madd_PCplus4_cy<8>)
     MUXCY:CI->O           1   0.015   0.000  IF/Madd_PCplus4_cy<9> (IF/Madd_PCplus4_cy<9>)
     MUXCY:CI->O           1   0.015   0.000  IF/Madd_PCplus4_cy<10> (IF/Madd_PCplus4_cy<10>)
     MUXCY:CI->O           1   0.015   0.000  IF/Madd_PCplus4_cy<11> (IF/Madd_PCplus4_cy<11>)
     MUXCY:CI->O           1   0.015   0.000  IF/Madd_PCplus4_cy<12> (IF/Madd_PCplus4_cy<12>)
     MUXCY:CI->O           1   0.015   0.000  IF/Madd_PCplus4_cy<13> (IF/Madd_PCplus4_cy<13>)
     MUXCY:CI->O           1   0.015   0.000  IF/Madd_PCplus4_cy<14> (IF/Madd_PCplus4_cy<14>)
     MUXCY:CI->O           1   0.015   0.000  IF/Madd_PCplus4_cy<15> (IF/Madd_PCplus4_cy<15>)
     MUXCY:CI->O           1   0.015   0.000  IF/Madd_PCplus4_cy<16> (IF/Madd_PCplus4_cy<16>)
     MUXCY:CI->O           1   0.015   0.000  IF/Madd_PCplus4_cy<17> (IF/Madd_PCplus4_cy<17>)
     MUXCY:CI->O           1   0.015   0.000  IF/Madd_PCplus4_cy<18> (IF/Madd_PCplus4_cy<18>)
     MUXCY:CI->O           1   0.015   0.000  IF/Madd_PCplus4_cy<19> (IF/Madd_PCplus4_cy<19>)
     MUXCY:CI->O           1   0.015   0.000  IF/Madd_PCplus4_cy<20> (IF/Madd_PCplus4_cy<20>)
     MUXCY:CI->O           1   0.015   0.000  IF/Madd_PCplus4_cy<21> (IF/Madd_PCplus4_cy<21>)
     MUXCY:CI->O           1   0.015   0.000  IF/Madd_PCplus4_cy<22> (IF/Madd_PCplus4_cy<22>)
     MUXCY:CI->O           1   0.015   0.000  IF/Madd_PCplus4_cy<23> (IF/Madd_PCplus4_cy<23>)
     MUXCY:CI->O           1   0.015   0.000  IF/Madd_PCplus4_cy<24> (IF/Madd_PCplus4_cy<24>)
     MUXCY:CI->O           1   0.015   0.000  IF/Madd_PCplus4_cy<25> (IF/Madd_PCplus4_cy<25>)
     MUXCY:CI->O           1   0.015   0.000  IF/Madd_PCplus4_cy<26> (IF/Madd_PCplus4_cy<26>)
     MUXCY:CI->O           1   0.015   0.000  IF/Madd_PCplus4_cy<27> (IF/Madd_PCplus4_cy<27>)
     MUXCY:CI->O           1   0.015   0.000  IF/Madd_PCplus4_cy<28> (IF/Madd_PCplus4_cy<28>)
     MUXCY:CI->O           1   0.015   0.000  IF/Madd_PCplus4_cy<29> (IF/Madd_PCplus4_cy<29>)
     MUXCY:CI->O           0   0.015   0.000  IF/Madd_PCplus4_cy<30> (IF/Madd_PCplus4_cy<30>)
     XORCY:CI->O           2   0.320   0.419  IF/Madd_PCplus4_xor<31> (IF/PCplus4<31>)
     LUT3:I2->O            1   0.053   0.000  IF/zeroandbranch/Mmux_s251 (IF/pcsel1<31>)
     FD:D                      0.011          IF/InstruAddr_31
    ----------------------------------------
    Total                      2.306ns (1.474ns logic, 0.832ns route)
                                       (63.9% logic, 36.1% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clkd_0'
  Clock period: 2.990ns (frequency: 334.413MHz)
  Total number of paths / destination ports: 94240 / 1984
-------------------------------------------------------------------------
Delay:               2.990ns (Levels of Logic = 5)
  Source:            ID/RegFile/iRegf_0_863 (FF)
  Destination:       ID/RegFile/oRegf_0_1023 (FF)
  Source Clock:      clkd_0 rising
  Destination Clock: clkd_0 rising

  Data Path: ID/RegFile/iRegf_0_863 to ID/RegFile/oRegf_0_1023
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             4   0.282   0.655  ID/RegFile/iRegf_0_863 (ID/RegFile/iRegf_0_863)
     LUT6:I2->O            1   0.053   0.635  ID/RegFile/Mmux_regW[4]_iRegf[31][31]_wide_mux_39_OUT_873 (ID/RegFile/Mmux_regW[4]_iRegf[31][31]_wide_mux_39_OUT_873)
     LUT6:I2->O            1   0.053   0.000  ID/RegFile/Mmux_regW[4]_iRegf[31][31]_wide_mux_39_OUT_324 (ID/RegFile/Mmux_regW[4]_iRegf[31][31]_wide_mux_39_OUT_324)
     MUXF7:I1->O          31   0.217   0.565  ID/RegFile/Mmux_regW[4]_iRegf[31][31]_wide_mux_39_OUT_2_f7_23 (ID/RegFile/regW[4]_iRegf[31][31]_wide_mux_39_OUT<31>)
     LUT4:I3->O            1   0.053   0.413  ID/RegFile/Mmux_oRegf[31][31]_regB[4]_mux_141_OUT251 (ID/RegFile/Mmux_oRegf[31][31]_regB[4]_mux_141_OUT25)
     LUT5:I4->O            1   0.053   0.000  ID/RegFile/Mmux_oRegf[31][31]_regB[4]_mux_141_OUT252 (ID/RegFile/oRegf[31][31]_regB[4]_mux_141_OUT<31>)
     FDR:D                     0.011          ID/RegFile/oRegf_0_63
    ----------------------------------------
    Total                      2.990ns (0.722ns logic, 2.268ns route)
                                       (24.1% logic, 75.9% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clkd_0'
  Total number of paths / destination ports: 1984 / 1984
-------------------------------------------------------------------------
Offset:              1.044ns (Levels of Logic = 1)
  Source:            s<1> (PAD)
  Destination:       ID/RegFile/oRegf_0_1023 (FF)
  Destination Clock: clkd_0 rising

  Data Path: s<1> to ID/RegFile/oRegf_0_1023
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O          1984   0.000   0.719  s_1_IBUF (s_1_IBUF)
     FDRE:R                    0.325          ID/RegFile/iRegf_0_32
    ----------------------------------------
    Total                      1.044ns (0.325ns logic, 0.719ns route)
                                       (31.1% logic, 68.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 32 / 32
-------------------------------------------------------------------------
Offset:              0.695ns (Levels of Logic = 1)
  Source:            clkd_0 (FF)
  Destination:       clkd_out<0> (PAD)
  Source Clock:      clk rising

  Data Path: clkd_0 to clkd_out<0>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.282   0.413  clkd_0 (clkd_0)
     OBUF:I->O                 0.000          clkd_out_0_OBUF (clkd_out<0>)
    ----------------------------------------
    Total                      0.695ns (0.282ns logic, 0.413ns route)
                                       (40.6% logic, 59.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clkd_3'
  Total number of paths / destination ports: 64 / 64
-------------------------------------------------------------------------
Offset:              0.687ns (Levels of Logic = 1)
  Source:            IF/PCout_31 (FF)
  Destination:       PC_out<31> (PAD)
  Source Clock:      clkd_3 rising

  Data Path: IF/PCout_31 to PC_out<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.282   0.405  IF/PCout_31 (IF/PCout_31)
     OBUF:I->O                 0.000          PC_out_31_OBUF (PC_out<31>)
    ----------------------------------------
    Total                      0.687ns (0.282ns logic, 0.405ns route)
                                       (41.0% logic, 59.0% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock MEM/clkd[0]_WriteMem_AND_178_o
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkd_0         |    1.305|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    1.834|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clkd_0
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkd_0         |    2.990|         |         |         |
clkd_3         |   16.925|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clkd_2
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clkd_3         |    1.174|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clkd_3
------------------------------+---------+---------+---------+---------+
                              | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                  |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
------------------------------+---------+---------+---------+---------+
MEM/clkd[0]_WriteMem_AND_178_o|    2.490|         |         |         |
clkd_0                        |    1.900|         |         |         |
clkd_2                        |    2.496|         |         |         |
clkd_3                        |    2.306|         |         |         |
------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 41.00 secs
Total CPU time to Xst completion: 41.10 secs
 
--> 

Total memory usage is 467908 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :  113 (   0 filtered)
Number of infos    :   24 (   0 filtered)

