
5. Printing statistics.

=== $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1 ===

   Number of wires:                 17
   Number of wire bits:            167
   Number of public wires:          17
   Number of public wire bits:     167
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $dff                            2
     $dffe                           2
     $mux                            1
     td_fused_top_ap_hadd_0_full_dsp_16      1

=== FPAddSub ===

   Number of wires:                 45
   Number of wire bits:            591
   Number of public wires:          45
   Number of public wire bits:     591
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $mux                            9
     FPAddSub_AlignModule            1
     FPAddSub_AlignShift1            1
     FPAddSub_AlignShift2            1
     FPAddSub_ExceptionModule        1
     FPAddSub_ExecutionModule        1
     FPAddSub_NormalizeModule        1
     FPAddSub_NormalizeShift1        1
     FPAddSub_NormalizeShift2        1
     FPAddSub_PrealignModule         1
     FPAddSub_RoundModule            1

=== FPAddSub_AlignModule ===

   Number of wires:                  8
   Number of wire bits:             71
   Number of public wires:           8
   Number of public wire bits:      71
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  5
     $lt                             1
     $mux                            4

=== FPAddSub_AlignShift1 ===

   Number of wires:                 12
   Number of wire bits:             74
   Number of public wires:           6
   Number of public wire bits:      68
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 18
     $eq                             3
     $logic_not                      1
     $mux                            1
     $pmux                          11
     $reduce_or                      2

=== FPAddSub_AlignShift2 ===

   Number of wires:                 11
   Number of wire bits:             63
   Number of public wires:           5
   Number of public wire bits:      57
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 17
     $eq                             3
     $logic_not                      1
     $pmux                          11
     $reduce_or                      2

=== FPAddSub_ExceptionModule ===

   Number of wires:                 23
   Number of wire bits:             61
   Number of public wires:          13
   Number of public wire bits:      51
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 15
     $and                            4
     $logic_not                      1
     $not                            2
     $or                             5
     $reduce_and                     1
     $reduce_or                      2

=== FPAddSub_ExecutionModule ===

   Number of wires:                 12
   Number of wire bits:             79
   Number of public wires:           9
   Number of public wire bits:      44
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $add                            1
     $mux                            2
     $sub                            1
     $xor                            2

=== FPAddSub_NormalizeModule ===

   Number of wires:                 16
   Number of wire bits:            116
   Number of public wires:           4
   Number of public wire bits:      56
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $mux                           14

=== FPAddSub_NormalizeShift1 ===

   Number of wires:                 19
   Number of wire bits:            152
   Number of public wires:           7
   Number of public wire bits:     140
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 20
     $eq                             6
     $logic_not                      2
     $pmux                           8
     $reduce_or                      4

=== FPAddSub_NormalizeShift2 ===

   Number of wires:                 14
   Number of wire bits:             62
   Number of public wires:          13
   Number of public wire bits:      61
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $add                            1
     $logic_not                      1
     $mux                            1
     $reduce_or                      2
     $sub                            1

=== FPAddSub_PrealignModule ===

   Number of wires:                 30
   Number of wire bits:            295
   Number of public wires:          16
   Number of public wire bits:      95
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 19
     $add                            4
     $and                            4
     $logic_not                      2
     $not                            2
     $or                             3
     $reduce_and                     2
     $reduce_or                      2

=== FPAddSub_RoundModule ===

   Number of wires:                 35
   Number of wire bits:            124
   Number of public wires:          19
   Number of public wire bits:      72
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $add                            2
     $and                            7
     $mux                            4
     $not                            2
     $or                             5
     $xor                            2

=== td_fused_top_ap_hadd_0_full_dsp_16 ===

   Number of wires:                  6
   Number of wire bits:             51
   Number of public wires:           6
   Number of public wire bits:      51
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     FPAddSub                        1

=== td_fused_top_tdf3_accum_2 ===

   Number of wires:                 41
   Number of wire bits:            202
   Number of public wires:          28
   Number of public wire bits:     183
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 29
     $add                            1
     $and                            3
     $dffe                           1
     $eq                             5
     $mux                            8
     $not                            2
     $or                             1
     $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1      1
     $pmux                           1
     $reduce_or                      1
     $sdff                           3
     $sdffe                          2

=== design hierarchy ===

   td_fused_top_tdf3_accum_2         1
     $paramod$c414455ae88fca9ac64260ff619bba7437d661cf\td_fused_top_hadd_16ns_16ns_16_2_full_dsp_1      1
       td_fused_top_ap_hadd_0_full_dsp_16      1
         FPAddSub                    1
           FPAddSub_AlignModule      1
           FPAddSub_AlignShift1      1
           FPAddSub_AlignShift2      1
           FPAddSub_ExceptionModule      1
           FPAddSub_ExecutionModule      1
           FPAddSub_NormalizeModule      1
           FPAddSub_NormalizeShift1      1
           FPAddSub_NormalizeShift2      1
           FPAddSub_PrealignModule      1
           FPAddSub_RoundModule      1

   Number of wires:                289
   Number of wire bits:           2108
   Number of public wires:         196
   Number of public wire bits:    1707
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                184
     $add                            9
     $and                           18
     $dff                            2
     $dffe                           3
     $eq                            17
     $logic_not                      8
     $lt                             1
     $mux                           44
     $not                            8
     $or                            14
     $pmux                          31
     $reduce_and                     3
     $reduce_or                     15
     $sdff                           3
     $sdffe                          2
     $sub                            2
     $xor                            4

