{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1523124534506 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Standard Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1523124534524 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Apr 07 21:08:53 2018 " "Processing started: Sat Apr 07 21:08:53 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1523124534524 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523124534524 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pin-pong -c project_1 " "Command: quartus_map --read_settings_files=on --write_settings_files=off pin-pong -c project_1" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523124534524 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1523124536466 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1523124536467 ""}
{ "Warning" "WVRFX_L2_VERI_ID_IS_SV_KEYWORD" "bit project_1.v(8) " "Verilog HDL Declaration warning at project_1.v(8): \"bit\" is SystemVerilog-2005 keyword" {  } { { "project_1/project_1.v" "" { Text "D:/My_projects/Quartus_projects/FPGA_VGA/pre-mipsfpga-master_1/pinpong/project_1/project_1.v" 8 0 0 } }  } 0 10463 "Verilog HDL Declaration warning at %2!s!: \"%1!s!\" is SystemVerilog-2005 keyword" 0 0 "Analysis & Synthesis" 0 -1 1523124569815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project_1/project_1.v 1 1 " "Found 1 design units, including 1 entities, in source file project_1/project_1.v" { { "Info" "ISGN_ENTITY_NAME" "1 ps2 " "Found entity 1: ps2" {  } { { "project_1/project_1.v" "" { Text "D:/My_projects/Quartus_projects/FPGA_VGA/pre-mipsfpga-master_1/pinpong/project_1/project_1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523124569819 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523124569819 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project_1/project_1.bdf 1 1 " "Found 1 design units, including 1 entities, in source file project_1/project_1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 project_1 " "Found entity 1: project_1" {  } { { "project_1/project_1.bdf" "" { Schematic "D:/My_projects/Quartus_projects/FPGA_VGA/pre-mipsfpga-master_1/pinpong/project_1/project_1.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523124569823 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523124569823 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project_1/main.bdf 1 1 " "Found 1 design units, including 1 entities, in source file project_1/main.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "project_1/main.bdf" "" { Schematic "D:/My_projects/Quartus_projects/FPGA_VGA/pre-mipsfpga-master_1/pinpong/project_1/main.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523124569826 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523124569826 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altpll altpll.v " "Entity \"altpll\" obtained from \"altpll.v\" instead of from Quartus Prime megafunction library" {  } { { "altpll.v" "" { Text "D:/My_projects/Quartus_projects/FPGA_VGA/pre-mipsfpga-master_1/pinpong/altpll.v" 8 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1523124569830 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpll " "Found entity 1: altpll" {  } { { "altpll.v" "" { Text "D:/My_projects/Quartus_projects/FPGA_VGA/pre-mipsfpga-master_1/pinpong/altpll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523124569831 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523124569831 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "altpll/altpll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file altpll/altpll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 altpll_0002 " "Found entity 1: altpll_0002" {  } { { "altpll/altpll_0002.v" "" { Text "D:/My_projects/Quartus_projects/FPGA_VGA/pre-mipsfpga-master_1/pinpong/altpll/altpll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523124569837 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523124569837 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aplpll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file aplpll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 aplpll-rtl " "Found design unit 1: aplpll-rtl" {  } { { "aplpll.vhd" "" { Text "D:/My_projects/Quartus_projects/FPGA_VGA/pre-mipsfpga-master_1/pinpong/aplpll.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523124571336 ""} { "Info" "ISGN_ENTITY_NAME" "1 aplpll " "Found entity 1: aplpll" {  } { { "aplpll.vhd" "" { Text "D:/My_projects/Quartus_projects/FPGA_VGA/pre-mipsfpga-master_1/pinpong/aplpll.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523124571336 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523124571336 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "aplpll/aplpll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file aplpll/aplpll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 aplpll_0002 " "Found entity 1: aplpll_0002" {  } { { "aplpll/aplpll_0002.v" "" { Text "D:/My_projects/Quartus_projects/FPGA_VGA/pre-mipsfpga-master_1/pinpong/aplpll/aplpll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523124571342 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523124571342 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project_1/hvsync.v 1 1 " "Found 1 design units, including 1 entities, in source file project_1/hvsync.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga " "Found entity 1: vga" {  } { { "project_1/hvsync.v" "" { Text "D:/My_projects/Quartus_projects/FPGA_VGA/pre-mipsfpga-master_1/pinpong/project_1/hvsync.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523124571347 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523124571347 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "game.v(89) " "Verilog HDL information at game.v(89): always construct contains both blocking and non-blocking assignments" {  } { { "project_1/game.v" "" { Text "D:/My_projects/Quartus_projects/FPGA_VGA/pre-mipsfpga-master_1/pinpong/project_1/game.v" 89 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1523124571357 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "project_1/game.v 1 1 " "Found 1 design units, including 1 entities, in source file project_1/game.v" { { "Info" "ISGN_ENTITY_NAME" "1 game " "Found entity 1: game" {  } { { "project_1/game.v" "" { Text "D:/My_projects/Quartus_projects/FPGA_VGA/pre-mipsfpga-master_1/pinpong/project_1/game.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523124571359 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523124571359 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "apll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file apll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 apll-rtl " "Found design unit 1: apll-rtl" {  } { { "apll.vhd" "" { Text "D:/My_projects/Quartus_projects/FPGA_VGA/pre-mipsfpga-master_1/pinpong/apll.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523124571363 ""} { "Info" "ISGN_ENTITY_NAME" "1 apll " "Found entity 1: apll" {  } { { "apll.vhd" "" { Text "D:/My_projects/Quartus_projects/FPGA_VGA/pre-mipsfpga-master_1/pinpong/apll.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523124571363 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523124571363 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "apll/apll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file apll/apll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 apll_0002 " "Found entity 1: apll_0002" {  } { { "apll/apll_0002.v" "" { Text "D:/My_projects/Quartus_projects/FPGA_VGA/pre-mipsfpga-master_1/pinpong/apll/apll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523124571367 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523124571367 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgapll.v 1 1 " "Found 1 design units, including 1 entities, in source file vgapll.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgapll " "Found entity 1: vgapll" {  } { { "vgapll.v" "" { Text "D:/My_projects/Quartus_projects/FPGA_VGA/pre-mipsfpga-master_1/pinpong/vgapll.v" 8 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523124571371 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523124571371 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vgapll/vgapll_0002.v 1 1 " "Found 1 design units, including 1 entities, in source file vgapll/vgapll_0002.v" { { "Info" "ISGN_ENTITY_NAME" "1 vgapll_0002 " "Found entity 1: vgapll_0002" {  } { { "vgapll/vgapll_0002.v" "" { Text "D:/My_projects/Quartus_projects/FPGA_VGA/pre-mipsfpga-master_1/pinpong/vgapll/vgapll_0002.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523124571377 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523124571377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "output_files/dev.v 1 1 " "Found 1 design units, including 1 entities, in source file output_files/dev.v" { { "Info" "ISGN_ENTITY_NAME" "1 clk " "Found entity 1: clk" {  } { { "output_files/dev.v" "" { Text "D:/My_projects/Quartus_projects/FPGA_VGA/pre-mipsfpga-master_1/pinpong/output_files/dev.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1523124571382 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523124571382 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1523124571499 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:inst " "Elaborating entity \"vga\" for hierarchy \"vga:inst\"" {  } { { "project_1/main.bdf" "inst" { Schematic "D:/My_projects/Quartus_projects/FPGA_VGA/pre-mipsfpga-master_1/pinpong/project_1/main.bdf" { { 400 456 680 544 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523124571505 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "count hvsync.v(31) " "Verilog HDL or VHDL warning at hvsync.v(31): object \"count\" assigned a value but never read" {  } { { "project_1/hvsync.v" "" { Text "D:/My_projects/Quartus_projects/FPGA_VGA/pre-mipsfpga-master_1/pinpong/project_1/hvsync.v" 31 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1523124571510 "|main|vga:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i hvsync.v(32) " "Verilog HDL or VHDL warning at hvsync.v(32): object \"i\" assigned a value but never read" {  } { { "project_1/hvsync.v" "" { Text "D:/My_projects/Quartus_projects/FPGA_VGA/pre-mipsfpga-master_1/pinpong/project_1/hvsync.v" 32 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1523124571510 "|main|vga:inst"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "coun hvsync.v(36) " "Verilog HDL or VHDL warning at hvsync.v(36): object \"coun\" assigned a value but never read" {  } { { "project_1/hvsync.v" "" { Text "D:/My_projects/Quartus_projects/FPGA_VGA/pre-mipsfpga-master_1/pinpong/project_1/hvsync.v" 36 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1523124571510 "|main|vga:inst"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgapll vgapll:inst9 " "Elaborating entity \"vgapll\" for hierarchy \"vgapll:inst9\"" {  } { { "project_1/main.bdf" "inst9" { Schematic "D:/My_projects/Quartus_projects/FPGA_VGA/pre-mipsfpga-master_1/pinpong/project_1/main.bdf" { { 360 160 320 504 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523124571513 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vgapll_0002 vgapll:inst9\|vgapll_0002:vgapll_inst " "Elaborating entity \"vgapll_0002\" for hierarchy \"vgapll:inst9\|vgapll_0002:vgapll_inst\"" {  } { { "vgapll.v" "vgapll_inst" { Text "D:/My_projects/Quartus_projects/FPGA_VGA/pre-mipsfpga-master_1/pinpong/vgapll.v" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523124571517 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_pll vgapll:inst9\|vgapll_0002:vgapll_inst\|altera_pll:altera_pll_i " "Elaborating entity \"altera_pll\" for hierarchy \"vgapll:inst9\|vgapll_0002:vgapll_inst\|altera_pll:altera_pll_i\"" {  } { { "vgapll/vgapll_0002.v" "altera_pll_i" { Text "D:/My_projects/Quartus_projects/FPGA_VGA/pre-mipsfpga-master_1/pinpong/vgapll/vgapll_0002.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523124571640 ""}
{ "Info" "IVRFX_MULTI_DIMENSION_OBJECT_INFO" "wire_to_nowhere_64 " "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"wire_to_nowhere_64\" into its bus" {  } {  } 0 10008 "Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array \"%1!s!\" into its bus" 0 0 "Analysis & Synthesis" 0 -1 1523124571647 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vgapll:inst9\|vgapll_0002:vgapll_inst\|altera_pll:altera_pll_i " "Elaborated megafunction instantiation \"vgapll:inst9\|vgapll_0002:vgapll_inst\|altera_pll:altera_pll_i\"" {  } { { "vgapll/vgapll_0002.v" "" { Text "D:/My_projects/Quartus_projects/FPGA_VGA/pre-mipsfpga-master_1/pinpong/vgapll/vgapll_0002.v" 85 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523124571647 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vgapll:inst9\|vgapll_0002:vgapll_inst\|altera_pll:altera_pll_i " "Instantiated megafunction \"vgapll:inst9\|vgapll_0002:vgapll_inst\|altera_pll:altera_pll_i\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "fractional_vco_multiplier false " "Parameter \"fractional_vco_multiplier\" = \"false\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523124571649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "reference_clock_frequency 50.0 MHz " "Parameter \"reference_clock_frequency\" = \"50.0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523124571649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode normal " "Parameter \"operation_mode\" = \"normal\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523124571649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "number_of_clocks 1 " "Parameter \"number_of_clocks\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523124571649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency0 106.500000 MHz " "Parameter \"output_clock_frequency0\" = \"106.500000 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523124571649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift0 0 ps " "Parameter \"phase_shift0\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523124571649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle0 50 " "Parameter \"duty_cycle0\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523124571649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency1 0 MHz " "Parameter \"output_clock_frequency1\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523124571649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift1 0 ps " "Parameter \"phase_shift1\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523124571649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle1 50 " "Parameter \"duty_cycle1\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523124571649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency2 0 MHz " "Parameter \"output_clock_frequency2\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523124571649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift2 0 ps " "Parameter \"phase_shift2\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523124571649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle2 50 " "Parameter \"duty_cycle2\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523124571649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency3 0 MHz " "Parameter \"output_clock_frequency3\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523124571649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift3 0 ps " "Parameter \"phase_shift3\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523124571649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle3 50 " "Parameter \"duty_cycle3\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523124571649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency4 0 MHz " "Parameter \"output_clock_frequency4\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523124571649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift4 0 ps " "Parameter \"phase_shift4\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523124571649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle4 50 " "Parameter \"duty_cycle4\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523124571649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency5 0 MHz " "Parameter \"output_clock_frequency5\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523124571649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift5 0 ps " "Parameter \"phase_shift5\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523124571649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle5 50 " "Parameter \"duty_cycle5\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523124571649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency6 0 MHz " "Parameter \"output_clock_frequency6\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523124571649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift6 0 ps " "Parameter \"phase_shift6\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523124571649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle6 50 " "Parameter \"duty_cycle6\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523124571649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency7 0 MHz " "Parameter \"output_clock_frequency7\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523124571649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift7 0 ps " "Parameter \"phase_shift7\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523124571649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle7 50 " "Parameter \"duty_cycle7\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523124571649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency8 0 MHz " "Parameter \"output_clock_frequency8\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523124571649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift8 0 ps " "Parameter \"phase_shift8\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523124571649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle8 50 " "Parameter \"duty_cycle8\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523124571649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency9 0 MHz " "Parameter \"output_clock_frequency9\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523124571649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift9 0 ps " "Parameter \"phase_shift9\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523124571649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle9 50 " "Parameter \"duty_cycle9\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523124571649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency10 0 MHz " "Parameter \"output_clock_frequency10\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523124571649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift10 0 ps " "Parameter \"phase_shift10\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523124571649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle10 50 " "Parameter \"duty_cycle10\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523124571649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency11 0 MHz " "Parameter \"output_clock_frequency11\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523124571649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift11 0 ps " "Parameter \"phase_shift11\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523124571649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle11 50 " "Parameter \"duty_cycle11\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523124571649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency12 0 MHz " "Parameter \"output_clock_frequency12\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523124571649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift12 0 ps " "Parameter \"phase_shift12\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523124571649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle12 50 " "Parameter \"duty_cycle12\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523124571649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency13 0 MHz " "Parameter \"output_clock_frequency13\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523124571649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift13 0 ps " "Parameter \"phase_shift13\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523124571649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle13 50 " "Parameter \"duty_cycle13\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523124571649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency14 0 MHz " "Parameter \"output_clock_frequency14\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523124571649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift14 0 ps " "Parameter \"phase_shift14\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523124571649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle14 50 " "Parameter \"duty_cycle14\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523124571649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency15 0 MHz " "Parameter \"output_clock_frequency15\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523124571649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift15 0 ps " "Parameter \"phase_shift15\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523124571649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle15 50 " "Parameter \"duty_cycle15\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523124571649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency16 0 MHz " "Parameter \"output_clock_frequency16\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523124571649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift16 0 ps " "Parameter \"phase_shift16\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523124571649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle16 50 " "Parameter \"duty_cycle16\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523124571649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "output_clock_frequency17 0 MHz " "Parameter \"output_clock_frequency17\" = \"0 MHz\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523124571649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "phase_shift17 0 ps " "Parameter \"phase_shift17\" = \"0 ps\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523124571649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "duty_cycle17 50 " "Parameter \"duty_cycle17\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523124571649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type General " "Parameter \"pll_type\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523124571649 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_subtype General " "Parameter \"pll_subtype\" = \"General\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1523124571649 ""}  } { { "vgapll/vgapll_0002.v" "" { Text "D:/My_projects/Quartus_projects/FPGA_VGA/pre-mipsfpga-master_1/pinpong/vgapll/vgapll_0002.v" 85 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1523124571649 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "clk clk:inst4 " "Elaborating entity \"clk\" for hierarchy \"clk:inst4\"" {  } { { "project_1/main.bdf" "inst4" { Schematic "D:/My_projects/Quartus_projects/FPGA_VGA/pre-mipsfpga-master_1/pinpong/project_1/main.bdf" { { 768 408 600 848 "inst4" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523124571656 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "game game:inst3 " "Elaborating entity \"game\" for hierarchy \"game:inst3\"" {  } { { "project_1/main.bdf" "inst3" { Schematic "D:/My_projects/Quartus_projects/FPGA_VGA/pre-mipsfpga-master_1/pinpong/project_1/main.bdf" { { 576 856 1112 752 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523124571659 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "s game.v(43) " "Verilog HDL or VHDL warning at game.v(43): object \"s\" assigned a value but never read" {  } { { "project_1/game.v" "" { Text "D:/My_projects/Quartus_projects/FPGA_VGA/pre-mipsfpga-master_1/pinpong/project_1/game.v" 43 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1523124571665 "|main|game:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 game.v(50) " "Verilog HDL assignment warning at game.v(50): truncated value with size 32 to match size of target (12)" {  } { { "project_1/game.v" "" { Text "D:/My_projects/Quartus_projects/FPGA_VGA/pre-mipsfpga-master_1/pinpong/project_1/game.v" 50 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523124571665 "|main|game:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 game.v(51) " "Verilog HDL assignment warning at game.v(51): truncated value with size 32 to match size of target (12)" {  } { { "project_1/game.v" "" { Text "D:/My_projects/Quartus_projects/FPGA_VGA/pre-mipsfpga-master_1/pinpong/project_1/game.v" 51 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523124571665 "|main|game:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 game.v(52) " "Verilog HDL assignment warning at game.v(52): truncated value with size 32 to match size of target (12)" {  } { { "project_1/game.v" "" { Text "D:/My_projects/Quartus_projects/FPGA_VGA/pre-mipsfpga-master_1/pinpong/project_1/game.v" 52 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523124571665 "|main|game:inst3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "goal game.v(57) " "Verilog HDL Always Construct warning at game.v(57): variable \"goal\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project_1/game.v" "" { Text "D:/My_projects/Quartus_projects/FPGA_VGA/pre-mipsfpga-master_1/pinpong/project_1/game.v" 57 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1523124571665 "|main|game:inst3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "goal_2 game.v(74) " "Verilog HDL Always Construct warning at game.v(74): variable \"goal_2\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project_1/game.v" "" { Text "D:/My_projects/Quartus_projects/FPGA_VGA/pre-mipsfpga-master_1/pinpong/project_1/game.v" 74 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1523124571665 "|main|game:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 game.v(94) " "Verilog HDL assignment warning at game.v(94): truncated value with size 32 to match size of target (12)" {  } { { "project_1/game.v" "" { Text "D:/My_projects/Quartus_projects/FPGA_VGA/pre-mipsfpga-master_1/pinpong/project_1/game.v" 94 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523124571666 "|main|game:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 game.v(102) " "Verilog HDL assignment warning at game.v(102): truncated value with size 32 to match size of target (12)" {  } { { "project_1/game.v" "" { Text "D:/My_projects/Quartus_projects/FPGA_VGA/pre-mipsfpga-master_1/pinpong/project_1/game.v" 102 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523124571666 "|main|game:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 game.v(104) " "Verilog HDL assignment warning at game.v(104): truncated value with size 32 to match size of target (12)" {  } { { "project_1/game.v" "" { Text "D:/My_projects/Quartus_projects/FPGA_VGA/pre-mipsfpga-master_1/pinpong/project_1/game.v" 104 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523124571666 "|main|game:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 game.v(109) " "Verilog HDL assignment warning at game.v(109): truncated value with size 32 to match size of target (12)" {  } { { "project_1/game.v" "" { Text "D:/My_projects/Quartus_projects/FPGA_VGA/pre-mipsfpga-master_1/pinpong/project_1/game.v" 109 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523124571666 "|main|game:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 game.v(110) " "Verilog HDL assignment warning at game.v(110): truncated value with size 32 to match size of target (12)" {  } { { "project_1/game.v" "" { Text "D:/My_projects/Quartus_projects/FPGA_VGA/pre-mipsfpga-master_1/pinpong/project_1/game.v" 110 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523124571666 "|main|game:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 game.v(114) " "Verilog HDL assignment warning at game.v(114): truncated value with size 32 to match size of target (12)" {  } { { "project_1/game.v" "" { Text "D:/My_projects/Quartus_projects/FPGA_VGA/pre-mipsfpga-master_1/pinpong/project_1/game.v" 114 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523124571666 "|main|game:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 game.v(115) " "Verilog HDL assignment warning at game.v(115): truncated value with size 32 to match size of target (12)" {  } { { "project_1/game.v" "" { Text "D:/My_projects/Quartus_projects/FPGA_VGA/pre-mipsfpga-master_1/pinpong/project_1/game.v" 115 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523124571666 "|main|game:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 game.v(119) " "Verilog HDL assignment warning at game.v(119): truncated value with size 32 to match size of target (12)" {  } { { "project_1/game.v" "" { Text "D:/My_projects/Quartus_projects/FPGA_VGA/pre-mipsfpga-master_1/pinpong/project_1/game.v" 119 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523124571667 "|main|game:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 game.v(120) " "Verilog HDL assignment warning at game.v(120): truncated value with size 32 to match size of target (12)" {  } { { "project_1/game.v" "" { Text "D:/My_projects/Quartus_projects/FPGA_VGA/pre-mipsfpga-master_1/pinpong/project_1/game.v" 120 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523124571667 "|main|game:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 game.v(124) " "Verilog HDL assignment warning at game.v(124): truncated value with size 32 to match size of target (12)" {  } { { "project_1/game.v" "" { Text "D:/My_projects/Quartus_projects/FPGA_VGA/pre-mipsfpga-master_1/pinpong/project_1/game.v" 124 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523124571667 "|main|game:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 12 game.v(125) " "Verilog HDL assignment warning at game.v(125): truncated value with size 32 to match size of target (12)" {  } { { "project_1/game.v" "" { Text "D:/My_projects/Quartus_projects/FPGA_VGA/pre-mipsfpga-master_1/pinpong/project_1/game.v" 125 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523124571667 "|main|game:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 game.v(152) " "Verilog HDL assignment warning at game.v(152): truncated value with size 32 to match size of target (4)" {  } { { "project_1/game.v" "" { Text "D:/My_projects/Quartus_projects/FPGA_VGA/pre-mipsfpga-master_1/pinpong/project_1/game.v" 152 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523124571667 "|main|game:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 5 game.v(155) " "Verilog HDL assignment warning at game.v(155): truncated value with size 32 to match size of target (5)" {  } { { "project_1/game.v" "" { Text "D:/My_projects/Quartus_projects/FPGA_VGA/pre-mipsfpga-master_1/pinpong/project_1/game.v" 155 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523124571667 "|main|game:inst3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ball_x game.v(166) " "Verilog HDL Always Construct warning at game.v(166): variable \"ball_x\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project_1/game.v" "" { Text "D:/My_projects/Quartus_projects/FPGA_VGA/pre-mipsfpga-master_1/pinpong/project_1/game.v" 166 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1523124571667 "|main|game:inst3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "char_count game.v(166) " "Verilog HDL Always Construct warning at game.v(166): variable \"char_count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project_1/game.v" "" { Text "D:/My_projects/Quartus_projects/FPGA_VGA/pre-mipsfpga-master_1/pinpong/project_1/game.v" 166 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1523124571667 "|main|game:inst3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ball_y game.v(166) " "Verilog HDL Always Construct warning at game.v(166): variable \"ball_y\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project_1/game.v" "" { Text "D:/My_projects/Quartus_projects/FPGA_VGA/pre-mipsfpga-master_1/pinpong/project_1/game.v" 166 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1523124571668 "|main|game:inst3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "line_count game.v(166) " "Verilog HDL Always Construct warning at game.v(166): variable \"line_count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project_1/game.v" "" { Text "D:/My_projects/Quartus_projects/FPGA_VGA/pre-mipsfpga-master_1/pinpong/project_1/game.v" 166 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1523124571668 "|main|game:inst3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "char_count game.v(171) " "Verilog HDL Always Construct warning at game.v(171): variable \"char_count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project_1/game.v" "" { Text "D:/My_projects/Quartus_projects/FPGA_VGA/pre-mipsfpga-master_1/pinpong/project_1/game.v" 171 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1523124571668 "|main|game:inst3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "line_count game.v(172) " "Verilog HDL Always Construct warning at game.v(172): variable \"line_count\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project_1/game.v" "" { Text "D:/My_projects/Quartus_projects/FPGA_VGA/pre-mipsfpga-master_1/pinpong/project_1/game.v" 172 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1523124571668 "|main|game:inst3"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "i game.v(172) " "Verilog HDL Always Construct warning at game.v(172): variable \"i\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "project_1/game.v" "" { Text "D:/My_projects/Quartus_projects/FPGA_VGA/pre-mipsfpga-master_1/pinpong/project_1/game.v" 172 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Analysis & Synthesis" 0 -1 1523124571669 "|main|game:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 game.v(173) " "Verilog HDL assignment warning at game.v(173): truncated value with size 6 to match size of target (5)" {  } { { "project_1/game.v" "" { Text "D:/My_projects/Quartus_projects/FPGA_VGA/pre-mipsfpga-master_1/pinpong/project_1/game.v" 173 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523124571669 "|main|game:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 game.v(176) " "Verilog HDL assignment warning at game.v(176): truncated value with size 6 to match size of target (5)" {  } { { "project_1/game.v" "" { Text "D:/My_projects/Quartus_projects/FPGA_VGA/pre-mipsfpga-master_1/pinpong/project_1/game.v" 176 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523124571669 "|main|game:inst3"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "6 5 game.v(179) " "Verilog HDL assignment warning at game.v(179): truncated value with size 6 to match size of target (5)" {  } { { "project_1/game.v" "" { Text "D:/My_projects/Quartus_projects/FPGA_VGA/pre-mipsfpga-master_1/pinpong/project_1/game.v" 179 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523124571669 "|main|game:inst3"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "VGA_GREEN game.v(14) " "Output port \"VGA_GREEN\" at game.v(14) has no driver" {  } { { "project_1/game.v" "" { Text "D:/My_projects/Quartus_projects/FPGA_VGA/pre-mipsfpga-master_1/pinpong/project_1/game.v" 14 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1523124571669 "|main|game:inst3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ps2 ps2:inst5 " "Elaborating entity \"ps2\" for hierarchy \"ps2:inst5\"" {  } { { "project_1/main.bdf" "inst5" { Schematic "D:/My_projects/Quartus_projects/FPGA_VGA/pre-mipsfpga-master_1/pinpong/project_1/main.bdf" { { 208 344 552 320 "inst5" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523124571671 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 project_1.v(60) " "Verilog HDL assignment warning at project_1.v(60): truncated value with size 32 to match size of target (4)" {  } { { "project_1/project_1.v" "" { Text "D:/My_projects/Quartus_projects/FPGA_VGA/pre-mipsfpga-master_1/pinpong/project_1/project_1.v" 60 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1523124571674 "|main|ps2:inst5"}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_BLUE\[0\] GND " "Pin \"VGA_BLUE\[0\]\" is stuck at GND" {  } { { "project_1/main.bdf" "" { Schematic "D:/My_projects/Quartus_projects/FPGA_VGA/pre-mipsfpga-master_1/pinpong/project_1/main.bdf" { { 632 1248 1426 648 "VGA_BLUE\[4..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523124574868 "|main|VGA_BLUE[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_GREEN\[5\] GND " "Pin \"VGA_GREEN\[5\]\" is stuck at GND" {  } { { "project_1/main.bdf" "" { Schematic "D:/My_projects/Quartus_projects/FPGA_VGA/pre-mipsfpga-master_1/pinpong/project_1/main.bdf" { { 616 1248 1437 632 "VGA_GREEN\[5..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523124574868 "|main|VGA_GREEN[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_GREEN\[4\] GND " "Pin \"VGA_GREEN\[4\]\" is stuck at GND" {  } { { "project_1/main.bdf" "" { Schematic "D:/My_projects/Quartus_projects/FPGA_VGA/pre-mipsfpga-master_1/pinpong/project_1/main.bdf" { { 616 1248 1437 632 "VGA_GREEN\[5..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523124574868 "|main|VGA_GREEN[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_GREEN\[3\] GND " "Pin \"VGA_GREEN\[3\]\" is stuck at GND" {  } { { "project_1/main.bdf" "" { Schematic "D:/My_projects/Quartus_projects/FPGA_VGA/pre-mipsfpga-master_1/pinpong/project_1/main.bdf" { { 616 1248 1437 632 "VGA_GREEN\[5..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523124574868 "|main|VGA_GREEN[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_GREEN\[2\] GND " "Pin \"VGA_GREEN\[2\]\" is stuck at GND" {  } { { "project_1/main.bdf" "" { Schematic "D:/My_projects/Quartus_projects/FPGA_VGA/pre-mipsfpga-master_1/pinpong/project_1/main.bdf" { { 616 1248 1437 632 "VGA_GREEN\[5..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523124574868 "|main|VGA_GREEN[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_GREEN\[1\] GND " "Pin \"VGA_GREEN\[1\]\" is stuck at GND" {  } { { "project_1/main.bdf" "" { Schematic "D:/My_projects/Quartus_projects/FPGA_VGA/pre-mipsfpga-master_1/pinpong/project_1/main.bdf" { { 616 1248 1437 632 "VGA_GREEN\[5..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523124574868 "|main|VGA_GREEN[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_GREEN\[0\] GND " "Pin \"VGA_GREEN\[0\]\" is stuck at GND" {  } { { "project_1/main.bdf" "" { Schematic "D:/My_projects/Quartus_projects/FPGA_VGA/pre-mipsfpga-master_1/pinpong/project_1/main.bdf" { { 616 1248 1437 632 "VGA_GREEN\[5..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523124574868 "|main|VGA_GREEN[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "VGA_RED\[0\] GND " "Pin \"VGA_RED\[0\]\" is stuck at GND" {  } { { "project_1/main.bdf" "" { Schematic "D:/My_projects/Quartus_projects/FPGA_VGA/pre-mipsfpga-master_1/pinpong/project_1/main.bdf" { { 600 1248 1424 616 "VGA_RED\[4..0\]" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1523124574868 "|main|VGA_RED[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1523124574868 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1523124575201 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "18 " "18 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1523124576652 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altpll 16 " "Ignored 16 assignments for entity \"altpll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity altpll -sip altpll.sip -library lib_altpll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity altpll -sip altpll.sip -library lib_altpll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1523124576710 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 17.0 -entity altpll -sip altpll.sip -library lib_altpll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 17.0 -entity altpll -sip altpll.sip -library lib_altpll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1523124576710 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity altpll -sip altpll.sip -library lib_altpll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity altpll -sip altpll.sip -library lib_altpll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1523124576710 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1523124576710 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "altpll_0002 318 " "Ignored 318 assignments for entity \"altpll_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1523124576710 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "apll 16 " "Ignored 16 assignments for entity \"apll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity apll -sip apll.sip -library lib_apll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity apll -sip apll.sip -library lib_apll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1523124576711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 17.0 -entity apll -sip apll.sip -library lib_apll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 17.0 -entity apll -sip apll.sip -library lib_apll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1523124576711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity apll -sip apll.sip -library lib_apll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity apll -sip apll.sip -library lib_apll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1523124576711 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1523124576711 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "apll_0002 318 " "Ignored 318 assignments for entity \"apll_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1523124576711 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "aplpll 16 " "Ignored 16 assignments for entity \"aplpll\" -- entity does not exist in design" { { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_NAME altera_pll -entity aplpll -sip aplpll.sip -library lib_aplpll " "Assignment for entity set_global_assignment -name IP_TOOL_NAME altera_pll -entity aplpll -sip aplpll.sip -library lib_aplpll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1523124576711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_VERSION 17.0 -entity aplpll -sip aplpll.sip -library lib_aplpll " "Assignment for entity set_global_assignment -name IP_TOOL_VERSION 17.0 -entity aplpll -sip aplpll.sip -library lib_aplpll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1523124576711 ""} { "Warning" "WQCU_IGNORED_ENTITY_ASSIGNMENT" "set_global_assignment -name IP_TOOL_ENV mwpim -entity aplpll -sip aplpll.sip -library lib_aplpll " "Assignment for entity set_global_assignment -name IP_TOOL_ENV mwpim -entity aplpll -sip aplpll.sip -library lib_aplpll was ignored" {  } {  } 0 20014 "Assignment for entity %1!s! was ignored" 0 0 "Design Software" 0 -1 1523124576711 ""}  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1523124576711 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "aplpll_0002 318 " "Ignored 318 assignments for entity \"aplpll_0002\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1523124576712 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/My_projects/Quartus_projects/FPGA_VGA/pre-mipsfpga-master_1/pinpong/output_files/project_1.map.smsg " "Generated suppressed messages file D:/My_projects/Quartus_projects/FPGA_VGA/pre-mipsfpga-master_1/pinpong/output_files/project_1.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1523124576825 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "3 0 1 0 0 " "Adding 3 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1523124577450 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1523124577450 ""}
{ "Warning" "WCAL_CAL_GENERIC_RBCGEN_AUTO_GENERIC_PLL_RST" "RST vgapll:inst9\|vgapll_0002:vgapll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll " "RST port on the PLL is not properly connected on instance vgapll:inst9\|vgapll_0002:vgapll_inst\|altera_pll:altera_pll_i\|general\[0\].gpll. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." { { "Info" "ICAL_CAL_GENERIC_RBCGEN_AUTO_RBCGEN_CONNECTED_CONNECTION_SUB_INFO" "" "Must be connected" {  } {  } 0 0 "Must be connected" 0 0 "Design Software" 0 -1 1523124577573 ""}  } { { "altera_pll.v" "" { Text "c:/intelfpga/17.0/quartus/libraries/megafunctions/altera_pll.v" 749 -1 0 } }  } 0 0 "%1!s! port on the PLL is not properly connected on instance %2!s!. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock." 0 0 "Analysis & Synthesis" 0 -1 1523124577573 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "602 " "Implemented 602 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1523124577812 ""} { "Info" "ICUT_CUT_TM_OPINS" "40 " "Implemented 40 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1523124577812 ""} { "Info" "ICUT_CUT_TM_LCELLS" "552 " "Implemented 552 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1523124577812 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1523124577812 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "4 " "Implemented 4 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1523124577812 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1523124577812 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 62 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "760 " "Peak virtual memory: 760 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1523124577861 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Apr 07 21:09:37 2018 " "Processing ended: Sat Apr 07 21:09:37 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1523124577861 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:44 " "Elapsed time: 00:00:44" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1523124577861 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:36 " "Total CPU time (on all processors): 00:01:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1523124577861 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1523124577861 ""}
