* Debugging support

** OpenOCD

*** Target CPU types

From http://openocd.org/doc/html/CPU-Configuration.html

openrisc â€“ this is an OpenRISC 1000 core. The current implementation supports three JTAG TAP cores:
- OpenCores TAP (See: jtag)
- Altera Virtual JTAG TAP (See: http://www.altera.com/literature/ug/ug_virtualjtag.pdf)
- Xilinx BSCAN_* virtual JTAG interface (See: http://www.xilinx.com/support/documentation/sw_manuals/xilinx14_2/spartan6_hdl.pdf)
And two debug interfaces cores:

- Advanced debug interface (See: adv_debug_sys)
- SoC Debug Interface (See: dbg_interface)

**** adv_debug_sys

Github : https://github.com/freecores/adv_debug_sys
OpenCore : http://opencores.org/project,dbg_interface



**** dbg_interface

OpenCore :  http://opencores.org/project,dbg_interface
Github : https://github.com/freecores/dbg_interface


**** adv_dbg_if

https://github.com/RoaLogic/adv_dbg_if

From readme :


Universal Advanced JTAG Debug Interface

This is a fork of the work the ETH-Zurich did on the Advanced Debug Interface from Opencores.

Changes compared to the Opencores version:

Broke out the bus-interface. This allows easy adaptions to support multiple bus interfaces
Supported Bus interfaces: -- Wishbone -- AHB3
Bug fixes and coding fixes (mostly blocking vs. non-blocking)
Migrated the code to SystemVerilog
Removed dependency on define statements. Moved to parameters and SystemVerilog packages.
Added support for non-32bit CPUs (e.g. 16bit, 64bit, ...).
Added support for non-32bit bus interfaces
Moved JSP to 8bit data interface


SystemVerilog :-(


** Useful

*** Whishbone to AHB bridge


Github : https://github.com/freecores/wisbone_2_ahb
OpenCore : http://opencores.org/project,wisbone_2_ahb


Also :

https://github.com/freecores/wb_to_amba




*** Cheap JTAG interface

**** JTAgduino

**** BusPirate


* Code analysis


** dbg_interface

git clone https://github.com/freecores/dbg_interface


Need a TAP (?) (JTAG Test Access Port project on opencores ?)
Testbench seems to contain JTAG tasks

Whisbone Master interface


** adv_dbg_if

git clone https://github.com/RoaLogic/adv_dbg_if


System Verilog

** adv_debug_sys

git clone git@github.com:freecores/adv_debug_sys.git

contains an adv_dbg_if module + a tap module

+ good testbench (lot of tasks, looks better that dbg_interface)

** orpsoc-cores
git clone git@github.com:openrisc/orpsoc-cores.git

FuseSoc ?
