//! **************************************************************************
// Written by: Map P.20131013 on Tue Dec 05 00:34:08 2017
//! **************************************************************************

SCHEMATIC START;
COMP "clk" LOCATE = SITE "P56" LEVEL 1;
COMP "io_button[0]" LOCATE = SITE "P137" LEVEL 1;
COMP "io_button[1]" LOCATE = SITE "P140" LEVEL 1;
COMP "io_button[2]" LOCATE = SITE "P139" LEVEL 1;
COMP "io_button[3]" LOCATE = SITE "P142" LEVEL 1;
COMP "io_button[4]" LOCATE = SITE "P138" LEVEL 1;
COMP "vga_h_sync" LOCATE = SITE "P15" LEVEL 1;
COMP "vga_v_sync" LOCATE = SITE "P12" LEVEL 1;
COMP "vga_B" LOCATE = SITE "P17" LEVEL 1;
COMP "vga_G" LOCATE = SITE "P22" LEVEL 1;
COMP "io_led[0]" LOCATE = SITE "P97" LEVEL 1;
COMP "io_led[1]" LOCATE = SITE "P98" LEVEL 1;
COMP "io_led[2]" LOCATE = SITE "P94" LEVEL 1;
COMP "io_led[3]" LOCATE = SITE "P95" LEVEL 1;
COMP "io_led[4]" LOCATE = SITE "P92" LEVEL 1;
COMP "io_led[5]" LOCATE = SITE "P93" LEVEL 1;
COMP "io_led[6]" LOCATE = SITE "P87" LEVEL 1;
COMP "io_led[7]" LOCATE = SITE "P88" LEVEL 1;
COMP "io_led[8]" LOCATE = SITE "P84" LEVEL 1;
COMP "vga_R" LOCATE = SITE "P24" LEVEL 1;
TIMEGRP clk = BEL "tiles/M_selected_tile_q_FSM_FFd2" BEL
        "tiles/M_selected_tile_q_FSM_FFd3" BEL
        "tiles/M_selected_tile_q_FSM_FFd1" BEL
        "tiles/M_selected_tile_q_FSM_FFd5" BEL
        "tiles/M_selected_tile_q_FSM_FFd4" BEL
        "tiles/tile10/shape2/base/address_reg_5" BEL
        "tiles/tile10/shape2/base/address_reg_4" BEL
        "tiles/tile10/shape2/base/address_reg_3" BEL
        "tiles/tile10/shape2/base/address_reg_2" BEL
        "tiles/tile10/shape2/base/address_reg_1" BEL
        "tiles/tile10/shape2/base/address_reg_0" BEL
        "tiles/tile11/shape2/base/address_reg_5" BEL
        "tiles/tile11/shape2/base/address_reg_4" BEL
        "tiles/tile11/shape2/base/address_reg_3" BEL
        "tiles/tile11/shape2/base/address_reg_2" BEL
        "tiles/tile11/shape2/base/address_reg_1" BEL
        "tiles/tile11/shape2/base/address_reg_0" BEL
        "tiles/tile12/shape1/base/address_reg_5" BEL
        "tiles/tile12/shape1/base/address_reg_4" BEL
        "tiles/tile12/shape1/base/address_reg_3" BEL
        "tiles/tile12/shape1/base/address_reg_2" BEL
        "tiles/tile12/shape1/base/address_reg_1" BEL
        "tiles/tile12/shape1/base/address_reg_0" BEL
        "tiles/tile13/shape1/base/address_reg_5" BEL
        "tiles/tile13/shape1/base/address_reg_4" BEL
        "tiles/tile13/shape1/base/address_reg_3" BEL
        "tiles/tile13/shape1/base/address_reg_2" BEL
        "tiles/tile13/shape1/base/address_reg_1" BEL
        "tiles/tile13/shape1/base/address_reg_0" BEL
        "tiles/tile14/shape2/base/address_reg_5" BEL
        "tiles/tile14/shape2/base/address_reg_4" BEL
        "tiles/tile14/shape2/base/address_reg_3" BEL
        "tiles/tile14/shape2/base/address_reg_2" BEL
        "tiles/tile14/shape2/base/address_reg_1" BEL
        "tiles/tile14/shape2/base/address_reg_0" BEL
        "tiles/tile15/shape1/base/address_reg_5" BEL
        "tiles/tile15/shape1/base/address_reg_4" BEL
        "tiles/tile15/shape1/base/address_reg_3" BEL
        "tiles/tile15/shape1/base/address_reg_2" BEL
        "tiles/tile15/shape1/base/address_reg_1" BEL
        "tiles/tile15/shape1/base/address_reg_0" BEL
        "tiles/tile20/shape1/base/address_reg_5" BEL
        "tiles/tile20/shape1/base/address_reg_4" BEL
        "tiles/tile20/shape1/base/address_reg_3" BEL
        "tiles/tile20/shape1/base/address_reg_2" BEL
        "tiles/tile20/shape1/base/address_reg_1" BEL
        "tiles/tile20/shape1/base/address_reg_0" BEL
        "tiles/tile16/shape1/base/address_reg_5" BEL
        "tiles/tile16/shape1/base/address_reg_4" BEL
        "tiles/tile16/shape1/base/address_reg_3" BEL
        "tiles/tile16/shape1/base/address_reg_2" BEL
        "tiles/tile16/shape1/base/address_reg_1" BEL
        "tiles/tile16/shape1/base/address_reg_0" BEL
        "tiles/tile21/shape1/base/address_reg_5" BEL
        "tiles/tile21/shape1/base/address_reg_4" BEL
        "tiles/tile21/shape1/base/address_reg_3" BEL
        "tiles/tile21/shape1/base/address_reg_2" BEL
        "tiles/tile21/shape1/base/address_reg_1" BEL
        "tiles/tile21/shape1/base/address_reg_0" BEL
        "tiles/tile17/shape1/base/address_reg_5" BEL
        "tiles/tile17/shape1/base/address_reg_4" BEL
        "tiles/tile17/shape1/base/address_reg_3" BEL
        "tiles/tile17/shape1/base/address_reg_2" BEL
        "tiles/tile17/shape1/base/address_reg_1" BEL
        "tiles/tile17/shape1/base/address_reg_0" BEL
        "tiles/tile22/shape2/base/address_reg_5" BEL
        "tiles/tile22/shape2/base/address_reg_4" BEL
        "tiles/tile22/shape2/base/address_reg_3" BEL
        "tiles/tile22/shape2/base/address_reg_2" BEL
        "tiles/tile22/shape2/base/address_reg_1" BEL
        "tiles/tile22/shape2/base/address_reg_0" BEL
        "tiles/tile18/shape1/base/address_reg_5" BEL
        "tiles/tile18/shape1/base/address_reg_4" BEL
        "tiles/tile18/shape1/base/address_reg_3" BEL
        "tiles/tile18/shape1/base/address_reg_2" BEL
        "tiles/tile18/shape1/base/address_reg_1" BEL
        "tiles/tile18/shape1/base/address_reg_0" BEL
        "tiles/tile23/shape2/base/address_reg_5" BEL
        "tiles/tile23/shape2/base/address_reg_4" BEL
        "tiles/tile23/shape2/base/address_reg_3" BEL
        "tiles/tile23/shape2/base/address_reg_2" BEL
        "tiles/tile23/shape2/base/address_reg_1" BEL
        "tiles/tile23/shape2/base/address_reg_0" BEL
        "tiles/tile24/shape1/base/address_reg_5" BEL
        "tiles/tile24/shape1/base/address_reg_4" BEL
        "tiles/tile24/shape1/base/address_reg_3" BEL
        "tiles/tile24/shape1/base/address_reg_2" BEL
        "tiles/tile24/shape1/base/address_reg_1" BEL
        "tiles/tile24/shape1/base/address_reg_0" BEL
        "tiles/tile19/shape2/base/address_reg_5" BEL
        "tiles/tile19/shape2/base/address_reg_4" BEL
        "tiles/tile19/shape2/base/address_reg_3" BEL
        "tiles/tile19/shape2/base/address_reg_2" BEL
        "tiles/tile19/shape2/base/address_reg_1" BEL
        "tiles/tile19/shape2/base/address_reg_0" BEL
        "tiles/tile25/shape1/base/address_reg_5" BEL
        "tiles/tile25/shape1/base/address_reg_4" BEL
        "tiles/tile25/shape1/base/address_reg_3" BEL
        "tiles/tile25/shape1/base/address_reg_2" BEL
        "tiles/tile25/shape1/base/address_reg_1" BEL
        "tiles/tile25/shape1/base/address_reg_0" BEL
        "tiles/tile3/shape1/base/address_reg_5" BEL
        "tiles/tile3/shape1/base/address_reg_4" BEL
        "tiles/tile3/shape1/base/address_reg_3" BEL
        "tiles/tile3/shape1/base/address_reg_2" BEL
        "tiles/tile3/shape1/base/address_reg_1" BEL
        "tiles/tile3/shape1/base/address_reg_0" BEL
        "tiles/tile4/shape1/base/address_reg_5" BEL
        "tiles/tile4/shape1/base/address_reg_4" BEL
        "tiles/tile4/shape1/base/address_reg_3" BEL
        "tiles/tile4/shape1/base/address_reg_2" BEL
        "tiles/tile4/shape1/base/address_reg_1" BEL
        "tiles/tile4/shape1/base/address_reg_0" BEL
        "tiles/tile5/shape1/base/address_reg_5" BEL
        "tiles/tile5/shape1/base/address_reg_4" BEL
        "tiles/tile5/shape1/base/address_reg_3" BEL
        "tiles/tile5/shape1/base/address_reg_2" BEL
        "tiles/tile5/shape1/base/address_reg_1" BEL
        "tiles/tile5/shape1/base/address_reg_0" BEL
        "tiles/tile6/shape1/base/address_reg_5" BEL
        "tiles/tile6/shape1/base/address_reg_4" BEL
        "tiles/tile6/shape1/base/address_reg_3" BEL
        "tiles/tile6/shape1/base/address_reg_2" BEL
        "tiles/tile6/shape1/base/address_reg_1" BEL
        "tiles/tile6/shape1/base/address_reg_0" BEL
        "tiles/tile7/shape2/base/address_reg_5" BEL
        "tiles/tile7/shape2/base/address_reg_4" BEL
        "tiles/tile7/shape2/base/address_reg_3" BEL
        "tiles/tile7/shape2/base/address_reg_2" BEL
        "tiles/tile7/shape2/base/address_reg_1" BEL
        "tiles/tile7/shape2/base/address_reg_0" BEL
        "tiles/tile8/shape2/base/address_reg_5" BEL
        "tiles/tile8/shape2/base/address_reg_4" BEL
        "tiles/tile8/shape2/base/address_reg_3" BEL
        "tiles/tile8/shape2/base/address_reg_2" BEL
        "tiles/tile8/shape2/base/address_reg_1" BEL
        "tiles/tile8/shape2/base/address_reg_0" BEL
        "tiles/tile9/shape1/base/address_reg_5" BEL
        "tiles/tile9/shape1/base/address_reg_4" BEL
        "tiles/tile9/shape1/base/address_reg_3" BEL
        "tiles/tile9/shape1/base/address_reg_2" BEL
        "tiles/tile9/shape1/base/address_reg_1" BEL
        "tiles/tile9/shape1/base/address_reg_0" BEL
        "tiles/tile1/shape1/base/address_reg_5" BEL
        "tiles/tile1/shape1/base/address_reg_4" BEL
        "tiles/tile1/shape1/base/address_reg_3" BEL
        "tiles/tile1/shape1/base/address_reg_2" BEL
        "tiles/tile1/shape1/base/address_reg_1" BEL
        "tiles/tile1/shape1/base/address_reg_0" BEL
        "tiles/tile2/shape1/base/address_reg_5" BEL
        "tiles/tile2/shape1/base/address_reg_4" BEL
        "tiles/tile2/shape1/base/address_reg_3" BEL
        "tiles/tile2/shape1/base/address_reg_2" BEL
        "tiles/tile2/shape1/base/address_reg_1" BEL
        "tiles/tile2/shape1/base/address_reg_0" BEL "syncgen/vga_VS" BEL
        "syncgen/vga_HS" BEL "syncgen/inDisplayArea" BEL "syncgen/CounterX_0"
        BEL "syncgen/CounterX_1" BEL "syncgen/CounterX_2" BEL
        "syncgen/CounterX_3" BEL "syncgen/CounterX_4" BEL "syncgen/CounterX_5"
        BEL "syncgen/CounterX_6" BEL "syncgen/CounterX_7" BEL
        "syncgen/CounterX_8" BEL "syncgen/CounterX_9" BEL
        "syncgen/CounterX_10" BEL "syncgen/CounterY_0" BEL
        "syncgen/CounterY_1" BEL "syncgen/CounterY_2" BEL "syncgen/CounterY_3"
        BEL "syncgen/CounterY_4" BEL "syncgen/CounterY_5" BEL
        "syncgen/CounterY_6" BEL "syncgen/CounterY_7" BEL "syncgen/CounterY_8"
        BEL "syncgen/CounterX_1_1" BEL "syncgen/CounterX_0_1" BEL
        "syncgen/CounterX_2_1" BEL "syncgen/CounterX_4_1" BEL
        "syncgen/CounterX_3_1" BEL "syncgen/CounterX_4_2" BEL
        "syncgen/CounterX_1_2" BEL "syncgen/CounterX_0_2" BEL
        "syncgen/CounterX_3_2" BEL "syncgen/CounterX_2_2" BEL
        "syncgen/CounterX_1_3" BEL "syncgen/CounterX_4_3" BEL
        "syncgen/CounterX_2_3" BEL "syncgen/CounterX_0_3" BEL
        "syncgen/CounterX_3_3" BEL "syncgen/CounterX_3_4" BEL
        "syncgen/CounterX_4_4" BEL "syncgen/CounterX_2_4" BEL
        "syncgen/CounterX_0_4" BEL "syncgen/CounterX_0_5" BEL
        "syncgen/CounterX_1_4" BEL "vga_R" BEL "io_led_0" BEL "io_led_1" BEL
        "io_led_2" BEL "io_led_3" BEL "io_led_4" BEL "io_led_5" BEL
        "clk_BUFGP/BUFG";
TS_clk = PERIOD TIMEGRP "clk" 25 MHz HIGH 50%;
SCHEMATIC END;

