\doxysubsubsubsection{AHB3 Peripheral Clock Sleep Enabled or Disabled Status}
\hypertarget{group__RCC__AHB3__Clock__Sleep__Enable__Disable__Status}{}\label{group__RCC__AHB3__Clock__Sleep__Enable__Disable__Status}\index{AHB3 Peripheral Clock Sleep Enabled or Disabled Status@{AHB3 Peripheral Clock Sleep Enabled or Disabled Status}}


Check whether the AHB3 peripheral clock during Low Power (Sleep) mode is enabled or not.  


\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__RCC__AHB3__Clock__Sleep__Enable__Disable__Status_ga7acc4b96fb83eb7773446d0346a73650}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PKA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock\+Sleep(LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+PKA)
\item 
\#define \mbox{\hyperlink{group__RCC__AHB3__Clock__Sleep__Enable__Disable__Status_ga836e01a8d8cbd84abe80475aa68f009d}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AES\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock\+Sleep(LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+AES)
\item 
\#define \mbox{\hyperlink{group__RCC__AHB3__Clock__Sleep__Enable__Disable__Status_ga536dc31ed0e24ad8b82f5b8c2a920b42}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock\+Sleep(LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+RNG)
\item 
\#define \mbox{\hyperlink{group__RCC__AHB3__Clock__Sleep__Enable__Disable__Status_ga2efc49cf2ff318aa9ce6300b77b01a6c}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SRAM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock\+Sleep(LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+SRAM1)
\item 
\#define \mbox{\hyperlink{group__RCC__AHB3__Clock__Sleep__Enable__Disable__Status_ga39511ffeafa47299604652cb2603e519}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SRAM2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock\+Sleep(LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+SRAM2)
\item 
\#define \mbox{\hyperlink{group__RCC__AHB3__Clock__Sleep__Enable__Disable__Status_gaa385b298d6125a8dc4fd3b49e23f0d26}{\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLASH\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}}()~LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock\+Sleep(LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+FLASH)
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}
Check whether the AHB3 peripheral clock during Low Power (Sleep) mode is enabled or not. 

\begin{DoxyNote}{Note}
Peripheral clock gating in SLEEP mode can be used to further reduce power consumption. 

After wakeup from SLEEP mode, the peripheral clock is enabled again. 

By default, all peripheral clocks are enabled during SLEEP mode. 
\end{DoxyNote}


\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group__RCC__AHB3__Clock__Sleep__Enable__Disable__Status_ga836e01a8d8cbd84abe80475aa68f009d}\label{group__RCC__AHB3__Clock__Sleep__Enable__Disable__Status_ga836e01a8d8cbd84abe80475aa68f009d} 
\index{AHB3 Peripheral Clock Sleep Enabled or Disabled Status@{AHB3 Peripheral Clock Sleep Enabled or Disabled Status}!\_\_HAL\_RCC\_AES\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_AES\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_AES\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_AES\_IS\_CLK\_SLEEP\_ENABLED}!AHB3 Peripheral Clock Sleep Enabled or Disabled Status@{AHB3 Peripheral Clock Sleep Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_AES\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_AES\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AES\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock\+Sleep(LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+AES)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01643}{1643}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__AHB3__Clock__Sleep__Enable__Disable__Status_gaa385b298d6125a8dc4fd3b49e23f0d26}\label{group__RCC__AHB3__Clock__Sleep__Enable__Disable__Status_gaa385b298d6125a8dc4fd3b49e23f0d26} 
\index{AHB3 Peripheral Clock Sleep Enabled or Disabled Status@{AHB3 Peripheral Clock Sleep Enabled or Disabled Status}!\_\_HAL\_RCC\_FLASH\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_FLASH\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_FLASH\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_FLASH\_IS\_CLK\_SLEEP\_ENABLED}!AHB3 Peripheral Clock Sleep Enabled or Disabled Status@{AHB3 Peripheral Clock Sleep Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_FLASH\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_FLASH\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLASH\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock\+Sleep(LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+FLASH)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01647}{1647}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__AHB3__Clock__Sleep__Enable__Disable__Status_ga7acc4b96fb83eb7773446d0346a73650}\label{group__RCC__AHB3__Clock__Sleep__Enable__Disable__Status_ga7acc4b96fb83eb7773446d0346a73650} 
\index{AHB3 Peripheral Clock Sleep Enabled or Disabled Status@{AHB3 Peripheral Clock Sleep Enabled or Disabled Status}!\_\_HAL\_RCC\_PKA\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_PKA\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_PKA\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_PKA\_IS\_CLK\_SLEEP\_ENABLED}!AHB3 Peripheral Clock Sleep Enabled or Disabled Status@{AHB3 Peripheral Clock Sleep Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_PKA\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_PKA\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PKA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock\+Sleep(LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+PKA)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01642}{1642}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__AHB3__Clock__Sleep__Enable__Disable__Status_ga536dc31ed0e24ad8b82f5b8c2a920b42}\label{group__RCC__AHB3__Clock__Sleep__Enable__Disable__Status_ga536dc31ed0e24ad8b82f5b8c2a920b42} 
\index{AHB3 Peripheral Clock Sleep Enabled or Disabled Status@{AHB3 Peripheral Clock Sleep Enabled or Disabled Status}!\_\_HAL\_RCC\_RNG\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_RNG\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_RNG\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_RNG\_IS\_CLK\_SLEEP\_ENABLED}!AHB3 Peripheral Clock Sleep Enabled or Disabled Status@{AHB3 Peripheral Clock Sleep Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_RNG\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_RNG\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock\+Sleep(LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+RNG)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01644}{1644}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__AHB3__Clock__Sleep__Enable__Disable__Status_ga2efc49cf2ff318aa9ce6300b77b01a6c}\label{group__RCC__AHB3__Clock__Sleep__Enable__Disable__Status_ga2efc49cf2ff318aa9ce6300b77b01a6c} 
\index{AHB3 Peripheral Clock Sleep Enabled or Disabled Status@{AHB3 Peripheral Clock Sleep Enabled or Disabled Status}!\_\_HAL\_RCC\_SRAM1\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_SRAM1\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_SRAM1\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_SRAM1\_IS\_CLK\_SLEEP\_ENABLED}!AHB3 Peripheral Clock Sleep Enabled or Disabled Status@{AHB3 Peripheral Clock Sleep Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SRAM1\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_SRAM1\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SRAM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock\+Sleep(LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+SRAM1)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01645}{1645}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

\Hypertarget{group__RCC__AHB3__Clock__Sleep__Enable__Disable__Status_ga39511ffeafa47299604652cb2603e519}\label{group__RCC__AHB3__Clock__Sleep__Enable__Disable__Status_ga39511ffeafa47299604652cb2603e519} 
\index{AHB3 Peripheral Clock Sleep Enabled or Disabled Status@{AHB3 Peripheral Clock Sleep Enabled or Disabled Status}!\_\_HAL\_RCC\_SRAM2\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_SRAM2\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_SRAM2\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_SRAM2\_IS\_CLK\_SLEEP\_ENABLED}!AHB3 Peripheral Clock Sleep Enabled or Disabled Status@{AHB3 Peripheral Clock Sleep Enabled or Disabled Status}}
\doxysubsubsubsubsubsection{\texorpdfstring{\_\_HAL\_RCC\_SRAM2\_IS\_CLK\_SLEEP\_ENABLED}{\_\_HAL\_RCC\_SRAM2\_IS\_CLK\_SLEEP\_ENABLED}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SRAM2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED(\begin{DoxyParamCaption}{ }\end{DoxyParamCaption})~LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+Is\+Enabled\+Clock\+Sleep(LL\+\_\+\+AHB3\+\_\+\+GRP1\+\_\+\+PERIPH\+\_\+\+SRAM2)}



Definition at line \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source_l01646}{1646}} of file \mbox{\hyperlink{stm32wlxx__hal__rcc_8h_source}{stm32wlxx\+\_\+hal\+\_\+rcc.\+h}}.

