{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1509588615105 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition " "Version 12.1 Build 243 01/31/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1509588615121 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Nov 01 22:10:14 2017 " "Processing started: Wed Nov 01 22:10:14 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1509588615121 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1509588615121 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off part3 -c part3 " "Command: quartus_map --read_settings_files=on --write_settings_files=off part3 -c part3" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1509588615121 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1509588615918 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "part3.v(58) " "Verilog HDL information at part3.v(58): always construct contains both blocking and non-blocking assignments" {  } { { "part3.v" "" { Text "C:/Users/Niruyan/Desktop/eecs3201lab4/part3/part3.v" 58 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "" 0 -1 1509588615980 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "part3.v 8 8 " "Found 8 design units, including 8 entities, in source file part3.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "part3.v" "" { Text "C:/Users/Niruyan/Desktop/eecs3201lab4/part3/part3.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1509588615980 ""} { "Info" "ISGN_ENTITY_NAME" "2 D_FF " "Found entity 2: D_FF" {  } { { "part3.v" "" { Text "C:/Users/Niruyan/Desktop/eecs3201lab4/part3/part3.v" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1509588615980 ""} { "Info" "ISGN_ENTITY_NAME" "3 circuit1 " "Found entity 3: circuit1" {  } { { "part3.v" "" { Text "C:/Users/Niruyan/Desktop/eecs3201lab4/part3/part3.v" 14 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1509588615980 ""} { "Info" "ISGN_ENTITY_NAME" "4 T_FF " "Found entity 4: T_FF" {  } { { "part3.v" "" { Text "C:/Users/Niruyan/Desktop/eecs3201lab4/part3/part3.v" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1509588615980 ""} { "Info" "ISGN_ENTITY_NAME" "5 qcount " "Found entity 5: qcount" {  } { { "part3.v" "" { Text "C:/Users/Niruyan/Desktop/eecs3201lab4/part3/part3.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1509588615980 ""} { "Info" "ISGN_ENTITY_NAME" "6 enabler " "Found entity 6: enabler" {  } { { "part3.v" "" { Text "C:/Users/Niruyan/Desktop/eecs3201lab4/part3/part3.v" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1509588615980 ""} { "Info" "ISGN_ENTITY_NAME" "7 clkchange " "Found entity 7: clkchange" {  } { { "part3.v" "" { Text "C:/Users/Niruyan/Desktop/eecs3201lab4/part3/part3.v" 83 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1509588615980 ""} { "Info" "ISGN_ENTITY_NAME" "8 part3 " "Found entity 8: part3" {  } { { "part3.v" "" { Text "C:/Users/Niruyan/Desktop/eecs3201lab4/part3/part3.v" 105 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1509588615980 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1509588615980 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clkn part3.v(111) " "Verilog HDL Implicit Net warning at part3.v(111): created implicit net for \"clkn\"" {  } { { "part3.v" "" { Text "C:/Users/Niruyan/Desktop/eecs3201lab4/part3/part3.v" 111 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "" 0 -1 1509588615980 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "clkn part3.v(93) " "Verilog HDL Procedural Assignment error at part3.v(93): object \"clkn\" on left-hand side of assignment must have a variable data type" {  } { { "part3.v" "" { Text "C:/Users/Niruyan/Desktop/eecs3201lab4/part3/part3.v" 93 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0 -1 1509588615980 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "clkn part3.v(98) " "Verilog HDL Procedural Assignment error at part3.v(98): object \"clkn\" on left-hand side of assignment must have a variable data type" {  } { { "part3.v" "" { Text "C:/Users/Niruyan/Desktop/eecs3201lab4/part3/part3.v" 98 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "" 0 -1 1509588615980 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/Niruyan/Desktop/eecs3201lab4/part3/output_files/part3.map.smsg " "Generated suppressed messages file C:/Users/Niruyan/Desktop/eecs3201lab4/part3/output_files/part3.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1509588616027 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "506 " "Peak virtual memory: 506 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1509588616152 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Nov 01 22:10:16 2017 " "Processing ended: Wed Nov 01 22:10:16 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1509588616152 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1509588616152 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1509588616152 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1509588616152 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 2 s " "Quartus II Full Compilation was unsuccessful. 4 errors, 2 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1509588616761 ""}
