--JB12_sload_path[7] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[7] at LC8_10_U2
--operation mode is arithmetic

JB12_sload_path[7]_lut_out = JB12_sload_path[7] $ JB12L51;
JB12_sload_path[7] = DFFE(JB12_sload_path[7]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , !JB12L81);

--JB12_cout is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout at LC8_10_U2
--operation mode is arithmetic

JB12_cout = CARRY(!JB12L51 # !JB12_sload_path[7]);


--JB12_sload_path[6] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[6] at LC7_10_U2
--operation mode is arithmetic

JB12_sload_path[6]_lut_out = JB12_sload_path[6] $ !JB12L31;
JB12_sload_path[6] = DFFE(JB12_sload_path[6]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , !JB12L81);

--JB12L51 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_10_U2
--operation mode is arithmetic

JB12L51 = CARRY(JB12_sload_path[6] & !JB12L31);


--JB12_sload_path[5] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[5] at LC6_10_U2
--operation mode is arithmetic

JB12_sload_path[5]_lut_out = JB12_sload_path[5] $ JB12L11;
JB12_sload_path[5] = DFFE(JB12_sload_path[5]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , !JB12L81);

--JB12L31 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_10_U2
--operation mode is arithmetic

JB12L31 = CARRY(!JB12L11 # !JB12_sload_path[5]);


--JB12_sload_path[4] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4] at LC5_10_U2
--operation mode is arithmetic

JB12_sload_path[4]_lut_out = JB12_sload_path[4] $ !JB12L9;
JB12_sload_path[4] = DFFE(JB12_sload_path[4]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , !JB12L81);

--JB12L11 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_10_U2
--operation mode is arithmetic

JB12L11 = CARRY(JB12_sload_path[4] & !JB12L9);


--JB12_sload_path[3] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3] at LC4_10_U2
--operation mode is arithmetic

JB12_sload_path[3]_lut_out = JB12_sload_path[3] $ JB12L7;
JB12_sload_path[3] = DFFE(JB12_sload_path[3]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , !JB12L81);

--JB12L9 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_10_U2
--operation mode is arithmetic

JB12L9 = CARRY(!JB12L7 # !JB12_sload_path[3]);


--JB12_sload_path[2] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] at LC3_10_U2
--operation mode is arithmetic

JB12_sload_path[2]_lut_out = JB12_sload_path[2] $ !JB12L5;
JB12_sload_path[2] = DFFE(JB12_sload_path[2]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , !JB12L81);

--JB12L7 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_10_U2
--operation mode is arithmetic

JB12L7 = CARRY(JB12_sload_path[2] & !JB12L5);


--JB12_sload_path[1] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC2_10_U2
--operation mode is arithmetic

JB12_sload_path[1]_lut_out = JB12_sload_path[1] $ JB12L3;
JB12_sload_path[1] = DFFE(JB12_sload_path[1]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , !JB12L81);

--JB12L5 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_10_U2
--operation mode is arithmetic

JB12L5 = CARRY(!JB12L3 # !JB12_sload_path[1]);


--JB12_sload_path[0] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_10_U2
--operation mode is qfbk_counter

JB12_sload_path[0]_lut_out = !JB12_sload_path[0];
JB12_sload_path[0] = DFFE(JB12_sload_path[0]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , !JB12L81);

--JB12L3 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_10_U2
--operation mode is qfbk_counter

JB12L3 = CARRY(JB12_sload_path[0]);


--JB22_sload_path[14] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[14] at LC5_8_T4
--operation mode is normal

JB22_sload_path[14]_lut_out = JB22L92 $ !JB22_sload_path[14];
JB22_sload_path[14]_reg_input = !NC32_aeb_out & JB22_sload_path[14]_lut_out;
JB22_sload_path[14] = DFFE(JB22_sload_path[14]_reg_input, GLOBAL(LE1_outclock0), !KB1L25, , );


--JB22_sload_path[13] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[13] at LC4_8_T4
--operation mode is counter

JB22_sload_path[13]_lut_out = JB22_sload_path[13] $ JB22L72;
JB22_sload_path[13]_reg_input = !NC32_aeb_out & JB22_sload_path[13]_lut_out;
JB22_sload_path[13] = DFFE(JB22_sload_path[13]_reg_input, GLOBAL(LE1_outclock0), !KB1L25, , );

--JB22L92 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[13]~COUT at LC4_8_T4
--operation mode is counter

JB22L92 = CARRY(!JB22L72 # !JB22_sload_path[13]);


--JB22_sload_path[12] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[12] at LC3_8_T4
--operation mode is counter

JB22_sload_path[12]_lut_out = JB22_sload_path[12] $ !JB22L52;
JB22_sload_path[12]_reg_input = !NC32_aeb_out & JB22_sload_path[12]_lut_out;
JB22_sload_path[12] = DFFE(JB22_sload_path[12]_reg_input, GLOBAL(LE1_outclock0), !KB1L25, , );

--JB22L72 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[12]~COUT at LC3_8_T4
--operation mode is counter

JB22L72 = CARRY(JB22_sload_path[12] & !JB22L52);


--JB22_sload_path[11] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[11] at LC2_8_T4
--operation mode is counter

JB22_sload_path[11]_lut_out = JB22_sload_path[11] $ JB22L32;
JB22_sload_path[11]_reg_input = !NC32_aeb_out & JB22_sload_path[11]_lut_out;
JB22_sload_path[11] = DFFE(JB22_sload_path[11]_reg_input, GLOBAL(LE1_outclock0), !KB1L25, , );

--JB22L52 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[11]~COUT at LC2_8_T4
--operation mode is counter

JB22L52 = CARRY(!JB22L32 # !JB22_sload_path[11]);


--JB22_sload_path[10] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[10] at LC1_8_T4
--operation mode is counter

JB22_sload_path[10]_lut_out = JB22_sload_path[10] $ !JB22L12;
JB22_sload_path[10]_reg_input = !NC32_aeb_out & JB22_sload_path[10]_lut_out;
JB22_sload_path[10] = DFFE(JB22_sload_path[10]_reg_input, GLOBAL(LE1_outclock0), !KB1L25, , );

--JB22L32 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[10]~COUT at LC1_8_T4
--operation mode is counter

JB22L32 = CARRY(JB22_sload_path[10] & !JB22L12);


--JB22_sload_path[9] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[9] at LC10_6_T4
--operation mode is counter

JB22_sload_path[9]_lut_out = JB22_sload_path[9] $ JB22L91;
JB22_sload_path[9]_reg_input = !NC32_aeb_out & JB22_sload_path[9]_lut_out;
JB22_sload_path[9] = DFFE(JB22_sload_path[9]_reg_input, GLOBAL(LE1_outclock0), !KB1L25, , );

--JB22L12 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[9]~COUT at LC10_6_T4
--operation mode is counter

JB22L12 = CARRY(!JB22L91 # !JB22_sload_path[9]);


--JB22_sload_path[8] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[8] at LC9_6_T4
--operation mode is counter

JB22_sload_path[8]_lut_out = JB22_sload_path[8] $ !JB22L71;
JB22_sload_path[8]_reg_input = !NC32_aeb_out & JB22_sload_path[8]_lut_out;
JB22_sload_path[8] = DFFE(JB22_sload_path[8]_reg_input, GLOBAL(LE1_outclock0), !KB1L25, , );

--JB22L91 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_6_T4
--operation mode is counter

JB22L91 = CARRY(JB22_sload_path[8] & !JB22L71);


--JB22_sload_path[7] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[7] at LC8_6_T4
--operation mode is counter

JB22_sload_path[7]_lut_out = JB22_sload_path[7] $ JB22L51;
JB22_sload_path[7]_reg_input = !NC32_aeb_out & JB22_sload_path[7]_lut_out;
JB22_sload_path[7] = DFFE(JB22_sload_path[7]_reg_input, GLOBAL(LE1_outclock0), !KB1L25, , );

--JB22L71 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_6_T4
--operation mode is counter

JB22L71 = CARRY(!JB22L51 # !JB22_sload_path[7]);


--JB22_sload_path[6] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[6] at LC7_6_T4
--operation mode is counter

JB22_sload_path[6]_lut_out = JB22_sload_path[6] $ !JB22L31;
JB22_sload_path[6]_reg_input = !NC32_aeb_out & JB22_sload_path[6]_lut_out;
JB22_sload_path[6] = DFFE(JB22_sload_path[6]_reg_input, GLOBAL(LE1_outclock0), !KB1L25, , );

--JB22L51 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_6_T4
--operation mode is counter

JB22L51 = CARRY(JB22_sload_path[6] & !JB22L31);


--JB22_sload_path[5] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[5] at LC6_6_T4
--operation mode is counter

JB22_sload_path[5]_lut_out = JB22_sload_path[5] $ JB22L11;
JB22_sload_path[5]_reg_input = !NC32_aeb_out & JB22_sload_path[5]_lut_out;
JB22_sload_path[5] = DFFE(JB22_sload_path[5]_reg_input, GLOBAL(LE1_outclock0), !KB1L25, , );

--JB22L31 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_6_T4
--operation mode is counter

JB22L31 = CARRY(!JB22L11 # !JB22_sload_path[5]);


--JB22_sload_path[4] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4] at LC5_6_T4
--operation mode is counter

JB22_sload_path[4]_lut_out = JB22_sload_path[4] $ !JB22L9;
JB22_sload_path[4]_reg_input = !NC32_aeb_out & JB22_sload_path[4]_lut_out;
JB22_sload_path[4] = DFFE(JB22_sload_path[4]_reg_input, GLOBAL(LE1_outclock0), !KB1L25, , );

--JB22L11 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_6_T4
--operation mode is counter

JB22L11 = CARRY(JB22_sload_path[4] & !JB22L9);


--JB22_sload_path[3] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3] at LC4_6_T4
--operation mode is counter

JB22_sload_path[3]_lut_out = JB22_sload_path[3] $ JB22L7;
JB22_sload_path[3]_reg_input = !NC32_aeb_out & JB22_sload_path[3]_lut_out;
JB22_sload_path[3] = DFFE(JB22_sload_path[3]_reg_input, GLOBAL(LE1_outclock0), !KB1L25, , );

--JB22L9 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_6_T4
--operation mode is counter

JB22L9 = CARRY(!JB22L7 # !JB22_sload_path[3]);


--JB22_sload_path[2] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] at LC3_6_T4
--operation mode is counter

JB22_sload_path[2]_lut_out = JB22_sload_path[2] $ !JB22L5;
JB22_sload_path[2]_reg_input = !NC32_aeb_out & JB22_sload_path[2]_lut_out;
JB22_sload_path[2] = DFFE(JB22_sload_path[2]_reg_input, GLOBAL(LE1_outclock0), !KB1L25, , );

--JB22L7 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_6_T4
--operation mode is counter

JB22L7 = CARRY(JB22_sload_path[2] & !JB22L5);


--JB22_sload_path[1] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC2_6_T4
--operation mode is counter

JB22_sload_path[1]_lut_out = JB22_sload_path[1] $ JB22L3;
JB22_sload_path[1]_reg_input = !NC32_aeb_out & JB22_sload_path[1]_lut_out;
JB22_sload_path[1] = DFFE(JB22_sload_path[1]_reg_input, GLOBAL(LE1_outclock0), !KB1L25, , );

--JB22L5 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_6_T4
--operation mode is counter

JB22L5 = CARRY(!JB22L3 # !JB22_sload_path[1]);


--JB22_sload_path[0] is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_6_T4
--operation mode is qfbk_counter

JB22_sload_path[0]_lut_out = !JB22_sload_path[0];
JB22_sload_path[0]_reg_input = !NC32_aeb_out & JB22_sload_path[0]_lut_out;
JB22_sload_path[0] = DFFE(JB22_sload_path[0]_reg_input, GLOBAL(LE1_outclock0), !KB1L25, , );

--JB22L3 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_6_T4
--operation mode is qfbk_counter

JB22L3 = CARRY(JB22_sload_path[0]);


--JB5_sload_path[15] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[15] at LC6_12_A3
--operation mode is arithmetic

JB5_sload_path[15]_lut_out = JB5_sload_path[15] $ JB5L13;
JB5_sload_path[15] = DFFE(JB5_sload_path[15]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst39);

--JB5_cout is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout at LC6_12_A3
--operation mode is arithmetic

JB5_cout = CARRY(!JB5L13 # !JB5_sload_path[15]);


--JB5_sload_path[14] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[14] at LC5_12_A3
--operation mode is arithmetic

JB5_sload_path[14]_lut_out = JB5_sload_path[14] $ !JB5L92;
JB5_sload_path[14] = DFFE(JB5_sload_path[14]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst39);

--JB5L13 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[14]~COUT at LC5_12_A3
--operation mode is arithmetic

JB5L13 = CARRY(JB5_sload_path[14] & !JB5L92);


--JB5_sload_path[13] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[13] at LC4_12_A3
--operation mode is arithmetic

JB5_sload_path[13]_lut_out = JB5_sload_path[13] $ JB5L72;
JB5_sload_path[13] = DFFE(JB5_sload_path[13]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst39);

--JB5L92 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[13]~COUT at LC4_12_A3
--operation mode is arithmetic

JB5L92 = CARRY(!JB5L72 # !JB5_sload_path[13]);


--JB5_sload_path[12] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[12] at LC3_12_A3
--operation mode is arithmetic

JB5_sload_path[12]_lut_out = JB5_sload_path[12] $ !JB5L52;
JB5_sload_path[12] = DFFE(JB5_sload_path[12]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst39);

--JB5L72 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[12]~COUT at LC3_12_A3
--operation mode is arithmetic

JB5L72 = CARRY(JB5_sload_path[12] & !JB5L52);


--JB5_sload_path[11] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[11] at LC2_12_A3
--operation mode is arithmetic

JB5_sload_path[11]_lut_out = JB5_sload_path[11] $ JB5L32;
JB5_sload_path[11] = DFFE(JB5_sload_path[11]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst39);

--JB5L52 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[11]~COUT at LC2_12_A3
--operation mode is arithmetic

JB5L52 = CARRY(!JB5L32 # !JB5_sload_path[11]);


--JB5_sload_path[10] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[10] at LC1_12_A3
--operation mode is arithmetic

JB5_sload_path[10]_lut_out = JB5_sload_path[10] $ !JB5L12;
JB5_sload_path[10] = DFFE(JB5_sload_path[10]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst39);

--JB5L32 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[10]~COUT at LC1_12_A3
--operation mode is arithmetic

JB5L32 = CARRY(JB5_sload_path[10] & !JB5L12);


--JB5_sload_path[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[9] at LC10_10_A3
--operation mode is arithmetic

JB5_sload_path[9]_lut_out = JB5_sload_path[9] $ JB5L91;
JB5_sload_path[9] = DFFE(JB5_sload_path[9]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst39);

--JB5L12 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[9]~COUT at LC10_10_A3
--operation mode is arithmetic

JB5L12 = CARRY(!JB5L91 # !JB5_sload_path[9]);


--JB5_sload_path[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[8] at LC9_10_A3
--operation mode is arithmetic

JB5_sload_path[8]_lut_out = JB5_sload_path[8] $ !JB5L71;
JB5_sload_path[8] = DFFE(JB5_sload_path[8]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst39);

--JB5L91 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_10_A3
--operation mode is arithmetic

JB5L91 = CARRY(JB5_sload_path[8] & !JB5L71);


--JB5_sload_path[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[7] at LC8_10_A3
--operation mode is arithmetic

JB5_sload_path[7]_lut_out = JB5_sload_path[7] $ JB5L51;
JB5_sload_path[7] = DFFE(JB5_sload_path[7]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst39);

--JB5L71 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_10_A3
--operation mode is arithmetic

JB5L71 = CARRY(!JB5L51 # !JB5_sload_path[7]);


--JB5_sload_path[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[6] at LC7_10_A3
--operation mode is arithmetic

JB5_sload_path[6]_lut_out = JB5_sload_path[6] $ !JB5L31;
JB5_sload_path[6] = DFFE(JB5_sload_path[6]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst39);

--JB5L51 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_10_A3
--operation mode is arithmetic

JB5L51 = CARRY(JB5_sload_path[6] & !JB5L31);


--JB5_sload_path[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[5] at LC6_10_A3
--operation mode is arithmetic

JB5_sload_path[5]_lut_out = JB5_sload_path[5] $ JB5L11;
JB5_sload_path[5] = DFFE(JB5_sload_path[5]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst39);

--JB5L31 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_10_A3
--operation mode is arithmetic

JB5L31 = CARRY(!JB5L11 # !JB5_sload_path[5]);


--JB5_sload_path[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4] at LC5_10_A3
--operation mode is arithmetic

JB5_sload_path[4]_lut_out = JB5_sload_path[4] $ !JB5L9;
JB5_sload_path[4] = DFFE(JB5_sload_path[4]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst39);

--JB5L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_10_A3
--operation mode is arithmetic

JB5L11 = CARRY(JB5_sload_path[4] & !JB5L9);


--JB5_sload_path[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3] at LC4_10_A3
--operation mode is arithmetic

JB5_sload_path[3]_lut_out = JB5_sload_path[3] $ JB5L7;
JB5_sload_path[3] = DFFE(JB5_sload_path[3]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst39);

--JB5L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_10_A3
--operation mode is arithmetic

JB5L9 = CARRY(!JB5L7 # !JB5_sload_path[3]);


--JB5_sload_path[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] at LC3_10_A3
--operation mode is arithmetic

JB5_sload_path[2]_lut_out = JB5_sload_path[2] $ !JB5L5;
JB5_sload_path[2] = DFFE(JB5_sload_path[2]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst39);

--JB5L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_10_A3
--operation mode is arithmetic

JB5L7 = CARRY(JB5_sload_path[2] & !JB5L5);


--JB5_sload_path[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC2_10_A3
--operation mode is arithmetic

JB5_sload_path[1]_lut_out = JB5_sload_path[1] $ JB5L3;
JB5_sload_path[1] = DFFE(JB5_sload_path[1]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst39);

--JB5L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_10_A3
--operation mode is arithmetic

JB5L5 = CARRY(!JB5L3 # !JB5_sload_path[1]);


--JB5_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_10_A3
--operation mode is qfbk_counter

JB5_sload_path[0]_lut_out = !JB5_sload_path[0];
JB5_sload_path[0] = DFFE(JB5_sload_path[0]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst39);

--JB5L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_10_A3
--operation mode is qfbk_counter

JB5L3 = CARRY(JB5_sload_path[0]);


--JB7_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_4_V4
--operation mode is qfbk_counter

JB7_sload_path[0]_lut_out = !JB7_sload_path[0];
JB7_sload_path[0] = DFFE(JB7_sload_path[0]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst22);

--JB7_the_carries[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[1] at LC1_4_V4
--operation mode is qfbk_counter

JB7_the_carries[1] = CARRY(LB1L3 $ !JB7_sload_path[0]);


--JB7_pre_out[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[1] at LC2_4_V4
--operation mode is arithmetic

JB7_pre_out[1]_lut_out = JB7_pre_out[1] $ JB7_the_carries[1];
JB7_pre_out[1] = DFFE(JB7_pre_out[1]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst22);

--JB7_the_carries[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[2] at LC2_4_V4
--operation mode is arithmetic

JB7_the_carries[2] = CARRY(JB7_pre_out[1] $ LB1L3 # !JB7_the_carries[1]);


--JB7_pre_out[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[2] at LC3_4_V4
--operation mode is arithmetic

JB7_pre_out[2]_lut_out = JB7_pre_out[2] $ !JB7_the_carries[2];
JB7_pre_out[2] = DFFE(JB7_pre_out[2]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst22);

--JB7_the_carries[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[3] at LC3_4_V4
--operation mode is arithmetic

JB7_the_carries[3] = CARRY(!JB7_the_carries[2] & (JB7_pre_out[2] $ !LB1L3));


--JB7_pre_out[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[3] at LC4_4_V4
--operation mode is arithmetic

JB7_pre_out[3]_lut_out = JB7_pre_out[3] $ JB7_the_carries[3];
JB7_pre_out[3] = DFFE(JB7_pre_out[3]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst22);

--JB7_the_carries[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[4] at LC4_4_V4
--operation mode is arithmetic

JB7_the_carries[4] = CARRY(JB7_pre_out[3] $ LB1L3 # !JB7_the_carries[3]);


--JB7_pre_out[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[4] at LC5_4_V4
--operation mode is arithmetic

JB7_pre_out[4]_lut_out = JB7_pre_out[4] $ !JB7_the_carries[4];
JB7_pre_out[4] = DFFE(JB7_pre_out[4]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst22);

--JB7_the_carries[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[5] at LC5_4_V4
--operation mode is arithmetic

JB7_the_carries[5] = CARRY(!JB7_the_carries[4] & (JB7_pre_out[4] $ !LB1L3));


--JB7_pre_out[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[5] at LC6_4_V4
--operation mode is arithmetic

JB7_pre_out[5]_lut_out = JB7_pre_out[5] $ JB7_the_carries[5];
JB7_pre_out[5] = DFFE(JB7_pre_out[5]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst22);

--JB7_the_carries[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[6] at LC6_4_V4
--operation mode is arithmetic

JB7_the_carries[6] = CARRY(JB7_pre_out[5] $ LB1L3 # !JB7_the_carries[5]);


--JB7_pre_out[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[6] at LC7_4_V4
--operation mode is arithmetic

JB7_pre_out[6]_lut_out = JB7_pre_out[6] $ !JB7_the_carries[6];
JB7_pre_out[6] = DFFE(JB7_pre_out[6]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst22);

--JB7_the_carries[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[7] at LC7_4_V4
--operation mode is arithmetic

JB7_the_carries[7] = CARRY(!JB7_the_carries[6] & (JB7_pre_out[6] $ !LB1L3));


--JB7_pre_out[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[7] at LC8_4_V4
--operation mode is arithmetic

JB7_pre_out[7]_lut_out = JB7_pre_out[7] $ JB7_the_carries[7];
JB7_pre_out[7] = DFFE(JB7_pre_out[7]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst22);

--JB7_the_carries[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[8] at LC8_4_V4
--operation mode is arithmetic

JB7_the_carries[8] = CARRY(JB7_pre_out[7] $ LB1L3 # !JB7_the_carries[7]);


--JB7_pre_out[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[8] at LC9_4_V4
--operation mode is arithmetic

JB7_pre_out[8]_lut_out = JB7_pre_out[8] $ !JB7_the_carries[8];
JB7_pre_out[8] = DFFE(JB7_pre_out[8]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst22);

--JB7_the_carries[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[9] at LC9_4_V4
--operation mode is arithmetic

JB7_the_carries[9] = CARRY(!JB7_the_carries[8] & (JB7_pre_out[8] $ !LB1L3));


--JB7_pre_out[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[9] at LC10_4_V4
--operation mode is arithmetic

JB7_pre_out[9]_lut_out = JB7_pre_out[9] $ JB7_the_carries[9];
JB7_pre_out[9] = DFFE(JB7_pre_out[9]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst22);

--JB7_the_carries[10] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[10] at LC10_4_V4
--operation mode is arithmetic

JB7_the_carries[10] = CARRY(JB7_pre_out[9] $ LB1L3 # !JB7_the_carries[9]);


--JB7_pre_out[10] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[10] at LC1_6_V4
--operation mode is arithmetic

JB7_pre_out[10]_lut_out = JB7_pre_out[10] $ !JB7_the_carries[10];
JB7_pre_out[10] = DFFE(JB7_pre_out[10]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst22);

--JB7_the_carries[11] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[11] at LC1_6_V4
--operation mode is arithmetic

JB7_the_carries[11] = CARRY(!JB7_the_carries[10] & (JB7_pre_out[10] $ !LB1L3));


--JB7_pre_out[11] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[11] at LC2_6_V4
--operation mode is arithmetic

JB7_pre_out[11]_lut_out = JB7_pre_out[11] $ JB7_the_carries[11];
JB7_pre_out[11] = DFFE(JB7_pre_out[11]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst22);

--JB7_the_carries[12] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[12] at LC2_6_V4
--operation mode is arithmetic

JB7_the_carries[12] = CARRY(JB7_pre_out[11] $ LB1L3 # !JB7_the_carries[11]);


--JB7_pre_out[12] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[12] at LC3_6_V4
--operation mode is arithmetic

JB7_pre_out[12]_lut_out = JB7_pre_out[12] $ !JB7_the_carries[12];
JB7_pre_out[12] = DFFE(JB7_pre_out[12]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst22);

--JB7_the_carries[13] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[13] at LC3_6_V4
--operation mode is arithmetic

JB7_the_carries[13] = CARRY(!JB7_the_carries[12] & (JB7_pre_out[12] $ !LB1L3));


--JB7_pre_out[13] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[13] at LC4_6_V4
--operation mode is arithmetic

JB7_pre_out[13]_lut_out = JB7_pre_out[13] $ JB7_the_carries[13];
JB7_pre_out[13] = DFFE(JB7_pre_out[13]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst22);

--JB7_the_carries[14] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[14] at LC4_6_V4
--operation mode is arithmetic

JB7_the_carries[14] = CARRY(JB7_pre_out[13] $ LB1L3 # !JB7_the_carries[13]);


--JB7_pre_out[14] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[14] at LC5_6_V4
--operation mode is arithmetic

JB7_pre_out[14]_lut_out = JB7_pre_out[14] $ !JB7_the_carries[14];
JB7_pre_out[14] = DFFE(JB7_pre_out[14]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst22);

--JB7_the_carries[15] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[15] at LC5_6_V4
--operation mode is arithmetic

JB7_the_carries[15] = CARRY(!JB7_the_carries[14] & (JB7_pre_out[14] $ !LB1L3));


--JB7_pre_out[15] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_packet_ct:inst23|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[15] at LC6_6_V4
--operation mode is normal

JB7_pre_out[15]_lut_out = JB7_pre_out[15] $ JB7_the_carries[15];
JB7_pre_out[15] = DFFE(JB7_pre_out[15]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst22);


--JB8_q[15] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[15] at LC6_8_A4
--operation mode is normal

JB8_q[15]_lut_out = JB8L13 $ JB8_q[15];
JB8_q[15]_sload_eqn = (WB1_CRC_ERR & LB1_inst40[15]) # (!WB1_CRC_ERR & JB8_q[15]_lut_out);
JB8_q[15] = DFFE(JB8_q[15]_sload_eqn, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst5);


--JB8_q[14] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[14] at LC5_8_A4
--operation mode is counter

JB8_q[14]_lut_out = JB8_q[14] $ !JB8L92;
JB8_q[14]_sload_eqn = (WB1_CRC_ERR & LB1_inst40[14]) # (!WB1_CRC_ERR & JB8_q[14]_lut_out);
JB8_q[14] = DFFE(JB8_q[14]_sload_eqn, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst5);

--JB8L13 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[14]~COUT at LC5_8_A4
--operation mode is counter

JB8L13 = CARRY(JB8_q[14] & !JB8L92);


--JB8_q[13] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[13] at LC4_8_A4
--operation mode is counter

JB8_q[13]_lut_out = JB8_q[13] $ JB8L72;
JB8_q[13]_sload_eqn = (WB1_CRC_ERR & LB1_inst40[13]) # (!WB1_CRC_ERR & JB8_q[13]_lut_out);
JB8_q[13] = DFFE(JB8_q[13]_sload_eqn, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst5);

--JB8L92 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[13]~COUT at LC4_8_A4
--operation mode is counter

JB8L92 = CARRY(!JB8L72 # !JB8_q[13]);


--JB8_q[12] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[12] at LC3_8_A4
--operation mode is counter

JB8_q[12]_lut_out = JB8_q[12] $ !JB8L52;
JB8_q[12]_sload_eqn = (WB1_CRC_ERR & LB1_inst40[12]) # (!WB1_CRC_ERR & JB8_q[12]_lut_out);
JB8_q[12] = DFFE(JB8_q[12]_sload_eqn, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst5);

--JB8L72 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[12]~COUT at LC3_8_A4
--operation mode is counter

JB8L72 = CARRY(JB8_q[12] & !JB8L52);


--JB8_q[11] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[11] at LC2_8_A4
--operation mode is counter

JB8_q[11]_lut_out = JB8_q[11] $ JB8L32;
JB8_q[11]_sload_eqn = (WB1_CRC_ERR & LB1_inst40[11]) # (!WB1_CRC_ERR & JB8_q[11]_lut_out);
JB8_q[11] = DFFE(JB8_q[11]_sload_eqn, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst5);

--JB8L52 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[11]~COUT at LC2_8_A4
--operation mode is counter

JB8L52 = CARRY(!JB8L32 # !JB8_q[11]);


--JB8_q[10] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[10] at LC1_8_A4
--operation mode is counter

JB8_q[10]_lut_out = JB8_q[10] $ !JB8L12;
JB8_q[10]_sload_eqn = (WB1_CRC_ERR & LB1_inst40[10]) # (!WB1_CRC_ERR & JB8_q[10]_lut_out);
JB8_q[10] = DFFE(JB8_q[10]_sload_eqn, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst5);

--JB8L32 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[10]~COUT at LC1_8_A4
--operation mode is counter

JB8L32 = CARRY(JB8_q[10] & !JB8L12);


--JB8_q[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[9] at LC10_6_A4
--operation mode is counter

JB8_q[9]_lut_out = JB8_q[9] $ JB8L91;
JB8_q[9]_sload_eqn = (WB1_CRC_ERR & LB1_inst40[9]) # (!WB1_CRC_ERR & JB8_q[9]_lut_out);
JB8_q[9] = DFFE(JB8_q[9]_sload_eqn, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst5);

--JB8L12 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[9]~COUT at LC10_6_A4
--operation mode is counter

JB8L12 = CARRY(!JB8L91 # !JB8_q[9]);


--JB8_q[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[8] at LC9_6_A4
--operation mode is counter

JB8_q[8]_lut_out = JB8_q[8] $ !JB8L71;
JB8_q[8]_sload_eqn = (WB1_CRC_ERR & LB1_inst40[8]) # (!WB1_CRC_ERR & JB8_q[8]_lut_out);
JB8_q[8] = DFFE(JB8_q[8]_sload_eqn, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst5);

--JB8L91 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_6_A4
--operation mode is counter

JB8L91 = CARRY(JB8_q[8] & !JB8L71);


--JB8_q[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[7] at LC8_6_A4
--operation mode is counter

JB8_q[7]_lut_out = JB8_q[7] $ JB8L51;
JB8_q[7]_sload_eqn = (WB1_CRC_ERR & LB1_inst40[7]) # (!WB1_CRC_ERR & JB8_q[7]_lut_out);
JB8_q[7] = DFFE(JB8_q[7]_sload_eqn, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst5);

--JB8L71 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_6_A4
--operation mode is counter

JB8L71 = CARRY(!JB8L51 # !JB8_q[7]);


--JB8_q[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[6] at LC7_6_A4
--operation mode is counter

JB8_q[6]_lut_out = JB8_q[6] $ !JB8L31;
JB8_q[6]_sload_eqn = (WB1_CRC_ERR & LB1_inst40[6]) # (!WB1_CRC_ERR & JB8_q[6]_lut_out);
JB8_q[6] = DFFE(JB8_q[6]_sload_eqn, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst5);

--JB8L51 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_6_A4
--operation mode is counter

JB8L51 = CARRY(JB8_q[6] & !JB8L31);


--JB8_q[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[5] at LC6_6_A4
--operation mode is counter

JB8_q[5]_lut_out = JB8_q[5] $ JB8L11;
JB8_q[5]_sload_eqn = (WB1_CRC_ERR & LB1_inst40[5]) # (!WB1_CRC_ERR & JB8_q[5]_lut_out);
JB8_q[5] = DFFE(JB8_q[5]_sload_eqn, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst5);

--JB8L31 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_6_A4
--operation mode is counter

JB8L31 = CARRY(!JB8L11 # !JB8_q[5]);


--JB8_q[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[4] at LC5_6_A4
--operation mode is counter

JB8_q[4]_lut_out = JB8_q[4] $ !JB8L9;
JB8_q[4]_sload_eqn = (WB1_CRC_ERR & LB1_inst40[4]) # (!WB1_CRC_ERR & JB8_q[4]_lut_out);
JB8_q[4] = DFFE(JB8_q[4]_sload_eqn, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst5);

--JB8L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_6_A4
--operation mode is counter

JB8L11 = CARRY(JB8_q[4] & !JB8L9);


--JB8_q[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[3] at LC4_6_A4
--operation mode is counter

JB8_q[3]_lut_out = JB8_q[3] $ JB8L7;
JB8_q[3]_sload_eqn = (WB1_CRC_ERR & LB1_inst40[3]) # (!WB1_CRC_ERR & JB8_q[3]_lut_out);
JB8_q[3] = DFFE(JB8_q[3]_sload_eqn, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst5);

--JB8L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_6_A4
--operation mode is counter

JB8L9 = CARRY(!JB8L7 # !JB8_q[3]);


--JB8_q[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[2] at LC3_6_A4
--operation mode is counter

JB8_q[2]_lut_out = JB8_q[2] $ !JB8L5;
JB8_q[2]_sload_eqn = (WB1_CRC_ERR & LB1_inst40[2]) # (!WB1_CRC_ERR & JB8_q[2]_lut_out);
JB8_q[2] = DFFE(JB8_q[2]_sload_eqn, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst5);

--JB8L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_6_A4
--operation mode is counter

JB8L7 = CARRY(JB8_q[2] & !JB8L5);


--JB8_q[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[1] at LC2_6_A4
--operation mode is counter

JB8_q[1]_lut_out = JB8_q[1] $ JB8L3;
JB8_q[1]_sload_eqn = (WB1_CRC_ERR & LB1_inst40[1]) # (!WB1_CRC_ERR & JB8_q[1]_lut_out);
JB8_q[1] = DFFE(JB8_q[1]_sload_eqn, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst5);

--JB8L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_6_A4
--operation mode is counter

JB8L5 = CARRY(!JB8L3 # !JB8_q[1]);


--JB8_q[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[0] at LC1_6_A4
--operation mode is qfbk_counter

JB8_q[0]_lut_out = !JB8_q[0];
JB8_q[0]_sload_eqn = (WB1_CRC_ERR & LB1_inst40[0]) # (!WB1_CRC_ERR & JB8_q[0]_lut_out);
JB8_q[0] = DFFE(JB8_q[0]_sload_eqn, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , LB1_inst5);

--JB8L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|rx_dpr_wadr_ct:inst25|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_6_A4
--operation mode is qfbk_counter

JB8L3 = CARRY(JB8_q[0]);


--JB21_sload_path[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[5] at LC6_16_V2
--operation mode is normal

JB21_sload_path[5]_lut_out = JB21_sload_path[5] $ (JB21L11 & PD1_valid_wreq);
JB21_sload_path[5] = DFFE(JB21_sload_path[5]_lut_out, GLOBAL(LE1_outclock0), HD1L41Q, , );


--JB21_sload_path[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[4] at LC5_16_V2
--operation mode is arithmetic

JB21_sload_path[4]_lut_out = JB21_sload_path[4] $ (PD1_valid_wreq & !JB21L9);
JB21_sload_path[4] = DFFE(JB21_sload_path[4]_lut_out, GLOBAL(LE1_outclock0), HD1L41Q, , );

--JB21L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_16_V2
--operation mode is arithmetic

JB21L11 = CARRY(JB21_sload_path[4] & !JB21L9);


--JB21_sload_path[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[3] at LC4_16_V2
--operation mode is arithmetic

JB21_sload_path[3]_lut_out = JB21_sload_path[3] $ (PD1_valid_wreq & JB21L7);
JB21_sload_path[3] = DFFE(JB21_sload_path[3]_lut_out, GLOBAL(LE1_outclock0), HD1L41Q, , );

--JB21L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_16_V2
--operation mode is arithmetic

JB21L9 = CARRY(!JB21L7 # !JB21_sload_path[3]);


--JB21_sload_path[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[2] at LC3_16_V2
--operation mode is arithmetic

JB21_sload_path[2]_lut_out = JB21_sload_path[2] $ (PD1_valid_wreq & !JB21L5);
JB21_sload_path[2] = DFFE(JB21_sload_path[2]_lut_out, GLOBAL(LE1_outclock0), HD1L41Q, , );

--JB21L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_16_V2
--operation mode is arithmetic

JB21L7 = CARRY(JB21_sload_path[2] & !JB21L5);


--JB21_sload_path[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[1] at LC2_16_V2
--operation mode is arithmetic

JB21_sload_path[1]_lut_out = JB21_sload_path[1] $ (PD1_valid_wreq & JB21L3);
JB21_sload_path[1] = DFFE(JB21_sload_path[1]_lut_out, GLOBAL(LE1_outclock0), HD1L41Q, , );

--JB21L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_16_V2
--operation mode is arithmetic

JB21L5 = CARRY(!JB21L3 # !JB21_sload_path[1]);


--JB21_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|sload_path[0] at LC1_16_V2
--operation mode is qfbk_counter

JB21_sload_path[0]_lut_out = PD1_valid_wreq $ JB21_sload_path[0];
JB21_sload_path[0] = DFFE(JB21_sload_path[0]_lut_out, GLOBAL(LE1_outclock0), HD1L41Q, , );

--JB21L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:wr_ptr|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_16_V2
--operation mode is qfbk_counter

JB21L3 = CARRY(JB21_sload_path[0]);


--JB11_sload_path[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[4] at LC5_5_V2
--operation mode is normal

JB11_sload_path[4]_lut_out = JB11_sload_path[4] $ (PD1L1 & !JB11L9);
JB11_sload_path[4] = DFFE(JB11_sload_path[4]_lut_out, GLOBAL(LE1_outclock0), HD1L41Q, , );


--JB11_sload_path[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[3] at LC4_5_V2
--operation mode is arithmetic

JB11_sload_path[3]_lut_out = JB11_sload_path[3] $ (PD1L1 & JB11L7);
JB11_sload_path[3] = DFFE(JB11_sload_path[3]_lut_out, GLOBAL(LE1_outclock0), HD1L41Q, , );

--JB11L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_5_V2
--operation mode is arithmetic

JB11L9 = CARRY(!JB11L7 # !JB11_sload_path[3]);


--JB11_sload_path[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[2] at LC3_5_V2
--operation mode is arithmetic

JB11_sload_path[2]_lut_out = JB11_sload_path[2] $ (PD1L1 & !JB11L5);
JB11_sload_path[2] = DFFE(JB11_sload_path[2]_lut_out, GLOBAL(LE1_outclock0), HD1L41Q, , );

--JB11L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_5_V2
--operation mode is arithmetic

JB11L7 = CARRY(JB11_sload_path[2] & !JB11L5);


--JB11_sload_path[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[1] at LC2_5_V2
--operation mode is arithmetic

JB11_sload_path[1]_lut_out = JB11_sload_path[1] $ (PD1L1 & JB11L3);
JB11_sload_path[1] = DFFE(JB11_sload_path[1]_lut_out, GLOBAL(LE1_outclock0), HD1L41Q, , );

--JB11L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_5_V2
--operation mode is arithmetic

JB11L5 = CARRY(!JB11L3 # !JB11_sload_path[1]);


--JB11_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|sload_path[0] at LC1_5_V2
--operation mode is qfbk_counter

JB11_sload_path[0]_lut_out = PD1L1 $ JB11_sload_path[0];
JB11_sload_path[0] = DFFE(JB11_sload_path[0]_lut_out, GLOBAL(LE1_outclock0), HD1L41Q, , );

--JB11L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|lpm_counter:rd_ptr_msb|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_5_V2
--operation mode is qfbk_counter

JB11L3 = CARRY(JB11_sload_path[0]);


--JB01_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|sload_path[0] at LC1_10_V3
--operation mode is qfbk_counter

JB01_sload_path[0]_lut_out = !JB01_sload_path[0];
JB01_sload_path[0]_sload_eqn = (QD1L1 & JB01_sload_path[0]) # (!QD1L1 & JB01_sload_path[0]_lut_out);
JB01_sload_path[0] = DFFE(JB01_sload_path[0]_sload_eqn, GLOBAL(LE1_outclock0), HD1L41Q, , );

--JB01_the_carries[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[1] at LC1_10_V3
--operation mode is qfbk_counter

JB01_the_carries[1] = CARRY(PD1_valid_wreq $ !JB01_sload_path[0]);


--JB01_pre_out[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[1] at LC2_10_V3
--operation mode is counter

JB01_pre_out[1]_lut_out = JB01_pre_out[1] $ JB01_the_carries[1];
JB01_pre_out[1]_sload_eqn = (QD1L1 & JB01_pre_out[1]) # (!QD1L1 & JB01_pre_out[1]_lut_out);
JB01_pre_out[1] = DFFE(JB01_pre_out[1]_sload_eqn, GLOBAL(LE1_outclock0), HD1L41Q, , );

--JB01_the_carries[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[2] at LC2_10_V3
--operation mode is counter

JB01_the_carries[2] = CARRY(PD1_valid_wreq $ JB01_pre_out[1] # !JB01_the_carries[1]);


--JB01_pre_out[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[2] at LC3_10_V3
--operation mode is counter

JB01_pre_out[2]_lut_out = JB01_pre_out[2] $ !JB01_the_carries[2];
JB01_pre_out[2]_sload_eqn = (QD1L1 & JB01_pre_out[2]) # (!QD1L1 & JB01_pre_out[2]_lut_out);
JB01_pre_out[2] = DFFE(JB01_pre_out[2]_sload_eqn, GLOBAL(LE1_outclock0), HD1L41Q, , );

--JB01_the_carries[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[3] at LC3_10_V3
--operation mode is counter

JB01_the_carries[3] = CARRY(!JB01_the_carries[2] & (PD1_valid_wreq $ !JB01_pre_out[2]));


--JB01_pre_out[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[3] at LC4_10_V3
--operation mode is counter

JB01_pre_out[3]_lut_out = JB01_pre_out[3] $ JB01_the_carries[3];
JB01_pre_out[3]_sload_eqn = (QD1L1 & JB01_pre_out[3]) # (!QD1L1 & JB01_pre_out[3]_lut_out);
JB01_pre_out[3] = DFFE(JB01_pre_out[3]_sload_eqn, GLOBAL(LE1_outclock0), HD1L41Q, , );

--JB01_the_carries[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[4] at LC4_10_V3
--operation mode is counter

JB01_the_carries[4] = CARRY(JB01_pre_out[3] $ PD1_valid_wreq # !JB01_the_carries[3]);


--JB01_pre_out[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[4] at LC5_10_V3
--operation mode is counter

JB01_pre_out[4]_lut_out = JB01_pre_out[4] $ !JB01_the_carries[4];
JB01_pre_out[4]_sload_eqn = (QD1L1 & JB01_pre_out[4]) # (!QD1L1 & JB01_pre_out[4]_lut_out);
JB01_pre_out[4] = DFFE(JB01_pre_out[4]_sload_eqn, GLOBAL(LE1_outclock0), HD1L41Q, , );

--JB01_the_carries[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|the_carries[5] at LC5_10_V3
--operation mode is counter

JB01_the_carries[5] = CARRY(!JB01_the_carries[4] & (PD1_valid_wreq $ !JB01_pre_out[4]));


--JB01_pre_out[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|lpm_counter:count_usedw|alt_synch_counter:wysi_counter|pre_out[5] at LC6_10_V3
--operation mode is normal

JB01_pre_out[5]_lut_out = JB01_pre_out[5] $ JB01_the_carries[5];
JB01_pre_out[5]_sload_eqn = (QD1L1 & JB01_pre_out[5]) # (!QD1L1 & JB01_pre_out[5]_lut_out);
JB01_pre_out[5] = DFFE(JB01_pre_out[5]_sload_eqn, GLOBAL(LE1_outclock0), HD1L41Q, , );


--JB9_q[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[5] at LC6_7_V3
--operation mode is counter

JB9_q[5]_lut_out = JB9_q[5] $ JB9L11;
JB9_q[5]_sload_eqn = (HD1L02Q & VCC) # (!HD1L02Q & JB9_q[5]_lut_out);
JB9_q[5] = DFFE(JB9_q[5]_sload_eqn, GLOBAL(LE1_outclock0), , , HD1L91Q);

--JB9_cout is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout at LC6_7_V3
--operation mode is counter

JB9_cout = CARRY(JB9_q[5] # !JB9L11);


--JB9_q[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[4] at LC5_7_V3
--operation mode is counter

JB9_q[4]_lut_out = JB9_q[4] $ !JB9L9;
JB9_q[4]_sload_eqn = (HD1L02Q & VCC) # (!HD1L02Q & JB9_q[4]_lut_out);
JB9_q[4] = DFFE(JB9_q[4]_sload_eqn, GLOBAL(LE1_outclock0), , , HD1L91Q);

--JB9L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_7_V3
--operation mode is counter

JB9L11 = CARRY(!JB9_q[4] & !JB9L9);


--JB9_q[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[3] at LC4_7_V3
--operation mode is counter

JB9_q[3]_lut_out = JB9_q[3] $ JB9L7;
JB9_q[3]_sload_eqn = (HD1L02Q & ~GND) # (!HD1L02Q & JB9_q[3]_lut_out);
JB9_q[3] = DFFE(JB9_q[3]_sload_eqn, GLOBAL(LE1_outclock0), , , HD1L91Q);

--JB9L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_7_V3
--operation mode is counter

JB9L9 = CARRY(JB9_q[3] # !JB9L7);


--JB9_q[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[2] at LC3_7_V3
--operation mode is counter

JB9_q[2]_lut_out = JB9_q[2] $ !JB9L5;
JB9_q[2]_sload_eqn = (HD1L02Q & ~GND) # (!HD1L02Q & JB9_q[2]_lut_out);
JB9_q[2] = DFFE(JB9_q[2]_sload_eqn, GLOBAL(LE1_outclock0), , , HD1L91Q);

--JB9L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_7_V3
--operation mode is counter

JB9L7 = CARRY(!JB9_q[2] & !JB9L5);


--JB9_q[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[1] at LC2_7_V3
--operation mode is counter

JB9_q[1]_lut_out = JB9_q[1] $ JB9L3;
JB9_q[1]_sload_eqn = (HD1L02Q & ~GND) # (!HD1L02Q & JB9_q[1]_lut_out);
JB9_q[1] = DFFE(JB9_q[1]_sload_eqn, GLOBAL(LE1_outclock0), , , HD1L91Q);

--JB9L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_7_V3
--operation mode is counter

JB9L5 = CARRY(JB9_q[1] # !JB9L3);


--JB9_q[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[0] at LC1_7_V3
--operation mode is qfbk_counter

JB9_q[0]_lut_out = !JB9_q[0];
JB9_q[0]_sload_eqn = (HD1L02Q & ~GND) # (!HD1L02Q & JB9_q[0]_lut_out);
JB9_q[0] = DFFE(JB9_q[0]_sload_eqn, GLOBAL(LE1_outclock0), , , HD1L91Q);

--JB9L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_7_V3
--operation mode is qfbk_counter

JB9L3 = CARRY(!JB9_q[0]);


--JB6_sload_path[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|ctup4:116|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC2_10_N2
--operation mode is arithmetic

JB6_sload_path[1]_lut_out = JB6_sload_path[1] $ JB6L3;
JB6_sload_path[1] = DFFE(JB6_sload_path[1]_lut_out, GLOBAL(LE1_outclock0), !KB1L72, , );

--JB6_cout is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|ctup4:116|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout at LC2_10_N2
--operation mode is arithmetic

JB6_cout = CARRY(!JB6L3 # !JB6_sload_path[1]);


--JB6_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|ctup4:116|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_10_N2
--operation mode is qfbk_counter

JB6_sload_path[0]_lut_out = !JB6_sload_path[0];
JB6_sload_path[0] = DFFE(JB6_sload_path[0]_lut_out, GLOBAL(LE1_outclock0), !KB1L72, , );

--JB6L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|ctup4:116|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_10_N2
--operation mode is qfbk_counter

JB6L3 = CARRY(JB6_sload_path[0]);


--JB4_sload_path[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|ctup4b:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3] at LC4_9_Q3
--operation mode is normal

JB4_sload_path[3]_lut_out = JB4_sload_path[3] $ JB4L7;
JB4_sload_path[3] = DFFE(JB4_sload_path[3]_lut_out, GLOBAL(LE1_outclock0), RC1L02Q, , );


--JB4_sload_path[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|ctup4b:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] at LC3_9_Q3
--operation mode is arithmetic

JB4_sload_path[2]_lut_out = JB4_sload_path[2] $ !JB4L5;
JB4_sload_path[2] = DFFE(JB4_sload_path[2]_lut_out, GLOBAL(LE1_outclock0), RC1L02Q, , );

--JB4L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|ctup4b:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_9_Q3
--operation mode is arithmetic

JB4L7 = CARRY(JB4_sload_path[2] & !JB4L5);


--JB4_sload_path[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|ctup4b:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC2_9_Q3
--operation mode is arithmetic

JB4_sload_path[1]_lut_out = JB4_sload_path[1] $ JB4L3;
JB4_sload_path[1] = DFFE(JB4_sload_path[1]_lut_out, GLOBAL(LE1_outclock0), RC1L02Q, , );

--JB4L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|ctup4b:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_9_Q3
--operation mode is arithmetic

JB4L5 = CARRY(!JB4L3 # !JB4_sload_path[1]);


--JB4_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|ctup4b:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_9_Q3
--operation mode is qfbk_counter

JB4_sload_path[0]_lut_out = !JB4_sload_path[0];
JB4_sload_path[0] = DFFE(JB4_sload_path[0]_lut_out, GLOBAL(LE1_outclock0), RC1L02Q, , );

--JB4L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|ctup4b:ct|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_9_Q3
--operation mode is qfbk_counter

JB4L3 = CARRY(JB4_sload_path[0]);


--JB2_sload_path[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4] at LC5_9_P4
--operation mode is counter

JB2_sload_path[4]_lut_out = JB2_sload_path[4] $ !JB2L9;
JB2_sload_path[4]_reg_input = !NC5_aeb_out & JB2_sload_path[4]_lut_out;
JB2_sload_path[4] = DFFE(JB2_sload_path[4]_reg_input, GLOBAL(LE1_outclock0), DC1L9Q, , );

--JB2L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_9_P4
--operation mode is counter

JB2L11 = CARRY(JB2_sload_path[4] & !JB2L9);


--JB2_sload_path[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3] at LC4_9_P4
--operation mode is counter

JB2_sload_path[3]_lut_out = JB2_sload_path[3] $ JB2L7;
JB2_sload_path[3]_reg_input = !NC5_aeb_out & JB2_sload_path[3]_lut_out;
JB2_sload_path[3] = DFFE(JB2_sload_path[3]_reg_input, GLOBAL(LE1_outclock0), DC1L9Q, , );

--JB2L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_9_P4
--operation mode is counter

JB2L9 = CARRY(!JB2L7 # !JB2_sload_path[3]);


--JB2_sload_path[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] at LC3_9_P4
--operation mode is counter

JB2_sload_path[2]_lut_out = JB2_sload_path[2] $ !JB2L5;
JB2_sload_path[2]_reg_input = !NC5_aeb_out & JB2_sload_path[2]_lut_out;
JB2_sload_path[2] = DFFE(JB2_sload_path[2]_reg_input, GLOBAL(LE1_outclock0), DC1L9Q, , );

--JB2L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_9_P4
--operation mode is counter

JB2L7 = CARRY(JB2_sload_path[2] & !JB2L5);


--JB2_sload_path[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC2_9_P4
--operation mode is counter

JB2_sload_path[1]_lut_out = JB2_sload_path[1] $ JB2L3;
JB2_sload_path[1]_reg_input = !NC5_aeb_out & JB2_sload_path[1]_lut_out;
JB2_sload_path[1] = DFFE(JB2_sload_path[1]_reg_input, GLOBAL(LE1_outclock0), DC1L9Q, , );

--JB2L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_9_P4
--operation mode is counter

JB2L5 = CARRY(!JB2L3 # !JB2_sload_path[1]);


--JB2_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_9_P4
--operation mode is qfbk_counter

JB2_sload_path[0]_lut_out = !JB2_sload_path[0];
JB2_sload_path[0]_reg_input = !NC5_aeb_out & JB2_sload_path[0]_lut_out;
JB2_sload_path[0] = DFFE(JB2_sload_path[0]_reg_input, GLOBAL(LE1_outclock0), DC1L9Q, , );

--JB2L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_9_P4
--operation mode is qfbk_counter

JB2L3 = CARRY(JB2_sload_path[0]);


--JB2L12 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_cout~COMBOUT at LC6_9_P4
--operation mode is arithmetic

JB2L12 = NC5_aeb_out # JB2L11;

--JB2_cout is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout at LC6_9_P4
--operation mode is arithmetic

JB2_cout = CARRY(!NC5_aeb_out & !JB2L11);


--JB3_sload_path[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3] at LC4_8_P4
--operation mode is normal

JB3_sload_path[3]_lut_out = JB3_sload_path[3] $ JB3L7;
JB3_sload_path[3] = DFFE(JB3_sload_path[3]_lut_out, GLOBAL(LE1_outclock0), DC1L9Q, , JB2L31);


--JB3_sload_path[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] at LC3_8_P4
--operation mode is arithmetic

JB3_sload_path[2]_lut_out = JB3_sload_path[2] $ !JB3L5;
JB3_sload_path[2] = DFFE(JB3_sload_path[2]_lut_out, GLOBAL(LE1_outclock0), DC1L9Q, , JB2L31);

--JB3L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_8_P4
--operation mode is arithmetic

JB3L7 = CARRY(JB3_sload_path[2] & !JB3L5);


--JB3_sload_path[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC2_8_P4
--operation mode is arithmetic

JB3_sload_path[1]_lut_out = JB3_sload_path[1] $ JB3L3;
JB3_sload_path[1] = DFFE(JB3_sload_path[1]_lut_out, GLOBAL(LE1_outclock0), DC1L9Q, , JB2L31);

--JB3L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_8_P4
--operation mode is arithmetic

JB3L5 = CARRY(!JB3L3 # !JB3_sload_path[1]);


--JB3_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_8_P4
--operation mode is qfbk_counter

JB3_sload_path[0]_lut_out = !JB3_sload_path[0];
JB3_sload_path[0] = DFFE(JB3_sload_path[0]_lut_out, GLOBAL(LE1_outclock0), DC1L9Q, , JB2L31);

--JB3L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct4:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_8_P4
--operation mode is qfbk_counter

JB3L3 = CARRY(JB3_sload_path[0]);


--JB71_q[15] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[15] at LC6_6_B3
--operation mode is normal

JB71_q[15]_lut_out = JB71_q[15] $ JB71L13;
JB71_q[15] = DFFE(JB71_q[15]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , YD1L55Q);


--JB71_q[14] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[14] at LC5_6_B3
--operation mode is arithmetic

JB71_q[14]_lut_out = JB71_q[14] $ !JB71L92;
JB71_q[14] = DFFE(JB71_q[14]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , YD1L55Q);

--JB71L13 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[14]~COUT at LC5_6_B3
--operation mode is arithmetic

JB71L13 = CARRY(JB71_q[14] & !JB71L92);


--JB71_q[13] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[13] at LC4_6_B3
--operation mode is arithmetic

JB71_q[13]_lut_out = JB71_q[13] $ JB71L72;
JB71_q[13] = DFFE(JB71_q[13]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , YD1L55Q);

--JB71L92 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[13]~COUT at LC4_6_B3
--operation mode is arithmetic

JB71L92 = CARRY(!JB71L72 # !JB71_q[13]);


--JB71_q[12] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[12] at LC3_6_B3
--operation mode is arithmetic

JB71_q[12]_lut_out = JB71_q[12] $ !JB71L52;
JB71_q[12] = DFFE(JB71_q[12]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , YD1L55Q);

--JB71L72 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[12]~COUT at LC3_6_B3
--operation mode is arithmetic

JB71L72 = CARRY(JB71_q[12] & !JB71L52);


--JB71_q[11] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[11] at LC2_6_B3
--operation mode is arithmetic

JB71_q[11]_lut_out = JB71_q[11] $ JB71L32;
JB71_q[11] = DFFE(JB71_q[11]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , YD1L55Q);

--JB71L52 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[11]~COUT at LC2_6_B3
--operation mode is arithmetic

JB71L52 = CARRY(!JB71L32 # !JB71_q[11]);


--JB71_q[10] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[10] at LC1_6_B3
--operation mode is arithmetic

JB71_q[10]_lut_out = JB71_q[10] $ !JB71L12;
JB71_q[10] = DFFE(JB71_q[10]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , YD1L55Q);

--JB71L32 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[10]~COUT at LC1_6_B3
--operation mode is arithmetic

JB71L32 = CARRY(JB71_q[10] & !JB71L12);


--JB71_q[9] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[9] at LC10_4_B3
--operation mode is arithmetic

JB71_q[9]_lut_out = JB71_q[9] $ JB71L91;
JB71_q[9] = DFFE(JB71_q[9]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , YD1L55Q);

--JB71L12 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[9]~COUT at LC10_4_B3
--operation mode is arithmetic

JB71L12 = CARRY(!JB71L91 # !JB71_q[9]);


--JB71_q[8] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[8] at LC9_4_B3
--operation mode is arithmetic

JB71_q[8]_lut_out = JB71_q[8] $ !JB71L71;
JB71_q[8] = DFFE(JB71_q[8]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , YD1L55Q);

--JB71L91 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_4_B3
--operation mode is arithmetic

JB71L91 = CARRY(JB71_q[8] & !JB71L71);


--JB71_q[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[7] at LC8_4_B3
--operation mode is arithmetic

JB71_q[7]_lut_out = JB71_q[7] $ JB71L51;
JB71_q[7] = DFFE(JB71_q[7]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , YD1L55Q);

--JB71L71 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_4_B3
--operation mode is arithmetic

JB71L71 = CARRY(!JB71L51 # !JB71_q[7]);


--JB71_q[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[6] at LC7_4_B3
--operation mode is arithmetic

JB71_q[6]_lut_out = JB71_q[6] $ !JB71L31;
JB71_q[6] = DFFE(JB71_q[6]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , YD1L55Q);

--JB71L51 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_4_B3
--operation mode is arithmetic

JB71L51 = CARRY(JB71_q[6] & !JB71L31);


--JB71_q[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[5] at LC6_4_B3
--operation mode is arithmetic

JB71_q[5]_lut_out = JB71_q[5] $ JB71L11;
JB71_q[5] = DFFE(JB71_q[5]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , YD1L55Q);

--JB71L31 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_4_B3
--operation mode is arithmetic

JB71L31 = CARRY(!JB71L11 # !JB71_q[5]);


--JB71_q[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[4] at LC5_4_B3
--operation mode is arithmetic

JB71_q[4]_lut_out = JB71_q[4] $ !JB71L9;
JB71_q[4] = DFFE(JB71_q[4]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , YD1L55Q);

--JB71L11 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_4_B3
--operation mode is arithmetic

JB71L11 = CARRY(JB71_q[4] & !JB71L9);


--JB71_q[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[3] at LC4_4_B3
--operation mode is arithmetic

JB71_q[3]_lut_out = JB71_q[3] $ JB71L7;
JB71_q[3] = DFFE(JB71_q[3]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , YD1L55Q);

--JB71L9 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_4_B3
--operation mode is arithmetic

JB71L9 = CARRY(!JB71L7 # !JB71_q[3]);


--JB71_q[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[2] at LC3_4_B3
--operation mode is arithmetic

JB71_q[2]_lut_out = JB71_q[2] $ !JB71L5;
JB71_q[2] = DFFE(JB71_q[2]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , YD1L55Q);

--JB71L7 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_4_B3
--operation mode is arithmetic

JB71L7 = CARRY(JB71_q[2] & !JB71L5);


--JB71_q[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[1] at LC2_4_B3
--operation mode is arithmetic

JB71_q[1]_lut_out = JB71_q[1] $ JB71L3;
JB71_q[1] = DFFE(JB71_q[1]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , YD1L55Q);

--JB71L5 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_4_B3
--operation mode is arithmetic

JB71L5 = CARRY(!JB71L3 # !JB71_q[1]);


--JB71_q[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[0] at LC1_4_B3
--operation mode is qfbk_counter

JB71_q[0]_lut_out = !JB71_q[0];
JB71_q[0] = DFFE(JB71_q[0]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , YD1L55Q);

--JB71L3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_radr_ct:tx_dpr_rad|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_4_B3
--operation mode is qfbk_counter

JB71L3 = CARRY(JB71_q[0]);


--JB02_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_10_U3
--operation mode is qfbk_counter

JB02_sload_path[0]_lut_out = !JB02_sload_path[0];
JB02_sload_path[0] = DFFE(JB02_sload_path[0]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst48);

--JB02_the_carries[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[1] at LC1_10_U3
--operation mode is qfbk_counter

JB02_the_carries[1] = CARRY(MB1_inst46 $ !JB02_sload_path[0]);


--JB02_pre_out[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[1] at LC2_10_U3
--operation mode is arithmetic

JB02_pre_out[1]_lut_out = JB02_pre_out[1] $ JB02_the_carries[1];
JB02_pre_out[1] = DFFE(JB02_pre_out[1]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst48);

--JB02_the_carries[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[2] at LC2_10_U3
--operation mode is arithmetic

JB02_the_carries[2] = CARRY(MB1_inst46 $ JB02_pre_out[1] # !JB02_the_carries[1]);


--JB02_pre_out[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[2] at LC3_10_U3
--operation mode is arithmetic

JB02_pre_out[2]_lut_out = JB02_pre_out[2] $ !JB02_the_carries[2];
JB02_pre_out[2] = DFFE(JB02_pre_out[2]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst48);

--JB02_the_carries[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[3] at LC3_10_U3
--operation mode is arithmetic

JB02_the_carries[3] = CARRY(!JB02_the_carries[2] & (MB1_inst46 $ !JB02_pre_out[2]));


--JB02_pre_out[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[3] at LC4_10_U3
--operation mode is arithmetic

JB02_pre_out[3]_lut_out = JB02_pre_out[3] $ JB02_the_carries[3];
JB02_pre_out[3] = DFFE(JB02_pre_out[3]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst48);

--JB02_the_carries[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[4] at LC4_10_U3
--operation mode is arithmetic

JB02_the_carries[4] = CARRY(MB1_inst46 $ JB02_pre_out[3] # !JB02_the_carries[3]);


--JB02_pre_out[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[4] at LC5_10_U3
--operation mode is arithmetic

JB02_pre_out[4]_lut_out = JB02_pre_out[4] $ !JB02_the_carries[4];
JB02_pre_out[4] = DFFE(JB02_pre_out[4]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst48);

--JB02_the_carries[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[5] at LC5_10_U3
--operation mode is arithmetic

JB02_the_carries[5] = CARRY(!JB02_the_carries[4] & (MB1_inst46 $ !JB02_pre_out[4]));


--JB02_pre_out[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[5] at LC6_10_U3
--operation mode is arithmetic

JB02_pre_out[5]_lut_out = JB02_pre_out[5] $ JB02_the_carries[5];
JB02_pre_out[5] = DFFE(JB02_pre_out[5]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst48);

--JB02_the_carries[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[6] at LC6_10_U3
--operation mode is arithmetic

JB02_the_carries[6] = CARRY(MB1_inst46 $ JB02_pre_out[5] # !JB02_the_carries[5]);


--JB02_pre_out[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[6] at LC7_10_U3
--operation mode is arithmetic

JB02_pre_out[6]_lut_out = JB02_pre_out[6] $ !JB02_the_carries[6];
JB02_pre_out[6] = DFFE(JB02_pre_out[6]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst48);

--JB02_the_carries[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[7] at LC7_10_U3
--operation mode is arithmetic

JB02_the_carries[7] = CARRY(!JB02_the_carries[6] & (MB1_inst46 $ !JB02_pre_out[6]));


--JB02_pre_out[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[7] at LC8_10_U3
--operation mode is arithmetic

JB02_pre_out[7]_lut_out = JB02_pre_out[7] $ JB02_the_carries[7];
JB02_pre_out[7] = DFFE(JB02_pre_out[7]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst48);

--JB02_the_carries[8] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[8] at LC8_10_U3
--operation mode is arithmetic

JB02_the_carries[8] = CARRY(MB1_inst46 $ JB02_pre_out[7] # !JB02_the_carries[7]);


--JB02_pre_out[8] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[8] at LC9_10_U3
--operation mode is arithmetic

JB02_pre_out[8]_lut_out = JB02_pre_out[8] $ !JB02_the_carries[8];
JB02_pre_out[8] = DFFE(JB02_pre_out[8]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst48);

--JB02_the_carries[9] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[9] at LC9_10_U3
--operation mode is arithmetic

JB02_the_carries[9] = CARRY(!JB02_the_carries[8] & (MB1_inst46 $ !JB02_pre_out[8]));


--JB02_pre_out[9] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[9] at LC10_10_U3
--operation mode is arithmetic

JB02_pre_out[9]_lut_out = JB02_pre_out[9] $ JB02_the_carries[9];
JB02_pre_out[9] = DFFE(JB02_pre_out[9]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst48);

--JB02_the_carries[10] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[10] at LC10_10_U3
--operation mode is arithmetic

JB02_the_carries[10] = CARRY(MB1_inst46 $ JB02_pre_out[9] # !JB02_the_carries[9]);


--JB02_pre_out[10] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[10] at LC1_12_U3
--operation mode is arithmetic

JB02_pre_out[10]_lut_out = JB02_pre_out[10] $ !JB02_the_carries[10];
JB02_pre_out[10] = DFFE(JB02_pre_out[10]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst48);

--JB02_the_carries[11] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[11] at LC1_12_U3
--operation mode is arithmetic

JB02_the_carries[11] = CARRY(!JB02_the_carries[10] & (JB02_pre_out[10] $ !MB1_inst46));


--JB02_pre_out[11] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[11] at LC2_12_U3
--operation mode is arithmetic

JB02_pre_out[11]_lut_out = JB02_pre_out[11] $ JB02_the_carries[11];
JB02_pre_out[11] = DFFE(JB02_pre_out[11]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst48);

--JB02_the_carries[12] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[12] at LC2_12_U3
--operation mode is arithmetic

JB02_the_carries[12] = CARRY(MB1_inst46 $ JB02_pre_out[11] # !JB02_the_carries[11]);


--JB02_pre_out[12] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[12] at LC3_12_U3
--operation mode is arithmetic

JB02_pre_out[12]_lut_out = JB02_pre_out[12] $ !JB02_the_carries[12];
JB02_pre_out[12] = DFFE(JB02_pre_out[12]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst48);

--JB02_the_carries[13] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[13] at LC3_12_U3
--operation mode is arithmetic

JB02_the_carries[13] = CARRY(!JB02_the_carries[12] & (JB02_pre_out[12] $ !MB1_inst46));


--JB02_pre_out[13] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[13] at LC4_12_U3
--operation mode is arithmetic

JB02_pre_out[13]_lut_out = JB02_pre_out[13] $ JB02_the_carries[13];
JB02_pre_out[13] = DFFE(JB02_pre_out[13]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst48);

--JB02_the_carries[14] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[14] at LC4_12_U3
--operation mode is arithmetic

JB02_the_carries[14] = CARRY(MB1_inst46 $ JB02_pre_out[13] # !JB02_the_carries[13]);


--JB02_pre_out[14] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[14] at LC5_12_U3
--operation mode is arithmetic

JB02_pre_out[14]_lut_out = JB02_pre_out[14] $ !JB02_the_carries[14];
JB02_pre_out[14] = DFFE(JB02_pre_out[14]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst48);

--JB02_the_carries[15] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[15] at LC5_12_U3
--operation mode is arithmetic

JB02_the_carries[15] = CARRY(!JB02_the_carries[14] & (MB1_inst46 $ !JB02_pre_out[14]));


--JB02_pre_out[15] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_packet_ct:inst39|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[15] at LC6_12_U3
--operation mode is normal

JB02_pre_out[15]_lut_out = JB02_the_carries[15] $ JB02_pre_out[15];
JB02_pre_out[15] = DFFE(JB02_pre_out[15]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst48);


--JB81_sload_path[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] at LC3_16_W3
--operation mode is arithmetic

JB81_sload_path[2]_lut_out = JB81_sload_path[2] $ !JB81L5;
JB81_sload_path[2] = DFFE(JB81_sload_path[2]_lut_out, GLOBAL(LE1_outclock0), !YD1_STF, , YD1L501Q);

--JB81_cout is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout at LC3_16_W3
--operation mode is arithmetic

JB81_cout = CARRY(JB81_sload_path[2] & !JB81L5);


--JB81_sload_path[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC2_16_W3
--operation mode is arithmetic

JB81_sload_path[1]_lut_out = JB81_sload_path[1] $ JB81L3;
JB81_sload_path[1] = DFFE(JB81_sload_path[1]_lut_out, GLOBAL(LE1_outclock0), !YD1_STF, , YD1L501Q);

--JB81L5 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_16_W3
--operation mode is arithmetic

JB81L5 = CARRY(!JB81L3 # !JB81_sload_path[1]);


--JB81_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_16_W3
--operation mode is arithmetic

JB81_sload_path[0]_lut_out = !JB81_sload_path[0];
JB81_sload_path[0] = DFFE(JB81_sload_path[0]_lut_out, GLOBAL(LE1_outclock0), !YD1_STF, , YD1L501Q);

--JB81L3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_16_W3
--operation mode is arithmetic

JB81L3 = CARRY(JB81_sload_path[0]);


--JB91_sload_path[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] at LC9_16_W3
--operation mode is arithmetic

JB91_sload_path[2]_lut_out = JB91_sload_path[2] $ JB91L6;
JB91_sload_path[2] = DFFE(JB91_sload_path[2]_lut_out, GLOBAL(LE1_outclock0), !YD1_STF, , YD1L501Q);

--JB91_cout is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout at LC9_16_W3
--operation mode is arithmetic

JB91_cout = CARRY(!JB91L6 # !JB91_sload_path[2]);


--JB91_sload_path[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC8_16_W3
--operation mode is arithmetic

JB91_sload_path[1]_lut_out = JB91_sload_path[1] $ !JB91L4;
JB91_sload_path[1] = DFFE(JB91_sload_path[1]_lut_out, GLOBAL(LE1_outclock0), !YD1_STF, , YD1L501Q);

--JB91L6 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC8_16_W3
--operation mode is arithmetic

JB91L6 = CARRY(JB91_sload_path[1] & !JB91L4);


--JB91_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC7_16_W3
--operation mode is arithmetic

JB91_sload_path[0]_lut_out = JB91_sload_path[0] $ JB91L3;
JB91_sload_path[0] = DFFE(JB91_sload_path[0]_lut_out, GLOBAL(LE1_outclock0), !YD1_STF, , YD1L501Q);

--JB91L4 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC7_16_W3
--operation mode is arithmetic

JB91L4 = CARRY(!JB91L3 # !JB91_sload_path[0]);


--JB61_q[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|q[0] at LC1_1_W3
--operation mode is qfbk_counter

JB61_q[0]_lut_out = !JB61_q[0];
JB61_q[0]_sload_eqn = (YD1_STF & SE1_portadataout[2]) # (!YD1_STF & JB61_q[0]_lut_out);
JB61_q[0] = DFFE(JB61_q[0]_sload_eqn, GLOBAL(LE1_outclock0), , , YD1L99Q);

--JB61_the_carries[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[1] at LC1_1_W3
--operation mode is qfbk_counter

JB61_the_carries[1] = CARRY(YD1_PL_INC $ !JB61_q[0]);


--JB61_pre_out[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[1] at LC2_1_W3
--operation mode is counter

JB61_pre_out[1]_lut_out = JB61_pre_out[1] $ JB61_the_carries[1];
JB61_pre_out[1]_sload_eqn = (YD1_STF & SE1_portadataout[3]) # (!YD1_STF & JB61_pre_out[1]_lut_out);
JB61_pre_out[1] = DFFE(JB61_pre_out[1]_sload_eqn, GLOBAL(LE1_outclock0), , , YD1L99Q);

--JB61_the_carries[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[2] at LC2_1_W3
--operation mode is counter

JB61_the_carries[2] = CARRY(JB61_pre_out[1] $ YD1_PL_INC # !JB61_the_carries[1]);


--JB61_pre_out[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[2] at LC3_1_W3
--operation mode is counter

JB61_pre_out[2]_lut_out = JB61_pre_out[2] $ !JB61_the_carries[2];
JB61_pre_out[2]_sload_eqn = (YD1_STF & SE1_portadataout[4]) # (!YD1_STF & JB61_pre_out[2]_lut_out);
JB61_pre_out[2] = DFFE(JB61_pre_out[2]_sload_eqn, GLOBAL(LE1_outclock0), , , YD1L99Q);

--JB61_the_carries[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[3] at LC3_1_W3
--operation mode is counter

JB61_the_carries[3] = CARRY(!JB61_the_carries[2] & (JB61_pre_out[2] $ !YD1_PL_INC));


--JB61_pre_out[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[3] at LC4_1_W3
--operation mode is counter

JB61_pre_out[3]_lut_out = JB61_pre_out[3] $ JB61_the_carries[3];
JB61_pre_out[3]_sload_eqn = (YD1_STF & SE1_portadataout[5]) # (!YD1_STF & JB61_pre_out[3]_lut_out);
JB61_pre_out[3] = DFFE(JB61_pre_out[3]_sload_eqn, GLOBAL(LE1_outclock0), , , YD1L99Q);

--JB61_the_carries[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[4] at LC4_1_W3
--operation mode is counter

JB61_the_carries[4] = CARRY(JB61_pre_out[3] $ YD1_PL_INC # !JB61_the_carries[3]);


--JB61_pre_out[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[4] at LC5_1_W3
--operation mode is counter

JB61_pre_out[4]_lut_out = JB61_pre_out[4] $ !JB61_the_carries[4];
JB61_pre_out[4]_sload_eqn = (YD1_STF & SE1_portadataout[6]) # (!YD1_STF & JB61_pre_out[4]_lut_out);
JB61_pre_out[4] = DFFE(JB61_pre_out[4]_sload_eqn, GLOBAL(LE1_outclock0), , , YD1L99Q);

--JB61_the_carries[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[5] at LC5_1_W3
--operation mode is counter

JB61_the_carries[5] = CARRY(!JB61_the_carries[4] & (JB61_pre_out[4] $ !YD1_PL_INC));


--JB61_pre_out[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[5] at LC6_1_W3
--operation mode is counter

JB61_pre_out[5]_lut_out = JB61_pre_out[5] $ JB61_the_carries[5];
JB61_pre_out[5]_sload_eqn = (YD1_STF & SE1_portadataout[7]) # (!YD1_STF & JB61_pre_out[5]_lut_out);
JB61_pre_out[5] = DFFE(JB61_pre_out[5]_sload_eqn, GLOBAL(LE1_outclock0), , , YD1L99Q);

--JB61_the_carries[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[6] at LC6_1_W3
--operation mode is counter

JB61_the_carries[6] = CARRY(JB61_pre_out[5] $ YD1_PL_INC # !JB61_the_carries[5]);


--JB61_pre_out[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[6] at LC7_1_W3
--operation mode is counter

JB61_pre_out[6]_lut_out = JB61_pre_out[6] $ !JB61_the_carries[6];
JB61_pre_out[6]_sload_eqn = (YD1_STF & SE1_portadataout[8]) # (!YD1_STF & JB61_pre_out[6]_lut_out);
JB61_pre_out[6] = DFFE(JB61_pre_out[6]_sload_eqn, GLOBAL(LE1_outclock0), , , YD1L99Q);

--JB61_the_carries[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[7] at LC7_1_W3
--operation mode is counter

JB61_the_carries[7] = CARRY(!JB61_the_carries[6] & (JB61_pre_out[6] $ !YD1_PL_INC));


--JB61_pre_out[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[7] at LC8_1_W3
--operation mode is counter

JB61_pre_out[7]_lut_out = JB61_pre_out[7] $ JB61_the_carries[7];
JB61_pre_out[7]_sload_eqn = (YD1_STF & SE1_portadataout[9]) # (!YD1_STF & JB61_pre_out[7]_lut_out);
JB61_pre_out[7] = DFFE(JB61_pre_out[7]_sload_eqn, GLOBAL(LE1_outclock0), , , YD1L99Q);

--JB61_the_carries[8] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[8] at LC8_1_W3
--operation mode is counter

JB61_the_carries[8] = CARRY(JB61_pre_out[7] $ YD1_PL_INC # !JB61_the_carries[7]);


--JB61_pre_out[8] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[8] at LC9_1_W3
--operation mode is counter

JB61_pre_out[8]_lut_out = JB61_pre_out[8] $ !JB61_the_carries[8];
JB61_pre_out[8]_sload_eqn = (YD1_STF & SE1_portadataout[10]) # (!YD1_STF & JB61_pre_out[8]_lut_out);
JB61_pre_out[8] = DFFE(JB61_pre_out[8]_sload_eqn, GLOBAL(LE1_outclock0), , , YD1L99Q);

--JB61_the_carries[9] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[9] at LC9_1_W3
--operation mode is counter

JB61_the_carries[9] = CARRY(!JB61_the_carries[8] & (JB61_pre_out[8] $ !YD1_PL_INC));


--JB61_pre_out[9] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[9] at LC10_1_W3
--operation mode is counter

JB61_pre_out[9]_lut_out = JB61_pre_out[9] $ JB61_the_carries[9];
JB61_pre_out[9]_sload_eqn = (YD1_STF & SE1_portadataout[11]) # (!YD1_STF & JB61_pre_out[9]_lut_out);
JB61_pre_out[9] = DFFE(JB61_pre_out[9]_sload_eqn, GLOBAL(LE1_outclock0), , , YD1L99Q);

--JB61_the_carries[10] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[10] at LC10_1_W3
--operation mode is counter

JB61_the_carries[10] = CARRY(JB61_pre_out[9] $ YD1_PL_INC # !JB61_the_carries[9]);


--JB31_lsb is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_levct:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lsb at LC1_7_R4
--operation mode is qfbk_counter

JB31_lsb_lut_out = !JB31_lsb;
JB31_lsb = DFFE(JB31_lsb_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , UD1_daclev_adj);

--JB31_the_carries[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_levct:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[1] at LC1_7_R4
--operation mode is qfbk_counter

JB31_the_carries[1] = CARRY(UD1L61 $ JB31_lsb);


--JB31_pre_out[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_levct:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[1] at LC2_7_R4
--operation mode is arithmetic

JB31_pre_out[1]_lut_out = JB31_pre_out[1] $ JB31_the_carries[1];
JB31_pre_out[1] = DFFE(JB31_pre_out[1]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , UD1_daclev_adj);

--JB31_the_carries[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_levct:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[2] at LC2_7_R4
--operation mode is arithmetic

JB31_the_carries[2] = CARRY(UD1L61 $ !JB31_pre_out[1] # !JB31_the_carries[1]);


--JB31_pre_out[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_levct:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[2] at LC3_7_R4
--operation mode is arithmetic

JB31_pre_out[2]_lut_out = JB31_pre_out[2] $ !JB31_the_carries[2];
JB31_pre_out[2] = DFFE(JB31_pre_out[2]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , UD1_daclev_adj);

--JB31_the_carries[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_levct:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[3] at LC3_7_R4
--operation mode is arithmetic

JB31_the_carries[3] = CARRY(!JB31_the_carries[2] & (UD1L61 $ JB31_pre_out[2]));


--JB31_pre_out[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_levct:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[3] at LC4_7_R4
--operation mode is arithmetic

JB31_pre_out[3]_lut_out = JB31_pre_out[3] $ JB31_the_carries[3];
JB31_pre_out[3] = DFFE(JB31_pre_out[3]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , UD1_daclev_adj);

--JB31_the_carries[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_levct:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[4] at LC4_7_R4
--operation mode is arithmetic

JB31_the_carries[4] = CARRY(UD1L61 $ !JB31_pre_out[3] # !JB31_the_carries[3]);


--JB31_pre_out[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_levct:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[4] at LC5_7_R4
--operation mode is arithmetic

JB31_pre_out[4]_lut_out = JB31_pre_out[4] $ !JB31_the_carries[4];
JB31_pre_out[4] = DFFE(JB31_pre_out[4]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , UD1_daclev_adj);

--JB31_the_carries[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_levct:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[5] at LC5_7_R4
--operation mode is arithmetic

JB31_the_carries[5] = CARRY(!JB31_the_carries[4] & (UD1L61 $ JB31_pre_out[4]));


--JB31_pre_out[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_levct:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[5] at LC6_7_R4
--operation mode is arithmetic

JB31_pre_out[5]_lut_out = JB31_pre_out[5] $ JB31_the_carries[5];
JB31_pre_out[5] = DFFE(JB31_pre_out[5]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , UD1_daclev_adj);

--JB31_the_carries[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_levct:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[6] at LC6_7_R4
--operation mode is arithmetic

JB31_the_carries[6] = CARRY(UD1L61 $ !JB31_pre_out[5] # !JB31_the_carries[5]);


--JB31_pre_out[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_levct:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[6] at LC7_7_R4
--operation mode is arithmetic

JB31_pre_out[6]_lut_out = JB31_pre_out[6] $ !JB31_the_carries[6];
JB31_pre_out[6] = DFFE(JB31_pre_out[6]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , UD1_daclev_adj);

--JB31_the_carries[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_levct:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[7] at LC7_7_R4
--operation mode is arithmetic

JB31_the_carries[7] = CARRY(!JB31_the_carries[6] & (UD1L61 $ JB31_pre_out[6]));


--JB31_pre_out[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_levct:daclev|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_out[7] at LC8_7_R4
--operation mode is normal

JB31_pre_out[7]_lut_out = JB31_pre_out[7] $ JB31_the_carries[7];
JB31_pre_out[7] = DFFE(JB31_pre_out[7]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , UD1_daclev_adj);


--JB41_sload_path[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[4] at LC5_5_T3
--operation mode is counter

JB41_sload_path[4]_lut_out = JB41_sload_path[4] $ !JB41L9;
JB41_sload_path[4]_reg_input = !JB41_pre_sclr & JB41_sload_path[4]_lut_out;
JB41_sload_path[4] = DFFE(JB41_sload_path[4]_reg_input, GLOBAL(LE1_outclock0), , , !DE1L4Q);

--JB41L11 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_5_T3
--operation mode is counter

JB41L11 = CARRY(JB41_sload_path[4] & !JB41L9);


--JB41_sload_path[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3] at LC4_5_T3
--operation mode is counter

JB41_sload_path[3]_lut_out = JB41_sload_path[3] $ JB41L7;
JB41_sload_path[3]_reg_input = !JB41_pre_sclr & JB41_sload_path[3]_lut_out;
JB41_sload_path[3] = DFFE(JB41_sload_path[3]_reg_input, GLOBAL(LE1_outclock0), , , !DE1L4Q);

--JB41L9 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_5_T3
--operation mode is counter

JB41L9 = CARRY(!JB41L7 # !JB41_sload_path[3]);


--JB41_sload_path[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] at LC3_5_T3
--operation mode is counter

JB41_sload_path[2]_lut_out = JB41_sload_path[2] $ !JB41L5;
JB41_sload_path[2]_reg_input = !JB41_pre_sclr & JB41_sload_path[2]_lut_out;
JB41_sload_path[2] = DFFE(JB41_sload_path[2]_reg_input, GLOBAL(LE1_outclock0), , , !DE1L4Q);

--JB41L7 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_5_T3
--operation mode is counter

JB41L7 = CARRY(JB41_sload_path[2] & !JB41L5);


--JB41_sload_path[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC2_5_T3
--operation mode is counter

JB41_sload_path[1]_lut_out = JB41_sload_path[1] $ JB41L3;
JB41_sload_path[1]_reg_input = !JB41_pre_sclr & JB41_sload_path[1]_lut_out;
JB41_sload_path[1] = DFFE(JB41_sload_path[1]_reg_input, GLOBAL(LE1_outclock0), , , !DE1L4Q);

--JB41L5 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_5_T3
--operation mode is counter

JB41L5 = CARRY(!JB41L3 # !JB41_sload_path[1]);


--JB41_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_5_T3
--operation mode is qfbk_counter

JB41_sload_path[0]_lut_out = !JB41_sload_path[0];
JB41_sload_path[0]_reg_input = !JB41_pre_sclr & JB41_sload_path[0]_lut_out;
JB41_sload_path[0] = DFFE(JB41_sload_path[0]_reg_input, GLOBAL(LE1_outclock0), , , !DE1L4Q);

--JB41L3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_5_T3
--operation mode is qfbk_counter

JB41L3 = CARRY(JB41_sload_path[0]);


--JB41L22 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_cout~COMBOUT at LC6_5_T3
--operation mode is arithmetic

JB41L22 = NC51_aeb_out # JB41L11;

--JB41_cout is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout at LC6_5_T3
--operation mode is arithmetic

JB41_cout = CARRY(!NC51_aeb_out & !JB41L11);


--JB51_sload_path[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[3] at LC4_6_T3
--operation mode is counter

JB51_sload_path[3]_lut_out = JB51_sload_path[3] $ JB51L7;
JB51_sload_path[3]_reg_input = !NC61_aeb_out & JB51_sload_path[3]_lut_out;
JB51_sload_path[3] = DFFE(JB51_sload_path[3]_reg_input, GLOBAL(LE1_outclock0), DE1L7Q, , JB41L31);

--JB51L9 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_6_T3
--operation mode is counter

JB51L9 = CARRY(!JB51L7 # !JB51_sload_path[3]);


--JB51_sload_path[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[2] at LC3_6_T3
--operation mode is counter

JB51_sload_path[2]_lut_out = JB51_sload_path[2] $ !JB51L5;
JB51_sload_path[2]_reg_input = !NC61_aeb_out & JB51_sload_path[2]_lut_out;
JB51_sload_path[2] = DFFE(JB51_sload_path[2]_reg_input, GLOBAL(LE1_outclock0), DE1L7Q, , JB41L31);

--JB51L7 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_6_T3
--operation mode is counter

JB51L7 = CARRY(JB51_sload_path[2] & !JB51L5);


--JB51_sload_path[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[1] at LC2_6_T3
--operation mode is counter

JB51_sload_path[1]_lut_out = JB51_sload_path[1] $ JB51L3;
JB51_sload_path[1]_reg_input = !NC61_aeb_out & JB51_sload_path[1]_lut_out;
JB51_sload_path[1] = DFFE(JB51_sload_path[1]_reg_input, GLOBAL(LE1_outclock0), DE1L7Q, , JB41L31);

--JB51L5 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_6_T3
--operation mode is counter

JB51L5 = CARRY(!JB51L3 # !JB51_sload_path[1]);


--JB51_sload_path[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|sload_path[0] at LC1_6_T3
--operation mode is qfbk_counter

JB51_sload_path[0]_lut_out = !JB51_sload_path[0];
JB51_sload_path[0]_reg_input = !NC61_aeb_out & JB51_sload_path[0]_lut_out;
JB51_sload_path[0] = DFFE(JB51_sload_path[0]_reg_input, GLOBAL(LE1_outclock0), DE1L7Q, , JB41L31);

--JB51L3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_6_T3
--operation mode is qfbk_counter

JB51L3 = CARRY(JB51_sload_path[0]);


--JB51L81 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_cout~COMBOUT at LC5_6_T3
--operation mode is arithmetic

JB51L81 = NC61_aeb_out # !JB51L9;

--JB51_cout is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout at LC5_6_T3
--operation mode is arithmetic

JB51_cout = CARRY(NC61_aeb_out # !JB51L9);


--QE1_lcell_hgrant is stripe:stripe_inst|alt_exc_stripe:lpm_instance|lcell_hgrant at LC7_7_A1
--operation mode is normal

QE1_lcell_hgrant = GND;


--QE1_lcell_hresp0 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|lcell_hresp0 at LC3_16_A2
--operation mode is normal

QE1_lcell_hresp0 = !B1L43Q;


--QE1_lcell_hresp1 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|lcell_hresp1 at LC7_9_A1
--operation mode is normal

QE1_lcell_hresp1 = VCC;


--LE2_outclock1 is pll4x:inst_pll4x|altclklock:altclklock_component|outclock1 at PLL_3
LE2_outclock1 = PLL(CLK1p, , );


--LE1_outclock0 is pll2x:inst_pll2x|altclklock:altclklock_component|outclock0 at PLL_2
LE1_outclock0 = PLL(CLK2p, , );

--LE1_outclock1 is pll2x:inst_pll2x|altclklock:altclklock_component|outclock1 at PLL_2
LE1_outclock1 = PLL(CLK2p, , );


--UB1L151 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~6COMBOUT at LC1_8_R2
--operation mode is arithmetic

UB1L151 = UB1_max_val[0] & !UB1_ina[0];

--UB1L051 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~6 at LC1_8_R2
--operation mode is arithmetic

UB1L051 = CARRY(UB1_max_val[0] & !UB1_ina[0]);


--UB1L351 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~7COMBOUT at LC2_8_R2
--operation mode is arithmetic

UB1L351 = UB1_max_val[1] & (UB1L051 # !UB1L131) # !UB1_max_val[1] & !UB1L131 & UB1L051;

--UB1L251 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~7 at LC2_8_R2
--operation mode is arithmetic

UB1L251 = CARRY(UB1_max_val[1] & UB1L131 & !UB1L051 # !UB1_max_val[1] & (UB1L131 # !UB1L051));


--UB1L551 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~8COMBOUT at LC3_8_R2
--operation mode is arithmetic

UB1L551 = UB1_max_val[2] & (!UB1L251 # !UB1L331) # !UB1_max_val[2] & !UB1L331 & !UB1L251;

--UB1L451 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~8 at LC3_8_R2
--operation mode is arithmetic

UB1L451 = CARRY(UB1_max_val[2] & (!UB1L251 # !UB1L331) # !UB1_max_val[2] & !UB1L331 & !UB1L251);


--UB1L751 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~9COMBOUT at LC4_8_R2
--operation mode is arithmetic

UB1L751 = UB1_max_val[3] & (UB1L451 # !UB1L531) # !UB1_max_val[3] & !UB1L531 & UB1L451;

--UB1L651 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~9 at LC4_8_R2
--operation mode is arithmetic

UB1L651 = CARRY(UB1_max_val[3] & UB1L531 & !UB1L451 # !UB1_max_val[3] & (UB1L531 # !UB1L451));


--UB1L951 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~10COMBOUT at LC5_8_R2
--operation mode is arithmetic

UB1L951 = UB1_max_val[4] & (!UB1L651 # !UB1L731) # !UB1_max_val[4] & !UB1L731 & !UB1L651;

--UB1L851 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~10 at LC5_8_R2
--operation mode is arithmetic

UB1L851 = CARRY(UB1_max_val[4] & (!UB1L651 # !UB1L731) # !UB1_max_val[4] & !UB1L731 & !UB1L651);


--UB1L161 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~11COMBOUT at LC6_8_R2
--operation mode is arithmetic

UB1L161 = UB1_max_val[5] & (UB1L851 # !UB1L931) # !UB1_max_val[5] & !UB1L931 & UB1L851;

--UB1L061 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~11 at LC6_8_R2
--operation mode is arithmetic

UB1L061 = CARRY(UB1_max_val[5] & UB1L931 & !UB1L851 # !UB1_max_val[5] & (UB1L931 # !UB1L851));


--UB1L361 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~12COMBOUT at LC7_8_R2
--operation mode is arithmetic

UB1L361 = UB1_max_val[6] & (!UB1L061 # !UB1L141) # !UB1_max_val[6] & !UB1L141 & !UB1L061;

--UB1L261 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~12 at LC7_8_R2
--operation mode is arithmetic

UB1L261 = CARRY(UB1_max_val[6] & (!UB1L061 # !UB1L141) # !UB1_max_val[6] & !UB1L141 & !UB1L061);


--UB1L561 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~13COMBOUT at LC8_8_R2
--operation mode is arithmetic

UB1L561 = UB1_max_val[7] & (UB1L261 # !UB1L341) # !UB1_max_val[7] & !UB1L341 & UB1L261;

--UB1L461 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~13 at LC8_8_R2
--operation mode is arithmetic

UB1L461 = CARRY(UB1_max_val[7] & UB1L341 & !UB1L261 # !UB1_max_val[7] & (UB1L341 # !UB1L261));


--UB1L761 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~14COMBOUT at LC9_8_R2
--operation mode is arithmetic

UB1L761 = UB1_max_val[8] & (!UB1L461 # !UB1L541) # !UB1_max_val[8] & !UB1L541 & !UB1L461;

--UB1L661 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~14 at LC9_8_R2
--operation mode is arithmetic

UB1L661 = CARRY(UB1_max_val[8] & (!UB1L461 # !UB1L541) # !UB1_max_val[8] & !UB1L541 & !UB1L461);


--UB1L861 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_6~15 at LC10_8_R2
--operation mode is normal

UB1L861 = UB1_max_val[9] & (UB1L661 # !UB1L741) # !UB1_max_val[9] & UB1L661 & !UB1L741;


--UB1L191 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~6COMBOUT at LC1_6_R2
--operation mode is arithmetic

UB1L191 = !UB1L961 & UB1_max_val[0];

--UB1L091 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~6 at LC1_6_R2
--operation mode is arithmetic

UB1L091 = CARRY(!UB1L961 & UB1_max_val[0]);


--UB1L391 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~7COMBOUT at LC2_6_R2
--operation mode is arithmetic

UB1L391 = UB1L171 & UB1_max_val[1] & UB1L091 # !UB1L171 & (UB1_max_val[1] # UB1L091);

--UB1L291 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~7 at LC2_6_R2
--operation mode is arithmetic

UB1L291 = CARRY(UB1L171 & (!UB1L091 # !UB1_max_val[1]) # !UB1L171 & !UB1_max_val[1] & !UB1L091);


--UB1L591 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~8COMBOUT at LC3_6_R2
--operation mode is arithmetic

UB1L591 = UB1L371 & UB1_max_val[2] & !UB1L291 # !UB1L371 & (UB1_max_val[2] # !UB1L291);

--UB1L491 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~8 at LC3_6_R2
--operation mode is arithmetic

UB1L491 = CARRY(UB1L371 & UB1_max_val[2] & !UB1L291 # !UB1L371 & (UB1_max_val[2] # !UB1L291));


--UB1L791 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~9COMBOUT at LC4_6_R2
--operation mode is arithmetic

UB1L791 = UB1L571 & UB1_max_val[3] & UB1L491 # !UB1L571 & (UB1_max_val[3] # UB1L491);

--UB1L691 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~9 at LC4_6_R2
--operation mode is arithmetic

UB1L691 = CARRY(UB1L571 & (!UB1L491 # !UB1_max_val[3]) # !UB1L571 & !UB1_max_val[3] & !UB1L491);


--UB1L991 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~10COMBOUT at LC5_6_R2
--operation mode is arithmetic

UB1L991 = UB1L771 & UB1_max_val[4] & !UB1L691 # !UB1L771 & (UB1_max_val[4] # !UB1L691);

--UB1L891 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~10 at LC5_6_R2
--operation mode is arithmetic

UB1L891 = CARRY(UB1L771 & UB1_max_val[4] & !UB1L691 # !UB1L771 & (UB1_max_val[4] # !UB1L691));


--UB1L102 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~11COMBOUT at LC6_6_R2
--operation mode is arithmetic

UB1L102 = UB1L971 & UB1_max_val[5] & UB1L891 # !UB1L971 & (UB1_max_val[5] # UB1L891);

--UB1L002 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~11 at LC6_6_R2
--operation mode is arithmetic

UB1L002 = CARRY(UB1L971 & (!UB1L891 # !UB1_max_val[5]) # !UB1L971 & !UB1_max_val[5] & !UB1L891);


--UB1L302 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~12COMBOUT at LC7_6_R2
--operation mode is arithmetic

UB1L302 = UB1_max_val[6] & (!UB1L002 # !UB1L181) # !UB1_max_val[6] & !UB1L181 & !UB1L002;

--UB1L202 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~12 at LC7_6_R2
--operation mode is arithmetic

UB1L202 = CARRY(UB1_max_val[6] & (!UB1L002 # !UB1L181) # !UB1_max_val[6] & !UB1L181 & !UB1L002);


--UB1L502 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~13COMBOUT at LC8_6_R2
--operation mode is arithmetic

UB1L502 = UB1_max_val[7] & (UB1L202 # !UB1L381) # !UB1_max_val[7] & !UB1L381 & UB1L202;

--UB1L402 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~13 at LC8_6_R2
--operation mode is arithmetic

UB1L402 = CARRY(UB1_max_val[7] & UB1L381 & !UB1L202 # !UB1_max_val[7] & (UB1L381 # !UB1L202));


--UB1L702 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~14COMBOUT at LC9_6_R2
--operation mode is arithmetic

UB1L702 = UB1L581 & UB1_max_val[8] & !UB1L402 # !UB1L581 & (UB1_max_val[8] # !UB1L402);

--UB1L602 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~14 at LC9_6_R2
--operation mode is arithmetic

UB1L602 = CARRY(UB1L581 & UB1_max_val[8] & !UB1L402 # !UB1L581 & (UB1_max_val[8] # !UB1L402));


--UB1L802 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_8~15 at LC10_6_R2
--operation mode is normal

UB1L802 = UB1_max_val[9] & (UB1L602 # !UB1L781) # !UB1_max_val[9] & UB1L602 & !UB1L781;


--UB1L37 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~6COMBOUT at LC1_9_Q2
--operation mode is arithmetic

UB1L37 = UB1_inb[0] & !UB1_ina[0];

--UB1L27 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~6 at LC1_9_Q2
--operation mode is arithmetic

UB1L27 = CARRY(UB1_inb[0] & !UB1_ina[0]);


--UB1L57 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~7COMBOUT at LC2_9_Q2
--operation mode is arithmetic

UB1L57 = UB1_inb[1] & (UB1L27 # !UB1L35) # !UB1_inb[1] & !UB1L35 & UB1L27;

--UB1L47 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~7 at LC2_9_Q2
--operation mode is arithmetic

UB1L47 = CARRY(UB1_inb[1] & UB1L35 & !UB1L27 # !UB1_inb[1] & (UB1L35 # !UB1L27));


--UB1L77 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~8COMBOUT at LC3_9_Q2
--operation mode is arithmetic

UB1L77 = UB1_inb[2] & (!UB1L47 # !UB1L55) # !UB1_inb[2] & !UB1L55 & !UB1L47;

--UB1L67 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~8 at LC3_9_Q2
--operation mode is arithmetic

UB1L67 = CARRY(UB1_inb[2] & (!UB1L47 # !UB1L55) # !UB1_inb[2] & !UB1L55 & !UB1L47);


--UB1L97 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~9COMBOUT at LC4_9_Q2
--operation mode is arithmetic

UB1L97 = UB1_inb[3] & (UB1L67 # !UB1L75) # !UB1_inb[3] & !UB1L75 & UB1L67;

--UB1L87 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~9 at LC4_9_Q2
--operation mode is arithmetic

UB1L87 = CARRY(UB1_inb[3] & UB1L75 & !UB1L67 # !UB1_inb[3] & (UB1L75 # !UB1L67));


--UB1L18 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~10COMBOUT at LC5_9_Q2
--operation mode is arithmetic

UB1L18 = UB1_inb[4] & (!UB1L87 # !UB1L95) # !UB1_inb[4] & !UB1L95 & !UB1L87;

--UB1L08 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~10 at LC5_9_Q2
--operation mode is arithmetic

UB1L08 = CARRY(UB1_inb[4] & (!UB1L87 # !UB1L95) # !UB1_inb[4] & !UB1L95 & !UB1L87);


--UB1L38 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~11COMBOUT at LC6_9_Q2
--operation mode is arithmetic

UB1L38 = UB1_inb[5] & (UB1L08 # !UB1L16) # !UB1_inb[5] & !UB1L16 & UB1L08;

--UB1L28 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~11 at LC6_9_Q2
--operation mode is arithmetic

UB1L28 = CARRY(UB1_inb[5] & UB1L16 & !UB1L08 # !UB1_inb[5] & (UB1L16 # !UB1L08));


--UB1L58 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~12COMBOUT at LC7_9_Q2
--operation mode is arithmetic

UB1L58 = UB1_inb[6] & (!UB1L28 # !UB1L36) # !UB1_inb[6] & !UB1L36 & !UB1L28;

--UB1L48 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~12 at LC7_9_Q2
--operation mode is arithmetic

UB1L48 = CARRY(UB1_inb[6] & (!UB1L28 # !UB1L36) # !UB1_inb[6] & !UB1L36 & !UB1L28);


--UB1L78 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~13COMBOUT at LC8_9_Q2
--operation mode is arithmetic

UB1L78 = UB1_inb[7] & (UB1L48 # !UB1L56) # !UB1_inb[7] & !UB1L56 & UB1L48;

--UB1L68 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~13 at LC8_9_Q2
--operation mode is arithmetic

UB1L68 = CARRY(UB1_inb[7] & UB1L56 & !UB1L48 # !UB1_inb[7] & (UB1L56 # !UB1L48));


--UB1L98 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~14COMBOUT at LC9_9_Q2
--operation mode is arithmetic

UB1L98 = UB1_inb[8] & (!UB1L68 # !UB1L76) # !UB1_inb[8] & !UB1L76 & !UB1L68;

--UB1L88 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~14 at LC9_9_Q2
--operation mode is arithmetic

UB1L88 = CARRY(UB1_inb[8] & (!UB1L68 # !UB1L76) # !UB1_inb[8] & !UB1L76 & !UB1L68);


--UB1L09 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_2~15 at LC10_9_Q2
--operation mode is normal

UB1L09 = UB1_inb[9] & (UB1L88 # !UB1L96) # !UB1_inb[9] & UB1L88 & !UB1L96;


--UB1L311 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~6COMBOUT at LC1_7_Q2
--operation mode is arithmetic

UB1L311 = !UB1L19 & UB1_inb[0];

--UB1L211 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~6 at LC1_7_Q2
--operation mode is arithmetic

UB1L211 = CARRY(!UB1L19 & UB1_inb[0]);


--UB1L511 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~7COMBOUT at LC2_7_Q2
--operation mode is arithmetic

UB1L511 = UB1L39 & UB1_inb[1] & UB1L211 # !UB1L39 & (UB1_inb[1] # UB1L211);

--UB1L411 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~7 at LC2_7_Q2
--operation mode is arithmetic

UB1L411 = CARRY(UB1L39 & (!UB1L211 # !UB1_inb[1]) # !UB1L39 & !UB1_inb[1] & !UB1L211);


--UB1L711 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~8COMBOUT at LC3_7_Q2
--operation mode is arithmetic

UB1L711 = UB1L59 & UB1_inb[2] & !UB1L411 # !UB1L59 & (UB1_inb[2] # !UB1L411);

--UB1L611 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~8 at LC3_7_Q2
--operation mode is arithmetic

UB1L611 = CARRY(UB1L59 & UB1_inb[2] & !UB1L411 # !UB1L59 & (UB1_inb[2] # !UB1L411));


--UB1L911 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~9COMBOUT at LC4_7_Q2
--operation mode is arithmetic

UB1L911 = UB1L79 & UB1_inb[3] & UB1L611 # !UB1L79 & (UB1_inb[3] # UB1L611);

--UB1L811 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~9 at LC4_7_Q2
--operation mode is arithmetic

UB1L811 = CARRY(UB1L79 & (!UB1L611 # !UB1_inb[3]) # !UB1L79 & !UB1_inb[3] & !UB1L611);


--UB1L121 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~10COMBOUT at LC5_7_Q2
--operation mode is arithmetic

UB1L121 = UB1L99 & UB1_inb[4] & !UB1L811 # !UB1L99 & (UB1_inb[4] # !UB1L811);

--UB1L021 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~10 at LC5_7_Q2
--operation mode is arithmetic

UB1L021 = CARRY(UB1L99 & UB1_inb[4] & !UB1L811 # !UB1L99 & (UB1_inb[4] # !UB1L811));


--UB1L321 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~11COMBOUT at LC6_7_Q2
--operation mode is arithmetic

UB1L321 = UB1_inb[5] & (UB1L021 # !UB1L101) # !UB1_inb[5] & !UB1L101 & UB1L021;

--UB1L221 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~11 at LC6_7_Q2
--operation mode is arithmetic

UB1L221 = CARRY(UB1_inb[5] & UB1L101 & !UB1L021 # !UB1_inb[5] & (UB1L101 # !UB1L021));


--UB1L521 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~12COMBOUT at LC7_7_Q2
--operation mode is arithmetic

UB1L521 = UB1_inb[6] & (!UB1L221 # !UB1L301) # !UB1_inb[6] & !UB1L301 & !UB1L221;

--UB1L421 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~12 at LC7_7_Q2
--operation mode is arithmetic

UB1L421 = CARRY(UB1_inb[6] & (!UB1L221 # !UB1L301) # !UB1_inb[6] & !UB1L301 & !UB1L221);


--UB1L721 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~13COMBOUT at LC8_7_Q2
--operation mode is arithmetic

UB1L721 = UB1_inb[7] & (UB1L421 # !UB1L501) # !UB1_inb[7] & !UB1L501 & UB1L421;

--UB1L621 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~13 at LC8_7_Q2
--operation mode is arithmetic

UB1L621 = CARRY(UB1_inb[7] & UB1L501 & !UB1L421 # !UB1_inb[7] & (UB1L501 # !UB1L421));


--UB1L921 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~14COMBOUT at LC9_7_Q2
--operation mode is arithmetic

UB1L921 = UB1_inb[8] & (!UB1L621 # !UB1L701) # !UB1_inb[8] & !UB1L701 & !UB1L621;

--UB1L821 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~14 at LC9_7_Q2
--operation mode is arithmetic

UB1L821 = CARRY(UB1_inb[8] & (!UB1L621 # !UB1L701) # !UB1_inb[8] & !UB1L701 & !UB1L621);


--UB1L031 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_4~15 at LC10_7_Q2
--operation mode is normal

UB1L031 = UB1_inb[9] & (UB1L821 # !UB1L901) # !UB1_inb[9] & UB1L821 & !UB1L901;


--K1L121 is coinc:inst_coinc|i~603COMBOUT at LC4_14_J1
--operation mode is arithmetic

K1L121 = !K1L68 & Y1_command_5_local[16];

--K1L021 is coinc:inst_coinc|i~603 at LC4_14_J1
--operation mode is arithmetic

K1L021 = CARRY(!K1L68 & Y1_command_5_local[16]);


--K1L321 is coinc:inst_coinc|i~604COMBOUT at LC5_14_J1
--operation mode is arithmetic

K1L321 = K1L58 & Y1_command_5_local[17] & K1L021 # !K1L58 & (Y1_command_5_local[17] # K1L021);

--K1L221 is coinc:inst_coinc|i~604 at LC5_14_J1
--operation mode is arithmetic

K1L221 = CARRY(K1L58 & (!K1L021 # !Y1_command_5_local[17]) # !K1L58 & !Y1_command_5_local[17] & !K1L021);


--K1L521 is coinc:inst_coinc|i~605COMBOUT at LC6_14_J1
--operation mode is arithmetic

K1L521 = K1L48 & Y1_command_5_local[18] & !K1L221 # !K1L48 & (Y1_command_5_local[18] # !K1L221);

--K1L421 is coinc:inst_coinc|i~605 at LC6_14_J1
--operation mode is arithmetic

K1L421 = CARRY(K1L48 & Y1_command_5_local[18] & !K1L221 # !K1L48 & (Y1_command_5_local[18] # !K1L221));


--K1L721 is coinc:inst_coinc|i~606COMBOUT at LC7_14_J1
--operation mode is arithmetic

K1L721 = Y1_command_5_local[19] & (K1L421 # !K1L38) # !Y1_command_5_local[19] & !K1L38 & K1L421;

--K1L621 is coinc:inst_coinc|i~606 at LC7_14_J1
--operation mode is arithmetic

K1L621 = CARRY(Y1_command_5_local[19] & K1L38 & !K1L421 # !Y1_command_5_local[19] & (K1L38 # !K1L421));


--K1L921 is coinc:inst_coinc|i~607COMBOUT at LC8_14_J1
--operation mode is arithmetic

K1L921 = K1L28 & Y1_command_5_local[20] & !K1L621 # !K1L28 & (Y1_command_5_local[20] # !K1L621);

--K1L821 is coinc:inst_coinc|i~607 at LC8_14_J1
--operation mode is arithmetic

K1L821 = CARRY(K1L28 & Y1_command_5_local[20] & !K1L621 # !K1L28 & (Y1_command_5_local[20] # !K1L621));


--K1L031 is coinc:inst_coinc|i~608 at LC9_14_J1
--operation mode is normal

K1L031 = Y1_command_5_local[21] & (K1L821 # !K1L18) # !Y1_command_5_local[21] & K1L821 & !K1L18;


--K1L231 is coinc:inst_coinc|i~609COMBOUT at LC3_1_O2
--operation mode is arithmetic

K1L231 = Y1_command_5_local[0] & !K1L08;

--K1L131 is coinc:inst_coinc|i~609 at LC3_1_O2
--operation mode is arithmetic

K1L131 = CARRY(Y1_command_5_local[0] & !K1L08);


--K1L431 is coinc:inst_coinc|i~610COMBOUT at LC4_1_O2
--operation mode is arithmetic

K1L431 = Y1_command_5_local[1] & (K1L131 # !K1L97) # !Y1_command_5_local[1] & !K1L97 & K1L131;

--K1L331 is coinc:inst_coinc|i~610 at LC4_1_O2
--operation mode is arithmetic

K1L331 = CARRY(Y1_command_5_local[1] & K1L97 & !K1L131 # !Y1_command_5_local[1] & (K1L97 # !K1L131));


--K1L631 is coinc:inst_coinc|i~611COMBOUT at LC5_1_O2
--operation mode is arithmetic

K1L631 = Y1_command_5_local[2] & (!K1L331 # !K1L87) # !Y1_command_5_local[2] & !K1L87 & !K1L331;

--K1L531 is coinc:inst_coinc|i~611 at LC5_1_O2
--operation mode is arithmetic

K1L531 = CARRY(Y1_command_5_local[2] & (!K1L331 # !K1L87) # !Y1_command_5_local[2] & !K1L87 & !K1L331);


--K1L831 is coinc:inst_coinc|i~612COMBOUT at LC6_1_O2
--operation mode is arithmetic

K1L831 = Y1_command_5_local[3] & (K1L531 # !K1L77) # !Y1_command_5_local[3] & !K1L77 & K1L531;

--K1L731 is coinc:inst_coinc|i~612 at LC6_1_O2
--operation mode is arithmetic

K1L731 = CARRY(Y1_command_5_local[3] & K1L77 & !K1L531 # !Y1_command_5_local[3] & (K1L77 # !K1L531));


--K1L041 is coinc:inst_coinc|i~613COMBOUT at LC7_1_O2
--operation mode is arithmetic

K1L041 = Y1_command_5_local[4] & (!K1L731 # !K1L67) # !Y1_command_5_local[4] & !K1L67 & !K1L731;

--K1L931 is coinc:inst_coinc|i~613 at LC7_1_O2
--operation mode is arithmetic

K1L931 = CARRY(Y1_command_5_local[4] & (!K1L731 # !K1L67) # !Y1_command_5_local[4] & !K1L67 & !K1L731);


--K1L141 is coinc:inst_coinc|i~614 at LC8_1_O2
--operation mode is normal

K1L141 = K1L57 & K1L931 & Y1_command_5_local[5] # !K1L57 & (K1L931 # Y1_command_5_local[5]);


--K1L341 is coinc:inst_coinc|i~615COMBOUT at LC5_5_Z2
--operation mode is arithmetic

K1L341 = Y1_command_5_local[24] & K1_LCATWD_ATWD_A_down_post_cnt[0];

--K1L241 is coinc:inst_coinc|i~615 at LC5_5_Z2
--operation mode is arithmetic

K1L241 = CARRY(Y1_command_5_local[24] & K1_LCATWD_ATWD_A_down_post_cnt[0]);


--K1L541 is coinc:inst_coinc|i~616COMBOUT at LC6_5_Z2
--operation mode is arithmetic

K1L541 = Y1_command_5_local[25] & (K1_LCATWD_ATWD_A_down_post_cnt[1] # K1L241) # !Y1_command_5_local[25] & K1_LCATWD_ATWD_A_down_post_cnt[1] & K1L241;

--K1L441 is coinc:inst_coinc|i~616 at LC6_5_Z2
--operation mode is arithmetic

K1L441 = CARRY(Y1_command_5_local[25] & !K1_LCATWD_ATWD_A_down_post_cnt[1] & !K1L241 # !Y1_command_5_local[25] & (!K1L241 # !K1_LCATWD_ATWD_A_down_post_cnt[1]));


--K1L741 is coinc:inst_coinc|i~617COMBOUT at LC7_5_Z2
--operation mode is arithmetic

K1L741 = Y1_command_5_local[26] & (K1_LCATWD_ATWD_A_down_post_cnt[2] # !K1L441) # !Y1_command_5_local[26] & K1_LCATWD_ATWD_A_down_post_cnt[2] & !K1L441;

--K1L641 is coinc:inst_coinc|i~617 at LC7_5_Z2
--operation mode is arithmetic

K1L641 = CARRY(Y1_command_5_local[26] & (K1_LCATWD_ATWD_A_down_post_cnt[2] # !K1L441) # !Y1_command_5_local[26] & K1_LCATWD_ATWD_A_down_post_cnt[2] & !K1L441);


--K1L941 is coinc:inst_coinc|i~618COMBOUT at LC8_5_Z2
--operation mode is arithmetic

K1L941 = Y1_command_5_local[27] & (K1_LCATWD_ATWD_A_down_post_cnt[3] # K1L641) # !Y1_command_5_local[27] & K1_LCATWD_ATWD_A_down_post_cnt[3] & K1L641;

--K1L841 is coinc:inst_coinc|i~618 at LC8_5_Z2
--operation mode is arithmetic

K1L841 = CARRY(Y1_command_5_local[27] & !K1_LCATWD_ATWD_A_down_post_cnt[3] & !K1L641 # !Y1_command_5_local[27] & (!K1L641 # !K1_LCATWD_ATWD_A_down_post_cnt[3]));


--K1L151 is coinc:inst_coinc|i~619COMBOUT at LC9_5_Z2
--operation mode is arithmetic

K1L151 = Y1_command_5_local[28] & (K1_LCATWD_ATWD_A_down_post_cnt[4] # !K1L841) # !Y1_command_5_local[28] & K1_LCATWD_ATWD_A_down_post_cnt[4] & !K1L841;

--K1L051 is coinc:inst_coinc|i~619 at LC9_5_Z2
--operation mode is arithmetic

K1L051 = CARRY(Y1_command_5_local[28] & (K1_LCATWD_ATWD_A_down_post_cnt[4] # !K1L841) # !Y1_command_5_local[28] & K1_LCATWD_ATWD_A_down_post_cnt[4] & !K1L841);


--K1L251 is coinc:inst_coinc|i~620 at LC10_5_Z2
--operation mode is normal

K1L251 = K1_LCATWD_ATWD_A_down_post_cnt[5] & (K1L051 # Y1_command_5_local[29]) # !K1_LCATWD_ATWD_A_down_post_cnt[5] & K1L051 & Y1_command_5_local[29];


--K1L451 is coinc:inst_coinc|i~621COMBOUT at LC4_5_U2
--operation mode is arithmetic

K1L451 = Y1_command_5_local[8] & K1_LCATWD_ATWD_A_up_post_cnt[0];

--K1L351 is coinc:inst_coinc|i~621 at LC4_5_U2
--operation mode is arithmetic

K1L351 = CARRY(Y1_command_5_local[8] & K1_LCATWD_ATWD_A_up_post_cnt[0]);


--K1L651 is coinc:inst_coinc|i~622COMBOUT at LC5_5_U2
--operation mode is arithmetic

K1L651 = Y1_command_5_local[9] & (K1_LCATWD_ATWD_A_up_post_cnt[1] # K1L351) # !Y1_command_5_local[9] & K1_LCATWD_ATWD_A_up_post_cnt[1] & K1L351;

--K1L551 is coinc:inst_coinc|i~622 at LC5_5_U2
--operation mode is arithmetic

K1L551 = CARRY(Y1_command_5_local[9] & !K1_LCATWD_ATWD_A_up_post_cnt[1] & !K1L351 # !Y1_command_5_local[9] & (!K1L351 # !K1_LCATWD_ATWD_A_up_post_cnt[1]));


--K1L851 is coinc:inst_coinc|i~623COMBOUT at LC6_5_U2
--operation mode is arithmetic

K1L851 = Y1_command_5_local[10] & (K1_LCATWD_ATWD_A_up_post_cnt[2] # !K1L551) # !Y1_command_5_local[10] & K1_LCATWD_ATWD_A_up_post_cnt[2] & !K1L551;

--K1L751 is coinc:inst_coinc|i~623 at LC6_5_U2
--operation mode is arithmetic

K1L751 = CARRY(Y1_command_5_local[10] & (K1_LCATWD_ATWD_A_up_post_cnt[2] # !K1L551) # !Y1_command_5_local[10] & K1_LCATWD_ATWD_A_up_post_cnt[2] & !K1L551);


--K1L061 is coinc:inst_coinc|i~624COMBOUT at LC7_5_U2
--operation mode is arithmetic

K1L061 = Y1_command_5_local[11] & (K1_LCATWD_ATWD_A_up_post_cnt[3] # K1L751) # !Y1_command_5_local[11] & K1_LCATWD_ATWD_A_up_post_cnt[3] & K1L751;

--K1L951 is coinc:inst_coinc|i~624 at LC7_5_U2
--operation mode is arithmetic

K1L951 = CARRY(Y1_command_5_local[11] & !K1_LCATWD_ATWD_A_up_post_cnt[3] & !K1L751 # !Y1_command_5_local[11] & (!K1L751 # !K1_LCATWD_ATWD_A_up_post_cnt[3]));


--K1L261 is coinc:inst_coinc|i~625COMBOUT at LC8_5_U2
--operation mode is arithmetic

K1L261 = Y1_command_5_local[12] & (K1_LCATWD_ATWD_A_up_post_cnt[4] # !K1L951) # !Y1_command_5_local[12] & K1_LCATWD_ATWD_A_up_post_cnt[4] & !K1L951;

--K1L161 is coinc:inst_coinc|i~625 at LC8_5_U2
--operation mode is arithmetic

K1L161 = CARRY(Y1_command_5_local[12] & (K1_LCATWD_ATWD_A_up_post_cnt[4] # !K1L951) # !Y1_command_5_local[12] & K1_LCATWD_ATWD_A_up_post_cnt[4] & !K1L951);


--K1L361 is coinc:inst_coinc|i~626 at LC9_5_U2
--operation mode is normal

K1L361 = Y1_command_5_local[13] & (K1L161 # K1_LCATWD_ATWD_A_up_post_cnt[5]) # !Y1_command_5_local[13] & K1L161 & K1_LCATWD_ATWD_A_up_post_cnt[5];


--K1L561 is coinc:inst_coinc|i~627COMBOUT at LC3_3_J1
--operation mode is arithmetic

K1L561 = !K1L201 & Y1_command_5_local[16];

--K1L461 is coinc:inst_coinc|i~627 at LC3_3_J1
--operation mode is arithmetic

K1L461 = CARRY(!K1L201 & Y1_command_5_local[16]);


--K1L761 is coinc:inst_coinc|i~628COMBOUT at LC4_3_J1
--operation mode is arithmetic

K1L761 = Y1_command_5_local[17] & (K1L461 # !K1L101) # !Y1_command_5_local[17] & !K1L101 & K1L461;

--K1L661 is coinc:inst_coinc|i~628 at LC4_3_J1
--operation mode is arithmetic

K1L661 = CARRY(Y1_command_5_local[17] & K1L101 & !K1L461 # !Y1_command_5_local[17] & (K1L101 # !K1L461));


--K1L961 is coinc:inst_coinc|i~629COMBOUT at LC5_3_J1
--operation mode is arithmetic

K1L961 = Y1_command_5_local[18] & (!K1L661 # !K1L001) # !Y1_command_5_local[18] & !K1L001 & !K1L661;

--K1L861 is coinc:inst_coinc|i~629 at LC5_3_J1
--operation mode is arithmetic

K1L861 = CARRY(Y1_command_5_local[18] & (!K1L661 # !K1L001) # !Y1_command_5_local[18] & !K1L001 & !K1L661);


--K1L171 is coinc:inst_coinc|i~630COMBOUT at LC6_3_J1
--operation mode is arithmetic

K1L171 = Y1_command_5_local[19] & (K1L861 # !K1L99) # !Y1_command_5_local[19] & !K1L99 & K1L861;

--K1L071 is coinc:inst_coinc|i~630 at LC6_3_J1
--operation mode is arithmetic

K1L071 = CARRY(Y1_command_5_local[19] & K1L99 & !K1L861 # !Y1_command_5_local[19] & (K1L99 # !K1L861));


--K1L371 is coinc:inst_coinc|i~631COMBOUT at LC7_3_J1
--operation mode is arithmetic

K1L371 = Y1_command_5_local[20] & (!K1L071 # !K1L89) # !Y1_command_5_local[20] & !K1L89 & !K1L071;

--K1L271 is coinc:inst_coinc|i~631 at LC7_3_J1
--operation mode is arithmetic

K1L271 = CARRY(Y1_command_5_local[20] & (!K1L071 # !K1L89) # !Y1_command_5_local[20] & !K1L89 & !K1L071);


--K1L471 is coinc:inst_coinc|i~632 at LC8_3_J1
--operation mode is normal

K1L471 = Y1_command_5_local[21] & (K1L271 # !K1L79) # !Y1_command_5_local[21] & K1L271 & !K1L79;


--K1L671 is coinc:inst_coinc|i~633COMBOUT at LC4_12_O2
--operation mode is arithmetic

K1L671 = !K1L69 & Y1_command_5_local[0];

--K1L571 is coinc:inst_coinc|i~633 at LC4_12_O2
--operation mode is arithmetic

K1L571 = CARRY(!K1L69 & Y1_command_5_local[0]);


--K1L871 is coinc:inst_coinc|i~634COMBOUT at LC5_12_O2
--operation mode is arithmetic

K1L871 = Y1_command_5_local[1] & (K1L571 # !K1L59) # !Y1_command_5_local[1] & !K1L59 & K1L571;

--K1L771 is coinc:inst_coinc|i~634 at LC5_12_O2
--operation mode is arithmetic

K1L771 = CARRY(Y1_command_5_local[1] & K1L59 & !K1L571 # !Y1_command_5_local[1] & (K1L59 # !K1L571));


--K1L081 is coinc:inst_coinc|i~635COMBOUT at LC6_12_O2
--operation mode is arithmetic

K1L081 = Y1_command_5_local[2] & (!K1L771 # !K1L49) # !Y1_command_5_local[2] & !K1L49 & !K1L771;

--K1L971 is coinc:inst_coinc|i~635 at LC6_12_O2
--operation mode is arithmetic

K1L971 = CARRY(Y1_command_5_local[2] & (!K1L771 # !K1L49) # !Y1_command_5_local[2] & !K1L49 & !K1L771);


--K1L281 is coinc:inst_coinc|i~636COMBOUT at LC7_12_O2
--operation mode is arithmetic

K1L281 = Y1_command_5_local[3] & (K1L971 # !K1L39) # !Y1_command_5_local[3] & !K1L39 & K1L971;

--K1L181 is coinc:inst_coinc|i~636 at LC7_12_O2
--operation mode is arithmetic

K1L181 = CARRY(Y1_command_5_local[3] & K1L39 & !K1L971 # !Y1_command_5_local[3] & (K1L39 # !K1L971));


--K1L481 is coinc:inst_coinc|i~637COMBOUT at LC8_12_O2
--operation mode is arithmetic

K1L481 = Y1_command_5_local[4] & (!K1L181 # !K1L29) # !Y1_command_5_local[4] & !K1L29 & !K1L181;

--K1L381 is coinc:inst_coinc|i~637 at LC8_12_O2
--operation mode is arithmetic

K1L381 = CARRY(Y1_command_5_local[4] & (!K1L181 # !K1L29) # !Y1_command_5_local[4] & !K1L29 & !K1L181);


--K1L581 is coinc:inst_coinc|i~638 at LC9_12_O2
--operation mode is normal

K1L581 = K1L19 & K1L381 & Y1_command_5_local[5] # !K1L19 & (K1L381 # Y1_command_5_local[5]);


--K1L781 is coinc:inst_coinc|i~639COMBOUT at LC2_8_Z4
--operation mode is arithmetic

K1L781 = K1_LCATWD_ATWD_B_down_post_cnt[0] & Y1_command_5_local[24];

--K1L681 is coinc:inst_coinc|i~639 at LC2_8_Z4
--operation mode is arithmetic

K1L681 = CARRY(K1_LCATWD_ATWD_B_down_post_cnt[0] & Y1_command_5_local[24]);


--K1L981 is coinc:inst_coinc|i~640COMBOUT at LC3_8_Z4
--operation mode is arithmetic

K1L981 = K1_LCATWD_ATWD_B_down_post_cnt[1] & (Y1_command_5_local[25] # K1L681) # !K1_LCATWD_ATWD_B_down_post_cnt[1] & Y1_command_5_local[25] & K1L681;

--K1L881 is coinc:inst_coinc|i~640 at LC3_8_Z4
--operation mode is arithmetic

K1L881 = CARRY(K1_LCATWD_ATWD_B_down_post_cnt[1] & !Y1_command_5_local[25] & !K1L681 # !K1_LCATWD_ATWD_B_down_post_cnt[1] & (!K1L681 # !Y1_command_5_local[25]));


--K1L191 is coinc:inst_coinc|i~641COMBOUT at LC4_8_Z4
--operation mode is arithmetic

K1L191 = K1_LCATWD_ATWD_B_down_post_cnt[2] & (Y1_command_5_local[26] # !K1L881) # !K1_LCATWD_ATWD_B_down_post_cnt[2] & Y1_command_5_local[26] & !K1L881;

--K1L091 is coinc:inst_coinc|i~641 at LC4_8_Z4
--operation mode is arithmetic

K1L091 = CARRY(K1_LCATWD_ATWD_B_down_post_cnt[2] & (Y1_command_5_local[26] # !K1L881) # !K1_LCATWD_ATWD_B_down_post_cnt[2] & Y1_command_5_local[26] & !K1L881);


--K1L391 is coinc:inst_coinc|i~642COMBOUT at LC5_8_Z4
--operation mode is arithmetic

K1L391 = K1_LCATWD_ATWD_B_down_post_cnt[3] & (Y1_command_5_local[27] # K1L091) # !K1_LCATWD_ATWD_B_down_post_cnt[3] & Y1_command_5_local[27] & K1L091;

--K1L291 is coinc:inst_coinc|i~642 at LC5_8_Z4
--operation mode is arithmetic

K1L291 = CARRY(K1_LCATWD_ATWD_B_down_post_cnt[3] & !Y1_command_5_local[27] & !K1L091 # !K1_LCATWD_ATWD_B_down_post_cnt[3] & (!K1L091 # !Y1_command_5_local[27]));


--K1L591 is coinc:inst_coinc|i~643COMBOUT at LC6_8_Z4
--operation mode is arithmetic

K1L591 = K1_LCATWD_ATWD_B_down_post_cnt[4] & (Y1_command_5_local[28] # !K1L291) # !K1_LCATWD_ATWD_B_down_post_cnt[4] & Y1_command_5_local[28] & !K1L291;

--K1L491 is coinc:inst_coinc|i~643 at LC6_8_Z4
--operation mode is arithmetic

K1L491 = CARRY(K1_LCATWD_ATWD_B_down_post_cnt[4] & (Y1_command_5_local[28] # !K1L291) # !K1_LCATWD_ATWD_B_down_post_cnt[4] & Y1_command_5_local[28] & !K1L291);


--K1L691 is coinc:inst_coinc|i~644 at LC7_8_Z4
--operation mode is normal

K1L691 = Y1_command_5_local[29] & (K1L491 # K1_LCATWD_ATWD_B_down_post_cnt[5]) # !Y1_command_5_local[29] & K1L491 & K1_LCATWD_ATWD_B_down_post_cnt[5];


--K1L891 is coinc:inst_coinc|i~645COMBOUT at LC4_8_Z3
--operation mode is arithmetic

K1L891 = Y1_command_5_local[8] & K1_LCATWD_ATWD_B_up_post_cnt[0];

--K1L791 is coinc:inst_coinc|i~645 at LC4_8_Z3
--operation mode is arithmetic

K1L791 = CARRY(Y1_command_5_local[8] & K1_LCATWD_ATWD_B_up_post_cnt[0]);


--K1L002 is coinc:inst_coinc|i~646COMBOUT at LC5_8_Z3
--operation mode is arithmetic

K1L002 = Y1_command_5_local[9] & (K1_LCATWD_ATWD_B_up_post_cnt[1] # K1L791) # !Y1_command_5_local[9] & K1_LCATWD_ATWD_B_up_post_cnt[1] & K1L791;

--K1L991 is coinc:inst_coinc|i~646 at LC5_8_Z3
--operation mode is arithmetic

K1L991 = CARRY(Y1_command_5_local[9] & !K1_LCATWD_ATWD_B_up_post_cnt[1] & !K1L791 # !Y1_command_5_local[9] & (!K1L791 # !K1_LCATWD_ATWD_B_up_post_cnt[1]));


--K1L202 is coinc:inst_coinc|i~647COMBOUT at LC6_8_Z3
--operation mode is arithmetic

K1L202 = Y1_command_5_local[10] & (K1_LCATWD_ATWD_B_up_post_cnt[2] # !K1L991) # !Y1_command_5_local[10] & K1_LCATWD_ATWD_B_up_post_cnt[2] & !K1L991;

--K1L102 is coinc:inst_coinc|i~647 at LC6_8_Z3
--operation mode is arithmetic

K1L102 = CARRY(Y1_command_5_local[10] & (K1_LCATWD_ATWD_B_up_post_cnt[2] # !K1L991) # !Y1_command_5_local[10] & K1_LCATWD_ATWD_B_up_post_cnt[2] & !K1L991);


--K1L402 is coinc:inst_coinc|i~648COMBOUT at LC7_8_Z3
--operation mode is arithmetic

K1L402 = Y1_command_5_local[11] & (K1_LCATWD_ATWD_B_up_post_cnt[3] # K1L102) # !Y1_command_5_local[11] & K1_LCATWD_ATWD_B_up_post_cnt[3] & K1L102;

--K1L302 is coinc:inst_coinc|i~648 at LC7_8_Z3
--operation mode is arithmetic

K1L302 = CARRY(Y1_command_5_local[11] & !K1_LCATWD_ATWD_B_up_post_cnt[3] & !K1L102 # !Y1_command_5_local[11] & (!K1L102 # !K1_LCATWD_ATWD_B_up_post_cnt[3]));


--K1L602 is coinc:inst_coinc|i~649COMBOUT at LC8_8_Z3
--operation mode is arithmetic

K1L602 = Y1_command_5_local[12] & (K1_LCATWD_ATWD_B_up_post_cnt[4] # !K1L302) # !Y1_command_5_local[12] & K1_LCATWD_ATWD_B_up_post_cnt[4] & !K1L302;

--K1L502 is coinc:inst_coinc|i~649 at LC8_8_Z3
--operation mode is arithmetic

K1L502 = CARRY(Y1_command_5_local[12] & (K1_LCATWD_ATWD_B_up_post_cnt[4] # !K1L302) # !Y1_command_5_local[12] & K1_LCATWD_ATWD_B_up_post_cnt[4] & !K1L302);


--K1L702 is coinc:inst_coinc|i~650 at LC9_8_Z3
--operation mode is normal

K1L702 = Y1_command_5_local[13] & (K1L502 # K1_LCATWD_ATWD_B_up_post_cnt[5]) # !Y1_command_5_local[13] & K1L502 & K1_LCATWD_ATWD_B_up_post_cnt[5];


--UB1L012 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~0COMBOUT at LC1_16_R2
--operation mode is arithmetic

UB1L012 = !UB1_adcmax[0] & UB1_ina[0];

--UB1L902 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~0 at LC1_16_R2
--operation mode is arithmetic

UB1L902 = CARRY(!UB1_adcmax[0] & UB1_ina[0]);


--UB1L212 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~1COMBOUT at LC2_16_R2
--operation mode is arithmetic

UB1L212 = UB1_adcmax[1] & UB1_ina[1] & UB1L902 # !UB1_adcmax[1] & (UB1_ina[1] # UB1L902);

--UB1L112 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~1 at LC2_16_R2
--operation mode is arithmetic

UB1L112 = CARRY(UB1_adcmax[1] & (!UB1L902 # !UB1_ina[1]) # !UB1_adcmax[1] & !UB1_ina[1] & !UB1L902);


--UB1L412 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~2COMBOUT at LC3_16_R2
--operation mode is arithmetic

UB1L412 = UB1_adcmax[2] & UB1_ina[2] & !UB1L112 # !UB1_adcmax[2] & (UB1_ina[2] # !UB1L112);

--UB1L312 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~2 at LC3_16_R2
--operation mode is arithmetic

UB1L312 = CARRY(UB1_adcmax[2] & UB1_ina[2] & !UB1L112 # !UB1_adcmax[2] & (UB1_ina[2] # !UB1L112));


--UB1L612 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~3COMBOUT at LC4_16_R2
--operation mode is arithmetic

UB1L612 = UB1_adcmax[3] & UB1_ina[3] & UB1L312 # !UB1_adcmax[3] & (UB1_ina[3] # UB1L312);

--UB1L512 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~3 at LC4_16_R2
--operation mode is arithmetic

UB1L512 = CARRY(UB1_adcmax[3] & (!UB1L312 # !UB1_ina[3]) # !UB1_adcmax[3] & !UB1_ina[3] & !UB1L312);


--UB1L812 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~4COMBOUT at LC5_16_R2
--operation mode is arithmetic

UB1L812 = UB1_adcmax[4] & UB1_ina[4] & !UB1L512 # !UB1_adcmax[4] & (UB1_ina[4] # !UB1L512);

--UB1L712 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~4 at LC5_16_R2
--operation mode is arithmetic

UB1L712 = CARRY(UB1_adcmax[4] & UB1_ina[4] & !UB1L512 # !UB1_adcmax[4] & (UB1_ina[4] # !UB1L512));


--UB1L022 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~5COMBOUT at LC6_16_R2
--operation mode is arithmetic

UB1L022 = UB1_adcmax[5] & UB1_ina[5] & UB1L712 # !UB1_adcmax[5] & (UB1_ina[5] # UB1L712);

--UB1L912 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~5 at LC6_16_R2
--operation mode is arithmetic

UB1L912 = CARRY(UB1_adcmax[5] & (!UB1L712 # !UB1_ina[5]) # !UB1_adcmax[5] & !UB1_ina[5] & !UB1L712);


--UB1L222 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~6COMBOUT at LC7_16_R2
--operation mode is arithmetic

UB1L222 = UB1_adcmax[6] & UB1_ina[6] & !UB1L912 # !UB1_adcmax[6] & (UB1_ina[6] # !UB1L912);

--UB1L122 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~6 at LC7_16_R2
--operation mode is arithmetic

UB1L122 = CARRY(UB1_adcmax[6] & UB1_ina[6] & !UB1L912 # !UB1_adcmax[6] & (UB1_ina[6] # !UB1L912));


--UB1L422 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~7COMBOUT at LC8_16_R2
--operation mode is arithmetic

UB1L422 = UB1_adcmax[7] & UB1_ina[7] & UB1L122 # !UB1_adcmax[7] & (UB1_ina[7] # UB1L122);

--UB1L322 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~7 at LC8_16_R2
--operation mode is arithmetic

UB1L322 = CARRY(UB1_adcmax[7] & (!UB1L122 # !UB1_ina[7]) # !UB1_adcmax[7] & !UB1_ina[7] & !UB1L122);


--UB1L622 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~8COMBOUT at LC9_16_R2
--operation mode is arithmetic

UB1L622 = UB1_adcmax[8] & UB1_ina[8] & !UB1L322 # !UB1_adcmax[8] & (UB1_ina[8] # !UB1L322);

--UB1L522 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~8 at LC9_16_R2
--operation mode is arithmetic

UB1L522 = CARRY(UB1_adcmax[8] & UB1_ina[8] & !UB1L322 # !UB1_adcmax[8] & (UB1_ina[8] # !UB1L322));


--UB1L722 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_9~9 at LC10_16_R2
--operation mode is normal

UB1L722 = UB1_adcmax[9] & UB1L522 & UB1_ina[9] # !UB1_adcmax[9] & (UB1L522 # UB1_ina[9]);


--RB1L93 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~1 at LC4_13_I1
--operation mode is arithmetic

RB1L93 = RB1_dpr_radr[0] $ RB1_dpr_wadr[0];

--RB1L04 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~1COUT at LC4_13_I1
--operation mode is arithmetic

RB1L04 = CARRY(RB1_dpr_wadr[0] # !RB1_dpr_radr[0]);


--RB1L14 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~2 at LC5_13_I1
--operation mode is arithmetic

RB1L14 = RB1_dpr_radr[1] $ RB1_dpr_wadr[1] $ !RB1L04;

--RB1L24 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~2COUT at LC5_13_I1
--operation mode is arithmetic

RB1L24 = CARRY(RB1_dpr_radr[1] & (!RB1L04 # !RB1_dpr_wadr[1]) # !RB1_dpr_radr[1] & !RB1_dpr_wadr[1] & !RB1L04);


--RB1L34 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~3 at LC6_13_I1
--operation mode is arithmetic

RB1L34 = RB1_dpr_radr[2] $ RB1_dpr_wadr[2] $ RB1L24;

--RB1L44 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~3COUT at LC6_13_I1
--operation mode is arithmetic

RB1L44 = CARRY(RB1_dpr_radr[2] & RB1_dpr_wadr[2] & !RB1L24 # !RB1_dpr_radr[2] & (RB1_dpr_wadr[2] # !RB1L24));


--RB1L54 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~4 at LC7_13_I1
--operation mode is arithmetic

RB1L54 = RB1_dpr_wadr[3] $ RB1_dpr_radr[3] $ !RB1L44;

--RB1L64 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~4COUT at LC7_13_I1
--operation mode is arithmetic

RB1L64 = CARRY(RB1_dpr_wadr[3] & RB1_dpr_radr[3] & !RB1L44 # !RB1_dpr_wadr[3] & (RB1_dpr_radr[3] # !RB1L44));


--RB1L74 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~5 at LC8_13_I1
--operation mode is arithmetic

RB1L74 = RB1_dpr_wadr[4] $ RB1_dpr_radr[4] $ RB1L64;

--RB1L84 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~5COUT at LC8_13_I1
--operation mode is arithmetic

RB1L84 = CARRY(RB1_dpr_wadr[4] & (!RB1L64 # !RB1_dpr_radr[4]) # !RB1_dpr_wadr[4] & !RB1_dpr_radr[4] & !RB1L64);


--RB1L94 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~6 at LC9_13_I1
--operation mode is arithmetic

RB1L94 = RB1_dpr_radr[5] $ RB1_dpr_wadr[5] $ !RB1L84;

--RB1L05 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~6COUT at LC9_13_I1
--operation mode is arithmetic

RB1L05 = CARRY(RB1_dpr_radr[5] & (!RB1L84 # !RB1_dpr_wadr[5]) # !RB1_dpr_radr[5] & !RB1_dpr_wadr[5] & !RB1L84);


--RB1L15 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~7 at LC10_13_I1
--operation mode is arithmetic

RB1L15 = RB1_dpr_radr[6] $ RB1_dpr_wadr[6] $ RB1L05;

--RB1L25 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~7COUT at LC10_13_I1
--operation mode is arithmetic

RB1L25 = CARRY(RB1_dpr_radr[6] & RB1_dpr_wadr[6] & !RB1L05 # !RB1_dpr_radr[6] & (RB1_dpr_wadr[6] # !RB1L05));


--RB1L35 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~8 at LC1_15_I1
--operation mode is arithmetic

RB1L35 = RB1_dpr_wadr[7] $ RB1_dpr_radr[7] $ !RB1L25;

--RB1L45 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~8COUT at LC1_15_I1
--operation mode is arithmetic

RB1L45 = CARRY(RB1_dpr_wadr[7] & RB1_dpr_radr[7] & !RB1L25 # !RB1_dpr_wadr[7] & (RB1_dpr_radr[7] # !RB1L25));


--RB1L55 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~9 at LC2_15_I1
--operation mode is arithmetic

RB1L55 = RB1_dpr_wadr[8] $ RB1_dpr_radr[8] $ RB1L45;

--RB1L65 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~9COUT at LC2_15_I1
--operation mode is arithmetic

RB1L65 = CARRY(RB1_dpr_wadr[8] & (!RB1L45 # !RB1_dpr_radr[8]) # !RB1_dpr_wadr[8] & !RB1_dpr_radr[8] & !RB1L45);


--RB1L75 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~10 at LC3_15_I1
--operation mode is arithmetic

RB1L75 = RB1_dpr_radr[9] $ RB1_dpr_wadr[9] $ !RB1L65;

--RB1L85 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~10COUT at LC3_15_I1
--operation mode is arithmetic

RB1L85 = CARRY(RB1_dpr_radr[9] & (!RB1L65 # !RB1_dpr_wadr[9]) # !RB1_dpr_radr[9] & !RB1_dpr_wadr[9] & !RB1L65);


--RB1L95 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~11 at LC4_15_I1
--operation mode is arithmetic

RB1L95 = RB1_dpr_wadr[10] $ RB1_dpr_radr[10] $ RB1L85;

--RB1L06 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~11COUT at LC4_15_I1
--operation mode is arithmetic

RB1L06 = CARRY(RB1_dpr_wadr[10] & (!RB1L85 # !RB1_dpr_radr[10]) # !RB1_dpr_wadr[10] & !RB1_dpr_radr[10] & !RB1L85);


--RB1L16 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~12 at LC5_15_I1
--operation mode is arithmetic

RB1L16 = RB1_dpr_wadr[11] $ RB1_dpr_radr[11] $ !RB1L06;

--RB1L26 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~12COUT at LC5_15_I1
--operation mode is arithmetic

RB1L26 = CARRY(RB1_dpr_wadr[11] & RB1_dpr_radr[11] & !RB1L06 # !RB1_dpr_wadr[11] & (RB1_dpr_radr[11] # !RB1L06));


--RB1L36 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~13 at LC6_15_I1
--operation mode is arithmetic

RB1L36 = RB1_dpr_wadr[12] $ RB1_dpr_radr[12] $ RB1L26;

--RB1L46 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~13COUT at LC6_15_I1
--operation mode is arithmetic

RB1L46 = CARRY(RB1_dpr_wadr[12] & (!RB1L26 # !RB1_dpr_radr[12]) # !RB1_dpr_wadr[12] & !RB1_dpr_radr[12] & !RB1L26);


--RB1L56 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_2~14 at LC7_15_I1
--operation mode is normal

RB1L56 = RB1_dpr_radr[13] $ RB1L46 $ !RB1_dpr_wadr[13];


--RB1L39 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~1 at LC5_9_I1
--operation mode is arithmetic

RB1L39 = RB1_dpr_radr[0] $ RB1_dpr_wadr[0];

--RB1L49 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~1COUT at LC5_9_I1
--operation mode is arithmetic

RB1L49 = CARRY(RB1_dpr_radr[0] # !RB1_dpr_wadr[0]);


--RB1L59 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~2 at LC6_9_I1
--operation mode is arithmetic

RB1L59 = RB1_dpr_wadr[1] $ RB1_dpr_radr[1] $ !RB1L49;

--RB1L69 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~2COUT at LC6_9_I1
--operation mode is arithmetic

RB1L69 = CARRY(RB1_dpr_wadr[1] & (!RB1L49 # !RB1_dpr_radr[1]) # !RB1_dpr_wadr[1] & !RB1_dpr_radr[1] & !RB1L49);


--RB1L79 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~3 at LC7_9_I1
--operation mode is arithmetic

RB1L79 = RB1_dpr_radr[2] $ RB1_dpr_wadr[2] $ RB1L69;

--RB1L89 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~3COUT at LC7_9_I1
--operation mode is arithmetic

RB1L89 = CARRY(RB1_dpr_radr[2] & (!RB1L69 # !RB1_dpr_wadr[2]) # !RB1_dpr_radr[2] & !RB1_dpr_wadr[2] & !RB1L69);


--RB1L99 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~4 at LC8_9_I1
--operation mode is arithmetic

RB1L99 = RB1_dpr_radr[3] $ RB1_dpr_wadr[3] $ !RB1L89;

--RB1L001 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~4COUT at LC8_9_I1
--operation mode is arithmetic

RB1L001 = CARRY(RB1_dpr_radr[3] & RB1_dpr_wadr[3] & !RB1L89 # !RB1_dpr_radr[3] & (RB1_dpr_wadr[3] # !RB1L89));


--RB1L101 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~5 at LC9_9_I1
--operation mode is arithmetic

RB1L101 = RB1_dpr_radr[4] $ RB1_dpr_wadr[4] $ RB1L001;

--RB1L201 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~5COUT at LC9_9_I1
--operation mode is arithmetic

RB1L201 = CARRY(RB1_dpr_radr[4] & (!RB1L001 # !RB1_dpr_wadr[4]) # !RB1_dpr_radr[4] & !RB1_dpr_wadr[4] & !RB1L001);


--RB1L301 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~6 at LC10_9_I1
--operation mode is arithmetic

RB1L301 = RB1_dpr_radr[5] $ RB1_dpr_wadr[5] $ !RB1L201;

--RB1L401 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~6COUT at LC10_9_I1
--operation mode is arithmetic

RB1L401 = CARRY(RB1_dpr_radr[5] & RB1_dpr_wadr[5] & !RB1L201 # !RB1_dpr_radr[5] & (RB1_dpr_wadr[5] # !RB1L201));


--RB1L501 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~7 at LC1_11_I1
--operation mode is arithmetic

RB1L501 = RB1_dpr_wadr[6] $ RB1_dpr_radr[6] $ RB1L401;

--RB1L601 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~7COUT at LC1_11_I1
--operation mode is arithmetic

RB1L601 = CARRY(RB1_dpr_wadr[6] & RB1_dpr_radr[6] & !RB1L401 # !RB1_dpr_wadr[6] & (RB1_dpr_radr[6] # !RB1L401));


--RB1L701 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~8 at LC2_11_I1
--operation mode is arithmetic

RB1L701 = RB1_dpr_wadr[7] $ RB1_dpr_radr[7] $ !RB1L601;

--RB1L801 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~8COUT at LC2_11_I1
--operation mode is arithmetic

RB1L801 = CARRY(RB1_dpr_wadr[7] & (!RB1L601 # !RB1_dpr_radr[7]) # !RB1_dpr_wadr[7] & !RB1_dpr_radr[7] & !RB1L601);


--RB1L901 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~9 at LC3_11_I1
--operation mode is arithmetic

RB1L901 = RB1_dpr_wadr[8] $ RB1_dpr_radr[8] $ RB1L801;

--RB1L011 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~9COUT at LC3_11_I1
--operation mode is arithmetic

RB1L011 = CARRY(RB1_dpr_wadr[8] & RB1_dpr_radr[8] & !RB1L801 # !RB1_dpr_wadr[8] & (RB1_dpr_radr[8] # !RB1L801));


--RB1L111 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~10 at LC4_11_I1
--operation mode is arithmetic

RB1L111 = RB1_dpr_wadr[9] $ RB1_dpr_radr[9] $ !RB1L011;

--RB1L211 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~10COUT at LC4_11_I1
--operation mode is arithmetic

RB1L211 = CARRY(RB1_dpr_wadr[9] & (!RB1L011 # !RB1_dpr_radr[9]) # !RB1_dpr_wadr[9] & !RB1_dpr_radr[9] & !RB1L011);


--RB1L311 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~11 at LC5_11_I1
--operation mode is arithmetic

RB1L311 = RB1_dpr_wadr[10] $ RB1_dpr_radr[10] $ RB1L211;

--RB1L411 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~11COUT at LC5_11_I1
--operation mode is arithmetic

RB1L411 = CARRY(RB1_dpr_wadr[10] & RB1_dpr_radr[10] & !RB1L211 # !RB1_dpr_wadr[10] & (RB1_dpr_radr[10] # !RB1L211));


--RB1L511 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~12 at LC6_11_I1
--operation mode is arithmetic

RB1L511 = RB1_dpr_radr[11] $ RB1_dpr_wadr[11] $ !RB1L411;

--RB1L611 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~12COUT at LC6_11_I1
--operation mode is arithmetic

RB1L611 = CARRY(RB1_dpr_radr[11] & RB1_dpr_wadr[11] & !RB1L411 # !RB1_dpr_radr[11] & (RB1_dpr_wadr[11] # !RB1L411));


--RB1L711 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_5~13 at LC7_11_I1
--operation mode is normal

RB1L711 = RB1_dpr_wadr[12] $ RB1L611 $ RB1_dpr_radr[12];


--UB1L35 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~1 at LC1_10_Q2
--operation mode is arithmetic

UB1L35 = !UB1_ina[1];

--UB1L45 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~1COUT at LC1_10_Q2
--operation mode is arithmetic

UB1L45 = CARRY(UB1_ina[1]);


--UB1L55 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~2 at LC2_10_Q2
--operation mode is arithmetic

UB1L55 = UB1_ina[2] $ !UB1L45;

--UB1L65 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~2COUT at LC2_10_Q2
--operation mode is arithmetic

UB1L65 = CARRY(!UB1_ina[2] & !UB1L45);


--UB1L75 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~3 at LC3_10_Q2
--operation mode is arithmetic

UB1L75 = UB1_ina[3] $ !UB1L65;

--UB1L85 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~3COUT at LC3_10_Q2
--operation mode is arithmetic

UB1L85 = CARRY(UB1_ina[3] & !UB1L65);


--UB1L95 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~4 at LC4_10_Q2
--operation mode is arithmetic

UB1L95 = UB1_ina[4] $ UB1L85;

--UB1L06 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~4COUT at LC4_10_Q2
--operation mode is arithmetic

UB1L06 = CARRY(!UB1L85 # !UB1_ina[4]);


--UB1L16 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~5 at LC5_10_Q2
--operation mode is arithmetic

UB1L16 = UB1_ina[5] $ !UB1L06;

--UB1L26 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~5COUT at LC5_10_Q2
--operation mode is arithmetic

UB1L26 = CARRY(UB1_ina[5] & !UB1L06);


--UB1L36 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~6 at LC6_10_Q2
--operation mode is arithmetic

UB1L36 = UB1_ina[6] $ UB1L26;

--UB1L46 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~6COUT at LC6_10_Q2
--operation mode is arithmetic

UB1L46 = CARRY(!UB1L26 # !UB1_ina[6]);


--UB1L56 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~7 at LC7_10_Q2
--operation mode is arithmetic

UB1L56 = UB1_ina[7] $ !UB1L46;

--UB1L66 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~7COUT at LC7_10_Q2
--operation mode is arithmetic

UB1L66 = CARRY(UB1_ina[7] & !UB1L46);


--UB1L76 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~8 at LC8_10_Q2
--operation mode is arithmetic

UB1L76 = UB1_ina[8] $ UB1L66;

--UB1L86 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~8COUT at LC8_10_Q2
--operation mode is arithmetic

UB1L86 = CARRY(!UB1L66 # !UB1_ina[8]);


--UB1L96 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~9 at LC9_10_Q2
--operation mode is arithmetic

UB1L96 = UB1_ina[9] $ !UB1L86;

--UB1L07 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~9COUT at LC9_10_Q2
--operation mode is arithmetic

UB1L07 = CARRY(UB1_ina[9] & !UB1L86);


--UB1L17 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_1~10 at LC10_10_Q2
--operation mode is normal

UB1L17 = UB1L07;


--UB1L131 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~1 at LC1_9_R2
--operation mode is arithmetic

UB1L131 = !UB1_ina[1];

--UB1L231 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~1COUT at LC1_9_R2
--operation mode is arithmetic

UB1L231 = CARRY(UB1_ina[1]);


--UB1L331 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~2 at LC2_9_R2
--operation mode is arithmetic

UB1L331 = UB1_ina[2] $ UB1L231;

--UB1L431 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~2COUT at LC2_9_R2
--operation mode is arithmetic

UB1L431 = CARRY(!UB1L231 # !UB1_ina[2]);


--UB1L531 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~3 at LC3_9_R2
--operation mode is arithmetic

UB1L531 = UB1_ina[3] $ !UB1L431;

--UB1L631 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~3COUT at LC3_9_R2
--operation mode is arithmetic

UB1L631 = CARRY(UB1_ina[3] & !UB1L431);


--UB1L731 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~4 at LC4_9_R2
--operation mode is arithmetic

UB1L731 = UB1_ina[4] $ UB1L631;

--UB1L831 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~4COUT at LC4_9_R2
--operation mode is arithmetic

UB1L831 = CARRY(!UB1L631 # !UB1_ina[4]);


--UB1L931 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~5 at LC5_9_R2
--operation mode is arithmetic

UB1L931 = UB1_ina[5] $ !UB1L831;

--UB1L041 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~5COUT at LC5_9_R2
--operation mode is arithmetic

UB1L041 = CARRY(UB1_ina[5] & !UB1L831);


--UB1L141 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~6 at LC6_9_R2
--operation mode is arithmetic

UB1L141 = UB1_ina[6] $ !UB1L041;

--UB1L241 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~6COUT at LC6_9_R2
--operation mode is arithmetic

UB1L241 = CARRY(!UB1_ina[6] & !UB1L041);


--UB1L341 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~7 at LC7_9_R2
--operation mode is arithmetic

UB1L341 = UB1_ina[7] $ !UB1L241;

--UB1L441 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~7COUT at LC7_9_R2
--operation mode is arithmetic

UB1L441 = CARRY(UB1_ina[7] & !UB1L241);


--UB1L541 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~8 at LC8_9_R2
--operation mode is arithmetic

UB1L541 = UB1_ina[8] $ UB1L441;

--UB1L641 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~8COUT at LC8_9_R2
--operation mode is arithmetic

UB1L641 = CARRY(!UB1L441 # !UB1_ina[8]);


--UB1L741 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~9 at LC9_9_R2
--operation mode is arithmetic

UB1L741 = UB1_ina[9] $ !UB1L641;

--UB1L841 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~9COUT at LC9_9_R2
--operation mode is arithmetic

UB1L841 = CARRY(UB1_ina[9] & !UB1L641);


--UB1L941 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_5~10 at LC10_9_R2
--operation mode is normal

UB1L941 = UB1L841;


--XD1L5 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~1 at LC4_10_B3
--operation mode is arithmetic

XD1L5 = XD1_tx_dpr_waddr[0] $ JB71_q[0];

--XD1L6 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~1COUT at LC4_10_B3
--operation mode is arithmetic

XD1L6 = CARRY(XD1_tx_dpr_waddr[0] # !JB71_q[0]);


--XD1L7 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~2 at LC5_10_B3
--operation mode is arithmetic

XD1L7 = XD1_tx_dpr_waddr[1] $ JB71_q[1] $ !XD1L6;

--XD1L8 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~2COUT at LC5_10_B3
--operation mode is arithmetic

XD1L8 = CARRY(XD1_tx_dpr_waddr[1] & JB71_q[1] & !XD1L6 # !XD1_tx_dpr_waddr[1] & (JB71_q[1] # !XD1L6));


--XD1L9 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~3 at LC6_10_B3
--operation mode is arithmetic

XD1L9 = XD1_tx_dpr_waddr[2] $ JB71_q[2] $ XD1L8;

--XD1L01 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~3COUT at LC6_10_B3
--operation mode is arithmetic

XD1L01 = CARRY(XD1_tx_dpr_waddr[2] & (!XD1L8 # !JB71_q[2]) # !XD1_tx_dpr_waddr[2] & !JB71_q[2] & !XD1L8);


--XD1L11 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~4 at LC7_10_B3
--operation mode is arithmetic

XD1L11 = JB71_q[3] $ XD1_tx_dpr_waddr[3] $ !XD1L01;

--XD1L21 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~4COUT at LC7_10_B3
--operation mode is arithmetic

XD1L21 = CARRY(JB71_q[3] & (!XD1L01 # !XD1_tx_dpr_waddr[3]) # !JB71_q[3] & !XD1_tx_dpr_waddr[3] & !XD1L01);


--XD1L31 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~5 at LC8_10_B3
--operation mode is arithmetic

XD1L31 = XD1_tx_dpr_waddr[4] $ JB71_q[4] $ XD1L21;

--XD1L41 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~5COUT at LC8_10_B3
--operation mode is arithmetic

XD1L41 = CARRY(XD1_tx_dpr_waddr[4] & (!XD1L21 # !JB71_q[4]) # !XD1_tx_dpr_waddr[4] & !JB71_q[4] & !XD1L21);


--XD1L51 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~6 at LC9_10_B3
--operation mode is arithmetic

XD1L51 = XD1_tx_dpr_waddr[5] $ JB71_q[5] $ !XD1L41;

--XD1L61 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~6COUT at LC9_10_B3
--operation mode is arithmetic

XD1L61 = CARRY(XD1_tx_dpr_waddr[5] & JB71_q[5] & !XD1L41 # !XD1_tx_dpr_waddr[5] & (JB71_q[5] # !XD1L41));


--XD1L71 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~7 at LC10_10_B3
--operation mode is arithmetic

XD1L71 = JB71_q[6] $ XD1_tx_dpr_waddr[6] $ XD1L61;

--XD1L81 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~7COUT at LC10_10_B3
--operation mode is arithmetic

XD1L81 = CARRY(JB71_q[6] & XD1_tx_dpr_waddr[6] & !XD1L61 # !JB71_q[6] & (XD1_tx_dpr_waddr[6] # !XD1L61));


--XD1L91 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~8 at LC1_12_B3
--operation mode is arithmetic

XD1L91 = XD1_tx_dpr_waddr[7] $ JB71_q[7] $ !XD1L81;

--XD1L02 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~8COUT at LC1_12_B3
--operation mode is arithmetic

XD1L02 = CARRY(XD1_tx_dpr_waddr[7] & JB71_q[7] & !XD1L81 # !XD1_tx_dpr_waddr[7] & (JB71_q[7] # !XD1L81));


--XD1L12 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~9 at LC2_12_B3
--operation mode is arithmetic

XD1L12 = JB71_q[8] $ XD1_tx_dpr_waddr[8] $ XD1L02;

--XD1L22 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~9COUT at LC2_12_B3
--operation mode is arithmetic

XD1L22 = CARRY(JB71_q[8] & XD1_tx_dpr_waddr[8] & !XD1L02 # !JB71_q[8] & (XD1_tx_dpr_waddr[8] # !XD1L02));


--XD1L32 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~10 at LC3_12_B3
--operation mode is arithmetic

XD1L32 = XD1_tx_dpr_waddr[9] $ JB71_q[9] $ !XD1L22;

--XD1L42 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~10COUT at LC3_12_B3
--operation mode is arithmetic

XD1L42 = CARRY(XD1_tx_dpr_waddr[9] & JB71_q[9] & !XD1L22 # !XD1_tx_dpr_waddr[9] & (JB71_q[9] # !XD1L22));


--XD1L52 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~11 at LC4_12_B3
--operation mode is arithmetic

XD1L52 = JB71_q[10] $ XD1_tx_dpr_waddr[10] $ XD1L42;

--XD1L62 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~11COUT at LC4_12_B3
--operation mode is arithmetic

XD1L62 = CARRY(JB71_q[10] & XD1_tx_dpr_waddr[10] & !XD1L42 # !JB71_q[10] & (XD1_tx_dpr_waddr[10] # !XD1L42));


--XD1L72 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~12 at LC5_12_B3
--operation mode is arithmetic

XD1L72 = JB71_q[11] $ XD1_tx_dpr_waddr[11] $ !XD1L62;

--XD1L82 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~12COUT at LC5_12_B3
--operation mode is arithmetic

XD1L82 = CARRY(JB71_q[11] & (!XD1L62 # !XD1_tx_dpr_waddr[11]) # !JB71_q[11] & !XD1_tx_dpr_waddr[11] & !XD1L62);


--XD1L92 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~13 at LC6_12_B3
--operation mode is arithmetic

XD1L92 = JB71_q[12] $ XD1_tx_dpr_waddr[12] $ XD1L82;

--XD1L03 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~13COUT at LC6_12_B3
--operation mode is arithmetic

XD1L03 = CARRY(JB71_q[12] & XD1_tx_dpr_waddr[12] & !XD1L82 # !JB71_q[12] & (XD1_tx_dpr_waddr[12] # !XD1L82));


--XD1L13 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_2~14 at LC7_12_B3
--operation mode is normal

XD1L13 = JB71_q[13] $ XD1_tx_dpr_waddr[13] $ !XD1L03;


--XD1L06 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~1COMBOUT at LC5_3_B3
--operation mode is arithmetic

XD1L06 = VCC;

--XD1L95 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~1 at LC5_3_B3
--operation mode is arithmetic

XD1L95 = CARRY(JB71_q[0] # !XD1_tx_dpr_waddr[0]);


--XD1L16 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~2 at LC6_3_B3
--operation mode is arithmetic

XD1L16 = XD1_tx_dpr_waddr[1] $ JB71_q[1] $ !XD1L95;

--XD1L26 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~2COUT at LC6_3_B3
--operation mode is arithmetic

XD1L26 = CARRY(XD1_tx_dpr_waddr[1] & (!XD1L95 # !JB71_q[1]) # !XD1_tx_dpr_waddr[1] & !JB71_q[1] & !XD1L95);


--XD1L36 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~3 at LC7_3_B3
--operation mode is arithmetic

XD1L36 = XD1_tx_dpr_waddr[2] $ JB71_q[2] $ XD1L26;

--XD1L46 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~3COUT at LC7_3_B3
--operation mode is arithmetic

XD1L46 = CARRY(XD1_tx_dpr_waddr[2] & JB71_q[2] & !XD1L26 # !XD1_tx_dpr_waddr[2] & (JB71_q[2] # !XD1L26));


--XD1L56 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~4 at LC8_3_B3
--operation mode is arithmetic

XD1L56 = XD1_tx_dpr_waddr[3] $ JB71_q[3] $ !XD1L46;

--XD1L66 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~4COUT at LC8_3_B3
--operation mode is arithmetic

XD1L66 = CARRY(XD1_tx_dpr_waddr[3] & (!XD1L46 # !JB71_q[3]) # !XD1_tx_dpr_waddr[3] & !JB71_q[3] & !XD1L46);


--XD1L76 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~5 at LC9_3_B3
--operation mode is arithmetic

XD1L76 = XD1_tx_dpr_waddr[4] $ JB71_q[4] $ XD1L66;

--XD1L86 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~5COUT at LC9_3_B3
--operation mode is arithmetic

XD1L86 = CARRY(XD1_tx_dpr_waddr[4] & JB71_q[4] & !XD1L66 # !XD1_tx_dpr_waddr[4] & (JB71_q[4] # !XD1L66));


--XD1L96 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~6 at LC10_3_B3
--operation mode is arithmetic

XD1L96 = XD1_tx_dpr_waddr[5] $ JB71_q[5] $ !XD1L86;

--XD1L07 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~6COUT at LC10_3_B3
--operation mode is arithmetic

XD1L07 = CARRY(XD1_tx_dpr_waddr[5] & (!XD1L86 # !JB71_q[5]) # !XD1_tx_dpr_waddr[5] & !JB71_q[5] & !XD1L86);


--XD1L17 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~7 at LC1_5_B3
--operation mode is arithmetic

XD1L17 = JB71_q[6] $ XD1_tx_dpr_waddr[6] $ XD1L07;

--XD1L27 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~7COUT at LC1_5_B3
--operation mode is arithmetic

XD1L27 = CARRY(JB71_q[6] & (!XD1L07 # !XD1_tx_dpr_waddr[6]) # !JB71_q[6] & !XD1_tx_dpr_waddr[6] & !XD1L07);


--XD1L37 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~8 at LC2_5_B3
--operation mode is arithmetic

XD1L37 = XD1_tx_dpr_waddr[7] $ JB71_q[7] $ !XD1L27;

--XD1L47 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~8COUT at LC2_5_B3
--operation mode is arithmetic

XD1L47 = CARRY(XD1_tx_dpr_waddr[7] & (!XD1L27 # !JB71_q[7]) # !XD1_tx_dpr_waddr[7] & !JB71_q[7] & !XD1L27);


--XD1L57 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~9 at LC3_5_B3
--operation mode is arithmetic

XD1L57 = JB71_q[8] $ XD1_tx_dpr_waddr[8] $ XD1L47;

--XD1L67 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~9COUT at LC3_5_B3
--operation mode is arithmetic

XD1L67 = CARRY(JB71_q[8] & (!XD1L47 # !XD1_tx_dpr_waddr[8]) # !JB71_q[8] & !XD1_tx_dpr_waddr[8] & !XD1L47);


--XD1L77 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~10 at LC4_5_B3
--operation mode is arithmetic

XD1L77 = JB71_q[9] $ XD1_tx_dpr_waddr[9] $ !XD1L67;

--XD1L87 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~10COUT at LC4_5_B3
--operation mode is arithmetic

XD1L87 = CARRY(JB71_q[9] & XD1_tx_dpr_waddr[9] & !XD1L67 # !JB71_q[9] & (XD1_tx_dpr_waddr[9] # !XD1L67));


--XD1L97 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~11 at LC5_5_B3
--operation mode is arithmetic

XD1L97 = JB71_q[10] $ XD1_tx_dpr_waddr[10] $ XD1L87;

--XD1L08 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~11COUT at LC5_5_B3
--operation mode is arithmetic

XD1L08 = CARRY(JB71_q[10] & (!XD1L87 # !XD1_tx_dpr_waddr[10]) # !JB71_q[10] & !XD1_tx_dpr_waddr[10] & !XD1L87);


--XD1L18 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~12 at LC6_5_B3
--operation mode is arithmetic

XD1L18 = JB71_q[11] $ XD1_tx_dpr_waddr[11] $ !XD1L08;

--XD1L28 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~12COUT at LC6_5_B3
--operation mode is arithmetic

XD1L28 = CARRY(JB71_q[11] & XD1_tx_dpr_waddr[11] & !XD1L08 # !JB71_q[11] & (XD1_tx_dpr_waddr[11] # !XD1L08));


--XD1L38 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_5~13 at LC7_5_B3
--operation mode is normal

XD1L38 = JB71_q[12] $ XD1L28 $ XD1_tx_dpr_waddr[12];


--FD63_sout_node[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[0] at LC1_6_N2
--operation mode is arithmetic

FD63_sout_node[0]_lut_out = COM_AD_D[7] $ FD33L1;
FD63_sout_node[0] = DFFE(FD63_sout_node[0]_lut_out, GLOBAL(LE1_outclock0), !ZB1_inst9, , );

--FD63L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[0]~COUT at LC1_6_N2
--operation mode is arithmetic

FD63L3 = CARRY(COM_AD_D[7] & FD33L1);


--FD63_sout_node[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[1] at LC2_6_N2
--operation mode is arithmetic

FD63_sout_node[1]_lut_out = COM_AD_D[8] $ FD33L3 $ FD63L3;
FD63_sout_node[1] = DFFE(FD63_sout_node[1]_lut_out, GLOBAL(LE1_outclock0), !ZB1_inst9, , );

--FD63L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[1]~COUT at LC2_6_N2
--operation mode is arithmetic

FD63L5 = CARRY(COM_AD_D[8] & !FD33L3 & !FD63L3 # !COM_AD_D[8] & (!FD63L3 # !FD33L3));


--FD63_sout_node[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[2] at LC3_6_N2
--operation mode is arithmetic

FD63_sout_node[2]_lut_out = FD33L4 $ COM_AD_D[9] $ !FD63L5;
FD63_sout_node[2] = DFFE(FD63_sout_node[2]_lut_out, GLOBAL(LE1_outclock0), !ZB1_inst9, , );

--FD63L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[2]~COUT at LC3_6_N2
--operation mode is arithmetic

FD63L7 = CARRY(FD33L4 & (COM_AD_D[9] # !FD63L5) # !FD33L4 & COM_AD_D[9] & !FD63L5);


--FD63_sout_node[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[3] at LC4_6_N2
--operation mode is arithmetic

FD63_sout_node[3]_lut_out = FD63_sout_node[3] $ FD33L5 $ FD63L7;
FD63_sout_node[3] = DFFE(FD63_sout_node[3]_lut_out, GLOBAL(LE1_outclock0), !ZB1_inst9, , );

--FD63L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[3]~COUT at LC4_6_N2
--operation mode is arithmetic

FD63L9 = CARRY(FD63_sout_node[3] $ !FD33L5 # !FD63L7);


--FD63_sout_node[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[4] at LC5_6_N2
--operation mode is normal

FD63_sout_node[4]_lut_out = FD63_sout_node[4] $ FD63L9 $ !FD33L6;
FD63_sout_node[4] = DFFE(FD63_sout_node[4]_lut_out, GLOBAL(LE1_outclock0), !ZB1_inst9, , );


--FD03_sout_node[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[0] at LC4_11_N2
--operation mode is arithmetic

FD03_sout_node[0]_lut_out = FD03_sout_node[0] $ COM_AD_D[2];
FD03_sout_node[0] = DFFE(FD03_sout_node[0]_lut_out, GLOBAL(LE1_outclock0), !ZB1_inst9, , );

--FD03L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[0]~COUT at LC4_11_N2
--operation mode is arithmetic

FD03L3 = CARRY(FD03_sout_node[0] & COM_AD_D[2]);


--FD03_sout_node[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[1] at LC5_11_N2
--operation mode is arithmetic

FD03_sout_node[1]_lut_out = FD03_sout_node[1] $ COM_AD_D[3] $ FD03L3;
FD03_sout_node[1] = DFFE(FD03_sout_node[1]_lut_out, GLOBAL(LE1_outclock0), !ZB1_inst9, , );

--FD03L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[1]~COUT at LC5_11_N2
--operation mode is arithmetic

FD03L5 = CARRY(FD03_sout_node[1] & !COM_AD_D[3] & !FD03L3 # !FD03_sout_node[1] & (!FD03L3 # !COM_AD_D[3]));


--FD03_sout_node[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[2] at LC6_11_N2
--operation mode is arithmetic

FD03_sout_node[2]_lut_out = FD03_sout_node[2] $ COM_AD_D[4] $ !FD03L5;
FD03_sout_node[2] = DFFE(FD03_sout_node[2]_lut_out, GLOBAL(LE1_outclock0), !ZB1_inst9, , );

--FD03L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[2]~COUT at LC6_11_N2
--operation mode is arithmetic

FD03L7 = CARRY(FD03_sout_node[2] & (COM_AD_D[4] # !FD03L5) # !FD03_sout_node[2] & COM_AD_D[4] & !FD03L5);


--FD03_sout_node[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[3] at LC7_11_N2
--operation mode is arithmetic

FD03_sout_node[3]_lut_out = FD03_sout_node[3] $ COM_AD_D[5] $ FD03L7;
FD03_sout_node[3] = DFFE(FD03_sout_node[3]_lut_out, GLOBAL(LE1_outclock0), !ZB1_inst9, , );

--FD03L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[3]~COUT at LC7_11_N2
--operation mode is arithmetic

FD03L9 = CARRY(FD03_sout_node[3] & !COM_AD_D[5] & !FD03L7 # !FD03_sout_node[3] & (!FD03L7 # !COM_AD_D[5]));


--FD03_sout_node[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[4] at LC8_11_N2
--operation mode is arithmetic

FD03_sout_node[4]_lut_out = FD03_sout_node[4] $ COM_AD_D[6] $ !FD03L9;
FD03_sout_node[4] = DFFE(FD03_sout_node[4]_lut_out, GLOBAL(LE1_outclock0), !ZB1_inst9, , );

--FD03L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[4]~COUT at LC8_11_N2
--operation mode is arithmetic

FD03L11 = CARRY(FD03_sout_node[4] & (COM_AD_D[6] # !FD03L9) # !FD03_sout_node[4] & COM_AD_D[6] & !FD03L9);


--FD03_sout_node[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[5] at LC9_11_N2
--operation mode is normal

FD03_sout_node[5]_lut_out = FD03L11;
FD03_sout_node[5] = DFFE(FD03_sout_node[5]_lut_out, GLOBAL(LE1_outclock0), !ZB1_inst9, , );


--FD72_sout_node[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[0] at LC5_13_N2
--operation mode is arithmetic

FD72_sout_node[0]_lut_out = FD42L1 $ COM_AD_D[7];
FD72_sout_node[0] = DFFE(FD72_sout_node[0]_lut_out, GLOBAL(LE1_outclock0), !ZB1_inst6, , );

--FD72L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[0]~COUT at LC5_13_N2
--operation mode is arithmetic

FD72L3 = CARRY(FD42L1 & COM_AD_D[7]);


--FD72_sout_node[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[1] at LC6_13_N2
--operation mode is arithmetic

FD72_sout_node[1]_lut_out = FD42L3 $ COM_AD_D[8] $ FD72L3;
FD72_sout_node[1] = DFFE(FD72_sout_node[1]_lut_out, GLOBAL(LE1_outclock0), !ZB1_inst6, , );

--FD72L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[1]~COUT at LC6_13_N2
--operation mode is arithmetic

FD72L5 = CARRY(FD42L3 & !COM_AD_D[8] & !FD72L3 # !FD42L3 & (!FD72L3 # !COM_AD_D[8]));


--FD72_sout_node[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[2] at LC7_13_N2
--operation mode is arithmetic

FD72_sout_node[2]_lut_out = FD42L4 $ COM_AD_D[9] $ !FD72L5;
FD72_sout_node[2] = DFFE(FD72_sout_node[2]_lut_out, GLOBAL(LE1_outclock0), !ZB1_inst6, , );

--FD72L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[2]~COUT at LC7_13_N2
--operation mode is arithmetic

FD72L7 = CARRY(FD42L4 & (COM_AD_D[9] # !FD72L5) # !FD42L4 & COM_AD_D[9] & !FD72L5);


--FD72_sout_node[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[3] at LC8_13_N2
--operation mode is arithmetic

FD72_sout_node[3]_lut_out = FD42L5 $ FD72_sout_node[3] $ FD72L7;
FD72_sout_node[3] = DFFE(FD72_sout_node[3]_lut_out, GLOBAL(LE1_outclock0), !ZB1_inst6, , );

--FD72L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[3]~COUT at LC8_13_N2
--operation mode is arithmetic

FD72L9 = CARRY(FD42L5 $ !FD72_sout_node[3] # !FD72L7);


--FD72_sout_node[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[4] at LC9_13_N2
--operation mode is normal

FD72_sout_node[4]_lut_out = FD72_sout_node[4] $ FD72L9 $ !FD42L6;
FD72_sout_node[4] = DFFE(FD72_sout_node[4]_lut_out, GLOBAL(LE1_outclock0), !ZB1_inst6, , );


--FD12_sout_node[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[0] at LC1_14_N2
--operation mode is arithmetic

FD12_sout_node[0]_lut_out = FD12_sout_node[0] $ COM_AD_D[2];
FD12_sout_node[0] = DFFE(FD12_sout_node[0]_lut_out, GLOBAL(LE1_outclock0), !ZB1_inst6, , );

--FD12L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[0]~COUT at LC1_14_N2
--operation mode is arithmetic

FD12L3 = CARRY(FD12_sout_node[0] & COM_AD_D[2]);


--FD12_sout_node[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[1] at LC2_14_N2
--operation mode is arithmetic

FD12_sout_node[1]_lut_out = FD12_sout_node[1] $ COM_AD_D[3] $ FD12L3;
FD12_sout_node[1] = DFFE(FD12_sout_node[1]_lut_out, GLOBAL(LE1_outclock0), !ZB1_inst6, , );

--FD12L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[1]~COUT at LC2_14_N2
--operation mode is arithmetic

FD12L5 = CARRY(FD12_sout_node[1] & !COM_AD_D[3] & !FD12L3 # !FD12_sout_node[1] & (!FD12L3 # !COM_AD_D[3]));


--FD12_sout_node[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[2] at LC3_14_N2
--operation mode is arithmetic

FD12_sout_node[2]_lut_out = FD12_sout_node[2] $ COM_AD_D[4] $ !FD12L5;
FD12_sout_node[2] = DFFE(FD12_sout_node[2]_lut_out, GLOBAL(LE1_outclock0), !ZB1_inst6, , );

--FD12L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[2]~COUT at LC3_14_N2
--operation mode is arithmetic

FD12L7 = CARRY(FD12_sout_node[2] & (COM_AD_D[4] # !FD12L5) # !FD12_sout_node[2] & COM_AD_D[4] & !FD12L5);


--FD12_sout_node[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[3] at LC4_14_N2
--operation mode is arithmetic

FD12_sout_node[3]_lut_out = COM_AD_D[5] $ FD12_sout_node[3] $ FD12L7;
FD12_sout_node[3] = DFFE(FD12_sout_node[3]_lut_out, GLOBAL(LE1_outclock0), !ZB1_inst6, , );

--FD12L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[3]~COUT at LC4_14_N2
--operation mode is arithmetic

FD12L9 = CARRY(COM_AD_D[5] & !FD12_sout_node[3] & !FD12L7 # !COM_AD_D[5] & (!FD12L7 # !FD12_sout_node[3]));


--FD12_sout_node[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[4] at LC5_14_N2
--operation mode is arithmetic

FD12_sout_node[4]_lut_out = COM_AD_D[6] $ FD12_sout_node[4] $ !FD12L9;
FD12_sout_node[4] = DFFE(FD12_sout_node[4]_lut_out, GLOBAL(LE1_outclock0), !ZB1_inst6, , );

--FD12L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[4]~COUT at LC5_14_N2
--operation mode is arithmetic

FD12L11 = CARRY(COM_AD_D[6] & (FD12_sout_node[4] # !FD12L9) # !COM_AD_D[6] & FD12_sout_node[4] & !FD12L9);


--FD12_sout_node[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[5] at LC6_14_N2
--operation mode is normal

FD12_sout_node[5]_lut_out = FD12L11;
FD12_sout_node[5] = DFFE(FD12_sout_node[5]_lut_out, GLOBAL(LE1_outclock0), !ZB1_inst6, , );


--FD81_sout_node[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[0] at LC4_4_N2
--operation mode is arithmetic

FD81_sout_node[0]_lut_out = FD51L1 $ COM_AD_D[7];
FD81_sout_node[0] = DFFE(FD81_sout_node[0]_lut_out, GLOBAL(LE1_outclock0), !ZB1_inst8, , );

--FD81L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[0]~COUT at LC4_4_N2
--operation mode is arithmetic

FD81L3 = CARRY(FD51L1 & COM_AD_D[7]);


--FD81_sout_node[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[1] at LC5_4_N2
--operation mode is arithmetic

FD81_sout_node[1]_lut_out = FD51L3 $ COM_AD_D[8] $ FD81L3;
FD81_sout_node[1] = DFFE(FD81_sout_node[1]_lut_out, GLOBAL(LE1_outclock0), !ZB1_inst8, , );

--FD81L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[1]~COUT at LC5_4_N2
--operation mode is arithmetic

FD81L5 = CARRY(FD51L3 & !COM_AD_D[8] & !FD81L3 # !FD51L3 & (!FD81L3 # !COM_AD_D[8]));


--FD81_sout_node[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[2] at LC6_4_N2
--operation mode is arithmetic

FD81_sout_node[2]_lut_out = FD51L4 $ COM_AD_D[9] $ !FD81L5;
FD81_sout_node[2] = DFFE(FD81_sout_node[2]_lut_out, GLOBAL(LE1_outclock0), !ZB1_inst8, , );

--FD81L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[2]~COUT at LC6_4_N2
--operation mode is arithmetic

FD81L7 = CARRY(FD51L4 & (COM_AD_D[9] # !FD81L5) # !FD51L4 & COM_AD_D[9] & !FD81L5);


--FD81_sout_node[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[3] at LC7_4_N2
--operation mode is arithmetic

FD81_sout_node[3]_lut_out = FD81_sout_node[3] $ FD51L5 $ FD81L7;
FD81_sout_node[3] = DFFE(FD81_sout_node[3]_lut_out, GLOBAL(LE1_outclock0), !ZB1_inst8, , );

--FD81L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[3]~COUT at LC7_4_N2
--operation mode is arithmetic

FD81L9 = CARRY(FD81_sout_node[3] $ !FD51L5 # !FD81L7);


--FD81_sout_node[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[4] at LC8_4_N2
--operation mode is normal

FD81_sout_node[4]_lut_out = FD81_sout_node[4] $ FD81L9 $ !FD51L6;
FD81_sout_node[4] = DFFE(FD81_sout_node[4]_lut_out, GLOBAL(LE1_outclock0), !ZB1_inst8, , );


--FD21_sout_node[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[0] at LC3_8_N2
--operation mode is arithmetic

FD21_sout_node[0]_lut_out = FD21_sout_node[0] $ COM_AD_D[2];
FD21_sout_node[0] = DFFE(FD21_sout_node[0]_lut_out, GLOBAL(LE1_outclock0), !ZB1_inst8, , );

--FD21L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[0]~COUT at LC3_8_N2
--operation mode is arithmetic

FD21L3 = CARRY(FD21_sout_node[0] & COM_AD_D[2]);


--FD21_sout_node[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[1] at LC4_8_N2
--operation mode is arithmetic

FD21_sout_node[1]_lut_out = FD21_sout_node[1] $ COM_AD_D[3] $ FD21L3;
FD21_sout_node[1] = DFFE(FD21_sout_node[1]_lut_out, GLOBAL(LE1_outclock0), !ZB1_inst8, , );

--FD21L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[1]~COUT at LC4_8_N2
--operation mode is arithmetic

FD21L5 = CARRY(FD21_sout_node[1] & !COM_AD_D[3] & !FD21L3 # !FD21_sout_node[1] & (!FD21L3 # !COM_AD_D[3]));


--FD21_sout_node[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[2] at LC5_8_N2
--operation mode is arithmetic

FD21_sout_node[2]_lut_out = COM_AD_D[4] $ FD21_sout_node[2] $ !FD21L5;
FD21_sout_node[2] = DFFE(FD21_sout_node[2]_lut_out, GLOBAL(LE1_outclock0), !ZB1_inst8, , );

--FD21L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[2]~COUT at LC5_8_N2
--operation mode is arithmetic

FD21L7 = CARRY(COM_AD_D[4] & (FD21_sout_node[2] # !FD21L5) # !COM_AD_D[4] & FD21_sout_node[2] & !FD21L5);


--FD21_sout_node[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[3] at LC6_8_N2
--operation mode is arithmetic

FD21_sout_node[3]_lut_out = FD21_sout_node[3] $ COM_AD_D[5] $ FD21L7;
FD21_sout_node[3] = DFFE(FD21_sout_node[3]_lut_out, GLOBAL(LE1_outclock0), !ZB1_inst8, , );

--FD21L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[3]~COUT at LC6_8_N2
--operation mode is arithmetic

FD21L9 = CARRY(FD21_sout_node[3] & !COM_AD_D[5] & !FD21L7 # !FD21_sout_node[3] & (!FD21L7 # !COM_AD_D[5]));


--FD21_sout_node[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[4] at LC7_8_N2
--operation mode is arithmetic

FD21_sout_node[4]_lut_out = FD21_sout_node[4] $ COM_AD_D[6] $ !FD21L9;
FD21_sout_node[4] = DFFE(FD21_sout_node[4]_lut_out, GLOBAL(LE1_outclock0), !ZB1_inst8, , );

--FD21L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[4]~COUT at LC7_8_N2
--operation mode is arithmetic

FD21L11 = CARRY(FD21_sout_node[4] & (COM_AD_D[6] # !FD21L9) # !FD21_sout_node[4] & COM_AD_D[6] & !FD21L9);


--FD21_sout_node[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[5] at LC8_8_N2
--operation mode is normal

FD21_sout_node[5]_lut_out = FD21L11;
FD21_sout_node[5] = DFFE(FD21_sout_node[5]_lut_out, GLOBAL(LE1_outclock0), !ZB1_inst8, , );


--FD9_sout_node[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[0] at LC4_2_N2
--operation mode is arithmetic

FD9_sout_node[0]_lut_out = FD6L1 $ COM_AD_D[7];
FD9_sout_node[0] = DFFE(FD9_sout_node[0]_lut_out, GLOBAL(LE1_outclock0), !ZB1_inst7, , );

--FD9L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[0]~COUT at LC4_2_N2
--operation mode is arithmetic

FD9L3 = CARRY(FD6L1 & COM_AD_D[7]);


--FD9_sout_node[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[1] at LC5_2_N2
--operation mode is arithmetic

FD9_sout_node[1]_lut_out = FD6L3 $ COM_AD_D[8] $ FD9L3;
FD9_sout_node[1] = DFFE(FD9_sout_node[1]_lut_out, GLOBAL(LE1_outclock0), !ZB1_inst7, , );

--FD9L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[1]~COUT at LC5_2_N2
--operation mode is arithmetic

FD9L5 = CARRY(FD6L3 & !COM_AD_D[8] & !FD9L3 # !FD6L3 & (!FD9L3 # !COM_AD_D[8]));


--FD9_sout_node[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[2] at LC6_2_N2
--operation mode is arithmetic

FD9_sout_node[2]_lut_out = FD6L4 $ COM_AD_D[9] $ !FD9L5;
FD9_sout_node[2] = DFFE(FD9_sout_node[2]_lut_out, GLOBAL(LE1_outclock0), !ZB1_inst7, , );

--FD9L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[2]~COUT at LC6_2_N2
--operation mode is arithmetic

FD9L7 = CARRY(FD6L4 & (COM_AD_D[9] # !FD9L5) # !FD6L4 & COM_AD_D[9] & !FD9L5);


--FD9_sout_node[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[3] at LC7_2_N2
--operation mode is arithmetic

FD9_sout_node[3]_lut_out = FD9_sout_node[3] $ FD6L5 $ FD9L7;
FD9_sout_node[3] = DFFE(FD9_sout_node[3]_lut_out, GLOBAL(LE1_outclock0), !ZB1_inst7, , );

--FD9L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[3]~COUT at LC7_2_N2
--operation mode is arithmetic

FD9L9 = CARRY(FD9_sout_node[3] $ !FD6L5 # !FD9L7);


--FD9_sout_node[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1_0[1]|a_csnbuffer:result_node|sout_node[4] at LC8_2_N2
--operation mode is normal

FD9_sout_node[4]_lut_out = FD9_sout_node[4] $ FD9L9 $ !FD6L6;
FD9_sout_node[4] = DFFE(FD9_sout_node[4]_lut_out, GLOBAL(LE1_outclock0), !ZB1_inst7, , );


--FD3_sout_node[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[0] at LC1_9_N2
--operation mode is arithmetic

FD3_sout_node[0]_lut_out = COM_AD_D[2] $ FD3_sout_node[0];
FD3_sout_node[0] = DFFE(FD3_sout_node[0]_lut_out, GLOBAL(LE1_outclock0), !ZB1_inst7, , );

--FD3L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[0]~COUT at LC1_9_N2
--operation mode is arithmetic

FD3L3 = CARRY(COM_AD_D[2] & FD3_sout_node[0]);


--FD3_sout_node[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[1] at LC2_9_N2
--operation mode is arithmetic

FD3_sout_node[1]_lut_out = COM_AD_D[3] $ FD3_sout_node[1] $ FD3L3;
FD3_sout_node[1] = DFFE(FD3_sout_node[1]_lut_out, GLOBAL(LE1_outclock0), !ZB1_inst7, , );

--FD3L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[1]~COUT at LC2_9_N2
--operation mode is arithmetic

FD3L5 = CARRY(COM_AD_D[3] & !FD3_sout_node[1] & !FD3L3 # !COM_AD_D[3] & (!FD3L3 # !FD3_sout_node[1]));


--FD3_sout_node[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[2] at LC3_9_N2
--operation mode is arithmetic

FD3_sout_node[2]_lut_out = FD3_sout_node[2] $ COM_AD_D[4] $ !FD3L5;
FD3_sout_node[2] = DFFE(FD3_sout_node[2]_lut_out, GLOBAL(LE1_outclock0), !ZB1_inst7, , );

--FD3L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[2]~COUT at LC3_9_N2
--operation mode is arithmetic

FD3L7 = CARRY(FD3_sout_node[2] & (COM_AD_D[4] # !FD3L5) # !FD3_sout_node[2] & COM_AD_D[4] & !FD3L5);


--FD3_sout_node[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[3] at LC4_9_N2
--operation mode is arithmetic

FD3_sout_node[3]_lut_out = COM_AD_D[5] $ FD3_sout_node[3] $ FD3L7;
FD3_sout_node[3] = DFFE(FD3_sout_node[3]_lut_out, GLOBAL(LE1_outclock0), !ZB1_inst7, , );

--FD3L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[3]~COUT at LC4_9_N2
--operation mode is arithmetic

FD3L9 = CARRY(COM_AD_D[5] & !FD3_sout_node[3] & !FD3L7 # !COM_AD_D[5] & (!FD3L7 # !FD3_sout_node[3]));


--FD3_sout_node[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[4] at LC5_9_N2
--operation mode is arithmetic

FD3_sout_node[4]_lut_out = COM_AD_D[6] $ FD3_sout_node[4] $ !FD3L9;
FD3_sout_node[4] = DFFE(FD3_sout_node[4]_lut_out, GLOBAL(LE1_outclock0), !ZB1_inst7, , );

--FD3L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[4]~COUT at LC5_9_N2
--operation mode is arithmetic

FD3L11 = CARRY(COM_AD_D[6] & (FD3_sout_node[4] # !FD3L9) # !COM_AD_D[6] & FD3_sout_node[4] & !FD3L9);


--FD3_sout_node[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[0]|a_csnbuffer:result_node|sout_node[5] at LC6_9_N2
--operation mode is normal

FD3_sout_node[5]_lut_out = FD3L11;
FD3_sout_node[5] = DFFE(FD3_sout_node[5]_lut_out, GLOBAL(LE1_outclock0), !ZB1_inst7, , );


--XD1L33 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~1COMBOUT at LC4_9_B3
--operation mode is arithmetic

XD1L33 = VCC;

--XD1L23 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~1 at LC4_9_B3
--operation mode is arithmetic

XD1L23 = CARRY(!XD1L5);


--XD1L43 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~2 at LC5_9_B3
--operation mode is arithmetic

XD1L43 = XD1L7 $ !XD1L23;

--XD1L53 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~2COUT at LC5_9_B3
--operation mode is arithmetic

XD1L53 = CARRY(XD1L7 # !XD1L23);


--XD1L63 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~3 at LC6_9_B3
--operation mode is arithmetic

XD1L63 = XD1L9 $ XD1L53;

--XD1L73 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~3COUT at LC6_9_B3
--operation mode is arithmetic

XD1L73 = CARRY(!XD1L9 & !XD1L53);


--XD1L83 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~4 at LC7_9_B3
--operation mode is arithmetic

XD1L83 = XD1L11 $ !XD1L73;

--XD1L93 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~4COUT at LC7_9_B3
--operation mode is arithmetic

XD1L93 = CARRY(XD1L11 # !XD1L73);


--XD1L04 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~5 at LC8_9_B3
--operation mode is arithmetic

XD1L04 = XD1L31 $ XD1L93;

--XD1L14 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~5COUT at LC8_9_B3
--operation mode is arithmetic

XD1L14 = CARRY(!XD1L31 & !XD1L93);


--XD1L24 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~6 at LC9_9_B3
--operation mode is arithmetic

XD1L24 = XD1L51 $ !XD1L14;

--XD1L34 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~6COUT at LC9_9_B3
--operation mode is arithmetic

XD1L34 = CARRY(XD1L51 # !XD1L14);


--XD1L44 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~7 at LC10_9_B3
--operation mode is arithmetic

XD1L44 = XD1L71 $ XD1L34;

--XD1L54 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~7COUT at LC10_9_B3
--operation mode is arithmetic

XD1L54 = CARRY(!XD1L71 & !XD1L34);


--XD1L64 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~8 at LC1_11_B3
--operation mode is arithmetic

XD1L64 = XD1L91 $ !XD1L54;

--XD1L74 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~8COUT at LC1_11_B3
--operation mode is arithmetic

XD1L74 = CARRY(XD1L91 # !XD1L54);


--XD1L84 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~9 at LC2_11_B3
--operation mode is arithmetic

XD1L84 = XD1L12 $ XD1L74;

--XD1L94 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~9COUT at LC2_11_B3
--operation mode is arithmetic

XD1L94 = CARRY(!XD1L12 & !XD1L74);


--XD1L05 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~10 at LC3_11_B3
--operation mode is arithmetic

XD1L05 = XD1L32 $ !XD1L94;

--XD1L15 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~10COUT at LC3_11_B3
--operation mode is arithmetic

XD1L15 = CARRY(XD1L32 # !XD1L94);


--XD1L25 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~11 at LC4_11_B3
--operation mode is arithmetic

XD1L25 = XD1L52 $ XD1L15;

--XD1L35 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~11COUT at LC4_11_B3
--operation mode is arithmetic

XD1L35 = CARRY(!XD1L52 & !XD1L15);


--XD1L45 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~12 at LC5_11_B3
--operation mode is arithmetic

XD1L45 = XD1L72 $ !XD1L35;

--XD1L55 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~12COUT at LC5_11_B3
--operation mode is arithmetic

XD1L55 = CARRY(XD1L72 # !XD1L35);


--XD1L65 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~13 at LC6_11_B3
--operation mode is arithmetic

XD1L65 = XD1L92 $ XD1L55;

--XD1L75 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~13COUT at LC6_11_B3
--operation mode is arithmetic

XD1L75 = CARRY(!XD1L92 & !XD1L55);


--XD1L85 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_3~14 at LC7_11_B3
--operation mode is normal

XD1L85 = XD1L75 $ XD1L13;


--UB1L961 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~0 at LC6_5_R2
--operation mode is arithmetic

UB1L961 = !UB1_ina[0];

--UB1L071 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~0COUT at LC6_5_R2
--operation mode is arithmetic

UB1L071 = CARRY(UB1_ina[0]);


--UB1L171 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~1 at LC7_5_R2
--operation mode is arithmetic

UB1L171 = UB1_ina[1] $ !UB1L071;

--UB1L271 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~1COUT at LC7_5_R2
--operation mode is arithmetic

UB1L271 = CARRY(!UB1_ina[1] & !UB1L071);


--UB1L371 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~2 at LC8_5_R2
--operation mode is arithmetic

UB1L371 = UB1_ina[2] $ UB1L271;

--UB1L471 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~2COUT at LC8_5_R2
--operation mode is arithmetic

UB1L471 = CARRY(UB1_ina[2] # !UB1L271);


--UB1L571 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~3 at LC9_5_R2
--operation mode is arithmetic

UB1L571 = UB1_ina[3] $ !UB1L471;

--UB1L671 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~3COUT at LC9_5_R2
--operation mode is arithmetic

UB1L671 = CARRY(!UB1_ina[3] & !UB1L471);


--UB1L771 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~4 at LC10_5_R2
--operation mode is arithmetic

UB1L771 = UB1_ina[4] $ UB1L671;

--UB1L871 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~4COUT at LC10_5_R2
--operation mode is arithmetic

UB1L871 = CARRY(UB1_ina[4] # !UB1L671);


--UB1L971 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~5 at LC1_7_R2
--operation mode is arithmetic

UB1L971 = UB1_ina[5] $ !UB1L871;

--UB1L081 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~5COUT at LC1_7_R2
--operation mode is arithmetic

UB1L081 = CARRY(!UB1_ina[5] & !UB1L871);


--UB1L181 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~6 at LC2_7_R2
--operation mode is arithmetic

UB1L181 = UB1_ina[6] $ UB1L081;

--UB1L281 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~6COUT at LC2_7_R2
--operation mode is arithmetic

UB1L281 = CARRY(UB1_ina[6] # !UB1L081);


--UB1L381 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~7 at LC3_7_R2
--operation mode is arithmetic

UB1L381 = UB1_ina[7] $ !UB1L281;

--UB1L481 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~7COUT at LC3_7_R2
--operation mode is arithmetic

UB1L481 = CARRY(!UB1_ina[7] & !UB1L281);


--UB1L581 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~8 at LC4_7_R2
--operation mode is arithmetic

UB1L581 = UB1_ina[8] $ !UB1L481;

--UB1L681 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~8COUT at LC4_7_R2
--operation mode is arithmetic

UB1L681 = CARRY(UB1_ina[8] & !UB1L481);


--UB1L781 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~9 at LC5_7_R2
--operation mode is arithmetic

UB1L781 = UB1_ina[9] $ UB1L681;

--UB1L881 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~9COUT at LC5_7_R2
--operation mode is arithmetic

UB1L881 = CARRY(!UB1L681 # !UB1_ina[9]);


--UB1L981 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_7~10 at LC6_7_R2
--operation mode is normal

UB1L981 = !UB1L881;


--UB1L19 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~0 at LC6_6_Q2
--operation mode is arithmetic

UB1L19 = !UB1_ina[0];

--UB1L29 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~0COUT at LC6_6_Q2
--operation mode is arithmetic

UB1L29 = CARRY(UB1_ina[0]);


--UB1L39 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~1 at LC7_6_Q2
--operation mode is arithmetic

UB1L39 = UB1_ina[1] $ !UB1L29;

--UB1L49 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~1COUT at LC7_6_Q2
--operation mode is arithmetic

UB1L49 = CARRY(!UB1_ina[1] & !UB1L29);


--UB1L59 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~2 at LC8_6_Q2
--operation mode is arithmetic

UB1L59 = UB1_ina[2] $ UB1L49;

--UB1L69 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~2COUT at LC8_6_Q2
--operation mode is arithmetic

UB1L69 = CARRY(UB1_ina[2] # !UB1L49);


--UB1L79 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~3 at LC9_6_Q2
--operation mode is arithmetic

UB1L79 = UB1_ina[3] $ UB1L69;

--UB1L89 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~3COUT at LC9_6_Q2
--operation mode is arithmetic

UB1L89 = CARRY(!UB1L69 # !UB1_ina[3]);


--UB1L99 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~4 at LC10_6_Q2
--operation mode is arithmetic

UB1L99 = UB1_ina[4] $ UB1L89;

--UB1L001 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~4COUT at LC10_6_Q2
--operation mode is arithmetic

UB1L001 = CARRY(UB1_ina[4] # !UB1L89);


--UB1L101 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~5 at LC1_8_Q2
--operation mode is arithmetic

UB1L101 = UB1_ina[5] $ !UB1L001;

--UB1L201 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~5COUT at LC1_8_Q2
--operation mode is arithmetic

UB1L201 = CARRY(!UB1_ina[5] & !UB1L001);


--UB1L301 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~6 at LC2_8_Q2
--operation mode is arithmetic

UB1L301 = UB1_ina[6] $ !UB1L201;

--UB1L401 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~6COUT at LC2_8_Q2
--operation mode is arithmetic

UB1L401 = CARRY(UB1_ina[6] & !UB1L201);


--UB1L501 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~7 at LC3_8_Q2
--operation mode is arithmetic

UB1L501 = UB1_ina[7] $ UB1L401;

--UB1L601 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~7COUT at LC3_8_Q2
--operation mode is arithmetic

UB1L601 = CARRY(!UB1L401 # !UB1_ina[7]);


--UB1L701 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~8 at LC4_8_Q2
--operation mode is arithmetic

UB1L701 = UB1_ina[8] $ !UB1L601;

--UB1L801 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~8COUT at LC4_8_Q2
--operation mode is arithmetic

UB1L801 = CARRY(UB1_ina[8] & !UB1L601);


--UB1L901 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~9 at LC5_8_Q2
--operation mode is arithmetic

UB1L901 = UB1_ina[9] $ UB1L801;

--UB1L011 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~9COUT at LC5_8_Q2
--operation mode is arithmetic

UB1L011 = CARRY(!UB1L801 # !UB1_ina[9]);


--UB1L111 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_3~10 at LC6_8_Q2
--operation mode is normal

UB1L111 = !UB1L011;


--SD1_loopcnt[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[0] at LC2_15_S3
--operation mode is counter

SD1_loopcnt[0]_lut_out = !SD1_loopcnt[0];
SD1_loopcnt[0]_sload_eqn = (SD1L01 & ~GND) # (!SD1L01 & SD1_loopcnt[0]_lut_out);
SD1_loopcnt[0]_reg_input = SD1_loopcnt[0]_sload_eqn & !YD1_STF;
SD1_loopcnt[0] = DFFE(SD1_loopcnt[0]_reg_input, GLOBAL(LE1_outclock0), , , !KB1_CLR_BUF);

--SD1L33 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[0]~COUT at LC2_15_S3
--operation mode is counter

SD1L33 = CARRY(SD1_loopcnt[0]);


--SD1_loopcnt[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[1] at LC3_15_S3
--operation mode is counter

SD1_loopcnt[1]_lut_out = SD1_loopcnt[1] $ SD1L33;
SD1_loopcnt[1]_sload_eqn = (SD1L01 & ~GND) # (!SD1L01 & SD1_loopcnt[1]_lut_out);
SD1_loopcnt[1]_reg_input = SD1_loopcnt[1]_sload_eqn & !YD1_STF;
SD1_loopcnt[1] = DFFE(SD1_loopcnt[1]_reg_input, GLOBAL(LE1_outclock0), , , !KB1_CLR_BUF);

--SD1L53 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[1]~COUT at LC3_15_S3
--operation mode is counter

SD1L53 = CARRY(!SD1L33 # !SD1_loopcnt[1]);


--SD1_loopcnt[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[2] at LC4_15_S3
--operation mode is counter

SD1_loopcnt[2]_lut_out = SD1_loopcnt[2] $ !SD1L53;
SD1_loopcnt[2]_sload_eqn = (SD1L01 & ~GND) # (!SD1L01 & SD1_loopcnt[2]_lut_out);
SD1_loopcnt[2]_reg_input = SD1_loopcnt[2]_sload_eqn & !YD1_STF;
SD1_loopcnt[2] = DFFE(SD1_loopcnt[2]_reg_input, GLOBAL(LE1_outclock0), , , !KB1_CLR_BUF);

--SD1L73 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[2]~COUT at LC4_15_S3
--operation mode is counter

SD1L73 = CARRY(SD1_loopcnt[2] & !SD1L53);


--SD1_loopcnt[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[3] at LC5_15_S3
--operation mode is counter

SD1_loopcnt[3]_lut_out = SD1_loopcnt[3] $ SD1L73;
SD1_loopcnt[3]_sload_eqn = (SD1L01 & ~GND) # (!SD1L01 & SD1_loopcnt[3]_lut_out);
SD1_loopcnt[3]_reg_input = SD1_loopcnt[3]_sload_eqn & !YD1_STF;
SD1_loopcnt[3] = DFFE(SD1_loopcnt[3]_reg_input, GLOBAL(LE1_outclock0), , , !KB1_CLR_BUF);

--SD1L93 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[3]~COUT at LC5_15_S3
--operation mode is counter

SD1L93 = CARRY(!SD1L73 # !SD1_loopcnt[3]);


--SD1_loopcnt[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[4] at LC6_15_S3
--operation mode is counter

SD1_loopcnt[4]_lut_out = SD1_loopcnt[4] $ !SD1L93;
SD1_loopcnt[4]_sload_eqn = (SD1L01 & ~GND) # (!SD1L01 & SD1_loopcnt[4]_lut_out);
SD1_loopcnt[4]_reg_input = SD1_loopcnt[4]_sload_eqn & !YD1_STF;
SD1_loopcnt[4] = DFFE(SD1_loopcnt[4]_reg_input, GLOBAL(LE1_outclock0), , , !KB1_CLR_BUF);

--SD1L14 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[4]~COUT at LC6_15_S3
--operation mode is counter

SD1L14 = CARRY(SD1_loopcnt[4] & !SD1L93);


--SD1_loopcnt[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|loopcnt[5] at LC7_15_S3
--operation mode is normal

SD1_loopcnt[5]_lut_out = SD1L14 $ SD1_loopcnt[5];
SD1_loopcnt[5]_sload_eqn = (SD1L01 & ~GND) # (!SD1L01 & SD1_loopcnt[5]_lut_out);
SD1_loopcnt[5]_reg_input = SD1_loopcnt[5]_sload_eqn & !YD1_STF;
SD1_loopcnt[5] = DFFE(SD1_loopcnt[5]_reg_input, GLOBAL(LE1_outclock0), , , !KB1_CLR_BUF);


--L1L44 is fe_r2r:inst_fe_r2r|i~112 at LC2_3_S2
--operation mode is arithmetic

L1L44 = L1_cntn[0] $ L1L16;

--L1L54 is fe_r2r:inst_fe_r2r|i~112COUT at LC2_3_S2
--operation mode is arithmetic

L1L54 = CARRY(L1_cntn[0] & L1L16);


--L1L64 is fe_r2r:inst_fe_r2r|i~113 at LC3_3_S2
--operation mode is arithmetic

L1L64 = L1_cntn[1] $ L1L54;

--L1L74 is fe_r2r:inst_fe_r2r|i~113COUT at LC3_3_S2
--operation mode is arithmetic

L1L74 = CARRY(!L1L54 # !L1_cntn[1]);


--L1L84 is fe_r2r:inst_fe_r2r|i~114 at LC4_3_S2
--operation mode is arithmetic

L1L84 = L1_cntn[2] $ !L1L74;

--L1L94 is fe_r2r:inst_fe_r2r|i~114COUT at LC4_3_S2
--operation mode is arithmetic

L1L94 = CARRY(L1_cntn[2] & !L1L74);


--L1L05 is fe_r2r:inst_fe_r2r|i~115 at LC5_3_S2
--operation mode is normal

L1L05 = L1L94 $ L1_cntn[3];


--L1L15 is fe_r2r:inst_fe_r2r|i~116 at LC1_10_S2
--operation mode is arithmetic

L1L15 = L1L36 $ L1_cntp[0];

--L1L25 is fe_r2r:inst_fe_r2r|i~116COUT at LC1_10_S2
--operation mode is arithmetic

L1L25 = CARRY(L1L36 & L1_cntp[0]);


--L1L35 is fe_r2r:inst_fe_r2r|i~117 at LC2_10_S2
--operation mode is arithmetic

L1L35 = L1_cntp[1] $ L1L25;

--L1L45 is fe_r2r:inst_fe_r2r|i~117COUT at LC2_10_S2
--operation mode is arithmetic

L1L45 = CARRY(!L1L25 # !L1_cntp[1]);


--L1L55 is fe_r2r:inst_fe_r2r|i~118 at LC3_10_S2
--operation mode is arithmetic

L1L55 = L1_cntp[2] $ !L1L45;

--L1L65 is fe_r2r:inst_fe_r2r|i~118COUT at LC3_10_S2
--operation mode is arithmetic

L1L65 = CARRY(L1_cntp[2] & !L1L45);


--L1L75 is fe_r2r:inst_fe_r2r|i~119 at LC4_10_S2
--operation mode is normal

L1L75 = L1_cntp[3] $ L1L65;


--CB2L82 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~289 at LC5_8_S4
--operation mode is arithmetic

CB2L82 = !CB2_readout_cnt[0];

--CB2L92 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~289COUT at LC5_8_S4
--operation mode is arithmetic

CB2L92 = CARRY(CB2_readout_cnt[0]);


--CB2L03 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~290 at LC6_8_S4
--operation mode is arithmetic

CB2L03 = CB2_readout_cnt[1] $ CB2L92;

--CB2L13 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~290COUT at LC6_8_S4
--operation mode is arithmetic

CB2L13 = CARRY(!CB2L92 # !CB2_readout_cnt[1]);


--CB2L23 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~291 at LC7_8_S4
--operation mode is arithmetic

CB2L23 = CB2_readout_cnt[2] $ !CB2L13;

--CB2L33 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~291COUT at LC7_8_S4
--operation mode is arithmetic

CB2L33 = CARRY(CB2_readout_cnt[2] & !CB2L13);


--CB2L43 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~292 at LC8_8_S4
--operation mode is arithmetic

CB2L43 = CB2_readout_cnt[3] $ CB2L33;

--CB2L53 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~292COUT at LC8_8_S4
--operation mode is arithmetic

CB2L53 = CARRY(!CB2L33 # !CB2_readout_cnt[3]);


--CB2L63 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~293 at LC9_8_S4
--operation mode is arithmetic

CB2L63 = CB2_readout_cnt[4] $ !CB2L53;

--CB2L73 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~293COUT at LC9_8_S4
--operation mode is arithmetic

CB2L73 = CARRY(CB2_readout_cnt[4] & !CB2L53);


--CB2L83 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~294 at LC10_8_S4
--operation mode is arithmetic

CB2L83 = CB2_readout_cnt[5] $ CB2L73;

--CB2L93 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~294COUT at LC10_8_S4
--operation mode is arithmetic

CB2L93 = CARRY(!CB2L73 # !CB2_readout_cnt[5]);


--CB2L04 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~295 at LC1_10_S4
--operation mode is arithmetic

CB2L04 = CB2_readout_cnt[6] $ !CB2L93;

--CB2L14 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~295COUT at LC1_10_S4
--operation mode is arithmetic

CB2L14 = CARRY(CB2_readout_cnt[6] & !CB2L93);


--CB2L24 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~296 at LC2_10_S4
--operation mode is arithmetic

CB2L24 = CB2_readout_cnt[7] $ CB2L14;

--CB2L34 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~296COUT at LC2_10_S4
--operation mode is arithmetic

CB2L34 = CARRY(!CB2L14 # !CB2_readout_cnt[7]);


--CB2L44 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~297 at LC3_10_S4
--operation mode is arithmetic

CB2L44 = CB2_readout_cnt[8] $ !CB2L34;

--CB2L54 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~297COUT at LC3_10_S4
--operation mode is arithmetic

CB2L54 = CARRY(CB2_readout_cnt[8] & !CB2L34);


--CB2L64 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~298 at LC4_10_S4
--operation mode is arithmetic

CB2L64 = CB2_readout_cnt[9] $ CB2L54;

--CB2L74 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~298COUT at LC4_10_S4
--operation mode is arithmetic

CB2L74 = CARRY(!CB2L54 # !CB2_readout_cnt[9]);


--CB2L84 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~299 at LC5_10_S4
--operation mode is arithmetic

CB2L84 = CB2_readout_cnt[10] $ !CB2L74;

--CB2L94 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~299COUT at LC5_10_S4
--operation mode is arithmetic

CB2L94 = CARRY(CB2_readout_cnt[10] & !CB2L74);


--CB2L05 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~300 at LC6_10_S4
--operation mode is arithmetic

CB2L05 = CB2_readout_cnt[11] $ CB2L94;

--CB2L15 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~300COUT at LC6_10_S4
--operation mode is arithmetic

CB2L15 = CARRY(!CB2L94 # !CB2_readout_cnt[11]);


--CB2L25 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~301 at LC7_10_S4
--operation mode is arithmetic

CB2L25 = CB2_readout_cnt[12] $ !CB2L15;

--CB2L35 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~301COUT at LC7_10_S4
--operation mode is arithmetic

CB2L35 = CARRY(CB2_readout_cnt[12] & !CB2L15);


--CB2L45 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~302 at LC8_10_S4
--operation mode is arithmetic

CB2L45 = CB2_readout_cnt[13] $ CB2L35;

--CB2L55 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~302COUT at LC8_10_S4
--operation mode is arithmetic

CB2L55 = CARRY(!CB2L35 # !CB2_readout_cnt[13]);


--CB2L65 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~303 at LC9_10_S4
--operation mode is arithmetic

CB2L65 = CB2_readout_cnt[14] $ !CB2L55;

--CB2L75 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~303COUT at LC9_10_S4
--operation mode is arithmetic

CB2L75 = CARRY(CB2_readout_cnt[14] & !CB2L55);


--CB2L85 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~304 at LC10_10_S4
--operation mode is arithmetic

CB2L85 = CB2_readout_cnt[15] $ CB2L75;

--CB2L95 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~304COUT at LC10_10_S4
--operation mode is arithmetic

CB2L95 = CARRY(!CB2L75 # !CB2_readout_cnt[15]);


--CB2L06 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~305 at LC1_12_S4
--operation mode is arithmetic

CB2L06 = CB2_readout_cnt[16] $ !CB2L95;

--CB2L16 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~305COUT at LC1_12_S4
--operation mode is arithmetic

CB2L16 = CARRY(CB2_readout_cnt[16] & !CB2L95);


--CB2L26 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~306 at LC2_12_S4
--operation mode is arithmetic

CB2L26 = CB2_readout_cnt[17] $ CB2L16;

--CB2L36 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~306COUT at LC2_12_S4
--operation mode is arithmetic

CB2L36 = CARRY(!CB2L16 # !CB2_readout_cnt[17]);


--CB2L46 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~307 at LC3_12_S4
--operation mode is arithmetic

CB2L46 = CB2_readout_cnt[18] $ !CB2L36;

--CB2L56 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~307COUT at LC3_12_S4
--operation mode is arithmetic

CB2L56 = CARRY(CB2_readout_cnt[18] & !CB2L36);


--CB2L66 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~308 at LC4_12_S4
--operation mode is arithmetic

CB2L66 = CB2_readout_cnt[19] $ CB2L56;

--CB2L76 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~308COUT at LC4_12_S4
--operation mode is arithmetic

CB2L76 = CARRY(!CB2L56 # !CB2_readout_cnt[19]);


--CB2L86 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~309 at LC5_12_S4
--operation mode is arithmetic

CB2L86 = CB2_readout_cnt[20] $ !CB2L76;

--CB2L96 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~309COUT at LC5_12_S4
--operation mode is arithmetic

CB2L96 = CARRY(CB2_readout_cnt[20] & !CB2L76);


--CB2L07 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~310 at LC6_12_S4
--operation mode is arithmetic

CB2L07 = CB2_readout_cnt[21] $ CB2L96;

--CB2L17 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~310COUT at LC6_12_S4
--operation mode is arithmetic

CB2L17 = CARRY(!CB2L96 # !CB2_readout_cnt[21]);


--CB2L27 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~311 at LC7_12_S4
--operation mode is arithmetic

CB2L27 = CB2_readout_cnt[22] $ !CB2L17;

--CB2L37 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~311COUT at LC7_12_S4
--operation mode is arithmetic

CB2L37 = CARRY(CB2_readout_cnt[22] & !CB2L17);


--CB2L47 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~312 at LC8_12_S4
--operation mode is arithmetic

CB2L47 = CB2_readout_cnt[23] $ CB2L37;

--CB2L57 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~312COUT at LC8_12_S4
--operation mode is arithmetic

CB2L57 = CARRY(!CB2L37 # !CB2_readout_cnt[23]);


--CB2L67 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~313 at LC9_12_S4
--operation mode is arithmetic

CB2L67 = CB2_readout_cnt[24] $ !CB2L57;

--CB2L77 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~313COUT at LC9_12_S4
--operation mode is arithmetic

CB2L77 = CARRY(CB2_readout_cnt[24] & !CB2L57);


--CB2L87 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~314 at LC10_12_S4
--operation mode is arithmetic

CB2L87 = CB2_readout_cnt[25] $ CB2L77;

--CB2L97 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~314COUT at LC10_12_S4
--operation mode is arithmetic

CB2L97 = CARRY(!CB2L77 # !CB2_readout_cnt[25]);


--CB2L08 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~315 at LC1_14_S4
--operation mode is arithmetic

CB2L08 = CB2_readout_cnt[26] $ !CB2L97;

--CB2L18 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~315COUT at LC1_14_S4
--operation mode is arithmetic

CB2L18 = CARRY(CB2_readout_cnt[26] & !CB2L97);


--CB2L28 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~316 at LC2_14_S4
--operation mode is arithmetic

CB2L28 = CB2_readout_cnt[27] $ CB2L18;

--CB2L38 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~316COUT at LC2_14_S4
--operation mode is arithmetic

CB2L38 = CARRY(!CB2L18 # !CB2_readout_cnt[27]);


--CB2L48 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~317 at LC3_14_S4
--operation mode is arithmetic

CB2L48 = CB2_readout_cnt[28] $ !CB2L38;

--CB2L58 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~317COUT at LC3_14_S4
--operation mode is arithmetic

CB2L58 = CARRY(CB2_readout_cnt[28] & !CB2L38);


--CB2L68 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~318 at LC4_14_S4
--operation mode is arithmetic

CB2L68 = CB2_readout_cnt[29] $ CB2L58;

--CB2L78 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~318COUT at LC4_14_S4
--operation mode is arithmetic

CB2L78 = CARRY(!CB2L58 # !CB2_readout_cnt[29]);


--CB2L88 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~319 at LC5_14_S4
--operation mode is arithmetic

CB2L88 = CB2_readout_cnt[30] $ !CB2L78;

--CB2L98 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~319COUT at LC5_14_S4
--operation mode is arithmetic

CB2L98 = CARRY(CB2_readout_cnt[30] & !CB2L78);


--CB2L09 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~320 at LC6_14_S4
--operation mode is normal

CB2L09 = CB2_readout_cnt[31] $ CB2L98;


--BB2L25 is atwd:atwd1|atwd_control:inst_atwd_control|i~494 at LC5_2_V1
--operation mode is arithmetic

BB2L25 = !BB2_digitize_cnt[0];

--BB2L35 is atwd:atwd1|atwd_control:inst_atwd_control|i~494COUT at LC5_2_V1
--operation mode is arithmetic

BB2L35 = CARRY(BB2_digitize_cnt[0]);


--BB2L45 is atwd:atwd1|atwd_control:inst_atwd_control|i~495 at LC6_2_V1
--operation mode is arithmetic

BB2L45 = BB2_digitize_cnt[1] $ BB2L35;

--BB2L55 is atwd:atwd1|atwd_control:inst_atwd_control|i~495COUT at LC6_2_V1
--operation mode is arithmetic

BB2L55 = CARRY(!BB2L35 # !BB2_digitize_cnt[1]);


--BB2L65 is atwd:atwd1|atwd_control:inst_atwd_control|i~496 at LC7_2_V1
--operation mode is arithmetic

BB2L65 = BB2_digitize_cnt[2] $ !BB2L55;

--BB2L75 is atwd:atwd1|atwd_control:inst_atwd_control|i~496COUT at LC7_2_V1
--operation mode is arithmetic

BB2L75 = CARRY(BB2_digitize_cnt[2] & !BB2L55);


--BB2L85 is atwd:atwd1|atwd_control:inst_atwd_control|i~497 at LC8_2_V1
--operation mode is arithmetic

BB2L85 = BB2_digitize_cnt[3] $ BB2L75;

--BB2L95 is atwd:atwd1|atwd_control:inst_atwd_control|i~497COUT at LC8_2_V1
--operation mode is arithmetic

BB2L95 = CARRY(!BB2L75 # !BB2_digitize_cnt[3]);


--BB2L06 is atwd:atwd1|atwd_control:inst_atwd_control|i~498 at LC9_2_V1
--operation mode is arithmetic

BB2L06 = BB2_digitize_cnt[4] $ !BB2L95;

--BB2L16 is atwd:atwd1|atwd_control:inst_atwd_control|i~498COUT at LC9_2_V1
--operation mode is arithmetic

BB2L16 = CARRY(BB2_digitize_cnt[4] & !BB2L95);


--BB2L26 is atwd:atwd1|atwd_control:inst_atwd_control|i~499 at LC10_2_V1
--operation mode is arithmetic

BB2L26 = BB2_digitize_cnt[5] $ BB2L16;

--BB2L36 is atwd:atwd1|atwd_control:inst_atwd_control|i~499COUT at LC10_2_V1
--operation mode is arithmetic

BB2L36 = CARRY(!BB2L16 # !BB2_digitize_cnt[5]);


--BB2L46 is atwd:atwd1|atwd_control:inst_atwd_control|i~500 at LC1_4_V1
--operation mode is arithmetic

BB2L46 = BB2_digitize_cnt[6] $ !BB2L36;

--BB2L56 is atwd:atwd1|atwd_control:inst_atwd_control|i~500COUT at LC1_4_V1
--operation mode is arithmetic

BB2L56 = CARRY(BB2_digitize_cnt[6] & !BB2L36);


--BB2L66 is atwd:atwd1|atwd_control:inst_atwd_control|i~501 at LC2_4_V1
--operation mode is arithmetic

BB2L66 = BB2_digitize_cnt[7] $ BB2L56;

--BB2L76 is atwd:atwd1|atwd_control:inst_atwd_control|i~501COUT at LC2_4_V1
--operation mode is arithmetic

BB2L76 = CARRY(!BB2L56 # !BB2_digitize_cnt[7]);


--BB2L86 is atwd:atwd1|atwd_control:inst_atwd_control|i~502 at LC3_4_V1
--operation mode is arithmetic

BB2L86 = BB2_digitize_cnt[8] $ !BB2L76;

--BB2L96 is atwd:atwd1|atwd_control:inst_atwd_control|i~502COUT at LC3_4_V1
--operation mode is arithmetic

BB2L96 = CARRY(BB2_digitize_cnt[8] & !BB2L76);


--BB2L07 is atwd:atwd1|atwd_control:inst_atwd_control|i~503 at LC4_4_V1
--operation mode is arithmetic

BB2L07 = BB2_digitize_cnt[9] $ BB2L96;

--BB2L17 is atwd:atwd1|atwd_control:inst_atwd_control|i~503COUT at LC4_4_V1
--operation mode is arithmetic

BB2L17 = CARRY(!BB2L96 # !BB2_digitize_cnt[9]);


--BB2L27 is atwd:atwd1|atwd_control:inst_atwd_control|i~504 at LC5_4_V1
--operation mode is arithmetic

BB2L27 = BB2_digitize_cnt[10] $ !BB2L17;

--BB2L37 is atwd:atwd1|atwd_control:inst_atwd_control|i~504COUT at LC5_4_V1
--operation mode is arithmetic

BB2L37 = CARRY(BB2_digitize_cnt[10] & !BB2L17);


--BB2L47 is atwd:atwd1|atwd_control:inst_atwd_control|i~505 at LC6_4_V1
--operation mode is arithmetic

BB2L47 = BB2_digitize_cnt[11] $ BB2L37;

--BB2L57 is atwd:atwd1|atwd_control:inst_atwd_control|i~505COUT at LC6_4_V1
--operation mode is arithmetic

BB2L57 = CARRY(!BB2L37 # !BB2_digitize_cnt[11]);


--BB2L67 is atwd:atwd1|atwd_control:inst_atwd_control|i~506 at LC7_4_V1
--operation mode is arithmetic

BB2L67 = BB2_digitize_cnt[12] $ !BB2L57;

--BB2L77 is atwd:atwd1|atwd_control:inst_atwd_control|i~506COUT at LC7_4_V1
--operation mode is arithmetic

BB2L77 = CARRY(BB2_digitize_cnt[12] & !BB2L57);


--BB2L87 is atwd:atwd1|atwd_control:inst_atwd_control|i~507 at LC8_4_V1
--operation mode is arithmetic

BB2L87 = BB2_digitize_cnt[13] $ BB2L77;

--BB2L97 is atwd:atwd1|atwd_control:inst_atwd_control|i~507COUT at LC8_4_V1
--operation mode is arithmetic

BB2L97 = CARRY(!BB2L77 # !BB2_digitize_cnt[13]);


--BB2L08 is atwd:atwd1|atwd_control:inst_atwd_control|i~508 at LC9_4_V1
--operation mode is arithmetic

BB2L08 = BB2_digitize_cnt[14] $ !BB2L97;

--BB2L18 is atwd:atwd1|atwd_control:inst_atwd_control|i~508COUT at LC9_4_V1
--operation mode is arithmetic

BB2L18 = CARRY(BB2_digitize_cnt[14] & !BB2L97);


--BB2L28 is atwd:atwd1|atwd_control:inst_atwd_control|i~509 at LC10_4_V1
--operation mode is arithmetic

BB2L28 = BB2_digitize_cnt[15] $ BB2L18;

--BB2L38 is atwd:atwd1|atwd_control:inst_atwd_control|i~509COUT at LC10_4_V1
--operation mode is arithmetic

BB2L38 = CARRY(!BB2L18 # !BB2_digitize_cnt[15]);


--BB2L48 is atwd:atwd1|atwd_control:inst_atwd_control|i~510 at LC1_6_V1
--operation mode is arithmetic

BB2L48 = BB2_digitize_cnt[16] $ !BB2L38;

--BB2L58 is atwd:atwd1|atwd_control:inst_atwd_control|i~510COUT at LC1_6_V1
--operation mode is arithmetic

BB2L58 = CARRY(BB2_digitize_cnt[16] & !BB2L38);


--BB2L68 is atwd:atwd1|atwd_control:inst_atwd_control|i~511 at LC2_6_V1
--operation mode is arithmetic

BB2L68 = BB2_digitize_cnt[17] $ BB2L58;

--BB2L78 is atwd:atwd1|atwd_control:inst_atwd_control|i~511COUT at LC2_6_V1
--operation mode is arithmetic

BB2L78 = CARRY(!BB2L58 # !BB2_digitize_cnt[17]);


--BB2L88 is atwd:atwd1|atwd_control:inst_atwd_control|i~512 at LC3_6_V1
--operation mode is arithmetic

BB2L88 = BB2_digitize_cnt[18] $ !BB2L78;

--BB2L98 is atwd:atwd1|atwd_control:inst_atwd_control|i~512COUT at LC3_6_V1
--operation mode is arithmetic

BB2L98 = CARRY(BB2_digitize_cnt[18] & !BB2L78);


--BB2L09 is atwd:atwd1|atwd_control:inst_atwd_control|i~513 at LC4_6_V1
--operation mode is arithmetic

BB2L09 = BB2_digitize_cnt[19] $ BB2L98;

--BB2L19 is atwd:atwd1|atwd_control:inst_atwd_control|i~513COUT at LC4_6_V1
--operation mode is arithmetic

BB2L19 = CARRY(!BB2L98 # !BB2_digitize_cnt[19]);


--BB2L29 is atwd:atwd1|atwd_control:inst_atwd_control|i~514 at LC5_6_V1
--operation mode is arithmetic

BB2L29 = BB2_digitize_cnt[20] $ !BB2L19;

--BB2L39 is atwd:atwd1|atwd_control:inst_atwd_control|i~514COUT at LC5_6_V1
--operation mode is arithmetic

BB2L39 = CARRY(BB2_digitize_cnt[20] & !BB2L19);


--BB2L49 is atwd:atwd1|atwd_control:inst_atwd_control|i~515 at LC6_6_V1
--operation mode is arithmetic

BB2L49 = BB2_digitize_cnt[21] $ BB2L39;

--BB2L59 is atwd:atwd1|atwd_control:inst_atwd_control|i~515COUT at LC6_6_V1
--operation mode is arithmetic

BB2L59 = CARRY(!BB2L39 # !BB2_digitize_cnt[21]);


--BB2L69 is atwd:atwd1|atwd_control:inst_atwd_control|i~516 at LC7_6_V1
--operation mode is arithmetic

BB2L69 = BB2_digitize_cnt[22] $ !BB2L59;

--BB2L79 is atwd:atwd1|atwd_control:inst_atwd_control|i~516COUT at LC7_6_V1
--operation mode is arithmetic

BB2L79 = CARRY(BB2_digitize_cnt[22] & !BB2L59);


--BB2L89 is atwd:atwd1|atwd_control:inst_atwd_control|i~517 at LC8_6_V1
--operation mode is arithmetic

BB2L89 = BB2_digitize_cnt[23] $ BB2L79;

--BB2L99 is atwd:atwd1|atwd_control:inst_atwd_control|i~517COUT at LC8_6_V1
--operation mode is arithmetic

BB2L99 = CARRY(!BB2L79 # !BB2_digitize_cnt[23]);


--BB2L001 is atwd:atwd1|atwd_control:inst_atwd_control|i~518 at LC9_6_V1
--operation mode is arithmetic

BB2L001 = BB2_digitize_cnt[24] $ !BB2L99;

--BB2L101 is atwd:atwd1|atwd_control:inst_atwd_control|i~518COUT at LC9_6_V1
--operation mode is arithmetic

BB2L101 = CARRY(BB2_digitize_cnt[24] & !BB2L99);


--BB2L201 is atwd:atwd1|atwd_control:inst_atwd_control|i~519 at LC10_6_V1
--operation mode is arithmetic

BB2L201 = BB2_digitize_cnt[25] $ BB2L101;

--BB2L301 is atwd:atwd1|atwd_control:inst_atwd_control|i~519COUT at LC10_6_V1
--operation mode is arithmetic

BB2L301 = CARRY(!BB2L101 # !BB2_digitize_cnt[25]);


--BB2L401 is atwd:atwd1|atwd_control:inst_atwd_control|i~520 at LC1_8_V1
--operation mode is arithmetic

BB2L401 = BB2_digitize_cnt[26] $ !BB2L301;

--BB2L501 is atwd:atwd1|atwd_control:inst_atwd_control|i~520COUT at LC1_8_V1
--operation mode is arithmetic

BB2L501 = CARRY(BB2_digitize_cnt[26] & !BB2L301);


--BB2L601 is atwd:atwd1|atwd_control:inst_atwd_control|i~521 at LC2_8_V1
--operation mode is arithmetic

BB2L601 = BB2_digitize_cnt[27] $ BB2L501;

--BB2L701 is atwd:atwd1|atwd_control:inst_atwd_control|i~521COUT at LC2_8_V1
--operation mode is arithmetic

BB2L701 = CARRY(!BB2L501 # !BB2_digitize_cnt[27]);


--BB2L801 is atwd:atwd1|atwd_control:inst_atwd_control|i~522 at LC3_8_V1
--operation mode is arithmetic

BB2L801 = BB2_digitize_cnt[28] $ !BB2L701;

--BB2L901 is atwd:atwd1|atwd_control:inst_atwd_control|i~522COUT at LC3_8_V1
--operation mode is arithmetic

BB2L901 = CARRY(BB2_digitize_cnt[28] & !BB2L701);


--BB2L011 is atwd:atwd1|atwd_control:inst_atwd_control|i~523 at LC4_8_V1
--operation mode is arithmetic

BB2L011 = BB2_digitize_cnt[29] $ BB2L901;

--BB2L111 is atwd:atwd1|atwd_control:inst_atwd_control|i~523COUT at LC4_8_V1
--operation mode is arithmetic

BB2L111 = CARRY(!BB2L901 # !BB2_digitize_cnt[29]);


--BB2L211 is atwd:atwd1|atwd_control:inst_atwd_control|i~524 at LC5_8_V1
--operation mode is arithmetic

BB2L211 = BB2_digitize_cnt[30] $ !BB2L111;

--BB2L311 is atwd:atwd1|atwd_control:inst_atwd_control|i~524COUT at LC5_8_V1
--operation mode is arithmetic

BB2L311 = CARRY(BB2_digitize_cnt[30] & !BB2L111);


--BB2L411 is atwd:atwd1|atwd_control:inst_atwd_control|i~525 at LC6_8_V1
--operation mode is normal

BB2L411 = BB2L311 $ BB2_digitize_cnt[31];


--BB2L511 is atwd:atwd1|atwd_control:inst_atwd_control|i~526 at LC5_9_R1
--operation mode is arithmetic

BB2L511 = !BB2_settle_cnt[0];

--BB2L611 is atwd:atwd1|atwd_control:inst_atwd_control|i~526COUT at LC5_9_R1
--operation mode is arithmetic

BB2L611 = CARRY(BB2_settle_cnt[0]);


--BB2L711 is atwd:atwd1|atwd_control:inst_atwd_control|i~527 at LC6_9_R1
--operation mode is arithmetic

BB2L711 = BB2_settle_cnt[1] $ BB2L611;

--BB2L811 is atwd:atwd1|atwd_control:inst_atwd_control|i~527COUT at LC6_9_R1
--operation mode is arithmetic

BB2L811 = CARRY(!BB2L611 # !BB2_settle_cnt[1]);


--BB2L911 is atwd:atwd1|atwd_control:inst_atwd_control|i~528 at LC7_9_R1
--operation mode is arithmetic

BB2L911 = BB2_settle_cnt[2] $ !BB2L811;

--BB2L021 is atwd:atwd1|atwd_control:inst_atwd_control|i~528COUT at LC7_9_R1
--operation mode is arithmetic

BB2L021 = CARRY(BB2_settle_cnt[2] & !BB2L811);


--BB2L121 is atwd:atwd1|atwd_control:inst_atwd_control|i~529 at LC8_9_R1
--operation mode is arithmetic

BB2L121 = BB2_settle_cnt[3] $ BB2L021;

--BB2L221 is atwd:atwd1|atwd_control:inst_atwd_control|i~529COUT at LC8_9_R1
--operation mode is arithmetic

BB2L221 = CARRY(!BB2L021 # !BB2_settle_cnt[3]);


--BB2L321 is atwd:atwd1|atwd_control:inst_atwd_control|i~530 at LC9_9_R1
--operation mode is arithmetic

BB2L321 = BB2_settle_cnt[4] $ !BB2L221;

--BB2L421 is atwd:atwd1|atwd_control:inst_atwd_control|i~530COUT at LC9_9_R1
--operation mode is arithmetic

BB2L421 = CARRY(BB2_settle_cnt[4] & !BB2L221);


--BB2L521 is atwd:atwd1|atwd_control:inst_atwd_control|i~531 at LC10_9_R1
--operation mode is arithmetic

BB2L521 = BB2_settle_cnt[5] $ BB2L421;

--BB2L621 is atwd:atwd1|atwd_control:inst_atwd_control|i~531COUT at LC10_9_R1
--operation mode is arithmetic

BB2L621 = CARRY(!BB2L421 # !BB2_settle_cnt[5]);


--BB2L721 is atwd:atwd1|atwd_control:inst_atwd_control|i~532 at LC1_11_R1
--operation mode is arithmetic

BB2L721 = BB2_settle_cnt[6] $ !BB2L621;

--BB2L821 is atwd:atwd1|atwd_control:inst_atwd_control|i~532COUT at LC1_11_R1
--operation mode is arithmetic

BB2L821 = CARRY(BB2_settle_cnt[6] & !BB2L621);


--BB2L921 is atwd:atwd1|atwd_control:inst_atwd_control|i~533 at LC2_11_R1
--operation mode is arithmetic

BB2L921 = BB2_settle_cnt[7] $ BB2L821;

--BB2L031 is atwd:atwd1|atwd_control:inst_atwd_control|i~533COUT at LC2_11_R1
--operation mode is arithmetic

BB2L031 = CARRY(!BB2L821 # !BB2_settle_cnt[7]);


--BB2L131 is atwd:atwd1|atwd_control:inst_atwd_control|i~534 at LC3_11_R1
--operation mode is arithmetic

BB2L131 = BB2_settle_cnt[8] $ !BB2L031;

--BB2L231 is atwd:atwd1|atwd_control:inst_atwd_control|i~534COUT at LC3_11_R1
--operation mode is arithmetic

BB2L231 = CARRY(BB2_settle_cnt[8] & !BB2L031);


--BB2L331 is atwd:atwd1|atwd_control:inst_atwd_control|i~535 at LC4_11_R1
--operation mode is arithmetic

BB2L331 = BB2_settle_cnt[9] $ BB2L231;

--BB2L431 is atwd:atwd1|atwd_control:inst_atwd_control|i~535COUT at LC4_11_R1
--operation mode is arithmetic

BB2L431 = CARRY(!BB2L231 # !BB2_settle_cnt[9]);


--BB2L531 is atwd:atwd1|atwd_control:inst_atwd_control|i~536 at LC5_11_R1
--operation mode is arithmetic

BB2L531 = BB2_settle_cnt[10] $ !BB2L431;

--BB2L631 is atwd:atwd1|atwd_control:inst_atwd_control|i~536COUT at LC5_11_R1
--operation mode is arithmetic

BB2L631 = CARRY(BB2_settle_cnt[10] & !BB2L431);


--BB2L731 is atwd:atwd1|atwd_control:inst_atwd_control|i~537 at LC6_11_R1
--operation mode is arithmetic

BB2L731 = BB2_settle_cnt[11] $ BB2L631;

--BB2L831 is atwd:atwd1|atwd_control:inst_atwd_control|i~537COUT at LC6_11_R1
--operation mode is arithmetic

BB2L831 = CARRY(!BB2L631 # !BB2_settle_cnt[11]);


--BB2L931 is atwd:atwd1|atwd_control:inst_atwd_control|i~538 at LC7_11_R1
--operation mode is arithmetic

BB2L931 = BB2_settle_cnt[12] $ !BB2L831;

--BB2L041 is atwd:atwd1|atwd_control:inst_atwd_control|i~538COUT at LC7_11_R1
--operation mode is arithmetic

BB2L041 = CARRY(BB2_settle_cnt[12] & !BB2L831);


--BB2L141 is atwd:atwd1|atwd_control:inst_atwd_control|i~539 at LC8_11_R1
--operation mode is arithmetic

BB2L141 = BB2_settle_cnt[13] $ BB2L041;

--BB2L241 is atwd:atwd1|atwd_control:inst_atwd_control|i~539COUT at LC8_11_R1
--operation mode is arithmetic

BB2L241 = CARRY(!BB2L041 # !BB2_settle_cnt[13]);


--BB2L341 is atwd:atwd1|atwd_control:inst_atwd_control|i~540 at LC9_11_R1
--operation mode is arithmetic

BB2L341 = BB2_settle_cnt[14] $ !BB2L241;

--BB2L441 is atwd:atwd1|atwd_control:inst_atwd_control|i~540COUT at LC9_11_R1
--operation mode is arithmetic

BB2L441 = CARRY(BB2_settle_cnt[14] & !BB2L241);


--BB2L541 is atwd:atwd1|atwd_control:inst_atwd_control|i~541 at LC10_11_R1
--operation mode is arithmetic

BB2L541 = BB2_settle_cnt[15] $ BB2L441;

--BB2L641 is atwd:atwd1|atwd_control:inst_atwd_control|i~541COUT at LC10_11_R1
--operation mode is arithmetic

BB2L641 = CARRY(!BB2L441 # !BB2_settle_cnt[15]);


--BB2L741 is atwd:atwd1|atwd_control:inst_atwd_control|i~542 at LC1_13_R1
--operation mode is arithmetic

BB2L741 = BB2_settle_cnt[16] $ !BB2L641;

--BB2L841 is atwd:atwd1|atwd_control:inst_atwd_control|i~542COUT at LC1_13_R1
--operation mode is arithmetic

BB2L841 = CARRY(BB2_settle_cnt[16] & !BB2L641);


--BB2L941 is atwd:atwd1|atwd_control:inst_atwd_control|i~543 at LC2_13_R1
--operation mode is arithmetic

BB2L941 = BB2_settle_cnt[17] $ BB2L841;

--BB2L051 is atwd:atwd1|atwd_control:inst_atwd_control|i~543COUT at LC2_13_R1
--operation mode is arithmetic

BB2L051 = CARRY(!BB2L841 # !BB2_settle_cnt[17]);


--BB2L151 is atwd:atwd1|atwd_control:inst_atwd_control|i~544 at LC3_13_R1
--operation mode is arithmetic

BB2L151 = BB2_settle_cnt[18] $ !BB2L051;

--BB2L251 is atwd:atwd1|atwd_control:inst_atwd_control|i~544COUT at LC3_13_R1
--operation mode is arithmetic

BB2L251 = CARRY(BB2_settle_cnt[18] & !BB2L051);


--BB2L351 is atwd:atwd1|atwd_control:inst_atwd_control|i~545 at LC4_13_R1
--operation mode is arithmetic

BB2L351 = BB2_settle_cnt[19] $ BB2L251;

--BB2L451 is atwd:atwd1|atwd_control:inst_atwd_control|i~545COUT at LC4_13_R1
--operation mode is arithmetic

BB2L451 = CARRY(!BB2L251 # !BB2_settle_cnt[19]);


--BB2L551 is atwd:atwd1|atwd_control:inst_atwd_control|i~546 at LC5_13_R1
--operation mode is arithmetic

BB2L551 = BB2_settle_cnt[20] $ !BB2L451;

--BB2L651 is atwd:atwd1|atwd_control:inst_atwd_control|i~546COUT at LC5_13_R1
--operation mode is arithmetic

BB2L651 = CARRY(BB2_settle_cnt[20] & !BB2L451);


--BB2L751 is atwd:atwd1|atwd_control:inst_atwd_control|i~547 at LC6_13_R1
--operation mode is arithmetic

BB2L751 = BB2_settle_cnt[21] $ BB2L651;

--BB2L851 is atwd:atwd1|atwd_control:inst_atwd_control|i~547COUT at LC6_13_R1
--operation mode is arithmetic

BB2L851 = CARRY(!BB2L651 # !BB2_settle_cnt[21]);


--BB2L951 is atwd:atwd1|atwd_control:inst_atwd_control|i~548 at LC7_13_R1
--operation mode is arithmetic

BB2L951 = BB2_settle_cnt[22] $ !BB2L851;

--BB2L061 is atwd:atwd1|atwd_control:inst_atwd_control|i~548COUT at LC7_13_R1
--operation mode is arithmetic

BB2L061 = CARRY(BB2_settle_cnt[22] & !BB2L851);


--BB2L161 is atwd:atwd1|atwd_control:inst_atwd_control|i~549 at LC8_13_R1
--operation mode is arithmetic

BB2L161 = BB2_settle_cnt[23] $ BB2L061;

--BB2L261 is atwd:atwd1|atwd_control:inst_atwd_control|i~549COUT at LC8_13_R1
--operation mode is arithmetic

BB2L261 = CARRY(!BB2L061 # !BB2_settle_cnt[23]);


--BB2L361 is atwd:atwd1|atwd_control:inst_atwd_control|i~550 at LC9_13_R1
--operation mode is arithmetic

BB2L361 = BB2_settle_cnt[24] $ !BB2L261;

--BB2L461 is atwd:atwd1|atwd_control:inst_atwd_control|i~550COUT at LC9_13_R1
--operation mode is arithmetic

BB2L461 = CARRY(BB2_settle_cnt[24] & !BB2L261);


--BB2L561 is atwd:atwd1|atwd_control:inst_atwd_control|i~551 at LC10_13_R1
--operation mode is arithmetic

BB2L561 = BB2_settle_cnt[25] $ BB2L461;

--BB2L661 is atwd:atwd1|atwd_control:inst_atwd_control|i~551COUT at LC10_13_R1
--operation mode is arithmetic

BB2L661 = CARRY(!BB2L461 # !BB2_settle_cnt[25]);


--BB2L761 is atwd:atwd1|atwd_control:inst_atwd_control|i~552 at LC1_15_R1
--operation mode is arithmetic

BB2L761 = BB2_settle_cnt[26] $ !BB2L661;

--BB2L861 is atwd:atwd1|atwd_control:inst_atwd_control|i~552COUT at LC1_15_R1
--operation mode is arithmetic

BB2L861 = CARRY(BB2_settle_cnt[26] & !BB2L661);


--BB2L961 is atwd:atwd1|atwd_control:inst_atwd_control|i~553 at LC2_15_R1
--operation mode is arithmetic

BB2L961 = BB2_settle_cnt[27] $ BB2L861;

--BB2L071 is atwd:atwd1|atwd_control:inst_atwd_control|i~553COUT at LC2_15_R1
--operation mode is arithmetic

BB2L071 = CARRY(!BB2L861 # !BB2_settle_cnt[27]);


--BB2L171 is atwd:atwd1|atwd_control:inst_atwd_control|i~554 at LC3_15_R1
--operation mode is arithmetic

BB2L171 = BB2_settle_cnt[28] $ !BB2L071;

--BB2L271 is atwd:atwd1|atwd_control:inst_atwd_control|i~554COUT at LC3_15_R1
--operation mode is arithmetic

BB2L271 = CARRY(BB2_settle_cnt[28] & !BB2L071);


--BB2L371 is atwd:atwd1|atwd_control:inst_atwd_control|i~555 at LC4_15_R1
--operation mode is arithmetic

BB2L371 = BB2_settle_cnt[29] $ BB2L271;

--BB2L471 is atwd:atwd1|atwd_control:inst_atwd_control|i~555COUT at LC4_15_R1
--operation mode is arithmetic

BB2L471 = CARRY(!BB2L271 # !BB2_settle_cnt[29]);


--BB2L571 is atwd:atwd1|atwd_control:inst_atwd_control|i~556 at LC5_15_R1
--operation mode is arithmetic

BB2L571 = BB2_settle_cnt[30] $ !BB2L471;

--BB2L671 is atwd:atwd1|atwd_control:inst_atwd_control|i~556COUT at LC5_15_R1
--operation mode is arithmetic

BB2L671 = CARRY(BB2_settle_cnt[30] & !BB2L471);


--BB2L771 is atwd:atwd1|atwd_control:inst_atwd_control|i~557 at LC6_15_R1
--operation mode is normal

BB2L771 = BB2L671 $ BB2_settle_cnt[31];


--CB1L82 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~289 at LC5_8_Y4
--operation mode is arithmetic

CB1L82 = !CB1_readout_cnt[0];

--CB1L92 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~289COUT at LC5_8_Y4
--operation mode is arithmetic

CB1L92 = CARRY(CB1_readout_cnt[0]);


--CB1L03 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~290 at LC6_8_Y4
--operation mode is arithmetic

CB1L03 = CB1_readout_cnt[1] $ CB1L92;

--CB1L13 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~290COUT at LC6_8_Y4
--operation mode is arithmetic

CB1L13 = CARRY(!CB1L92 # !CB1_readout_cnt[1]);


--CB1L23 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~291 at LC7_8_Y4
--operation mode is arithmetic

CB1L23 = CB1_readout_cnt[2] $ !CB1L13;

--CB1L33 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~291COUT at LC7_8_Y4
--operation mode is arithmetic

CB1L33 = CARRY(CB1_readout_cnt[2] & !CB1L13);


--CB1L43 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~292 at LC8_8_Y4
--operation mode is arithmetic

CB1L43 = CB1_readout_cnt[3] $ CB1L33;

--CB1L53 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~292COUT at LC8_8_Y4
--operation mode is arithmetic

CB1L53 = CARRY(!CB1L33 # !CB1_readout_cnt[3]);


--CB1L63 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~293 at LC9_8_Y4
--operation mode is arithmetic

CB1L63 = CB1_readout_cnt[4] $ !CB1L53;

--CB1L73 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~293COUT at LC9_8_Y4
--operation mode is arithmetic

CB1L73 = CARRY(CB1_readout_cnt[4] & !CB1L53);


--CB1L83 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~294 at LC10_8_Y4
--operation mode is arithmetic

CB1L83 = CB1_readout_cnt[5] $ CB1L73;

--CB1L93 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~294COUT at LC10_8_Y4
--operation mode is arithmetic

CB1L93 = CARRY(!CB1L73 # !CB1_readout_cnt[5]);


--CB1L04 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~295 at LC1_10_Y4
--operation mode is arithmetic

CB1L04 = CB1_readout_cnt[6] $ !CB1L93;

--CB1L14 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~295COUT at LC1_10_Y4
--operation mode is arithmetic

CB1L14 = CARRY(CB1_readout_cnt[6] & !CB1L93);


--CB1L24 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~296 at LC2_10_Y4
--operation mode is arithmetic

CB1L24 = CB1_readout_cnt[7] $ CB1L14;

--CB1L34 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~296COUT at LC2_10_Y4
--operation mode is arithmetic

CB1L34 = CARRY(!CB1L14 # !CB1_readout_cnt[7]);


--CB1L44 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~297 at LC3_10_Y4
--operation mode is arithmetic

CB1L44 = CB1_readout_cnt[8] $ !CB1L34;

--CB1L54 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~297COUT at LC3_10_Y4
--operation mode is arithmetic

CB1L54 = CARRY(CB1_readout_cnt[8] & !CB1L34);


--CB1L64 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~298 at LC4_10_Y4
--operation mode is arithmetic

CB1L64 = CB1_readout_cnt[9] $ CB1L54;

--CB1L74 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~298COUT at LC4_10_Y4
--operation mode is arithmetic

CB1L74 = CARRY(!CB1L54 # !CB1_readout_cnt[9]);


--CB1L84 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~299 at LC5_10_Y4
--operation mode is arithmetic

CB1L84 = CB1_readout_cnt[10] $ !CB1L74;

--CB1L94 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~299COUT at LC5_10_Y4
--operation mode is arithmetic

CB1L94 = CARRY(CB1_readout_cnt[10] & !CB1L74);


--CB1L05 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~300 at LC6_10_Y4
--operation mode is arithmetic

CB1L05 = CB1_readout_cnt[11] $ CB1L94;

--CB1L15 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~300COUT at LC6_10_Y4
--operation mode is arithmetic

CB1L15 = CARRY(!CB1L94 # !CB1_readout_cnt[11]);


--CB1L25 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~301 at LC7_10_Y4
--operation mode is arithmetic

CB1L25 = CB1_readout_cnt[12] $ !CB1L15;

--CB1L35 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~301COUT at LC7_10_Y4
--operation mode is arithmetic

CB1L35 = CARRY(CB1_readout_cnt[12] & !CB1L15);


--CB1L45 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~302 at LC8_10_Y4
--operation mode is arithmetic

CB1L45 = CB1_readout_cnt[13] $ CB1L35;

--CB1L55 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~302COUT at LC8_10_Y4
--operation mode is arithmetic

CB1L55 = CARRY(!CB1L35 # !CB1_readout_cnt[13]);


--CB1L65 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~303 at LC9_10_Y4
--operation mode is arithmetic

CB1L65 = CB1_readout_cnt[14] $ !CB1L55;

--CB1L75 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~303COUT at LC9_10_Y4
--operation mode is arithmetic

CB1L75 = CARRY(CB1_readout_cnt[14] & !CB1L55);


--CB1L85 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~304 at LC10_10_Y4
--operation mode is arithmetic

CB1L85 = CB1_readout_cnt[15] $ CB1L75;

--CB1L95 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~304COUT at LC10_10_Y4
--operation mode is arithmetic

CB1L95 = CARRY(!CB1L75 # !CB1_readout_cnt[15]);


--CB1L06 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~305 at LC1_12_Y4
--operation mode is arithmetic

CB1L06 = CB1_readout_cnt[16] $ !CB1L95;

--CB1L16 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~305COUT at LC1_12_Y4
--operation mode is arithmetic

CB1L16 = CARRY(CB1_readout_cnt[16] & !CB1L95);


--CB1L26 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~306 at LC2_12_Y4
--operation mode is arithmetic

CB1L26 = CB1_readout_cnt[17] $ CB1L16;

--CB1L36 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~306COUT at LC2_12_Y4
--operation mode is arithmetic

CB1L36 = CARRY(!CB1L16 # !CB1_readout_cnt[17]);


--CB1L46 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~307 at LC3_12_Y4
--operation mode is arithmetic

CB1L46 = CB1_readout_cnt[18] $ !CB1L36;

--CB1L56 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~307COUT at LC3_12_Y4
--operation mode is arithmetic

CB1L56 = CARRY(CB1_readout_cnt[18] & !CB1L36);


--CB1L66 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~308 at LC4_12_Y4
--operation mode is arithmetic

CB1L66 = CB1_readout_cnt[19] $ CB1L56;

--CB1L76 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~308COUT at LC4_12_Y4
--operation mode is arithmetic

CB1L76 = CARRY(!CB1L56 # !CB1_readout_cnt[19]);


--CB1L86 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~309 at LC5_12_Y4
--operation mode is arithmetic

CB1L86 = CB1_readout_cnt[20] $ !CB1L76;

--CB1L96 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~309COUT at LC5_12_Y4
--operation mode is arithmetic

CB1L96 = CARRY(CB1_readout_cnt[20] & !CB1L76);


--CB1L07 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~310 at LC6_12_Y4
--operation mode is arithmetic

CB1L07 = CB1_readout_cnt[21] $ CB1L96;

--CB1L17 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~310COUT at LC6_12_Y4
--operation mode is arithmetic

CB1L17 = CARRY(!CB1L96 # !CB1_readout_cnt[21]);


--CB1L27 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~311 at LC7_12_Y4
--operation mode is arithmetic

CB1L27 = CB1_readout_cnt[22] $ !CB1L17;

--CB1L37 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~311COUT at LC7_12_Y4
--operation mode is arithmetic

CB1L37 = CARRY(CB1_readout_cnt[22] & !CB1L17);


--CB1L47 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~312 at LC8_12_Y4
--operation mode is arithmetic

CB1L47 = CB1_readout_cnt[23] $ CB1L37;

--CB1L57 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~312COUT at LC8_12_Y4
--operation mode is arithmetic

CB1L57 = CARRY(!CB1L37 # !CB1_readout_cnt[23]);


--CB1L67 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~313 at LC9_12_Y4
--operation mode is arithmetic

CB1L67 = CB1_readout_cnt[24] $ !CB1L57;

--CB1L77 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~313COUT at LC9_12_Y4
--operation mode is arithmetic

CB1L77 = CARRY(CB1_readout_cnt[24] & !CB1L57);


--CB1L87 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~314 at LC10_12_Y4
--operation mode is arithmetic

CB1L87 = CB1_readout_cnt[25] $ CB1L77;

--CB1L97 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~314COUT at LC10_12_Y4
--operation mode is arithmetic

CB1L97 = CARRY(!CB1L77 # !CB1_readout_cnt[25]);


--CB1L08 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~315 at LC1_14_Y4
--operation mode is arithmetic

CB1L08 = CB1_readout_cnt[26] $ !CB1L97;

--CB1L18 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~315COUT at LC1_14_Y4
--operation mode is arithmetic

CB1L18 = CARRY(CB1_readout_cnt[26] & !CB1L97);


--CB1L28 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~316 at LC2_14_Y4
--operation mode is arithmetic

CB1L28 = CB1_readout_cnt[27] $ CB1L18;

--CB1L38 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~316COUT at LC2_14_Y4
--operation mode is arithmetic

CB1L38 = CARRY(!CB1L18 # !CB1_readout_cnt[27]);


--CB1L48 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~317 at LC3_14_Y4
--operation mode is arithmetic

CB1L48 = CB1_readout_cnt[28] $ !CB1L38;

--CB1L58 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~317COUT at LC3_14_Y4
--operation mode is arithmetic

CB1L58 = CARRY(CB1_readout_cnt[28] & !CB1L38);


--CB1L68 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~318 at LC4_14_Y4
--operation mode is arithmetic

CB1L68 = CB1_readout_cnt[29] $ CB1L58;

--CB1L78 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~318COUT at LC4_14_Y4
--operation mode is arithmetic

CB1L78 = CARRY(!CB1L58 # !CB1_readout_cnt[29]);


--CB1L88 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~319 at LC5_14_Y4
--operation mode is arithmetic

CB1L88 = CB1_readout_cnt[30] $ !CB1L78;

--CB1L98 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~319COUT at LC5_14_Y4
--operation mode is arithmetic

CB1L98 = CARRY(CB1_readout_cnt[30] & !CB1L78);


--CB1L09 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~320 at LC6_14_Y4
--operation mode is normal

CB1L09 = CB1_readout_cnt[31] $ CB1L98;


--BB1L25 is atwd:atwd0|atwd_control:inst_atwd_control|i~494 at LC5_9_D3
--operation mode is arithmetic

BB1L25 = !BB1_digitize_cnt[0];

--BB1L35 is atwd:atwd0|atwd_control:inst_atwd_control|i~494COUT at LC5_9_D3
--operation mode is arithmetic

BB1L35 = CARRY(BB1_digitize_cnt[0]);


--BB1L45 is atwd:atwd0|atwd_control:inst_atwd_control|i~495 at LC6_9_D3
--operation mode is arithmetic

BB1L45 = BB1_digitize_cnt[1] $ BB1L35;

--BB1L55 is atwd:atwd0|atwd_control:inst_atwd_control|i~495COUT at LC6_9_D3
--operation mode is arithmetic

BB1L55 = CARRY(!BB1L35 # !BB1_digitize_cnt[1]);


--BB1L65 is atwd:atwd0|atwd_control:inst_atwd_control|i~496 at LC7_9_D3
--operation mode is arithmetic

BB1L65 = BB1_digitize_cnt[2] $ !BB1L55;

--BB1L75 is atwd:atwd0|atwd_control:inst_atwd_control|i~496COUT at LC7_9_D3
--operation mode is arithmetic

BB1L75 = CARRY(BB1_digitize_cnt[2] & !BB1L55);


--BB1L85 is atwd:atwd0|atwd_control:inst_atwd_control|i~497 at LC8_9_D3
--operation mode is arithmetic

BB1L85 = BB1_digitize_cnt[3] $ BB1L75;

--BB1L95 is atwd:atwd0|atwd_control:inst_atwd_control|i~497COUT at LC8_9_D3
--operation mode is arithmetic

BB1L95 = CARRY(!BB1L75 # !BB1_digitize_cnt[3]);


--BB1L06 is atwd:atwd0|atwd_control:inst_atwd_control|i~498 at LC9_9_D3
--operation mode is arithmetic

BB1L06 = BB1_digitize_cnt[4] $ !BB1L95;

--BB1L16 is atwd:atwd0|atwd_control:inst_atwd_control|i~498COUT at LC9_9_D3
--operation mode is arithmetic

BB1L16 = CARRY(BB1_digitize_cnt[4] & !BB1L95);


--BB1L26 is atwd:atwd0|atwd_control:inst_atwd_control|i~499 at LC10_9_D3
--operation mode is arithmetic

BB1L26 = BB1_digitize_cnt[5] $ BB1L16;

--BB1L36 is atwd:atwd0|atwd_control:inst_atwd_control|i~499COUT at LC10_9_D3
--operation mode is arithmetic

BB1L36 = CARRY(!BB1L16 # !BB1_digitize_cnt[5]);


--BB1L46 is atwd:atwd0|atwd_control:inst_atwd_control|i~500 at LC1_11_D3
--operation mode is arithmetic

BB1L46 = BB1_digitize_cnt[6] $ !BB1L36;

--BB1L56 is atwd:atwd0|atwd_control:inst_atwd_control|i~500COUT at LC1_11_D3
--operation mode is arithmetic

BB1L56 = CARRY(BB1_digitize_cnt[6] & !BB1L36);


--BB1L66 is atwd:atwd0|atwd_control:inst_atwd_control|i~501 at LC2_11_D3
--operation mode is arithmetic

BB1L66 = BB1_digitize_cnt[7] $ BB1L56;

--BB1L76 is atwd:atwd0|atwd_control:inst_atwd_control|i~501COUT at LC2_11_D3
--operation mode is arithmetic

BB1L76 = CARRY(!BB1L56 # !BB1_digitize_cnt[7]);


--BB1L86 is atwd:atwd0|atwd_control:inst_atwd_control|i~502 at LC3_11_D3
--operation mode is arithmetic

BB1L86 = BB1_digitize_cnt[8] $ !BB1L76;

--BB1L96 is atwd:atwd0|atwd_control:inst_atwd_control|i~502COUT at LC3_11_D3
--operation mode is arithmetic

BB1L96 = CARRY(BB1_digitize_cnt[8] & !BB1L76);


--BB1L07 is atwd:atwd0|atwd_control:inst_atwd_control|i~503 at LC4_11_D3
--operation mode is arithmetic

BB1L07 = BB1_digitize_cnt[9] $ BB1L96;

--BB1L17 is atwd:atwd0|atwd_control:inst_atwd_control|i~503COUT at LC4_11_D3
--operation mode is arithmetic

BB1L17 = CARRY(!BB1L96 # !BB1_digitize_cnt[9]);


--BB1L27 is atwd:atwd0|atwd_control:inst_atwd_control|i~504 at LC5_11_D3
--operation mode is arithmetic

BB1L27 = BB1_digitize_cnt[10] $ !BB1L17;

--BB1L37 is atwd:atwd0|atwd_control:inst_atwd_control|i~504COUT at LC5_11_D3
--operation mode is arithmetic

BB1L37 = CARRY(BB1_digitize_cnt[10] & !BB1L17);


--BB1L47 is atwd:atwd0|atwd_control:inst_atwd_control|i~505 at LC6_11_D3
--operation mode is arithmetic

BB1L47 = BB1_digitize_cnt[11] $ BB1L37;

--BB1L57 is atwd:atwd0|atwd_control:inst_atwd_control|i~505COUT at LC6_11_D3
--operation mode is arithmetic

BB1L57 = CARRY(!BB1L37 # !BB1_digitize_cnt[11]);


--BB1L67 is atwd:atwd0|atwd_control:inst_atwd_control|i~506 at LC7_11_D3
--operation mode is arithmetic

BB1L67 = BB1_digitize_cnt[12] $ !BB1L57;

--BB1L77 is atwd:atwd0|atwd_control:inst_atwd_control|i~506COUT at LC7_11_D3
--operation mode is arithmetic

BB1L77 = CARRY(BB1_digitize_cnt[12] & !BB1L57);


--BB1L87 is atwd:atwd0|atwd_control:inst_atwd_control|i~507 at LC8_11_D3
--operation mode is arithmetic

BB1L87 = BB1_digitize_cnt[13] $ BB1L77;

--BB1L97 is atwd:atwd0|atwd_control:inst_atwd_control|i~507COUT at LC8_11_D3
--operation mode is arithmetic

BB1L97 = CARRY(!BB1L77 # !BB1_digitize_cnt[13]);


--BB1L08 is atwd:atwd0|atwd_control:inst_atwd_control|i~508 at LC9_11_D3
--operation mode is arithmetic

BB1L08 = BB1_digitize_cnt[14] $ !BB1L97;

--BB1L18 is atwd:atwd0|atwd_control:inst_atwd_control|i~508COUT at LC9_11_D3
--operation mode is arithmetic

BB1L18 = CARRY(BB1_digitize_cnt[14] & !BB1L97);


--BB1L28 is atwd:atwd0|atwd_control:inst_atwd_control|i~509 at LC10_11_D3
--operation mode is arithmetic

BB1L28 = BB1_digitize_cnt[15] $ BB1L18;

--BB1L38 is atwd:atwd0|atwd_control:inst_atwd_control|i~509COUT at LC10_11_D3
--operation mode is arithmetic

BB1L38 = CARRY(!BB1L18 # !BB1_digitize_cnt[15]);


--BB1L48 is atwd:atwd0|atwd_control:inst_atwd_control|i~510 at LC1_13_D3
--operation mode is arithmetic

BB1L48 = BB1_digitize_cnt[16] $ !BB1L38;

--BB1L58 is atwd:atwd0|atwd_control:inst_atwd_control|i~510COUT at LC1_13_D3
--operation mode is arithmetic

BB1L58 = CARRY(BB1_digitize_cnt[16] & !BB1L38);


--BB1L68 is atwd:atwd0|atwd_control:inst_atwd_control|i~511 at LC2_13_D3
--operation mode is arithmetic

BB1L68 = BB1_digitize_cnt[17] $ BB1L58;

--BB1L78 is atwd:atwd0|atwd_control:inst_atwd_control|i~511COUT at LC2_13_D3
--operation mode is arithmetic

BB1L78 = CARRY(!BB1L58 # !BB1_digitize_cnt[17]);


--BB1L88 is atwd:atwd0|atwd_control:inst_atwd_control|i~512 at LC3_13_D3
--operation mode is arithmetic

BB1L88 = BB1_digitize_cnt[18] $ !BB1L78;

--BB1L98 is atwd:atwd0|atwd_control:inst_atwd_control|i~512COUT at LC3_13_D3
--operation mode is arithmetic

BB1L98 = CARRY(BB1_digitize_cnt[18] & !BB1L78);


--BB1L09 is atwd:atwd0|atwd_control:inst_atwd_control|i~513 at LC4_13_D3
--operation mode is arithmetic

BB1L09 = BB1_digitize_cnt[19] $ BB1L98;

--BB1L19 is atwd:atwd0|atwd_control:inst_atwd_control|i~513COUT at LC4_13_D3
--operation mode is arithmetic

BB1L19 = CARRY(!BB1L98 # !BB1_digitize_cnt[19]);


--BB1L29 is atwd:atwd0|atwd_control:inst_atwd_control|i~514 at LC5_13_D3
--operation mode is arithmetic

BB1L29 = BB1_digitize_cnt[20] $ !BB1L19;

--BB1L39 is atwd:atwd0|atwd_control:inst_atwd_control|i~514COUT at LC5_13_D3
--operation mode is arithmetic

BB1L39 = CARRY(BB1_digitize_cnt[20] & !BB1L19);


--BB1L49 is atwd:atwd0|atwd_control:inst_atwd_control|i~515 at LC6_13_D3
--operation mode is arithmetic

BB1L49 = BB1_digitize_cnt[21] $ BB1L39;

--BB1L59 is atwd:atwd0|atwd_control:inst_atwd_control|i~515COUT at LC6_13_D3
--operation mode is arithmetic

BB1L59 = CARRY(!BB1L39 # !BB1_digitize_cnt[21]);


--BB1L69 is atwd:atwd0|atwd_control:inst_atwd_control|i~516 at LC7_13_D3
--operation mode is arithmetic

BB1L69 = BB1_digitize_cnt[22] $ !BB1L59;

--BB1L79 is atwd:atwd0|atwd_control:inst_atwd_control|i~516COUT at LC7_13_D3
--operation mode is arithmetic

BB1L79 = CARRY(BB1_digitize_cnt[22] & !BB1L59);


--BB1L89 is atwd:atwd0|atwd_control:inst_atwd_control|i~517 at LC8_13_D3
--operation mode is arithmetic

BB1L89 = BB1_digitize_cnt[23] $ BB1L79;

--BB1L99 is atwd:atwd0|atwd_control:inst_atwd_control|i~517COUT at LC8_13_D3
--operation mode is arithmetic

BB1L99 = CARRY(!BB1L79 # !BB1_digitize_cnt[23]);


--BB1L001 is atwd:atwd0|atwd_control:inst_atwd_control|i~518 at LC9_13_D3
--operation mode is arithmetic

BB1L001 = BB1_digitize_cnt[24] $ !BB1L99;

--BB1L101 is atwd:atwd0|atwd_control:inst_atwd_control|i~518COUT at LC9_13_D3
--operation mode is arithmetic

BB1L101 = CARRY(BB1_digitize_cnt[24] & !BB1L99);


--BB1L201 is atwd:atwd0|atwd_control:inst_atwd_control|i~519 at LC10_13_D3
--operation mode is arithmetic

BB1L201 = BB1_digitize_cnt[25] $ BB1L101;

--BB1L301 is atwd:atwd0|atwd_control:inst_atwd_control|i~519COUT at LC10_13_D3
--operation mode is arithmetic

BB1L301 = CARRY(!BB1L101 # !BB1_digitize_cnt[25]);


--BB1L401 is atwd:atwd0|atwd_control:inst_atwd_control|i~520 at LC1_15_D3
--operation mode is arithmetic

BB1L401 = BB1_digitize_cnt[26] $ !BB1L301;

--BB1L501 is atwd:atwd0|atwd_control:inst_atwd_control|i~520COUT at LC1_15_D3
--operation mode is arithmetic

BB1L501 = CARRY(BB1_digitize_cnt[26] & !BB1L301);


--BB1L601 is atwd:atwd0|atwd_control:inst_atwd_control|i~521 at LC2_15_D3
--operation mode is arithmetic

BB1L601 = BB1_digitize_cnt[27] $ BB1L501;

--BB1L701 is atwd:atwd0|atwd_control:inst_atwd_control|i~521COUT at LC2_15_D3
--operation mode is arithmetic

BB1L701 = CARRY(!BB1L501 # !BB1_digitize_cnt[27]);


--BB1L801 is atwd:atwd0|atwd_control:inst_atwd_control|i~522 at LC3_15_D3
--operation mode is arithmetic

BB1L801 = BB1_digitize_cnt[28] $ !BB1L701;

--BB1L901 is atwd:atwd0|atwd_control:inst_atwd_control|i~522COUT at LC3_15_D3
--operation mode is arithmetic

BB1L901 = CARRY(BB1_digitize_cnt[28] & !BB1L701);


--BB1L011 is atwd:atwd0|atwd_control:inst_atwd_control|i~523 at LC4_15_D3
--operation mode is arithmetic

BB1L011 = BB1_digitize_cnt[29] $ BB1L901;

--BB1L111 is atwd:atwd0|atwd_control:inst_atwd_control|i~523COUT at LC4_15_D3
--operation mode is arithmetic

BB1L111 = CARRY(!BB1L901 # !BB1_digitize_cnt[29]);


--BB1L211 is atwd:atwd0|atwd_control:inst_atwd_control|i~524 at LC5_15_D3
--operation mode is arithmetic

BB1L211 = BB1_digitize_cnt[30] $ !BB1L111;

--BB1L311 is atwd:atwd0|atwd_control:inst_atwd_control|i~524COUT at LC5_15_D3
--operation mode is arithmetic

BB1L311 = CARRY(BB1_digitize_cnt[30] & !BB1L111);


--BB1L411 is atwd:atwd0|atwd_control:inst_atwd_control|i~525 at LC6_15_D3
--operation mode is normal

BB1L411 = BB1_digitize_cnt[31] $ BB1L311;


--BB1L511 is atwd:atwd0|atwd_control:inst_atwd_control|i~526 at LC5_10_X4
--operation mode is arithmetic

BB1L511 = !BB1_settle_cnt[0];

--BB1L611 is atwd:atwd0|atwd_control:inst_atwd_control|i~526COUT at LC5_10_X4
--operation mode is arithmetic

BB1L611 = CARRY(BB1_settle_cnt[0]);


--BB1L711 is atwd:atwd0|atwd_control:inst_atwd_control|i~527 at LC6_10_X4
--operation mode is arithmetic

BB1L711 = BB1_settle_cnt[1] $ BB1L611;

--BB1L811 is atwd:atwd0|atwd_control:inst_atwd_control|i~527COUT at LC6_10_X4
--operation mode is arithmetic

BB1L811 = CARRY(!BB1L611 # !BB1_settle_cnt[1]);


--BB1L911 is atwd:atwd0|atwd_control:inst_atwd_control|i~528 at LC7_10_X4
--operation mode is arithmetic

BB1L911 = BB1_settle_cnt[2] $ !BB1L811;

--BB1L021 is atwd:atwd0|atwd_control:inst_atwd_control|i~528COUT at LC7_10_X4
--operation mode is arithmetic

BB1L021 = CARRY(BB1_settle_cnt[2] & !BB1L811);


--BB1L121 is atwd:atwd0|atwd_control:inst_atwd_control|i~529 at LC8_10_X4
--operation mode is arithmetic

BB1L121 = BB1_settle_cnt[3] $ BB1L021;

--BB1L221 is atwd:atwd0|atwd_control:inst_atwd_control|i~529COUT at LC8_10_X4
--operation mode is arithmetic

BB1L221 = CARRY(!BB1L021 # !BB1_settle_cnt[3]);


--BB1L321 is atwd:atwd0|atwd_control:inst_atwd_control|i~530 at LC9_10_X4
--operation mode is arithmetic

BB1L321 = BB1_settle_cnt[4] $ !BB1L221;

--BB1L421 is atwd:atwd0|atwd_control:inst_atwd_control|i~530COUT at LC9_10_X4
--operation mode is arithmetic

BB1L421 = CARRY(BB1_settle_cnt[4] & !BB1L221);


--BB1L521 is atwd:atwd0|atwd_control:inst_atwd_control|i~531 at LC10_10_X4
--operation mode is arithmetic

BB1L521 = BB1_settle_cnt[5] $ BB1L421;

--BB1L621 is atwd:atwd0|atwd_control:inst_atwd_control|i~531COUT at LC10_10_X4
--operation mode is arithmetic

BB1L621 = CARRY(!BB1L421 # !BB1_settle_cnt[5]);


--BB1L721 is atwd:atwd0|atwd_control:inst_atwd_control|i~532 at LC1_12_X4
--operation mode is arithmetic

BB1L721 = BB1_settle_cnt[6] $ !BB1L621;

--BB1L821 is atwd:atwd0|atwd_control:inst_atwd_control|i~532COUT at LC1_12_X4
--operation mode is arithmetic

BB1L821 = CARRY(BB1_settle_cnt[6] & !BB1L621);


--BB1L921 is atwd:atwd0|atwd_control:inst_atwd_control|i~533 at LC2_12_X4
--operation mode is arithmetic

BB1L921 = BB1_settle_cnt[7] $ BB1L821;

--BB1L031 is atwd:atwd0|atwd_control:inst_atwd_control|i~533COUT at LC2_12_X4
--operation mode is arithmetic

BB1L031 = CARRY(!BB1L821 # !BB1_settle_cnt[7]);


--BB1L131 is atwd:atwd0|atwd_control:inst_atwd_control|i~534 at LC3_12_X4
--operation mode is arithmetic

BB1L131 = BB1_settle_cnt[8] $ !BB1L031;

--BB1L231 is atwd:atwd0|atwd_control:inst_atwd_control|i~534COUT at LC3_12_X4
--operation mode is arithmetic

BB1L231 = CARRY(BB1_settle_cnt[8] & !BB1L031);


--BB1L331 is atwd:atwd0|atwd_control:inst_atwd_control|i~535 at LC4_12_X4
--operation mode is arithmetic

BB1L331 = BB1_settle_cnt[9] $ BB1L231;

--BB1L431 is atwd:atwd0|atwd_control:inst_atwd_control|i~535COUT at LC4_12_X4
--operation mode is arithmetic

BB1L431 = CARRY(!BB1L231 # !BB1_settle_cnt[9]);


--BB1L531 is atwd:atwd0|atwd_control:inst_atwd_control|i~536 at LC5_12_X4
--operation mode is arithmetic

BB1L531 = BB1_settle_cnt[10] $ !BB1L431;

--BB1L631 is atwd:atwd0|atwd_control:inst_atwd_control|i~536COUT at LC5_12_X4
--operation mode is arithmetic

BB1L631 = CARRY(BB1_settle_cnt[10] & !BB1L431);


--BB1L731 is atwd:atwd0|atwd_control:inst_atwd_control|i~537 at LC6_12_X4
--operation mode is arithmetic

BB1L731 = BB1_settle_cnt[11] $ BB1L631;

--BB1L831 is atwd:atwd0|atwd_control:inst_atwd_control|i~537COUT at LC6_12_X4
--operation mode is arithmetic

BB1L831 = CARRY(!BB1L631 # !BB1_settle_cnt[11]);


--BB1L931 is atwd:atwd0|atwd_control:inst_atwd_control|i~538 at LC7_12_X4
--operation mode is arithmetic

BB1L931 = BB1_settle_cnt[12] $ !BB1L831;

--BB1L041 is atwd:atwd0|atwd_control:inst_atwd_control|i~538COUT at LC7_12_X4
--operation mode is arithmetic

BB1L041 = CARRY(BB1_settle_cnt[12] & !BB1L831);


--BB1L141 is atwd:atwd0|atwd_control:inst_atwd_control|i~539 at LC8_12_X4
--operation mode is arithmetic

BB1L141 = BB1_settle_cnt[13] $ BB1L041;

--BB1L241 is atwd:atwd0|atwd_control:inst_atwd_control|i~539COUT at LC8_12_X4
--operation mode is arithmetic

BB1L241 = CARRY(!BB1L041 # !BB1_settle_cnt[13]);


--BB1L341 is atwd:atwd0|atwd_control:inst_atwd_control|i~540 at LC9_12_X4
--operation mode is arithmetic

BB1L341 = BB1_settle_cnt[14] $ !BB1L241;

--BB1L441 is atwd:atwd0|atwd_control:inst_atwd_control|i~540COUT at LC9_12_X4
--operation mode is arithmetic

BB1L441 = CARRY(BB1_settle_cnt[14] & !BB1L241);


--BB1L541 is atwd:atwd0|atwd_control:inst_atwd_control|i~541 at LC10_12_X4
--operation mode is arithmetic

BB1L541 = BB1_settle_cnt[15] $ BB1L441;

--BB1L641 is atwd:atwd0|atwd_control:inst_atwd_control|i~541COUT at LC10_12_X4
--operation mode is arithmetic

BB1L641 = CARRY(!BB1L441 # !BB1_settle_cnt[15]);


--BB1L741 is atwd:atwd0|atwd_control:inst_atwd_control|i~542 at LC1_14_X4
--operation mode is arithmetic

BB1L741 = BB1_settle_cnt[16] $ !BB1L641;

--BB1L841 is atwd:atwd0|atwd_control:inst_atwd_control|i~542COUT at LC1_14_X4
--operation mode is arithmetic

BB1L841 = CARRY(BB1_settle_cnt[16] & !BB1L641);


--BB1L941 is atwd:atwd0|atwd_control:inst_atwd_control|i~543 at LC2_14_X4
--operation mode is arithmetic

BB1L941 = BB1_settle_cnt[17] $ BB1L841;

--BB1L051 is atwd:atwd0|atwd_control:inst_atwd_control|i~543COUT at LC2_14_X4
--operation mode is arithmetic

BB1L051 = CARRY(!BB1L841 # !BB1_settle_cnt[17]);


--BB1L151 is atwd:atwd0|atwd_control:inst_atwd_control|i~544 at LC3_14_X4
--operation mode is arithmetic

BB1L151 = BB1_settle_cnt[18] $ !BB1L051;

--BB1L251 is atwd:atwd0|atwd_control:inst_atwd_control|i~544COUT at LC3_14_X4
--operation mode is arithmetic

BB1L251 = CARRY(BB1_settle_cnt[18] & !BB1L051);


--BB1L351 is atwd:atwd0|atwd_control:inst_atwd_control|i~545 at LC4_14_X4
--operation mode is arithmetic

BB1L351 = BB1_settle_cnt[19] $ BB1L251;

--BB1L451 is atwd:atwd0|atwd_control:inst_atwd_control|i~545COUT at LC4_14_X4
--operation mode is arithmetic

BB1L451 = CARRY(!BB1L251 # !BB1_settle_cnt[19]);


--BB1L551 is atwd:atwd0|atwd_control:inst_atwd_control|i~546 at LC5_14_X4
--operation mode is arithmetic

BB1L551 = BB1_settle_cnt[20] $ !BB1L451;

--BB1L651 is atwd:atwd0|atwd_control:inst_atwd_control|i~546COUT at LC5_14_X4
--operation mode is arithmetic

BB1L651 = CARRY(BB1_settle_cnt[20] & !BB1L451);


--BB1L751 is atwd:atwd0|atwd_control:inst_atwd_control|i~547 at LC6_14_X4
--operation mode is arithmetic

BB1L751 = BB1_settle_cnt[21] $ BB1L651;

--BB1L851 is atwd:atwd0|atwd_control:inst_atwd_control|i~547COUT at LC6_14_X4
--operation mode is arithmetic

BB1L851 = CARRY(!BB1L651 # !BB1_settle_cnt[21]);


--BB1L951 is atwd:atwd0|atwd_control:inst_atwd_control|i~548 at LC7_14_X4
--operation mode is arithmetic

BB1L951 = BB1_settle_cnt[22] $ !BB1L851;

--BB1L061 is atwd:atwd0|atwd_control:inst_atwd_control|i~548COUT at LC7_14_X4
--operation mode is arithmetic

BB1L061 = CARRY(BB1_settle_cnt[22] & !BB1L851);


--BB1L161 is atwd:atwd0|atwd_control:inst_atwd_control|i~549 at LC8_14_X4
--operation mode is arithmetic

BB1L161 = BB1_settle_cnt[23] $ BB1L061;

--BB1L261 is atwd:atwd0|atwd_control:inst_atwd_control|i~549COUT at LC8_14_X4
--operation mode is arithmetic

BB1L261 = CARRY(!BB1L061 # !BB1_settle_cnt[23]);


--BB1L361 is atwd:atwd0|atwd_control:inst_atwd_control|i~550 at LC9_14_X4
--operation mode is arithmetic

BB1L361 = BB1_settle_cnt[24] $ !BB1L261;

--BB1L461 is atwd:atwd0|atwd_control:inst_atwd_control|i~550COUT at LC9_14_X4
--operation mode is arithmetic

BB1L461 = CARRY(BB1_settle_cnt[24] & !BB1L261);


--BB1L561 is atwd:atwd0|atwd_control:inst_atwd_control|i~551 at LC10_14_X4
--operation mode is arithmetic

BB1L561 = BB1_settle_cnt[25] $ BB1L461;

--BB1L661 is atwd:atwd0|atwd_control:inst_atwd_control|i~551COUT at LC10_14_X4
--operation mode is arithmetic

BB1L661 = CARRY(!BB1L461 # !BB1_settle_cnt[25]);


--BB1L761 is atwd:atwd0|atwd_control:inst_atwd_control|i~552 at LC1_16_X4
--operation mode is arithmetic

BB1L761 = BB1_settle_cnt[26] $ !BB1L661;

--BB1L861 is atwd:atwd0|atwd_control:inst_atwd_control|i~552COUT at LC1_16_X4
--operation mode is arithmetic

BB1L861 = CARRY(BB1_settle_cnt[26] & !BB1L661);


--BB1L961 is atwd:atwd0|atwd_control:inst_atwd_control|i~553 at LC2_16_X4
--operation mode is arithmetic

BB1L961 = BB1_settle_cnt[27] $ BB1L861;

--BB1L071 is atwd:atwd0|atwd_control:inst_atwd_control|i~553COUT at LC2_16_X4
--operation mode is arithmetic

BB1L071 = CARRY(!BB1L861 # !BB1_settle_cnt[27]);


--BB1L171 is atwd:atwd0|atwd_control:inst_atwd_control|i~554 at LC3_16_X4
--operation mode is arithmetic

BB1L171 = BB1_settle_cnt[28] $ !BB1L071;

--BB1L271 is atwd:atwd0|atwd_control:inst_atwd_control|i~554COUT at LC3_16_X4
--operation mode is arithmetic

BB1L271 = CARRY(BB1_settle_cnt[28] & !BB1L071);


--BB1L371 is atwd:atwd0|atwd_control:inst_atwd_control|i~555 at LC4_16_X4
--operation mode is arithmetic

BB1L371 = BB1_settle_cnt[29] $ BB1L271;

--BB1L471 is atwd:atwd0|atwd_control:inst_atwd_control|i~555COUT at LC4_16_X4
--operation mode is arithmetic

BB1L471 = CARRY(!BB1L271 # !BB1_settle_cnt[29]);


--BB1L571 is atwd:atwd0|atwd_control:inst_atwd_control|i~556 at LC5_16_X4
--operation mode is arithmetic

BB1L571 = BB1_settle_cnt[30] $ !BB1L471;

--BB1L671 is atwd:atwd0|atwd_control:inst_atwd_control|i~556COUT at LC5_16_X4
--operation mode is arithmetic

BB1L671 = CARRY(BB1_settle_cnt[30] & !BB1L471);


--BB1L771 is atwd:atwd0|atwd_control:inst_atwd_control|i~557 at LC6_16_X4
--operation mode is normal

BB1L771 = BB1L671 $ BB1_settle_cnt[31];


--K1L802 is coinc:inst_coinc|i~652 at LC5_2_S1
--operation mode is arithmetic

K1L802 = !K1_wait_cnt[0];

--K1L902 is coinc:inst_coinc|i~652COUT at LC5_2_S1
--operation mode is arithmetic

K1L902 = CARRY(K1_wait_cnt[0]);


--K1L012 is coinc:inst_coinc|i~653 at LC6_2_S1
--operation mode is arithmetic

K1L012 = K1_wait_cnt[1] $ K1L902;

--K1L112 is coinc:inst_coinc|i~653COUT at LC6_2_S1
--operation mode is arithmetic

K1L112 = CARRY(!K1L902 # !K1_wait_cnt[1]);


--K1L212 is coinc:inst_coinc|i~654 at LC7_2_S1
--operation mode is arithmetic

K1L212 = K1_wait_cnt[2] $ !K1L112;

--K1L312 is coinc:inst_coinc|i~654COUT at LC7_2_S1
--operation mode is arithmetic

K1L312 = CARRY(K1_wait_cnt[2] & !K1L112);


--K1L412 is coinc:inst_coinc|i~655 at LC8_2_S1
--operation mode is arithmetic

K1L412 = K1_wait_cnt[3] $ K1L312;

--K1L512 is coinc:inst_coinc|i~655COUT at LC8_2_S1
--operation mode is arithmetic

K1L512 = CARRY(!K1L312 # !K1_wait_cnt[3]);


--K1L612 is coinc:inst_coinc|i~656 at LC9_2_S1
--operation mode is arithmetic

K1L612 = K1_wait_cnt[4] $ !K1L512;

--K1L712 is coinc:inst_coinc|i~656COUT at LC9_2_S1
--operation mode is arithmetic

K1L712 = CARRY(K1_wait_cnt[4] & !K1L512);


--K1L812 is coinc:inst_coinc|i~657 at LC10_2_S1
--operation mode is arithmetic

K1L812 = K1_wait_cnt[5] $ K1L712;

--K1L912 is coinc:inst_coinc|i~657COUT at LC10_2_S1
--operation mode is arithmetic

K1L912 = CARRY(!K1L712 # !K1_wait_cnt[5]);


--K1L022 is coinc:inst_coinc|i~658 at LC1_4_S1
--operation mode is arithmetic

K1L022 = K1_wait_cnt[6] $ !K1L912;

--K1L122 is coinc:inst_coinc|i~658COUT at LC1_4_S1
--operation mode is arithmetic

K1L122 = CARRY(K1_wait_cnt[6] & !K1L912);


--K1L222 is coinc:inst_coinc|i~659 at LC2_4_S1
--operation mode is arithmetic

K1L222 = K1_wait_cnt[7] $ K1L122;

--K1L322 is coinc:inst_coinc|i~659COUT at LC2_4_S1
--operation mode is arithmetic

K1L322 = CARRY(!K1L122 # !K1_wait_cnt[7]);


--K1L422 is coinc:inst_coinc|i~660 at LC3_4_S1
--operation mode is arithmetic

K1L422 = K1_wait_cnt[8] $ !K1L322;

--K1L522 is coinc:inst_coinc|i~660COUT at LC3_4_S1
--operation mode is arithmetic

K1L522 = CARRY(K1_wait_cnt[8] & !K1L322);


--K1L622 is coinc:inst_coinc|i~661 at LC4_4_S1
--operation mode is arithmetic

K1L622 = K1_wait_cnt[9] $ K1L522;

--K1L722 is coinc:inst_coinc|i~661COUT at LC4_4_S1
--operation mode is arithmetic

K1L722 = CARRY(!K1L522 # !K1_wait_cnt[9]);


--K1L822 is coinc:inst_coinc|i~662 at LC5_4_S1
--operation mode is arithmetic

K1L822 = K1_wait_cnt[10] $ !K1L722;

--K1L922 is coinc:inst_coinc|i~662COUT at LC5_4_S1
--operation mode is arithmetic

K1L922 = CARRY(K1_wait_cnt[10] & !K1L722);


--K1L032 is coinc:inst_coinc|i~663 at LC6_4_S1
--operation mode is arithmetic

K1L032 = K1_wait_cnt[11] $ K1L922;

--K1L132 is coinc:inst_coinc|i~663COUT at LC6_4_S1
--operation mode is arithmetic

K1L132 = CARRY(!K1L922 # !K1_wait_cnt[11]);


--K1L232 is coinc:inst_coinc|i~664 at LC7_4_S1
--operation mode is arithmetic

K1L232 = K1_wait_cnt[12] $ !K1L132;

--K1L332 is coinc:inst_coinc|i~664COUT at LC7_4_S1
--operation mode is arithmetic

K1L332 = CARRY(K1_wait_cnt[12] & !K1L132);


--K1L432 is coinc:inst_coinc|i~665 at LC8_4_S1
--operation mode is arithmetic

K1L432 = K1_wait_cnt[13] $ K1L332;

--K1L532 is coinc:inst_coinc|i~665COUT at LC8_4_S1
--operation mode is arithmetic

K1L532 = CARRY(!K1L332 # !K1_wait_cnt[13]);


--K1L632 is coinc:inst_coinc|i~666 at LC9_4_S1
--operation mode is arithmetic

K1L632 = K1_wait_cnt[14] $ !K1L532;

--K1L732 is coinc:inst_coinc|i~666COUT at LC9_4_S1
--operation mode is arithmetic

K1L732 = CARRY(K1_wait_cnt[14] & !K1L532);


--K1L832 is coinc:inst_coinc|i~667 at LC10_4_S1
--operation mode is arithmetic

K1L832 = K1_wait_cnt[15] $ K1L732;

--K1L932 is coinc:inst_coinc|i~667COUT at LC10_4_S1
--operation mode is arithmetic

K1L932 = CARRY(!K1L732 # !K1_wait_cnt[15]);


--K1L042 is coinc:inst_coinc|i~668 at LC1_6_S1
--operation mode is arithmetic

K1L042 = K1_wait_cnt[16] $ !K1L932;

--K1L142 is coinc:inst_coinc|i~668COUT at LC1_6_S1
--operation mode is arithmetic

K1L142 = CARRY(K1_wait_cnt[16] & !K1L932);


--K1L242 is coinc:inst_coinc|i~669 at LC2_6_S1
--operation mode is arithmetic

K1L242 = K1_wait_cnt[17] $ K1L142;

--K1L342 is coinc:inst_coinc|i~669COUT at LC2_6_S1
--operation mode is arithmetic

K1L342 = CARRY(!K1L142 # !K1_wait_cnt[17]);


--K1L442 is coinc:inst_coinc|i~670 at LC3_6_S1
--operation mode is arithmetic

K1L442 = K1_wait_cnt[18] $ !K1L342;

--K1L542 is coinc:inst_coinc|i~670COUT at LC3_6_S1
--operation mode is arithmetic

K1L542 = CARRY(K1_wait_cnt[18] & !K1L342);


--K1L642 is coinc:inst_coinc|i~671 at LC4_6_S1
--operation mode is arithmetic

K1L642 = K1_wait_cnt[19] $ K1L542;

--K1L742 is coinc:inst_coinc|i~671COUT at LC4_6_S1
--operation mode is arithmetic

K1L742 = CARRY(!K1L542 # !K1_wait_cnt[19]);


--K1L842 is coinc:inst_coinc|i~672 at LC5_6_S1
--operation mode is arithmetic

K1L842 = K1_wait_cnt[20] $ !K1L742;

--K1L942 is coinc:inst_coinc|i~672COUT at LC5_6_S1
--operation mode is arithmetic

K1L942 = CARRY(K1_wait_cnt[20] & !K1L742);


--K1L052 is coinc:inst_coinc|i~673 at LC6_6_S1
--operation mode is arithmetic

K1L052 = K1_wait_cnt[21] $ K1L942;

--K1L152 is coinc:inst_coinc|i~673COUT at LC6_6_S1
--operation mode is arithmetic

K1L152 = CARRY(!K1L942 # !K1_wait_cnt[21]);


--K1L252 is coinc:inst_coinc|i~674 at LC7_6_S1
--operation mode is arithmetic

K1L252 = K1_wait_cnt[22] $ !K1L152;

--K1L352 is coinc:inst_coinc|i~674COUT at LC7_6_S1
--operation mode is arithmetic

K1L352 = CARRY(K1_wait_cnt[22] & !K1L152);


--K1L452 is coinc:inst_coinc|i~675 at LC8_6_S1
--operation mode is arithmetic

K1L452 = K1_wait_cnt[23] $ K1L352;

--K1L552 is coinc:inst_coinc|i~675COUT at LC8_6_S1
--operation mode is arithmetic

K1L552 = CARRY(!K1L352 # !K1_wait_cnt[23]);


--K1L652 is coinc:inst_coinc|i~676 at LC9_6_S1
--operation mode is arithmetic

K1L652 = K1_wait_cnt[24] $ !K1L552;

--K1L752 is coinc:inst_coinc|i~676COUT at LC9_6_S1
--operation mode is arithmetic

K1L752 = CARRY(K1_wait_cnt[24] & !K1L552);


--K1L852 is coinc:inst_coinc|i~677 at LC10_6_S1
--operation mode is arithmetic

K1L852 = K1_wait_cnt[25] $ K1L752;

--K1L952 is coinc:inst_coinc|i~677COUT at LC10_6_S1
--operation mode is arithmetic

K1L952 = CARRY(!K1L752 # !K1_wait_cnt[25]);


--K1L062 is coinc:inst_coinc|i~678 at LC1_8_S1
--operation mode is arithmetic

K1L062 = K1_wait_cnt[26] $ !K1L952;

--K1L162 is coinc:inst_coinc|i~678COUT at LC1_8_S1
--operation mode is arithmetic

K1L162 = CARRY(K1_wait_cnt[26] & !K1L952);


--K1L262 is coinc:inst_coinc|i~679 at LC2_8_S1
--operation mode is arithmetic

K1L262 = K1_wait_cnt[27] $ K1L162;

--K1L362 is coinc:inst_coinc|i~679COUT at LC2_8_S1
--operation mode is arithmetic

K1L362 = CARRY(!K1L162 # !K1_wait_cnt[27]);


--K1L462 is coinc:inst_coinc|i~680 at LC3_8_S1
--operation mode is arithmetic

K1L462 = K1_wait_cnt[28] $ !K1L362;

--K1L562 is coinc:inst_coinc|i~680COUT at LC3_8_S1
--operation mode is arithmetic

K1L562 = CARRY(K1_wait_cnt[28] & !K1L362);


--K1L662 is coinc:inst_coinc|i~681 at LC4_8_S1
--operation mode is arithmetic

K1L662 = K1_wait_cnt[29] $ K1L562;

--K1L762 is coinc:inst_coinc|i~681COUT at LC4_8_S1
--operation mode is arithmetic

K1L762 = CARRY(!K1L562 # !K1_wait_cnt[29]);


--K1L862 is coinc:inst_coinc|i~682 at LC5_8_S1
--operation mode is arithmetic

K1L862 = K1_wait_cnt[30] $ !K1L762;

--K1L962 is coinc:inst_coinc|i~682COUT at LC5_8_S1
--operation mode is arithmetic

K1L962 = CARRY(K1_wait_cnt[30] & !K1L762);


--K1L072 is coinc:inst_coinc|i~683 at LC6_8_S1
--operation mode is normal

K1L072 = K1L962 $ K1_wait_cnt[31];


--K1L172 is coinc:inst_coinc|i~684 at LC5_3_X1
--operation mode is arithmetic

K1L172 = K1_cnt[0] $ K1L901;

--K1L272 is coinc:inst_coinc|i~684COUT at LC5_3_X1
--operation mode is arithmetic

K1L272 = CARRY(K1_cnt[0] & K1L901);


--K1L372 is coinc:inst_coinc|i~685 at LC6_3_X1
--operation mode is arithmetic

K1L372 = K1_cnt[1] $ K1L272;

--K1L472 is coinc:inst_coinc|i~685COUT at LC6_3_X1
--operation mode is arithmetic

K1L472 = CARRY(!K1L272 # !K1_cnt[1]);


--K1L572 is coinc:inst_coinc|i~686 at LC7_3_X1
--operation mode is arithmetic

K1L572 = K1_cnt[2] $ !K1L472;

--K1L672 is coinc:inst_coinc|i~686COUT at LC7_3_X1
--operation mode is arithmetic

K1L672 = CARRY(K1_cnt[2] & !K1L472);


--K1L772 is coinc:inst_coinc|i~687 at LC8_3_X1
--operation mode is arithmetic

K1L772 = K1_cnt[3] $ K1L672;

--K1L872 is coinc:inst_coinc|i~687COUT at LC8_3_X1
--operation mode is arithmetic

K1L872 = CARRY(!K1L672 # !K1_cnt[3]);


--K1L972 is coinc:inst_coinc|i~688 at LC9_3_X1
--operation mode is arithmetic

K1L972 = K1_cnt[4] $ !K1L872;

--K1L082 is coinc:inst_coinc|i~688COUT at LC9_3_X1
--operation mode is arithmetic

K1L082 = CARRY(K1_cnt[4] & !K1L872);


--K1L182 is coinc:inst_coinc|i~689 at LC10_3_X1
--operation mode is arithmetic

K1L182 = K1_cnt[5] $ K1L082;

--K1L282 is coinc:inst_coinc|i~689COUT at LC10_3_X1
--operation mode is arithmetic

K1L282 = CARRY(!K1L082 # !K1_cnt[5]);


--K1L382 is coinc:inst_coinc|i~690 at LC1_5_X1
--operation mode is arithmetic

K1L382 = K1_cnt[6] $ !K1L282;

--K1L482 is coinc:inst_coinc|i~690COUT at LC1_5_X1
--operation mode is arithmetic

K1L482 = CARRY(K1_cnt[6] & !K1L282);


--K1L582 is coinc:inst_coinc|i~691 at LC2_5_X1
--operation mode is arithmetic

K1L582 = K1_cnt[7] $ K1L482;

--K1L682 is coinc:inst_coinc|i~691COUT at LC2_5_X1
--operation mode is arithmetic

K1L682 = CARRY(!K1L482 # !K1_cnt[7]);


--K1L782 is coinc:inst_coinc|i~692 at LC3_5_X1
--operation mode is arithmetic

K1L782 = K1_cnt[8] $ !K1L682;

--K1L882 is coinc:inst_coinc|i~692COUT at LC3_5_X1
--operation mode is arithmetic

K1L882 = CARRY(K1_cnt[8] & !K1L682);


--K1L982 is coinc:inst_coinc|i~693 at LC4_5_X1
--operation mode is arithmetic

K1L982 = K1_cnt[9] $ K1L882;

--K1L092 is coinc:inst_coinc|i~693COUT at LC4_5_X1
--operation mode is arithmetic

K1L092 = CARRY(!K1L882 # !K1_cnt[9]);


--K1L192 is coinc:inst_coinc|i~694 at LC5_5_X1
--operation mode is arithmetic

K1L192 = K1_cnt[10] $ !K1L092;

--K1L292 is coinc:inst_coinc|i~694COUT at LC5_5_X1
--operation mode is arithmetic

K1L292 = CARRY(K1_cnt[10] & !K1L092);


--K1L392 is coinc:inst_coinc|i~695 at LC6_5_X1
--operation mode is arithmetic

K1L392 = K1_cnt[11] $ K1L292;

--K1L492 is coinc:inst_coinc|i~695COUT at LC6_5_X1
--operation mode is arithmetic

K1L492 = CARRY(!K1L292 # !K1_cnt[11]);


--K1L592 is coinc:inst_coinc|i~696 at LC7_5_X1
--operation mode is arithmetic

K1L592 = K1_cnt[12] $ !K1L492;

--K1L692 is coinc:inst_coinc|i~696COUT at LC7_5_X1
--operation mode is arithmetic

K1L692 = CARRY(K1_cnt[12] & !K1L492);


--K1L792 is coinc:inst_coinc|i~697 at LC8_5_X1
--operation mode is arithmetic

K1L792 = K1_cnt[13] $ K1L692;

--K1L892 is coinc:inst_coinc|i~697COUT at LC8_5_X1
--operation mode is arithmetic

K1L892 = CARRY(!K1L692 # !K1_cnt[13]);


--K1L992 is coinc:inst_coinc|i~698 at LC9_5_X1
--operation mode is arithmetic

K1L992 = K1_cnt[14] $ !K1L892;

--K1L003 is coinc:inst_coinc|i~698COUT at LC9_5_X1
--operation mode is arithmetic

K1L003 = CARRY(K1_cnt[14] & !K1L892);


--K1L103 is coinc:inst_coinc|i~699 at LC10_5_X1
--operation mode is arithmetic

K1L103 = K1_cnt[15] $ K1L003;

--K1L203 is coinc:inst_coinc|i~699COUT at LC10_5_X1
--operation mode is arithmetic

K1L203 = CARRY(!K1L003 # !K1_cnt[15]);


--K1L303 is coinc:inst_coinc|i~700 at LC1_7_X1
--operation mode is arithmetic

K1L303 = K1_cnt[16] $ !K1L203;

--K1L403 is coinc:inst_coinc|i~700COUT at LC1_7_X1
--operation mode is arithmetic

K1L403 = CARRY(K1_cnt[16] & !K1L203);


--K1L503 is coinc:inst_coinc|i~701 at LC2_7_X1
--operation mode is arithmetic

K1L503 = K1_cnt[17] $ K1L403;

--K1L603 is coinc:inst_coinc|i~701COUT at LC2_7_X1
--operation mode is arithmetic

K1L603 = CARRY(!K1L403 # !K1_cnt[17]);


--K1L703 is coinc:inst_coinc|i~702 at LC3_7_X1
--operation mode is arithmetic

K1L703 = K1_cnt[18] $ !K1L603;

--K1L803 is coinc:inst_coinc|i~702COUT at LC3_7_X1
--operation mode is arithmetic

K1L803 = CARRY(K1_cnt[18] & !K1L603);


--K1L903 is coinc:inst_coinc|i~703 at LC4_7_X1
--operation mode is arithmetic

K1L903 = K1_cnt[19] $ K1L803;

--K1L013 is coinc:inst_coinc|i~703COUT at LC4_7_X1
--operation mode is arithmetic

K1L013 = CARRY(!K1L803 # !K1_cnt[19]);


--K1L113 is coinc:inst_coinc|i~704 at LC5_7_X1
--operation mode is arithmetic

K1L113 = K1_cnt[20] $ !K1L013;

--K1L213 is coinc:inst_coinc|i~704COUT at LC5_7_X1
--operation mode is arithmetic

K1L213 = CARRY(K1_cnt[20] & !K1L013);


--K1L313 is coinc:inst_coinc|i~705 at LC6_7_X1
--operation mode is arithmetic

K1L313 = K1_cnt[21] $ K1L213;

--K1L413 is coinc:inst_coinc|i~705COUT at LC6_7_X1
--operation mode is arithmetic

K1L413 = CARRY(!K1L213 # !K1_cnt[21]);


--K1L513 is coinc:inst_coinc|i~706 at LC7_7_X1
--operation mode is arithmetic

K1L513 = K1_cnt[22] $ !K1L413;

--K1L613 is coinc:inst_coinc|i~706COUT at LC7_7_X1
--operation mode is arithmetic

K1L613 = CARRY(K1_cnt[22] & !K1L413);


--K1L713 is coinc:inst_coinc|i~707 at LC8_7_X1
--operation mode is arithmetic

K1L713 = K1_cnt[23] $ K1L613;

--K1L813 is coinc:inst_coinc|i~707COUT at LC8_7_X1
--operation mode is arithmetic

K1L813 = CARRY(!K1L613 # !K1_cnt[23]);


--K1L913 is coinc:inst_coinc|i~708 at LC9_7_X1
--operation mode is arithmetic

K1L913 = K1_cnt[24] $ !K1L813;

--K1L023 is coinc:inst_coinc|i~708COUT at LC9_7_X1
--operation mode is arithmetic

K1L023 = CARRY(K1_cnt[24] & !K1L813);


--K1L123 is coinc:inst_coinc|i~709 at LC10_7_X1
--operation mode is arithmetic

K1L123 = K1_cnt[25] $ K1L023;

--K1L223 is coinc:inst_coinc|i~709COUT at LC10_7_X1
--operation mode is arithmetic

K1L223 = CARRY(!K1L023 # !K1_cnt[25]);


--K1L323 is coinc:inst_coinc|i~710 at LC1_9_X1
--operation mode is arithmetic

K1L323 = K1_cnt[26] $ !K1L223;

--K1L423 is coinc:inst_coinc|i~710COUT at LC1_9_X1
--operation mode is arithmetic

K1L423 = CARRY(K1_cnt[26] & !K1L223);


--K1L523 is coinc:inst_coinc|i~711 at LC2_9_X1
--operation mode is arithmetic

K1L523 = K1_cnt[27] $ K1L423;

--K1L623 is coinc:inst_coinc|i~711COUT at LC2_9_X1
--operation mode is arithmetic

K1L623 = CARRY(!K1L423 # !K1_cnt[27]);


--K1L723 is coinc:inst_coinc|i~712 at LC3_9_X1
--operation mode is arithmetic

K1L723 = K1_cnt[28] $ !K1L623;

--K1L823 is coinc:inst_coinc|i~712COUT at LC3_9_X1
--operation mode is arithmetic

K1L823 = CARRY(K1_cnt[28] & !K1L623);


--K1L923 is coinc:inst_coinc|i~713 at LC4_9_X1
--operation mode is arithmetic

K1L923 = K1_cnt[29] $ K1L823;

--K1L033 is coinc:inst_coinc|i~713COUT at LC4_9_X1
--operation mode is arithmetic

K1L033 = CARRY(!K1L823 # !K1_cnt[29]);


--K1L133 is coinc:inst_coinc|i~714 at LC5_9_X1
--operation mode is arithmetic

K1L133 = K1_cnt[30] $ !K1L033;

--K1L233 is coinc:inst_coinc|i~714COUT at LC5_9_X1
--operation mode is arithmetic

K1L233 = CARRY(K1_cnt[30] & !K1L033);


--K1L333 is coinc:inst_coinc|i~715 at LC6_9_X1
--operation mode is normal

K1L333 = K1L233 $ K1_cnt[31];


--P1_cntXms[0] is hit_counter:inst_hit_counter|cntXms[0] at LC5_5_M2
--operation mode is counter

P1_cntXms[0]_lut_out = !P1_cntXms[0];
P1_cntXms[0]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[0]_lut_out);
P1_cntXms[0] = DFFE(P1_cntXms[0]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L3 is hit_counter:inst_hit_counter|cntXms[0]~COUT at LC5_5_M2
--operation mode is counter

P1L3 = CARRY(P1_cntXms[0]);


--P1_cntXms[1] is hit_counter:inst_hit_counter|cntXms[1] at LC6_5_M2
--operation mode is counter

P1_cntXms[1]_lut_out = P1_cntXms[1] $ !P1L3;
P1_cntXms[1]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[1]_lut_out);
P1_cntXms[1] = DFFE(P1_cntXms[1]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L5 is hit_counter:inst_hit_counter|cntXms[1]~COUT at LC6_5_M2
--operation mode is counter

P1L5 = CARRY(!P1_cntXms[1] & !P1L3);


--P1_cntXms[2] is hit_counter:inst_hit_counter|cntXms[2] at LC7_5_M2
--operation mode is counter

P1_cntXms[2]_lut_out = P1_cntXms[2] $ P1L5;
P1_cntXms[2]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[2]_lut_out);
P1_cntXms[2] = DFFE(P1_cntXms[2]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L7 is hit_counter:inst_hit_counter|cntXms[2]~COUT at LC7_5_M2
--operation mode is counter

P1L7 = CARRY(P1_cntXms[2] # !P1L5);


--P1_cntXms[3] is hit_counter:inst_hit_counter|cntXms[3] at LC8_5_M2
--operation mode is counter

P1_cntXms[3]_lut_out = P1_cntXms[3] $ !P1L7;
P1_cntXms[3]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[3]_lut_out);
P1_cntXms[3] = DFFE(P1_cntXms[3]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L9 is hit_counter:inst_hit_counter|cntXms[3]~COUT at LC8_5_M2
--operation mode is counter

P1L9 = CARRY(!P1_cntXms[3] & !P1L7);


--P1_cntXms[4] is hit_counter:inst_hit_counter|cntXms[4] at LC9_5_M2
--operation mode is counter

P1_cntXms[4]_lut_out = P1_cntXms[4] $ P1L9;
P1_cntXms[4]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[4]_lut_out);
P1_cntXms[4] = DFFE(P1_cntXms[4]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L11 is hit_counter:inst_hit_counter|cntXms[4]~COUT at LC9_5_M2
--operation mode is counter

P1L11 = CARRY(P1_cntXms[4] # !P1L9);


--P1_cntXms[5] is hit_counter:inst_hit_counter|cntXms[5] at LC10_5_M2
--operation mode is counter

P1_cntXms[5]_lut_out = P1_cntXms[5] $ !P1L11;
P1_cntXms[5]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[5]_lut_out);
P1_cntXms[5] = DFFE(P1_cntXms[5]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L31 is hit_counter:inst_hit_counter|cntXms[5]~COUT at LC10_5_M2
--operation mode is counter

P1L31 = CARRY(!P1_cntXms[5] & !P1L11);


--P1_cntXms[6] is hit_counter:inst_hit_counter|cntXms[6] at LC1_7_M2
--operation mode is counter

P1_cntXms[6]_lut_out = P1_cntXms[6] $ P1L31;
P1_cntXms[6]_sload_eqn = (P1L76 & Y1_command_4_local[8]) # (!P1L76 & P1_cntXms[6]_lut_out);
P1_cntXms[6] = DFFE(P1_cntXms[6]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L51 is hit_counter:inst_hit_counter|cntXms[6]~COUT at LC1_7_M2
--operation mode is counter

P1L51 = CARRY(P1_cntXms[6] # !P1L31);


--P1_cntXms[7] is hit_counter:inst_hit_counter|cntXms[7] at LC2_7_M2
--operation mode is counter

P1_cntXms[7]_lut_out = P1_cntXms[7] $ !P1L51;
P1_cntXms[7]_sload_eqn = (P1L76 & Y1_command_4_local[8]) # (!P1L76 & P1_cntXms[7]_lut_out);
P1_cntXms[7] = DFFE(P1_cntXms[7]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L71 is hit_counter:inst_hit_counter|cntXms[7]~COUT at LC2_7_M2
--operation mode is counter

P1L71 = CARRY(P1_cntXms[7] & !P1L51);


--P1_cntXms[8] is hit_counter:inst_hit_counter|cntXms[8] at LC3_7_M2
--operation mode is counter

P1_cntXms[8]_lut_out = P1_cntXms[8] $ P1L71;
P1_cntXms[8]_sload_eqn = (P1L76 & Y1_command_4_local[8]) # (!P1L76 & P1_cntXms[8]_lut_out);
P1_cntXms[8] = DFFE(P1_cntXms[8]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L91 is hit_counter:inst_hit_counter|cntXms[8]~COUT at LC3_7_M2
--operation mode is counter

P1L91 = CARRY(P1_cntXms[8] # !P1L71);


--P1_cntXms[9] is hit_counter:inst_hit_counter|cntXms[9] at LC4_7_M2
--operation mode is counter

P1_cntXms[9]_lut_out = P1_cntXms[9] $ !P1L91;
P1_cntXms[9]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[9]_lut_out);
P1_cntXms[9] = DFFE(P1_cntXms[9]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L12 is hit_counter:inst_hit_counter|cntXms[9]~COUT at LC4_7_M2
--operation mode is counter

P1L12 = CARRY(!P1_cntXms[9] & !P1L91);


--P1_cntXms[10] is hit_counter:inst_hit_counter|cntXms[10] at LC5_7_M2
--operation mode is counter

P1_cntXms[10]_lut_out = P1_cntXms[10] $ P1L12;
P1_cntXms[10]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[10]_lut_out);
P1_cntXms[10] = DFFE(P1_cntXms[10]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L32 is hit_counter:inst_hit_counter|cntXms[10]~COUT at LC5_7_M2
--operation mode is counter

P1L32 = CARRY(!P1L12 # !P1_cntXms[10]);


--P1_cntXms[11] is hit_counter:inst_hit_counter|cntXms[11] at LC6_7_M2
--operation mode is counter

P1_cntXms[11]_lut_out = P1_cntXms[11] $ !P1L32;
P1_cntXms[11]_sload_eqn = (P1L76 & Y1_command_4_local[8]) # (!P1L76 & P1_cntXms[11]_lut_out);
P1_cntXms[11] = DFFE(P1_cntXms[11]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L52 is hit_counter:inst_hit_counter|cntXms[11]~COUT at LC6_7_M2
--operation mode is counter

P1L52 = CARRY(!P1_cntXms[11] & !P1L32);


--P1_cntXms[12] is hit_counter:inst_hit_counter|cntXms[12] at LC7_7_M2
--operation mode is counter

P1_cntXms[12]_lut_out = P1_cntXms[12] $ P1L52;
P1_cntXms[12]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[12]_lut_out);
P1_cntXms[12] = DFFE(P1_cntXms[12]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L72 is hit_counter:inst_hit_counter|cntXms[12]~COUT at LC7_7_M2
--operation mode is counter

P1L72 = CARRY(P1_cntXms[12] # !P1L52);


--P1_cntXms[13] is hit_counter:inst_hit_counter|cntXms[13] at LC8_7_M2
--operation mode is counter

P1_cntXms[13]_lut_out = P1_cntXms[13] $ !P1L72;
P1_cntXms[13]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[13]_lut_out);
P1_cntXms[13] = DFFE(P1_cntXms[13]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L92 is hit_counter:inst_hit_counter|cntXms[13]~COUT at LC8_7_M2
--operation mode is counter

P1L92 = CARRY(!P1_cntXms[13] & !P1L72);


--P1_cntXms[14] is hit_counter:inst_hit_counter|cntXms[14] at LC9_7_M2
--operation mode is counter

P1_cntXms[14]_lut_out = P1_cntXms[14] $ P1L92;
P1_cntXms[14]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[14]_lut_out);
P1_cntXms[14] = DFFE(P1_cntXms[14]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L13 is hit_counter:inst_hit_counter|cntXms[14]~COUT at LC9_7_M2
--operation mode is counter

P1L13 = CARRY(P1_cntXms[14] # !P1L92);


--P1_cntXms[15] is hit_counter:inst_hit_counter|cntXms[15] at LC10_7_M2
--operation mode is counter

P1_cntXms[15]_lut_out = P1_cntXms[15] $ !P1L13;
P1_cntXms[15]_sload_eqn = (P1L76 & Y1_command_4_local[8]) # (!P1L76 & P1_cntXms[15]_lut_out);
P1_cntXms[15] = DFFE(P1_cntXms[15]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L33 is hit_counter:inst_hit_counter|cntXms[15]~COUT at LC10_7_M2
--operation mode is counter

P1L33 = CARRY(P1_cntXms[15] & !P1L13);


--P1_cntXms[16] is hit_counter:inst_hit_counter|cntXms[16] at LC1_9_M2
--operation mode is counter

P1_cntXms[16]_lut_out = P1_cntXms[16] $ P1L33;
P1_cntXms[16]_sload_eqn = (P1L76 & Y1_command_4_local[8]) # (!P1L76 & P1_cntXms[16]_lut_out);
P1_cntXms[16] = DFFE(P1_cntXms[16]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L53 is hit_counter:inst_hit_counter|cntXms[16]~COUT at LC1_9_M2
--operation mode is counter

P1L53 = CARRY(P1_cntXms[16] # !P1L33);


--P1_cntXms[17] is hit_counter:inst_hit_counter|cntXms[17] at LC2_9_M2
--operation mode is counter

P1_cntXms[17]_lut_out = P1_cntXms[17] $ !P1L53;
P1_cntXms[17]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[17]_lut_out);
P1_cntXms[17] = DFFE(P1_cntXms[17]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L73 is hit_counter:inst_hit_counter|cntXms[17]~COUT at LC2_9_M2
--operation mode is counter

P1L73 = CARRY(P1_cntXms[17] & !P1L53);


--P1_cntXms[18] is hit_counter:inst_hit_counter|cntXms[18] at LC3_9_M2
--operation mode is counter

P1_cntXms[18]_lut_out = P1_cntXms[18] $ P1L73;
P1_cntXms[18]_sload_eqn = (P1L76 & Y1_command_4_local[8]) # (!P1L76 & P1_cntXms[18]_lut_out);
P1_cntXms[18] = DFFE(P1_cntXms[18]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L93 is hit_counter:inst_hit_counter|cntXms[18]~COUT at LC3_9_M2
--operation mode is counter

P1L93 = CARRY(!P1L73 # !P1_cntXms[18]);


--P1_cntXms[19] is hit_counter:inst_hit_counter|cntXms[19] at LC4_9_M2
--operation mode is counter

P1_cntXms[19]_lut_out = P1_cntXms[19] $ !P1L93;
P1_cntXms[19]_sload_eqn = (P1L76 & Y1_command_4_local[8]) # (!P1L76 & P1_cntXms[19]_lut_out);
P1_cntXms[19] = DFFE(P1_cntXms[19]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L14 is hit_counter:inst_hit_counter|cntXms[19]~COUT at LC4_9_M2
--operation mode is counter

P1L14 = CARRY(P1_cntXms[19] & !P1L93);


--P1_cntXms[20] is hit_counter:inst_hit_counter|cntXms[20] at LC5_9_M2
--operation mode is counter

P1_cntXms[20]_lut_out = P1_cntXms[20] $ P1L14;
P1_cntXms[20]_sload_eqn = (P1L76 & Y1_command_4_local[8]) # (!P1L76 & P1_cntXms[20]_lut_out);
P1_cntXms[20] = DFFE(P1_cntXms[20]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L34 is hit_counter:inst_hit_counter|cntXms[20]~COUT at LC5_9_M2
--operation mode is counter

P1L34 = CARRY(!P1L14 # !P1_cntXms[20]);


--P1_cntXms[21] is hit_counter:inst_hit_counter|cntXms[21] at LC6_9_M2
--operation mode is counter

P1_cntXms[21]_lut_out = P1_cntXms[21] $ !P1L34;
P1_cntXms[21]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[21]_lut_out);
P1_cntXms[21] = DFFE(P1_cntXms[21]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L54 is hit_counter:inst_hit_counter|cntXms[21]~COUT at LC6_9_M2
--operation mode is counter

P1L54 = CARRY(!P1_cntXms[21] & !P1L34);


--P1_cntXms[22] is hit_counter:inst_hit_counter|cntXms[22] at LC7_9_M2
--operation mode is counter

P1_cntXms[22]_lut_out = P1_cntXms[22] $ P1L54;
P1_cntXms[22]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[22]_lut_out);
P1_cntXms[22] = DFFE(P1_cntXms[22]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L74 is hit_counter:inst_hit_counter|cntXms[22]~COUT at LC7_9_M2
--operation mode is counter

P1L74 = CARRY(P1_cntXms[22] # !P1L54);


--P1_cntXms[23] is hit_counter:inst_hit_counter|cntXms[23] at LC8_9_M2
--operation mode is counter

P1_cntXms[23]_lut_out = P1_cntXms[23] $ !P1L74;
P1_cntXms[23]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[23]_lut_out);
P1_cntXms[23] = DFFE(P1_cntXms[23]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L94 is hit_counter:inst_hit_counter|cntXms[23]~COUT at LC8_9_M2
--operation mode is counter

P1L94 = CARRY(!P1_cntXms[23] & !P1L74);


--P1_cntXms[24] is hit_counter:inst_hit_counter|cntXms[24] at LC9_9_M2
--operation mode is counter

P1_cntXms[24]_lut_out = P1_cntXms[24] $ P1L94;
P1_cntXms[24]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[24]_lut_out);
P1_cntXms[24] = DFFE(P1_cntXms[24]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L15 is hit_counter:inst_hit_counter|cntXms[24]~COUT at LC9_9_M2
--operation mode is counter

P1L15 = CARRY(P1_cntXms[24] # !P1L94);


--P1_cntXms[25] is hit_counter:inst_hit_counter|cntXms[25] at LC10_9_M2
--operation mode is counter

P1_cntXms[25]_lut_out = P1_cntXms[25] $ !P1L15;
P1_cntXms[25]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[25]_lut_out);
P1_cntXms[25] = DFFE(P1_cntXms[25]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L35 is hit_counter:inst_hit_counter|cntXms[25]~COUT at LC10_9_M2
--operation mode is counter

P1L35 = CARRY(!P1_cntXms[25] & !P1L15);


--P1_cntXms[26] is hit_counter:inst_hit_counter|cntXms[26] at LC1_11_M2
--operation mode is counter

P1_cntXms[26]_lut_out = P1_cntXms[26] $ P1L35;
P1_cntXms[26]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[26]_lut_out);
P1_cntXms[26] = DFFE(P1_cntXms[26]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L55 is hit_counter:inst_hit_counter|cntXms[26]~COUT at LC1_11_M2
--operation mode is counter

P1L55 = CARRY(P1_cntXms[26] # !P1L35);


--P1_cntXms[27] is hit_counter:inst_hit_counter|cntXms[27] at LC2_11_M2
--operation mode is counter

P1_cntXms[27]_lut_out = P1_cntXms[27] $ !P1L55;
P1_cntXms[27]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[27]_lut_out);
P1_cntXms[27] = DFFE(P1_cntXms[27]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L75 is hit_counter:inst_hit_counter|cntXms[27]~COUT at LC2_11_M2
--operation mode is counter

P1L75 = CARRY(!P1_cntXms[27] & !P1L55);


--P1_cntXms[28] is hit_counter:inst_hit_counter|cntXms[28] at LC3_11_M2
--operation mode is counter

P1_cntXms[28]_lut_out = P1_cntXms[28] $ P1L75;
P1_cntXms[28]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[28]_lut_out);
P1_cntXms[28] = DFFE(P1_cntXms[28]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L95 is hit_counter:inst_hit_counter|cntXms[28]~COUT at LC3_11_M2
--operation mode is counter

P1L95 = CARRY(P1_cntXms[28] # !P1L75);


--P1_cntXms[29] is hit_counter:inst_hit_counter|cntXms[29] at LC4_11_M2
--operation mode is counter

P1_cntXms[29]_lut_out = P1_cntXms[29] $ !P1L95;
P1_cntXms[29]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[29]_lut_out);
P1_cntXms[29] = DFFE(P1_cntXms[29]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L16 is hit_counter:inst_hit_counter|cntXms[29]~COUT at LC4_11_M2
--operation mode is counter

P1L16 = CARRY(!P1_cntXms[29] & !P1L95);


--P1_cntXms[30] is hit_counter:inst_hit_counter|cntXms[30] at LC5_11_M2
--operation mode is counter

P1_cntXms[30]_lut_out = P1_cntXms[30] $ P1L16;
P1_cntXms[30]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[30]_lut_out);
P1_cntXms[30] = DFFE(P1_cntXms[30]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--P1L36 is hit_counter:inst_hit_counter|cntXms[30]~COUT at LC5_11_M2
--operation mode is counter

P1L36 = CARRY(P1_cntXms[30] # !P1L16);


--P1_cntXms[31] is hit_counter:inst_hit_counter|cntXms[31] at LC6_11_M2
--operation mode is normal

P1_cntXms[31]_lut_out = P1_cntXms[31] $ !P1L36;
P1_cntXms[31]_sload_eqn = (P1L76 & ~GND) # (!P1L76 & P1_cntXms[31]_lut_out);
P1_cntXms[31] = DFFE(P1_cntXms[31]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Q1_cntXms[0] is hit_counter_ff:inst_hit_counter_ff|cntXms[0] at LC5_6_B4
--operation mode is counter

Q1_cntXms[0]_lut_out = !Q1_cntXms[0];
Q1_cntXms[0]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[0]_lut_out);
Q1_cntXms[0] = DFFE(Q1_cntXms[0]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L3 is hit_counter_ff:inst_hit_counter_ff|cntXms[0]~COUT at LC5_6_B4
--operation mode is counter

Q1L3 = CARRY(Q1_cntXms[0]);


--Q1_cntXms[1] is hit_counter_ff:inst_hit_counter_ff|cntXms[1] at LC6_6_B4
--operation mode is counter

Q1_cntXms[1]_lut_out = Q1_cntXms[1] $ !Q1L3;
Q1_cntXms[1]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[1]_lut_out);
Q1_cntXms[1] = DFFE(Q1_cntXms[1]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L5 is hit_counter_ff:inst_hit_counter_ff|cntXms[1]~COUT at LC6_6_B4
--operation mode is counter

Q1L5 = CARRY(!Q1_cntXms[1] & !Q1L3);


--Q1_cntXms[2] is hit_counter_ff:inst_hit_counter_ff|cntXms[2] at LC7_6_B4
--operation mode is counter

Q1_cntXms[2]_lut_out = Q1_cntXms[2] $ Q1L5;
Q1_cntXms[2]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[2]_lut_out);
Q1_cntXms[2] = DFFE(Q1_cntXms[2]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L7 is hit_counter_ff:inst_hit_counter_ff|cntXms[2]~COUT at LC7_6_B4
--operation mode is counter

Q1L7 = CARRY(Q1_cntXms[2] # !Q1L5);


--Q1_cntXms[3] is hit_counter_ff:inst_hit_counter_ff|cntXms[3] at LC8_6_B4
--operation mode is counter

Q1_cntXms[3]_lut_out = Q1_cntXms[3] $ !Q1L7;
Q1_cntXms[3]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[3]_lut_out);
Q1_cntXms[3] = DFFE(Q1_cntXms[3]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L9 is hit_counter_ff:inst_hit_counter_ff|cntXms[3]~COUT at LC8_6_B4
--operation mode is counter

Q1L9 = CARRY(!Q1_cntXms[3] & !Q1L7);


--Q1_cntXms[4] is hit_counter_ff:inst_hit_counter_ff|cntXms[4] at LC9_6_B4
--operation mode is counter

Q1_cntXms[4]_lut_out = Q1_cntXms[4] $ Q1L9;
Q1_cntXms[4]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[4]_lut_out);
Q1_cntXms[4] = DFFE(Q1_cntXms[4]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L11 is hit_counter_ff:inst_hit_counter_ff|cntXms[4]~COUT at LC9_6_B4
--operation mode is counter

Q1L11 = CARRY(Q1_cntXms[4] # !Q1L9);


--Q1_cntXms[5] is hit_counter_ff:inst_hit_counter_ff|cntXms[5] at LC10_6_B4
--operation mode is counter

Q1_cntXms[5]_lut_out = Q1_cntXms[5] $ !Q1L11;
Q1_cntXms[5]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[5]_lut_out);
Q1_cntXms[5] = DFFE(Q1_cntXms[5]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L31 is hit_counter_ff:inst_hit_counter_ff|cntXms[5]~COUT at LC10_6_B4
--operation mode is counter

Q1L31 = CARRY(!Q1_cntXms[5] & !Q1L11);


--Q1_cntXms[6] is hit_counter_ff:inst_hit_counter_ff|cntXms[6] at LC1_8_B4
--operation mode is counter

Q1_cntXms[6]_lut_out = Q1_cntXms[6] $ Q1L31;
Q1_cntXms[6]_sload_eqn = (Q1L86 & Y1_command_4_local[8]) # (!Q1L86 & Q1_cntXms[6]_lut_out);
Q1_cntXms[6] = DFFE(Q1_cntXms[6]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L51 is hit_counter_ff:inst_hit_counter_ff|cntXms[6]~COUT at LC1_8_B4
--operation mode is counter

Q1L51 = CARRY(Q1_cntXms[6] # !Q1L31);


--Q1_cntXms[7] is hit_counter_ff:inst_hit_counter_ff|cntXms[7] at LC2_8_B4
--operation mode is counter

Q1_cntXms[7]_lut_out = Q1_cntXms[7] $ !Q1L51;
Q1_cntXms[7]_sload_eqn = (Q1L86 & Y1_command_4_local[8]) # (!Q1L86 & Q1_cntXms[7]_lut_out);
Q1_cntXms[7] = DFFE(Q1_cntXms[7]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L71 is hit_counter_ff:inst_hit_counter_ff|cntXms[7]~COUT at LC2_8_B4
--operation mode is counter

Q1L71 = CARRY(Q1_cntXms[7] & !Q1L51);


--Q1_cntXms[8] is hit_counter_ff:inst_hit_counter_ff|cntXms[8] at LC3_8_B4
--operation mode is counter

Q1_cntXms[8]_lut_out = Q1_cntXms[8] $ Q1L71;
Q1_cntXms[8]_sload_eqn = (Q1L86 & Y1_command_4_local[8]) # (!Q1L86 & Q1_cntXms[8]_lut_out);
Q1_cntXms[8] = DFFE(Q1_cntXms[8]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L91 is hit_counter_ff:inst_hit_counter_ff|cntXms[8]~COUT at LC3_8_B4
--operation mode is counter

Q1L91 = CARRY(Q1_cntXms[8] # !Q1L71);


--Q1_cntXms[9] is hit_counter_ff:inst_hit_counter_ff|cntXms[9] at LC4_8_B4
--operation mode is counter

Q1_cntXms[9]_lut_out = Q1_cntXms[9] $ !Q1L91;
Q1_cntXms[9]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[9]_lut_out);
Q1_cntXms[9] = DFFE(Q1_cntXms[9]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L12 is hit_counter_ff:inst_hit_counter_ff|cntXms[9]~COUT at LC4_8_B4
--operation mode is counter

Q1L12 = CARRY(!Q1_cntXms[9] & !Q1L91);


--Q1_cntXms[10] is hit_counter_ff:inst_hit_counter_ff|cntXms[10] at LC5_8_B4
--operation mode is counter

Q1_cntXms[10]_lut_out = Q1_cntXms[10] $ Q1L12;
Q1_cntXms[10]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[10]_lut_out);
Q1_cntXms[10] = DFFE(Q1_cntXms[10]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L32 is hit_counter_ff:inst_hit_counter_ff|cntXms[10]~COUT at LC5_8_B4
--operation mode is counter

Q1L32 = CARRY(!Q1L12 # !Q1_cntXms[10]);


--Q1_cntXms[11] is hit_counter_ff:inst_hit_counter_ff|cntXms[11] at LC6_8_B4
--operation mode is counter

Q1_cntXms[11]_lut_out = Q1_cntXms[11] $ !Q1L32;
Q1_cntXms[11]_sload_eqn = (Q1L86 & Y1_command_4_local[8]) # (!Q1L86 & Q1_cntXms[11]_lut_out);
Q1_cntXms[11] = DFFE(Q1_cntXms[11]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L52 is hit_counter_ff:inst_hit_counter_ff|cntXms[11]~COUT at LC6_8_B4
--operation mode is counter

Q1L52 = CARRY(!Q1_cntXms[11] & !Q1L32);


--Q1_cntXms[12] is hit_counter_ff:inst_hit_counter_ff|cntXms[12] at LC7_8_B4
--operation mode is counter

Q1_cntXms[12]_lut_out = Q1_cntXms[12] $ Q1L52;
Q1_cntXms[12]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[12]_lut_out);
Q1_cntXms[12] = DFFE(Q1_cntXms[12]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L72 is hit_counter_ff:inst_hit_counter_ff|cntXms[12]~COUT at LC7_8_B4
--operation mode is counter

Q1L72 = CARRY(Q1_cntXms[12] # !Q1L52);


--Q1_cntXms[13] is hit_counter_ff:inst_hit_counter_ff|cntXms[13] at LC8_8_B4
--operation mode is counter

Q1_cntXms[13]_lut_out = Q1_cntXms[13] $ !Q1L72;
Q1_cntXms[13]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[13]_lut_out);
Q1_cntXms[13] = DFFE(Q1_cntXms[13]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L92 is hit_counter_ff:inst_hit_counter_ff|cntXms[13]~COUT at LC8_8_B4
--operation mode is counter

Q1L92 = CARRY(!Q1_cntXms[13] & !Q1L72);


--Q1_cntXms[14] is hit_counter_ff:inst_hit_counter_ff|cntXms[14] at LC9_8_B4
--operation mode is counter

Q1_cntXms[14]_lut_out = Q1_cntXms[14] $ Q1L92;
Q1_cntXms[14]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[14]_lut_out);
Q1_cntXms[14] = DFFE(Q1_cntXms[14]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L13 is hit_counter_ff:inst_hit_counter_ff|cntXms[14]~COUT at LC9_8_B4
--operation mode is counter

Q1L13 = CARRY(Q1_cntXms[14] # !Q1L92);


--Q1_cntXms[15] is hit_counter_ff:inst_hit_counter_ff|cntXms[15] at LC10_8_B4
--operation mode is counter

Q1_cntXms[15]_lut_out = Q1_cntXms[15] $ !Q1L13;
Q1_cntXms[15]_sload_eqn = (Q1L86 & Y1_command_4_local[8]) # (!Q1L86 & Q1_cntXms[15]_lut_out);
Q1_cntXms[15] = DFFE(Q1_cntXms[15]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L33 is hit_counter_ff:inst_hit_counter_ff|cntXms[15]~COUT at LC10_8_B4
--operation mode is counter

Q1L33 = CARRY(Q1_cntXms[15] & !Q1L13);


--Q1_cntXms[16] is hit_counter_ff:inst_hit_counter_ff|cntXms[16] at LC1_10_B4
--operation mode is counter

Q1_cntXms[16]_lut_out = Q1_cntXms[16] $ Q1L33;
Q1_cntXms[16]_sload_eqn = (Q1L86 & Y1_command_4_local[8]) # (!Q1L86 & Q1_cntXms[16]_lut_out);
Q1_cntXms[16] = DFFE(Q1_cntXms[16]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L53 is hit_counter_ff:inst_hit_counter_ff|cntXms[16]~COUT at LC1_10_B4
--operation mode is counter

Q1L53 = CARRY(Q1_cntXms[16] # !Q1L33);


--Q1_cntXms[17] is hit_counter_ff:inst_hit_counter_ff|cntXms[17] at LC2_10_B4
--operation mode is counter

Q1_cntXms[17]_lut_out = Q1_cntXms[17] $ !Q1L53;
Q1_cntXms[17]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[17]_lut_out);
Q1_cntXms[17] = DFFE(Q1_cntXms[17]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L73 is hit_counter_ff:inst_hit_counter_ff|cntXms[17]~COUT at LC2_10_B4
--operation mode is counter

Q1L73 = CARRY(Q1_cntXms[17] & !Q1L53);


--Q1_cntXms[18] is hit_counter_ff:inst_hit_counter_ff|cntXms[18] at LC3_10_B4
--operation mode is counter

Q1_cntXms[18]_lut_out = Q1_cntXms[18] $ Q1L73;
Q1_cntXms[18]_sload_eqn = (Q1L86 & Y1_command_4_local[8]) # (!Q1L86 & Q1_cntXms[18]_lut_out);
Q1_cntXms[18] = DFFE(Q1_cntXms[18]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L93 is hit_counter_ff:inst_hit_counter_ff|cntXms[18]~COUT at LC3_10_B4
--operation mode is counter

Q1L93 = CARRY(!Q1L73 # !Q1_cntXms[18]);


--Q1_cntXms[19] is hit_counter_ff:inst_hit_counter_ff|cntXms[19] at LC4_10_B4
--operation mode is counter

Q1_cntXms[19]_lut_out = Q1_cntXms[19] $ !Q1L93;
Q1_cntXms[19]_sload_eqn = (Q1L86 & Y1_command_4_local[8]) # (!Q1L86 & Q1_cntXms[19]_lut_out);
Q1_cntXms[19] = DFFE(Q1_cntXms[19]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L14 is hit_counter_ff:inst_hit_counter_ff|cntXms[19]~COUT at LC4_10_B4
--operation mode is counter

Q1L14 = CARRY(Q1_cntXms[19] & !Q1L93);


--Q1_cntXms[20] is hit_counter_ff:inst_hit_counter_ff|cntXms[20] at LC5_10_B4
--operation mode is counter

Q1_cntXms[20]_lut_out = Q1_cntXms[20] $ Q1L14;
Q1_cntXms[20]_sload_eqn = (Q1L86 & Y1_command_4_local[8]) # (!Q1L86 & Q1_cntXms[20]_lut_out);
Q1_cntXms[20] = DFFE(Q1_cntXms[20]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L34 is hit_counter_ff:inst_hit_counter_ff|cntXms[20]~COUT at LC5_10_B4
--operation mode is counter

Q1L34 = CARRY(!Q1L14 # !Q1_cntXms[20]);


--Q1_cntXms[21] is hit_counter_ff:inst_hit_counter_ff|cntXms[21] at LC6_10_B4
--operation mode is counter

Q1_cntXms[21]_lut_out = Q1_cntXms[21] $ !Q1L34;
Q1_cntXms[21]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[21]_lut_out);
Q1_cntXms[21] = DFFE(Q1_cntXms[21]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L54 is hit_counter_ff:inst_hit_counter_ff|cntXms[21]~COUT at LC6_10_B4
--operation mode is counter

Q1L54 = CARRY(!Q1_cntXms[21] & !Q1L34);


--Q1_cntXms[22] is hit_counter_ff:inst_hit_counter_ff|cntXms[22] at LC7_10_B4
--operation mode is counter

Q1_cntXms[22]_lut_out = Q1_cntXms[22] $ Q1L54;
Q1_cntXms[22]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[22]_lut_out);
Q1_cntXms[22] = DFFE(Q1_cntXms[22]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L74 is hit_counter_ff:inst_hit_counter_ff|cntXms[22]~COUT at LC7_10_B4
--operation mode is counter

Q1L74 = CARRY(Q1_cntXms[22] # !Q1L54);


--Q1_cntXms[23] is hit_counter_ff:inst_hit_counter_ff|cntXms[23] at LC8_10_B4
--operation mode is counter

Q1_cntXms[23]_lut_out = Q1_cntXms[23] $ !Q1L74;
Q1_cntXms[23]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[23]_lut_out);
Q1_cntXms[23] = DFFE(Q1_cntXms[23]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L94 is hit_counter_ff:inst_hit_counter_ff|cntXms[23]~COUT at LC8_10_B4
--operation mode is counter

Q1L94 = CARRY(!Q1_cntXms[23] & !Q1L74);


--Q1_cntXms[24] is hit_counter_ff:inst_hit_counter_ff|cntXms[24] at LC9_10_B4
--operation mode is counter

Q1_cntXms[24]_lut_out = Q1_cntXms[24] $ Q1L94;
Q1_cntXms[24]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[24]_lut_out);
Q1_cntXms[24] = DFFE(Q1_cntXms[24]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L15 is hit_counter_ff:inst_hit_counter_ff|cntXms[24]~COUT at LC9_10_B4
--operation mode is counter

Q1L15 = CARRY(Q1_cntXms[24] # !Q1L94);


--Q1_cntXms[25] is hit_counter_ff:inst_hit_counter_ff|cntXms[25] at LC10_10_B4
--operation mode is counter

Q1_cntXms[25]_lut_out = Q1_cntXms[25] $ !Q1L15;
Q1_cntXms[25]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[25]_lut_out);
Q1_cntXms[25] = DFFE(Q1_cntXms[25]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L35 is hit_counter_ff:inst_hit_counter_ff|cntXms[25]~COUT at LC10_10_B4
--operation mode is counter

Q1L35 = CARRY(!Q1_cntXms[25] & !Q1L15);


--Q1_cntXms[26] is hit_counter_ff:inst_hit_counter_ff|cntXms[26] at LC1_12_B4
--operation mode is counter

Q1_cntXms[26]_lut_out = Q1_cntXms[26] $ Q1L35;
Q1_cntXms[26]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[26]_lut_out);
Q1_cntXms[26] = DFFE(Q1_cntXms[26]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L55 is hit_counter_ff:inst_hit_counter_ff|cntXms[26]~COUT at LC1_12_B4
--operation mode is counter

Q1L55 = CARRY(Q1_cntXms[26] # !Q1L35);


--Q1_cntXms[27] is hit_counter_ff:inst_hit_counter_ff|cntXms[27] at LC2_12_B4
--operation mode is counter

Q1_cntXms[27]_lut_out = Q1_cntXms[27] $ !Q1L55;
Q1_cntXms[27]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[27]_lut_out);
Q1_cntXms[27] = DFFE(Q1_cntXms[27]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L75 is hit_counter_ff:inst_hit_counter_ff|cntXms[27]~COUT at LC2_12_B4
--operation mode is counter

Q1L75 = CARRY(!Q1_cntXms[27] & !Q1L55);


--Q1_cntXms[28] is hit_counter_ff:inst_hit_counter_ff|cntXms[28] at LC3_12_B4
--operation mode is counter

Q1_cntXms[28]_lut_out = Q1_cntXms[28] $ Q1L75;
Q1_cntXms[28]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[28]_lut_out);
Q1_cntXms[28] = DFFE(Q1_cntXms[28]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L95 is hit_counter_ff:inst_hit_counter_ff|cntXms[28]~COUT at LC3_12_B4
--operation mode is counter

Q1L95 = CARRY(Q1_cntXms[28] # !Q1L75);


--Q1_cntXms[29] is hit_counter_ff:inst_hit_counter_ff|cntXms[29] at LC4_12_B4
--operation mode is counter

Q1_cntXms[29]_lut_out = Q1_cntXms[29] $ !Q1L95;
Q1_cntXms[29]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[29]_lut_out);
Q1_cntXms[29] = DFFE(Q1_cntXms[29]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L16 is hit_counter_ff:inst_hit_counter_ff|cntXms[29]~COUT at LC4_12_B4
--operation mode is counter

Q1L16 = CARRY(!Q1_cntXms[29] & !Q1L95);


--Q1_cntXms[30] is hit_counter_ff:inst_hit_counter_ff|cntXms[30] at LC5_12_B4
--operation mode is counter

Q1_cntXms[30]_lut_out = Q1_cntXms[30] $ Q1L16;
Q1_cntXms[30]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[30]_lut_out);
Q1_cntXms[30] = DFFE(Q1_cntXms[30]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L36 is hit_counter_ff:inst_hit_counter_ff|cntXms[30]~COUT at LC5_12_B4
--operation mode is counter

Q1L36 = CARRY(Q1_cntXms[30] # !Q1L16);


--Q1_cntXms[31] is hit_counter_ff:inst_hit_counter_ff|cntXms[31] at LC6_12_B4
--operation mode is normal

Q1_cntXms[31]_lut_out = Q1_cntXms[31] $ !Q1L36;
Q1_cntXms[31]_sload_eqn = (Q1L86 & ~GND) # (!Q1L86 & Q1_cntXms[31]_lut_out);
Q1_cntXms[31] = DFFE(Q1_cntXms[31]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--U1L01 is r2r:inst_r2r|i~8 at LC4_5_B1
--operation mode is arithmetic

U1L01 = U1_cnt[0] $ U1L9;

--U1L11 is r2r:inst_r2r|i~8COUT at LC4_5_B1
--operation mode is arithmetic

U1L11 = CARRY(U1_cnt[0] & U1L9);


--U1L21 is r2r:inst_r2r|i~9 at LC5_5_B1
--operation mode is arithmetic

U1L21 = U1_cnt[1] $ U1L11;

--U1L31 is r2r:inst_r2r|i~9COUT at LC5_5_B1
--operation mode is arithmetic

U1L31 = CARRY(!U1L11 # !U1_cnt[1]);


--U1L41 is r2r:inst_r2r|i~10 at LC6_5_B1
--operation mode is arithmetic

U1L41 = U1_cnt[2] $ !U1L31;

--U1L51 is r2r:inst_r2r|i~10COUT at LC6_5_B1
--operation mode is arithmetic

U1L51 = CARRY(U1_cnt[2] & !U1L31);


--U1L61 is r2r:inst_r2r|i~11 at LC7_5_B1
--operation mode is arithmetic

U1L61 = U1_cnt[3] $ U1L51;

--U1L71 is r2r:inst_r2r|i~11COUT at LC7_5_B1
--operation mode is arithmetic

U1L71 = CARRY(!U1L51 # !U1_cnt[3]);


--U1L81 is r2r:inst_r2r|i~12 at LC8_5_B1
--operation mode is arithmetic

U1L81 = U1_cnt[4] $ !U1L71;

--U1L91 is r2r:inst_r2r|i~12COUT at LC8_5_B1
--operation mode is arithmetic

U1L91 = CARRY(U1_cnt[4] & !U1L71);


--U1L02 is r2r:inst_r2r|i~13 at LC9_5_B1
--operation mode is arithmetic

U1L02 = U1_cnt[5] $ U1L91;

--U1L12 is r2r:inst_r2r|i~13COUT at LC9_5_B1
--operation mode is arithmetic

U1L12 = CARRY(!U1L91 # !U1_cnt[5]);


--U1L22 is r2r:inst_r2r|i~14 at LC10_5_B1
--operation mode is normal

U1L22 = U1_cnt[6] $ U1L12;


--U1L32 is r2r:inst_r2r|i~15 at LC1_3_B1
--operation mode is arithmetic

U1L32 = !U1_cnt[0];

--U1L42 is r2r:inst_r2r|i~15COUT at LC1_3_B1
--operation mode is arithmetic

U1L42 = CARRY(U1_cnt[0]);


--U1L52 is r2r:inst_r2r|i~16 at LC2_3_B1
--operation mode is arithmetic

U1L52 = U1_cnt[1] $ !U1L42;

--U1L62 is r2r:inst_r2r|i~16COUT at LC2_3_B1
--operation mode is arithmetic

U1L62 = CARRY(!U1_cnt[1] & !U1L42);


--U1L72 is r2r:inst_r2r|i~17 at LC3_3_B1
--operation mode is arithmetic

U1L72 = U1_cnt[2] $ U1L62;

--U1L82 is r2r:inst_r2r|i~17COUT at LC3_3_B1
--operation mode is arithmetic

U1L82 = CARRY(U1_cnt[2] # !U1L62);


--U1L92 is r2r:inst_r2r|i~18 at LC4_3_B1
--operation mode is arithmetic

U1L92 = U1_cnt[3] $ !U1L82;

--U1L03 is r2r:inst_r2r|i~18COUT at LC4_3_B1
--operation mode is arithmetic

U1L03 = CARRY(!U1_cnt[3] & !U1L82);


--U1L13 is r2r:inst_r2r|i~19 at LC5_3_B1
--operation mode is arithmetic

U1L13 = U1_cnt[4] $ U1L03;

--U1L23 is r2r:inst_r2r|i~19COUT at LC5_3_B1
--operation mode is arithmetic

U1L23 = CARRY(U1_cnt[4] # !U1L03);


--U1L33 is r2r:inst_r2r|i~20 at LC6_3_B1
--operation mode is arithmetic

U1L33 = U1_cnt[5] $ !U1L23;

--U1L43 is r2r:inst_r2r|i~20COUT at LC6_3_B1
--operation mode is arithmetic

U1L43 = CARRY(!U1_cnt[5] & !U1L23);


--U1L53 is r2r:inst_r2r|i~21 at LC7_3_B1
--operation mode is normal

U1L53 = U1L43 $ !U1_cnt[6];


--R1L43 is master_data_source:inst_master_data_source|i~131 at LC5_6_F2
--operation mode is arithmetic

R1L43 = RE1_SLAVEHREADYO $ R1_data[0];

--R1L53 is master_data_source:inst_master_data_source|i~131COUT at LC5_6_F2
--operation mode is arithmetic

R1L53 = CARRY(RE1_SLAVEHREADYO & R1_data[0]);


--R1L63 is master_data_source:inst_master_data_source|i~132 at LC6_6_F2
--operation mode is arithmetic

R1L63 = R1_data[1] $ R1L53;

--R1L73 is master_data_source:inst_master_data_source|i~132COUT at LC6_6_F2
--operation mode is arithmetic

R1L73 = CARRY(!R1L53 # !R1_data[1]);


--R1L83 is master_data_source:inst_master_data_source|i~133 at LC7_6_F2
--operation mode is arithmetic

R1L83 = R1_data[2] $ !R1L73;

--R1L93 is master_data_source:inst_master_data_source|i~133COUT at LC7_6_F2
--operation mode is arithmetic

R1L93 = CARRY(R1_data[2] & !R1L73);


--R1L04 is master_data_source:inst_master_data_source|i~134 at LC8_6_F2
--operation mode is arithmetic

R1L04 = R1_data[3] $ R1L93;

--R1L14 is master_data_source:inst_master_data_source|i~134COUT at LC8_6_F2
--operation mode is arithmetic

R1L14 = CARRY(!R1L93 # !R1_data[3]);


--R1L24 is master_data_source:inst_master_data_source|i~135 at LC9_6_F2
--operation mode is arithmetic

R1L24 = R1_data[4] $ !R1L14;

--R1L34 is master_data_source:inst_master_data_source|i~135COUT at LC9_6_F2
--operation mode is arithmetic

R1L34 = CARRY(R1_data[4] & !R1L14);


--R1L44 is master_data_source:inst_master_data_source|i~136 at LC10_6_F2
--operation mode is arithmetic

R1L44 = R1_data[5] $ R1L34;

--R1L54 is master_data_source:inst_master_data_source|i~136COUT at LC10_6_F2
--operation mode is arithmetic

R1L54 = CARRY(!R1L34 # !R1_data[5]);


--R1L64 is master_data_source:inst_master_data_source|i~137 at LC1_8_F2
--operation mode is arithmetic

R1L64 = R1_data[6] $ !R1L54;

--R1L74 is master_data_source:inst_master_data_source|i~137COUT at LC1_8_F2
--operation mode is arithmetic

R1L74 = CARRY(R1_data[6] & !R1L54);


--R1L84 is master_data_source:inst_master_data_source|i~138 at LC2_8_F2
--operation mode is arithmetic

R1L84 = R1_data[7] $ R1L74;

--R1L94 is master_data_source:inst_master_data_source|i~138COUT at LC2_8_F2
--operation mode is arithmetic

R1L94 = CARRY(!R1L74 # !R1_data[7]);


--R1L05 is master_data_source:inst_master_data_source|i~139 at LC3_8_F2
--operation mode is arithmetic

R1L05 = R1_data[8] $ !R1L94;

--R1L15 is master_data_source:inst_master_data_source|i~139COUT at LC3_8_F2
--operation mode is arithmetic

R1L15 = CARRY(R1_data[8] & !R1L94);


--R1L25 is master_data_source:inst_master_data_source|i~140 at LC4_8_F2
--operation mode is arithmetic

R1L25 = R1_data[9] $ R1L15;

--R1L35 is master_data_source:inst_master_data_source|i~140COUT at LC4_8_F2
--operation mode is arithmetic

R1L35 = CARRY(!R1L15 # !R1_data[9]);


--R1L45 is master_data_source:inst_master_data_source|i~141 at LC5_8_F2
--operation mode is arithmetic

R1L45 = R1_data[10] $ !R1L35;

--R1L55 is master_data_source:inst_master_data_source|i~141COUT at LC5_8_F2
--operation mode is arithmetic

R1L55 = CARRY(R1_data[10] & !R1L35);


--R1L65 is master_data_source:inst_master_data_source|i~142 at LC6_8_F2
--operation mode is arithmetic

R1L65 = R1_data[11] $ R1L55;

--R1L75 is master_data_source:inst_master_data_source|i~142COUT at LC6_8_F2
--operation mode is arithmetic

R1L75 = CARRY(!R1L55 # !R1_data[11]);


--R1L85 is master_data_source:inst_master_data_source|i~143 at LC7_8_F2
--operation mode is arithmetic

R1L85 = R1_data[12] $ !R1L75;

--R1L95 is master_data_source:inst_master_data_source|i~143COUT at LC7_8_F2
--operation mode is arithmetic

R1L95 = CARRY(R1_data[12] & !R1L75);


--R1L06 is master_data_source:inst_master_data_source|i~144 at LC8_8_F2
--operation mode is arithmetic

R1L06 = R1_data[13] $ R1L95;

--R1L16 is master_data_source:inst_master_data_source|i~144COUT at LC8_8_F2
--operation mode is arithmetic

R1L16 = CARRY(!R1L95 # !R1_data[13]);


--R1L26 is master_data_source:inst_master_data_source|i~145 at LC9_8_F2
--operation mode is arithmetic

R1L26 = R1_data[14] $ !R1L16;

--R1L36 is master_data_source:inst_master_data_source|i~145COUT at LC9_8_F2
--operation mode is arithmetic

R1L36 = CARRY(R1_data[14] & !R1L16);


--R1L46 is master_data_source:inst_master_data_source|i~146 at LC10_8_F2
--operation mode is arithmetic

R1L46 = R1_data[15] $ R1L36;

--R1L56 is master_data_source:inst_master_data_source|i~146COUT at LC10_8_F2
--operation mode is arithmetic

R1L56 = CARRY(!R1L36 # !R1_data[15]);


--R1L66 is master_data_source:inst_master_data_source|i~147 at LC1_10_F2
--operation mode is arithmetic

R1L66 = R1_data[16] $ !R1L56;

--R1L76 is master_data_source:inst_master_data_source|i~147COUT at LC1_10_F2
--operation mode is arithmetic

R1L76 = CARRY(R1_data[16] & !R1L56);


--R1L86 is master_data_source:inst_master_data_source|i~148 at LC2_10_F2
--operation mode is arithmetic

R1L86 = R1_data[17] $ R1L76;

--R1L96 is master_data_source:inst_master_data_source|i~148COUT at LC2_10_F2
--operation mode is arithmetic

R1L96 = CARRY(!R1L76 # !R1_data[17]);


--R1L07 is master_data_source:inst_master_data_source|i~149 at LC3_10_F2
--operation mode is arithmetic

R1L07 = R1_data[18] $ !R1L96;

--R1L17 is master_data_source:inst_master_data_source|i~149COUT at LC3_10_F2
--operation mode is arithmetic

R1L17 = CARRY(R1_data[18] & !R1L96);


--R1L27 is master_data_source:inst_master_data_source|i~150 at LC4_10_F2
--operation mode is arithmetic

R1L27 = R1_data[19] $ R1L17;

--R1L37 is master_data_source:inst_master_data_source|i~150COUT at LC4_10_F2
--operation mode is arithmetic

R1L37 = CARRY(!R1L17 # !R1_data[19]);


--R1L47 is master_data_source:inst_master_data_source|i~151 at LC5_10_F2
--operation mode is arithmetic

R1L47 = R1_data[20] $ !R1L37;

--R1L57 is master_data_source:inst_master_data_source|i~151COUT at LC5_10_F2
--operation mode is arithmetic

R1L57 = CARRY(R1_data[20] & !R1L37);


--R1L67 is master_data_source:inst_master_data_source|i~152 at LC6_10_F2
--operation mode is arithmetic

R1L67 = R1_data[21] $ R1L57;

--R1L77 is master_data_source:inst_master_data_source|i~152COUT at LC6_10_F2
--operation mode is arithmetic

R1L77 = CARRY(!R1L57 # !R1_data[21]);


--R1L87 is master_data_source:inst_master_data_source|i~153 at LC7_10_F2
--operation mode is arithmetic

R1L87 = R1_data[22] $ !R1L77;

--R1L97 is master_data_source:inst_master_data_source|i~153COUT at LC7_10_F2
--operation mode is arithmetic

R1L97 = CARRY(R1_data[22] & !R1L77);


--R1L08 is master_data_source:inst_master_data_source|i~154 at LC8_10_F2
--operation mode is arithmetic

R1L08 = R1_data[23] $ R1L97;

--R1L18 is master_data_source:inst_master_data_source|i~154COUT at LC8_10_F2
--operation mode is arithmetic

R1L18 = CARRY(!R1L97 # !R1_data[23]);


--R1L28 is master_data_source:inst_master_data_source|i~155 at LC9_10_F2
--operation mode is arithmetic

R1L28 = R1_data[24] $ !R1L18;

--R1L38 is master_data_source:inst_master_data_source|i~155COUT at LC9_10_F2
--operation mode is arithmetic

R1L38 = CARRY(R1_data[24] & !R1L18);


--R1L48 is master_data_source:inst_master_data_source|i~156 at LC10_10_F2
--operation mode is arithmetic

R1L48 = R1_data[25] $ R1L38;

--R1L58 is master_data_source:inst_master_data_source|i~156COUT at LC10_10_F2
--operation mode is arithmetic

R1L58 = CARRY(!R1L38 # !R1_data[25]);


--R1L68 is master_data_source:inst_master_data_source|i~157 at LC1_12_F2
--operation mode is arithmetic

R1L68 = R1_data[26] $ !R1L58;

--R1L78 is master_data_source:inst_master_data_source|i~157COUT at LC1_12_F2
--operation mode is arithmetic

R1L78 = CARRY(R1_data[26] & !R1L58);


--R1L88 is master_data_source:inst_master_data_source|i~158 at LC2_12_F2
--operation mode is arithmetic

R1L88 = R1_data[27] $ R1L78;

--R1L98 is master_data_source:inst_master_data_source|i~158COUT at LC2_12_F2
--operation mode is arithmetic

R1L98 = CARRY(!R1L78 # !R1_data[27]);


--R1L09 is master_data_source:inst_master_data_source|i~159 at LC3_12_F2
--operation mode is arithmetic

R1L09 = R1_data[28] $ !R1L98;

--R1L19 is master_data_source:inst_master_data_source|i~159COUT at LC3_12_F2
--operation mode is arithmetic

R1L19 = CARRY(R1_data[28] & !R1L98);


--R1L29 is master_data_source:inst_master_data_source|i~160 at LC4_12_F2
--operation mode is arithmetic

R1L29 = R1_data[29] $ R1L19;

--R1L39 is master_data_source:inst_master_data_source|i~160COUT at LC4_12_F2
--operation mode is arithmetic

R1L39 = CARRY(!R1L19 # !R1_data[29]);


--R1L49 is master_data_source:inst_master_data_source|i~161 at LC5_12_F2
--operation mode is arithmetic

R1L49 = R1_data[30] $ !R1L39;

--R1L59 is master_data_source:inst_master_data_source|i~161COUT at LC5_12_F2
--operation mode is arithmetic

R1L59 = CARRY(R1_data[30] & !R1L39);


--R1L69 is master_data_source:inst_master_data_source|i~162 at LC6_12_F2
--operation mode is normal

R1L69 = R1L59 $ R1_data[31];


--RB1L66 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~1 at LC4_12_I1
--operation mode is arithmetic

RB1L66 = RB1L93;

--RB1L76 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~1COUT at LC4_12_I1
--operation mode is arithmetic

RB1L76 = CARRY(!RB1L93);


--RB1L86 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~2 at LC5_12_I1
--operation mode is arithmetic

RB1L86 = RB1L14 $ !RB1L76;

--RB1L96 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~2COUT at LC5_12_I1
--operation mode is arithmetic

RB1L96 = CARRY(RB1L14 # !RB1L76);


--RB1L07 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~3 at LC6_12_I1
--operation mode is arithmetic

RB1L07 = RB1L34 $ RB1L96;

--RB1L17 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~3COUT at LC6_12_I1
--operation mode is arithmetic

RB1L17 = CARRY(!RB1L34 & !RB1L96);


--RB1L27 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~4 at LC7_12_I1
--operation mode is arithmetic

RB1L27 = RB1L54 $ !RB1L17;

--RB1L37 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~4COUT at LC7_12_I1
--operation mode is arithmetic

RB1L37 = CARRY(RB1L54 # !RB1L17);


--RB1L47 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~5 at LC8_12_I1
--operation mode is arithmetic

RB1L47 = RB1L74 $ RB1L37;

--RB1L57 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~5COUT at LC8_12_I1
--operation mode is arithmetic

RB1L57 = CARRY(!RB1L74 & !RB1L37);


--RB1L67 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~6 at LC9_12_I1
--operation mode is arithmetic

RB1L67 = RB1L94 $ !RB1L57;

--RB1L77 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~6COUT at LC9_12_I1
--operation mode is arithmetic

RB1L77 = CARRY(RB1L94 # !RB1L57);


--RB1L87 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~7 at LC10_12_I1
--operation mode is arithmetic

RB1L87 = RB1L15 $ RB1L77;

--RB1L97 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~7COUT at LC10_12_I1
--operation mode is arithmetic

RB1L97 = CARRY(!RB1L15 & !RB1L77);


--RB1L08 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~8 at LC1_14_I1
--operation mode is arithmetic

RB1L08 = RB1L35 $ !RB1L97;

--RB1L18 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~8COUT at LC1_14_I1
--operation mode is arithmetic

RB1L18 = CARRY(RB1L35 # !RB1L97);


--RB1L28 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~9 at LC2_14_I1
--operation mode is arithmetic

RB1L28 = RB1L55 $ RB1L18;

--RB1L38 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~9COUT at LC2_14_I1
--operation mode is arithmetic

RB1L38 = CARRY(!RB1L55 & !RB1L18);


--RB1L48 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~10 at LC3_14_I1
--operation mode is arithmetic

RB1L48 = RB1L75 $ !RB1L38;

--RB1L58 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~10COUT at LC3_14_I1
--operation mode is arithmetic

RB1L58 = CARRY(RB1L75 # !RB1L38);


--RB1L68 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~11 at LC4_14_I1
--operation mode is arithmetic

RB1L68 = RB1L95 $ RB1L58;

--RB1L78 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~11COUT at LC4_14_I1
--operation mode is arithmetic

RB1L78 = CARRY(!RB1L95 & !RB1L58);


--RB1L88 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~12 at LC5_14_I1
--operation mode is arithmetic

RB1L88 = RB1L16 $ !RB1L78;

--RB1L98 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~12COUT at LC5_14_I1
--operation mode is arithmetic

RB1L98 = CARRY(RB1L16 # !RB1L78);


--RB1L09 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~13 at LC6_14_I1
--operation mode is arithmetic

RB1L09 = RB1L36 $ RB1L98;

--RB1L19 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~13COUT at LC6_14_I1
--operation mode is arithmetic

RB1L19 = CARRY(!RB1L36 & !RB1L98);


--RB1L29 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_3~14 at LC7_14_I1
--operation mode is normal

RB1L29 = RB1L19 $ RB1L56;


--CB1L19 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~321 at LC2_14_P3
--operation mode is arithmetic

CB1L19 = !CB1_addr_cnt[0];

--CB1L29 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~321COUT at LC2_14_P3
--operation mode is arithmetic

CB1L29 = CARRY(CB1_addr_cnt[0]);


--CB1L39 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~322 at LC3_14_P3
--operation mode is arithmetic

CB1L39 = CB1_addr_cnt[1] $ CB1L29;

--CB1L49 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~322COUT at LC3_14_P3
--operation mode is arithmetic

CB1L49 = CARRY(!CB1L29 # !CB1_addr_cnt[1]);


--CB1L59 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~323 at LC4_14_P3
--operation mode is arithmetic

CB1L59 = CB1_addr_cnt[2] $ !CB1L49;

--CB1L69 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~323COUT at LC4_14_P3
--operation mode is arithmetic

CB1L69 = CARRY(CB1_addr_cnt[2] & !CB1L49);


--CB1L79 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~324 at LC5_14_P3
--operation mode is arithmetic

CB1L79 = CB1_addr_cnt[3] $ CB1L69;

--CB1L89 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~324COUT at LC5_14_P3
--operation mode is arithmetic

CB1L89 = CARRY(!CB1L69 # !CB1_addr_cnt[3]);


--CB1L99 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~325 at LC6_14_P3
--operation mode is arithmetic

CB1L99 = CB1_addr_cnt[4] $ !CB1L89;

--CB1L001 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~325COUT at LC6_14_P3
--operation mode is arithmetic

CB1L001 = CARRY(CB1_addr_cnt[4] & !CB1L89);


--CB1L101 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~326 at LC7_14_P3
--operation mode is arithmetic

CB1L101 = CB1_addr_cnt[5] $ CB1L001;

--CB1L201 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~326COUT at LC7_14_P3
--operation mode is arithmetic

CB1L201 = CARRY(!CB1L001 # !CB1_addr_cnt[5]);


--CB1L301 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~327 at LC8_14_P3
--operation mode is arithmetic

CB1L301 = CB1_addr_cnt[6] $ !CB1L201;

--CB1L401 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~327COUT at LC8_14_P3
--operation mode is arithmetic

CB1L401 = CARRY(CB1_addr_cnt[6] & !CB1L201);


--CB1L501 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~328 at LC9_14_P3
--operation mode is arithmetic

CB1L501 = CB1_addr_cnt[7] $ CB1L401;

--CB1L601 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~328COUT at LC9_14_P3
--operation mode is arithmetic

CB1L601 = CARRY(!CB1L401 # !CB1_addr_cnt[7]);


--CB1L701 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~329 at LC10_14_P3
--operation mode is normal

CB1L701 = CB1L601 $ !CB1_addr_cnt[8];


--CB2L19 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~321 at LC1_13_M3
--operation mode is arithmetic

CB2L19 = !CB2_addr_cnt[0];

--CB2L29 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~321COUT at LC1_13_M3
--operation mode is arithmetic

CB2L29 = CARRY(CB2_addr_cnt[0]);


--CB2L39 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~322 at LC2_13_M3
--operation mode is arithmetic

CB2L39 = CB2_addr_cnt[1] $ CB2L29;

--CB2L49 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~322COUT at LC2_13_M3
--operation mode is arithmetic

CB2L49 = CARRY(!CB2L29 # !CB2_addr_cnt[1]);


--CB2L59 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~323 at LC3_13_M3
--operation mode is arithmetic

CB2L59 = CB2_addr_cnt[2] $ !CB2L49;

--CB2L69 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~323COUT at LC3_13_M3
--operation mode is arithmetic

CB2L69 = CARRY(CB2_addr_cnt[2] & !CB2L49);


--CB2L79 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~324 at LC4_13_M3
--operation mode is arithmetic

CB2L79 = CB2_addr_cnt[3] $ CB2L69;

--CB2L89 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~324COUT at LC4_13_M3
--operation mode is arithmetic

CB2L89 = CARRY(!CB2L69 # !CB2_addr_cnt[3]);


--CB2L99 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~325 at LC5_13_M3
--operation mode is arithmetic

CB2L99 = CB2_addr_cnt[4] $ !CB2L89;

--CB2L001 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~325COUT at LC5_13_M3
--operation mode is arithmetic

CB2L001 = CARRY(CB2_addr_cnt[4] & !CB2L89);


--CB2L101 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~326 at LC6_13_M3
--operation mode is arithmetic

CB2L101 = CB2_addr_cnt[5] $ CB2L001;

--CB2L201 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~326COUT at LC6_13_M3
--operation mode is arithmetic

CB2L201 = CARRY(!CB2L001 # !CB2_addr_cnt[5]);


--CB2L301 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~327 at LC7_13_M3
--operation mode is arithmetic

CB2L301 = CB2_addr_cnt[6] $ !CB2L201;

--CB2L401 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~327COUT at LC7_13_M3
--operation mode is arithmetic

CB2L401 = CARRY(CB2_addr_cnt[6] & !CB2L201);


--CB2L501 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~328 at LC8_13_M3
--operation mode is arithmetic

CB2L501 = CB2_addr_cnt[7] $ CB2L401;

--CB2L601 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~328COUT at LC8_13_M3
--operation mode is arithmetic

CB2L601 = CARRY(!CB2L401 # !CB2_addr_cnt[7]);


--CB2L701 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~329 at LC9_13_M3
--operation mode is normal

CB2L701 = CB2L601 $ !CB2_addr_cnt[8];


--DB1_reset_trigger_cnt[0] is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[0] at LC5_13_F4
--operation mode is counter

DB1_reset_trigger_cnt[0]_lut_out = !DB1_reset_trigger_cnt[0];
DB1_reset_trigger_cnt[0]_sload_eqn = (!DB1_discFF & ~GND) # (DB1_discFF & DB1_reset_trigger_cnt[0]_lut_out);
DB1_reset_trigger_cnt[0] = DFFE(DB1_reset_trigger_cnt[0]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--DB1L13 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[0]~COUT at LC5_13_F4
--operation mode is counter

DB1L13 = CARRY(!DB1_reset_trigger_cnt[0]);


--DB1_reset_trigger_cnt[1] is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[1] at LC6_13_F4
--operation mode is counter

DB1_reset_trigger_cnt[1]_lut_out = DB1_reset_trigger_cnt[1] $ DB1L13;
DB1_reset_trigger_cnt[1]_sload_eqn = (!DB1_discFF & ~GND) # (DB1_discFF & DB1_reset_trigger_cnt[1]_lut_out);
DB1_reset_trigger_cnt[1] = DFFE(DB1_reset_trigger_cnt[1]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--DB1L33 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[1]~COUT at LC6_13_F4
--operation mode is counter

DB1L33 = CARRY(!DB1L13 # !DB1_reset_trigger_cnt[1]);


--DB1_reset_trigger_cnt[2] is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[2] at LC7_13_F4
--operation mode is counter

DB1_reset_trigger_cnt[2]_lut_out = DB1_reset_trigger_cnt[2] $ !DB1L33;
DB1_reset_trigger_cnt[2]_sload_eqn = (!DB1_discFF & ~GND) # (DB1_discFF & DB1_reset_trigger_cnt[2]_lut_out);
DB1_reset_trigger_cnt[2] = DFFE(DB1_reset_trigger_cnt[2]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--DB1L53 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[2]~COUT at LC7_13_F4
--operation mode is counter

DB1L53 = CARRY(DB1_reset_trigger_cnt[2] & !DB1L33);


--DB1_reset_trigger_cnt[3] is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[3] at LC8_13_F4
--operation mode is counter

DB1_reset_trigger_cnt[3]_lut_out = DB1_reset_trigger_cnt[3] $ DB1L53;
DB1_reset_trigger_cnt[3]_sload_eqn = (!DB1_discFF & ~GND) # (DB1_discFF & DB1_reset_trigger_cnt[3]_lut_out);
DB1_reset_trigger_cnt[3] = DFFE(DB1_reset_trigger_cnt[3]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--DB1L73 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[3]~COUT at LC8_13_F4
--operation mode is counter

DB1L73 = CARRY(!DB1L53 # !DB1_reset_trigger_cnt[3]);


--DB1_reset_trigger_cnt[4] is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[4] at LC9_13_F4
--operation mode is counter

DB1_reset_trigger_cnt[4]_lut_out = DB1_reset_trigger_cnt[4] $ !DB1L73;
DB1_reset_trigger_cnt[4]_sload_eqn = (!DB1_discFF & ~GND) # (DB1_discFF & DB1_reset_trigger_cnt[4]_lut_out);
DB1_reset_trigger_cnt[4] = DFFE(DB1_reset_trigger_cnt[4]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--DB1L93 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[4]~COUT at LC9_13_F4
--operation mode is counter

DB1L93 = CARRY(DB1_reset_trigger_cnt[4] & !DB1L73);


--DB1_reset_trigger_cnt[5] is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[5] at LC10_13_F4
--operation mode is counter

DB1_reset_trigger_cnt[5]_lut_out = DB1_reset_trigger_cnt[5] $ DB1L93;
DB1_reset_trigger_cnt[5]_sload_eqn = (!DB1_discFF & ~GND) # (DB1_discFF & DB1_reset_trigger_cnt[5]_lut_out);
DB1_reset_trigger_cnt[5] = DFFE(DB1_reset_trigger_cnt[5]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--DB1L14 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[5]~COUT at LC10_13_F4
--operation mode is counter

DB1L14 = CARRY(!DB1L93 # !DB1_reset_trigger_cnt[5]);


--DB1_reset_trigger_cnt[6] is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[6] at LC1_15_F4
--operation mode is counter

DB1_reset_trigger_cnt[6]_lut_out = DB1_reset_trigger_cnt[6] $ !DB1L14;
DB1_reset_trigger_cnt[6]_sload_eqn = (!DB1_discFF & ~GND) # (DB1_discFF & DB1_reset_trigger_cnt[6]_lut_out);
DB1_reset_trigger_cnt[6] = DFFE(DB1_reset_trigger_cnt[6]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--DB1L34 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[6]~COUT at LC1_15_F4
--operation mode is counter

DB1L34 = CARRY(DB1_reset_trigger_cnt[6] & !DB1L14);


--DB1_reset_trigger_cnt[7] is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[7] at LC2_15_F4
--operation mode is counter

DB1_reset_trigger_cnt[7]_lut_out = DB1_reset_trigger_cnt[7] $ DB1L34;
DB1_reset_trigger_cnt[7]_sload_eqn = (!DB1_discFF & ~GND) # (DB1_discFF & DB1_reset_trigger_cnt[7]_lut_out);
DB1_reset_trigger_cnt[7] = DFFE(DB1_reset_trigger_cnt[7]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--DB1L54 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[7]~COUT at LC2_15_F4
--operation mode is counter

DB1L54 = CARRY(!DB1L34 # !DB1_reset_trigger_cnt[7]);


--DB1_reset_trigger_cnt[8] is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[8] at LC3_15_F4
--operation mode is counter

DB1_reset_trigger_cnt[8]_lut_out = DB1_reset_trigger_cnt[8] $ !DB1L54;
DB1_reset_trigger_cnt[8]_sload_eqn = (!DB1_discFF & ~GND) # (DB1_discFF & DB1_reset_trigger_cnt[8]_lut_out);
DB1_reset_trigger_cnt[8] = DFFE(DB1_reset_trigger_cnt[8]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--DB1L74 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[8]~COUT at LC3_15_F4
--operation mode is counter

DB1L74 = CARRY(DB1_reset_trigger_cnt[8] & !DB1L54);


--DB1_reset_trigger_cnt[9] is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[9] at LC4_15_F4
--operation mode is counter

DB1_reset_trigger_cnt[9]_lut_out = DB1_reset_trigger_cnt[9] $ DB1L74;
DB1_reset_trigger_cnt[9]_sload_eqn = (!DB1_discFF & ~GND) # (DB1_discFF & DB1_reset_trigger_cnt[9]_lut_out);
DB1_reset_trigger_cnt[9] = DFFE(DB1_reset_trigger_cnt[9]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--DB1L94 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[9]~COUT at LC4_15_F4
--operation mode is counter

DB1L94 = CARRY(!DB1L74 # !DB1_reset_trigger_cnt[9]);


--DB1_reset_trigger_cnt[10] is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[10] at LC5_15_F4
--operation mode is counter

DB1_reset_trigger_cnt[10]_lut_out = DB1_reset_trigger_cnt[10] $ !DB1L94;
DB1_reset_trigger_cnt[10]_sload_eqn = (!DB1_discFF & ~GND) # (DB1_discFF & DB1_reset_trigger_cnt[10]_lut_out);
DB1_reset_trigger_cnt[10] = DFFE(DB1_reset_trigger_cnt[10]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--DB1L15 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[10]~COUT at LC5_15_F4
--operation mode is counter

DB1L15 = CARRY(DB1_reset_trigger_cnt[10] & !DB1L94);


--DB1_reset_trigger_cnt[11] is atwd:atwd0|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[11] at LC6_15_F4
--operation mode is normal

DB1_reset_trigger_cnt[11]_lut_out = DB1_reset_trigger_cnt[11] $ DB1L15;
DB1_reset_trigger_cnt[11]_sload_eqn = (!DB1_discFF & ~GND) # (DB1_discFF & DB1_reset_trigger_cnt[11]_lut_out);
DB1_reset_trigger_cnt[11] = DFFE(DB1_reset_trigger_cnt[11]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--DB2_reset_trigger_cnt[0] is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[0] at LC5_11_C4
--operation mode is counter

DB2_reset_trigger_cnt[0]_lut_out = !DB2_reset_trigger_cnt[0];
DB2_reset_trigger_cnt[0]_sload_eqn = (!DB2_discFF & ~GND) # (DB2_discFF & DB2_reset_trigger_cnt[0]_lut_out);
DB2_reset_trigger_cnt[0] = DFFE(DB2_reset_trigger_cnt[0]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--DB2L13 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[0]~COUT at LC5_11_C4
--operation mode is counter

DB2L13 = CARRY(!DB2_reset_trigger_cnt[0]);


--DB2_reset_trigger_cnt[1] is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[1] at LC6_11_C4
--operation mode is counter

DB2_reset_trigger_cnt[1]_lut_out = DB2_reset_trigger_cnt[1] $ DB2L13;
DB2_reset_trigger_cnt[1]_sload_eqn = (!DB2_discFF & ~GND) # (DB2_discFF & DB2_reset_trigger_cnt[1]_lut_out);
DB2_reset_trigger_cnt[1] = DFFE(DB2_reset_trigger_cnt[1]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--DB2L33 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[1]~COUT at LC6_11_C4
--operation mode is counter

DB2L33 = CARRY(!DB2L13 # !DB2_reset_trigger_cnt[1]);


--DB2_reset_trigger_cnt[2] is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[2] at LC7_11_C4
--operation mode is counter

DB2_reset_trigger_cnt[2]_lut_out = DB2_reset_trigger_cnt[2] $ !DB2L33;
DB2_reset_trigger_cnt[2]_sload_eqn = (!DB2_discFF & ~GND) # (DB2_discFF & DB2_reset_trigger_cnt[2]_lut_out);
DB2_reset_trigger_cnt[2] = DFFE(DB2_reset_trigger_cnt[2]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--DB2L53 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[2]~COUT at LC7_11_C4
--operation mode is counter

DB2L53 = CARRY(DB2_reset_trigger_cnt[2] & !DB2L33);


--DB2_reset_trigger_cnt[3] is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[3] at LC8_11_C4
--operation mode is counter

DB2_reset_trigger_cnt[3]_lut_out = DB2_reset_trigger_cnt[3] $ DB2L53;
DB2_reset_trigger_cnt[3]_sload_eqn = (!DB2_discFF & ~GND) # (DB2_discFF & DB2_reset_trigger_cnt[3]_lut_out);
DB2_reset_trigger_cnt[3] = DFFE(DB2_reset_trigger_cnt[3]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--DB2L73 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[3]~COUT at LC8_11_C4
--operation mode is counter

DB2L73 = CARRY(!DB2L53 # !DB2_reset_trigger_cnt[3]);


--DB2_reset_trigger_cnt[4] is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[4] at LC9_11_C4
--operation mode is counter

DB2_reset_trigger_cnt[4]_lut_out = DB2_reset_trigger_cnt[4] $ !DB2L73;
DB2_reset_trigger_cnt[4]_sload_eqn = (!DB2_discFF & ~GND) # (DB2_discFF & DB2_reset_trigger_cnt[4]_lut_out);
DB2_reset_trigger_cnt[4] = DFFE(DB2_reset_trigger_cnt[4]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--DB2L93 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[4]~COUT at LC9_11_C4
--operation mode is counter

DB2L93 = CARRY(DB2_reset_trigger_cnt[4] & !DB2L73);


--DB2_reset_trigger_cnt[5] is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[5] at LC10_11_C4
--operation mode is counter

DB2_reset_trigger_cnt[5]_lut_out = DB2_reset_trigger_cnt[5] $ DB2L93;
DB2_reset_trigger_cnt[5]_sload_eqn = (!DB2_discFF & ~GND) # (DB2_discFF & DB2_reset_trigger_cnt[5]_lut_out);
DB2_reset_trigger_cnt[5] = DFFE(DB2_reset_trigger_cnt[5]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--DB2L14 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[5]~COUT at LC10_11_C4
--operation mode is counter

DB2L14 = CARRY(!DB2L93 # !DB2_reset_trigger_cnt[5]);


--DB2_reset_trigger_cnt[6] is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[6] at LC1_13_C4
--operation mode is counter

DB2_reset_trigger_cnt[6]_lut_out = DB2_reset_trigger_cnt[6] $ !DB2L14;
DB2_reset_trigger_cnt[6]_sload_eqn = (!DB2_discFF & ~GND) # (DB2_discFF & DB2_reset_trigger_cnt[6]_lut_out);
DB2_reset_trigger_cnt[6] = DFFE(DB2_reset_trigger_cnt[6]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--DB2L34 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[6]~COUT at LC1_13_C4
--operation mode is counter

DB2L34 = CARRY(DB2_reset_trigger_cnt[6] & !DB2L14);


--DB2_reset_trigger_cnt[7] is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[7] at LC2_13_C4
--operation mode is counter

DB2_reset_trigger_cnt[7]_lut_out = DB2_reset_trigger_cnt[7] $ DB2L34;
DB2_reset_trigger_cnt[7]_sload_eqn = (!DB2_discFF & ~GND) # (DB2_discFF & DB2_reset_trigger_cnt[7]_lut_out);
DB2_reset_trigger_cnt[7] = DFFE(DB2_reset_trigger_cnt[7]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--DB2L54 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[7]~COUT at LC2_13_C4
--operation mode is counter

DB2L54 = CARRY(!DB2L34 # !DB2_reset_trigger_cnt[7]);


--DB2_reset_trigger_cnt[8] is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[8] at LC3_13_C4
--operation mode is counter

DB2_reset_trigger_cnt[8]_lut_out = DB2_reset_trigger_cnt[8] $ !DB2L54;
DB2_reset_trigger_cnt[8]_sload_eqn = (!DB2_discFF & ~GND) # (DB2_discFF & DB2_reset_trigger_cnt[8]_lut_out);
DB2_reset_trigger_cnt[8] = DFFE(DB2_reset_trigger_cnt[8]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--DB2L74 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[8]~COUT at LC3_13_C4
--operation mode is counter

DB2L74 = CARRY(DB2_reset_trigger_cnt[8] & !DB2L54);


--DB2_reset_trigger_cnt[9] is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[9] at LC4_13_C4
--operation mode is counter

DB2_reset_trigger_cnt[9]_lut_out = DB2_reset_trigger_cnt[9] $ DB2L74;
DB2_reset_trigger_cnt[9]_sload_eqn = (!DB2_discFF & ~GND) # (DB2_discFF & DB2_reset_trigger_cnt[9]_lut_out);
DB2_reset_trigger_cnt[9] = DFFE(DB2_reset_trigger_cnt[9]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--DB2L94 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[9]~COUT at LC4_13_C4
--operation mode is counter

DB2L94 = CARRY(!DB2L74 # !DB2_reset_trigger_cnt[9]);


--DB2_reset_trigger_cnt[10] is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[10] at LC5_13_C4
--operation mode is counter

DB2_reset_trigger_cnt[10]_lut_out = DB2_reset_trigger_cnt[10] $ !DB2L94;
DB2_reset_trigger_cnt[10]_sload_eqn = (!DB2_discFF & ~GND) # (DB2_discFF & DB2_reset_trigger_cnt[10]_lut_out);
DB2_reset_trigger_cnt[10] = DFFE(DB2_reset_trigger_cnt[10]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--DB2L15 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[10]~COUT at LC5_13_C4
--operation mode is counter

DB2L15 = CARRY(DB2_reset_trigger_cnt[10] & !DB2L94);


--DB2_reset_trigger_cnt[11] is atwd:atwd1|atwd_trigger:inst_atwd_trigger|reset_trigger_cnt[11] at LC6_13_C4
--operation mode is normal

DB2_reset_trigger_cnt[11]_lut_out = DB2L15 $ DB2_reset_trigger_cnt[11];
DB2_reset_trigger_cnt[11]_sload_eqn = (!DB2_discFF & ~GND) # (DB2_discFF & DB2_reset_trigger_cnt[11]_lut_out);
DB2_reset_trigger_cnt[11] = DFFE(DB2_reset_trigger_cnt[11]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--K1L433 is coinc:inst_coinc|i~716 at LC3_15_J1
--operation mode is arithmetic

K1L433 = K1L411 $ K1L68;

--K1L533 is coinc:inst_coinc|i~716COUT at LC3_15_J1
--operation mode is arithmetic

K1L533 = CARRY(K1L411 & K1L68);


--K1L633 is coinc:inst_coinc|i~717 at LC4_15_J1
--operation mode is arithmetic

K1L633 = K1L533 $ (!K1L47 & !K1_LCATWD_ATWD_A_down_pre_cnt[1]);

--K1L733 is coinc:inst_coinc|i~717COUT at LC4_15_J1
--operation mode is arithmetic

K1L733 = CARRY(K1L47 # K1_LCATWD_ATWD_A_down_pre_cnt[1] # !K1L533);


--K1L833 is coinc:inst_coinc|i~718 at LC5_15_J1
--operation mode is arithmetic

K1L833 = K1L733 $ (K1L47 # K1_LCATWD_ATWD_A_down_pre_cnt[2]);

--K1L933 is coinc:inst_coinc|i~718COUT at LC5_15_J1
--operation mode is arithmetic

K1L933 = CARRY(!K1L47 & !K1_LCATWD_ATWD_A_down_pre_cnt[2] & !K1L733);


--K1L043 is coinc:inst_coinc|i~719 at LC6_15_J1
--operation mode is arithmetic

K1L043 = K1L933 $ (!K1L47 & !K1_LCATWD_ATWD_A_down_pre_cnt[3]);

--K1L143 is coinc:inst_coinc|i~719COUT at LC6_15_J1
--operation mode is arithmetic

K1L143 = CARRY(K1L47 # K1_LCATWD_ATWD_A_down_pre_cnt[3] # !K1L933);


--K1L243 is coinc:inst_coinc|i~720 at LC7_15_J1
--operation mode is arithmetic

K1L243 = K1L143 $ (K1L47 # K1_LCATWD_ATWD_A_down_pre_cnt[4]);

--K1L343 is coinc:inst_coinc|i~720COUT at LC7_15_J1
--operation mode is arithmetic

K1L343 = CARRY(!K1L47 & !K1_LCATWD_ATWD_A_down_pre_cnt[4] & !K1L143);


--K1L443 is coinc:inst_coinc|i~721 at LC8_15_J1
--operation mode is normal

K1L443 = K1L343 $ (!K1_LCATWD_ATWD_A_down_pre_cnt[5] & !K1L47);


--K1L543 is coinc:inst_coinc|i~722 at LC1_10_O2
--operation mode is arithmetic

K1L543 = K1L311 $ K1L08;

--K1L643 is coinc:inst_coinc|i~722COUT at LC1_10_O2
--operation mode is arithmetic

K1L643 = CARRY(K1L311 & K1L08);


--K1L743 is coinc:inst_coinc|i~723 at LC2_10_O2
--operation mode is arithmetic

K1L743 = K1L643 $ (!K1L37 & !K1_LCATWD_ATWD_A_up_pre_cnt[1]);

--K1L843 is coinc:inst_coinc|i~723COUT at LC2_10_O2
--operation mode is arithmetic

K1L843 = CARRY(K1L37 # K1_LCATWD_ATWD_A_up_pre_cnt[1] # !K1L643);


--K1L943 is coinc:inst_coinc|i~724 at LC3_10_O2
--operation mode is arithmetic

K1L943 = K1L843 $ (K1L37 # K1_LCATWD_ATWD_A_up_pre_cnt[2]);

--K1L053 is coinc:inst_coinc|i~724COUT at LC3_10_O2
--operation mode is arithmetic

K1L053 = CARRY(!K1L37 & !K1_LCATWD_ATWD_A_up_pre_cnt[2] & !K1L843);


--K1L153 is coinc:inst_coinc|i~725 at LC4_10_O2
--operation mode is arithmetic

K1L153 = K1L053 $ (!K1L37 & !K1_LCATWD_ATWD_A_up_pre_cnt[3]);

--K1L253 is coinc:inst_coinc|i~725COUT at LC4_10_O2
--operation mode is arithmetic

K1L253 = CARRY(K1L37 # K1_LCATWD_ATWD_A_up_pre_cnt[3] # !K1L053);


--K1L353 is coinc:inst_coinc|i~726 at LC5_10_O2
--operation mode is arithmetic

K1L353 = K1L253 $ (K1L37 # K1_LCATWD_ATWD_A_up_pre_cnt[4]);

--K1L453 is coinc:inst_coinc|i~726COUT at LC5_10_O2
--operation mode is arithmetic

K1L453 = CARRY(!K1L37 & !K1_LCATWD_ATWD_A_up_pre_cnt[4] & !K1L253);


--K1L553 is coinc:inst_coinc|i~727 at LC6_10_O2
--operation mode is normal

K1L553 = K1L453 $ (!K1L37 & !K1_LCATWD_ATWD_A_up_pre_cnt[5]);


--K1L653 is coinc:inst_coinc|i~728 at LC3_7_Z2
--operation mode is arithmetic

K1L653 = K1L211 $ !K1L78;

--K1L753 is coinc:inst_coinc|i~728COUT at LC3_7_Z2
--operation mode is arithmetic

K1L753 = CARRY(K1L211 & !K1L78);


--K1L853 is coinc:inst_coinc|i~729 at LC4_7_Z2
--operation mode is arithmetic

K1L853 = K1L753 $ (!K1_LCATWD_ATWD_A_down_post_cnt[1] & !K1_i1161);

--K1L953 is coinc:inst_coinc|i~729COUT at LC4_7_Z2
--operation mode is arithmetic

K1L953 = CARRY(K1_LCATWD_ATWD_A_down_post_cnt[1] # K1_i1161 # !K1L753);


--K1L063 is coinc:inst_coinc|i~730 at LC5_7_Z2
--operation mode is arithmetic

K1L063 = K1L953 $ (K1_LCATWD_ATWD_A_down_post_cnt[2] # K1_i1161);

--K1L163 is coinc:inst_coinc|i~730COUT at LC5_7_Z2
--operation mode is arithmetic

K1L163 = CARRY(!K1_LCATWD_ATWD_A_down_post_cnt[2] & !K1_i1161 & !K1L953);


--K1L263 is coinc:inst_coinc|i~731 at LC6_7_Z2
--operation mode is arithmetic

K1L263 = K1L163 $ (!K1_LCATWD_ATWD_A_down_post_cnt[3] & !K1_i1161);

--K1L363 is coinc:inst_coinc|i~731COUT at LC6_7_Z2
--operation mode is arithmetic

K1L363 = CARRY(K1_LCATWD_ATWD_A_down_post_cnt[3] # K1_i1161 # !K1L163);


--K1L463 is coinc:inst_coinc|i~732 at LC7_7_Z2
--operation mode is arithmetic

K1L463 = K1L363 $ (K1_LCATWD_ATWD_A_down_post_cnt[4] # K1_i1161);

--K1L563 is coinc:inst_coinc|i~732COUT at LC7_7_Z2
--operation mode is arithmetic

K1L563 = CARRY(!K1_LCATWD_ATWD_A_down_post_cnt[4] & !K1_i1161 & !K1L363);


--K1L663 is coinc:inst_coinc|i~733 at LC8_7_Z2
--operation mode is normal

K1L663 = K1L563 $ (!K1_LCATWD_ATWD_A_down_post_cnt[5] & !K1_i1161);


--K1L763 is coinc:inst_coinc|i~734 at LC4_7_U2
--operation mode is arithmetic

K1L763 = K1L111 $ !K1L88;

--K1L863 is coinc:inst_coinc|i~734COUT at LC4_7_U2
--operation mode is arithmetic

K1L863 = CARRY(K1L111 & !K1L88);


--K1L963 is coinc:inst_coinc|i~735 at LC5_7_U2
--operation mode is arithmetic

K1L963 = K1L863 $ (!K1_LCATWD_ATWD_A_up_post_cnt[1] & !K1_i1161);

--K1L073 is coinc:inst_coinc|i~735COUT at LC5_7_U2
--operation mode is arithmetic

K1L073 = CARRY(K1_LCATWD_ATWD_A_up_post_cnt[1] # K1_i1161 # !K1L863);


--K1L173 is coinc:inst_coinc|i~736 at LC6_7_U2
--operation mode is arithmetic

K1L173 = K1L073 $ (K1_LCATWD_ATWD_A_up_post_cnt[2] # K1_i1161);

--K1L273 is coinc:inst_coinc|i~736COUT at LC6_7_U2
--operation mode is arithmetic

K1L273 = CARRY(!K1_LCATWD_ATWD_A_up_post_cnt[2] & !K1_i1161 & !K1L073);


--K1L373 is coinc:inst_coinc|i~737 at LC7_7_U2
--operation mode is arithmetic

K1L373 = K1L273 $ (!K1_LCATWD_ATWD_A_up_post_cnt[3] & !K1_i1161);

--K1L473 is coinc:inst_coinc|i~737COUT at LC7_7_U2
--operation mode is arithmetic

K1L473 = CARRY(K1_LCATWD_ATWD_A_up_post_cnt[3] # K1_i1161 # !K1L273);


--K1L573 is coinc:inst_coinc|i~738 at LC8_7_U2
--operation mode is arithmetic

K1L573 = K1L473 $ (K1_LCATWD_ATWD_A_up_post_cnt[4] # K1_i1161);

--K1L673 is coinc:inst_coinc|i~738COUT at LC8_7_U2
--operation mode is arithmetic

K1L673 = CARRY(!K1_LCATWD_ATWD_A_up_post_cnt[4] & !K1_i1161 & !K1L473);


--K1L773 is coinc:inst_coinc|i~739 at LC9_7_U2
--operation mode is normal

K1L773 = K1L673 $ (!K1_LCATWD_ATWD_A_up_post_cnt[5] & !K1_i1161);


--K1L873 is coinc:inst_coinc|i~740 at LC5_5_J1
--operation mode is arithmetic

K1L873 = K1L201 $ K1L811;

--K1L973 is coinc:inst_coinc|i~740COUT at LC5_5_J1
--operation mode is arithmetic

K1L973 = CARRY(K1L201 & K1L811);


--K1L083 is coinc:inst_coinc|i~741 at LC6_5_J1
--operation mode is arithmetic

K1L083 = K1L973 $ (!K1L47 & !K1_LCATWD_ATWD_B_down_pre_cnt[1]);

--K1L183 is coinc:inst_coinc|i~741COUT at LC6_5_J1
--operation mode is arithmetic

K1L183 = CARRY(K1L47 # K1_LCATWD_ATWD_B_down_pre_cnt[1] # !K1L973);


--K1L283 is coinc:inst_coinc|i~742 at LC7_5_J1
--operation mode is arithmetic

K1L283 = K1L183 $ (K1_LCATWD_ATWD_B_down_pre_cnt[2] # K1L47);

--K1L383 is coinc:inst_coinc|i~742COUT at LC7_5_J1
--operation mode is arithmetic

K1L383 = CARRY(!K1_LCATWD_ATWD_B_down_pre_cnt[2] & !K1L47 & !K1L183);


--K1L483 is coinc:inst_coinc|i~743 at LC8_5_J1
--operation mode is arithmetic

K1L483 = K1L383 $ (!K1_LCATWD_ATWD_B_down_pre_cnt[3] & !K1L47);

--K1L583 is coinc:inst_coinc|i~743COUT at LC8_5_J1
--operation mode is arithmetic

K1L583 = CARRY(K1_LCATWD_ATWD_B_down_pre_cnt[3] # K1L47 # !K1L383);


--K1L683 is coinc:inst_coinc|i~744 at LC9_5_J1
--operation mode is arithmetic

K1L683 = K1L583 $ (K1L47 # K1_LCATWD_ATWD_B_down_pre_cnt[4]);

--K1L783 is coinc:inst_coinc|i~744COUT at LC9_5_J1
--operation mode is arithmetic

K1L783 = CARRY(!K1L47 & !K1_LCATWD_ATWD_B_down_pre_cnt[4] & !K1L583);


--K1L883 is coinc:inst_coinc|i~745 at LC10_5_J1
--operation mode is normal

K1L883 = K1L783 $ (!K1_LCATWD_ATWD_B_down_pre_cnt[5] & !K1L47);


--K1L983 is coinc:inst_coinc|i~746 at LC1_14_O2
--operation mode is arithmetic

K1L983 = K1L711 $ K1L69;

--K1L093 is coinc:inst_coinc|i~746COUT at LC1_14_O2
--operation mode is arithmetic

K1L093 = CARRY(K1L711 & K1L69);


--K1L193 is coinc:inst_coinc|i~747 at LC2_14_O2
--operation mode is arithmetic

K1L193 = K1L093 $ (!K1_LCATWD_ATWD_B_up_pre_cnt[1] & !K1L37);

--K1L293 is coinc:inst_coinc|i~747COUT at LC2_14_O2
--operation mode is arithmetic

K1L293 = CARRY(K1_LCATWD_ATWD_B_up_pre_cnt[1] # K1L37 # !K1L093);


--K1L393 is coinc:inst_coinc|i~748 at LC3_14_O2
--operation mode is arithmetic

K1L393 = K1L293 $ (K1_LCATWD_ATWD_B_up_pre_cnt[2] # K1L37);

--K1L493 is coinc:inst_coinc|i~748COUT at LC3_14_O2
--operation mode is arithmetic

K1L493 = CARRY(!K1_LCATWD_ATWD_B_up_pre_cnt[2] & !K1L37 & !K1L293);


--K1L593 is coinc:inst_coinc|i~749 at LC4_14_O2
--operation mode is arithmetic

K1L593 = K1L493 $ (!K1_LCATWD_ATWD_B_up_pre_cnt[3] & !K1L37);

--K1L693 is coinc:inst_coinc|i~749COUT at LC4_14_O2
--operation mode is arithmetic

K1L693 = CARRY(K1_LCATWD_ATWD_B_up_pre_cnt[3] # K1L37 # !K1L493);


--K1L793 is coinc:inst_coinc|i~750 at LC5_14_O2
--operation mode is arithmetic

K1L793 = K1L693 $ (K1_LCATWD_ATWD_B_up_pre_cnt[4] # K1L37);

--K1L893 is coinc:inst_coinc|i~750COUT at LC5_14_O2
--operation mode is arithmetic

K1L893 = CARRY(!K1_LCATWD_ATWD_B_up_pre_cnt[4] & !K1L37 & !K1L693);


--K1L993 is coinc:inst_coinc|i~751 at LC6_14_O2
--operation mode is normal

K1L993 = K1L893 $ (!K1_LCATWD_ATWD_B_up_pre_cnt[5] & !K1L37);


--K1L004 is coinc:inst_coinc|i~752 at LC5_6_Z4
--operation mode is arithmetic

K1L004 = K1L611 $ !K1L301;

--K1L104 is coinc:inst_coinc|i~752COUT at LC5_6_Z4
--operation mode is arithmetic

K1L104 = CARRY(K1L611 & !K1L301);


--K1L204 is coinc:inst_coinc|i~753 at LC6_6_Z4
--operation mode is arithmetic

K1L204 = K1L104 $ (!K1_i1165 & !K1_LCATWD_ATWD_B_down_post_cnt[1]);

--K1L304 is coinc:inst_coinc|i~753COUT at LC6_6_Z4
--operation mode is arithmetic

K1L304 = CARRY(K1_i1165 # K1_LCATWD_ATWD_B_down_post_cnt[1] # !K1L104);


--K1L404 is coinc:inst_coinc|i~754 at LC7_6_Z4
--operation mode is arithmetic

K1L404 = K1L304 $ (K1_i1165 # K1_LCATWD_ATWD_B_down_post_cnt[2]);

--K1L504 is coinc:inst_coinc|i~754COUT at LC7_6_Z4
--operation mode is arithmetic

K1L504 = CARRY(!K1_i1165 & !K1_LCATWD_ATWD_B_down_post_cnt[2] & !K1L304);


--K1L604 is coinc:inst_coinc|i~755 at LC8_6_Z4
--operation mode is arithmetic

K1L604 = K1L504 $ (!K1_i1165 & !K1_LCATWD_ATWD_B_down_post_cnt[3]);

--K1L704 is coinc:inst_coinc|i~755COUT at LC8_6_Z4
--operation mode is arithmetic

K1L704 = CARRY(K1_i1165 # K1_LCATWD_ATWD_B_down_post_cnt[3] # !K1L504);


--K1L804 is coinc:inst_coinc|i~756 at LC9_6_Z4
--operation mode is arithmetic

K1L804 = K1L704 $ (K1_i1165 # K1_LCATWD_ATWD_B_down_post_cnt[4]);

--K1L904 is coinc:inst_coinc|i~756COUT at LC9_6_Z4
--operation mode is arithmetic

K1L904 = CARRY(!K1_i1165 & !K1_LCATWD_ATWD_B_down_post_cnt[4] & !K1L704);


--K1L014 is coinc:inst_coinc|i~757 at LC10_6_Z4
--operation mode is normal

K1L014 = K1L904 $ (!K1_LCATWD_ATWD_B_down_post_cnt[5] & !K1_i1165);


--K1L114 is coinc:inst_coinc|i~758 at LC3_5_Z4
--operation mode is arithmetic

K1L114 = K1L511 $ !K1L401;

--K1L214 is coinc:inst_coinc|i~758COUT at LC3_5_Z4
--operation mode is arithmetic

K1L214 = CARRY(K1L511 & !K1L401);


--K1L314 is coinc:inst_coinc|i~759 at LC4_5_Z4
--operation mode is arithmetic

K1L314 = K1L214 $ (!K1_LCATWD_ATWD_B_up_post_cnt[1] & !K1_i1165);

--K1L414 is coinc:inst_coinc|i~759COUT at LC4_5_Z4
--operation mode is arithmetic

K1L414 = CARRY(K1_LCATWD_ATWD_B_up_post_cnt[1] # K1_i1165 # !K1L214);


--K1L514 is coinc:inst_coinc|i~760 at LC5_5_Z4
--operation mode is arithmetic

K1L514 = K1L414 $ (K1_LCATWD_ATWD_B_up_post_cnt[2] # K1_i1165);

--K1L614 is coinc:inst_coinc|i~760COUT at LC5_5_Z4
--operation mode is arithmetic

K1L614 = CARRY(!K1_LCATWD_ATWD_B_up_post_cnt[2] & !K1_i1165 & !K1L414);


--K1L714 is coinc:inst_coinc|i~761 at LC6_5_Z4
--operation mode is arithmetic

K1L714 = K1L614 $ (!K1_LCATWD_ATWD_B_up_post_cnt[3] & !K1_i1165);

--K1L814 is coinc:inst_coinc|i~761COUT at LC6_5_Z4
--operation mode is arithmetic

K1L814 = CARRY(K1_LCATWD_ATWD_B_up_post_cnt[3] # K1_i1165 # !K1L614);


--K1L914 is coinc:inst_coinc|i~762 at LC7_5_Z4
--operation mode is arithmetic

K1L914 = K1L814 $ (K1_LCATWD_ATWD_B_up_post_cnt[4] # K1_i1165);

--K1L024 is coinc:inst_coinc|i~762COUT at LC7_5_Z4
--operation mode is arithmetic

K1L024 = CARRY(!K1_LCATWD_ATWD_B_up_post_cnt[4] & !K1_i1165 & !K1L814);


--K1L124 is coinc:inst_coinc|i~763 at LC8_5_Z4
--operation mode is normal

K1L124 = K1L024 $ (!K1_LCATWD_ATWD_B_up_post_cnt[5] & !K1_i1165);


--Q1_OneSPEreset_cnt[0] is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[0] at LC5_1_C4
--operation mode is counter

Q1_OneSPEreset_cnt[0]_lut_out = !Q1_OneSPEreset_cnt[0];
Q1_OneSPEreset_cnt[0]_sload_eqn = (!Q1_OneSPE_latch & ~GND) # (Q1_OneSPE_latch & Q1_OneSPEreset_cnt[0]_lut_out);
Q1_OneSPEreset_cnt[0] = DFFE(Q1_OneSPEreset_cnt[0]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L561 is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[0]~COUT at LC5_1_C4
--operation mode is counter

Q1L561 = CARRY(!Q1_OneSPEreset_cnt[0]);


--Q1_OneSPEreset_cnt[1] is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[1] at LC6_1_C4
--operation mode is counter

Q1_OneSPEreset_cnt[1]_lut_out = Q1_OneSPEreset_cnt[1] $ Q1L561;
Q1_OneSPEreset_cnt[1]_sload_eqn = (!Q1_OneSPE_latch & ~GND) # (Q1_OneSPE_latch & Q1_OneSPEreset_cnt[1]_lut_out);
Q1_OneSPEreset_cnt[1] = DFFE(Q1_OneSPEreset_cnt[1]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L761 is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[1]~COUT at LC6_1_C4
--operation mode is counter

Q1L761 = CARRY(!Q1L561 # !Q1_OneSPEreset_cnt[1]);


--Q1_OneSPEreset_cnt[2] is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[2] at LC7_1_C4
--operation mode is counter

Q1_OneSPEreset_cnt[2]_lut_out = Q1_OneSPEreset_cnt[2] $ !Q1L761;
Q1_OneSPEreset_cnt[2]_sload_eqn = (!Q1_OneSPE_latch & ~GND) # (Q1_OneSPE_latch & Q1_OneSPEreset_cnt[2]_lut_out);
Q1_OneSPEreset_cnt[2] = DFFE(Q1_OneSPEreset_cnt[2]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L961 is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[2]~COUT at LC7_1_C4
--operation mode is counter

Q1L961 = CARRY(Q1_OneSPEreset_cnt[2] & !Q1L761);


--Q1_OneSPEreset_cnt[3] is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[3] at LC8_1_C4
--operation mode is counter

Q1_OneSPEreset_cnt[3]_lut_out = Q1_OneSPEreset_cnt[3] $ Q1L961;
Q1_OneSPEreset_cnt[3]_sload_eqn = (!Q1_OneSPE_latch & ~GND) # (Q1_OneSPE_latch & Q1_OneSPEreset_cnt[3]_lut_out);
Q1_OneSPEreset_cnt[3] = DFFE(Q1_OneSPEreset_cnt[3]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L171 is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[3]~COUT at LC8_1_C4
--operation mode is counter

Q1L171 = CARRY(!Q1L961 # !Q1_OneSPEreset_cnt[3]);


--Q1_OneSPEreset_cnt[4] is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[4] at LC9_1_C4
--operation mode is counter

Q1_OneSPEreset_cnt[4]_lut_out = Q1_OneSPEreset_cnt[4] $ !Q1L171;
Q1_OneSPEreset_cnt[4]_sload_eqn = (!Q1_OneSPE_latch & ~GND) # (Q1_OneSPE_latch & Q1_OneSPEreset_cnt[4]_lut_out);
Q1_OneSPEreset_cnt[4] = DFFE(Q1_OneSPEreset_cnt[4]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L371 is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[4]~COUT at LC9_1_C4
--operation mode is counter

Q1L371 = CARRY(Q1_OneSPEreset_cnt[4] & !Q1L171);


--Q1_OneSPEreset_cnt[5] is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[5] at LC10_1_C4
--operation mode is counter

Q1_OneSPEreset_cnt[5]_lut_out = Q1_OneSPEreset_cnt[5] $ Q1L371;
Q1_OneSPEreset_cnt[5]_sload_eqn = (!Q1_OneSPE_latch & ~GND) # (Q1_OneSPE_latch & Q1_OneSPEreset_cnt[5]_lut_out);
Q1_OneSPEreset_cnt[5] = DFFE(Q1_OneSPEreset_cnt[5]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L571 is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[5]~COUT at LC10_1_C4
--operation mode is counter

Q1L571 = CARRY(!Q1L371 # !Q1_OneSPEreset_cnt[5]);


--Q1_OneSPEreset_cnt[6] is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[6] at LC1_3_C4
--operation mode is counter

Q1_OneSPEreset_cnt[6]_lut_out = Q1_OneSPEreset_cnt[6] $ !Q1L571;
Q1_OneSPEreset_cnt[6]_sload_eqn = (!Q1_OneSPE_latch & ~GND) # (Q1_OneSPE_latch & Q1_OneSPEreset_cnt[6]_lut_out);
Q1_OneSPEreset_cnt[6] = DFFE(Q1_OneSPEreset_cnt[6]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L771 is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[6]~COUT at LC1_3_C4
--operation mode is counter

Q1L771 = CARRY(Q1_OneSPEreset_cnt[6] & !Q1L571);


--Q1_OneSPEreset_cnt[7] is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[7] at LC2_3_C4
--operation mode is counter

Q1_OneSPEreset_cnt[7]_lut_out = Q1_OneSPEreset_cnt[7] $ Q1L771;
Q1_OneSPEreset_cnt[7]_sload_eqn = (!Q1_OneSPE_latch & ~GND) # (Q1_OneSPE_latch & Q1_OneSPEreset_cnt[7]_lut_out);
Q1_OneSPEreset_cnt[7] = DFFE(Q1_OneSPEreset_cnt[7]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L971 is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[7]~COUT at LC2_3_C4
--operation mode is counter

Q1L971 = CARRY(!Q1L771 # !Q1_OneSPEreset_cnt[7]);


--Q1_OneSPEreset_cnt[8] is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[8] at LC3_3_C4
--operation mode is counter

Q1_OneSPEreset_cnt[8]_lut_out = Q1_OneSPEreset_cnt[8] $ !Q1L971;
Q1_OneSPEreset_cnt[8]_sload_eqn = (!Q1_OneSPE_latch & ~GND) # (Q1_OneSPE_latch & Q1_OneSPEreset_cnt[8]_lut_out);
Q1_OneSPEreset_cnt[8] = DFFE(Q1_OneSPEreset_cnt[8]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L181 is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[8]~COUT at LC3_3_C4
--operation mode is counter

Q1L181 = CARRY(Q1_OneSPEreset_cnt[8] & !Q1L971);


--Q1_OneSPEreset_cnt[9] is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[9] at LC4_3_C4
--operation mode is counter

Q1_OneSPEreset_cnt[9]_lut_out = Q1_OneSPEreset_cnt[9] $ Q1L181;
Q1_OneSPEreset_cnt[9]_sload_eqn = (!Q1_OneSPE_latch & ~GND) # (Q1_OneSPE_latch & Q1_OneSPEreset_cnt[9]_lut_out);
Q1_OneSPEreset_cnt[9] = DFFE(Q1_OneSPEreset_cnt[9]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L381 is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[9]~COUT at LC4_3_C4
--operation mode is counter

Q1L381 = CARRY(!Q1L181 # !Q1_OneSPEreset_cnt[9]);


--Q1_OneSPEreset_cnt[10] is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[10] at LC5_3_C4
--operation mode is counter

Q1_OneSPEreset_cnt[10]_lut_out = Q1_OneSPEreset_cnt[10] $ !Q1L381;
Q1_OneSPEreset_cnt[10]_sload_eqn = (!Q1_OneSPE_latch & ~GND) # (Q1_OneSPE_latch & Q1_OneSPEreset_cnt[10]_lut_out);
Q1_OneSPEreset_cnt[10] = DFFE(Q1_OneSPEreset_cnt[10]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L581 is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[10]~COUT at LC5_3_C4
--operation mode is counter

Q1L581 = CARRY(Q1_OneSPEreset_cnt[10] & !Q1L381);


--Q1_OneSPEreset_cnt[11] is hit_counter_ff:inst_hit_counter_ff|OneSPEreset_cnt[11] at LC6_3_C4
--operation mode is normal

Q1_OneSPEreset_cnt[11]_lut_out = Q1_OneSPEreset_cnt[11] $ Q1L581;
Q1_OneSPEreset_cnt[11]_sload_eqn = (!Q1_OneSPE_latch & ~GND) # (Q1_OneSPE_latch & Q1_OneSPEreset_cnt[11]_lut_out);
Q1_OneSPEreset_cnt[11] = DFFE(Q1_OneSPEreset_cnt[11]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Q1_MultiSPEreset_cnt[0] is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[0] at LC5_4_C4
--operation mode is counter

Q1_MultiSPEreset_cnt[0]_lut_out = !Q1_MultiSPEreset_cnt[0];
Q1_MultiSPEreset_cnt[0]_sload_eqn = (!Q1_MultiSPE_latch & ~GND) # (Q1_MultiSPE_latch & Q1_MultiSPEreset_cnt[0]_lut_out);
Q1_MultiSPEreset_cnt[0] = DFFE(Q1_MultiSPEreset_cnt[0]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L911 is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[0]~COUT at LC5_4_C4
--operation mode is counter

Q1L911 = CARRY(!Q1_MultiSPEreset_cnt[0]);


--Q1_MultiSPEreset_cnt[1] is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[1] at LC6_4_C4
--operation mode is counter

Q1_MultiSPEreset_cnt[1]_lut_out = Q1_MultiSPEreset_cnt[1] $ Q1L911;
Q1_MultiSPEreset_cnt[1]_sload_eqn = (!Q1_MultiSPE_latch & ~GND) # (Q1_MultiSPE_latch & Q1_MultiSPEreset_cnt[1]_lut_out);
Q1_MultiSPEreset_cnt[1] = DFFE(Q1_MultiSPEreset_cnt[1]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L121 is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[1]~COUT at LC6_4_C4
--operation mode is counter

Q1L121 = CARRY(!Q1L911 # !Q1_MultiSPEreset_cnt[1]);


--Q1_MultiSPEreset_cnt[2] is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[2] at LC7_4_C4
--operation mode is counter

Q1_MultiSPEreset_cnt[2]_lut_out = Q1_MultiSPEreset_cnt[2] $ !Q1L121;
Q1_MultiSPEreset_cnt[2]_sload_eqn = (!Q1_MultiSPE_latch & ~GND) # (Q1_MultiSPE_latch & Q1_MultiSPEreset_cnt[2]_lut_out);
Q1_MultiSPEreset_cnt[2] = DFFE(Q1_MultiSPEreset_cnt[2]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L321 is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[2]~COUT at LC7_4_C4
--operation mode is counter

Q1L321 = CARRY(Q1_MultiSPEreset_cnt[2] & !Q1L121);


--Q1_MultiSPEreset_cnt[3] is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[3] at LC8_4_C4
--operation mode is counter

Q1_MultiSPEreset_cnt[3]_lut_out = Q1_MultiSPEreset_cnt[3] $ Q1L321;
Q1_MultiSPEreset_cnt[3]_sload_eqn = (!Q1_MultiSPE_latch & ~GND) # (Q1_MultiSPE_latch & Q1_MultiSPEreset_cnt[3]_lut_out);
Q1_MultiSPEreset_cnt[3] = DFFE(Q1_MultiSPEreset_cnt[3]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L521 is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[3]~COUT at LC8_4_C4
--operation mode is counter

Q1L521 = CARRY(!Q1L321 # !Q1_MultiSPEreset_cnt[3]);


--Q1_MultiSPEreset_cnt[4] is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[4] at LC9_4_C4
--operation mode is counter

Q1_MultiSPEreset_cnt[4]_lut_out = Q1_MultiSPEreset_cnt[4] $ !Q1L521;
Q1_MultiSPEreset_cnt[4]_sload_eqn = (!Q1_MultiSPE_latch & ~GND) # (Q1_MultiSPE_latch & Q1_MultiSPEreset_cnt[4]_lut_out);
Q1_MultiSPEreset_cnt[4] = DFFE(Q1_MultiSPEreset_cnt[4]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L721 is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[4]~COUT at LC9_4_C4
--operation mode is counter

Q1L721 = CARRY(Q1_MultiSPEreset_cnt[4] & !Q1L521);


--Q1_MultiSPEreset_cnt[5] is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[5] at LC10_4_C4
--operation mode is counter

Q1_MultiSPEreset_cnt[5]_lut_out = Q1_MultiSPEreset_cnt[5] $ Q1L721;
Q1_MultiSPEreset_cnt[5]_sload_eqn = (!Q1_MultiSPE_latch & ~GND) # (Q1_MultiSPE_latch & Q1_MultiSPEreset_cnt[5]_lut_out);
Q1_MultiSPEreset_cnt[5] = DFFE(Q1_MultiSPEreset_cnt[5]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L921 is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[5]~COUT at LC10_4_C4
--operation mode is counter

Q1L921 = CARRY(!Q1L721 # !Q1_MultiSPEreset_cnt[5]);


--Q1_MultiSPEreset_cnt[6] is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[6] at LC1_6_C4
--operation mode is counter

Q1_MultiSPEreset_cnt[6]_lut_out = Q1_MultiSPEreset_cnt[6] $ !Q1L921;
Q1_MultiSPEreset_cnt[6]_sload_eqn = (!Q1_MultiSPE_latch & ~GND) # (Q1_MultiSPE_latch & Q1_MultiSPEreset_cnt[6]_lut_out);
Q1_MultiSPEreset_cnt[6] = DFFE(Q1_MultiSPEreset_cnt[6]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L131 is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[6]~COUT at LC1_6_C4
--operation mode is counter

Q1L131 = CARRY(Q1_MultiSPEreset_cnt[6] & !Q1L921);


--Q1_MultiSPEreset_cnt[7] is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[7] at LC2_6_C4
--operation mode is counter

Q1_MultiSPEreset_cnt[7]_lut_out = Q1_MultiSPEreset_cnt[7] $ Q1L131;
Q1_MultiSPEreset_cnt[7]_sload_eqn = (!Q1_MultiSPE_latch & ~GND) # (Q1_MultiSPE_latch & Q1_MultiSPEreset_cnt[7]_lut_out);
Q1_MultiSPEreset_cnt[7] = DFFE(Q1_MultiSPEreset_cnt[7]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L331 is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[7]~COUT at LC2_6_C4
--operation mode is counter

Q1L331 = CARRY(!Q1L131 # !Q1_MultiSPEreset_cnt[7]);


--Q1_MultiSPEreset_cnt[8] is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[8] at LC3_6_C4
--operation mode is counter

Q1_MultiSPEreset_cnt[8]_lut_out = Q1_MultiSPEreset_cnt[8] $ !Q1L331;
Q1_MultiSPEreset_cnt[8]_sload_eqn = (!Q1_MultiSPE_latch & ~GND) # (Q1_MultiSPE_latch & Q1_MultiSPEreset_cnt[8]_lut_out);
Q1_MultiSPEreset_cnt[8] = DFFE(Q1_MultiSPEreset_cnt[8]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L531 is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[8]~COUT at LC3_6_C4
--operation mode is counter

Q1L531 = CARRY(Q1_MultiSPEreset_cnt[8] & !Q1L331);


--Q1_MultiSPEreset_cnt[9] is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[9] at LC4_6_C4
--operation mode is counter

Q1_MultiSPEreset_cnt[9]_lut_out = Q1_MultiSPEreset_cnt[9] $ Q1L531;
Q1_MultiSPEreset_cnt[9]_sload_eqn = (!Q1_MultiSPE_latch & ~GND) # (Q1_MultiSPE_latch & Q1_MultiSPEreset_cnt[9]_lut_out);
Q1_MultiSPEreset_cnt[9] = DFFE(Q1_MultiSPEreset_cnt[9]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L731 is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[9]~COUT at LC4_6_C4
--operation mode is counter

Q1L731 = CARRY(!Q1L531 # !Q1_MultiSPEreset_cnt[9]);


--Q1_MultiSPEreset_cnt[10] is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[10] at LC5_6_C4
--operation mode is counter

Q1_MultiSPEreset_cnt[10]_lut_out = Q1_MultiSPEreset_cnt[10] $ !Q1L731;
Q1_MultiSPEreset_cnt[10]_sload_eqn = (!Q1_MultiSPE_latch & ~GND) # (Q1_MultiSPE_latch & Q1_MultiSPEreset_cnt[10]_lut_out);
Q1_MultiSPEreset_cnt[10] = DFFE(Q1_MultiSPEreset_cnt[10]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--Q1L931 is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[10]~COUT at LC5_6_C4
--operation mode is counter

Q1L931 = CARRY(Q1_MultiSPEreset_cnt[10] & !Q1L731);


--Q1_MultiSPEreset_cnt[11] is hit_counter_ff:inst_hit_counter_ff|MultiSPEreset_cnt[11] at LC6_6_C4
--operation mode is normal

Q1_MultiSPEreset_cnt[11]_lut_out = Q1_MultiSPEreset_cnt[11] $ Q1L931;
Q1_MultiSPEreset_cnt[11]_sload_eqn = (!Q1_MultiSPE_latch & ~GND) # (Q1_MultiSPE_latch & Q1_MultiSPEreset_cnt[11]_lut_out);
Q1_MultiSPEreset_cnt[11] = DFFE(Q1_MultiSPEreset_cnt[11]_sload_eqn, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--JB13_sload_path[15] is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[15] at LC6_7_H1
--operation mode is normal

JB13_sload_path[15]_lut_out = JB13L13 $ JB13_sload_path[15];
JB13_sload_path[15]_reg_input = Y1_command_0_local[26] & JB13_sload_path[15]_lut_out;
JB13_sload_path[15] = DFFE(JB13_sload_path[15]_reg_input, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--JB13_sload_path[14] is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[14] at LC5_7_H1
--operation mode is counter

JB13_sload_path[14]_lut_out = JB13_sload_path[14] $ !JB13L92;
JB13_sload_path[14]_reg_input = Y1_command_0_local[26] & JB13_sload_path[14]_lut_out;
JB13_sload_path[14] = DFFE(JB13_sload_path[14]_reg_input, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--JB13L13 is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[14]~COUT at LC5_7_H1
--operation mode is counter

JB13L13 = CARRY(JB13_sload_path[14] & !JB13L92);


--JB13_sload_path[13] is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[13] at LC4_7_H1
--operation mode is counter

JB13_sload_path[13]_lut_out = JB13_sload_path[13] $ JB13L72;
JB13_sload_path[13]_reg_input = Y1_command_0_local[26] & JB13_sload_path[13]_lut_out;
JB13_sload_path[13] = DFFE(JB13_sload_path[13]_reg_input, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--JB13L92 is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[13]~COUT at LC4_7_H1
--operation mode is counter

JB13L92 = CARRY(!JB13L72 # !JB13_sload_path[13]);


--JB13_sload_path[12] is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[12] at LC3_7_H1
--operation mode is counter

JB13_sload_path[12]_lut_out = JB13_sload_path[12] $ !JB13L52;
JB13_sload_path[12]_reg_input = Y1_command_0_local[26] & JB13_sload_path[12]_lut_out;
JB13_sload_path[12] = DFFE(JB13_sload_path[12]_reg_input, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--JB13L72 is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[12]~COUT at LC3_7_H1
--operation mode is counter

JB13L72 = CARRY(JB13_sload_path[12] & !JB13L52);


--JB13_sload_path[11] is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[11] at LC2_7_H1
--operation mode is counter

JB13_sload_path[11]_lut_out = JB13_sload_path[11] $ JB13L32;
JB13_sload_path[11]_reg_input = Y1_command_0_local[26] & JB13_sload_path[11]_lut_out;
JB13_sload_path[11] = DFFE(JB13_sload_path[11]_reg_input, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--JB13L52 is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[11]~COUT at LC2_7_H1
--operation mode is counter

JB13L52 = CARRY(!JB13L32 # !JB13_sload_path[11]);


--JB13_sload_path[10] is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[10] at LC1_7_H1
--operation mode is counter

JB13_sload_path[10]_lut_out = JB13_sload_path[10] $ !JB13L12;
JB13_sload_path[10]_reg_input = Y1_command_0_local[26] & JB13_sload_path[10]_lut_out;
JB13_sload_path[10] = DFFE(JB13_sload_path[10]_reg_input, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--JB13L32 is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[10]~COUT at LC1_7_H1
--operation mode is counter

JB13L32 = CARRY(JB13_sload_path[10] & !JB13L12);


--JB13_sload_path[9] is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[9] at LC10_5_H1
--operation mode is counter

JB13_sload_path[9]_lut_out = JB13_sload_path[9] $ JB13L91;
JB13_sload_path[9]_reg_input = Y1_command_0_local[26] & JB13_sload_path[9]_lut_out;
JB13_sload_path[9] = DFFE(JB13_sload_path[9]_reg_input, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--JB13L12 is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[9]~COUT at LC10_5_H1
--operation mode is counter

JB13L12 = CARRY(!JB13L91 # !JB13_sload_path[9]);


--JB13_sload_path[8] is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[8] at LC9_5_H1
--operation mode is counter

JB13_sload_path[8]_lut_out = JB13_sload_path[8] $ !JB13L71;
JB13_sload_path[8]_reg_input = Y1_command_0_local[26] & JB13_sload_path[8]_lut_out;
JB13_sload_path[8] = DFFE(JB13_sload_path[8]_reg_input, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--JB13L91 is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_5_H1
--operation mode is counter

JB13L91 = CARRY(JB13_sload_path[8] & !JB13L71);


--JB13_sload_path[7] is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[7] at LC8_5_H1
--operation mode is counter

JB13_sload_path[7]_lut_out = JB13_sload_path[7] $ JB13L51;
JB13_sload_path[7]_reg_input = Y1_command_0_local[26] & JB13_sload_path[7]_lut_out;
JB13_sload_path[7] = DFFE(JB13_sload_path[7]_reg_input, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--JB13L71 is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_5_H1
--operation mode is counter

JB13L71 = CARRY(!JB13L51 # !JB13_sload_path[7]);


--JB13_sload_path[6] is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[6] at LC7_5_H1
--operation mode is counter

JB13_sload_path[6]_lut_out = JB13_sload_path[6] $ !JB13L31;
JB13_sload_path[6]_reg_input = Y1_command_0_local[26] & JB13_sload_path[6]_lut_out;
JB13_sload_path[6] = DFFE(JB13_sload_path[6]_reg_input, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--JB13L51 is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_5_H1
--operation mode is counter

JB13L51 = CARRY(JB13_sload_path[6] & !JB13L31);


--JB13_sload_path[5] is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[5] at LC6_5_H1
--operation mode is counter

JB13_sload_path[5]_lut_out = JB13_sload_path[5] $ JB13L11;
JB13_sload_path[5]_reg_input = Y1_command_0_local[26] & JB13_sload_path[5]_lut_out;
JB13_sload_path[5] = DFFE(JB13_sload_path[5]_reg_input, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--JB13L31 is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_5_H1
--operation mode is counter

JB13L31 = CARRY(!JB13L11 # !JB13_sload_path[5]);


--JB13_sload_path[4] is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[4] at LC5_5_H1
--operation mode is counter

JB13_sload_path[4]_lut_out = JB13_sload_path[4] $ !JB13L9;
JB13_sload_path[4]_reg_input = Y1_command_0_local[26] & JB13_sload_path[4]_lut_out;
JB13_sload_path[4] = DFFE(JB13_sload_path[4]_reg_input, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--JB13L11 is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_5_H1
--operation mode is counter

JB13L11 = CARRY(JB13_sload_path[4] & !JB13L9);


--JB13_sload_path[3] is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[3] at LC4_5_H1
--operation mode is counter

JB13_sload_path[3]_lut_out = JB13_sload_path[3] $ JB13L7;
JB13_sload_path[3]_reg_input = Y1_command_0_local[26] & JB13_sload_path[3]_lut_out;
JB13_sload_path[3] = DFFE(JB13_sload_path[3]_reg_input, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--JB13L9 is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_5_H1
--operation mode is counter

JB13L9 = CARRY(!JB13L7 # !JB13_sload_path[3]);


--JB13_sload_path[2] is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[2] at LC3_5_H1
--operation mode is counter

JB13_sload_path[2]_lut_out = JB13_sload_path[2] $ !JB13L5;
JB13_sload_path[2]_reg_input = Y1_command_0_local[26] & JB13_sload_path[2]_lut_out;
JB13_sload_path[2] = DFFE(JB13_sload_path[2]_reg_input, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--JB13L7 is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_5_H1
--operation mode is counter

JB13L7 = CARRY(JB13_sload_path[2] & !JB13L5);


--JB13_sload_path[1] is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[1] at LC2_5_H1
--operation mode is counter

JB13_sload_path[1]_lut_out = JB13_sload_path[1] $ JB13L3;
JB13_sload_path[1]_reg_input = Y1_command_0_local[26] & JB13_sload_path[1]_lut_out;
JB13_sload_path[1] = DFFE(JB13_sload_path[1]_reg_input, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--JB13L5 is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_5_H1
--operation mode is counter

JB13L5 = CARRY(!JB13L3 # !JB13_sload_path[1]);


--JB13_sload_path[0] is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|sload_path[0] at LC1_5_H1
--operation mode is qfbk_counter

JB13_sload_path[0]_lut_out = !JB13_sload_path[0];
JB13_sload_path[0]_reg_input = Y1_command_0_local[26] & JB13_sload_path[0]_lut_out;
JB13_sload_path[0] = DFFE(JB13_sload_path[0]_reg_input, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--JB13L3 is single_led:inst_single_led|lpm_counter:cnt_rtl_10|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_5_H1
--operation mode is qfbk_counter

JB13L3 = CARRY(JB13_sload_path[0]);


--JB32_sload_path[15] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|sload_path[15] at LC6_16_E1
--operation mode is normal

JB32_sload_path[15]_lut_out = JB32_sload_path[15] $ JB32L13;
JB32_sload_path[15]_reg_input = Y1_command_2_local[24] & JB32_sload_path[15]_lut_out;
JB32_sload_path[15] = DFFE(JB32_sload_path[15]_reg_input, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--JB32_sload_path[14] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|sload_path[14] at LC5_16_E1
--operation mode is counter

JB32_sload_path[14]_lut_out = JB32_sload_path[14] $ !JB32L92;
JB32_sload_path[14]_reg_input = Y1_command_2_local[24] & JB32_sload_path[14]_lut_out;
JB32_sload_path[14] = DFFE(JB32_sload_path[14]_reg_input, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--JB32L13 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|counter_cell[14]~COUT at LC5_16_E1
--operation mode is counter

JB32L13 = CARRY(JB32_sload_path[14] & !JB32L92);


--JB32_sload_path[13] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|sload_path[13] at LC4_16_E1
--operation mode is counter

JB32_sload_path[13]_lut_out = JB32_sload_path[13] $ JB32L72;
JB32_sload_path[13]_reg_input = Y1_command_2_local[24] & JB32_sload_path[13]_lut_out;
JB32_sload_path[13] = DFFE(JB32_sload_path[13]_reg_input, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--JB32L92 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|counter_cell[13]~COUT at LC4_16_E1
--operation mode is counter

JB32L92 = CARRY(!JB32L72 # !JB32_sload_path[13]);


--JB32_sload_path[12] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|sload_path[12] at LC3_16_E1
--operation mode is counter

JB32_sload_path[12]_lut_out = JB32_sload_path[12] $ !JB32L52;
JB32_sload_path[12]_reg_input = Y1_command_2_local[24] & JB32_sload_path[12]_lut_out;
JB32_sload_path[12] = DFFE(JB32_sload_path[12]_reg_input, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--JB32L72 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|counter_cell[12]~COUT at LC3_16_E1
--operation mode is counter

JB32L72 = CARRY(JB32_sload_path[12] & !JB32L52);


--JB32_sload_path[11] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|sload_path[11] at LC2_16_E1
--operation mode is counter

JB32_sload_path[11]_lut_out = JB32_sload_path[11] $ JB32L32;
JB32_sload_path[11]_reg_input = Y1_command_2_local[24] & JB32_sload_path[11]_lut_out;
JB32_sload_path[11] = DFFE(JB32_sload_path[11]_reg_input, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--JB32L52 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|counter_cell[11]~COUT at LC2_16_E1
--operation mode is counter

JB32L52 = CARRY(!JB32L32 # !JB32_sload_path[11]);


--JB32_sload_path[10] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|sload_path[10] at LC1_16_E1
--operation mode is counter

JB32_sload_path[10]_lut_out = JB32_sload_path[10] $ !JB32L12;
JB32_sload_path[10]_reg_input = Y1_command_2_local[24] & JB32_sload_path[10]_lut_out;
JB32_sload_path[10] = DFFE(JB32_sload_path[10]_reg_input, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--JB32L32 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|counter_cell[10]~COUT at LC1_16_E1
--operation mode is counter

JB32L32 = CARRY(JB32_sload_path[10] & !JB32L12);


--JB32_sload_path[9] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|sload_path[9] at LC10_14_E1
--operation mode is counter

JB32_sload_path[9]_lut_out = JB32_sload_path[9] $ JB32L91;
JB32_sload_path[9]_reg_input = Y1_command_2_local[24] & JB32_sload_path[9]_lut_out;
JB32_sload_path[9] = DFFE(JB32_sload_path[9]_reg_input, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--JB32L12 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|counter_cell[9]~COUT at LC10_14_E1
--operation mode is counter

JB32L12 = CARRY(!JB32L91 # !JB32_sload_path[9]);


--JB32_sload_path[8] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|sload_path[8] at LC9_14_E1
--operation mode is counter

JB32_sload_path[8]_lut_out = JB32_sload_path[8] $ !JB32L71;
JB32_sload_path[8]_reg_input = Y1_command_2_local[24] & JB32_sload_path[8]_lut_out;
JB32_sload_path[8] = DFFE(JB32_sload_path[8]_reg_input, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--JB32L91 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_14_E1
--operation mode is counter

JB32L91 = CARRY(JB32_sload_path[8] & !JB32L71);


--JB32_sload_path[7] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|sload_path[7] at LC8_14_E1
--operation mode is counter

JB32_sload_path[7]_lut_out = JB32_sload_path[7] $ JB32L51;
JB32_sload_path[7]_reg_input = Y1_command_2_local[24] & JB32_sload_path[7]_lut_out;
JB32_sload_path[7] = DFFE(JB32_sload_path[7]_reg_input, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--JB32L71 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_14_E1
--operation mode is counter

JB32L71 = CARRY(!JB32L51 # !JB32_sload_path[7]);


--JB32_sload_path[6] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|sload_path[6] at LC7_14_E1
--operation mode is counter

JB32_sload_path[6]_lut_out = JB32_sload_path[6] $ !JB32L31;
JB32_sload_path[6]_reg_input = Y1_command_2_local[24] & JB32_sload_path[6]_lut_out;
JB32_sload_path[6] = DFFE(JB32_sload_path[6]_reg_input, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--JB32L51 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_14_E1
--operation mode is counter

JB32L51 = CARRY(JB32_sload_path[6] & !JB32L31);


--JB32_sload_path[5] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|sload_path[5] at LC6_14_E1
--operation mode is counter

JB32_sload_path[5]_lut_out = JB32_sload_path[5] $ JB32L11;
JB32_sload_path[5]_reg_input = Y1_command_2_local[24] & JB32_sload_path[5]_lut_out;
JB32_sload_path[5] = DFFE(JB32_sload_path[5]_reg_input, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--JB32L31 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_14_E1
--operation mode is counter

JB32L31 = CARRY(!JB32L11 # !JB32_sload_path[5]);


--JB32_sload_path[4] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|sload_path[4] at LC5_14_E1
--operation mode is counter

JB32_sload_path[4]_lut_out = JB32_sload_path[4] $ !JB32L9;
JB32_sload_path[4]_reg_input = Y1_command_2_local[24] & JB32_sload_path[4]_lut_out;
JB32_sload_path[4] = DFFE(JB32_sload_path[4]_reg_input, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--JB32L11 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_14_E1
--operation mode is counter

JB32L11 = CARRY(JB32_sload_path[4] & !JB32L9);


--JB32_sload_path[3] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|sload_path[3] at LC4_14_E1
--operation mode is counter

JB32_sload_path[3]_lut_out = JB32_sload_path[3] $ JB32L7;
JB32_sload_path[3]_reg_input = Y1_command_2_local[24] & JB32_sload_path[3]_lut_out;
JB32_sload_path[3] = DFFE(JB32_sload_path[3]_reg_input, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--JB32L9 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_14_E1
--operation mode is counter

JB32L9 = CARRY(!JB32L7 # !JB32_sload_path[3]);


--JB32_sload_path[2] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|sload_path[2] at LC3_14_E1
--operation mode is counter

JB32_sload_path[2]_lut_out = JB32_sload_path[2] $ !JB32L5;
JB32_sload_path[2]_reg_input = Y1_command_2_local[24] & JB32_sload_path[2]_lut_out;
JB32_sload_path[2] = DFFE(JB32_sload_path[2]_reg_input, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--JB32L7 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_14_E1
--operation mode is counter

JB32L7 = CARRY(JB32_sload_path[2] & !JB32L5);


--JB32_sload_path[1] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|sload_path[1] at LC2_14_E1
--operation mode is counter

JB32_sload_path[1]_lut_out = JB32_sload_path[1] $ JB32L3;
JB32_sload_path[1]_reg_input = Y1_command_2_local[24] & JB32_sload_path[1]_lut_out;
JB32_sload_path[1] = DFFE(JB32_sload_path[1]_reg_input, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--JB32L5 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_14_E1
--operation mode is counter

JB32L5 = CARRY(!JB32L3 # !JB32_sload_path[1]);


--JB32_sload_path[0] is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|sload_path[0] at LC1_14_E1
--operation mode is qfbk_counter

JB32_sload_path[0]_lut_out = !JB32_sload_path[0];
JB32_sload_path[0]_reg_input = Y1_command_2_local[24] & JB32_sload_path[0]_lut_out;
JB32_sload_path[0] = DFFE(JB32_sload_path[0]_reg_input, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );

--JB32L3 is flasher_board:flasher_board_inst|lpm_counter:cnt_rtl_9|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_14_E1
--operation mode is qfbk_counter

JB32L3 = CARRY(JB32_sload_path[0]);


--JB92_sload_path[15] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|sload_path[15] at LC6_5_H4
--operation mode is normal

JB92_sload_path[15]_lut_out = JB92_sload_path[15] $ (Q1_i19 & JB92L13);
JB92_sload_path[15]_reg_input = !Q1L86 & JB92_sload_path[15]_lut_out;
JB92_sload_path[15] = DFFE(JB92_sload_path[15]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);


--JB92_sload_path[14] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|sload_path[14] at LC5_5_H4
--operation mode is counter

JB92_sload_path[14]_lut_out = JB92_sload_path[14] $ (Q1_i19 & !JB92L92);
JB92_sload_path[14]_reg_input = !Q1L86 & JB92_sload_path[14]_lut_out;
JB92_sload_path[14] = DFFE(JB92_sload_path[14]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB92L13 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|counter_cell[14]~COUT at LC5_5_H4
--operation mode is counter

JB92L13 = CARRY(JB92_sload_path[14] & !JB92L92);


--JB92_sload_path[13] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|sload_path[13] at LC4_5_H4
--operation mode is counter

JB92_sload_path[13]_lut_out = JB92_sload_path[13] $ (Q1_i19 & JB92L72);
JB92_sload_path[13]_reg_input = !Q1L86 & JB92_sload_path[13]_lut_out;
JB92_sload_path[13] = DFFE(JB92_sload_path[13]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB92L92 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|counter_cell[13]~COUT at LC4_5_H4
--operation mode is counter

JB92L92 = CARRY(!JB92L72 # !JB92_sload_path[13]);


--JB92_sload_path[12] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|sload_path[12] at LC3_5_H4
--operation mode is counter

JB92_sload_path[12]_lut_out = JB92_sload_path[12] $ (Q1_i19 & !JB92L52);
JB92_sload_path[12]_reg_input = !Q1L86 & JB92_sload_path[12]_lut_out;
JB92_sload_path[12] = DFFE(JB92_sload_path[12]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB92L72 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|counter_cell[12]~COUT at LC3_5_H4
--operation mode is counter

JB92L72 = CARRY(JB92_sload_path[12] & !JB92L52);


--JB92_sload_path[11] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|sload_path[11] at LC2_5_H4
--operation mode is counter

JB92_sload_path[11]_lut_out = JB92_sload_path[11] $ (Q1_i19 & JB92L32);
JB92_sload_path[11]_reg_input = !Q1L86 & JB92_sload_path[11]_lut_out;
JB92_sload_path[11] = DFFE(JB92_sload_path[11]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB92L52 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|counter_cell[11]~COUT at LC2_5_H4
--operation mode is counter

JB92L52 = CARRY(!JB92L32 # !JB92_sload_path[11]);


--JB92_sload_path[10] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|sload_path[10] at LC1_5_H4
--operation mode is counter

JB92_sload_path[10]_lut_out = JB92_sload_path[10] $ (Q1_i19 & !JB92L12);
JB92_sload_path[10]_reg_input = !Q1L86 & JB92_sload_path[10]_lut_out;
JB92_sload_path[10] = DFFE(JB92_sload_path[10]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB92L32 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|counter_cell[10]~COUT at LC1_5_H4
--operation mode is counter

JB92L32 = CARRY(JB92_sload_path[10] & !JB92L12);


--JB92_sload_path[9] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|sload_path[9] at LC10_3_H4
--operation mode is counter

JB92_sload_path[9]_lut_out = JB92_sload_path[9] $ (Q1_i19 & JB92L91);
JB92_sload_path[9]_reg_input = !Q1L86 & JB92_sload_path[9]_lut_out;
JB92_sload_path[9] = DFFE(JB92_sload_path[9]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB92L12 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|counter_cell[9]~COUT at LC10_3_H4
--operation mode is counter

JB92L12 = CARRY(!JB92L91 # !JB92_sload_path[9]);


--JB92_sload_path[8] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|sload_path[8] at LC9_3_H4
--operation mode is counter

JB92_sload_path[8]_lut_out = JB92_sload_path[8] $ (Q1_i19 & !JB92L71);
JB92_sload_path[8]_reg_input = !Q1L86 & JB92_sload_path[8]_lut_out;
JB92_sload_path[8] = DFFE(JB92_sload_path[8]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB92L91 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_3_H4
--operation mode is counter

JB92L91 = CARRY(JB92_sload_path[8] & !JB92L71);


--JB92_sload_path[7] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|sload_path[7] at LC8_3_H4
--operation mode is counter

JB92_sload_path[7]_lut_out = JB92_sload_path[7] $ (Q1_i19 & JB92L51);
JB92_sload_path[7]_reg_input = !Q1L86 & JB92_sload_path[7]_lut_out;
JB92_sload_path[7] = DFFE(JB92_sload_path[7]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB92L71 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_3_H4
--operation mode is counter

JB92L71 = CARRY(!JB92L51 # !JB92_sload_path[7]);


--JB92_sload_path[6] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|sload_path[6] at LC7_3_H4
--operation mode is counter

JB92_sload_path[6]_lut_out = JB92_sload_path[6] $ (Q1_i19 & !JB92L31);
JB92_sload_path[6]_reg_input = !Q1L86 & JB92_sload_path[6]_lut_out;
JB92_sload_path[6] = DFFE(JB92_sload_path[6]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB92L51 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_3_H4
--operation mode is counter

JB92L51 = CARRY(JB92_sload_path[6] & !JB92L31);


--JB92_sload_path[5] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|sload_path[5] at LC6_3_H4
--operation mode is counter

JB92_sload_path[5]_lut_out = JB92_sload_path[5] $ (Q1_i19 & JB92L11);
JB92_sload_path[5]_reg_input = !Q1L86 & JB92_sload_path[5]_lut_out;
JB92_sload_path[5] = DFFE(JB92_sload_path[5]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB92L31 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_3_H4
--operation mode is counter

JB92L31 = CARRY(!JB92L11 # !JB92_sload_path[5]);


--JB92_sload_path[4] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|sload_path[4] at LC5_3_H4
--operation mode is counter

JB92_sload_path[4]_lut_out = JB92_sload_path[4] $ (Q1_i19 & !JB92L9);
JB92_sload_path[4]_reg_input = !Q1L86 & JB92_sload_path[4]_lut_out;
JB92_sload_path[4] = DFFE(JB92_sload_path[4]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB92L11 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_3_H4
--operation mode is counter

JB92L11 = CARRY(JB92_sload_path[4] & !JB92L9);


--JB92_sload_path[3] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|sload_path[3] at LC4_3_H4
--operation mode is counter

JB92_sload_path[3]_lut_out = JB92_sload_path[3] $ (Q1_i19 & JB92L7);
JB92_sload_path[3]_reg_input = !Q1L86 & JB92_sload_path[3]_lut_out;
JB92_sload_path[3] = DFFE(JB92_sload_path[3]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB92L9 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_3_H4
--operation mode is counter

JB92L9 = CARRY(!JB92L7 # !JB92_sload_path[3]);


--JB92_sload_path[2] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|sload_path[2] at LC3_3_H4
--operation mode is counter

JB92_sload_path[2]_lut_out = JB92_sload_path[2] $ (Q1_i19 & !JB92L5);
JB92_sload_path[2]_reg_input = !Q1L86 & JB92_sload_path[2]_lut_out;
JB92_sload_path[2] = DFFE(JB92_sload_path[2]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB92L7 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_3_H4
--operation mode is counter

JB92L7 = CARRY(JB92_sload_path[2] & !JB92L5);


--JB92_sload_path[1] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|sload_path[1] at LC2_3_H4
--operation mode is counter

JB92_sload_path[1]_lut_out = JB92_sload_path[1] $ (Q1_i19 & JB92L3);
JB92_sload_path[1]_reg_input = !Q1L86 & JB92_sload_path[1]_lut_out;
JB92_sload_path[1] = DFFE(JB92_sload_path[1]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB92L5 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_3_H4
--operation mode is counter

JB92L5 = CARRY(!JB92L3 # !JB92_sload_path[1]);


--JB92_sload_path[0] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|sload_path[0] at LC1_3_H4
--operation mode is qfbk_counter

JB92_sload_path[0]_lut_out = Q1_i19 $ JB92_sload_path[0];
JB92_sload_path[0]_reg_input = !Q1L86 & JB92_sload_path[0]_lut_out;
JB92_sload_path[0] = DFFE(JB92_sload_path[0]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB92L3 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:multiSPEcnt_int_rtl_8|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_3_H4
--operation mode is qfbk_counter

JB92L3 = CARRY(JB92_sload_path[0]);


--JB03_sload_path[15] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|sload_path[15] at LC6_9_F4
--operation mode is normal

JB03_sload_path[15]_lut_out = JB03_sload_path[15] $ (Q1_i38 & JB03L13);
JB03_sload_path[15]_reg_input = !Q1L86 & JB03_sload_path[15]_lut_out;
JB03_sload_path[15] = DFFE(JB03_sload_path[15]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);


--JB03_sload_path[14] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|sload_path[14] at LC5_9_F4
--operation mode is counter

JB03_sload_path[14]_lut_out = JB03_sload_path[14] $ (Q1_i38 & !JB03L92);
JB03_sload_path[14]_reg_input = !Q1L86 & JB03_sload_path[14]_lut_out;
JB03_sload_path[14] = DFFE(JB03_sload_path[14]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB03L13 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[14]~COUT at LC5_9_F4
--operation mode is counter

JB03L13 = CARRY(JB03_sload_path[14] & !JB03L92);


--JB03_sload_path[13] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|sload_path[13] at LC4_9_F4
--operation mode is counter

JB03_sload_path[13]_lut_out = JB03_sload_path[13] $ (Q1_i38 & JB03L72);
JB03_sload_path[13]_reg_input = !Q1L86 & JB03_sload_path[13]_lut_out;
JB03_sload_path[13] = DFFE(JB03_sload_path[13]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB03L92 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[13]~COUT at LC4_9_F4
--operation mode is counter

JB03L92 = CARRY(!JB03L72 # !JB03_sload_path[13]);


--JB03_sload_path[12] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|sload_path[12] at LC3_9_F4
--operation mode is counter

JB03_sload_path[12]_lut_out = JB03_sload_path[12] $ (Q1_i38 & !JB03L52);
JB03_sload_path[12]_reg_input = !Q1L86 & JB03_sload_path[12]_lut_out;
JB03_sload_path[12] = DFFE(JB03_sload_path[12]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB03L72 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[12]~COUT at LC3_9_F4
--operation mode is counter

JB03L72 = CARRY(JB03_sload_path[12] & !JB03L52);


--JB03_sload_path[11] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|sload_path[11] at LC2_9_F4
--operation mode is counter

JB03_sload_path[11]_lut_out = JB03_sload_path[11] $ (Q1_i38 & JB03L32);
JB03_sload_path[11]_reg_input = !Q1L86 & JB03_sload_path[11]_lut_out;
JB03_sload_path[11] = DFFE(JB03_sload_path[11]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB03L52 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[11]~COUT at LC2_9_F4
--operation mode is counter

JB03L52 = CARRY(!JB03L32 # !JB03_sload_path[11]);


--JB03_sload_path[10] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|sload_path[10] at LC1_9_F4
--operation mode is counter

JB03_sload_path[10]_lut_out = JB03_sload_path[10] $ (Q1_i38 & !JB03L12);
JB03_sload_path[10]_reg_input = !Q1L86 & JB03_sload_path[10]_lut_out;
JB03_sload_path[10] = DFFE(JB03_sload_path[10]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB03L32 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[10]~COUT at LC1_9_F4
--operation mode is counter

JB03L32 = CARRY(JB03_sload_path[10] & !JB03L12);


--JB03_sload_path[9] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|sload_path[9] at LC10_7_F4
--operation mode is counter

JB03_sload_path[9]_lut_out = JB03_sload_path[9] $ (Q1_i38 & JB03L91);
JB03_sload_path[9]_reg_input = !Q1L86 & JB03_sload_path[9]_lut_out;
JB03_sload_path[9] = DFFE(JB03_sload_path[9]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB03L12 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[9]~COUT at LC10_7_F4
--operation mode is counter

JB03L12 = CARRY(!JB03L91 # !JB03_sload_path[9]);


--JB03_sload_path[8] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|sload_path[8] at LC9_7_F4
--operation mode is counter

JB03_sload_path[8]_lut_out = JB03_sload_path[8] $ (Q1_i38 & !JB03L71);
JB03_sload_path[8]_reg_input = !Q1L86 & JB03_sload_path[8]_lut_out;
JB03_sload_path[8] = DFFE(JB03_sload_path[8]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB03L91 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_7_F4
--operation mode is counter

JB03L91 = CARRY(JB03_sload_path[8] & !JB03L71);


--JB03_sload_path[7] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|sload_path[7] at LC8_7_F4
--operation mode is counter

JB03_sload_path[7]_lut_out = JB03_sload_path[7] $ (Q1_i38 & JB03L51);
JB03_sload_path[7]_reg_input = !Q1L86 & JB03_sload_path[7]_lut_out;
JB03_sload_path[7] = DFFE(JB03_sload_path[7]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB03L71 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_7_F4
--operation mode is counter

JB03L71 = CARRY(!JB03L51 # !JB03_sload_path[7]);


--JB03_sload_path[6] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|sload_path[6] at LC7_7_F4
--operation mode is counter

JB03_sload_path[6]_lut_out = JB03_sload_path[6] $ (Q1_i38 & !JB03L31);
JB03_sload_path[6]_reg_input = !Q1L86 & JB03_sload_path[6]_lut_out;
JB03_sload_path[6] = DFFE(JB03_sload_path[6]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB03L51 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_7_F4
--operation mode is counter

JB03L51 = CARRY(JB03_sload_path[6] & !JB03L31);


--JB03_sload_path[5] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|sload_path[5] at LC6_7_F4
--operation mode is counter

JB03_sload_path[5]_lut_out = JB03_sload_path[5] $ (Q1_i38 & JB03L11);
JB03_sload_path[5]_reg_input = !Q1L86 & JB03_sload_path[5]_lut_out;
JB03_sload_path[5] = DFFE(JB03_sload_path[5]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB03L31 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_7_F4
--operation mode is counter

JB03L31 = CARRY(!JB03L11 # !JB03_sload_path[5]);


--JB03_sload_path[4] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|sload_path[4] at LC5_7_F4
--operation mode is counter

JB03_sload_path[4]_lut_out = JB03_sload_path[4] $ (Q1_i38 & !JB03L9);
JB03_sload_path[4]_reg_input = !Q1L86 & JB03_sload_path[4]_lut_out;
JB03_sload_path[4] = DFFE(JB03_sload_path[4]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB03L11 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_7_F4
--operation mode is counter

JB03L11 = CARRY(JB03_sload_path[4] & !JB03L9);


--JB03_sload_path[3] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|sload_path[3] at LC4_7_F4
--operation mode is counter

JB03_sload_path[3]_lut_out = JB03_sload_path[3] $ (Q1_i38 & JB03L7);
JB03_sload_path[3]_reg_input = !Q1L86 & JB03_sload_path[3]_lut_out;
JB03_sload_path[3] = DFFE(JB03_sload_path[3]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB03L9 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_7_F4
--operation mode is counter

JB03L9 = CARRY(!JB03L7 # !JB03_sload_path[3]);


--JB03_sload_path[2] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|sload_path[2] at LC3_7_F4
--operation mode is counter

JB03_sload_path[2]_lut_out = JB03_sload_path[2] $ (Q1_i38 & !JB03L5);
JB03_sload_path[2]_reg_input = !Q1L86 & JB03_sload_path[2]_lut_out;
JB03_sload_path[2] = DFFE(JB03_sload_path[2]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB03L7 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_7_F4
--operation mode is counter

JB03L7 = CARRY(JB03_sload_path[2] & !JB03L5);


--JB03_sload_path[1] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|sload_path[1] at LC2_7_F4
--operation mode is counter

JB03_sload_path[1]_lut_out = JB03_sload_path[1] $ (Q1_i38 & JB03L3);
JB03_sload_path[1]_reg_input = !Q1L86 & JB03_sload_path[1]_lut_out;
JB03_sload_path[1] = DFFE(JB03_sload_path[1]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB03L5 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_7_F4
--operation mode is counter

JB03L5 = CARRY(!JB03L3 # !JB03_sload_path[1]);


--JB03_sload_path[0] is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|sload_path[0] at LC1_7_F4
--operation mode is qfbk_counter

JB03_sload_path[0]_lut_out = Q1_i38 $ JB03_sload_path[0];
JB03_sload_path[0]_reg_input = !Q1L86 & JB03_sload_path[0]_lut_out;
JB03_sload_path[0] = DFFE(JB03_sload_path[0]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB03L3 is hit_counter_ff:inst_hit_counter_ff|lpm_counter:oneSPEcnt_int_rtl_7|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_7_F4
--operation mode is qfbk_counter

JB03L3 = CARRY(JB03_sload_path[0]);


--JB72_sload_path[15] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|sload_path[15] at LC6_11_M3
--operation mode is normal

JB72_sload_path[15]_lut_out = JB72_sload_path[15] $ (JB72L13 & P1_i19);
JB72_sload_path[15]_reg_input = !P1L76 & JB72_sload_path[15]_lut_out;
JB72_sload_path[15] = DFFE(JB72_sload_path[15]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);


--JB72_sload_path[14] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|sload_path[14] at LC5_11_M3
--operation mode is counter

JB72_sload_path[14]_lut_out = JB72_sload_path[14] $ (P1_i19 & !JB72L92);
JB72_sload_path[14]_reg_input = !P1L76 & JB72_sload_path[14]_lut_out;
JB72_sload_path[14] = DFFE(JB72_sload_path[14]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB72L13 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[14]~COUT at LC5_11_M3
--operation mode is counter

JB72L13 = CARRY(JB72_sload_path[14] & !JB72L92);


--JB72_sload_path[13] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|sload_path[13] at LC4_11_M3
--operation mode is counter

JB72_sload_path[13]_lut_out = JB72_sload_path[13] $ (P1_i19 & JB72L72);
JB72_sload_path[13]_reg_input = !P1L76 & JB72_sload_path[13]_lut_out;
JB72_sload_path[13] = DFFE(JB72_sload_path[13]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB72L92 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[13]~COUT at LC4_11_M3
--operation mode is counter

JB72L92 = CARRY(!JB72L72 # !JB72_sload_path[13]);


--JB72_sload_path[12] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|sload_path[12] at LC3_11_M3
--operation mode is counter

JB72_sload_path[12]_lut_out = JB72_sload_path[12] $ (P1_i19 & !JB72L52);
JB72_sload_path[12]_reg_input = !P1L76 & JB72_sload_path[12]_lut_out;
JB72_sload_path[12] = DFFE(JB72_sload_path[12]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB72L72 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[12]~COUT at LC3_11_M3
--operation mode is counter

JB72L72 = CARRY(JB72_sload_path[12] & !JB72L52);


--JB72_sload_path[11] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|sload_path[11] at LC2_11_M3
--operation mode is counter

JB72_sload_path[11]_lut_out = JB72_sload_path[11] $ (P1_i19 & JB72L32);
JB72_sload_path[11]_reg_input = !P1L76 & JB72_sload_path[11]_lut_out;
JB72_sload_path[11] = DFFE(JB72_sload_path[11]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB72L52 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[11]~COUT at LC2_11_M3
--operation mode is counter

JB72L52 = CARRY(!JB72L32 # !JB72_sload_path[11]);


--JB72_sload_path[10] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|sload_path[10] at LC1_11_M3
--operation mode is counter

JB72_sload_path[10]_lut_out = JB72_sload_path[10] $ (P1_i19 & !JB72L12);
JB72_sload_path[10]_reg_input = !P1L76 & JB72_sload_path[10]_lut_out;
JB72_sload_path[10] = DFFE(JB72_sload_path[10]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB72L32 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[10]~COUT at LC1_11_M3
--operation mode is counter

JB72L32 = CARRY(JB72_sload_path[10] & !JB72L12);


--JB72_sload_path[9] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|sload_path[9] at LC10_9_M3
--operation mode is counter

JB72_sload_path[9]_lut_out = JB72_sload_path[9] $ (P1_i19 & JB72L91);
JB72_sload_path[9]_reg_input = !P1L76 & JB72_sload_path[9]_lut_out;
JB72_sload_path[9] = DFFE(JB72_sload_path[9]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB72L12 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[9]~COUT at LC10_9_M3
--operation mode is counter

JB72L12 = CARRY(!JB72L91 # !JB72_sload_path[9]);


--JB72_sload_path[8] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|sload_path[8] at LC9_9_M3
--operation mode is counter

JB72_sload_path[8]_lut_out = JB72_sload_path[8] $ (P1_i19 & !JB72L71);
JB72_sload_path[8]_reg_input = !P1L76 & JB72_sload_path[8]_lut_out;
JB72_sload_path[8] = DFFE(JB72_sload_path[8]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB72L91 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_9_M3
--operation mode is counter

JB72L91 = CARRY(JB72_sload_path[8] & !JB72L71);


--JB72_sload_path[7] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|sload_path[7] at LC8_9_M3
--operation mode is counter

JB72_sload_path[7]_lut_out = JB72_sload_path[7] $ (P1_i19 & JB72L51);
JB72_sload_path[7]_reg_input = !P1L76 & JB72_sload_path[7]_lut_out;
JB72_sload_path[7] = DFFE(JB72_sload_path[7]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB72L71 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_9_M3
--operation mode is counter

JB72L71 = CARRY(!JB72L51 # !JB72_sload_path[7]);


--JB72_sload_path[6] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|sload_path[6] at LC7_9_M3
--operation mode is counter

JB72_sload_path[6]_lut_out = JB72_sload_path[6] $ (P1_i19 & !JB72L31);
JB72_sload_path[6]_reg_input = !P1L76 & JB72_sload_path[6]_lut_out;
JB72_sload_path[6] = DFFE(JB72_sload_path[6]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB72L51 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_9_M3
--operation mode is counter

JB72L51 = CARRY(JB72_sload_path[6] & !JB72L31);


--JB72_sload_path[5] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|sload_path[5] at LC6_9_M3
--operation mode is counter

JB72_sload_path[5]_lut_out = JB72_sload_path[5] $ (P1_i19 & JB72L11);
JB72_sload_path[5]_reg_input = !P1L76 & JB72_sload_path[5]_lut_out;
JB72_sload_path[5] = DFFE(JB72_sload_path[5]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB72L31 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_9_M3
--operation mode is counter

JB72L31 = CARRY(!JB72L11 # !JB72_sload_path[5]);


--JB72_sload_path[4] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|sload_path[4] at LC5_9_M3
--operation mode is counter

JB72_sload_path[4]_lut_out = JB72_sload_path[4] $ (P1_i19 & !JB72L9);
JB72_sload_path[4]_reg_input = !P1L76 & JB72_sload_path[4]_lut_out;
JB72_sload_path[4] = DFFE(JB72_sload_path[4]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB72L11 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_9_M3
--operation mode is counter

JB72L11 = CARRY(JB72_sload_path[4] & !JB72L9);


--JB72_sload_path[3] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|sload_path[3] at LC4_9_M3
--operation mode is counter

JB72_sload_path[3]_lut_out = JB72_sload_path[3] $ (P1_i19 & JB72L7);
JB72_sload_path[3]_reg_input = !P1L76 & JB72_sload_path[3]_lut_out;
JB72_sload_path[3] = DFFE(JB72_sload_path[3]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB72L9 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_9_M3
--operation mode is counter

JB72L9 = CARRY(!JB72L7 # !JB72_sload_path[3]);


--JB72_sload_path[2] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|sload_path[2] at LC3_9_M3
--operation mode is counter

JB72_sload_path[2]_lut_out = JB72_sload_path[2] $ (P1_i19 & !JB72L5);
JB72_sload_path[2]_reg_input = !P1L76 & JB72_sload_path[2]_lut_out;
JB72_sload_path[2] = DFFE(JB72_sload_path[2]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB72L7 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_9_M3
--operation mode is counter

JB72L7 = CARRY(JB72_sload_path[2] & !JB72L5);


--JB72_sload_path[1] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|sload_path[1] at LC2_9_M3
--operation mode is counter

JB72_sload_path[1]_lut_out = JB72_sload_path[1] $ (P1_i19 & JB72L3);
JB72_sload_path[1]_reg_input = !P1L76 & JB72_sload_path[1]_lut_out;
JB72_sload_path[1] = DFFE(JB72_sload_path[1]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB72L5 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_9_M3
--operation mode is counter

JB72L5 = CARRY(!JB72L3 # !JB72_sload_path[1]);


--JB72_sload_path[0] is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|sload_path[0] at LC1_9_M3
--operation mode is qfbk_counter

JB72_sload_path[0]_lut_out = P1_i19 $ JB72_sload_path[0];
JB72_sload_path[0]_reg_input = !P1L76 & JB72_sload_path[0]_lut_out;
JB72_sload_path[0] = DFFE(JB72_sload_path[0]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB72L3 is hit_counter:inst_hit_counter|lpm_counter:multiSPEcnt_int_rtl_6|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_9_M3
--operation mode is qfbk_counter

JB72L3 = CARRY(JB72_sload_path[0]);


--JB82_sload_path[15] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|sload_path[15] at LC6_5_M3
--operation mode is normal

JB82_sload_path[15]_lut_out = JB82_sload_path[15] $ (JB82L13 & P1_i38);
JB82_sload_path[15]_reg_input = !P1L76 & JB82_sload_path[15]_lut_out;
JB82_sload_path[15] = DFFE(JB82_sload_path[15]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);


--JB82_sload_path[14] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|sload_path[14] at LC5_5_M3
--operation mode is counter

JB82_sload_path[14]_lut_out = JB82_sload_path[14] $ (P1_i38 & !JB82L92);
JB82_sload_path[14]_reg_input = !P1L76 & JB82_sload_path[14]_lut_out;
JB82_sload_path[14] = DFFE(JB82_sload_path[14]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB82L13 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|counter_cell[14]~COUT at LC5_5_M3
--operation mode is counter

JB82L13 = CARRY(JB82_sload_path[14] & !JB82L92);


--JB82_sload_path[13] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|sload_path[13] at LC4_5_M3
--operation mode is counter

JB82_sload_path[13]_lut_out = JB82_sload_path[13] $ (P1_i38 & JB82L72);
JB82_sload_path[13]_reg_input = !P1L76 & JB82_sload_path[13]_lut_out;
JB82_sload_path[13] = DFFE(JB82_sload_path[13]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB82L92 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|counter_cell[13]~COUT at LC4_5_M3
--operation mode is counter

JB82L92 = CARRY(!JB82L72 # !JB82_sload_path[13]);


--JB82_sload_path[12] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|sload_path[12] at LC3_5_M3
--operation mode is counter

JB82_sload_path[12]_lut_out = JB82_sload_path[12] $ (P1_i38 & !JB82L52);
JB82_sload_path[12]_reg_input = !P1L76 & JB82_sload_path[12]_lut_out;
JB82_sload_path[12] = DFFE(JB82_sload_path[12]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB82L72 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|counter_cell[12]~COUT at LC3_5_M3
--operation mode is counter

JB82L72 = CARRY(JB82_sload_path[12] & !JB82L52);


--JB82_sload_path[11] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|sload_path[11] at LC2_5_M3
--operation mode is counter

JB82_sload_path[11]_lut_out = JB82_sload_path[11] $ (P1_i38 & JB82L32);
JB82_sload_path[11]_reg_input = !P1L76 & JB82_sload_path[11]_lut_out;
JB82_sload_path[11] = DFFE(JB82_sload_path[11]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB82L52 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|counter_cell[11]~COUT at LC2_5_M3
--operation mode is counter

JB82L52 = CARRY(!JB82L32 # !JB82_sload_path[11]);


--JB82_sload_path[10] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|sload_path[10] at LC1_5_M3
--operation mode is counter

JB82_sload_path[10]_lut_out = JB82_sload_path[10] $ (P1_i38 & !JB82L12);
JB82_sload_path[10]_reg_input = !P1L76 & JB82_sload_path[10]_lut_out;
JB82_sload_path[10] = DFFE(JB82_sload_path[10]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB82L32 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|counter_cell[10]~COUT at LC1_5_M3
--operation mode is counter

JB82L32 = CARRY(JB82_sload_path[10] & !JB82L12);


--JB82_sload_path[9] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|sload_path[9] at LC10_3_M3
--operation mode is counter

JB82_sload_path[9]_lut_out = JB82_sload_path[9] $ (P1_i38 & JB82L91);
JB82_sload_path[9]_reg_input = !P1L76 & JB82_sload_path[9]_lut_out;
JB82_sload_path[9] = DFFE(JB82_sload_path[9]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB82L12 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|counter_cell[9]~COUT at LC10_3_M3
--operation mode is counter

JB82L12 = CARRY(!JB82L91 # !JB82_sload_path[9]);


--JB82_sload_path[8] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|sload_path[8] at LC9_3_M3
--operation mode is counter

JB82_sload_path[8]_lut_out = JB82_sload_path[8] $ (P1_i38 & !JB82L71);
JB82_sload_path[8]_reg_input = !P1L76 & JB82_sload_path[8]_lut_out;
JB82_sload_path[8] = DFFE(JB82_sload_path[8]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB82L91 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_3_M3
--operation mode is counter

JB82L91 = CARRY(JB82_sload_path[8] & !JB82L71);


--JB82_sload_path[7] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|sload_path[7] at LC8_3_M3
--operation mode is counter

JB82_sload_path[7]_lut_out = JB82_sload_path[7] $ (P1_i38 & JB82L51);
JB82_sload_path[7]_reg_input = !P1L76 & JB82_sload_path[7]_lut_out;
JB82_sload_path[7] = DFFE(JB82_sload_path[7]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB82L71 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_3_M3
--operation mode is counter

JB82L71 = CARRY(!JB82L51 # !JB82_sload_path[7]);


--JB82_sload_path[6] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|sload_path[6] at LC7_3_M3
--operation mode is counter

JB82_sload_path[6]_lut_out = JB82_sload_path[6] $ (P1_i38 & !JB82L31);
JB82_sload_path[6]_reg_input = !P1L76 & JB82_sload_path[6]_lut_out;
JB82_sload_path[6] = DFFE(JB82_sload_path[6]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB82L51 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_3_M3
--operation mode is counter

JB82L51 = CARRY(JB82_sload_path[6] & !JB82L31);


--JB82_sload_path[5] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|sload_path[5] at LC6_3_M3
--operation mode is counter

JB82_sload_path[5]_lut_out = JB82_sload_path[5] $ (P1_i38 & JB82L11);
JB82_sload_path[5]_reg_input = !P1L76 & JB82_sload_path[5]_lut_out;
JB82_sload_path[5] = DFFE(JB82_sload_path[5]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB82L31 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_3_M3
--operation mode is counter

JB82L31 = CARRY(!JB82L11 # !JB82_sload_path[5]);


--JB82_sload_path[4] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|sload_path[4] at LC5_3_M3
--operation mode is counter

JB82_sload_path[4]_lut_out = JB82_sload_path[4] $ (P1_i38 & !JB82L9);
JB82_sload_path[4]_reg_input = !P1L76 & JB82_sload_path[4]_lut_out;
JB82_sload_path[4] = DFFE(JB82_sload_path[4]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB82L11 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_3_M3
--operation mode is counter

JB82L11 = CARRY(JB82_sload_path[4] & !JB82L9);


--JB82_sload_path[3] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|sload_path[3] at LC4_3_M3
--operation mode is counter

JB82_sload_path[3]_lut_out = JB82_sload_path[3] $ (P1_i38 & JB82L7);
JB82_sload_path[3]_reg_input = !P1L76 & JB82_sload_path[3]_lut_out;
JB82_sload_path[3] = DFFE(JB82_sload_path[3]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB82L9 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_3_M3
--operation mode is counter

JB82L9 = CARRY(!JB82L7 # !JB82_sload_path[3]);


--JB82_sload_path[2] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|sload_path[2] at LC3_3_M3
--operation mode is counter

JB82_sload_path[2]_lut_out = JB82_sload_path[2] $ (P1_i38 & !JB82L5);
JB82_sload_path[2]_reg_input = !P1L76 & JB82_sload_path[2]_lut_out;
JB82_sload_path[2] = DFFE(JB82_sload_path[2]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB82L7 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_3_M3
--operation mode is counter

JB82L7 = CARRY(JB82_sload_path[2] & !JB82L5);


--JB82_sload_path[1] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|sload_path[1] at LC2_3_M3
--operation mode is counter

JB82_sload_path[1]_lut_out = JB82_sload_path[1] $ (P1_i38 & JB82L3);
JB82_sload_path[1]_reg_input = !P1L76 & JB82_sload_path[1]_lut_out;
JB82_sload_path[1] = DFFE(JB82_sload_path[1]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB82L5 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_3_M3
--operation mode is counter

JB82L5 = CARRY(!JB82L3 # !JB82_sload_path[1]);


--JB82_sload_path[0] is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|sload_path[0] at LC1_3_M3
--operation mode is qfbk_counter

JB82_sload_path[0]_lut_out = P1_i38 $ JB82_sload_path[0];
JB82_sload_path[0]_reg_input = !P1L76 & JB82_sload_path[0]_lut_out;
JB82_sload_path[0] = DFFE(JB82_sload_path[0]_reg_input, GLOBAL(LE1_outclock0), , , !V1L4Q);

--JB82L3 is hit_counter:inst_hit_counter|lpm_counter:oneSPEcnt_int_rtl_5|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_3_M3
--operation mode is qfbk_counter

JB82L3 = CARRY(JB82_sload_path[0]);


--JB62_sload_path[9] is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|sload_path[9] at LC10_7_G3
--operation mode is normal

JB62_sload_path[9]_lut_out = JB62_sload_path[9] $ (JB62L91 & N1L33);
JB62_sload_path[9]_reg_input = !N1_i16 & JB62_sload_path[9]_lut_out;
JB62_sload_path[9] = DFFE(JB62_sload_path[9]_reg_input, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );


--JB62_sload_path[8] is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|sload_path[8] at LC9_7_G3
--operation mode is counter

JB62_sload_path[8]_lut_out = JB62_sload_path[8] $ (N1L33 & !JB62L71);
JB62_sload_path[8]_reg_input = !N1_i16 & JB62_sload_path[8]_lut_out;
JB62_sload_path[8] = DFFE(JB62_sload_path[8]_reg_input, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );

--JB62L91 is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_7_G3
--operation mode is counter

JB62L91 = CARRY(JB62_sload_path[8] & !JB62L71);


--JB62_sload_path[7] is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|sload_path[7] at LC8_7_G3
--operation mode is counter

JB62_sload_path[7]_lut_out = JB62_sload_path[7] $ (N1L33 & JB62L51);
JB62_sload_path[7]_reg_input = !N1_i16 & JB62_sload_path[7]_lut_out;
JB62_sload_path[7] = DFFE(JB62_sload_path[7]_reg_input, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );

--JB62L71 is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_7_G3
--operation mode is counter

JB62L71 = CARRY(!JB62L51 # !JB62_sload_path[7]);


--JB62_sload_path[6] is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|sload_path[6] at LC7_7_G3
--operation mode is counter

JB62_sload_path[6]_lut_out = JB62_sload_path[6] $ (N1L33 & !JB62L31);
JB62_sload_path[6]_reg_input = !N1_i16 & JB62_sload_path[6]_lut_out;
JB62_sload_path[6] = DFFE(JB62_sload_path[6]_reg_input, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );

--JB62L51 is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_7_G3
--operation mode is counter

JB62L51 = CARRY(JB62_sload_path[6] & !JB62L31);


--JB62_sload_path[5] is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|sload_path[5] at LC6_7_G3
--operation mode is counter

JB62_sload_path[5]_lut_out = JB62_sload_path[5] $ (N1L33 & JB62L11);
JB62_sload_path[5]_reg_input = !N1_i16 & JB62_sload_path[5]_lut_out;
JB62_sload_path[5] = DFFE(JB62_sload_path[5]_reg_input, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );

--JB62L31 is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_7_G3
--operation mode is counter

JB62L31 = CARRY(!JB62L11 # !JB62_sload_path[5]);


--JB62_sload_path[4] is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|sload_path[4] at LC5_7_G3
--operation mode is counter

JB62_sload_path[4]_lut_out = JB62_sload_path[4] $ (N1L33 & !JB62L9);
JB62_sload_path[4]_reg_input = !N1_i16 & JB62_sload_path[4]_lut_out;
JB62_sload_path[4] = DFFE(JB62_sload_path[4]_reg_input, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );

--JB62L11 is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_7_G3
--operation mode is counter

JB62L11 = CARRY(JB62_sload_path[4] & !JB62L9);


--JB62_sload_path[3] is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|sload_path[3] at LC4_7_G3
--operation mode is counter

JB62_sload_path[3]_lut_out = JB62_sload_path[3] $ (N1L33 & JB62L7);
JB62_sload_path[3]_reg_input = !N1_i16 & JB62_sload_path[3]_lut_out;
JB62_sload_path[3] = DFFE(JB62_sload_path[3]_reg_input, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );

--JB62L9 is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_7_G3
--operation mode is counter

JB62L9 = CARRY(!JB62L7 # !JB62_sload_path[3]);


--JB62_sload_path[2] is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|sload_path[2] at LC3_7_G3
--operation mode is counter

JB62_sload_path[2]_lut_out = JB62_sload_path[2] $ (N1L33 & !JB62L5);
JB62_sload_path[2]_reg_input = !N1_i16 & JB62_sload_path[2]_lut_out;
JB62_sload_path[2] = DFFE(JB62_sload_path[2]_reg_input, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );

--JB62L7 is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_7_G3
--operation mode is counter

JB62L7 = CARRY(JB62_sload_path[2] & !JB62L5);


--JB62_sload_path[1] is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|sload_path[1] at LC2_7_G3
--operation mode is counter

JB62_sload_path[1]_lut_out = JB62_sload_path[1] $ (N1L33 & JB62L3);
JB62_sload_path[1]_reg_input = !N1_i16 & JB62_sload_path[1]_lut_out;
JB62_sload_path[1] = DFFE(JB62_sload_path[1]_reg_input, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );

--JB62L5 is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_7_G3
--operation mode is counter

JB62L5 = CARRY(!JB62L3 # !JB62_sload_path[1]);


--JB62_sload_path[0] is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|sload_path[0] at LC1_7_G3
--operation mode is qfbk_counter

JB62_sload_path[0]_lut_out = N1L33 $ JB62_sload_path[0];
JB62_sload_path[0]_reg_input = !N1_i16 & JB62_sload_path[0]_lut_out;
JB62_sload_path[0] = DFFE(JB62_sload_path[0]_reg_input, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );

--JB62L3 is flash_ADC:inst_flash_ADC|lpm_counter:MEM_write_addr_rtl_4|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_7_G3
--operation mode is qfbk_counter

JB62L3 = CARRY(JB62_sload_path[0]);


--JB52_sload_path[15] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[15] at LC6_14_G1
--operation mode is normal

JB52_sload_path[15]_lut_out = JB52L13 $ JB52_sload_path[15];
JB52_sload_path[15] = DFFE(JB52_sload_path[15]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1_command_0_local[24]);


--JB52_sload_path[14] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[14] at LC5_14_G1
--operation mode is arithmetic

JB52_sload_path[14]_lut_out = JB52_sload_path[14] $ !JB52L92;
JB52_sload_path[14] = DFFE(JB52_sload_path[14]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1_command_0_local[24]);

--JB52L13 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|counter_cell[14]~COUT at LC5_14_G1
--operation mode is arithmetic

JB52L13 = CARRY(JB52_sload_path[14] & !JB52L92);


--JB52_sload_path[13] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[13] at LC4_14_G1
--operation mode is arithmetic

JB52_sload_path[13]_lut_out = JB52_sload_path[13] $ JB52L72;
JB52_sload_path[13] = DFFE(JB52_sload_path[13]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1_command_0_local[24]);

--JB52L92 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|counter_cell[13]~COUT at LC4_14_G1
--operation mode is arithmetic

JB52L92 = CARRY(!JB52L72 # !JB52_sload_path[13]);


--JB52_sload_path[12] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[12] at LC3_14_G1
--operation mode is arithmetic

JB52_sload_path[12]_lut_out = JB52_sload_path[12] $ !JB52L52;
JB52_sload_path[12] = DFFE(JB52_sload_path[12]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1_command_0_local[24]);

--JB52L72 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|counter_cell[12]~COUT at LC3_14_G1
--operation mode is arithmetic

JB52L72 = CARRY(JB52_sload_path[12] & !JB52L52);


--JB52_sload_path[11] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[11] at LC2_14_G1
--operation mode is arithmetic

JB52_sload_path[11]_lut_out = JB52_sload_path[11] $ JB52L32;
JB52_sload_path[11] = DFFE(JB52_sload_path[11]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1_command_0_local[24]);

--JB52L52 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|counter_cell[11]~COUT at LC2_14_G1
--operation mode is arithmetic

JB52L52 = CARRY(!JB52L32 # !JB52_sload_path[11]);


--JB52_sload_path[10] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[10] at LC1_14_G1
--operation mode is arithmetic

JB52_sload_path[10]_lut_out = JB52_sload_path[10] $ !JB52L12;
JB52_sload_path[10] = DFFE(JB52_sload_path[10]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1_command_0_local[24]);

--JB52L32 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|counter_cell[10]~COUT at LC1_14_G1
--operation mode is arithmetic

JB52L32 = CARRY(JB52_sload_path[10] & !JB52L12);


--JB52_sload_path[9] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[9] at LC10_12_G1
--operation mode is arithmetic

JB52_sload_path[9]_lut_out = JB52_sload_path[9] $ JB52L91;
JB52_sload_path[9] = DFFE(JB52_sload_path[9]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1_command_0_local[24]);

--JB52L12 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|counter_cell[9]~COUT at LC10_12_G1
--operation mode is arithmetic

JB52L12 = CARRY(!JB52L91 # !JB52_sload_path[9]);


--JB52_sload_path[8] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[8] at LC9_12_G1
--operation mode is arithmetic

JB52_sload_path[8]_lut_out = JB52_sload_path[8] $ !JB52L71;
JB52_sload_path[8] = DFFE(JB52_sload_path[8]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1_command_0_local[24]);

--JB52L91 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_12_G1
--operation mode is arithmetic

JB52L91 = CARRY(JB52_sload_path[8] & !JB52L71);


--JB52_sload_path[7] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[7] at LC8_12_G1
--operation mode is arithmetic

JB52_sload_path[7]_lut_out = JB52_sload_path[7] $ JB52L51;
JB52_sload_path[7] = DFFE(JB52_sload_path[7]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1_command_0_local[24]);

--JB52L71 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_12_G1
--operation mode is arithmetic

JB52L71 = CARRY(!JB52L51 # !JB52_sload_path[7]);


--JB52_sload_path[6] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[6] at LC7_12_G1
--operation mode is arithmetic

JB52_sload_path[6]_lut_out = JB52_sload_path[6] $ !JB52L31;
JB52_sload_path[6] = DFFE(JB52_sload_path[6]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1_command_0_local[24]);

--JB52L51 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_12_G1
--operation mode is arithmetic

JB52L51 = CARRY(JB52_sload_path[6] & !JB52L31);


--JB52_sload_path[5] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[5] at LC6_12_G1
--operation mode is arithmetic

JB52_sload_path[5]_lut_out = JB52_sload_path[5] $ JB52L11;
JB52_sload_path[5] = DFFE(JB52_sload_path[5]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1_command_0_local[24]);

--JB52L31 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_12_G1
--operation mode is arithmetic

JB52L31 = CARRY(!JB52L11 # !JB52_sload_path[5]);


--JB52_sload_path[4] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[4] at LC5_12_G1
--operation mode is arithmetic

JB52_sload_path[4]_lut_out = JB52_sload_path[4] $ !JB52L9;
JB52_sload_path[4] = DFFE(JB52_sload_path[4]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1_command_0_local[24]);

--JB52L11 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_12_G1
--operation mode is arithmetic

JB52L11 = CARRY(JB52_sload_path[4] & !JB52L9);


--JB52_sload_path[3] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[3] at LC4_12_G1
--operation mode is arithmetic

JB52_sload_path[3]_lut_out = JB52_sload_path[3] $ JB52L7;
JB52_sload_path[3] = DFFE(JB52_sload_path[3]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1_command_0_local[24]);

--JB52L9 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_12_G1
--operation mode is arithmetic

JB52L9 = CARRY(!JB52L7 # !JB52_sload_path[3]);


--JB52_sload_path[2] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[2] at LC3_12_G1
--operation mode is arithmetic

JB52_sload_path[2]_lut_out = JB52_sload_path[2] $ !JB52L5;
JB52_sload_path[2] = DFFE(JB52_sload_path[2]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1_command_0_local[24]);

--JB52L7 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_12_G1
--operation mode is arithmetic

JB52L7 = CARRY(JB52_sload_path[2] & !JB52L5);


--JB52_sload_path[1] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[1] at LC2_12_G1
--operation mode is arithmetic

JB52_sload_path[1]_lut_out = JB52_sload_path[1] $ JB52L3;
JB52_sload_path[1] = DFFE(JB52_sload_path[1]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1_command_0_local[24]);

--JB52L5 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_12_G1
--operation mode is arithmetic

JB52L5 = CARRY(!JB52L3 # !JB52_sload_path[1]);


--JB52_sload_path[0] is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|sload_path[0] at LC1_12_G1
--operation mode is qfbk_counter

JB52_sload_path[0]_lut_out = !JB52_sload_path[0];
JB52_sload_path[0] = DFFE(JB52_sload_path[0]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1_command_0_local[24]);

--JB52L3 is fe_testpulse:inst_fe_testpulse|lpm_counter:cnt_rtl_3|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_12_G1
--operation mode is qfbk_counter

JB52L3 = CARRY(JB52_sload_path[0]);


--JB23_sload_path[47] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[47] at LC8_11_K3
--operation mode is normal

JB23_sload_path[47]_lut_out = JB23_sload_path[47] $ JB23L59;
JB23_sload_path[47] = DFFE(JB23_sload_path[47]_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );


--JB23_sload_path[46] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[46] at LC7_11_K3
--operation mode is arithmetic

JB23_sload_path[46]_lut_out = JB23_sload_path[46] $ !JB23L39;
JB23_sload_path[46] = DFFE(JB23_sload_path[46]_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );

--JB23L59 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[46]~COUT at LC7_11_K3
--operation mode is arithmetic

JB23L59 = CARRY(JB23_sload_path[46] & !JB23L39);


--JB23_sload_path[45] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[45] at LC6_11_K3
--operation mode is arithmetic

JB23_sload_path[45]_lut_out = JB23_sload_path[45] $ JB23L19;
JB23_sload_path[45] = DFFE(JB23_sload_path[45]_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );

--JB23L39 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[45]~COUT at LC6_11_K3
--operation mode is arithmetic

JB23L39 = CARRY(!JB23L19 # !JB23_sload_path[45]);


--JB23_sload_path[44] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[44] at LC5_11_K3
--operation mode is arithmetic

JB23_sload_path[44]_lut_out = JB23_sload_path[44] $ !JB23L98;
JB23_sload_path[44] = DFFE(JB23_sload_path[44]_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );

--JB23L19 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[44]~COUT at LC5_11_K3
--operation mode is arithmetic

JB23L19 = CARRY(JB23_sload_path[44] & !JB23L98);


--JB23_sload_path[43] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[43] at LC4_11_K3
--operation mode is arithmetic

JB23_sload_path[43]_lut_out = JB23_sload_path[43] $ JB23L78;
JB23_sload_path[43] = DFFE(JB23_sload_path[43]_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );

--JB23L98 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[43]~COUT at LC4_11_K3
--operation mode is arithmetic

JB23L98 = CARRY(!JB23L78 # !JB23_sload_path[43]);


--JB23_sload_path[42] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[42] at LC3_11_K3
--operation mode is arithmetic

JB23_sload_path[42]_lut_out = JB23_sload_path[42] $ !JB23L58;
JB23_sload_path[42] = DFFE(JB23_sload_path[42]_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );

--JB23L78 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[42]~COUT at LC3_11_K3
--operation mode is arithmetic

JB23L78 = CARRY(JB23_sload_path[42] & !JB23L58);


--JB23_sload_path[41] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[41] at LC2_11_K3
--operation mode is arithmetic

JB23_sload_path[41]_lut_out = JB23_sload_path[41] $ JB23L38;
JB23_sload_path[41] = DFFE(JB23_sload_path[41]_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );

--JB23L58 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[41]~COUT at LC2_11_K3
--operation mode is arithmetic

JB23L58 = CARRY(!JB23L38 # !JB23_sload_path[41]);


--JB23_sload_path[40] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[40] at LC1_11_K3
--operation mode is arithmetic

JB23_sload_path[40]_lut_out = JB23_sload_path[40] $ !JB23L18;
JB23_sload_path[40] = DFFE(JB23_sload_path[40]_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );

--JB23L38 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[40]~COUT at LC1_11_K3
--operation mode is arithmetic

JB23L38 = CARRY(JB23_sload_path[40] & !JB23L18);


--JB23_sload_path[39] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[39] at LC10_9_K3
--operation mode is arithmetic

JB23_sload_path[39]_lut_out = JB23_sload_path[39] $ JB23L97;
JB23_sload_path[39] = DFFE(JB23_sload_path[39]_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );

--JB23L18 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[39]~COUT at LC10_9_K3
--operation mode is arithmetic

JB23L18 = CARRY(!JB23L97 # !JB23_sload_path[39]);


--JB23_sload_path[38] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[38] at LC9_9_K3
--operation mode is arithmetic

JB23_sload_path[38]_lut_out = JB23_sload_path[38] $ !JB23L77;
JB23_sload_path[38] = DFFE(JB23_sload_path[38]_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );

--JB23L97 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[38]~COUT at LC9_9_K3
--operation mode is arithmetic

JB23L97 = CARRY(JB23_sload_path[38] & !JB23L77);


--JB23_sload_path[37] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[37] at LC8_9_K3
--operation mode is arithmetic

JB23_sload_path[37]_lut_out = JB23_sload_path[37] $ JB23L57;
JB23_sload_path[37] = DFFE(JB23_sload_path[37]_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );

--JB23L77 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[37]~COUT at LC8_9_K3
--operation mode is arithmetic

JB23L77 = CARRY(!JB23L57 # !JB23_sload_path[37]);


--JB23_sload_path[36] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[36] at LC7_9_K3
--operation mode is arithmetic

JB23_sload_path[36]_lut_out = JB23_sload_path[36] $ !JB23L37;
JB23_sload_path[36] = DFFE(JB23_sload_path[36]_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );

--JB23L57 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[36]~COUT at LC7_9_K3
--operation mode is arithmetic

JB23L57 = CARRY(JB23_sload_path[36] & !JB23L37);


--JB23_sload_path[35] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[35] at LC6_9_K3
--operation mode is arithmetic

JB23_sload_path[35]_lut_out = JB23_sload_path[35] $ JB23L17;
JB23_sload_path[35] = DFFE(JB23_sload_path[35]_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );

--JB23L37 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[35]~COUT at LC6_9_K3
--operation mode is arithmetic

JB23L37 = CARRY(!JB23L17 # !JB23_sload_path[35]);


--JB23_sload_path[34] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[34] at LC5_9_K3
--operation mode is arithmetic

JB23_sload_path[34]_lut_out = JB23_sload_path[34] $ !JB23L96;
JB23_sload_path[34] = DFFE(JB23_sload_path[34]_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );

--JB23L17 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[34]~COUT at LC5_9_K3
--operation mode is arithmetic

JB23L17 = CARRY(JB23_sload_path[34] & !JB23L96);


--JB23_sload_path[33] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[33] at LC4_9_K3
--operation mode is arithmetic

JB23_sload_path[33]_lut_out = JB23_sload_path[33] $ JB23L76;
JB23_sload_path[33] = DFFE(JB23_sload_path[33]_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );

--JB23L96 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[33]~COUT at LC4_9_K3
--operation mode is arithmetic

JB23L96 = CARRY(!JB23L76 # !JB23_sload_path[33]);


--JB23_sload_path[32] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[32] at LC3_9_K3
--operation mode is arithmetic

JB23_sload_path[32]_lut_out = JB23_sload_path[32] $ !JB23L56;
JB23_sload_path[32] = DFFE(JB23_sload_path[32]_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );

--JB23L76 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[32]~COUT at LC3_9_K3
--operation mode is arithmetic

JB23L76 = CARRY(JB23_sload_path[32] & !JB23L56);


--JB23_sload_path[31] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[31] at LC2_9_K3
--operation mode is arithmetic

JB23_sload_path[31]_lut_out = JB23_sload_path[31] $ JB23L36;
JB23_sload_path[31] = DFFE(JB23_sload_path[31]_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );

--JB23L56 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[31]~COUT at LC2_9_K3
--operation mode is arithmetic

JB23L56 = CARRY(!JB23L36 # !JB23_sload_path[31]);


--JB23_sload_path[30] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[30] at LC1_9_K3
--operation mode is arithmetic

JB23_sload_path[30]_lut_out = JB23_sload_path[30] $ !JB23L16;
JB23_sload_path[30] = DFFE(JB23_sload_path[30]_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );

--JB23L36 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[30]~COUT at LC1_9_K3
--operation mode is arithmetic

JB23L36 = CARRY(JB23_sload_path[30] & !JB23L16);


--JB23_sload_path[29] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[29] at LC10_7_K3
--operation mode is arithmetic

JB23_sload_path[29]_lut_out = JB23_sload_path[29] $ JB23L95;
JB23_sload_path[29] = DFFE(JB23_sload_path[29]_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );

--JB23L16 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[29]~COUT at LC10_7_K3
--operation mode is arithmetic

JB23L16 = CARRY(!JB23L95 # !JB23_sload_path[29]);


--JB23_sload_path[28] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[28] at LC9_7_K3
--operation mode is arithmetic

JB23_sload_path[28]_lut_out = JB23_sload_path[28] $ !JB23L75;
JB23_sload_path[28] = DFFE(JB23_sload_path[28]_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );

--JB23L95 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[28]~COUT at LC9_7_K3
--operation mode is arithmetic

JB23L95 = CARRY(JB23_sload_path[28] & !JB23L75);


--JB23_sload_path[27] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[27] at LC8_7_K3
--operation mode is arithmetic

JB23_sload_path[27]_lut_out = JB23_sload_path[27] $ JB23L55;
JB23_sload_path[27] = DFFE(JB23_sload_path[27]_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );

--JB23L75 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[27]~COUT at LC8_7_K3
--operation mode is arithmetic

JB23L75 = CARRY(!JB23L55 # !JB23_sload_path[27]);


--JB23_sload_path[26] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[26] at LC7_7_K3
--operation mode is arithmetic

JB23_sload_path[26]_lut_out = JB23_sload_path[26] $ !JB23L35;
JB23_sload_path[26] = DFFE(JB23_sload_path[26]_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );

--JB23L55 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[26]~COUT at LC7_7_K3
--operation mode is arithmetic

JB23L55 = CARRY(JB23_sload_path[26] & !JB23L35);


--JB23_sload_path[25] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[25] at LC6_7_K3
--operation mode is arithmetic

JB23_sload_path[25]_lut_out = JB23_sload_path[25] $ JB23L15;
JB23_sload_path[25] = DFFE(JB23_sload_path[25]_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );

--JB23L35 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[25]~COUT at LC6_7_K3
--operation mode is arithmetic

JB23L35 = CARRY(!JB23L15 # !JB23_sload_path[25]);


--JB23_sload_path[24] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[24] at LC5_7_K3
--operation mode is arithmetic

JB23_sload_path[24]_lut_out = JB23_sload_path[24] $ !JB23L94;
JB23_sload_path[24] = DFFE(JB23_sload_path[24]_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );

--JB23L15 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[24]~COUT at LC5_7_K3
--operation mode is arithmetic

JB23L15 = CARRY(JB23_sload_path[24] & !JB23L94);


--JB23_sload_path[23] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[23] at LC4_7_K3
--operation mode is arithmetic

JB23_sload_path[23]_lut_out = JB23_sload_path[23] $ JB23L74;
JB23_sload_path[23] = DFFE(JB23_sload_path[23]_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );

--JB23L94 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[23]~COUT at LC4_7_K3
--operation mode is arithmetic

JB23L94 = CARRY(!JB23L74 # !JB23_sload_path[23]);


--JB23_sload_path[22] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[22] at LC3_7_K3
--operation mode is arithmetic

JB23_sload_path[22]_lut_out = JB23_sload_path[22] $ !JB23L54;
JB23_sload_path[22] = DFFE(JB23_sload_path[22]_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );

--JB23L74 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[22]~COUT at LC3_7_K3
--operation mode is arithmetic

JB23L74 = CARRY(JB23_sload_path[22] & !JB23L54);


--JB23_sload_path[21] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[21] at LC2_7_K3
--operation mode is arithmetic

JB23_sload_path[21]_lut_out = JB23_sload_path[21] $ JB23L34;
JB23_sload_path[21] = DFFE(JB23_sload_path[21]_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );

--JB23L54 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[21]~COUT at LC2_7_K3
--operation mode is arithmetic

JB23L54 = CARRY(!JB23L34 # !JB23_sload_path[21]);


--JB23_sload_path[20] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[20] at LC1_7_K3
--operation mode is arithmetic

JB23_sload_path[20]_lut_out = JB23_sload_path[20] $ !JB23L14;
JB23_sload_path[20] = DFFE(JB23_sload_path[20]_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );

--JB23L34 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[20]~COUT at LC1_7_K3
--operation mode is arithmetic

JB23L34 = CARRY(JB23_sload_path[20] & !JB23L14);


--JB23_sload_path[19] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[19] at LC10_5_K3
--operation mode is arithmetic

JB23_sload_path[19]_lut_out = JB23_sload_path[19] $ JB23L93;
JB23_sload_path[19] = DFFE(JB23_sload_path[19]_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );

--JB23L14 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[19]~COUT at LC10_5_K3
--operation mode is arithmetic

JB23L14 = CARRY(!JB23L93 # !JB23_sload_path[19]);


--JB23_sload_path[18] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[18] at LC9_5_K3
--operation mode is arithmetic

JB23_sload_path[18]_lut_out = JB23_sload_path[18] $ !JB23L73;
JB23_sload_path[18] = DFFE(JB23_sload_path[18]_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );

--JB23L93 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[18]~COUT at LC9_5_K3
--operation mode is arithmetic

JB23L93 = CARRY(JB23_sload_path[18] & !JB23L73);


--JB23_sload_path[17] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[17] at LC8_5_K3
--operation mode is arithmetic

JB23_sload_path[17]_lut_out = JB23_sload_path[17] $ JB23L53;
JB23_sload_path[17] = DFFE(JB23_sload_path[17]_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );

--JB23L73 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[17]~COUT at LC8_5_K3
--operation mode is arithmetic

JB23L73 = CARRY(!JB23L53 # !JB23_sload_path[17]);


--JB23_sload_path[16] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[16] at LC7_5_K3
--operation mode is arithmetic

JB23_sload_path[16]_lut_out = JB23_sload_path[16] $ !JB23L33;
JB23_sload_path[16] = DFFE(JB23_sload_path[16]_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );

--JB23L53 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[16]~COUT at LC7_5_K3
--operation mode is arithmetic

JB23L53 = CARRY(JB23_sload_path[16] & !JB23L33);


--JB23_sload_path[15] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[15] at LC6_5_K3
--operation mode is arithmetic

JB23_sload_path[15]_lut_out = JB23_sload_path[15] $ JB23L13;
JB23_sload_path[15] = DFFE(JB23_sload_path[15]_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );

--JB23L33 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[15]~COUT at LC6_5_K3
--operation mode is arithmetic

JB23L33 = CARRY(!JB23L13 # !JB23_sload_path[15]);


--JB23_sload_path[14] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[14] at LC5_5_K3
--operation mode is arithmetic

JB23_sload_path[14]_lut_out = JB23_sload_path[14] $ !JB23L92;
JB23_sload_path[14] = DFFE(JB23_sload_path[14]_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );

--JB23L13 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[14]~COUT at LC5_5_K3
--operation mode is arithmetic

JB23L13 = CARRY(JB23_sload_path[14] & !JB23L92);


--JB23_sload_path[13] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[13] at LC4_5_K3
--operation mode is arithmetic

JB23_sload_path[13]_lut_out = JB23_sload_path[13] $ JB23L72;
JB23_sload_path[13] = DFFE(JB23_sload_path[13]_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );

--JB23L92 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[13]~COUT at LC4_5_K3
--operation mode is arithmetic

JB23L92 = CARRY(!JB23L72 # !JB23_sload_path[13]);


--JB23_sload_path[12] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[12] at LC3_5_K3
--operation mode is arithmetic

JB23_sload_path[12]_lut_out = JB23_sload_path[12] $ !JB23L52;
JB23_sload_path[12] = DFFE(JB23_sload_path[12]_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );

--JB23L72 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[12]~COUT at LC3_5_K3
--operation mode is arithmetic

JB23L72 = CARRY(JB23_sload_path[12] & !JB23L52);


--JB23_sload_path[11] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[11] at LC2_5_K3
--operation mode is arithmetic

JB23_sload_path[11]_lut_out = JB23_sload_path[11] $ JB23L32;
JB23_sload_path[11] = DFFE(JB23_sload_path[11]_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );

--JB23L52 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[11]~COUT at LC2_5_K3
--operation mode is arithmetic

JB23L52 = CARRY(!JB23L32 # !JB23_sload_path[11]);


--JB23_sload_path[10] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[10] at LC1_5_K3
--operation mode is arithmetic

JB23_sload_path[10]_lut_out = JB23_sload_path[10] $ !JB23L12;
JB23_sload_path[10] = DFFE(JB23_sload_path[10]_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );

--JB23L32 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[10]~COUT at LC1_5_K3
--operation mode is arithmetic

JB23L32 = CARRY(JB23_sload_path[10] & !JB23L12);


--JB23_sload_path[9] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[9] at LC10_3_K3
--operation mode is arithmetic

JB23_sload_path[9]_lut_out = JB23_sload_path[9] $ JB23L91;
JB23_sload_path[9] = DFFE(JB23_sload_path[9]_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );

--JB23L12 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[9]~COUT at LC10_3_K3
--operation mode is arithmetic

JB23L12 = CARRY(!JB23L91 # !JB23_sload_path[9]);


--JB23_sload_path[8] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[8] at LC9_3_K3
--operation mode is arithmetic

JB23_sload_path[8]_lut_out = JB23_sload_path[8] $ !JB23L71;
JB23_sload_path[8] = DFFE(JB23_sload_path[8]_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );

--JB23L91 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[8]~COUT at LC9_3_K3
--operation mode is arithmetic

JB23L91 = CARRY(JB23_sload_path[8] & !JB23L71);


--JB23_sload_path[7] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[7] at LC8_3_K3
--operation mode is arithmetic

JB23_sload_path[7]_lut_out = JB23_sload_path[7] $ JB23L51;
JB23_sload_path[7] = DFFE(JB23_sload_path[7]_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );

--JB23L71 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[7]~COUT at LC8_3_K3
--operation mode is arithmetic

JB23L71 = CARRY(!JB23L51 # !JB23_sload_path[7]);


--JB23_sload_path[6] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[6] at LC7_3_K3
--operation mode is arithmetic

JB23_sload_path[6]_lut_out = JB23_sload_path[6] $ !JB23L31;
JB23_sload_path[6] = DFFE(JB23_sload_path[6]_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );

--JB23L51 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[6]~COUT at LC7_3_K3
--operation mode is arithmetic

JB23L51 = CARRY(JB23_sload_path[6] & !JB23L31);


--JB23_sload_path[5] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[5] at LC6_3_K3
--operation mode is arithmetic

JB23_sload_path[5]_lut_out = JB23_sload_path[5] $ JB23L11;
JB23_sload_path[5] = DFFE(JB23_sload_path[5]_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );

--JB23L31 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[5]~COUT at LC6_3_K3
--operation mode is arithmetic

JB23L31 = CARRY(!JB23L11 # !JB23_sload_path[5]);


--JB23_sload_path[4] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[4] at LC5_3_K3
--operation mode is arithmetic

JB23_sload_path[4]_lut_out = JB23_sload_path[4] $ !JB23L9;
JB23_sload_path[4] = DFFE(JB23_sload_path[4]_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );

--JB23L11 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[4]~COUT at LC5_3_K3
--operation mode is arithmetic

JB23L11 = CARRY(JB23_sload_path[4] & !JB23L9);


--JB23_sload_path[3] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[3] at LC4_3_K3
--operation mode is arithmetic

JB23_sload_path[3]_lut_out = JB23_sload_path[3] $ JB23L7;
JB23_sload_path[3] = DFFE(JB23_sload_path[3]_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );

--JB23L9 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[3]~COUT at LC4_3_K3
--operation mode is arithmetic

JB23L9 = CARRY(!JB23L7 # !JB23_sload_path[3]);


--JB23_sload_path[2] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[2] at LC3_3_K3
--operation mode is arithmetic

JB23_sload_path[2]_lut_out = JB23_sload_path[2] $ !JB23L5;
JB23_sload_path[2] = DFFE(JB23_sload_path[2]_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );

--JB23L7 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[2]~COUT at LC3_3_K3
--operation mode is arithmetic

JB23L7 = CARRY(JB23_sload_path[2] & !JB23L5);


--JB23_sload_path[1] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[1] at LC2_3_K3
--operation mode is arithmetic

JB23_sload_path[1]_lut_out = JB23_sload_path[1] $ JB23L3;
JB23_sload_path[1] = DFFE(JB23_sload_path[1]_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );

--JB23L5 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[1]~COUT at LC2_3_K3
--operation mode is arithmetic

JB23L5 = CARRY(!JB23L3 # !JB23_sload_path[1]);


--JB23_sload_path[0] is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|sload_path[0] at LC1_3_K3
--operation mode is qfbk_counter

JB23_sload_path[0]_lut_out = !JB23_sload_path[0];
JB23_sload_path[0] = DFFE(JB23_sload_path[0]_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );

--JB23L3 is timer:timer_inst|lpm_counter:systime_cnt_rtl_2|alt_synch_counter:wysi_counter|counter_cell[0]~COUT at LC1_3_K3
--operation mode is qfbk_counter

JB23L3 = CARRY(JB23_sload_path[0]);


--JB1_sload_path[0] is lpm_counter:CNT_rtl_0|alt_synch_counter:wysi_counter|sload_path[0] at LC1_1_R1
--operation mode is qfbk_counter

JB1_sload_path[0]_lut_out = !JB1_sload_path[0];
JB1_sload_path[0] = DFFE(JB1_sload_path[0]_lut_out, GLOBAL(LE2_outclock1), , , );

--JB1L4 is lpm_counter:CNT_rtl_0|alt_synch_counter:wysi_counter|counter_cell[0]~lut2 at LC1_1_R1
--operation mode is qfbk_counter

JB1L4 = CARRY(JB1_sload_path[0]);


--PC6L61 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][6]~134 at LC9_11_U3
--operation mode is arithmetic

PC6L61 = JB02_pre_out[13] # JB02_pre_out[12] # !PC6_or_node[0][5];

--PC6_or_node[0][6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][6] at LC9_11_U3
--operation mode is arithmetic

PC6_or_node[0][6] = CARRY(JB02_pre_out[13] # JB02_pre_out[12] # !PC6_or_node[0][5]);


--PC1L61 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][6]~134 at LC8_3_V4
--operation mode is arithmetic

PC1L61 = JB7_pre_out[13] # JB7_pre_out[12] # !PC1_or_node[0][5];

--PC1_or_node[0][6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][6] at LC8_3_V4
--operation mode is arithmetic

PC1_or_node[0][6] = CARRY(JB7_pre_out[13] # JB7_pre_out[12] # !PC1_or_node[0][5]);


--PC6L41 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][5]~135 at LC8_11_U3
--operation mode is arithmetic

PC6L41 = JB02_pre_out[11] # JB02_pre_out[10] # PC6_or_node[0][4];

--PC6_or_node[0][5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][5] at LC8_11_U3
--operation mode is arithmetic

PC6_or_node[0][5] = CARRY(!JB02_pre_out[11] & !JB02_pre_out[10] & !PC6_or_node[0][4]);


--SC1L51 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][6]~138 at LC8_5_V4
--operation mode is arithmetic

SC1L51 = JB7_pre_out[13] & JB7_pre_out[12] & !SC1_and_node[0][5];

--SC1_and_node[0][6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][6] at LC8_5_V4
--operation mode is arithmetic

SC1_and_node[0][6] = CARRY(JB7_pre_out[13] & JB7_pre_out[12] & !SC1_and_node[0][5]);


--PC1L41 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][5]~135 at LC7_3_V4
--operation mode is arithmetic

PC1L41 = JB7_pre_out[11] # JB7_pre_out[10] # PC1_or_node[0][4];

--PC1_or_node[0][5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][5] at LC7_3_V4
--operation mode is arithmetic

PC1_or_node[0][5] = CARRY(!JB7_pre_out[11] & !JB7_pre_out[10] & !PC1_or_node[0][4]);


--PC6L21 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][4]~136 at LC7_11_U3
--operation mode is arithmetic

PC6L21 = JB02_pre_out[8] # JB02_pre_out[9] # !PC6_or_node[0][3];

--PC6_or_node[0][4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][4] at LC7_11_U3
--operation mode is arithmetic

PC6_or_node[0][4] = CARRY(JB02_pre_out[8] # JB02_pre_out[9] # !PC6_or_node[0][3]);


--SC1L31 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][5]~139 at LC7_5_V4
--operation mode is arithmetic

SC1L31 = JB7_pre_out[11] & JB7_pre_out[10] & SC1_and_node[0][4];

--SC1_and_node[0][5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][5] at LC7_5_V4
--operation mode is arithmetic

SC1_and_node[0][5] = CARRY(!SC1_and_node[0][4] # !JB7_pre_out[10] # !JB7_pre_out[11]);


--PC1L21 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][4]~136 at LC6_3_V4
--operation mode is arithmetic

PC1L21 = JB7_pre_out[9] # JB7_pre_out[8] # !PC1_or_node[0][3];

--PC1_or_node[0][4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][4] at LC6_3_V4
--operation mode is arithmetic

PC1_or_node[0][4] = CARRY(JB7_pre_out[9] # JB7_pre_out[8] # !PC1_or_node[0][3]);


--NC01L12 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[8]~400 at LC9_9_V2
--operation mode is arithmetic

NC01L12 = CC1_inst10[8] & (!NC01_lcarry[7] # !COM_AD_D[8]) # !CC1_inst10[8] & !COM_AD_D[8] & !NC01_lcarry[7];

--NC01_lcarry[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[8] at LC9_9_V2
--operation mode is arithmetic

NC01_lcarry[8] = CARRY(CC1_inst10[8] & (!NC01_lcarry[7] # !COM_AD_D[8]) # !CC1_inst10[8] & !COM_AD_D[8] & !NC01_lcarry[7]);


--PC6L01 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][3]~137 at LC6_11_U3
--operation mode is arithmetic

PC6L01 = JB02_pre_out[6] # JB02_pre_out[7] # PC6_or_node[0][2];

--PC6_or_node[0][3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][3] at LC6_11_U3
--operation mode is arithmetic

PC6_or_node[0][3] = CARRY(!JB02_pre_out[6] & !JB02_pre_out[7] & !PC6_or_node[0][2]);


--SC1L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][4]~140 at LC6_5_V4
--operation mode is arithmetic

SC1L11 = JB7_pre_out[8] & JB7_pre_out[9] & !SC1_and_node[0][3];

--SC1_and_node[0][4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][4] at LC6_5_V4
--operation mode is arithmetic

SC1_and_node[0][4] = CARRY(JB7_pre_out[8] & JB7_pre_out[9] & !SC1_and_node[0][3]);


--PC1L01 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][3]~137 at LC5_3_V4
--operation mode is arithmetic

PC1L01 = JB7_pre_out[7] # JB7_pre_out[6] # PC1_or_node[0][2];

--PC1_or_node[0][3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][3] at LC5_3_V4
--operation mode is arithmetic

PC1_or_node[0][3] = CARRY(!JB7_pre_out[7] & !JB7_pre_out[6] & !PC1_or_node[0][2]);


--NC01L91 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[7]~401 at LC8_9_V2
--operation mode is arithmetic

NC01L91 = COM_AD_D[7] & CC1_inst10[7] & NC01_lcarry[6] # !COM_AD_D[7] & (CC1_inst10[7] # NC01_lcarry[6]);

--NC01_lcarry[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[7] at LC8_9_V2
--operation mode is arithmetic

NC01_lcarry[7] = CARRY(COM_AD_D[7] & (!NC01_lcarry[6] # !CC1_inst10[7]) # !COM_AD_D[7] & !CC1_inst10[7] & !NC01_lcarry[6]);


--PC6L8 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][2]~138 at LC5_11_U3
--operation mode is arithmetic

PC6L8 = JB02_pre_out[4] # JB02_pre_out[5] # !PC6_or_node[0][1];

--PC6_or_node[0][2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][2] at LC5_11_U3
--operation mode is arithmetic

PC6_or_node[0][2] = CARRY(JB02_pre_out[4] # JB02_pre_out[5] # !PC6_or_node[0][1]);


--SC1L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][3]~141 at LC5_5_V4
--operation mode is arithmetic

SC1L9 = JB7_pre_out[6] & JB7_pre_out[7] & SC1_and_node[0][2];

--SC1_and_node[0][3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][3] at LC5_5_V4
--operation mode is arithmetic

SC1_and_node[0][3] = CARRY(!SC1_and_node[0][2] # !JB7_pre_out[7] # !JB7_pre_out[6]);


--PC1L8 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][2]~138 at LC4_3_V4
--operation mode is arithmetic

PC1L8 = JB7_pre_out[5] # JB7_pre_out[4] # !PC1_or_node[0][1];

--PC1_or_node[0][2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][2] at LC4_3_V4
--operation mode is arithmetic

PC1_or_node[0][2] = CARRY(JB7_pre_out[5] # JB7_pre_out[4] # !PC1_or_node[0][1]);


--NC01L71 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[6]~402 at LC7_9_V2
--operation mode is arithmetic

NC01L71 = CC1_inst10[6] & (!NC01_lcarry[5] # !COM_AD_D[6]) # !CC1_inst10[6] & !COM_AD_D[6] & !NC01_lcarry[5];

--NC01_lcarry[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[6] at LC7_9_V2
--operation mode is arithmetic

NC01_lcarry[6] = CARRY(CC1_inst10[6] & (!NC01_lcarry[5] # !COM_AD_D[6]) # !CC1_inst10[6] & !COM_AD_D[6] & !NC01_lcarry[5]);


--PC6L6 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][1]~139 at LC4_11_U3
--operation mode is arithmetic

PC6L6 = JB02_pre_out[2] # JB02_pre_out[3] # PC6_or_node[0][0];

--PC6_or_node[0][1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][1] at LC4_11_U3
--operation mode is arithmetic

PC6_or_node[0][1] = CARRY(!JB02_pre_out[2] & !JB02_pre_out[3] & !PC6_or_node[0][0]);


--SC1L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][2]~142 at LC4_5_V4
--operation mode is arithmetic

SC1L7 = JB7_pre_out[4] & JB7_pre_out[5] & !SC1_and_node[0][1];

--SC1_and_node[0][2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][2] at LC4_5_V4
--operation mode is arithmetic

SC1_and_node[0][2] = CARRY(JB7_pre_out[4] & JB7_pre_out[5] & !SC1_and_node[0][1]);


--PC1L6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][1]~139 at LC3_3_V4
--operation mode is arithmetic

PC1L6 = JB7_pre_out[3] # JB7_pre_out[2] # PC1_or_node[0][0];

--PC1_or_node[0][1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][1] at LC3_3_V4
--operation mode is arithmetic

PC1_or_node[0][1] = CARRY(!JB7_pre_out[3] & !JB7_pre_out[2] & !PC1_or_node[0][0]);


--NC01L51 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[5]~403 at LC6_9_V2
--operation mode is arithmetic

NC01L51 = COM_AD_D[5] & CC1_inst10[5] & NC01_lcarry[4] # !COM_AD_D[5] & (CC1_inst10[5] # NC01_lcarry[4]);

--NC01_lcarry[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[5] at LC6_9_V2
--operation mode is arithmetic

NC01_lcarry[5] = CARRY(COM_AD_D[5] & (!NC01_lcarry[4] # !CC1_inst10[5]) # !COM_AD_D[5] & !CC1_inst10[5] & !NC01_lcarry[4]);


--PC6L4 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][0]~140 at LC3_11_U3
--operation mode is arithmetic

PC6L4 = JB02_sload_path[0] # JB02_pre_out[1];

--PC6_or_node[0][0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][0] at LC3_11_U3
--operation mode is arithmetic

PC6_or_node[0][0] = CARRY(JB02_sload_path[0] # JB02_pre_out[1]);


--SC1L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][1]~143 at LC3_5_V4
--operation mode is arithmetic

SC1L5 = JB7_pre_out[2] & JB7_pre_out[3] & SC1_and_node[0][0];

--SC1_and_node[0][1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][1] at LC3_5_V4
--operation mode is arithmetic

SC1_and_node[0][1] = CARRY(!SC1_and_node[0][0] # !JB7_pre_out[3] # !JB7_pre_out[2]);


--PC1L4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][0]~140 at LC2_3_V4
--operation mode is arithmetic

PC1L4 = JB7_pre_out[1] # JB7_sload_path[0];

--PC1_or_node[0][0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|or_node[0][0] at LC2_3_V4
--operation mode is arithmetic

PC1_or_node[0][0] = CARRY(JB7_pre_out[1] # JB7_sload_path[0]);


--NC01L31 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[4]~404 at LC5_9_V2
--operation mode is arithmetic

NC01L31 = COM_AD_D[4] & CC1_inst10[4] & !NC01_lcarry[3] # !COM_AD_D[4] & (CC1_inst10[4] # !NC01_lcarry[3]);

--NC01_lcarry[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[4] at LC5_9_V2
--operation mode is arithmetic

NC01_lcarry[4] = CARRY(COM_AD_D[4] & CC1_inst10[4] & !NC01_lcarry[3] # !COM_AD_D[4] & (CC1_inst10[4] # !NC01_lcarry[3]));


--SC1L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][0]~144 at LC2_5_V4
--operation mode is arithmetic

SC1L3 = JB7_sload_path[0] & JB7_pre_out[1];

--SC1_and_node[0][0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|and16b:inst16|lpm_and:lpm_and_component|and_node[0][0] at LC2_5_V4
--operation mode is arithmetic

SC1_and_node[0][0] = CARRY(JB7_sload_path[0] & JB7_pre_out[1]);


--NC01L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[3]~405 at LC4_9_V2
--operation mode is arithmetic

NC01L11 = COM_AD_D[3] & CC1_inst10[3] & NC01_lcarry[2] # !COM_AD_D[3] & (CC1_inst10[3] # NC01_lcarry[2]);

--NC01_lcarry[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[3] at LC4_9_V2
--operation mode is arithmetic

NC01_lcarry[3] = CARRY(COM_AD_D[3] & (!NC01_lcarry[2] # !CC1_inst10[3]) # !COM_AD_D[3] & !CC1_inst10[3] & !NC01_lcarry[2]);


--NC01L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[2]~406 at LC3_9_V2
--operation mode is arithmetic

NC01L9 = COM_AD_D[2] & CC1_inst10[2] & !NC01_lcarry[1] # !COM_AD_D[2] & (CC1_inst10[2] # !NC01_lcarry[1]);

--NC01_lcarry[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[2] at LC3_9_V2
--operation mode is arithmetic

NC01_lcarry[2] = CARRY(COM_AD_D[2] & CC1_inst10[2] & !NC01_lcarry[1] # !COM_AD_D[2] & (CC1_inst10[2] # !NC01_lcarry[1]));


--NC01L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[1]~407 at LC2_9_V2
--operation mode is arithmetic

NC01L7 = COM_AD_D[1] & CC1_inst10[1] & NC01_lcarry[0] # !COM_AD_D[1] & (CC1_inst10[1] # NC01_lcarry[0]);

--NC01_lcarry[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[1] at LC2_9_V2
--operation mode is arithmetic

NC01_lcarry[1] = CARRY(COM_AD_D[1] & (!NC01_lcarry[0] # !CC1_inst10[1]) # !COM_AD_D[1] & !CC1_inst10[1] & !NC01_lcarry[0]);


--NC01L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[0]~408 at LC1_9_V2
--operation mode is arithmetic

NC01L5 = !COM_AD_D[0] & CC1_inst10[0];

--NC01_lcarry[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|lcarry[0] at LC1_9_V2
--operation mode is arithmetic

NC01_lcarry[0] = CARRY(!COM_AD_D[0] & CC1_inst10[0]);


--PC5L01 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][3]~92 at LC8_5_N2
--operation mode is arithmetic

PC5L01 = FD33L3 # FD33L4 # PC5_or_node[0][2];

--PC5_or_node[0][3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][3] at LC8_5_N2
--operation mode is arithmetic

PC5_or_node[0][3] = CARRY(!FD33L3 & !FD33L4 & !PC5_or_node[0][2]);


--PC4L01 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][3]~92 at LC9_12_N2
--operation mode is arithmetic

PC4L01 = FD42L4 # FD42L3 # PC4_or_node[0][2];

--PC4_or_node[0][3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][3] at LC9_12_N2
--operation mode is arithmetic

PC4_or_node[0][3] = CARRY(!FD42L4 & !FD42L3 & !PC4_or_node[0][2]);


--PC3L01 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][3]~92 at LC9_15_N2
--operation mode is arithmetic

PC3L01 = FD51L3 # FD51L4 # PC3_or_node[0][2];

--PC3_or_node[0][3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][3] at LC9_15_N2
--operation mode is arithmetic

PC3_or_node[0][3] = CARRY(!FD51L3 & !FD51L4 & !PC3_or_node[0][2]);


--PC2L01 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][3]~92 at LC6_1_N2
--operation mode is arithmetic

PC2L01 = FD6L3 # FD6L4 # PC2_or_node[0][2];

--PC2_or_node[0][3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][3] at LC6_1_N2
--operation mode is arithmetic

PC2_or_node[0][3] = CARRY(!FD6L3 & !FD6L4 & !PC2_or_node[0][2]);


--PC5L8 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][2]~93 at LC7_5_N2
--operation mode is arithmetic

PC5L8 = FD03_sout_node[4] # FD33L1 # !PC5_or_node[0][1];

--PC5_or_node[0][2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][2] at LC7_5_N2
--operation mode is arithmetic

PC5_or_node[0][2] = CARRY(FD03_sout_node[4] # FD33L1 # !PC5_or_node[0][1]);


--PC4L8 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][2]~93 at LC8_12_N2
--operation mode is arithmetic

PC4L8 = FD12_sout_node[4] # FD42L1 # !PC4_or_node[0][1];

--PC4_or_node[0][2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][2] at LC8_12_N2
--operation mode is arithmetic

PC4_or_node[0][2] = CARRY(FD12_sout_node[4] # FD42L1 # !PC4_or_node[0][1]);


--PC3L8 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][2]~93 at LC8_15_N2
--operation mode is arithmetic

PC3L8 = FD21_sout_node[4] # FD51L1 # !PC3_or_node[0][1];

--PC3_or_node[0][2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][2] at LC8_15_N2
--operation mode is arithmetic

PC3_or_node[0][2] = CARRY(FD21_sout_node[4] # FD51L1 # !PC3_or_node[0][1]);


--PC2L8 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][2]~93 at LC5_1_N2
--operation mode is arithmetic

PC2L8 = FD3_sout_node[4] # FD6L1 # !PC2_or_node[0][1];

--PC2_or_node[0][2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][2] at LC5_1_N2
--operation mode is arithmetic

PC2_or_node[0][2] = CARRY(FD3_sout_node[4] # FD6L1 # !PC2_or_node[0][1]);


--PC5L6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][1]~94 at LC6_5_N2
--operation mode is arithmetic

PC5L6 = FD03_sout_node[3] # FD03_sout_node[2] # PC5_or_node[0][0];

--PC5_or_node[0][1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][1] at LC6_5_N2
--operation mode is arithmetic

PC5_or_node[0][1] = CARRY(!FD03_sout_node[3] & !FD03_sout_node[2] & !PC5_or_node[0][0]);


--PC4L6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][1]~94 at LC7_12_N2
--operation mode is arithmetic

PC4L6 = FD12_sout_node[2] # FD12_sout_node[3] # PC4_or_node[0][0];

--PC4_or_node[0][1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][1] at LC7_12_N2
--operation mode is arithmetic

PC4_or_node[0][1] = CARRY(!FD12_sout_node[2] & !FD12_sout_node[3] & !PC4_or_node[0][0]);


--PC3L6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][1]~94 at LC7_15_N2
--operation mode is arithmetic

PC3L6 = FD21_sout_node[3] # FD21_sout_node[2] # PC3_or_node[0][0];

--PC3_or_node[0][1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][1] at LC7_15_N2
--operation mode is arithmetic

PC3_or_node[0][1] = CARRY(!FD21_sout_node[3] & !FD21_sout_node[2] & !PC3_or_node[0][0]);


--PC2L6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][1]~94 at LC4_1_N2
--operation mode is arithmetic

PC2L6 = FD3_sout_node[3] # FD3_sout_node[2] # PC2_or_node[0][0];

--PC2_or_node[0][1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][1] at LC4_1_N2
--operation mode is arithmetic

PC2_or_node[0][1] = CARRY(!FD3_sout_node[3] & !FD3_sout_node[2] & !PC2_or_node[0][0]);


--PC5L4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][0]~95 at LC5_5_N2
--operation mode is arithmetic

PC5L4 = FD03_sout_node[0] # FD03_sout_node[1];

--PC5_or_node[0][0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:145|lpm_or:lpm_or_component|or_node[0][0] at LC5_5_N2
--operation mode is arithmetic

PC5_or_node[0][0] = CARRY(FD03_sout_node[0] # FD03_sout_node[1]);


--PC4L4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][0]~95 at LC6_12_N2
--operation mode is arithmetic

PC4L4 = FD12_sout_node[0] # FD12_sout_node[1];

--PC4_or_node[0][0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:144|lpm_or:lpm_or_component|or_node[0][0] at LC6_12_N2
--operation mode is arithmetic

PC4_or_node[0][0] = CARRY(FD12_sout_node[0] # FD12_sout_node[1]);


--PC3L4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][0]~95 at LC6_15_N2
--operation mode is arithmetic

PC3L4 = FD21_sout_node[0] # FD21_sout_node[1];

--PC3_or_node[0][0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:143|lpm_or:lpm_or_component|or_node[0][0] at LC6_15_N2
--operation mode is arithmetic

PC3_or_node[0][0] = CARRY(FD21_sout_node[0] # FD21_sout_node[1]);


--PC2L4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][0]~95 at LC3_1_N2
--operation mode is arithmetic

PC2L4 = FD3_sout_node[0] # FD3_sout_node[1];

--PC2_or_node[0][0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:142|lpm_or:lpm_or_component|or_node[0][0] at LC3_1_N2
--operation mode is arithmetic

PC2_or_node[0][0] = CARRY(FD3_sout_node[0] # FD3_sout_node[1]);


--SE2_portadataout[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp1|portadataout[0] at DPRAM_1
SE2_portadataout[0] = INPUT(GR0_GC2_C13_8);


--SE1_portadataout[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[0] at DPRAM_0
SE1_portadataout[0] = INPUT(GR0_GC2_C13_8, GR22_GC2_C9_5, GR22_GC2_C9_3, GR17_GC2_C5_1);

--SE1_portadataout[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[1] at DPRAM_0
SE1_portadataout[1] = INPUT(GR22_GC2_C9_5, GR22_GC2_C9_3, GR0_GC2_C15_7);

--SE1_portadataout[2] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[2] at DPRAM_0
SE1_portadataout[2] = INPUT(GR22_GC2_C0_0, GR17_GC2_C6_4);

--SE1_portadataout[3] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[3] at DPRAM_0
SE1_portadataout[3] = INPUT(GR22_GC2_C0_1, GR17_GC2_C3_0);

--SE1_portadataout[4] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[4] at DPRAM_0
SE1_portadataout[4] = INPUT(GR22_GC2_C0_2, GR23_GC2_C7_4);

--SE1_portadataout[5] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[5] at DPRAM_0
SE1_portadataout[5] = INPUT(GR22_GC2_C0_3, GR8_GC2_C3_7);

--SE1_portadataout[6] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[6] at DPRAM_0
SE1_portadataout[6] = INPUT(GR22_GC2_C0_4, GR2_GC2_C4_6);

--SE1_portadataout[7] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[7] at DPRAM_0
SE1_portadataout[7] = INPUT(GR22_GC2_C0_5, GR22_GC2_C1_1);

--SE1_portadataout[8] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[8] at DPRAM_0
SE1_portadataout[8] = INPUT(GR22_GC2_C0_6, GR17_GC2_C5_1);

--SE1_portadataout[9] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[9] at DPRAM_0
SE1_portadataout[9] = INPUT(GR22_GC2_C0_7, GR0_GC2_C15_7);

--SE1_portadataout[10] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[10] at DPRAM_0
SE1_portadataout[10] = INPUT(GR22_GC2_C0_8, GR17_GC2_C6_4);

--SE1_portadataout[11] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[11] at DPRAM_0
SE1_portadataout[11] = INPUT(GR22_GC2_C0_9, GR17_GC2_C3_0);

--SE1_portadataout[12] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[12] at DPRAM_0
SE1_portadataout[12] = INPUT(GR23_GC2_C7_4);

--SE1_portadataout[13] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[13] at DPRAM_0
SE1_portadataout[13] = INPUT(GR8_GC2_C3_7);

--SE1_portadataout[14] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[14] at DPRAM_0
SE1_portadataout[14] = INPUT(GR2_GC2_C4_6);

--SE1_portadataout[15] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[15] at DPRAM_0
SE1_portadataout[15] = INPUT(GR22_GC2_C1_4);

--SE1_portadataout[16] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[16] at DPRAM_0
SE1_portadataout[16] = INPUT(GR17_GC2_C5_2);

--SE1_portadataout[17] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[17] at DPRAM_0
SE1_portadataout[17] = INPUT(GR0_GC2_C15_8);

--SE1_portadataout[18] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[18] at DPRAM_0
SE1_portadataout[18] = INPUT(GR17_GC2_C6_5);

--SE1_portadataout[19] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[19] at DPRAM_0
SE1_portadataout[19] = INPUT(GR17_GC2_C3_1);

--SE1_portadataout[20] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[20] at DPRAM_0
SE1_portadataout[20] = INPUT(GR23_GC2_C7_5);

--SE1_portadataout[21] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[21] at DPRAM_0
SE1_portadataout[21] = INPUT(GR8_GC2_C3_8);

--SE1_portadataout[22] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[22] at DPRAM_0
SE1_portadataout[22] = INPUT(GR2_GC2_C4_7);

--SE1_portadataout[23] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[23] at DPRAM_0
SE1_portadataout[23] = INPUT(GR22_GC2_C1_2);

--SE1_portadataout[24] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[24] at DPRAM_0
SE1_portadataout[24] = INPUT(GR17_GC2_C5_2);

--SE1_portadataout[25] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[25] at DPRAM_0
SE1_portadataout[25] = INPUT(GR0_GC2_C15_8);

--SE1_portadataout[26] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[26] at DPRAM_0
SE1_portadataout[26] = INPUT(GR17_GC2_C6_5);

--SE1_portadataout[27] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[27] at DPRAM_0
SE1_portadataout[27] = INPUT(GR17_GC2_C3_1);

--SE1_portadataout[28] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[28] at DPRAM_0
SE1_portadataout[28] = INPUT(GR23_GC2_C7_5);

--SE1_portadataout[29] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[29] at DPRAM_0
SE1_portadataout[29] = INPUT(GR8_GC2_C3_8);

--SE1_portadataout[30] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[30] at DPRAM_0
SE1_portadataout[30] = INPUT(GR2_GC2_C4_7);

--SE1_portadataout[31] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_dpram:dp0|portadataout[31] at DPRAM_0
SE1_portadataout[31] = INPUT(GR22_GC2_C1_2);


--RE1_core is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core at UPCORE
RE1_core = INPUT(31);

--RE1_MASTERHWRITE is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWRITE at UPCORE
RE1_MASTERHWRITE = INPUT(GR0_GC1_C13_4, GR0_GC1_C0_8, GR0_GC1_C13_7, GR0_GC1_C14_3, GR0_GC0_C7_7, GR0_GC1_C0_9, GR0_GC0_C7_4);

--RE1_SLAVEHREADYO is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|SLAVEHREADYO at UPCORE
RE1_SLAVEHREADYO = INPUT(GR5_GC1_C5_4, 0);

--RE1L391 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCLK at UPCORE
RE1L391 = INPUT(GC0_C8_0);

--RE1L791 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCLKN at UPCORE
RE1L791 = INPUT(GC0_C8_1);

--RE1L591 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCLKE at UPCORE
RE1L591 = INPUT(21);

--RE1L582 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMWEN at UPCORE
RE1L582 = INPUT(GC0_C11_0);

--RE1L191 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCASN at UPCORE
RE1L191 = INPUT(GC0_C10_1);

--RE1L382 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMRASN at UPCORE
RE1L382 = INPUT(GC0_C10_0);

--RE1L772 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOE at UPCORE
RE1L772 = INPUT(GC1_C7_1, GC1_C13_0, GC0_C12_1, 22);

--RE1L37 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIWEN at UPCORE
RE1L37 = INPUT(GC3_C6_0);

--RE1L17 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIOEN at UPCORE
RE1L17 = INPUT(GC3_C5_1);

--RE1L13 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICLK at UPCORE
RE1L13 = INPUT(GC3_C8_1);

--RE1L35 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOE at UPCORE
RE1L35 = INPUT(GC2_C9_1, GC2_C9_0, GC2_C8_1, GC2_C8_0, GC2_C7_1, GC2_C7_0, GC2_C6_1, GC2_C6_0, GC2_C5_1, GC2_C5_0, GC2_C4_1, GC2_C4_0, GC2_C3_1, GC2_C3_0, GC2_C2_1, GC2_C2_0);

--RE1L453 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTRION at UPCORE
RE1L453 = INPUT(GC3_C2_1);

--RE1L643 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTDCDON at UPCORE
RE1L643 = INPUT(GC3_C2_0);

--RE1L843 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTDCDRIOE at UPCORE
RE1L843 = INPUT(GC3_C2_1, GC3_C2_0);

--RE1L953 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTTXD at UPCORE
RE1L953 = INPUT(GC3_C3_0);

--RE1L653 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTRTSN at UPCORE
RE1L653 = INPUT(GC3_C3_1);

--RE1L153 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~UARTDTRN at UPCORE
RE1L153 = INPUT(GC3_C4_0);

--RE1_MASTERHADDR[2] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[2] at UPCORE
RE1_MASTERHADDR[2] = INPUT(GR7_GC2_C5_6);

--RE1_MASTERHADDR[3] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[3] at UPCORE
RE1_MASTERHADDR[3] = INPUT(GR0_GC2_C13_5);

--RE1_MASTERHADDR[4] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[4] at UPCORE
RE1_MASTERHADDR[4] = INPUT(GR0_GC2_C14_2);

--RE1_MASTERHADDR[5] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[5] at UPCORE
RE1_MASTERHADDR[5] = INPUT(GR0_GC2_C13_4);

--RE1_MASTERHADDR[6] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[6] at UPCORE
RE1_MASTERHADDR[6] = INPUT(GR7_GC2_C5_5);

--RE1_MASTERHADDR[7] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[7] at UPCORE
RE1_MASTERHADDR[7] = INPUT(GR0_GC2_C13_6);

--RE1_MASTERHADDR[8] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[8] at UPCORE
RE1_MASTERHADDR[8] = INPUT(GR0_GC2_C13_2);

--RE1_MASTERHADDR[9] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[9] at UPCORE
RE1_MASTERHADDR[9] = INPUT(GR7_GC2_C5_8);

--RE1_MASTERHADDR[10] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[10] at UPCORE
RE1_MASTERHADDR[10] = INPUT(GR0_GC2_C14_8);

--RE1_MASTERHADDR[11] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[11] at UPCORE
RE1_MASTERHADDR[11] = INPUT(GR7_GC2_C5_2);

--RE1_MASTERHADDR[12] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[12] at UPCORE
RE1_MASTERHADDR[12] = INPUT(GR0_GC2_C14_6);

--RE1_MASTERHADDR[13] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[13] at UPCORE
RE1_MASTERHADDR[13] = INPUT(GR7_GC2_C11_2);

--RE1_MASTERHADDR[14] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[14] at UPCORE
RE1_MASTERHADDR[14] = INPUT(GR0_GC2_C14_4);

--RE1_MASTERHADDR[15] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[15] at UPCORE
RE1_MASTERHADDR[15] = INPUT(GR0_GC2_C14_9);

--RE1_MASTERHADDR[18] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[18] at UPCORE
RE1_MASTERHADDR[18] = INPUT(GR7_GC2_C4_4);

--RE1_MASTERHADDR[19] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHADDR[19] at UPCORE
RE1_MASTERHADDR[19] = INPUT(GR7_GC2_C5_4);

--RE1_MASTERHTRANS[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHTRANS[0] at UPCORE
RE1_MASTERHTRANS[0] = INPUT(GR0_GC1_C14_7, GR0_GC0_C7_9, GR0_GC1_C1_3, GR0_GC1_C1_8, GR0_GC1_C13_5, GR0_GC1_C14_2, GR0_GC1_C1_9, GR0_GC1_C14_6, GR0_GC1_C1_2, GR0_GC1_C1_4, GR0_GC1_C14_9, GR0_GC1_C14_8, GR0_GC0_C7_4);

--RE1_MASTERHTRANS[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHTRANS[1] at UPCORE
RE1_MASTERHTRANS[1] = INPUT(GR0_GC1_C14_7, GR0_GC1_C13_7, GR0_GC0_C7_8, GR0_GC0_C7_9, GR0_GC1_C1_3, GR0_GC1_C1_5, GR0_GC1_C1_0, GR0_GC1_C13_6, GR0_GC1_C1_8, GR0_GC1_C0_2, GR0_GC1_C13_5, GR0_GC1_C14_2, GR0_GC1_C1_9, GR0_GC1_C13_9, GR0_GC1_C14_6, GR0_GC1_C1_2, GR0_GC1_C1_4, GR0_GC1_C14_9, GR0_GC1_C14_8, GR0_GC0_C7_4);

--RE1_MASTERHSIZE[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHSIZE[0] at UPCORE
RE1_MASTERHSIZE[0] = INPUT(GR0_GC0_C7_3);

--RE1_MASTERHSIZE[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHSIZE[1] at UPCORE
RE1_MASTERHSIZE[1] = INPUT(GR0_GC0_C7_3);

--RE1_MASTERHBURST[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHBURST[0] at UPCORE
RE1_MASTERHBURST[0] = INPUT(GR0_GC0_C7_8, GR0_GC0_C7_2, GR0_GC0_C7_6);

--RE1_MASTERHBURST[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHBURST[1] at UPCORE
RE1_MASTERHBURST[1] = INPUT(GR0_GC0_C7_8, GR0_GC0_C7_3, GR0_GC0_C7_2, GR0_GC0_C7_6);

--RE1_MASTERHBURST[2] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHBURST[2] at UPCORE
RE1_MASTERHBURST[2] = INPUT(GR0_GC0_C7_8, GR0_GC0_C7_3, GR0_GC0_C7_2, GR0_GC0_C7_6);

--RE1_MASTERHWDATA[0] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[0] at UPCORE
RE1_MASTERHWDATA[0] = INPUT(GR7_GC2_C1_2, GR7_GC2_C1_5, GR22_GC0_C13_5, GR2_GC2_C15_4, GR2_GC2_C14_4, GR2_GC2_C15_9, GR13_GC0_C3_0, GR13_GC0_C1_7, GR7_GC2_C3_6, GR7_GC2_C3_2, GR7_GC2_C2_5, GR7_GC2_C3_4, GR4_GC2_C8_4, GR17_GC2_C11_8, GR10_GC0_C9_5);

--RE1_MASTERHWDATA[1] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[1] at UPCORE
RE1_MASTERHWDATA[1] = INPUT(GR8_GC0_C3_2, GR20_GC2_C13_8, GR22_GC0_C13_2, GR20_GC2_C2_4, GR4_GC2_C5_4, GR20_GC1_C10_2, GR13_GC0_C3_5, GR20_GC2_C3_4, GR20_GC2_C13_2, GR4_GC2_C5_2, GR10_GC2_C13_7, GR4_GC2_C8_6, GR17_GC2_C11_2, GR1_GC0_C7_5);

--RE1_MASTERHWDATA[2] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[2] at UPCORE
RE1_MASTERHWDATA[2] = INPUT(GR7_GC2_C3_6, GR0_GC2_C10_9, GR0_GC0_C11_4, GR9_GC0_C10_5, GR0_GC2_C15_5, GR0_GC2_C15_2, GR0_GC0_C5_2, GR7_GC2_C3_2, GR9_GC2_C8_8, GR13_GC0_C5_6, GR6_GC2_C15_6, GR5_GC2_C13_4, GR4_GC2_C10_0, GR17_GC2_C12_3, GR1_GC0_C9_5);

--RE1_MASTERHWDATA[3] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[3] at UPCORE
RE1_MASTERHWDATA[3] = INPUT(GR7_GC2_C1_7, GR4_GC2_C4_8, GR22_GC0_C12_2, GR7_GC2_C9_0, GR7_GC2_C9_1, GR7_GC2_C1_9, GR4_GC2_C8_2, GR13_GC0_C6_2, GR13_GC0_C2_7, GR6_GC2_C13_2, GR5_GC2_C13_2, GR4_GC2_C8_5, GR17_GC2_C11_5, GR1_GC0_C9_8);

--RE1_MASTERHWDATA[4] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[4] at UPCORE
RE1_MASTERHWDATA[4] = INPUT(GR11_GC2_C7_4, GR11_GC2_C8_2, GR11_GC2_C15_8, GR11_GC2_C6_9, GR11_GC2_C6_4, GR11_GC2_C15_4, GR11_GC2_C11_2, GR10_GC2_C13_5, GR10_GC2_C14_6, GR7_GC2_C2_6, GR4_GC2_C5_8, GR4_GC2_C5_5, GR17_GC2_C11_6, GR1_GC0_C7_2);

--RE1_MASTERHWDATA[5] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[5] at UPCORE
RE1_MASTERHWDATA[5] = INPUT(GR4_GC2_C4_4, GR0_GC2_C2_9, GR0_GC2_C7_7, GR0_GC2_C15_6, GR0_GC2_C6_5, GR0_GC1_C8_4, GR0_GC2_C2_3, GR0_GC2_C14_5, GR0_GC2_C4_5, GR6_GC2_C2_4, GR13_GC2_C5_1, GR4_GC2_C10_4, GR22_GC2_C8_2, GR1_GC0_C7_6);

--RE1_MASTERHWDATA[6] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[6] at UPCORE
RE1_MASTERHWDATA[6] = INPUT(GR11_GC2_C7_5, GR11_GC2_C4_3, GR11_GC2_C6_8, GR11_GC2_C6_5, GR11_GC2_C5_6, GR11_GC2_C2_9, GR11_GC2_C7_2, GR11_GC2_C4_5, GR11_GC2_C3_5, GR4_GC2_C2_4, GR13_GC2_C5_3, GR11_GC2_C15_6, GR15_GC2_C3_2, GR1_GC0_C7_4);

--RE1_MASTERHWDATA[7] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[7] at UPCORE
RE1_MASTERHWDATA[7] = INPUT(GR4_GC2_C4_6, GR4_GC2_C6_4, GR4_GC2_C7_2, GR4_GC2_C12_3, GR4_GC2_C13_2, GR4_GC2_C11_0, GR4_GC2_C12_6, GR4_GC2_C4_2, GR4_GC2_C6_6, GR4_GC2_C3_4, GR13_GC2_C15_6, GR4_GC2_C13_8, GR20_GC0_C6_6, GR1_GC0_C7_8);

--RE1_MASTERHWDATA[8] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[8] at UPCORE
RE1_MASTERHWDATA[8] = INPUT(GR4_GC2_C6_2, GR8_GC0_C15_2, GR22_GC0_C6_2, GR13_GC2_C3_7, GR13_GC2_C4_2, GR20_GC1_C5_3, GR10_GC2_C3_7, GR10_GC0_C15_4, GR13_GC0_C10_7, GR6_GC2_C12_4, GR13_GC2_C7_2, GR4_GC2_C13_9, GR20_GC0_C6_4, GR1_GC0_C9_3);

--RE1_MASTERHWDATA[9] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[9] at UPCORE
RE1_MASTERHWDATA[9] = INPUT(GR6_GC2_C8_3, GR6_GC2_C8_1, GR6_GC0_C15_2, GR6_GC2_C1_4, GR6_GC2_C1_2, GR20_GC0_C8_9, GR6_GC2_C8_5, GR6_GC2_C5_0, GR6_GC2_C4_9, GR4_GC2_C5_7, GR9_GC2_C3_4, GR4_GC2_C13_4, GR20_GC0_C8_8, GR1_GC0_C7_9);

--RE1_MASTERHWDATA[10] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[10] at UPCORE
RE1_MASTERHWDATA[10] = INPUT(GR9_GC2_C0_6, GR8_GC3_C1_2, GR9_GC2_C8_2, GR9_GC2_C7_2, GR9_GC2_C14_2, GR20_GC0_C8_4, GR9_GC2_C8_4, GR9_GC2_C2_8, GR22_GC0_C13_4, GR3_GC2_C15_2, GR9_GC2_C15_9, GR8_GC2_C2_4, GR20_GC0_C8_6, GR1_GC0_C10_2);

--RE1_MASTERHWDATA[11] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[11] at UPCORE
RE1_MASTERHWDATA[11] = INPUT(GR8_GC2_C6_4, GR8_GC2_C6_6, GR8_GC2_C9_7, GR8_GC2_C8_7, GR8_GC2_C6_2, GR20_GC0_C14_2, GR13_GC0_C10_6, GR8_GC2_C8_5, GR22_GC0_C6_5, GR3_GC2_C15_5, GR9_GC2_C15_2, GR8_GC2_C2_6, GR20_GC0_C6_2, GR1_GC0_C10_4);

--RE1_MASTERHWDATA[12] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[12] at UPCORE
RE1_MASTERHWDATA[12] = INPUT(GR9_GC2_C6_8, GR9_GC2_C0_4, GR9_GC2_C0_5, GR9_GC2_C8_5, GR9_GC2_C7_5, GR9_GC2_C7_8, GR20_GC1_C3_2, GR9_GC2_C8_6, GR9_GC3_C2_2, GR3_GC2_C15_3, GR9_GC2_C15_6, GR8_GC2_C2_5, GR20_GC0_C6_8, GR1_GC0_C11_5);

--RE1_MASTERHWDATA[13] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[13] at UPCORE
RE1_MASTERHWDATA[13] = INPUT(GR5_GC2_C1_8, GR5_GC2_C4_6, GR5_GC2_C4_4, GR5_GC2_C4_5, GR5_GC2_C0_8, GR5_GC2_C0_4, GR20_GC0_C8_2, GR5_GC2_C15_4, GR5_GC3_C11_4, GR3_GC2_C15_6, GR5_GC2_C15_5, GR2_GC2_C15_6, GR20_GC0_C8_5, GR1_GC0_C10_5);

--RE1_MASTERHWDATA[14] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[14] at UPCORE
RE1_MASTERHWDATA[14] = INPUT(GR5_GC2_C1_2, GR5_GC2_C5_6, GR5_GC2_C5_5, GR5_GC2_C5_8, GR5_GC2_C9_4, GR5_GC2_C8_9, GR5_GC2_C10_8, GR5_GC2_C7_1, GR2_GC3_C14_2, GR7_GC2_C4_5, GR5_GC2_C15_6, GR2_GC2_C15_5, GR20_GC0_C6_7, GR1_GC0_C11_7);

--RE1_MASTERHWDATA[15] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[15] at UPCORE
RE1_MASTERHWDATA[15] = INPUT(GR3_GC2_C3_2, GR2_GC2_C5_2, GR3_GC2_C2_5, GR7_GC2_C12_3, GR7_GC2_C12_4, GR2_GC2_C9_3, GR6_GC2_C4_8, GR2_GC3_C14_4, GR3_GC2_C2_4, GR7_GC2_C4_2, GR10_GC2_C15_2, GR2_GC2_C6_5, GR0_GC0_C8_8, GR1_GC0_C10_6);

--RE1_MASTERHWDATA[16] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[16] at UPCORE
RE1_MASTERHWDATA[16] = INPUT(GR6_GC3_C5_2, GR6_GC3_C5_9, GR9_GC2_C2_2, GR9_GC2_C0_8, GR6_GC0_C2_9, GR6_GC0_C3_3, GR6_GC0_C4_2, GR9_GC2_C0_9, GR9_GC2_C0_2, GR1_GC0_C9_4, GR0_GC0_C8_2);

--RE1_MASTERHWDATA[17] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[17] at UPCORE
RE1_MASTERHWDATA[17] = INPUT(GR11_GC0_C14_5, GR11_GC0_C14_4, GR11_GC0_C6_6, GR11_GC0_C5_4, GR11_GC0_C2_4, GR0_GC0_C5_4, GR6_GC0_C10_4, GR6_GC0_C9_2, GR6_GC0_C10_7, GR0_GC0_C7_5);

--RE1_MASTERHWDATA[18] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[18] at UPCORE
RE1_MASTERHWDATA[18] = INPUT(GR11_GC0_C6_2, GR11_GC0_C14_3, GR11_GC0_C6_8, GR11_GC0_C5_2, GR11_GC0_C2_2, GR0_GC0_C10_4, GR11_GC0_C4_2, GR11_GC0_C5_5, GR11_GC0_C4_5, GR0_GC0_C10_6);

--RE1_MASTERHWDATA[19] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[19] at UPCORE
RE1_MASTERHWDATA[19] = INPUT(GR10_GC0_C0_7, GR10_GC0_C3_2, GR10_GC0_C5_4, GR10_GC0_C4_2, GR10_GC0_C2_8, GR10_GC0_C5_2, GR6_GC0_C2_5, GR6_GC0_C9_5, GR6_GC0_C2_8, GR0_GC0_C10_0);

--RE1_MASTERHWDATA[20] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[20] at UPCORE
RE1_MASTERHWDATA[20] = INPUT(GR10_GC0_C0_9, GR10_GC0_C0_8, GR10_GC0_C0_4, GR10_GC0_C4_5, GR10_GC0_C2_2, GR10_GC0_C6_4, GR6_GC0_C2_7, GR6_GC0_C3_7, GR6_GC0_C3_1, GR0_GC0_C8_4);

--RE1_MASTERHWDATA[21] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[21] at UPCORE
RE1_MASTERHWDATA[21] = INPUT(GR10_GC0_C0_6, GR10_GC0_C0_5, GR10_GC0_C11_2, GR10_GC0_C10_2, GR10_GC0_C15_2, GR10_GC0_C12_4, GR6_GC0_C2_0, GR6_GC0_C3_6, GR6_GC0_C3_5, GR0_GC0_C10_8);

--RE1_MASTERHWDATA[22] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[22] at UPCORE
RE1_MASTERHWDATA[22] = INPUT(GR0_GC0_C13_5, GR0_GC0_C11_2, GR0_GC0_C0_4, GR0_GC0_C2_2, GR0_GC0_C2_6, GR0_GC0_C11_5, GR6_GC0_C10_6, GR6_GC0_C12_2, GR6_GC0_C12_5, GR0_GC0_C10_5);

--RE1_MASTERHWDATA[23] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[23] at UPCORE
RE1_MASTERHWDATA[23] = INPUT(GR0_GC0_C13_2, GR0_GC0_C15_2, GR0_GC0_C0_2, GR0_GC0_C2_4, GR0_GC0_C2_5, GR0_GC0_C14_5, GR3_GC0_C6_9, GR3_GC0_C5_2, GR3_GC0_C5_9, GR0_GC0_C8_7);

--RE1_MASTERHWDATA[24] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[24] at UPCORE
RE1_MASTERHWDATA[24] = INPUT(GR4_GC0_C14_0, GR4_GC0_C14_2, GR4_GC2_C4_7, GR25_GC1_C3_4, GR11_GC2_C6_2, GR11_GC2_C6_6, GR11_GC2_C8_4, GR4_GC2_C6_5, GR4_GC2_C4_3, GR0_GC0_C8_9);

--RE1_MASTERHWDATA[25] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[25] at UPCORE
RE1_MASTERHWDATA[25] = INPUT(GR10_GC3_C0_2, GR10_GC3_C0_6, GR10_GC3_C5_0, GR10_GC3_C5_4, GR10_GC3_C0_5, GR25_GC1_C0_4, GR3_GC0_C6_0, GR3_GC0_C5_4, GR3_GC0_C5_8, GR10_GC0_C7_6);

--RE1_MASTERHWDATA[26] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[26] at UPCORE
RE1_MASTERHWDATA[26] = INPUT(GR10_GC3_C5_6, GR10_GC3_C13_0, GR10_GC3_C13_6, GR10_GC3_C5_5, GR10_GC3_C9_4, GR25_GC1_C3_2, GR7_GC0_C9_3, GR7_GC0_C8_2, GR7_GC0_C8_5, GR10_GC0_C6_7);

--RE1_MASTERHWDATA[27] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[27] at UPCORE
RE1_MASTERHWDATA[27] = INPUT(GR10_GC3_C0_8, GR10_GC3_C0_4, GR10_GC3_C4_2, GR10_GC3_C5_8, GR10_GC3_C10_2, GR25_GC1_C7_2, GR10_GC3_C11_4, GR10_GC3_C12_2, GR10_GC3_C12_8, GR10_GC0_C6_8);

--RE1_MASTERHWDATA[28] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[28] at UPCORE
RE1_MASTERHWDATA[28] = INPUT(GR3_GC3_C9_4, GR3_GC3_C9_2, GR8_GC2_C8_6, GR25_GC1_C0_5, GR1_GC0_C15_3, GR1_GC0_C14_2, GR1_GC0_C14_5, GR8_GC2_C4_3, GR8_GC2_C6_8, GR10_GC0_C6_5);

--RE1_MASTERHWDATA[29] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[29] at UPCORE
RE1_MASTERHWDATA[29] = INPUT(GR10_GC3_C9_5, GR10_GC3_C8_9, GR10_GC3_C8_8, GR10_GC3_C6_2, GR10_GC3_C9_3, GR10_GC3_C6_4, GR10_GC3_C11_2, GR10_GC3_C12_9, GR10_GC3_C12_7, GR10_GC0_C8_2);

--RE1_MASTERHWDATA[30] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[30] at UPCORE
RE1_MASTERHWDATA[30] = INPUT(GR6_GC3_C5_5, GR6_GC3_C10_9, GR6_GC3_C10_5, GR6_GC3_C5_8, GR6_GC3_C11_4, GR6_GC3_C11_1, GR6_GC3_C8_2, GR6_GC3_C8_9, GR6_GC3_C7_4, GR10_GC0_C12_2);

--RE1_MASTERHWDATA[31] is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|MASTERHWDATA[31] at UPCORE
RE1_MASTERHWDATA[31] = INPUT(GR3_GC3_C9_9, GR3_GC3_C13_0, GR3_GC3_C13_8, GR3_GC3_C9_6, GR3_GC3_C14_6, GR3_GC3_C12_2, GR6_GC3_C8_4, GR6_GC3_C8_8, GR6_GC3_C6_2, GR10_GC0_C6_2);

--RE1L332 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQM0 at UPCORE
RE1L332 = INPUT(GC1_C8_0);

--RE1L432 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQM1 at UPCORE
RE1L432 = INPUT(GC1_C13_1);

--RE1L532 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQM2 at UPCORE
RE1L532 = INPUT(GC0_C12_0);

--RE1L632 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQM3 at UPCORE
RE1L632 = INPUT(GC0_C11_1);

--RE1L671 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR0 at UPCORE
RE1L671 = INPUT(GC0_C7_1);

--RE1L771 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR1 at UPCORE
RE1L771 = INPUT(GC0_C7_0);

--RE1L871 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR2 at UPCORE
RE1L871 = INPUT(GC0_C6_1);

--RE1L971 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR3 at UPCORE
RE1L971 = INPUT(GC0_C6_0);

--RE1L081 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR4 at UPCORE
RE1L081 = INPUT(GC0_C5_1);

--RE1L181 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR5 at UPCORE
RE1L181 = INPUT(GC0_C5_0);

--RE1L281 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR6 at UPCORE
RE1L281 = INPUT(GC0_C4_1);

--RE1L381 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR7 at UPCORE
RE1L381 = INPUT(GC0_C4_0);

--RE1L481 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR8 at UPCORE
RE1L481 = INPUT(GC0_C3_1);

--RE1L581 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR9 at UPCORE
RE1L581 = INPUT(GC0_C3_0);

--RE1L681 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR10 at UPCORE
RE1L681 = INPUT(GC0_C2_1);

--RE1L781 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR11 at UPCORE
RE1L781 = INPUT(GC0_C2_0);

--RE1L881 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR12 at UPCORE
RE1L881 = INPUT(GC0_C1_1);

--RE1L981 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR13 at UPCORE
RE1L981 = INPUT(GC0_C1_0);

--RE1L091 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMADDR14 at UPCORE
RE1L091 = INPUT(GC0_C0_1);

--RE1L991 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCSN0 at UPCORE
RE1L991 = INPUT(GC0_C9_1);

--RE1L002 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMCSN1 at UPCORE
RE1L002 = INPUT(GC0_C9_0);

--RE1L142 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT0 at UPCORE
RE1L142 = INPUT(GC1_C3_0);

--RE1L242 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT1 at UPCORE
RE1L242 = INPUT(GC1_C3_1);

--RE1L342 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT2 at UPCORE
RE1L342 = INPUT(GC1_C4_0);

--RE1L442 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT3 at UPCORE
RE1L442 = INPUT(GC1_C4_1);

--RE1L542 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT4 at UPCORE
RE1L542 = INPUT(GC1_C5_0);

--RE1L642 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT5 at UPCORE
RE1L642 = INPUT(GC1_C5_1);

--RE1L742 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT6 at UPCORE
RE1L742 = INPUT(GC1_C6_1);

--RE1L842 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT7 at UPCORE
RE1L842 = INPUT(GC1_C7_0);

--RE1L942 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT8 at UPCORE
RE1L942 = INPUT(GC1_C8_1);

--RE1L052 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT9 at UPCORE
RE1L052 = INPUT(GC1_C9_0);

--RE1L152 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT10 at UPCORE
RE1L152 = INPUT(GC1_C9_1);

--RE1L252 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT11 at UPCORE
RE1L252 = INPUT(GC1_C10_0);

--RE1L352 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT12 at UPCORE
RE1L352 = INPUT(GC1_C10_1);

--RE1L452 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT13 at UPCORE
RE1L452 = INPUT(GC1_C11_0);

--RE1L552 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT14 at UPCORE
RE1L552 = INPUT(GC1_C11_1);

--RE1L652 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT15 at UPCORE
RE1L652 = INPUT(GC1_C12_1);

--RE1L752 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT16 at UPCORE
RE1L752 = INPUT(GC1_C14_0);

--RE1L852 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT17 at UPCORE
RE1L852 = INPUT(GC1_C14_1);

--RE1L952 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT18 at UPCORE
RE1L952 = INPUT(GC1_C15_0);

--RE1L062 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT19 at UPCORE
RE1L062 = INPUT(GC0_C15_0);

--RE1L162 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT20 at UPCORE
RE1L162 = INPUT(GC0_C14_1);

--RE1L262 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT21 at UPCORE
RE1L262 = INPUT(GC0_C14_0);

--RE1L362 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT22 at UPCORE
RE1L362 = INPUT(GC0_C13_1);

--RE1L462 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT23 at UPCORE
RE1L462 = INPUT(GC0_C13_0);

--RE1L562 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT24 at UPCORE
RE1L562 = INPUT(30);

--RE1L662 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT25 at UPCORE
RE1L662 = INPUT(29);

--RE1L762 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT26 at UPCORE
RE1L762 = INPUT(28);

--RE1L862 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT27 at UPCORE
RE1L862 = INPUT(27);

--RE1L962 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT28 at UPCORE
RE1L962 = INPUT(26);

--RE1L072 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT29 at UPCORE
RE1L072 = INPUT(25);

--RE1L172 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT30 at UPCORE
RE1L172 = INPUT(24);

--RE1L272 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOUT31 at UPCORE
RE1L272 = INPUT(23);

--RE1L972 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOUT0 at UPCORE
RE1L972 = INPUT(GC1_C7_1);

--RE1L082 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOUT1 at UPCORE
RE1L082 = INPUT(GC1_C13_0);

--RE1L182 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOUT2 at UPCORE
RE1L182 = INPUT(GC0_C12_1);

--RE1L282 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQSOUT3 at UPCORE
RE1L282 = INPUT(22);

--RE1L732 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOE0 at UPCORE
RE1L732 = INPUT(GC1_C3_0, GC1_C3_1, GC1_C4_0, GC1_C4_1, GC1_C5_0, GC1_C5_1, GC1_C6_1, GC1_C7_0);

--RE1L832 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOE1 at UPCORE
RE1L832 = INPUT(GC1_C8_1, GC1_C9_0, GC1_C9_1, GC1_C10_0, GC1_C10_1, GC1_C11_0, GC1_C11_1, GC1_C12_1);

--RE1L932 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOE2 at UPCORE
RE1L932 = INPUT(GC1_C14_0, GC1_C14_1, GC1_C15_0, GC0_C15_0, GC0_C14_1, GC0_C14_0, GC0_C13_1, GC0_C13_0);

--RE1L042 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~SDRAMDQOE3 at UPCORE
RE1L042 = INPUT(30, 29, 28, 27, 26, 25, 24, 23);

--RE1L55 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT0 at UPCORE
RE1L55 = INPUT(GC2_C9_1);

--RE1L65 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT1 at UPCORE
RE1L65 = INPUT(GC2_C9_0);

--RE1L75 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT2 at UPCORE
RE1L75 = INPUT(GC2_C8_1);

--RE1L85 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT3 at UPCORE
RE1L85 = INPUT(GC2_C8_0);

--RE1L95 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT4 at UPCORE
RE1L95 = INPUT(GC2_C7_1);

--RE1L06 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT5 at UPCORE
RE1L06 = INPUT(GC2_C7_0);

--RE1L16 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT6 at UPCORE
RE1L16 = INPUT(GC2_C6_1);

--RE1L26 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT7 at UPCORE
RE1L26 = INPUT(GC2_C6_0);

--RE1L36 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT8 at UPCORE
RE1L36 = INPUT(GC2_C5_1);

--RE1L46 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT9 at UPCORE
RE1L46 = INPUT(GC2_C5_0);

--RE1L56 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT10 at UPCORE
RE1L56 = INPUT(GC2_C4_1);

--RE1L66 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT11 at UPCORE
RE1L66 = INPUT(GC2_C4_0);

--RE1L76 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT12 at UPCORE
RE1L76 = INPUT(GC2_C3_1);

--RE1L86 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT13 at UPCORE
RE1L86 = INPUT(GC2_C3_0);

--RE1L96 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT14 at UPCORE
RE1L96 = INPUT(GC2_C2_1);

--RE1L07 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIDQOUT15 at UPCORE
RE1L07 = INPUT(GC2_C2_0);

--RE1L92 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIBE0 at UPCORE
RE1L92 = INPUT(GC3_C4_1);

--RE1L03 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIBE1 at UPCORE
RE1L03 = INPUT(GC3_C5_0);

--RE1L33 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICSN0 at UPCORE
RE1L33 = INPUT(GC3_C6_1);

--RE1L43 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICSN1 at UPCORE
RE1L43 = INPUT(GC3_C7_0);

--RE1L53 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICSN2 at UPCORE
RE1L53 = INPUT(GC3_C7_1);

--RE1L63 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBICSN3 at UPCORE
RE1L63 = INPUT(GC3_C8_0);

--RE1L4 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR0 at UPCORE
RE1L4 = INPUT(GC3_C10_0);

--RE1L5 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR1 at UPCORE
RE1L5 = INPUT(GC3_C10_1);

--RE1L6 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR2 at UPCORE
RE1L6 = INPUT(GC3_C11_0);

--RE1L7 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR3 at UPCORE
RE1L7 = INPUT(GC3_C11_1);

--RE1L8 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR4 at UPCORE
RE1L8 = INPUT(GC3_C12_0);

--RE1L9 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR5 at UPCORE
RE1L9 = INPUT(GC3_C12_1);

--RE1L01 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR6 at UPCORE
RE1L01 = INPUT(GC3_C13_0);

--RE1L11 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR7 at UPCORE
RE1L11 = INPUT(GC3_C13_1);

--RE1L21 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR8 at UPCORE
RE1L21 = INPUT(GC3_C14_0);

--RE1L31 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR9 at UPCORE
RE1L31 = INPUT(GC3_C14_1);

--RE1L41 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR10 at UPCORE
RE1L41 = INPUT(GC3_C15_0);

--RE1L51 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR11 at UPCORE
RE1L51 = INPUT(GC2_C15_0);

--RE1L61 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR12 at UPCORE
RE1L61 = INPUT(GC2_C14_1);

--RE1L71 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR13 at UPCORE
RE1L71 = INPUT(GC2_C14_0);

--RE1L81 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR14 at UPCORE
RE1L81 = INPUT(GC2_C13_1);

--RE1L91 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR15 at UPCORE
RE1L91 = INPUT(GC2_C13_0);

--RE1L02 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR16 at UPCORE
RE1L02 = INPUT(GC2_C12_1);

--RE1L12 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR17 at UPCORE
RE1L12 = INPUT(GC2_C12_0);

--RE1L22 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR18 at UPCORE
RE1L22 = INPUT(GC2_C11_1);

--RE1L32 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR19 at UPCORE
RE1L32 = INPUT(GC2_C11_0);

--RE1L42 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR20 at UPCORE
RE1L42 = INPUT(GC2_C10_1);

--RE1L52 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR21 at UPCORE
RE1L52 = INPUT(GC2_C10_0);

--RE1L62 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR22 at UPCORE
RE1L62 = INPUT(34);

--RE1L72 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR23 at UPCORE
RE1L72 = INPUT(33);

--RE1L82 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|core~EBIADDR24 at UPCORE
RE1L82 = INPUT(32);


--KB1_SYS_RESET is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SYS_RESET at LC9_10_R4
--operation mode is normal

KB1_SYS_RESET_lut_out = !NB1L81Q & (KB1_SYS_RESET # TB1L42Q & KB1_CMD_WAIT);
KB1_SYS_RESET = DFFE(KB1_SYS_RESET_lut_out, GLOBAL(LE1_outclock0), , , );


--UD1L91 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|op_3~36 at LC5_4_T3
--operation mode is normal

UD1L91 = !JB41_sload_path[2] & !JB41_sload_path[1] # !JB41_sload_path[3];


--HC4_dffs[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[0] at LC8_10_R3
--operation mode is normal

HC4_dffs[0]_lut_out = DE1L9Q # HC4_dffs[1];
HC4_dffs[0] = DFFE(HC4_dffs[0]_lut_out, GLOBAL(LE1_outclock0), DE1L7Q, , DE1L8Q);


--UD1L21 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_d[7]~2222 at LC3_3_T3
--operation mode is normal

UD1L21 = JB31_pre_out[7] $ (!JB41_sload_path[4] & UD1L91) # !HC4_dffs[0];


--NB1L51Q is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|l_pulse~reg at LC9_3_T3
--operation mode is normal

NB1L51Q_lut_out = NB1L1 & (KB1_SND_PULSE # !NB1L5 & NB1L51Q) # !NB1L1 & !NB1L5 & NB1L51Q;
NB1L51Q = DFFE(NB1L51Q_lut_out, GLOBAL(LE1_outclock0), !KB1L25, , );


--NB1L41Q is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|h_pulse~reg at LC8_3_T3
--operation mode is normal

NB1L41Q_lut_out = NB1L6 # NB1L41Q & (!NB1L2 # !NB1L01);
NB1L41Q = DFFE(NB1L41Q_lut_out, GLOBAL(LE1_outclock0), !KB1L25, , );


--UD1L31 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_d[7]~2223 at LC7_3_T3
--operation mode is normal

UD1L31 = NB1L41Q & !JB31_pre_out[7] & !NB1L51Q # !NB1L41Q & (NB1L51Q & JB31_pre_out[7] # !NB1L51Q & UD1L21);


--UD1L02 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|op_3~37 at LC7_4_T3
--operation mode is normal

UD1L02 = !JB41_sload_path[4] & (!JB41_sload_path[2] & !JB41_sload_path[1] # !JB41_sload_path[3]);


--UD1L8 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_d[5]~2224 at LC2_3_T3
--operation mode is normal

UD1L8 = !NB1L41Q & (NB1L51Q # HC4_dffs[0] & !UD1L02);


--UD1L9 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_d[5]~2225 at LC5_3_T3
--operation mode is normal

UD1L9 = !NB1L51Q & (NB1L41Q # HC4_dffs[0] & UD1L02);


--UD1L11 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_d[6]~2226 at LC6_1_R1
--operation mode is normal

UD1L11 = UD1L8 & (JB31_pre_out[6] # UD1L9) # !UD1L8 & !JB31_pre_out[6] & UD1L9;


--UD1L01 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_d[5]~2227 at LC5_7_R1
--operation mode is normal

UD1L01 = UD1L8 & (JB31_pre_out[5] # UD1L9) # !UD1L8 & !JB31_pre_out[5] & UD1L9;


--UD1L7 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_d[4]~2228 at LC6_7_R1
--operation mode is normal

UD1L7 = UD1L8 & (JB31_pre_out[4] # UD1L9) # !UD1L8 & !JB31_pre_out[4] & UD1L9;


--UD1L6 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_d[3]~2229 at LC5_1_R1
--operation mode is normal

UD1L6 = UD1L8 & (JB31_pre_out[3] # UD1L9) # !UD1L8 & !JB31_pre_out[3] & UD1L9;


--UD1L5 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_d[2]~2230 at LC3_7_R1
--operation mode is normal

UD1L5 = UD1L8 & (JB31_pre_out[2] # UD1L9) # !UD1L8 & !JB31_pre_out[2] & UD1L9;


--UD1L4 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_d[1]~2231 at LC7_1_R1
--operation mode is normal

UD1L4 = UD1L8 & (JB31_pre_out[1] # UD1L9) # !UD1L8 & !JB31_pre_out[1] & UD1L9;


--UD1L3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|dac_d[0]~2232 at LC9_1_R1
--operation mode is normal

UD1L3 = UD1L8 & (JB31_lsb # UD1L9) # !UD1L8 & !JB31_lsb & UD1L9;


--DB1L2 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|ATWDTrigger_sig~COMB at LC5_2_N1
--operation mode is normal

DB1L2 = DB1_launch_mode[0] # DB1_launch_mode[1] & DB1_discFF;


--BB1L712Q is atwd:atwd0|atwd_control:inst_atwd_control|OutputEnable~reg0 at LC5_16_N3
--operation mode is normal

BB1L712Q_lut_out = BB1L062Q # BB1L712Q & (!BB1L381 # !BB1L181);
BB1L712Q = DFFE(BB1L712Q_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1L9Q is atwd:atwd0|atwd_control:inst_atwd_control|CounterClock~reg0 at LC3_10_N3
--operation mode is normal

BB1L9Q_lut_out = BB1_counterclk_high # !BB1_counterclk_low & !BB1_cclk;
BB1L9Q = DFFE(BB1L9Q_lut_out, GLOBAL(LE2_outclock1), !GLOBAL(V1L4Q), , );


--CB1L671Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ShiftClock~reg0 at LC8_15_Y4
--operation mode is normal

CB1L671Q_lut_out = CB1L971Q # CB1L671Q & (CB1L081Q # !CB1L011);
CB1L671Q = DFFE(CB1L671Q_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1L812Q is atwd:atwd0|atwd_control:inst_atwd_control|RampSet~reg0 at LC6_14_N3
--operation mode is normal

BB1L812Q_lut_out = BB1L812Q & BB1L74 # !BB2L552Q # !BB1L581;
BB1L812Q = DFFE(BB1L812Q_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_channel[1] is atwd:atwd0|atwd_control:inst_atwd_control|channel[1] at LC4_1_N3
--operation mode is normal

BB1_channel[1]_lut_out = BB1L05 # BB1_channel[1] & (BB1L262Q # !BB1L681);
BB1_channel[1] = DFFE(BB1_channel[1]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_channel[0] is atwd:atwd0|atwd_control:inst_atwd_control|channel[0] at LC3_12_N3
--operation mode is normal

BB1_channel[0]_lut_out = BB1_channel[0] & (BB1L262Q # !BB1L681) # !BB1_channel[0] & BB1L752Q;
BB1_channel[0] = DFFE(BB1_channel[0]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1L912Q is atwd:atwd0|atwd_control:inst_atwd_control|ReadWrite~reg0 at LC8_15_N3
--operation mode is normal

BB1L912Q_lut_out = BB1L362Q # BB1L912Q & (BB1L162Q # BB1L971);
BB1L912Q = DFFE(BB1L912Q_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1L1Q is atwd:atwd0|atwd_control:inst_atwd_control|AnalogReset~reg0 at LC10_10_N3
--operation mode is normal

BB1L1Q_lut_out = BB1L781 # BB1L1Q & (BB1L881 # !BB1L281);
BB1L1Q = DFFE(BB1L1Q_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1L01Q is atwd:atwd0|atwd_control:inst_atwd_control|DigitalReset~reg0 at LC7_14_N3
--operation mode is normal

BB1L01Q_lut_out = BB1L01Q & (BB1L981 # !BB1L581) # !BB1L091;
BB1L01Q = DFFE(BB1L01Q_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1L11Q is atwd:atwd0|atwd_control:inst_atwd_control|DigitalSet~reg0 at LC6_10_N3
--operation mode is normal

BB1L11Q_lut_out = BB1L11Q & (BB1L452Q # !BB1L191) # !BB1L581;
BB1L11Q = DFFE(BB1L11Q_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--DB2L2 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|ATWDTrigger_sig~COMB at LC1_1_N1
--operation mode is normal

DB2L2 = DB2_launch_mode[0] # DB2_launch_mode[1] & DB2_discFF;


--BB2L812Q is atwd:atwd1|atwd_control:inst_atwd_control|OutputEnable~reg0 at LC7_14_N1
--operation mode is normal

BB2L812Q_lut_out = BB2L162Q # BB2L812Q & (!BB2L181 # !BB2L971);
BB2L812Q = DFFE(BB2L812Q_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2L9Q is atwd:atwd1|atwd_control:inst_atwd_control|CounterClock~reg0 at LC5_12_N1
--operation mode is normal

BB2L9Q_lut_out = BB2_counterclk_high # !BB2_counterclk_low & !BB2_cclk;
BB2L9Q = DFFE(BB2L9Q_lut_out, GLOBAL(LE2_outclock1), !GLOBAL(V1L4Q), , );


--CB2L671Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ShiftClock~reg0 at LC3_6_S4
--operation mode is normal

CB2L671Q_lut_out = CB2L971Q # CB2L671Q & (CB2L081Q # !CB2L011);
CB2L671Q = DFFE(CB2L671Q_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2L912Q is atwd:atwd1|atwd_control:inst_atwd_control|RampSet~reg0 at LC9_14_N1
--operation mode is normal

BB2L912Q_lut_out = BB2L912Q & BB2L74 # !BB2L381 # !BB2L552Q;
BB2L912Q = DFFE(BB2L912Q_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_channel[1] is atwd:atwd1|atwd_control:inst_atwd_control|channel[1] at LC7_8_N1
--operation mode is normal

BB2_channel[1]_lut_out = BB2L05 # BB2_channel[1] & (BB2L362Q # !BB2L481);
BB2_channel[1] = DFFE(BB2_channel[1]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_channel[0] is atwd:atwd1|atwd_control:inst_atwd_control|channel[0] at LC6_8_N1
--operation mode is normal

BB2_channel[0]_lut_out = BB2_channel[0] & (BB2L362Q # !BB2L481) # !BB2_channel[0] & BB2L952Q;
BB2_channel[0] = DFFE(BB2_channel[0]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2L022Q is atwd:atwd1|atwd_control:inst_atwd_control|ReadWrite~reg0 at LC10_11_N1
--operation mode is normal

BB2L022Q_lut_out = BB2L462Q # BB2L022Q & (!BB2L681 # !BB2L781);
BB2L022Q = DFFE(BB2L022Q_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2L1Q is atwd:atwd1|atwd_control:inst_atwd_control|AnalogReset~reg0 at LC10_13_N1
--operation mode is normal

BB2L1Q_lut_out = BB2L881 # BB2L1Q & (BB2L981 # !BB2L081);
BB2L1Q = DFFE(BB2L1Q_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2L01Q is atwd:atwd1|atwd_control:inst_atwd_control|DigitalReset~reg0 at LC5_13_N1
--operation mode is normal

BB2L01Q_lut_out = BB2L01Q & (BB2L091 # !BB2L381) # !BB2L191;
BB2L01Q = DFFE(BB2L01Q_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2L11Q is atwd:atwd1|atwd_control:inst_atwd_control|DigitalSet~reg0 at LC8_13_N1
--operation mode is normal

BB2L11Q_lut_out = BB2L11Q & (BB2L652Q # !BB2L291) # !BB2L381;
BB2L11Q = DFFE(BB2L11Q_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--P1L18Q is hit_counter:inst_hit_counter|MultiSPE_nl~reg0 at LC3_7_Z1
--operation mode is normal

P1L18Q_lut_out = !P1_MultiSPE1;
P1L18Q = DFFE(P1L18Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--P1L101Q is hit_counter:inst_hit_counter|OneSPE_nl~reg0 at LC5_6_M4
--operation mode is normal

P1L101Q_lut_out = !P1_OneSPE1;
P1L101Q = DFFE(P1L101Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--M1L3Q is fe_testpulse:inst_fe_testpulse|FE_TEST_PULSE~reg0 at LC6_2_G1
--operation mode is normal

M1L3Q_lut_out = M1_tick_old # M1_tick_old1 # M1_i4 # M1_tick_old0;
M1L3Q = DFFE(M1L3Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--U1L35Q is r2r:inst_r2r|R2BUS[6]~reg0 at LC3_5_B1
--operation mode is normal

U1L35Q_lut_out = !U1_cnt[6];
U1L35Q = DFFE(U1L35Q_lut_out, GLOBAL(LE1_outclock0), , , !V1L4Q);


--U1L25Q is r2r:inst_r2r|R2BUS[5]~reg0 at LC3_6_B1
--operation mode is normal

U1L25Q_lut_out = U1_cnt[5];
U1L25Q = DFFE(U1L25Q_lut_out, GLOBAL(LE1_outclock0), , , !V1L4Q);


--U1L15Q is r2r:inst_r2r|R2BUS[4]~reg0 at LC2_5_B1
--operation mode is normal

U1L15Q_lut_out = U1_cnt[4];
U1L15Q = DFFE(U1L15Q_lut_out, GLOBAL(LE1_outclock0), , , !V1L4Q);


--U1L05Q is r2r:inst_r2r|R2BUS[3]~reg0 at LC1_5_B1
--operation mode is normal

U1L05Q_lut_out = U1_cnt[3];
U1L05Q = DFFE(U1L05Q_lut_out, GLOBAL(LE1_outclock0), , , !V1L4Q);


--U1L94Q is r2r:inst_r2r|R2BUS[2]~reg0 at LC5_7_B1
--operation mode is normal

U1L94Q_lut_out = U1_cnt[2];
U1L94Q = DFFE(U1L94Q_lut_out, GLOBAL(LE1_outclock0), , , !V1L4Q);


--U1L84Q is r2r:inst_r2r|R2BUS[1]~reg0 at LC7_7_B1
--operation mode is normal

U1L84Q_lut_out = U1_cnt[1];
U1L84Q = DFFE(U1L84Q_lut_out, GLOBAL(LE1_outclock0), , , !V1L4Q);


--U1L74Q is r2r:inst_r2r|R2BUS[0]~reg0 at LC5_6_B1
--operation mode is normal

U1L74Q_lut_out = U1_cnt[0];
U1L74Q = DFFE(U1L74Q_lut_out, GLOBAL(LE1_outclock0), , , !V1L4Q);


--W1L8Q is single_led:inst_single_led|SingleLED_TRIGGER~reg0 at LC3_9_V1
--operation mode is normal

W1L8Q_lut_out = W1_LEDdelay[3];
W1L8Q = DFFE(W1L8Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--F1L3Q is flasher_board:flasher_board_inst|FL_Trigger~reg0 at LC5_8_E1
--operation mode is normal

F1L3Q_lut_out = F1_LEDdelay[3];
F1L3Q = DFFE(F1L3Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1_command_2_local[26] is slaveregister:slaveregister_inst|command_2_local[26] at LC7_6_K4
--operation mode is normal

Y1_command_2_local[26]_lut_out = RE1_MASTERHWDATA[26];
Y1_command_2_local[26] = DFFE(Y1_command_2_local[26]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L631);


--K1_atwd1_trigger_old is coinc:inst_coinc|atwd1_trigger_old at LC3_16_Z4
--operation mode is normal

K1_atwd1_trigger_old_lut_out = DB2_ATWDTrigger_sig;
K1_atwd1_trigger_old = DFFE(K1_atwd1_trigger_old_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--K1_i1165 is coinc:inst_coinc|i1165 at LC2_6_Z4
--operation mode is normal

K1_i1165 = !K1_atwd1_trigger_old & DB2_ATWDTrigger_sig;


--K1_atwd0_trigger_old is coinc:inst_coinc|atwd0_trigger_old at LC6_8_U2
--operation mode is normal

K1_atwd0_trigger_old_lut_out = DB1_ATWDTrigger_sig;
K1_atwd0_trigger_old = DFFE(K1_atwd0_trigger_old_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--K1_i1161 is coinc:inst_coinc|i1161 at LC5_8_U2
--operation mode is normal

K1_i1161 = !K1_atwd0_trigger_old & DB1_ATWDTrigger_sig;


--K1_LC_down_b is coinc:inst_coinc|LC_down_b at LC3_8_J1
--operation mode is normal

K1_LC_down_b_lut_out = VCC;
K1_LC_down_b = DFFE(K1_LC_down_b_lut_out, COINC_DOWN_B, !K1_LC_down_b_rst[0], , );


--K1_LC_down_a is coinc:inst_coinc|LC_down_a at LC9_9_J1
--operation mode is normal

K1_LC_down_a_lut_out = VCC;
K1_LC_down_a = DFFE(K1_LC_down_a_lut_out, COINC_DOWN_A, !K1_LC_down_a_rst[0], , );


--K1_LC_RX_down_old is coinc:inst_coinc|LC_RX_down_old at LC5_2_J1
--operation mode is normal

K1_LC_RX_down_old_lut_out = !K1_LC_RX_down_old & K1_LC_down_b & K1_LC_down_a;
K1_LC_RX_down_old = DFFE(K1_LC_RX_down_old_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--K1L47 is coinc:inst_coinc|i955~35 at LC9_3_J1
--operation mode is normal

K1L47 = K1_LC_down_a & !K1_LC_RX_down_old & K1_LC_down_b;


--K1_LC_up_b is coinc:inst_coinc|LC_up_b at LC5_3_O2
--operation mode is normal

K1_LC_up_b_lut_out = VCC;
K1_LC_up_b = DFFE(K1_LC_up_b_lut_out, COINC_UP_B, !K1_LC_up_b_rst[0], , );


--K1_LC_up_a is coinc:inst_coinc|LC_up_a at LC5_7_O2
--operation mode is normal

K1_LC_up_a_lut_out = VCC;
K1_LC_up_a = DFFE(K1_LC_up_a_lut_out, COINC_UP_A, !K1_LC_up_a_rst[0], , );


--K1_LC_RX_up_old is coinc:inst_coinc|LC_RX_up_old at LC10_11_O2
--operation mode is normal

K1_LC_RX_up_old_lut_out = K1_LC_up_a & !K1_LC_RX_up_old & K1_LC_up_b;
K1_LC_RX_up_old = DFFE(K1_LC_RX_up_old_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--K1L37 is coinc:inst_coinc|i950~35 at LC9_11_O2
--operation mode is normal

K1L37 = K1_LC_up_a & !K1_LC_RX_up_old & K1_LC_up_b;


--WB1_DPR_DAT_WR is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|DPR_DAT_WR at LC9_4_R4
--operation mode is normal

WB1_DPR_DAT_WR_lut_out = WB1_BYTE0 & !DC1L92Q & DC1L01Q & WB1_DAT_MSG;
WB1_DPR_DAT_WR = DFFE(WB1_DPR_DAT_WR_lut_out, GLOBAL(LE1_outclock0), , , );


--LB1_inst46[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst46[0] at LC8_10_A4
--operation mode is normal

LB1_inst46[0]_lut_out = LB1_inst45[0];
LB1_inst46[0] = DFFE(LB1_inst46[0]_lut_out, GLOBAL(LE1_outclock0), , , WB1L11);


--LB1_inst46[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst46[1] at LC4_10_A4
--operation mode is normal

LB1_inst46[1]_lut_out = LB1_inst45[1];
LB1_inst46[1] = DFFE(LB1_inst46[1]_lut_out, GLOBAL(LE1_outclock0), , , WB1L11);


--LB1_inst46[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst46[2] at LC7_10_A4
--operation mode is normal

LB1_inst46[2]_lut_out = LB1_inst45[2];
LB1_inst46[2] = DFFE(LB1_inst46[2]_lut_out, GLOBAL(LE1_outclock0), , , WB1L11);


--LB1_inst46[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst46[3] at LC7_11_A4
--operation mode is normal

LB1_inst46[3]_lut_out = LB1_inst45[3];
LB1_inst46[3] = DFFE(LB1_inst46[3]_lut_out, GLOBAL(LE1_outclock0), , , WB1L11);


--LB1_inst46[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst46[4] at LC5_11_A4
--operation mode is normal

LB1_inst46[4]_lut_out = LB1_inst45[4];
LB1_inst46[4] = DFFE(LB1_inst46[4]_lut_out, GLOBAL(LE1_outclock0), , , WB1L11);


--LB1_inst46[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst46[5] at LC9_11_A4
--operation mode is normal

LB1_inst46[5]_lut_out = LB1_inst45[5];
LB1_inst46[5] = DFFE(LB1_inst46[5]_lut_out, GLOBAL(LE1_outclock0), , , WB1L11);


--LB1_inst46[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst46[6] at LC10_11_A4
--operation mode is normal

LB1_inst46[6]_lut_out = LB1_inst45[6];
LB1_inst46[6] = DFFE(LB1_inst46[6]_lut_out, GLOBAL(LE1_outclock0), , , WB1L11);


--LB1_inst46[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst46[7] at LC8_11_A4
--operation mode is normal

LB1_inst46[7]_lut_out = LB1_inst45[7];
LB1_inst46[7] = DFFE(LB1_inst46[7]_lut_out, GLOBAL(LE1_outclock0), , , WB1L11);


--LB1_inst43[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst43[0] at LC6_10_A4
--operation mode is normal

LB1_inst43[0]_lut_out = HC1_dffs[0];
LB1_inst43[0] = DFFE(LB1_inst43[0]_lut_out, GLOBAL(LE1_outclock0), , , WB1L11);


--LB1_inst43[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst43[1] at LC9_10_A4
--operation mode is normal

LB1_inst43[1]_lut_out = HC1_dffs[1];
LB1_inst43[1] = DFFE(LB1_inst43[1]_lut_out, GLOBAL(LE1_outclock0), , , WB1L11);


--LB1_inst43[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst43[2] at LC7_13_A4
--operation mode is normal

LB1_inst43[2]_lut_out = HC1_dffs[2];
LB1_inst43[2] = DFFE(LB1_inst43[2]_lut_out, GLOBAL(LE1_outclock0), , , WB1L11);


--LB1_inst43[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst43[3] at LC3_13_A4
--operation mode is normal

LB1_inst43[3]_lut_out = HC1_dffs[3];
LB1_inst43[3] = DFFE(LB1_inst43[3]_lut_out, GLOBAL(LE1_outclock0), , , WB1L11);


--LB1_inst43[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst43[4] at LC7_12_A4
--operation mode is normal

LB1_inst43[4]_lut_out = HC1_dffs[4];
LB1_inst43[4] = DFFE(LB1_inst43[4]_lut_out, GLOBAL(LE1_outclock0), , , WB1L11);


--LB1_inst43[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst43[5] at LC10_12_A4
--operation mode is normal

LB1_inst43[5]_lut_out = HC1_dffs[5];
LB1_inst43[5] = DFFE(LB1_inst43[5]_lut_out, GLOBAL(LE1_outclock0), , , WB1L11);


--LB1_inst43[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst43[6] at LC6_11_A4
--operation mode is normal

LB1_inst43[6]_lut_out = HC1_dffs[6];
LB1_inst43[6] = DFFE(LB1_inst43[6]_lut_out, GLOBAL(LE1_outclock0), , , WB1L11);


--LB1_inst43[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst43[7] at LC3_12_A4
--operation mode is normal

LB1_inst43[7]_lut_out = HC1_dffs[7];
LB1_inst43[7] = DFFE(LB1_inst43[7]_lut_out, GLOBAL(LE1_outclock0), , , WB1L11);


--LB1_inst41[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst41[0] at LC2_14_A4
--operation mode is normal

LB1_inst41[0]_lut_out = HC1_dffs[0];
LB1_inst41[0] = DFFE(LB1_inst41[0]_lut_out, GLOBAL(LE1_outclock0), , , WB1L21);


--LB1_inst41[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst41[1] at LC4_14_A4
--operation mode is normal

LB1_inst41[1]_lut_out = HC1_dffs[1];
LB1_inst41[1] = DFFE(LB1_inst41[1]_lut_out, GLOBAL(LE1_outclock0), , , WB1L21);


--LB1_inst41[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst41[2] at LC7_14_A4
--operation mode is normal

LB1_inst41[2]_lut_out = HC1_dffs[2];
LB1_inst41[2] = DFFE(LB1_inst41[2]_lut_out, GLOBAL(LE1_outclock0), , , WB1L21);


--LB1_inst41[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst41[3] at LC6_13_A4
--operation mode is normal

LB1_inst41[3]_lut_out = HC1_dffs[3];
LB1_inst41[3] = DFFE(LB1_inst41[3]_lut_out, GLOBAL(LE1_outclock0), , , WB1L21);


--LB1_inst41[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst41[4] at LC5_13_A4
--operation mode is normal

LB1_inst41[4]_lut_out = HC1_dffs[4];
LB1_inst41[4] = DFFE(LB1_inst41[4]_lut_out, GLOBAL(LE1_outclock0), , , WB1L21);


--LB1_inst41[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst41[5] at LC3_15_A4
--operation mode is normal

LB1_inst41[5]_lut_out = HC1_dffs[5];
LB1_inst41[5] = DFFE(LB1_inst41[5]_lut_out, GLOBAL(LE1_outclock0), , , WB1L21);


--LB1_inst41[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst41[6] at LC10_15_A4
--operation mode is normal

LB1_inst41[6]_lut_out = HC1_dffs[6];
LB1_inst41[6] = DFFE(LB1_inst41[6]_lut_out, GLOBAL(LE1_outclock0), , , WB1L21);


--LB1_inst41[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst41[7] at LC7_15_A4
--operation mode is normal

LB1_inst41[7]_lut_out = HC1_dffs[7];
LB1_inst41[7] = DFFE(LB1_inst41[7]_lut_out, GLOBAL(LE1_outclock0), , , WB1L21);


--LB1_inst38[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst38[0] at LC9_14_A4
--operation mode is normal

LB1_inst38[0]_lut_out = HC1_dffs[0];
LB1_inst38[0] = DFFE(LB1_inst38[0]_lut_out, GLOBAL(LE1_outclock0), , , WB1L31);


--LB1_inst38[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst38[1] at LC3_14_A4
--operation mode is normal

LB1_inst38[1]_lut_out = HC1_dffs[1];
LB1_inst38[1] = DFFE(LB1_inst38[1]_lut_out, GLOBAL(LE1_outclock0), , , WB1L31);


--LB1_inst38[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst38[2] at LC10_14_A4
--operation mode is normal

LB1_inst38[2]_lut_out = HC1_dffs[2];
LB1_inst38[2] = DFFE(LB1_inst38[2]_lut_out, GLOBAL(LE1_outclock0), , , WB1L31);


--LB1_inst38[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst38[3] at LC6_14_A4
--operation mode is normal

LB1_inst38[3]_lut_out = HC1_dffs[3];
LB1_inst38[3] = DFFE(LB1_inst38[3]_lut_out, GLOBAL(LE1_outclock0), , , WB1L31);


--LB1_inst38[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst38[4] at LC5_14_A4
--operation mode is normal

LB1_inst38[4]_lut_out = HC1_dffs[4];
LB1_inst38[4] = DFFE(LB1_inst38[4]_lut_out, GLOBAL(LE1_outclock0), , , WB1L31);


--LB1_inst38[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst38[5] at LC5_15_A4
--operation mode is normal

LB1_inst38[5]_lut_out = HC1_dffs[5];
LB1_inst38[5] = DFFE(LB1_inst38[5]_lut_out, GLOBAL(LE1_outclock0), , , WB1L31);


--LB1_inst38[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst38[6] at LC9_15_A4
--operation mode is normal

LB1_inst38[6]_lut_out = HC1_dffs[6];
LB1_inst38[6] = DFFE(LB1_inst38[6]_lut_out, GLOBAL(LE1_outclock0), , , WB1L31);


--LB1_inst38[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst38[7] at LC3_16_A4
--operation mode is normal

LB1_inst38[7]_lut_out = HC1_dffs[7];
LB1_inst38[7] = DFFE(LB1_inst38[7]_lut_out, GLOBAL(LE1_outclock0), , , WB1L31);


--B1L33Q is ahb_slave:ahb_slave_inst|masterhready~reg0 at LC3_7_A1
--operation mode is normal

B1L33Q_lut_out = !B1L75Q & !B1L9 & (B1L35Q # !B1L01);
B1L33Q = DFFE(B1L33Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--QE1L1 is stripe:stripe_inst|alt_exc_stripe:lpm_instance|_~0 at LC9_14_A3
--operation mode is normal

QE1L1 = SE1_portadataout[0] & SE2_portadataout[0];


--G1L1Q is ahb_master:inst_ahb_master|slavehwdata[0]~reg0 at LC8_4_F2
--operation mode is normal

G1L1Q_lut_out = R1L501Q;
G1L1Q = DFFE(G1L1Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L2Q is ahb_master:inst_ahb_master|slavehwdata[1]~reg0 at LC7_4_F2
--operation mode is normal

G1L2Q_lut_out = R1L601Q;
G1L2Q = DFFE(G1L2Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L3Q is ahb_master:inst_ahb_master|slavehwdata[2]~reg0 at LC2_15_F2
--operation mode is normal

G1L3Q_lut_out = R1L701Q;
G1L3Q = DFFE(G1L3Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L4Q is ahb_master:inst_ahb_master|slavehwdata[3]~reg0 at LC10_4_F2
--operation mode is normal

G1L4Q_lut_out = R1L801Q;
G1L4Q = DFFE(G1L4Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L5Q is ahb_master:inst_ahb_master|slavehwdata[4]~reg0 at LC3_4_F2
--operation mode is normal

G1L5Q_lut_out = R1L901Q;
G1L5Q = DFFE(G1L5Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L6Q is ahb_master:inst_ahb_master|slavehwdata[5]~reg0 at LC2_4_F2
--operation mode is normal

G1L6Q_lut_out = R1L011Q;
G1L6Q = DFFE(G1L6Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L7Q is ahb_master:inst_ahb_master|slavehwdata[6]~reg0 at LC5_15_F2
--operation mode is normal

G1L7Q_lut_out = R1L111Q;
G1L7Q = DFFE(G1L7Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L8Q is ahb_master:inst_ahb_master|slavehwdata[7]~reg0 at LC4_4_F2
--operation mode is normal

G1L8Q_lut_out = R1L211Q;
G1L8Q = DFFE(G1L8Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L9Q is ahb_master:inst_ahb_master|slavehwdata[8]~reg0 at LC10_15_F2
--operation mode is normal

G1L9Q_lut_out = R1L311Q;
G1L9Q = DFFE(G1L9Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L01Q is ahb_master:inst_ahb_master|slavehwdata[9]~reg0 at LC3_1_F2
--operation mode is normal

G1L01Q_lut_out = R1L411Q;
G1L01Q = DFFE(G1L01Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L11Q is ahb_master:inst_ahb_master|slavehwdata[10]~reg0 at LC10_2_F2
--operation mode is normal

G1L11Q_lut_out = R1L511Q;
G1L11Q = DFFE(G1L11Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L21Q is ahb_master:inst_ahb_master|slavehwdata[11]~reg0 at LC5_1_F2
--operation mode is normal

G1L21Q_lut_out = R1L611Q;
G1L21Q = DFFE(G1L21Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L31Q is ahb_master:inst_ahb_master|slavehwdata[12]~reg0 at LC8_15_F2
--operation mode is normal

G1L31Q_lut_out = R1L711Q;
G1L31Q = DFFE(G1L31Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L41Q is ahb_master:inst_ahb_master|slavehwdata[13]~reg0 at LC9_2_F2
--operation mode is normal

G1L41Q_lut_out = R1L811Q;
G1L41Q = DFFE(G1L41Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L51Q is ahb_master:inst_ahb_master|slavehwdata[14]~reg0 at LC8_3_F2
--operation mode is normal

G1L51Q_lut_out = R1L911Q;
G1L51Q = DFFE(G1L51Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L61Q is ahb_master:inst_ahb_master|slavehwdata[15]~reg0 at LC6_2_F2
--operation mode is normal

G1L61Q_lut_out = R1L021Q;
G1L61Q = DFFE(G1L61Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L71Q is ahb_master:inst_ahb_master|slavehwdata[16]~reg0 at LC8_14_F2
--operation mode is normal

G1L71Q_lut_out = R1L121Q;
G1L71Q = DFFE(G1L71Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L81Q is ahb_master:inst_ahb_master|slavehwdata[17]~reg0 at LC5_3_F2
--operation mode is normal

G1L81Q_lut_out = R1L221Q;
G1L81Q = DFFE(G1L81Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L91Q is ahb_master:inst_ahb_master|slavehwdata[18]~reg0 at LC4_15_F2
--operation mode is normal

G1L91Q_lut_out = R1L321Q;
G1L91Q = DFFE(G1L91Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L02Q is ahb_master:inst_ahb_master|slavehwdata[19]~reg0 at LC3_16_F2
--operation mode is normal

G1L02Q_lut_out = R1L421Q;
G1L02Q = DFFE(G1L02Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L12Q is ahb_master:inst_ahb_master|slavehwdata[20]~reg0 at LC5_2_F2
--operation mode is normal

G1L12Q_lut_out = R1L521Q;
G1L12Q = DFFE(G1L12Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L22Q is ahb_master:inst_ahb_master|slavehwdata[21]~reg0 at LC5_4_F2
--operation mode is normal

G1L22Q_lut_out = R1L621Q;
G1L22Q = DFFE(G1L22Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L32Q is ahb_master:inst_ahb_master|slavehwdata[22]~reg0 at LC6_13_F2
--operation mode is normal

G1L32Q_lut_out = R1L721Q;
G1L32Q = DFFE(G1L32Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L42Q is ahb_master:inst_ahb_master|slavehwdata[23]~reg0 at LC3_2_F2
--operation mode is normal

G1L42Q_lut_out = R1L821Q;
G1L42Q = DFFE(G1L42Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L52Q is ahb_master:inst_ahb_master|slavehwdata[24]~reg0 at LC7_1_F2
--operation mode is normal

G1L52Q_lut_out = R1L921Q;
G1L52Q = DFFE(G1L52Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L62Q is ahb_master:inst_ahb_master|slavehwdata[25]~reg0 at LC9_3_F2
--operation mode is normal

G1L62Q_lut_out = R1L031Q;
G1L62Q = DFFE(G1L62Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L72Q is ahb_master:inst_ahb_master|slavehwdata[26]~reg0 at LC5_14_F2
--operation mode is normal

G1L72Q_lut_out = R1L131Q;
G1L72Q = DFFE(G1L72Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L82Q is ahb_master:inst_ahb_master|slavehwdata[27]~reg0 at LC10_13_F2
--operation mode is normal

G1L82Q_lut_out = R1L231Q;
G1L82Q = DFFE(G1L82Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L92Q is ahb_master:inst_ahb_master|slavehwdata[28]~reg0 at LC5_13_F2
--operation mode is normal

G1L92Q_lut_out = R1L331Q;
G1L92Q = DFFE(G1L92Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L03Q is ahb_master:inst_ahb_master|slavehwdata[29]~reg0 at LC4_13_F2
--operation mode is normal

G1L03Q_lut_out = R1L431Q;
G1L03Q = DFFE(G1L03Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L13Q is ahb_master:inst_ahb_master|slavehwdata[30]~reg0 at LC10_14_F2
--operation mode is normal

G1L13Q_lut_out = R1L531Q;
G1L13Q = DFFE(G1L13Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--G1L23Q is ahb_master:inst_ahb_master|slavehwdata[31]~reg0 at LC6_16_F2
--operation mode is normal

G1L23Q_lut_out = R1L631Q;
G1L23Q = DFFE(G1L23Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L179Q is slaveregister:slaveregister_inst|reg_rdata[0]~reg0 at LC4_14_C3
--operation mode is normal

Y1L179Q_lut_out = Y1L183 # Y1L083 # Y1L233 & Y1L586;
Y1L179Q = DFFE(Y1L179Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L279Q is slaveregister:slaveregister_inst|reg_rdata[1]~reg0 at LC7_1_U3
--operation mode is normal

Y1L279Q_lut_out = Y1L873 # Y1L773 # Y1L233 & Y1L786;
Y1L279Q = DFFE(Y1L279Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L379Q is slaveregister:slaveregister_inst|reg_rdata[2]~reg0 at LC5_7_A3
--operation mode is normal

Y1L379Q_lut_out = Y1L473 # Y1L573 # Y1L986 & Y1L233;
Y1L379Q = DFFE(Y1L379Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L479Q is slaveregister:slaveregister_inst|reg_rdata[3]~reg0 at LC7_14_H3
--operation mode is normal

Y1L479Q_lut_out = Y1L273 # Y1L173 # Y1L233 & Y1L196;
Y1L479Q = DFFE(Y1L479Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L579Q is slaveregister:slaveregister_inst|reg_rdata[4]~reg0 at LC1_15_K3
--operation mode is normal

Y1L579Q_lut_out = Y1L963 # Y1L863 # Y1L233 & Y1L396;
Y1L579Q = DFFE(Y1L579Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L679Q is slaveregister:slaveregister_inst|reg_rdata[5]~reg0 at LC5_4_A3
--operation mode is normal

Y1L679Q_lut_out = Y1L463 # Y1L563 # Y1L233 & Y1L596;
Y1L679Q = DFFE(Y1L679Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L779Q is slaveregister:slaveregister_inst|reg_rdata[6]~reg0 at LC7_4_L3
--operation mode is normal

Y1L779Q_lut_out = Y1L063 # Y1L263 # Y1L233 & Y1L796;
Y1L779Q = DFFE(Y1L779Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L879Q is slaveregister:slaveregister_inst|reg_rdata[7]~reg0 at LC10_16_E3
--operation mode is normal

Y1L879Q_lut_out = Y1L853 # Y1L953 # Y1L233 & Y1L996;
Y1L879Q = DFFE(Y1L879Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L979Q is slaveregister:slaveregister_inst|reg_rdata[8]~reg0 at LC4_3_N3
--operation mode is normal

Y1L979Q_lut_out = Y1L753 # Y1L653 # Y1L233 & Y1L107;
Y1L979Q = DFFE(Y1L979Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L089Q is slaveregister:slaveregister_inst|reg_rdata[9]~reg0 at LC6_16_E3
--operation mode is normal

Y1L089Q_lut_out = Y1L453 # Y1L553 # Y1L233 & Y1L307;
Y1L089Q = DFFE(Y1L089Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L189Q is slaveregister:slaveregister_inst|reg_rdata[10]~reg0 at LC7_13_J3
--operation mode is normal

Y1L189Q_lut_out = Y1L353 # Y1L253 # Y1L233 & Y1L507;
Y1L189Q = DFFE(Y1L189Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L289Q is slaveregister:slaveregister_inst|reg_rdata[11]~reg0 at LC5_15_I3
--operation mode is normal

Y1L289Q_lut_out = Y1L053 # Y1L153 # Y1L707 & Y1L233;
Y1L289Q = DFFE(Y1L289Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L389Q is slaveregister:slaveregister_inst|reg_rdata[12]~reg0 at LC3_7_A3
--operation mode is normal

Y1L389Q_lut_out = Y1L843 # Y1L943 # Y1L907 & Y1L233;
Y1L389Q = DFFE(Y1L389Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L489Q is slaveregister:slaveregister_inst|reg_rdata[13]~reg0 at LC8_6_A3
--operation mode is normal

Y1L489Q_lut_out = Y1L643 # Y1L743 # Y1L117 & Y1L233;
Y1L489Q = DFFE(Y1L489Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L589Q is slaveregister:slaveregister_inst|reg_rdata[14]~reg0 at LC5_8_F3
--operation mode is normal

Y1L589Q_lut_out = Y1L443 # Y1L543 # Y1L233 & Y1L317;
Y1L589Q = DFFE(Y1L589Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L689Q is slaveregister:slaveregister_inst|reg_rdata[15]~reg0 at LC10_7_C3
--operation mode is normal

Y1L689Q_lut_out = Y1L243 # Y1L143 # Y1L233 & Y1L517;
Y1L689Q = DFFE(Y1L689Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L789Q is slaveregister:slaveregister_inst|reg_rdata[16]~reg0 at LC1_2_J3
--operation mode is normal

Y1L789Q_lut_out = Y1L433 & (Y1L104 & Y1L533 # !Y1L104 & Y1L633);
Y1L789Q = DFFE(Y1L789Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L889Q is slaveregister:slaveregister_inst|reg_rdata[17]~reg0 at LC8_14_L1
--operation mode is normal

Y1L889Q_lut_out = Y1L433 & (Y1L823 # Y1L923 & Y1L744);
Y1L889Q = DFFE(Y1L889Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L989Q is slaveregister:slaveregister_inst|reg_rdata[18]~reg0 at LC3_15_L1
--operation mode is normal

Y1L989Q_lut_out = Y1L433 & (Y1L623 # Y1L923 & Y1L154);
Y1L989Q = DFFE(Y1L989Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L099Q is slaveregister:slaveregister_inst|reg_rdata[19]~reg0 at LC5_4_K1
--operation mode is normal

Y1L099Q_lut_out = Y1L433 & (Y1L423 # Y1L923 & Y1L554);
Y1L099Q = DFFE(Y1L099Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L199Q is slaveregister:slaveregister_inst|reg_rdata[20]~reg0 at LC5_2_K1
--operation mode is normal

Y1L199Q_lut_out = Y1L433 & (Y1L223 # Y1L923 & Y1L954);
Y1L199Q = DFFE(Y1L199Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L299Q is slaveregister:slaveregister_inst|reg_rdata[21]~reg0 at LC4_14_K1
--operation mode is normal

Y1L299Q_lut_out = Y1L433 & (Y1L023 # Y1L923 & Y1L364);
Y1L299Q = DFFE(Y1L299Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L399Q is slaveregister:slaveregister_inst|reg_rdata[22]~reg0 at LC6_13_A1
--operation mode is normal

Y1L399Q_lut_out = Y1L433 & (Y1L813 # Y1L923 & Y1L764);
Y1L399Q = DFFE(Y1L399Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L499Q is slaveregister:slaveregister_inst|reg_rdata[23]~reg0 at LC7_14_A1
--operation mode is normal

Y1L499Q_lut_out = Y1L433 & (Y1L613 # Y1L923 & Y1L174);
Y1L499Q = DFFE(Y1L499Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L599Q is slaveregister:slaveregister_inst|reg_rdata[24]~reg0 at LC5_1_E3
--operation mode is normal

Y1L599Q_lut_out = Y1L433 & (Y1L104 & Y1L313 # !Y1L104 & Y1L413);
Y1L599Q = DFFE(Y1L599Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L699Q is slaveregister:slaveregister_inst|reg_rdata[25]~reg0 at LC7_2_K4
--operation mode is normal

Y1L699Q_lut_out = Y1L433 & (Y1L113 # Y1L923 & Y1L974);
Y1L699Q = DFFE(Y1L699Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L799Q is slaveregister:slaveregister_inst|reg_rdata[26]~reg0 at LC5_14_K4
--operation mode is normal

Y1L799Q_lut_out = Y1L433 & (Y1L903 # Y1L923 & Y1L384);
Y1L799Q = DFFE(Y1L799Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L899Q is slaveregister:slaveregister_inst|reg_rdata[27]~reg0 at LC1_16_K4
--operation mode is normal

Y1L899Q_lut_out = Y1L433 & (Y1L703 # Y1L923 & Y1L784);
Y1L899Q = DFFE(Y1L899Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L999Q is slaveregister:slaveregister_inst|reg_rdata[28]~reg0 at LC6_4_I3
--operation mode is normal

Y1L999Q_lut_out = Y1L433 & (Y1L104 & Y1L403 # !Y1L104 & Y1L503);
Y1L999Q = DFFE(Y1L999Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L0001Q is slaveregister:slaveregister_inst|reg_rdata[29]~reg0 at LC7_8_K4
--operation mode is normal

Y1L0001Q_lut_out = Y1L433 & (Y1L303 # Y1L923 & Y1L594);
Y1L0001Q = DFFE(Y1L0001Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L1001Q is slaveregister:slaveregister_inst|reg_rdata[30]~reg0 at LC7_10_G4
--operation mode is normal

Y1L1001Q_lut_out = Y1L433 & (Y1L103 # Y1L923 & Y1L994);
Y1L1001Q = DFFE(Y1L1001Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L2001Q is slaveregister:slaveregister_inst|reg_rdata[31]~reg0 at LC5_14_D4
--operation mode is normal

Y1L2001Q_lut_out = Y1L433 & (Y1L992 # Y1L923 & Y1L305);
Y1L2001Q = DFFE(Y1L2001Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--TB1L42Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|sysres_rcvd~reg at LC5_15_R4
--operation mode is normal

TB1L42Q_lut_out = TB1L2Q & !TB1L3Q & TB1L91;
TB1L42Q = DFFE(TB1L42Q_lut_out, GLOBAL(LE1_outclock0), !DC1L92Q, , );


--KB1_CMD_WAIT is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|CMD_WAIT at LC3_15_R4
--operation mode is normal

KB1_CMD_WAIT_lut_out = !NB1L81Q & (KB1L41 # KB1L21);
KB1_CMD_WAIT = DFFE(KB1_CMD_WAIT_lut_out, GLOBAL(LE1_outclock0), , , );


--NB1L81Q is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|RES~reg at LC2_9_U2
--operation mode is normal

NB1L81Q_lut_out = (JB12_sload_path[1] & JB12_sload_path[2] & JB12_sload_path[3] & !JB12_sload_path[0]) & CASCADE(NB1L71);
NB1L81Q = DFFE(NB1L81Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--WB1_CTRL_OK is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|CTRL_OK at LC7_10_R4
--operation mode is normal

WB1_CTRL_OK_lut_out = !YB1L7 & DC1L11Q & !DC1L92Q & WB1_EOF_WAIT;
WB1_CTRL_OK = DFFE(WB1_CTRL_OK_lut_out, GLOBAL(LE1_outclock0), , , );


--TB1_domlev_up_rq_ is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|domlev_up_rq_ at LC4_6_R4
--operation mode is normal

TB1_domlev_up_rq__lut_out = HC1_dffs[7];
TB1_domlev_up_rq_ = DFFE(TB1_domlev_up_rq__lut_out, GLOBAL(LE1_outclock0), !DC1L92Q, , WB1L1);


--UD1L61 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|daclev_up~0 at LC9_6_R4
--operation mode is normal

UD1L61 = TB1_domlev_up_rq_ & WB1_CTRL_OK & !UD1L2;


--KB1_CLR_BUF is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|CLR_BUF at LC7_2_T3
--operation mode is normal

KB1_CLR_BUF_lut_out = !NB1L81Q & TB1L7Q & (KB1_CMD_WAIT # KB1_CRES_WAIT);
KB1_CLR_BUF = DFFE(KB1_CLR_BUF_lut_out, GLOBAL(LE1_outclock0), , , );


--UD1_daclev_adj is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|daclev_adj at LC7_6_R4
--operation mode is normal

UD1_daclev_adj = UD1L51 # WB1_CTRL_OK & TB1_domlev_up_rq_ & !UD1L2;


--DE1L4Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|ct_clk_en~reg at LC6_11_T3
--operation mode is normal

DE1L4Q_lut_out = !DE1L3 & (DE1L7Q & !DE1_TXSHFT # !DE1L5);
DE1L4Q = DFFE(DE1L4Q_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--DE1L7Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|ct_sclr~reg at LC6_10_T3
--operation mode is normal

DE1L7Q_lut_out = DE1L7Q & (!DE1_TXSHFT # !JB51L11) # !DE1L5;
DE1L7Q = DFFE(DE1L7Q_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--JB41_pre_sclr is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|pre_sclr at LC9_6_T3
--operation mode is normal

JB41_pre_sclr = NC51_aeb_out # !DE1L7Q;


--HC4_dffs[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[1] at LC3_10_R3
--operation mode is normal

HC4_dffs[1]_lut_out = DE1L9Q & SD1L41 # !DE1L9Q & HC4_dffs[2];
HC4_dffs[1] = DFFE(HC4_dffs[1]_lut_out, GLOBAL(LE1_outclock0), DE1L7Q, , DE1L8Q);


--DE1L9Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|shr_load~reg at LC7_10_T3
--operation mode is normal

DE1L9Q_lut_out = !DE1L5 & (JB51L11 & DE1_TXSHFT # !DE1L7Q);
DE1L9Q = DFFE(DE1L9Q_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--DE1L8Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|shr_ena~reg at LC5_10_T3
--operation mode is normal

DE1L8Q_lut_out = DE1L1 # DE1L6 & (YD1L93Q # YD1L94Q);
DE1L8Q = DFFE(DE1L8Q_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--KB1_SND_PULSE is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SND_PULSE at LC7_16_T3
--operation mode is normal

KB1_SND_PULSE_lut_out = !NB1L81Q & (KB1L94 # NB1L31Q & KB1_SEND_WT);
KB1_SND_PULSE = DFFE(KB1_SND_PULSE_lut_out, GLOBAL(LE1_outclock0), , , );


--NB1L7 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|del_15us~93 at LC5_7_T4
--operation mode is normal

NB1L7 = !JB22_sload_path[12] & !JB22_sload_path[13] & !JB22_sload_path[14] & !JB22_sload_path[11];


--NB1L8 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|del_15us~94 at LC7_7_T4
--operation mode is normal

NB1L8 = JB22_sload_path[8] & !JB22_sload_path[9] & !JB22_sload_path[7] & !JB22_sload_path[10];


--NB1L9 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|del_15us~95 at LC5_5_T4
--operation mode is normal

NB1L9 = JB22_sload_path[5] & !JB22_sload_path[6] & JB22_sload_path[3];


--NB1L01 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|del_15us~96 at LC1_5_T4
--operation mode is normal

NB1L01 = NB1L9 & NB1L8 & NB1L7 & !JB22_sload_path[0];

--NB1L21 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|del_15us~104 at LC1_5_T4
--operation mode is normal

NB1L21 = NB1L9 & NB1L8 & NB1L7 & !JB22_sload_path[0];


--NB1L1 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|_~99 at LC4_3_T3
--operation mode is normal

NB1L1 = NB1L01 & JB22_sload_path[4] & !JB22_sload_path[1] & !JB22_sload_path[2];


--KB1_SEND_WT is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SEND_WT at LC6_16_T3
--operation mode is normal

KB1_SEND_WT_lut_out = !NB1L81Q & (KB1L83 # KB1_SEND_WT & !NB1L31Q);
KB1_SEND_WT = DFFE(KB1_SEND_WT_lut_out, GLOBAL(LE1_outclock0), , , );


--KB1_REC_WT is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|REC_WT at LC8_2_T3
--operation mode is normal

KB1_REC_WT_lut_out = !NB1L81Q & (KB1L33 # KB1_REC_WT & !NB1L31Q);
KB1_REC_WT = DFFE(KB1_REC_WT_lut_out, GLOBAL(LE1_outclock0), , , );


--KB1L25 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|timer_clrn~21 at LC9_15_T3
--operation mode is normal

KB1L25 = !KB1_SND_PULSE & !KB1_REC_WT & !KB1_SEND_WT;


--NB1L2 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|_~100 at LC10_3_T3
--operation mode is normal

NB1L2 = JB22_sload_path[4] & !JB22_sload_path[1] & !JB22_sload_path[2];


--DB1_launch_mode[0] is atwd:atwd0|atwd_trigger:inst_atwd_trigger|launch_mode[0] at LC4_2_N1
--operation mode is normal

DB1_launch_mode[0]_lut_out = !BB1L022Q & (DB1L31 # Y1_command_0_local[0] & DB1L11);
DB1_launch_mode[0] = DFFE(DB1_launch_mode[0]_lut_out, !GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );


--DB1_discFF is atwd:atwd0|atwd_trigger:inst_atwd_trigger|discFF at LC5_14_F4
--operation mode is normal

DB1_discFF_lut_out = VCC;
DB1_discFF = DFFE(DB1_discFF_lut_out, GLOBAL(OneSPE), DB1_rst_trg, , );


--DB1_launch_mode[1] is atwd:atwd0|atwd_trigger:inst_atwd_trigger|launch_mode[1] at LC7_2_N1
--operation mode is normal

DB1_launch_mode[1]_lut_out = !BB1L022Q & (DB1L21 # DB1L31 # !DB1L41);
DB1_launch_mode[1] = DFFE(DB1_launch_mode[1]_lut_out, !GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );


--V1L4Q is ROC:inst_ROC|RST~reg0 at LC3_7_O2
--operation mode is normal

V1L4Q_lut_out = !V1L3Q;
V1L4Q = DFFE(V1L4Q_lut_out, GLOBAL(LE1_outclock0), , , );


--BB1L062Q is atwd:atwd0|atwd_control:inst_atwd_control|state~27 at LC5_7_D3
--operation mode is normal

BB1L062Q_lut_out = BB1L15 # !BB1L691 & BB1L452Q & !BB1L102;
BB1L062Q = DFFE(BB1L062Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );


--BB1L262Q is atwd:atwd0|atwd_control:inst_atwd_control|state~29 at LC3_2_N3
--operation mode is normal

BB1L262Q_lut_out = BB1L202 & (BB1L162Q # DB1_TriggerComplete_in_sync & BB1L262Q) # !BB1L202 & DB1_TriggerComplete_in_sync & BB1L262Q;
BB1L262Q = DFFE(BB1L262Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );


--BB1L752Q is atwd:atwd0|atwd_control:inst_atwd_control|state~24 at LC7_2_N3
--operation mode is normal

BB1L752Q_lut_out = BB1L162Q & (!BB1_channel[0] # !BB1_channel[1]);
BB1L752Q = DFFE(BB1L752Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );


--BB1L552Q is atwd:atwd0|atwd_control:inst_atwd_control|state~22 at LC5_15_N3
--operation mode is normal

BB1L552Q_lut_out = BB1L852Q # BB1L952Q # BB1L552Q & !DB1_ATWDTrigger_sig;
BB1L552Q = DFFE(BB1L552Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );


--BB1L181 is atwd:atwd0|atwd_control:inst_atwd_control|i~5736 at LC9_15_N3
--operation mode is normal

BB1L181 = !BB1L552Q & !BB1L262Q & !BB1L752Q;


--BB1L462Q is atwd:atwd0|atwd_control:inst_atwd_control|state~31 at LC6_15_N3
--operation mode is normal

BB1L462Q_lut_out = DB1_ATWDTrigger_sig & (BB1L552Q # BB1L462Q & !DB1_TriggerComplete_in_sync) # !DB1_ATWDTrigger_sig & BB1L462Q & !DB1_TriggerComplete_in_sync;
BB1L462Q = DFFE(BB1L462Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );


--BB1L362Q is atwd:atwd0|atwd_control:inst_atwd_control|state~30 at LC6_13_X3
--operation mode is normal

BB1L362Q_lut_out = BB1L652Q # BB1L362Q & (BB1L212 # BB1L702);
BB1L362Q = DFFE(BB1L362Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );


--BB1L852Q is atwd:atwd0|atwd_control:inst_atwd_control|state~25 at LC3_15_N3
--operation mode is normal

BB1L852Q_lut_out = BB1L262Q & !DB1_TriggerComplete_in_sync;
BB1L852Q = DFFE(BB1L852Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );


--BB1L952Q is atwd:atwd0|atwd_control:inst_atwd_control|state~26 at LC6_1_N3
--operation mode is normal

BB1L952Q_lut_out = !BB2L552Q;
BB1L952Q = DFFE(BB1L952Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );


--BB1L281 is atwd:atwd0|atwd_control:inst_atwd_control|i~5737 at LC10_15_N3
--operation mode is normal

BB1L281 = !BB1L952Q & !BB1L852Q & !BB1L362Q & !BB1L462Q;


--BB1L652Q is atwd:atwd0|atwd_control:inst_atwd_control|state~23 at LC10_14_N3
--operation mode is normal

BB1L652Q_lut_out = BB1L752Q # BB1L462Q & DB1_TriggerComplete_in_sync;
BB1L652Q = DFFE(BB1L652Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );


--BB1L452Q is atwd:atwd0|atwd_control:inst_atwd_control|state~21 at LC5_13_X3
--operation mode is normal

BB1L452Q_lut_out = BB1L54 & BB1L64 & BB1L452Q # !BB1L54 & (BB1L362Q # BB1L64 & BB1L452Q);
BB1L452Q = DFFE(BB1L452Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );


--BB1L381 is atwd:atwd0|atwd_control:inst_atwd_control|i~5738 at LC3_16_N3
--operation mode is normal

BB1L381 = !BB1L652Q & !BB1L452Q & BB1L281;


--BB1_counterclk_high is atwd:atwd0|atwd_control:inst_atwd_control|counterclk_high at LC9_10_N3
--operation mode is normal

BB1_counterclk_high_lut_out = BB1L062Q # BB1_counterclk_high & (!BB1L281 # !BB1L481);
BB1_counterclk_high = DFFE(BB1_counterclk_high_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_counterclk_low is atwd:atwd0|atwd_control:inst_atwd_control|counterclk_low at LC4_10_N3
--operation mode is normal

BB1_counterclk_low_lut_out = BB1L312 # BB1_counterclk_low & (!BB1L281 # !BB1L481);
BB1_counterclk_low = DFFE(BB1_counterclk_low_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_cclk is atwd:atwd0|atwd_control:inst_atwd_control|cclk at LC3_11_N3
--operation mode is normal

BB1_cclk_lut_out = BB1_counterclk_high # !BB1_counterclk_low & !BB1_cclk;
BB1_cclk = DFFE(BB1_cclk_lut_out, GLOBAL(LE2_outclock1), , , !V1L4Q);


--CB1L971Q is atwd:atwd0|atwd_readout:inst_atwd_readout|state~22 at LC7_15_Y4
--operation mode is normal

CB1L971Q_lut_out = CB1_divide_cnt[1] & CB1L871Q;
CB1L971Q = DFFE(CB1L971Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );


--CB1L081Q is atwd:atwd0|atwd_readout:inst_atwd_readout|state~23 at LC3_6_Y4
--operation mode is normal

CB1L081Q_lut_out = CB1L971Q # CB1L081Q & CB1_divide_cnt[1];
CB1L081Q = DFFE(CB1L081Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );


--CB1L381Q is atwd:atwd0|atwd_readout:inst_atwd_readout|state~26 at LC8_16_Y4
--operation mode is normal

CB1L381Q_lut_out = CB1L281Q;
CB1L381Q = DFFE(CB1L381Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );


--CB1L281Q is atwd:atwd0|atwd_readout:inst_atwd_readout|state~25 at LC6_16_Y4
--operation mode is normal

CB1L281Q_lut_out = CB1L181Q;
CB1L281Q = DFFE(CB1L281Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );


--CB1L011 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3130 at LC3_16_Y4
--operation mode is normal

CB1L011 = !CB1L281Q & !CB1L381Q;


--BB1L481 is atwd:atwd0|atwd_control:inst_atwd_control|i~5739 at LC5_2_N3
--operation mode is normal

BB1L481 = !BB1L752Q & !BB1L262Q;


--BB1L74 is atwd:atwd0|atwd_control:inst_atwd_control|i~30 at LC3_14_N3
--operation mode is normal

BB1L74 = BB1L652Q # BB1L552Q # !BB1L281 # !BB1L481;


--BB1L162Q is atwd:atwd0|atwd_control:inst_atwd_control|state~28 at LC10_16_N3
--operation mode is normal

BB1L162Q_lut_out = BB1L062Q & CB1L471Q;
BB1L162Q = DFFE(BB1L162Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );


--BB1L581 is atwd:atwd0|atwd_control:inst_atwd_control|i~5740 at LC5_10_N3
--operation mode is normal

BB1L581 = !BB1L062Q & !BB1L162Q;


--BB2L552Q is atwd:atwd1|atwd_control:inst_atwd_control|state~20 at LC4_14_N1
--operation mode is normal

BB2L552Q_lut_out = VCC;
BB2L552Q = DFFE(BB2L552Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );


--BB1L05 is atwd:atwd0|atwd_control:inst_atwd_control|i~214 at LC10_2_N3
--operation mode is normal

BB1L05 = BB1L752Q & (BB1_channel[1] $ BB1_channel[0]);


--BB1L681 is atwd:atwd0|atwd_control:inst_atwd_control|i~5741 at LC6_9_N3
--operation mode is normal

BB1L681 = !BB1L652Q & BB1L281 & !BB1L452Q & BB1L581;


--BB1L781 is atwd:atwd0|atwd_control:inst_atwd_control|i~5743 at LC2_11_N3
--operation mode is normal

BB1L781 = BB1L062Q # BB1L752Q # BB1L162Q # !BB2L552Q;


--BB1L881 is atwd:atwd0|atwd_control:inst_atwd_control|i~5744 at LC7_11_N3
--operation mode is normal

BB1L881 = BB1L262Q # BB1L452Q # BB1L552Q;


--BB1L981 is atwd:atwd0|atwd_control:inst_atwd_control|i~5746 at LC1_14_N3
--operation mode is normal

BB1L981 = BB1L652Q # BB1L362Q # BB1L462Q # BB1L852Q;


--BB1L091 is atwd:atwd0|atwd_control:inst_atwd_control|i~5747 at LC9_2_N3
--operation mode is normal

BB1L091 = !BB1L552Q & !BB1L752Q & !BB1L262Q & BB2L552Q;


--BB1L191 is atwd:atwd0|atwd_control:inst_atwd_control|i~5749 at LC8_11_N3
--operation mode is normal

BB1L191 = BB1L281 & !BB1L652Q;


--DB2_launch_mode[0] is atwd:atwd1|atwd_trigger:inst_atwd_trigger|launch_mode[0] at LC1_2_N1
--operation mode is normal

DB2_launch_mode[0]_lut_out = DB2_i99 & !BB2L122Q;
DB2_launch_mode[0] = DFFE(DB2_launch_mode[0]_lut_out, !GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );


--DB2_discFF is atwd:atwd1|atwd_trigger:inst_atwd_trigger|discFF at LC5_12_C4
--operation mode is normal

DB2_discFF_lut_out = VCC;
DB2_discFF = DFFE(DB2_discFF_lut_out, GLOBAL(OneSPE), DB2_rst_trg, , );


--DB2_launch_mode[1] is atwd:atwd1|atwd_trigger:inst_atwd_trigger|launch_mode[1] at LC3_1_N1
--operation mode is normal

DB2_launch_mode[1]_lut_out = !BB2L122Q & (DB2_i99 # !DB2L41 & !BB2L2Q);
DB2_launch_mode[1] = DFFE(DB2_launch_mode[1]_lut_out, !GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );


--BB2L162Q is atwd:atwd1|atwd_control:inst_atwd_control|state~27 at LC10_14_V1
--operation mode is normal

BB2L162Q_lut_out = BB2L15 # !BB2L791 & BB2L652Q & !BB2L202;
BB2L162Q = DFFE(BB2L162Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );


--BB2L362Q is atwd:atwd1|atwd_control:inst_atwd_control|state~29 at LC5_9_N1
--operation mode is normal

BB2L362Q_lut_out = DB2_TriggerComplete_in_sync & (BB2L362Q # BB2L262Q & BB2L302) # !DB2_TriggerComplete_in_sync & BB2L262Q & BB2L302;
BB2L362Q = DFFE(BB2L362Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );


--BB2L952Q is atwd:atwd1|atwd_control:inst_atwd_control|state~24 at LC7_9_N1
--operation mode is normal

BB2L952Q_lut_out = BB2L262Q & (!BB2_channel[0] # !BB2_channel[1]);
BB2L952Q = DFFE(BB2L952Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );


--BB2L752Q is atwd:atwd1|atwd_control:inst_atwd_control|state~22 at LC5_16_N1
--operation mode is normal

BB2L752Q_lut_out = BB1L952Q # BB2L062Q # !DB2_ATWDTrigger_sig & BB2L752Q;
BB2L752Q = DFFE(BB2L752Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );


--BB2L971 is atwd:atwd1|atwd_control:inst_atwd_control|i~5711 at LC2_9_N1
--operation mode is normal

BB2L971 = !BB2L362Q & !BB2L752Q & !BB2L952Q;


--BB2L562Q is atwd:atwd1|atwd_control:inst_atwd_control|state~31 at LC9_16_N1
--operation mode is normal

BB2L562Q_lut_out = DB2_TriggerComplete_in_sync & DB2_ATWDTrigger_sig & BB2L752Q # !DB2_TriggerComplete_in_sync & (BB2L562Q # DB2_ATWDTrigger_sig & BB2L752Q);
BB2L562Q = DFFE(BB2L562Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );


--BB2L462Q is atwd:atwd1|atwd_control:inst_atwd_control|state~30 at LC8_14_V1
--operation mode is normal

BB2L462Q_lut_out = BB2L852Q # BB2L462Q & (BB2L312 # BB2L802);
BB2L462Q = DFFE(BB2L462Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );


--BB2L062Q is atwd:atwd1|atwd_control:inst_atwd_control|state~25 at LC1_15_N1
--operation mode is normal

BB2L062Q_lut_out = BB2L362Q & !DB2_TriggerComplete_in_sync;
BB2L062Q = DFFE(BB2L062Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );


--BB2L081 is atwd:atwd1|atwd_control:inst_atwd_control|i~5712 at LC8_15_N1
--operation mode is normal

BB2L081 = !BB1L952Q & !BB2L562Q & !BB2L462Q & !BB2L062Q;


--BB2L852Q is atwd:atwd1|atwd_control:inst_atwd_control|state~23 at LC8_16_N1
--operation mode is normal

BB2L852Q_lut_out = BB2L952Q # BB2L562Q & DB2_TriggerComplete_in_sync;
BB2L852Q = DFFE(BB2L852Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );


--BB2L652Q is atwd:atwd1|atwd_control:inst_atwd_control|state~21 at LC9_14_V1
--operation mode is normal

BB2L652Q_lut_out = BB2L54 & BB2L652Q & BB2L64 # !BB2L54 & (BB2L462Q # BB2L652Q & BB2L64);
BB2L652Q = DFFE(BB2L652Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );


--BB2L181 is atwd:atwd1|atwd_control:inst_atwd_control|i~5713 at LC6_15_N1
--operation mode is normal

BB2L181 = !BB2L652Q & BB2L081 & !BB2L852Q;


--BB2_counterclk_high is atwd:atwd1|atwd_control:inst_atwd_control|counterclk_high at LC3_11_N1
--operation mode is normal

BB2_counterclk_high_lut_out = BB2L162Q # BB2_counterclk_high & (!BB2L081 # !BB2L281);
BB2_counterclk_high = DFFE(BB2_counterclk_high_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_counterclk_low is atwd:atwd1|atwd_control:inst_atwd_control|counterclk_low at LC6_13_N1
--operation mode is normal

BB2_counterclk_low_lut_out = BB2L412 # BB2_counterclk_low & (!BB2L281 # !BB2L081);
BB2_counterclk_low = DFFE(BB2_counterclk_low_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_cclk is atwd:atwd1|atwd_control:inst_atwd_control|cclk at LC3_12_N1
--operation mode is normal

BB2_cclk_lut_out = BB2_counterclk_high # !BB2_counterclk_low & !BB2_cclk;
BB2_cclk = DFFE(BB2_cclk_lut_out, GLOBAL(LE2_outclock1), , , !V1L4Q);


--CB2L971Q is atwd:atwd1|atwd_readout:inst_atwd_readout|state~22 at LC7_15_S4
--operation mode is normal

CB2L971Q_lut_out = CB2_divide_cnt[1] & CB2L871Q;
CB2L971Q = DFFE(CB2L971Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );


--CB2L081Q is atwd:atwd1|atwd_readout:inst_atwd_readout|state~23 at LC4_15_S4
--operation mode is normal

CB2L081Q_lut_out = CB2L971Q # CB2L081Q & CB2_divide_cnt[1];
CB2L081Q = DFFE(CB2L081Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );


--CB2L381Q is atwd:atwd1|atwd_readout:inst_atwd_readout|state~26 at LC8_16_S4
--operation mode is normal

CB2L381Q_lut_out = CB2L281Q;
CB2L381Q = DFFE(CB2L381Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );


--CB2L281Q is atwd:atwd1|atwd_readout:inst_atwd_readout|state~25 at LC1_16_S4
--operation mode is normal

CB2L281Q_lut_out = CB2L181Q;
CB2L281Q = DFFE(CB2L281Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );


--CB2L011 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3130 at LC6_16_S4
--operation mode is normal

CB2L011 = !CB2L381Q & !CB2L281Q;


--BB2L281 is atwd:atwd1|atwd_control:inst_atwd_control|i~5714 at LC5_10_N1
--operation mode is normal

BB2L281 = !BB2L362Q & !BB2L952Q;


--BB2L74 is atwd:atwd1|atwd_control:inst_atwd_control|i~30 at LC3_15_N1
--operation mode is normal

BB2L74 = BB2L852Q # BB2L752Q # !BB2L281 # !BB2L081;


--BB2L262Q is atwd:atwd1|atwd_control:inst_atwd_control|state~28 at LC6_14_N1
--operation mode is normal

BB2L262Q_lut_out = BB2L162Q & CB2L471Q;
BB2L262Q = DFFE(BB2L262Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );


--BB2L381 is atwd:atwd1|atwd_control:inst_atwd_control|i~5715 at LC2_13_N1
--operation mode is normal

BB2L381 = !BB2L262Q & !BB2L162Q;


--BB2L05 is atwd:atwd1|atwd_control:inst_atwd_control|i~214 at LC10_9_N1
--operation mode is normal

BB2L05 = BB2L952Q & (BB2_channel[1] $ BB2_channel[0]);


--BB2L481 is atwd:atwd1|atwd_control:inst_atwd_control|i~5716 at LC1_9_N1
--operation mode is normal

BB2L481 = !BB2L852Q & BB2L381 & !BB2L652Q & BB2L081;


--BB2L581 is atwd:atwd1|atwd_control:inst_atwd_control|i~5718 at LC10_16_N1
--operation mode is normal

BB2L581 = !BB2L062Q & !BB1L952Q;


--BB2L681 is atwd:atwd1|atwd_control:inst_atwd_control|i~5719 at LC6_16_N1
--operation mode is normal

BB2L681 = !BB2L652Q & BB2L381 & !BB2L562Q & BB2L581;


--BB2L781 is atwd:atwd1|atwd_control:inst_atwd_control|i~5720 at LC3_10_N1
--operation mode is normal

BB2L781 = !BB2L852Q & !BB2L752Q;


--BB2L881 is atwd:atwd1|atwd_control:inst_atwd_control|i~5721 at LC4_13_N1
--operation mode is normal

BB2L881 = BB2L952Q # BB2L162Q # BB2L262Q # !BB2L552Q;


--BB2L981 is atwd:atwd1|atwd_control:inst_atwd_control|i~5722 at LC1_14_N1
--operation mode is normal

BB2L981 = BB2L362Q # BB2L652Q # BB2L752Q;


--BB2L091 is atwd:atwd1|atwd_control:inst_atwd_control|i~5724 at LC3_14_N1
--operation mode is normal

BB2L091 = BB2L562Q # BB2L062Q # BB2L852Q # BB2L462Q;


--BB2L191 is atwd:atwd1|atwd_control:inst_atwd_control|i~5725 at LC10_14_N1
--operation mode is normal

BB2L191 = !BB2L952Q & BB2L552Q & !BB2L362Q & !BB2L752Q;


--BB2L291 is atwd:atwd1|atwd_control:inst_atwd_control|i~5727 at LC7_13_N1
--operation mode is normal

BB2L291 = BB2L081 & !BB2L852Q;


--P1_MultiSPE1 is hit_counter:inst_hit_counter|MultiSPE1 at LC3_8_Z1
--operation mode is normal

P1_MultiSPE1_lut_out = P1_MultiSPE0;
P1_MultiSPE1 = DFFE(P1_MultiSPE1_lut_out, GLOBAL(LE1_outclock0), , , !V1L4Q);


--P1_OneSPE1 is hit_counter:inst_hit_counter|OneSPE1 at LC3_6_M4
--operation mode is normal

P1_OneSPE1_lut_out = P1_OneSPE0;
P1_OneSPE1 = DFFE(P1_OneSPE1_lut_out, GLOBAL(LE1_outclock0), , , !V1L4Q);


--M1_tick_old0 is fe_testpulse:inst_fe_testpulse|tick_old0 at LC3_2_G1
--operation mode is normal

M1_tick_old0_lut_out = M1_tick_old;
M1_tick_old0 = DFFE(M1_tick_old0_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--M1_tick_old1 is fe_testpulse:inst_fe_testpulse|tick_old1 at LC5_2_G1
--operation mode is normal

M1_tick_old1_lut_out = M1_tick_old0;
M1_tick_old1 = DFFE(M1_tick_old1_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--M1_cnt_oo is fe_testpulse:inst_fe_testpulse|cnt_oo at LC3_1_G1
--operation mode is normal

M1_cnt_oo_lut_out = M1_cnt_o;
M1_cnt_oo = DFFE(M1_cnt_oo_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--M1_cnt_o is fe_testpulse:inst_fe_testpulse|cnt_o at LC5_10_G1
--operation mode is normal

M1_cnt_o_lut_out = M1L5 & (M1L31 # !Y1_command_1_local[19]) # !M1L5 & Y1_command_1_local[19] & M1L11;
M1_cnt_o = DFFE(M1_cnt_o_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--M1_i4 is fe_testpulse:inst_fe_testpulse|i4 at LC6_1_G1
--operation mode is normal

M1_i4 = M1_cnt_o $ M1_cnt_oo;


--M1_tick_old is fe_testpulse:inst_fe_testpulse|tick_old at LC5_1_G1
--operation mode is normal

M1_tick_old_lut_out = M1_cnt_o $ M1_cnt_oo;
M1_tick_old = DFFE(M1_tick_old_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--L1L81Q is fe_r2r:inst_fe_r2r|FE_PULSER_P[3]~reg0 at LC3_9_S2
--operation mode is normal

L1L81Q_lut_out = L1_cntp[3];
L1L81Q = DFFE(L1L81Q_lut_out, GLOBAL(LE1_outclock0), , , !V1L4Q);


--L1_i113 is fe_r2r:inst_fe_r2r|i113 at LC3_15_S2
--operation mode is normal

L1_i113_lut_out = !Y1_command_0_local[30];
L1_i113 = DFFE(L1_i113_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--L1L71Q is fe_r2r:inst_fe_r2r|FE_PULSER_P[2]~reg0 at LC8_10_S2
--operation mode is normal

L1L71Q_lut_out = L1_cntp[2];
L1L71Q = DFFE(L1L71Q_lut_out, GLOBAL(LE1_outclock0), , , !V1L4Q);


--L1L61Q is fe_r2r:inst_fe_r2r|FE_PULSER_P[1]~reg0 at LC5_10_S2
--operation mode is normal

L1L61Q_lut_out = L1_cntp[1];
L1L61Q = DFFE(L1L61Q_lut_out, GLOBAL(LE1_outclock0), , , !V1L4Q);


--L1L51Q is fe_r2r:inst_fe_r2r|FE_PULSER_P[0]~reg0 at LC6_10_S2
--operation mode is normal

L1L51Q_lut_out = L1_cntp[0];
L1L51Q = DFFE(L1L51Q_lut_out, GLOBAL(LE1_outclock0), , , !V1L4Q);


--L1L41Q is fe_r2r:inst_fe_r2r|FE_PULSER_N[3]~reg0 at LC6_2_S2
--operation mode is normal

L1L41Q_lut_out = L1_cntn[3];
L1L41Q = DFFE(L1L41Q_lut_out, GLOBAL(LE1_outclock0), , , !V1L4Q);


--L1L31Q is fe_r2r:inst_fe_r2r|FE_PULSER_N[2]~reg0 at LC4_2_S2
--operation mode is normal

L1L31Q_lut_out = L1_cntn[2];
L1L31Q = DFFE(L1L31Q_lut_out, GLOBAL(LE1_outclock0), , , !V1L4Q);


--L1L21Q is fe_r2r:inst_fe_r2r|FE_PULSER_N[1]~reg0 at LC7_2_S2
--operation mode is normal

L1L21Q_lut_out = L1_cntn[1];
L1L21Q = DFFE(L1L21Q_lut_out, GLOBAL(LE1_outclock0), , , !V1L4Q);


--L1L11Q is fe_r2r:inst_fe_r2r|FE_PULSER_N[0]~reg0 at LC6_3_S2
--operation mode is normal

L1L11Q_lut_out = L1_cntn[0];
L1L11Q = DFFE(L1L11Q_lut_out, GLOBAL(LE1_outclock0), , , !V1L4Q);


--U1_cnt[6] is r2r:inst_r2r|cnt[6] at LC1_4_B1
--operation mode is normal

U1_cnt[6]_lut_out = Y1_command_0_local[28] & !U1L63 & (!U1L22 # !U1_up);
U1_cnt[6] = DFFE(U1_cnt[6]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--U1_cnt[5] is r2r:inst_r2r|cnt[5] at LC5_4_B1
--operation mode is normal

U1_cnt[5]_lut_out = Y1_command_0_local[28] & (U1L73 # U1_up & U1L02);
U1_cnt[5] = DFFE(U1_cnt[5]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--U1_cnt[4] is r2r:inst_r2r|cnt[4] at LC2_4_B1
--operation mode is normal

U1_cnt[4]_lut_out = Y1_command_0_local[28] & (U1L83 # U1_up & U1L81);
U1_cnt[4] = DFFE(U1_cnt[4]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--U1_cnt[3] is r2r:inst_r2r|cnt[3] at LC6_6_B1
--operation mode is normal

U1_cnt[3]_lut_out = Y1_command_0_local[28] & (U1L93 # U1_up & U1L61);
U1_cnt[3] = DFFE(U1_cnt[3]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--U1_cnt[2] is r2r:inst_r2r|cnt[2] at LC8_4_B1
--operation mode is normal

U1_cnt[2]_lut_out = Y1_command_0_local[28] & (U1L04 # U1_up & U1L41);
U1_cnt[2] = DFFE(U1_cnt[2]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--U1_cnt[1] is r2r:inst_r2r|cnt[1] at LC10_6_B1
--operation mode is normal

U1_cnt[1]_lut_out = Y1_command_0_local[28] & (U1L14 # U1_up & U1L21);
U1_cnt[1] = DFFE(U1_cnt[1]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--U1_cnt[0] is r2r:inst_r2r|cnt[0] at LC9_6_B1
--operation mode is normal

U1_cnt[0]_lut_out = Y1_command_0_local[28] & (U1L24 # U1_up & U1L01);
U1_cnt[0] = DFFE(U1_cnt[0]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--W1_LEDdelay[3] is single_led:inst_single_led|LEDdelay[3] at LC6_10_V1
--operation mode is normal

W1_LEDdelay[3]_lut_out = W1_LEDdelay[2];
W1_LEDdelay[3] = DFFE(W1_LEDdelay[3]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--K1L84Q is coinc:inst_coinc|COINCIDENCE_OUT_DOWN~reg0 at LC3_6_W1
--operation mode is normal

K1L84Q_lut_out = Y1_command_2_local[3] & K1L4Q # !Y1_command_2_local[3] & K1L26;
K1L84Q = DFFE(K1L84Q_lut_out, GLOBAL(LE1_outclock0), , , );


--K1_i648 is coinc:inst_coinc|i648 at LC10_5_W1
--operation mode is normal

K1_i648_lut_out = K1L56 & (K1L3Q # !Y1_command_2_local[3]) # !K1L56 & Y1_command_2_local[3] & K1L3Q;
K1_i648 = DFFE(K1_i648_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1_command_2_local[12] is slaveregister:slaveregister_inst|command_2_local[12] at LC9_7_J3
--operation mode is normal

Y1_command_2_local[12]_lut_out = RE1_MASTERHWDATA[12];
Y1_command_2_local[12] = DFFE(Y1_command_2_local[12]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L631);


--Y1_command_2_local[13] is slaveregister:slaveregister_inst|command_2_local[13] at LC9_2_F3
--operation mode is normal

Y1_command_2_local[13]_lut_out = RE1_MASTERHWDATA[13];
Y1_command_2_local[13] = DFFE(Y1_command_2_local[13]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L631);


--K1L94Q is coinc:inst_coinc|COINCIDENCE_OUT_UP~reg0 at LC5_5_W1
--operation mode is normal

K1L94Q_lut_out = Y1_command_2_local[3] & K1L4Q # !Y1_command_2_local[3] & (K1L76 # K1L66);
K1L94Q = DFFE(K1L94Q_lut_out, GLOBAL(LE1_outclock0), , , );


--K1_i650 is coinc:inst_coinc|i650 at LC6_5_W1
--operation mode is normal

K1_i650_lut_out = K1L96 & (K1L3Q # !Y1_command_2_local[3]) # !K1L96 & Y1_command_2_local[3] & K1L3Q;
K1_i650 = DFFE(K1_i650_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1_command_2_local[14] is slaveregister:slaveregister_inst|command_2_local[14] at LC3_2_F3
--operation mode is normal

Y1_command_2_local[14]_lut_out = RE1_MASTERHWDATA[14];
Y1_command_2_local[14] = DFFE(Y1_command_2_local[14]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L631);


--Y1_command_2_local[15] is slaveregister:slaveregister_inst|command_2_local[15] at LC3_4_D3
--operation mode is normal

Y1_command_2_local[15]_lut_out = RE1_MASTERHWDATA[15];
Y1_command_2_local[15] = DFFE(Y1_command_2_local[15]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L631);


--F1_LEDdelay[3] is flasher_board:flasher_board_inst|LEDdelay[3] at LC3_8_E1
--operation mode is normal

F1_LEDdelay[3]_lut_out = F1_LEDdelay[2];
F1_LEDdelay[3] = DFFE(F1_LEDdelay[3]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--B1L73Q is ahb_slave:ahb_slave_inst|reg_address[4]~reg0 at LC3_15_A3
--operation mode is normal

B1L73Q_lut_out = B1L31 & (RE1_MASTERHADDR[4] # B1L73Q & !B1L61) # !B1L31 & B1L73Q & !B1L61;
B1L73Q = DFFE(B1L73Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--B1L83Q is ahb_slave:ahb_slave_inst|reg_address[5]~reg0 at LC5_14_A3
--operation mode is normal

B1L83Q_lut_out = RE1_MASTERHADDR[5] & (B1L31 # !B1L61 & B1L83Q) # !RE1_MASTERHADDR[5] & !B1L61 & B1L83Q;
B1L83Q = DFFE(B1L83Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L731 is slaveregister:slaveregister_inst|command_2_local[26]~112 at LC10_6_G3
--operation mode is normal

Y1L731 = B1L73Q & !B1L83Q;


--B1L54Q is ahb_slave:ahb_slave_inst|reg_address[12]~reg0 at LC7_15_A3
--operation mode is normal

B1L54Q_lut_out = B1L54Q & (RE1_MASTERHADDR[12] & B1L31 # !B1L61) # !B1L54Q & RE1_MASTERHADDR[12] & B1L31;
B1L54Q = DFFE(B1L54Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--B1L74Q is ahb_slave:ahb_slave_inst|reg_address[14]~reg0 at LC5_15_A3
--operation mode is normal

B1L74Q_lut_out = B1L74Q & (RE1_MASTERHADDR[14] & B1L31 # !B1L61) # !B1L74Q & RE1_MASTERHADDR[14] & B1L31;
B1L74Q = DFFE(B1L74Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--B1L64Q is ahb_slave:ahb_slave_inst|reg_address[13]~reg0 at LC3_12_H3
--operation mode is normal

B1L64Q_lut_out = RE1_MASTERHADDR[13] & (B1L31 # B1L64Q & !B1L61) # !RE1_MASTERHADDR[13] & B1L64Q & !B1L61;
B1L64Q = DFFE(B1L64Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--B1L84Q is ahb_slave:ahb_slave_inst|reg_address[15]~reg0 at LC10_15_A3
--operation mode is normal

B1L84Q_lut_out = B1L84Q & (RE1_MASTERHADDR[15] & B1L31 # !B1L61) # !B1L84Q & RE1_MASTERHADDR[15] & B1L31;
B1L84Q = DFFE(B1L84Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L383 is slaveregister:slaveregister_inst|i2057~199 at LC9_9_A3
--operation mode is normal

Y1L383 = !B1L74Q & !B1L84Q & !B1L64Q & B1L54Q;


--B1L15Q is ahb_slave:ahb_slave_inst|reg_enable~reg0 at LC7_1_A2
--operation mode is normal

B1L15Q_lut_out = B1L71 # B1L6 & (B1L91 # B1L81);
B1L15Q = DFFE(B1L15Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--B1L25Q is ahb_slave:ahb_slave_inst|reg_write~reg0 at LC7_16_H3
--operation mode is normal

B1L25Q_lut_out = B1L02 # B1L25Q & (B1L75Q # !B1L61);
B1L25Q = DFFE(B1L25Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--B1L94Q is ahb_slave:ahb_slave_inst|reg_address[18]~reg0 at LC5_5_H3
--operation mode is normal

B1L94Q_lut_out = B1L94Q & (RE1_MASTERHADDR[18] & B1L31 # !B1L61) # !B1L94Q & RE1_MASTERHADDR[18] & B1L31;
B1L94Q = DFFE(B1L94Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L831 is slaveregister:slaveregister_inst|command_2_local[26]~113 at LC9_2_H3
--operation mode is normal

Y1L831 = !B1L94Q & B1L25Q & B1L15Q;


--B1L05Q is ahb_slave:ahb_slave_inst|reg_address[19]~reg0 at LC5_6_H3
--operation mode is normal

B1L05Q_lut_out = B1L61 & RE1_MASTERHADDR[19] & B1L31 # !B1L61 & (B1L05Q # RE1_MASTERHADDR[19] & B1L31);
B1L05Q = DFFE(B1L05Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L931 is slaveregister:slaveregister_inst|command_2_local[26]~114 at LC1_7_A3
--operation mode is normal

Y1L931 = Y1L383 & Y1L731 & Y1L831 & B1L05Q;


--B1L63Q is ahb_slave:ahb_slave_inst|reg_address[3]~reg0 at LC6_14_A3
--operation mode is normal

B1L63Q_lut_out = RE1_MASTERHADDR[3] & (B1L31 # !B1L61 & B1L63Q) # !RE1_MASTERHADDR[3] & !B1L61 & B1L63Q;
B1L63Q = DFFE(B1L63Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--B1L93Q is ahb_slave:ahb_slave_inst|reg_address[6]~reg0 at LC6_6_H3
--operation mode is normal

B1L93Q_lut_out = RE1_MASTERHADDR[6] & (B1L31 # B1L93Q & !B1L61) # !RE1_MASTERHADDR[6] & B1L93Q & !B1L61;
B1L93Q = DFFE(B1L93Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--B1L53Q is ahb_slave:ahb_slave_inst|reg_address[2]~reg0 at LC7_6_H3
--operation mode is normal

B1L53Q_lut_out = RE1_MASTERHADDR[2] & (B1L31 # B1L53Q & !B1L61) # !RE1_MASTERHADDR[2] & B1L53Q & !B1L61;
B1L53Q = DFFE(B1L53Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L631 is slaveregister:slaveregister_inst|command_2_local[26]~34 at LC7_7_A3
--operation mode is normal

Y1L631 = !B1L53Q & Y1L931 & B1L63Q & !B1L93Q;


--Y1_command_2_local[28] is slaveregister:slaveregister_inst|command_2_local[28] at LC5_10_D4
--operation mode is normal

Y1_command_2_local[28]_lut_out = RE1_MASTERHWDATA[28];
Y1_command_2_local[28] = DFFE(Y1_command_2_local[28]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L631);


--Y1_command_2_local[31] is slaveregister:slaveregister_inst|command_2_local[31] at LC10_10_D4
--operation mode is normal

Y1_command_2_local[31]_lut_out = RE1_MASTERHWDATA[31];
Y1_command_2_local[31] = DFFE(Y1_command_2_local[31]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L631);


--Y1_command_2_local[29] is slaveregister:slaveregister_inst|command_2_local[29] at LC6_10_K4
--operation mode is normal

Y1_command_2_local[29]_lut_out = RE1_MASTERHWDATA[29];
Y1_command_2_local[29] = DFFE(Y1_command_2_local[29]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L631);


--Y1_command_2_local[30] is slaveregister:slaveregister_inst|command_2_local[30] at LC6_6_G4
--operation mode is normal

Y1_command_2_local[30]_lut_out = RE1_MASTERHWDATA[30];
Y1_command_2_local[30] = DFFE(Y1_command_2_local[30]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L631);


--K1_LC_down_b_rst[0] is coinc:inst_coinc|LC_down_b_rst[0] at LC3_7_J1
--operation mode is normal

K1_LC_down_b_rst[0]_lut_out = K1_LC_down_b_rst[1] & !K1_LC_down_b_rst[0];
K1_LC_down_b_rst[0] = DFFE(K1_LC_down_b_rst[0]_lut_out, GLOBAL(LE1_outclock0), , , !V1L4Q);


--K1_LC_down_a_rst[0] is coinc:inst_coinc|LC_down_a_rst[0] at LC3_9_J1
--operation mode is normal

K1_LC_down_a_rst[0]_lut_out = K1_LC_down_a_rst[1] & !K1_LC_down_a_rst[0];
K1_LC_down_a_rst[0] = DFFE(K1_LC_down_a_rst[0]_lut_out, GLOBAL(LE1_outclock0), , , !V1L4Q);


--K1_LC_up_b_rst[0] is coinc:inst_coinc|LC_up_b_rst[0] at LC3_4_O2
--operation mode is normal

K1_LC_up_b_rst[0]_lut_out = K1_LC_up_b_rst[1] & !K1_LC_up_b_rst[0];
K1_LC_up_b_rst[0] = DFFE(K1_LC_up_b_rst[0]_lut_out, GLOBAL(LE1_outclock0), , , !V1L4Q);


--K1_LC_up_a_rst[0] is coinc:inst_coinc|LC_up_a_rst[0] at LC7_8_O2
--operation mode is normal

K1_LC_up_a_rst[0]_lut_out = K1_LC_up_a_rst[1] & !K1_LC_up_a_rst[0];
K1_LC_up_a_rst[0] = DFFE(K1_LC_up_a_rst[0]_lut_out, GLOBAL(LE1_outclock0), , , !V1L4Q);


--DC1L01Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|data_stb~reg at LC9_13_P4
--operation mode is normal

DC1L01Q_lut_out = DC1_rxcteq5 & (DC1L12Q # RC1L72Q & DC1L52Q);
DC1L01Q = DFFE(DC1L01Q_lut_out, GLOBAL(LE1_outclock0), !KB1L72, , );


--WB1_DAT_MSG is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|DAT_MSG at LC5_12_R4
--operation mode is normal

WB1_DAT_MSG_lut_out = WB1L3 & (TB1L5 # WB1L2 & WB1_DAT_MSG) # !WB1L3 & WB1L2 & WB1_DAT_MSG;
WB1_DAT_MSG = DFFE(WB1_DAT_MSG_lut_out, GLOBAL(LE1_outclock0), !NB1L81Q, , );


--WB1_BYTE0 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|BYTE0 at LC10_3_R4
--operation mode is normal

WB1_BYTE0_lut_out = !DC1L92Q & (WB1L5 # DC1L01Q & WB1L6);
WB1_BYTE0 = DFFE(WB1_BYTE0_lut_out, GLOBAL(LE1_outclock0), , , );


--DC1L92Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|stf_stb~reg at LC2_10_R4
--operation mode is normal

DC1L92Q_lut_out = DC1L2 & DC1L1 & !HC1_dffs[3] & DC1L3;
DC1L92Q = DFFE(DC1L92Q_lut_out, GLOBAL(LE1_outclock0), !KB1L72, , );


--LB1_inst45[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst45[0] at LC3_10_A4
--operation mode is normal

LB1_inst45[0]_lut_out = HC1_dffs[0];
LB1_inst45[0] = DFFE(LB1_inst45[0]_lut_out, GLOBAL(LE1_outclock0), , , WB1L01);


--WB1_MTYPE_LEN1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|MTYPE_LEN1 at LC3_4_R4
--operation mode is normal

WB1_MTYPE_LEN1_lut_out = !DC1L92Q & (DC1L01Q & WB1_LEN0 # !DC1L01Q & WB1_MTYPE_LEN1);
WB1_MTYPE_LEN1 = DFFE(WB1_MTYPE_LEN1_lut_out, GLOBAL(LE1_outclock0), , , );


--WB1_BYTE1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|BYTE1 at LC10_4_R4
--operation mode is normal

WB1_BYTE1_lut_out = !DC1L92Q & (WB1_DPR_DAT_WR # WB1_BYTE1 & !DC1L01Q);
WB1_BYTE1 = DFFE(WB1_BYTE1_lut_out, GLOBAL(LE1_outclock0), , , );


--WB1L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|byte_ena0b~0 at LC5_4_R4
--operation mode is normal

WB1L11 = WB1_BYTE1 # WB1_MTYPE_LEN1;


--LB1_inst45[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst45[1] at LC10_10_A4
--operation mode is normal

LB1_inst45[1]_lut_out = HC1_dffs[1];
LB1_inst45[1] = DFFE(LB1_inst45[1]_lut_out, GLOBAL(LE1_outclock0), , , WB1L01);


--LB1_inst45[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst45[2] at LC5_10_A4
--operation mode is normal

LB1_inst45[2]_lut_out = HC1_dffs[2];
LB1_inst45[2] = DFFE(LB1_inst45[2]_lut_out, GLOBAL(LE1_outclock0), , , WB1L01);


--LB1_inst45[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst45[3] at LC3_11_A4
--operation mode is normal

LB1_inst45[3]_lut_out = HC1_dffs[3];
LB1_inst45[3] = DFFE(LB1_inst45[3]_lut_out, GLOBAL(LE1_outclock0), , , WB1L01);


--LB1_inst45[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst45[4] at LC5_12_A4
--operation mode is normal

LB1_inst45[4]_lut_out = HC1_dffs[4];
LB1_inst45[4] = DFFE(LB1_inst45[4]_lut_out, GLOBAL(LE1_outclock0), , , WB1L01);


--LB1_inst45[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst45[5] at LC9_12_A4
--operation mode is normal

LB1_inst45[5]_lut_out = HC1_dffs[5];
LB1_inst45[5] = DFFE(LB1_inst45[5]_lut_out, GLOBAL(LE1_outclock0), , , WB1L01);


--LB1_inst45[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst45[6] at LC4_11_A4
--operation mode is normal

LB1_inst45[6]_lut_out = HC1_dffs[6];
LB1_inst45[6] = DFFE(LB1_inst45[6]_lut_out, GLOBAL(LE1_outclock0), , , WB1L01);


--LB1_inst45[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst45[7] at LC6_12_A4
--operation mode is normal

LB1_inst45[7]_lut_out = HC1_dffs[7];
LB1_inst45[7] = DFFE(LB1_inst45[7]_lut_out, GLOBAL(LE1_outclock0), , , WB1L01);


--HC1_dffs[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[0] at LC6_14_P4
--operation mode is normal

HC1_dffs[0]_lut_out = HC1_dffs[1];
HC1_dffs[0] = DFFE(HC1_dffs[0]_lut_out, GLOBAL(LE1_outclock0), DC1L9Q, , DC1L02Q);


--HC1_dffs[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[1] at LC6_15_P4
--operation mode is normal

HC1_dffs[1]_lut_out = HC1_dffs[2];
HC1_dffs[1] = DFFE(HC1_dffs[1]_lut_out, GLOBAL(LE1_outclock0), DC1L9Q, , DC1L02Q);


--HC1_dffs[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[2] at LC5_15_P4
--operation mode is normal

HC1_dffs[2]_lut_out = HC1_dffs[3];
HC1_dffs[2] = DFFE(HC1_dffs[2]_lut_out, GLOBAL(LE1_outclock0), DC1L9Q, , DC1L02Q);


--HC1_dffs[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[3] at LC9_15_P4
--operation mode is normal

HC1_dffs[3]_lut_out = HC1_dffs[4];
HC1_dffs[3] = DFFE(HC1_dffs[3]_lut_out, GLOBAL(LE1_outclock0), DC1L9Q, , DC1L02Q);


--HC1_dffs[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[4] at LC3_15_P4
--operation mode is normal

HC1_dffs[4]_lut_out = HC1_dffs[5];
HC1_dffs[4] = DFFE(HC1_dffs[4]_lut_out, GLOBAL(LE1_outclock0), DC1L9Q, , DC1L02Q);


--HC1_dffs[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[5] at LC3_16_P4
--operation mode is normal

HC1_dffs[5]_lut_out = HC1_dffs[6];
HC1_dffs[5] = DFFE(HC1_dffs[5]_lut_out, GLOBAL(LE1_outclock0), DC1L9Q, , DC1L02Q);


--HC1_dffs[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[6] at LC7_15_P4
--operation mode is normal

HC1_dffs[6]_lut_out = HC1_dffs[7];
HC1_dffs[6] = DFFE(HC1_dffs[6]_lut_out, GLOBAL(LE1_outclock0), DC1L9Q, , DC1L02Q);


--HC1_dffs[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxshr8:inst1|lpm_shiftreg:lpm_shiftreg_component|dffs[7] at LC5_14_P4
--operation mode is normal

HC1_dffs[7]_lut_out = DC1L91Q;
HC1_dffs[7] = DFFE(HC1_dffs[7]_lut_out, GLOBAL(LE1_outclock0), DC1L9Q, , DC1L02Q);


--WB1_PTYPE_SEQ0 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|PTYPE_SEQ0 at LC4_4_R4
--operation mode is normal

WB1_PTYPE_SEQ0_lut_out = !DC1L92Q & (DC1L01Q & WB1_MTYPE_LEN1 # !DC1L01Q & WB1_PTYPE_SEQ0);
WB1_PTYPE_SEQ0 = DFFE(WB1_PTYPE_SEQ0_lut_out, GLOBAL(LE1_outclock0), , , );


--WB1_BYTE2 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|BYTE2 at LC6_3_R4
--operation mode is normal

WB1_BYTE2_lut_out = !DC1L92Q & (DC1L01Q & WB1_BYTE1 # !DC1L01Q & WB1_BYTE2);
WB1_BYTE2 = DFFE(WB1_BYTE2_lut_out, GLOBAL(LE1_outclock0), , , );


--WB1L21 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|byte_ena2~0 at LC5_3_R4
--operation mode is normal

WB1L21 = WB1_BYTE2 # WB1_PTYPE_SEQ0;


--WB1_DCMD_SEQ1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|DCMD_SEQ1 at LC7_3_R4
--operation mode is normal

WB1_DCMD_SEQ1_lut_out = !DC1L92Q & (DC1L01Q & WB1_PTYPE_SEQ0 # !DC1L01Q & WB1_DCMD_SEQ1);
WB1_DCMD_SEQ1 = DFFE(WB1_DCMD_SEQ1_lut_out, GLOBAL(LE1_outclock0), , , );


--WB1_BYTE3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|BYTE3 at LC9_3_R4
--operation mode is normal

WB1_BYTE3_lut_out = !DC1L92Q & (DC1L01Q & WB1_BYTE2 # !DC1L01Q & WB1_BYTE3);
WB1_BYTE3 = DFFE(WB1_BYTE3_lut_out, GLOBAL(LE1_outclock0), , , );


--WB1L31 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|byte_ena3~0 at LC6_15_A4
--operation mode is normal

WB1L31 = WB1_DCMD_SEQ1 # WB1_BYTE3;


--LB1_inst40[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[0] at LC3_7_A4
--operation mode is normal

LB1_inst40[0]_lut_out = JB8_q[0];
LB1_inst40[0] = DFFE(LB1_inst40[0]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , WB1_DCMD_SEQ1);


--WB1_CRC_ERR is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|CRC_ERR at LC9_11_R4
--operation mode is normal

WB1_CRC_ERR_lut_out = WB1_DAT_MSG & (DC1L92Q # DC1L11Q & WB1L51);
WB1_CRC_ERR = DFFE(WB1_CRC_ERR_lut_out, GLOBAL(LE1_outclock0), !NB1L81Q, , );


--LB1_inst5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst5 at LC6_9_A4
--operation mode is normal

LB1_inst5 = WB1_CRC_ERR # WB1_DPR_DAT_WR;


--LB1_inst40[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[1] at LC10_7_A4
--operation mode is normal

LB1_inst40[1]_lut_out = JB8_q[1];
LB1_inst40[1] = DFFE(LB1_inst40[1]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , WB1_DCMD_SEQ1);


--LB1_inst40[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[2] at LC7_5_A4
--operation mode is normal

LB1_inst40[2]_lut_out = JB8_q[2];
LB1_inst40[2] = DFFE(LB1_inst40[2]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , WB1_DCMD_SEQ1);


--LB1_inst40[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[3] at LC9_7_A4
--operation mode is normal

LB1_inst40[3]_lut_out = JB8_q[3];
LB1_inst40[3] = DFFE(LB1_inst40[3]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , WB1_DCMD_SEQ1);


--LB1_inst40[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[4] at LC1_5_A4
--operation mode is normal

LB1_inst40[4]_lut_out = JB8_q[4];
LB1_inst40[4] = DFFE(LB1_inst40[4]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , WB1_DCMD_SEQ1);


--LB1_inst40[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[5] at LC4_5_A4
--operation mode is normal

LB1_inst40[5]_lut_out = JB8_q[5];
LB1_inst40[5] = DFFE(LB1_inst40[5]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , WB1_DCMD_SEQ1);


--LB1_inst40[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[6] at LC6_5_A4
--operation mode is normal

LB1_inst40[6]_lut_out = JB8_q[6];
LB1_inst40[6] = DFFE(LB1_inst40[6]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , WB1_DCMD_SEQ1);


--LB1_inst40[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[7] at LC3_5_A4
--operation mode is normal

LB1_inst40[7]_lut_out = JB8_q[7];
LB1_inst40[7] = DFFE(LB1_inst40[7]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , WB1_DCMD_SEQ1);


--LB1_inst40[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[8] at LC10_5_A4
--operation mode is normal

LB1_inst40[8]_lut_out = JB8_q[8];
LB1_inst40[8] = DFFE(LB1_inst40[8]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , WB1_DCMD_SEQ1);


--LB1_inst40[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[9] at LC6_7_A4
--operation mode is normal

LB1_inst40[9]_lut_out = JB8_q[9];
LB1_inst40[9] = DFFE(LB1_inst40[9]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , WB1_DCMD_SEQ1);


--LB1_inst40[10] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[10] at LC3_9_A4
--operation mode is normal

LB1_inst40[10]_lut_out = JB8_q[10];
LB1_inst40[10] = DFFE(LB1_inst40[10]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , WB1_DCMD_SEQ1);


--LB1_inst40[11] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[11] at LC7_7_A4
--operation mode is normal

LB1_inst40[11]_lut_out = JB8_q[11];
LB1_inst40[11] = DFFE(LB1_inst40[11]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , WB1_DCMD_SEQ1);


--LB1_inst40[12] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[12] at LC5_7_A4
--operation mode is normal

LB1_inst40[12]_lut_out = JB8_q[12];
LB1_inst40[12] = DFFE(LB1_inst40[12]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , WB1_DCMD_SEQ1);


--YD1L55Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|dpr_ren~reg at LC6_3_W3
--operation mode is normal

YD1L55Q_lut_out = YD1_BYT3 & DE1L9Q;
YD1L55Q = DFFE(YD1L55Q_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--B1L75Q is ahb_slave:ahb_slave_inst|slave_state~24 at LC5_14_A2
--operation mode is normal

B1L75Q_lut_out = !RE1_MASTERHWRITE & (B1L12 # B1L7 & B1L22);
B1L75Q = DFFE(B1L75Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--B1L65Q is ahb_slave:ahb_slave_inst|slave_state~23 at LC8_15_A2
--operation mode is normal

B1L65Q_lut_out = !B1L1 & !B1L35Q & (RE1_MASTERHTRANS[0] # RE1_MASTERHTRANS[1]);
B1L65Q = DFFE(B1L65Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--B1L55Q is ahb_slave:ahb_slave_inst|slave_state~22 at LC9_1_A2
--operation mode is normal

B1L55Q_lut_out = B1L42 # RE1_MASTERHWRITE & (B1L52 # B1L5);
B1L55Q = DFFE(B1L55Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--B1L8 is ahb_slave:ahb_slave_inst|i~8099 at LC8_14_A2
--operation mode is normal

B1L8 = B1L65Q # B1L55Q & (RE1_MASTERHWRITE # !RE1_MASTERHTRANS[1]);


--B1L45Q is ahb_slave:ahb_slave_inst|slave_state~21 at LC4_15_A2
--operation mode is normal

B1L45Q_lut_out = (B1L72 # B1L92 & RE1_MASTERHWRITE & B1L1) & CASCADE(B1L23);
B1L45Q = DFFE(B1L45Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--B1L3 is ahb_slave:ahb_slave_inst|i464~0 at LC9_8_A1
--operation mode is normal

B1L3 = RE1_MASTERHBURST[2] # RE1_MASTERHBURST[1] # !RE1_MASTERHBURST[0] # !RE1_MASTERHTRANS[1];


--B1L9 is ahb_slave:ahb_slave_inst|i~8100 at LC8_8_A1
--operation mode is normal

B1L9 = B1L8 # B1L45Q & (RE1_MASTERHWRITE # B1L3);


--B1L01 is ahb_slave:ahb_slave_inst|i~8101 at LC10_8_A1
--operation mode is normal

B1L01 = B1L13 # !RE1_MASTERHTRANS[0] & !RE1_MASTERHTRANS[1];


--B1L35Q is ahb_slave:ahb_slave_inst|slave_state~20 at LC9_14_A2
--operation mode is normal

B1L35Q_lut_out = !B1L62 & !B1L65Q & (B1L7 # !B1L82);
B1L35Q = DFFE(B1L35Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--R1L501Q is master_data_source:inst_master_data_source|wdata[0]~reg0 at LC9_5_F2
--operation mode is normal

R1L501Q_lut_out = !R1L401 & !R1L101 & R1L43;
R1L501Q = DFFE(R1L501Q_lut_out, !GLOBAL(LE1_outclock0), , , !V1L4Q);


--R1L601Q is master_data_source:inst_master_data_source|wdata[1]~reg0 at LC2_5_F2
--operation mode is normal

R1L601Q_lut_out = !R1L401 & !R1L101 & R1L63;
R1L601Q = DFFE(R1L601Q_lut_out, !GLOBAL(LE1_outclock0), , , !V1L4Q);


--R1L701Q is master_data_source:inst_master_data_source|wdata[2]~reg0 at LC2_6_F2
--operation mode is normal

R1L701Q_lut_out = !R1L101 & !R1L401 & R1L83;
R1L701Q = DFFE(R1L701Q_lut_out, !GLOBAL(LE1_outclock0), , , !V1L4Q);


--R1L801Q is master_data_source:inst_master_data_source|wdata[3]~reg0 at LC6_5_F2
--operation mode is normal

R1L801Q_lut_out = !R1L401 & !R1L101 & R1L04;
R1L801Q = DFFE(R1L801Q_lut_out, !GLOBAL(LE1_outclock0), , , !V1L4Q);


--R1L901Q is master_data_source:inst_master_data_source|wdata[4]~reg0 at LC8_5_F2
--operation mode is normal

R1L901Q_lut_out = !R1L401 & !R1L101 & R1L24;
R1L901Q = DFFE(R1L901Q_lut_out, !GLOBAL(LE1_outclock0), , , !V1L4Q);


--R1L011Q is master_data_source:inst_master_data_source|wdata[5]~reg0 at LC5_5_F2
--operation mode is normal

R1L011Q_lut_out = !R1L401 & !R1L101 & R1L44;
R1L011Q = DFFE(R1L011Q_lut_out, !GLOBAL(LE1_outclock0), , , !V1L4Q);


--R1L111Q is master_data_source:inst_master_data_source|wdata[6]~reg0 at LC3_15_F2
--operation mode is normal

R1L111Q_lut_out = !R1L401 & !R1L101 & R1L64;
R1L111Q = DFFE(R1L111Q_lut_out, !GLOBAL(LE1_outclock0), , , !V1L4Q);


--R1L211Q is master_data_source:inst_master_data_source|wdata[7]~reg0 at LC10_5_F2
--operation mode is normal

R1L211Q_lut_out = !R1L401 & !R1L101 & R1L84;
R1L211Q = DFFE(R1L211Q_lut_out, !GLOBAL(LE1_outclock0), , , !V1L4Q);


--R1L311Q is master_data_source:inst_master_data_source|wdata[8]~reg0 at LC9_15_F2
--operation mode is normal

R1L311Q_lut_out = !R1L401 & !R1L101 & R1L05;
R1L311Q = DFFE(R1L311Q_lut_out, !GLOBAL(LE1_outclock0), , , !V1L4Q);


--R1L411Q is master_data_source:inst_master_data_source|wdata[9]~reg0 at LC4_7_F2
--operation mode is normal

R1L411Q_lut_out = !R1L101 & !R1L401 & R1L25;
R1L411Q = DFFE(R1L411Q_lut_out, !GLOBAL(LE1_outclock0), , , !V1L4Q);


--R1L511Q is master_data_source:inst_master_data_source|wdata[10]~reg0 at LC4_3_F2
--operation mode is normal

R1L511Q_lut_out = !R1L101 & !R1L401 & R1L45;
R1L511Q = DFFE(R1L511Q_lut_out, !GLOBAL(LE1_outclock0), , , !V1L4Q);


--R1L611Q is master_data_source:inst_master_data_source|wdata[11]~reg0 at LC7_2_F2
--operation mode is normal

R1L611Q_lut_out = !R1L401 & !R1L101 & R1L65;
R1L611Q = DFFE(R1L611Q_lut_out, !GLOBAL(LE1_outclock0), , , !V1L4Q);


--R1L711Q is master_data_source:inst_master_data_source|wdata[12]~reg0 at LC7_15_F2
--operation mode is normal

R1L711Q_lut_out = !R1L401 & !R1L101 & R1L85;
R1L711Q = DFFE(R1L711Q_lut_out, !GLOBAL(LE1_outclock0), , , !V1L4Q);


--R1L811Q is master_data_source:inst_master_data_source|wdata[13]~reg0 at LC7_3_F2
--operation mode is normal

R1L811Q_lut_out = !R1L101 & !R1L401 & R1L06;
R1L811Q = DFFE(R1L811Q_lut_out, !GLOBAL(LE1_outclock0), , , !V1L4Q);


--R1L911Q is master_data_source:inst_master_data_source|wdata[14]~reg0 at LC1_6_F2
--operation mode is normal

R1L911Q_lut_out = !R1L101 & !R1L401 & R1L26;
R1L911Q = DFFE(R1L911Q_lut_out, !GLOBAL(LE1_outclock0), , , !V1L4Q);


--R1L021Q is master_data_source:inst_master_data_source|wdata[15]~reg0 at LC5_7_F2
--operation mode is normal

R1L021Q_lut_out = !R1L101 & !R1L401 & R1L46;
R1L021Q = DFFE(R1L021Q_lut_out, !GLOBAL(LE1_outclock0), , , !V1L4Q);


--R1L121Q is master_data_source:inst_master_data_source|wdata[16]~reg0 at LC3_14_F2
--operation mode is normal

R1L121Q_lut_out = !R1L401 & !R1L101 & R1L66;
R1L121Q = DFFE(R1L121Q_lut_out, !GLOBAL(LE1_outclock0), , , !V1L4Q);


--R1L221Q is master_data_source:inst_master_data_source|wdata[17]~reg0 at LC3_3_F2
--operation mode is normal

R1L221Q_lut_out = !R1L101 & !R1L401 & R1L86;
R1L221Q = DFFE(R1L221Q_lut_out, !GLOBAL(LE1_outclock0), , , !V1L4Q);


--R1L321Q is master_data_source:inst_master_data_source|wdata[18]~reg0 at LC6_15_F2
--operation mode is normal

R1L321Q_lut_out = !R1L401 & !R1L101 & R1L07;
R1L321Q = DFFE(R1L321Q_lut_out, !GLOBAL(LE1_outclock0), , , !V1L4Q);


--R1L421Q is master_data_source:inst_master_data_source|wdata[19]~reg0 at LC7_13_F2
--operation mode is normal

R1L421Q_lut_out = !R1L101 & !R1L401 & R1L27;
R1L421Q = DFFE(R1L421Q_lut_out, !GLOBAL(LE1_outclock0), , , !V1L4Q);


--R1L521Q is master_data_source:inst_master_data_source|wdata[20]~reg0 at LC10_3_F2
--operation mode is normal

R1L521Q_lut_out = !R1L101 & !R1L401 & R1L47;
R1L521Q = DFFE(R1L521Q_lut_out, !GLOBAL(LE1_outclock0), , , !V1L4Q);


--R1L621Q is master_data_source:inst_master_data_source|wdata[21]~reg0 at LC8_9_F2
--operation mode is normal

R1L621Q_lut_out = !R1L401 & !R1L101 & R1L67;
R1L621Q = DFFE(R1L621Q_lut_out, !GLOBAL(LE1_outclock0), , , !V1L4Q);


--R1L721Q is master_data_source:inst_master_data_source|wdata[22]~reg0 at LC3_13_F2
--operation mode is normal

R1L721Q_lut_out = !R1L101 & !R1L401 & R1L87;
R1L721Q = DFFE(R1L721Q_lut_out, !GLOBAL(LE1_outclock0), , , !V1L4Q);


--R1L821Q is master_data_source:inst_master_data_source|wdata[23]~reg0 at LC3_9_F2
--operation mode is normal

R1L821Q_lut_out = !R1L401 & !R1L101 & R1L08;
R1L821Q = DFFE(R1L821Q_lut_out, !GLOBAL(LE1_outclock0), , , !V1L4Q);


--R1L921Q is master_data_source:inst_master_data_source|wdata[24]~reg0 at LC2_9_F2
--operation mode is normal

R1L921Q_lut_out = !R1L401 & !R1L101 & R1L28;
R1L921Q = DFFE(R1L921Q_lut_out, !GLOBAL(LE1_outclock0), , , !V1L4Q);


--R1L031Q is master_data_source:inst_master_data_source|wdata[25]~reg0 at LC7_9_F2
--operation mode is normal

R1L031Q_lut_out = !R1L401 & !R1L101 & R1L48;
R1L031Q = DFFE(R1L031Q_lut_out, !GLOBAL(LE1_outclock0), , , !V1L4Q);


--R1L131Q is master_data_source:inst_master_data_source|wdata[26]~reg0 at LC3_11_F2
--operation mode is normal

R1L131Q_lut_out = !R1L401 & !R1L101 & R1L68;
R1L131Q = DFFE(R1L131Q_lut_out, !GLOBAL(LE1_outclock0), , , !V1L4Q);


--R1L231Q is master_data_source:inst_master_data_source|wdata[27]~reg0 at LC8_13_F2
--operation mode is normal

R1L231Q_lut_out = !R1L401 & R1L88 & !R1L101;
R1L231Q = DFFE(R1L231Q_lut_out, !GLOBAL(LE1_outclock0), , , !V1L4Q);


--R1L331Q is master_data_source:inst_master_data_source|wdata[28]~reg0 at LC2_13_F2
--operation mode is normal

R1L331Q_lut_out = !R1L401 & R1L09 & !R1L101;
R1L331Q = DFFE(R1L331Q_lut_out, !GLOBAL(LE1_outclock0), , , !V1L4Q);


--R1L431Q is master_data_source:inst_master_data_source|wdata[29]~reg0 at LC9_12_F2
--operation mode is normal

R1L431Q_lut_out = !R1L401 & !R1L101 & R1L29;
R1L431Q = DFFE(R1L431Q_lut_out, !GLOBAL(LE1_outclock0), , , !V1L4Q);


--R1L531Q is master_data_source:inst_master_data_source|wdata[30]~reg0 at LC6_11_F2
--operation mode is normal

R1L531Q_lut_out = !R1L401 & !R1L101 & R1L49;
R1L531Q = DFFE(R1L531Q_lut_out, !GLOBAL(LE1_outclock0), , , !V1L4Q);


--R1L631Q is master_data_source:inst_master_data_source|wdata[31]~reg0 at LC10_11_F2
--operation mode is normal

R1L631Q_lut_out = !R1L401 & !R1L101 & R1L69;
R1L631Q = DFFE(R1L631Q_lut_out, !GLOBAL(LE1_outclock0), , , !V1L4Q);


--B1L24Q is ahb_slave:ahb_slave_inst|reg_address[9]~reg0 at LC9_6_H3
--operation mode is normal

B1L24Q_lut_out = RE1_MASTERHADDR[9] & (B1L31 # B1L24Q & !B1L61) # !RE1_MASTERHADDR[9] & B1L24Q & !B1L61;
B1L24Q = DFFE(B1L24Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--B1L44Q is ahb_slave:ahb_slave_inst|reg_address[11]~reg0 at LC3_6_H3
--operation mode is normal

B1L44Q_lut_out = B1L61 & RE1_MASTERHADDR[11] & B1L31 # !B1L61 & (B1L44Q # RE1_MASTERHADDR[11] & B1L31);
B1L44Q = DFFE(B1L44Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L043 is slaveregister:slaveregister_inst|i1862~260 at LC2_3_L3
--operation mode is normal

Y1L043 = !B1L94Q & !B1L24Q & !B1L05Q & !B1L44Q;

--Y1L343 is slaveregister:slaveregister_inst|i1862~265 at LC2_3_L3
--operation mode is normal

Y1L343 = !B1L94Q & !B1L24Q & !B1L05Q & !B1L44Q;


--B1L34Q is ahb_slave:ahb_slave_inst|reg_address[10]~reg0 at LC9_15_A3
--operation mode is normal

B1L34Q_lut_out = RE1_MASTERHADDR[10] & (B1L31 # B1L34Q & !B1L61) # !RE1_MASTERHADDR[10] & B1L34Q & !B1L61;
B1L34Q = DFFE(B1L34Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--B1L14Q is ahb_slave:ahb_slave_inst|reg_address[8]~reg0 at LC3_14_A3
--operation mode is normal

B1L14Q_lut_out = B1L14Q & (RE1_MASTERHADDR[8] & B1L31 # !B1L61) # !B1L14Q & RE1_MASTERHADDR[8] & B1L31;
B1L14Q = DFFE(B1L14Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L033 is slaveregister:slaveregister_inst|i1861~368 at LC4_13_C3
--operation mode is normal

Y1L033 = B1L14Q & B1L34Q;

--Y1L833 is slaveregister:slaveregister_inst|i1861~382 at LC4_13_C3
--operation mode is normal

Y1L833 = B1L14Q & B1L34Q;


--Y1L727 is slaveregister:slaveregister_inst|i~15489 at LC7_12_E3
--operation mode is normal

Y1L727 = B1L63Q & !B1L93Q;


--B1L04Q is ahb_slave:ahb_slave_inst|reg_address[7]~reg0 at LC7_14_A3
--operation mode is normal

B1L04Q_lut_out = RE1_MASTERHADDR[7] & (B1L31 # !B1L61 & B1L04Q) # !RE1_MASTERHADDR[7] & !B1L61 & B1L04Q;
B1L04Q = DFFE(B1L04Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L827 is slaveregister:slaveregister_inst|i~15490 at LC7_13_A3
--operation mode is normal

Y1L827 = !B1L04Q & !B1L83Q & !B1L73Q;

--Y1L079 is slaveregister:slaveregister_inst|i~15739 at LC7_13_A3
--operation mode is normal

Y1L079 = !B1L04Q & !B1L83Q & !B1L73Q;


--MB1_inst16[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[0] at LC5_14_B3
--operation mode is normal

MB1_inst16[0]_lut_out = JB71_q[0];
MB1_inst16[0] = DFFE(MB1_inst16[0]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst50);


--Y1L604 is slaveregister:slaveregister_inst|i~4511 at LC10_13_A3
--operation mode is normal

Y1L604 = MB1_inst16[0] & Y1L827 & B1L53Q & Y1L727;


--Y1L133 is slaveregister:slaveregister_inst|i1861~369 at LC8_3_A3
--operation mode is normal

Y1L133 = B1L53Q & !B1L63Q & !B1L93Q;


--Y1L504 is slaveregister:slaveregister_inst|i~7 at LC8_8_H3
--operation mode is normal

Y1L504 = B1L04Q # B1L83Q # !Y1L133 # !B1L73Q;


--Y1L927 is slaveregister:slaveregister_inst|i~15491 at LC8_12_A3
--operation mode is normal

Y1L927 = Y1L869 # Y1L604 # JB8_q[0] & !Y1L504;


--Y1_rx_dpr_radr_local[0] is slaveregister:slaveregister_inst|rx_dpr_radr_local[0] at LC3_2_H3
--operation mode is normal

Y1_rx_dpr_radr_local[0]_lut_out = !TB1L7Q & (Y1L293 & RE1_MASTERHWDATA[0] # !Y1L293 & Y1_rx_dpr_radr_local[0]);
Y1_rx_dpr_radr_local[0] = DFFE(Y1_rx_dpr_radr_local[0]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--KB1_DOM_REBOOT is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|DOM_REBOOT at LC4_3_H3
--operation mode is normal

KB1_DOM_REBOOT_lut_out = !NB1L81Q & (KB1_DOM_REBOOT # YD1L26Q & KB1_SND_DRBT);
KB1_DOM_REBOOT = DFFE(KB1_DOM_REBOOT_lut_out, GLOBAL(LE1_outclock0), , , );


--Y1L037 is slaveregister:slaveregister_inst|i~15492 at LC2_5_I3
--operation mode is normal

Y1L037 = !B1L53Q & !B1L93Q & !B1L63Q;


--Y1L404 is slaveregister:slaveregister_inst|i~6 at LC7_3_J3
--operation mode is normal

Y1L404 = B1L04Q # B1L83Q # !Y1L037 # !B1L73Q;


--Y1L204 is slaveregister:slaveregister_inst|i~3 at LC7_1_I3
--operation mode is normal

Y1L204 = B1L63Q # B1L93Q # !Y1L827 # !B1L53Q;


--Y1L137 is slaveregister:slaveregister_inst|i~15493 at LC5_3_H3
--operation mode is normal

Y1L137 = Y1_rx_dpr_radr_local[0] & (KB1_DOM_REBOOT & !Y1L204 # !Y1L404) # !Y1_rx_dpr_radr_local[0] & KB1_DOM_REBOOT & !Y1L204;


--Y1_tx_dpr_wadr_local[0] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[0] at LC6_2_H3
--operation mode is normal

Y1_tx_dpr_wadr_local[0]_lut_out = !TB1L7Q & (Y1L093 & RE1_MASTERHWDATA[0] # !Y1L093 & Y1_tx_dpr_wadr_local[0]);
Y1_tx_dpr_wadr_local[0] = DFFE(Y1_tx_dpr_wadr_local[0]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L704 is slaveregister:slaveregister_inst|i~4512 at LC9_12_A3
--operation mode is normal

Y1L704 = Y1_tx_dpr_wadr_local[0] & !B1L53Q & Y1L827 & Y1L727;


--Y1L973 is slaveregister:slaveregister_inst|i1877~413 at LC5_11_A3
--operation mode is normal

Y1L973 = Y1L033 & (Y1L137 # Y1L704 # Y1L927);


--PE1_q[0] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[0] at EC16_1_A3
PE1_q[0]_write_address = WR_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
PE1_q[0]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
PE1_q[0] = MEMORY_SEGMENT(, , , , , , , , , PE1_q[0]_write_address, PE1_q[0]_read_address);


--Y1L083 is slaveregister:slaveregister_inst|i1877~414 at LC3_13_C3
--operation mode is normal

Y1L083 = Y1L043 & (Y1L973 # !B1L34Q & PE1_q[0]);


--Y1L237 is slaveregister:slaveregister_inst|i~15494 at LC9_16_F3
--operation mode is normal

Y1L237 = !B1L74Q & B1L54Q;


--Y1L104 is slaveregister:slaveregister_inst|i~0 at LC7_5_H3
--operation mode is normal

Y1L104 = B1L94Q # B1L05Q;


--HB4_q[0] is flash_ADC:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[0] at EC3_1_H3
HB4_q[0]_data_in = N1L41;
HB4_q[0]_write_enable = N1L03;
HB4_q[0]_clock_0 = GLOBAL(LE1_outclock1);
HB4_q[0]_clock_1 = GLOBAL(LE1_outclock1);
HB4_q[0]_write_address = WR_ADDR(N1L92, N1L82, N1L72, N1L62, N1L52, N1L42, N1L32, N1L22, N1L12);
HB4_q[0]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB4_q[0] = MEMORY_SEGMENT(HB4_q[0]_data_in, HB4_q[0]_write_enable, HB4_q[0]_clock_0, HB4_q[0]_clock_1, , , , , VCC, HB4_q[0]_write_address, HB4_q[0]_read_address);


--Y1L183 is slaveregister:slaveregister_inst|i1877~415 at LC6_16_H3
--operation mode is normal

Y1L183 = Y1L237 & Y1L104 & B1L64Q & HB4_q[0];


--Y1L233 is slaveregister:slaveregister_inst|i1861~370 at LC10_14_H3
--operation mode is normal

Y1L233 = !B1L64Q & (B1L94Q # B1L05Q);


--HB1_q[0] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[0] at EC2_1_K3
HB1_q[0]_data_in = C1L01;
HB1_q[0]_write_enable = C1L62;
HB1_q[0]_clock_0 = GLOBAL(LE1_outclock1);
HB1_q[0]_clock_1 = GLOBAL(LE1_outclock1);
HB1_q[0]_write_address = WR_ADDR(C1L52, C1L42, C1L32, C1L22, C1L12, C1L02, C1L91, C1L81, C1L71);
HB1_q[0]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB1_q[0] = MEMORY_SEGMENT(HB1_q[0]_data_in, HB1_q[0]_write_enable, HB1_q[0]_clock_0, HB1_q[0]_clock_1, , , , , VCC, HB1_q[0]_write_address, HB1_q[0]_read_address);


--J1L33Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[32]~reg0 at LC3_14_C3
--operation mode is normal

J1L33Q_lut_out = JB23_sload_path[32];
J1L33Q = DFFE(J1L33Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--Y1L234 is slaveregister:slaveregister_inst|i~5227 at LC1_14_C3
--operation mode is normal

Y1L234 = !B1L83Q & B1L93Q & J1L33Q;


--Y1_command_2_local[0] is slaveregister:slaveregister_inst|command_2_local[0] at LC6_14_W1
--operation mode is normal

Y1_command_2_local[0]_lut_out = RE1_MASTERHWDATA[0];
Y1_command_2_local[0] = DFFE(Y1_command_2_local[0]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L631);


--Y1L337 is slaveregister:slaveregister_inst|i~15495 at LC5_2_H3
--operation mode is normal

Y1L337 = B1L93Q & Y1_rx_dpr_radr_local[0] & B1L83Q # !B1L93Q & Y1_command_2_local[0] & !B1L83Q;


--Y1_command_3_local[0] is slaveregister:slaveregister_inst|command_3_local[0] at LC5_16_C3
--operation mode is normal

Y1_command_3_local[0]_lut_out = RE1_MASTERHWDATA[0];
Y1_command_3_local[0] = DFFE(Y1_command_3_local[0]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L741);


--J1L1Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[0]~reg0 at LC6_15_C3
--operation mode is normal

J1L1Q_lut_out = JB23_sload_path[0];
J1L1Q = DFFE(J1L1Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--Y1_command_1_local[0] is slaveregister:slaveregister_inst|command_1_local[0] at LC5_15_C3
--operation mode is normal

Y1_command_1_local[0]_lut_out = RE1_MASTERHWDATA[0];
Y1_command_1_local[0] = DFFE(Y1_command_1_local[0]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L49);


--Y1L615 is slaveregister:slaveregister_inst|i~5660 at LC3_15_C3
--operation mode is normal

Y1L615 = B1L93Q & (B1L83Q # J1L1Q) # !B1L93Q & Y1_command_1_local[0] & !B1L83Q;


--Y1_command_5_local[0] is slaveregister:slaveregister_inst|command_5_local[0] at LC10_16_C3
--operation mode is normal

Y1_command_5_local[0]_lut_out = RE1_MASTERHWDATA[0];
Y1_command_5_local[0] = DFFE(Y1_command_5_local[0]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L512);


--Y1L715 is slaveregister:slaveregister_inst|i~5661 at LC7_15_C3
--operation mode is normal

Y1L715 = Y1L615 & (Y1_command_5_local[0] # !B1L83Q) # !Y1L615 & Y1_command_3_local[0] & B1L83Q;


--Y1L415 is slaveregister:slaveregister_inst|i~5658 at LC2_14_C3
--operation mode is normal

Y1L415 = B1L73Q & (Y1L337 # B1L53Q) # !B1L73Q & !B1L53Q & Y1L715;


--Y1L437 is slaveregister:slaveregister_inst|i~15496 at LC6_6_A3
--operation mode is normal

Y1L437 = B1L83Q & (B1L93Q & JB8_q[0] # !B1L93Q & JB5_sload_path[0]);


--Y1L515 is slaveregister:slaveregister_inst|i~5659 at LC8_14_C3
--operation mode is normal

Y1L515 = Y1L415 & (Y1L437 # !B1L53Q) # !Y1L415 & Y1L234 & B1L53Q;


--P1L28Q is hit_counter:inst_hit_counter|multiSPEcnt[0]~reg0 at LC3_1_C3
--operation mode is normal

P1L28Q_lut_out = JB72_sload_path[0];
P1L28Q = DFFE(P1L28Q_lut_out, GLOBAL(LE1_outclock0), , , P1L201);


--J1L05Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[0]~reg0 at LC8_2_C3
--operation mode is normal

J1L05Q_lut_out = JB23_sload_path[0];
J1L05Q = DFFE(J1L05Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--P1L301Q is hit_counter:inst_hit_counter|oneSPEcnt[0]~reg0 at LC5_1_C3
--operation mode is normal

P1L301Q_lut_out = JB82_sload_path[0];
P1L301Q = DFFE(P1L301Q_lut_out, GLOBAL(LE1_outclock0), , , P1L201);


--Y1L015 is slaveregister:slaveregister_inst|i~5654 at LC7_2_C3
--operation mode is normal

Y1L015 = B1L93Q & (B1L53Q # J1L05Q) # !B1L93Q & !B1L53Q & P1L301Q;


--J1L28Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[32]~reg0 at LC5_2_C3
--operation mode is normal

J1L28Q_lut_out = JB23_sload_path[32];
J1L28Q = DFFE(J1L28Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--Y1L115 is slaveregister:slaveregister_inst|i~5655 at LC6_2_C3
--operation mode is normal

Y1L115 = Y1L015 & (J1L28Q # !B1L53Q) # !Y1L015 & B1L53Q & P1L28Q;


--Q1L101Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[0]~reg0 at LC9_9_B4
--operation mode is normal

Q1L101Q_lut_out = JB92_sload_path[0];
Q1L101Q = DFFE(Q1L101Q_lut_out, GLOBAL(LE1_outclock0), , , Q1L641);


--Q1L741Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[0]~reg0 at LC7_9_B4
--operation mode is normal

Q1L741Q_lut_out = JB03_sload_path[0];
Q1L741Q = DFFE(Q1L741Q_lut_out, GLOBAL(LE1_outclock0), , , Q1L641);


--Y1L537 is slaveregister:slaveregister_inst|i~15497 at LC3_9_B4
--operation mode is normal

Y1L537 = Q1L741Q & (Q1L101Q # !B1L53Q) # !Q1L741Q & B1L53Q & Q1L101Q;


--Y1_command_4_local[0] is slaveregister:slaveregister_inst|command_4_local[0] at LC1_4_N1
--operation mode is normal

Y1_command_4_local[0]_lut_out = RE1_MASTERHWDATA[0];
Y1_command_4_local[0] = DFFE(Y1_command_4_local[0]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L481);


--Y1L637 is slaveregister:slaveregister_inst|i~15498 at LC5_9_B4
--operation mode is normal

Y1L637 = B1L93Q & !B1L53Q & Y1_command_4_local[0] # !B1L93Q & Y1L537;


--DB1L4Q is atwd:atwd0|atwd_trigger:inst_atwd_trigger|done~reg0 at LC8_1_N3
--operation mode is normal

DB1L4Q_lut_out = !BB1L2Q & (DB1L01 # H1L21 & !DB1_enable_disc_sig);
DB1L4Q = DFFE(DB1L4Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );


--Y1_command_0_local[0] is slaveregister:slaveregister_inst|command_0_local[0] at LC8_2_N1
--operation mode is normal

Y1_command_0_local[0]_lut_out = RE1_MASTERHWDATA[0];
Y1_command_0_local[0] = DFFE(Y1_command_0_local[0]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L96);


--Y1L805 is slaveregister:slaveregister_inst|i~5652 at LC10_2_C3
--operation mode is normal

Y1L805 = B1L93Q & (B1L53Q # JB23_sload_path[0]) # !B1L93Q & Y1_command_0_local[0] & !B1L53Q;


--Y1L905 is slaveregister:slaveregister_inst|i~5653 at LC9_2_C3
--operation mode is normal

Y1L905 = Y1L805 & (JB23_sload_path[32] # !B1L53Q) # !Y1L805 & B1L53Q & DB1L4Q;


--Y1L605 is slaveregister:slaveregister_inst|i~5650 at LC3_2_C3
--operation mode is normal

Y1L605 = B1L83Q & (Y1L637 # B1L73Q) # !B1L83Q & !B1L73Q & Y1L905;


--Y1_com_ctrl_local[2] is slaveregister:slaveregister_inst|com_ctrl_local[2] at LC7_4_H3
--operation mode is normal

Y1_com_ctrl_local[2]_lut_out = B1L05Q & RE1_MASTERHWDATA[0] # !B1L05Q & (B1L94Q & RE1_MASTERHWDATA[0] # !B1L94Q & RE1_MASTERHWDATA[2]);
Y1_com_ctrl_local[2] = DFFE(Y1_com_ctrl_local[2]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L5);


--Y1L215 is slaveregister:slaveregister_inst|i~5656 at LC9_3_H3
--operation mode is normal

Y1L215 = B1L93Q & (B1L53Q # Y1_tx_dpr_wadr_local[0]) # !B1L93Q & !B1L53Q & Y1_com_ctrl_local[2];


--Y1L315 is slaveregister:slaveregister_inst|i~5657 at LC7_2_H3
--operation mode is normal

Y1L315 = Y1L215 & (MB1_inst16[0] # !B1L53Q) # !Y1L215 & B1L53Q & KB1_DOM_REBOOT;


--Y1L705 is slaveregister:slaveregister_inst|i~5651 at LC1_2_C3
--operation mode is normal

Y1L705 = Y1L605 & (Y1L315 # !B1L73Q) # !Y1L605 & Y1L115 & B1L73Q;


--Y1L737 is slaveregister:slaveregister_inst|i~15499 at LC6_14_C3
--operation mode is normal

Y1L737 = B1L63Q & Y1L515 # !B1L63Q & Y1L705;


--Y1L486 is slaveregister:slaveregister_inst|i~5828 at LC10_14_C3
--operation mode is normal

Y1L486 = B1L54Q & (B1L74Q # Y1L737) # !B1L54Q & PE1_q[0] & !B1L74Q;


--HB2_q[0] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[0] at EC1_1_C3
HB2_q[0]_data_in = C2L01;
HB2_q[0]_write_enable = C2L62;
HB2_q[0]_clock_0 = GLOBAL(LE1_outclock1);
HB2_q[0]_clock_1 = GLOBAL(LE1_outclock1);
HB2_q[0]_write_address = WR_ADDR(C2L52, C2L42, C2L32, C2L22, C2L12, C2L02, C2L91, C2L81, C2L71);
HB2_q[0]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB2_q[0] = MEMORY_SEGMENT(HB2_q[0]_data_in, HB2_q[0]_write_enable, HB2_q[0]_clock_0, HB2_q[0]_clock_1, , , , , VCC, HB2_q[0]_write_address, HB2_q[0]_read_address);


--Y1L586 is slaveregister:slaveregister_inst|i~5829 at LC9_14_C3
--operation mode is normal

Y1L586 = Y1L486 & (HB2_q[0] # !B1L74Q) # !Y1L486 & B1L74Q & HB1_q[0];


--MB1_inst16[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[1] at LC8_13_U3
--operation mode is normal

MB1_inst16[1]_lut_out = JB71_q[1];
MB1_inst16[1] = DFFE(MB1_inst16[1]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst50);


--Y1L804 is slaveregister:slaveregister_inst|i~4518 at LC7_14_U3
--operation mode is normal

Y1L804 = B1L53Q & Y1L827 & MB1_inst16[1] & Y1L727;


--YD1L26Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|msg_sent~reg at LC5_11_T3
--operation mode is normal

YD1L26Q_lut_out = !DE1L7Q & YD1_EOF_WAIT;
YD1L26Q = DFFE(YD1L26Q_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--MB1L62 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst50~34 at LC1_13_U3
--operation mode is normal

MB1L62 = YD1L26Q & (JB02_pre_out[15] # JB02_pre_out[14] # PC6L81);


--KB1_SND_DAT is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SND_DAT at LC6_13_U3
--operation mode is normal

KB1_SND_DAT_lut_out = KB1L8 & (PC6L1 # KB1_SND_DAT & !KB1L4) # !KB1L8 & KB1_SND_DAT & !KB1L4;
KB1_SND_DAT = DFFE(KB1_SND_DAT_lut_out, GLOBAL(LE1_outclock0), , , );


--Y1L837 is slaveregister:slaveregister_inst|i~15500 at LC7_13_U3
--operation mode is normal

Y1L837 = Y1L804 # KB1_SND_DAT & !Y1L204 & MB1L62;


--Y1_rx_dpr_radr_local[1] is slaveregister:slaveregister_inst|rx_dpr_radr_local[1] at LC3_4_I1
--operation mode is normal

Y1_rx_dpr_radr_local[1]_lut_out = !TB1L7Q & (Y1L293 & RE1_MASTERHWDATA[1] # !Y1L293 & Y1_rx_dpr_radr_local[1]);
Y1_rx_dpr_radr_local[1] = DFFE(Y1_rx_dpr_radr_local[1]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L937 is slaveregister:slaveregister_inst|i~15501 at LC10_14_U3
--operation mode is normal

Y1L937 = Y1_rx_dpr_radr_local[1] & (JB8_q[1] & !Y1L504 # !Y1L404) # !Y1_rx_dpr_radr_local[1] & JB8_q[1] & !Y1L504;


--Y1_tx_dpr_wadr_local[1] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[1] at LC9_14_U3
--operation mode is normal

Y1_tx_dpr_wadr_local[1]_lut_out = !TB1L7Q & (Y1L093 & RE1_MASTERHWDATA[1] # !Y1L093 & Y1_tx_dpr_wadr_local[1]);
Y1_tx_dpr_wadr_local[1] = DFFE(Y1_tx_dpr_wadr_local[1]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L904 is slaveregister:slaveregister_inst|i~4519 at LC5_14_U3
--operation mode is normal

Y1L904 = Y1_tx_dpr_wadr_local[1] & Y1L727 & !B1L53Q & Y1L827;


--Y1L673 is slaveregister:slaveregister_inst|i1876~405 at LC3_13_U3
--operation mode is normal

Y1L673 = Y1L033 & (Y1L837 # Y1L904 # Y1L937);


--PE1_q[1] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[1] at EC13_1_A3
PE1_q[1]_write_address = WR_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
PE1_q[1]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
PE1_q[1] = MEMORY_SEGMENT(, , , , , , , , , PE1_q[1]_write_address, PE1_q[1]_read_address);


--Y1L773 is slaveregister:slaveregister_inst|i1876~406 at LC5_13_U3
--operation mode is normal

Y1L773 = Y1L043 & (Y1L673 # PE1_q[1] & !B1L34Q);


--HB4_q[1] is flash_ADC:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[1] at EC3_1_E3
HB4_q[1]_data_in = N1L31;
HB4_q[1]_write_enable = N1L03;
HB4_q[1]_clock_0 = GLOBAL(LE1_outclock1);
HB4_q[1]_clock_1 = GLOBAL(LE1_outclock1);
HB4_q[1]_write_address = WR_ADDR(N1L92, N1L82, N1L72, N1L62, N1L52, N1L42, N1L32, N1L22, N1L12);
HB4_q[1]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB4_q[1] = MEMORY_SEGMENT(HB4_q[1]_data_in, HB4_q[1]_write_enable, HB4_q[1]_clock_0, HB4_q[1]_clock_1, , , , , VCC, HB4_q[1]_write_address, HB4_q[1]_read_address);


--Y1L873 is slaveregister:slaveregister_inst|i1876~407 at LC6_2_E3
--operation mode is normal

Y1L873 = Y1L104 & Y1L237 & B1L64Q & HB4_q[1];


--J1L43Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[33]~reg0 at LC3_3_N3
--operation mode is normal

J1L43Q_lut_out = JB23_sload_path[33];
J1L43Q = DFFE(J1L43Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--Y1L334 is slaveregister:slaveregister_inst|i~5229 at LC6_3_N3
--operation mode is normal

Y1L334 = B1L93Q & !B1L83Q & J1L43Q;


--Y1_command_2_local[1] is slaveregister:slaveregister_inst|command_2_local[1] at LC3_14_W1
--operation mode is normal

Y1_command_2_local[1]_lut_out = RE1_MASTERHWDATA[1];
Y1_command_2_local[1] = DFFE(Y1_command_2_local[1]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L631);


--Y1L047 is slaveregister:slaveregister_inst|i~15502 at LC3_3_U3
--operation mode is normal

Y1L047 = B1L83Q & Y1_rx_dpr_radr_local[1] & B1L93Q # !B1L83Q & Y1_command_2_local[1] & !B1L93Q;


--Y1_command_3_local[1] is slaveregister:slaveregister_inst|command_3_local[1] at LC5_3_U3
--operation mode is normal

Y1_command_3_local[1]_lut_out = RE1_MASTERHWDATA[1];
Y1_command_3_local[1] = DFFE(Y1_command_3_local[1]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L741);


--J1L2Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[1]~reg0 at LC10_6_E3
--operation mode is normal

J1L2Q_lut_out = JB23_sload_path[1];
J1L2Q = DFFE(J1L2Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--Y1_command_1_local[1] is slaveregister:slaveregister_inst|command_1_local[1] at LC5_6_E3
--operation mode is normal

Y1_command_1_local[1]_lut_out = RE1_MASTERHWDATA[1];
Y1_command_1_local[1] = DFFE(Y1_command_1_local[1]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L49);


--Y1L825 is slaveregister:slaveregister_inst|i~5672 at LC10_5_E3
--operation mode is normal

Y1L825 = B1L93Q & (B1L83Q # J1L2Q) # !B1L93Q & Y1_command_1_local[1] & !B1L83Q;


--Y1_command_5_local[1] is slaveregister:slaveregister_inst|command_5_local[1] at LC3_11_U2
--operation mode is normal

Y1_command_5_local[1]_lut_out = RE1_MASTERHWDATA[1];
Y1_command_5_local[1] = DFFE(Y1_command_5_local[1]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L512);


--Y1L925 is slaveregister:slaveregister_inst|i~5673 at LC6_4_U3
--operation mode is normal

Y1L925 = Y1L825 & (Y1_command_5_local[1] # !B1L83Q) # !Y1L825 & B1L83Q & Y1_command_3_local[1];


--Y1L625 is slaveregister:slaveregister_inst|i~5670 at LC7_3_U3
--operation mode is normal

Y1L625 = B1L73Q & (Y1L047 # B1L53Q) # !B1L73Q & !B1L53Q & Y1L925;


--Y1L147 is slaveregister:slaveregister_inst|i~15503 at LC3_4_U3
--operation mode is normal

Y1L147 = B1L83Q & (B1L93Q & JB8_q[1] # !B1L93Q & JB5_sload_path[1]);


--Y1L725 is slaveregister:slaveregister_inst|i~5671 at LC2_2_U3
--operation mode is normal

Y1L725 = Y1L625 & (Y1L147 # !B1L53Q) # !Y1L625 & Y1L334 & B1L53Q;


--P1L38Q is hit_counter:inst_hit_counter|multiSPEcnt[1]~reg0 at LC3_1_M3
--operation mode is normal

P1L38Q_lut_out = JB72_sload_path[1];
P1L38Q = DFFE(P1L38Q_lut_out, GLOBAL(LE1_outclock0), , , P1L201);


--J1L15Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[1]~reg0 at LC6_2_M3
--operation mode is normal

J1L15Q_lut_out = JB23_sload_path[1];
J1L15Q = DFFE(J1L15Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--P1L401Q is hit_counter:inst_hit_counter|oneSPEcnt[1]~reg0 at LC10_2_M3
--operation mode is normal

P1L401Q_lut_out = JB82_sload_path[1];
P1L401Q = DFFE(P1L401Q_lut_out, GLOBAL(LE1_outclock0), , , P1L201);


--Y1L225 is slaveregister:slaveregister_inst|i~5666 at LC1_2_M3
--operation mode is normal

Y1L225 = B1L93Q & (B1L53Q # J1L15Q) # !B1L93Q & P1L401Q & !B1L53Q;


--J1L38Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[33]~reg0 at LC2_2_M3
--operation mode is normal

J1L38Q_lut_out = JB23_sload_path[33];
J1L38Q = DFFE(J1L38Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--Y1L325 is slaveregister:slaveregister_inst|i~5667 at LC4_2_M3
--operation mode is normal

Y1L325 = Y1L225 & (J1L38Q # !B1L53Q) # !Y1L225 & B1L53Q & P1L38Q;


--Q1L201Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[1]~reg0 at LC3_9_H4
--operation mode is normal

Q1L201Q_lut_out = JB92_sload_path[1];
Q1L201Q = DFFE(Q1L201Q_lut_out, GLOBAL(LE1_outclock0), , , Q1L641);


--Q1L841Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[1]~reg0 at LC5_9_H4
--operation mode is normal

Q1L841Q_lut_out = JB03_sload_path[1];
Q1L841Q = DFFE(Q1L841Q_lut_out, GLOBAL(LE1_outclock0), , , Q1L641);


--Y1L247 is slaveregister:slaveregister_inst|i~15504 at LC6_9_H4
--operation mode is normal

Y1L247 = Q1L841Q & (Q1L201Q # !B1L53Q) # !Q1L841Q & B1L53Q & Q1L201Q;


--Y1_command_4_local[1] is slaveregister:slaveregister_inst|command_4_local[1] at LC6_4_N1
--operation mode is normal

Y1_command_4_local[1]_lut_out = RE1_MASTERHWDATA[1];
Y1_command_4_local[1] = DFFE(Y1_command_4_local[1]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L481);


--Y1L347 is slaveregister:slaveregister_inst|i~15505 at LC7_3_N3
--operation mode is normal

Y1L347 = B1L93Q & Y1_command_4_local[1] & !B1L53Q # !B1L93Q & Y1L247;


--K1L164Q is coinc:inst_coinc|LC_atwd_a~reg0 at LC8_2_U3
--operation mode is normal

K1L164Q_lut_out = H1L21 & (K1L98 # K1L09) # !H1L21 & !K1_LCATWD_atwd_a_enable_disc_old & (K1L98 # K1L09);
K1L164Q = DFFE(K1L164Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1_command_0_local[1] is slaveregister:slaveregister_inst|command_0_local[1] at LC5_4_U3
--operation mode is normal

Y1_command_0_local[1]_lut_out = RE1_MASTERHWDATA[1];
Y1_command_0_local[1] = DFFE(Y1_command_0_local[1]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L96);


--Y1L025 is slaveregister:slaveregister_inst|i~5664 at LC3_2_U3
--operation mode is normal

Y1L025 = B1L93Q & (B1L53Q # JB23_sload_path[1]) # !B1L93Q & !B1L53Q & Y1_command_0_local[1];


--Y1L125 is slaveregister:slaveregister_inst|i~5665 at LC4_2_U3
--operation mode is normal

Y1L125 = Y1L025 & (JB23_sload_path[33] # !B1L53Q) # !Y1L025 & B1L53Q & K1L164Q;


--Y1L815 is slaveregister:slaveregister_inst|i~5662 at LC3_1_U3
--operation mode is normal

Y1L815 = B1L83Q & (Y1L347 # B1L73Q) # !B1L83Q & !B1L73Q & Y1L125;


--PC6L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|last_node[0]~15 at LC2_13_U3
--operation mode is normal

PC6L1 = JB02_pre_out[15] # JB02_pre_out[14] # PC6L81;


--MB1_inst50 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst50 at LC10_13_U3
--operation mode is normal

MB1_inst50 = YD1L26Q & KB1_SND_DAT & PC6L1;


--Y1_com_ctrl_local[1] is slaveregister:slaveregister_inst|com_ctrl_local[1] at LC3_14_U3
--operation mode is normal

Y1_com_ctrl_local[1]_lut_out = RE1_MASTERHWDATA[1];
Y1_com_ctrl_local[1] = DFFE(Y1_com_ctrl_local[1]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L5);


--Y1L425 is slaveregister:slaveregister_inst|i~5668 at LC1_14_U3
--operation mode is normal

Y1L425 = B1L93Q & (Y1_tx_dpr_wadr_local[1] # B1L53Q) # !B1L93Q & !B1L53Q & Y1_com_ctrl_local[1];


--Y1L525 is slaveregister:slaveregister_inst|i~5669 at LC9_13_U3
--operation mode is normal

Y1L525 = Y1L425 & (MB1_inst16[1] # !B1L53Q) # !Y1L425 & B1L53Q & MB1_inst50;


--Y1L915 is slaveregister:slaveregister_inst|i~5663 at LC1_1_U3
--operation mode is normal

Y1L915 = Y1L815 & (Y1L525 # !B1L73Q) # !Y1L815 & Y1L325 & B1L73Q;


--Y1L447 is slaveregister:slaveregister_inst|i~15506 at LC9_1_U3
--operation mode is normal

Y1L447 = Y1L725 & (B1L63Q # Y1L915) # !Y1L725 & !B1L63Q & Y1L915;


--HB1_q[1] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[1] at EC3_1_K3
HB1_q[1]_data_in = C1L9;
HB1_q[1]_write_enable = C1L62;
HB1_q[1]_clock_0 = GLOBAL(LE1_outclock1);
HB1_q[1]_clock_1 = GLOBAL(LE1_outclock1);
HB1_q[1]_write_address = WR_ADDR(C1L52, C1L42, C1L32, C1L22, C1L12, C1L02, C1L91, C1L81, C1L71);
HB1_q[1]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB1_q[1] = MEMORY_SEGMENT(HB1_q[1]_data_in, HB1_q[1]_write_enable, HB1_q[1]_clock_0, HB1_q[1]_clock_1, , , , , VCC, HB1_q[1]_write_address, HB1_q[1]_read_address);


--Y1L686 is slaveregister:slaveregister_inst|i~5830 at LC7_2_U3
--operation mode is normal

Y1L686 = B1L74Q & (B1L54Q # HB1_q[1]) # !B1L74Q & PE1_q[1] & !B1L54Q;


--HB2_q[1] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[1] at EC3_1_L3
HB2_q[1]_data_in = C2L9;
HB2_q[1]_write_enable = C2L62;
HB2_q[1]_clock_0 = GLOBAL(LE1_outclock1);
HB2_q[1]_clock_1 = GLOBAL(LE1_outclock1);
HB2_q[1]_write_address = WR_ADDR(C2L52, C2L42, C2L32, C2L22, C2L12, C2L02, C2L91, C2L81, C2L71);
HB2_q[1]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB2_q[1] = MEMORY_SEGMENT(HB2_q[1]_data_in, HB2_q[1]_write_enable, HB2_q[1]_clock_0, HB2_q[1]_clock_1, , , , , VCC, HB2_q[1]_write_address, HB2_q[1]_read_address);


--Y1L786 is slaveregister:slaveregister_inst|i~5831 at LC10_1_U3
--operation mode is normal

Y1L786 = Y1L686 & (HB2_q[1] # !B1L54Q) # !Y1L686 & B1L54Q & Y1L447;


--PE1_q[2] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[2] at EC4_1_A3
PE1_q[2]_write_address = WR_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
PE1_q[2]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
PE1_q[2] = MEMORY_SEGMENT(, , , , , , , , , PE1_q[2]_write_address, PE1_q[2]_read_address);


--Y1L373 is slaveregister:slaveregister_inst|i1875~241 at LC2_4_A3
--operation mode is normal

Y1L373 = !B1L34Q & PE1_q[2];


--Y1_tx_dpr_wadr_local[2] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[2] at LC10_11_A3
--operation mode is normal

Y1_tx_dpr_wadr_local[2]_lut_out = !TB1L7Q & (Y1L093 & RE1_MASTERHWDATA[2] # !Y1L093 & Y1_tx_dpr_wadr_local[2]);
Y1_tx_dpr_wadr_local[2] = DFFE(Y1_tx_dpr_wadr_local[2]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L414 is slaveregister:slaveregister_inst|i~4525 at LC7_3_A3
--operation mode is normal

Y1L414 = !B1L53Q & Y1L827 & Y1L727 & Y1_tx_dpr_wadr_local[2];


--Y1_rx_dpr_radr_local[2] is slaveregister:slaveregister_inst|rx_dpr_radr_local[2] at LC5_12_A1
--operation mode is normal

Y1_rx_dpr_radr_local[2]_lut_out = !TB1L7Q & (Y1L293 & RE1_MASTERHWDATA[2] # !Y1L293 & Y1_rx_dpr_radr_local[2]);
Y1_rx_dpr_radr_local[2] = DFFE(Y1_rx_dpr_radr_local[2]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L214 is slaveregister:slaveregister_inst|i~4523 at LC6_3_A3
--operation mode is normal

Y1L214 = Y1L731 & Y1L037 & Y1_rx_dpr_radr_local[2] & !B1L04Q;


--MB1_inst16[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[2] at LC9_6_B3
--operation mode is normal

MB1_inst16[2]_lut_out = JB71_q[2];
MB1_inst16[2] = DFFE(MB1_inst16[2]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst50);


--Y1L314 is slaveregister:slaveregister_inst|i~4524 at LC9_3_A3
--operation mode is normal

Y1L314 = Y1L727 & MB1_inst16[2] & B1L53Q & Y1L827;


--Y1L114 is slaveregister:slaveregister_inst|i~4522 at LC3_3_A3
--operation mode is normal

Y1L114 = Y1L133 & JB8_q[2] & Y1L731 & !B1L04Q;


--Y1L547 is slaveregister:slaveregister_inst|i~15507 at LC5_3_A3
--operation mode is normal

Y1L547 = Y1L314 # Y1L414 # Y1L214 # Y1L114;


--XD1L78 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~344 at LC2_9_B3
--operation mode is normal

XD1L78 = XD1L83 # XD1L43 # XD1L63 # XD1L04;


--XD1L88 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~345 at LC8_11_B3
--operation mode is normal

XD1L88 = XD1L64 # XD1L44;


--XD1L98 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~346 at LC10_11_B3
--operation mode is normal

XD1L98 = XD1L84 & (XD1L78 # XD1L24 # XD1L88);


--XD1L09 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~347 at LC1_7_B3
--operation mode is normal

XD1L09 = XD1L25 # XD1L45 # XD1L05 # XD1L65;


--XD1_tx_dpr_waddr[14] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[14] at LC1_8_B3
--operation mode is normal

XD1_tx_dpr_waddr[14]_lut_out = Y1_tx_dpr_wadr_local[14];
XD1_tx_dpr_waddr[14] = DFFE(XD1_tx_dpr_waddr[14]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst46);


--XD1_tx_dpr_waddr[15] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[15] at LC3_8_B3
--operation mode is normal

XD1_tx_dpr_waddr[15]_lut_out = Y1_tx_dpr_wadr_local[15];
XD1_tx_dpr_waddr[15] = DFFE(XD1_tx_dpr_waddr[15]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst46);


--XD1L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_1~152 at LC7_8_B3
--operation mode is normal

XD1L2 = JB71_q[15] & (JB71_q[14] & !XD1_tx_dpr_waddr[14] # !XD1_tx_dpr_waddr[15]) # !JB71_q[15] & JB71_q[14] & !XD1_tx_dpr_waddr[14] & !XD1_tx_dpr_waddr[15];


--XD1L3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_1~153 at LC4_8_B3
--operation mode is normal

XD1L3 = JB71_q[14] & XD1_tx_dpr_waddr[14] & (JB71_q[15] $ !XD1_tx_dpr_waddr[15]) # !JB71_q[14] & !XD1_tx_dpr_waddr[14] & (JB71_q[15] $ !XD1_tx_dpr_waddr[15]);


--XD1_tx_dpr_waddr[13] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[13] at LC9_8_B3
--operation mode is normal

XD1_tx_dpr_waddr[13]_lut_out = Y1_tx_dpr_wadr_local[13];
XD1_tx_dpr_waddr[13] = DFFE(XD1_tx_dpr_waddr[13]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst46);


--XD1L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_1~9 at LC5_8_B3
--operation mode is normal

XD1L1 = XD1L2 # JB71_q[13] & XD1L3 & !XD1_tx_dpr_waddr[13];

--XD1L4 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_1~155 at LC5_8_B3
--operation mode is normal

XD1L4 = XD1L2 # JB71_q[13] & XD1L3 & !XD1_tx_dpr_waddr[13];


--XD1L19 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~348 at LC10_7_B3
--operation mode is normal

XD1L19 = !XD1L1 & (XD1L98 # XD1L85 # XD1L09);


--Y1L014 is slaveregister:slaveregister_inst|i~4521 at LC9_7_B3
--operation mode is normal

Y1L014 = Y1L547 # !Y1L204 & (XD1L59 # XD1L19);


--Y1L473 is slaveregister:slaveregister_inst|i1875~242 at LC10_4_A3
--operation mode is normal

Y1L473 = Y1L043 & (Y1L373 # Y1L014 & Y1L033);


--HB4_q[2] is flash_ADC:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[2] at EC4_1_G3
HB4_q[2]_data_in = N1L21;
HB4_q[2]_write_enable = N1L03;
HB4_q[2]_clock_0 = GLOBAL(LE1_outclock1);
HB4_q[2]_clock_1 = GLOBAL(LE1_outclock1);
HB4_q[2]_write_address = WR_ADDR(N1L92, N1L82, N1L72, N1L62, N1L52, N1L42, N1L32, N1L22, N1L12);
HB4_q[2]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB4_q[2] = MEMORY_SEGMENT(HB4_q[2]_data_in, HB4_q[2]_write_enable, HB4_q[2]_clock_0, HB4_q[2]_clock_1, , , , , VCC, HB4_q[2]_write_address, HB4_q[2]_read_address);


--Y1L573 is slaveregister:slaveregister_inst|i1875~243 at LC9_7_A3
--operation mode is normal

Y1L573 = Y1L104 & B1L64Q & Y1L237 & HB4_q[2];


--HB1_q[2] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[2] at EC2_1_F3
HB1_q[2]_data_in = C1L8;
HB1_q[2]_write_enable = C1L62;
HB1_q[2]_clock_0 = GLOBAL(LE1_outclock1);
HB1_q[2]_clock_1 = GLOBAL(LE1_outclock1);
HB1_q[2]_write_address = WR_ADDR(C1L52, C1L42, C1L32, C1L22, C1L12, C1L02, C1L91, C1L81, C1L71);
HB1_q[2]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB1_q[2] = MEMORY_SEGMENT(HB1_q[2]_data_in, HB1_q[2]_write_enable, HB1_q[2]_clock_0, HB1_q[2]_clock_1, , , , , VCC, HB1_q[2]_write_address, HB1_q[2]_read_address);


--J1L53Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[34]~reg0 at LC8_9_A3
--operation mode is normal

J1L53Q_lut_out = JB23_sload_path[34];
J1L53Q = DFFE(J1L53Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--Y1L434 is slaveregister:slaveregister_inst|i~5232 at LC1_9_A3
--operation mode is normal

Y1L434 = B1L93Q & !B1L83Q & J1L53Q;


--Y1_command_2_local[2] is slaveregister:slaveregister_inst|command_2_local[2] at LC6_11_J1
--operation mode is normal

Y1_command_2_local[2]_lut_out = RE1_MASTERHWDATA[2];
Y1_command_2_local[2] = DFFE(Y1_command_2_local[2]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L631);


--Y1L647 is slaveregister:slaveregister_inst|i~15508 at LC8_2_A3
--operation mode is normal

Y1L647 = B1L83Q & Y1_rx_dpr_radr_local[2] & B1L93Q # !B1L83Q & Y1_command_2_local[2] & !B1L93Q;


--J1L3Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[2]~reg0 at LC6_9_A3
--operation mode is normal

J1L3Q_lut_out = JB23_sload_path[2];
J1L3Q = DFFE(J1L3Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--Y1_command_3_local[2] is slaveregister:slaveregister_inst|command_3_local[2] at LC6_16_A3
--operation mode is normal

Y1_command_3_local[2]_lut_out = RE1_MASTERHWDATA[2];
Y1_command_3_local[2] = DFFE(Y1_command_3_local[2]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L741);


--Y1_command_1_local[2] is slaveregister:slaveregister_inst|command_1_local[2] at LC3_16_A3
--operation mode is normal

Y1_command_1_local[2]_lut_out = RE1_MASTERHWDATA[2];
Y1_command_1_local[2] = DFFE(Y1_command_1_local[2]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L49);


--Y1L045 is slaveregister:slaveregister_inst|i~5684 at LC7_9_A3
--operation mode is normal

Y1L045 = B1L83Q & (B1L93Q # Y1_command_3_local[2]) # !B1L83Q & !B1L93Q & Y1_command_1_local[2];


--Y1_command_5_local[2] is slaveregister:slaveregister_inst|command_5_local[2] at LC3_6_A1
--operation mode is normal

Y1_command_5_local[2]_lut_out = RE1_MASTERHWDATA[2];
Y1_command_5_local[2] = DFFE(Y1_command_5_local[2]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L512);


--Y1L145 is slaveregister:slaveregister_inst|i~5685 at LC5_9_A3
--operation mode is normal

Y1L145 = Y1L045 & (Y1_command_5_local[2] # !B1L93Q) # !Y1L045 & B1L93Q & J1L3Q;


--Y1L835 is slaveregister:slaveregister_inst|i~5682 at LC2_9_A3
--operation mode is normal

Y1L835 = B1L73Q & (B1L53Q # Y1L647) # !B1L73Q & !B1L53Q & Y1L145;


--Y1L747 is slaveregister:slaveregister_inst|i~15509 at LC3_9_A3
--operation mode is normal

Y1L747 = B1L83Q & (B1L93Q & JB8_q[2] # !B1L93Q & JB5_sload_path[2]);


--Y1L935 is slaveregister:slaveregister_inst|i~5683 at LC10_9_A3
--operation mode is normal

Y1L935 = Y1L835 & (Y1L747 # !B1L53Q) # !Y1L835 & B1L53Q & Y1L434;


--Q1L301Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[2]~reg0 at LC3_4_H4
--operation mode is normal

Q1L301Q_lut_out = JB92_sload_path[2];
Q1L301Q = DFFE(Q1L301Q_lut_out, GLOBAL(LE1_outclock0), , , Q1L641);


--Y1L847 is slaveregister:slaveregister_inst|i~15510 at LC4_9_A3
--operation mode is normal

Y1L847 = B1L93Q & !B1L83Q & JB23_sload_path[34] # !B1L93Q & Q1L301Q & B1L83Q;


--J1L25Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[2]~reg0 at LC7_11_A3
--operation mode is normal

J1L25Q_lut_out = JB23_sload_path[2];
J1L25Q = DFFE(J1L25Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--Y1_com_ctrl_local[0] is slaveregister:slaveregister_inst|com_ctrl_local[0] at LC3_4_H3
--operation mode is normal

Y1_com_ctrl_local[0]_lut_out = B1L05Q & RE1_MASTERHWDATA[2] # !B1L05Q & (B1L94Q & RE1_MASTERHWDATA[2] # !B1L94Q & RE1_MASTERHWDATA[0]);
Y1_com_ctrl_local[0] = DFFE(Y1_com_ctrl_local[0]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L5);


--P1L501Q is hit_counter:inst_hit_counter|oneSPEcnt[2]~reg0 at LC7_2_M3
--operation mode is normal

P1L501Q_lut_out = JB82_sload_path[2];
P1L501Q = DFFE(P1L501Q_lut_out, GLOBAL(LE1_outclock0), , , P1L201);


--Y1L435 is slaveregister:slaveregister_inst|i~5678 at LC1_11_A3
--operation mode is normal

Y1L435 = B1L83Q & (Y1_com_ctrl_local[0] # B1L93Q) # !B1L83Q & !B1L93Q & P1L501Q;


--Y1L535 is slaveregister:slaveregister_inst|i~5679 at LC9_11_A3
--operation mode is normal

Y1L535 = Y1L435 & (Y1_tx_dpr_wadr_local[2] # !B1L93Q) # !Y1L435 & B1L93Q & J1L25Q;


--Q1L941Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[2]~reg0 at LC9_8_F4
--operation mode is normal

Q1L941Q_lut_out = JB03_sload_path[2];
Q1L941Q = DFFE(Q1L941Q_lut_out, GLOBAL(LE1_outclock0), , , Q1L641);


--Y1_command_0_local[2] is slaveregister:slaveregister_inst|command_0_local[2] at LC9_9_J3
--operation mode is normal

Y1_command_0_local[2]_lut_out = RE1_MASTERHWDATA[2];
Y1_command_0_local[2] = DFFE(Y1_command_0_local[2]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L96);


--Y1L235 is slaveregister:slaveregister_inst|i~5676 at LC5_8_A3
--operation mode is normal

Y1L235 = B1L93Q & (B1L83Q # JB23_sload_path[2]) # !B1L93Q & !B1L83Q & Y1_command_0_local[2];


--Y1_command_4_local[2] is slaveregister:slaveregister_inst|command_4_local[2] at LC7_6_N1
--operation mode is normal

Y1_command_4_local[2]_lut_out = RE1_MASTERHWDATA[2];
Y1_command_4_local[2] = DFFE(Y1_command_4_local[2]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L481);


--Y1L335 is slaveregister:slaveregister_inst|i~5677 at LC6_8_A3
--operation mode is normal

Y1L335 = Y1L235 & (Y1_command_4_local[2] # !B1L83Q) # !Y1L235 & Q1L941Q & B1L83Q;


--Y1L035 is slaveregister:slaveregister_inst|i~5674 at LC9_8_A3
--operation mode is normal

Y1L035 = B1L73Q & (Y1L535 # B1L53Q) # !B1L73Q & !B1L53Q & Y1L335;


--XD1L29 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~349 at LC5_7_B3
--operation mode is normal

XD1L29 = XD1L25 # XD1L05;


--XD1L39 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~350 at LC2_7_B3
--operation mode is normal

XD1L39 = XD1L98 # XD1L65 # XD1L29 # XD1L45;


--XD1L49 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~351 at LC3_7_B3
--operation mode is normal

XD1L49 = XD1L59 # !XD1L1 & (XD1L85 # XD1L39);


--J1L48Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[34]~reg0 at LC8_7_B3
--operation mode is normal

J1L48Q_lut_out = JB23_sload_path[34];
J1L48Q = DFFE(J1L48Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--P1L48Q is hit_counter:inst_hit_counter|multiSPEcnt[2]~reg0 at LC5_8_M3
--operation mode is normal

P1L48Q_lut_out = JB72_sload_path[2];
P1L48Q = DFFE(P1L48Q_lut_out, GLOBAL(LE1_outclock0), , , P1L201);


--Y1L635 is slaveregister:slaveregister_inst|i~5680 at LC4_7_B3
--operation mode is normal

Y1L635 = B1L93Q & (B1L83Q # J1L48Q) # !B1L93Q & P1L48Q & !B1L83Q;


--Y1L735 is slaveregister:slaveregister_inst|i~5681 at LC7_7_B3
--operation mode is normal

Y1L735 = Y1L635 & (MB1_inst16[2] # !B1L83Q) # !Y1L635 & B1L83Q & XD1L49;


--Y1L135 is slaveregister:slaveregister_inst|i~5675 at LC1_8_A3
--operation mode is normal

Y1L135 = Y1L035 & (Y1L735 # !B1L53Q) # !Y1L035 & B1L53Q & Y1L847;


--Y1L947 is slaveregister:slaveregister_inst|i~15511 at LC7_8_A3
--operation mode is normal

Y1L947 = Y1L935 & (B1L63Q # Y1L135) # !Y1L935 & !B1L63Q & Y1L135;


--Y1L886 is slaveregister:slaveregister_inst|i~5832 at LC3_8_A3
--operation mode is normal

Y1L886 = B1L54Q & (B1L74Q # Y1L947) # !B1L54Q & PE1_q[2] & !B1L74Q;


--HB2_q[2] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[2] at EC4_1_M3
HB2_q[2]_data_in = C2L8;
HB2_q[2]_write_enable = C2L62;
HB2_q[2]_clock_0 = GLOBAL(LE1_outclock1);
HB2_q[2]_clock_1 = GLOBAL(LE1_outclock1);
HB2_q[2]_write_address = WR_ADDR(C2L52, C2L42, C2L32, C2L22, C2L12, C2L02, C2L91, C2L81, C2L71);
HB2_q[2]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB2_q[2] = MEMORY_SEGMENT(HB2_q[2]_data_in, HB2_q[2]_write_enable, HB2_q[2]_clock_0, HB2_q[2]_clock_1, , , , , VCC, HB2_q[2]_write_address, HB2_q[2]_read_address);


--Y1L986 is slaveregister:slaveregister_inst|i~5833 at LC10_8_A3
--operation mode is normal

Y1L986 = Y1L886 & (HB2_q[2] # !B1L74Q) # !Y1L886 & HB1_q[2] & B1L74Q;


--MB1_inst16[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[3] at LC6_7_H3
--operation mode is normal

MB1_inst16[3]_lut_out = JB71_q[3];
MB1_inst16[3] = DFFE(MB1_inst16[3]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst50);


--Y1L514 is slaveregister:slaveregister_inst|i~4530 at LC6_8_H3
--operation mode is normal

Y1L514 = Y1L827 & B1L53Q & MB1_inst16[3] & Y1L727;


--PC1L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|my_or16b:inst3|lpm_or:lpm_or_component|last_node[0]~15 at LC9_3_V4
--operation mode is normal

PC1L1 = JB7_pre_out[14] # JB7_pre_out[15] # PC1_or_node[0][6];


--Y1L057 is slaveregister:slaveregister_inst|i~15512 at LC9_8_H3
--operation mode is normal

Y1L057 = Y1L514 # PC1L1 & Y1L133 & Y1L827;


--Y1_rx_dpr_radr_local[3] is slaveregister:slaveregister_inst|rx_dpr_radr_local[3] at LC8_2_H3
--operation mode is normal

Y1_rx_dpr_radr_local[3]_lut_out = !TB1L7Q & (Y1L293 & RE1_MASTERHWDATA[3] # !Y1L293 & Y1_rx_dpr_radr_local[3]);
Y1_rx_dpr_radr_local[3] = DFFE(Y1_rx_dpr_radr_local[3]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L157 is slaveregister:slaveregister_inst|i~15513 at LC7_8_H3
--operation mode is normal

Y1L157 = JB8_q[3] & (!Y1L404 & Y1_rx_dpr_radr_local[3] # !Y1L504) # !JB8_q[3] & !Y1L404 & Y1_rx_dpr_radr_local[3];


--Y1_tx_dpr_wadr_local[3] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[3] at LC9_5_E3
--operation mode is normal

Y1_tx_dpr_wadr_local[3]_lut_out = !TB1L7Q & (Y1L093 & RE1_MASTERHWDATA[3] # !Y1L093 & Y1_tx_dpr_wadr_local[3]);
Y1_tx_dpr_wadr_local[3] = DFFE(Y1_tx_dpr_wadr_local[3]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L614 is slaveregister:slaveregister_inst|i~4531 at LC3_7_H3
--operation mode is normal

Y1L614 = Y1_tx_dpr_wadr_local[3] & Y1L827 & !B1L53Q & Y1L727;


--Y1L073 is slaveregister:slaveregister_inst|i1874~405 at LC9_7_H3
--operation mode is normal

Y1L073 = Y1L033 & (Y1L614 # Y1L057 # Y1L157);


--PE1_q[3] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[3] at EC11_1_A3
PE1_q[3]_write_address = WR_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
PE1_q[3]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
PE1_q[3] = MEMORY_SEGMENT(, , , , , , , , , PE1_q[3]_write_address, PE1_q[3]_read_address);


--Y1L173 is slaveregister:slaveregister_inst|i1874~406 at LC3_14_H3
--operation mode is normal

Y1L173 = Y1L043 & (Y1L073 # PE1_q[3] & !B1L34Q);


--HB4_q[3] is flash_ADC:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[3] at EC2_1_G3
HB4_q[3]_data_in = N1L11;
HB4_q[3]_write_enable = N1L03;
HB4_q[3]_clock_0 = GLOBAL(LE1_outclock1);
HB4_q[3]_clock_1 = GLOBAL(LE1_outclock1);
HB4_q[3]_write_address = WR_ADDR(N1L92, N1L82, N1L72, N1L62, N1L52, N1L42, N1L32, N1L22, N1L12);
HB4_q[3]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB4_q[3] = MEMORY_SEGMENT(HB4_q[3]_data_in, HB4_q[3]_write_enable, HB4_q[3]_clock_0, HB4_q[3]_clock_1, , , , , VCC, HB4_q[3]_write_address, HB4_q[3]_read_address);


--Y1L273 is slaveregister:slaveregister_inst|i1874~407 at LC6_14_H3
--operation mode is normal

Y1L273 = Y1L104 & B1L64Q & Y1L237 & HB4_q[3];


--J1L63Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[35]~reg0 at LC10_9_H3
--operation mode is normal

J1L63Q_lut_out = JB23_sload_path[35];
J1L63Q = DFFE(J1L63Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--Y1L534 is slaveregister:slaveregister_inst|i~5235 at LC2_9_H3
--operation mode is normal

Y1L534 = B1L93Q & !B1L83Q & J1L63Q;


--Y1_command_2_local[3] is slaveregister:slaveregister_inst|command_2_local[3] at LC3_13_W1
--operation mode is normal

Y1_command_2_local[3]_lut_out = RE1_MASTERHWDATA[3];
Y1_command_2_local[3] = DFFE(Y1_command_2_local[3]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L631);


--Y1L257 is slaveregister:slaveregister_inst|i~15514 at LC8_9_H3
--operation mode is normal

Y1L257 = B1L93Q & Y1_rx_dpr_radr_local[3] & B1L83Q # !B1L93Q & !B1L83Q & Y1_command_2_local[3];


--J1L4Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[3]~reg0 at LC5_9_H3
--operation mode is normal

J1L4Q_lut_out = JB23_sload_path[3];
J1L4Q = DFFE(J1L4Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--Y1_command_3_local[3] is slaveregister:slaveregister_inst|command_3_local[3] at LC1_10_H3
--operation mode is normal

Y1_command_3_local[3]_lut_out = RE1_MASTERHWDATA[3];
Y1_command_3_local[3] = DFFE(Y1_command_3_local[3]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L741);


--Y1_command_1_local[3] is slaveregister:slaveregister_inst|command_1_local[3] at LC2_10_H3
--operation mode is normal

Y1_command_1_local[3]_lut_out = RE1_MASTERHWDATA[3];
Y1_command_1_local[3] = DFFE(Y1_command_1_local[3]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L49);


--Y1L255 is slaveregister:slaveregister_inst|i~5696 at LC7_9_H3
--operation mode is normal

Y1L255 = B1L83Q & (B1L93Q # Y1_command_3_local[3]) # !B1L83Q & !B1L93Q & Y1_command_1_local[3];


--Y1_command_5_local[3] is slaveregister:slaveregister_inst|command_5_local[3] at LC10_2_H3
--operation mode is normal

Y1_command_5_local[3]_lut_out = RE1_MASTERHWDATA[3];
Y1_command_5_local[3] = DFFE(Y1_command_5_local[3]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L512);


--Y1L355 is slaveregister:slaveregister_inst|i~5697 at LC9_9_H3
--operation mode is normal

Y1L355 = Y1L255 & (Y1_command_5_local[3] # !B1L93Q) # !Y1L255 & B1L93Q & J1L4Q;


--Y1L055 is slaveregister:slaveregister_inst|i~5694 at LC3_9_H3
--operation mode is normal

Y1L055 = B1L73Q & (Y1L257 # B1L53Q) # !B1L73Q & !B1L53Q & Y1L355;


--Y1L357 is slaveregister:slaveregister_inst|i~15515 at LC4_9_H3
--operation mode is normal

Y1L357 = B1L83Q & (B1L93Q & JB8_q[3] # !B1L93Q & JB5_sload_path[3]);


--Y1L155 is slaveregister:slaveregister_inst|i~5695 at LC6_9_H3
--operation mode is normal

Y1L155 = Y1L055 & (Y1L357 # !B1L53Q) # !Y1L055 & Y1L534 & B1L53Q;


--Q1L401Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[3]~reg0 at LC3_2_H4
--operation mode is normal

Q1L401Q_lut_out = JB92_sload_path[3];
Q1L401Q = DFFE(Q1L401Q_lut_out, GLOBAL(LE1_outclock0), , , Q1L641);


--Y1L457 is slaveregister:slaveregister_inst|i~15516 at LC2_15_H3
--operation mode is normal

Y1L457 = B1L93Q & !B1L83Q & JB23_sload_path[35] # !B1L93Q & Q1L401Q & B1L83Q;


--J1L35Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[3]~reg0 at LC7_10_E3
--operation mode is normal

J1L35Q_lut_out = JB23_sload_path[3];
J1L35Q = DFFE(J1L35Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--Y1_com_ctrl_local[3] is slaveregister:slaveregister_inst|com_ctrl_local[3] at LC3_9_E3
--operation mode is normal

Y1_com_ctrl_local[3]_lut_out = RE1_MASTERHWDATA[3];
Y1_com_ctrl_local[3] = DFFE(Y1_com_ctrl_local[3]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L5);


--P1L601Q is hit_counter:inst_hit_counter|oneSPEcnt[3]~reg0 at LC9_4_M3
--operation mode is normal

P1L601Q_lut_out = JB82_sload_path[3];
P1L601Q = DFFE(P1L601Q_lut_out, GLOBAL(LE1_outclock0), , , P1L201);


--Y1L645 is slaveregister:slaveregister_inst|i~5690 at LC8_10_E3
--operation mode is normal

Y1L645 = B1L83Q & (B1L93Q # Y1_com_ctrl_local[3]) # !B1L83Q & !B1L93Q & P1L601Q;


--Y1L745 is slaveregister:slaveregister_inst|i~5691 at LC9_10_E3
--operation mode is normal

Y1L745 = Y1L645 & (Y1_tx_dpr_wadr_local[3] # !B1L93Q) # !Y1L645 & B1L93Q & J1L35Q;


--Q1L051Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[3]~reg0 at LC3_8_F4
--operation mode is normal

Q1L051Q_lut_out = JB03_sload_path[3];
Q1L051Q = DFFE(Q1L051Q_lut_out, GLOBAL(LE1_outclock0), , , Q1L641);


--Y1_command_0_local[3] is slaveregister:slaveregister_inst|command_0_local[3] at LC3_7_N1
--operation mode is normal

Y1_command_0_local[3]_lut_out = RE1_MASTERHWDATA[3];
Y1_command_0_local[3] = DFFE(Y1_command_0_local[3]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L96);


--Y1L445 is slaveregister:slaveregister_inst|i~5688 at LC8_15_H3
--operation mode is normal

Y1L445 = B1L93Q & (B1L83Q # JB23_sload_path[3]) # !B1L93Q & Y1_command_0_local[3] & !B1L83Q;


--Y1_command_4_local[3] is slaveregister:slaveregister_inst|command_4_local[3] at LC8_3_N1
--operation mode is normal

Y1_command_4_local[3]_lut_out = RE1_MASTERHWDATA[3];
Y1_command_4_local[3] = DFFE(Y1_command_4_local[3]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L481);


--Y1L545 is slaveregister:slaveregister_inst|i~5689 at LC10_15_H3
--operation mode is normal

Y1L545 = Y1L445 & (Y1_command_4_local[3] # !B1L83Q) # !Y1L445 & Q1L051Q & B1L83Q;


--Y1L245 is slaveregister:slaveregister_inst|i~5686 at LC5_15_H3
--operation mode is normal

Y1L245 = B1L73Q & (Y1L745 # B1L53Q) # !B1L73Q & !B1L53Q & Y1L545;


--J1L58Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[35]~reg0 at LC3_8_H3
--operation mode is normal

J1L58Q_lut_out = JB23_sload_path[35];
J1L58Q = DFFE(J1L58Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--P1L58Q is hit_counter:inst_hit_counter|multiSPEcnt[3]~reg0 at LC4_8_M3
--operation mode is normal

P1L58Q_lut_out = JB72_sload_path[3];
P1L58Q = DFFE(P1L58Q_lut_out, GLOBAL(LE1_outclock0), , , P1L201);


--Y1L845 is slaveregister:slaveregister_inst|i~5692 at LC5_8_H3
--operation mode is normal

Y1L845 = B1L93Q & (B1L83Q # J1L58Q) # !B1L93Q & P1L58Q & !B1L83Q;


--Y1L945 is slaveregister:slaveregister_inst|i~5693 at LC10_8_H3
--operation mode is normal

Y1L945 = Y1L845 & (MB1_inst16[3] # !B1L83Q) # !Y1L845 & PC1L1 & B1L83Q;


--Y1L345 is slaveregister:slaveregister_inst|i~5687 at LC3_15_H3
--operation mode is normal

Y1L345 = Y1L245 & (Y1L945 # !B1L53Q) # !Y1L245 & B1L53Q & Y1L457;


--Y1L557 is slaveregister:slaveregister_inst|i~15517 at LC6_15_H3
--operation mode is normal

Y1L557 = Y1L155 & (B1L63Q # Y1L345) # !Y1L155 & !B1L63Q & Y1L345;


--HB1_q[3] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[3] at EC4_1_F3
HB1_q[3]_data_in = C1L7;
HB1_q[3]_write_enable = C1L62;
HB1_q[3]_clock_0 = GLOBAL(LE1_outclock1);
HB1_q[3]_clock_1 = GLOBAL(LE1_outclock1);
HB1_q[3]_write_address = WR_ADDR(C1L52, C1L42, C1L32, C1L22, C1L12, C1L02, C1L91, C1L81, C1L71);
HB1_q[3]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB1_q[3] = MEMORY_SEGMENT(HB1_q[3]_data_in, HB1_q[3]_write_enable, HB1_q[3]_clock_0, HB1_q[3]_clock_1, , , , , VCC, HB1_q[3]_write_address, HB1_q[3]_read_address);


--Y1L096 is slaveregister:slaveregister_inst|i~5834 at LC9_15_H3
--operation mode is normal

Y1L096 = B1L74Q & (B1L54Q # HB1_q[3]) # !B1L74Q & !B1L54Q & PE1_q[3];


--HB2_q[3] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[3] at EC2_1_M3
HB2_q[3]_data_in = C2L7;
HB2_q[3]_write_enable = C2L62;
HB2_q[3]_clock_0 = GLOBAL(LE1_outclock1);
HB2_q[3]_clock_1 = GLOBAL(LE1_outclock1);
HB2_q[3]_write_address = WR_ADDR(C2L52, C2L42, C2L32, C2L22, C2L12, C2L02, C2L91, C2L81, C2L71);
HB2_q[3]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB2_q[3] = MEMORY_SEGMENT(HB2_q[3]_data_in, HB2_q[3]_write_enable, HB2_q[3]_clock_0, HB2_q[3]_clock_1, , , , , VCC, HB2_q[3]_write_address, HB2_q[3]_read_address);


--Y1L196 is slaveregister:slaveregister_inst|i~5835 at LC4_15_H3
--operation mode is normal

Y1L196 = Y1L096 & (HB2_q[3] # !B1L54Q) # !Y1L096 & B1L54Q & Y1L557;


--PE1_q[4] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[4] at EC2_1_A3
PE1_q[4]_write_address = WR_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
PE1_q[4]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
PE1_q[4] = MEMORY_SEGMENT(, , , , , , , , , PE1_q[4]_write_address, PE1_q[4]_read_address);


--Y1L663 is slaveregister:slaveregister_inst|i1873~429 at LC10_13_L3
--operation mode is normal

Y1L663 = !B1L34Q & PE1_q[4];


--Y1L333 is slaveregister:slaveregister_inst|i1861~371 at LC1_8_G3
--operation mode is normal

Y1L333 = !B1L73Q & !B1L83Q;

--Y1L933 is slaveregister:slaveregister_inst|i1861~383 at LC1_8_G3
--operation mode is normal

Y1L933 = !B1L73Q & !B1L83Q;


--TB1L7Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|comres_rcvd~reg at LC7_13_R4
--operation mode is normal

TB1L7Q_lut_out = !TB1L4Q & TB1L6Q & TB1L02 & TB1L61;
TB1L7Q = DFFE(TB1L7Q_lut_out, GLOBAL(LE1_outclock0), !DC1L92Q, , );


--Y1L124 is slaveregister:slaveregister_inst|i~4538 at LC2_14_L3
--operation mode is normal

Y1L124 = TB1L7Q & Y1L133 & !B1L04Q & Y1L333;


--MB1_inst16[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[4] at LC10_15_L3
--operation mode is normal

MB1_inst16[4]_lut_out = JB71_q[4];
MB1_inst16[4] = DFFE(MB1_inst16[4]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst50);


--Y1L914 is slaveregister:slaveregister_inst|i~4536 at LC3_14_L3
--operation mode is normal

Y1L914 = Y1L727 & MB1_inst16[4] & Y1L827 & B1L53Q;


--Y1L714 is slaveregister:slaveregister_inst|i~4534 at LC7_14_L3
--operation mode is normal

Y1L714 = JB8_q[4] & Y1L731 & !B1L04Q & Y1L133;


--Y1_rx_dpr_radr_local[4] is slaveregister:slaveregister_inst|rx_dpr_radr_local[4] at LC5_8_L3
--operation mode is normal

Y1_rx_dpr_radr_local[4]_lut_out = !TB1L7Q & (Y1L293 & RE1_MASTERHWDATA[4] # !Y1L293 & Y1_rx_dpr_radr_local[4]);
Y1_rx_dpr_radr_local[4] = DFFE(Y1_rx_dpr_radr_local[4]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L814 is slaveregister:slaveregister_inst|i~4535 at LC4_14_L3
--operation mode is normal

Y1L814 = Y1_rx_dpr_radr_local[4] & Y1L731 & Y1L037 & !B1L04Q;


--Y1L657 is slaveregister:slaveregister_inst|i~15518 at LC4_13_L3
--operation mode is normal

Y1L657 = Y1L714 # Y1L124 # Y1L814 # Y1L914;


--Y1_tx_dpr_wadr_local[4] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[4] at LC3_9_L3
--operation mode is normal

Y1_tx_dpr_wadr_local[4]_lut_out = !TB1L7Q & (Y1L093 & RE1_MASTERHWDATA[4] # !Y1L093 & Y1_tx_dpr_wadr_local[4]);
Y1_tx_dpr_wadr_local[4] = DFFE(Y1_tx_dpr_wadr_local[4]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L024 is slaveregister:slaveregister_inst|i~4537 at LC8_13_L3
--operation mode is normal

Y1L024 = Y1L827 & Y1L727 & !B1L53Q & Y1_tx_dpr_wadr_local[4];


--Y1L763 is slaveregister:slaveregister_inst|i1873~430 at LC5_13_L3
--operation mode is normal

Y1L763 = Y1L663 # Y1L033 & (Y1L657 # Y1L024);


--Y1L863 is slaveregister:slaveregister_inst|i1873~431 at LC3_13_L3
--operation mode is normal

Y1L863 = !B1L24Q & !Y1L104 & !B1L44Q & Y1L763;


--HB4_q[4] is flash_ADC:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[4] at EC1_1_H3
HB4_q[4]_data_in = N1L01;
HB4_q[4]_write_enable = N1L03;
HB4_q[4]_clock_0 = GLOBAL(LE1_outclock1);
HB4_q[4]_clock_1 = GLOBAL(LE1_outclock1);
HB4_q[4]_write_address = WR_ADDR(N1L92, N1L82, N1L72, N1L62, N1L52, N1L42, N1L32, N1L22, N1L12);
HB4_q[4]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB4_q[4] = MEMORY_SEGMENT(HB4_q[4]_data_in, HB4_q[4]_write_enable, HB4_q[4]_clock_0, HB4_q[4]_clock_1, , , , , VCC, HB4_q[4]_write_address, HB4_q[4]_read_address);


--Y1L963 is slaveregister:slaveregister_inst|i1873~432 at LC9_16_H3
--operation mode is normal

Y1L963 = Y1L237 & Y1L104 & B1L64Q & HB4_q[4];


--HB1_q[4] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[4] at EC1_1_K3
HB1_q[4]_data_in = C1L6;
HB1_q[4]_write_enable = C1L62;
HB1_q[4]_clock_0 = GLOBAL(LE1_outclock1);
HB1_q[4]_clock_1 = GLOBAL(LE1_outclock1);
HB1_q[4]_write_address = WR_ADDR(C1L52, C1L42, C1L32, C1L22, C1L12, C1L02, C1L91, C1L81, C1L71);
HB1_q[4]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB1_q[4] = MEMORY_SEGMENT(HB1_q[4]_data_in, HB1_q[4]_write_enable, HB1_q[4]_clock_0, HB1_q[4]_clock_1, , , , , VCC, HB1_q[4]_write_address, HB1_q[4]_read_address);


--J1L73Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[36]~reg0 at LC1_15_L3
--operation mode is normal

J1L73Q_lut_out = JB23_sload_path[36];
J1L73Q = DFFE(J1L73Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--Y1L634 is slaveregister:slaveregister_inst|i~5238 at LC2_15_L3
--operation mode is normal

Y1L634 = !B1L83Q & B1L93Q & J1L73Q;


--Y1_command_2_local[4] is slaveregister:slaveregister_inst|command_2_local[4] at LC9_16_L3
--operation mode is normal

Y1_command_2_local[4]_lut_out = RE1_MASTERHWDATA[4];
Y1_command_2_local[4] = DFFE(Y1_command_2_local[4]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L631);


--Y1L757 is slaveregister:slaveregister_inst|i~15519 at LC4_15_L3
--operation mode is normal

Y1L757 = B1L83Q & Y1_rx_dpr_radr_local[4] & B1L93Q # !B1L83Q & !B1L93Q & Y1_command_2_local[4];


--J1L5Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[4]~reg0 at LC7_15_L3
--operation mode is normal

J1L5Q_lut_out = JB23_sload_path[4];
J1L5Q = DFFE(J1L5Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--Y1_command_3_local[4] is slaveregister:slaveregister_inst|command_3_local[4] at LC10_7_L3
--operation mode is normal

Y1_command_3_local[4]_lut_out = RE1_MASTERHWDATA[4];
Y1_command_3_local[4] = DFFE(Y1_command_3_local[4]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L741);


--Y1_command_1_local[4] is slaveregister:slaveregister_inst|command_1_local[4] at LC5_7_L3
--operation mode is normal

Y1_command_1_local[4]_lut_out = RE1_MASTERHWDATA[4];
Y1_command_1_local[4] = DFFE(Y1_command_1_local[4]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L49);


--Y1L465 is slaveregister:slaveregister_inst|i~5708 at LC5_6_L3
--operation mode is normal

Y1L465 = B1L83Q & (B1L93Q # Y1_command_3_local[4]) # !B1L83Q & !B1L93Q & Y1_command_1_local[4];


--Y1_command_5_local[4] is slaveregister:slaveregister_inst|command_5_local[4] at LC5_16_L3
--operation mode is normal

Y1_command_5_local[4]_lut_out = RE1_MASTERHWDATA[4];
Y1_command_5_local[4] = DFFE(Y1_command_5_local[4]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L512);


--Y1L565 is slaveregister:slaveregister_inst|i~5709 at LC3_15_L3
--operation mode is normal

Y1L565 = Y1L465 & (Y1_command_5_local[4] # !B1L93Q) # !Y1L465 & B1L93Q & J1L5Q;


--Y1L265 is slaveregister:slaveregister_inst|i~5706 at LC6_15_L3
--operation mode is normal

Y1L265 = B1L73Q & (Y1L757 # B1L53Q) # !B1L73Q & !B1L53Q & Y1L565;


--Y1L857 is slaveregister:slaveregister_inst|i~15520 at LC8_15_L3
--operation mode is normal

Y1L857 = B1L83Q & (B1L93Q & JB8_q[4] # !B1L93Q & JB5_sload_path[4]);


--Y1L365 is slaveregister:slaveregister_inst|i~5707 at LC9_15_L3
--operation mode is normal

Y1L365 = Y1L265 & (Y1L857 # !B1L53Q) # !Y1L265 & B1L53Q & Y1L634;


--Q1L501Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[4]~reg0 at LC5_4_H4
--operation mode is normal

Q1L501Q_lut_out = JB92_sload_path[4];
Q1L501Q = DFFE(Q1L501Q_lut_out, GLOBAL(LE1_outclock0), , , Q1L641);


--Y1L957 is slaveregister:slaveregister_inst|i~15521 at LC6_16_K3
--operation mode is normal

Y1L957 = B1L83Q & Q1L501Q & !B1L93Q # !B1L83Q & B1L93Q & JB23_sload_path[36];


--J1L45Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[4]~reg0 at LC9_14_L3
--operation mode is normal

J1L45Q_lut_out = JB23_sload_path[4];
J1L45Q = DFFE(J1L45Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--Y1_com_ctrl_local[4] is slaveregister:slaveregister_inst|com_ctrl_local[4] at LC3_12_L3
--operation mode is normal

Y1_com_ctrl_local[4]_lut_out = RE1_MASTERHWDATA[4];
Y1_com_ctrl_local[4] = DFFE(Y1_com_ctrl_local[4]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L5);


--P1L701Q is hit_counter:inst_hit_counter|oneSPEcnt[4]~reg0 at LC7_13_L3
--operation mode is normal

P1L701Q_lut_out = JB82_sload_path[4];
P1L701Q = DFFE(P1L701Q_lut_out, GLOBAL(LE1_outclock0), , , P1L201);


--Y1L855 is slaveregister:slaveregister_inst|i~5702 at LC6_13_L3
--operation mode is normal

Y1L855 = B1L83Q & (Y1_com_ctrl_local[4] # B1L93Q) # !B1L83Q & P1L701Q & !B1L93Q;


--Y1L955 is slaveregister:slaveregister_inst|i~5703 at LC10_14_L3
--operation mode is normal

Y1L955 = Y1L855 & (Y1_tx_dpr_wadr_local[4] # !B1L93Q) # !Y1L855 & B1L93Q & J1L45Q;


--Q1L151Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[4]~reg0 at LC5_8_F4
--operation mode is normal

Q1L151Q_lut_out = JB03_sload_path[4];
Q1L151Q = DFFE(Q1L151Q_lut_out, GLOBAL(LE1_outclock0), , , Q1L641);


--Y1_command_0_local[4] is slaveregister:slaveregister_inst|command_0_local[4] at LC6_14_K3
--operation mode is normal

Y1_command_0_local[4]_lut_out = RE1_MASTERHWDATA[4];
Y1_command_0_local[4] = DFFE(Y1_command_0_local[4]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L96);


--Y1L655 is slaveregister:slaveregister_inst|i~5700 at LC7_16_K3
--operation mode is normal

Y1L655 = B1L93Q & (B1L83Q # JB23_sload_path[4]) # !B1L93Q & Y1_command_0_local[4] & !B1L83Q;


--Y1_command_4_local[4] is slaveregister:slaveregister_inst|command_4_local[4] at LC7_15_K3
--operation mode is normal

Y1_command_4_local[4]_lut_out = RE1_MASTERHWDATA[4];
Y1_command_4_local[4] = DFFE(Y1_command_4_local[4]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L481);


--Y1L755 is slaveregister:slaveregister_inst|i~5701 at LC2_15_K3
--operation mode is normal

Y1L755 = Y1L655 & (Y1_command_4_local[4] # !B1L83Q) # !Y1L655 & B1L83Q & Q1L151Q;


--Y1L455 is slaveregister:slaveregister_inst|i~5698 at LC10_15_K3
--operation mode is normal

Y1L455 = B1L73Q & (Y1L955 # B1L53Q) # !B1L73Q & !B1L53Q & Y1L755;


--J1L68Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[36]~reg0 at LC8_14_L3
--operation mode is normal

J1L68Q_lut_out = JB23_sload_path[36];
J1L68Q = DFFE(J1L68Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--P1L68Q is hit_counter:inst_hit_counter|multiSPEcnt[4]~reg0 at LC9_13_L3
--operation mode is normal

P1L68Q_lut_out = JB72_sload_path[4];
P1L68Q = DFFE(P1L68Q_lut_out, GLOBAL(LE1_outclock0), , , P1L201);


--Y1L065 is slaveregister:slaveregister_inst|i~5704 at LC5_14_L3
--operation mode is normal

Y1L065 = B1L93Q & (B1L83Q # J1L68Q) # !B1L93Q & !B1L83Q & P1L68Q;


--Y1L165 is slaveregister:slaveregister_inst|i~5705 at LC6_14_L3
--operation mode is normal

Y1L165 = Y1L065 & (MB1_inst16[4] # !B1L83Q) # !Y1L065 & TB1L7Q & B1L83Q;


--Y1L555 is slaveregister:slaveregister_inst|i~5699 at LC4_15_K3
--operation mode is normal

Y1L555 = Y1L455 & (Y1L165 # !B1L53Q) # !Y1L455 & B1L53Q & Y1L957;


--Y1L067 is slaveregister:slaveregister_inst|i~15522 at LC8_15_K3
--operation mode is normal

Y1L067 = Y1L365 & (B1L63Q # Y1L555) # !Y1L365 & !B1L63Q & Y1L555;


--Y1L296 is slaveregister:slaveregister_inst|i~5836 at LC5_15_K3
--operation mode is normal

Y1L296 = B1L54Q & (B1L74Q # Y1L067) # !B1L54Q & PE1_q[4] & !B1L74Q;


--HB2_q[4] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[4] at EC1_1_M3
HB2_q[4]_data_in = C2L6;
HB2_q[4]_write_enable = C2L62;
HB2_q[4]_clock_0 = GLOBAL(LE1_outclock1);
HB2_q[4]_clock_1 = GLOBAL(LE1_outclock1);
HB2_q[4]_write_address = WR_ADDR(C2L52, C2L42, C2L32, C2L22, C2L12, C2L02, C2L91, C2L81, C2L71);
HB2_q[4]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB2_q[4] = MEMORY_SEGMENT(HB2_q[4]_data_in, HB2_q[4]_write_enable, HB2_q[4]_clock_0, HB2_q[4]_clock_1, , , , , VCC, HB2_q[4]_write_address, HB2_q[4]_read_address);


--Y1L396 is slaveregister:slaveregister_inst|i~5837 at LC9_15_K3
--operation mode is normal

Y1L396 = Y1L296 & (HB2_q[4] # !B1L74Q) # !Y1L296 & HB1_q[4] & B1L74Q;


--PE1_q[5] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[5] at EC1_1_A3
PE1_q[5]_write_address = WR_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
PE1_q[5]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
PE1_q[5] = MEMORY_SEGMENT(, , , , , , , , , PE1_q[5]_write_address, PE1_q[5]_read_address);


--Y1L363 is slaveregister:slaveregister_inst|i1872~241 at LC7_4_A3
--operation mode is normal

Y1L363 = !B1L34Q & PE1_q[5];


--Y1_tx_dpr_wadr_local[5] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[5] at LC5_5_E3
--operation mode is normal

Y1_tx_dpr_wadr_local[5]_lut_out = !TB1L7Q & (Y1L093 & RE1_MASTERHWDATA[5] # !Y1L093 & Y1_tx_dpr_wadr_local[5]);
Y1_tx_dpr_wadr_local[5] = DFFE(Y1_tx_dpr_wadr_local[5]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L624 is slaveregister:slaveregister_inst|i~4543 at LC6_2_A3
--operation mode is normal

Y1L624 = Y1_tx_dpr_wadr_local[5] & Y1L727 & Y1L827 & !B1L53Q;


--Y1_rx_dpr_radr_local[5] is slaveregister:slaveregister_inst|rx_dpr_radr_local[5] at LC10_3_A3
--operation mode is normal

Y1_rx_dpr_radr_local[5]_lut_out = !TB1L7Q & (Y1L293 & RE1_MASTERHWDATA[5] # !Y1L293 & Y1_rx_dpr_radr_local[5]);
Y1_rx_dpr_radr_local[5] = DFFE(Y1_rx_dpr_radr_local[5]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L424 is slaveregister:slaveregister_inst|i~4541 at LC2_3_A3
--operation mode is normal

Y1L424 = Y1L731 & Y1L037 & Y1_rx_dpr_radr_local[5] & !B1L04Q;


--MB1_inst16[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[5] at LC3_2_I3
--operation mode is normal

MB1_inst16[5]_lut_out = JB71_q[5];
MB1_inst16[5] = DFFE(MB1_inst16[5]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst50);


--Y1L524 is slaveregister:slaveregister_inst|i~4542 at LC7_2_A3
--operation mode is normal

Y1L524 = MB1_inst16[5] & Y1L727 & Y1L827 & B1L53Q;


--Y1L324 is slaveregister:slaveregister_inst|i~4540 at LC10_2_A3
--operation mode is normal

Y1L324 = !B1L04Q & Y1L731 & JB8_q[5] & Y1L133;


--Y1L167 is slaveregister:slaveregister_inst|i~15523 at LC9_2_A3
--operation mode is normal

Y1L167 = Y1L624 # Y1L424 # Y1L324 # Y1L524;


--Y1L224 is slaveregister:slaveregister_inst|i~4539 at LC8_1_I3
--operation mode is normal

Y1L224 = Y1L167 # !Y1L204 & (RB1L221 # RB1L321);


--Y1L463 is slaveregister:slaveregister_inst|i1872~242 at LC8_4_A3
--operation mode is normal

Y1L463 = Y1L043 & (Y1L363 # Y1L224 & Y1L033);


--HB4_q[5] is flash_ADC:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[5] at EC1_1_G3
HB4_q[5]_data_in = N1L9;
HB4_q[5]_write_enable = N1L03;
HB4_q[5]_clock_0 = GLOBAL(LE1_outclock1);
HB4_q[5]_clock_1 = GLOBAL(LE1_outclock1);
HB4_q[5]_write_address = WR_ADDR(N1L92, N1L82, N1L72, N1L62, N1L52, N1L42, N1L32, N1L22, N1L12);
HB4_q[5]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB4_q[5] = MEMORY_SEGMENT(HB4_q[5]_data_in, HB4_q[5]_write_enable, HB4_q[5]_clock_0, HB4_q[5]_clock_1, , , , , VCC, HB4_q[5]_write_address, HB4_q[5]_read_address);


--Y1L563 is slaveregister:slaveregister_inst|i1872~243 at LC4_16_G3
--operation mode is normal

Y1L563 = Y1L237 & B1L64Q & Y1L104 & HB4_q[5];


--J1L83Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[37]~reg0 at LC3_6_A3
--operation mode is normal

J1L83Q_lut_out = JB23_sload_path[37];
J1L83Q = DFFE(J1L83Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--Y1L734 is slaveregister:slaveregister_inst|i~5241 at LC9_6_A3
--operation mode is normal

Y1L734 = !B1L83Q & B1L93Q & J1L83Q;


--Y1_command_2_local[5] is slaveregister:slaveregister_inst|command_2_local[5] at LC8_8_A3
--operation mode is normal

Y1_command_2_local[5]_lut_out = RE1_MASTERHWDATA[5];
Y1_command_2_local[5] = DFFE(Y1_command_2_local[5]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L631);


--Y1L267 is slaveregister:slaveregister_inst|i~15524 at LC1_4_A3
--operation mode is normal

Y1L267 = B1L83Q & Y1_rx_dpr_radr_local[5] & B1L93Q # !B1L83Q & Y1_command_2_local[5] & !B1L93Q;


--J1L6Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[5]~reg0 at LC7_6_A3
--operation mode is normal

J1L6Q_lut_out = JB23_sload_path[5];
J1L6Q = DFFE(J1L6Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--Y1_command_3_local[5] is slaveregister:slaveregister_inst|command_3_local[5] at LC7_16_A3
--operation mode is normal

Y1_command_3_local[5]_lut_out = RE1_MASTERHWDATA[5];
Y1_command_3_local[5] = DFFE(Y1_command_3_local[5]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L741);


--Y1_command_1_local[5] is slaveregister:slaveregister_inst|command_1_local[5] at LC6_7_A3
--operation mode is normal

Y1_command_1_local[5]_lut_out = RE1_MASTERHWDATA[5];
Y1_command_1_local[5] = DFFE(Y1_command_1_local[5]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L49);


--Y1L675 is slaveregister:slaveregister_inst|i~5720 at LC1_6_A3
--operation mode is normal

Y1L675 = B1L83Q & (Y1_command_3_local[5] # B1L93Q) # !B1L83Q & !B1L93Q & Y1_command_1_local[5];


--Y1_command_5_local[5] is slaveregister:slaveregister_inst|command_5_local[5] at LC5_9_A2
--operation mode is normal

Y1_command_5_local[5]_lut_out = RE1_MASTERHWDATA[5];
Y1_command_5_local[5] = DFFE(Y1_command_5_local[5]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L512);


--Y1L775 is slaveregister:slaveregister_inst|i~5721 at LC5_6_A3
--operation mode is normal

Y1L775 = Y1L675 & (Y1_command_5_local[5] # !B1L93Q) # !Y1L675 & B1L93Q & J1L6Q;


--Y1L475 is slaveregister:slaveregister_inst|i~5718 at LC4_6_A3
--operation mode is normal

Y1L475 = B1L73Q & (Y1L267 # B1L53Q) # !B1L73Q & !B1L53Q & Y1L775;


--Y1L367 is slaveregister:slaveregister_inst|i~15525 at LC10_6_A3
--operation mode is normal

Y1L367 = B1L83Q & (B1L93Q & JB8_q[5] # !B1L93Q & JB5_sload_path[5]);


--Y1L575 is slaveregister:slaveregister_inst|i~5719 at LC2_6_A3
--operation mode is normal

Y1L575 = Y1L475 & (Y1L367 # !B1L53Q) # !Y1L475 & Y1L734 & B1L53Q;


--Q1L601Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[5]~reg0 at LC7_4_H4
--operation mode is normal

Q1L601Q_lut_out = JB92_sload_path[5];
Q1L601Q = DFFE(Q1L601Q_lut_out, GLOBAL(LE1_outclock0), , , Q1L641);


--Y1L467 is slaveregister:slaveregister_inst|i~15526 at LC8_5_A3
--operation mode is normal

Y1L467 = B1L93Q & !B1L83Q & JB23_sload_path[37] # !B1L93Q & Q1L601Q & B1L83Q;


--J1L55Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[5]~reg0 at LC3_2_A3
--operation mode is normal

J1L55Q_lut_out = JB23_sload_path[5];
J1L55Q = DFFE(J1L55Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--Y1_com_ctrl_local[5] is slaveregister:slaveregister_inst|com_ctrl_local[5] at LC4_3_A3
--operation mode is normal

Y1_com_ctrl_local[5]_lut_out = RE1_MASTERHWDATA[5];
Y1_com_ctrl_local[5] = DFFE(Y1_com_ctrl_local[5]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L5);


--P1L801Q is hit_counter:inst_hit_counter|oneSPEcnt[5]~reg0 at LC8_4_M3
--operation mode is normal

P1L801Q_lut_out = JB82_sload_path[5];
P1L801Q = DFFE(P1L801Q_lut_out, GLOBAL(LE1_outclock0), , , P1L201);


--Y1L075 is slaveregister:slaveregister_inst|i~5714 at LC1_2_A3
--operation mode is normal

Y1L075 = B1L83Q & (B1L93Q # Y1_com_ctrl_local[5]) # !B1L83Q & !B1L93Q & P1L801Q;


--Y1L175 is slaveregister:slaveregister_inst|i~5715 at LC5_2_A3
--operation mode is normal

Y1L175 = Y1L075 & (Y1_tx_dpr_wadr_local[5] # !B1L93Q) # !Y1L075 & B1L93Q & J1L55Q;


--Q1L251Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[5]~reg0 at LC5_6_F4
--operation mode is normal

Q1L251Q_lut_out = JB03_sload_path[5];
Q1L251Q = DFFE(Q1L251Q_lut_out, GLOBAL(LE1_outclock0), , , Q1L641);


--Y1_command_0_local[5] is slaveregister:slaveregister_inst|command_0_local[5] at LC6_15_A3
--operation mode is normal

Y1_command_0_local[5]_lut_out = RE1_MASTERHWDATA[5];
Y1_command_0_local[5] = DFFE(Y1_command_0_local[5]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L96);


--Y1L865 is slaveregister:slaveregister_inst|i~5712 at LC7_5_A3
--operation mode is normal

Y1L865 = B1L93Q & (B1L83Q # JB23_sload_path[5]) # !B1L93Q & Y1_command_0_local[5] & !B1L83Q;


--Y1_command_4_local[5] is slaveregister:slaveregister_inst|command_4_local[5] at LC6_5_A3
--operation mode is normal

Y1_command_4_local[5]_lut_out = RE1_MASTERHWDATA[5];
Y1_command_4_local[5] = DFFE(Y1_command_4_local[5]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L481);


--Y1L965 is slaveregister:slaveregister_inst|i~5713 at LC4_5_A3
--operation mode is normal

Y1L965 = Y1L865 & (Y1_command_4_local[5] # !B1L83Q) # !Y1L865 & Q1L251Q & B1L83Q;


--Y1L665 is slaveregister:slaveregister_inst|i~5710 at LC1_5_A3
--operation mode is normal

Y1L665 = B1L73Q & (Y1L175 # B1L53Q) # !B1L73Q & !B1L53Q & Y1L965;


--RB1_dpr_radr[15] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[15] at LC6_14_I3
--operation mode is normal

RB1_dpr_radr[15]_lut_out = Y1_rx_dpr_radr_local[15];
RB1_dpr_radr[15] = DFFE(RB1_dpr_radr[15]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , Y1L6301Q);


--RB1_dpr_radr[14] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[14] at LC7_14_I3
--operation mode is normal

RB1_dpr_radr[14]_lut_out = Y1_rx_dpr_radr_local[14];
RB1_dpr_radr[14] = DFFE(RB1_dpr_radr[14]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , Y1L6301Q);


--RB1_dpr_wadr[14] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[14] at LC5_14_I3
--operation mode is normal

RB1_dpr_wadr[14]_lut_out = JB8_q[14];
RB1_dpr_wadr[14] = DFFE(RB1_dpr_wadr[14]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--RB1_dpr_wadr[15] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[15] at LC3_14_I3
--operation mode is normal

RB1_dpr_wadr[15]_lut_out = JB8_q[15];
RB1_dpr_wadr[15] = DFFE(RB1_dpr_wadr[15]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--RB1L63 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_1~152 at LC3_13_I3
--operation mode is normal

RB1L63 = RB1_dpr_wadr[15] & RB1_dpr_radr[15] & RB1_dpr_radr[14] & !RB1_dpr_wadr[14] # !RB1_dpr_wadr[15] & (RB1_dpr_radr[15] # RB1_dpr_radr[14] & !RB1_dpr_wadr[14]);


--RB1L73 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_1~153 at LC5_13_I3
--operation mode is normal

RB1L73 = RB1_dpr_wadr[15] & RB1_dpr_radr[15] & (RB1_dpr_radr[14] $ !RB1_dpr_wadr[14]) # !RB1_dpr_wadr[15] & !RB1_dpr_radr[15] & (RB1_dpr_radr[14] $ !RB1_dpr_wadr[14]);


--RB1_dpr_radr[13] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[13] at LC6_8_I1
--operation mode is normal

RB1_dpr_radr[13]_lut_out = Y1_rx_dpr_radr_local[13];
RB1_dpr_radr[13] = DFFE(RB1_dpr_radr[13]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , Y1L6301Q);


--RB1_dpr_wadr[13] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[13] at LC5_16_I1
--operation mode is normal

RB1_dpr_wadr[13]_lut_out = JB8_q[13];
RB1_dpr_wadr[13] = DFFE(RB1_dpr_wadr[13]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--RB1L53 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_1~9 at LC7_10_I1
--operation mode is normal

RB1L53 = RB1L63 # !RB1_dpr_wadr[13] & RB1_dpr_radr[13] & RB1L73;

--RB1L83 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_1~155 at LC7_10_I1
--operation mode is normal

RB1L83 = RB1L63 # !RB1_dpr_wadr[13] & RB1_dpr_radr[13] & RB1L73;


--RB1L811 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~336 at LC8_15_I1
--operation mode is normal

RB1L811 = RB1L321 # !RB1L53 & RB1L421 & !RB1L29;


--J1L78Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[37]~reg0 at LC10_1_I3
--operation mode is normal

J1L78Q_lut_out = JB23_sload_path[37];
J1L78Q = DFFE(J1L78Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--P1L78Q is hit_counter:inst_hit_counter|multiSPEcnt[5]~reg0 at LC7_8_M3
--operation mode is normal

P1L78Q_lut_out = JB72_sload_path[5];
P1L78Q = DFFE(P1L78Q_lut_out, GLOBAL(LE1_outclock0), , , P1L201);


--Y1L275 is slaveregister:slaveregister_inst|i~5716 at LC6_1_I3
--operation mode is normal

Y1L275 = B1L93Q & (B1L83Q # J1L78Q) # !B1L93Q & P1L78Q & !B1L83Q;


--Y1L375 is slaveregister:slaveregister_inst|i~5717 at LC5_1_I3
--operation mode is normal

Y1L375 = Y1L275 & (MB1_inst16[5] # !B1L83Q) # !Y1L275 & RB1L811 & B1L83Q;


--Y1L765 is slaveregister:slaveregister_inst|i~5711 at LC5_5_A3
--operation mode is normal

Y1L765 = Y1L665 & (Y1L375 # !B1L53Q) # !Y1L665 & B1L53Q & Y1L467;


--Y1L567 is slaveregister:slaveregister_inst|i~15527 at LC3_5_A3
--operation mode is normal

Y1L567 = Y1L575 & (B1L63Q # Y1L765) # !Y1L575 & !B1L63Q & Y1L765;


--HB1_q[5] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[5] at EC3_1_N3
HB1_q[5]_data_in = C1L5;
HB1_q[5]_write_enable = C1L62;
HB1_q[5]_clock_0 = GLOBAL(LE1_outclock1);
HB1_q[5]_clock_1 = GLOBAL(LE1_outclock1);
HB1_q[5]_write_address = WR_ADDR(C1L52, C1L42, C1L32, C1L22, C1L12, C1L02, C1L91, C1L81, C1L71);
HB1_q[5]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB1_q[5] = MEMORY_SEGMENT(HB1_q[5]_data_in, HB1_q[5]_write_enable, HB1_q[5]_clock_0, HB1_q[5]_clock_1, , , , , VCC, HB1_q[5]_write_address, HB1_q[5]_read_address);


--Y1L496 is slaveregister:slaveregister_inst|i~5838 at LC9_5_A3
--operation mode is normal

Y1L496 = B1L74Q & (B1L54Q # HB1_q[5]) # !B1L74Q & !B1L54Q & PE1_q[5];


--HB2_q[5] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[5] at EC3_1_M3
HB2_q[5]_data_in = C2L5;
HB2_q[5]_write_enable = C2L62;
HB2_q[5]_clock_0 = GLOBAL(LE1_outclock1);
HB2_q[5]_clock_1 = GLOBAL(LE1_outclock1);
HB2_q[5]_write_address = WR_ADDR(C2L52, C2L42, C2L32, C2L22, C2L12, C2L02, C2L91, C2L81, C2L71);
HB2_q[5]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB2_q[5] = MEMORY_SEGMENT(HB2_q[5]_data_in, HB2_q[5]_write_enable, HB2_q[5]_clock_0, HB2_q[5]_clock_1, , , , , VCC, HB2_q[5]_write_address, HB2_q[5]_read_address);


--Y1L596 is slaveregister:slaveregister_inst|i~5839 at LC10_5_A3
--operation mode is normal

Y1L596 = Y1L496 & (HB2_q[5] # !B1L54Q) # !Y1L496 & B1L54Q & Y1L567;


--HB4_q[6] is flash_ADC:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[6] at EC4_1_E3
HB4_q[6]_data_in = N1L8;
HB4_q[6]_write_enable = N1L03;
HB4_q[6]_clock_0 = GLOBAL(LE1_outclock1);
HB4_q[6]_clock_1 = GLOBAL(LE1_outclock1);
HB4_q[6]_write_address = WR_ADDR(N1L92, N1L82, N1L72, N1L62, N1L52, N1L42, N1L32, N1L22, N1L12);
HB4_q[6]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB4_q[6] = MEMORY_SEGMENT(HB4_q[6]_data_in, HB4_q[6]_write_enable, HB4_q[6]_clock_0, HB4_q[6]_clock_1, , , , , VCC, HB4_q[6]_write_address, HB4_q[6]_read_address);


--Y1L063 is slaveregister:slaveregister_inst|i1871~431 at LC7_6_E3
--operation mode is normal

Y1L063 = Y1L104 & Y1L237 & B1L64Q & HB4_q[6];


--HB1_q[6] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[6] at EC2_1_N3
HB1_q[6]_data_in = C1L4;
HB1_q[6]_write_enable = C1L62;
HB1_q[6]_clock_0 = GLOBAL(LE1_outclock1);
HB1_q[6]_clock_1 = GLOBAL(LE1_outclock1);
HB1_q[6]_write_address = WR_ADDR(C1L52, C1L42, C1L32, C1L22, C1L12, C1L02, C1L91, C1L81, C1L71);
HB1_q[6]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB1_q[6] = MEMORY_SEGMENT(HB1_q[6]_data_in, HB1_q[6]_write_enable, HB1_q[6]_clock_0, HB1_q[6]_clock_1, , , , , VCC, HB1_q[6]_write_address, HB1_q[6]_read_address);


--J1L93Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[38]~reg0 at LC4_6_L3
--operation mode is normal

J1L93Q_lut_out = JB23_sload_path[38];
J1L93Q = DFFE(J1L93Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--Y1L834 is slaveregister:slaveregister_inst|i~5244 at LC3_6_L3
--operation mode is normal

Y1L834 = B1L93Q & !B1L83Q & J1L93Q;


--Y1_rx_dpr_radr_local[6] is slaveregister:slaveregister_inst|rx_dpr_radr_local[6] at LC6_8_L3
--operation mode is normal

Y1_rx_dpr_radr_local[6]_lut_out = !TB1L7Q & (Y1L293 & RE1_MASTERHWDATA[6] # !Y1L293 & Y1_rx_dpr_radr_local[6]);
Y1_rx_dpr_radr_local[6] = DFFE(Y1_rx_dpr_radr_local[6]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1_command_2_local[6] is slaveregister:slaveregister_inst|command_2_local[6] at LC4_5_L3
--operation mode is normal

Y1_command_2_local[6]_lut_out = RE1_MASTERHWDATA[6];
Y1_command_2_local[6] = DFFE(Y1_command_2_local[6]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L631);


--Y1L667 is slaveregister:slaveregister_inst|i~15528 at LC9_6_L3
--operation mode is normal

Y1L667 = B1L93Q & B1L83Q & Y1_rx_dpr_radr_local[6] # !B1L93Q & !B1L83Q & Y1_command_2_local[6];


--J1L7Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[6]~reg0 at LC8_6_L3
--operation mode is normal

J1L7Q_lut_out = JB23_sload_path[6];
J1L7Q = DFFE(J1L7Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--Y1_command_3_local[6] is slaveregister:slaveregister_inst|command_3_local[6] at LC9_7_L3
--operation mode is normal

Y1_command_3_local[6]_lut_out = RE1_MASTERHWDATA[6];
Y1_command_3_local[6] = DFFE(Y1_command_3_local[6]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L741);


--Y1_command_1_local[6] is slaveregister:slaveregister_inst|command_1_local[6] at LC6_7_L3
--operation mode is normal

Y1_command_1_local[6]_lut_out = RE1_MASTERHWDATA[6];
Y1_command_1_local[6] = DFFE(Y1_command_1_local[6]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L49);


--Y1L885 is slaveregister:slaveregister_inst|i~5732 at LC10_6_L3
--operation mode is normal

Y1L885 = B1L83Q & (B1L93Q # Y1_command_3_local[6]) # !B1L83Q & !B1L93Q & Y1_command_1_local[6];


--Y1_command_5_local[6] is slaveregister:slaveregister_inst|command_5_local[6] at LC7_6_L3
--operation mode is normal

Y1_command_5_local[6]_lut_out = RE1_MASTERHWDATA[6];
Y1_command_5_local[6] = DFFE(Y1_command_5_local[6]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L512);


--Y1L985 is slaveregister:slaveregister_inst|i~5733 at LC2_6_L3
--operation mode is normal

Y1L985 = Y1L885 & (Y1_command_5_local[6] # !B1L93Q) # !Y1L885 & B1L93Q & J1L7Q;


--Y1L685 is slaveregister:slaveregister_inst|i~5730 at LC3_5_L3
--operation mode is normal

Y1L685 = B1L73Q & (B1L53Q # Y1L667) # !B1L73Q & !B1L53Q & Y1L985;


--Y1L767 is slaveregister:slaveregister_inst|i~15529 at LC6_6_L3
--operation mode is normal

Y1L767 = B1L83Q & (B1L93Q & JB8_q[6] # !B1L93Q & JB5_sload_path[6]);


--Y1L785 is slaveregister:slaveregister_inst|i~5731 at LC9_5_L3
--operation mode is normal

Y1L785 = Y1L685 & (Y1L767 # !B1L53Q) # !Y1L685 & B1L53Q & Y1L834;


--Q1L701Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[6]~reg0 at LC9_4_H4
--operation mode is normal

Q1L701Q_lut_out = JB92_sload_path[6];
Q1L701Q = DFFE(Q1L701Q_lut_out, GLOBAL(LE1_outclock0), , , Q1L641);


--Y1L867 is slaveregister:slaveregister_inst|i~15530 at LC6_10_K3
--operation mode is normal

Y1L867 = B1L83Q & !B1L93Q & Q1L701Q # !B1L83Q & B1L93Q & JB23_sload_path[38];


--J1L65Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[6]~reg0 at LC7_3_L3
--operation mode is normal

J1L65Q_lut_out = JB23_sload_path[6];
J1L65Q = DFFE(J1L65Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--Y1_com_ctrl_local[6] is slaveregister:slaveregister_inst|com_ctrl_local[6] at LC10_3_L3
--operation mode is normal

Y1_com_ctrl_local[6]_lut_out = RE1_MASTERHWDATA[6];
Y1_com_ctrl_local[6] = DFFE(Y1_com_ctrl_local[6]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L5);


--P1L901Q is hit_counter:inst_hit_counter|oneSPEcnt[6]~reg0 at LC5_2_M3
--operation mode is normal

P1L901Q_lut_out = JB82_sload_path[6];
P1L901Q = DFFE(P1L901Q_lut_out, GLOBAL(LE1_outclock0), , , P1L201);


--Y1L285 is slaveregister:slaveregister_inst|i~5726 at LC9_3_L3
--operation mode is normal

Y1L285 = B1L83Q & (Y1_com_ctrl_local[6] # B1L93Q) # !B1L83Q & !B1L93Q & P1L901Q;


--Y1_tx_dpr_wadr_local[6] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[6] at LC3_8_L3
--operation mode is normal

Y1_tx_dpr_wadr_local[6]_lut_out = !TB1L7Q & (Y1L093 & RE1_MASTERHWDATA[6] # !Y1L093 & Y1_tx_dpr_wadr_local[6]);
Y1_tx_dpr_wadr_local[6] = DFFE(Y1_tx_dpr_wadr_local[6]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L385 is slaveregister:slaveregister_inst|i~5727 at LC1_3_L3
--operation mode is normal

Y1L385 = Y1L285 & (Y1_tx_dpr_wadr_local[6] # !B1L93Q) # !Y1L285 & B1L93Q & J1L65Q;


--Q1L351Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[6]~reg0 at LC6_8_F4
--operation mode is normal

Q1L351Q_lut_out = JB03_sload_path[6];
Q1L351Q = DFFE(Q1L351Q_lut_out, GLOBAL(LE1_outclock0), , , Q1L641);


--Y1_command_0_local[6] is slaveregister:slaveregister_inst|command_0_local[6] at LC6_5_L3
--operation mode is normal

Y1_command_0_local[6]_lut_out = RE1_MASTERHWDATA[6];
Y1_command_0_local[6] = DFFE(Y1_command_0_local[6]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L96);


--Y1L085 is slaveregister:slaveregister_inst|i~5724 at LC7_5_L3
--operation mode is normal

Y1L085 = B1L93Q & (B1L83Q # JB23_sload_path[6]) # !B1L93Q & !B1L83Q & Y1_command_0_local[6];


--Y1_command_4_local[6] is slaveregister:slaveregister_inst|command_4_local[6] at LC6_4_L3
--operation mode is normal

Y1_command_4_local[6]_lut_out = RE1_MASTERHWDATA[6];
Y1_command_4_local[6] = DFFE(Y1_command_4_local[6]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L481);


--Y1L185 is slaveregister:slaveregister_inst|i~5725 at LC2_4_L3
--operation mode is normal

Y1L185 = Y1L085 & (Y1_command_4_local[6] # !B1L83Q) # !Y1L085 & B1L83Q & Q1L351Q;


--Y1L875 is slaveregister:slaveregister_inst|i~5722 at LC1_4_L3
--operation mode is normal

Y1L875 = B1L73Q & (Y1L385 # B1L53Q) # !B1L73Q & !B1L53Q & Y1L185;


--KB1_COM_ON is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|COM_ON at LC8_3_H3
--operation mode is normal

KB1_COM_ON_lut_out = !NB1L81Q & (KB1L91 # KB1L02 & KB1_COM_OFF);
KB1_COM_ON = DFFE(KB1_COM_ON_lut_out, GLOBAL(LE1_outclock0), , , );


--J1L88Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[38]~reg0 at LC5_2_L3
--operation mode is normal

J1L88Q_lut_out = JB23_sload_path[38];
J1L88Q = DFFE(J1L88Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--P1L88Q is hit_counter:inst_hit_counter|multiSPEcnt[6]~reg0 at LC10_8_M3
--operation mode is normal

P1L88Q_lut_out = JB72_sload_path[6];
P1L88Q = DFFE(P1L88Q_lut_out, GLOBAL(LE1_outclock0), , , P1L201);


--Y1L485 is slaveregister:slaveregister_inst|i~5728 at LC1_2_L3
--operation mode is normal

Y1L485 = B1L93Q & (B1L83Q # J1L88Q) # !B1L93Q & P1L88Q & !B1L83Q;


--MB1_inst16[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[6] at LC6_10_L3
--operation mode is normal

MB1_inst16[6]_lut_out = JB71_q[6];
MB1_inst16[6] = DFFE(MB1_inst16[6]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst50);


--Y1L585 is slaveregister:slaveregister_inst|i~5729 at LC9_2_L3
--operation mode is normal

Y1L585 = Y1L485 & (MB1_inst16[6] # !B1L83Q) # !Y1L485 & KB1_COM_ON & B1L83Q;


--Y1L975 is slaveregister:slaveregister_inst|i~5723 at LC5_4_L3
--operation mode is normal

Y1L975 = Y1L875 & (Y1L585 # !B1L53Q) # !Y1L875 & B1L53Q & Y1L867;


--Y1L967 is slaveregister:slaveregister_inst|i~15531 at LC4_4_L3
--operation mode is normal

Y1L967 = Y1L785 & (B1L63Q # Y1L975) # !Y1L785 & !B1L63Q & Y1L975;


--PE1_q[6] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[6] at EC6_1_A3
PE1_q[6]_write_address = WR_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
PE1_q[6]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
PE1_q[6] = MEMORY_SEGMENT(, , , , , , , , , PE1_q[6]_write_address, PE1_q[6]_read_address);


--Y1L696 is slaveregister:slaveregister_inst|i~5840 at LC8_4_L3
--operation mode is normal

Y1L696 = B1L54Q & (B1L74Q # Y1L967) # !B1L54Q & !B1L74Q & PE1_q[6];


--HB2_q[6] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[6] at EC1_1_L3
HB2_q[6]_data_in = C2L4;
HB2_q[6]_write_enable = C2L62;
HB2_q[6]_clock_0 = GLOBAL(LE1_outclock1);
HB2_q[6]_clock_1 = GLOBAL(LE1_outclock1);
HB2_q[6]_write_address = WR_ADDR(C2L52, C2L42, C2L32, C2L22, C2L12, C2L02, C2L91, C2L81, C2L71);
HB2_q[6]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB2_q[6] = MEMORY_SEGMENT(HB2_q[6]_data_in, HB2_q[6]_write_enable, HB2_q[6]_clock_0, HB2_q[6]_clock_1, , , , , VCC, HB2_q[6]_write_address, HB2_q[6]_read_address);


--Y1L796 is slaveregister:slaveregister_inst|i~5841 at LC10_4_L3
--operation mode is normal

Y1L796 = Y1L696 & (HB2_q[6] # !B1L74Q) # !Y1L696 & B1L74Q & HB1_q[6];


--PE1_q[7] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[7] at EC14_1_A3
PE1_q[7]_write_address = WR_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
PE1_q[7]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
PE1_q[7] = MEMORY_SEGMENT(, , , , , , , , , PE1_q[7]_write_address, PE1_q[7]_read_address);


--Y1L077 is slaveregister:slaveregister_inst|i~15532 at LC3_4_E3
--operation mode is normal

Y1L077 = !B1L34Q & PE1_q[7];


--Y1_tx_dpr_wadr_local[7] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[7] at LC7_5_E3
--operation mode is normal

Y1_tx_dpr_wadr_local[7]_lut_out = !TB1L7Q & (Y1L093 & RE1_MASTERHWDATA[7] # !Y1L093 & Y1_tx_dpr_wadr_local[7]);
Y1_tx_dpr_wadr_local[7] = DFFE(Y1_tx_dpr_wadr_local[7]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L177 is slaveregister:slaveregister_inst|i~15533 at LC4_12_E3
--operation mode is normal

Y1L177 = Y1L727 & !B1L53Q & Y1_tx_dpr_wadr_local[7] & Y1L827;


--Y1_rx_dpr_radr_local[7] is slaveregister:slaveregister_inst|rx_dpr_radr_local[7] at LC5_7_E3
--operation mode is normal

Y1_rx_dpr_radr_local[7]_lut_out = !TB1L7Q & (Y1L293 & RE1_MASTERHWDATA[7] # !Y1L293 & Y1_rx_dpr_radr_local[7]);
Y1_rx_dpr_radr_local[7] = DFFE(Y1_rx_dpr_radr_local[7]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L277 is slaveregister:slaveregister_inst|i~15534 at LC6_12_E3
--operation mode is normal

Y1L277 = Y1L037 & Y1_rx_dpr_radr_local[7] & !B1L04Q & Y1L731;


--MB1_inst16[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[7] at LC5_8_E3
--operation mode is normal

MB1_inst16[7]_lut_out = JB71_q[7];
MB1_inst16[7] = DFFE(MB1_inst16[7]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst50);


--Y1L377 is slaveregister:slaveregister_inst|i~15535 at LC10_12_E3
--operation mode is normal

Y1L377 = B1L53Q & MB1_inst16[7] & Y1L727 & Y1L827;


--Y1L477 is slaveregister:slaveregister_inst|i~15536 at LC9_12_E3
--operation mode is normal

Y1L477 = Y1L133 & Y1L731 & !B1L04Q & JB8_q[7];


--Y1L577 is slaveregister:slaveregister_inst|i~15537 at LC2_12_E3
--operation mode is normal

Y1L577 = Y1L177 # Y1L277 # Y1L477 # Y1L377;


--Y1L853 is slaveregister:slaveregister_inst|i1870~256 at LC3_3_E3
--operation mode is normal

Y1L853 = Y1L043 & (Y1L077 # Y1L577 & Y1L033);


--HB4_q[7] is flash_ADC:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[7] at EC1_1_E3
HB4_q[7]_data_in = N1L7;
HB4_q[7]_write_enable = N1L03;
HB4_q[7]_clock_0 = GLOBAL(LE1_outclock1);
HB4_q[7]_clock_1 = GLOBAL(LE1_outclock1);
HB4_q[7]_write_address = WR_ADDR(N1L92, N1L82, N1L72, N1L62, N1L52, N1L42, N1L32, N1L22, N1L12);
HB4_q[7]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB4_q[7] = MEMORY_SEGMENT(HB4_q[7]_data_in, HB4_q[7]_write_enable, HB4_q[7]_clock_0, HB4_q[7]_clock_1, , , , , VCC, HB4_q[7]_write_address, HB4_q[7]_read_address);


--Y1L953 is slaveregister:slaveregister_inst|i1870~257 at LC3_16_E3
--operation mode is normal

Y1L953 = Y1L237 & B1L64Q & Y1L104 & HB4_q[7];


--J1L98Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[39]~reg0 at LC5_15_E3
--operation mode is normal

J1L98Q_lut_out = JB23_sload_path[39];
J1L98Q = DFFE(J1L98Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--P1L98Q is hit_counter:inst_hit_counter|multiSPEcnt[7]~reg0 at LC5_10_M3
--operation mode is normal

P1L98Q_lut_out = JB72_sload_path[7];
P1L98Q = DFFE(P1L98Q_lut_out, GLOBAL(LE1_outclock0), , , P1L201);


--Y1L677 is slaveregister:slaveregister_inst|i~15538 at LC10_15_E3
--operation mode is normal

Y1L677 = P1L98Q & (J1L98Q # !B1L93Q) # !P1L98Q & B1L93Q & J1L98Q;


--Y1L777 is slaveregister:slaveregister_inst|i~15539 at LC8_15_E3
--operation mode is normal

Y1L777 = B1L83Q & MB1_inst16[7] & B1L93Q # !B1L83Q & Y1L677;


--J1L04Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[39]~reg0 at LC7_15_E3
--operation mode is normal

J1L04Q_lut_out = JB23_sload_path[39];
J1L04Q = DFFE(J1L04Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--Y1L934 is slaveregister:slaveregister_inst|i~5247 at LC6_15_E3
--operation mode is normal

Y1L934 = !B1L83Q & B1L93Q & J1L04Q;


--Q1L801Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[7]~reg0 at LC6_4_H4
--operation mode is normal

Q1L801Q_lut_out = JB92_sload_path[7];
Q1L801Q = DFFE(Q1L801Q_lut_out, GLOBAL(LE1_outclock0), , , Q1L641);


--Y1L877 is slaveregister:slaveregister_inst|i~15540 at LC9_15_E3
--operation mode is normal

Y1L877 = B1L83Q & Q1L801Q & !B1L93Q # !B1L83Q & B1L93Q & JB23_sload_path[39];


--Y1L895 is slaveregister:slaveregister_inst|i~5742 at LC3_15_E3
--operation mode is normal

Y1L895 = B1L63Q & (B1L73Q # Y1L934) # !B1L63Q & !B1L73Q & Y1L877;


--Y1L977 is slaveregister:slaveregister_inst|i~15541 at LC4_15_E3
--operation mode is normal

Y1L977 = B1L83Q & (B1L93Q & JB8_q[7] # !B1L93Q & JB5_sload_path[7]);


--Y1L995 is slaveregister:slaveregister_inst|i~5743 at LC2_15_E3
--operation mode is normal

Y1L995 = Y1L895 & (Y1L977 # !B1L73Q) # !Y1L895 & Y1L777 & B1L73Q;


--J1L75Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[7]~reg0 at LC5_12_E3
--operation mode is normal

J1L75Q_lut_out = JB23_sload_path[7];
J1L75Q = DFFE(J1L75Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--Y1_com_ctrl_local[7] is slaveregister:slaveregister_inst|com_ctrl_local[7] at LC3_8_E3
--operation mode is normal

Y1_com_ctrl_local[7]_lut_out = RE1_MASTERHWDATA[7];
Y1_com_ctrl_local[7] = DFFE(Y1_com_ctrl_local[7]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L5);


--P1L011Q is hit_counter:inst_hit_counter|oneSPEcnt[7]~reg0 at LC7_4_M3
--operation mode is normal

P1L011Q_lut_out = JB82_sload_path[7];
P1L011Q = DFFE(P1L011Q_lut_out, GLOBAL(LE1_outclock0), , , P1L201);


--Y1L695 is slaveregister:slaveregister_inst|i~5740 at LC3_12_E3
--operation mode is normal

Y1L695 = B1L83Q & (Y1_com_ctrl_local[7] # B1L93Q) # !B1L83Q & P1L011Q & !B1L93Q;


--Y1L795 is slaveregister:slaveregister_inst|i~5741 at LC8_12_E3
--operation mode is normal

Y1L795 = Y1L695 & (Y1_tx_dpr_wadr_local[7] # !B1L93Q) # !Y1L695 & B1L93Q & J1L75Q;


--Y1_command_3_local[7] is slaveregister:slaveregister_inst|command_3_local[7] at LC4_13_E3
--operation mode is normal

Y1_command_3_local[7]_lut_out = RE1_MASTERHWDATA[7];
Y1_command_3_local[7] = DFFE(Y1_command_3_local[7]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L741);


--J1L8Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[7]~reg0 at LC7_14_E3
--operation mode is normal

J1L8Q_lut_out = JB23_sload_path[7];
J1L8Q = DFFE(J1L8Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--Y1_command_1_local[7] is slaveregister:slaveregister_inst|command_1_local[7] at LC3_14_E3
--operation mode is normal

Y1_command_1_local[7]_lut_out = RE1_MASTERHWDATA[7];
Y1_command_1_local[7] = DFFE(Y1_command_1_local[7]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L49);


--Y1L495 is slaveregister:slaveregister_inst|i~5738 at LC2_14_E3
--operation mode is normal

Y1L495 = B1L93Q & (B1L83Q # J1L8Q) # !B1L93Q & Y1_command_1_local[7] & !B1L83Q;


--Y1_command_5_local[7] is slaveregister:slaveregister_inst|command_5_local[7] at LC1_12_E3
--operation mode is normal

Y1_command_5_local[7]_lut_out = RE1_MASTERHWDATA[7];
Y1_command_5_local[7] = DFFE(Y1_command_5_local[7]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L512);


--Y1L595 is slaveregister:slaveregister_inst|i~5739 at LC5_13_E3
--operation mode is normal

Y1L595 = Y1L495 & (Y1_command_5_local[7] # !B1L83Q) # !Y1L495 & Y1_command_3_local[7] & B1L83Q;


--Q1L451Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[7]~reg0 at LC3_6_F4
--operation mode is normal

Q1L451Q_lut_out = JB03_sload_path[7];
Q1L451Q = DFFE(Q1L451Q_lut_out, GLOBAL(LE1_outclock0), , , Q1L641);


--Y1_command_0_local[7] is slaveregister:slaveregister_inst|command_0_local[7] at LC7_13_E3
--operation mode is normal

Y1_command_0_local[7]_lut_out = RE1_MASTERHWDATA[7];
Y1_command_0_local[7] = DFFE(Y1_command_0_local[7]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L96);


--Y1L295 is slaveregister:slaveregister_inst|i~5736 at LC3_13_E3
--operation mode is normal

Y1L295 = B1L93Q & (B1L83Q # JB23_sload_path[7]) # !B1L93Q & Y1_command_0_local[7] & !B1L83Q;


--Y1_command_4_local[7] is slaveregister:slaveregister_inst|command_4_local[7] at LC3_5_E3
--operation mode is normal

Y1_command_4_local[7]_lut_out = RE1_MASTERHWDATA[7];
Y1_command_4_local[7] = DFFE(Y1_command_4_local[7]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L481);


--Y1L395 is slaveregister:slaveregister_inst|i~5737 at LC8_13_E3
--operation mode is normal

Y1L395 = Y1L295 & (Y1_command_4_local[7] # !B1L83Q) # !Y1L295 & B1L83Q & Q1L451Q;


--Y1L095 is slaveregister:slaveregister_inst|i~5734 at LC10_13_E3
--operation mode is normal

Y1L095 = B1L63Q & (B1L73Q # Y1L595) # !B1L63Q & !B1L73Q & Y1L395;


--Y1_command_2_local[7] is slaveregister:slaveregister_inst|command_2_local[7] at LC7_7_E3
--operation mode is normal

Y1_command_2_local[7]_lut_out = RE1_MASTERHWDATA[7];
Y1_command_2_local[7] = DFFE(Y1_command_2_local[7]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L631);


--Y1L087 is slaveregister:slaveregister_inst|i~15542 at LC9_13_E3
--operation mode is normal

Y1L087 = B1L83Q & Y1_rx_dpr_radr_local[7] & B1L93Q # !B1L83Q & Y1_command_2_local[7] & !B1L93Q;


--Y1L195 is slaveregister:slaveregister_inst|i~5735 at LC6_13_E3
--operation mode is normal

Y1L195 = Y1L095 & (Y1L087 # !B1L73Q) # !Y1L095 & B1L73Q & Y1L795;


--Y1L187 is slaveregister:slaveregister_inst|i~15543 at LC1_15_E3
--operation mode is normal

Y1L187 = Y1L195 & (Y1L995 # !B1L53Q) # !Y1L195 & B1L53Q & Y1L995;


--HB1_q[7] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[7] at EC4_1_N3
HB1_q[7]_data_in = C1L3;
HB1_q[7]_write_enable = C1L62;
HB1_q[7]_clock_0 = GLOBAL(LE1_outclock1);
HB1_q[7]_clock_1 = GLOBAL(LE1_outclock1);
HB1_q[7]_write_address = WR_ADDR(C1L52, C1L42, C1L32, C1L22, C1L12, C1L02, C1L91, C1L81, C1L71);
HB1_q[7]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB1_q[7] = MEMORY_SEGMENT(HB1_q[7]_data_in, HB1_q[7]_write_enable, HB1_q[7]_clock_0, HB1_q[7]_clock_1, , , , , VCC, HB1_q[7]_write_address, HB1_q[7]_read_address);


--Y1L896 is slaveregister:slaveregister_inst|i~5842 at LC7_16_E3
--operation mode is normal

Y1L896 = B1L74Q & (B1L54Q # HB1_q[7]) # !B1L74Q & !B1L54Q & PE1_q[7];


--HB2_q[7] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[7] at EC4_1_L3
HB2_q[7]_data_in = C2L3;
HB2_q[7]_write_enable = C2L62;
HB2_q[7]_clock_0 = GLOBAL(LE1_outclock1);
HB2_q[7]_clock_1 = GLOBAL(LE1_outclock1);
HB2_q[7]_write_address = WR_ADDR(C2L52, C2L42, C2L32, C2L22, C2L12, C2L02, C2L91, C2L81, C2L71);
HB2_q[7]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB2_q[7] = MEMORY_SEGMENT(HB2_q[7]_data_in, HB2_q[7]_write_enable, HB2_q[7]_clock_0, HB2_q[7]_clock_1, , , , , VCC, HB2_q[7]_write_address, HB2_q[7]_read_address);


--Y1L996 is slaveregister:slaveregister_inst|i~5843 at LC5_16_E3
--operation mode is normal

Y1L996 = Y1L896 & (HB2_q[7] # !B1L54Q) # !Y1L896 & B1L54Q & Y1L187;


--PE1_q[8] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[8] at EC9_1_A3
PE1_q[8]_write_address = WR_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
PE1_q[8]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
PE1_q[8] = MEMORY_SEGMENT(, , , , , , , , , PE1_q[8]_write_address, PE1_q[8]_read_address);


--Y1L287 is slaveregister:slaveregister_inst|i~15544 at LC4_4_A3
--operation mode is normal

Y1L287 = !B1L34Q & PE1_q[8];


--Y1_tx_dpr_wadr_local[8] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[8] at LC3_7_E3
--operation mode is normal

Y1_tx_dpr_wadr_local[8]_lut_out = !TB1L7Q & (Y1L093 & RE1_MASTERHWDATA[8] # !Y1L093 & Y1_tx_dpr_wadr_local[8]);
Y1_tx_dpr_wadr_local[8] = DFFE(Y1_tx_dpr_wadr_local[8]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L387 is slaveregister:slaveregister_inst|i~15545 at LC7_2_K3
--operation mode is normal

Y1L387 = Y1_tx_dpr_wadr_local[8] & !B1L53Q & Y1L727 & Y1L827;


--Y1_rx_dpr_radr_local[8] is slaveregister:slaveregister_inst|rx_dpr_radr_local[8] at LC3_16_I1
--operation mode is normal

Y1_rx_dpr_radr_local[8]_lut_out = !TB1L7Q & (Y1L293 & RE1_MASTERHWDATA[8] # !Y1L293 & Y1_rx_dpr_radr_local[8]);
Y1_rx_dpr_radr_local[8] = DFFE(Y1_rx_dpr_radr_local[8]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L487 is slaveregister:slaveregister_inst|i~15546 at LC3_4_I3
--operation mode is normal

Y1L487 = Y1_rx_dpr_radr_local[8] & Y1L037 & !B1L04Q & Y1L731;


--MB1_inst16[8] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[8] at LC5_11_H3
--operation mode is normal

MB1_inst16[8]_lut_out = JB71_q[8];
MB1_inst16[8] = DFFE(MB1_inst16[8]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst50);


--Y1L587 is slaveregister:slaveregister_inst|i~15547 at LC4_2_K3
--operation mode is normal

Y1L587 = MB1_inst16[8] & Y1L827 & Y1L727 & B1L53Q;


--Y1L687 is slaveregister:slaveregister_inst|i~15548 at LC4_2_L3
--operation mode is normal

Y1L687 = !B1L04Q & Y1L133 & Y1L731 & JB8_q[8];


--Y1L787 is slaveregister:slaveregister_inst|i~15549 at LC3_2_K3
--operation mode is normal

Y1L787 = Y1L587 # Y1L487 # Y1L687 # Y1L387;


--Y1L653 is slaveregister:slaveregister_inst|i1869~256 at LC6_4_A3
--operation mode is normal

Y1L653 = Y1L043 & (Y1L287 # Y1L787 & Y1L033);


--HB4_q[8] is flash_ADC:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[8] at EC3_1_G3
HB4_q[8]_data_in = N1L6;
HB4_q[8]_write_enable = N1L03;
HB4_q[8]_clock_0 = GLOBAL(LE1_outclock1);
HB4_q[8]_clock_1 = GLOBAL(LE1_outclock1);
HB4_q[8]_write_address = WR_ADDR(N1L92, N1L82, N1L72, N1L62, N1L52, N1L42, N1L32, N1L22, N1L12);
HB4_q[8]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB4_q[8] = MEMORY_SEGMENT(HB4_q[8]_data_in, HB4_q[8]_write_enable, HB4_q[8]_clock_0, HB4_q[8]_clock_1, , , , , VCC, HB4_q[8]_write_address, HB4_q[8]_read_address);


--Y1L753 is slaveregister:slaveregister_inst|i1869~257 at LC5_5_G3
--operation mode is normal

Y1L753 = Y1L104 & Y1L237 & B1L64Q & HB4_q[8];


--HB1_q[8] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[8] at EC1_1_N3
HB1_q[8]_data_in = C1L2;
HB1_q[8]_write_enable = C1L62;
HB1_q[8]_clock_0 = GLOBAL(LE1_outclock1);
HB1_q[8]_clock_1 = GLOBAL(LE1_outclock1);
HB1_q[8]_write_address = WR_ADDR(C1L52, C1L42, C1L32, C1L22, C1L12, C1L02, C1L91, C1L81, C1L71);
HB1_q[8]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB1_q[8] = MEMORY_SEGMENT(HB1_q[8]_data_in, HB1_q[8]_write_enable, HB1_q[8]_clock_0, HB1_q[8]_clock_1, , , , , VCC, HB1_q[8]_write_address, HB1_q[8]_read_address);


--J1L14Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[40]~reg0 at LC4_4_N3
--operation mode is normal

J1L14Q_lut_out = JB23_sload_path[40];
J1L14Q = DFFE(J1L14Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--Y1L044 is slaveregister:slaveregister_inst|i~5250 at LC9_4_N3
--operation mode is normal

Y1L044 = B1L93Q & !B1L83Q & J1L14Q;


--Y1_command_2_local[8] is slaveregister:slaveregister_inst|command_2_local[8] at LC3_7_W1
--operation mode is normal

Y1_command_2_local[8]_lut_out = RE1_MASTERHWDATA[8];
Y1_command_2_local[8] = DFFE(Y1_command_2_local[8]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L631);


--Y1L887 is slaveregister:slaveregister_inst|i~15550 at LC6_2_N3
--operation mode is normal

Y1L887 = B1L83Q & Y1_rx_dpr_radr_local[8] & B1L93Q # !B1L83Q & Y1_command_2_local[8] & !B1L93Q;


--Y1_command_3_local[8] is slaveregister:slaveregister_inst|command_3_local[8] at LC8_4_N3
--operation mode is normal

Y1_command_3_local[8]_lut_out = RE1_MASTERHWDATA[8];
Y1_command_3_local[8] = DFFE(Y1_command_3_local[8]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L741);


--J1L9Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[8]~reg0 at LC6_5_N3
--operation mode is normal

J1L9Q_lut_out = JB23_sload_path[8];
J1L9Q = DFFE(J1L9Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--Y1_command_1_local[8] is slaveregister:slaveregister_inst|command_1_local[8] at LC3_5_N3
--operation mode is normal

Y1_command_1_local[8]_lut_out = RE1_MASTERHWDATA[8];
Y1_command_1_local[8] = DFFE(Y1_command_1_local[8]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L49);


--Y1L016 is slaveregister:slaveregister_inst|i~5754 at LC1_5_N3
--operation mode is normal

Y1L016 = B1L93Q & (B1L83Q # J1L9Q) # !B1L93Q & Y1_command_1_local[8] & !B1L83Q;


--Y1_command_5_local[8] is slaveregister:slaveregister_inst|command_5_local[8] at LC4_6_U2
--operation mode is normal

Y1_command_5_local[8]_lut_out = RE1_MASTERHWDATA[8];
Y1_command_5_local[8] = DFFE(Y1_command_5_local[8]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L512);


--Y1L116 is slaveregister:slaveregister_inst|i~5755 at LC2_4_N3
--operation mode is normal

Y1L116 = Y1L016 & (Y1_command_5_local[8] # !B1L83Q) # !Y1L016 & Y1_command_3_local[8] & B1L83Q;


--Y1L806 is slaveregister:slaveregister_inst|i~5752 at LC7_4_N3
--operation mode is normal

Y1L806 = B1L73Q & (B1L53Q # Y1L887) # !B1L73Q & !B1L53Q & Y1L116;


--Y1L987 is slaveregister:slaveregister_inst|i~15551 at LC5_10_C3
--operation mode is normal

Y1L987 = JB8_q[8] & (B1L93Q # JB5_sload_path[8]) # !JB8_q[8] & !B1L93Q & JB5_sload_path[8];


--K1_FF_down_a is coinc:inst_coinc|FF_down_a at LC6_9_J1
--operation mode is normal

K1_FF_down_a_lut_out = VCC;
K1_FF_down_a = DFFE(K1_FF_down_a_lut_out, COINC_DOWN_A, Y1_command_2_local[12], , );


--Y1L097 is slaveregister:slaveregister_inst|i~15552 at LC6_10_J1
--operation mode is normal

Y1L097 = COINC_DOWN_A & (K1_FF_down_a # !Y1_command_2_local[2]) # !COINC_DOWN_A & K1_FF_down_a & Y1_command_2_local[2];


--Y1L197 is slaveregister:slaveregister_inst|i~15553 at LC8_9_C3
--operation mode is normal

Y1L197 = B1L83Q & Y1L987 # !B1L83Q & Y1L097 & !B1L93Q;


--Y1L906 is slaveregister:slaveregister_inst|i~5753 at LC6_4_N3
--operation mode is normal

Y1L906 = Y1L806 & (Y1L197 # !B1L53Q) # !Y1L806 & Y1L044 & B1L53Q;


--P1L09Q is hit_counter:inst_hit_counter|multiSPEcnt[8]~reg0 at LC6_8_M3
--operation mode is normal

P1L09Q_lut_out = JB72_sload_path[8];
P1L09Q = DFFE(P1L09Q_lut_out, GLOBAL(LE1_outclock0), , , P1L201);


--DB2L4Q is atwd:atwd1|atwd_trigger:inst_atwd_trigger|done~reg0 at LC8_1_N1
--operation mode is normal

DB2L4Q_lut_out = !BB2L2Q & (DB2L01 # !DB2_enable_disc_sig & H1L31);
DB2L4Q = DFFE(DB2L4Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );


--Y1L406 is slaveregister:slaveregister_inst|i~5748 at LC5_1_N1
--operation mode is normal

Y1L406 = B1L93Q & (B1L73Q # JB23_sload_path[40]) # !B1L93Q & !B1L73Q & DB2L4Q;


--J1L09Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[40]~reg0 at LC6_6_N1
--operation mode is normal

J1L09Q_lut_out = JB23_sload_path[40];
J1L09Q = DFFE(J1L09Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--Y1L506 is slaveregister:slaveregister_inst|i~5749 at LC9_1_N1
--operation mode is normal

Y1L506 = Y1L406 & (J1L09Q # !B1L73Q) # !Y1L406 & B1L73Q & P1L09Q;


--Y1_com_ctrl_local[8] is slaveregister:slaveregister_inst|com_ctrl_local[8] at LC8_4_K3
--operation mode is normal

Y1_com_ctrl_local[8]_lut_out = RE1_MASTERHWDATA[8];
Y1_com_ctrl_local[8] = DFFE(Y1_com_ctrl_local[8]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L5);


--Y1_command_4_local[8] is slaveregister:slaveregister_inst|command_4_local[8] at LC5_16_K1
--operation mode is normal

Y1_command_4_local[8]_lut_out = RE1_MASTERHWDATA[8];
Y1_command_4_local[8] = DFFE(Y1_command_4_local[8]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L481);


--Q1L551Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[8]~reg0 at LC3_4_K4
--operation mode is normal

Q1L551Q_lut_out = JB03_sload_path[8];
Q1L551Q = DFFE(Q1L551Q_lut_out, GLOBAL(LE1_outclock0), , , Q1L641);


--Y1L606 is slaveregister:slaveregister_inst|i~5750 at LC7_4_K3
--operation mode is normal

Y1L606 = B1L93Q & (Y1_command_4_local[8] # B1L73Q) # !B1L93Q & !B1L73Q & Q1L551Q;


--Y1L706 is slaveregister:slaveregister_inst|i~5751 at LC6_2_K3
--operation mode is normal

Y1L706 = Y1L606 & (Y1_tx_dpr_wadr_local[8] # !B1L73Q) # !Y1L606 & Y1_com_ctrl_local[8] & B1L73Q;


--P1L111Q is hit_counter:inst_hit_counter|oneSPEcnt[8]~reg0 at LC3_2_M3
--operation mode is normal

P1L111Q_lut_out = JB82_sload_path[8];
P1L111Q = DFFE(P1L111Q_lut_out, GLOBAL(LE1_outclock0), , , P1L201);


--Y1_command_0_local[8] is slaveregister:slaveregister_inst|command_0_local[8] at LC8_11_N1
--operation mode is normal

Y1_command_0_local[8]_lut_out = RE1_MASTERHWDATA[8];
Y1_command_0_local[8] = DFFE(Y1_command_0_local[8]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L96);


--Y1L206 is slaveregister:slaveregister_inst|i~5746 at LC5_2_K3
--operation mode is normal

Y1L206 = B1L93Q & (B1L73Q # JB23_sload_path[8]) # !B1L93Q & Y1_command_0_local[8] & !B1L73Q;


--J1L85Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[8]~reg0 at LC10_2_K3
--operation mode is normal

J1L85Q_lut_out = JB23_sload_path[8];
J1L85Q = DFFE(J1L85Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--Y1L306 is slaveregister:slaveregister_inst|i~5747 at LC1_2_K3
--operation mode is normal

Y1L306 = Y1L206 & (J1L85Q # !B1L73Q) # !Y1L206 & P1L111Q & B1L73Q;


--Y1L006 is slaveregister:slaveregister_inst|i~5744 at LC10_1_K3
--operation mode is normal

Y1L006 = B1L83Q & (B1L53Q # Y1L706) # !B1L83Q & !B1L53Q & Y1L306;


--Q1L901Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[8]~reg0 at LC3_11_H3
--operation mode is normal

Q1L901Q_lut_out = JB92_sload_path[8];
Q1L901Q = DFFE(Q1L901Q_lut_out, GLOBAL(LE1_outclock0), , , Q1L641);


--Y1L297 is slaveregister:slaveregister_inst|i~15554 at LC3_10_H3
--operation mode is normal

Y1L297 = B1L73Q & MB1_inst16[8] & B1L93Q # !B1L73Q & !B1L93Q & Q1L901Q;


--Y1L106 is slaveregister:slaveregister_inst|i~5745 at LC2_1_N1
--operation mode is normal

Y1L106 = Y1L006 & (Y1L297 # !B1L53Q) # !Y1L006 & B1L53Q & Y1L506;


--Y1L397 is slaveregister:slaveregister_inst|i~15555 at LC5_4_N3
--operation mode is normal

Y1L397 = Y1L906 & (B1L63Q # Y1L106) # !Y1L906 & !B1L63Q & Y1L106;


--Y1L007 is slaveregister:slaveregister_inst|i~5844 at LC3_4_N3
--operation mode is normal

Y1L007 = B1L54Q & (B1L74Q # Y1L397) # !B1L54Q & PE1_q[8] & !B1L74Q;


--HB2_q[8] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[8] at EC2_1_L3
HB2_q[8]_data_in = C2L2;
HB2_q[8]_write_enable = C2L62;
HB2_q[8]_clock_0 = GLOBAL(LE1_outclock1);
HB2_q[8]_clock_1 = GLOBAL(LE1_outclock1);
HB2_q[8]_write_address = WR_ADDR(C2L52, C2L42, C2L32, C2L22, C2L12, C2L02, C2L91, C2L81, C2L71);
HB2_q[8]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB2_q[8] = MEMORY_SEGMENT(HB2_q[8]_data_in, HB2_q[8]_write_enable, HB2_q[8]_clock_0, HB2_q[8]_clock_1, , , , , VCC, HB2_q[8]_write_address, HB2_q[8]_read_address);


--Y1L107 is slaveregister:slaveregister_inst|i~5845 at LC10_4_N3
--operation mode is normal

Y1L107 = Y1L007 & (HB2_q[8] # !B1L74Q) # !Y1L007 & HB1_q[8] & B1L74Q;


--PE1_q[9] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[9] at EC5_1_A3
PE1_q[9]_write_address = WR_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
PE1_q[9]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
PE1_q[9] = MEMORY_SEGMENT(, , , , , , , , , PE1_q[9]_write_address, PE1_q[9]_read_address);


--Y1L497 is slaveregister:slaveregister_inst|i~15556 at LC4_10_G3
--operation mode is normal

Y1L497 = !B1L34Q & PE1_q[9];


--Y1_tx_dpr_wadr_local[9] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[9] at LC4_9_G3
--operation mode is normal

Y1_tx_dpr_wadr_local[9]_lut_out = !TB1L7Q & (Y1L093 & RE1_MASTERHWDATA[9] # !Y1L093 & Y1_tx_dpr_wadr_local[9]);
Y1_tx_dpr_wadr_local[9] = DFFE(Y1_tx_dpr_wadr_local[9]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L597 is slaveregister:slaveregister_inst|i~15557 at LC1_9_G3
--operation mode is normal

Y1L597 = Y1_tx_dpr_wadr_local[9] & Y1L827 & !B1L53Q & Y1L727;


--Y1_rx_dpr_radr_local[9] is slaveregister:slaveregister_inst|rx_dpr_radr_local[9] at LC2_9_G3
--operation mode is normal

Y1_rx_dpr_radr_local[9]_lut_out = !TB1L7Q & (Y1L293 & RE1_MASTERHWDATA[9] # !Y1L293 & Y1_rx_dpr_radr_local[9]);
Y1_rx_dpr_radr_local[9] = DFFE(Y1_rx_dpr_radr_local[9]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L697 is slaveregister:slaveregister_inst|i~15558 at LC9_9_G3
--operation mode is normal

Y1L697 = Y1L037 & Y1_rx_dpr_radr_local[9] & Y1L731 & !B1L04Q;


--MB1_inst16[9] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[9] at LC4_14_B3
--operation mode is normal

MB1_inst16[9]_lut_out = JB71_q[9];
MB1_inst16[9] = DFFE(MB1_inst16[9]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst50);


--Y1L797 is slaveregister:slaveregister_inst|i~15559 at LC10_9_G3
--operation mode is normal

Y1L797 = MB1_inst16[9] & Y1L827 & B1L53Q & Y1L727;


--Y1L897 is slaveregister:slaveregister_inst|i~15560 at LC3_9_G3
--operation mode is normal

Y1L897 = Y1L133 & !B1L04Q & Y1L731 & JB8_q[9];


--Y1L997 is slaveregister:slaveregister_inst|i~15561 at LC8_9_G3
--operation mode is normal

Y1L997 = Y1L597 # Y1L697 # Y1L797 # Y1L897;


--Y1L453 is slaveregister:slaveregister_inst|i1868~256 at LC5_9_G3
--operation mode is normal

Y1L453 = Y1L043 & (Y1L497 # Y1L997 & Y1L033);


--HB4_q[9] is flash_ADC:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[9] at EC2_1_E3
HB4_q[9]_data_in = N1L5;
HB4_q[9]_write_enable = N1L03;
HB4_q[9]_clock_0 = GLOBAL(LE1_outclock1);
HB4_q[9]_clock_1 = GLOBAL(LE1_outclock1);
HB4_q[9]_write_address = WR_ADDR(N1L92, N1L82, N1L72, N1L62, N1L52, N1L42, N1L32, N1L22, N1L12);
HB4_q[9]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB4_q[9] = MEMORY_SEGMENT(HB4_q[9]_data_in, HB4_q[9]_write_enable, HB4_q[9]_clock_0, HB4_q[9]_clock_1, , , , , VCC, HB4_q[9]_write_address, HB4_q[9]_read_address);


--Y1L553 is slaveregister:slaveregister_inst|i1868~257 at LC4_16_E3
--operation mode is normal

Y1L553 = Y1L237 & B1L64Q & Y1L104 & HB4_q[9];


--J1L24Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[41]~reg0 at LC3_1_G3
--operation mode is normal

J1L24Q_lut_out = JB23_sload_path[41];
J1L24Q = DFFE(J1L24Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--Y1L144 is slaveregister:slaveregister_inst|i~5253 at LC5_1_G3
--operation mode is normal

Y1L144 = B1L93Q & !B1L83Q & J1L24Q;


--Y1_command_2_local[9] is slaveregister:slaveregister_inst|command_2_local[9] at LC3_16_G1
--operation mode is normal

Y1_command_2_local[9]_lut_out = RE1_MASTERHWDATA[9];
Y1_command_2_local[9] = DFFE(Y1_command_2_local[9]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L631);


--Y1L008 is slaveregister:slaveregister_inst|i~15562 at LC4_3_G3
--operation mode is normal

Y1L008 = B1L83Q & B1L93Q & Y1_rx_dpr_radr_local[9] # !B1L83Q & !B1L93Q & Y1_command_2_local[9];


--Y1_command_3_local[9] is slaveregister:slaveregister_inst|command_3_local[9] at LC5_2_G3
--operation mode is normal

Y1_command_3_local[9]_lut_out = RE1_MASTERHWDATA[9];
Y1_command_3_local[9] = DFFE(Y1_command_3_local[9]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L741);


--J1L01Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[9]~reg0 at LC3_3_G3
--operation mode is normal

J1L01Q_lut_out = JB23_sload_path[9];
J1L01Q = DFFE(J1L01Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--Y1_command_1_local[9] is slaveregister:slaveregister_inst|command_1_local[9] at LC3_2_G3
--operation mode is normal

Y1_command_1_local[9]_lut_out = RE1_MASTERHWDATA[9];
Y1_command_1_local[9] = DFFE(Y1_command_1_local[9]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L49);


--Y1L226 is slaveregister:slaveregister_inst|i~5766 at LC9_3_G3
--operation mode is normal

Y1L226 = B1L93Q & (B1L83Q # J1L01Q) # !B1L93Q & !B1L83Q & Y1_command_1_local[9];


--Y1_command_5_local[9] is slaveregister:slaveregister_inst|command_5_local[9] at LC10_9_U1
--operation mode is normal

Y1_command_5_local[9]_lut_out = RE1_MASTERHWDATA[9];
Y1_command_5_local[9] = DFFE(Y1_command_5_local[9]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L512);


--Y1L326 is slaveregister:slaveregister_inst|i~5767 at LC7_3_G3
--operation mode is normal

Y1L326 = Y1L226 & (Y1_command_5_local[9] # !B1L83Q) # !Y1L226 & B1L83Q & Y1_command_3_local[9];


--Y1L026 is slaveregister:slaveregister_inst|i~5764 at LC7_4_G3
--operation mode is normal

Y1L026 = B1L73Q & (Y1L008 # B1L53Q) # !B1L73Q & !B1L53Q & Y1L326;


--Y1L108 is slaveregister:slaveregister_inst|i~15563 at LC7_7_J1
--operation mode is normal

Y1L108 = B1L83Q & (B1L93Q & JB8_q[9] # !B1L93Q & JB5_sload_path[9]);


--Y1L208 is slaveregister:slaveregister_inst|i~15564 at LC10_7_J1
--operation mode is normal

Y1L208 = !B1L93Q & !B1L83Q;


--K1_FF_down_abar is coinc:inst_coinc|FF_down_abar at LC5_10_J1
--operation mode is normal

K1_FF_down_abar_lut_out = VCC;
K1_FF_down_abar = DFFE(K1_FF_down_abar_lut_out, !COINC_DOWN_ABAR, Y1_command_2_local[12], , );


--Y1L308 is slaveregister:slaveregister_inst|i~15565 at LC7_8_J1
--operation mode is normal

Y1L308 = !K1_FF_down_abar & Y1_command_2_local[2];


--Y1L408 is slaveregister:slaveregister_inst|i~15566 at LC9_8_J1
--operation mode is normal

Y1L408 = COINC_DOWN_ABAR & !Y1_command_2_local[2];


--Y1L508 is slaveregister:slaveregister_inst|i~15567 at LC9_7_J1
--operation mode is normal

Y1L508 = Y1L108 # Y1L208 & (Y1L408 # Y1L308);


--Y1L126 is slaveregister:slaveregister_inst|i~5765 at LC10_4_G3
--operation mode is normal

Y1L126 = Y1L026 & (Y1L508 # !B1L53Q) # !Y1L026 & B1L53Q & Y1L144;


--P1L19Q is hit_counter:inst_hit_counter|multiSPEcnt[9]~reg0 at LC10_10_M3
--operation mode is normal

P1L19Q_lut_out = JB72_sload_path[9];
P1L19Q = DFFE(P1L19Q_lut_out, GLOBAL(LE1_outclock0), , , P1L201);


--K1L264Q is coinc:inst_coinc|LC_atwd_b~reg0 at LC3_5_G3
--operation mode is normal

K1L264Q_lut_out = K1_LCATWD_atwd_b_enable_disc_old & H1L31 & (K1L501 # K1L601) # !K1_LCATWD_atwd_b_enable_disc_old & (K1L501 # K1L601);
K1L264Q = DFFE(K1L264Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L616 is slaveregister:slaveregister_inst|i~5760 at LC1_5_G3
--operation mode is normal

Y1L616 = B1L93Q & (B1L73Q # JB23_sload_path[41]) # !B1L93Q & K1L264Q & !B1L73Q;


--J1L19Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[41]~reg0 at LC1_4_G3
--operation mode is normal

J1L19Q_lut_out = JB23_sload_path[41];
J1L19Q = DFFE(J1L19Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--Y1L716 is slaveregister:slaveregister_inst|i~5761 at LC8_4_G3
--operation mode is normal

Y1L716 = Y1L616 & (J1L19Q # !B1L73Q) # !Y1L616 & P1L19Q & B1L73Q;


--Y1_com_ctrl_local[9] is slaveregister:slaveregister_inst|com_ctrl_local[9] at LC6_9_G3
--operation mode is normal

Y1_com_ctrl_local[9]_lut_out = !RE1_MASTERHWDATA[9];
Y1_com_ctrl_local[9] = DFFE(Y1_com_ctrl_local[9]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L5);


--Y1_command_4_local[9] is slaveregister:slaveregister_inst|command_4_local[9] at LC1_6_G3
--operation mode is normal

Y1_command_4_local[9]_lut_out = RE1_MASTERHWDATA[9];
Y1_command_4_local[9] = DFFE(Y1_command_4_local[9]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L481);


--Q1L651Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[9]~reg0 at LC7_8_F4
--operation mode is normal

Q1L651Q_lut_out = JB03_sload_path[9];
Q1L651Q = DFFE(Q1L651Q_lut_out, GLOBAL(LE1_outclock0), , , Q1L641);


--Y1L816 is slaveregister:slaveregister_inst|i~5762 at LC6_6_G3
--operation mode is normal

Y1L816 = B1L93Q & (B1L73Q # Y1_command_4_local[9]) # !B1L93Q & !B1L73Q & Q1L651Q;


--Y1L916 is slaveregister:slaveregister_inst|i~5763 at LC2_5_G3
--operation mode is normal

Y1L916 = Y1L816 & (Y1_tx_dpr_wadr_local[9] # !B1L73Q) # !Y1L816 & !Y1_com_ctrl_local[9] & B1L73Q;


--P1L211Q is hit_counter:inst_hit_counter|oneSPEcnt[9]~reg0 at LC3_4_M3
--operation mode is normal

P1L211Q_lut_out = JB82_sload_path[9];
P1L211Q = DFFE(P1L211Q_lut_out, GLOBAL(LE1_outclock0), , , P1L201);


--Y1_command_0_local[9] is slaveregister:slaveregister_inst|command_0_local[9] at LC10_5_G3
--operation mode is normal

Y1_command_0_local[9]_lut_out = RE1_MASTERHWDATA[9];
Y1_command_0_local[9] = DFFE(Y1_command_0_local[9]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L96);


--Y1L416 is slaveregister:slaveregister_inst|i~5758 at LC4_4_G3
--operation mode is normal

Y1L416 = B1L93Q & (B1L73Q # JB23_sload_path[9]) # !B1L93Q & !B1L73Q & Y1_command_0_local[9];


--J1L95Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[9]~reg0 at LC3_4_G3
--operation mode is normal

J1L95Q_lut_out = JB23_sload_path[9];
J1L95Q = DFFE(J1L95Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--Y1L516 is slaveregister:slaveregister_inst|i~5759 at LC5_4_G3
--operation mode is normal

Y1L516 = Y1L416 & (J1L95Q # !B1L73Q) # !Y1L416 & B1L73Q & P1L211Q;


--Y1L216 is slaveregister:slaveregister_inst|i~5756 at LC2_4_G3
--operation mode is normal

Y1L216 = B1L83Q & (Y1L916 # B1L53Q) # !B1L83Q & !B1L53Q & Y1L516;


--Q1L011Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[9]~reg0 at LC5_7_H3
--operation mode is normal

Q1L011Q_lut_out = JB92_sload_path[9];
Q1L011Q = DFFE(Q1L011Q_lut_out, GLOBAL(LE1_outclock0), , , Q1L641);


--Y1L608 is slaveregister:slaveregister_inst|i~15568 at LC6_3_G3
--operation mode is normal

Y1L608 = B1L93Q & MB1_inst16[9] & B1L73Q # !B1L93Q & Q1L011Q & !B1L73Q;


--Y1L316 is slaveregister:slaveregister_inst|i~5757 at LC6_4_G3
--operation mode is normal

Y1L316 = Y1L216 & (Y1L608 # !B1L53Q) # !Y1L216 & B1L53Q & Y1L716;


--Y1L708 is slaveregister:slaveregister_inst|i~15569 at LC9_4_G3
--operation mode is normal

Y1L708 = B1L63Q & Y1L126 # !B1L63Q & Y1L316;


--HB1_q[9] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[9] at EC4_1_J3
HB1_q[9]_data_in = C1L1;
HB1_q[9]_write_enable = C1L62;
HB1_q[9]_clock_0 = GLOBAL(LE1_outclock1);
HB1_q[9]_clock_1 = GLOBAL(LE1_outclock1);
HB1_q[9]_write_address = WR_ADDR(C1L52, C1L42, C1L32, C1L22, C1L12, C1L02, C1L91, C1L81, C1L71);
HB1_q[9]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB1_q[9] = MEMORY_SEGMENT(HB1_q[9]_data_in, HB1_q[9]_write_enable, HB1_q[9]_clock_0, HB1_q[9]_clock_1, , , , , VCC, HB1_q[9]_write_address, HB1_q[9]_read_address);


--Y1L207 is slaveregister:slaveregister_inst|i~5846 at LC9_16_E3
--operation mode is normal

Y1L207 = B1L74Q & (B1L54Q # HB1_q[9]) # !B1L74Q & PE1_q[9] & !B1L54Q;


--HB2_q[9] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[9] at EC4_1_I3
HB2_q[9]_data_in = C2L1;
HB2_q[9]_write_enable = C2L62;
HB2_q[9]_clock_0 = GLOBAL(LE1_outclock1);
HB2_q[9]_clock_1 = GLOBAL(LE1_outclock1);
HB2_q[9]_write_address = WR_ADDR(C2L52, C2L42, C2L32, C2L22, C2L12, C2L02, C2L91, C2L81, C2L71);
HB2_q[9]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB2_q[9] = MEMORY_SEGMENT(HB2_q[9]_data_in, HB2_q[9]_write_enable, HB2_q[9]_clock_0, HB2_q[9]_clock_1, , , , , VCC, HB2_q[9]_write_address, HB2_q[9]_read_address);


--Y1L307 is slaveregister:slaveregister_inst|i~5847 at LC8_16_E3
--operation mode is normal

Y1L307 = Y1L207 & (HB2_q[9] # !B1L54Q) # !Y1L207 & B1L54Q & Y1L708;


--PE1_q[10] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[10] at EC15_1_A3
PE1_q[10]_write_address = WR_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
PE1_q[10]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
PE1_q[10] = MEMORY_SEGMENT(, , , , , , , , , PE1_q[10]_write_address, PE1_q[10]_read_address);


--Y1L808 is slaveregister:slaveregister_inst|i~15570 at LC8_13_J3
--operation mode is normal

Y1L808 = PE1_q[10] & !B1L34Q;


--Y1_tx_dpr_wadr_local[10] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[10] at LC7_1_J3
--operation mode is normal

Y1_tx_dpr_wadr_local[10]_lut_out = !TB1L7Q & (Y1L093 & RE1_MASTERHWDATA[10] # !Y1L093 & Y1_tx_dpr_wadr_local[10]);
Y1_tx_dpr_wadr_local[10] = DFFE(Y1_tx_dpr_wadr_local[10]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L908 is slaveregister:slaveregister_inst|i~15571 at LC6_16_J3
--operation mode is normal

Y1L908 = !B1L53Q & Y1_tx_dpr_wadr_local[10] & Y1L827 & Y1L727;


--Y1_rx_dpr_radr_local[10] is slaveregister:slaveregister_inst|rx_dpr_radr_local[10] at LC3_2_I4
--operation mode is normal

Y1_rx_dpr_radr_local[10]_lut_out = !TB1L7Q & (Y1L293 & RE1_MASTERHWDATA[10] # !Y1L293 & Y1_rx_dpr_radr_local[10]);
Y1_rx_dpr_radr_local[10] = DFFE(Y1_rx_dpr_radr_local[10]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L018 is slaveregister:slaveregister_inst|i~15572 at LC8_15_J3
--operation mode is normal

Y1L018 = !B1L04Q & Y1_rx_dpr_radr_local[10] & Y1L037 & Y1L731;


--MB1_inst16[10] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[10] at LC4_13_J3
--operation mode is normal

MB1_inst16[10]_lut_out = JB71_q[10];
MB1_inst16[10] = DFFE(MB1_inst16[10]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst50);


--Y1L118 is slaveregister:slaveregister_inst|i~15573 at LC4_16_J3
--operation mode is normal

Y1L118 = B1L53Q & Y1L727 & Y1L827 & MB1_inst16[10];


--Y1L218 is slaveregister:slaveregister_inst|i~15574 at LC4_15_J3
--operation mode is normal

Y1L218 = !B1L04Q & JB8_q[10] & Y1L133 & Y1L731;


--Y1L318 is slaveregister:slaveregister_inst|i~15575 at LC2_15_J3
--operation mode is normal

Y1L318 = Y1L218 # Y1L118 # Y1L018 # Y1L908;


--Y1L253 is slaveregister:slaveregister_inst|i1867~256 at LC4_14_J3
--operation mode is normal

Y1L253 = Y1L043 & (Y1L808 # Y1L033 & Y1L318);


--HB4_q[10] is flash_ADC:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[10] at EC1_1_D3
HB4_q[10]_data_in = N1L51;
HB4_q[10]_write_enable = N1L03;
HB4_q[10]_clock_0 = GLOBAL(LE1_outclock1);
HB4_q[10]_clock_1 = GLOBAL(LE1_outclock1);
HB4_q[10]_write_address = WR_ADDR(N1L92, N1L82, N1L72, N1L62, N1L52, N1L42, N1L32, N1L22, N1L12);
HB4_q[10]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB4_q[10] = MEMORY_SEGMENT(HB4_q[10]_data_in, HB4_q[10]_write_enable, HB4_q[10]_clock_0, HB4_q[10]_clock_1, , , , , VCC, HB4_q[10]_write_address, HB4_q[10]_read_address);


--Y1L353 is slaveregister:slaveregister_inst|i1867~257 at LC5_16_D3
--operation mode is normal

Y1L353 = Y1L237 & B1L64Q & Y1L104 & HB4_q[10];


--HB1_q[10] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[10] at EC1_1_J3
HB1_q[10]_data_in = C1L61;
HB1_q[10]_write_enable = C1L62;
HB1_q[10]_clock_0 = GLOBAL(LE1_outclock1);
HB1_q[10]_clock_1 = GLOBAL(LE1_outclock1);
HB1_q[10]_write_address = WR_ADDR(C1L52, C1L42, C1L32, C1L22, C1L12, C1L02, C1L91, C1L81, C1L71);
HB1_q[10]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB1_q[10] = MEMORY_SEGMENT(HB1_q[10]_data_in, HB1_q[10]_write_enable, HB1_q[10]_clock_0, HB1_q[10]_clock_1, , , , , VCC, HB1_q[10]_write_address, HB1_q[10]_read_address);


--K1_FF_down_b is coinc:inst_coinc|FF_down_b at LC5_8_J1
--operation mode is normal

K1_FF_down_b_lut_out = VCC;
K1_FF_down_b = DFFE(K1_FF_down_b_lut_out, COINC_DOWN_B, Y1_command_2_local[13], , );


--Y1L418 is slaveregister:slaveregister_inst|i~15576 at LC6_8_J1
--operation mode is normal

Y1L418 = COINC_DOWN_B & (K1_FF_down_b # !Y1_command_2_local[2]) # !COINC_DOWN_B & K1_FF_down_b & Y1_command_2_local[2];


--J1L29Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[42]~reg0 at LC9_14_J3
--operation mode is normal

J1L29Q_lut_out = JB23_sload_path[42];
J1L29Q = DFFE(J1L29Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--P1L29Q is hit_counter:inst_hit_counter|multiSPEcnt[10]~reg0 at LC9_12_M3
--operation mode is normal

P1L29Q_lut_out = JB72_sload_path[10];
P1L29Q = DFFE(P1L29Q_lut_out, GLOBAL(LE1_outclock0), , , P1L201);


--Y1L518 is slaveregister:slaveregister_inst|i~15577 at LC10_14_J3
--operation mode is normal

Y1L518 = B1L93Q & J1L29Q # !B1L93Q & P1L29Q;


--Q1L111Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[10]~reg0 at LC6_6_H4
--operation mode is normal

Q1L111Q_lut_out = JB92_sload_path[10];
Q1L111Q = DFFE(Q1L111Q_lut_out, GLOBAL(LE1_outclock0), , , Q1L641);


--Y1L618 is slaveregister:slaveregister_inst|i~15578 at LC5_16_J3
--operation mode is normal

Y1L618 = !B1L63Q & !B1L93Q & Q1L111Q;


--J1L34Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[42]~reg0 at LC3_14_J3
--operation mode is normal

J1L34Q_lut_out = JB23_sload_path[42];
J1L34Q = DFFE(J1L34Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--Y1L718 is slaveregister:slaveregister_inst|i~15579 at LC8_14_J3
--operation mode is normal

Y1L718 = B1L93Q & (B1L63Q & J1L34Q # !B1L63Q & JB23_sload_path[42]);


--Y1L236 is slaveregister:slaveregister_inst|i~5776 at LC1_14_J3
--operation mode is normal

Y1L236 = B1L83Q & (Y1L618 # B1L73Q) # !B1L83Q & !B1L73Q & Y1L718;


--Y1L818 is slaveregister:slaveregister_inst|i~15580 at LC6_15_J3
--operation mode is normal

Y1L818 = B1L63Q & JB8_q[10] # !B1L63Q & MB1_inst16[10];


--Y1L336 is slaveregister:slaveregister_inst|i~5777 at LC6_14_J3
--operation mode is normal

Y1L336 = Y1L236 & (Y1L717 # !B1L73Q) # !Y1L236 & B1L73Q & Y1L617;


--Y1_com_ctrl_local[10] is slaveregister:slaveregister_inst|com_ctrl_local[10] at LC3_9_J3
--operation mode is normal

Y1_com_ctrl_local[10]_lut_out = !RE1_MASTERHWDATA[10];
Y1_com_ctrl_local[10] = DFFE(Y1_com_ctrl_local[10]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L5);


--J1L06Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[10]~reg0 at LC10_15_J3
--operation mode is normal

J1L06Q_lut_out = JB23_sload_path[10];
J1L06Q = DFFE(J1L06Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--P1L311Q is hit_counter:inst_hit_counter|oneSPEcnt[10]~reg0 at LC6_6_M3
--operation mode is normal

P1L311Q_lut_out = JB82_sload_path[10];
P1L311Q = DFFE(P1L311Q_lut_out, GLOBAL(LE1_outclock0), , , P1L201);


--Y1L036 is slaveregister:slaveregister_inst|i~5774 at LC7_15_J3
--operation mode is normal

Y1L036 = B1L93Q & (B1L83Q # J1L06Q) # !B1L93Q & P1L311Q & !B1L83Q;


--Y1L136 is slaveregister:slaveregister_inst|i~5775 at LC9_15_J3
--operation mode is normal

Y1L136 = Y1L036 & (Y1_tx_dpr_wadr_local[10] # !B1L83Q) # !Y1L036 & !Y1_com_ctrl_local[10] & B1L83Q;


--Y1_command_3_local[10] is slaveregister:slaveregister_inst|command_3_local[10] at LC3_8_J3
--operation mode is normal

Y1_command_3_local[10]_lut_out = RE1_MASTERHWDATA[10];
Y1_command_3_local[10] = DFFE(Y1_command_3_local[10]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L741);


--J1L11Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[10]~reg0 at LC9_16_J3
--operation mode is normal

J1L11Q_lut_out = JB23_sload_path[10];
J1L11Q = DFFE(J1L11Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--Y1_command_1_local[10] is slaveregister:slaveregister_inst|command_1_local[10] at LC3_15_J3
--operation mode is normal

Y1_command_1_local[10]_lut_out = RE1_MASTERHWDATA[10];
Y1_command_1_local[10] = DFFE(Y1_command_1_local[10]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L49);


--Y1L826 is slaveregister:slaveregister_inst|i~5772 at LC5_15_J3
--operation mode is normal

Y1L826 = B1L93Q & (B1L83Q # J1L11Q) # !B1L93Q & Y1_command_1_local[10] & !B1L83Q;


--Y1_command_5_local[10] is slaveregister:slaveregister_inst|command_5_local[10] at LC5_9_U1
--operation mode is normal

Y1_command_5_local[10]_lut_out = RE1_MASTERHWDATA[10];
Y1_command_5_local[10] = DFFE(Y1_command_5_local[10]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L512);


--Y1L926 is slaveregister:slaveregister_inst|i~5773 at LC5_14_J3
--operation mode is normal

Y1L926 = Y1L826 & (Y1_command_5_local[10] # !B1L83Q) # !Y1L826 & Y1_command_3_local[10] & B1L83Q;


--Q1L751Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[10]~reg0 at LC5_10_F4
--operation mode is normal

Q1L751Q_lut_out = JB03_sload_path[10];
Q1L751Q = DFFE(Q1L751Q_lut_out, GLOBAL(LE1_outclock0), , , Q1L641);


--Y1_command_0_local[10] is slaveregister:slaveregister_inst|command_0_local[10] at LC5_9_J3
--operation mode is normal

Y1_command_0_local[10]_lut_out = RE1_MASTERHWDATA[10];
Y1_command_0_local[10] = DFFE(Y1_command_0_local[10]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L96);


--Y1L626 is slaveregister:slaveregister_inst|i~5770 at LC3_12_J3
--operation mode is normal

Y1L626 = B1L93Q & (B1L83Q # JB23_sload_path[10]) # !B1L93Q & Y1_command_0_local[10] & !B1L83Q;


--Y1_command_4_local[10] is slaveregister:slaveregister_inst|command_4_local[10] at LC9_3_J3
--operation mode is normal

Y1_command_4_local[10]_lut_out = RE1_MASTERHWDATA[10];
Y1_command_4_local[10] = DFFE(Y1_command_4_local[10]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L481);


--Y1L726 is slaveregister:slaveregister_inst|i~5771 at LC4_12_J3
--operation mode is normal

Y1L726 = Y1L626 & (Y1_command_4_local[10] # !B1L83Q) # !Y1L626 & Q1L751Q & B1L83Q;


--Y1L426 is slaveregister:slaveregister_inst|i~5768 at LC2_13_J3
--operation mode is normal

Y1L426 = B1L63Q & (B1L73Q # Y1L926) # !B1L63Q & !B1L73Q & Y1L726;


--Y1_command_2_local[10] is slaveregister:slaveregister_inst|command_2_local[10] at LC5_14_W1
--operation mode is normal

Y1_command_2_local[10]_lut_out = RE1_MASTERHWDATA[10];
Y1_command_2_local[10] = DFFE(Y1_command_2_local[10]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L631);


--Y1L918 is slaveregister:slaveregister_inst|i~15581 at LC10_12_J3
--operation mode is normal

Y1L918 = B1L93Q & B1L83Q & Y1_rx_dpr_radr_local[10] # !B1L93Q & Y1_command_2_local[10] & !B1L83Q;


--Y1L526 is slaveregister:slaveregister_inst|i~5769 at LC6_13_J3
--operation mode is normal

Y1L526 = Y1L426 & (Y1L918 # !B1L73Q) # !Y1L426 & B1L73Q & Y1L136;


--Y1L028 is slaveregister:slaveregister_inst|i~15582 at LC10_13_J3
--operation mode is normal

Y1L028 = Y1L526 & (Y1L336 # !B1L53Q) # !Y1L526 & Y1L336 & B1L53Q;


--Y1L407 is slaveregister:slaveregister_inst|i~5848 at LC9_13_J3
--operation mode is normal

Y1L407 = B1L54Q & (B1L74Q # Y1L028) # !B1L54Q & PE1_q[10] & !B1L74Q;


--HB2_q[10] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[10] at EC2_1_I3
HB2_q[10]_data_in = C2L61;
HB2_q[10]_write_enable = C2L62;
HB2_q[10]_clock_0 = GLOBAL(LE1_outclock1);
HB2_q[10]_clock_1 = GLOBAL(LE1_outclock1);
HB2_q[10]_write_address = WR_ADDR(C2L52, C2L42, C2L32, C2L22, C2L12, C2L02, C2L91, C2L81, C2L71);
HB2_q[10]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB2_q[10] = MEMORY_SEGMENT(HB2_q[10]_data_in, HB2_q[10]_write_enable, HB2_q[10]_clock_0, HB2_q[10]_clock_1, , , , , VCC, HB2_q[10]_write_address, HB2_q[10]_read_address);


--Y1L507 is slaveregister:slaveregister_inst|i~5849 at LC1_13_J3
--operation mode is normal

Y1L507 = Y1L407 & (HB2_q[10] # !B1L74Q) # !Y1L407 & HB1_q[10] & B1L74Q;


--PE1_q[11] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[11] at EC7_1_A3
PE1_q[11]_write_address = WR_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
PE1_q[11]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
PE1_q[11] = MEMORY_SEGMENT(, , , , , , , , , PE1_q[11]_write_address, PE1_q[11]_read_address);


--Y1L128 is slaveregister:slaveregister_inst|i~15583 at LC5_16_I3
--operation mode is normal

Y1L128 = PE1_q[11] & !B1L34Q;


--Y1_tx_dpr_wadr_local[11] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[11] at LC5_7_I3
--operation mode is normal

Y1_tx_dpr_wadr_local[11]_lut_out = !TB1L7Q & (Y1L093 & RE1_MASTERHWDATA[11] # !Y1L093 & Y1_tx_dpr_wadr_local[11]);
Y1_tx_dpr_wadr_local[11] = DFFE(Y1_tx_dpr_wadr_local[11]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L228 is slaveregister:slaveregister_inst|i~15584 at LC10_10_I3
--operation mode is normal

Y1L228 = Y1L727 & Y1L827 & !B1L53Q & Y1_tx_dpr_wadr_local[11];


--Y1_rx_dpr_radr_local[11] is slaveregister:slaveregister_inst|rx_dpr_radr_local[11] at LC7_7_I3
--operation mode is normal

Y1_rx_dpr_radr_local[11]_lut_out = !TB1L7Q & (Y1L293 & RE1_MASTERHWDATA[11] # !Y1L293 & Y1_rx_dpr_radr_local[11]);
Y1_rx_dpr_radr_local[11] = DFFE(Y1_rx_dpr_radr_local[11]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L328 is slaveregister:slaveregister_inst|i~15585 at LC9_10_I3
--operation mode is normal

Y1L328 = Y1L731 & Y1L037 & !B1L04Q & Y1_rx_dpr_radr_local[11];


--MB1_inst16[11] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[11] at LC3_3_I3
--operation mode is normal

MB1_inst16[11]_lut_out = JB71_q[11];
MB1_inst16[11] = DFFE(MB1_inst16[11]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst50);


--Y1L428 is slaveregister:slaveregister_inst|i~15586 at LC2_10_I3
--operation mode is normal

Y1L428 = B1L53Q & Y1L827 & Y1L727 & MB1_inst16[11];


--Y1L528 is slaveregister:slaveregister_inst|i~15587 at LC5_10_I3
--operation mode is normal

Y1L528 = Y1L731 & JB8_q[11] & !B1L04Q & Y1L133;


--Y1L628 is slaveregister:slaveregister_inst|i~15588 at LC7_10_I3
--operation mode is normal

Y1L628 = Y1L428 # Y1L328 # Y1L228 # Y1L528;


--Y1L053 is slaveregister:slaveregister_inst|i1866~256 at LC3_15_I3
--operation mode is normal

Y1L053 = Y1L043 & (Y1L128 # Y1L628 & Y1L033);


--HB4_q[11] is flash_ADC:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[11] at EC2_1_D3
HB4_q[11]_data_in = N1L02;
HB4_q[11]_write_enable = N1L03;
HB4_q[11]_clock_0 = GLOBAL(LE1_outclock1);
HB4_q[11]_clock_1 = GLOBAL(LE1_outclock1);
HB4_q[11]_write_address = WR_ADDR(N1L92, N1L82, N1L72, N1L62, N1L52, N1L42, N1L32, N1L22, N1L12);
HB4_q[11]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB4_q[11] = MEMORY_SEGMENT(HB4_q[11]_data_in, HB4_q[11]_write_enable, HB4_q[11]_clock_0, HB4_q[11]_clock_1, , , , , VCC, HB4_q[11]_write_address, HB4_q[11]_read_address);


--Y1L153 is slaveregister:slaveregister_inst|i1866~257 at LC6_16_I3
--operation mode is normal

Y1L153 = Y1L104 & Y1L237 & B1L64Q & HB4_q[11];


--K1_FF_down_bbar is coinc:inst_coinc|FF_down_bbar at LC3_11_J1
--operation mode is normal

K1_FF_down_bbar_lut_out = VCC;
K1_FF_down_bbar = DFFE(K1_FF_down_bbar_lut_out, !COINC_DOWN_BBAR, Y1_command_2_local[13], , );


--Y1L728 is slaveregister:slaveregister_inst|i~15589 at LC5_11_J1
--operation mode is normal

Y1L728 = COINC_DOWN_BBAR & (!K1_FF_down_bbar # !Y1_command_2_local[2]) # !COINC_DOWN_BBAR & Y1_command_2_local[2] & !K1_FF_down_bbar;


--J1L39Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[43]~reg0 at LC10_12_I3
--operation mode is normal

J1L39Q_lut_out = JB23_sload_path[43];
J1L39Q = DFFE(J1L39Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--P1L39Q is hit_counter:inst_hit_counter|multiSPEcnt[11]~reg0 at LC7_10_M3
--operation mode is normal

P1L39Q_lut_out = JB72_sload_path[11];
P1L39Q = DFFE(P1L39Q_lut_out, GLOBAL(LE1_outclock0), , , P1L201);


--Y1L828 is slaveregister:slaveregister_inst|i~15590 at LC2_12_I3
--operation mode is normal

Y1L828 = P1L39Q & (J1L39Q # !B1L93Q) # !P1L39Q & B1L93Q & J1L39Q;


--Q1L211Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[11]~reg0 at LC3_6_H4
--operation mode is normal

Q1L211Q_lut_out = JB92_sload_path[11];
Q1L211Q = DFFE(Q1L211Q_lut_out, GLOBAL(LE1_outclock0), , , Q1L641);


--Y1L928 is slaveregister:slaveregister_inst|i~15591 at LC6_12_I3
--operation mode is normal

Y1L928 = !B1L93Q & !B1L63Q & Q1L211Q;


--J1L44Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[43]~reg0 at LC3_12_I3
--operation mode is normal

J1L44Q_lut_out = JB23_sload_path[43];
J1L44Q = DFFE(J1L44Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--Y1L038 is slaveregister:slaveregister_inst|i~15592 at LC9_12_I3
--operation mode is normal

Y1L038 = B1L93Q & (B1L63Q & J1L44Q # !B1L63Q & JB23_sload_path[43]);


--Y1L246 is slaveregister:slaveregister_inst|i~5786 at LC7_11_I3
--operation mode is normal

Y1L246 = B1L83Q & (B1L73Q # Y1L928) # !B1L83Q & !B1L73Q & Y1L038;


--Y1L138 is slaveregister:slaveregister_inst|i~15593 at LC8_11_I3
--operation mode is normal

Y1L138 = MB1_inst16[11] & (JB8_q[11] # !B1L63Q) # !MB1_inst16[11] & B1L63Q & JB8_q[11];


--Y1L346 is slaveregister:slaveregister_inst|i~5787 at LC2_11_I3
--operation mode is normal

Y1L346 = Y1L246 & (Y1L917 # !B1L73Q) # !Y1L246 & B1L73Q & Y1L817;


--Y1_com_ctrl_local[11] is slaveregister:slaveregister_inst|com_ctrl_local[11] at LC8_10_I3
--operation mode is normal

Y1_com_ctrl_local[11]_lut_out = RE1_MASTERHWDATA[11];
Y1_com_ctrl_local[11] = DFFE(Y1_com_ctrl_local[11]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L5);


--J1L16Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[11]~reg0 at LC3_10_I3
--operation mode is normal

J1L16Q_lut_out = JB23_sload_path[11];
J1L16Q = DFFE(J1L16Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--P1L411Q is hit_counter:inst_hit_counter|oneSPEcnt[11]~reg0 at LC6_4_M3
--operation mode is normal

P1L411Q_lut_out = JB82_sload_path[11];
P1L411Q = DFFE(P1L411Q_lut_out, GLOBAL(LE1_outclock0), , , P1L201);


--Y1L046 is slaveregister:slaveregister_inst|i~5784 at LC4_10_I3
--operation mode is normal

Y1L046 = B1L93Q & (B1L83Q # J1L16Q) # !B1L93Q & P1L411Q & !B1L83Q;


--Y1L146 is slaveregister:slaveregister_inst|i~5785 at LC6_10_I3
--operation mode is normal

Y1L146 = Y1L046 & (Y1_tx_dpr_wadr_local[11] # !B1L83Q) # !Y1L046 & Y1_com_ctrl_local[11] & B1L83Q;


--J1L21Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[11]~reg0 at LC1_8_I3
--operation mode is normal

J1L21Q_lut_out = JB23_sload_path[11];
J1L21Q = DFFE(J1L21Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--Y1_command_3_local[11] is slaveregister:slaveregister_inst|command_3_local[11] at LC8_9_I3
--operation mode is normal

Y1_command_3_local[11]_lut_out = RE1_MASTERHWDATA[11];
Y1_command_3_local[11] = DFFE(Y1_command_3_local[11]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L741);


--Y1_command_1_local[11] is slaveregister:slaveregister_inst|command_1_local[11] at LC3_7_I3
--operation mode is normal

Y1_command_1_local[11]_lut_out = RE1_MASTERHWDATA[11];
Y1_command_1_local[11] = DFFE(Y1_command_1_local[11]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L49);


--Y1L836 is slaveregister:slaveregister_inst|i~5782 at LC6_8_I3
--operation mode is normal

Y1L836 = B1L83Q & (B1L93Q # Y1_command_3_local[11]) # !B1L83Q & !B1L93Q & Y1_command_1_local[11];


--Y1_command_5_local[11] is slaveregister:slaveregister_inst|command_5_local[11] at LC3_15_U1
--operation mode is normal

Y1_command_5_local[11]_lut_out = RE1_MASTERHWDATA[11];
Y1_command_5_local[11] = DFFE(Y1_command_5_local[11]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L512);


--Y1L936 is slaveregister:slaveregister_inst|i~5783 at LC7_8_I3
--operation mode is normal

Y1L936 = Y1L836 & (Y1_command_5_local[11] # !B1L93Q) # !Y1L836 & B1L93Q & J1L21Q;


--Q1L851Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[11]~reg0 at LC3_10_F4
--operation mode is normal

Q1L851Q_lut_out = JB03_sload_path[11];
Q1L851Q = DFFE(Q1L851Q_lut_out, GLOBAL(LE1_outclock0), , , Q1L641);


--Y1_command_0_local[11] is slaveregister:slaveregister_inst|command_0_local[11] at LC7_11_N1
--operation mode is normal

Y1_command_0_local[11]_lut_out = RE1_MASTERHWDATA[11];
Y1_command_0_local[11] = DFFE(Y1_command_0_local[11]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L96);


--Y1L636 is slaveregister:slaveregister_inst|i~5780 at LC10_9_I3
--operation mode is normal

Y1L636 = B1L83Q & (B1L93Q # Q1L851Q) # !B1L83Q & !B1L93Q & Y1_command_0_local[11];


--Y1_command_4_local[11] is slaveregister:slaveregister_inst|command_4_local[11] at LC6_9_I3
--operation mode is normal

Y1_command_4_local[11]_lut_out = RE1_MASTERHWDATA[11];
Y1_command_4_local[11] = DFFE(Y1_command_4_local[11]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L481);


--Y1L736 is slaveregister:slaveregister_inst|i~5781 at LC2_8_I3
--operation mode is normal

Y1L736 = Y1L636 & (Y1_command_4_local[11] # !B1L93Q) # !Y1L636 & JB23_sload_path[11] & B1L93Q;


--Y1L436 is slaveregister:slaveregister_inst|i~5778 at LC10_8_I3
--operation mode is normal

Y1L436 = B1L63Q & (B1L73Q # Y1L936) # !B1L63Q & !B1L73Q & Y1L736;


--Y1_command_2_local[11] is slaveregister:slaveregister_inst|command_2_local[11] at LC6_7_W1
--operation mode is normal

Y1_command_2_local[11]_lut_out = RE1_MASTERHWDATA[11];
Y1_command_2_local[11] = DFFE(Y1_command_2_local[11]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L631);


--Y1L238 is slaveregister:slaveregister_inst|i~15594 at LC9_8_I3
--operation mode is normal

Y1L238 = B1L93Q & B1L83Q & Y1_rx_dpr_radr_local[11] # !B1L93Q & !B1L83Q & Y1_command_2_local[11];


--Y1L536 is slaveregister:slaveregister_inst|i~5779 at LC10_11_I3
--operation mode is normal

Y1L536 = Y1L436 & (Y1L238 # !B1L73Q) # !Y1L436 & B1L73Q & Y1L146;


--Y1L338 is slaveregister:slaveregister_inst|i~15595 at LC4_11_I3
--operation mode is normal

Y1L338 = Y1L346 & (B1L53Q # Y1L536) # !Y1L346 & !B1L53Q & Y1L536;


--HB1_q[11] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[11] at EC3_1_J3
HB1_q[11]_data_in = C1L51;
HB1_q[11]_write_enable = C1L62;
HB1_q[11]_clock_0 = GLOBAL(LE1_outclock1);
HB1_q[11]_clock_1 = GLOBAL(LE1_outclock1);
HB1_q[11]_write_address = WR_ADDR(C1L52, C1L42, C1L32, C1L22, C1L12, C1L02, C1L91, C1L81, C1L71);
HB1_q[11]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB1_q[11] = MEMORY_SEGMENT(HB1_q[11]_data_in, HB1_q[11]_write_enable, HB1_q[11]_clock_0, HB1_q[11]_clock_1, , , , , VCC, HB1_q[11]_write_address, HB1_q[11]_read_address);


--Y1L607 is slaveregister:slaveregister_inst|i~5850 at LC7_12_I3
--operation mode is normal

Y1L607 = B1L74Q & (B1L54Q # HB1_q[11]) # !B1L74Q & PE1_q[11] & !B1L54Q;


--HB2_q[11] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[11] at EC1_1_I3
HB2_q[11]_data_in = C2L51;
HB2_q[11]_write_enable = C2L62;
HB2_q[11]_clock_0 = GLOBAL(LE1_outclock1);
HB2_q[11]_clock_1 = GLOBAL(LE1_outclock1);
HB2_q[11]_write_address = WR_ADDR(C2L52, C2L42, C2L32, C2L22, C2L12, C2L02, C2L91, C2L81, C2L71);
HB2_q[11]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB2_q[11] = MEMORY_SEGMENT(HB2_q[11]_data_in, HB2_q[11]_write_enable, HB2_q[11]_clock_0, HB2_q[11]_clock_1, , , , , VCC, HB2_q[11]_write_address, HB2_q[11]_read_address);


--Y1L707 is slaveregister:slaveregister_inst|i~5851 at LC6_11_I3
--operation mode is normal

Y1L707 = Y1L607 & (HB2_q[11] # !B1L54Q) # !Y1L607 & B1L54Q & Y1L338;


--PE1_q[12] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[12] at EC3_1_A3
PE1_q[12]_write_address = WR_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
PE1_q[12]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
PE1_q[12] = MEMORY_SEGMENT(, , , , , , , , , PE1_q[12]_write_address, PE1_q[12]_read_address);


--Y1L438 is slaveregister:slaveregister_inst|i~15596 at LC9_13_A3
--operation mode is normal

Y1L438 = !B1L34Q & PE1_q[12];


--Y1_tx_dpr_wadr_local[12] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[12] at LC5_1_J3
--operation mode is normal

Y1_tx_dpr_wadr_local[12]_lut_out = !TB1L7Q & (Y1L093 & RE1_MASTERHWDATA[12] # !Y1L093 & Y1_tx_dpr_wadr_local[12]);
Y1_tx_dpr_wadr_local[12] = DFFE(Y1_tx_dpr_wadr_local[12]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L538 is slaveregister:slaveregister_inst|i~15597 at LC4_6_J3
--operation mode is normal

Y1L538 = Y1L827 & Y1L727 & !B1L53Q & Y1_tx_dpr_wadr_local[12];


--Y1_rx_dpr_radr_local[12] is slaveregister:slaveregister_inst|rx_dpr_radr_local[12] at LC6_1_J3
--operation mode is normal

Y1_rx_dpr_radr_local[12]_lut_out = !TB1L7Q & (Y1L293 & RE1_MASTERHWDATA[12] # !Y1L293 & Y1_rx_dpr_radr_local[12]);
Y1_rx_dpr_radr_local[12] = DFFE(Y1_rx_dpr_radr_local[12]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L638 is slaveregister:slaveregister_inst|i~15598 at LC6_7_J3
--operation mode is normal

Y1L638 = !B1L04Q & Y1L037 & Y1L731 & Y1_rx_dpr_radr_local[12];


--MB1_inst16[12] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[12] at LC7_6_B3
--operation mode is normal

MB1_inst16[12]_lut_out = JB71_q[12];
MB1_inst16[12] = DFFE(MB1_inst16[12]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst50);


--Y1L738 is slaveregister:slaveregister_inst|i~15599 at LC6_6_J3
--operation mode is normal

Y1L738 = MB1_inst16[12] & B1L53Q & Y1L827 & Y1L727;


--Y1L838 is slaveregister:slaveregister_inst|i~15600 at LC3_6_J3
--operation mode is normal

Y1L838 = Y1L133 & Y1L731 & JB8_q[12] & !B1L04Q;


--Y1L938 is slaveregister:slaveregister_inst|i~15601 at LC8_6_J3
--operation mode is normal

Y1L938 = Y1L738 # Y1L638 # Y1L538 # Y1L838;


--Y1L843 is slaveregister:slaveregister_inst|i1865~256 at LC10_12_A3
--operation mode is normal

Y1L843 = Y1L043 & (Y1L438 # Y1L938 & Y1L033);


--HB4_q[12] is flash_ADC:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[12] at EC4_1_D3
HB4_q[12]_data_in = N1L91;
HB4_q[12]_write_enable = N1L03;
HB4_q[12]_clock_0 = GLOBAL(LE1_outclock1);
HB4_q[12]_clock_1 = GLOBAL(LE1_outclock1);
HB4_q[12]_write_address = WR_ADDR(N1L92, N1L82, N1L72, N1L62, N1L52, N1L42, N1L32, N1L22, N1L12);
HB4_q[12]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB4_q[12] = MEMORY_SEGMENT(HB4_q[12]_data_in, HB4_q[12]_write_enable, HB4_q[12]_clock_0, HB4_q[12]_clock_1, , , , , VCC, HB4_q[12]_write_address, HB4_q[12]_read_address);


--Y1L943 is slaveregister:slaveregister_inst|i1865~257 at LC2_7_A3
--operation mode is normal

Y1L943 = Y1L104 & B1L64Q & Y1L237 & HB4_q[12];


--HB1_q[12] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[12] at EC2_1_J3
HB1_q[12]_data_in = C1L41;
HB1_q[12]_write_enable = C1L62;
HB1_q[12]_clock_0 = GLOBAL(LE1_outclock1);
HB1_q[12]_clock_1 = GLOBAL(LE1_outclock1);
HB1_q[12]_write_address = WR_ADDR(C1L52, C1L42, C1L32, C1L22, C1L12, C1L02, C1L91, C1L81, C1L71);
HB1_q[12]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB1_q[12] = MEMORY_SEGMENT(HB1_q[12]_data_in, HB1_q[12]_write_enable, HB1_q[12]_clock_0, HB1_q[12]_clock_1, , , , , VCC, HB1_q[12]_write_address, HB1_q[12]_read_address);


--K1_FF_up_a is coinc:inst_coinc|FF_up_a at LC2_10_J1
--operation mode is normal

K1_FF_up_a_lut_out = VCC;
K1_FF_up_a = DFFE(K1_FF_up_a_lut_out, COINC_UP_A, Y1_command_2_local[12], , );


--Y1L048 is slaveregister:slaveregister_inst|i~15602 at LC7_10_J1
--operation mode is normal

Y1L048 = COINC_UP_A & (K1_FF_up_a # !Y1_command_2_local[2]) # !COINC_UP_A & K1_FF_up_a & Y1_command_2_local[2];


--J1L49Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[44]~reg0 at LC9_6_J3
--operation mode is normal

J1L49Q_lut_out = JB23_sload_path[44];
J1L49Q = DFFE(J1L49Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--P1L49Q is hit_counter:inst_hit_counter|multiSPEcnt[12]~reg0 at LC3_6_M3
--operation mode is normal

P1L49Q_lut_out = JB72_sload_path[12];
P1L49Q = DFFE(P1L49Q_lut_out, GLOBAL(LE1_outclock0), , , P1L201);


--Y1L148 is slaveregister:slaveregister_inst|i~15603 at LC2_5_J3
--operation mode is normal

Y1L148 = P1L49Q & (J1L49Q # !B1L93Q) # !P1L49Q & B1L93Q & J1L49Q;


--Q1L311Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[12]~reg0 at LC5_6_H4
--operation mode is normal

Q1L311Q_lut_out = JB92_sload_path[12];
Q1L311Q = DFFE(Q1L311Q_lut_out, GLOBAL(LE1_outclock0), , , Q1L641);


--Y1L248 is slaveregister:slaveregister_inst|i~15604 at LC4_5_J3
--operation mode is normal

Y1L248 = !B1L63Q & !B1L93Q & Q1L311Q;


--J1L54Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[44]~reg0 at LC2_6_J3
--operation mode is normal

J1L54Q_lut_out = JB23_sload_path[44];
J1L54Q = DFFE(J1L54Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--Y1L348 is slaveregister:slaveregister_inst|i~15605 at LC10_6_J3
--operation mode is normal

Y1L348 = B1L93Q & (B1L63Q & J1L54Q # !B1L63Q & JB23_sload_path[44]);


--Y1L256 is slaveregister:slaveregister_inst|i~5796 at LC1_5_J3
--operation mode is normal

Y1L256 = B1L83Q & (B1L73Q # Y1L248) # !B1L83Q & !B1L73Q & Y1L348;


--Y1L448 is slaveregister:slaveregister_inst|i~15606 at LC2_11_A3
--operation mode is normal

Y1L448 = B1L63Q & JB8_q[12] # !B1L63Q & MB1_inst16[12];


--Y1L356 is slaveregister:slaveregister_inst|i~5797 at LC9_5_J3
--operation mode is normal

Y1L356 = Y1L256 & (Y1L127 # !B1L73Q) # !Y1L256 & B1L73Q & Y1L027;


--Y1_com_ctrl_local[12] is slaveregister:slaveregister_inst|com_ctrl_local[12] at LC6_9_J3
--operation mode is normal

Y1_com_ctrl_local[12]_lut_out = !RE1_MASTERHWDATA[12];
Y1_com_ctrl_local[12] = DFFE(Y1_com_ctrl_local[12]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L5);


--J1L26Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[12]~reg0 at LC7_4_J3
--operation mode is normal

J1L26Q_lut_out = JB23_sload_path[12];
J1L26Q = DFFE(J1L26Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--P1L511Q is hit_counter:inst_hit_counter|oneSPEcnt[12]~reg0 at LC10_4_M3
--operation mode is normal

P1L511Q_lut_out = JB82_sload_path[12];
P1L511Q = DFFE(P1L511Q_lut_out, GLOBAL(LE1_outclock0), , , P1L201);


--Y1L056 is slaveregister:slaveregister_inst|i~5794 at LC3_4_J3
--operation mode is normal

Y1L056 = B1L93Q & (B1L83Q # J1L26Q) # !B1L93Q & P1L511Q & !B1L83Q;


--Y1L156 is slaveregister:slaveregister_inst|i~5795 at LC6_4_J3
--operation mode is normal

Y1L156 = Y1L056 & (Y1_tx_dpr_wadr_local[12] # !B1L83Q) # !Y1L056 & !Y1_com_ctrl_local[12] & B1L83Q;


--J1L31Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[12]~reg0 at LC5_7_J3
--operation mode is normal

J1L31Q_lut_out = JB23_sload_path[12];
J1L31Q = DFFE(J1L31Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--Y1_command_3_local[12] is slaveregister:slaveregister_inst|command_3_local[12] at LC6_8_J3
--operation mode is normal

Y1_command_3_local[12]_lut_out = RE1_MASTERHWDATA[12];
Y1_command_3_local[12] = DFFE(Y1_command_3_local[12]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L741);


--Y1_command_1_local[12] is slaveregister:slaveregister_inst|command_1_local[12] at LC9_8_J3
--operation mode is normal

Y1_command_1_local[12]_lut_out = !RE1_MASTERHWDATA[12];
Y1_command_1_local[12] = DFFE(Y1_command_1_local[12]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L49);


--Y1L846 is slaveregister:slaveregister_inst|i~5792 at LC3_7_J3
--operation mode is normal

Y1L846 = B1L83Q & (Y1_command_3_local[12] # B1L93Q) # !B1L83Q & !B1L93Q & !Y1_command_1_local[12];


--Y1_command_5_local[12] is slaveregister:slaveregister_inst|command_5_local[12] at LC3_4_U2
--operation mode is normal

Y1_command_5_local[12]_lut_out = RE1_MASTERHWDATA[12];
Y1_command_5_local[12] = DFFE(Y1_command_5_local[12]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L512);


--Y1L946 is slaveregister:slaveregister_inst|i~5793 at LC8_7_J3
--operation mode is normal

Y1L946 = Y1L846 & (Y1_command_5_local[12] # !B1L93Q) # !Y1L846 & B1L93Q & J1L31Q;


--Q1L951Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[12]~reg0 at LC7_10_F4
--operation mode is normal

Q1L951Q_lut_out = JB03_sload_path[12];
Q1L951Q = DFFE(Q1L951Q_lut_out, GLOBAL(LE1_outclock0), , , Q1L641);


--Y1_command_0_local[12] is slaveregister:slaveregister_inst|command_0_local[12] at LC7_9_J3
--operation mode is normal

Y1_command_0_local[12]_lut_out = RE1_MASTERHWDATA[12];
Y1_command_0_local[12] = DFFE(Y1_command_0_local[12]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L96);


--Y1L646 is slaveregister:slaveregister_inst|i~5790 at LC1_7_J3
--operation mode is normal

Y1L646 = B1L83Q & (Q1L951Q # B1L93Q) # !B1L83Q & !B1L93Q & Y1_command_0_local[12];


--Y1_command_4_local[12] is slaveregister:slaveregister_inst|command_4_local[12] at LC3_3_J4
--operation mode is normal

Y1_command_4_local[12]_lut_out = RE1_MASTERHWDATA[12];
Y1_command_4_local[12] = DFFE(Y1_command_4_local[12]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L481);


--Y1L746 is slaveregister:slaveregister_inst|i~5791 at LC7_6_J3
--operation mode is normal

Y1L746 = Y1L646 & (Y1_command_4_local[12] # !B1L93Q) # !Y1L646 & B1L93Q & JB23_sload_path[12];


--Y1L446 is slaveregister:slaveregister_inst|i~5788 at LC5_6_J3
--operation mode is normal

Y1L446 = B1L63Q & (B1L73Q # Y1L946) # !B1L63Q & !B1L73Q & Y1L746;


--Y1L548 is slaveregister:slaveregister_inst|i~15607 at LC7_7_J3
--operation mode is normal

Y1L548 = B1L83Q & B1L93Q & Y1_rx_dpr_radr_local[12] # !B1L83Q & Y1_command_2_local[12] & !B1L93Q;


--Y1L546 is slaveregister:slaveregister_inst|i~5789 at LC8_5_J3
--operation mode is normal

Y1L546 = Y1L446 & (Y1L548 # !B1L73Q) # !Y1L446 & B1L73Q & Y1L156;


--Y1L648 is slaveregister:slaveregister_inst|i~15608 at LC7_5_J3
--operation mode is normal

Y1L648 = B1L53Q & Y1L356 # !B1L53Q & Y1L546;


--Y1L807 is slaveregister:slaveregister_inst|i~5852 at LC3_5_J3
--operation mode is normal

Y1L807 = B1L54Q & (B1L74Q # Y1L648) # !B1L54Q & !B1L74Q & PE1_q[12];


--HB2_q[12] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[12] at EC3_1_I3
HB2_q[12]_data_in = C2L41;
HB2_q[12]_write_enable = C2L62;
HB2_q[12]_clock_0 = GLOBAL(LE1_outclock1);
HB2_q[12]_clock_1 = GLOBAL(LE1_outclock1);
HB2_q[12]_write_address = WR_ADDR(C2L52, C2L42, C2L32, C2L22, C2L12, C2L02, C2L91, C2L81, C2L71);
HB2_q[12]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB2_q[12] = MEMORY_SEGMENT(HB2_q[12]_data_in, HB2_q[12]_write_enable, HB2_q[12]_clock_0, HB2_q[12]_clock_1, , , , , VCC, HB2_q[12]_write_address, HB2_q[12]_read_address);


--Y1L907 is slaveregister:slaveregister_inst|i~5853 at LC10_5_J3
--operation mode is normal

Y1L907 = Y1L807 & (HB2_q[12] # !B1L74Q) # !Y1L807 & HB1_q[12] & B1L74Q;


--PE1_q[13] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[13] at EC10_1_A3
PE1_q[13]_write_address = WR_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
PE1_q[13]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
PE1_q[13] = MEMORY_SEGMENT(, , , , , , , , , PE1_q[13]_write_address, PE1_q[13]_read_address);


--Y1L748 is slaveregister:slaveregister_inst|i~15609 at LC3_13_A3
--operation mode is normal

Y1L748 = PE1_q[13] & !B1L34Q;


--Y1_tx_dpr_wadr_local[13] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[13] at LC7_5_F3
--operation mode is normal

Y1_tx_dpr_wadr_local[13]_lut_out = !TB1L7Q & (Y1L093 & RE1_MASTERHWDATA[13] # !Y1L093 & Y1_tx_dpr_wadr_local[13]);
Y1_tx_dpr_wadr_local[13] = DFFE(Y1_tx_dpr_wadr_local[13]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L848 is slaveregister:slaveregister_inst|i~15610 at LC6_13_A3
--operation mode is normal

Y1L848 = Y1L727 & Y1L827 & !B1L53Q & Y1_tx_dpr_wadr_local[13];


--Y1_rx_dpr_radr_local[13] is slaveregister:slaveregister_inst|rx_dpr_radr_local[13] at LC5_5_F3
--operation mode is normal

Y1_rx_dpr_radr_local[13]_lut_out = !TB1L7Q & (Y1L293 & RE1_MASTERHWDATA[13] # !Y1L293 & Y1_rx_dpr_radr_local[13]);
Y1_rx_dpr_radr_local[13] = DFFE(Y1_rx_dpr_radr_local[13]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L948 is slaveregister:slaveregister_inst|i~15611 at LC5_6_F3
--operation mode is normal

Y1L948 = Y1L731 & !B1L04Q & Y1_rx_dpr_radr_local[13] & Y1L037;


--MB1_inst16[13] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[13] at LC3_14_B3
--operation mode is normal

MB1_inst16[13]_lut_out = JB71_q[13];
MB1_inst16[13] = DFFE(MB1_inst16[13]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst50);


--Y1L058 is slaveregister:slaveregister_inst|i~15612 at LC2_13_A3
--operation mode is normal

Y1L058 = Y1L727 & Y1L827 & B1L53Q & MB1_inst16[13];


--Y1L158 is slaveregister:slaveregister_inst|i~15613 at LC4_15_A3
--operation mode is normal

Y1L158 = !B1L04Q & Y1L133 & JB8_q[13] & Y1L731;


--Y1L258 is slaveregister:slaveregister_inst|i~15614 at LC10_14_A3
--operation mode is normal

Y1L258 = Y1L058 # Y1L948 # Y1L848 # Y1L158;


--Y1L643 is slaveregister:slaveregister_inst|i1864~256 at LC5_13_A3
--operation mode is normal

Y1L643 = Y1L043 & (Y1L748 # Y1L033 & Y1L258);


--HB4_q[13] is flash_ADC:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[13] at EC3_1_D3
HB4_q[13]_data_in = N1L81;
HB4_q[13]_write_enable = N1L03;
HB4_q[13]_clock_0 = GLOBAL(LE1_outclock1);
HB4_q[13]_clock_1 = GLOBAL(LE1_outclock1);
HB4_q[13]_write_address = WR_ADDR(N1L92, N1L82, N1L72, N1L62, N1L52, N1L42, N1L32, N1L22, N1L12);
HB4_q[13]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB4_q[13] = MEMORY_SEGMENT(HB4_q[13]_data_in, HB4_q[13]_write_enable, HB4_q[13]_clock_0, HB4_q[13]_clock_1, , , , , VCC, HB4_q[13]_write_address, HB4_q[13]_read_address);


--Y1L743 is slaveregister:slaveregister_inst|i1864~257 at LC8_7_A3
--operation mode is normal

Y1L743 = Y1L104 & B1L64Q & Y1L237 & HB4_q[13];


--K1_FF_up_abar is coinc:inst_coinc|FF_up_abar at LC3_14_J2
--operation mode is normal

K1_FF_up_abar_lut_out = VCC;
K1_FF_up_abar = DFFE(K1_FF_up_abar_lut_out, !COINC_UP_ABAR, Y1_command_2_local[12], , );


--Y1L358 is slaveregister:slaveregister_inst|i~15615 at LC5_14_J2
--operation mode is normal

Y1L358 = COINC_UP_ABAR & (!Y1_command_2_local[2] # !K1_FF_up_abar) # !COINC_UP_ABAR & !K1_FF_up_abar & Y1_command_2_local[2];


--J1L59Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[45]~reg0 at LC4_1_A3
--operation mode is normal

J1L59Q_lut_out = JB23_sload_path[45];
J1L59Q = DFFE(J1L59Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--P1L59Q is hit_counter:inst_hit_counter|multiSPEcnt[13]~reg0 at LC9_10_M3
--operation mode is normal

P1L59Q_lut_out = JB72_sload_path[13];
P1L59Q = DFFE(P1L59Q_lut_out, GLOBAL(LE1_outclock0), , , P1L201);


--Y1L458 is slaveregister:slaveregister_inst|i~15616 at LC9_1_A3
--operation mode is normal

Y1L458 = B1L93Q & J1L59Q # !B1L93Q & P1L59Q;


--Q1L411Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[13]~reg0 at LC7_14_H4
--operation mode is normal

Q1L411Q_lut_out = JB92_sload_path[13];
Q1L411Q = DFFE(Q1L411Q_lut_out, GLOBAL(LE1_outclock0), , , Q1L641);


--Y1L558 is slaveregister:slaveregister_inst|i~15617 at LC10_14_H4
--operation mode is normal

Y1L558 = !B1L63Q & !B1L93Q & Q1L411Q;


--J1L64Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[45]~reg0 at LC1_1_A3
--operation mode is normal

J1L64Q_lut_out = JB23_sload_path[45];
J1L64Q = DFFE(J1L64Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--Y1L658 is slaveregister:slaveregister_inst|i~15618 at LC8_1_A3
--operation mode is normal

Y1L658 = B1L93Q & (B1L63Q & J1L64Q # !B1L63Q & JB23_sload_path[45]);


--Y1L266 is slaveregister:slaveregister_inst|i~5806 at LC2_1_A3
--operation mode is normal

Y1L266 = B1L83Q & (Y1L558 # B1L73Q) # !B1L83Q & !B1L73Q & Y1L658;


--Y1L758 is slaveregister:slaveregister_inst|i~15619 at LC8_14_A3
--operation mode is normal

Y1L758 = MB1_inst16[13] & (JB8_q[13] # !B1L63Q) # !MB1_inst16[13] & B1L63Q & JB8_q[13];


--Y1L366 is slaveregister:slaveregister_inst|i~5807 at LC6_1_A3
--operation mode is normal

Y1L366 = Y1L266 & (Y1L327 # !B1L73Q) # !Y1L266 & B1L73Q & Y1L227;


--Y1_com_ctrl_local[13] is slaveregister:slaveregister_inst|com_ctrl_local[13] at LC6_5_F3
--operation mode is normal

Y1_com_ctrl_local[13]_lut_out = RE1_MASTERHWDATA[13];
Y1_com_ctrl_local[13] = DFFE(Y1_com_ctrl_local[13]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L5);


--J1L36Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[13]~reg0 at LC5_4_F3
--operation mode is normal

J1L36Q_lut_out = JB23_sload_path[13];
J1L36Q = DFFE(J1L36Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--P1L611Q is hit_counter:inst_hit_counter|oneSPEcnt[13]~reg0 at LC9_4_F3
--operation mode is normal

P1L611Q_lut_out = JB82_sload_path[13];
P1L611Q = DFFE(P1L611Q_lut_out, GLOBAL(LE1_outclock0), , , P1L201);


--Y1L066 is slaveregister:slaveregister_inst|i~5804 at LC3_4_F3
--operation mode is normal

Y1L066 = B1L93Q & (B1L83Q # J1L36Q) # !B1L93Q & P1L611Q & !B1L83Q;


--Y1L166 is slaveregister:slaveregister_inst|i~5805 at LC6_4_F3
--operation mode is normal

Y1L166 = Y1L066 & (Y1_tx_dpr_wadr_local[13] # !B1L83Q) # !Y1L066 & Y1_com_ctrl_local[13] & B1L83Q;


--J1L41Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[13]~reg0 at LC4_3_F3
--operation mode is normal

J1L41Q_lut_out = JB23_sload_path[13];
J1L41Q = DFFE(J1L41Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--Y1_command_3_local[13] is slaveregister:slaveregister_inst|command_3_local[13] at LC9_1_F3
--operation mode is normal

Y1_command_3_local[13]_lut_out = RE1_MASTERHWDATA[13];
Y1_command_3_local[13] = DFFE(Y1_command_3_local[13]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L741);


--Y1_command_1_local[13] is slaveregister:slaveregister_inst|command_1_local[13] at LC5_1_F3
--operation mode is normal

Y1_command_1_local[13]_lut_out = !RE1_MASTERHWDATA[13];
Y1_command_1_local[13] = DFFE(Y1_command_1_local[13]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L49);


--Y1L856 is slaveregister:slaveregister_inst|i~5802 at LC5_2_F3
--operation mode is normal

Y1L856 = B1L83Q & (Y1_command_3_local[13] # B1L93Q) # !B1L83Q & !Y1_command_1_local[13] & !B1L93Q;


--Y1_command_5_local[13] is slaveregister:slaveregister_inst|command_5_local[13] at LC3_9_U1
--operation mode is normal

Y1_command_5_local[13]_lut_out = RE1_MASTERHWDATA[13];
Y1_command_5_local[13] = DFFE(Y1_command_5_local[13]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L512);


--Y1L956 is slaveregister:slaveregister_inst|i~5803 at LC2_3_F3
--operation mode is normal

Y1L956 = Y1L856 & (Y1_command_5_local[13] # !B1L93Q) # !Y1L856 & B1L93Q & J1L41Q;


--Q1L061Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[13]~reg0 at LC3_16_F3
--operation mode is normal

Q1L061Q_lut_out = JB03_sload_path[13];
Q1L061Q = DFFE(Q1L061Q_lut_out, GLOBAL(LE1_outclock0), , , Q1L641);


--Y1_command_0_local[13] is slaveregister:slaveregister_inst|command_0_local[13] at LC5_16_F3
--operation mode is normal

Y1_command_0_local[13]_lut_out = RE1_MASTERHWDATA[13];
Y1_command_0_local[13] = DFFE(Y1_command_0_local[13]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L96);


--Y1L656 is slaveregister:slaveregister_inst|i~5800 at LC10_16_F3
--operation mode is normal

Y1L656 = B1L83Q & (B1L93Q # Q1L061Q) # !B1L83Q & !B1L93Q & Y1_command_0_local[13];


--Y1_command_4_local[13] is slaveregister:slaveregister_inst|command_4_local[13] at LC5_12_F4
--operation mode is normal

Y1_command_4_local[13]_lut_out = RE1_MASTERHWDATA[13];
Y1_command_4_local[13] = DFFE(Y1_command_4_local[13]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L481);


--Y1L756 is slaveregister:slaveregister_inst|i~5801 at LC7_4_F3
--operation mode is normal

Y1L756 = Y1L656 & (Y1_command_4_local[13] # !B1L93Q) # !Y1L656 & B1L93Q & JB23_sload_path[13];


--Y1L456 is slaveregister:slaveregister_inst|i~5798 at LC3_3_F3
--operation mode is normal

Y1L456 = B1L63Q & (Y1L956 # B1L73Q) # !B1L63Q & !B1L73Q & Y1L756;


--Y1L858 is slaveregister:slaveregister_inst|i~15620 at LC1_3_F3
--operation mode is normal

Y1L858 = B1L83Q & Y1_rx_dpr_radr_local[13] & B1L93Q # !B1L83Q & Y1_command_2_local[13] & !B1L93Q;


--Y1L556 is slaveregister:slaveregister_inst|i~5799 at LC7_3_F3
--operation mode is normal

Y1L556 = Y1L456 & (Y1L858 # !B1L73Q) # !Y1L456 & Y1L166 & B1L73Q;


--Y1L958 is slaveregister:slaveregister_inst|i~15621 at LC7_1_A3
--operation mode is normal

Y1L958 = B1L53Q & Y1L366 # !B1L53Q & Y1L556;


--HB1_q[13] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[13] at EC3_1_F3
HB1_q[13]_data_in = C1L31;
HB1_q[13]_write_enable = C1L62;
HB1_q[13]_clock_0 = GLOBAL(LE1_outclock1);
HB1_q[13]_clock_1 = GLOBAL(LE1_outclock1);
HB1_q[13]_write_address = WR_ADDR(C1L52, C1L42, C1L32, C1L22, C1L12, C1L02, C1L91, C1L81, C1L71);
HB1_q[13]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB1_q[13] = MEMORY_SEGMENT(HB1_q[13]_data_in, HB1_q[13]_write_enable, HB1_q[13]_clock_0, HB1_q[13]_clock_1, , , , , VCC, HB1_q[13]_write_address, HB1_q[13]_read_address);


--Y1L017 is slaveregister:slaveregister_inst|i~5854 at LC3_1_A3
--operation mode is normal

Y1L017 = B1L74Q & (B1L54Q # HB1_q[13]) # !B1L74Q & PE1_q[13] & !B1L54Q;


--HB2_q[13] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[13] at EC3_1_C3
HB2_q[13]_data_in = C2L31;
HB2_q[13]_write_enable = C2L62;
HB2_q[13]_clock_0 = GLOBAL(LE1_outclock1);
HB2_q[13]_clock_1 = GLOBAL(LE1_outclock1);
HB2_q[13]_write_address = WR_ADDR(C2L52, C2L42, C2L32, C2L22, C2L12, C2L02, C2L91, C2L81, C2L71);
HB2_q[13]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB2_q[13] = MEMORY_SEGMENT(HB2_q[13]_data_in, HB2_q[13]_write_enable, HB2_q[13]_clock_0, HB2_q[13]_clock_1, , , , , VCC, HB2_q[13]_write_address, HB2_q[13]_read_address);


--Y1L117 is slaveregister:slaveregister_inst|i~5855 at LC10_1_A3
--operation mode is normal

Y1L117 = Y1L017 & (HB2_q[13] # !B1L54Q) # !Y1L017 & B1L54Q & Y1L958;


--PE1_q[14] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[14] at EC8_1_A3
PE1_q[14]_write_address = WR_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
PE1_q[14]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
PE1_q[14] = MEMORY_SEGMENT(, , , , , , , , , PE1_q[14]_write_address, PE1_q[14]_read_address);


--Y1L068 is slaveregister:slaveregister_inst|i~15622 at LC3_5_F3
--operation mode is normal

Y1L068 = !B1L34Q & PE1_q[14];


--Y1_tx_dpr_wadr_local[14] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[14] at LC7_6_F3
--operation mode is normal

Y1_tx_dpr_wadr_local[14]_lut_out = !TB1L7Q & (Y1L093 & RE1_MASTERHWDATA[14] # !Y1L093 & Y1_tx_dpr_wadr_local[14]);
Y1_tx_dpr_wadr_local[14] = DFFE(Y1_tx_dpr_wadr_local[14]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L168 is slaveregister:slaveregister_inst|i~15623 at LC8_7_F3
--operation mode is normal

Y1L168 = !B1L53Q & Y1L827 & Y1_tx_dpr_wadr_local[14] & Y1L727;


--Y1_rx_dpr_radr_local[14] is slaveregister:slaveregister_inst|rx_dpr_radr_local[14] at LC6_6_F3
--operation mode is normal

Y1_rx_dpr_radr_local[14]_lut_out = !TB1L7Q & (Y1L293 & RE1_MASTERHWDATA[14] # !Y1L293 & Y1_rx_dpr_radr_local[14]);
Y1_rx_dpr_radr_local[14] = DFFE(Y1_rx_dpr_radr_local[14]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L268 is slaveregister:slaveregister_inst|i~15624 at LC2_7_F3
--operation mode is normal

Y1L268 = !B1L04Q & Y1L731 & Y1L037 & Y1_rx_dpr_radr_local[14];


--MB1_inst16[14] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[14] at LC8_6_B3
--operation mode is normal

MB1_inst16[14]_lut_out = JB71_q[14];
MB1_inst16[14] = DFFE(MB1_inst16[14]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst50);


--Y1L368 is slaveregister:slaveregister_inst|i~15625 at LC10_7_F3
--operation mode is normal

Y1L368 = MB1_inst16[14] & Y1L827 & B1L53Q & Y1L727;


--Y1L468 is slaveregister:slaveregister_inst|i~15626 at LC4_7_F3
--operation mode is normal

Y1L468 = !B1L04Q & JB8_q[14] & Y1L133 & Y1L731;


--Y1L568 is slaveregister:slaveregister_inst|i~15627 at LC3_6_F3
--operation mode is normal

Y1L568 = Y1L168 # Y1L268 # Y1L368 # Y1L468;


--Y1L443 is slaveregister:slaveregister_inst|i1863~256 at LC10_6_F3
--operation mode is normal

Y1L443 = Y1L043 & (Y1L068 # Y1L033 & Y1L568);


--HB4_q[14] is flash_ADC:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[14] at EC2_1_H3
HB4_q[14]_data_in = N1L71;
HB4_q[14]_write_enable = N1L03;
HB4_q[14]_clock_0 = GLOBAL(LE1_outclock1);
HB4_q[14]_clock_1 = GLOBAL(LE1_outclock1);
HB4_q[14]_write_address = WR_ADDR(N1L92, N1L82, N1L72, N1L62, N1L52, N1L42, N1L32, N1L22, N1L12);
HB4_q[14]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB4_q[14] = MEMORY_SEGMENT(HB4_q[14]_data_in, HB4_q[14]_write_enable, HB4_q[14]_clock_0, HB4_q[14]_clock_1, , , , , VCC, HB4_q[14]_write_address, HB4_q[14]_read_address);


--Y1L543 is slaveregister:slaveregister_inst|i1863~257 at LC3_16_H3
--operation mode is normal

Y1L543 = Y1L237 & Y1L104 & B1L64Q & HB4_q[14];


--HB1_q[14] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[14] at EC1_1_F3
HB1_q[14]_data_in = C1L21;
HB1_q[14]_write_enable = C1L62;
HB1_q[14]_clock_0 = GLOBAL(LE1_outclock1);
HB1_q[14]_clock_1 = GLOBAL(LE1_outclock1);
HB1_q[14]_write_address = WR_ADDR(C1L52, C1L42, C1L32, C1L22, C1L12, C1L02, C1L91, C1L81, C1L71);
HB1_q[14]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB1_q[14] = MEMORY_SEGMENT(HB1_q[14]_data_in, HB1_q[14]_write_enable, HB1_q[14]_clock_0, HB1_q[14]_clock_1, , , , , VCC, HB1_q[14]_write_address, HB1_q[14]_read_address);


--K1_FF_up_b is coinc:inst_coinc|FF_up_b at LC7_2_F3
--operation mode is normal

K1_FF_up_b_lut_out = VCC;
K1_FF_up_b = DFFE(K1_FF_up_b_lut_out, COINC_UP_B, Y1_command_2_local[13], , );


--Y1L668 is slaveregister:slaveregister_inst|i~15628 at LC8_3_F3
--operation mode is normal

Y1L668 = COINC_UP_B & (K1_FF_up_b # !Y1_command_2_local[2]) # !COINC_UP_B & K1_FF_up_b & Y1_command_2_local[2];


--J1L69Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[46]~reg0 at LC8_4_F3
--operation mode is normal

J1L69Q_lut_out = JB23_sload_path[46];
J1L69Q = DFFE(J1L69Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--P1L69Q is hit_counter:inst_hit_counter|multiSPEcnt[14]~reg0 at LC10_4_F3
--operation mode is normal

P1L69Q_lut_out = JB72_sload_path[14];
P1L69Q = DFFE(P1L69Q_lut_out, GLOBAL(LE1_outclock0), , , P1L201);


--Y1L768 is slaveregister:slaveregister_inst|i~15629 at LC10_3_F3
--operation mode is normal

Y1L768 = P1L69Q & (J1L69Q # !B1L93Q) # !P1L69Q & B1L93Q & J1L69Q;


--Q1L511Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[14]~reg0 at LC3_14_H4
--operation mode is normal

Q1L511Q_lut_out = JB92_sload_path[14];
Q1L511Q = DFFE(Q1L511Q_lut_out, GLOBAL(LE1_outclock0), , , Q1L641);


--Y1L868 is slaveregister:slaveregister_inst|i~15630 at LC6_14_H4
--operation mode is normal

Y1L868 = !B1L63Q & !B1L93Q & Q1L511Q;


--J1L74Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[46]~reg0 at LC9_11_K3
--operation mode is normal

J1L74Q_lut_out = JB23_sload_path[46];
J1L74Q = DFFE(J1L74Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--Y1L968 is slaveregister:slaveregister_inst|i~15631 at LC10_11_K3
--operation mode is normal

Y1L968 = B1L93Q & (B1L63Q & J1L74Q # !B1L63Q & JB23_sload_path[46]);


--Y1L276 is slaveregister:slaveregister_inst|i~5816 at LC1_9_F3
--operation mode is normal

Y1L276 = B1L83Q & (Y1L868 # B1L73Q) # !B1L83Q & !B1L73Q & Y1L968;


--Y1L078 is slaveregister:slaveregister_inst|i~15632 at LC6_7_F3
--operation mode is normal

Y1L078 = MB1_inst16[14] & (JB8_q[14] # !B1L63Q) # !MB1_inst16[14] & B1L63Q & JB8_q[14];


--Y1L376 is slaveregister:slaveregister_inst|i~5817 at LC8_8_F3
--operation mode is normal

Y1L376 = Y1L276 & (Y1L527 # !B1L73Q) # !Y1L276 & Y1L427 & B1L73Q;


--Y1_com_ctrl_local[14] is slaveregister:slaveregister_inst|com_ctrl_local[14] at LC9_6_F3
--operation mode is normal

Y1_com_ctrl_local[14]_lut_out = RE1_MASTERHWDATA[14];
Y1_com_ctrl_local[14] = DFFE(Y1_com_ctrl_local[14]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L5);


--J1L46Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[14]~reg0 at LC9_7_F3
--operation mode is normal

J1L46Q_lut_out = JB23_sload_path[14];
J1L46Q = DFFE(J1L46Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--P1L711Q is hit_counter:inst_hit_counter|oneSPEcnt[14]~reg0 at LC5_6_M3
--operation mode is normal

P1L711Q_lut_out = JB82_sload_path[14];
P1L711Q = DFFE(P1L711Q_lut_out, GLOBAL(LE1_outclock0), , , P1L201);


--Y1L076 is slaveregister:slaveregister_inst|i~5814 at LC3_7_F3
--operation mode is normal

Y1L076 = B1L93Q & (B1L83Q # J1L46Q) # !B1L93Q & !B1L83Q & P1L711Q;


--Y1L176 is slaveregister:slaveregister_inst|i~5815 at LC5_7_F3
--operation mode is normal

Y1L176 = Y1L076 & (Y1_tx_dpr_wadr_local[14] # !B1L83Q) # !Y1L076 & B1L83Q & Y1_com_ctrl_local[14];


--J1L51Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[14]~reg0 at LC3_10_F3
--operation mode is normal

J1L51Q_lut_out = JB23_sload_path[14];
J1L51Q = DFFE(J1L51Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--Y1_command_3_local[14] is slaveregister:slaveregister_inst|command_3_local[14] at LC5_10_F3
--operation mode is normal

Y1_command_3_local[14]_lut_out = RE1_MASTERHWDATA[14];
Y1_command_3_local[14] = DFFE(Y1_command_3_local[14]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L741);


--Y1_command_1_local[14] is slaveregister:slaveregister_inst|command_1_local[14] at LC10_9_F3
--operation mode is normal

Y1_command_1_local[14]_lut_out = !RE1_MASTERHWDATA[14];
Y1_command_1_local[14] = DFFE(Y1_command_1_local[14]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L49);


--Y1L866 is slaveregister:slaveregister_inst|i~5812 at LC4_9_F3
--operation mode is normal

Y1L866 = B1L83Q & (B1L93Q # Y1_command_3_local[14]) # !B1L83Q & !Y1_command_1_local[14] & !B1L93Q;


--Y1_command_5_local[14] is slaveregister:slaveregister_inst|command_5_local[14] at LC9_11_F3
--operation mode is normal

Y1_command_5_local[14]_lut_out = RE1_MASTERHWDATA[14];
Y1_command_5_local[14] = DFFE(Y1_command_5_local[14]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L512);


--Y1L966 is slaveregister:slaveregister_inst|i~5813 at LC9_10_F3
--operation mode is normal

Y1L966 = Y1L866 & (Y1_command_5_local[14] # !B1L93Q) # !Y1L866 & B1L93Q & J1L51Q;


--Q1L161Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[14]~reg0 at LC6_10_F4
--operation mode is normal

Q1L161Q_lut_out = JB03_sload_path[14];
Q1L161Q = DFFE(Q1L161Q_lut_out, GLOBAL(LE1_outclock0), , , Q1L641);


--Y1_command_0_local[14] is slaveregister:slaveregister_inst|command_0_local[14] at LC2_8_F3
--operation mode is normal

Y1_command_0_local[14]_lut_out = RE1_MASTERHWDATA[14];
Y1_command_0_local[14] = DFFE(Y1_command_0_local[14]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L96);


--Y1L666 is slaveregister:slaveregister_inst|i~5810 at LC6_9_F3
--operation mode is normal

Y1L666 = B1L83Q & (B1L93Q # Q1L161Q) # !B1L83Q & !B1L93Q & Y1_command_0_local[14];


--Y1_command_4_local[14] is slaveregister:slaveregister_inst|command_4_local[14] at LC3_15_C4
--operation mode is normal

Y1_command_4_local[14]_lut_out = RE1_MASTERHWDATA[14];
Y1_command_4_local[14] = DFFE(Y1_command_4_local[14]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L481);


--Y1L766 is slaveregister:slaveregister_inst|i~5811 at LC2_9_F3
--operation mode is normal

Y1L766 = Y1L666 & (Y1_command_4_local[14] # !B1L93Q) # !Y1L666 & B1L93Q & JB23_sload_path[14];


--Y1L466 is slaveregister:slaveregister_inst|i~5808 at LC5_9_F3
--operation mode is normal

Y1L466 = B1L63Q & (B1L73Q # Y1L966) # !B1L63Q & !B1L73Q & Y1L766;


--Y1L178 is slaveregister:slaveregister_inst|i~15633 at LC6_2_F3
--operation mode is normal

Y1L178 = B1L93Q & Y1_rx_dpr_radr_local[14] & B1L83Q # !B1L93Q & !B1L83Q & Y1_command_2_local[14];


--Y1L566 is slaveregister:slaveregister_inst|i~5809 at LC10_8_F3
--operation mode is normal

Y1L566 = Y1L466 & (Y1L178 # !B1L73Q) # !Y1L466 & B1L73Q & Y1L176;


--Y1L278 is slaveregister:slaveregister_inst|i~15634 at LC6_8_F3
--operation mode is normal

Y1L278 = Y1L566 & (Y1L376 # !B1L53Q) # !Y1L566 & B1L53Q & Y1L376;


--Y1L217 is slaveregister:slaveregister_inst|i~5856 at LC9_8_F3
--operation mode is normal

Y1L217 = B1L54Q & (B1L74Q # Y1L278) # !B1L54Q & !B1L74Q & PE1_q[14];


--HB2_q[14] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[14] at EC4_1_C3
HB2_q[14]_data_in = C2L21;
HB2_q[14]_write_enable = C2L62;
HB2_q[14]_clock_0 = GLOBAL(LE1_outclock1);
HB2_q[14]_clock_1 = GLOBAL(LE1_outclock1);
HB2_q[14]_write_address = WR_ADDR(C2L52, C2L42, C2L32, C2L22, C2L12, C2L02, C2L91, C2L81, C2L71);
HB2_q[14]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB2_q[14] = MEMORY_SEGMENT(HB2_q[14]_data_in, HB2_q[14]_write_enable, HB2_q[14]_clock_0, HB2_q[14]_clock_1, , , , , VCC, HB2_q[14]_write_address, HB2_q[14]_read_address);


--Y1L317 is slaveregister:slaveregister_inst|i~5857 at LC4_8_F3
--operation mode is normal

Y1L317 = Y1L217 & (HB2_q[14] # !B1L74Q) # !Y1L217 & HB1_q[14] & B1L74Q;


--PE1_q[15] is slaveregister:slaveregister_inst|version_rom:inst_version_rom|lpm_rom:lpm_rom_component|altrom:srom|q[15] at EC12_1_A3
PE1_q[15]_write_address = WR_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
PE1_q[15]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q);
PE1_q[15] = MEMORY_SEGMENT(, , , , , , , , , PE1_q[15]_write_address, PE1_q[15]_read_address);


--Y1L143 is slaveregister:slaveregister_inst|i1862~261 at LC10_8_C3
--operation mode is normal

Y1L143 = Y1L043 & (Y1L969 # !B1L34Q & PE1_q[15]);


--HB4_q[15] is flash_ADC:inst_flash_ADC|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[15] at EC4_1_H3
HB4_q[15]_data_in = N1L61;
HB4_q[15]_write_enable = N1L03;
HB4_q[15]_clock_0 = GLOBAL(LE1_outclock1);
HB4_q[15]_clock_1 = GLOBAL(LE1_outclock1);
HB4_q[15]_write_address = WR_ADDR(N1L92, N1L82, N1L72, N1L62, N1L52, N1L42, N1L32, N1L22, N1L12);
HB4_q[15]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB4_q[15] = MEMORY_SEGMENT(HB4_q[15]_data_in, HB4_q[15]_write_enable, HB4_q[15]_clock_0, HB4_q[15]_clock_1, , , , , VCC, HB4_q[15]_write_address, HB4_q[15]_read_address);


--Y1L243 is slaveregister:slaveregister_inst|i1862~262 at LC5_16_H3
--operation mode is normal

Y1L243 = Y1L237 & Y1L104 & B1L64Q & HB4_q[15];


--J1L79Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[47]~reg0 at LC10_9_C3
--operation mode is normal

J1L79Q_lut_out = JB23_sload_path[47];
J1L79Q = DFFE(J1L79Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--P1L79Q is hit_counter:inst_hit_counter|multiSPEcnt[15]~reg0 at LC4_10_M3
--operation mode is normal

P1L79Q_lut_out = JB72_sload_path[15];
P1L79Q = DFFE(P1L79Q_lut_out, GLOBAL(LE1_outclock0), , , P1L201);


--Y1L378 is slaveregister:slaveregister_inst|i~15635 at LC2_9_C3
--operation mode is normal

Y1L378 = !B1L63Q & (B1L93Q & J1L79Q # !B1L93Q & P1L79Q);


--K1_FF_up_bbar is coinc:inst_coinc|FF_up_bbar at LC3_5_C3
--operation mode is normal

K1_FF_up_bbar_lut_out = VCC;
K1_FF_up_bbar = DFFE(K1_FF_up_bbar_lut_out, !COINC_UP_BBAR, Y1_command_2_local[13], , );


--Y1L478 is slaveregister:slaveregister_inst|i~15636 at LC8_10_C3
--operation mode is normal

Y1L478 = Y1_command_2_local[2] & !K1_FF_up_bbar;


--Y1L578 is slaveregister:slaveregister_inst|i~15637 at LC9_10_C3
--operation mode is normal

Y1L578 = !Y1_command_2_local[2] & COINC_UP_BBAR;


--Y1L678 is slaveregister:slaveregister_inst|i~15638 at LC7_9_C3
--operation mode is normal

Y1L678 = Y1L378 # Y1L727 & (Y1L578 # Y1L478);


--Q1L611Q is hit_counter_ff:inst_hit_counter_ff|multiSPEcnt[15]~reg0 at LC9_14_H4
--operation mode is normal

Q1L611Q_lut_out = JB92_sload_path[15];
Q1L611Q = DFFE(Q1L611Q_lut_out, GLOBAL(LE1_outclock0), , , Q1L641);


--Y1L778 is slaveregister:slaveregister_inst|i~15639 at LC5_14_H4
--operation mode is normal

Y1L778 = !B1L63Q & !B1L93Q & Q1L611Q;


--J1L84Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[47]~reg0 at LC1_9_C3
--operation mode is normal

J1L84Q_lut_out = JB23_sload_path[47];
J1L84Q = DFFE(J1L84Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--Y1L878 is slaveregister:slaveregister_inst|i~15640 at LC9_9_C3
--operation mode is normal

Y1L878 = B1L93Q & (B1L63Q & J1L84Q # !B1L63Q & JB23_sload_path[47]);


--Y1L286 is slaveregister:slaveregister_inst|i~5826 at LC5_8_C3
--operation mode is normal

Y1L286 = B1L83Q & (Y1L778 # B1L73Q) # !B1L83Q & !B1L73Q & Y1L878;


--MB1_inst16[15] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst16[15] at LC10_6_B3
--operation mode is normal

MB1_inst16[15]_lut_out = JB71_q[15];
MB1_inst16[15] = DFFE(MB1_inst16[15]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst50);


--Y1L978 is slaveregister:slaveregister_inst|i~15641 at LC3_16_C3
--operation mode is normal

Y1L978 = MB1_inst16[15] & (JB8_q[15] # !B1L63Q) # !MB1_inst16[15] & B1L63Q & JB8_q[15];


--Y1L386 is slaveregister:slaveregister_inst|i~5827 at LC8_8_C3
--operation mode is normal

Y1L386 = Y1L286 & (Y1L627 # !B1L73Q) # !Y1L286 & Y1L678 & B1L73Q;


--Y1_com_ctrl_local[15] is slaveregister:slaveregister_inst|com_ctrl_local[15] at LC3_6_C3
--operation mode is normal

Y1_com_ctrl_local[15]_lut_out = RE1_MASTERHWDATA[15];
Y1_com_ctrl_local[15] = DFFE(Y1_com_ctrl_local[15]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L5);


--J1L56Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[15]~reg0 at LC3_7_C3
--operation mode is normal

J1L56Q_lut_out = JB23_sload_path[15];
J1L56Q = DFFE(J1L56Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--P1L811Q is hit_counter:inst_hit_counter|oneSPEcnt[15]~reg0 at LC5_4_M3
--operation mode is normal

P1L811Q_lut_out = JB82_sload_path[15];
P1L811Q = DFFE(P1L811Q_lut_out, GLOBAL(LE1_outclock0), , , P1L201);


--Y1L086 is slaveregister:slaveregister_inst|i~5824 at LC7_7_C3
--operation mode is normal

Y1L086 = B1L93Q & (B1L83Q # J1L56Q) # !B1L93Q & P1L811Q & !B1L83Q;


--Y1_tx_dpr_wadr_local[15] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[15] at LC6_3_D3
--operation mode is normal

Y1_tx_dpr_wadr_local[15]_lut_out = !TB1L7Q & (Y1L093 & RE1_MASTERHWDATA[15] # !Y1L093 & Y1_tx_dpr_wadr_local[15]);
Y1_tx_dpr_wadr_local[15] = DFFE(Y1_tx_dpr_wadr_local[15]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L186 is slaveregister:slaveregister_inst|i~5825 at LC5_7_C3
--operation mode is normal

Y1L186 = Y1L086 & (Y1_tx_dpr_wadr_local[15] # !B1L83Q) # !Y1L086 & B1L83Q & Y1_com_ctrl_local[15];


--J1L61Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[15]~reg0 at LC3_9_C3
--operation mode is normal

J1L61Q_lut_out = JB23_sload_path[15];
J1L61Q = DFFE(J1L61Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--Y1_command_3_local[15] is slaveregister:slaveregister_inst|command_3_local[15] at LC4_13_H3
--operation mode is normal

Y1_command_3_local[15]_lut_out = RE1_MASTERHWDATA[15];
Y1_command_3_local[15] = DFFE(Y1_command_3_local[15]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L741);


--Y1_command_1_local[15] is slaveregister:slaveregister_inst|command_1_local[15] at LC5_13_H3
--operation mode is normal

Y1_command_1_local[15]_lut_out = !RE1_MASTERHWDATA[15];
Y1_command_1_local[15] = DFFE(Y1_command_1_local[15]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L49);


--Y1L876 is slaveregister:slaveregister_inst|i~5822 at LC5_12_H3
--operation mode is normal

Y1L876 = B1L83Q & (B1L93Q # Y1_command_3_local[15]) # !B1L83Q & !B1L93Q & !Y1_command_1_local[15];


--Y1_command_5_local[15] is slaveregister:slaveregister_inst|command_5_local[15] at LC4_10_C3
--operation mode is normal

Y1_command_5_local[15]_lut_out = RE1_MASTERHWDATA[15];
Y1_command_5_local[15] = DFFE(Y1_command_5_local[15]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L512);


--Y1L976 is slaveregister:slaveregister_inst|i~5823 at LC6_9_C3
--operation mode is normal

Y1L976 = Y1L876 & (Y1_command_5_local[15] # !B1L93Q) # !Y1L876 & B1L93Q & J1L61Q;


--Q1L261Q is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[15]~reg0 at LC9_10_F4
--operation mode is normal

Q1L261Q_lut_out = JB03_sload_path[15];
Q1L261Q = DFFE(Q1L261Q_lut_out, GLOBAL(LE1_outclock0), , , Q1L641);


--Y1_command_0_local[15] is slaveregister:slaveregister_inst|command_0_local[15] at LC9_5_G3
--operation mode is normal

Y1_command_0_local[15]_lut_out = RE1_MASTERHWDATA[15];
Y1_command_0_local[15] = DFFE(Y1_command_0_local[15]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L96);


--Y1L676 is slaveregister:slaveregister_inst|i~5820 at LC7_10_C3
--operation mode is normal

Y1L676 = B1L83Q & (B1L93Q # Q1L261Q) # !B1L83Q & !B1L93Q & Y1_command_0_local[15];


--Y1_command_4_local[15] is slaveregister:slaveregister_inst|command_4_local[15] at LC5_15_C4
--operation mode is normal

Y1_command_4_local[15]_lut_out = RE1_MASTERHWDATA[15];
Y1_command_4_local[15] = DFFE(Y1_command_4_local[15]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L481);


--Y1L776 is slaveregister:slaveregister_inst|i~5821 at LC4_9_C3
--operation mode is normal

Y1L776 = Y1L676 & (Y1_command_4_local[15] # !B1L93Q) # !Y1L676 & B1L93Q & JB23_sload_path[15];


--Y1L476 is slaveregister:slaveregister_inst|i~5818 at LC1_8_C3
--operation mode is normal

Y1L476 = B1L63Q & (Y1L976 # B1L73Q) # !B1L63Q & !B1L73Q & Y1L776;


--Y1_rx_dpr_radr_local[15] is slaveregister:slaveregister_inst|rx_dpr_radr_local[15] at LC5_3_D3
--operation mode is normal

Y1_rx_dpr_radr_local[15]_lut_out = !TB1L7Q & (Y1L293 & RE1_MASTERHWDATA[15] # !Y1L293 & Y1_rx_dpr_radr_local[15]);
Y1_rx_dpr_radr_local[15] = DFFE(Y1_rx_dpr_radr_local[15]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L088 is slaveregister:slaveregister_inst|i~15642 at LC5_4_D3
--operation mode is normal

Y1L088 = B1L93Q & B1L83Q & Y1_rx_dpr_radr_local[15] # !B1L93Q & !B1L83Q & Y1_command_2_local[15];


--Y1L576 is slaveregister:slaveregister_inst|i~5819 at LC6_8_C3
--operation mode is normal

Y1L576 = Y1L476 & (Y1L088 # !B1L73Q) # !Y1L476 & B1L73Q & Y1L186;


--Y1L188 is slaveregister:slaveregister_inst|i~15643 at LC2_8_C3
--operation mode is normal

Y1L188 = Y1L576 & (Y1L386 # !B1L53Q) # !Y1L576 & B1L53Q & Y1L386;


--HB1_q[15] is atwd:atwd0|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[15] at EC4_1_K3
HB1_q[15]_data_in = C1L11;
HB1_q[15]_write_enable = C1L62;
HB1_q[15]_clock_0 = GLOBAL(LE1_outclock1);
HB1_q[15]_clock_1 = GLOBAL(LE1_outclock1);
HB1_q[15]_write_address = WR_ADDR(C1L52, C1L42, C1L32, C1L22, C1L12, C1L02, C1L91, C1L81, C1L71);
HB1_q[15]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB1_q[15] = MEMORY_SEGMENT(HB1_q[15]_data_in, HB1_q[15]_write_enable, HB1_q[15]_clock_0, HB1_q[15]_clock_1, , , , , VCC, HB1_q[15]_write_address, HB1_q[15]_read_address);


--Y1L417 is slaveregister:slaveregister_inst|i~5858 at LC3_8_C3
--operation mode is normal

Y1L417 = B1L74Q & (B1L54Q # HB1_q[15]) # !B1L74Q & PE1_q[15] & !B1L54Q;


--HB2_q[15] is atwd:atwd1|com_adc_mem:inst_com_adc_mem|lpm_ram_dp:lpm_ram_dp_component|altdpram:sram|q[15] at EC2_1_C3
HB2_q[15]_data_in = C2L11;
HB2_q[15]_write_enable = C2L62;
HB2_q[15]_clock_0 = GLOBAL(LE1_outclock1);
HB2_q[15]_clock_1 = GLOBAL(LE1_outclock1);
HB2_q[15]_write_address = WR_ADDR(C2L52, C2L42, C2L32, C2L22, C2L12, C2L02, C2L91, C2L81, C2L71);
HB2_q[15]_read_address = RD_ADDR(B1L53Q, B1L63Q, B1L73Q, B1L83Q, B1L93Q, B1L04Q, B1L14Q, B1L24Q, B1L34Q);
HB2_q[15] = MEMORY_SEGMENT(HB2_q[15]_data_in, HB2_q[15]_write_enable, HB2_q[15]_clock_0, HB2_q[15]_clock_1, , , , , VCC, HB2_q[15]_write_address, HB2_q[15]_read_address);


--Y1L517 is slaveregister:slaveregister_inst|i~5859 at LC9_8_C3
--operation mode is normal

Y1L517 = Y1L417 & (HB2_q[15] # !B1L54Q) # !Y1L417 & Y1L188 & B1L54Q;


--Y1L433 is slaveregister:slaveregister_inst|i1861~372 at LC9_4_A3
--operation mode is normal

Y1L433 = Y1L043 & (Y1L033 # Y1L237 & Y1L233) # !Y1L043 & Y1L237 & Y1L233;


--Y1_com_ctrl_local[16] is slaveregister:slaveregister_inst|com_ctrl_local[16] at LC3_6_G4
--operation mode is normal

Y1_com_ctrl_local[16]_lut_out = RE1_MASTERHWDATA[16];
Y1_com_ctrl_local[16] = DFFE(Y1_com_ctrl_local[16]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L5);


--Y1_command_2_local[16] is slaveregister:slaveregister_inst|command_2_local[16] at LC10_6_G4
--operation mode is normal

Y1_command_2_local[16]_lut_out = RE1_MASTERHWDATA[16];
Y1_command_2_local[16] = DFFE(Y1_command_2_local[16]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L631);


--Y1L288 is slaveregister:slaveregister_inst|i~15644 at LC7_6_G4
--operation mode is normal

Y1L288 = B1L63Q & Y1_command_2_local[16] & !B1L83Q # !B1L63Q & Y1_com_ctrl_local[16] & B1L83Q;


--J1L71Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[16]~reg0 at LC3_2_J3
--operation mode is normal

J1L71Q_lut_out = JB23_sload_path[16];
J1L71Q = DFFE(J1L71Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--Y1_command_4_local[16] is slaveregister:slaveregister_inst|command_4_local[16] at LC3_3_J3
--operation mode is normal

Y1_command_4_local[16]_lut_out = RE1_MASTERHWDATA[16];
Y1_command_4_local[16] = DFFE(Y1_command_4_local[16]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L481);


--Y1L444 is slaveregister:slaveregister_inst|i~5588 at LC5_3_J3
--operation mode is normal

Y1L444 = B1L83Q & (B1L63Q # Y1_command_4_local[16]) # !B1L83Q & !B1L63Q & JB23_sload_path[16];


--Y1_command_5_local[16] is slaveregister:slaveregister_inst|command_5_local[16] at LC9_1_J3
--operation mode is normal

Y1_command_5_local[16]_lut_out = RE1_MASTERHWDATA[16];
Y1_command_5_local[16] = DFFE(Y1_command_5_local[16]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L512);


--Y1L544 is slaveregister:slaveregister_inst|i~5589 at LC4_2_J3
--operation mode is normal

Y1L544 = Y1L444 & (Y1_command_5_local[16] # !B1L63Q) # !Y1L444 & B1L63Q & J1L71Q;


--Y1_command_3_local[16] is slaveregister:slaveregister_inst|command_3_local[16] at LC10_3_G1
--operation mode is normal

Y1_command_3_local[16]_lut_out = RE1_MASTERHWDATA[16];
Y1_command_3_local[16] = DFFE(Y1_command_3_local[16]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L741);


--Y1_command_1_local[16] is slaveregister:slaveregister_inst|command_1_local[16] at LC4_4_G1
--operation mode is normal

Y1_command_1_local[16]_lut_out = RE1_MASTERHWDATA[16];
Y1_command_1_local[16] = DFFE(Y1_command_1_local[16]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L49);


--Y1_command_0_local[16] is slaveregister:slaveregister_inst|command_0_local[16] at LC3_5_G1
--operation mode is normal

Y1_command_0_local[16]_lut_out = RE1_MASTERHWDATA[16];
Y1_command_0_local[16] = DFFE(Y1_command_0_local[16]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L96);


--Y1L388 is slaveregister:slaveregister_inst|i~15645 at LC9_4_G1
--operation mode is normal

Y1L388 = Y1_command_1_local[16] & (B1L63Q # Y1_command_0_local[16]) # !Y1_command_1_local[16] & !B1L63Q & Y1_command_0_local[16];


--Y1L488 is slaveregister:slaveregister_inst|i~15646 at LC1_4_G1
--operation mode is normal

Y1L488 = B1L83Q & B1L63Q & Y1_command_3_local[16] # !B1L83Q & Y1L388;


--Y1L244 is slaveregister:slaveregister_inst|i~5586 at LC10_2_J3
--operation mode is normal

Y1L244 = B1L93Q & (B1L73Q # Y1L544) # !B1L93Q & Y1L488 & !B1L73Q;


--Y1_rx_dpr_radr_local[16] is slaveregister:slaveregister_inst|rx_dpr_radr_local[16] at LC10_1_J3
--operation mode is normal

Y1_rx_dpr_radr_local[16]_lut_out = !TB1L7Q & (Y1L293 & RE1_MASTERHWDATA[16] # !Y1L293 & Y1_rx_dpr_radr_local[16]);
Y1_rx_dpr_radr_local[16] = DFFE(Y1_rx_dpr_radr_local[16]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1_tx_dpr_wadr_local[16] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[16] at LC3_1_J3
--operation mode is normal

Y1_tx_dpr_wadr_local[16]_lut_out = !TB1L7Q & (Y1L093 & RE1_MASTERHWDATA[16] # !Y1L093 & Y1_tx_dpr_wadr_local[16]);
Y1_tx_dpr_wadr_local[16] = DFFE(Y1_tx_dpr_wadr_local[16]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--J1L66Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[16]~reg0 at LC6_3_J3
--operation mode is normal

J1L66Q_lut_out = JB23_sload_path[16];
J1L66Q = DFFE(J1L66Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--Y1L588 is slaveregister:slaveregister_inst|i~15647 at LC2_2_J3
--operation mode is normal

Y1L588 = B1L83Q & Y1_tx_dpr_wadr_local[16] # !B1L83Q & J1L66Q;


--Y1L688 is slaveregister:slaveregister_inst|i~15648 at LC7_2_J3
--operation mode is normal

Y1L688 = B1L63Q & B1L83Q & Y1_rx_dpr_radr_local[16] # !B1L63Q & Y1L588;


--Y1L344 is slaveregister:slaveregister_inst|i~5587 at LC9_2_J3
--operation mode is normal

Y1L344 = Y1L244 & (Y1L688 # !B1L73Q) # !Y1L244 & Y1L288 & B1L73Q;


--Y1L533 is slaveregister:slaveregister_inst|i1861~373 at LC8_2_J3
--operation mode is normal

Y1L533 = Y1L733 # !B1L53Q & Y1L344;


--Y1L304 is slaveregister:slaveregister_inst|i~4 at LC9_6_I3
--operation mode is normal

Y1L304 = B1L53Q # B1L93Q # !Y1L827 # !B1L63Q;


--Y1L633 is slaveregister:slaveregister_inst|i1861~374 at LC6_2_J3
--operation mode is normal

Y1L633 = Y1_rx_dpr_radr_local[16] & (Y1_tx_dpr_wadr_local[16] & !Y1L304 # !Y1L404) # !Y1_rx_dpr_radr_local[16] & Y1_tx_dpr_wadr_local[16] & !Y1L304;


--Y1_tx_dpr_wadr_local[17] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[17] at LC6_15_L1
--operation mode is normal

Y1_tx_dpr_wadr_local[17]_lut_out = !TB1L7Q & (Y1L093 & RE1_MASTERHWDATA[17] # !Y1L093 & Y1_tx_dpr_wadr_local[17]);
Y1_tx_dpr_wadr_local[17] = DFFE(Y1_tx_dpr_wadr_local[17]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L723 is slaveregister:slaveregister_inst|i1860~232 at LC7_14_L1
--operation mode is normal

Y1L723 = Y1_tx_dpr_wadr_local[17] & Y1L827 & !B1L53Q & Y1L727;


--Y1_rx_dpr_radr_local[17] is slaveregister:slaveregister_inst|rx_dpr_radr_local[17] at LC5_15_L1
--operation mode is normal

Y1_rx_dpr_radr_local[17]_lut_out = !TB1L7Q & (Y1L293 & RE1_MASTERHWDATA[17] # !Y1L293 & Y1_rx_dpr_radr_local[17]);
Y1_rx_dpr_radr_local[17] = DFFE(Y1_rx_dpr_radr_local[17]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L823 is slaveregister:slaveregister_inst|i1860~233 at LC2_15_L1
--operation mode is normal

Y1L823 = !Y1L104 & (Y1L723 # Y1_rx_dpr_radr_local[17] & !Y1L404);


--Y1L923 is slaveregister:slaveregister_inst|i1860~234 at LC6_3_L3
--operation mode is normal

Y1L923 = !B1L53Q & (B1L94Q # B1L05Q);


--Y1_com_ctrl_local[17] is slaveregister:slaveregister_inst|com_ctrl_local[17] at LC7_7_L1
--operation mode is normal

Y1_com_ctrl_local[17]_lut_out = RE1_MASTERHWDATA[17];
Y1_com_ctrl_local[17] = DFFE(Y1_com_ctrl_local[17]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L5);


--Y1_command_2_local[17] is slaveregister:slaveregister_inst|command_2_local[17] at LC5_6_L1
--operation mode is normal

Y1_command_2_local[17]_lut_out = RE1_MASTERHWDATA[17];
Y1_command_2_local[17] = DFFE(Y1_command_2_local[17]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L631);


--Y1L788 is slaveregister:slaveregister_inst|i~15649 at LC5_7_L1
--operation mode is normal

Y1L788 = B1L63Q & Y1_command_2_local[17] & !B1L83Q # !B1L63Q & Y1_com_ctrl_local[17] & B1L83Q;


--J1L81Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[17]~reg0 at LC1_15_L1
--operation mode is normal

J1L81Q_lut_out = JB23_sload_path[17];
J1L81Q = DFFE(J1L81Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--Y1_command_4_local[17] is slaveregister:slaveregister_inst|command_4_local[17] at LC5_3_L1
--operation mode is normal

Y1_command_4_local[17]_lut_out = RE1_MASTERHWDATA[17];
Y1_command_4_local[17] = DFFE(Y1_command_4_local[17]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L481);


--Y1L844 is slaveregister:slaveregister_inst|i~5592 at LC8_15_L1
--operation mode is normal

Y1L844 = B1L83Q & (Y1_command_4_local[17] # B1L63Q) # !B1L83Q & !B1L63Q & JB23_sload_path[17];


--Y1_command_5_local[17] is slaveregister:slaveregister_inst|command_5_local[17] at LC5_6_A1
--operation mode is normal

Y1_command_5_local[17]_lut_out = RE1_MASTERHWDATA[17];
Y1_command_5_local[17] = DFFE(Y1_command_5_local[17]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L512);


--Y1L944 is slaveregister:slaveregister_inst|i~5593 at LC3_14_L1
--operation mode is normal

Y1L944 = Y1L844 & (Y1_command_5_local[17] # !B1L63Q) # !Y1L844 & J1L81Q & B1L63Q;


--Y1_command_3_local[17] is slaveregister:slaveregister_inst|command_3_local[17] at LC5_11_G1
--operation mode is normal

Y1_command_3_local[17]_lut_out = RE1_MASTERHWDATA[17];
Y1_command_3_local[17] = DFFE(Y1_command_3_local[17]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L741);


--Y1_command_1_local[17] is slaveregister:slaveregister_inst|command_1_local[17] at LC3_10_G1
--operation mode is normal

Y1_command_1_local[17]_lut_out = RE1_MASTERHWDATA[17];
Y1_command_1_local[17] = DFFE(Y1_command_1_local[17]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L49);


--Y1_command_0_local[17] is slaveregister:slaveregister_inst|command_0_local[17] at LC8_11_G1
--operation mode is normal

Y1_command_0_local[17]_lut_out = RE1_MASTERHWDATA[17];
Y1_command_0_local[17] = DFFE(Y1_command_0_local[17]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L96);


--Y1L888 is slaveregister:slaveregister_inst|i~15650 at LC2_11_G1
--operation mode is normal

Y1L888 = Y1_command_0_local[17] & (Y1_command_1_local[17] # !B1L63Q) # !Y1_command_0_local[17] & Y1_command_1_local[17] & B1L63Q;


--Y1L988 is slaveregister:slaveregister_inst|i~15651 at LC4_11_G1
--operation mode is normal

Y1L988 = B1L83Q & Y1_command_3_local[17] & B1L63Q # !B1L83Q & Y1L888;


--Y1L644 is slaveregister:slaveregister_inst|i~5590 at LC6_14_L1
--operation mode is normal

Y1L644 = B1L93Q & (B1L73Q # Y1L944) # !B1L93Q & Y1L988 & !B1L73Q;


--J1L76Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[17]~reg0 at LC10_14_L1
--operation mode is normal

J1L76Q_lut_out = JB23_sload_path[17];
J1L76Q = DFFE(J1L76Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--Y1L098 is slaveregister:slaveregister_inst|i~15652 at LC4_14_L1
--operation mode is normal

Y1L098 = B1L83Q & Y1_tx_dpr_wadr_local[17] # !B1L83Q & J1L76Q;


--Y1L198 is slaveregister:slaveregister_inst|i~15653 at LC9_14_L1
--operation mode is normal

Y1L198 = B1L63Q & B1L83Q & Y1_rx_dpr_radr_local[17] # !B1L63Q & Y1L098;


--Y1L744 is slaveregister:slaveregister_inst|i~5591 at LC5_14_L1
--operation mode is normal

Y1L744 = Y1L644 & (Y1L198 # !B1L73Q) # !Y1L644 & Y1L788 & B1L73Q;


--Y1_tx_dpr_wadr_local[18] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[18] at LC3_7_L1
--operation mode is normal

Y1_tx_dpr_wadr_local[18]_lut_out = !TB1L7Q & (Y1L093 & RE1_MASTERHWDATA[18] # !Y1L093 & Y1_tx_dpr_wadr_local[18]);
Y1_tx_dpr_wadr_local[18] = DFFE(Y1_tx_dpr_wadr_local[18]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L523 is slaveregister:slaveregister_inst|i1859~231 at LC8_16_L1
--operation mode is normal

Y1L523 = Y1_tx_dpr_wadr_local[18] & !B1L53Q & Y1L827 & Y1L727;


--Y1_rx_dpr_radr_local[18] is slaveregister:slaveregister_inst|rx_dpr_radr_local[18] at LC4_15_L1
--operation mode is normal

Y1_rx_dpr_radr_local[18]_lut_out = !TB1L7Q & (Y1L293 & RE1_MASTERHWDATA[18] # !Y1L293 & Y1_rx_dpr_radr_local[18]);
Y1_rx_dpr_radr_local[18] = DFFE(Y1_rx_dpr_radr_local[18]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L623 is slaveregister:slaveregister_inst|i1859~232 at LC7_16_L1
--operation mode is normal

Y1L623 = !Y1L104 & (Y1L523 # !Y1L404 & Y1_rx_dpr_radr_local[18]);


--Y1_com_ctrl_local[18] is slaveregister:slaveregister_inst|com_ctrl_local[18] at LC9_7_L1
--operation mode is normal

Y1_com_ctrl_local[18]_lut_out = RE1_MASTERHWDATA[18];
Y1_com_ctrl_local[18] = DFFE(Y1_com_ctrl_local[18]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L5);


--Y1_command_2_local[18] is slaveregister:slaveregister_inst|command_2_local[18] at LC3_6_L1
--operation mode is normal

Y1_command_2_local[18]_lut_out = RE1_MASTERHWDATA[18];
Y1_command_2_local[18] = DFFE(Y1_command_2_local[18]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L631);


--Y1L298 is slaveregister:slaveregister_inst|i~15654 at LC6_7_L1
--operation mode is normal

Y1L298 = B1L63Q & Y1_command_2_local[18] & !B1L83Q # !B1L63Q & Y1_com_ctrl_local[18] & B1L83Q;


--J1L91Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[18]~reg0 at LC9_16_L1
--operation mode is normal

J1L91Q_lut_out = JB23_sload_path[18];
J1L91Q = DFFE(J1L91Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--Y1_command_4_local[18] is slaveregister:slaveregister_inst|command_4_local[18] at LC3_3_L1
--operation mode is normal

Y1_command_4_local[18]_lut_out = RE1_MASTERHWDATA[18];
Y1_command_4_local[18] = DFFE(Y1_command_4_local[18]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L481);


--Y1L254 is slaveregister:slaveregister_inst|i~5596 at LC4_16_L1
--operation mode is normal

Y1L254 = B1L83Q & (Y1_command_4_local[18] # B1L63Q) # !B1L83Q & !B1L63Q & JB23_sload_path[18];


--Y1_command_5_local[18] is slaveregister:slaveregister_inst|command_5_local[18] at LC5_11_A1
--operation mode is normal

Y1_command_5_local[18]_lut_out = RE1_MASTERHWDATA[18];
Y1_command_5_local[18] = DFFE(Y1_command_5_local[18]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L512);


--Y1L354 is slaveregister:slaveregister_inst|i~5597 at LC5_16_L1
--operation mode is normal

Y1L354 = Y1L254 & (Y1_command_5_local[18] # !B1L63Q) # !Y1L254 & J1L91Q & B1L63Q;


--Y1_command_3_local[18] is slaveregister:slaveregister_inst|command_3_local[18] at LC3_5_L1
--operation mode is normal

Y1_command_3_local[18]_lut_out = RE1_MASTERHWDATA[18];
Y1_command_3_local[18] = DFFE(Y1_command_3_local[18]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L741);


--Y1_command_1_local[18] is slaveregister:slaveregister_inst|command_1_local[18] at LC6_6_L1
--operation mode is normal

Y1_command_1_local[18]_lut_out = RE1_MASTERHWDATA[18];
Y1_command_1_local[18] = DFFE(Y1_command_1_local[18]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L49);


--Y1_command_0_local[18] is slaveregister:slaveregister_inst|command_0_local[18] at LC6_5_L1
--operation mode is normal

Y1_command_0_local[18]_lut_out = RE1_MASTERHWDATA[18];
Y1_command_0_local[18] = DFFE(Y1_command_0_local[18]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L96);


--Y1L398 is slaveregister:slaveregister_inst|i~15655 at LC5_5_L1
--operation mode is normal

Y1L398 = Y1_command_0_local[18] & (Y1_command_1_local[18] # !B1L63Q) # !Y1_command_0_local[18] & Y1_command_1_local[18] & B1L63Q;


--Y1L498 is slaveregister:slaveregister_inst|i~15656 at LC7_5_L1
--operation mode is normal

Y1L498 = B1L83Q & Y1_command_3_local[18] & B1L63Q # !B1L83Q & Y1L398;


--Y1L054 is slaveregister:slaveregister_inst|i~5594 at LC6_16_L1
--operation mode is normal

Y1L054 = B1L93Q & (B1L73Q # Y1L354) # !B1L93Q & !B1L73Q & Y1L498;


--J1L86Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[18]~reg0 at LC3_9_L1
--operation mode is normal

J1L86Q_lut_out = JB23_sload_path[18];
J1L86Q = DFFE(J1L86Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--Y1L598 is slaveregister:slaveregister_inst|i~15657 at LC3_8_L1
--operation mode is normal

Y1L598 = B1L83Q & Y1_tx_dpr_wadr_local[18] # !B1L83Q & J1L86Q;


--Y1L698 is slaveregister:slaveregister_inst|i~15658 at LC3_16_L1
--operation mode is normal

Y1L698 = B1L63Q & Y1_rx_dpr_radr_local[18] & B1L83Q # !B1L63Q & Y1L598;


--Y1L154 is slaveregister:slaveregister_inst|i~5595 at LC10_16_L1
--operation mode is normal

Y1L154 = Y1L054 & (Y1L698 # !B1L73Q) # !Y1L054 & Y1L298 & B1L73Q;


--Y1_tx_dpr_wadr_local[19] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[19] at LC8_1_K1
--operation mode is normal

Y1_tx_dpr_wadr_local[19]_lut_out = !TB1L7Q & (Y1L093 & RE1_MASTERHWDATA[19] # !Y1L093 & Y1_tx_dpr_wadr_local[19]);
Y1_tx_dpr_wadr_local[19] = DFFE(Y1_tx_dpr_wadr_local[19]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L323 is slaveregister:slaveregister_inst|i1858~231 at LC6_3_K1
--operation mode is normal

Y1L323 = Y1L727 & Y1L827 & !B1L53Q & Y1_tx_dpr_wadr_local[19];


--Y1_rx_dpr_radr_local[19] is slaveregister:slaveregister_inst|rx_dpr_radr_local[19] at LC3_4_K1
--operation mode is normal

Y1_rx_dpr_radr_local[19]_lut_out = !TB1L7Q & (Y1L293 & RE1_MASTERHWDATA[19] # !Y1L293 & Y1_rx_dpr_radr_local[19]);
Y1_rx_dpr_radr_local[19] = DFFE(Y1_rx_dpr_radr_local[19]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L423 is slaveregister:slaveregister_inst|i1858~232 at LC7_4_K1
--operation mode is normal

Y1L423 = !Y1L104 & (Y1L323 # !Y1L404 & Y1_rx_dpr_radr_local[19]);


--Y1_com_ctrl_local[19] is slaveregister:slaveregister_inst|com_ctrl_local[19] at LC5_6_K1
--operation mode is normal

Y1_com_ctrl_local[19]_lut_out = RE1_MASTERHWDATA[19];
Y1_com_ctrl_local[19] = DFFE(Y1_com_ctrl_local[19]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L5);


--Y1_command_2_local[19] is slaveregister:slaveregister_inst|command_2_local[19] at LC3_5_K1
--operation mode is normal

Y1_command_2_local[19]_lut_out = RE1_MASTERHWDATA[19];
Y1_command_2_local[19] = DFFE(Y1_command_2_local[19]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L631);


--Y1L798 is slaveregister:slaveregister_inst|i~15659 at LC7_5_K1
--operation mode is normal

Y1L798 = B1L63Q & Y1_command_2_local[19] & !B1L83Q # !B1L63Q & B1L83Q & Y1_com_ctrl_local[19];


--J1L02Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[19]~reg0 at LC5_5_K1
--operation mode is normal

J1L02Q_lut_out = JB23_sload_path[19];
J1L02Q = DFFE(J1L02Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--Y1_command_4_local[19] is slaveregister:slaveregister_inst|command_4_local[19] at LC9_3_K1
--operation mode is normal

Y1_command_4_local[19]_lut_out = RE1_MASTERHWDATA[19];
Y1_command_4_local[19] = DFFE(Y1_command_4_local[19]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L481);


--Y1L654 is slaveregister:slaveregister_inst|i~5600 at LC2_4_K1
--operation mode is normal

Y1L654 = B1L83Q & (Y1_command_4_local[19] # B1L63Q) # !B1L83Q & !B1L63Q & JB23_sload_path[19];


--Y1_command_5_local[19] is slaveregister:slaveregister_inst|command_5_local[19] at LC3_6_K1
--operation mode is normal

Y1_command_5_local[19]_lut_out = RE1_MASTERHWDATA[19];
Y1_command_5_local[19] = DFFE(Y1_command_5_local[19]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L512);


--Y1L754 is slaveregister:slaveregister_inst|i~5601 at LC8_4_K1
--operation mode is normal

Y1L754 = Y1L654 & (Y1_command_5_local[19] # !B1L63Q) # !Y1L654 & B1L63Q & J1L02Q;


--Y1_command_3_local[19] is slaveregister:slaveregister_inst|command_3_local[19] at LC6_3_G1
--operation mode is normal

Y1_command_3_local[19]_lut_out = RE1_MASTERHWDATA[19];
Y1_command_3_local[19] = DFFE(Y1_command_3_local[19]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L741);


--Y1_command_1_local[19] is slaveregister:slaveregister_inst|command_1_local[19] at LC6_10_G1
--operation mode is normal

Y1_command_1_local[19]_lut_out = RE1_MASTERHWDATA[19];
Y1_command_1_local[19] = DFFE(Y1_command_1_local[19]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L49);


--Y1_command_0_local[19] is slaveregister:slaveregister_inst|command_0_local[19] at LC9_3_G1
--operation mode is normal

Y1_command_0_local[19]_lut_out = RE1_MASTERHWDATA[19];
Y1_command_0_local[19] = DFFE(Y1_command_0_local[19]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L96);


--Y1L898 is slaveregister:slaveregister_inst|i~15660 at LC4_3_G1
--operation mode is normal

Y1L898 = Y1_command_0_local[19] & (Y1_command_1_local[19] # !B1L63Q) # !Y1_command_0_local[19] & Y1_command_1_local[19] & B1L63Q;


--Y1L998 is slaveregister:slaveregister_inst|i~15661 at LC5_3_G1
--operation mode is normal

Y1L998 = B1L83Q & Y1_command_3_local[19] & B1L63Q # !B1L83Q & Y1L898;


--Y1L454 is slaveregister:slaveregister_inst|i~5598 at LC6_4_K1
--operation mode is normal

Y1L454 = B1L93Q & (B1L73Q # Y1L754) # !B1L93Q & Y1L998 & !B1L73Q;


--J1L96Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[19]~reg0 at LC10_4_K1
--operation mode is normal

J1L96Q_lut_out = JB23_sload_path[19];
J1L96Q = DFFE(J1L96Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--Y1L009 is slaveregister:slaveregister_inst|i~15662 at LC9_4_K1
--operation mode is normal

Y1L009 = B1L83Q & Y1_tx_dpr_wadr_local[19] # !B1L83Q & J1L96Q;


--Y1L109 is slaveregister:slaveregister_inst|i~15663 at LC1_4_K1
--operation mode is normal

Y1L109 = B1L63Q & Y1_rx_dpr_radr_local[19] & B1L83Q # !B1L63Q & Y1L009;


--Y1L554 is slaveregister:slaveregister_inst|i~5599 at LC4_4_K1
--operation mode is normal

Y1L554 = Y1L454 & (Y1L109 # !B1L73Q) # !Y1L454 & B1L73Q & Y1L798;


--Y1_tx_dpr_wadr_local[20] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[20] at LC10_1_K1
--operation mode is normal

Y1_tx_dpr_wadr_local[20]_lut_out = !TB1L7Q & (Y1L093 & RE1_MASTERHWDATA[20] # !Y1L093 & Y1_tx_dpr_wadr_local[20]);
Y1_tx_dpr_wadr_local[20] = DFFE(Y1_tx_dpr_wadr_local[20]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L123 is slaveregister:slaveregister_inst|i1857~231 at LC1_2_K1
--operation mode is normal

Y1L123 = Y1L827 & !B1L53Q & Y1_tx_dpr_wadr_local[20] & Y1L727;


--Y1_rx_dpr_radr_local[20] is slaveregister:slaveregister_inst|rx_dpr_radr_local[20] at LC9_1_K1
--operation mode is normal

Y1_rx_dpr_radr_local[20]_lut_out = !TB1L7Q & (Y1L293 & RE1_MASTERHWDATA[20] # !Y1L293 & Y1_rx_dpr_radr_local[20]);
Y1_rx_dpr_radr_local[20] = DFFE(Y1_rx_dpr_radr_local[20]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L223 is slaveregister:slaveregister_inst|i1857~232 at LC3_1_K1
--operation mode is normal

Y1L223 = !Y1L104 & (Y1L123 # Y1_rx_dpr_radr_local[20] & !Y1L404);


--Y1_com_ctrl_local[20] is slaveregister:slaveregister_inst|com_ctrl_local[20] at LC5_1_K1
--operation mode is normal

Y1_com_ctrl_local[20]_lut_out = RE1_MASTERHWDATA[20];
Y1_com_ctrl_local[20] = DFFE(Y1_com_ctrl_local[20]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L5);


--Y1_command_2_local[20] is slaveregister:slaveregister_inst|command_2_local[20] at LC6_5_K1
--operation mode is normal

Y1_command_2_local[20]_lut_out = RE1_MASTERHWDATA[20];
Y1_command_2_local[20] = DFFE(Y1_command_2_local[20]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L631);


--Y1L209 is slaveregister:slaveregister_inst|i~15664 at LC7_2_K1
--operation mode is normal

Y1L209 = B1L83Q & Y1_com_ctrl_local[20] & !B1L63Q # !B1L83Q & Y1_command_2_local[20] & B1L63Q;


--J1L12Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[20]~reg0 at LC6_2_K1
--operation mode is normal

J1L12Q_lut_out = JB23_sload_path[20];
J1L12Q = DFFE(J1L12Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--Y1_command_4_local[20] is slaveregister:slaveregister_inst|command_4_local[20] at LC3_3_K1
--operation mode is normal

Y1_command_4_local[20]_lut_out = RE1_MASTERHWDATA[20];
Y1_command_4_local[20] = DFFE(Y1_command_4_local[20]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L481);


--Y1L064 is slaveregister:slaveregister_inst|i~5604 at LC1_3_K1
--operation mode is normal

Y1L064 = B1L83Q & (Y1_command_4_local[20] # B1L63Q) # !B1L83Q & !B1L63Q & JB23_sload_path[20];


--Y1_command_5_local[20] is slaveregister:slaveregister_inst|command_5_local[20] at LC5_7_K1
--operation mode is normal

Y1_command_5_local[20]_lut_out = RE1_MASTERHWDATA[20];
Y1_command_5_local[20] = DFFE(Y1_command_5_local[20]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L512);


--Y1L164 is slaveregister:slaveregister_inst|i~5605 at LC4_2_K1
--operation mode is normal

Y1L164 = Y1L064 & (Y1_command_5_local[20] # !B1L63Q) # !Y1L064 & J1L12Q & B1L63Q;


--Y1_command_3_local[20] is slaveregister:slaveregister_inst|command_3_local[20] at LC8_3_G1
--operation mode is normal

Y1_command_3_local[20]_lut_out = RE1_MASTERHWDATA[20];
Y1_command_3_local[20] = DFFE(Y1_command_3_local[20]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L741);


--Y1_command_1_local[20] is slaveregister:slaveregister_inst|command_1_local[20] at LC8_4_G1
--operation mode is normal

Y1_command_1_local[20]_lut_out = RE1_MASTERHWDATA[20];
Y1_command_1_local[20] = DFFE(Y1_command_1_local[20]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L49);


--Y1_command_0_local[20] is slaveregister:slaveregister_inst|command_0_local[20] at LC2_4_G1
--operation mode is normal

Y1_command_0_local[20]_lut_out = RE1_MASTERHWDATA[20];
Y1_command_0_local[20] = DFFE(Y1_command_0_local[20]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L96);


--Y1L309 is slaveregister:slaveregister_inst|i~15665 at LC7_3_G1
--operation mode is normal

Y1L309 = Y1_command_0_local[20] & (Y1_command_1_local[20] # !B1L63Q) # !Y1_command_0_local[20] & B1L63Q & Y1_command_1_local[20];


--Y1L409 is slaveregister:slaveregister_inst|i~15666 at LC3_3_G1
--operation mode is normal

Y1L409 = B1L83Q & Y1_command_3_local[20] & B1L63Q # !B1L83Q & Y1L309;


--Y1L854 is slaveregister:slaveregister_inst|i~5602 at LC8_2_K1
--operation mode is normal

Y1L854 = B1L93Q & (B1L73Q # Y1L164) # !B1L93Q & !B1L73Q & Y1L409;


--J1L07Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[20]~reg0 at LC5_3_K1
--operation mode is normal

J1L07Q_lut_out = JB23_sload_path[20];
J1L07Q = DFFE(J1L07Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--Y1L509 is slaveregister:slaveregister_inst|i~15667 at LC10_2_K1
--operation mode is normal

Y1L509 = B1L83Q & Y1_tx_dpr_wadr_local[20] # !B1L83Q & J1L07Q;


--Y1L609 is slaveregister:slaveregister_inst|i~15668 at LC2_2_K1
--operation mode is normal

Y1L609 = B1L63Q & B1L83Q & Y1_rx_dpr_radr_local[20] # !B1L63Q & Y1L509;


--Y1L954 is slaveregister:slaveregister_inst|i~5603 at LC9_2_K1
--operation mode is normal

Y1L954 = Y1L854 & (Y1L609 # !B1L73Q) # !Y1L854 & Y1L209 & B1L73Q;


--Y1_tx_dpr_wadr_local[21] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[21] at LC7_1_K1
--operation mode is normal

Y1_tx_dpr_wadr_local[21]_lut_out = !TB1L7Q & (Y1L093 & RE1_MASTERHWDATA[21] # !Y1L093 & Y1_tx_dpr_wadr_local[21]);
Y1_tx_dpr_wadr_local[21] = DFFE(Y1_tx_dpr_wadr_local[21]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L913 is slaveregister:slaveregister_inst|i1856~231 at LC3_14_K1
--operation mode is normal

Y1L913 = Y1_tx_dpr_wadr_local[21] & Y1L827 & !B1L53Q & Y1L727;


--Y1_rx_dpr_radr_local[21] is slaveregister:slaveregister_inst|rx_dpr_radr_local[21] at LC6_1_K1
--operation mode is normal

Y1_rx_dpr_radr_local[21]_lut_out = !TB1L7Q & (Y1L293 & RE1_MASTERHWDATA[21] # !Y1L293 & Y1_rx_dpr_radr_local[21]);
Y1_rx_dpr_radr_local[21] = DFFE(Y1_rx_dpr_radr_local[21]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L023 is slaveregister:slaveregister_inst|i1856~232 at LC6_14_K1
--operation mode is normal

Y1L023 = !Y1L104 & (Y1L913 # Y1_rx_dpr_radr_local[21] & !Y1L404);


--Y1_command_2_local[21] is slaveregister:slaveregister_inst|command_2_local[21] at LC3_12_K1
--operation mode is normal

Y1_command_2_local[21]_lut_out = RE1_MASTERHWDATA[21];
Y1_command_2_local[21] = DFFE(Y1_command_2_local[21]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L631);


--Y1_com_ctrl_local[21] is slaveregister:slaveregister_inst|com_ctrl_local[21] at LC3_11_K1
--operation mode is normal

Y1_com_ctrl_local[21]_lut_out = !RE1_MASTERHWDATA[21];
Y1_com_ctrl_local[21] = DFFE(Y1_com_ctrl_local[21]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L5);


--Y1L709 is slaveregister:slaveregister_inst|i~15669 at LC5_12_K1
--operation mode is normal

Y1L709 = B1L63Q & !B1L83Q & Y1_command_2_local[21] # !B1L63Q & B1L83Q & !Y1_com_ctrl_local[21];


--J1L22Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[21]~reg0 at LC4_15_K1
--operation mode is normal

J1L22Q_lut_out = JB23_sload_path[21];
J1L22Q = DFFE(J1L22Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--Y1_command_4_local[21] is slaveregister:slaveregister_inst|command_4_local[21] at LC3_16_K1
--operation mode is normal

Y1_command_4_local[21]_lut_out = RE1_MASTERHWDATA[21];
Y1_command_4_local[21] = DFFE(Y1_command_4_local[21]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L481);


--Y1L464 is slaveregister:slaveregister_inst|i~5608 at LC5_15_K1
--operation mode is normal

Y1L464 = B1L83Q & (B1L63Q # Y1_command_4_local[21]) # !B1L83Q & !B1L63Q & JB23_sload_path[21];


--Y1_command_5_local[21] is slaveregister:slaveregister_inst|command_5_local[21] at LC5_13_K1
--operation mode is normal

Y1_command_5_local[21]_lut_out = RE1_MASTERHWDATA[21];
Y1_command_5_local[21] = DFFE(Y1_command_5_local[21]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L512);


--Y1L564 is slaveregister:slaveregister_inst|i~5609 at LC2_14_K1
--operation mode is normal

Y1L564 = Y1L464 & (Y1_command_5_local[21] # !B1L63Q) # !Y1L464 & B1L63Q & J1L22Q;


--Y1_command_3_local[21] is slaveregister:slaveregister_inst|command_3_local[21] at LC1_3_G1
--operation mode is normal

Y1_command_3_local[21]_lut_out = RE1_MASTERHWDATA[21];
Y1_command_3_local[21] = DFFE(Y1_command_3_local[21]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L741);


--Y1_command_1_local[21] is slaveregister:slaveregister_inst|command_1_local[21] at LC7_4_G1
--operation mode is normal

Y1_command_1_local[21]_lut_out = RE1_MASTERHWDATA[21];
Y1_command_1_local[21] = DFFE(Y1_command_1_local[21]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L49);


--Y1_command_0_local[21] is slaveregister:slaveregister_inst|command_0_local[21] at LC6_4_G1
--operation mode is normal

Y1_command_0_local[21]_lut_out = RE1_MASTERHWDATA[21];
Y1_command_0_local[21] = DFFE(Y1_command_0_local[21]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L96);


--Y1L809 is slaveregister:slaveregister_inst|i~15670 at LC5_4_G1
--operation mode is normal

Y1L809 = Y1_command_1_local[21] & (B1L63Q # Y1_command_0_local[21]) # !Y1_command_1_local[21] & !B1L63Q & Y1_command_0_local[21];


--Y1L909 is slaveregister:slaveregister_inst|i~15671 at LC10_4_G1
--operation mode is normal

Y1L909 = B1L83Q & B1L63Q & Y1_command_3_local[21] # !B1L83Q & Y1L809;


--Y1L264 is slaveregister:slaveregister_inst|i~5606 at LC8_14_K1
--operation mode is normal

Y1L264 = B1L93Q & (B1L73Q # Y1L564) # !B1L93Q & Y1L909 & !B1L73Q;


--J1L17Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[21]~reg0 at LC6_15_K1
--operation mode is normal

J1L17Q_lut_out = JB23_sload_path[21];
J1L17Q = DFFE(J1L17Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--Y1L019 is slaveregister:slaveregister_inst|i~15672 at LC7_14_K1
--operation mode is normal

Y1L019 = B1L83Q & Y1_tx_dpr_wadr_local[21] # !B1L83Q & J1L17Q;


--Y1L119 is slaveregister:slaveregister_inst|i~15673 at LC10_14_K1
--operation mode is normal

Y1L119 = B1L63Q & B1L83Q & Y1_rx_dpr_radr_local[21] # !B1L63Q & Y1L019;


--Y1L364 is slaveregister:slaveregister_inst|i~5607 at LC9_14_K1
--operation mode is normal

Y1L364 = Y1L264 & (Y1L119 # !B1L73Q) # !Y1L264 & Y1L709 & B1L73Q;


--Y1_tx_dpr_wadr_local[22] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[22] at LC6_14_A1
--operation mode is normal

Y1_tx_dpr_wadr_local[22]_lut_out = !TB1L7Q & (Y1L093 & RE1_MASTERHWDATA[22] # !Y1L093 & Y1_tx_dpr_wadr_local[22]);
Y1_tx_dpr_wadr_local[22] = DFFE(Y1_tx_dpr_wadr_local[22]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L713 is slaveregister:slaveregister_inst|i1855~231 at LC3_13_A1
--operation mode is normal

Y1L713 = Y1L727 & Y1_tx_dpr_wadr_local[22] & !B1L53Q & Y1L827;


--Y1_rx_dpr_radr_local[22] is slaveregister:slaveregister_inst|rx_dpr_radr_local[22] at LC3_12_A1
--operation mode is normal

Y1_rx_dpr_radr_local[22]_lut_out = !TB1L7Q & (Y1L293 & RE1_MASTERHWDATA[22] # !Y1L293 & Y1_rx_dpr_radr_local[22]);
Y1_rx_dpr_radr_local[22] = DFFE(Y1_rx_dpr_radr_local[22]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L813 is slaveregister:slaveregister_inst|i1855~232 at LC7_13_A1
--operation mode is normal

Y1L813 = !Y1L104 & (Y1L713 # !Y1L404 & Y1_rx_dpr_radr_local[22]);


--Y1_com_ctrl_local[22] is slaveregister:slaveregister_inst|com_ctrl_local[22] at LC5_1_A1
--operation mode is normal

Y1_com_ctrl_local[22]_lut_out = RE1_MASTERHWDATA[22];
Y1_com_ctrl_local[22] = DFFE(Y1_com_ctrl_local[22]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L5);


--Y1_command_2_local[22] is slaveregister:slaveregister_inst|command_2_local[22] at LC3_3_A1
--operation mode is normal

Y1_command_2_local[22]_lut_out = RE1_MASTERHWDATA[22];
Y1_command_2_local[22] = DFFE(Y1_command_2_local[22]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L631);


--Y1L219 is slaveregister:slaveregister_inst|i~15674 at LC5_2_A1
--operation mode is normal

Y1L219 = B1L63Q & !B1L83Q & Y1_command_2_local[22] # !B1L63Q & B1L83Q & Y1_com_ctrl_local[22];


--J1L32Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[22]~reg0 at LC4_14_A1
--operation mode is normal

J1L32Q_lut_out = JB23_sload_path[22];
J1L32Q = DFFE(J1L32Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--Y1_command_4_local[22] is slaveregister:slaveregister_inst|command_4_local[22] at LC7_3_A1
--operation mode is normal

Y1_command_4_local[22]_lut_out = RE1_MASTERHWDATA[22];
Y1_command_4_local[22] = DFFE(Y1_command_4_local[22]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L481);


--Y1L864 is slaveregister:slaveregister_inst|i~5612 at LC10_13_A1
--operation mode is normal

Y1L864 = B1L83Q & (B1L63Q # Y1_command_4_local[22]) # !B1L83Q & !B1L63Q & JB23_sload_path[22];


--Y1_command_5_local[22] is slaveregister:slaveregister_inst|command_5_local[22] at LC6_12_A1
--operation mode is normal

Y1_command_5_local[22]_lut_out = RE1_MASTERHWDATA[22];
Y1_command_5_local[22] = DFFE(Y1_command_5_local[22]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L512);


--Y1L964 is slaveregister:slaveregister_inst|i~5613 at LC5_13_A1
--operation mode is normal

Y1L964 = Y1L864 & (Y1_command_5_local[22] # !B1L63Q) # !Y1L864 & B1L63Q & J1L32Q;


--Y1_command_3_local[22] is slaveregister:slaveregister_inst|command_3_local[22] at LC7_11_G1
--operation mode is normal

Y1_command_3_local[22]_lut_out = RE1_MASTERHWDATA[22];
Y1_command_3_local[22] = DFFE(Y1_command_3_local[22]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L741);


--Y1_command_1_local[22] is slaveregister:slaveregister_inst|command_1_local[22] at LC3_13_G1
--operation mode is normal

Y1_command_1_local[22]_lut_out = RE1_MASTERHWDATA[22];
Y1_command_1_local[22] = DFFE(Y1_command_1_local[22]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L49);


--Y1_command_0_local[22] is slaveregister:slaveregister_inst|command_0_local[22] at LC6_13_G1
--operation mode is normal

Y1_command_0_local[22]_lut_out = RE1_MASTERHWDATA[22];
Y1_command_0_local[22] = DFFE(Y1_command_0_local[22]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L96);


--Y1L319 is slaveregister:slaveregister_inst|i~15675 at LC1_13_G1
--operation mode is normal

Y1L319 = Y1_command_0_local[22] & (Y1_command_1_local[22] # !B1L63Q) # !Y1_command_0_local[22] & Y1_command_1_local[22] & B1L63Q;


--Y1L419 is slaveregister:slaveregister_inst|i~15676 at LC10_13_G1
--operation mode is normal

Y1L419 = B1L83Q & Y1_command_3_local[22] & B1L63Q # !B1L83Q & Y1L319;


--Y1L664 is slaveregister:slaveregister_inst|i~5610 at LC2_13_A1
--operation mode is normal

Y1L664 = B1L93Q & (B1L73Q # Y1L964) # !B1L93Q & Y1L419 & !B1L73Q;


--J1L27Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[22]~reg0 at LC9_13_A1
--operation mode is normal

J1L27Q_lut_out = JB23_sload_path[22];
J1L27Q = DFFE(J1L27Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--Y1L519 is slaveregister:slaveregister_inst|i~15677 at LC8_13_A1
--operation mode is normal

Y1L519 = Y1_tx_dpr_wadr_local[22] & (B1L83Q # J1L27Q) # !Y1_tx_dpr_wadr_local[22] & !B1L83Q & J1L27Q;


--Y1L619 is slaveregister:slaveregister_inst|i~15678 at LC4_13_A1
--operation mode is normal

Y1L619 = B1L63Q & B1L83Q & Y1_rx_dpr_radr_local[22] # !B1L63Q & Y1L519;


--Y1L764 is slaveregister:slaveregister_inst|i~5611 at LC1_13_A1
--operation mode is normal

Y1L764 = Y1L664 & (Y1L619 # !B1L73Q) # !Y1L664 & B1L73Q & Y1L219;


--Y1_tx_dpr_wadr_local[23] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[23] at LC3_14_A1
--operation mode is normal

Y1_tx_dpr_wadr_local[23]_lut_out = !TB1L7Q & (Y1L093 & RE1_MASTERHWDATA[23] # !Y1L093 & Y1_tx_dpr_wadr_local[23]);
Y1_tx_dpr_wadr_local[23] = DFFE(Y1_tx_dpr_wadr_local[23]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L513 is slaveregister:slaveregister_inst|i1854~231 at LC3_15_A1
--operation mode is normal

Y1L513 = !B1L53Q & Y1L827 & Y1_tx_dpr_wadr_local[23] & Y1L727;


--Y1_rx_dpr_radr_local[23] is slaveregister:slaveregister_inst|rx_dpr_radr_local[23] at LC3_16_A1
--operation mode is normal

Y1_rx_dpr_radr_local[23]_lut_out = !TB1L7Q & (Y1L293 & RE1_MASTERHWDATA[23] # !Y1L293 & Y1_rx_dpr_radr_local[23]);
Y1_rx_dpr_radr_local[23] = DFFE(Y1_rx_dpr_radr_local[23]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L613 is slaveregister:slaveregister_inst|i1854~232 at LC10_15_A1
--operation mode is normal

Y1L613 = !Y1L104 & (Y1L513 # !Y1L404 & Y1_rx_dpr_radr_local[23]);


--Y1_com_ctrl_local[23] is slaveregister:slaveregister_inst|com_ctrl_local[23] at LC3_1_A1
--operation mode is normal

Y1_com_ctrl_local[23]_lut_out = RE1_MASTERHWDATA[23];
Y1_com_ctrl_local[23] = DFFE(Y1_com_ctrl_local[23]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L5);


--Y1_command_2_local[23] is slaveregister:slaveregister_inst|command_2_local[23] at LC5_3_A1
--operation mode is normal

Y1_command_2_local[23]_lut_out = RE1_MASTERHWDATA[23];
Y1_command_2_local[23] = DFFE(Y1_command_2_local[23]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L631);


--Y1L719 is slaveregister:slaveregister_inst|i~15679 at LC3_2_A1
--operation mode is normal

Y1L719 = B1L63Q & !B1L83Q & Y1_command_2_local[23] # !B1L63Q & B1L83Q & Y1_com_ctrl_local[23];


--J1L42Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[23]~reg0 at LC5_16_A1
--operation mode is normal

J1L42Q_lut_out = JB23_sload_path[23];
J1L42Q = DFFE(J1L42Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--Y1_command_4_local[23] is slaveregister:slaveregister_inst|command_4_local[23] at LC6_3_A1
--operation mode is normal

Y1_command_4_local[23]_lut_out = RE1_MASTERHWDATA[23];
Y1_command_4_local[23] = DFFE(Y1_command_4_local[23]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L481);


--Y1L274 is slaveregister:slaveregister_inst|i~5616 at LC6_16_A1
--operation mode is normal

Y1L274 = B1L83Q & (B1L63Q # Y1_command_4_local[23]) # !B1L83Q & !B1L63Q & JB23_sload_path[23];


--Y1_command_5_local[23] is slaveregister:slaveregister_inst|command_5_local[23] at LC6_15_A1
--operation mode is normal

Y1_command_5_local[23]_lut_out = RE1_MASTERHWDATA[23];
Y1_command_5_local[23] = DFFE(Y1_command_5_local[23]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L512);


--Y1L374 is slaveregister:slaveregister_inst|i~5617 at LC8_15_A1
--operation mode is normal

Y1L374 = Y1L274 & (Y1_command_5_local[23] # !B1L63Q) # !Y1L274 & B1L63Q & J1L42Q;


--Y1_command_3_local[23] is slaveregister:slaveregister_inst|command_3_local[23] at LC10_7_D1
--operation mode is normal

Y1_command_3_local[23]_lut_out = RE1_MASTERHWDATA[23];
Y1_command_3_local[23] = DFFE(Y1_command_3_local[23]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L741);


--Y1_command_1_local[23] is slaveregister:slaveregister_inst|command_1_local[23] at LC3_6_D1
--operation mode is normal

Y1_command_1_local[23]_lut_out = RE1_MASTERHWDATA[23];
Y1_command_1_local[23] = DFFE(Y1_command_1_local[23]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L49);


--Y1_command_0_local[23] is slaveregister:slaveregister_inst|command_0_local[23] at LC10_6_D1
--operation mode is normal

Y1_command_0_local[23]_lut_out = RE1_MASTERHWDATA[23];
Y1_command_0_local[23] = DFFE(Y1_command_0_local[23]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L96);


--Y1L819 is slaveregister:slaveregister_inst|i~15680 at LC7_6_D1
--operation mode is normal

Y1L819 = Y1_command_1_local[23] & (Y1_command_0_local[23] # B1L63Q) # !Y1_command_1_local[23] & Y1_command_0_local[23] & !B1L63Q;


--Y1L919 is slaveregister:slaveregister_inst|i~15681 at LC4_6_D1
--operation mode is normal

Y1L919 = B1L83Q & B1L63Q & Y1_command_3_local[23] # !B1L83Q & Y1L819;


--Y1L074 is slaveregister:slaveregister_inst|i~5614 at LC9_14_A1
--operation mode is normal

Y1L074 = B1L93Q & (B1L73Q # Y1L374) # !B1L93Q & Y1L919 & !B1L73Q;


--J1L37Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[23]~reg0 at LC2_15_A1
--operation mode is normal

J1L37Q_lut_out = JB23_sload_path[23];
J1L37Q = DFFE(J1L37Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--Y1L029 is slaveregister:slaveregister_inst|i~15682 at LC9_15_A1
--operation mode is normal

Y1L029 = B1L83Q & Y1_tx_dpr_wadr_local[23] # !B1L83Q & J1L37Q;


--Y1L129 is slaveregister:slaveregister_inst|i~15683 at LC7_15_A1
--operation mode is normal

Y1L129 = B1L63Q & B1L83Q & Y1_rx_dpr_radr_local[23] # !B1L63Q & Y1L029;


--Y1L174 is slaveregister:slaveregister_inst|i~5615 at LC5_14_A1
--operation mode is normal

Y1L174 = Y1L074 & (Y1L129 # !B1L73Q) # !Y1L074 & Y1L719 & B1L73Q;


--Y1L213 is slaveregister:slaveregister_inst|i1853~316 at LC6_5_I3
--operation mode is normal

Y1L213 = B1L53Q & !B1L93Q & Y1L731 & B1L63Q;


--Y1_command_2_local[24] is slaveregister:slaveregister_inst|command_2_local[24] at LC1_15_E1
--operation mode is normal

Y1_command_2_local[24]_lut_out = RE1_MASTERHWDATA[24];
Y1_command_2_local[24] = DFFE(Y1_command_2_local[24]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L631);


--Y1_com_ctrl_local[24] is slaveregister:slaveregister_inst|com_ctrl_local[24] at LC3_15_E1
--operation mode is normal

Y1_com_ctrl_local[24]_lut_out = !RE1_MASTERHWDATA[24];
Y1_com_ctrl_local[24] = DFFE(Y1_com_ctrl_local[24]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L5);


--Y1L229 is slaveregister:slaveregister_inst|i~15684 at LC5_15_E1
--operation mode is normal

Y1L229 = B1L63Q & Y1_command_2_local[24] & !B1L83Q # !B1L63Q & !Y1_com_ctrl_local[24] & B1L83Q;


--J1L52Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[24]~reg0 at LC1_2_E3
--operation mode is normal

J1L52Q_lut_out = JB23_sload_path[24];
J1L52Q = DFFE(J1L52Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--Y1_command_4_local[24] is slaveregister:slaveregister_inst|command_4_local[24] at LC8_5_E3
--operation mode is normal

Y1_command_4_local[24]_lut_out = RE1_MASTERHWDATA[24];
Y1_command_4_local[24] = DFFE(Y1_command_4_local[24]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L481);


--Y1L674 is slaveregister:slaveregister_inst|i~5620 at LC3_1_E3
--operation mode is normal

Y1L674 = B1L83Q & (Y1_command_4_local[24] # B1L63Q) # !B1L83Q & !B1L63Q & JB23_sload_path[24];


--Y1_command_5_local[24] is slaveregister:slaveregister_inst|command_5_local[24] at LC5_4_Z2
--operation mode is normal

Y1_command_5_local[24]_lut_out = RE1_MASTERHWDATA[24];
Y1_command_5_local[24] = DFFE(Y1_command_5_local[24]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L512);


--Y1L774 is slaveregister:slaveregister_inst|i~5621 at LC9_1_E3
--operation mode is normal

Y1L774 = Y1L674 & (Y1_command_5_local[24] # !B1L63Q) # !Y1L674 & B1L63Q & J1L52Q;


--Y1_command_3_local[24] is slaveregister:slaveregister_inst|command_3_local[24] at LC3_7_L3
--operation mode is normal

Y1_command_3_local[24]_lut_out = RE1_MASTERHWDATA[24];
Y1_command_3_local[24] = DFFE(Y1_command_3_local[24]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L741);


--Y1_command_1_local[24] is slaveregister:slaveregister_inst|command_1_local[24] at LC7_7_L3
--operation mode is normal

Y1_command_1_local[24]_lut_out = RE1_MASTERHWDATA[24];
Y1_command_1_local[24] = DFFE(Y1_command_1_local[24]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L49);


--Y1_command_0_local[24] is slaveregister:slaveregister_inst|command_0_local[24] at LC5_9_L3
--operation mode is normal

Y1_command_0_local[24]_lut_out = RE1_MASTERHWDATA[24];
Y1_command_0_local[24] = DFFE(Y1_command_0_local[24]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L96);


--Y1L329 is slaveregister:slaveregister_inst|i~15685 at LC4_8_L3
--operation mode is normal

Y1L329 = Y1_command_0_local[24] & (Y1_command_1_local[24] # !B1L63Q) # !Y1_command_0_local[24] & Y1_command_1_local[24] & B1L63Q;


--Y1L429 is slaveregister:slaveregister_inst|i~15686 at LC8_7_L3
--operation mode is normal

Y1L429 = B1L83Q & B1L63Q & Y1_command_3_local[24] # !B1L83Q & Y1L329;


--Y1L474 is slaveregister:slaveregister_inst|i~5618 at LC8_1_E3
--operation mode is normal

Y1L474 = B1L93Q & (B1L73Q # Y1L774) # !B1L93Q & Y1L429 & !B1L73Q;


--Y1_rx_dpr_radr_local[24] is slaveregister:slaveregister_inst|rx_dpr_radr_local[24] at LC6_7_E3
--operation mode is normal

Y1_rx_dpr_radr_local[24]_lut_out = !TB1L7Q & (Y1L293 & RE1_MASTERHWDATA[24] # !Y1L293 & Y1_rx_dpr_radr_local[24]);
Y1_rx_dpr_radr_local[24] = DFFE(Y1_rx_dpr_radr_local[24]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1_tx_dpr_wadr_local[24] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[24] at LC4_5_E3
--operation mode is normal

Y1_tx_dpr_wadr_local[24]_lut_out = !TB1L7Q & (Y1L093 & RE1_MASTERHWDATA[24] # !Y1L093 & Y1_tx_dpr_wadr_local[24]);
Y1_tx_dpr_wadr_local[24] = DFFE(Y1_tx_dpr_wadr_local[24]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--J1L47Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[24]~reg0 at LC5_2_E3
--operation mode is normal

J1L47Q_lut_out = JB23_sload_path[24];
J1L47Q = DFFE(J1L47Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--Y1L529 is slaveregister:slaveregister_inst|i~15687 at LC2_1_E3
--operation mode is normal

Y1L529 = B1L83Q & Y1_tx_dpr_wadr_local[24] # !B1L83Q & J1L47Q;


--Y1L629 is slaveregister:slaveregister_inst|i~15688 at LC7_1_E3
--operation mode is normal

Y1L629 = B1L63Q & Y1_rx_dpr_radr_local[24] & B1L83Q # !B1L63Q & Y1L529;


--Y1L574 is slaveregister:slaveregister_inst|i~5619 at LC6_1_E3
--operation mode is normal

Y1L574 = Y1L474 & (Y1L629 # !B1L73Q) # !Y1L474 & B1L73Q & Y1L229;


--Y1L313 is slaveregister:slaveregister_inst|i1853~317 at LC10_1_E3
--operation mode is normal

Y1L313 = FL_ATTN & (Y1L213 # !B1L53Q & Y1L574) # !FL_ATTN & !B1L53Q & Y1L574;


--Y1L413 is slaveregister:slaveregister_inst|i1853~318 at LC4_1_E3
--operation mode is normal

Y1L413 = Y1_rx_dpr_radr_local[24] & (!Y1L304 & Y1_tx_dpr_wadr_local[24] # !Y1L404) # !Y1_rx_dpr_radr_local[24] & !Y1L304 & Y1_tx_dpr_wadr_local[24];


--Y1_tx_dpr_wadr_local[25] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[25] at LC3_1_K4
--operation mode is normal

Y1_tx_dpr_wadr_local[25]_lut_out = !TB1L7Q & (Y1L093 & RE1_MASTERHWDATA[25] # !Y1L093 & Y1_tx_dpr_wadr_local[25]);
Y1_tx_dpr_wadr_local[25] = DFFE(Y1_tx_dpr_wadr_local[25]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L013 is slaveregister:slaveregister_inst|i1852~231 at LC3_2_K4
--operation mode is normal

Y1L013 = Y1L827 & !B1L53Q & Y1_tx_dpr_wadr_local[25] & Y1L727;


--Y1_rx_dpr_radr_local[25] is slaveregister:slaveregister_inst|rx_dpr_radr_local[25] at LC7_1_K4
--operation mode is normal

Y1_rx_dpr_radr_local[25]_lut_out = !TB1L7Q & (Y1L293 & RE1_MASTERHWDATA[25] # !Y1L293 & Y1_rx_dpr_radr_local[25]);
Y1_rx_dpr_radr_local[25] = DFFE(Y1_rx_dpr_radr_local[25]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L113 is slaveregister:slaveregister_inst|i1852~232 at LC5_2_K4
--operation mode is normal

Y1L113 = !Y1L104 & (Y1L013 # !Y1L404 & Y1_rx_dpr_radr_local[25]);


--Y1_com_ctrl_local[25] is slaveregister:slaveregister_inst|com_ctrl_local[25] at LC1_6_K4
--operation mode is normal

Y1_com_ctrl_local[25]_lut_out = RE1_MASTERHWDATA[25];
Y1_com_ctrl_local[25] = DFFE(Y1_com_ctrl_local[25]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L5);


--Y1_command_2_local[25] is slaveregister:slaveregister_inst|command_2_local[25] at LC5_6_K4
--operation mode is normal

Y1_command_2_local[25]_lut_out = RE1_MASTERHWDATA[25];
Y1_command_2_local[25] = DFFE(Y1_command_2_local[25]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L631);


--Y1L729 is slaveregister:slaveregister_inst|i~15689 at LC6_5_K4
--operation mode is normal

Y1L729 = B1L63Q & Y1_command_2_local[25] & !B1L83Q # !B1L63Q & B1L83Q & Y1_com_ctrl_local[25];


--J1L62Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[25]~reg0 at LC9_3_K4
--operation mode is normal

J1L62Q_lut_out = JB23_sload_path[25];
J1L62Q = DFFE(J1L62Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--Y1_command_4_local[25] is slaveregister:slaveregister_inst|command_4_local[25] at LC6_1_K4
--operation mode is normal

Y1_command_4_local[25]_lut_out = RE1_MASTERHWDATA[25];
Y1_command_4_local[25] = DFFE(Y1_command_4_local[25]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L481);


--Y1L084 is slaveregister:slaveregister_inst|i~5624 at LC1_2_K4
--operation mode is normal

Y1L084 = B1L83Q & (B1L63Q # Y1_command_4_local[25]) # !B1L83Q & !B1L63Q & JB23_sload_path[25];


--Y1_command_5_local[25] is slaveregister:slaveregister_inst|command_5_local[25] at LC5_1_Z2
--operation mode is normal

Y1_command_5_local[25]_lut_out = RE1_MASTERHWDATA[25];
Y1_command_5_local[25] = DFFE(Y1_command_5_local[25]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L512);


--Y1L184 is slaveregister:slaveregister_inst|i~5625 at LC2_2_K4
--operation mode is normal

Y1L184 = Y1L084 & (Y1_command_5_local[25] # !B1L63Q) # !Y1L084 & B1L63Q & J1L62Q;


--Y1_command_3_local[25] is slaveregister:slaveregister_inst|command_3_local[25] at LC1_7_D1
--operation mode is normal

Y1_command_3_local[25]_lut_out = RE1_MASTERHWDATA[25];
Y1_command_3_local[25] = DFFE(Y1_command_3_local[25]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L741);


--Y1_command_1_local[25] is slaveregister:slaveregister_inst|command_1_local[25] at LC5_6_D1
--operation mode is normal

Y1_command_1_local[25]_lut_out = RE1_MASTERHWDATA[25];
Y1_command_1_local[25] = DFFE(Y1_command_1_local[25]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L49);


--Y1_command_0_local[25] is slaveregister:slaveregister_inst|command_0_local[25] at LC9_6_D1
--operation mode is normal

Y1_command_0_local[25]_lut_out = RE1_MASTERHWDATA[25];
Y1_command_0_local[25] = DFFE(Y1_command_0_local[25]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L96);


--Y1L829 is slaveregister:slaveregister_inst|i~15690 at LC8_6_D1
--operation mode is normal

Y1L829 = B1L63Q & Y1_command_1_local[25] # !B1L63Q & Y1_command_0_local[25];


--Y1L929 is slaveregister:slaveregister_inst|i~15691 at LC6_6_D1
--operation mode is normal

Y1L929 = B1L83Q & Y1_command_3_local[25] & B1L63Q # !B1L83Q & Y1L829;


--Y1L874 is slaveregister:slaveregister_inst|i~5622 at LC6_2_K4
--operation mode is normal

Y1L874 = B1L93Q & (B1L73Q # Y1L184) # !B1L93Q & Y1L929 & !B1L73Q;


--J1L57Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[25]~reg0 at LC7_3_K4
--operation mode is normal

J1L57Q_lut_out = JB23_sload_path[25];
J1L57Q = DFFE(J1L57Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--Y1L039 is slaveregister:slaveregister_inst|i~15692 at LC10_2_K4
--operation mode is normal

Y1L039 = B1L83Q & Y1_tx_dpr_wadr_local[25] # !B1L83Q & J1L57Q;


--Y1L139 is slaveregister:slaveregister_inst|i~15693 at LC8_2_K4
--operation mode is normal

Y1L139 = B1L63Q & B1L83Q & Y1_rx_dpr_radr_local[25] # !B1L63Q & Y1L039;


--Y1L974 is slaveregister:slaveregister_inst|i~5623 at LC4_2_K4
--operation mode is normal

Y1L974 = Y1L874 & (Y1L139 # !B1L73Q) # !Y1L874 & B1L73Q & Y1L729;


--Y1_tx_dpr_wadr_local[26] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[26] at LC1_14_K4
--operation mode is normal

Y1_tx_dpr_wadr_local[26]_lut_out = !TB1L7Q & (Y1L093 & RE1_MASTERHWDATA[26] # !Y1L093 & Y1_tx_dpr_wadr_local[26]);
Y1_tx_dpr_wadr_local[26] = DFFE(Y1_tx_dpr_wadr_local[26]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L803 is slaveregister:slaveregister_inst|i1851~231 at LC3_15_K4
--operation mode is normal

Y1L803 = Y1L727 & !B1L53Q & Y1_tx_dpr_wadr_local[26] & Y1L827;


--Y1_rx_dpr_radr_local[26] is slaveregister:slaveregister_inst|rx_dpr_radr_local[26] at LC7_14_K4
--operation mode is normal

Y1_rx_dpr_radr_local[26]_lut_out = !TB1L7Q & (Y1L293 & RE1_MASTERHWDATA[26] # !Y1L293 & Y1_rx_dpr_radr_local[26]);
Y1_rx_dpr_radr_local[26] = DFFE(Y1_rx_dpr_radr_local[26]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L903 is slaveregister:slaveregister_inst|i1851~232 at LC5_15_K4
--operation mode is normal

Y1L903 = !Y1L104 & (Y1L803 # !Y1L404 & Y1_rx_dpr_radr_local[26]);


--Y1_com_ctrl_local[26] is slaveregister:slaveregister_inst|com_ctrl_local[26] at LC6_6_K4
--operation mode is normal

Y1_com_ctrl_local[26]_lut_out = RE1_MASTERHWDATA[26];
Y1_com_ctrl_local[26] = DFFE(Y1_com_ctrl_local[26]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L5);


--Y1L239 is slaveregister:slaveregister_inst|i~15694 at LC5_5_K4
--operation mode is normal

Y1L239 = B1L63Q & Y1_command_2_local[26] & !B1L83Q # !B1L63Q & B1L83Q & Y1_com_ctrl_local[26];


--J1L72Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[26]~reg0 at LC2_15_K4
--operation mode is normal

J1L72Q_lut_out = JB23_sload_path[26];
J1L72Q = DFFE(J1L72Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--Y1_command_4_local[26] is slaveregister:slaveregister_inst|command_4_local[26] at LC5_10_K4
--operation mode is normal

Y1_command_4_local[26]_lut_out = RE1_MASTERHWDATA[26];
Y1_command_4_local[26] = DFFE(Y1_command_4_local[26]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L481);


--Y1L484 is slaveregister:slaveregister_inst|i~5628 at LC3_14_K4
--operation mode is normal

Y1L484 = B1L83Q & (Y1_command_4_local[26] # B1L63Q) # !B1L83Q & !B1L63Q & JB23_sload_path[26];


--Y1_command_5_local[26] is slaveregister:slaveregister_inst|command_5_local[26] at LC3_4_Z2
--operation mode is normal

Y1_command_5_local[26]_lut_out = RE1_MASTERHWDATA[26];
Y1_command_5_local[26] = DFFE(Y1_command_5_local[26]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L512);


--Y1L584 is slaveregister:slaveregister_inst|i~5629 at LC9_14_K4
--operation mode is normal

Y1L584 = Y1L484 & (Y1_command_5_local[26] # !B1L63Q) # !Y1L484 & J1L72Q & B1L63Q;


--Y1_command_3_local[26] is slaveregister:slaveregister_inst|command_3_local[26] at LC4_10_H1
--operation mode is normal

Y1_command_3_local[26]_lut_out = RE1_MASTERHWDATA[26];
Y1_command_3_local[26] = DFFE(Y1_command_3_local[26]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L741);


--Y1_command_1_local[26] is slaveregister:slaveregister_inst|command_1_local[26] at LC3_9_H1
--operation mode is normal

Y1_command_1_local[26]_lut_out = RE1_MASTERHWDATA[26];
Y1_command_1_local[26] = DFFE(Y1_command_1_local[26]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L49);


--Y1_command_0_local[26] is slaveregister:slaveregister_inst|command_0_local[26] at LC6_9_H1
--operation mode is normal

Y1_command_0_local[26]_lut_out = RE1_MASTERHWDATA[26];
Y1_command_0_local[26] = DFFE(Y1_command_0_local[26]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L96);


--Y1L339 is slaveregister:slaveregister_inst|i~15695 at LC5_9_H1
--operation mode is normal

Y1L339 = B1L63Q & Y1_command_1_local[26] # !B1L63Q & Y1_command_0_local[26];


--Y1L439 is slaveregister:slaveregister_inst|i~15696 at LC7_9_H1
--operation mode is normal

Y1L439 = B1L83Q & Y1_command_3_local[26] & B1L63Q # !B1L83Q & Y1L339;


--Y1L284 is slaveregister:slaveregister_inst|i~5626 at LC4_14_K4
--operation mode is normal

Y1L284 = B1L93Q & (B1L73Q # Y1L584) # !B1L93Q & Y1L439 & !B1L73Q;


--J1L67Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[26]~reg0 at LC6_15_K4
--operation mode is normal

J1L67Q_lut_out = JB23_sload_path[26];
J1L67Q = DFFE(J1L67Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--Y1L539 is slaveregister:slaveregister_inst|i~15697 at LC10_15_K4
--operation mode is normal

Y1L539 = B1L83Q & Y1_tx_dpr_wadr_local[26] # !B1L83Q & J1L67Q;


--Y1L639 is slaveregister:slaveregister_inst|i~15698 at LC6_14_K4
--operation mode is normal

Y1L639 = B1L63Q & B1L83Q & Y1_rx_dpr_radr_local[26] # !B1L63Q & Y1L539;


--Y1L384 is slaveregister:slaveregister_inst|i~5627 at LC8_14_K4
--operation mode is normal

Y1L384 = Y1L284 & (Y1L639 # !B1L73Q) # !Y1L284 & Y1L239 & B1L73Q;


--Y1_tx_dpr_wadr_local[27] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[27] at LC9_1_K4
--operation mode is normal

Y1_tx_dpr_wadr_local[27]_lut_out = !TB1L7Q & (Y1L093 & RE1_MASTERHWDATA[27] # !Y1L093 & Y1_tx_dpr_wadr_local[27]);
Y1_tx_dpr_wadr_local[27] = DFFE(Y1_tx_dpr_wadr_local[27]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L603 is slaveregister:slaveregister_inst|i1850~231 at LC10_16_K4
--operation mode is normal

Y1L603 = Y1L827 & Y1L727 & !B1L53Q & Y1_tx_dpr_wadr_local[27];


--Y1_rx_dpr_radr_local[27] is slaveregister:slaveregister_inst|rx_dpr_radr_local[27] at LC5_1_K4
--operation mode is normal

Y1_rx_dpr_radr_local[27]_lut_out = !TB1L7Q & (Y1L293 & RE1_MASTERHWDATA[27] # !Y1L293 & Y1_rx_dpr_radr_local[27]);
Y1_rx_dpr_radr_local[27] = DFFE(Y1_rx_dpr_radr_local[27]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L703 is slaveregister:slaveregister_inst|i1850~232 at LC2_16_K4
--operation mode is normal

Y1L703 = !Y1L104 & (Y1L603 # Y1_rx_dpr_radr_local[27] & !Y1L404);


--Y1_com_ctrl_local[27] is slaveregister:slaveregister_inst|com_ctrl_local[27] at LC3_5_K4
--operation mode is normal

Y1_com_ctrl_local[27]_lut_out = RE1_MASTERHWDATA[27];
Y1_com_ctrl_local[27] = DFFE(Y1_com_ctrl_local[27]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L5);


--Y1_command_2_local[27] is slaveregister:slaveregister_inst|command_2_local[27] at LC9_6_K4
--operation mode is normal

Y1_command_2_local[27]_lut_out = RE1_MASTERHWDATA[27];
Y1_command_2_local[27] = DFFE(Y1_command_2_local[27]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L631);


--Y1L739 is slaveregister:slaveregister_inst|i~15699 at LC7_5_K4
--operation mode is normal

Y1L739 = B1L63Q & !B1L83Q & Y1_command_2_local[27] # !B1L63Q & Y1_com_ctrl_local[27] & B1L83Q;


--J1L82Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[27]~reg0 at LC8_16_K4
--operation mode is normal

J1L82Q_lut_out = JB23_sload_path[27];
J1L82Q = DFFE(J1L82Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--Y1_command_4_local[27] is slaveregister:slaveregister_inst|command_4_local[27] at LC3_11_K4
--operation mode is normal

Y1_command_4_local[27]_lut_out = RE1_MASTERHWDATA[27];
Y1_command_4_local[27] = DFFE(Y1_command_4_local[27]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L481);


--Y1L884 is slaveregister:slaveregister_inst|i~5632 at LC6_16_K4
--operation mode is normal

Y1L884 = B1L83Q & (Y1_command_4_local[27] # B1L63Q) # !B1L83Q & !B1L63Q & JB23_sload_path[27];


--Y1_command_5_local[27] is slaveregister:slaveregister_inst|command_5_local[27] at LC3_8_Z2
--operation mode is normal

Y1_command_5_local[27]_lut_out = RE1_MASTERHWDATA[27];
Y1_command_5_local[27] = DFFE(Y1_command_5_local[27]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L512);


--Y1L984 is slaveregister:slaveregister_inst|i~5633 at LC9_16_K4
--operation mode is normal

Y1L984 = Y1L884 & (Y1_command_5_local[27] # !B1L63Q) # !Y1L884 & J1L82Q & B1L63Q;


--Y1_command_3_local[27] is slaveregister:slaveregister_inst|command_3_local[27] at LC5_12_K4
--operation mode is normal

Y1_command_3_local[27]_lut_out = RE1_MASTERHWDATA[27];
Y1_command_3_local[27] = DFFE(Y1_command_3_local[27]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L741);


--Y1_command_1_local[27] is slaveregister:slaveregister_inst|command_1_local[27] at LC3_13_K4
--operation mode is normal

Y1_command_1_local[27]_lut_out = RE1_MASTERHWDATA[27];
Y1_command_1_local[27] = DFFE(Y1_command_1_local[27]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L49);


--Y1_command_0_local[27] is slaveregister:slaveregister_inst|command_0_local[27] at LC9_13_K4
--operation mode is normal

Y1_command_0_local[27]_lut_out = RE1_MASTERHWDATA[27];
Y1_command_0_local[27] = DFFE(Y1_command_0_local[27]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L96);


--Y1L839 is slaveregister:slaveregister_inst|i~15700 at LC4_13_K4
--operation mode is normal

Y1L839 = Y1_command_0_local[27] & (Y1_command_1_local[27] # !B1L63Q) # !Y1_command_0_local[27] & B1L63Q & Y1_command_1_local[27];


--Y1L939 is slaveregister:slaveregister_inst|i~15701 at LC7_13_K4
--operation mode is normal

Y1L939 = B1L83Q & B1L63Q & Y1_command_3_local[27] # !B1L83Q & Y1L839;


--Y1L684 is slaveregister:slaveregister_inst|i~5630 at LC3_16_K4
--operation mode is normal

Y1L684 = B1L93Q & (B1L73Q # Y1L984) # !B1L93Q & Y1L939 & !B1L73Q;


--J1L77Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[27]~reg0 at LC9_15_K4
--operation mode is normal

J1L77Q_lut_out = JB23_sload_path[27];
J1L77Q = DFFE(J1L77Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--Y1L049 is slaveregister:slaveregister_inst|i~15702 at LC5_16_K4
--operation mode is normal

Y1L049 = B1L83Q & Y1_tx_dpr_wadr_local[27] # !B1L83Q & J1L77Q;


--Y1L149 is slaveregister:slaveregister_inst|i~15703 at LC4_16_K4
--operation mode is normal

Y1L149 = B1L63Q & Y1_rx_dpr_radr_local[27] & B1L83Q # !B1L63Q & Y1L049;


--Y1L784 is slaveregister:slaveregister_inst|i~5631 at LC7_16_K4
--operation mode is normal

Y1L784 = Y1L684 & (Y1L149 # !B1L73Q) # !Y1L684 & Y1L739 & B1L73Q;


--Y1_com_ctrl_local[28] is slaveregister:slaveregister_inst|com_ctrl_local[28] at LC3_10_D4
--operation mode is normal

Y1_com_ctrl_local[28]_lut_out = RE1_MASTERHWDATA[28];
Y1_com_ctrl_local[28] = DFFE(Y1_com_ctrl_local[28]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L5);


--Y1L249 is slaveregister:slaveregister_inst|i~15704 at LC6_10_D4
--operation mode is normal

Y1L249 = B1L83Q & Y1_com_ctrl_local[28] & !B1L63Q # !B1L83Q & Y1_command_2_local[28] & B1L63Q;


--J1L92Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[28]~reg0 at LC5_5_I3
--operation mode is normal

J1L92Q_lut_out = JB23_sload_path[28];
J1L92Q = DFFE(J1L92Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--Y1_command_4_local[28] is slaveregister:slaveregister_inst|command_4_local[28] at LC7_9_I3
--operation mode is normal

Y1_command_4_local[28]_lut_out = RE1_MASTERHWDATA[28];
Y1_command_4_local[28] = DFFE(Y1_command_4_local[28]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L481);


--Y1L294 is slaveregister:slaveregister_inst|i~5636 at LC2_6_I3
--operation mode is normal

Y1L294 = B1L83Q & (Y1_command_4_local[28] # B1L63Q) # !B1L83Q & !B1L63Q & JB23_sload_path[28];


--Y1_command_5_local[28] is slaveregister:slaveregister_inst|command_5_local[28] at LC6_1_Z2
--operation mode is normal

Y1_command_5_local[28]_lut_out = RE1_MASTERHWDATA[28];
Y1_command_5_local[28] = DFFE(Y1_command_5_local[28]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L512);


--Y1L394 is slaveregister:slaveregister_inst|i~5637 at LC10_5_I3
--operation mode is normal

Y1L394 = Y1L294 & (Y1_command_5_local[28] # !B1L63Q) # !Y1L294 & J1L92Q & B1L63Q;


--Y1_command_3_local[28] is slaveregister:slaveregister_inst|command_3_local[28] at LC4_16_B1
--operation mode is normal

Y1_command_3_local[28]_lut_out = RE1_MASTERHWDATA[28];
Y1_command_3_local[28] = DFFE(Y1_command_3_local[28]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L741);


--Y1_command_1_local[28] is slaveregister:slaveregister_inst|command_1_local[28] at LC3_15_B1
--operation mode is normal

Y1_command_1_local[28]_lut_out = RE1_MASTERHWDATA[28];
Y1_command_1_local[28] = DFFE(Y1_command_1_local[28]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L49);


--Y1_command_0_local[28] is slaveregister:slaveregister_inst|command_0_local[28] at LC6_15_B1
--operation mode is normal

Y1_command_0_local[28]_lut_out = RE1_MASTERHWDATA[28];
Y1_command_0_local[28] = DFFE(Y1_command_0_local[28]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L96);


--Y1L349 is slaveregister:slaveregister_inst|i~15705 at LC5_15_B1
--operation mode is normal

Y1L349 = Y1_command_0_local[28] & (Y1_command_1_local[28] # !B1L63Q) # !Y1_command_0_local[28] & B1L63Q & Y1_command_1_local[28];


--Y1L449 is slaveregister:slaveregister_inst|i~15706 at LC7_15_B1
--operation mode is normal

Y1L449 = B1L83Q & B1L63Q & Y1_command_3_local[28] # !B1L83Q & Y1L349;


--Y1L094 is slaveregister:slaveregister_inst|i~5634 at LC8_5_I3
--operation mode is normal

Y1L094 = B1L93Q & (B1L73Q # Y1L394) # !B1L93Q & Y1L449 & !B1L73Q;


--Y1_rx_dpr_radr_local[28] is slaveregister:slaveregister_inst|rx_dpr_radr_local[28] at LC4_5_I3
--operation mode is normal

Y1_rx_dpr_radr_local[28]_lut_out = !TB1L7Q & (Y1L293 & RE1_MASTERHWDATA[28] # !Y1L293 & Y1_rx_dpr_radr_local[28]);
Y1_rx_dpr_radr_local[28] = DFFE(Y1_rx_dpr_radr_local[28]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1_tx_dpr_wadr_local[28] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[28] at LC9_7_I3
--operation mode is normal

Y1_tx_dpr_wadr_local[28]_lut_out = !TB1L7Q & (Y1L093 & RE1_MASTERHWDATA[28] # !Y1L093 & Y1_tx_dpr_wadr_local[28]);
Y1_tx_dpr_wadr_local[28] = DFFE(Y1_tx_dpr_wadr_local[28]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--J1L87Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[28]~reg0 at LC3_6_I3
--operation mode is normal

J1L87Q_lut_out = JB23_sload_path[28];
J1L87Q = DFFE(J1L87Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--Y1L549 is slaveregister:slaveregister_inst|i~15707 at LC7_6_I3
--operation mode is normal

Y1L549 = Y1_tx_dpr_wadr_local[28] & (B1L83Q # J1L87Q) # !Y1_tx_dpr_wadr_local[28] & !B1L83Q & J1L87Q;


--Y1L649 is slaveregister:slaveregister_inst|i~15708 at LC1_6_I3
--operation mode is normal

Y1L649 = B1L63Q & B1L83Q & Y1_rx_dpr_radr_local[28] # !B1L63Q & Y1L549;


--Y1L194 is slaveregister:slaveregister_inst|i~5635 at LC3_5_I3
--operation mode is normal

Y1L194 = Y1L094 & (Y1L649 # !B1L73Q) # !Y1L094 & Y1L249 & B1L73Q;


--Y1L403 is slaveregister:slaveregister_inst|i1849~315 at LC7_5_I3
--operation mode is normal

Y1L403 = B1L53Q & FL_TDO & Y1L213 # !B1L53Q & (Y1L194 # FL_TDO & Y1L213);


--Y1L503 is slaveregister:slaveregister_inst|i1849~316 at LC9_5_I3
--operation mode is normal

Y1L503 = Y1_tx_dpr_wadr_local[28] & (!Y1L404 & Y1_rx_dpr_radr_local[28] # !Y1L304) # !Y1_tx_dpr_wadr_local[28] & !Y1L404 & Y1_rx_dpr_radr_local[28];


--Y1_tx_dpr_wadr_local[29] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[29] at LC10_9_K4
--operation mode is normal

Y1_tx_dpr_wadr_local[29]_lut_out = !TB1L7Q & (Y1L093 & RE1_MASTERHWDATA[29] # !Y1L093 & Y1_tx_dpr_wadr_local[29]);
Y1_tx_dpr_wadr_local[29] = DFFE(Y1_tx_dpr_wadr_local[29]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L203 is slaveregister:slaveregister_inst|i1848~231 at LC8_9_K4
--operation mode is normal

Y1L203 = Y1L727 & Y1_tx_dpr_wadr_local[29] & !B1L53Q & Y1L827;


--Y1_rx_dpr_radr_local[29] is slaveregister:slaveregister_inst|rx_dpr_radr_local[29] at LC9_9_K4
--operation mode is normal

Y1_rx_dpr_radr_local[29]_lut_out = !TB1L7Q & (Y1L293 & RE1_MASTERHWDATA[29] # !Y1L293 & Y1_rx_dpr_radr_local[29]);
Y1_rx_dpr_radr_local[29] = DFFE(Y1_rx_dpr_radr_local[29]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L303 is slaveregister:slaveregister_inst|i1848~232 at LC2_9_K4
--operation mode is normal

Y1L303 = !Y1L104 & (Y1L203 # !Y1L404 & Y1_rx_dpr_radr_local[29]);


--Y1_com_ctrl_local[29] is slaveregister:slaveregister_inst|com_ctrl_local[29] at LC3_7_K4
--operation mode is normal

Y1_com_ctrl_local[29]_lut_out = RE1_MASTERHWDATA[29];
Y1_com_ctrl_local[29] = DFFE(Y1_com_ctrl_local[29]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L5);


--Y1L749 is slaveregister:slaveregister_inst|i~15709 at LC1_9_K4
--operation mode is normal

Y1L749 = B1L63Q & Y1_command_2_local[29] & !B1L83Q # !B1L63Q & B1L83Q & Y1_com_ctrl_local[29];


--J1L03Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[29]~reg0 at LC9_8_K4
--operation mode is normal

J1L03Q_lut_out = JB23_sload_path[29];
J1L03Q = DFFE(J1L03Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--Y1_command_4_local[29] is slaveregister:slaveregister_inst|command_4_local[29] at LC4_10_K4
--operation mode is normal

Y1_command_4_local[29]_lut_out = RE1_MASTERHWDATA[29];
Y1_command_4_local[29] = DFFE(Y1_command_4_local[29]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L481);


--Y1L694 is slaveregister:slaveregister_inst|i~5640 at LC7_9_K4
--operation mode is normal

Y1L694 = B1L83Q & (B1L63Q # Y1_command_4_local[29]) # !B1L83Q & !B1L63Q & JB23_sload_path[29];


--Y1_command_5_local[29] is slaveregister:slaveregister_inst|command_5_local[29] at LC5_7_K4
--operation mode is normal

Y1_command_5_local[29]_lut_out = RE1_MASTERHWDATA[29];
Y1_command_5_local[29] = DFFE(Y1_command_5_local[29]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L512);


--Y1L794 is slaveregister:slaveregister_inst|i~5641 at LC5_8_K4
--operation mode is normal

Y1L794 = Y1L694 & (Y1_command_5_local[29] # !B1L63Q) # !Y1L694 & J1L03Q & B1L63Q;


--Y1_command_3_local[29] is slaveregister:slaveregister_inst|command_3_local[29] at LC3_12_K4
--operation mode is normal

Y1_command_3_local[29]_lut_out = RE1_MASTERHWDATA[29];
Y1_command_3_local[29] = DFFE(Y1_command_3_local[29]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L741);


--Y1_command_1_local[29] is slaveregister:slaveregister_inst|command_1_local[29] at LC10_13_K4
--operation mode is normal

Y1_command_1_local[29]_lut_out = RE1_MASTERHWDATA[29];
Y1_command_1_local[29] = DFFE(Y1_command_1_local[29]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L49);


--Y1_command_0_local[29] is slaveregister:slaveregister_inst|command_0_local[29] at LC8_13_K4
--operation mode is normal

Y1_command_0_local[29]_lut_out = RE1_MASTERHWDATA[29];
Y1_command_0_local[29] = DFFE(Y1_command_0_local[29]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L96);


--Y1L849 is slaveregister:slaveregister_inst|i~15710 at LC5_13_K4
--operation mode is normal

Y1L849 = Y1_command_0_local[29] & (Y1_command_1_local[29] # !B1L63Q) # !Y1_command_0_local[29] & B1L63Q & Y1_command_1_local[29];


--Y1L949 is slaveregister:slaveregister_inst|i~15711 at LC6_13_K4
--operation mode is normal

Y1L949 = B1L83Q & B1L63Q & Y1_command_3_local[29] # !B1L83Q & Y1L849;


--Y1L494 is slaveregister:slaveregister_inst|i~5638 at LC1_8_K4
--operation mode is normal

Y1L494 = B1L93Q & (B1L73Q # Y1L794) # !B1L93Q & Y1L949 & !B1L73Q;


--J1L97Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[29]~reg0 at LC6_9_K4
--operation mode is normal

J1L97Q_lut_out = JB23_sload_path[29];
J1L97Q = DFFE(J1L97Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--Y1L059 is slaveregister:slaveregister_inst|i~15712 at LC4_8_K4
--operation mode is normal

Y1L059 = B1L83Q & Y1_tx_dpr_wadr_local[29] # !B1L83Q & J1L97Q;


--Y1L159 is slaveregister:slaveregister_inst|i~15713 at LC3_8_K4
--operation mode is normal

Y1L159 = B1L63Q & B1L83Q & Y1_rx_dpr_radr_local[29] # !B1L63Q & Y1L059;


--Y1L594 is slaveregister:slaveregister_inst|i~5639 at LC8_8_K4
--operation mode is normal

Y1L594 = Y1L494 & (Y1L159 # !B1L73Q) # !Y1L494 & Y1L749 & B1L73Q;


--Y1_tx_dpr_wadr_local[30] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[30] at LC10_11_G4
--operation mode is normal

Y1_tx_dpr_wadr_local[30]_lut_out = !TB1L7Q & (Y1L093 & RE1_MASTERHWDATA[30] # !Y1L093 & Y1_tx_dpr_wadr_local[30]);
Y1_tx_dpr_wadr_local[30] = DFFE(Y1_tx_dpr_wadr_local[30]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L003 is slaveregister:slaveregister_inst|i1847~231 at LC3_11_G4
--operation mode is normal

Y1L003 = Y1L727 & Y1L827 & !B1L53Q & Y1_tx_dpr_wadr_local[30];


--Y1_rx_dpr_radr_local[30] is slaveregister:slaveregister_inst|rx_dpr_radr_local[30] at LC6_11_G4
--operation mode is normal

Y1_rx_dpr_radr_local[30]_lut_out = !TB1L7Q & (Y1L293 & RE1_MASTERHWDATA[30] # !Y1L293 & Y1_rx_dpr_radr_local[30]);
Y1_rx_dpr_radr_local[30] = DFFE(Y1_rx_dpr_radr_local[30]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L103 is slaveregister:slaveregister_inst|i1847~232 at LC7_11_G4
--operation mode is normal

Y1L103 = !Y1L104 & (Y1L003 # !Y1L404 & Y1_rx_dpr_radr_local[30]);


--Y1_com_ctrl_local[30] is slaveregister:slaveregister_inst|com_ctrl_local[30] at LC9_6_G4
--operation mode is normal

Y1_com_ctrl_local[30]_lut_out = RE1_MASTERHWDATA[30];
Y1_com_ctrl_local[30] = DFFE(Y1_com_ctrl_local[30]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L5);


--Y1L259 is slaveregister:slaveregister_inst|i~15714 at LC5_6_G4
--operation mode is normal

Y1L259 = B1L63Q & Y1_command_2_local[30] & !B1L83Q # !B1L63Q & Y1_com_ctrl_local[30] & B1L83Q;


--J1L13Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[30]~reg0 at LC9_11_G4
--operation mode is normal

J1L13Q_lut_out = JB23_sload_path[30];
J1L13Q = DFFE(J1L13Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--Y1_command_4_local[30] is slaveregister:slaveregister_inst|command_4_local[30] at LC5_12_G4
--operation mode is normal

Y1_command_4_local[30]_lut_out = RE1_MASTERHWDATA[30];
Y1_command_4_local[30] = DFFE(Y1_command_4_local[30]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L481);


--Y1L005 is slaveregister:slaveregister_inst|i~5644 at LC4_12_G4
--operation mode is normal

Y1L005 = B1L83Q & (Y1_command_4_local[30] # B1L63Q) # !B1L83Q & !B1L63Q & JB23_sload_path[30];


--Y1_command_5_local[30] is slaveregister:slaveregister_inst|command_5_local[30] at LC2_12_G4
--operation mode is normal

Y1_command_5_local[30]_lut_out = RE1_MASTERHWDATA[30];
Y1_command_5_local[30] = DFFE(Y1_command_5_local[30]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L512);


--Y1L105 is slaveregister:slaveregister_inst|i~5645 at LC5_11_G4
--operation mode is normal

Y1L105 = Y1L005 & (Y1_command_5_local[30] # !B1L63Q) # !Y1L005 & J1L13Q & B1L63Q;


--Y1_command_3_local[30] is slaveregister:slaveregister_inst|command_3_local[30] at LC3_9_G4
--operation mode is normal

Y1_command_3_local[30]_lut_out = RE1_MASTERHWDATA[30];
Y1_command_3_local[30] = DFFE(Y1_command_3_local[30]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L741);


--Y1_command_1_local[30] is slaveregister:slaveregister_inst|command_1_local[30] at LC10_9_G4
--operation mode is normal

Y1_command_1_local[30]_lut_out = RE1_MASTERHWDATA[30];
Y1_command_1_local[30] = DFFE(Y1_command_1_local[30]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L49);


--Y1_command_0_local[30] is slaveregister:slaveregister_inst|command_0_local[30] at LC5_8_G4
--operation mode is normal

Y1_command_0_local[30]_lut_out = RE1_MASTERHWDATA[30];
Y1_command_0_local[30] = DFFE(Y1_command_0_local[30]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L96);


--Y1L359 is slaveregister:slaveregister_inst|i~15715 at LC6_9_G4
--operation mode is normal

Y1L359 = B1L63Q & Y1_command_1_local[30] # !B1L63Q & Y1_command_0_local[30];


--Y1L459 is slaveregister:slaveregister_inst|i~15716 at LC8_9_G4
--operation mode is normal

Y1L459 = B1L83Q & B1L63Q & Y1_command_3_local[30] # !B1L83Q & Y1L359;


--Y1L894 is slaveregister:slaveregister_inst|i~5642 at LC1_10_G4
--operation mode is normal

Y1L894 = B1L93Q & (B1L73Q # Y1L105) # !B1L93Q & !B1L73Q & Y1L459;


--J1L08Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[30]~reg0 at LC8_10_G4
--operation mode is normal

J1L08Q_lut_out = JB23_sload_path[30];
J1L08Q = DFFE(J1L08Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--Y1L559 is slaveregister:slaveregister_inst|i~15717 at LC2_10_G4
--operation mode is normal

Y1L559 = Y1_tx_dpr_wadr_local[30] & (B1L83Q # J1L08Q) # !Y1_tx_dpr_wadr_local[30] & !B1L83Q & J1L08Q;


--Y1L659 is slaveregister:slaveregister_inst|i~15718 at LC3_10_G4
--operation mode is normal

Y1L659 = B1L63Q & Y1_rx_dpr_radr_local[30] & B1L83Q # !B1L63Q & Y1L559;


--Y1L994 is slaveregister:slaveregister_inst|i~5643 at LC6_10_G4
--operation mode is normal

Y1L994 = Y1L894 & (Y1L659 # !B1L73Q) # !Y1L894 & Y1L259 & B1L73Q;


--Y1_tx_dpr_wadr_local[31] is slaveregister:slaveregister_inst|tx_dpr_wadr_local[31] at LC1_14_D4
--operation mode is normal

Y1_tx_dpr_wadr_local[31]_lut_out = !TB1L7Q & (Y1L093 & RE1_MASTERHWDATA[31] # !Y1L093 & Y1_tx_dpr_wadr_local[31]);
Y1_tx_dpr_wadr_local[31] = DFFE(Y1_tx_dpr_wadr_local[31]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L892 is slaveregister:slaveregister_inst|i1846~231 at LC4_15_D4
--operation mode is normal

Y1L892 = Y1L827 & !B1L53Q & Y1_tx_dpr_wadr_local[31] & Y1L727;


--Y1_rx_dpr_radr_local[31] is slaveregister:slaveregister_inst|rx_dpr_radr_local[31] at LC9_14_D4
--operation mode is normal

Y1_rx_dpr_radr_local[31]_lut_out = !TB1L7Q & (Y1L293 & RE1_MASTERHWDATA[31] # !Y1L293 & Y1_rx_dpr_radr_local[31]);
Y1_rx_dpr_radr_local[31] = DFFE(Y1_rx_dpr_radr_local[31]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Y1L992 is slaveregister:slaveregister_inst|i1846~232 at LC4_14_D4
--operation mode is normal

Y1L992 = !Y1L104 & (Y1L892 # !Y1L404 & Y1_rx_dpr_radr_local[31]);


--Y1_com_ctrl_local[31] is slaveregister:slaveregister_inst|com_ctrl_local[31] at LC7_10_D4
--operation mode is normal

Y1_com_ctrl_local[31]_lut_out = RE1_MASTERHWDATA[31];
Y1_com_ctrl_local[31] = DFFE(Y1_com_ctrl_local[31]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L5);


--Y1L759 is slaveregister:slaveregister_inst|i~15719 at LC9_10_D4
--operation mode is normal

Y1L759 = B1L63Q & Y1_command_2_local[31] & !B1L83Q # !B1L63Q & B1L83Q & Y1_com_ctrl_local[31];


--J1L23Q is atwd_timestamp:inst_atwd_timestamp|atwd0_timestamp[31]~reg0 at LC7_14_D4
--operation mode is normal

J1L23Q_lut_out = JB23_sload_path[31];
J1L23Q = DFFE(J1L23Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i5);


--Y1_command_4_local[31] is slaveregister:slaveregister_inst|command_4_local[31] at LC7_15_D4
--operation mode is normal

Y1_command_4_local[31]_lut_out = RE1_MASTERHWDATA[31];
Y1_command_4_local[31] = DFFE(Y1_command_4_local[31]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L481);


--Y1L405 is slaveregister:slaveregister_inst|i~5648 at LC5_15_D4
--operation mode is normal

Y1L405 = B1L83Q & (B1L63Q # Y1_command_4_local[31]) # !B1L83Q & !B1L63Q & JB23_sload_path[31];


--Y1_command_5_local[31] is slaveregister:slaveregister_inst|command_5_local[31] at LC3_13_D4
--operation mode is normal

Y1_command_5_local[31]_lut_out = RE1_MASTERHWDATA[31];
Y1_command_5_local[31] = DFFE(Y1_command_5_local[31]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L512);


--Y1L505 is slaveregister:slaveregister_inst|i~5649 at LC3_14_D4
--operation mode is normal

Y1L505 = Y1L405 & (Y1_command_5_local[31] # !B1L63Q) # !Y1L405 & J1L23Q & B1L63Q;


--Y1_command_3_local[31] is slaveregister:slaveregister_inst|command_3_local[31] at LC5_9_G4
--operation mode is normal

Y1_command_3_local[31]_lut_out = RE1_MASTERHWDATA[31];
Y1_command_3_local[31] = DFFE(Y1_command_3_local[31]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L741);


--Y1_command_1_local[31] is slaveregister:slaveregister_inst|command_1_local[31] at LC9_9_G4
--operation mode is normal

Y1_command_1_local[31]_lut_out = RE1_MASTERHWDATA[31];
Y1_command_1_local[31] = DFFE(Y1_command_1_local[31]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L49);


--Y1_command_0_local[31] is slaveregister:slaveregister_inst|command_0_local[31] at LC3_7_G4
--operation mode is normal

Y1_command_0_local[31]_lut_out = RE1_MASTERHWDATA[31];
Y1_command_0_local[31] = DFFE(Y1_command_0_local[31]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L96);


--Y1L859 is slaveregister:slaveregister_inst|i~15720 at LC3_8_G4
--operation mode is normal

Y1L859 = Y1_command_1_local[31] & (Y1_command_0_local[31] # B1L63Q) # !Y1_command_1_local[31] & Y1_command_0_local[31] & !B1L63Q;


--Y1L959 is slaveregister:slaveregister_inst|i~15721 at LC7_9_G4
--operation mode is normal

Y1L959 = B1L83Q & B1L63Q & Y1_command_3_local[31] # !B1L83Q & Y1L859;


--Y1L205 is slaveregister:slaveregister_inst|i~5646 at LC10_14_D4
--operation mode is normal

Y1L205 = B1L93Q & (B1L73Q # Y1L505) # !B1L93Q & !B1L73Q & Y1L959;


--J1L18Q is atwd_timestamp:inst_atwd_timestamp|atwd1_timestamp[31]~reg0 at LC10_15_D4
--operation mode is normal

J1L18Q_lut_out = JB23_sload_path[31];
J1L18Q = DFFE(J1L18Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , J1_i55);


--Y1L069 is slaveregister:slaveregister_inst|i~15722 at LC9_15_D4
--operation mode is normal

Y1L069 = B1L83Q & Y1_tx_dpr_wadr_local[31] # !B1L83Q & J1L18Q;


--Y1L169 is slaveregister:slaveregister_inst|i~15723 at LC2_15_D4
--operation mode is normal

Y1L169 = B1L63Q & B1L83Q & Y1_rx_dpr_radr_local[31] # !B1L63Q & Y1L069;


--Y1L305 is slaveregister:slaveregister_inst|i~5647 at LC8_14_D4
--operation mode is normal

Y1L305 = Y1L205 & (Y1L169 # !B1L73Q) # !Y1L205 & B1L73Q & Y1L759;


--B1L43Q is ahb_slave:ahb_slave_inst|masterhresp[0]~reg0 at LC6_15_A2
--operation mode is normal

B1L43Q_lut_out = B1L65Q # B1L92 & (B1L03 # !B1L1);
B1L43Q = DFFE(B1L43Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--TB1L2Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|cmd_rec[0]~reg at LC6_14_R4
--operation mode is normal

TB1L2Q_lut_out = HC1_dffs[0];
TB1L2Q = DFFE(TB1L2Q_lut_out, GLOBAL(LE1_outclock0), !DC1L92Q, , TB1L5);


--TB1L01Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|ctrl_msg~reg at LC8_4_R4
--operation mode is normal

TB1L01Q_lut_out = VCC;
TB1L01Q = DFFE(TB1L01Q_lut_out, GLOBAL(LE1_outclock0), !DC1L92Q, , TB1L9);


--TB1L4Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|cmd_rec[2]~reg at LC2_14_R4
--operation mode is normal

TB1L4Q_lut_out = HC1_dffs[2];
TB1L4Q = DFFE(TB1L4Q_lut_out, GLOBAL(LE1_outclock0), !DC1L92Q, , TB1L5);


--TB1L6Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|cmd_rec[3]~reg at LC9_14_R4
--operation mode is normal

TB1L6Q_lut_out = HC1_dffs[3];
TB1L6Q = DFFE(TB1L6Q_lut_out, GLOBAL(LE1_outclock0), !DC1L92Q, , TB1L5);


--TB1L91 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|idle_rcvd~15 at LC1_15_R4
--operation mode is normal

TB1L91 = TB1L01Q & TB1L4Q & WB1_CTRL_OK & TB1L6Q;

--TB1L12 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|idle_rcvd~18 at LC1_15_R4
--operation mode is normal

TB1L12 = TB1L01Q & TB1L4Q & WB1_CTRL_OK & TB1L6Q;


--TB1L3Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|cmd_rec[1]~reg at LC3_14_R4
--operation mode is normal

TB1L3Q_lut_out = HC1_dffs[1];
TB1L3Q = DFFE(TB1L3Q_lut_out, GLOBAL(LE1_outclock0), !DC1L92Q, , TB1L5);


--KB1_REC_PULSE is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|REC_PULSE at LC4_15_T3
--operation mode is normal

KB1_REC_PULSE_lut_out = !NB1L81Q & (KB1L13 # KB1_REC_WT & NB1L31Q);
KB1_REC_PULSE = DFFE(KB1_REC_PULSE_lut_out, GLOBAL(LE1_outclock0), , , );


--KB1L11 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|CMD_WAIT~147 at LC5_15_T3
--operation mode is normal

KB1L11 = KB1_REC_PULSE & DC1L92Q;


--KB1_SND_IDLE is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SND_IDLE at LC3_2_V3
--operation mode is normal

KB1_SND_IDLE_lut_out = !NB1L81Q & (KB1L44 # KB1_CLR_BUF);
KB1_SND_IDLE = DFFE(KB1_SND_IDLE_lut_out, GLOBAL(LE1_outclock0), , , );


--KB1_SND_MRNB is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SND_MRNB at LC5_16_R4
--operation mode is normal

KB1_SND_MRNB_lut_out = KB1L5 # KB1L74 & (RB1L221 # RB1L321);
KB1_SND_MRNB = DFFE(KB1_SND_MRNB_lut_out, GLOBAL(LE1_outclock0), , , );


--KB1_SND_MRWB is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SND_MRWB at LC7_16_R4
--operation mode is normal

KB1_SND_MRWB_lut_out = KB1L6 # KB1L74 & !RB1L321 & !RB1L221;
KB1_SND_MRWB = DFFE(KB1_SND_MRWB_lut_out, GLOBAL(LE1_outclock0), , , );


--KB1_SND_DRAND is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SND_DRAND at LC9_8_R3
--operation mode is normal

KB1_SND_DRAND_lut_out = KB1L1 # KB1L8 & !PC6L1 & !Y1_com_ctrl_local[0];
KB1_SND_DRAND = DFFE(KB1_SND_DRAND_lut_out, GLOBAL(LE1_outclock0), , , );


--KB1L53 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|send_ctrl~26 at LC7_7_R3
--operation mode is normal

KB1L53 = !KB1_SND_MRWB & !KB1_SND_MRNB & !KB1_SND_IDLE & !KB1_SND_DRAND;


--KB1_SND_ID is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SND_ID at LC8_16_R4
--operation mode is normal

KB1_SND_ID_lut_out = KB1L3 # !YD1L26Q & KB1_SND_ID & !NB1L81Q;
KB1_SND_ID = DFFE(KB1_SND_ID_lut_out, GLOBAL(LE1_outclock0), , , );


--KB1_SND_TC_DAT is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SND_TC_DAT at LC7_15_T3
--operation mode is normal

KB1_SND_TC_DAT_lut_out = KB1L7 # TB1L81Q & KB1_DRREQ_WT & !NB1L81Q;
KB1_SND_TC_DAT = DFFE(KB1_SND_TC_DAT_lut_out, GLOBAL(LE1_outclock0), , , );


--YD1L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1867 at LC4_7_W3
--operation mode is normal

YD1L2 = !KB1_SND_TC_DAT & !KB1_SND_DAT & !KB1_SND_ID;


--KB1L21 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|CMD_WAIT~148 at LC4_6_W3
--operation mode is normal

KB1L21 = KB1L11 # YD1L26Q & (!KB1L53 # !YD1L2);


--DC1L11Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|eof_stb~reg at LC8_8_R4
--operation mode is normal

DC1L11Q_lut_out = !HC1_dffs[6] & DC1L1 & DC1L2 & DC1L5;
DC1L11Q = DFFE(DC1L11Q_lut_out, GLOBAL(LE1_outclock0), !KB1L72, , );


--WB1_EOF_WAIT is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|EOF_WAIT at LC9_13_R4
--operation mode is normal

WB1_EOF_WAIT_lut_out = !DC1L92Q & (WB1L1 # !DC1L11Q & WB1_EOF_WAIT);
WB1_EOF_WAIT = DFFE(WB1_EOF_WAIT_lut_out, GLOBAL(LE1_outclock0), , , );


--TC1_SRG[27] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[27] at LC3_13_W4
--operation mode is normal

TC1_SRG[27]_lut_out = YB1_crc32_en & TC1_SRG[26] # !YB1_crc32_en & TC1_SRG[27] # !WB1L61;
TC1_SRG[27] = DFFE(TC1_SRG[27]_lut_out, GLOBAL(LE1_outclock0), , , !KB1L72);


--TC1_SRG[28] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[28] at LC2_13_W4
--operation mode is normal

TC1_SRG[28]_lut_out = YB1_crc32_en & TC1_SRG[27] # !YB1_crc32_en & TC1_SRG[28] # !WB1L61;
TC1_SRG[28] = DFFE(TC1_SRG[28]_lut_out, GLOBAL(LE1_outclock0), , , !KB1L72);


--TC1_SRG[29] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[29] at LC8_13_W4
--operation mode is normal

TC1_SRG[29]_lut_out = YB1_crc32_en & TC1_SRG[28] # !YB1_crc32_en & TC1_SRG[29] # !WB1L61;
TC1_SRG[29] = DFFE(TC1_SRG[29]_lut_out, GLOBAL(LE1_outclock0), , , !KB1L72);


--TC1_SRG[30] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[30] at LC10_13_W4
--operation mode is normal

TC1_SRG[30]_lut_out = YB1_crc32_en & TC1_SRG[29] # !YB1_crc32_en & TC1_SRG[30] # !WB1L61;
TC1_SRG[30] = DFFE(TC1_SRG[30]_lut_out, GLOBAL(LE1_outclock0), , , !KB1L72);


--YB1L8 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~705 at LC4_13_W4
--operation mode is normal

YB1L8 = TC1_SRG[29] # TC1_SRG[28] # TC1_SRG[30] # TC1_SRG[27];


--TC1_SRG[23] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[23] at LC7_12_W4
--operation mode is normal

TC1_SRG[23]_lut_out = YB1_crc32_en & TC1_i16 # !YB1_crc32_en & TC1_SRG[23] # !WB1L61;
TC1_SRG[23] = DFFE(TC1_SRG[23]_lut_out, GLOBAL(LE1_outclock0), , , !KB1L72);


--TC1_SRG[24] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[24] at LC5_12_W4
--operation mode is normal

TC1_SRG[24]_lut_out = YB1_crc32_en & TC1_SRG[23] # !YB1_crc32_en & TC1_SRG[24] # !WB1L61;
TC1_SRG[24] = DFFE(TC1_SRG[24]_lut_out, GLOBAL(LE1_outclock0), , , !KB1L72);


--TC1_SRG[25] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[25] at LC9_12_W4
--operation mode is normal

TC1_SRG[25]_lut_out = YB1_crc32_en & TC1_SRG[24] # !YB1_crc32_en & TC1_SRG[25] # !WB1L61;
TC1_SRG[25] = DFFE(TC1_SRG[25]_lut_out, GLOBAL(LE1_outclock0), , , !KB1L72);


--TC1_SRG[26] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[26] at LC3_12_W4
--operation mode is normal

TC1_SRG[26]_lut_out = YB1_crc32_en & TC1_i17 # !YB1_crc32_en & TC1_SRG[26] # !WB1L61;
TC1_SRG[26] = DFFE(TC1_SRG[26]_lut_out, GLOBAL(LE1_outclock0), , , !KB1L72);


--YB1L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~706 at LC6_12_W4
--operation mode is normal

YB1L9 = TC1_SRG[23] # TC1_SRG[24] # TC1_SRG[25] # TC1_SRG[26];


--TC1_SRG[19] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[19] at LC2_9_W4
--operation mode is normal

TC1_SRG[19]_lut_out = YB1_crc32_en & TC1_SRG[18] # !YB1_crc32_en & TC1_SRG[19] # !WB1L61;
TC1_SRG[19] = DFFE(TC1_SRG[19]_lut_out, GLOBAL(LE1_outclock0), , , !KB1L72);


--TC1_SRG[20] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[20] at LC1_9_W4
--operation mode is normal

TC1_SRG[20]_lut_out = YB1_crc32_en & TC1_SRG[19] # !YB1_crc32_en & TC1_SRG[20] # !WB1L61;
TC1_SRG[20] = DFFE(TC1_SRG[20]_lut_out, GLOBAL(LE1_outclock0), , , !KB1L72);


--TC1_SRG[21] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[21] at LC9_8_W4
--operation mode is normal

TC1_SRG[21]_lut_out = YB1_crc32_en & TC1_SRG[20] # !YB1_crc32_en & TC1_SRG[21] # !WB1L61;
TC1_SRG[21] = DFFE(TC1_SRG[21]_lut_out, GLOBAL(LE1_outclock0), , , !KB1L72);


--TC1_SRG[22] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[22] at LC5_8_W4
--operation mode is normal

TC1_SRG[22]_lut_out = YB1_crc32_en & TC1_i15 # !YB1_crc32_en & TC1_SRG[22] # !WB1L61;
TC1_SRG[22] = DFFE(TC1_SRG[22]_lut_out, GLOBAL(LE1_outclock0), , , !KB1L72);


--YB1L01 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~707 at LC4_8_W4
--operation mode is normal

YB1L01 = TC1_SRG[21] # TC1_SRG[20] # TC1_SRG[22] # TC1_SRG[19];


--TC1_SRG[15] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[15] at LC10_9_W4
--operation mode is normal

TC1_SRG[15]_lut_out = YB1_crc32_en & TC1_SRG[14] # !YB1_crc32_en & TC1_SRG[15] # !WB1L61;
TC1_SRG[15] = DFFE(TC1_SRG[15]_lut_out, GLOBAL(LE1_outclock0), , , !KB1L72);


--TC1_SRG[16] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[16] at LC7_8_W4
--operation mode is normal

TC1_SRG[16]_lut_out = YB1_crc32_en & TC1_i14 # !YB1_crc32_en & TC1_SRG[16] # !WB1L61;
TC1_SRG[16] = DFFE(TC1_SRG[16]_lut_out, GLOBAL(LE1_outclock0), , , !KB1L72);


--TC1_SRG[17] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[17] at LC3_8_W4
--operation mode is normal

TC1_SRG[17]_lut_out = YB1_crc32_en & TC1_SRG[16] # !YB1_crc32_en & TC1_SRG[17] # !WB1L61;
TC1_SRG[17] = DFFE(TC1_SRG[17]_lut_out, GLOBAL(LE1_outclock0), , , !KB1L72);


--TC1_SRG[18] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[18] at LC7_9_W4
--operation mode is normal

TC1_SRG[18]_lut_out = YB1_crc32_en & TC1_SRG[17] # !YB1_crc32_en & TC1_SRG[18] # !WB1L61;
TC1_SRG[18] = DFFE(TC1_SRG[18]_lut_out, GLOBAL(LE1_outclock0), , , !KB1L72);


--YB1L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~708 at LC10_8_W4
--operation mode is normal

YB1L11 = TC1_SRG[17] # TC1_SRG[18] # TC1_SRG[16] # TC1_SRG[15];


--YB1L21 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~709 at LC5_13_W4
--operation mode is normal

YB1L21 = YB1L11 # YB1L01 # YB1L9 # YB1L8;


--TC1_SRG[11] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[11] at LC6_10_W4
--operation mode is normal

TC1_SRG[11]_lut_out = YB1_crc32_en & TC1_i12 # !YB1_crc32_en & TC1_SRG[11] # !WB1L61;
TC1_SRG[11] = DFFE(TC1_SRG[11]_lut_out, GLOBAL(LE1_outclock0), , , !KB1L72);


--TC1_SRG[12] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[12] at LC7_10_W4
--operation mode is normal

TC1_SRG[12]_lut_out = YB1_crc32_en & TC1_i13 # !YB1_crc32_en & TC1_SRG[12] # !WB1L61;
TC1_SRG[12] = DFFE(TC1_SRG[12]_lut_out, GLOBAL(LE1_outclock0), , , !KB1L72);


--TC1_SRG[13] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[13] at LC9_10_W4
--operation mode is normal

TC1_SRG[13]_lut_out = YB1_crc32_en & TC1_SRG[12] # !YB1_crc32_en & TC1_SRG[13] # !WB1L61;
TC1_SRG[13] = DFFE(TC1_SRG[13]_lut_out, GLOBAL(LE1_outclock0), , , !KB1L72);


--TC1_SRG[14] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[14] at LC3_10_W4
--operation mode is normal

TC1_SRG[14]_lut_out = YB1_crc32_en & TC1_SRG[13] # !YB1_crc32_en & TC1_SRG[14] # !WB1L61;
TC1_SRG[14] = DFFE(TC1_SRG[14]_lut_out, GLOBAL(LE1_outclock0), , , !KB1L72);


--YB1L31 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~710 at LC5_10_W4
--operation mode is normal

YB1L31 = TC1_SRG[11] # TC1_SRG[12] # TC1_SRG[13] # TC1_SRG[14];


--TC1_SRG[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[7] at LC1_16_W4
--operation mode is normal

TC1_SRG[7]_lut_out = YB1_crc32_en & TC1_i9 # !YB1_crc32_en & TC1_SRG[7] # !WB1L61;
TC1_SRG[7] = DFFE(TC1_SRG[7]_lut_out, GLOBAL(LE1_outclock0), , , !KB1L72);


--TC1_SRG[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[8] at LC1_15_W4
--operation mode is normal

TC1_SRG[8]_lut_out = YB1_crc32_en & TC1_i10 # !YB1_crc32_en & TC1_SRG[8] # !WB1L61;
TC1_SRG[8] = DFFE(TC1_SRG[8]_lut_out, GLOBAL(LE1_outclock0), , , !KB1L72);


--TC1_SRG[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[9] at LC2_16_W4
--operation mode is normal

TC1_SRG[9]_lut_out = YB1_crc32_en & TC1_SRG[8] # !YB1_crc32_en & TC1_SRG[9] # !WB1L61;
TC1_SRG[9] = DFFE(TC1_SRG[9]_lut_out, GLOBAL(LE1_outclock0), , , !KB1L72);


--TC1_SRG[10] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[10] at LC8_16_W4
--operation mode is normal

TC1_SRG[10]_lut_out = YB1_crc32_en & TC1_i11 # !YB1_crc32_en & TC1_SRG[10] # !WB1L61;
TC1_SRG[10] = DFFE(TC1_SRG[10]_lut_out, GLOBAL(LE1_outclock0), , , !KB1L72);


--YB1L41 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~711 at LC9_15_W4
--operation mode is normal

YB1L41 = TC1_SRG[10] # TC1_SRG[9] # TC1_SRG[8] # TC1_SRG[7];


--TC1_SRG[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[3] at LC6_15_W4
--operation mode is normal

TC1_SRG[3]_lut_out = YB1_crc32_en & TC1_SRG[2] # !YB1_crc32_en & TC1_SRG[3] # !WB1L61;
TC1_SRG[3] = DFFE(TC1_SRG[3]_lut_out, GLOBAL(LE1_outclock0), , , !KB1L72);


--TC1_SRG[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[4] at LC8_15_W4
--operation mode is normal

TC1_SRG[4]_lut_out = YB1_crc32_en & TC1_i7 # !YB1_crc32_en & TC1_SRG[4] # !WB1L61;
TC1_SRG[4] = DFFE(TC1_SRG[4]_lut_out, GLOBAL(LE1_outclock0), , , !KB1L72);


--TC1_SRG[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[5] at LC7_15_W4
--operation mode is normal

TC1_SRG[5]_lut_out = YB1_crc32_en & TC1_i8 # !YB1_crc32_en & TC1_SRG[5] # !WB1L61;
TC1_SRG[5] = DFFE(TC1_SRG[5]_lut_out, GLOBAL(LE1_outclock0), , , !KB1L72);


--TC1_SRG[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[6] at LC9_16_W4
--operation mode is normal

TC1_SRG[6]_lut_out = YB1_crc32_en & TC1_SRG[5] # !YB1_crc32_en & TC1_SRG[6] # !WB1L61;
TC1_SRG[6] = DFFE(TC1_SRG[6]_lut_out, GLOBAL(LE1_outclock0), , , !KB1L72);


--YB1L51 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~712 at LC2_15_W4
--operation mode is normal

YB1L51 = TC1_SRG[3] # TC1_SRG[6] # TC1_SRG[4] # TC1_SRG[5];


--TC1_SRG[31] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[31] at LC6_14_W4
--operation mode is normal

TC1_SRG[31]_lut_out = YB1_crc32_en & TC1_SRG[30] # !YB1_crc32_en & TC1_SRG[31] # !WB1L61;
TC1_SRG[31] = DFFE(TC1_SRG[31]_lut_out, GLOBAL(LE1_outclock0), , , !KB1L72);


--TC1_SRG[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[0] at LC8_14_W4
--operation mode is normal

TC1_SRG[0]_lut_out = YB1_crc32_en & TC1_i4 # !YB1_crc32_en & TC1_SRG[0] # !WB1L61;
TC1_SRG[0] = DFFE(TC1_SRG[0]_lut_out, GLOBAL(LE1_outclock0), , , !KB1L72);


--TC1_SRG[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[1] at LC4_15_W4
--operation mode is normal

TC1_SRG[1]_lut_out = YB1_crc32_en & TC1_i5 # !YB1_crc32_en & TC1_SRG[1] # !WB1L61;
TC1_SRG[1] = DFFE(TC1_SRG[1]_lut_out, GLOBAL(LE1_outclock0), , , !KB1L72);


--TC1_SRG[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|SRG[2] at LC3_14_W4
--operation mode is normal

TC1_SRG[2]_lut_out = YB1_crc32_en & TC1_i6 # !YB1_crc32_en & TC1_SRG[2] # !WB1L61;
TC1_SRG[2] = DFFE(TC1_SRG[2]_lut_out, GLOBAL(LE1_outclock0), , , !KB1L72);


--YB1L61 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~713 at LC4_14_W4
--operation mode is normal

YB1L61 = TC1_SRG[0] # TC1_SRG[2] # TC1_SRG[31] # TC1_SRG[1];


--YB1L71 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~714 at LC5_9_W4
--operation mode is normal

YB1L71 = YB1L61 # YB1L51 # YB1L41 # YB1L31;


--YB1L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~17 at LC3_11_R4
--operation mode is normal

YB1L7 = YB1L71 # YB1L21;


--WB1L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|_~165 at LC8_3_R4
--operation mode is normal

WB1L1 = DC1L01Q & WB1_DCMD_SEQ1 & TB1L01Q;


--KB1_CRES_WAIT is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|CRES_WAIT at LC6_2_T3
--operation mode is normal

KB1_CRES_WAIT_lut_out = !NB1L81Q & (KB1L22 # KB1_PON & JB23_sload_path[5]);
KB1_CRES_WAIT = DFFE(KB1_CRES_WAIT_lut_out, GLOBAL(LE1_outclock0), , , );


--DE1_TXCNT is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|TXCNT at LC8_10_T3
--operation mode is normal

DE1_TXCNT_lut_out = DE1L2 # DE1L9Q # !JB51L11 & DE1_TXSHFT;
DE1_TXCNT = DFFE(DE1_TXCNT_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--DE1_TXSHFT is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|TXSHFT at LC4_10_T3
--operation mode is normal

DE1_TXSHFT_lut_out = !JB41_sload_path[0] & NC31L3 & JB41_sload_path[4] & DE1_TXCNT;
DE1_TXSHFT = DFFE(DE1_TXSHFT_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--DE1L3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|ct_clk_en~81 at LC10_10_T3
--operation mode is normal

DE1L3 = DE1L9Q # DE1_TXCNT # !JB51L11 & DE1_TXSHFT;


--YD1L93Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|ctrl_val~reg at LC2_10_W3
--operation mode is normal

YD1L93Q_lut_out = YD1L3 # !DE1L9Q & YD1_STF # !YD1L4;
YD1L93Q = DFFE(YD1L93Q_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--YD1L94Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~reg at LC10_10_W3
--operation mode is normal

YD1L94Q_lut_out = YD1L84 # YD1L14 # !YD1L77 # !YD1L46;
YD1L94Q = DFFE(YD1L94Q_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--DE1L5 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|ct_sclr~33 at LC1_10_T3
--operation mode is normal

DE1L5 = !YD1L94Q & !YD1L93Q;


--NC51_aeb_out is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out at LC8_5_T3
--operation mode is normal

NC51_aeb_out = NC31_aeb_out & NC41_aeb_out;


--YD1L59Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel4~reg at LC5_7_W3
--operation mode is normal

YD1L59Q_lut_out = YD1L49 # YD1L01 # YD1L39 # YD1L9;
YD1L59Q = DFFE(YD1L59Q_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--SD1L41 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~826 at LC10_6_R3
--operation mode is normal

SD1L41 = YD1L59Q & BD72L2 # !YD1L59Q & BD62L2;


--HC4_dffs[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[2] at LC8_9_R3
--operation mode is normal

HC4_dffs[2]_lut_out = HC4_dffs[3] & (SD1L51 # !DE1L9Q) # !HC4_dffs[3] & DE1L9Q & SD1L51;
HC4_dffs[2] = DFFE(HC4_dffs[2]_lut_out, GLOBAL(LE1_outclock0), DE1L7Q, , DE1L8Q);


--NC31L3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out~23 at LC3_4_T3
--operation mode is normal

NC31L3 = !JB41_sload_path[2] & !JB41_sload_path[3] & JB41_sload_path[1];


--DE1L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|_~25 at LC2_10_T3
--operation mode is normal

DE1L1 = !JB41_sload_path[0] & NC31L3 & JB41_sload_path[4] & DE1_TXCNT;


--DE1L6 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|ct_sclr~35 at LC9_10_T3
--operation mode is normal

DE1L6 = JB51L11 & DE1_TXSHFT # !DE1L7Q;


--NB1L61Q is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|pulse_sent~reg at LC4_16_T3
--operation mode is normal

NB1L61Q_lut_out = KB1_SND_PULSE & NB1L5;
NB1L61Q = DFFE(NB1L61Q_lut_out, GLOBAL(LE1_outclock0), !KB1L25, , );


--KB1L94 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SND_PULSE~11 at LC3_16_T3
--operation mode is normal

KB1L94 = !NB1L61Q & KB1_SND_PULSE;


--NB1L31Q is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|del_15us~reg at LC1_3_T3
--operation mode is normal

NB1L31Q_lut_out = NB1L01 & !JB22_sload_path[4] & !JB22_sload_path[1] & JB22_sload_path[2];
NB1L31Q = DFFE(NB1L31Q_lut_out, GLOBAL(LE1_outclock0), !KB1L25, , );


--HD1L5Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|pulse_rcvd~reg at LC6_6_V3
--operation mode is normal

HD1L5Q_lut_out = HD1L9Q & !NC01_agb_out;
HD1L5Q = DFFE(HD1L5Q_lut_out, GLOBAL(LE1_outclock0), !TB1L52Q, , );


--KB1L83 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SEND_WT~12 at LC2_15_T3
--operation mode is normal

KB1L83 = !DC1L92Q & KB1_REC_PULSE & HD1L5Q;


--TB1L52Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|tcal_rcvd~reg at LC2_15_R4
--operation mode is normal

TB1L52Q_lut_out = (!TB1L2Q & TB1L3Q) & CASCADE(TB1L12);
TB1L52Q = DFFE(TB1L52Q_lut_out, GLOBAL(LE1_outclock0), !DC1L92Q, , );


--KB1L33 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|REC_WT~11 at LC2_2_T3
--operation mode is normal

KB1L33 = KB1_CMD_WAIT & TB1L52Q;


--DB1_enable_LED_sig is atwd:atwd0|atwd_trigger:inst_atwd_trigger|enable_LED_sig at LC9_9_N1
--operation mode is normal

DB1_enable_LED_sig_lut_out = DB1_ATWDTrigger_sig & !DB1_enable_LED_old & Y1_command_0_local[3] # !DB1_ATWDTrigger_sig & (DB1_enable_LED_sig # !DB1_enable_LED_old & Y1_command_0_local[3]);
DB1_enable_LED_sig = DFFE(DB1_enable_LED_sig_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );


--X1_SRG[10] is LED2ATWDdelay:LED2ATWDdelay_inst|SRG[10] at LC1_3_N1
--operation mode is normal

X1_SRG[10]_lut_out = X1_SRG[9];
X1_SRG[10] = DFFE(X1_SRG[10]_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );


--X1_SRG[9] is LED2ATWDdelay:LED2ATWDdelay_inst|SRG[9] at LC6_5_N1
--operation mode is normal

X1_SRG[9]_lut_out = X1_SRG[8];
X1_SRG[9] = DFFE(X1_SRG[9]_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );


--X1_SRG[8] is LED2ATWDdelay:LED2ATWDdelay_inst|SRG[8] at LC8_5_N1
--operation mode is normal

X1_SRG[8]_lut_out = X1_SRG[7];
X1_SRG[8] = DFFE(X1_SRG[8]_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );


--X1L11 is LED2ATWDdelay:LED2ATWDdelay_inst|i~13 at LC10_4_N1
--operation mode is normal

X1L11 = Y1_command_4_local[0] & (Y1_command_4_local[1] # X1_SRG[9]) # !Y1_command_4_local[0] & !Y1_command_4_local[1] & X1_SRG[8];


--X1_SRG[11] is LED2ATWDdelay:LED2ATWDdelay_inst|SRG[11] at LC5_3_N1
--operation mode is normal

X1_SRG[11]_lut_out = X1_SRG[10];
X1_SRG[11] = DFFE(X1_SRG[11]_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );


--X1L21 is LED2ATWDdelay:LED2ATWDdelay_inst|i~14 at LC2_3_N1
--operation mode is normal

X1L21 = X1L11 & (X1_SRG[11] # !Y1_command_4_local[1]) # !X1L11 & X1_SRG[10] & Y1_command_4_local[1];


--X1_SRG[5] is LED2ATWDdelay:LED2ATWDdelay_inst|SRG[5] at LC7_4_N1
--operation mode is normal

X1_SRG[5]_lut_out = X1_SRG[4];
X1_SRG[5] = DFFE(X1_SRG[5]_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );


--X1_SRG[6] is LED2ATWDdelay:LED2ATWDdelay_inst|SRG[6] at LC2_5_N1
--operation mode is normal

X1_SRG[6]_lut_out = X1_SRG[5];
X1_SRG[6] = DFFE(X1_SRG[6]_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );


--X1_SRG[4] is LED2ATWDdelay:LED2ATWDdelay_inst|SRG[4] at LC4_5_N1
--operation mode is normal

X1_SRG[4]_lut_out = X1_SRG[3];
X1_SRG[4] = DFFE(X1_SRG[4]_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );


--X1L9 is LED2ATWDdelay:LED2ATWDdelay_inst|i~11 at LC5_4_N1
--operation mode is normal

X1L9 = Y1_command_4_local[1] & (Y1_command_4_local[0] # X1_SRG[6]) # !Y1_command_4_local[1] & !Y1_command_4_local[0] & X1_SRG[4];


--X1_SRG[7] is LED2ATWDdelay:LED2ATWDdelay_inst|SRG[7] at LC3_4_N1
--operation mode is normal

X1_SRG[7]_lut_out = X1_SRG[6];
X1_SRG[7] = DFFE(X1_SRG[7]_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );


--X1L01 is LED2ATWDdelay:LED2ATWDdelay_inst|i~12 at LC3_3_N1
--operation mode is normal

X1L01 = X1L9 & (X1_SRG[7] # !Y1_command_4_local[0]) # !X1L9 & Y1_command_4_local[0] & X1_SRG[5];


--X1_SRG[2] is LED2ATWDdelay:LED2ATWDdelay_inst|SRG[2] at LC2_4_N1
--operation mode is normal

X1_SRG[2]_lut_out = X1_SRG[1];
X1_SRG[2] = DFFE(X1_SRG[2]_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );


--X1_SRG[1] is LED2ATWDdelay:LED2ATWDdelay_inst|SRG[1] at LC7_5_N1
--operation mode is normal

X1_SRG[1]_lut_out = X1_SRG[0];
X1_SRG[1] = DFFE(X1_SRG[1]_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );


--X1_SRG[0] is LED2ATWDdelay:LED2ATWDdelay_inst|SRG[0] at LC9_5_N1
--operation mode is normal

X1_SRG[0]_lut_out = !X1_SRG[12] & X1L4 & !X1_SRG[15] & X1L3;
X1_SRG[0] = DFFE(X1_SRG[0]_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );


--X1L7 is LED2ATWDdelay:LED2ATWDdelay_inst|i~9 at LC4_4_N1
--operation mode is normal

X1L7 = Y1_command_4_local[0] & (X1_SRG[1] # Y1_command_4_local[1]) # !Y1_command_4_local[0] & !Y1_command_4_local[1] & X1_SRG[0];


--X1_SRG[3] is LED2ATWDdelay:LED2ATWDdelay_inst|SRG[3] at LC6_3_N1
--operation mode is normal

X1_SRG[3]_lut_out = X1_SRG[2];
X1_SRG[3] = DFFE(X1_SRG[3]_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );


--X1L8 is LED2ATWDdelay:LED2ATWDdelay_inst|i~10 at LC9_3_N1
--operation mode is normal

X1L8 = X1L7 & (X1_SRG[3] # !Y1_command_4_local[1]) # !X1L7 & Y1_command_4_local[1] & X1_SRG[2];


--X1L5 is LED2ATWDdelay:LED2ATWDdelay_inst|i~7 at LC7_3_N1
--operation mode is normal

X1L5 = Y1_command_4_local[2] & (X1L01 # Y1_command_4_local[3]) # !Y1_command_4_local[2] & X1L8 & !Y1_command_4_local[3];


--X1_SRG[13] is LED2ATWDdelay:LED2ATWDdelay_inst|SRG[13] at LC10_5_N1
--operation mode is normal

X1_SRG[13]_lut_out = X1_SRG[12];
X1_SRG[13] = DFFE(X1_SRG[13]_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );


--X1_SRG[14] is LED2ATWDdelay:LED2ATWDdelay_inst|SRG[14] at LC1_5_N1
--operation mode is normal

X1_SRG[14]_lut_out = X1_SRG[13];
X1_SRG[14] = DFFE(X1_SRG[14]_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );


--X1_SRG[12] is LED2ATWDdelay:LED2ATWDdelay_inst|SRG[12] at LC5_5_N1
--operation mode is normal

X1_SRG[12]_lut_out = X1_SRG[11];
X1_SRG[12] = DFFE(X1_SRG[12]_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );


--X1L31 is LED2ATWDdelay:LED2ATWDdelay_inst|i~15 at LC8_4_N1
--operation mode is normal

X1L31 = Y1_command_4_local[1] & (X1_SRG[14] # Y1_command_4_local[0]) # !Y1_command_4_local[1] & !Y1_command_4_local[0] & X1_SRG[12];


--X1_SRG[15] is LED2ATWDdelay:LED2ATWDdelay_inst|SRG[15] at LC3_5_N1
--operation mode is normal

X1_SRG[15]_lut_out = X1_SRG[14];
X1_SRG[15] = DFFE(X1_SRG[15]_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );


--X1L41 is LED2ATWDdelay:LED2ATWDdelay_inst|i~16 at LC9_4_N1
--operation mode is normal

X1L41 = X1L31 & (X1_SRG[15] # !Y1_command_4_local[0]) # !X1L31 & Y1_command_4_local[0] & X1_SRG[13];


--X1L6 is LED2ATWDdelay:LED2ATWDdelay_inst|i~8 at LC4_3_N1
--operation mode is normal

X1L6 = X1L5 & (X1L41 # !Y1_command_4_local[3]) # !X1L5 & X1L21 & Y1_command_4_local[3];


--BB1L2Q is atwd:atwd0|atwd_control:inst_atwd_control|busy~reg0 at LC7_1_N3
--operation mode is normal

BB1L2Q_lut_out = BB1L462Q # BB1L84 & BB1L2Q # !BB2L552Q;
BB1L2Q = DFFE(BB1L2Q_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--DB1L31 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|i99~8 at LC10_3_N1
--operation mode is normal

DB1L31 = DB1_ATWDTrigger_sig # X1L6 & DB1_enable_LED_sig & !BB1L2Q;


--DB1_enable_old is atwd:atwd0|atwd_trigger:inst_atwd_trigger|enable_old at LC5_7_N1
--operation mode is normal

DB1_enable_old_lut_out = Y1_command_0_local[0];
DB1_enable_old = DFFE(DB1_enable_old_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--DB1L11 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|i98~30 at LC6_2_N1
--operation mode is normal

DB1L11 = !DB1_enable_old & !BB1L2Q;


--BB1L022Q is atwd:atwd0|atwd_control:inst_atwd_control|reset_trig~reg0 at LC10_1_N3
--operation mode is normal

BB1L022Q_lut_out = BB1L262Q # BB1L022Q & (BB1L752Q # !BB1L681);
BB1L022Q = DFFE(BB1L022Q_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--DB1_rst_trg is atwd:atwd0|atwd_trigger:inst_atwd_trigger|rst_trg at LC7_14_F4
--operation mode is normal

DB1_rst_trg_lut_out = !DB1L61 # !DB1_discFF;
DB1_rst_trg = DFFE(DB1_rst_trg_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--DB1_no_trigger is atwd:atwd0|atwd_trigger:inst_atwd_trigger|no_trigger at LC3_1_N3
--operation mode is normal

DB1_no_trigger_lut_out = DB1_launch_window_got_disc;
DB1_no_trigger = DFFE(DB1_no_trigger_lut_out, GLOBAL(LE1_outclock1), , , );


--DB1_enable_disc_sig is atwd:atwd0|atwd_trigger:inst_atwd_trigger|enable_disc_sig at LC9_1_N3
--operation mode is normal

DB1_enable_disc_sig_lut_out = DB1_ATWDTrigger_sig & !DB1_enable_disc_old & H1L21 # !DB1_ATWDTrigger_sig & (DB1_enable_disc_sig # !DB1_enable_disc_old & H1L21);
DB1_enable_disc_sig = DFFE(DB1_enable_disc_sig_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );


--DB1L41 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|i108~106 at LC5_1_N3
--operation mode is normal

DB1L41 = DB1_no_trigger # BB1L2Q # !DB1_enable_disc_sig;


--DB1L21 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|i98~31 at LC10_2_N1
--operation mode is normal

DB1L21 = !DB1_enable_old & Y1_command_0_local[0] & !BB1L2Q;


--V1L3Q is ROC:inst_ROC|RST_state~12 at LC3_8_O2
--operation mode is normal

V1L3Q_lut_out = V1L2Q # V1L3Q;
V1L3Q = DFFE(V1L3Q_lut_out, GLOBAL(LE1_outclock0), , , );


--CB1L471Q is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_done~reg0 at LC10_14_Y4
--operation mode is normal

CB1L471Q_lut_out = CB1L181Q # CB1L471Q & (CB1L871Q # !CB1L111);
CB1L471Q = DFFE(CB1L471Q_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1L15 is atwd:atwd0|atwd_control:inst_atwd_control|i~466 at LC8_8_D3
--operation mode is normal

BB1L15 = BB1L062Q & !CB1L471Q;


--BB1_digitize_cnt[28] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[28] at LC9_16_D3
--operation mode is normal

BB1_digitize_cnt[28]_lut_out = BB1_digitize_cnt[28] & (BB1L612 # BB1L452Q & BB1L801) # !BB1_digitize_cnt[28] & BB1L452Q & BB1L801;
BB1_digitize_cnt[28] = DFFE(BB1_digitize_cnt[28]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[29] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[29] at LC10_15_D3
--operation mode is normal

BB1_digitize_cnt[29]_lut_out = BB1L612 & (BB1_digitize_cnt[29] # BB1L452Q & BB1L011) # !BB1L612 & BB1L452Q & BB1L011;
BB1_digitize_cnt[29] = DFFE(BB1_digitize_cnt[29]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[30] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[30] at LC7_15_D3
--operation mode is normal

BB1_digitize_cnt[30]_lut_out = BB1L612 & (BB1_digitize_cnt[30] # BB1L452Q & BB1L211) # !BB1L612 & BB1L452Q & BB1L211;
BB1_digitize_cnt[30] = DFFE(BB1_digitize_cnt[30]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[31] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[31] at LC8_14_D3
--operation mode is normal

BB1_digitize_cnt[31]_lut_out = BB1L452Q & (BB1L411 # BB1_digitize_cnt[31] & BB1L612) # !BB1L452Q & BB1_digitize_cnt[31] & BB1L612;
BB1_digitize_cnt[31] = DFFE(BB1_digitize_cnt[31]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1L291 is atwd:atwd0|atwd_control:inst_atwd_control|i~5751 at LC8_15_D3
--operation mode is normal

BB1L291 = BB1_digitize_cnt[30] # BB1_digitize_cnt[28] # BB1_digitize_cnt[31] # BB1_digitize_cnt[29];


--BB1_digitize_cnt[24] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[24] at LC7_14_D3
--operation mode is normal

BB1_digitize_cnt[24]_lut_out = BB1_digitize_cnt[24] & (BB1L612 # BB1L452Q & BB1L001) # !BB1_digitize_cnt[24] & BB1L452Q & BB1L001;
BB1_digitize_cnt[24] = DFFE(BB1_digitize_cnt[24]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[25] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[25] at LC10_14_D3
--operation mode is normal

BB1_digitize_cnt[25]_lut_out = BB1L201 & (BB1L452Q # BB1L612 & BB1_digitize_cnt[25]) # !BB1L201 & BB1L612 & BB1_digitize_cnt[25];
BB1_digitize_cnt[25] = DFFE(BB1_digitize_cnt[25]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[26] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[26] at LC9_14_D3
--operation mode is normal

BB1_digitize_cnt[26]_lut_out = BB1L452Q & (BB1L401 # BB1_digitize_cnt[26] & BB1L612) # !BB1L452Q & BB1_digitize_cnt[26] & BB1L612;
BB1_digitize_cnt[26] = DFFE(BB1_digitize_cnt[26]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[27] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[27] at LC2_14_D3
--operation mode is normal

BB1_digitize_cnt[27]_lut_out = BB1L612 & (BB1_digitize_cnt[27] # BB1L452Q & BB1L601) # !BB1L612 & BB1L452Q & BB1L601;
BB1_digitize_cnt[27] = DFFE(BB1_digitize_cnt[27]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1L391 is atwd:atwd0|atwd_control:inst_atwd_control|i~5752 at LC4_14_D3
--operation mode is normal

BB1L391 = BB1_digitize_cnt[27] # BB1_digitize_cnt[25] # BB1_digitize_cnt[24] # BB1_digitize_cnt[26];


--BB1_digitize_cnt[20] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[20] at LC5_8_D3
--operation mode is normal

BB1_digitize_cnt[20]_lut_out = BB1L612 & (BB1_digitize_cnt[20] # BB1L452Q & BB1L29) # !BB1L612 & BB1L452Q & BB1L29;
BB1_digitize_cnt[20] = DFFE(BB1_digitize_cnt[20]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[21] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[21] at LC1_14_D3
--operation mode is normal

BB1_digitize_cnt[21]_lut_out = BB1_digitize_cnt[21] & (BB1L612 # BB1L452Q & BB1L49) # !BB1_digitize_cnt[21] & BB1L452Q & BB1L49;
BB1_digitize_cnt[21] = DFFE(BB1_digitize_cnt[21]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[22] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[22] at LC9_8_D3
--operation mode is normal

BB1_digitize_cnt[22]_lut_out = BB1L612 & (BB1_digitize_cnt[22] # BB1L452Q & BB1L69) # !BB1L612 & BB1L452Q & BB1L69;
BB1_digitize_cnt[22] = DFFE(BB1_digitize_cnt[22]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[23] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[23] at LC5_14_D3
--operation mode is normal

BB1_digitize_cnt[23]_lut_out = BB1_digitize_cnt[23] & (BB1L612 # BB1L452Q & BB1L89) # !BB1_digitize_cnt[23] & BB1L452Q & BB1L89;
BB1_digitize_cnt[23] = DFFE(BB1_digitize_cnt[23]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1L491 is atwd:atwd0|atwd_control:inst_atwd_control|i~5753 at LC3_14_D3
--operation mode is normal

BB1L491 = BB1_digitize_cnt[21] # BB1_digitize_cnt[22] # BB1_digitize_cnt[23] # BB1_digitize_cnt[20];


--BB1_digitize_cnt[16] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[16] at LC9_12_D3
--operation mode is normal

BB1_digitize_cnt[16]_lut_out = BB1_digitize_cnt[16] & (BB1L612 # BB1L48 & BB1L452Q) # !BB1_digitize_cnt[16] & BB1L48 & BB1L452Q;
BB1_digitize_cnt[16] = DFFE(BB1_digitize_cnt[16]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[17] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[17] at LC5_12_D3
--operation mode is normal

BB1_digitize_cnt[17]_lut_out = BB1L612 & (BB1_digitize_cnt[17] # BB1L68 & BB1L452Q) # !BB1L612 & BB1L68 & BB1L452Q;
BB1_digitize_cnt[17] = DFFE(BB1_digitize_cnt[17]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[18] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[18] at LC8_12_D3
--operation mode is normal

BB1_digitize_cnt[18]_lut_out = BB1L612 & (BB1_digitize_cnt[18] # BB1L452Q & BB1L88) # !BB1L612 & BB1L452Q & BB1L88;
BB1_digitize_cnt[18] = DFFE(BB1_digitize_cnt[18]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[19] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[19] at LC6_12_D3
--operation mode is normal

BB1_digitize_cnt[19]_lut_out = BB1_digitize_cnt[19] & (BB1L612 # BB1L452Q & BB1L09) # !BB1_digitize_cnt[19] & BB1L452Q & BB1L09;
BB1_digitize_cnt[19] = DFFE(BB1_digitize_cnt[19]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1L591 is atwd:atwd0|atwd_control:inst_atwd_control|i~5754 at LC2_12_D3
--operation mode is normal

BB1L591 = BB1_digitize_cnt[16] # BB1_digitize_cnt[18] # BB1_digitize_cnt[19] # BB1_digitize_cnt[17];


--BB1L691 is atwd:atwd0|atwd_control:inst_atwd_control|i~5755 at LC6_14_D3
--operation mode is normal

BB1L691 = BB1L491 # BB1L391 # BB1L591 # BB1L291;


--BB1_digitize_cnt[12] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[12] at LC5_10_D3
--operation mode is normal

BB1_digitize_cnt[12]_lut_out = BB1_digitize_cnt[12] & (BB1L612 # BB1L452Q & BB1L67) # !BB1_digitize_cnt[12] & BB1L452Q & BB1L67;
BB1_digitize_cnt[12] = DFFE(BB1_digitize_cnt[12]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[13] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[13] at LC4_10_D3
--operation mode is normal

BB1_digitize_cnt[13]_lut_out = BB1L612 & (BB1_digitize_cnt[13] # BB1L452Q & BB1L87) # !BB1L612 & BB1L452Q & BB1L87;
BB1_digitize_cnt[13] = DFFE(BB1_digitize_cnt[13]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[14] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[14] at LC2_10_D3
--operation mode is normal

BB1_digitize_cnt[14]_lut_out = BB1L612 & (BB1_digitize_cnt[14] # BB1L452Q & BB1L08) # !BB1L612 & BB1L452Q & BB1L08;
BB1_digitize_cnt[14] = DFFE(BB1_digitize_cnt[14]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[15] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[15] at LC1_10_D3
--operation mode is normal

BB1_digitize_cnt[15]_lut_out = BB1L612 & (BB1_digitize_cnt[15] # BB1L452Q & BB1L28) # !BB1L612 & BB1L452Q & BB1L28;
BB1_digitize_cnt[15] = DFFE(BB1_digitize_cnt[15]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1L791 is atwd:atwd0|atwd_control:inst_atwd_control|i~5756 at LC10_10_D3
--operation mode is normal

BB1L791 = BB1_digitize_cnt[12] # BB1_digitize_cnt[14] # BB1_digitize_cnt[15] # BB1_digitize_cnt[13];


--BB1_digitize_cnt[8] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[8] at LC3_12_D3
--operation mode is normal

BB1_digitize_cnt[8]_lut_out = BB1_digitize_cnt[8] & (BB1L612 # BB1L452Q & BB1L86) # !BB1_digitize_cnt[8] & BB1L452Q & BB1L86;
BB1_digitize_cnt[8] = DFFE(BB1_digitize_cnt[8]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[10] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[10] at LC3_10_D3
--operation mode is normal

BB1_digitize_cnt[10]_lut_out = BB1L612 & (BB1_digitize_cnt[10] # BB1L452Q & BB1L27) # !BB1L612 & BB1L452Q & BB1L27;
BB1_digitize_cnt[10] = DFFE(BB1_digitize_cnt[10]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[11] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[11] at LC7_10_D3
--operation mode is normal

BB1_digitize_cnt[11]_lut_out = BB1L612 & (BB1_digitize_cnt[11] # BB1L452Q & BB1L47) # !BB1L612 & BB1L452Q & BB1L47;
BB1_digitize_cnt[11] = DFFE(BB1_digitize_cnt[11]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[9] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[9] at LC4_12_D3
--operation mode is normal

BB1_digitize_cnt[9]_lut_out = BB1_digitize_cnt[9] & (BB1L612 # BB1L452Q & BB1L07) # !BB1_digitize_cnt[9] & BB1L452Q & BB1L07;
BB1_digitize_cnt[9] = DFFE(BB1_digitize_cnt[9]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1L891 is atwd:atwd0|atwd_control:inst_atwd_control|i~5757 at LC6_10_D3
--operation mode is normal

BB1L891 = BB1_digitize_cnt[11] # BB1_digitize_cnt[10] # BB1_digitize_cnt[8] # !BB1_digitize_cnt[9];


--BB1_digitize_cnt[4] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[4] at LC8_10_D3
--operation mode is normal

BB1_digitize_cnt[4]_lut_out = BB1_digitize_cnt[4] & (BB1L612 # BB1L452Q & BB1L06) # !BB1_digitize_cnt[4] & BB1L452Q & BB1L06;
BB1_digitize_cnt[4] = DFFE(BB1_digitize_cnt[4]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[5] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[5] at LC9_10_D3
--operation mode is normal

BB1_digitize_cnt[5]_lut_out = BB1L452Q & (BB1L26 # BB1_digitize_cnt[5] & BB1L612) # !BB1L452Q & BB1_digitize_cnt[5] & BB1L612;
BB1_digitize_cnt[5] = DFFE(BB1_digitize_cnt[5]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[6] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[6] at LC7_12_D3
--operation mode is normal

BB1_digitize_cnt[6]_lut_out = BB1_digitize_cnt[6] & (BB1L612 # BB1L452Q & BB1L46) # !BB1_digitize_cnt[6] & BB1L452Q & BB1L46;
BB1_digitize_cnt[6] = DFFE(BB1_digitize_cnt[6]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[7] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[7] at LC10_12_D3
--operation mode is normal

BB1_digitize_cnt[7]_lut_out = BB1L66 & (BB1L452Q # BB1_digitize_cnt[7] & BB1L612) # !BB1L66 & BB1_digitize_cnt[7] & BB1L612;
BB1_digitize_cnt[7] = DFFE(BB1_digitize_cnt[7]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1L991 is atwd:atwd0|atwd_control:inst_atwd_control|i~5758 at LC1_12_D3
--operation mode is normal

BB1L991 = BB1_digitize_cnt[4] # BB1_digitize_cnt[7] # BB1_digitize_cnt[6] # BB1_digitize_cnt[5];


--BB1_digitize_cnt[0] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[0] at LC6_8_D3
--operation mode is normal

BB1_digitize_cnt[0]_lut_out = BB1L652Q # BB1L871 # BB1L612 & BB1_digitize_cnt[0];
BB1_digitize_cnt[0] = DFFE(BB1_digitize_cnt[0]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[1] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[1] at LC3_9_D3
--operation mode is normal

BB1_digitize_cnt[1]_lut_out = BB1_digitize_cnt[1] & (BB1L612 # BB1L45 & BB1L452Q) # !BB1_digitize_cnt[1] & BB1L45 & BB1L452Q;
BB1_digitize_cnt[1] = DFFE(BB1_digitize_cnt[1]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[2] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[2] at LC4_9_D3
--operation mode is normal

BB1_digitize_cnt[2]_lut_out = BB1L65 & (BB1L452Q # BB1_digitize_cnt[2] & BB1L612) # !BB1L65 & BB1_digitize_cnt[2] & BB1L612;
BB1_digitize_cnt[2] = DFFE(BB1_digitize_cnt[2]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_digitize_cnt[3] is atwd:atwd0|atwd_control:inst_atwd_control|digitize_cnt[3] at LC2_9_D3
--operation mode is normal

BB1_digitize_cnt[3]_lut_out = BB1L85 & (BB1L452Q # BB1_digitize_cnt[3] & BB1L612) # !BB1L85 & BB1_digitize_cnt[3] & BB1L612;
BB1_digitize_cnt[3] = DFFE(BB1_digitize_cnt[3]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1L002 is atwd:atwd0|atwd_control:inst_atwd_control|i~5759 at LC3_8_D3
--operation mode is normal

BB1L002 = BB1_digitize_cnt[3] # BB1_digitize_cnt[0] # BB1_digitize_cnt[2] # BB1_digitize_cnt[1];


--BB1L102 is atwd:atwd0|atwd_control:inst_atwd_control|i~5760 at LC7_8_D3
--operation mode is normal

BB1L102 = BB1L002 # BB1L891 # BB1L991 # BB1L791;


--DB1_TriggerComplete_in_sync is atwd:atwd0|atwd_trigger:inst_atwd_trigger|TriggerComplete_in_sync at LC3_2_O3
--operation mode is normal

DB1_TriggerComplete_in_sync_lut_out = DB1_TriggerComplete_in_0;
DB1_TriggerComplete_in_sync = DFFE(DB1_TriggerComplete_in_sync_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );


--BB1L202 is atwd:atwd0|atwd_control:inst_atwd_control|i~5761 at LC2_2_N3
--operation mode is normal

BB1L202 = BB1_channel[1] & BB1_channel[0];


--BB1_settle_cnt[28] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[28] at LC9_16_X4
--operation mode is normal

BB1_settle_cnt[28]_lut_out = BB1L362Q & (BB1L171 # BB1_settle_cnt[28] & BB1L94) # !BB1L362Q & BB1_settle_cnt[28] & BB1L94;
BB1_settle_cnt[28] = DFFE(BB1_settle_cnt[28]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[29] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[29] at LC7_16_X4
--operation mode is normal

BB1_settle_cnt[29]_lut_out = BB1L94 & (BB1_settle_cnt[29] # BB1L362Q & BB1L371) # !BB1L94 & BB1L362Q & BB1L371;
BB1_settle_cnt[29] = DFFE(BB1_settle_cnt[29]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[30] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[30] at LC3_9_X4
--operation mode is normal

BB1_settle_cnt[30]_lut_out = BB1L94 & (BB1_settle_cnt[30] # BB1L362Q & BB1L571) # !BB1L94 & BB1L362Q & BB1L571;
BB1_settle_cnt[30] = DFFE(BB1_settle_cnt[30]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[31] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[31] at LC10_16_X4
--operation mode is normal

BB1_settle_cnt[31]_lut_out = BB1L362Q & (BB1L771 # BB1_settle_cnt[31] & BB1L94) # !BB1L362Q & BB1_settle_cnt[31] & BB1L94;
BB1_settle_cnt[31] = DFFE(BB1_settle_cnt[31]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1L302 is atwd:atwd0|atwd_control:inst_atwd_control|i~5763 at LC8_16_X4
--operation mode is normal

BB1L302 = BB1_settle_cnt[29] # BB1_settle_cnt[31] # BB1_settle_cnt[30] # BB1_settle_cnt[28];


--BB1_settle_cnt[24] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[24] at LC8_13_X4
--operation mode is normal

BB1_settle_cnt[24]_lut_out = BB1L94 & (BB1_settle_cnt[24] # BB1L362Q & BB1L361) # !BB1L94 & BB1L362Q & BB1L361;
BB1_settle_cnt[24] = DFFE(BB1_settle_cnt[24]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[25] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[25] at LC6_13_X4
--operation mode is normal

BB1_settle_cnt[25]_lut_out = BB1_settle_cnt[25] & (BB1L94 # BB1L561 & BB1L362Q) # !BB1_settle_cnt[25] & BB1L561 & BB1L362Q;
BB1_settle_cnt[25] = DFFE(BB1_settle_cnt[25]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[26] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[26] at LC5_13_X4
--operation mode is normal

BB1_settle_cnt[26]_lut_out = BB1L761 & (BB1L362Q # BB1_settle_cnt[26] & BB1L94) # !BB1L761 & BB1_settle_cnt[26] & BB1L94;
BB1_settle_cnt[26] = DFFE(BB1_settle_cnt[26]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[27] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[27] at LC3_13_X4
--operation mode is normal

BB1_settle_cnt[27]_lut_out = BB1L362Q & (BB1L961 # BB1_settle_cnt[27] & BB1L94) # !BB1L362Q & BB1_settle_cnt[27] & BB1L94;
BB1_settle_cnt[27] = DFFE(BB1_settle_cnt[27]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1L402 is atwd:atwd0|atwd_control:inst_atwd_control|i~5764 at LC10_13_X4
--operation mode is normal

BB1L402 = BB1_settle_cnt[26] # BB1_settle_cnt[24] # BB1_settle_cnt[25] # BB1_settle_cnt[27];


--BB1_settle_cnt[20] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[20] at LC7_9_X4
--operation mode is normal

BB1_settle_cnt[20]_lut_out = BB1L94 & (BB1_settle_cnt[20] # BB1L362Q & BB1L551) # !BB1L94 & BB1L362Q & BB1L551;
BB1_settle_cnt[20] = DFFE(BB1_settle_cnt[20]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[21] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[21] at LC5_15_X4
--operation mode is normal

BB1_settle_cnt[21]_lut_out = BB1_settle_cnt[21] & (BB1L94 # BB1L362Q & BB1L751) # !BB1_settle_cnt[21] & BB1L362Q & BB1L751;
BB1_settle_cnt[21] = DFFE(BB1_settle_cnt[21]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[22] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[22] at LC6_15_X4
--operation mode is normal

BB1_settle_cnt[22]_lut_out = BB1_settle_cnt[22] & (BB1L94 # BB1L362Q & BB1L951) # !BB1_settle_cnt[22] & BB1L362Q & BB1L951;
BB1_settle_cnt[22] = DFFE(BB1_settle_cnt[22]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[23] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[23] at LC8_15_X4
--operation mode is normal

BB1_settle_cnt[23]_lut_out = BB1_settle_cnt[23] & (BB1L94 # BB1L362Q & BB1L161) # !BB1_settle_cnt[23] & BB1L362Q & BB1L161;
BB1_settle_cnt[23] = DFFE(BB1_settle_cnt[23]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1L502 is atwd:atwd0|atwd_control:inst_atwd_control|i~5765 at LC4_15_X4
--operation mode is normal

BB1L502 = BB1_settle_cnt[22] # BB1_settle_cnt[23] # BB1_settle_cnt[21] # BB1_settle_cnt[20];


--BB1_settle_cnt[16] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[16] at LC1_15_X4
--operation mode is normal

BB1_settle_cnt[16]_lut_out = BB1_settle_cnt[16] & (BB1L94 # BB1L362Q & BB1L741) # !BB1_settle_cnt[16] & BB1L362Q & BB1L741;
BB1_settle_cnt[16] = DFFE(BB1_settle_cnt[16]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[17] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[17] at LC7_15_X4
--operation mode is normal

BB1_settle_cnt[17]_lut_out = BB1_settle_cnt[17] & (BB1L94 # BB1L362Q & BB1L941) # !BB1_settle_cnt[17] & BB1L362Q & BB1L941;
BB1_settle_cnt[17] = DFFE(BB1_settle_cnt[17]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[18] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[18] at LC10_15_X4
--operation mode is normal

BB1_settle_cnt[18]_lut_out = BB1_settle_cnt[18] & (BB1L94 # BB1L362Q & BB1L151) # !BB1_settle_cnt[18] & BB1L362Q & BB1L151;
BB1_settle_cnt[18] = DFFE(BB1_settle_cnt[18]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[19] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[19] at LC9_15_X4
--operation mode is normal

BB1_settle_cnt[19]_lut_out = BB1_settle_cnt[19] & (BB1L94 # BB1L362Q & BB1L351) # !BB1_settle_cnt[19] & BB1L362Q & BB1L351;
BB1_settle_cnt[19] = DFFE(BB1_settle_cnt[19]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1L602 is atwd:atwd0|atwd_control:inst_atwd_control|i~5766 at LC3_15_X4
--operation mode is normal

BB1L602 = BB1_settle_cnt[18] # BB1_settle_cnt[17] # BB1_settle_cnt[19] # BB1_settle_cnt[16];


--BB1L702 is atwd:atwd0|atwd_control:inst_atwd_control|i~5767 at LC2_15_X4
--operation mode is normal

BB1L702 = BB1L502 # BB1L602 # BB1L402 # BB1L302;


--BB1_settle_cnt[12] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[12] at LC2_13_X4
--operation mode is normal

BB1_settle_cnt[12]_lut_out = BB1_settle_cnt[12] & (BB1L94 # BB1L362Q & BB1L931) # !BB1_settle_cnt[12] & BB1L362Q & BB1L931;
BB1_settle_cnt[12] = DFFE(BB1_settle_cnt[12]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[13] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[13] at LC9_13_X4
--operation mode is normal

BB1_settle_cnt[13]_lut_out = BB1_settle_cnt[13] & (BB1L94 # BB1L362Q & BB1L141) # !BB1_settle_cnt[13] & BB1L362Q & BB1L141;
BB1_settle_cnt[13] = DFFE(BB1_settle_cnt[13]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[14] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[14] at LC4_13_X4
--operation mode is normal

BB1_settle_cnt[14]_lut_out = BB1_settle_cnt[14] & (BB1L94 # BB1L362Q & BB1L341) # !BB1_settle_cnt[14] & BB1L362Q & BB1L341;
BB1_settle_cnt[14] = DFFE(BB1_settle_cnt[14]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[15] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[15] at LC1_13_X4
--operation mode is normal

BB1_settle_cnt[15]_lut_out = BB1_settle_cnt[15] & (BB1L94 # BB1L362Q & BB1L541) # !BB1_settle_cnt[15] & BB1L362Q & BB1L541;
BB1_settle_cnt[15] = DFFE(BB1_settle_cnt[15]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1L802 is atwd:atwd0|atwd_control:inst_atwd_control|i~5768 at LC7_13_X4
--operation mode is normal

BB1L802 = BB1_settle_cnt[13] # BB1_settle_cnt[14] # BB1_settle_cnt[12] # BB1_settle_cnt[15];


--BB1_settle_cnt[8] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[8] at LC10_11_X4
--operation mode is normal

BB1_settle_cnt[8]_lut_out = BB1L94 & (BB1_settle_cnt[8] # BB1L131 & BB1L362Q) # !BB1L94 & BB1L131 & BB1L362Q;
BB1_settle_cnt[8] = DFFE(BB1_settle_cnt[8]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[9] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[9] at LC5_11_X4
--operation mode is normal

BB1_settle_cnt[9]_lut_out = BB1L362Q & (BB1L331 # BB1_settle_cnt[9] & BB1L94) # !BB1L362Q & BB1_settle_cnt[9] & BB1L94;
BB1_settle_cnt[9] = DFFE(BB1_settle_cnt[9]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[10] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[10] at LC9_11_X4
--operation mode is normal

BB1_settle_cnt[10]_lut_out = BB1L531 & (BB1L362Q # BB1L94 & BB1_settle_cnt[10]) # !BB1L531 & BB1L94 & BB1_settle_cnt[10];
BB1_settle_cnt[10] = DFFE(BB1_settle_cnt[10]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[11] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[11] at LC8_11_X4
--operation mode is normal

BB1_settle_cnt[11]_lut_out = BB1L94 & (BB1_settle_cnt[11] # BB1L362Q & BB1L731) # !BB1L94 & BB1L362Q & BB1L731;
BB1_settle_cnt[11] = DFFE(BB1_settle_cnt[11]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1L902 is atwd:atwd0|atwd_control:inst_atwd_control|i~5769 at LC6_11_X4
--operation mode is normal

BB1L902 = BB1_settle_cnt[10] # BB1_settle_cnt[9] # BB1_settle_cnt[11] # BB1_settle_cnt[8];


--BB1_settle_cnt[4] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[4] at LC2_11_X4
--operation mode is normal

BB1_settle_cnt[4]_lut_out = BB1_settle_cnt[4] & (BB1L94 # BB1L362Q & BB1L321) # !BB1_settle_cnt[4] & BB1L362Q & BB1L321;
BB1_settle_cnt[4] = DFFE(BB1_settle_cnt[4]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[5] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[5] at LC3_11_X4
--operation mode is normal

BB1_settle_cnt[5]_lut_out = BB1_settle_cnt[5] & (BB1L94 # BB1L362Q & BB1L521) # !BB1_settle_cnt[5] & BB1L362Q & BB1L521;
BB1_settle_cnt[5] = DFFE(BB1_settle_cnt[5]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[6] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[6] at LC1_11_X4
--operation mode is normal

BB1_settle_cnt[6]_lut_out = BB1L721 & (BB1L362Q # BB1_settle_cnt[6] & BB1L94) # !BB1L721 & BB1_settle_cnt[6] & BB1L94;
BB1_settle_cnt[6] = DFFE(BB1_settle_cnt[6]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[7] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[7] at LC7_11_X4
--operation mode is normal

BB1_settle_cnt[7]_lut_out = BB1L362Q & (BB1L921 # BB1_settle_cnt[7] & BB1L94) # !BB1L362Q & BB1_settle_cnt[7] & BB1L94;
BB1_settle_cnt[7] = DFFE(BB1_settle_cnt[7]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1L012 is atwd:atwd0|atwd_control:inst_atwd_control|i~5770 at LC4_11_X4
--operation mode is normal

BB1L012 = BB1_settle_cnt[5] # BB1_settle_cnt[4] # BB1_settle_cnt[6] # !BB1_settle_cnt[7];


--BB1_settle_cnt[0] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[0] at LC3_10_X4
--operation mode is normal

BB1_settle_cnt[0]_lut_out = BB1_settle_cnt[0] & (BB1L94 # BB1L511 & BB1L362Q) # !BB1_settle_cnt[0] & BB1L511 & BB1L362Q;
BB1_settle_cnt[0] = DFFE(BB1_settle_cnt[0]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[1] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[1] at LC2_10_X4
--operation mode is normal

BB1_settle_cnt[1]_lut_out = BB1_settle_cnt[1] & (BB1L94 # BB1L711 & BB1L362Q) # !BB1_settle_cnt[1] & BB1L711 & BB1L362Q;
BB1_settle_cnt[1] = DFFE(BB1_settle_cnt[1]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[2] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[2] at LC4_10_X4
--operation mode is normal

BB1_settle_cnt[2]_lut_out = BB1L911 & (BB1L362Q # BB1_settle_cnt[2] & BB1L94) # !BB1L911 & BB1_settle_cnt[2] & BB1L94;
BB1_settle_cnt[2] = DFFE(BB1_settle_cnt[2]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1_settle_cnt[3] is atwd:atwd0|atwd_control:inst_atwd_control|settle_cnt[3] at LC5_9_X4
--operation mode is normal

BB1_settle_cnt[3]_lut_out = BB1L94 & (BB1_settle_cnt[3] # BB1L362Q & BB1L121) # !BB1L94 & BB1L362Q & BB1L121;
BB1_settle_cnt[3] = DFFE(BB1_settle_cnt[3]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1L112 is atwd:atwd0|atwd_control:inst_atwd_control|i~5771 at LC6_9_X4
--operation mode is normal

BB1L112 = BB1_settle_cnt[3] # BB1_settle_cnt[1] # BB1_settle_cnt[2] # BB1_settle_cnt[0];


--BB1L212 is atwd:atwd0|atwd_control:inst_atwd_control|i~5772 at LC3_8_X4
--operation mode is normal

BB1L212 = BB1L012 # BB1L112 # BB1L802 # BB1L902;


--BB1L64 is atwd:atwd0|atwd_control:inst_atwd_control|i~2 at LC3_7_D3
--operation mode is normal

BB1L64 = BB1L691 # BB1L102;


--BB1L54 is atwd:atwd0|atwd_control:inst_atwd_control|i~0 at LC3_13_X3
--operation mode is normal

BB1L54 = BB1L702 # BB1L212;


--BB1L312 is atwd:atwd0|atwd_control:inst_atwd_control|i~5773 at LC5_11_N3
--operation mode is normal

BB1L312 = BB1L162Q # BB1L552Q # BB1L652Q # !BB2L552Q;


--CB1L871Q is atwd:atwd0|atwd_readout:inst_atwd_readout|state~21 at LC5_15_Y4
--operation mode is normal

CB1L871Q_lut_out = BB1L712Q & (!CB1_divide_cnt[1] & CB1L211 # !CB1L771Q) # !BB1L712Q & !CB1_divide_cnt[1] & CB1L211;
CB1L871Q = DFFE(CB1L871Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );


--CB1_divide_cnt[1] is atwd:atwd0|atwd_readout:inst_atwd_readout|divide_cnt[1] at LC4_16_Y4
--operation mode is normal

CB1_divide_cnt[1]_lut_out = !CB1_rst_divide & (CB1_divide_cnt[1] $ CB1_divide_cnt[0]);
CB1_divide_cnt[1] = DFFE(CB1_divide_cnt[1]_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );


--CB1L181Q is atwd:atwd0|atwd_readout:inst_atwd_readout|state~24 at LC2_7_Y4
--operation mode is normal

CB1L181Q_lut_out = (!CB1_divide_cnt[1] & CB1L081Q) & CASCADE(CB1L041);
CB1L181Q = DFFE(CB1L181Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );


--DB2_enable_old is atwd:atwd1|atwd_trigger:inst_atwd_trigger|enable_old at LC5_11_N1
--operation mode is normal

DB2_enable_old_lut_out = Y1_command_0_local[8];
DB2_enable_old = DFFE(DB2_enable_old_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2L2Q is atwd:atwd1|atwd_control:inst_atwd_control|busy~reg0 at LC5_15_N1
--operation mode is normal

BB2L2Q_lut_out = BB2L562Q # BB2L2Q & BB2L84 # !BB2L552Q;
BB2L2Q = DFFE(BB2L2Q_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--DB2L11 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|i98~30 at LC9_11_N1
--operation mode is normal

DB2L11 = Y1_command_0_local[8] & !BB2L2Q & !DB2_enable_old;


--DB2_enable_LED_sig is atwd:atwd1|atwd_trigger:inst_atwd_trigger|enable_LED_sig at LC9_15_N1
--operation mode is normal

DB2_enable_LED_sig_lut_out = DB2_ATWDTrigger_sig & Y1_command_0_local[11] & !DB2_enable_LED_old # !DB2_ATWDTrigger_sig & (DB2_enable_LED_sig # Y1_command_0_local[11] & !DB2_enable_LED_old);
DB2_enable_LED_sig = DFFE(DB2_enable_LED_sig_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );


--DB2L21 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|i98~31 at LC5_14_N1
--operation mode is normal

DB2L21 = !BB2L2Q & DB2_enable_LED_sig;


--DB2_i99 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|i99 at LC2_2_N1
--operation mode is normal

DB2_i99 = DB2_ATWDTrigger_sig # DB2L11 # DB2L21 & X1L6;


--BB2L122Q is atwd:atwd1|atwd_control:inst_atwd_control|reset_trig~reg0 at LC5_8_N1
--operation mode is normal

BB2L122Q_lut_out = BB2L362Q # BB2L122Q & (BB2L952Q # !BB2L481);
BB2L122Q = DFFE(BB2L122Q_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--DB2_rst_trg is atwd:atwd1|atwd_trigger:inst_atwd_trigger|rst_trg at LC7_12_C4
--operation mode is normal

DB2_rst_trg_lut_out = !DB2L61 # !DB2_discFF;
DB2_rst_trg = DFFE(DB2_rst_trg_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--DB2_no_trigger is atwd:atwd1|atwd_trigger:inst_atwd_trigger|no_trigger at LC7_1_N1
--operation mode is normal

DB2_no_trigger_lut_out = DB2_launch_window_got_disc;
DB2_no_trigger = DFFE(DB2_no_trigger_lut_out, GLOBAL(LE1_outclock1), , , );


--DB2_enable_disc_sig is atwd:atwd1|atwd_trigger:inst_atwd_trigger|enable_disc_sig at LC6_1_N1
--operation mode is normal

DB2_enable_disc_sig_lut_out = DB2_enable_disc_old & DB2_enable_disc_sig & !DB2_ATWDTrigger_sig # !DB2_enable_disc_old & (H1L31 # DB2_enable_disc_sig & !DB2_ATWDTrigger_sig);
DB2_enable_disc_sig = DFFE(DB2_enable_disc_sig_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );


--DB2L41 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|i108~106 at LC10_1_N1
--operation mode is normal

DB2L41 = DB2_no_trigger # !DB2_enable_disc_sig;


--CB2L471Q is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_done~reg0 at LC2_16_S4
--operation mode is normal

CB2L471Q_lut_out = CB2L181Q # CB2L471Q & (CB2L871Q # !CB2L111);
CB2L471Q = DFFE(CB2L471Q_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2L15 is atwd:atwd1|atwd_control:inst_atwd_control|i~466 at LC4_15_V1
--operation mode is normal

BB2L15 = BB2L162Q & !CB2L471Q;


--BB2_digitize_cnt[28] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[28] at LC10_8_V1
--operation mode is normal

BB2_digitize_cnt[28]_lut_out = BB2L652Q & (BB2L801 # BB2L612 & BB2_digitize_cnt[28]) # !BB2L652Q & BB2L612 & BB2_digitize_cnt[28];
BB2_digitize_cnt[28] = DFFE(BB2_digitize_cnt[28]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[29] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[29] at LC8_8_V1
--operation mode is normal

BB2_digitize_cnt[29]_lut_out = BB2L011 & (BB2L652Q # BB2_digitize_cnt[29] & BB2L612) # !BB2L011 & BB2_digitize_cnt[29] & BB2L612;
BB2_digitize_cnt[29] = DFFE(BB2_digitize_cnt[29]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[30] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[30] at LC7_8_V1
--operation mode is normal

BB2_digitize_cnt[30]_lut_out = BB2L652Q & (BB2L211 # BB2L612 & BB2_digitize_cnt[30]) # !BB2L652Q & BB2L612 & BB2_digitize_cnt[30];
BB2_digitize_cnt[30] = DFFE(BB2_digitize_cnt[30]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[31] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[31] at LC6_7_V1
--operation mode is normal

BB2_digitize_cnt[31]_lut_out = BB2L652Q & (BB2L411 # BB2L612 & BB2_digitize_cnt[31]) # !BB2L652Q & BB2L612 & BB2_digitize_cnt[31];
BB2_digitize_cnt[31] = DFFE(BB2_digitize_cnt[31]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2L391 is atwd:atwd1|atwd_control:inst_atwd_control|i~5729 at LC9_7_V1
--operation mode is normal

BB2L391 = BB2_digitize_cnt[29] # BB2_digitize_cnt[30] # BB2_digitize_cnt[31] # BB2_digitize_cnt[28];


--BB2_digitize_cnt[24] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[24] at LC3_7_V1
--operation mode is normal

BB2_digitize_cnt[24]_lut_out = BB2L612 & (BB2_digitize_cnt[24] # BB2L001 & BB2L652Q) # !BB2L612 & BB2L001 & BB2L652Q;
BB2_digitize_cnt[24] = DFFE(BB2_digitize_cnt[24]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[25] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[25] at LC1_7_V1
--operation mode is normal

BB2_digitize_cnt[25]_lut_out = BB2_digitize_cnt[25] & (BB2L612 # BB2L652Q & BB2L201) # !BB2_digitize_cnt[25] & BB2L652Q & BB2L201;
BB2_digitize_cnt[25] = DFFE(BB2_digitize_cnt[25]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[26] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[26] at LC8_7_V1
--operation mode is normal

BB2_digitize_cnt[26]_lut_out = BB2_digitize_cnt[26] & (BB2L612 # BB2L401 & BB2L652Q) # !BB2_digitize_cnt[26] & BB2L401 & BB2L652Q;
BB2_digitize_cnt[26] = DFFE(BB2_digitize_cnt[26]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[27] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[27] at LC9_8_V1
--operation mode is normal

BB2_digitize_cnt[27]_lut_out = BB2L652Q & (BB2L601 # BB2L612 & BB2_digitize_cnt[27]) # !BB2L652Q & BB2L612 & BB2_digitize_cnt[27];
BB2_digitize_cnt[27] = DFFE(BB2_digitize_cnt[27]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2L491 is atwd:atwd1|atwd_control:inst_atwd_control|i~5730 at LC7_7_V1
--operation mode is normal

BB2L491 = BB2_digitize_cnt[25] # BB2_digitize_cnt[27] # BB2_digitize_cnt[26] # BB2_digitize_cnt[24];


--BB2_digitize_cnt[20] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[20] at LC2_5_V1
--operation mode is normal

BB2_digitize_cnt[20]_lut_out = BB2L612 & (BB2_digitize_cnt[20] # BB2L652Q & BB2L29) # !BB2L612 & BB2L652Q & BB2L29;
BB2_digitize_cnt[20] = DFFE(BB2_digitize_cnt[20]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[21] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[21] at LC7_5_V1
--operation mode is normal

BB2_digitize_cnt[21]_lut_out = BB2_digitize_cnt[21] & (BB2L612 # BB2L652Q & BB2L49) # !BB2_digitize_cnt[21] & BB2L652Q & BB2L49;
BB2_digitize_cnt[21] = DFFE(BB2_digitize_cnt[21]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[22] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[22] at LC1_5_V1
--operation mode is normal

BB2_digitize_cnt[22]_lut_out = BB2_digitize_cnt[22] & (BB2L612 # BB2L652Q & BB2L69) # !BB2_digitize_cnt[22] & BB2L652Q & BB2L69;
BB2_digitize_cnt[22] = DFFE(BB2_digitize_cnt[22]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[23] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[23] at LC5_5_V1
--operation mode is normal

BB2_digitize_cnt[23]_lut_out = BB2L612 & (BB2_digitize_cnt[23] # BB2L652Q & BB2L89) # !BB2L612 & BB2L652Q & BB2L89;
BB2_digitize_cnt[23] = DFFE(BB2_digitize_cnt[23]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2L591 is atwd:atwd1|atwd_control:inst_atwd_control|i~5731 at LC6_5_V1
--operation mode is normal

BB2L591 = BB2_digitize_cnt[22] # BB2_digitize_cnt[20] # BB2_digitize_cnt[21] # BB2_digitize_cnt[23];


--BB2_digitize_cnt[16] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[16] at LC3_5_V1
--operation mode is normal

BB2_digitize_cnt[16]_lut_out = BB2L48 & (BB2L652Q # BB2_digitize_cnt[16] & BB2L612) # !BB2L48 & BB2_digitize_cnt[16] & BB2L612;
BB2_digitize_cnt[16] = DFFE(BB2_digitize_cnt[16]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[17] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[17] at LC4_5_V1
--operation mode is normal

BB2_digitize_cnt[17]_lut_out = BB2L68 & (BB2L652Q # BB2_digitize_cnt[17] & BB2L612) # !BB2L68 & BB2_digitize_cnt[17] & BB2L612;
BB2_digitize_cnt[17] = DFFE(BB2_digitize_cnt[17]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[18] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[18] at LC10_5_V1
--operation mode is normal

BB2_digitize_cnt[18]_lut_out = BB2L652Q & (BB2L88 # BB2_digitize_cnt[18] & BB2L612) # !BB2L652Q & BB2_digitize_cnt[18] & BB2L612;
BB2_digitize_cnt[18] = DFFE(BB2_digitize_cnt[18]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[19] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[19] at LC9_5_V1
--operation mode is normal

BB2_digitize_cnt[19]_lut_out = BB2L652Q & (BB2L09 # BB2L612 & BB2_digitize_cnt[19]) # !BB2L652Q & BB2L612 & BB2_digitize_cnt[19];
BB2_digitize_cnt[19] = DFFE(BB2_digitize_cnt[19]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2L691 is atwd:atwd1|atwd_control:inst_atwd_control|i~5732 at LC8_5_V1
--operation mode is normal

BB2L691 = BB2_digitize_cnt[18] # BB2_digitize_cnt[19] # BB2_digitize_cnt[17] # BB2_digitize_cnt[16];


--BB2L791 is atwd:atwd1|atwd_control:inst_atwd_control|i~5733 at LC7_14_V1
--operation mode is normal

BB2L791 = BB2L591 # BB2L491 # BB2L691 # BB2L391;


--BB2_digitize_cnt[12] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[12] at LC1_3_V1
--operation mode is normal

BB2_digitize_cnt[12]_lut_out = BB2L612 & (BB2_digitize_cnt[12] # BB2L652Q & BB2L67) # !BB2L612 & BB2L652Q & BB2L67;
BB2_digitize_cnt[12] = DFFE(BB2_digitize_cnt[12]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[13] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[13] at LC3_3_V1
--operation mode is normal

BB2_digitize_cnt[13]_lut_out = BB2L612 & (BB2_digitize_cnt[13] # BB2L652Q & BB2L87) # !BB2L612 & BB2L652Q & BB2L87;
BB2_digitize_cnt[13] = DFFE(BB2_digitize_cnt[13]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[14] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[14] at LC9_3_V1
--operation mode is normal

BB2_digitize_cnt[14]_lut_out = BB2L612 & (BB2_digitize_cnt[14] # BB2L652Q & BB2L08) # !BB2L612 & BB2L652Q & BB2L08;
BB2_digitize_cnt[14] = DFFE(BB2_digitize_cnt[14]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[15] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[15] at LC4_3_V1
--operation mode is normal

BB2_digitize_cnt[15]_lut_out = BB2L612 & (BB2_digitize_cnt[15] # BB2L652Q & BB2L28) # !BB2L612 & BB2L652Q & BB2L28;
BB2_digitize_cnt[15] = DFFE(BB2_digitize_cnt[15]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2L891 is atwd:atwd1|atwd_control:inst_atwd_control|i~5734 at LC8_3_V1
--operation mode is normal

BB2L891 = BB2_digitize_cnt[14] # BB2_digitize_cnt[15] # BB2_digitize_cnt[13] # BB2_digitize_cnt[12];


--BB2_digitize_cnt[8] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[8] at LC6_3_V1
--operation mode is normal

BB2_digitize_cnt[8]_lut_out = BB2L612 & (BB2_digitize_cnt[8] # BB2L652Q & BB2L86) # !BB2L612 & BB2L652Q & BB2L86;
BB2_digitize_cnt[8] = DFFE(BB2_digitize_cnt[8]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[10] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[10] at LC7_3_V1
--operation mode is normal

BB2_digitize_cnt[10]_lut_out = BB2L652Q & (BB2L27 # BB2L612 & BB2_digitize_cnt[10]) # !BB2L652Q & BB2L612 & BB2_digitize_cnt[10];
BB2_digitize_cnt[10] = DFFE(BB2_digitize_cnt[10]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[11] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[11] at LC2_3_V1
--operation mode is normal

BB2_digitize_cnt[11]_lut_out = BB2L612 & (BB2_digitize_cnt[11] # BB2L652Q & BB2L47) # !BB2L612 & BB2L652Q & BB2L47;
BB2_digitize_cnt[11] = DFFE(BB2_digitize_cnt[11]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[9] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[9] at LC5_3_V1
--operation mode is normal

BB2_digitize_cnt[9]_lut_out = BB2L612 & (BB2_digitize_cnt[9] # BB2L652Q & BB2L07) # !BB2L612 & BB2L652Q & BB2L07;
BB2_digitize_cnt[9] = DFFE(BB2_digitize_cnt[9]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2L991 is atwd:atwd1|atwd_control:inst_atwd_control|i~5735 at LC10_3_V1
--operation mode is normal

BB2L991 = BB2_digitize_cnt[8] # BB2_digitize_cnt[10] # BB2_digitize_cnt[11] # !BB2_digitize_cnt[9];


--BB2_digitize_cnt[4] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[4] at LC2_1_V1
--operation mode is normal

BB2_digitize_cnt[4]_lut_out = BB2L652Q & (BB2L06 # BB2_digitize_cnt[4] & BB2L612) # !BB2L652Q & BB2_digitize_cnt[4] & BB2L612;
BB2_digitize_cnt[4] = DFFE(BB2_digitize_cnt[4]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[5] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[5] at LC8_1_V1
--operation mode is normal

BB2_digitize_cnt[5]_lut_out = BB2L652Q & (BB2L26 # BB2_digitize_cnt[5] & BB2L612) # !BB2L652Q & BB2_digitize_cnt[5] & BB2L612;
BB2_digitize_cnt[5] = DFFE(BB2_digitize_cnt[5]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[6] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[6] at LC5_1_V1
--operation mode is normal

BB2_digitize_cnt[6]_lut_out = BB2L612 & (BB2_digitize_cnt[6] # BB2L652Q & BB2L46) # !BB2L612 & BB2L652Q & BB2L46;
BB2_digitize_cnt[6] = DFFE(BB2_digitize_cnt[6]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[7] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[7] at LC5_7_V1
--operation mode is normal

BB2_digitize_cnt[7]_lut_out = BB2L612 & (BB2_digitize_cnt[7] # BB2L652Q & BB2L66) # !BB2L612 & BB2L652Q & BB2L66;
BB2_digitize_cnt[7] = DFFE(BB2_digitize_cnt[7]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2L002 is atwd:atwd1|atwd_control:inst_atwd_control|i~5736 at LC9_1_V1
--operation mode is normal

BB2L002 = BB2_digitize_cnt[7] # BB2_digitize_cnt[5] # BB2_digitize_cnt[6] # BB2_digitize_cnt[4];


--BB2_digitize_cnt[0] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[0] at LC3_2_V1
--operation mode is normal

BB2_digitize_cnt[0]_lut_out = BB2L852Q # BB2L871 # BB2_digitize_cnt[0] & BB2L612;
BB2_digitize_cnt[0] = DFFE(BB2_digitize_cnt[0]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[1] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[1] at LC4_2_V1
--operation mode is normal

BB2_digitize_cnt[1]_lut_out = BB2_digitize_cnt[1] & (BB2L612 # BB2L45 & BB2L652Q) # !BB2_digitize_cnt[1] & BB2L45 & BB2L652Q;
BB2_digitize_cnt[1] = DFFE(BB2_digitize_cnt[1]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[2] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[2] at LC6_1_V1
--operation mode is normal

BB2_digitize_cnt[2]_lut_out = BB2L652Q & (BB2L65 # BB2_digitize_cnt[2] & BB2L612) # !BB2L652Q & BB2_digitize_cnt[2] & BB2L612;
BB2_digitize_cnt[2] = DFFE(BB2_digitize_cnt[2]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_digitize_cnt[3] is atwd:atwd1|atwd_control:inst_atwd_control|digitize_cnt[3] at LC2_2_V1
--operation mode is normal

BB2_digitize_cnt[3]_lut_out = BB2L612 & (BB2_digitize_cnt[3] # BB2L85 & BB2L652Q) # !BB2L612 & BB2L85 & BB2L652Q;
BB2_digitize_cnt[3] = DFFE(BB2_digitize_cnt[3]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2L102 is atwd:atwd1|atwd_control:inst_atwd_control|i~5737 at LC10_1_V1
--operation mode is normal

BB2L102 = BB2_digitize_cnt[0] # BB2_digitize_cnt[1] # BB2_digitize_cnt[3] # BB2_digitize_cnt[2];


--BB2L202 is atwd:atwd1|atwd_control:inst_atwd_control|i~5738 at LC3_14_V1
--operation mode is normal

BB2L202 = BB2L102 # BB2L891 # BB2L002 # BB2L991;


--DB2_TriggerComplete_in_sync is atwd:atwd1|atwd_trigger:inst_atwd_trigger|TriggerComplete_in_sync at LC5_9_N3
--operation mode is normal

DB2_TriggerComplete_in_sync_lut_out = DB2_TriggerComplete_in_0;
DB2_TriggerComplete_in_sync = DFFE(DB2_TriggerComplete_in_sync_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );


--BB2L302 is atwd:atwd1|atwd_control:inst_atwd_control|i~5739 at LC8_8_N1
--operation mode is normal

BB2L302 = BB2_channel[1] & BB2_channel[0];


--BB2_settle_cnt[28] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[28] at LC1_16_R1
--operation mode is normal

BB2_settle_cnt[28]_lut_out = BB2_settle_cnt[28] & (BB2L94 # BB2L462Q & BB2L171) # !BB2_settle_cnt[28] & BB2L462Q & BB2L171;
BB2_settle_cnt[28] = DFFE(BB2_settle_cnt[28]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[29] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[29] at LC9_15_R1
--operation mode is normal

BB2_settle_cnt[29]_lut_out = BB2L94 & (BB2_settle_cnt[29] # BB2L462Q & BB2L371) # !BB2L94 & BB2L462Q & BB2L371;
BB2_settle_cnt[29] = DFFE(BB2_settle_cnt[29]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[30] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[30] at LC8_15_R1
--operation mode is normal

BB2_settle_cnt[30]_lut_out = BB2L94 & (BB2_settle_cnt[30] # BB2L462Q & BB2L571) # !BB2L94 & BB2L462Q & BB2L571;
BB2_settle_cnt[30] = DFFE(BB2_settle_cnt[30]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[31] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[31] at LC10_15_R1
--operation mode is normal

BB2_settle_cnt[31]_lut_out = BB2L462Q & (BB2L771 # BB2_settle_cnt[31] & BB2L94) # !BB2L462Q & BB2_settle_cnt[31] & BB2L94;
BB2_settle_cnt[31] = DFFE(BB2_settle_cnt[31]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2L402 is atwd:atwd1|atwd_control:inst_atwd_control|i~5741 at LC7_15_R1
--operation mode is normal

BB2L402 = BB2_settle_cnt[29] # BB2_settle_cnt[30] # BB2_settle_cnt[28] # BB2_settle_cnt[31];


--BB2_settle_cnt[24] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[24] at LC5_14_R1
--operation mode is normal

BB2_settle_cnt[24]_lut_out = BB2_settle_cnt[24] & (BB2L94 # BB2L462Q & BB2L361) # !BB2_settle_cnt[24] & BB2L462Q & BB2L361;
BB2_settle_cnt[24] = DFFE(BB2_settle_cnt[24]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[25] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[25] at LC4_14_R1
--operation mode is normal

BB2_settle_cnt[25]_lut_out = BB2_settle_cnt[25] & (BB2L94 # BB2L462Q & BB2L561) # !BB2_settle_cnt[25] & BB2L462Q & BB2L561;
BB2_settle_cnt[25] = DFFE(BB2_settle_cnt[25]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[26] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[26] at LC6_14_R1
--operation mode is normal

BB2_settle_cnt[26]_lut_out = BB2_settle_cnt[26] & (BB2L94 # BB2L462Q & BB2L761) # !BB2_settle_cnt[26] & BB2L462Q & BB2L761;
BB2_settle_cnt[26] = DFFE(BB2_settle_cnt[26]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[27] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[27] at LC8_14_R1
--operation mode is normal

BB2_settle_cnt[27]_lut_out = BB2L462Q & (BB2L961 # BB2L94 & BB2_settle_cnt[27]) # !BB2L462Q & BB2L94 & BB2_settle_cnt[27];
BB2_settle_cnt[27] = DFFE(BB2_settle_cnt[27]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2L502 is atwd:atwd1|atwd_control:inst_atwd_control|i~5742 at LC3_14_R1
--operation mode is normal

BB2L502 = BB2_settle_cnt[26] # BB2_settle_cnt[25] # BB2_settle_cnt[27] # BB2_settle_cnt[24];


--BB2_settle_cnt[20] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[20] at LC6_12_R1
--operation mode is normal

BB2_settle_cnt[20]_lut_out = BB2L94 & (BB2_settle_cnt[20] # BB2L462Q & BB2L551) # !BB2L94 & BB2L462Q & BB2L551;
BB2_settle_cnt[20] = DFFE(BB2_settle_cnt[20]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[21] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[21] at LC2_12_R1
--operation mode is normal

BB2_settle_cnt[21]_lut_out = BB2L94 & (BB2_settle_cnt[21] # BB2L462Q & BB2L751) # !BB2L94 & BB2L462Q & BB2L751;
BB2_settle_cnt[21] = DFFE(BB2_settle_cnt[21]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[22] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[22] at LC4_12_R1
--operation mode is normal

BB2_settle_cnt[22]_lut_out = BB2L94 & (BB2_settle_cnt[22] # BB2L462Q & BB2L951) # !BB2L94 & BB2L462Q & BB2L951;
BB2_settle_cnt[22] = DFFE(BB2_settle_cnt[22]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[23] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[23] at LC8_12_R1
--operation mode is normal

BB2_settle_cnt[23]_lut_out = BB2L94 & (BB2_settle_cnt[23] # BB2L462Q & BB2L161) # !BB2L94 & BB2L462Q & BB2L161;
BB2_settle_cnt[23] = DFFE(BB2_settle_cnt[23]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2L602 is atwd:atwd1|atwd_control:inst_atwd_control|i~5743 at LC5_12_R1
--operation mode is normal

BB2L602 = BB2_settle_cnt[20] # BB2_settle_cnt[21] # BB2_settle_cnt[22] # BB2_settle_cnt[23];


--BB2_settle_cnt[16] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[16] at LC7_14_R1
--operation mode is normal

BB2_settle_cnt[16]_lut_out = BB2_settle_cnt[16] & (BB2L94 # BB2L462Q & BB2L741) # !BB2_settle_cnt[16] & BB2L462Q & BB2L741;
BB2_settle_cnt[16] = DFFE(BB2_settle_cnt[16]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[17] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[17] at LC2_14_R1
--operation mode is normal

BB2_settle_cnt[17]_lut_out = BB2_settle_cnt[17] & (BB2L94 # BB2L462Q & BB2L941) # !BB2_settle_cnt[17] & BB2L462Q & BB2L941;
BB2_settle_cnt[17] = DFFE(BB2_settle_cnt[17]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[18] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[18] at LC6_16_R1
--operation mode is normal

BB2_settle_cnt[18]_lut_out = BB2_settle_cnt[18] & (BB2L94 # BB2L462Q & BB2L151) # !BB2_settle_cnt[18] & BB2L462Q & BB2L151;
BB2_settle_cnt[18] = DFFE(BB2_settle_cnt[18]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[19] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[19] at LC10_14_R1
--operation mode is normal

BB2_settle_cnt[19]_lut_out = BB2_settle_cnt[19] & (BB2L94 # BB2L462Q & BB2L351) # !BB2_settle_cnt[19] & BB2L462Q & BB2L351;
BB2_settle_cnt[19] = DFFE(BB2_settle_cnt[19]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2L702 is atwd:atwd1|atwd_control:inst_atwd_control|i~5744 at LC1_14_R1
--operation mode is normal

BB2L702 = BB2_settle_cnt[16] # BB2_settle_cnt[19] # BB2_settle_cnt[18] # BB2_settle_cnt[17];


--BB2L802 is atwd:atwd1|atwd_control:inst_atwd_control|i~5745 at LC9_14_R1
--operation mode is normal

BB2L802 = BB2L502 # BB2L702 # BB2L602 # BB2L402;


--BB2_settle_cnt[12] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[12] at LC3_12_R1
--operation mode is normal

BB2_settle_cnt[12]_lut_out = BB2_settle_cnt[12] & (BB2L94 # BB2L462Q & BB2L931) # !BB2_settle_cnt[12] & BB2L462Q & BB2L931;
BB2_settle_cnt[12] = DFFE(BB2_settle_cnt[12]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[13] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[13] at LC10_12_R1
--operation mode is normal

BB2_settle_cnt[13]_lut_out = BB2_settle_cnt[13] & (BB2L94 # BB2L462Q & BB2L141) # !BB2_settle_cnt[13] & BB2L462Q & BB2L141;
BB2_settle_cnt[13] = DFFE(BB2_settle_cnt[13]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[14] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[14] at LC1_12_R1
--operation mode is normal

BB2_settle_cnt[14]_lut_out = BB2_settle_cnt[14] & (BB2L94 # BB2L462Q & BB2L341) # !BB2_settle_cnt[14] & BB2L462Q & BB2L341;
BB2_settle_cnt[14] = DFFE(BB2_settle_cnt[14]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[15] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[15] at LC5_16_R1
--operation mode is normal

BB2_settle_cnt[15]_lut_out = BB2_settle_cnt[15] & (BB2L94 # BB2L462Q & BB2L541) # !BB2_settle_cnt[15] & BB2L462Q & BB2L541;
BB2_settle_cnt[15] = DFFE(BB2_settle_cnt[15]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2L902 is atwd:atwd1|atwd_control:inst_atwd_control|i~5746 at LC9_12_R1
--operation mode is normal

BB2L902 = BB2_settle_cnt[13] # BB2_settle_cnt[14] # BB2_settle_cnt[15] # BB2_settle_cnt[12];


--BB2_settle_cnt[8] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[8] at LC1_10_R1
--operation mode is normal

BB2_settle_cnt[8]_lut_out = BB2L94 & (BB2_settle_cnt[8] # BB2L131 & BB2L462Q) # !BB2L94 & BB2L131 & BB2L462Q;
BB2_settle_cnt[8] = DFFE(BB2_settle_cnt[8]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[9] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[9] at LC6_10_R1
--operation mode is normal

BB2_settle_cnt[9]_lut_out = BB2L462Q & (BB2L331 # BB2L94 & BB2_settle_cnt[9]) # !BB2L462Q & BB2L94 & BB2_settle_cnt[9];
BB2_settle_cnt[9] = DFFE(BB2_settle_cnt[9]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[10] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[10] at LC7_10_R1
--operation mode is normal

BB2_settle_cnt[10]_lut_out = BB2L462Q & (BB2L531 # BB2L94 & BB2_settle_cnt[10]) # !BB2L462Q & BB2L94 & BB2_settle_cnt[10];
BB2_settle_cnt[10] = DFFE(BB2_settle_cnt[10]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[11] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[11] at LC9_10_R1
--operation mode is normal

BB2_settle_cnt[11]_lut_out = BB2L94 & (BB2_settle_cnt[11] # BB2L462Q & BB2L731) # !BB2L94 & BB2L462Q & BB2L731;
BB2_settle_cnt[11] = DFFE(BB2_settle_cnt[11]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2L012 is atwd:atwd1|atwd_control:inst_atwd_control|i~5747 at LC2_10_R1
--operation mode is normal

BB2L012 = BB2_settle_cnt[10] # BB2_settle_cnt[8] # BB2_settle_cnt[9] # BB2_settle_cnt[11];


--BB2_settle_cnt[4] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[4] at LC4_10_R1
--operation mode is normal

BB2_settle_cnt[4]_lut_out = BB2_settle_cnt[4] & (BB2L94 # BB2L462Q & BB2L321) # !BB2_settle_cnt[4] & BB2L462Q & BB2L321;
BB2_settle_cnt[4] = DFFE(BB2_settle_cnt[4]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[5] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[5] at LC5_10_R1
--operation mode is normal

BB2_settle_cnt[5]_lut_out = BB2_settle_cnt[5] & (BB2L94 # BB2L462Q & BB2L521) # !BB2_settle_cnt[5] & BB2L462Q & BB2L521;
BB2_settle_cnt[5] = DFFE(BB2_settle_cnt[5]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[6] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[6] at LC10_10_R1
--operation mode is normal

BB2_settle_cnt[6]_lut_out = BB2L721 & (BB2L462Q # BB2_settle_cnt[6] & BB2L94) # !BB2L721 & BB2_settle_cnt[6] & BB2L94;
BB2_settle_cnt[6] = DFFE(BB2_settle_cnt[6]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[7] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[7] at LC8_10_R1
--operation mode is normal

BB2_settle_cnt[7]_lut_out = BB2L94 & (BB2_settle_cnt[7] # BB2L462Q & BB2L921) # !BB2L94 & BB2L462Q & BB2L921;
BB2_settle_cnt[7] = DFFE(BB2_settle_cnt[7]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2L112 is atwd:atwd1|atwd_control:inst_atwd_control|i~5748 at LC3_10_R1
--operation mode is normal

BB2L112 = BB2_settle_cnt[5] # BB2_settle_cnt[4] # BB2_settle_cnt[6] # !BB2_settle_cnt[7];


--BB2_settle_cnt[0] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[0] at LC3_9_R1
--operation mode is normal

BB2_settle_cnt[0]_lut_out = BB2L511 & (BB2L462Q # BB2L94 & BB2_settle_cnt[0]) # !BB2L511 & BB2L94 & BB2_settle_cnt[0];
BB2_settle_cnt[0] = DFFE(BB2_settle_cnt[0]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[1] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[1] at LC4_9_R1
--operation mode is normal

BB2_settle_cnt[1]_lut_out = BB2L94 & (BB2_settle_cnt[1] # BB2L462Q & BB2L711) # !BB2L94 & BB2L462Q & BB2L711;
BB2_settle_cnt[1] = DFFE(BB2_settle_cnt[1]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[2] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[2] at LC1_8_R1
--operation mode is normal

BB2_settle_cnt[2]_lut_out = BB2L94 & (BB2_settle_cnt[2] # BB2L462Q & BB2L911) # !BB2L94 & BB2L462Q & BB2L911;
BB2_settle_cnt[2] = DFFE(BB2_settle_cnt[2]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2_settle_cnt[3] is atwd:atwd1|atwd_control:inst_atwd_control|settle_cnt[3] at LC2_9_R1
--operation mode is normal

BB2_settle_cnt[3]_lut_out = BB2L121 & (BB2L462Q # BB2L94 & BB2_settle_cnt[3]) # !BB2L121 & BB2L94 & BB2_settle_cnt[3];
BB2_settle_cnt[3] = DFFE(BB2_settle_cnt[3]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2L212 is atwd:atwd1|atwd_control:inst_atwd_control|i~5749 at LC3_8_R1
--operation mode is normal

BB2L212 = BB2_settle_cnt[0] # BB2_settle_cnt[1] # BB2_settle_cnt[3] # BB2_settle_cnt[2];


--BB2L312 is atwd:atwd1|atwd_control:inst_atwd_control|i~5750 at LC5_8_R1
--operation mode is normal

BB2L312 = BB2L212 # BB2L112 # BB2L902 # BB2L012;


--BB2L64 is atwd:atwd1|atwd_control:inst_atwd_control|i~2 at LC6_14_V1
--operation mode is normal

BB2L64 = BB2L791 # BB2L202;


--BB2L54 is atwd:atwd1|atwd_control:inst_atwd_control|i~0 at LC5_14_V1
--operation mode is normal

BB2L54 = BB2L802 # BB2L312;


--BB2L412 is atwd:atwd1|atwd_control:inst_atwd_control|i~5751 at LC8_14_N1
--operation mode is normal

BB2L412 = BB2L852Q # BB2L262Q # BB2L752Q # !BB2L552Q;


--CB2L871Q is atwd:atwd1|atwd_readout:inst_atwd_readout|state~21 at LC10_15_S4
--operation mode is normal

CB2L871Q_lut_out = CB2_divide_cnt[1] & !CB2L771Q & BB2L812Q # !CB2_divide_cnt[1] & (CB2L211 # !CB2L771Q & BB2L812Q);
CB2L871Q = DFFE(CB2L871Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );


--CB2_divide_cnt[1] is atwd:atwd1|atwd_readout:inst_atwd_readout|divide_cnt[1] at LC9_15_S4
--operation mode is normal

CB2_divide_cnt[1]_lut_out = !CB2_rst_divide & (CB2_divide_cnt[1] $ CB2_divide_cnt[0]);
CB2_divide_cnt[1] = DFFE(CB2_divide_cnt[1]_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );


--CB2L181Q is atwd:atwd1|atwd_readout:inst_atwd_readout|state~24 at LC5_16_S4
--operation mode is normal

CB2L181Q_lut_out = (CB2L081Q & !CB2_divide_cnt[1]) & CASCADE(CB2L041);
CB2L181Q = DFFE(CB2L181Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );


--P1_MultiSPE0 is hit_counter:inst_hit_counter|MultiSPE0 at LC7_8_Z1
--operation mode is normal

P1_MultiSPE0_lut_out = MultiSPE;
P1_MultiSPE0 = DFFE(P1_MultiSPE0_lut_out, GLOBAL(LE1_outclock0), , , !V1L4Q);


--P1_OneSPE0 is hit_counter:inst_hit_counter|OneSPE0 at LC9_6_M4
--operation mode is normal

P1_OneSPE0_lut_out = OneSPE;
P1_OneSPE0 = DFFE(P1_OneSPE0_lut_out, GLOBAL(LE1_outclock0), , , !V1L4Q);


--M1L01 is fe_testpulse:inst_fe_testpulse|i~19 at LC10_11_G1
--operation mode is normal

M1L01 = Y1_command_1_local[16] & (JB52_sload_path[1] # Y1_command_1_local[17]) # !Y1_command_1_local[16] & !Y1_command_1_local[17] & JB52_sload_path[0];


--M1L11 is fe_testpulse:inst_fe_testpulse|i~20 at LC9_11_G1
--operation mode is normal

M1L11 = M1L01 & (JB52_sload_path[3] # !Y1_command_1_local[17]) # !M1L01 & Y1_command_1_local[17] & JB52_sload_path[2];


--M1L8 is fe_testpulse:inst_fe_testpulse|i~17 at LC10_14_G1
--operation mode is normal

M1L8 = Y1_command_1_local[17] & (JB52_sload_path[14] # Y1_command_1_local[16]) # !Y1_command_1_local[17] & !Y1_command_1_local[16] & JB52_sload_path[12];


--M1L9 is fe_testpulse:inst_fe_testpulse|i~18 at LC8_14_G1
--operation mode is normal

M1L9 = M1L8 & (JB52_sload_path[15] # !Y1_command_1_local[16]) # !M1L8 & Y1_command_1_local[16] & JB52_sload_path[13];


--M1L6 is fe_testpulse:inst_fe_testpulse|i~15 at LC4_13_G1
--operation mode is normal

M1L6 = Y1_command_1_local[16] & (JB52_sload_path[9] # Y1_command_1_local[17]) # !Y1_command_1_local[16] & JB52_sload_path[8] & !Y1_command_1_local[17];


--M1L7 is fe_testpulse:inst_fe_testpulse|i~16 at LC7_14_G1
--operation mode is normal

M1L7 = M1L6 & (JB52_sload_path[11] # !Y1_command_1_local[17]) # !M1L6 & Y1_command_1_local[17] & JB52_sload_path[10];


--M1L5 is fe_testpulse:inst_fe_testpulse|i~13 at LC7_13_G1
--operation mode is normal

M1L5 = Y1_command_1_local[18] & (Y1_command_1_local[19] # M1L9) # !Y1_command_1_local[18] & M1L7 & !Y1_command_1_local[19];


--M1L21 is fe_testpulse:inst_fe_testpulse|i~21 at LC9_13_G1
--operation mode is normal

M1L21 = Y1_command_1_local[17] & (JB52_sload_path[6] # Y1_command_1_local[16]) # !Y1_command_1_local[17] & !Y1_command_1_local[16] & JB52_sload_path[4];


--M1L31 is fe_testpulse:inst_fe_testpulse|i~22 at LC5_13_G1
--operation mode is normal

M1L31 = M1L21 & (JB52_sload_path[7] # !Y1_command_1_local[16]) # !M1L21 & Y1_command_1_local[16] & JB52_sload_path[5];


--L1_cntp[3] is fe_r2r:inst_fe_r2r|cntp[3] at LC7_10_S2
--operation mode is normal

L1_cntp[3]_lut_out = Y1_command_0_local[30] & (L1L22 # !L1L46Q & L1L75);
L1_cntp[3] = DFFE(L1_cntp[3]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--L1_cntp[2] is fe_r2r:inst_fe_r2r|cntp[2] at LC7_11_S2
--operation mode is normal

L1_cntp[2]_lut_out = Y1_command_0_local[30] & (L1L42 # !L1L46Q & L1L55);
L1_cntp[2] = DFFE(L1_cntp[2]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--L1_cntp[1] is fe_r2r:inst_fe_r2r|cntp[1] at LC5_11_S2
--operation mode is normal

L1_cntp[1]_lut_out = Y1_command_0_local[30] & (L1L72 # !L1L46Q & L1L35);
L1_cntp[1] = DFFE(L1_cntp[1]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--L1_cntp[0] is fe_r2r:inst_fe_r2r|cntp[0] at LC6_11_S2
--operation mode is normal

L1_cntp[0]_lut_out = Y1_command_0_local[30] & (L1L82 # !L1L46Q & L1L15);
L1_cntp[0] = DFFE(L1_cntp[0]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--L1_cntn[3] is fe_r2r:inst_fe_r2r|cntn[3] at LC5_2_S2
--operation mode is normal

L1_cntn[3]_lut_out = Y1_command_0_local[30] & (L1L92 # L1L66Q & L1L05);
L1_cntn[3] = DFFE(L1_cntn[3]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--L1_cntn[2] is fe_r2r:inst_fe_r2r|cntn[2] at LC9_2_S2
--operation mode is normal

L1_cntn[2]_lut_out = Y1_command_0_local[30] & (L1L13 # L1L66Q & L1L84);
L1_cntn[2] = DFFE(L1_cntn[2]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--L1_cntn[1] is fe_r2r:inst_fe_r2r|cntn[1] at LC8_2_S2
--operation mode is normal

L1_cntn[1]_lut_out = Y1_command_0_local[30] & (L1L43 # L1L66Q & L1L64);
L1_cntn[1] = DFFE(L1_cntn[1]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--L1_cntn[0] is fe_r2r:inst_fe_r2r|cntn[0] at LC10_2_S2
--operation mode is normal

L1_cntn[0]_lut_out = Y1_command_0_local[30] & (L1L53 # L1L66Q & L1L44);
L1_cntn[0] = DFFE(L1_cntn[0]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--U1_up is r2r:inst_r2r|up at LC7_4_B1
--operation mode is normal

U1_up_lut_out = U1_up & (U1L34 # U1L44) # !U1_up & U1L64;
U1_up = DFFE(U1_up_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1_command_0_local[28]);


--U1L63 is r2r:inst_r2r|i~992 at LC10_3_B1
--operation mode is normal

U1L63 = !U1_up & U1L53 & !U1L64;


--U1L73 is r2r:inst_r2r|i~993 at LC9_3_B1
--operation mode is normal

U1L73 = U1L33 & !U1_up & !U1L64;


--U1L83 is r2r:inst_r2r|i~995 at LC6_4_B1
--operation mode is normal

U1L83 = !U1_up & U1L13 & !U1L64;


--U1L93 is r2r:inst_r2r|i~997 at LC4_7_B1
--operation mode is normal

U1L93 = !U1L64 & !U1_up & U1L92;


--U1L04 is r2r:inst_r2r|i~999 at LC8_3_B1
--operation mode is normal

U1L04 = !U1_up & U1L72 & !U1L64;


--U1L14 is r2r:inst_r2r|i~1001 at LC3_7_B1
--operation mode is normal

U1L14 = !U1L64 & !U1_up & U1L52;


--U1L24 is r2r:inst_r2r|i~1003 at LC6_7_B1
--operation mode is normal

U1L24 = !U1L64 & !U1_up & U1L32;


--W1_LEDdelay[2] is single_led:inst_single_led|LEDdelay[2] at LC3_10_V1
--operation mode is normal

W1_LEDdelay[2]_lut_out = W1_LEDdelay[1];
W1_LEDdelay[2] = DFFE(W1_LEDdelay[2]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--K1L4Q is coinc:inst_coinc|atwd_coinc~11 at LC9_5_W1
--operation mode is normal

K1L4Q_lut_out = K1L6 & (K1L4Q & !K1L27 # !K1L3Q) # !K1L6 & K1L4Q & !K1L27;
K1L4Q = DFFE(K1L4Q_lut_out, GLOBAL(LE1_outclock0), , , );


--K1L055Q is coinc:inst_coinc|state~22 at LC7_15_S1
--operation mode is normal

K1L055Q_lut_out = K1L785 & (K1L011 & K1L055Q # !K1L011 & K1L945Q) # !K1L785 & K1L055Q;
K1L055Q = DFFE(K1L055Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--K1L945Q is coinc:inst_coinc|state~21 at LC3_1_X1
--operation mode is normal

K1L945Q_lut_out = K1L155 # !K1L901 & !K1L845Q & K1L785;
K1L945Q = DFFE(K1L945Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--K1_last_down_pol is coinc:inst_coinc|last_down_pol at LC6_15_S1
--operation mode is normal

K1_last_down_pol_lut_out = !K1_last_down_pol;
K1_last_down_pol = DFFE(K1_last_down_pol_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , K1L654);


--K1L16 is coinc:inst_coinc|i498~325 at LC9_15_S1
--operation mode is normal

K1L16 = K1L945Q & (K1L055Q # !K1_last_down_pol) # !K1L945Q & K1L055Q & K1_last_down_pol;


--K1_i56 is coinc:inst_coinc|i56 at LC2_4_W1
--operation mode is normal

K1_i56 = Y1_command_2_local[1] # Y1_command_2_local[0];

--K1L95 is coinc:inst_coinc|i56~2 at LC2_4_W1
--operation mode is normal

K1L95 = Y1_command_2_local[1] # Y1_command_2_local[0];


--K1_coinc_down_high_delay[0] is coinc:inst_coinc|coinc_down_high_delay[0] at LC4_6_W1
--operation mode is normal

K1_coinc_down_high_delay[0]_lut_out = Y1_command_2_local[8];
K1_coinc_down_high_delay[0] = DFFE(K1_coinc_down_high_delay[0]_lut_out, GLOBAL(LE1_outclock0), , , !V1L4Q);


--K1L26 is coinc:inst_coinc|i498~326 at LC2_6_W1
--operation mode is normal

K1L26 = K1_i56 & K1L16 # !K1_i56 & Y1_command_2_local[8] & !K1_coinc_down_high_delay[0];


--K1L3Q is coinc:inst_coinc|atwd_coinc~10 at LC8_5_W1
--operation mode is normal

K1L3Q_lut_out = K1L6 & (!K1L5Q # !K1L27) # !K1L6 & K1L3Q & (!K1L5Q # !K1L27);
K1L3Q = DFFE(K1L3Q_lut_out, GLOBAL(LE1_outclock0), , , );


--K1_coinc_down_low_delay[0] is coinc:inst_coinc|coinc_down_low_delay[0] at LC1_6_W1
--operation mode is normal

K1_coinc_down_low_delay[0]_lut_out = Y1_command_2_local[9];
K1_coinc_down_low_delay[0] = DFFE(K1_coinc_down_low_delay[0]_lut_out, GLOBAL(LE1_outclock0), , , !V1L4Q);


--K1L36 is coinc:inst_coinc|i499~416 at LC9_6_W1
--operation mode is normal

K1L36 = K1_coinc_down_low_delay[0] & Y1_command_2_local[8] & !K1_coinc_down_high_delay[0] # !K1_coinc_down_low_delay[0] & (Y1_command_2_local[9] # Y1_command_2_local[8] & !K1_coinc_down_high_delay[0]);


--K1L46 is coinc:inst_coinc|i499~417 at LC5_7_W1
--operation mode is normal

K1L46 = K1L055Q # K1L945Q;


--K1_last_down is coinc:inst_coinc|last_down at LC10_4_W1
--operation mode is normal

K1_last_down_lut_out = K1L06 $ (K1L055Q & !K1L624 & !K1L134);
K1_last_down = DFFE(K1_last_down_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , K1L785);


--K1L06 is coinc:inst_coinc|i60~0 at LC4_5_W1
--operation mode is normal

K1L06 = Y1_command_2_local[0] & K1_last_down # !Y1_command_2_local[1];


--K1L56 is coinc:inst_coinc|i499~418 at LC10_6_W1
--operation mode is normal

K1L56 = K1_i56 & K1L46 & !K1L06 # !K1_i56 & K1L36;


--K1_coinc_up_high_delay[0] is coinc:inst_coinc|coinc_up_high_delay[0] at LC2_5_W1
--operation mode is normal

K1_coinc_up_high_delay[0]_lut_out = Y1_command_2_local[10];
K1_coinc_up_high_delay[0] = DFFE(K1_coinc_up_high_delay[0]_lut_out, GLOBAL(LE1_outclock0), , , !V1L4Q);


--K1L66 is coinc:inst_coinc|i502~315 at LC6_4_W1
--operation mode is normal

K1L66 = Y1_command_2_local[10] & !Y1_command_2_local[0] & !Y1_command_2_local[1] & !K1_coinc_up_high_delay[0];


--K1_coinc_up_low_delay[0] is coinc:inst_coinc|coinc_up_low_delay[0] at LC7_6_W1
--operation mode is normal

K1_coinc_up_low_delay[0]_lut_out = Y1_command_2_local[11];
K1_coinc_up_low_delay[0] = DFFE(K1_coinc_up_low_delay[0]_lut_out, GLOBAL(LE1_outclock0), , , !V1L4Q);


--K1L86 is coinc:inst_coinc|i503~403 at LC8_6_W1
--operation mode is normal

K1L86 = Y1_command_2_local[10] & (Y1_command_2_local[11] & !K1_coinc_up_low_delay[0] # !K1_coinc_up_high_delay[0]) # !Y1_command_2_local[10] & Y1_command_2_local[11] & !K1_coinc_up_low_delay[0];


--K1L96 is coinc:inst_coinc|i503~404 at LC6_6_W1
--operation mode is normal

K1L96 = K1_i56 & K1L46 & K1L06 # !K1_i56 & K1L86;


--F1_LEDdelay[2] is flasher_board:flasher_board_inst|LEDdelay[2] at LC9_9_E1
--operation mode is normal

F1_LEDdelay[2]_lut_out = F1_LEDdelay[1];
F1_LEDdelay[2] = DFFE(F1_LEDdelay[2]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--B1L1 is ahb_slave:ahb_slave_inst|i275~37 at LC4_8_A1
--operation mode is normal

B1L1 = !RE1_MASTERHBURST[1] & RE1_MASTERHSIZE[1] & !RE1_MASTERHBURST[2] & !RE1_MASTERHSIZE[0];

--B1L2 is ahb_slave:ahb_slave_inst|i275~39 at LC4_8_A1
--operation mode is normal

B1L2 = !RE1_MASTERHBURST[1] & RE1_MASTERHSIZE[1] & !RE1_MASTERHBURST[2] & !RE1_MASTERHSIZE[0];


--B1L11 is ahb_slave:ahb_slave_inst|i~8103 at LC4_2_A2
--operation mode is normal

B1L11 = !B1L35Q & RE1_MASTERHTRANS[1] & !RE1_MASTERHTRANS[0] & B1L1;


--B1L5 is ahb_slave:ahb_slave_inst|i~161 at LC6_2_A2
--operation mode is normal

B1L5 = B1L55Q & RE1_MASTERHTRANS[1];


--B1L4 is ahb_slave:ahb_slave_inst|i~7 at LC3_8_A1
--operation mode is normal

B1L4 = !RE1_MASTERHBURST[1] & !RE1_MASTERHBURST[2] & RE1_MASTERHBURST[0];


--B1L21 is ahb_slave:ahb_slave_inst|i~8104 at LC1_2_A2
--operation mode is normal

B1L21 = RE1_MASTERHTRANS[1] & B1L45Q & B1L4;


--B1L31 is ahb_slave:ahb_slave_inst|i~8105 at LC6_1_A2
--operation mode is normal

B1L31 = B1L21 # B1L5 # B1L75Q # B1L11;


--B1L41 is ahb_slave:ahb_slave_inst|i~8106 at LC7_14_A2
--operation mode is normal

B1L41 = !B1L65Q & (RE1_MASTERHTRANS[1] # !B1L55Q);


--B1L51 is ahb_slave:ahb_slave_inst|i~8107 at LC9_2_A2
--operation mode is normal

B1L51 = !B1L35Q & (RE1_MASTERHTRANS[0] # !B1L1 # !RE1_MASTERHTRANS[1]);


--B1L61 is ahb_slave:ahb_slave_inst|i~8108 at LC8_15_A3
--operation mode is normal

B1L61 = !B1L51 & B1L41 & (!B1L3 # !B1L45Q);


--B1L71 is ahb_slave:ahb_slave_inst|i~8115 at LC3_1_A2
--operation mode is normal

B1L71 = B1L75Q # B1L55Q & RE1_MASTERHTRANS[1];


--B1L6 is ahb_slave:ahb_slave_inst|i~209 at LC6_14_A2
--operation mode is normal

B1L6 = RE1_MASTERHTRANS[1] # RE1_MASTERHTRANS[0];


--B1L7 is ahb_slave:ahb_slave_inst|i~210 at LC3_15_A2
--operation mode is normal

B1L7 = !RE1_MASTERHTRANS[0] & RE1_MASTERHTRANS[1];

--B1L23 is ahb_slave:ahb_slave_inst|i~8154 at LC3_15_A2
--operation mode is normal

B1L23 = !RE1_MASTERHTRANS[0] & RE1_MASTERHTRANS[1];


--B1L81 is ahb_slave:ahb_slave_inst|i~8116 at LC2_2_A2
--operation mode is normal

B1L81 = !B1L35Q & B1L1 & (B1L15Q # B1L7);


--B1L91 is ahb_slave:ahb_slave_inst|i~8117 at LC10_2_A2
--operation mode is normal

B1L91 = B1L45Q & (B1L4 # RE1_MASTERHTRANS[0] & !RE1_MASTERHTRANS[1]);


--B1L02 is ahb_slave:ahb_slave_inst|i~8119 at LC10_1_A2
--operation mode is normal

B1L02 = RE1_MASTERHWRITE & (B1L21 # B1L5 # B1L11);


--K1_LC_down_b_rst[1] is coinc:inst_coinc|LC_down_b_rst[1] at LC6_7_J1
--operation mode is normal

K1_LC_down_b_rst[1]_lut_out = K1_LC_down_b_rst[2] & !K1_LC_down_b_rst[0];
K1_LC_down_b_rst[1] = DFFE(K1_LC_down_b_rst[1]_lut_out, GLOBAL(LE1_outclock0), , , !V1L4Q);


--K1_LC_down_a_rst[1] is coinc:inst_coinc|LC_down_a_rst[1] at LC7_9_J1
--operation mode is normal

K1_LC_down_a_rst[1]_lut_out = K1_LC_down_a_rst[2] & !K1_LC_down_a_rst[0];
K1_LC_down_a_rst[1] = DFFE(K1_LC_down_a_rst[1]_lut_out, GLOBAL(LE1_outclock0), , , !V1L4Q);


--K1_LC_up_b_rst[1] is coinc:inst_coinc|LC_up_b_rst[1] at LC5_4_O2
--operation mode is normal

K1_LC_up_b_rst[1]_lut_out = K1_LC_up_b_rst[2] & !K1_LC_up_b_rst[0];
K1_LC_up_b_rst[1] = DFFE(K1_LC_up_b_rst[1]_lut_out, GLOBAL(LE1_outclock0), , , !V1L4Q);


--K1_LC_up_a_rst[1] is coinc:inst_coinc|LC_up_a_rst[1] at LC5_8_O2
--operation mode is normal

K1_LC_up_a_rst[1]_lut_out = K1_LC_up_a_rst[2] & !K1_LC_up_a_rst[0];
K1_LC_up_a_rst[1] = DFFE(K1_LC_up_a_rst[1]_lut_out, GLOBAL(LE1_outclock0), , , !V1L4Q);


--DC1L31 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|rxcteq5~39 at LC6_13_P4
--operation mode is normal

DC1L31 = !JB2_sload_path[1] & JB2_sload_path[0];


--DC1_rxcteq5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|rxcteq5 at LC8_13_P4
--operation mode is normal

DC1_rxcteq5 = !JB2_sload_path[4] & JB2_sload_path[2] & !JB2_sload_path[3] & DC1L31;


--DC1L12Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~31 at LC7_14_P4
--operation mode is normal

DC1L12Q_lut_out = !DC1_rxcteq5 & (DC1L12Q # RC1L72Q & DC1L52Q);
DC1L12Q = DFFE(DC1L12Q_lut_out, GLOBAL(LE1_outclock0), !KB1L72, , );


--RC1L72Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|one~reg at LC9_12_Q3
--operation mode is normal

RC1L72Q_lut_out = RC1L3 & !JB4_sload_path[2] & RC1L13Q;
RC1L72Q = DFFE(RC1L72Q_lut_out, GLOBAL(LE1_outclock0), !KB1L72, , );


--DC1L52Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~37 at LC1_13_P4
--operation mode is normal

DC1L52Q_lut_out = DC1L81 # DC1L82Q & JB3_sload_path[3] & DC1_rxcteq9;
DC1L52Q = DFFE(DC1L52Q_lut_out, GLOBAL(LE1_outclock0), !KB1L72, , );


--KB1L82 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|rec_ena~60 at LC5_2_T3
--operation mode is normal

KB1L82 = !KB1_CMD_WAIT & !KB1_CRES_WAIT;


--KB1_DRREQ_WT is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|DRREQ_WT at LC1_15_T3
--operation mode is normal

KB1_DRREQ_WT_lut_out = !NB1L81Q & (KB1L52 # KB1_SND_PULSE & NB1L61Q);
KB1_DRREQ_WT = DFFE(KB1_DRREQ_WT_lut_out, GLOBAL(LE1_outclock0), , , );


--KB1L72 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|rec_ena~0 at LC10_2_T3
--operation mode is normal

KB1L72 = !KB1_REC_WT & !KB1_REC_PULSE & !KB1_DRREQ_WT & KB1L82;


--TB1L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|cmd_rec[3]~11 at LC10_13_R4
--operation mode is normal

TB1L5 = DC1L01Q & WB1_DCMD_SEQ1;


--WB1L2 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|_~166 at LC6_13_R4
--operation mode is normal

WB1L2 = !DC1L92Q & !DC1L11Q;


--TB1L21Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|data_msg~reg at LC9_5_R4
--operation mode is normal

TB1L21Q_lut_out = VCC;
TB1L21Q = DFFE(TB1L21Q_lut_out, GLOBAL(LE1_outclock0), !DC1L92Q, , TB1L11);


--WB1_IDLE is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|IDLE at LC5_11_R4
--operation mode is normal

WB1_IDLE_lut_out = !WB1L82 & (YB1L7 # !DC1L11Q # !WB1L92);
WB1_IDLE = DFFE(WB1_IDLE_lut_out, GLOBAL(LE1_outclock0), !NB1L81Q, , );


--WB1L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|_~167 at LC8_12_R4
--operation mode is normal

WB1L3 = TB1L21Q & !WB1_IDLE;


--WB1L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|BYTE0~176 at LC7_4_R4
--operation mode is normal

WB1L5 = !DC1L11Q & WB1_BYTE0 & (!WB1_DAT_MSG # !DC1L01Q);


--WB1L6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|BYTE0~177 at LC3_2_R4
--operation mode is normal

WB1L6 = WB1_BYTE3 # WB1_DCMD_SEQ1 & TB1L21Q;


--DC1L41 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|rxcteq5~40 at LC7_13_P4
--operation mode is normal

DC1L41 = !JB2_sload_path[3] & !JB2_sload_path[1] & !JB2_sload_path[4] & JB2_sload_path[0];


--DC1L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~878 at LC10_13_P4
--operation mode is normal

DC1L1 = JB2_sload_path[2] & DC1L41 & !RC1L72Q & DC1L52Q;


--DC1L2 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~879 at LC10_6_R4
--operation mode is normal

DC1L2 = !HC1_dffs[2] & HC1_dffs[7] & HC1_dffs[0];


--DC1L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~880 at LC10_8_R4
--operation mode is normal

DC1L3 = !HC1_dffs[4] & HC1_dffs[5] & HC1_dffs[6] & HC1_dffs[1];


--WB1_LEN0 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|LEN0 at LC4_3_R4
--operation mode is normal

WB1_LEN0_lut_out = !DC1L92Q & (WB1_START # WB1_LEN0 & !DC1L01Q);
WB1_LEN0 = DFFE(WB1_LEN0_lut_out, GLOBAL(LE1_outclock0), , , );


--WB1_STF_WAIT is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|STF_WAIT at LC3_10_R4
--operation mode is normal

WB1_STF_WAIT_lut_out = !DC1L92Q & WB1L83;
WB1_STF_WAIT = DFFE(WB1_STF_WAIT_lut_out, GLOBAL(LE1_outclock0), , , );


--WB1_START is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|START at LC5_2_R4
--operation mode is normal

WB1_START_lut_out = DC1L92Q;
WB1_START = DFFE(WB1_START_lut_out, GLOBAL(LE1_outclock0), , , );


--WB1L01 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|byte_ena0a~12 at LC6_2_R4
--operation mode is normal

WB1L01 = WB1_START # WB1_BYTE0 # WB1_STF_WAIT # WB1_LEN0;


--DC1L9Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|ctclr~reg at LC5_13_R4
--operation mode is normal

DC1L9Q_lut_out = !DC1L8 & WB1L2 & (DC1L9Q # RC1L72Q);
DC1L9Q = DFFE(DC1L9Q_lut_out, GLOBAL(LE1_outclock0), !KB1L72, , );


--DC1L02Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|shen~reg at LC3_14_P4
--operation mode is normal

DC1L02Q_lut_out = DC1_rxcteq5 & (DC1L32Q # DC1L72Q);
DC1L02Q = DFFE(DC1L02Q_lut_out, GLOBAL(LE1_outclock0), !KB1L72, , );


--DC1L91Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|shd~reg at LC8_14_P4
--operation mode is normal

DC1L91Q_lut_out = DC1_rxcteq5 & (DC1L72Q # DC1L32Q & RC1L72Q);
DC1L91Q = DFFE(DC1L91Q_lut_out, GLOBAL(LE1_outclock0), !KB1L72, , );


--WB1L51 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|CRC_ERR~50 at LC6_11_R4
--operation mode is normal

WB1L51 = YB1L71 # YB1L21 # !WB1_BYTE0;


--YD1_BYT3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|BYT3 at LC7_2_W3
--operation mode is normal

YD1_BYT3_lut_out = YD1_BYT2;
YD1_BYT3 = DFFE(YD1_BYT3_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , DE1L9Q);


--YD1L45 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|dpr_ren~2 at LC5_6_W3
--operation mode is normal

YD1L45 = DE1L9Q & YD1_BYT3;


--B1L12 is ahb_slave:ahb_slave_inst|i~8126 at LC10_14_A2
--operation mode is normal

B1L12 = RE1_MASTERHTRANS[1] & (B1L55Q # B1L4 & B1L45Q);


--B1L22 is ahb_slave:ahb_slave_inst|i~8127 at LC7_15_A2
--operation mode is normal

B1L22 = !B1L35Q & B1L1 & (RE1_MASTERHTRANS[0] # RE1_MASTERHTRANS[1]);


--B1L32 is ahb_slave:ahb_slave_inst|i~8129 at LC3_2_A2
--operation mode is normal

B1L32 = RE1_MASTERHTRANS[0] & !RE1_MASTERHTRANS[1];


--B1L42 is ahb_slave:ahb_slave_inst|i~8130 at LC5_1_A2
--operation mode is normal

B1L42 = B1L75Q # B1L32 & (B1L55Q # B1L45Q);


--B1L52 is ahb_slave:ahb_slave_inst|i~8131 at LC5_2_A2
--operation mode is normal

B1L52 = B1L45Q & B1L4 & (RE1_MASTERHTRANS[0] # RE1_MASTERHTRANS[1]);


--B1L62 is ahb_slave:ahb_slave_inst|i~8138 at LC3_14_A2
--operation mode is normal

B1L62 = !B1L6 & (B1L55Q # B1L45Q # !B1L35Q);


--B1L72 is ahb_slave:ahb_slave_inst|i~8139 at LC7_8_A1
--operation mode is normal

B1L72 = B1L45Q & (RE1_MASTERHBURST[2] # RE1_MASTERHBURST[1] # !RE1_MASTERHBURST[0]);


--B1L82 is ahb_slave:ahb_slave_inst|i~8140 at LC5_15_A2
--operation mode is normal

B1L82 = B1L32 & !B1L35Q & B1L1 # !B1L32 & (B1L72 # !B1L35Q & B1L1);


--R1_data[28] is master_data_source:inst_master_data_source|data[28] at LC8_12_F2
--operation mode is normal

R1_data[28]_lut_out = !R1L401 & !R1L101 & R1L09;
R1_data[28] = DFFE(R1_data[28]_lut_out, !GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--R1_data[29] is master_data_source:inst_master_data_source|data[29] at LC7_12_F2
--operation mode is normal

R1_data[29]_lut_out = !R1L401 & !R1L101 & R1L29;
R1_data[29] = DFFE(R1_data[29]_lut_out, !GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--R1_data[30] is master_data_source:inst_master_data_source|data[30] at LC10_12_F2
--operation mode is normal

R1_data[30]_lut_out = !R1L401 & !R1L101 & R1L49;
R1_data[30] = DFFE(R1_data[30]_lut_out, !GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--R1_data[31] is master_data_source:inst_master_data_source|data[31] at LC8_11_F2
--operation mode is normal

R1_data[31]_lut_out = !R1L401 & !R1L101 & R1L69;
R1_data[31] = DFFE(R1_data[31]_lut_out, !GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--R1L79 is master_data_source:inst_master_data_source|i~698 at LC9_13_F2
--operation mode is normal

R1L79 = R1_data[29] # R1_data[30] # R1_data[28] # R1_data[31];


--R1_data[24] is master_data_source:inst_master_data_source|data[24] at LC10_9_F2
--operation mode is normal

R1_data[24]_lut_out = !R1L401 & !R1L101 & R1L28;
R1_data[24] = DFFE(R1_data[24]_lut_out, !GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--R1_data[25] is master_data_source:inst_master_data_source|data[25] at LC1_9_F2
--operation mode is normal

R1_data[25]_lut_out = !R1L401 & !R1L101 & R1L48;
R1_data[25] = DFFE(R1_data[25]_lut_out, !GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--R1_data[26] is master_data_source:inst_master_data_source|data[26] at LC7_11_F2
--operation mode is normal

R1_data[26]_lut_out = !R1L401 & !R1L101 & R1L68;
R1_data[26] = DFFE(R1_data[26]_lut_out, !GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--R1_data[27] is master_data_source:inst_master_data_source|data[27] at LC4_11_F2
--operation mode is normal

R1_data[27]_lut_out = !R1L401 & !R1L101 & R1L88;
R1_data[27] = DFFE(R1_data[27]_lut_out, !GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--R1L89 is master_data_source:inst_master_data_source|i~699 at LC9_14_F2
--operation mode is normal

R1L89 = R1_data[25] # R1_data[26] # R1_data[24] # R1_data[27];


--R1_data[20] is master_data_source:inst_master_data_source|data[20] at LC6_9_F2
--operation mode is normal

R1_data[20]_lut_out = !R1L401 & !R1L101 & R1L47;
R1_data[20] = DFFE(R1_data[20]_lut_out, !GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--R1_data[21] is master_data_source:inst_master_data_source|data[21] at LC5_9_F2
--operation mode is normal

R1_data[21]_lut_out = !R1L401 & !R1L101 & R1L67;
R1_data[21] = DFFE(R1_data[21]_lut_out, !GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--R1_data[22] is master_data_source:inst_master_data_source|data[22] at LC9_9_F2
--operation mode is normal

R1_data[22]_lut_out = !R1L401 & !R1L101 & R1L87;
R1_data[22] = DFFE(R1_data[22]_lut_out, !GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--R1_data[23] is master_data_source:inst_master_data_source|data[23] at LC4_9_F2
--operation mode is normal

R1_data[23]_lut_out = !R1L401 & !R1L101 & R1L08;
R1_data[23] = DFFE(R1_data[23]_lut_out, !GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--R1L99 is master_data_source:inst_master_data_source|i~700 at LC6_14_F2
--operation mode is normal

R1L99 = R1_data[23] # R1_data[21] # R1_data[22] # R1_data[20];


--R1_data[16] is master_data_source:inst_master_data_source|data[16] at LC2_11_F2
--operation mode is normal

R1_data[16]_lut_out = !R1L101 & R1L66 & !R1L401;
R1_data[16] = DFFE(R1_data[16]_lut_out, !GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--R1_data[17] is master_data_source:inst_master_data_source|data[17] at LC5_11_F2
--operation mode is normal

R1_data[17]_lut_out = !R1L101 & R1L86 & !R1L401;
R1_data[17] = DFFE(R1_data[17]_lut_out, !GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--R1_data[18] is master_data_source:inst_master_data_source|data[18] at LC9_11_F2
--operation mode is normal

R1_data[18]_lut_out = !R1L101 & R1L07 & !R1L401;
R1_data[18] = DFFE(R1_data[18]_lut_out, !GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--R1_data[19] is master_data_source:inst_master_data_source|data[19] at LC1_11_F2
--operation mode is normal

R1_data[19]_lut_out = !R1L101 & R1L27 & !R1L401;
R1_data[19] = DFFE(R1_data[19]_lut_out, !GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--R1L001 is master_data_source:inst_master_data_source|i~701 at LC5_16_F2
--operation mode is normal

R1L001 = R1_data[17] # R1_data[18] # R1_data[16] # R1_data[19];


--R1L101 is master_data_source:inst_master_data_source|i~702 at LC7_14_F2
--operation mode is normal

R1L101 = R1L99 # R1L001 # R1L79 # R1L89;


--R1_data[14] is master_data_source:inst_master_data_source|data[14] at LC2_7_F2
--operation mode is normal

R1_data[14]_lut_out = !R1L101 & !R1L401 & R1L26;
R1_data[14] = DFFE(R1_data[14]_lut_out, !GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--R1_data[15] is master_data_source:inst_master_data_source|data[15] at LC10_7_F2
--operation mode is normal

R1_data[15]_lut_out = !R1L101 & !R1L401 & R1L46;
R1_data[15] = DFFE(R1_data[15]_lut_out, !GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--R1L201 is master_data_source:inst_master_data_source|i~703 at LC6_1_F2
--operation mode is normal

R1L201 = R1_data[14] # R1_data[15];


--R1_data[8] is master_data_source:inst_master_data_source|data[8] at LC8_7_F2
--operation mode is normal

R1_data[8]_lut_out = !R1L101 & !R1L401 & R1L05;
R1_data[8] = DFFE(R1_data[8]_lut_out, !GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--R1_data[9] is master_data_source:inst_master_data_source|data[9] at LC9_7_F2
--operation mode is normal

R1_data[9]_lut_out = !R1L101 & !R1L401 & R1L25;
R1_data[9] = DFFE(R1_data[9]_lut_out, !GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--R1_data[10] is master_data_source:inst_master_data_source|data[10] at LC3_7_F2
--operation mode is normal

R1_data[10]_lut_out = !R1L101 & !R1L401 & R1L45;
R1_data[10] = DFFE(R1_data[10]_lut_out, !GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--R1_data[11] is master_data_source:inst_master_data_source|data[11] at LC6_7_F2
--operation mode is normal

R1_data[11]_lut_out = !R1L101 & !R1L401 & R1L65;
R1_data[11] = DFFE(R1_data[11]_lut_out, !GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--R1L301 is master_data_source:inst_master_data_source|i~704 at LC6_3_F2
--operation mode is normal

R1L301 = R1_data[10] # R1_data[9] # R1_data[8] # R1_data[11];


--R1_data[12] is master_data_source:inst_master_data_source|data[12] at LC7_7_F2
--operation mode is normal

R1_data[12]_lut_out = !R1L101 & !R1L401 & R1L85;
R1_data[12] = DFFE(R1_data[12]_lut_out, !GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--R1_data[13] is master_data_source:inst_master_data_source|data[13] at LC1_7_F2
--operation mode is normal

R1_data[13]_lut_out = !R1L101 & !R1L401 & R1L06;
R1_data[13] = DFFE(R1_data[13]_lut_out, !GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--R1L401 is master_data_source:inst_master_data_source|i~705 at LC9_4_F2
--operation mode is normal

R1L401 = R1_data[13] # R1_data[12] # R1L301 # R1L201;


--R1_data[0] is master_data_source:inst_master_data_source|data[0] at LC3_6_F2
--operation mode is normal

R1_data[0]_lut_out = !R1L401 & R1L43 & !R1L101;
R1_data[0] = DFFE(R1_data[0]_lut_out, !GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--R1_data[1] is master_data_source:inst_master_data_source|data[1] at LC4_5_F2
--operation mode is normal

R1_data[1]_lut_out = !R1L401 & !R1L101 & R1L63;
R1_data[1] = DFFE(R1_data[1]_lut_out, !GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--R1_data[2] is master_data_source:inst_master_data_source|data[2] at LC4_6_F2
--operation mode is normal

R1_data[2]_lut_out = !R1L101 & !R1L401 & R1L83;
R1_data[2] = DFFE(R1_data[2]_lut_out, !GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--R1_data[3] is master_data_source:inst_master_data_source|data[3] at LC3_5_F2
--operation mode is normal

R1_data[3]_lut_out = !R1L401 & !R1L101 & R1L04;
R1_data[3] = DFFE(R1_data[3]_lut_out, !GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--R1_data[4] is master_data_source:inst_master_data_source|data[4] at LC7_5_F2
--operation mode is normal

R1_data[4]_lut_out = !R1L401 & !R1L101 & R1L24;
R1_data[4] = DFFE(R1_data[4]_lut_out, !GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--R1_data[5] is master_data_source:inst_master_data_source|data[5] at LC1_5_F2
--operation mode is normal

R1_data[5]_lut_out = !R1L401 & !R1L101 & R1L44;
R1_data[5] = DFFE(R1_data[5]_lut_out, !GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--R1_data[6] is master_data_source:inst_master_data_source|data[6] at LC6_4_F2
--operation mode is normal

R1_data[6]_lut_out = !R1L401 & !R1L101 & R1L64;
R1_data[6] = DFFE(R1_data[6]_lut_out, !GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--R1_data[7] is master_data_source:inst_master_data_source|data[7] at LC1_4_F2
--operation mode is normal

R1_data[7]_lut_out = !R1L401 & !R1L101 & R1L84;
R1_data[7] = DFFE(R1_data[7]_lut_out, !GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--KB1_SND_DRBT is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SND_DRBT at LC10_8_R3
--operation mode is normal

KB1_SND_DRBT_lut_out = KB1L2 # KB1L8 & !PC6L1 & Y1_com_ctrl_local[0];
KB1_SND_DRBT = DFFE(KB1_SND_DRBT_lut_out, GLOBAL(LE1_outclock0), , , );


--N1L41 is flash_ADC:inst_flash_ADC|i135~56 at LC6_3_H3
--operation mode is normal

N1L41 = Y1L593 & RE1_MASTERHWDATA[0] # !Y1L593 & FLASH_AD_D[0];


--N1_wren is flash_ADC:inst_flash_ADC|wren at LC7_8_G3
--operation mode is normal

N1_wren_lut_out = !N1_i16 & (N1L33 # !N1_i18 & N1_wren);
N1_wren = DFFE(N1_wren_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );


--Y1L393 is slaveregister:slaveregister_inst|i4280~35 at LC8_14_H3
--operation mode is normal

Y1L393 = B1L25Q & B1L15Q;

--Y1L693 is slaveregister:slaveregister_inst|i4280~42 at LC8_14_H3
--operation mode is normal

Y1L693 = B1L25Q & B1L15Q;


--Y1L493 is slaveregister:slaveregister_inst|i4280~36 at LC8_16_D3
--operation mode is normal

Y1L493 = !B1L74Q & B1L64Q & B1L54Q;


--N1L03 is flash_ADC:inst_flash_ADC|i180~2 at LC10_16_D3
--operation mode is normal

N1L03 = N1_wren # Y1L393 & !B1L84Q & Y1L493;


--N1_wraddress[0] is flash_ADC:inst_flash_ADC|wraddress[0] at LC4_8_G3
--operation mode is normal

N1_wraddress[0]_lut_out = JB62_sload_path[0];
N1_wraddress[0] = DFFE(N1_wraddress[0]_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , N1L33);


--N1L92 is flash_ADC:inst_flash_ADC|i169~56 at LC8_16_G3
--operation mode is normal

N1L92 = Y1L593 & B1L53Q # !Y1L593 & N1_wraddress[0];


--N1_wraddress[1] is flash_ADC:inst_flash_ADC|wraddress[1] at LC5_15_G3
--operation mode is normal

N1_wraddress[1]_lut_out = JB62_sload_path[1];
N1_wraddress[1] = DFFE(N1_wraddress[1]_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , N1L33);


--N1L82 is flash_ADC:inst_flash_ADC|i168~56 at LC10_16_G3
--operation mode is normal

N1L82 = B1L63Q & (N1_wraddress[1] # Y1L593) # !B1L63Q & N1_wraddress[1] & !Y1L593;


--N1_wraddress[2] is flash_ADC:inst_flash_ADC|wraddress[2] at LC4_6_G3
--operation mode is normal

N1_wraddress[2]_lut_out = JB62_sload_path[2];
N1_wraddress[2] = DFFE(N1_wraddress[2]_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , N1L33);


--N1L72 is flash_ADC:inst_flash_ADC|i167~56 at LC3_16_G3
--operation mode is normal

N1L72 = N1_wraddress[2] & (B1L73Q # !Y1L593) # !N1_wraddress[2] & B1L73Q & Y1L593;


--N1_wraddress[3] is flash_ADC:inst_flash_ADC|wraddress[3] at LC6_8_G3
--operation mode is normal

N1_wraddress[3]_lut_out = JB62_sload_path[3];
N1_wraddress[3] = DFFE(N1_wraddress[3]_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , N1L33);


--N1L62 is flash_ADC:inst_flash_ADC|i166~56 at LC9_16_G3
--operation mode is normal

N1L62 = Y1L593 & B1L83Q # !Y1L593 & N1_wraddress[3];


--N1_wraddress[4] is flash_ADC:inst_flash_ADC|wraddress[4] at LC3_15_G3
--operation mode is normal

N1_wraddress[4]_lut_out = JB62_sload_path[4];
N1_wraddress[4] = DFFE(N1_wraddress[4]_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , N1L33);


--N1L52 is flash_ADC:inst_flash_ADC|i165~56 at LC9_15_G3
--operation mode is normal

N1L52 = N1_wraddress[4] & (B1L93Q # !Y1L593) # !N1_wraddress[4] & Y1L593 & B1L93Q;


--N1_wraddress[5] is flash_ADC:inst_flash_ADC|wraddress[5] at LC8_8_G3
--operation mode is normal

N1_wraddress[5]_lut_out = JB62_sload_path[5];
N1_wraddress[5] = DFFE(N1_wraddress[5]_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , N1L33);


--N1L42 is flash_ADC:inst_flash_ADC|i164~56 at LC6_16_G3
--operation mode is normal

N1L42 = Y1L593 & B1L04Q # !Y1L593 & N1_wraddress[5];


--N1_wraddress[6] is flash_ADC:inst_flash_ADC|wraddress[6] at LC7_15_G3
--operation mode is normal

N1_wraddress[6]_lut_out = JB62_sload_path[6];
N1_wraddress[6] = DFFE(N1_wraddress[6]_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , N1L33);


--N1L32 is flash_ADC:inst_flash_ADC|i163~56 at LC6_15_G3
--operation mode is normal

N1L32 = N1_wraddress[6] & (B1L14Q # !Y1L593) # !N1_wraddress[6] & Y1L593 & B1L14Q;


--N1_wraddress[7] is flash_ADC:inst_flash_ADC|wraddress[7] at LC5_6_G3
--operation mode is normal

N1_wraddress[7]_lut_out = JB62_sload_path[7];
N1_wraddress[7] = DFFE(N1_wraddress[7]_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , N1L33);


--N1L22 is flash_ADC:inst_flash_ADC|i162~56 at LC10_15_G3
--operation mode is normal

N1L22 = Y1L593 & B1L24Q # !Y1L593 & N1_wraddress[7];


--N1_wraddress[8] is flash_ADC:inst_flash_ADC|wraddress[8] at LC8_6_G3
--operation mode is normal

N1_wraddress[8]_lut_out = JB62_sload_path[8];
N1_wraddress[8] = DFFE(N1_wraddress[8]_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , N1L33);


--N1L12 is flash_ADC:inst_flash_ADC|i161~56 at LC5_16_G3
--operation mode is normal

N1L12 = Y1L593 & B1L34Q # !Y1L593 & N1_wraddress[8];


--Y1L269 is slaveregister:slaveregister_inst|i~15727 at LC7_13_H3
--operation mode is normal

Y1L269 = !B1L64Q & !B1L84Q;


--Y1L793 is slaveregister:slaveregister_inst|i4286~24 at LC2_13_H3
--operation mode is normal

Y1L793 = !B1L54Q & B1L74Q & Y1L269 & Y1L393;


--CB1L21Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[0]~reg0 at LC6_7_N3
--operation mode is normal

CB1L21Q_lut_out = ATWD0_D[0];
CB1L21Q = DFFE(CB1L21Q_lut_out, GLOBAL(LE1_outclock1), , , CB1L11);


--CB1L51Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[3]~reg0 at LC9_6_N3
--operation mode is normal

CB1L51Q_lut_out = ATWD0_D[3];
CB1L51Q = DFFE(CB1L51Q_lut_out, GLOBAL(LE1_outclock1), , , CB1L11);


--CB1L41Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[2]~reg0 at LC8_7_N3
--operation mode is normal

CB1L41Q_lut_out = ATWD0_D[2];
CB1L41Q = DFFE(CB1L41Q_lut_out, GLOBAL(LE1_outclock1), , , CB1L11);


--CB1L31Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[1]~reg0 at LC3_6_N3
--operation mode is normal

CB1L31Q_lut_out = ATWD0_D[1];
CB1L31Q = DFFE(CB1L31Q_lut_out, GLOBAL(LE1_outclock1), , , CB1L11);


--CB1L71Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[5]~reg0 at LC6_6_N3
--operation mode is normal

CB1L71Q_lut_out = ATWD0_D[5];
CB1L71Q = DFFE(CB1L71Q_lut_out, GLOBAL(LE1_outclock1), , , CB1L11);


--CB1L61Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[4]~reg0 at LC5_6_N3
--operation mode is normal

CB1L61Q_lut_out = ATWD0_D[4];
CB1L61Q = DFFE(CB1L61Q_lut_out, GLOBAL(LE1_outclock1), , , CB1L11);


--CB1L02Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[8]~reg0 at LC9_7_N3
--operation mode is normal

CB1L02Q_lut_out = ATWD0_D[8];
CB1L02Q = DFFE(CB1L02Q_lut_out, GLOBAL(LE1_outclock1), , , CB1L11);


--CB1L12Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[9]~reg0 at LC10_7_N3
--operation mode is normal

CB1L12Q_lut_out = ATWD0_D[9];
CB1L12Q = DFFE(CB1L12Q_lut_out, GLOBAL(LE1_outclock1), , , CB1L11);


--CB1L91Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[7]~reg0 at LC5_7_N3
--operation mode is normal

CB1L91Q_lut_out = ATWD0_D[7];
CB1L91Q = DFFE(CB1L91Q_lut_out, GLOBAL(LE1_outclock1), , , CB1L11);


--CB1L81Q is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[6]~reg0 at LC3_7_N3
--operation mode is normal

CB1L81Q_lut_out = ATWD0_D[6];
CB1L81Q = DFFE(CB1L81Q_lut_out, GLOBAL(LE1_outclock1), , , CB1L11);


--FB1_i6 is atwd:atwd0|gray2bin:inst_gray2bin|i6 at LC4_7_N3
--operation mode is normal

FB1_i6 = CB1L02Q $ CB1L91Q $ CB1L12Q $ CB1L81Q;


--FB1_i8 is atwd:atwd0|gray2bin:inst_gray2bin|i8 at LC10_6_N3
--operation mode is normal

FB1_i8 = CB1L71Q $ CB1L61Q $ FB1_i6;


--FB1_i11 is atwd:atwd0|gray2bin:inst_gray2bin|i11 at LC7_6_N3
--operation mode is normal

FB1_i11 = CB1L51Q $ CB1L41Q $ FB1_i8 $ CB1L31Q;


--C1L01 is atwd:atwd0|i25~57 at LC5_4_H3
--operation mode is normal

C1L01 = Y1L793 & RE1_MASTERHWDATA[0] # !Y1L793 & (CB1L21Q $ FB1_i11);


--CB1L22Q is atwd:atwd0|atwd_readout:inst_atwd_readout|data_valid~reg0 at LC9_15_Y4
--operation mode is normal

CB1L22Q_lut_out = CB1L081Q # CB1L22Q & (CB1L971Q # !CB1L011);
CB1L22Q = DFFE(CB1L22Q_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--Y1L893 is slaveregister:slaveregister_inst|i4286~25 at LC1_13_H3
--operation mode is normal

Y1L893 = B1L15Q & B1L25Q & !B1L64Q & !B1L84Q;


--C1L62 is atwd:atwd0|i69~2 at LC8_16_J3
--operation mode is normal

C1L62 = CB1L22Q # !B1L54Q & B1L74Q & Y1L893;


--CB1_addr_cnt[0] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[0] at LC5_13_N3
--operation mode is normal

CB1_addr_cnt[0]_lut_out = CB1L511 # CB1L19 & CB1L971Q;
CB1_addr_cnt[0] = DFFE(CB1_addr_cnt[0]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--Y1L993 is slaveregister:slaveregister_inst|i4286~26 at LC10_13_H3
--operation mode is normal

Y1L993 = B1L15Q & B1L25Q & Y1L269 & B1L74Q;


--C1L52 is atwd:atwd0|i58~55 at LC9_16_N3
--operation mode is normal

C1L52 = B1L54Q & CB1_addr_cnt[0] # !B1L54Q & (Y1L993 & B1L53Q # !Y1L993 & CB1_addr_cnt[0]);


--CB1_addr_cnt[1] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[1] at LC7_13_P3
--operation mode is normal

CB1_addr_cnt[1]_lut_out = CB1L711 # CB1L39 & CB1L971Q;
CB1_addr_cnt[1] = DFFE(CB1_addr_cnt[1]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--C1L42 is atwd:atwd0|i57~55 at LC9_16_P3
--operation mode is normal

C1L42 = B1L54Q & CB1_addr_cnt[1] # !B1L54Q & (Y1L993 & B1L63Q # !Y1L993 & CB1_addr_cnt[1]);


--CB1_addr_cnt[2] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[2] at LC10_13_P3
--operation mode is normal

CB1_addr_cnt[2]_lut_out = CB1L911 # CB1L59 & CB1L971Q;
CB1_addr_cnt[2] = DFFE(CB1_addr_cnt[2]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--C1L32 is atwd:atwd0|i56~55 at LC8_16_P3
--operation mode is normal

C1L32 = B1L54Q & CB1_addr_cnt[2] # !B1L54Q & (Y1L993 & B1L73Q # !Y1L993 & CB1_addr_cnt[2]);


--CB1_addr_cnt[3] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[3] at LC3_13_P3
--operation mode is normal

CB1_addr_cnt[3]_lut_out = CB1L121 # CB1L79 & CB1L971Q;
CB1_addr_cnt[3] = DFFE(CB1_addr_cnt[3]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--C1L22 is atwd:atwd0|i55~55 at LC6_16_L3
--operation mode is normal

C1L22 = B1L54Q & CB1_addr_cnt[3] # !B1L54Q & (Y1L993 & B1L83Q # !Y1L993 & CB1_addr_cnt[3]);


--CB1_addr_cnt[4] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[4] at LC4_15_P3
--operation mode is normal

CB1_addr_cnt[4]_lut_out = CB1L321 # CB1L99 & CB1L971Q;
CB1_addr_cnt[4] = DFFE(CB1_addr_cnt[4]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--C1L12 is atwd:atwd0|i54~55 at LC5_15_P3
--operation mode is normal

C1L12 = B1L54Q & CB1_addr_cnt[4] # !B1L54Q & (Y1L993 & B1L93Q # !Y1L993 & CB1_addr_cnt[4]);


--CB1_addr_cnt[5] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[5] at LC6_15_P3
--operation mode is normal

CB1_addr_cnt[5]_lut_out = CB1L521 # CB1L971Q & CB1L101;
CB1_addr_cnt[5] = DFFE(CB1_addr_cnt[5]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--C1L02 is atwd:atwd0|i53~55 at LC4_16_P3
--operation mode is normal

C1L02 = Y1L993 & (B1L54Q & CB1_addr_cnt[5] # !B1L54Q & B1L04Q) # !Y1L993 & CB1_addr_cnt[5];


--CB1_addr_cnt[6] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[6] at LC7_12_P3
--operation mode is normal

CB1_addr_cnt[6]_lut_out = CB1L721 # CB1L301 & CB1L971Q;
CB1_addr_cnt[6] = DFFE(CB1_addr_cnt[6]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--C1L91 is atwd:atwd0|i52~55 at LC10_15_P3
--operation mode is normal

C1L91 = Y1L993 & (B1L54Q & CB1_addr_cnt[6] # !B1L54Q & B1L14Q) # !Y1L993 & CB1_addr_cnt[6];


--CB1_addr_cnt[7] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[7] at LC7_15_P3
--operation mode is normal

CB1_addr_cnt[7]_lut_out = CB1L921 # CB1L971Q & CB1L501;
CB1_addr_cnt[7] = DFFE(CB1_addr_cnt[7]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--C1L81 is atwd:atwd0|i51~55 at LC2_16_P3
--operation mode is normal

C1L81 = Y1L993 & (B1L54Q & CB1_addr_cnt[7] # !B1L54Q & B1L24Q) # !Y1L993 & CB1_addr_cnt[7];


--CB1_addr_cnt[8] is atwd:atwd0|atwd_readout:inst_atwd_readout|addr_cnt[8] at LC8_15_P3
--operation mode is normal

CB1_addr_cnt[8]_lut_out = CB1L131 # CB1L971Q & CB1L701;
CB1_addr_cnt[8] = DFFE(CB1_addr_cnt[8]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--C1L71 is atwd:atwd0|i50~55 at LC7_16_P3
--operation mode is normal

C1L71 = Y1L993 & (B1L54Q & CB1_addr_cnt[8] # !B1L54Q & B1L34Q) # !Y1L993 & CB1_addr_cnt[8];


--J1_atwd0_trigger_last is atwd_timestamp:inst_atwd_timestamp|atwd0_trigger_last at LC3_3_D3
--operation mode is normal

J1_atwd0_trigger_last_lut_out = DB1_ATWDTrigger_sig;
J1_atwd0_trigger_last = DFFE(J1_atwd0_trigger_last_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--J1_i5 is atwd_timestamp:inst_atwd_timestamp|i5 at LC7_3_D3
--operation mode is normal

J1_i5 = DB1_ATWDTrigger_sig & !J1_atwd0_trigger_last;


--Y1L07 is slaveregister:slaveregister_inst|command_0_local[30]~139 at LC2_2_F3
--operation mode is normal

Y1L07 = !B1L73Q & !B1L53Q;


--Y1L17 is slaveregister:slaveregister_inst|command_0_local[30]~140 at LC3_1_F3
--operation mode is normal

Y1L17 = Y1L383 & Y1L831 & B1L05Q & Y1L07;

--Y1L27 is slaveregister:slaveregister_inst|command_0_local[30]~174 at LC3_1_F3
--operation mode is normal

Y1L27 = Y1L383 & Y1L831 & B1L05Q & Y1L07;


--Y1L741 is slaveregister:slaveregister_inst|command_3_local[0]~32 at LC6_1_F3
--operation mode is normal

Y1L741 = B1L83Q & B1L63Q & !B1L93Q & Y1L17;


--Y1L49 is slaveregister:slaveregister_inst|command_1_local[18]~32 at LC7_1_F3
--operation mode is normal

Y1L49 = !B1L83Q & B1L63Q & !B1L93Q & Y1L17;


--Y1L512 is slaveregister:slaveregister_inst|command_5_local[0]~32 at LC10_1_F3
--operation mode is normal

Y1L512 = B1L83Q & B1L63Q & B1L93Q & Y1L17;


--LB1_inst39 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst39 at LC8_14_A4
--operation mode is normal

LB1_inst39 = WB1_CRC_ERR & !JB5L43;


--P1L86 is hit_counter:inst_hit_counter|i~324 at LC1_6_M2
--operation mode is normal

P1L86 = P1_cntXms[2] # P1_cntXms[1] # P1_cntXms[0] # P1_cntXms[3];


--P1L96 is hit_counter:inst_hit_counter|i~325 at LC4_6_M2
--operation mode is normal

P1L96 = P1_cntXms[5] # P1_cntXms[4] # P1_cntXms[6] # !P1_cntXms[7];


--P1L07 is hit_counter:inst_hit_counter|i~326 at LC2_6_M2
--operation mode is normal

P1L07 = P1_cntXms[9] # P1_cntXms[11] # P1_cntXms[8] # !P1_cntXms[10];


--P1L17 is hit_counter:inst_hit_counter|i~327 at LC3_6_M2
--operation mode is normal

P1L17 = P1_cntXms[14] # P1_cntXms[13] # P1_cntXms[12] # !P1_cntXms[15];


--P1L27 is hit_counter:inst_hit_counter|i~328 at LC3_5_M2
--operation mode is normal

P1L27 = P1L07 # P1L96 # P1L17 # P1L86;


--P1L37 is hit_counter:inst_hit_counter|i~329 at LC7_10_M2
--operation mode is normal

P1L37 = P1_cntXms[16] # !P1_cntXms[19] # !P1_cntXms[17] # !P1_cntXms[18];


--P1L47 is hit_counter:inst_hit_counter|i~330 at LC4_10_M2
--operation mode is normal

P1L47 = P1_cntXms[22] # P1_cntXms[23] # P1_cntXms[21] # !P1_cntXms[20];


--P1L57 is hit_counter:inst_hit_counter|i~331 at LC8_10_M2
--operation mode is normal

P1L57 = P1_cntXms[25] # P1_cntXms[27] # P1_cntXms[24] # P1_cntXms[26];


--P1L67 is hit_counter:inst_hit_counter|i~332 at LC10_11_M2
--operation mode is normal

P1L67 = P1_cntXms[29] # P1_cntXms[30] # P1_cntXms[31] # P1_cntXms[28];


--P1L77 is hit_counter:inst_hit_counter|i~333 at LC3_10_M2
--operation mode is normal

P1L77 = P1L47 # P1L37 # P1L57 # P1L67;


--P1L201 is hit_counter:inst_hit_counter|oneSPEcnt[0]~31 at LC8_2_M3
--operation mode is normal

P1L201 = !P1L27 & !V1L4Q & !P1L77;


--J1_atwd1_trigger_last is atwd_timestamp:inst_atwd_timestamp|atwd1_trigger_last at LC4_16_N1
--operation mode is normal

J1_atwd1_trigger_last_lut_out = DB2_ATWDTrigger_sig;
J1_atwd1_trigger_last = DFFE(J1_atwd1_trigger_last_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--J1_i55 is atwd_timestamp:inst_atwd_timestamp|i55 at LC10_15_N1
--operation mode is normal

J1_i55 = DB2_ATWDTrigger_sig & !J1_atwd1_trigger_last;


--Q1L18 is hit_counter_ff:inst_hit_counter_ff|i~561 at LC3_5_B4
--operation mode is normal

Q1L18 = Q1_cntXms[1] # Q1_cntXms[2] # Q1_cntXms[3] # Q1_cntXms[0];


--Q1L28 is hit_counter_ff:inst_hit_counter_ff|i~562 at LC3_7_B4
--operation mode is normal

Q1L28 = Q1_cntXms[5] # Q1_cntXms[4] # Q1_cntXms[6] # !Q1_cntXms[7];


--Q1L38 is hit_counter_ff:inst_hit_counter_ff|i~563 at LC5_7_B4
--operation mode is normal

Q1L38 = Q1_cntXms[9] # Q1_cntXms[11] # Q1_cntXms[8] # !Q1_cntXms[10];


--Q1L48 is hit_counter_ff:inst_hit_counter_ff|i~564 at LC6_7_B4
--operation mode is normal

Q1L48 = Q1_cntXms[13] # Q1_cntXms[14] # Q1_cntXms[12] # !Q1_cntXms[15];


--Q1L58 is hit_counter_ff:inst_hit_counter_ff|i~565 at LC3_6_B4
--operation mode is normal

Q1L58 = Q1L48 # Q1L38 # Q1L18 # Q1L28;


--Q1L68 is hit_counter_ff:inst_hit_counter_ff|i~566 at LC7_11_B4
--operation mode is normal

Q1L68 = Q1_cntXms[16] # !Q1_cntXms[18] # !Q1_cntXms[19] # !Q1_cntXms[17];


--Q1L78 is hit_counter_ff:inst_hit_counter_ff|i~567 at LC3_11_B4
--operation mode is normal

Q1L78 = Q1_cntXms[22] # Q1_cntXms[23] # Q1_cntXms[21] # !Q1_cntXms[20];


--Q1L88 is hit_counter_ff:inst_hit_counter_ff|i~568 at LC5_11_B4
--operation mode is normal

Q1L88 = Q1_cntXms[25] # Q1_cntXms[27] # Q1_cntXms[24] # Q1_cntXms[26];


--Q1L98 is hit_counter_ff:inst_hit_counter_ff|i~569 at LC9_11_B4
--operation mode is normal

Q1L98 = Q1_cntXms[29] # Q1_cntXms[30] # Q1_cntXms[31] # Q1_cntXms[28];


--Q1L09 is hit_counter_ff:inst_hit_counter_ff|i~570 at LC6_11_B4
--operation mode is normal

Q1L09 = Q1L78 # Q1L98 # Q1L88 # Q1L68;


--Q1L641 is hit_counter_ff:inst_hit_counter_ff|oneSPEcnt[0]~31 at LC6_9_B4
--operation mode is normal

Q1L641 = !Q1L58 & !Q1L09 & !V1L4Q;


--DB1L01 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|i11~84 at LC9_7_N1
--operation mode is normal

DB1L01 = Y1_command_0_local[0] # !DB1_enable_LED_sig & Y1_command_0_local[3];


--H1_atwd0_pong_enable is atwd_ping_pong:inst_atwd_ping_pong|atwd0_pong_enable at LC9_4_J3
--operation mode is normal

H1_atwd0_pong_enable_lut_out = H1L4Q # H1_atwd0_pong_enable & H1L5Q;
H1_atwd0_pong_enable = DFFE(H1_atwd0_pong_enable_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--H1L21 is atwd_ping_pong:inst_atwd_ping_pong|i122~8 at LC6_2_U3
--operation mode is normal

H1L21 = Y1_command_0_local[1] & (H1_atwd0_pong_enable # !Y1_command_0_local[15]) # !Y1_command_0_local[1] & Y1_command_0_local[15] & H1_atwd0_pong_enable;


--Y1L96 is slaveregister:slaveregister_inst|command_0_local[30]~32 at LC8_1_F3
--operation mode is normal

Y1L96 = !B1L83Q & !B1L63Q & !B1L93Q & Y1L17;


--Y1L3 is slaveregister:slaveregister_inst|com_ctrl_local[0]~142 at LC2_1_H3
--operation mode is normal

Y1L3 = B1L83Q & B1L73Q;


--Y1L4 is slaveregister:slaveregister_inst|com_ctrl_local[0]~143 at LC5_1_H3
--operation mode is normal

Y1L4 = Y1L037 & (Y1L104 & Y1L3 # !Y1L104 & Y1L827);


--Y1L483 is slaveregister:slaveregister_inst|i2057~200 at LC6_13_H3
--operation mode is normal

Y1L483 = B1L54Q & B1L05Q & Y1L269 & !B1L74Q;


--Y1L583 is slaveregister:slaveregister_inst|i2057~201 at LC5_14_H3
--operation mode is normal

Y1L583 = !B1L05Q & !B1L24Q & !B1L74Q & !B1L44Q;


--Y1L683 is slaveregister:slaveregister_inst|i2057~202 at LC8_13_H3
--operation mode is normal

Y1L683 = !B1L54Q & Y1L033 & Y1L269 & Y1L583;


--Y1L5 is slaveregister:slaveregister_inst|com_ctrl_local[0]~144 at LC9_1_H3
--operation mode is normal

Y1L5 = Y1L831 & Y1L4 & (Y1L483 # Y1L683);


--Y1L004 is slaveregister:slaveregister_inst|i4293~15 at LC9_13_H3
--operation mode is normal

Y1L004 = Y1L269 & B1L74Q & B1L54Q & Y1L393;


--CB2L21Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[0]~reg0 at LC7_11_E3
--operation mode is normal

CB2L21Q_lut_out = ATWD1_D[0];
CB2L21Q = DFFE(CB2L21Q_lut_out, GLOBAL(LE1_outclock1), , , CB2L11);


--CB2L51Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[3]~reg0 at LC4_10_E3
--operation mode is normal

CB2L51Q_lut_out = ATWD1_D[3];
CB2L51Q = DFFE(CB2L51Q_lut_out, GLOBAL(LE1_outclock1), , , CB2L11);


--CB2L41Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[2]~reg0 at LC4_11_E3
--operation mode is normal

CB2L41Q_lut_out = ATWD1_D[2];
CB2L41Q = DFFE(CB2L41Q_lut_out, GLOBAL(LE1_outclock1), , , CB2L11);


--CB2L31Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[1]~reg0 at LC2_10_E3
--operation mode is normal

CB2L31Q_lut_out = ATWD1_D[1];
CB2L31Q = DFFE(CB2L31Q_lut_out, GLOBAL(LE1_outclock1), , , CB2L11);


--CB2L71Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[5]~reg0 at LC10_10_E3
--operation mode is normal

CB2L71Q_lut_out = ATWD1_D[5];
CB2L71Q = DFFE(CB2L71Q_lut_out, GLOBAL(LE1_outclock1), , , CB2L11);


--CB2L61Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[4]~reg0 at LC3_10_E3
--operation mode is normal

CB2L61Q_lut_out = ATWD1_D[4];
CB2L61Q = DFFE(CB2L61Q_lut_out, GLOBAL(LE1_outclock1), , , CB2L11);


--CB2L02Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[8]~reg0 at LC6_11_E3
--operation mode is normal

CB2L02Q_lut_out = ATWD1_D[8];
CB2L02Q = DFFE(CB2L02Q_lut_out, GLOBAL(LE1_outclock1), , , CB2L11);


--CB2L12Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[9]~reg0 at LC9_11_E3
--operation mode is normal

CB2L12Q_lut_out = ATWD1_D[9];
CB2L12Q = DFFE(CB2L12Q_lut_out, GLOBAL(LE1_outclock1), , , CB2L11);


--CB2L91Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[7]~reg0 at LC2_11_E3
--operation mode is normal

CB2L91Q_lut_out = ATWD1_D[7];
CB2L91Q = DFFE(CB2L91Q_lut_out, GLOBAL(LE1_outclock1), , , CB2L11);


--CB2L81Q is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[6]~reg0 at LC3_11_E3
--operation mode is normal

CB2L81Q_lut_out = ATWD1_D[6];
CB2L81Q = DFFE(CB2L81Q_lut_out, GLOBAL(LE1_outclock1), , , CB2L11);


--FB2_i6 is atwd:atwd1|gray2bin:inst_gray2bin|i6 at LC8_11_E3
--operation mode is normal

FB2_i6 = CB2L02Q $ CB2L91Q $ CB2L12Q $ CB2L81Q;


--FB2_i8 is atwd:atwd1|gray2bin:inst_gray2bin|i8 at LC5_10_E3
--operation mode is normal

FB2_i8 = FB2_i6 $ CB2L71Q $ CB2L61Q;


--FB2_i11 is atwd:atwd1|gray2bin:inst_gray2bin|i11 at LC6_10_E3
--operation mode is normal

FB2_i11 = CB2L51Q $ CB2L41Q $ FB2_i8 $ CB2L31Q;


--C2L01 is atwd:atwd1|i25~57 at LC5_9_E3
--operation mode is normal

C2L01 = Y1L004 & RE1_MASTERHWDATA[0] # !Y1L004 & (CB2L21Q $ FB2_i11);


--CB2L22Q is atwd:atwd1|atwd_readout:inst_atwd_readout|data_valid~reg0 at LC9_16_S4
--operation mode is normal

CB2L22Q_lut_out = CB2L081Q # CB2L22Q & (CB2L971Q # !CB2L011);
CB2L22Q = DFFE(CB2L22Q_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--C2L62 is atwd:atwd1|i69~2 at LC3_13_H3
--operation mode is normal

C2L62 = CB2L22Q # Y1L893 & B1L54Q & B1L74Q;


--CB2_addr_cnt[0] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[0] at LC4_14_M3
--operation mode is normal

CB2_addr_cnt[0]_lut_out = CB2L511 # CB2L971Q & CB2L19;
CB2_addr_cnt[0] = DFFE(CB2_addr_cnt[0]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--C2L52 is atwd:atwd1|i58~55 at LC10_16_M3
--operation mode is normal

C2L52 = Y1L993 & (B1L54Q & B1L53Q # !B1L54Q & CB2_addr_cnt[0]) # !Y1L993 & CB2_addr_cnt[0];


--CB2_addr_cnt[1] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[1] at LC9_14_M3
--operation mode is normal

CB2_addr_cnt[1]_lut_out = CB2L711 # CB2L971Q & CB2L39;
CB2_addr_cnt[1] = DFFE(CB2_addr_cnt[1]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--C2L42 is atwd:atwd1|i57~55 at LC10_15_M3
--operation mode is normal

C2L42 = B1L54Q & (Y1L993 & B1L63Q # !Y1L993 & CB2_addr_cnt[1]) # !B1L54Q & CB2_addr_cnt[1];


--CB2_addr_cnt[2] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[2] at LC10_14_M3
--operation mode is normal

CB2_addr_cnt[2]_lut_out = CB2L911 # CB2L971Q & CB2L59;
CB2_addr_cnt[2] = DFFE(CB2_addr_cnt[2]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--C2L32 is atwd:atwd1|i56~55 at LC6_14_M3
--operation mode is normal

C2L32 = B1L54Q & (Y1L993 & B1L73Q # !Y1L993 & CB2_addr_cnt[2]) # !B1L54Q & CB2_addr_cnt[2];


--CB2_addr_cnt[3] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[3] at LC3_8_M3
--operation mode is normal

CB2_addr_cnt[3]_lut_out = CB2L121 # CB2L79 & CB2L971Q;
CB2_addr_cnt[3] = DFFE(CB2_addr_cnt[3]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--C2L22 is atwd:atwd1|i55~55 at LC6_16_M3
--operation mode is normal

C2L22 = Y1L993 & (B1L54Q & B1L83Q # !B1L54Q & CB2_addr_cnt[3]) # !Y1L993 & CB2_addr_cnt[3];


--CB2_addr_cnt[4] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[4] at LC8_14_M3
--operation mode is normal

CB2_addr_cnt[4]_lut_out = CB2L321 # CB2L971Q & CB2L99;
CB2_addr_cnt[4] = DFFE(CB2_addr_cnt[4]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--C2L12 is atwd:atwd1|i54~55 at LC8_16_M3
--operation mode is normal

C2L12 = B1L54Q & (Y1L993 & B1L93Q # !Y1L993 & CB2_addr_cnt[4]) # !B1L54Q & CB2_addr_cnt[4];


--CB2_addr_cnt[5] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[5] at LC10_12_M3
--operation mode is normal

CB2_addr_cnt[5]_lut_out = CB2L521 # CB2L101 & CB2L971Q;
CB2_addr_cnt[5] = DFFE(CB2_addr_cnt[5]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--C2L02 is atwd:atwd1|i53~55 at LC9_16_M3
--operation mode is normal

C2L02 = B1L54Q & (Y1L993 & B1L04Q # !Y1L993 & CB2_addr_cnt[5]) # !B1L54Q & CB2_addr_cnt[5];


--CB2_addr_cnt[6] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[6] at LC4_16_M3
--operation mode is normal

CB2_addr_cnt[6]_lut_out = CB2L721 # CB2L301 & CB2L971Q;
CB2_addr_cnt[6] = DFFE(CB2_addr_cnt[6]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--C2L91 is atwd:atwd1|i52~55 at LC5_16_M3
--operation mode is normal

C2L91 = Y1L993 & (B1L54Q & B1L14Q # !B1L54Q & CB2_addr_cnt[6]) # !Y1L993 & CB2_addr_cnt[6];


--CB2_addr_cnt[7] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[7] at LC7_12_M3
--operation mode is normal

CB2_addr_cnt[7]_lut_out = CB2L921 # CB2L971Q & CB2L501;
CB2_addr_cnt[7] = DFFE(CB2_addr_cnt[7]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--C2L81 is atwd:atwd1|i51~55 at LC6_15_M3
--operation mode is normal

C2L81 = Y1L993 & (B1L54Q & B1L24Q # !B1L54Q & CB2_addr_cnt[7]) # !Y1L993 & CB2_addr_cnt[7];


--CB2_addr_cnt[8] is atwd:atwd1|atwd_readout:inst_atwd_readout|addr_cnt[8] at LC3_10_M3
--operation mode is normal

CB2_addr_cnt[8]_lut_out = CB2L131 # CB2L701 & CB2L971Q;
CB2_addr_cnt[8] = DFFE(CB2_addr_cnt[8]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--C2L71 is atwd:atwd1|i50~55 at LC7_16_M3
--operation mode is normal

C2L71 = Y1L993 & (B1L54Q & B1L34Q # !B1L54Q & CB2_addr_cnt[8]) # !Y1L993 & CB2_addr_cnt[8];


--YD1_EOF_WAIT is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|EOF_WAIT at LC3_11_T3
--operation mode is normal

YD1_EOF_WAIT_lut_out = DE1L9Q & (YD1_EOF # DE1L7Q & YD1_EOF_WAIT) # !DE1L9Q & DE1L7Q & YD1_EOF_WAIT;
YD1_EOF_WAIT = DFFE(YD1_EOF_WAIT_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--Y1L0701Q is slaveregister:slaveregister_inst|tx_pack_rdy~reg0 at LC5_3_Z3
--operation mode is normal

Y1L0701Q_lut_out = Y1L093;
Y1L0701Q = DFFE(Y1L0701Q_lut_out, GLOBAL(LE1_outclock0), , , !V1L4Q);


--MB1_inst44 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst44 at LC3_3_Z3
--operation mode is normal

MB1_inst44_lut_out = Y1L0701Q;
MB1_inst44 = DFFE(MB1_inst44_lut_out, GLOBAL(LE1_outclock0), , , );


--MB1_inst46 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst46 at LC6_3_Z3
--operation mode is normal

MB1_inst46 = Y1L0701Q & !MB1_inst44;


--MB1_inst48 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst48 at LC8_12_U3
--operation mode is normal

MB1_inst48 = MB1_inst46 $ (PC6L1 & YD1L26Q & KB1_SND_DAT);


--TB1L81Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|drreq_rcvd~reg at LC3_13_R4
--operation mode is normal

TB1L81Q_lut_out = (!TB1L6Q & !TB1L3Q) & CASCADE(TB1L71);
TB1L81Q = DFFE(TB1L81Q_lut_out, GLOBAL(LE1_outclock0), !DC1L92Q, , );


--KB1L8 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|_~257 at LC3_8_T3
--operation mode is normal

KB1L8 = KB1_CMD_WAIT & !NB1L81Q & TB1L81Q;


--KB1L4 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|_~98 at LC4_13_U3
--operation mode is normal

KB1L4 = YD1L26Q # NB1L81Q;


--N1L31 is flash_ADC:inst_flash_ADC|i134~56 at LC3_6_E3
--operation mode is normal

N1L31 = FLASH_AD_D[1] & (RE1_MASTERHWDATA[1] # !Y1L593) # !FLASH_AD_D[1] & Y1L593 & RE1_MASTERHWDATA[1];


--K1L98 is coinc:inst_coinc|i996~128 at LC5_1_U3
--operation mode is normal

K1L98 = K1L251 & (K1L47 # K1L37 & K1L361) # !K1L251 & K1L37 & K1L361;


--K1L09 is coinc:inst_coinc|i996~129 at LC9_2_U3
--operation mode is normal

K1L09 = K1L164Q # K1_i1161 & (K1L141 # K1L031);


--K1_LCATWD_atwd_a_enable_disc_old is coinc:inst_coinc|LCATWD_atwd_a_enable_disc_old at LC6_3_U3
--operation mode is normal

K1_LCATWD_atwd_a_enable_disc_old_lut_out = Y1_command_0_local[1] & (H1_atwd0_pong_enable # !Y1_command_0_local[15]) # !Y1_command_0_local[1] & H1_atwd0_pong_enable & Y1_command_0_local[15];
K1_LCATWD_atwd_a_enable_disc_old = DFFE(K1_LCATWD_atwd_a_enable_disc_old_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--C1L9 is atwd:atwd0|i24~9 at LC8_14_K3
--operation mode is normal

C1L9 = Y1L993 & (B1L54Q & FB1_i11 # !B1L54Q & RE1_MASTERHWDATA[1]) # !Y1L993 & FB1_i11;


--C2L9 is atwd:atwd1|i24~9 at LC7_9_E3
--operation mode is normal

C2L9 = Y1L993 & (B1L54Q & RE1_MASTERHWDATA[1] # !B1L54Q & FB2_i11) # !Y1L993 & FB2_i11;


--N1L21 is flash_ADC:inst_flash_ADC|i133~56 at LC7_16_G3
--operation mode is normal

N1L21 = Y1L593 & RE1_MASTERHWDATA[2] # !Y1L593 & FLASH_AD_D[2];


--FB1_i9 is atwd:atwd0|gray2bin:inst_gray2bin|i9 at LC8_6_N3
--operation mode is normal

FB1_i9 = CB1L51Q $ CB1L71Q $ CB1L61Q $ FB1_i6;


--C1L8 is atwd:atwd0|i23~9 at LC5_14_F3
--operation mode is normal

C1L8 = Y1L793 & RE1_MASTERHWDATA[2] # !Y1L793 & (CB1L41Q $ FB1_i9);


--FB2_i9 is atwd:atwd1|gray2bin:inst_gray2bin|i9 at LC1_10_E3
--operation mode is normal

FB2_i9 = CB2L71Q $ FB2_i6 $ CB2L51Q $ CB2L61Q;


--C2L8 is atwd:atwd1|i23~9 at LC1_11_E3
--operation mode is normal

C2L8 = Y1L004 & RE1_MASTERHWDATA[2] # !Y1L004 & (CB2L41Q $ FB2_i9);


--WB1_DATA_OK is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|DATA_OK at LC4_10_R4
--operation mode is normal

WB1_DATA_OK_lut_out = !YB1L7 & DC1L11Q & !DC1L92Q & WB1_BYTE0;
WB1_DATA_OK = DFFE(WB1_DATA_OK_lut_out, GLOBAL(LE1_outclock0), , , );


--LB1L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst36~29 at LC9_5_V4
--operation mode is normal

LB1L3 = WB1_DATA_OK & (!SC1_and_node[0][6] # !JB7_pre_out[15] # !JB7_pre_out[14]);


--LB1_inst44 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst44 at LC10_6_V4
--operation mode is normal

LB1_inst44_lut_out = Y1L6301Q;
LB1_inst44 = DFFE(LB1_inst44_lut_out, GLOBAL(LE1_outclock0), , , );


--Y1L6301Q is slaveregister:slaveregister_inst|rx_dpr_radr_stb~reg0 at LC3_1_I4
--operation mode is normal

Y1L6301Q_lut_out = Y1L293;
Y1L6301Q = DFFE(Y1L6301Q_lut_out, GLOBAL(LE1_outclock0), , , !V1L4Q);


--LB1_inst22 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst22 at LC10_5_V4
--operation mode is normal

LB1_inst22 = LB1L3 $ (Y1L6301Q & !LB1_inst44 & PC1L1);


--N1L11 is flash_ADC:inst_flash_ADC|i132~56 at LC3_14_G3
--operation mode is normal

N1L11 = FLASH_AD_D[3] & (RE1_MASTERHWDATA[3] # !Y1L593) # !FLASH_AD_D[3] & Y1L593 & RE1_MASTERHWDATA[3];


--C1L7 is atwd:atwd0|i22~9 at LC3_14_F3
--operation mode is normal

C1L7 = Y1L993 & (B1L54Q & FB1_i9 # !B1L54Q & RE1_MASTERHWDATA[3]) # !Y1L993 & FB1_i9;


--C2L7 is atwd:atwd1|i22~9 at LC6_9_E3
--operation mode is normal

C2L7 = Y1L993 & (B1L54Q & RE1_MASTERHWDATA[3] # !B1L54Q & FB2_i9) # !Y1L993 & FB2_i9;


--TB1L61 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|drreq_rcvd~32 at LC7_14_R4
--operation mode is normal

TB1L61 = TB1L01Q & WB1_CTRL_OK;


--TB1L02 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|idle_rcvd~16 at LC10_14_R4
--operation mode is normal

TB1L02 = TB1L2Q & TB1L3Q;


--N1L01 is flash_ADC:inst_flash_ADC|i131~56 at LC7_3_H3
--operation mode is normal

N1L01 = Y1L593 & RE1_MASTERHWDATA[4] # !Y1L593 & FLASH_AD_D[4];


--C1L6 is atwd:atwd0|i21~9 at LC9_6_E3
--operation mode is normal

C1L6 = Y1L993 & (B1L54Q & FB1_i8 # !B1L54Q & RE1_MASTERHWDATA[4]) # !Y1L993 & FB1_i8;


--C2L6 is atwd:atwd1|i21~9 at LC6_6_E3
--operation mode is normal

C2L6 = Y1L993 & (B1L54Q & RE1_MASTERHWDATA[4] # !B1L54Q & FB2_i8) # !Y1L993 & FB2_i8;


--N1L9 is flash_ADC:inst_flash_ADC|i130~56 at LC5_3_G3
--operation mode is normal

N1L9 = Y1L593 & RE1_MASTERHWDATA[5] # !Y1L593 & FLASH_AD_D[5];


--C1L5 is atwd:atwd0|i20~9 at LC2_6_N3
--operation mode is normal

C1L5 = Y1L793 & RE1_MASTERHWDATA[5] # !Y1L793 & (FB1_i6 $ CB1L71Q);


--C2L5 is atwd:atwd1|i20~9 at LC5_11_E3
--operation mode is normal

C2L5 = Y1L004 & RE1_MASTERHWDATA[5] # !Y1L004 & (FB2_i6 $ CB2L71Q);


--N1L8 is flash_ADC:inst_flash_ADC|i129~56 at LC5_3_E3
--operation mode is normal

N1L8 = FLASH_AD_D[6] & (RE1_MASTERHWDATA[6] # !Y1L593) # !FLASH_AD_D[6] & Y1L593 & RE1_MASTERHWDATA[6];


--C1L4 is atwd:atwd0|i19~9 at LC4_6_N3
--operation mode is normal

C1L4 = Y1L993 & (B1L54Q & FB1_i6 # !B1L54Q & RE1_MASTERHWDATA[6]) # !Y1L993 & FB1_i6;


--KB1L91 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|COM_ON~13 at LC9_4_H3
--operation mode is normal

KB1L91 = !KB1_DOM_REBOOT & KB1_COM_ON & !KB1_SYS_RESET;


--KB1L02 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|COM_ON~14 at LC10_3_H3
--operation mode is normal

KB1L02 = YD1L26Q & KB1_SND_IDLE;


--KB1_COM_OFF is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|COM_OFF at LC6_4_H3
--operation mode is normal

KB1_COM_OFF_lut_out = KB1L71 # KB1_COM_ON & (KB1_DOM_REBOOT # KB1_SYS_RESET);
KB1_COM_OFF = DFFE(KB1_COM_OFF_lut_out, GLOBAL(LE1_outclock0), , , );


--C2L4 is atwd:atwd1|i19~9 at LC7_16_L3
--operation mode is normal

C2L4 = Y1L993 & (B1L54Q & RE1_MASTERHWDATA[6] # !B1L54Q & FB2_i6) # !Y1L993 & FB2_i6;


--N1L7 is flash_ADC:inst_flash_ADC|i128~56 at LC5_4_E3
--operation mode is normal

N1L7 = FLASH_AD_D[7] & (RE1_MASTERHWDATA[7] # !Y1L593) # !FLASH_AD_D[7] & Y1L593 & RE1_MASTERHWDATA[7];


--FB1_i5 is atwd:atwd0|gray2bin:inst_gray2bin|i5 at LC2_7_N3
--operation mode is normal

FB1_i5 = CB1L02Q $ CB1L91Q $ CB1L12Q;


--C1L3 is atwd:atwd0|i18~9 at LC7_16_N3
--operation mode is normal

C1L3 = B1L54Q & FB1_i5 # !B1L54Q & (Y1L993 & RE1_MASTERHWDATA[7] # !Y1L993 & FB1_i5);


--FB2_i5 is atwd:atwd1|gray2bin:inst_gray2bin|i5 at LC6_14_E3
--operation mode is normal

FB2_i5 = CB2L91Q $ CB2L12Q $ CB2L02Q;


--C2L3 is atwd:atwd1|i18~9 at LC9_14_E3
--operation mode is normal

C2L3 = Y1L993 & (B1L54Q & RE1_MASTERHWDATA[7] # !B1L54Q & FB2_i5) # !Y1L993 & FB2_i5;


--N1L6 is flash_ADC:inst_flash_ADC|i127~56 at LC5_13_G3
--operation mode is normal

N1L6 = Y1L593 & RE1_MASTERHWDATA[8] # !Y1L593 & FLASH_AD_D[8];


--C1L2 is atwd:atwd0|i17~59 at LC3_8_N3
--operation mode is normal

C1L2 = Y1L793 & RE1_MASTERHWDATA[8] # !Y1L793 & (CB1L12Q $ CB1L02Q);


--DB2L01 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|i11~84 at LC6_11_N1
--operation mode is normal

DB2L01 = Y1_command_0_local[8] # !DB2_enable_LED_sig & Y1_command_0_local[11];


--H1_atwd1_pong_enable is atwd_ping_pong:inst_atwd_ping_pong|atwd1_pong_enable at LC6_11_J3
--operation mode is normal

H1_atwd1_pong_enable_lut_out = H1L9Q # H1L01Q & H1_atwd1_pong_enable;
H1_atwd1_pong_enable = DFFE(H1_atwd1_pong_enable_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--H1L31 is atwd_ping_pong:inst_atwd_ping_pong|i124~8 at LC7_5_G3
--operation mode is normal

H1L31 = Y1_command_0_local[9] & (H1_atwd1_pong_enable # !Y1_command_0_local[15]) # !Y1_command_0_local[9] & Y1_command_0_local[15] & H1_atwd1_pong_enable;


--C2L2 is atwd:atwd1|i17~59 at LC10_14_E3
--operation mode is normal

C2L2 = Y1L004 & RE1_MASTERHWDATA[8] # !Y1L004 & (CB2L02Q $ CB2L12Q);


--N1L5 is flash_ADC:inst_flash_ADC|i126~56 at LC8_6_E3
--operation mode is normal

N1L5 = FLASH_AD_D[9] & (RE1_MASTERHWDATA[9] # !Y1L593) # !FLASH_AD_D[9] & Y1L593 & RE1_MASTERHWDATA[9];


--K1L501 is coinc:inst_coinc|i1067~128 at LC3_7_Z3
--operation mode is normal

K1L501 = K1L37 & (K1L702 # K1L691 & K1L47) # !K1L37 & K1L691 & K1L47;


--K1L601 is coinc:inst_coinc|i1067~129 at LC9_6_G3
--operation mode is normal

K1L601 = K1L264Q # K1_i1165 & (K1L581 # K1L471);


--K1_LCATWD_atwd_b_enable_disc_old is coinc:inst_coinc|LCATWD_atwd_b_enable_disc_old at LC5_10_G3
--operation mode is normal

K1_LCATWD_atwd_b_enable_disc_old_lut_out = Y1_command_0_local[9] & (H1_atwd1_pong_enable # !Y1_command_0_local[15]) # !Y1_command_0_local[9] & Y1_command_0_local[15] & H1_atwd1_pong_enable;
K1_LCATWD_atwd_b_enable_disc_old = DFFE(K1_LCATWD_atwd_b_enable_disc_old_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--C1L1 is atwd:atwd0|i16~55 at LC5_4_J3
--operation mode is normal

C1L1 = Y1L993 & (B1L54Q & CB1L12Q # !B1L54Q & RE1_MASTERHWDATA[9]) # !Y1L993 & CB1L12Q;


--C2L1 is atwd:atwd1|i16~55 at LC5_14_E3
--operation mode is normal

C2L1 = Y1L993 & (B1L54Q & RE1_MASTERHWDATA[9] # !B1L54Q & CB2L12Q) # !Y1L993 & CB2L12Q;


--N1L51 is flash_ADC:inst_flash_ADC|i147~0 at LC3_16_D3
--operation mode is normal

N1L51 = RE1_MASTERHWDATA[10] & Y1L493 & !B1L84Q & Y1L393;


--C1L61 is atwd:atwd0|i42~0 at LC10_16_J3
--operation mode is normal

C1L61 = !B1L54Q & Y1L893 & B1L74Q & RE1_MASTERHWDATA[10];


--C2L61 is atwd:atwd1|i42~0 at LC5_3_I3
--operation mode is normal

C2L61 = Y1L893 & B1L54Q & B1L74Q & RE1_MASTERHWDATA[10];


--N1L02 is flash_ADC:inst_flash_ADC|i154~0 at LC6_16_D3
--operation mode is normal

N1L02 = RE1_MASTERHWDATA[11] & Y1L493 & !B1L84Q & Y1L393;


--C1L51 is atwd:atwd0|i41~0 at LC3_16_J3
--operation mode is normal

C1L51 = !B1L54Q & Y1L893 & B1L74Q & RE1_MASTERHWDATA[11];


--C2L51 is atwd:atwd1|i41~0 at LC7_3_I3
--operation mode is normal

C2L51 = Y1L893 & B1L54Q & B1L74Q & RE1_MASTERHWDATA[11];


--N1L91 is flash_ADC:inst_flash_ADC|i153~0 at LC4_16_D3
--operation mode is normal

N1L91 = RE1_MASTERHWDATA[12] & Y1L493 & !B1L84Q & Y1L393;


--C1L41 is atwd:atwd0|i40~0 at LC7_16_J3
--operation mode is normal

C1L41 = !B1L54Q & Y1L893 & B1L74Q & RE1_MASTERHWDATA[12];


--C2L41 is atwd:atwd1|i40~0 at LC6_3_I3
--operation mode is normal

C2L41 = Y1L893 & B1L54Q & B1L74Q & RE1_MASTERHWDATA[12];


--LB1_inst40[13] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[13] at LC7_9_A4
--operation mode is normal

LB1_inst40[13]_lut_out = JB8_q[13];
LB1_inst40[13] = DFFE(LB1_inst40[13]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , WB1_DCMD_SEQ1);


--N1L81 is flash_ADC:inst_flash_ADC|i152~0 at LC7_16_D3
--operation mode is normal

N1L81 = RE1_MASTERHWDATA[13] & Y1L493 & !B1L84Q & Y1L393;


--C1L31 is atwd:atwd0|i39~0 at LC6_16_F3
--operation mode is normal

C1L31 = B1L74Q & Y1L893 & !B1L54Q & RE1_MASTERHWDATA[13];


--C2L31 is atwd:atwd1|i39~0 at LC7_16_C3
--operation mode is normal

C2L31 = Y1L893 & B1L74Q & B1L54Q & RE1_MASTERHWDATA[13];


--LB1_inst40[14] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[14] at LC5_9_A4
--operation mode is normal

LB1_inst40[14]_lut_out = JB8_q[14];
LB1_inst40[14] = DFFE(LB1_inst40[14]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , WB1_DCMD_SEQ1);


--N1L71 is flash_ADC:inst_flash_ADC|i151~0 at LC6_5_H3
--operation mode is normal

N1L71 = RE1_MASTERHWDATA[14] & !B1L84Q & Y1L393 & Y1L493;


--C1L21 is atwd:atwd0|i38~0 at LC7_16_F3
--operation mode is normal

C1L21 = B1L74Q & Y1L893 & !B1L54Q & RE1_MASTERHWDATA[14];


--C2L21 is atwd:atwd1|i38~0 at LC6_16_C3
--operation mode is normal

C2L21 = Y1L893 & B1L74Q & B1L54Q & RE1_MASTERHWDATA[14];


--N1L61 is flash_ADC:inst_flash_ADC|i150~0 at LC3_5_H3
--operation mode is normal

N1L61 = RE1_MASTERHWDATA[15] & !B1L84Q & Y1L393 & Y1L493;


--LB1_inst40[15] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|inst40[15] at LC9_9_A4
--operation mode is normal

LB1_inst40[15]_lut_out = JB8_q[15];
LB1_inst40[15] = DFFE(LB1_inst40[15]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , WB1_DCMD_SEQ1);


--C1L11 is atwd:atwd0|i37~0 at LC3_16_K3
--operation mode is normal

C1L11 = !B1L54Q & Y1L893 & B1L74Q & RE1_MASTERHWDATA[15];


--C2L11 is atwd:atwd1|i37~0 at LC6_7_C3
--operation mode is normal

C2L11 = Y1L893 & B1L74Q & B1L54Q & RE1_MASTERHWDATA[15];


--B1L92 is ahb_slave:ahb_slave_inst|i~8147 at LC10_15_A2
--operation mode is normal

B1L92 = !B1L35Q & (RE1_MASTERHTRANS[0] # RE1_MASTERHTRANS[1]);


--B1L03 is ahb_slave:ahb_slave_inst|i~8148 at LC9_15_A2
--operation mode is normal

B1L03 = B1L43Q & (RE1_MASTERHTRANS[0] # !RE1_MASTERHTRANS[1]);


--TB1L8 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|ctrl_msg~3 at LC2_4_R4
--operation mode is normal

TB1L8 = DC1L01Q & WB1_MTYPE_LEN1;


--DC1L4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~881 at LC7_5_R4
--operation mode is normal

DC1L4 = HC1_dffs[5] & HC1_dffs[6] & !HC1_dffs[4];


--TB1L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|ctrl_msg~41 at LC6_5_R4
--operation mode is normal

TB1L9 = TB1L8 & DC1L4 & (A_nB $ !HC1_dffs[7]);


--KB1L13 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|REC_PULSE~11 at LC8_15_T3
--operation mode is normal

KB1L13 = !DC1L92Q & KB1_REC_PULSE & !HD1L5Q;


--TB1L22Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|idle_rcvd~reg at LC6_15_R4
--operation mode is normal

TB1L22Q_lut_out = TB1L2Q & TB1L3Q & TB1L91;
TB1L22Q = DFFE(TB1L22Q_lut_out, GLOBAL(LE1_outclock0), !DC1L92Q, , );


--KB1L44 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SND_IDLE~60 at LC3_1_V3
--operation mode is normal

KB1L44 = TB1L22Q & (KB1_CMD_WAIT # !YD1L26Q & KB1_SND_IDLE) # !TB1L22Q & !YD1L26Q & KB1_SND_IDLE;


--KB1L5 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|_~108 at LC4_16_R4
--operation mode is normal

KB1L5 = KB1_SND_MRNB & !YD1L26Q & !NB1L81Q;


--TB1L1Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|bfstat_rcvd~reg at LC9_15_R4
--operation mode is normal

TB1L1Q_lut_out = !TB1L2Q & !TB1L3Q & TB1L91;
TB1L1Q = DFFE(TB1L1Q_lut_out, GLOBAL(LE1_outclock0), !DC1L92Q, , );


--KB1L74 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|SND_MRWB~28 at LC9_16_R4
--operation mode is normal

KB1L74 = KB1_CMD_WAIT & !NB1L81Q & (WB1_DATA_OK # TB1L1Q);


--KB1L6 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|_~117 at LC10_16_R4
--operation mode is normal

KB1L6 = KB1_SND_MRWB & !YD1L26Q & !NB1L81Q;


--KB1L1 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|_~82 at LC8_8_R3
--operation mode is normal

KB1L1 = !YD1L26Q & KB1_SND_DRAND & !NB1L81Q;


--TB1L32Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|idreq_rcvd~reg at LC10_15_R4
--operation mode is normal

TB1L32Q_lut_out = TB1L02 & !TB1L4Q & TB1L61 & !TB1L6Q;
TB1L32Q = DFFE(TB1L32Q_lut_out, GLOBAL(LE1_outclock0), !DC1L92Q, , );


--MB1_inst9 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst9 at LC4_15_R4
--operation mode is normal

MB1_inst9_lut_out = Y1L792Q;
MB1_inst9 = DFFE(MB1_inst9_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--KB1L3 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|_~91 at LC8_15_R4
--operation mode is normal

KB1L3 = KB1_CMD_WAIT & TB1L32Q & !NB1L81Q & MB1_inst9;


--KB1L7 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|_~125 at LC3_15_T3
--operation mode is normal

KB1L7 = !NB1L81Q & KB1_SND_TC_DAT & !YD1L26Q;


--NB1L71 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|RES~78 at LC1_9_U2
--operation mode is normal

NB1L71 = JB12_sload_path[5] & JB12_sload_path[6] & JB12_sload_path[7] & JB12_sload_path[4];


--DC1L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~882 at LC6_8_R4
--operation mode is normal

DC1L5 = HC1_dffs[3] & !HC1_dffs[5] & HC1_dffs[4] & !HC1_dffs[1];


--YB1_crc32_en is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32_en at LC6_10_R4
--operation mode is normal

YB1_crc32_en_lut_out = !WB1_STF_WAIT & YB1L34Q & !WB1_START;
YB1_crc32_en = DFFE(YB1_crc32_en_lut_out, GLOBAL(LE1_outclock0), , , !KB1L72);


--WB1L61 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|crc_init~233 at LC8_10_R4
--operation mode is normal

WB1L61 = !WB1_STF_WAIT & !WB1_START;


--TC1_i16 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i16 at LC9_13_W4
--operation mode is normal

TC1_i16 = TC1_SRG[31] $ TC1_SRG[22];


--TC1_i17 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i17 at LC3_11_W4
--operation mode is normal

TC1_i17 = TC1_SRG[31] $ TC1_SRG[25];


--TC1_i15 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i15 at LC6_8_W4
--operation mode is normal

TC1_i15 = TC1_SRG[21] $ TC1_SRG[31];


--TC1_i14 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i14 at LC8_8_W4
--operation mode is normal

TC1_i14 = TC1_SRG[31] $ TC1_SRG[15];


--TC1_i12 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i12 at LC6_11_W4
--operation mode is normal

TC1_i12 = TC1_SRG[31] $ TC1_SRG[10];


--TC1_i13 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i13 at LC5_11_W4
--operation mode is normal

TC1_i13 = TC1_SRG[31] $ TC1_SRG[11];


--TC1_i9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i9 at LC3_16_W4
--operation mode is normal

TC1_i9 = TC1_SRG[6] $ TC1_SRG[31];


--TC1_i10 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i10 at LC6_16_W4
--operation mode is normal

TC1_i10 = TC1_SRG[7] $ TC1_SRG[31];


--TC1_i11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i11 at LC10_16_W4
--operation mode is normal

TC1_i11 = TC1_SRG[9] $ TC1_SRG[31];


--TC1_i7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i7 at LC3_15_W4
--operation mode is normal

TC1_i7 = TC1_SRG[3] $ TC1_SRG[31];


--TC1_i8 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i8 at LC10_15_W4
--operation mode is normal

TC1_i8 = TC1_SRG[4] $ TC1_SRG[31];


--YB1_crc32_data is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32_data at LC5_14_W4
--operation mode is normal

YB1_crc32_data_lut_out = YB1_srg[7];
YB1_crc32_data = DFFE(YB1_crc32_data_lut_out, GLOBAL(LE1_outclock0), , , !KB1L72);


--TC1_i4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i4 at LC7_14_W4
--operation mode is normal

TC1_i4 = TC1_SRG[31] $ YB1_crc32_data;


--TC1_i5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i5 at LC9_14_W4
--operation mode is normal

TC1_i5 = TC1_SRG[0] $ TC1_SRG[31];


--TC1_i6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|crc32:inst_crc32|i6 at LC10_14_W4
--operation mode is normal

TC1_i6 = TC1_SRG[31] $ TC1_SRG[1];


--UD1L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|_~208 at LC9_7_R4
--operation mode is normal

UD1L1 = !JB31_pre_out[4] & !JB31_pre_out[6] & !JB31_pre_out[7] & !JB31_pre_out[5];


--UD1L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|_~210 at LC10_7_R4
--operation mode is normal

UD1L2 = (!JB31_pre_out[3] & !JB31_pre_out[2] & !JB31_lsb & !JB31_pre_out[1]) & CASCADE(UD1L1);


--KB1L22 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|CRES_WAIT~16 at LC3_2_T3
--operation mode is normal

KB1L22 = !TB1L7Q & KB1_CRES_WAIT;


--KB1_PON is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|PON at LC9_2_T3
--operation mode is normal

KB1_PON_lut_out = NB1L81Q # KB1_PON & !JB23_sload_path[5];
KB1_PON = DFFE(KB1_PON_lut_out, GLOBAL(LE1_outclock0), , , );


--UD1L71 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|op_1~78 at LC8_6_R4
--operation mode is normal

UD1L71 = !JB31_pre_out[3] # !JB31_pre_out[1] # !JB31_pre_out[4] # !JB31_pre_out[2];


--UD1L81 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|op_1~79 at LC5_6_R4
--operation mode is normal

UD1L81 = !JB31_pre_out[5] & (UD1L71 # !JB31_lsb) # !JB31_pre_out[6];


--TB1_domlev_dn_rq_ is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|domlev_dn_rq_ at LC3_6_R4
--operation mode is normal

TB1_domlev_dn_rq__lut_out = HC1_dffs[6];
TB1_domlev_dn_rq_ = DFFE(TB1_domlev_dn_rq__lut_out, GLOBAL(LE1_outclock0), !DC1L92Q, , WB1L1);


--UD1L51 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_com_dac_ctrl:inst6|daclev_adj~82 at LC6_6_R4
--operation mode is normal

UD1L51 = (WB1_CTRL_OK & TB1_domlev_dn_rq_ & !JB31_pre_out[7]) & CASCADE(UD1L81);


--DE1L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|TX_UART:inst|_~178 at LC3_10_T3
--operation mode is normal

DE1L2 = DE1_TXCNT & (JB41_sload_path[0] # !JB41_sload_path[4] # !NC31L3);


--YD1_SEND_IDLE is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|SEND_IDLE at LC2_6_W3
--operation mode is normal

YD1_SEND_IDLE_lut_out = !YD1L26Q & (YD1_SEND_IDLE # KB1L43 # !YD1L2);
YD1_SEND_IDLE = DFFE(YD1_SEND_IDLE_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--YD1L3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1868 at LC10_6_W3
--operation mode is normal

YD1L3 = !YD1_SEND_IDLE & (KB1_SND_DRBT # !YD1L2 # !KB1L53);


--YD1_STF is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|STF at LC6_6_W3
--operation mode is normal

YD1_STF_lut_out = YD1L11 # !YD1_SEND_IDLE & (KB1L43 # !YD1L2);
YD1_STF = DFFE(YD1_STF_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--YD1_EOF is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|EOF at LC4_11_W3
--operation mode is normal

YD1_EOF_lut_out = YD1_CRC0 & (DE1L9Q # YD1_EOF) # !YD1_CRC0 & !DE1L9Q & YD1_EOF;
YD1_EOF = DFFE(YD1_EOF_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--YD1_CRC0 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|CRC0 at LC1_5_W3
--operation mode is normal

YD1_CRC0_lut_out = YD1_CRC1 & (YD1_CRC0 # DE1L9Q) # !YD1_CRC1 & YD1_CRC0 & !DE1L9Q;
YD1_CRC0 = DFFE(YD1_CRC0_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--YD1L4 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1869 at LC3_11_W3
--operation mode is normal

YD1L4 = YD1_CRC0 & !DE1L9Q & !YD1_EOF # !YD1_CRC0 & (DE1L9Q # !YD1_EOF);


--YD1_RXSHR8 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|RXSHR8 at LC5_12_W3
--operation mode is normal

YD1_RXSHR8_lut_out = YD1L21 # YD1_RXSHR8 & !JB91L9 & !JB81L8;
YD1_RXSHR8 = DFFE(YD1_RXSHR8_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--YD1L5 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1870 at LC6_9_W3
--operation mode is normal

YD1L5 = !JB91L9 & YD1_RXSHR8 & JB81L8;


--YD1_DCMD_SEQ1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|DCMD_SEQ1 at LC10_13_W3
--operation mode is normal

YD1_DCMD_SEQ1_lut_out = YD1_DCMD_SEQ1 & (YD1_PTYPE_SEQ0 # YD1L7 # !DE1L9Q) # !YD1_DCMD_SEQ1 & DE1L9Q & YD1_PTYPE_SEQ0;
YD1_DCMD_SEQ1 = DFFE(YD1_DCMD_SEQ1_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--YD1L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~390 at LC2_11_W3
--operation mode is normal

YD1L1 = KB1_SND_TC_DAT & DE1L9Q & YD1_DCMD_SEQ1;


--YD1L6 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1871 at LC3_10_W3
--operation mode is normal

YD1L6 = DE1L9Q & YD1_STF;


--YD1L79 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|PL_INC~41 at LC6_10_W3
--operation mode is normal

YD1L79 = KB1_SND_DAT & (SE1_portadataout[0] # SE1_portadataout[1]);


--YD1L14 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~185 at LC5_10_W3
--operation mode is normal

YD1L14 = YD1L1 # YD1L5 # !YD1L79 & YD1L6;


--YD1_TXSHR8 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|TXSHR8 at LC8_15_W3
--operation mode is normal

YD1_TXSHR8_lut_out = YD1L31 # YD1_TXSHR8 & !JB81L8 & !JB91L9;
YD1_TXSHR8 = DFFE(YD1_TXSHR8_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--YD1L24 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~186 at LC7_9_W3
--operation mode is normal

YD1L24 = JB91L9 & (YD1_RXSHR8 # YD1_TXSHR8) # !JB91L9 & YD1_TXSHR8 & JB81L8;


--YD1_TC_RX_TIME is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|TC_RX_TIME at LC9_10_W3
--operation mode is normal

YD1_TC_RX_TIME_lut_out = YD1L1 # YD1L5 # YD1_TC_RX_TIME & !DE1L9Q;
YD1_TC_RX_TIME = DFFE(YD1_TC_RX_TIME_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--YD1_TC_TX_TIME is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|TC_TX_TIME at LC3_13_W3
--operation mode is normal

YD1_TC_TX_TIME_lut_out = YD1L51 # YD1L41 # !DE1L9Q & YD1_TC_TX_TIME;
YD1_TC_TX_TIME = DFFE(YD1_TC_TX_TIME_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--YD1_TCWFM_H is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|TCWFM_H at LC9_7_W3
--operation mode is normal

YD1_TCWFM_H_lut_out = YD1_TCWFM_L;
YD1_TCWFM_H = DFFE(YD1_TCWFM_H_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , DE1L9Q);


--YD1L34 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~187 at LC9_13_W3
--operation mode is normal

YD1L34 = YD1_TC_RX_TIME # YD1_TCWFM_H # YD1_BYT3 # YD1_TC_TX_TIME;


--YD1L44 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~188 at LC4_8_W3
--operation mode is normal

YD1L44 = YD1L24 # !DE1L9Q & (YD1_CRC0 # YD1L34);


--YD1_MTYPE_LEN1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|MTYPE_LEN1 at LC6_11_W3
--operation mode is normal

YD1_MTYPE_LEN1_lut_out = YD1_LEN0;
YD1_MTYPE_LEN1 = DFFE(YD1_MTYPE_LEN1_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , DE1L9Q);


--YD1_CRC1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|CRC1 at LC7_4_W3
--operation mode is normal

YD1_CRC1_lut_out = YD1_CRC2;
YD1_CRC1 = DFFE(YD1_CRC1_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , DE1L9Q);


--YD1_TCWF_CHK is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|TCWF_CHK at LC3_8_W3
--operation mode is normal

YD1_TCWF_CHK_lut_out = YD1_TCWFM_WT;
YD1_TCWF_CHK = DFFE(YD1_TCWF_CHK_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--YD1L54 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~189 at LC10_8_W3
--operation mode is normal

YD1L54 = YD1_CRC1 # YD1_MTYPE_LEN1 # !JB9L41 & YD1_TCWF_CHK;


--YD1_LEN0 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|LEN0 at LC10_11_W3
--operation mode is normal

YD1_LEN0_lut_out = DE1L9Q & YD1_STF & !KB1_SND_DAT # !DE1L9Q & YD1_LEN0;
YD1_LEN0 = DFFE(YD1_LEN0_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--YD1_TCWFM_L is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|TCWFM_L at LC5_8_W3
--operation mode is normal

YD1_TCWFM_L_lut_out = YD1L61 # YD1L9 # JB91L9 & YD1_TXSHR8;
YD1_TCWFM_L = DFFE(YD1_TCWFM_L_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--YD1_CRC2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|CRC2 at LC4_4_W3
--operation mode is normal

YD1_CRC2_lut_out = YD1_CRC3;
YD1_CRC2 = DFFE(YD1_CRC2_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , DE1L9Q);


--YD1_BYT1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|BYT1 at LC8_2_W3
--operation mode is normal

YD1_BYT1_lut_out = DE1L9Q & YD1_BYT0 # !DE1L9Q & YD1_BYT1;
YD1_BYT1 = DFFE(YD1_BYT1_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--YD1L64 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~190 at LC1_10_W3
--operation mode is normal

YD1L64 = YD1_CRC2 # YD1_TCWFM_L # YD1_BYT1 # YD1_LEN0;


--YD1_PL_INC is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|PL_INC at LC7_10_W3
--operation mode is normal

YD1_PL_INC_lut_out = DE1L9Q & YD1_STF & !YD1L71 & KB1_SND_DAT;
YD1_PL_INC = DFFE(YD1_PL_INC_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--YD1_BYT0 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|BYT0 at LC8_10_W3
--operation mode is normal

YD1_BYT0_lut_out = YD1L82 # KB1_SND_DAT & YD1L71 & YD1L6;
YD1_BYT0 = DFFE(YD1_BYT0_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--YD1L74 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~191 at LC6_4_W3
--operation mode is normal

YD1L74 = YD1_PL_INC # YD1_BYT0 # YD1L55Q & !JB61L43;


--YD1L84 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|data_val~192 at LC9_9_W3
--operation mode is normal

YD1L84 = YD1L54 # YD1L74 # YD1L44 # YD1L64;


--YD1L7 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1872 at LC8_14_W3
--operation mode is normal

YD1L7 = !KB1_SND_DRBT & !KB1_SND_ID & !KB1_SND_TC_DAT & KB1L53;


--SD1L3Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|done~reg0 at LC5_16_S3
--operation mode is normal

SD1L3Q_lut_out = !YD1_STF & SD1L75Q;
SD1L3Q = DFFE(SD1L3Q_lut_out, GLOBAL(LE1_outclock0), , , !KB1_CLR_BUF);


--YD1L73Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|crc_last~reg at LC7_5_W3
--operation mode is normal

YD1L73Q_lut_out = YD1L83 # YD1L12 # JB91L9 & YD1_ID_SHR8;
YD1L73Q = DFFE(YD1L73Q_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--YD1L8 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1873 at LC6_5_W3
--operation mode is normal

YD1L8 = SD1L3Q & YD1L73Q;


--YD1L46 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~424 at LC1_13_W3
--operation mode is normal

YD1L46 = !YD1L8 & (DE1L9Q & !YD1L7 # !YD1_DCMD_SEQ1);


--NC31_aeb_out is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out at LC6_4_T3
--operation mode is normal

NC31_aeb_out = !JB41_sload_path[3] & !JB41_sload_path[2] & JB41_sload_path[0] & JB41_sload_path[1];


--YD1L9 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1874 at LC7_7_W3
--operation mode is normal

YD1L9 = !JB9L41 & YD1_TCWF_CHK;


--YD1L01 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1875 at LC6_8_W3
--operation mode is normal

YD1L01 = JB91L9 & YD1_TXSHR8;


--YD1_ID_BYTE is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|ID_BYTE at LC10_14_W3
--operation mode is normal

YD1_ID_BYTE_lut_out = YD1_ID_LOAD # YD1L22 # !DE1L9Q & YD1_ID_BYTE;
YD1_ID_BYTE = DFFE(YD1_ID_BYTE_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--YD1_ID_LOAD is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|ID_LOAD at LC2_14_W3
--operation mode is normal

YD1_ID_LOAD_lut_out = DE1L9Q & KB1_SND_ID & YD1_DCMD_SEQ1;
YD1_ID_LOAD = DFFE(YD1_ID_LOAD_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--YD1_ID_SHR8 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|ID_SHR8 at LC1_14_W3
--operation mode is normal

YD1_ID_SHR8_lut_out = YD1L32 # YD1_ID_SHR8 & !JB81L8 & !JB91L9;
YD1_ID_SHR8 = DFFE(YD1_ID_SHR8_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--YD1L39 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel4~78 at LC2_13_W3
--operation mode is normal

YD1L39 = YD1_ID_BYTE # YD1_ID_LOAD # !JB91L9 & YD1_ID_SHR8;


--YD1_TCWFM_WT is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|TCWFM_WT at LC2_7_W3
--operation mode is normal

YD1_TCWFM_WT_lut_out = YD1L011Q;
YD1_TCWFM_WT = DFFE(YD1_TCWFM_WT_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--YD1L011Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|tcwf_rd_next~reg at LC10_7_W3
--operation mode is normal

YD1L011Q_lut_out = YD1_TCWFM_H & DE1L9Q;
YD1L011Q = DFFE(YD1L011Q_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--YD1L49 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel4~79 at LC6_7_W3
--operation mode is normal

YD1L49 = YD1L011Q # YD1_TCWFM_L # YD1_TCWFM_H # YD1_TCWFM_WT;


--SD1L51 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~827 at LC3_9_R3
--operation mode is normal

SD1L51 = YD1L59Q & BD63L2 # !YD1L59Q & BD53L2;


--HC4_dffs[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[3] at LC9_9_R3
--operation mode is normal

HC4_dffs[3]_lut_out = HC4_dffs[4] & (SD1L61 # !DE1L9Q) # !HC4_dffs[4] & DE1L9Q & SD1L61;
HC4_dffs[3] = DFFE(HC4_dffs[3]_lut_out, GLOBAL(LE1_outclock0), DE1L7Q, , DE1L8Q);


--NC32_aeb_out is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out at LC4_7_T4
--operation mode is normal

NC32_aeb_out = NC02_aeb_out & NC91_aeb_out & NC12_aeb_out & NC22_aeb_out;


--NB1L3 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|_~105 at LC6_5_T4
--operation mode is normal

NB1L3 = !JB22_sload_path[2] & !JB22_sload_path[4] & JB22_sload_path[6] & JB22_sload_path[1];


--NB1L5 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|_~109 at LC10_5_T4
--operation mode is normal

NB1L5 = (NB1L3 & NB1L8 & NB1L7 & !JB22_sload_path[0]) & CASCADE(NB1L4);


--NB1L4 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|_~107 at LC9_5_T4
--operation mode is normal

NB1L4 = !JB22_sload_path[5] & !JB22_sload_path[3];


--HD1L9Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|sreg~34 at LC10_8_V3
--operation mode is normal

HD1L9Q_lut_out = UB1L51Q & (HD1L8Q # NC01_agb_out & HD1L9Q) # !UB1L51Q & NC01_agb_out & HD1L9Q;
HD1L9Q = DFFE(HD1L9Q_lut_out, GLOBAL(LE1_outclock0), !TB1L52Q, , );


--NB1L6 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|_~110 at LC3_5_T4
--operation mode is normal

NB1L6 = (JB22_sload_path[1] & KB1_SND_PULSE) & CASCADE(NB1L11);


--DB1_enable_LED_old is atwd:atwd0|atwd_trigger:inst_atwd_trigger|enable_LED_old at LC9_8_N1
--operation mode is normal

DB1_enable_LED_old_lut_out = Y1_command_0_local[3];
DB1_enable_LED_old = DFFE(DB1_enable_LED_old_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB1L412 is atwd:atwd0|atwd_control:inst_atwd_control|i~5774 at LC8_14_N3
--operation mode is normal

BB1L412 = BB1L652Q # BB1L362Q;


--BB1L512 is atwd:atwd0|atwd_control:inst_atwd_control|i~5775 at LC7_15_N3
--operation mode is normal

BB1L512 = !BB1L952Q & !BB1L162Q & !BB1L062Q & !BB1L852Q;


--BB1L84 is atwd:atwd0|atwd_control:inst_atwd_control|i~42 at LC9_14_N3
--operation mode is normal

BB1L84 = BB1L412 # BB1L452Q # !BB1L512 # !BB1L481;


--DB1L12 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|i~132 at LC3_14_F4
--operation mode is normal

DB1L12 = DB1_reset_trigger_cnt[11] & (Y1_command_4_local[13] # DB1_reset_trigger_cnt[9]) # !DB1_reset_trigger_cnt[11] & !Y1_command_4_local[13] & DB1_reset_trigger_cnt[9];


--DB1L22 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|i~133 at LC6_14_F4
--operation mode is normal

DB1L22 = Y1_command_4_local[12] & !Y1_command_4_local[13] & DB1_reset_trigger_cnt[10] # !Y1_command_4_local[12] & DB1L12;


--DB1L91 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|i~23 at LC9_14_F4
--operation mode is normal

DB1L91 = Y1_command_4_local[13] & (Y1_command_4_local[12] # DB1_reset_trigger_cnt[7]) # !Y1_command_4_local[13] & !Y1_command_4_local[12] & DB1_reset_trigger_cnt[5];


--DB1L02 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|i~24 at LC10_14_F4
--operation mode is normal

DB1L02 = DB1L91 & (DB1_reset_trigger_cnt[8] # !Y1_command_4_local[12]) # !DB1L91 & DB1_reset_trigger_cnt[6] & Y1_command_4_local[12];


--DB1L71 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|i~21 at LC4_13_F4
--operation mode is normal

DB1L71 = Y1_command_4_local[12] & (Y1_command_4_local[13] # DB1_reset_trigger_cnt[2]) # !Y1_command_4_local[12] & DB1_reset_trigger_cnt[1] & !Y1_command_4_local[13];


--DB1L81 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|i~22 at LC3_12_F4
--operation mode is normal

DB1L81 = DB1L71 & (DB1_reset_trigger_cnt[4] # !Y1_command_4_local[13]) # !DB1L71 & DB1_reset_trigger_cnt[3] & Y1_command_4_local[13];


--DB1L51 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|i~19 at LC3_9_F3
--operation mode is normal

DB1L51 = Y1_command_4_local[14] & (Y1_command_4_local[15] # DB1L02) # !Y1_command_4_local[14] & DB1L81 & !Y1_command_4_local[15];


--DB1L32 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|i~134 at LC3_13_F4
--operation mode is normal

DB1L32 = Y1_command_4_local[12] & !DB1_reset_trigger_cnt[0] & Y1_command_4_local[13];


--DB1L61 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|i~20 at LC9_9_F3
--operation mode is normal

DB1L61 = DB1L51 & (DB1L32 # !Y1_command_4_local[15]) # !DB1L51 & DB1L22 & Y1_command_4_local[15];


--DB1_launch_window_got_disc is atwd:atwd0|atwd_trigger:inst_atwd_trigger|launch_window_got_disc at LC7_15_N1
--operation mode is normal

DB1_launch_window_got_disc_lut_out = DB1_discFF;
DB1_launch_window_got_disc = DFFE(DB1_launch_window_got_disc_lut_out, GLOBAL(LE1_outclock1), , , );


--DB1_enable_disc_old is atwd:atwd0|atwd_trigger:inst_atwd_trigger|enable_disc_old at LC10_2_U3
--operation mode is normal

DB1_enable_disc_old_lut_out = H1_atwd0_pong_enable & (Y1_command_0_local[15] # Y1_command_0_local[1]) # !H1_atwd0_pong_enable & !Y1_command_0_local[15] & Y1_command_0_local[1];
DB1_enable_disc_old = DFFE(DB1_enable_disc_old_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--V1L2Q is ROC:inst_ROC|RST_state~11 at LC9_8_O2
--operation mode is normal

V1L2Q_lut_out = !V1L1Q;
V1L2Q = DFFE(V1L2Q_lut_out, GLOBAL(LE1_outclock0), , , );


--CB1L111 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3132 at LC3_15_Y4
--operation mode is normal

CB1L111 = !CB1L381Q & !CB1L081Q & !CB1L281Q & !CB1L971Q;


--BB1L612 is atwd:atwd0|atwd_control:inst_atwd_control|i~5776 at LC6_11_N3
--operation mode is normal

BB1L612 = BB1L162Q # BB1L062Q # !BB1L091 # !BB1L281;


--BB1L871 is atwd:atwd0|atwd_control:inst_atwd_control|i~653 at LC10_8_D3
--operation mode is normal

BB1L871 = BB1L25 & BB1L452Q;


--DB1_TriggerComplete_in_0 is atwd:atwd0|atwd_trigger:inst_atwd_trigger|TriggerComplete_in_0 at LC3_3_O3
--operation mode is normal

DB1_TriggerComplete_in_0_lut_out = !TriggerComplete_0;
DB1_TriggerComplete_in_0 = DFFE(DB1_TriggerComplete_in_0_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );


--BB1L94 is atwd:atwd0|atwd_control:inst_atwd_control|i~53 at LC2_15_N3
--operation mode is normal

BB1L94 = BB1L462Q # BB1L452Q # !BB1L512 # !BB1L091;


--CB1L62 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~2 at LC1_7_Y4
--operation mode is normal

CB1L62 = CB1L831 & CB1L731 & CB1L631 & CB1L931;

--CB1L041 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3194 at LC1_7_Y4
--operation mode is normal

CB1L041 = CB1L831 & CB1L731 & CB1L631 & CB1L931;


--CB1L211 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3134 at LC1_16_Y4
--operation mode is normal

CB1L211 = CB1L871Q # CB1L081Q & !CB1L62;


--CB1L771Q is atwd:atwd0|atwd_readout:inst_atwd_readout|state~20 at LC10_16_Y4
--operation mode is normal

CB1L771Q_lut_out = !CB1L381Q & (CB1L771Q # BB1L712Q);
CB1L771Q = DFFE(CB1L771Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );


--CB1_divide_cnt[0] is atwd:atwd0|atwd_readout:inst_atwd_readout|divide_cnt[0] at LC5_16_Y4
--operation mode is normal

CB1_divide_cnt[0]_lut_out = !CB1_rst_divide & !CB1_divide_cnt[0];
CB1_divide_cnt[0] = DFFE(CB1_divide_cnt[0]_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );


--CB1_rst_divide is atwd:atwd0|atwd_readout:inst_atwd_readout|rst_divide at LC10_15_Y4
--operation mode is normal

CB1_rst_divide_lut_out = CB1_rst_divide & (CB1L181Q # !CB1L111) # !CB1L771Q;
CB1_rst_divide = DFFE(CB1_rst_divide_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--BB2L512 is atwd:atwd1|atwd_control:inst_atwd_control|i~5752 at LC2_15_N1
--operation mode is normal

BB2L512 = BB2L462Q # BB2L852Q # BB2L952Q # BB2L362Q;


--BB2L84 is atwd:atwd1|atwd_control:inst_atwd_control|i~42 at LC7_16_N1
--operation mode is normal

BB2L84 = BB2L652Q # BB2L512 # !BB2L581 # !BB2L381;


--DB2_enable_LED_old is atwd:atwd1|atwd_trigger:inst_atwd_trigger|enable_LED_old at LC3_16_N1
--operation mode is normal

DB2_enable_LED_old_lut_out = Y1_command_0_local[11];
DB2_enable_LED_old = DFFE(DB2_enable_LED_old_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--DB2L91 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|i~23 at LC10_12_C4
--operation mode is normal

DB2L91 = Y1_command_4_local[13] & (Y1_command_4_local[12] # DB2_reset_trigger_cnt[7]) # !Y1_command_4_local[13] & !Y1_command_4_local[12] & DB2_reset_trigger_cnt[5];


--DB2L02 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|i~24 at LC4_12_C4
--operation mode is normal

DB2L02 = DB2L91 & (DB2_reset_trigger_cnt[8] # !Y1_command_4_local[12]) # !DB2L91 & DB2_reset_trigger_cnt[6] & Y1_command_4_local[12];


--DB2L12 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|i~120 at LC7_13_C4
--operation mode is normal

DB2L12 = DB2_reset_trigger_cnt[11] & (Y1_command_4_local[13] # DB2_reset_trigger_cnt[9]) # !DB2_reset_trigger_cnt[11] & !Y1_command_4_local[13] & DB2_reset_trigger_cnt[9];


--DB2L22 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|i~121 at LC8_12_C4
--operation mode is normal

DB2L22 = Y1_command_4_local[12] & !Y1_command_4_local[13] & DB2_reset_trigger_cnt[10] # !Y1_command_4_local[12] & DB2L12;


--DB2L71 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|i~21 at LC3_11_C4
--operation mode is normal

DB2L71 = Y1_command_4_local[12] & (Y1_command_4_local[13] # DB2_reset_trigger_cnt[2]) # !Y1_command_4_local[12] & !Y1_command_4_local[13] & DB2_reset_trigger_cnt[1];


--DB2L81 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|i~22 at LC1_11_C4
--operation mode is normal

DB2L81 = DB2L71 & (DB2_reset_trigger_cnt[4] # !Y1_command_4_local[13]) # !DB2L71 & Y1_command_4_local[13] & DB2_reset_trigger_cnt[3];


--DB2L51 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|i~19 at LC6_12_C4
--operation mode is normal

DB2L51 = Y1_command_4_local[15] & (Y1_command_4_local[14] # DB2L22) # !Y1_command_4_local[15] & !Y1_command_4_local[14] & DB2L81;


--DB2L32 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|i~122 at LC9_12_C4
--operation mode is normal

DB2L32 = Y1_command_4_local[12] & !DB2_reset_trigger_cnt[0] & Y1_command_4_local[13];


--DB2L61 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|i~20 at LC3_12_C4
--operation mode is normal

DB2L61 = DB2L51 & (DB2L32 # !Y1_command_4_local[14]) # !DB2L51 & DB2L02 & Y1_command_4_local[14];


--DB2_launch_window_got_disc is atwd:atwd1|atwd_trigger:inst_atwd_trigger|launch_window_got_disc at LC4_1_N1
--operation mode is normal

DB2_launch_window_got_disc_lut_out = DB2_discFF;
DB2_launch_window_got_disc = DFFE(DB2_launch_window_got_disc_lut_out, GLOBAL(LE1_outclock1), , , );


--DB2_enable_disc_old is atwd:atwd1|atwd_trigger:inst_atwd_trigger|enable_disc_old at LC6_1_G3
--operation mode is normal

DB2_enable_disc_old_lut_out = H1_atwd1_pong_enable & (Y1_command_0_local[15] # Y1_command_0_local[9]) # !H1_atwd1_pong_enable & !Y1_command_0_local[15] & Y1_command_0_local[9];
DB2_enable_disc_old = DFFE(DB2_enable_disc_old_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB2L111 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3132 at LC2_15_S4
--operation mode is normal

CB2L111 = !CB2L081Q & !CB2L381Q & !CB2L971Q & !CB2L281Q;


--BB2L612 is atwd:atwd1|atwd_control:inst_atwd_control|i~5753 at LC3_13_N1
--operation mode is normal

BB2L612 = BB2L162Q # BB2L262Q # !BB2L191 # !BB2L081;


--BB2L871 is atwd:atwd1|atwd_control:inst_atwd_control|i~653 at LC1_1_V1
--operation mode is normal

BB2L871 = BB2L652Q & BB2L25;


--DB2_TriggerComplete_in_0 is atwd:atwd1|atwd_trigger:inst_atwd_trigger|TriggerComplete_in_0 at LC3_9_N3
--operation mode is normal

DB2_TriggerComplete_in_0_lut_out = !TriggerComplete_1;
DB2_TriggerComplete_in_0 = DFFE(DB2_TriggerComplete_in_0_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );


--BB2L712 is atwd:atwd1|atwd_control:inst_atwd_control|i~5754 at LC2_14_N1
--operation mode is normal

BB2L712 = !BB2L162Q & !BB1L952Q & !BB2L262Q & !BB2L062Q;


--BB2L94 is atwd:atwd1|atwd_control:inst_atwd_control|i~53 at LC9_13_N1
--operation mode is normal

BB2L94 = BB2L562Q # BB2L652Q # !BB2L191 # !BB2L712;


--CB2L62 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~2 at LC4_16_S4
--operation mode is normal

CB2L62 = CB2L731 & CB2L931 & CB2L831 & CB2L631;

--CB2L041 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3194 at LC4_16_S4
--operation mode is normal

CB2L041 = CB2L731 & CB2L931 & CB2L831 & CB2L631;


--CB2L211 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3134 at LC5_15_S4
--operation mode is normal

CB2L211 = CB2L871Q # CB2L081Q & !CB2L62;


--CB2L771Q is atwd:atwd1|atwd_readout:inst_atwd_readout|state~20 at LC7_16_S4
--operation mode is normal

CB2L771Q_lut_out = !CB2L381Q & (CB2L771Q # BB2L812Q);
CB2L771Q = DFFE(CB2L771Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );


--CB2_divide_cnt[0] is atwd:atwd1|atwd_readout:inst_atwd_readout|divide_cnt[0] at LC3_15_S4
--operation mode is normal

CB2_divide_cnt[0]_lut_out = !CB2_rst_divide & !CB2_divide_cnt[0];
CB2_divide_cnt[0] = DFFE(CB2_divide_cnt[0]_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );


--CB2_rst_divide is atwd:atwd1|atwd_readout:inst_atwd_readout|rst_divide at LC8_15_S4
--operation mode is normal

CB2_rst_divide_lut_out = CB2_rst_divide & (CB2L181Q # !CB2L111) # !CB2L771Q;
CB2_rst_divide = DFFE(CB2_rst_divide_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--L1L76Q is fe_r2r:inst_fe_r2r|state~23 at LC5_7_S2
--operation mode is normal

L1L76Q_lut_out = Y1_command_0_local[30] & (L1L23 # L1L66Q & !L1L16);
L1L76Q = DFFE(L1L76Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--L1L66Q is fe_r2r:inst_fe_r2r|state~22 at LC2_7_S2
--operation mode is normal

L1L66Q_lut_out = Y1_command_0_local[30] & (L1L12 # L1L16 & L1L66Q);
L1L66Q = DFFE(L1L66Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--L1_i72 is fe_r2r:inst_fe_r2r|i72 at LC6_12_S2
--operation mode is normal

L1_i72 = L1L66Q # L1L76Q;


--L1L56Q is fe_r2r:inst_fe_r2r|state~21 at LC4_7_S2
--operation mode is normal

L1L56Q_lut_out = Y1_command_0_local[30] & (L1L52 # !L1L36 & !L1L46Q);
L1L56Q = DFFE(L1L56Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--L1L85 is fe_r2r:inst_fe_r2r|i~279 at LC3_11_S2
--operation mode is normal

L1L85 = !L1_cntp[1] & !L1_cntp[0] & !L1_cntp[2];


--L1L22 is fe_r2r:inst_fe_r2r|i92~173 at LC9_11_S2
--operation mode is normal

L1L22 = L1_cntp[3] & (L1_i72 # L1L56Q & !L1L85);


--L1L46Q is fe_r2r:inst_fe_r2r|state~20 at LC10_7_S2
--operation mode is normal

L1L46Q_lut_out = Y1_command_0_local[30] & !L1L93 & (L1L46Q # !L1L36);
L1L46Q = DFFE(L1L46Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--L1L32 is fe_r2r:inst_fe_r2r|i93~238 at LC10_12_S2
--operation mode is normal

L1L32 = L1_cntp[2] & (L1L66Q # L1L76Q);


--L1L73 is fe_r2r:inst_fe_r2r|i~2 at LC10_11_S2
--operation mode is normal

L1L73 = L1_cntp[1] # L1_cntp[2] # L1_cntp[0] # L1_cntp[3];


--L1L14 is fe_r2r:inst_fe_r2r|i~48 at LC8_11_S2
--operation mode is normal

L1L14 = L1_cntp[2] $ (L1_cntp[1] # L1_cntp[0]);


--L1L42 is fe_r2r:inst_fe_r2r|i93~239 at LC5_12_S2
--operation mode is normal

L1L42 = L1L32 # !L1L14 & L1L56Q & L1L73;


--L1L62 is fe_r2r:inst_fe_r2r|i94~224 at LC3_12_S2
--operation mode is normal

L1L62 = L1_cntp[1] & (L1L66Q # L1L76Q);


--L1L04 is fe_r2r:inst_fe_r2r|i~43 at LC4_11_S2
--operation mode is normal

L1L04 = L1_cntp[1] $ L1_cntp[0];


--L1L72 is fe_r2r:inst_fe_r2r|i94~225 at LC9_12_S2
--operation mode is normal

L1L72 = L1L62 # !L1L04 & L1L56Q & L1L73;


--L1L82 is fe_r2r:inst_fe_r2r|i95~160 at LC7_12_S2
--operation mode is normal

L1L82 = L1_cntp[0] & L1_i72 # !L1_cntp[0] & L1L56Q & L1L73;


--L1_i80 is fe_r2r:inst_fe_r2r|i80 at LC1_7_S2
--operation mode is normal

L1_i80 = L1L56Q # !L1L46Q;


--L1L95 is fe_r2r:inst_fe_r2r|i~280 at LC3_1_S2
--operation mode is normal

L1L95 = !L1_cntn[1] & !L1_cntn[2] & !L1_cntn[0];


--L1L92 is fe_r2r:inst_fe_r2r|i96~173 at LC1_2_S2
--operation mode is normal

L1L92 = L1_cntn[3] & (L1_i80 # L1L76Q & !L1L95);


--L1L03 is fe_r2r:inst_fe_r2r|i97~238 at LC6_8_S2
--operation mode is normal

L1L03 = L1_cntn[2] & (L1L56Q # !L1L46Q);


--L1L83 is fe_r2r:inst_fe_r2r|i~6 at LC7_8_S2
--operation mode is normal

L1L83 = L1_cntn[0] # L1_cntn[2] # L1_cntn[1] # L1_cntn[3];


--L1L34 is fe_r2r:inst_fe_r2r|i~68 at LC4_8_S2
--operation mode is normal

L1L34 = L1_cntn[2] $ (L1_cntn[0] # L1_cntn[1]);


--L1L13 is fe_r2r:inst_fe_r2r|i97~239 at LC9_7_S2
--operation mode is normal

L1L13 = L1L03 # L1L83 & L1L76Q & !L1L34;


--L1L33 is fe_r2r:inst_fe_r2r|i98~224 at LC9_8_S2
--operation mode is normal

L1L33 = L1_cntn[1] & (L1L56Q # !L1L46Q);


--L1L24 is fe_r2r:inst_fe_r2r|i~63 at LC3_8_S2
--operation mode is normal

L1L24 = L1_cntn[0] $ L1_cntn[1];


--L1L43 is fe_r2r:inst_fe_r2r|i98~225 at LC8_7_S2
--operation mode is normal

L1L43 = L1L33 # L1L83 & L1L76Q & !L1L24;


--L1L53 is fe_r2r:inst_fe_r2r|i99~160 at LC2_8_S2
--operation mode is normal

L1L53 = L1_cntn[0] & L1_i80 # !L1_cntn[0] & L1L76Q & L1L83;


--U1L34 is r2r:inst_r2r|i~1007 at LC10_4_B1
--operation mode is normal

U1L34 = U1_cnt[6] # !U1_cnt[3] # !U1_cnt[5] # !U1_cnt[4];


--U1L44 is r2r:inst_r2r|i~1008 at LC9_4_B1
--operation mode is normal

U1L44 = !U1_cnt[0] # !U1_cnt[2] # !U1_cnt[1];


--U1L9 is r2r:inst_r2r|i~0 at LC2_6_B1
--operation mode is normal

U1L9 = U1L34 # !U1_cnt[1] # !U1_cnt[0] # !U1_cnt[2];


--W1_LEDdelay[1] is single_led:inst_single_led|LEDdelay[1] at LC5_10_V1
--operation mode is normal

W1_LEDdelay[1]_lut_out = W1_LEDdelay[0];
W1_LEDdelay[1] = DFFE(W1_LEDdelay[1]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--K1_OneSPErst[2] is coinc:inst_coinc|OneSPErst[2] at LC5_16_W1
--operation mode is normal

K1_OneSPErst[2]_lut_out = !K1_OneSPErst[0] & K1_OneSPElatch;
K1_OneSPErst[2] = DFFE(K1_OneSPErst[2]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--K1_OneSPErst[1] is coinc:inst_coinc|OneSPErst[1] at LC6_16_W1
--operation mode is normal

K1_OneSPErst[1]_lut_out = K1_OneSPErst[2] & !K1_OneSPErst[0];
K1_OneSPErst[1] = DFFE(K1_OneSPErst[1]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--K1L6 is coinc:inst_coinc|atwd_coinc~220 at LC3_15_W1
--operation mode is normal

K1L6 = Y1_command_2_local[3] & !K1_OneSPErst[1] & !V1L4Q & K1_OneSPErst[2];


--K1L27 is coinc:inst_coinc|i692~0 at LC5_6_W1
--operation mode is normal

K1L27 = Y1_command_2_local[3] & !V1L4Q;


--K1L785 is coinc:inst_coinc|wait_cnt[31]~279 at LC8_4_W1
--operation mode is normal

K1L785 = !Y1_command_2_local[3] & (Y1_command_2_local[1] # Y1_command_2_local[0]);


--K1_wait_cnt[28] is coinc:inst_coinc|wait_cnt[28] at LC6_9_S1
--operation mode is normal

K1_wait_cnt[28]_lut_out = K1L244 & (K1_wait_cnt[28] # K1L344 & K1L462) # !K1L244 & K1L344 & K1L462;
K1_wait_cnt[28] = DFFE(K1_wait_cnt[28]_lut_out, GLOBAL(LE1_outclock0), , , K1L685);


--K1_wait_cnt[29] is coinc:inst_coinc|wait_cnt[29] at LC7_9_S1
--operation mode is normal

K1_wait_cnt[29]_lut_out = K1L244 & (K1_wait_cnt[29] # K1L344 & K1L662) # !K1L244 & K1L344 & K1L662;
K1_wait_cnt[29] = DFFE(K1_wait_cnt[29]_lut_out, GLOBAL(LE1_outclock0), , , K1L685);


--K1_wait_cnt[30] is coinc:inst_coinc|wait_cnt[30] at LC9_8_S1
--operation mode is normal

K1_wait_cnt[30]_lut_out = K1L862 & (K1L344 # K1_wait_cnt[30] & K1L244) # !K1L862 & K1_wait_cnt[30] & K1L244;
K1_wait_cnt[30] = DFFE(K1_wait_cnt[30]_lut_out, GLOBAL(LE1_outclock0), , , K1L685);


--K1_wait_cnt[31] is coinc:inst_coinc|wait_cnt[31] at LC8_8_S1
--operation mode is normal

K1_wait_cnt[31]_lut_out = K1L072 & (K1L344 # K1_wait_cnt[31] & K1L244) # !K1L072 & K1_wait_cnt[31] & K1L244;
K1_wait_cnt[31] = DFFE(K1_wait_cnt[31]_lut_out, GLOBAL(LE1_outclock0), , , K1L685);


--K1L224 is coinc:inst_coinc|i~2552 at LC3_9_S1
--operation mode is normal

K1L224 = K1_wait_cnt[31] # K1_wait_cnt[29] # K1_wait_cnt[30] # K1_wait_cnt[28];


--K1_wait_cnt[24] is coinc:inst_coinc|wait_cnt[24] at LC8_5_S1
--operation mode is normal

K1_wait_cnt[24]_lut_out = K1L344 & (K1L652 # K1_wait_cnt[24] & K1L244) # !K1L344 & K1_wait_cnt[24] & K1L244;
K1_wait_cnt[24] = DFFE(K1_wait_cnt[24]_lut_out, GLOBAL(LE1_outclock0), , , K1L685);


--K1_wait_cnt[25] is coinc:inst_coinc|wait_cnt[25] at LC3_14_S1
--operation mode is normal

K1_wait_cnt[25]_lut_out = K1L244 & (K1_wait_cnt[25] # K1L344 & K1L852) # !K1L244 & K1L344 & K1L852;
K1_wait_cnt[25] = DFFE(K1_wait_cnt[25]_lut_out, GLOBAL(LE1_outclock0), , , K1L685);


--K1_wait_cnt[26] is coinc:inst_coinc|wait_cnt[26] at LC9_9_S1
--operation mode is normal

K1_wait_cnt[26]_lut_out = K1L244 & (K1_wait_cnt[26] # K1L344 & K1L062) # !K1L244 & K1L344 & K1L062;
K1_wait_cnt[26] = DFFE(K1_wait_cnt[26]_lut_out, GLOBAL(LE1_outclock0), , , K1L685);


--K1_wait_cnt[27] is coinc:inst_coinc|wait_cnt[27] at LC5_9_S1
--operation mode is normal

K1_wait_cnt[27]_lut_out = K1L244 & (K1_wait_cnt[27] # K1L344 & K1L262) # !K1L244 & K1L344 & K1L262;
K1_wait_cnt[27] = DFFE(K1_wait_cnt[27]_lut_out, GLOBAL(LE1_outclock0), , , K1L685);


--K1L324 is coinc:inst_coinc|i~2553 at LC10_10_S1
--operation mode is normal

K1L324 = K1_wait_cnt[27] # K1_wait_cnt[24] # K1_wait_cnt[26] # K1_wait_cnt[25];


--K1_wait_cnt[20] is coinc:inst_coinc|wait_cnt[20] at LC3_7_S1
--operation mode is normal

K1_wait_cnt[20]_lut_out = K1_wait_cnt[20] & (K1L244 # K1L344 & K1L842) # !K1_wait_cnt[20] & K1L344 & K1L842;
K1_wait_cnt[20] = DFFE(K1_wait_cnt[20]_lut_out, GLOBAL(LE1_outclock0), , , K1L685);


--K1_wait_cnt[21] is coinc:inst_coinc|wait_cnt[21] at LC8_7_S1
--operation mode is normal

K1_wait_cnt[21]_lut_out = K1_wait_cnt[21] & (K1L244 # K1L344 & K1L052) # !K1_wait_cnt[21] & K1L344 & K1L052;
K1_wait_cnt[21] = DFFE(K1_wait_cnt[21]_lut_out, GLOBAL(LE1_outclock0), , , K1L685);


--K1_wait_cnt[22] is coinc:inst_coinc|wait_cnt[22] at LC5_7_S1
--operation mode is normal

K1_wait_cnt[22]_lut_out = K1_wait_cnt[22] & (K1L244 # K1L344 & K1L252) # !K1_wait_cnt[22] & K1L344 & K1L252;
K1_wait_cnt[22] = DFFE(K1_wait_cnt[22]_lut_out, GLOBAL(LE1_outclock0), , , K1L685);


--K1_wait_cnt[23] is coinc:inst_coinc|wait_cnt[23] at LC10_7_S1
--operation mode is normal

K1_wait_cnt[23]_lut_out = K1_wait_cnt[23] & (K1L244 # K1L344 & K1L452) # !K1_wait_cnt[23] & K1L344 & K1L452;
K1_wait_cnt[23] = DFFE(K1_wait_cnt[23]_lut_out, GLOBAL(LE1_outclock0), , , K1L685);


--K1L424 is coinc:inst_coinc|i~2554 at LC10_8_S1
--operation mode is normal

K1L424 = K1_wait_cnt[21] # K1_wait_cnt[22] # K1_wait_cnt[20] # K1_wait_cnt[23];


--K1_wait_cnt[16] is coinc:inst_coinc|wait_cnt[16] at LC6_7_S1
--operation mode is normal

K1_wait_cnt[16]_lut_out = K1_wait_cnt[16] & (K1L244 # K1L344 & K1L042) # !K1_wait_cnt[16] & K1L344 & K1L042;
K1_wait_cnt[16] = DFFE(K1_wait_cnt[16]_lut_out, GLOBAL(LE1_outclock0), , , K1L685);


--K1_wait_cnt[17] is coinc:inst_coinc|wait_cnt[17] at LC7_7_S1
--operation mode is normal

K1_wait_cnt[17]_lut_out = K1_wait_cnt[17] & (K1L244 # K1L344 & K1L242) # !K1_wait_cnt[17] & K1L344 & K1L242;
K1_wait_cnt[17] = DFFE(K1_wait_cnt[17]_lut_out, GLOBAL(LE1_outclock0), , , K1L685);


--K1_wait_cnt[18] is coinc:inst_coinc|wait_cnt[18] at LC2_7_S1
--operation mode is normal

K1_wait_cnt[18]_lut_out = K1_wait_cnt[18] & (K1L244 # K1L344 & K1L442) # !K1_wait_cnt[18] & K1L344 & K1L442;
K1_wait_cnt[18] = DFFE(K1_wait_cnt[18]_lut_out, GLOBAL(LE1_outclock0), , , K1L685);


--K1_wait_cnt[19] is coinc:inst_coinc|wait_cnt[19] at LC9_7_S1
--operation mode is normal

K1_wait_cnt[19]_lut_out = K1_wait_cnt[19] & (K1L244 # K1L642 & K1L344) # !K1_wait_cnt[19] & K1L642 & K1L344;
K1_wait_cnt[19] = DFFE(K1_wait_cnt[19]_lut_out, GLOBAL(LE1_outclock0), , , K1L685);


--K1L524 is coinc:inst_coinc|i~2555 at LC4_7_S1
--operation mode is normal

K1L524 = K1_wait_cnt[16] # K1_wait_cnt[17] # K1_wait_cnt[19] # K1_wait_cnt[18];


--K1L624 is coinc:inst_coinc|i~2556 at LC10_9_S1
--operation mode is normal

K1L624 = K1L524 # K1L324 # K1L424 # K1L224;


--K1_wait_cnt[12] is coinc:inst_coinc|wait_cnt[12] at LC3_5_S1
--operation mode is normal

K1_wait_cnt[12]_lut_out = K1_wait_cnt[12] & (K1L244 # K1L344 & K1L232) # !K1_wait_cnt[12] & K1L344 & K1L232;
K1_wait_cnt[12] = DFFE(K1_wait_cnt[12]_lut_out, GLOBAL(LE1_outclock0), , , K1L685);


--K1_wait_cnt[13] is coinc:inst_coinc|wait_cnt[13] at LC7_5_S1
--operation mode is normal

K1_wait_cnt[13]_lut_out = K1_wait_cnt[13] & (K1L244 # K1L344 & K1L432) # !K1_wait_cnt[13] & K1L344 & K1L432;
K1_wait_cnt[13] = DFFE(K1_wait_cnt[13]_lut_out, GLOBAL(LE1_outclock0), , , K1L685);


--K1_wait_cnt[14] is coinc:inst_coinc|wait_cnt[14] at LC6_5_S1
--operation mode is normal

K1_wait_cnt[14]_lut_out = K1_wait_cnt[14] & (K1L244 # K1L344 & K1L632) # !K1_wait_cnt[14] & K1L344 & K1L632;
K1_wait_cnt[14] = DFFE(K1_wait_cnt[14]_lut_out, GLOBAL(LE1_outclock0), , , K1L685);


--K1_wait_cnt[15] is coinc:inst_coinc|wait_cnt[15] at LC5_5_S1
--operation mode is normal

K1_wait_cnt[15]_lut_out = K1_wait_cnt[15] & (K1L244 # K1L832 & K1L344) # !K1_wait_cnt[15] & K1L832 & K1L344;
K1_wait_cnt[15] = DFFE(K1_wait_cnt[15]_lut_out, GLOBAL(LE1_outclock0), , , K1L685);


--K1L724 is coinc:inst_coinc|i~2557 at LC9_5_S1
--operation mode is normal

K1L724 = K1_wait_cnt[12] # K1_wait_cnt[13] # K1_wait_cnt[15] # K1_wait_cnt[14];


--K1_wait_cnt[8] is coinc:inst_coinc|wait_cnt[8] at LC9_3_S1
--operation mode is normal

K1_wait_cnt[8]_lut_out = K1L344 & (K1L422 # K1_wait_cnt[8] & K1L244) # !K1L344 & K1_wait_cnt[8] & K1L244;
K1_wait_cnt[8] = DFFE(K1_wait_cnt[8]_lut_out, GLOBAL(LE1_outclock0), , , K1L685);


--K1_wait_cnt[9] is coinc:inst_coinc|wait_cnt[9] at LC8_3_S1
--operation mode is normal

K1_wait_cnt[9]_lut_out = K1L344 & (K1L622 # K1_wait_cnt[9] & K1L244) # !K1L344 & K1_wait_cnt[9] & K1L244;
K1_wait_cnt[9] = DFFE(K1_wait_cnt[9]_lut_out, GLOBAL(LE1_outclock0), , , K1L685);


--K1_wait_cnt[10] is coinc:inst_coinc|wait_cnt[10] at LC8_9_S1
--operation mode is normal

K1_wait_cnt[10]_lut_out = K1L822 & (K1L344 # K1L244 & K1_wait_cnt[10]) # !K1L822 & K1L244 & K1_wait_cnt[10];
K1_wait_cnt[10] = DFFE(K1_wait_cnt[10]_lut_out, GLOBAL(LE1_outclock0), , , K1L685);


--K1_wait_cnt[11] is coinc:inst_coinc|wait_cnt[11] at LC10_5_S1
--operation mode is normal

K1_wait_cnt[11]_lut_out = K1_wait_cnt[11] & (K1L244 # K1L344 & K1L032) # !K1_wait_cnt[11] & K1L344 & K1L032;
K1_wait_cnt[11] = DFFE(K1_wait_cnt[11]_lut_out, GLOBAL(LE1_outclock0), , , K1L685);


--K1L824 is coinc:inst_coinc|i~2558 at LC7_3_S1
--operation mode is normal

K1L824 = K1_wait_cnt[11] # K1_wait_cnt[9] # K1_wait_cnt[10] # K1_wait_cnt[8];


--K1_wait_cnt[4] is coinc:inst_coinc|wait_cnt[4] at LC1_3_S1
--operation mode is normal

K1_wait_cnt[4]_lut_out = K1_wait_cnt[4] & (K1L244 # K1L612 & K1L344) # !K1_wait_cnt[4] & K1L612 & K1L344;
K1_wait_cnt[4] = DFFE(K1_wait_cnt[4]_lut_out, GLOBAL(LE1_outclock0), , , K1L685);


--K1_wait_cnt[5] is coinc:inst_coinc|wait_cnt[5] at LC4_3_S1
--operation mode is normal

K1_wait_cnt[5]_lut_out = K1_wait_cnt[5] & (K1L244 # K1L812 & K1L344) # !K1_wait_cnt[5] & K1L812 & K1L344;
K1_wait_cnt[5] = DFFE(K1_wait_cnt[5]_lut_out, GLOBAL(LE1_outclock0), , , K1L685);


--K1_wait_cnt[6] is coinc:inst_coinc|wait_cnt[6] at LC5_3_S1
--operation mode is normal

K1_wait_cnt[6]_lut_out = K1L344 & (K1L022 # K1_wait_cnt[6] & K1L244) # !K1L344 & K1_wait_cnt[6] & K1L244;
K1_wait_cnt[6] = DFFE(K1_wait_cnt[6]_lut_out, GLOBAL(LE1_outclock0), , , K1L685);


--K1_wait_cnt[7] is coinc:inst_coinc|wait_cnt[7] at LC10_3_S1
--operation mode is normal

K1_wait_cnt[7]_lut_out = K1L344 & (K1L222 # K1_wait_cnt[7] & K1L244) # !K1L344 & K1_wait_cnt[7] & K1L244;
K1_wait_cnt[7] = DFFE(K1_wait_cnt[7]_lut_out, GLOBAL(LE1_outclock0), , , K1L685);


--K1L924 is coinc:inst_coinc|i~2559 at LC6_3_S1
--operation mode is normal

K1L924 = K1_wait_cnt[5] # K1_wait_cnt[7] # K1_wait_cnt[4] # K1_wait_cnt[6];


--K1_wait_cnt[0] is coinc:inst_coinc|wait_cnt[0] at LC3_2_S1
--operation mode is normal

K1_wait_cnt[0]_lut_out = K1L802 & (K1L344 # K1_wait_cnt[0] & K1L244) # !K1L802 & K1_wait_cnt[0] & K1L244;
K1_wait_cnt[0] = DFFE(K1_wait_cnt[0]_lut_out, GLOBAL(LE1_outclock0), , , K1L685);


--K1_wait_cnt[1] is coinc:inst_coinc|wait_cnt[1] at LC2_2_S1
--operation mode is normal

K1_wait_cnt[1]_lut_out = K1L012 & (K1L344 # K1_wait_cnt[1] & K1L244) # !K1L012 & K1_wait_cnt[1] & K1L244;
K1_wait_cnt[1] = DFFE(K1_wait_cnt[1]_lut_out, GLOBAL(LE1_outclock0), , , K1L685);


--K1_wait_cnt[3] is coinc:inst_coinc|wait_cnt[3] at LC4_2_S1
--operation mode is normal

K1_wait_cnt[3]_lut_out = K1L412 & (K1L344 # K1L244 & K1_wait_cnt[3]) # !K1L412 & K1L244 & K1_wait_cnt[3];
K1_wait_cnt[3] = DFFE(K1_wait_cnt[3]_lut_out, GLOBAL(LE1_outclock0), , , K1L685);


--K1_wait_cnt[2] is coinc:inst_coinc|wait_cnt[2] at LC5_14_S1
--operation mode is normal

K1_wait_cnt[2]_lut_out = K1L911 # K1L444 # K1_wait_cnt[2] & K1L244;
K1_wait_cnt[2] = DFFE(K1_wait_cnt[2]_lut_out, GLOBAL(LE1_outclock0), , , K1L685);


--K1L034 is coinc:inst_coinc|i~2560 at LC4_1_S1
--operation mode is normal

K1L034 = K1_wait_cnt[1] # K1_wait_cnt[3] # K1_wait_cnt[0] # !K1_wait_cnt[2];


--K1L134 is coinc:inst_coinc|i~2561 at LC1_2_S1
--operation mode is normal

K1L134 = K1L724 # K1L924 # K1L034 # K1L824;


--K1L011 is coinc:inst_coinc|i~5 at LC3_15_S1
--operation mode is normal

K1L011 = K1L134 # K1L624;


--K1L155 is coinc:inst_coinc|state~490 at LC5_2_X1
--operation mode is normal

K1L155 = K1L945Q & (K1L134 # K1L624 # !K1L785);


--K1_cnt[28] is coinc:inst_coinc|cnt[28] at LC2_10_X1
--operation mode is normal

K1_cnt[28]_lut_out = K1_cnt[28] & (K1L544 # K1L723 & !K1L845Q) # !K1_cnt[28] & K1L723 & !K1L845Q;
K1_cnt[28] = DFFE(K1_cnt[28]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , K1L785);


--K1_cnt[29] is coinc:inst_coinc|cnt[29] at LC1_10_X1
--operation mode is normal

K1_cnt[29]_lut_out = K1_cnt[29] & (K1L544 # K1L923 & !K1L845Q) # !K1_cnt[29] & K1L923 & !K1L845Q;
K1_cnt[29] = DFFE(K1_cnt[29]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , K1L785);


--K1_cnt[30] is coinc:inst_coinc|cnt[30] at LC8_10_X1
--operation mode is normal

K1_cnt[30]_lut_out = K1_cnt[30] & (K1L544 # !K1L845Q & K1L133) # !K1_cnt[30] & !K1L845Q & K1L133;
K1_cnt[30] = DFFE(K1_cnt[30]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , K1L785);


--K1_cnt[31] is coinc:inst_coinc|cnt[31] at LC7_10_X1
--operation mode is normal

K1_cnt[31]_lut_out = K1_cnt[31] & (K1L544 # !K1L845Q & K1L333) # !K1_cnt[31] & !K1L845Q & K1L333;
K1_cnt[31] = DFFE(K1_cnt[31]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , K1L785);


--K1L234 is coinc:inst_coinc|i~2562 at LC7_9_X1
--operation mode is normal

K1L234 = K1_cnt[31] # K1_cnt[29] # K1_cnt[30] # K1_cnt[28];


--K1_cnt[24] is coinc:inst_coinc|cnt[24] at LC4_8_X1
--operation mode is normal

K1_cnt[24]_lut_out = K1L544 & (K1_cnt[24] # !K1L845Q & K1L913) # !K1L544 & !K1L845Q & K1L913;
K1_cnt[24] = DFFE(K1_cnt[24]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , K1L785);


--K1_cnt[25] is coinc:inst_coinc|cnt[25] at LC2_8_X1
--operation mode is normal

K1_cnt[25]_lut_out = K1_cnt[25] & (K1L544 # !K1L845Q & K1L123) # !K1_cnt[25] & !K1L845Q & K1L123;
K1_cnt[25] = DFFE(K1_cnt[25]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , K1L785);


--K1_cnt[26] is coinc:inst_coinc|cnt[26] at LC5_8_X1
--operation mode is normal

K1_cnt[26]_lut_out = K1L544 & (K1_cnt[26] # !K1L845Q & K1L323) # !K1L544 & !K1L845Q & K1L323;
K1_cnt[26] = DFFE(K1_cnt[26]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , K1L785);


--K1_cnt[27] is coinc:inst_coinc|cnt[27] at LC7_8_X1
--operation mode is normal

K1_cnt[27]_lut_out = K1L544 & (K1_cnt[27] # !K1L845Q & K1L523) # !K1L544 & !K1L845Q & K1L523;
K1_cnt[27] = DFFE(K1_cnt[27]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , K1L785);


--K1L334 is coinc:inst_coinc|i~2563 at LC8_8_X1
--operation mode is normal

K1L334 = K1_cnt[25] # K1_cnt[26] # K1_cnt[27] # K1_cnt[24];


--K1_cnt[20] is coinc:inst_coinc|cnt[20] at LC10_6_X1
--operation mode is normal

K1_cnt[20]_lut_out = K1L113 & (K1_cnt[20] & K1L544 # !K1L845Q) # !K1L113 & K1_cnt[20] & K1L544;
K1_cnt[20] = DFFE(K1_cnt[20]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , K1L785);


--K1_cnt[21] is coinc:inst_coinc|cnt[21] at LC1_6_X1
--operation mode is normal

K1_cnt[21]_lut_out = K1_cnt[21] & (K1L544 # !K1L845Q & K1L313) # !K1_cnt[21] & !K1L845Q & K1L313;
K1_cnt[21] = DFFE(K1_cnt[21]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , K1L785);


--K1_cnt[22] is coinc:inst_coinc|cnt[22] at LC9_6_X1
--operation mode is normal

K1_cnt[22]_lut_out = K1L544 & (K1_cnt[22] # !K1L845Q & K1L513) # !K1L544 & !K1L845Q & K1L513;
K1_cnt[22] = DFFE(K1_cnt[22]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , K1L785);


--K1_cnt[23] is coinc:inst_coinc|cnt[23] at LC2_6_X1
--operation mode is normal

K1_cnt[23]_lut_out = K1_cnt[23] & (K1L544 # !K1L845Q & K1L713) # !K1_cnt[23] & !K1L845Q & K1L713;
K1_cnt[23] = DFFE(K1_cnt[23]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , K1L785);


--K1L434 is coinc:inst_coinc|i~2564 at LC8_6_X1
--operation mode is normal

K1L434 = K1_cnt[21] # K1_cnt[22] # K1_cnt[23] # K1_cnt[20];


--K1_cnt[16] is coinc:inst_coinc|cnt[16] at LC10_10_X1
--operation mode is normal

K1_cnt[16]_lut_out = K1L303 & (K1_cnt[16] & K1L544 # !K1L845Q) # !K1L303 & K1_cnt[16] & K1L544;
K1_cnt[16] = DFFE(K1_cnt[16]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , K1L785);


--K1_cnt[17] is coinc:inst_coinc|cnt[17] at LC9_10_X1
--operation mode is normal

K1_cnt[17]_lut_out = K1L503 & (K1_cnt[17] & K1L544 # !K1L845Q) # !K1L503 & K1_cnt[17] & K1L544;
K1_cnt[17] = DFFE(K1_cnt[17]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , K1L785);


--K1_cnt[18] is coinc:inst_coinc|cnt[18] at LC9_8_X1
--operation mode is normal

K1_cnt[18]_lut_out = K1L544 & (K1_cnt[18] # !K1L845Q & K1L703) # !K1L544 & !K1L845Q & K1L703;
K1_cnt[18] = DFFE(K1_cnt[18]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , K1L785);


--K1_cnt[19] is coinc:inst_coinc|cnt[19] at LC10_8_X1
--operation mode is normal

K1_cnt[19]_lut_out = K1L544 & (K1_cnt[19] # !K1L845Q & K1L903) # !K1L544 & !K1L845Q & K1L903;
K1_cnt[19] = DFFE(K1_cnt[19]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , K1L785);


--K1L534 is coinc:inst_coinc|i~2565 at LC8_9_X1
--operation mode is normal

K1L534 = K1_cnt[19] # K1_cnt[16] # K1_cnt[18] # K1_cnt[17];


--K1L634 is coinc:inst_coinc|i~2566 at LC6_8_X1
--operation mode is normal

K1L634 = K1L334 # K1L234 # K1L434 # K1L534;


--K1_cnt[12] is coinc:inst_coinc|cnt[12] at LC3_6_X1
--operation mode is normal

K1_cnt[12]_lut_out = K1L845Q & K1L544 & K1_cnt[12] # !K1L845Q & (K1L592 # K1L544 & K1_cnt[12]);
K1_cnt[12] = DFFE(K1_cnt[12]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , K1L785);


--K1_cnt[13] is coinc:inst_coinc|cnt[13] at LC4_6_X1
--operation mode is normal

K1_cnt[13]_lut_out = K1_cnt[13] & (K1L544 # !K1L845Q & K1L792) # !K1_cnt[13] & !K1L845Q & K1L792;
K1_cnt[13] = DFFE(K1_cnt[13]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , K1L785);


--K1_cnt[14] is coinc:inst_coinc|cnt[14] at LC6_6_X1
--operation mode is normal

K1_cnt[14]_lut_out = K1_cnt[14] & (K1L544 # !K1L845Q & K1L992) # !K1_cnt[14] & !K1L845Q & K1L992;
K1_cnt[14] = DFFE(K1_cnt[14]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , K1L785);


--K1_cnt[15] is coinc:inst_coinc|cnt[15] at LC5_6_X1
--operation mode is normal

K1_cnt[15]_lut_out = K1_cnt[15] & (K1L544 # K1L103 & !K1L845Q) # !K1_cnt[15] & K1L103 & !K1L845Q;
K1_cnt[15] = DFFE(K1_cnt[15]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , K1L785);


--K1L734 is coinc:inst_coinc|i~2567 at LC7_6_X1
--operation mode is normal

K1L734 = K1_cnt[15] # K1_cnt[14] # K1_cnt[13] # K1_cnt[12];


--K1_cnt[11] is coinc:inst_coinc|cnt[11] at LC7_4_X1
--operation mode is normal

K1_cnt[11]_lut_out = K1L544 & (K1_cnt[11] # !K1L845Q & K1L392) # !K1L544 & !K1L845Q & K1L392;
K1_cnt[11] = DFFE(K1_cnt[11]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , K1L785);


--K1_cnt[8] is coinc:inst_coinc|cnt[8] at LC9_4_X1
--operation mode is normal

K1_cnt[8]_lut_out = K1L544 & (K1_cnt[8] # !K1L845Q & K1L782) # !K1L544 & !K1L845Q & K1L782;
K1_cnt[8] = DFFE(K1_cnt[8]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , K1L785);


--K1_cnt[9] is coinc:inst_coinc|cnt[9] at LC10_4_X1
--operation mode is normal

K1_cnt[9]_lut_out = K1L544 & (K1_cnt[9] # !K1L845Q & K1L982) # !K1L544 & !K1L845Q & K1L982;
K1_cnt[9] = DFFE(K1_cnt[9]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , K1L785);


--K1_cnt[10] is coinc:inst_coinc|cnt[10] at LC8_4_X1
--operation mode is normal

K1_cnt[10]_lut_out = K1L544 & (K1_cnt[10] # !K1L845Q & K1L192) # !K1L544 & !K1L845Q & K1L192;
K1_cnt[10] = DFFE(K1_cnt[10]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , K1L785);


--K1L834 is coinc:inst_coinc|i~2568 at LC6_4_X1
--operation mode is normal

K1L834 = K1_cnt[11] # !K1_cnt[8] # !K1_cnt[9] # !K1_cnt[10];


--K1_cnt[5] is coinc:inst_coinc|cnt[5] at LC3_3_X1
--operation mode is normal

K1_cnt[5]_lut_out = K1L845Q & K1L544 & K1_cnt[5] # !K1L845Q & (K1L182 # K1L544 & K1_cnt[5]);
K1_cnt[5] = DFFE(K1_cnt[5]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , K1L785);


--K1_cnt[4] is coinc:inst_coinc|cnt[4] at LC4_3_X1
--operation mode is normal

K1_cnt[4]_lut_out = K1_cnt[4] & (K1L544 # !K1L845Q & K1L972) # !K1_cnt[4] & !K1L845Q & K1L972;
K1_cnt[4] = DFFE(K1_cnt[4]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , K1L785);


--K1_cnt[6] is coinc:inst_coinc|cnt[6] at LC4_4_X1
--operation mode is normal

K1_cnt[6]_lut_out = K1L544 & (K1_cnt[6] # !K1L845Q & K1L382) # !K1L544 & !K1L845Q & K1L382;
K1_cnt[6] = DFFE(K1_cnt[6]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , K1L785);


--K1_cnt[7] is coinc:inst_coinc|cnt[7] at LC5_4_X1
--operation mode is normal

K1_cnt[7]_lut_out = K1L544 & (K1_cnt[7] # !K1L845Q & K1L582) # !K1L544 & !K1L845Q & K1L582;
K1_cnt[7] = DFFE(K1_cnt[7]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , K1L785);


--K1L934 is coinc:inst_coinc|i~2569 at LC2_3_X1
--operation mode is normal

K1L934 = K1_cnt[5] # !K1_cnt[4] # !K1_cnt[6] # !K1_cnt[7];


--K1_cnt[0] is coinc:inst_coinc|cnt[0] at LC6_2_X1
--operation mode is normal

K1_cnt[0]_lut_out = K1_cnt[0] & (K1L544 # !K1L845Q & K1L172) # !K1_cnt[0] & !K1L845Q & K1L172;
K1_cnt[0] = DFFE(K1_cnt[0]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , K1L785);


--K1_cnt[1] is coinc:inst_coinc|cnt[1] at LC1_3_X1
--operation mode is normal

K1_cnt[1]_lut_out = K1L544 & (K1_cnt[1] # !K1L845Q & K1L372) # !K1L544 & !K1L845Q & K1L372;
K1_cnt[1] = DFFE(K1_cnt[1]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , K1L785);


--K1_cnt[2] is coinc:inst_coinc|cnt[2] at LC9_2_X1
--operation mode is normal

K1_cnt[2]_lut_out = K1L544 & (K1_cnt[2] # !K1L845Q & K1L572) # !K1L544 & !K1L845Q & K1L572;
K1_cnt[2] = DFFE(K1_cnt[2]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , K1L785);


--K1_cnt[3] is coinc:inst_coinc|cnt[3] at LC10_2_X1
--operation mode is normal

K1_cnt[3]_lut_out = K1_cnt[3] & (K1L544 # !K1L845Q & K1L772) # !K1_cnt[3] & !K1L845Q & K1L772;
K1_cnt[3] = DFFE(K1_cnt[3]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , K1L785);


--K1L044 is coinc:inst_coinc|i~2570 at LC3_2_X1
--operation mode is normal

K1L044 = K1_cnt[0] # K1_cnt[2] # K1_cnt[3] # K1_cnt[1];


--K1L144 is coinc:inst_coinc|i~2571 at LC7_2_X1
--operation mode is normal

K1L144 = K1L834 # K1L934 # K1L734 # K1L044;


--K1L901 is coinc:inst_coinc|i~3 at LC1_8_X1
--operation mode is normal

K1L901 = K1L634 # K1L144;


--K1L845Q is coinc:inst_coinc|state~20 at LC6_1_X1
--operation mode is normal

K1L845Q_lut_out = !K1L255 & (K1L845Q # !K1L901 & K1L785);
K1L845Q = DFFE(K1L845Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--K1L754 is coinc:inst_coinc|last_down_pol~29 at LC5_4_W1
--operation mode is normal

K1L754 = Y1_command_2_local[1] & !Y1_command_2_local[3] & (!K1_last_down # !Y1_command_2_local[0]);


--K1L654 is coinc:inst_coinc|last_down_pol~0 at LC5_15_S1
--operation mode is normal

K1L654 = K1L754 & !K1L624 & K1L055Q & !K1L134;


--K1L5Q is coinc:inst_coinc|atwd_coinc~12 at LC3_5_W1
--operation mode is normal

K1L5Q_lut_out = Y1_command_2_local[3] & (V1L4Q & K1L5Q # !V1L4Q & K1L4Q) # !Y1_command_2_local[3] & K1L5Q;
K1L5Q = DFFE(K1L5Q_lut_out, GLOBAL(LE1_outclock0), , , );


--F1_LEDdelay[1] is flasher_board:flasher_board_inst|LEDdelay[1] at LC6_9_E1
--operation mode is normal

F1_LEDdelay[1]_lut_out = F1_LEDdelay[0];
F1_LEDdelay[1] = DFFE(F1_LEDdelay[1]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--K1_LC_down_b_rst[2] is coinc:inst_coinc|LC_down_b_rst[2] at LC5_7_J1
--operation mode is normal

K1_LC_down_b_rst[2]_lut_out = K1_LC_down_b & !K1_LC_down_b_rst[0];
K1_LC_down_b_rst[2] = DFFE(K1_LC_down_b_rst[2]_lut_out, GLOBAL(LE1_outclock0), , , !V1L4Q);


--K1_LC_down_a_rst[2] is coinc:inst_coinc|LC_down_a_rst[2] at LC5_9_J1
--operation mode is normal

K1_LC_down_a_rst[2]_lut_out = K1_LC_down_a & !K1_LC_down_a_rst[0];
K1_LC_down_a_rst[2] = DFFE(K1_LC_down_a_rst[2]_lut_out, GLOBAL(LE1_outclock0), , , !V1L4Q);


--K1_LC_up_b_rst[2] is coinc:inst_coinc|LC_up_b_rst[2] at LC6_4_O2
--operation mode is normal

K1_LC_up_b_rst[2]_lut_out = K1_LC_up_b & !K1_LC_up_b_rst[0];
K1_LC_up_b_rst[2] = DFFE(K1_LC_up_b_rst[2]_lut_out, GLOBAL(LE1_outclock0), , , !V1L4Q);


--K1_LC_up_a_rst[2] is coinc:inst_coinc|LC_up_a_rst[2] at LC6_8_O2
--operation mode is normal

K1_LC_up_a_rst[2]_lut_out = K1_LC_up_a & !K1_LC_up_a_rst[0];
K1_LC_up_a_rst[2] = DFFE(K1_LC_up_a_rst[2]_lut_out, GLOBAL(LE1_outclock0), , , !V1L4Q);


--RC1L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|_~623 at LC10_9_Q3
--operation mode is normal

RC1L3 = !JB4_sload_path[1] & JB4_sload_path[3] & !JB4_sload_path[0];


--RC1L13Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|sreg~34 at LC3_12_Q3
--operation mode is normal

RC1L13Q_lut_out = RC1L03Q # RC1L13Q & (JB4_sload_path[2] # !RC1L3);
RC1L13Q = DFFE(RC1L13Q_lut_out, GLOBAL(LE1_outclock0), !KB1L72, , );


--DC1L81 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|RXSTOP~234 at LC10_14_P4
--operation mode is normal

DC1L81 = DC1L52Q & !RC1L72Q & (!JB2_sload_path[2] # !DC1L41);


--DC1_rxcteq9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|rxcteq9 at LC4_13_P4
--operation mode is normal

DC1_rxcteq9 = !JB2_sload_path[4] & !JB2_sload_path[2] & JB2_sload_path[3] & DC1L31;

--DC1L61 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|rxcteq9~21 at LC4_13_P4
--operation mode is normal

DC1L61 = !JB2_sload_path[4] & !JB2_sload_path[2] & JB2_sload_path[3] & DC1L31;


--DC1L82Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~42 at LC3_13_P4
--operation mode is normal

DC1L82Q_lut_out = DC1L91Q # DC1L62Q # DC1L82Q & !DC1_rxcteq9;
DC1L82Q = DFFE(DC1L82Q_lut_out, GLOBAL(LE1_outclock0), !KB1L72, , );


--KB1L52 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|DRREQ_WT~11 at LC10_15_T3
--operation mode is normal

KB1L52 = !TB1L81Q & KB1_DRREQ_WT;


--TB1L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|data_msg~48 at LC1_5_R4
--operation mode is normal

TB1L11 = TB1L8 & !DC1L4 & (A_nB $ !HC1_dffs[7]);


--WB1_CTR_ERR is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|CTR_ERR at LC10_11_R4
--operation mode is normal

WB1_CTR_ERR_lut_out = WB1_CTR_MSG & (DC1L92Q # DC1L11Q & WB1L81);
WB1_CTR_ERR = DFFE(WB1_CTR_ERR_lut_out, GLOBAL(LE1_outclock0), !NB1L81Q, , );


--WB1L72 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|IDLE~88 at LC7_12_R4
--operation mode is normal

WB1L72 = !TB1L01Q & !TB1L21Q # !DC1L01Q # !WB1_DCMD_SEQ1;


--WB1L82 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|IDLE~89 at LC2_11_R4
--operation mode is normal

WB1L82 = WB1_CTR_ERR # WB1_CRC_ERR # !WB1_IDLE & WB1L72;


--WB1_CTR_MSG is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|CTR_MSG at LC10_12_R4
--operation mode is normal

WB1_CTR_MSG_lut_out = WB1L1 & (WB1_CTR_MSG & WB1L2 # !WB1_IDLE) # !WB1L1 & WB1_CTR_MSG & WB1L2;
WB1_CTR_MSG = DFFE(WB1_CTR_MSG_lut_out, GLOBAL(LE1_outclock0), !NB1L81Q, , );


--WB1L92 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|IDLE~90 at LC7_11_R4
--operation mode is normal

WB1L92 = WB1_EOF_WAIT & (WB1_CTR_MSG # WB1_DAT_MSG & WB1_BYTE0) # !WB1_EOF_WAIT & WB1_DAT_MSG & WB1_BYTE0;


--WB1L53 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|STF_WAIT~73 at LC4_13_R4
--operation mode is normal

WB1L53 = WB1_CTRL_OK # WB1_STF_WAIT # WB1_DATA_OK;


--WB1L63 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|STF_WAIT~74 at LC1_12_R4
--operation mode is normal

WB1L63 = WB1L53 # !TB1L21Q & TB1L5 & !TB1L01Q;


--WB1L73 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|STF_WAIT~75 at LC1_11_R4
--operation mode is normal

WB1L73 = DC1L11Q & (WB1_BYTE0 # WB1_EOF_WAIT);


--WB1L83 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|STF_WAIT~76 at LC8_11_R4
--operation mode is normal

WB1L83 = WB1L63 # WB1L73 & (YB1L21 # YB1L71);


--DC1L22Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~34 at LC4_8_R4
--operation mode is normal

DC1L22Q_lut_out = DC1L1 & (DC1L6 # DC1L7 # !DC1L2);
DC1L22Q = DFFE(DC1L22Q_lut_out, GLOBAL(LE1_outclock0), !KB1L72, , );


--DC1L8 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|ctclr~16 at LC8_13_R4
--operation mode is normal

DC1L8 = DC1L01Q # DC1L22Q;


--DC1L72Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~40 at LC2_14_P4
--operation mode is normal

DC1L72Q_lut_out = !DC1_rxcteq5 & (DC1L72Q # DC1L32Q & RC1L72Q);
DC1L72Q = DFFE(DC1L72Q_lut_out, GLOBAL(LE1_outclock0), !KB1L72, , );


--DC1L32Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~35 at LC2_13_P4
--operation mode is normal

DC1L32Q_lut_out = DC1L71 # DC1L32Q & !RC1L72Q & !DC1_rxcteq5;
DC1L32Q = DFFE(DC1L32Q_lut_out, GLOBAL(LE1_outclock0), !KB1L72, , );


--YD1_BYT2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|BYT2 at LC10_3_W3
--operation mode is normal

YD1_BYT2_lut_out = YD1_BYT1;
YD1_BYT2 = DFFE(YD1_BYT2_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , DE1L9Q);


--B1L13 is ahb_slave:ahb_slave_inst|i~8153 at LC5_8_A1
--operation mode is normal

B1L13 = (RE1_MASTERHTRANS[0] & !B1L33Q # !RE1_MASTERHTRANS[0] & (RE1_MASTERHTRANS[1] & RE1_MASTERHWRITE # !RE1_MASTERHTRANS[1] & !B1L33Q)) & CASCADE(B1L2);


--Y1L869 is slaveregister:slaveregister_inst|i~15737 at LC8_13_A3
--operation mode is normal

Y1L869 = (!B1L53Q & !B1L63Q & !B1L93Q & Y1_com_ctrl_local[0]) & CASCADE(Y1L079);


--KB1L2 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|_~88 at LC5_8_R3
--operation mode is normal

KB1L2 = !YD1L26Q & KB1_SND_DRBT & !NB1L81Q;


--N1_i16 is flash_ADC:inst_flash_ADC|i16 at LC3_8_G3
--operation mode is normal

N1_i16 = !Y1_command_0_local[17] & !Y1_command_0_local[16];


--N1_disc is flash_ADC:inst_flash_ADC|disc at LC3_13_G3
--operation mode is normal

N1_disc_lut_out = VCC;
N1_disc = DFFE(N1_disc_lut_out, GLOBAL(OneSPE), Y1_command_0_local[17], , );


--N1L33 is flash_ADC:inst_flash_ADC|wraddress[0]~31 at LC10_8_G3
--operation mode is normal

N1L33 = !JB62_sload_path[9] & (Y1_command_0_local[16] # Y1_command_0_local[17] & N1_disc);


--N1_i18 is flash_ADC:inst_flash_ADC|i18 at LC5_8_G3
--operation mode is normal

N1_i18 = Y1_command_0_local[16] # N1_disc & Y1_command_0_local[17];


--CB1L11 is atwd:atwd0|atwd_readout:inst_atwd_readout|ATWD_D_gray[0]~19 at LC7_7_N3
--operation mode is normal

CB1L11 = CB1L971Q & !V1L4Q;


--CB1L311 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3139 at LC3_13_N3
--operation mode is normal

CB1L311 = !CB1L771Q & (CB1_addr_cnt[0] # !BB1L2Q);


--CB1L411 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3140 at LC9_16_Y4
--operation mode is normal

CB1L411 = CB1L081Q # CB1L281Q # CB1L871Q # CB1L381Q;


--CB1L511 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3141 at LC6_13_N3
--operation mode is normal

CB1L511 = CB1L311 # CB1_addr_cnt[0] & (CB1L411 # CB1L181Q);


--CB1L611 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3143 at LC5_13_P3
--operation mode is normal

CB1L611 = !CB1L771Q & (CB1_addr_cnt[1] # !BB1L2Q);


--CB1L711 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3144 at LC1_13_P3
--operation mode is normal

CB1L711 = CB1L611 # CB1_addr_cnt[1] & (CB1L411 # CB1L181Q);


--CB1L811 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3146 at LC4_13_P3
--operation mode is normal

CB1L811 = !CB1L771Q & (CB1_addr_cnt[2] # !BB1L2Q);


--CB1L911 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3147 at LC8_13_P3
--operation mode is normal

CB1L911 = CB1L811 # CB1_addr_cnt[2] & (CB1L411 # CB1L181Q);


--CB1L021 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3149 at LC9_12_P3
--operation mode is normal

CB1L021 = !CB1L771Q & (CB1_addr_cnt[3] # !BB1L2Q);


--CB1L121 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3150 at LC9_13_P3
--operation mode is normal

CB1L121 = CB1L021 # CB1_addr_cnt[3] & (CB1L411 # CB1L181Q);


--CB1L221 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3152 at LC5_12_P3
--operation mode is normal

CB1L221 = !CB1L771Q & (CB1_addr_cnt[4] # !BB1L2Q);


--CB1L321 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3153 at LC1_15_P3
--operation mode is normal

CB1L321 = CB1L221 # CB1_addr_cnt[4] & (CB1L411 # CB1L181Q);


--CB1L421 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3155 at LC2_15_P3
--operation mode is normal

CB1L421 = !CB1L771Q & (CB1_addr_cnt[5] # !BB1L2Q);


--CB1L521 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3156 at LC9_15_P3
--operation mode is normal

CB1L521 = CB1L421 # CB1_addr_cnt[5] & (CB1L411 # CB1L181Q);


--CB1L621 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3158 at LC3_12_P3
--operation mode is normal

CB1L621 = !CB1L771Q & (CB1_addr_cnt[6] # !BB1L2Q);


--CB1L721 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3159 at LC6_12_P3
--operation mode is normal

CB1L721 = CB1L621 # CB1_addr_cnt[6] & (CB1L411 # CB1L181Q);


--CB1L821 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3161 at LC1_16_P3
--operation mode is normal

CB1L821 = !CB1L771Q & (CB1_addr_cnt[7] # !BB1L2Q);


--CB1L921 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3162 at LC3_15_P3
--operation mode is normal

CB1L921 = CB1L821 # CB1_addr_cnt[7] & (CB1L411 # CB1L181Q);


--CB1L031 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3164 at LC3_16_P3
--operation mode is normal

CB1L031 = !CB1L771Q & (CB1_addr_cnt[8] # !BB1L2Q);


--CB1L131 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3165 at LC10_16_P3
--operation mode is normal

CB1L131 = CB1L031 # CB1_addr_cnt[8] & (CB1L181Q # CB1L411);


--P1_MultiSPE2 is hit_counter:inst_hit_counter|MultiSPE2 at LC5_8_Z1
--operation mode is normal

P1_MultiSPE2_lut_out = P1_MultiSPE1;
P1_MultiSPE2 = DFFE(P1_MultiSPE2_lut_out, GLOBAL(LE1_outclock0), , , !V1L4Q);


--P1_i19 is hit_counter:inst_hit_counter|i19 at LC6_8_Z1
--operation mode is normal

P1_i19 = !P1_MultiSPE2 & P1_MultiSPE1;


--P1L76 is hit_counter:inst_hit_counter|i~0 at LC9_2_M3
--operation mode is normal

P1L76 = !P1L27 & !P1L77;


--P1_OneSPE2 is hit_counter:inst_hit_counter|OneSPE2 at LC7_6_M4
--operation mode is normal

P1_OneSPE2_lut_out = P1_OneSPE1;
P1_OneSPE2 = DFFE(P1_OneSPE2_lut_out, GLOBAL(LE1_outclock0), , , !V1L4Q);


--P1_i38 is hit_counter:inst_hit_counter|i38 at LC6_6_M4
--operation mode is normal

P1_i38 = !P1_OneSPE2 & P1_OneSPE1;


--Q1_MultiSPE1 is hit_counter_ff:inst_hit_counter_ff|MultiSPE1 at LC9_2_C4
--operation mode is normal

Q1_MultiSPE1_lut_out = !Q1_MultiSPE0;
Q1_MultiSPE1 = DFFE(Q1_MultiSPE1_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Q1_MultiSPE2 is hit_counter_ff:inst_hit_counter_ff|MultiSPE2 at LC5_2_C4
--operation mode is normal

Q1_MultiSPE2_lut_out = !Q1_MultiSPE1;
Q1_MultiSPE2 = DFFE(Q1_MultiSPE2_lut_out, GLOBAL(LE1_outclock0), , , !V1L4Q);


--Q1_i19 is hit_counter_ff:inst_hit_counter_ff|i19 at LC7_2_C4
--operation mode is normal

Q1_i19 = !Q1_MultiSPE2 & !Q1_MultiSPE1;


--Q1L86 is hit_counter_ff:inst_hit_counter_ff|i~0 at LC10_9_B4
--operation mode is normal

Q1L86 = !Q1L09 & !Q1L58;


--Q1_OneSPE1 is hit_counter_ff:inst_hit_counter_ff|OneSPE1 at LC6_14_C4
--operation mode is normal

Q1_OneSPE1_lut_out = !Q1_OneSPE0;
Q1_OneSPE1 = DFFE(Q1_OneSPE1_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Q1_OneSPE2 is hit_counter_ff:inst_hit_counter_ff|OneSPE2 at LC3_14_C4
--operation mode is normal

Q1_OneSPE2_lut_out = !Q1_OneSPE1;
Q1_OneSPE2 = DFFE(Q1_OneSPE2_lut_out, GLOBAL(LE1_outclock0), , , !V1L4Q);


--Q1_i38 is hit_counter_ff:inst_hit_counter_ff|i38 at LC7_14_C4
--operation mode is normal

Q1_i38 = !Q1_OneSPE1 & !Q1_OneSPE2;


--Y1L481 is slaveregister:slaveregister_inst|command_4_local[3]~115 at LC4_1_F3
--operation mode is normal

Y1L481 = (B1L83Q & !B1L63Q & B1L93Q) & CASCADE(Y1L27);


--H1L4Q is atwd_ping_pong:inst_atwd_ping_pong|atwd0_state~21 at LC9_11_J3
--operation mode is normal

H1L4Q_lut_out = Y1_command_0_local[15] & (H1L41 # !DB1_TriggerComplete_in_sync & H1L4Q);
H1L4Q = DFFE(H1L4Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );


--H1L5Q is atwd_ping_pong:inst_atwd_ping_pong|atwd0_state~22 at LC10_10_J3
--operation mode is normal

H1L5Q_lut_out = Y1_command_0_local[15] & (H1L51 # H1L4Q & DB1_TriggerComplete_in_sync);
H1L5Q = DFFE(H1L5Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );


--CB2L11 is atwd:atwd1|atwd_readout:inst_atwd_readout|ATWD_D_gray[0]~19 at LC10_11_E3
--operation mode is normal

CB2L11 = CB2L971Q & !V1L4Q;


--CB2L311 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3139 at LC9_15_M3
--operation mode is normal

CB2L311 = !CB2L771Q & (CB2_addr_cnt[0] # !BB2L2Q);


--CB2L411 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3140 at LC6_15_S4
--operation mode is normal

CB2L411 = CB2L871Q # CB2L381Q # CB2L081Q # CB2L281Q;


--CB2L511 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3141 at LC8_15_M3
--operation mode is normal

CB2L511 = CB2L311 # CB2_addr_cnt[0] & (CB2L411 # CB2L181Q);


--CB2L611 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3143 at LC1_15_M3
--operation mode is normal

CB2L611 = !CB2L771Q & (CB2_addr_cnt[1] # !BB2L2Q);


--CB2L711 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3144 at LC3_14_M3
--operation mode is normal

CB2L711 = CB2L611 # CB2_addr_cnt[1] & (CB2L411 # CB2L181Q);


--CB2L811 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3146 at LC3_15_M3
--operation mode is normal

CB2L811 = !CB2L771Q & (CB2_addr_cnt[2] # !BB2L2Q);


--CB2L911 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3147 at LC7_15_M3
--operation mode is normal

CB2L911 = CB2L811 # CB2_addr_cnt[2] & (CB2L181Q # CB2L411);


--CB2L021 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3149 at LC1_8_M3
--operation mode is normal

CB2L021 = !CB2L771Q & (CB2_addr_cnt[3] # !BB2L2Q);


--CB2L121 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3150 at LC8_8_M3
--operation mode is normal

CB2L121 = CB2L021 # CB2_addr_cnt[3] & (CB2L411 # CB2L181Q);


--CB2L221 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3152 at LC2_14_M3
--operation mode is normal

CB2L221 = !CB2L771Q & (CB2_addr_cnt[4] # !BB2L2Q);


--CB2L321 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3153 at LC5_14_M3
--operation mode is normal

CB2L321 = CB2L221 # CB2_addr_cnt[4] & (CB2L411 # CB2L181Q);


--CB2L421 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3155 at LC1_12_M3
--operation mode is normal

CB2L421 = !CB2L771Q & (CB2_addr_cnt[5] # !BB2L2Q);


--CB2L521 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3156 at LC2_12_M3
--operation mode is normal

CB2L521 = CB2L421 # CB2_addr_cnt[5] & (CB2L411 # CB2L181Q);


--CB2L621 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3158 at LC2_16_M3
--operation mode is normal

CB2L621 = !CB2L771Q & (CB2_addr_cnt[6] # !BB2L2Q);


--CB2L721 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3159 at LC3_16_M3
--operation mode is normal

CB2L721 = CB2L621 # CB2_addr_cnt[6] & (CB2L411 # CB2L181Q);


--CB2L821 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3161 at LC3_12_M3
--operation mode is normal

CB2L821 = !CB2L771Q & (CB2_addr_cnt[7] # !BB2L2Q);


--CB2L921 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3162 at LC5_12_M3
--operation mode is normal

CB2L921 = CB2L821 # CB2_addr_cnt[7] & (CB2L411 # CB2L181Q);


--CB2L031 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3164 at LC9_11_M3
--operation mode is normal

CB2L031 = !CB2L771Q & (CB2_addr_cnt[8] # !BB2L2Q);


--CB2L131 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3165 at LC10_11_M3
--operation mode is normal

CB2L131 = CB2L031 # CB2_addr_cnt[8] & (CB2L411 # CB2L181Q);


--K1_LCATWD_ATWD_A_down_post_cnt[5] is coinc:inst_coinc|LCATWD_ATWD_A_down_post_cnt[5] at LC8_6_Z2
--operation mode is normal

K1_LCATWD_ATWD_A_down_post_cnt[5]_lut_out = !K1L663;
K1_LCATWD_ATWD_A_down_post_cnt[5] = DFFE(K1_LCATWD_ATWD_A_down_post_cnt[5]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--K1_LCATWD_ATWD_A_up_post_cnt[5] is coinc:inst_coinc|LCATWD_ATWD_A_up_post_cnt[5] at LC3_6_U2
--operation mode is normal

K1_LCATWD_ATWD_A_up_post_cnt[5]_lut_out = !K1L773;
K1_LCATWD_ATWD_A_up_post_cnt[5] = DFFE(K1_LCATWD_ATWD_A_up_post_cnt[5]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--K1_LCATWD_ATWD_A_down_pre_cnt[5] is coinc:inst_coinc|LCATWD_ATWD_A_down_pre_cnt[5] at LC2_15_J1
--operation mode is normal

K1_LCATWD_ATWD_A_down_pre_cnt[5]_lut_out = !K1L443;
K1_LCATWD_ATWD_A_down_pre_cnt[5] = DFFE(K1_LCATWD_ATWD_A_down_pre_cnt[5]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--K1L18 is coinc:inst_coinc|i969~0 at LC3_14_J1
--operation mode is normal

K1L18 = !K1_LCATWD_ATWD_A_down_pre_cnt[5] & (K1_LC_RX_down_old # !K1_LC_down_a # !K1_LC_down_b);


--K1_LCATWD_ATWD_A_up_pre_cnt[5] is coinc:inst_coinc|LCATWD_ATWD_A_up_pre_cnt[5] at LC7_10_O2
--operation mode is normal

K1_LCATWD_ATWD_A_up_pre_cnt[5]_lut_out = !K1L553;
K1_LCATWD_ATWD_A_up_pre_cnt[5] = DFFE(K1_LCATWD_ATWD_A_up_pre_cnt[5]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--K1L57 is coinc:inst_coinc|i960~0 at LC6_11_O2
--operation mode is normal

K1L57 = !K1_LCATWD_ATWD_A_up_pre_cnt[5] & (K1_LC_RX_up_old # !K1_LC_up_b # !K1_LC_up_a);


--XD1_tx_dpr_waddr[8] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[8] at LC9_12_B3
--operation mode is normal

XD1_tx_dpr_waddr[8]_lut_out = Y1_tx_dpr_wadr_local[8];
XD1_tx_dpr_waddr[8] = DFFE(XD1_tx_dpr_waddr[8]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst46);


--XD1_tx_dpr_waddr[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[1] at LC2_10_B3
--operation mode is normal

XD1_tx_dpr_waddr[1]_lut_out = Y1_tx_dpr_wadr_local[1];
XD1_tx_dpr_waddr[1] = DFFE(XD1_tx_dpr_waddr[1]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst46);


--XD1_tx_dpr_waddr[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[2] at LC10_8_B3
--operation mode is normal

XD1_tx_dpr_waddr[2]_lut_out = Y1_tx_dpr_wadr_local[2];
XD1_tx_dpr_waddr[2] = DFFE(XD1_tx_dpr_waddr[2]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst46);


--XD1_tx_dpr_waddr[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[3] at LC3_10_B3
--operation mode is normal

XD1_tx_dpr_waddr[3]_lut_out = Y1_tx_dpr_wadr_local[3];
XD1_tx_dpr_waddr[3] = DFFE(XD1_tx_dpr_waddr[3]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst46);


--XD1_tx_dpr_waddr[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[4] at LC1_10_B3
--operation mode is normal

XD1_tx_dpr_waddr[4]_lut_out = Y1_tx_dpr_wadr_local[4];
XD1_tx_dpr_waddr[4] = DFFE(XD1_tx_dpr_waddr[4]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst46);


--XD1_tx_dpr_waddr[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[5] at LC3_9_B3
--operation mode is normal

XD1_tx_dpr_waddr[5]_lut_out = Y1_tx_dpr_wadr_local[5];
XD1_tx_dpr_waddr[5] = DFFE(XD1_tx_dpr_waddr[5]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst46);


--XD1_tx_dpr_waddr[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[6] at LC10_5_B3
--operation mode is normal

XD1_tx_dpr_waddr[6]_lut_out = Y1_tx_dpr_wadr_local[6];
XD1_tx_dpr_waddr[6] = DFFE(XD1_tx_dpr_waddr[6]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst46);


--XD1_tx_dpr_waddr[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[7] at LC9_5_B3
--operation mode is normal

XD1_tx_dpr_waddr[7]_lut_out = Y1_tx_dpr_wadr_local[7];
XD1_tx_dpr_waddr[7] = DFFE(XD1_tx_dpr_waddr[7]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst46);


--XD1_tx_dpr_waddr[9] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[9] at LC8_5_B3
--operation mode is normal

XD1_tx_dpr_waddr[9]_lut_out = Y1_tx_dpr_wadr_local[9];
XD1_tx_dpr_waddr[9] = DFFE(XD1_tx_dpr_waddr[9]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst46);


--XD1_tx_dpr_waddr[10] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[10] at LC10_12_B3
--operation mode is normal

XD1_tx_dpr_waddr[10]_lut_out = Y1_tx_dpr_wadr_local[10];
XD1_tx_dpr_waddr[10] = DFFE(XD1_tx_dpr_waddr[10]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst46);


--XD1_tx_dpr_waddr[11] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[11] at LC8_12_B3
--operation mode is normal

XD1_tx_dpr_waddr[11]_lut_out = Y1_tx_dpr_wadr_local[11];
XD1_tx_dpr_waddr[11] = DFFE(XD1_tx_dpr_waddr[11]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst46);


--XD1_tx_dpr_waddr[12] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[12] at LC3_13_B3
--operation mode is normal

XD1_tx_dpr_waddr[12]_lut_out = Y1_tx_dpr_wadr_local[12];
XD1_tx_dpr_waddr[12] = DFFE(XD1_tx_dpr_waddr[12]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst46);


--RB1L221 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~363 at LC10_14_I1
--operation mode is normal

RB1L221 = (!RB1L53 & !RB1L29) & CASCADE(RB1L821);


--RB1L321 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~364 at LC9_10_I1
--operation mode is normal

RB1L321 = (RB1L621 # !RB1L901) & CASCADE(RB1L521);


--RB1L911 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~350 at LC8_14_I1
--operation mode is normal

RB1L911 = RB1L721 # !RB1L28;


--RB1L421 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~365 at LC9_14_I1
--operation mode is normal

RB1L421 = (!RB1L88 & !RB1L09 & !RB1L68 & !RB1L48) & CASCADE(RB1L911);

--RB1L821 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~369 at LC9_14_I1
--operation mode is normal

RB1L821 = (!RB1L88 & !RB1L09 & !RB1L68 & !RB1L48) & CASCADE(RB1L911);


--Y1L163 is slaveregister:slaveregister_inst|i1871~435 at LC5_3_L3
--operation mode is normal

Y1L163 = !B1L34Q & PE1_q[6];


--Y1L134 is slaveregister:slaveregister_inst|i~4550 at LC6_2_L3
--operation mode is normal

Y1L134 = Y1L333 & Y1L133 & !B1L04Q & KB1_COM_ON;


--Y1L924 is slaveregister:slaveregister_inst|i~4548 at LC4_3_L3
--operation mode is normal

Y1L924 = Y1L827 & B1L53Q & MB1_inst16[6] & Y1L727;


--Y1L724 is slaveregister:slaveregister_inst|i~4546 at LC3_2_L3
--operation mode is normal

Y1L724 = !B1L04Q & Y1L133 & Y1L731 & JB8_q[6];


--Y1L824 is slaveregister:slaveregister_inst|i~4547 at LC10_2_L3
--operation mode is normal

Y1L824 = !B1L04Q & Y1_rx_dpr_radr_local[6] & Y1L731 & Y1L037;


--Y1L369 is slaveregister:slaveregister_inst|i~15731 at LC7_2_L3
--operation mode is normal

Y1L369 = Y1L134 # Y1L924 # Y1L824 # Y1L724;


--Y1L034 is slaveregister:slaveregister_inst|i~4549 at LC8_3_L3
--operation mode is normal

Y1L034 = Y1L827 & Y1L727 & Y1_tx_dpr_wadr_local[6] & !B1L53Q;


--Y1L263 is slaveregister:slaveregister_inst|i1871~437 at LC3_3_L3
--operation mode is normal

Y1L263 = (Y1L163 # Y1L033 & (Y1L034 # Y1L369)) & CASCADE(Y1L343);


--KB1L71 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|COM_OFF~29 at LC3_3_H3
--operation mode is normal

KB1L71 = NB1L81Q # KB1_COM_OFF & (!KB1_SND_IDLE # !YD1L26Q);


--H1L9Q is atwd_ping_pong:inst_atwd_ping_pong|atwd1_state~21 at LC1_11_J3
--operation mode is normal

H1L9Q_lut_out = Y1_command_0_local[15] & (H1L61 # !DB2_TriggerComplete_in_sync & H1L9Q);
H1L9Q = DFFE(H1L9Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );


--H1L01Q is atwd_ping_pong:inst_atwd_ping_pong|atwd1_state~22 at LC9_12_J3
--operation mode is normal

H1L01Q_lut_out = Y1_command_0_local[15] & (H1L71 # DB2_TriggerComplete_in_sync & H1L9Q);
H1L01Q = DFFE(H1L01Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );


--K1_LCATWD_ATWD_B_down_post_cnt[5] is coinc:inst_coinc|LCATWD_ATWD_B_down_post_cnt[5] at LC10_5_Z4
--operation mode is normal

K1_LCATWD_ATWD_B_down_post_cnt[5]_lut_out = !K1L014;
K1_LCATWD_ATWD_B_down_post_cnt[5] = DFFE(K1_LCATWD_ATWD_B_down_post_cnt[5]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--K1_LCATWD_ATWD_B_up_post_cnt[5] is coinc:inst_coinc|LCATWD_ATWD_B_up_post_cnt[5] at LC10_4_Z4
--operation mode is normal

K1_LCATWD_ATWD_B_up_post_cnt[5]_lut_out = !K1L124;
K1_LCATWD_ATWD_B_up_post_cnt[5] = DFFE(K1_LCATWD_ATWD_B_up_post_cnt[5]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--K1_LCATWD_ATWD_B_down_pre_cnt[5] is coinc:inst_coinc|LCATWD_ATWD_B_down_pre_cnt[5] at LC8_4_J1
--operation mode is normal

K1_LCATWD_ATWD_B_down_pre_cnt[5]_lut_out = !K1L883;
K1_LCATWD_ATWD_B_down_pre_cnt[5] = DFFE(K1_LCATWD_ATWD_B_down_pre_cnt[5]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--K1L79 is coinc:inst_coinc|i1040~0 at LC5_4_J1
--operation mode is normal

K1L79 = !K1_LCATWD_ATWD_B_down_pre_cnt[5] & (K1_LC_RX_down_old # !K1_LC_down_a # !K1_LC_down_b);


--K1_LCATWD_ATWD_B_up_pre_cnt[5] is coinc:inst_coinc|LCATWD_ATWD_B_up_pre_cnt[5] at LC8_13_O2
--operation mode is normal

K1_LCATWD_ATWD_B_up_pre_cnt[5]_lut_out = !K1L993;
K1_LCATWD_ATWD_B_up_pre_cnt[5] = DFFE(K1_LCATWD_ATWD_B_up_pre_cnt[5]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--K1L19 is coinc:inst_coinc|i1031~0 at LC3_12_O2
--operation mode is normal

K1L19 = !K1_LCATWD_ATWD_B_up_pre_cnt[5] & (K1_LC_RX_up_old # !K1_LC_up_b # !K1_LC_up_a);


--Y1L469 is slaveregister:slaveregister_inst|i~15732 at LC3_12_C3
--operation mode is normal

Y1L469 = Y1_tx_dpr_wadr_local[15] & Y1L827 & !B1L53Q & Y1L727;


--Y1L569 is slaveregister:slaveregister_inst|i~15733 at LC7_13_C3
--operation mode is normal

Y1L569 = Y1L037 & Y1_rx_dpr_radr_local[15] & !B1L04Q & Y1L731;


--Y1L669 is slaveregister:slaveregister_inst|i~15734 at LC5_12_C3
--operation mode is normal

Y1L669 = MB1_inst16[15] & Y1L827 & B1L53Q & Y1L727;


--Y1L769 is slaveregister:slaveregister_inst|i~15735 at LC6_13_C3
--operation mode is normal

Y1L769 = !B1L04Q & JB8_q[15] & Y1L133 & Y1L731;


--Y1L969 is slaveregister:slaveregister_inst|i~15738 at LC5_13_C3
--operation mode is normal

Y1L969 = (Y1L469 # Y1L569 # Y1L669 # Y1L769) & CASCADE(Y1L833);


--N1L2Q is flash_ADC:inst_flash_ADC|done~reg0 at LC9_8_G3
--operation mode is normal

N1L2Q_lut_out = !N1_i16 & (N1_i18 & JB62_sload_path[9] # !N1_i18 & N1L2Q);
N1L2Q = DFFE(N1L2Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );


--Y1L733 is slaveregister:slaveregister_inst|i1861~381 at LC2_8_G3
--operation mode is normal

Y1L733 = (!B1L63Q & B1L53Q & !B1L93Q & N1L2Q) & CASCADE(Y1L933);


--Y1L792Q is slaveregister:slaveregister_inst|dom_id[48]~reg0 at LC5_10_B1
--operation mode is normal

Y1L792Q_lut_out = RE1_MASTERHWDATA[16];
Y1L792Q = DFFE(Y1L792Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L692);


--KB1L41 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|CMD_WAIT~159 at LC3_16_R4
--operation mode is normal

KB1L41 = (!TB1L1Q & !WB1_DATA_OK & (!MB1_inst9 # !TB1L32Q)) & CASCADE(KB1L51);


--YB1L34Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|state~22 at LC9_9_R4
--operation mode is normal

YB1L34Q_lut_out = WB1L61 & (YB1L6 # YB1L34Q & !YB1L3);
YB1L34Q = DFFE(YB1L34Q_lut_out, GLOBAL(LE1_outclock0), !KB1L72, , );


--YB1_srg[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|srg[7] at LC5_3_W4
--operation mode is normal

YB1_srg[7]_lut_out = YB1L81 # HC1_dffs[7] & YB1L24Q;
YB1_srg[7] = DFFE(YB1_srg[7]_lut_out, GLOBAL(LE1_outclock0), , , YB1L04);


--NC61_aeb_out is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00012|comptree:comparator|cmpchain:cmp_end|aeb_out at LC8_6_T3
--operation mode is normal

NC61_aeb_out = !JB51_sload_path[1] & !JB51_sload_path[2] & JB51_sload_path[3] & JB51_sload_path[0];


--KB1L63 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|send_ctrl~27 at LC6_6_R3
--operation mode is normal

KB1L63 = !KB1_SND_IDLE & !KB1_SND_MRNB & !KB1_SND_MRWB;


--KB1L43 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|send_ctrl~0 at LC9_7_R3
--operation mode is normal

KB1L43 = KB1_SND_DRBT # KB1_SND_DRAND # !KB1L63;


--YD1L11 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1876 at LC4_5_W3
--operation mode is normal

YD1L11 = !DE1L9Q & YD1_STF;


--YD1L501Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|shift_ct_en~reg at LC5_15_W3
--operation mode is normal

YD1L501Q_lut_out = YD1L301 # YD1L401 # YD1_TXSHR8 & YD1L42;
YD1L501Q = DFFE(YD1L501Q_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--YD1L21 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1877 at LC9_11_W3
--operation mode is normal

YD1L21 = YD1_TC_RX_TIME & DE1L9Q;


--YD1_PTYPE_SEQ0 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|PTYPE_SEQ0 at LC6_12_W3
--operation mode is normal

YD1_PTYPE_SEQ0_lut_out = YD1_MTYPE_LEN1;
YD1_PTYPE_SEQ0 = DFFE(YD1_PTYPE_SEQ0_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , DE1L9Q);


--YD1L31 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1878 at LC6_14_W3
--operation mode is normal

YD1L31 = DE1L9Q & YD1_TC_TX_TIME;


--YD1L41 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1879 at LC9_14_W3
--operation mode is normal

YD1L41 = JB81L8 & !JB91L9 & YD1_TXSHR8;


--YD1L51 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1880 at LC10_9_W3
--operation mode is normal

YD1L51 = YD1_RXSHR8 & JB91L9;


--HD1L91Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|wfm_ct_clk_en~reg at LC2_6_V3
--operation mode is normal

HD1L91Q_lut_out = HD1L3 # HD1L81 # HD1L9Q & !NC01_agb_out;
HD1L91Q = DFFE(HD1L91Q_lut_out, GLOBAL(LE1_outclock0), !TB1L52Q, , );


--HD1L02Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|wfm_ct_sload~reg at LC5_6_V3
--operation mode is normal

HD1L02Q_lut_out = HD1L9Q & (!HD1L41Q & KB1_REC_PULSE # !NC01_agb_out) # !HD1L9Q & !HD1L41Q & KB1_REC_PULSE;
HD1L02Q = DFFE(HD1L02Q_lut_out, GLOBAL(LE1_outclock0), !TB1L52Q, , );


--YD1L61 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1881 at LC1_7_W3
--operation mode is normal

YD1L61 = !DE1L9Q & YD1_TCWFM_L;


--YD1_CRC3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|CRC3 at LC2_4_W3
--operation mode is normal

YD1_CRC3_lut_out = DE1L9Q & YD1L73Q & SD1L3Q # !DE1L9Q & (YD1_CRC3 # YD1L73Q & SD1L3Q);
YD1_CRC3 = DFFE(YD1_CRC3_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--YD1L03 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|BYT1~24 at LC8_4_W3
--operation mode is normal

YD1L03 = YD1_BYT1 & (YD1_BYT0 # !DE1L9Q) # !YD1_BYT1 & DE1L9Q & YD1_BYT0;


--YD1L71 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1882 at LC4_10_W3
--operation mode is normal

YD1L71 = !SE1_portadataout[1] & !SE1_portadataout[0];


--YD1L89 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|PL_INC~42 at LC8_7_W3
--operation mode is normal

YD1L89 = KB1_SND_DAT & DE1L9Q & YD1_STF & !YD1L71;


--YD1L81 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1883 at LC3_4_W3
--operation mode is normal

YD1L81 = !DE1L9Q & YD1_BYT0;


--YD1L82 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|BYT0~19 at LC10_4_W3
--operation mode is normal

YD1L82 = YD1_PL_INC # YD1L81 # YD1L55Q & !JB61L43;


--YD1L99Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|plen_clk_en~reg at LC8_6_W3
--operation mode is normal

YD1L99Q_lut_out = YD1L45 # YD1L3 # YD1L11 # YD1L89;
YD1L99Q = DFFE(YD1L99Q_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--SD1L75Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|state~24 at LC7_16_S3
--operation mode is normal

SD1L75Q_lut_out = !YD1_STF & (SD1L75Q # SD1L65Q & !SD1L9);
SD1L75Q = DFFE(SD1L75Q_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--YD1L91 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1884 at LC7_8_W3
--operation mode is normal

YD1L91 = JB9L41 & YD1_TCWF_CHK;


--YD1L02 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1885 at LC2_5_W3
--operation mode is normal

YD1L02 = YD1_DCMD_SEQ1 & DE1L9Q & (KB1_SND_DRBT # !KB1L53);


--YD1L83 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|CRC_WAIT~45 at LC1_4_W3
--operation mode is normal

YD1L83 = YD1L91 # YD1L02 # YD1L55Q & JB61L43;


--YD1L12 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1886 at LC7_6_W3
--operation mode is normal

YD1L12 = YD1L73Q & !SD1L3Q;


--YD1L87Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~reg at LC7_13_W3
--operation mode is normal

YD1L87Q_lut_out = YD1L51 # YD1L57 # !YD1L67 # !YD1L78;
YD1L87Q = DFFE(YD1L87Q_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--HB3_q[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[8] at EC12_1_V2
HB3_q[8]_data_in = COM_AD_D[8];
HB3_q[8]_write_enable = PD1_valid_wreq;
HB3_q[8]_clock_0 = GLOBAL(LE1_outclock0);
HB3_q[8]_clock_1 = GLOBAL(LE1_outclock0);
HB3_q[8]_clear_0 = !HD1L41Q;
HB3_q[8]_clock_enable_1 = PD1_valid_rreq;
HB3_q[8]_write_address = WR_ADDR(JB21_sload_path[0], JB21_sload_path[1], JB21_sload_path[2], JB21_sload_path[3], JB21_sload_path[4], JB21_sload_path[5], JB21_sload_path[5]);
HB3_q[8]_read_address = RD_ADDR(HB3L231, JB11_sload_path[0], JB11_sload_path[1], JB11_sload_path[2], JB11_sload_path[3], JB11_sload_path[4], JB11_sload_path[4]);
HB3_q[8] = MEMORY_SEGMENT(HB3_q[8]_data_in, HB3_q[8]_write_enable, HB3_q[8]_clock_0, HB3_q[8]_clock_1, HB3_q[8]_clear_0, , , HB3_q[8]_clock_enable_1, VCC, HB3_q[8]_write_address, HB3_q[8]_read_address);


--HB3_q[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[0] at EC7_1_V2
HB3_q[0]_data_in = COM_AD_D[0];
HB3_q[0]_write_enable = PD1_valid_wreq;
HB3_q[0]_clock_0 = GLOBAL(LE1_outclock0);
HB3_q[0]_clock_1 = GLOBAL(LE1_outclock0);
HB3_q[0]_clear_0 = !HD1L41Q;
HB3_q[0]_clock_enable_1 = PD1_valid_rreq;
HB3_q[0]_write_address = WR_ADDR(JB21_sload_path[0], JB21_sload_path[1], JB21_sload_path[2], JB21_sload_path[3], JB21_sload_path[4], JB21_sload_path[5], JB21_sload_path[5]);
HB3_q[0]_read_address = RD_ADDR(HB3L231, JB11_sload_path[0], JB11_sload_path[1], JB11_sload_path[2], JB11_sload_path[3], JB11_sload_path[4], JB11_sload_path[4]);
HB3_q[0] = MEMORY_SEGMENT(HB3_q[0]_data_in, HB3_q[0]_write_enable, HB3_q[0]_clock_0, HB3_q[0]_clock_1, HB3_q[0]_clear_0, , , HB3_q[0]_clock_enable_1, VCC, HB3_q[0]_write_address, HB3_q[0]_read_address);


--YD1L27Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~reg at LC9_12_W3
--operation mode is normal

YD1L27Q_lut_out = YD1L96 # YD1L66 # !YD1L46 # !YD1L07;
YD1L27Q = DFFE(YD1L27Q_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--BD72L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00014|muxlut:$00012|$00012~0 at LC1_5_R3
--operation mode is normal

BD72L1 = YD1L87Q # YD1L27Q & HB3_q[8] # !YD1L27Q & HB3_q[0];


--HC3_dffs[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[0] at LC6_13_R3
--operation mode is normal

HC3_dffs[0]_lut_out = HC3_dffs[1] & (Y1L842Q # !YD1_ID_LOAD) # !HC3_dffs[1] & Y1L842Q & YD1_ID_LOAD;
HC3_dffs[0] = DFFE(HC3_dffs[0]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--BD72L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00014|muxlut:$00012|result_node~16 at LC2_5_R3
--operation mode is normal

BD72L2 = (HC3_dffs[0] & !YD1L27Q # !YD1L87Q) & CASCADE(BD72L1);


--YD1L29Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel3~reg at LC9_6_W3
--operation mode is normal

YD1L29Q_lut_out = YD1L51 # YD1L25 # YD1L09 # !YD1L78;
YD1L29Q = DFFE(YD1L29Q_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--YD1L68Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~reg at LC5_5_W3
--operation mode is normal

YD1L68Q_lut_out = YD1_CRC2 # YD1L58 # YD1L28 # YD1L08;
YD1L68Q = DFFE(YD1L68Q_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--BD62L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00020|$00012~0 at LC7_6_R3
--operation mode is normal

BD62L1 = YD1L29Q # YD1L68Q & BD32L2 # !YD1L68Q & BD22L2;


--BD42L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00016|result_node~111 at LC10_7_R3
--operation mode is normal

BD42L2 = KB1_SND_ID # KB1_SND_DRBT # KB1_SND_IDLE # KB1_SND_MRNB;


--BD42_result_node is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00016|result_node at LC5_6_R3
--operation mode is normal

BD42_result_node = YD1L87Q & (YD1L27Q & BD42L2 # !YD1L27Q & !JB31_lsb);


--BD62L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00020|result_node~24 at LC8_6_R3
--operation mode is normal

BD62L2 = (YD1L68Q & BD52L1 # !YD1L68Q & BD42_result_node # !YD1L29Q) & CASCADE(BD62L1);


--YD1L22 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1887 at LC6_15_W3
--operation mode is normal

YD1L22 = JB81L8 & YD1_ID_SHR8 & !JB91L9;


--YD1L32 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1888 at LC4_15_W3
--operation mode is normal

YD1L32 = YD1_ID_BYTE & DE1L9Q;


--SD1L61 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~828 at LC9_6_R3
--operation mode is normal

SD1L61 = BD54L2 & (YD1L59Q # BD44L2) # !BD54L2 & !YD1L59Q & BD44L2;


--HC4_dffs[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[4] at LC6_10_R3
--operation mode is normal

HC4_dffs[4]_lut_out = DE1L9Q & SD1L81 # !DE1L9Q & HC4_dffs[5];
HC4_dffs[4] = DFFE(HC4_dffs[4]_lut_out, GLOBAL(LE1_outclock0), DE1L7Q, , DE1L8Q);


--NC22_aeb_out is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp_end|aeb_out at LC6_7_T4
--operation mode is normal

NC22_aeb_out = !JB22_sload_path[12] & !JB22_sload_path[13] & JB22_sload_path[14];


--NC12_aeb_out is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[2]|aeb_out at LC3_7_T4
--operation mode is normal

NC12_aeb_out = JB22_sload_path[9] & JB22_sload_path[11] & !JB22_sload_path[8] & JB22_sload_path[10];


--NC91_aeb_out is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out at LC8_7_T4
--operation mode is normal

NC91_aeb_out = JB22_sload_path[2] & JB22_sload_path[3] & JB22_sload_path[0] & JB22_sload_path[1];


--NC02_aeb_out is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|dc_tcal_ct:timer|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00023|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[1]|aeb_out at LC2_7_T4
--operation mode is normal

NC02_aeb_out = !JB22_sload_path[7] & JB22_sload_path[4] & !JB22_sload_path[5] & !JB22_sload_path[6];


--HD1L8Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|sreg~33 at LC7_8_V3
--operation mode is normal

HD1L8Q_lut_out = UB1L51Q & HD1L01Q & JB9L41 # !UB1L51Q & (HD1L8Q # HD1L01Q & JB9L41);
HD1L8Q = DFFE(HD1L8Q_lut_out, GLOBAL(LE1_outclock0), !TB1L52Q, , );


--UB1L51Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|hl_edge~reg at LC7_12_Q3
--operation mode is normal

UB1L51Q_lut_out = RC1L32Q;
UB1L51Q = DFFE(UB1L51Q_lut_out, GLOBAL(LE1_outclock0), !KB1L72, , );


--CC1_inst10[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[9] at LC8_16_V2
--operation mode is normal

CC1_inst10[9]_lut_out = COM_AD_D[9];
CC1_inst10[9] = DFFE(CC1_inst10[9]_lut_out, GLOBAL(LE1_outclock0), , , );


--NC01_agb_out is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|comp_10:inst8|lpm_compare:lpm_compare_component|comptree:comparator|cmpchain:cmp_end|agb_out at LC10_9_V2
--operation mode is normal

NC01_agb_out = COM_AD_D[9] & NC01_lcarry[8] & CC1_inst10[9] # !COM_AD_D[9] & (NC01_lcarry[8] # CC1_inst10[9]);


--NB1L11 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|del_15us~102 at LC2_5_T4
--operation mode is normal

NB1L11 = (!JB22_sload_path[4] & JB22_sload_path[2]) & CASCADE(NB1L21);


--V1L1Q is ROC:inst_ROC|RST_state~10 at LC5_9_O2
--operation mode is normal

V1L1Q_lut_out = VCC;
V1L1Q = DFFE(V1L1Q_lut_out, GLOBAL(LE1_outclock0), , , );


--L1L06 is fe_r2r:inst_fe_r2r|i~281 at LC10_8_S2
--operation mode is normal

L1L06 = !L1_cntn[0] & !L1_cntn[1];


--L1L23 is fe_r2r:inst_fe_r2r|i97~241 at LC5_8_S2
--operation mode is normal

L1L23 = L1L76Q & (L1_cntn[3] # L1_cntn[2] # !L1L06);


--L1L16 is fe_r2r:inst_fe_r2r|i~282 at LC2_2_S2
--operation mode is normal

L1L16 = !L1_cntn[0] # !L1_cntn[1] # !L1_cntn[2] # !L1_cntn[3];


--L1L26 is fe_r2r:inst_fe_r2r|i~283 at LC1_11_S2
--operation mode is normal

L1L26 = !L1_cntp[0] & !L1_cntp[1];


--L1L12 is fe_r2r:inst_fe_r2r|i90~83 at LC7_7_S2
--operation mode is normal

L1L12 = L1L56Q & !L1_cntp[3] & !L1_cntp[2] & L1L26;


--L1L52 is fe_r2r:inst_fe_r2r|i93~241 at LC6_7_S2
--operation mode is normal

L1L52 = L1L56Q & (L1_cntp[3] # L1_cntp[2] # !L1L26);


--L1L36 is fe_r2r:inst_fe_r2r|i~284 at LC10_10_S2
--operation mode is normal

L1L36 = !L1_cntp[0] # !L1_cntp[3] # !L1_cntp[1] # !L1_cntp[2];


--L1L93 is fe_r2r:inst_fe_r2r|i~27 at LC8_8_S2
--operation mode is normal

L1L93 = L1L06 & !L1_cntn[3] & L1L76Q & !L1_cntn[2];


--U1L54 is r2r:inst_r2r|i~1009 at LC3_4_B1
--operation mode is normal

U1L54 = !U1_cnt[4] & !U1_cnt[5] & !U1_cnt[3] & U1_cnt[6];


--U1L64 is r2r:inst_r2r|i~1011 at LC4_4_B1
--operation mode is normal

U1L64 = (!U1_cnt[1] & !U1_cnt[2] & !U1_cnt[0]) & CASCADE(U1L54);


--W1_LEDdelay[0] is single_led:inst_single_led|LEDdelay[0] at LC6_11_V1
--operation mode is normal

W1_LEDdelay[0]_lut_out = W1_tick # JB13_sload_path[15] $ W1_cnt_old[15];
W1_LEDdelay[0] = DFFE(W1_LEDdelay[0]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--K1_OneSPElatch is coinc:inst_coinc|OneSPElatch at LC3_16_W1
--operation mode is normal

K1_OneSPElatch_lut_out = VCC;
K1_OneSPElatch = DFFE(K1_OneSPElatch_lut_out, GLOBAL(OneSPE), !K1_OneSPErst[0], , );


--K1_OneSPErst[0] is coinc:inst_coinc|OneSPErst[0] at LC7_16_W1
--operation mode is normal

K1_OneSPErst[0]_lut_out = K1_OneSPErst[1] & !K1_OneSPErst[0];
K1_OneSPErst[0] = DFFE(K1_OneSPErst[0]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--K1L244 is coinc:inst_coinc|i~2572 at LC3_8_X1
--operation mode is normal

K1L244 = !K1L845Q & (K1L144 # K1L634);


--K1L344 is coinc:inst_coinc|i~2573 at LC8_15_S1
--operation mode is normal

K1L344 = K1L055Q & (K1L624 # K1L134) # !K1L055Q & K1L945Q & (K1L624 # K1L134);


--K1L685 is coinc:inst_coinc|wait_cnt[31]~0 at LC7_5_W1
--operation mode is normal

K1L685 = !Y1_command_2_local[3] & !V1L4Q & (Y1_command_2_local[0] # Y1_command_2_local[1]);


--K1L444 is coinc:inst_coinc|i~2605 at LC4_15_S1
--operation mode is normal

K1L444 = K1L055Q & (K1L212 # !K1L624 & !K1L134);


--K1L911 is coinc:inst_coinc|i~593 at LC10_15_S1
--operation mode is normal

K1L911 = K1L945Q & K1L212 & (K1L624 # K1L134);


--K1L544 is coinc:inst_coinc|i~2607 at LC5_1_X1
--operation mode is normal

K1L544 = K1L945Q # K1L055Q & (K1L624 # K1L134);


--K1L255 is coinc:inst_coinc|state~492 at LC8_2_X1
--operation mode is normal

K1L255 = !K1L134 & !K1L624 & K1L055Q & K1L785;


--K1_last_up_pol is coinc:inst_coinc|last_up_pol at LC4_4_W1
--operation mode is normal

K1_last_up_pol_lut_out = !K1_last_up_pol;
K1_last_up_pol = DFFE(K1_last_up_pol_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , K1L954);


--K1L76 is coinc:inst_coinc|i502~320 at LC3_4_W1
--operation mode is normal

K1L76 = (K1L055Q & (K1_last_up_pol # K1L945Q) # !K1L055Q & !K1_last_up_pol & K1L945Q) & CASCADE(K1L95);


--F1_LEDdelay[0] is flasher_board:flasher_board_inst|LEDdelay[0] at LC5_9_E1
--operation mode is normal

F1_LEDdelay[0]_lut_out = F1_tick # JB32_sload_path[15] $ F1_cnt_old[15];
F1_LEDdelay[0] = DFFE(F1_LEDdelay[0]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--NC5_aeb_out is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|comptree:sub_comptree|cmpchain:cmp_end|aeb_out at LC10_9_P4
--operation mode is normal

NC5_aeb_out = NC4_aeb_out & NC3_aeb_out;


--RC1L02Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|ct_aclr~reg at LC9_11_Q3
--operation mode is normal

RC1L02Q_lut_out = !RC1L01 & !RC1L9 & (!RC1L33Q # !RC1L4);
RC1L02Q = DFFE(RC1L02Q_lut_out, GLOBAL(LE1_outclock0), !KB1L72, , );


--RC1L03Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|sreg~33 at LC5_12_Q3
--operation mode is normal

RC1L03Q_lut_out = RC1L92Q & (RC1L11 # RC1L8 & UB1_lrg_lev);
RC1L03Q = DFFE(RC1L03Q_lut_out, GLOBAL(LE1_outclock0), !KB1L72, , );


--DC1L62Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~38 at LC9_14_P4
--operation mode is normal

DC1L62Q_lut_out = DC1L32Q & JB2_sload_path[2] & DC1L41 & !RC1L72Q;
DC1L62Q = DFFE(DC1L62Q_lut_out, GLOBAL(LE1_outclock0), !KB1L72, , );


--WB1L81 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|DC_MRAP:inst10|CTR_ERR~43 at LC4_11_R4
--operation mode is normal

WB1L81 = YB1L21 # YB1L71 # !WB1_EOF_WAIT;


--DC1L6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~883 at LC1_8_R4
--operation mode is normal

DC1L6 = HC1_dffs[5] & (HC1_dffs[3] # HC1_dffs[6] & !HC1_dffs[1]) # !HC1_dffs[5] & (HC1_dffs[6] # HC1_dffs[1]);


--DC1L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|_~884 at LC2_8_R4
--operation mode is normal

DC1L7 = HC1_dffs[4] & !HC1_dffs[3] # !HC1_dffs[4] & !HC1_dffs[6];


--Y1L783 is slaveregister:slaveregister_inst|i2057~203 at LC7_7_H3
--operation mode is normal

Y1L783 = B1L93Q & B1L73Q & !B1L53Q;


--Y1L883 is slaveregister:slaveregister_inst|i2057~204 at LC10_1_H3
--operation mode is normal

Y1L883 = Y1L104 & (!Y1L783 # !B1L83Q # !B1L63Q);


--Y1L293 is slaveregister:slaveregister_inst|i2735~113 at LC8_1_H3
--operation mode is normal

Y1L293 = (Y1L831 & !Y1L883 & (Y1L483 # Y1L683)) & CASCADE(Y1L193);


--Y1L193 is slaveregister:slaveregister_inst|i2735~112 at LC7_1_H3
--operation mode is normal

Y1L193 = Y1L104 # Y1L731 & !B1L04Q & Y1L037;


--Y1L283 is slaveregister:slaveregister_inst|i1989~75 at LC6_1_H3
--operation mode is normal

Y1L283 = Y1L104 & (B1L63Q # !Y1L783 # !B1L83Q);


--Y1L093 is slaveregister:slaveregister_inst|i2701~105 at LC4_1_H3
--operation mode is normal

Y1L093 = (Y1L831 & !Y1L283 & (Y1L483 # Y1L683)) & CASCADE(Y1L983);


--Y1L983 is slaveregister:slaveregister_inst|i2701~104 at LC3_1_H3
--operation mode is normal

Y1L983 = Y1L104 # Y1L727 & Y1L827 & !B1L53Q;


--Y1L593 is slaveregister:slaveregister_inst|i4280~41 at LC9_14_H3
--operation mode is normal

Y1L593 = (!B1L84Q & B1L64Q & !B1L74Q & B1L54Q) & CASCADE(Y1L693);


--Q1_MultiSPE0 is hit_counter_ff:inst_hit_counter_ff|MultiSPE0 at LC3_2_C4
--operation mode is normal

Q1_MultiSPE0_lut_out = Q1_MultiSPE_latch;
Q1_MultiSPE0 = DFFE(Q1_MultiSPE0_lut_out, GLOBAL(LE1_outclock0), , , !V1L4Q);


--Q1_OneSPE0 is hit_counter_ff:inst_hit_counter_ff|OneSPE0 at LC5_14_C4
--operation mode is normal

Q1_OneSPE0_lut_out = Q1_OneSPE_latch;
Q1_OneSPE0 = DFFE(Q1_OneSPE0_lut_out, GLOBAL(LE1_outclock0), , , !V1L4Q);


--H1L6Q is atwd_ping_pong:inst_atwd_ping_pong|atwd0_state~23 at LC10_11_J3
--operation mode is normal

H1L6Q_lut_out = Y1_command_0_local[15] & (H1L81 # H1L91 & H1L6Q);
H1L6Q = DFFE(H1L6Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );


--H1L3Q is atwd_ping_pong:inst_atwd_ping_pong|atwd0_state~20 at LC3_11_J3
--operation mode is normal

H1L3Q_lut_out = Y1_command_0_local[15];
H1L3Q = DFFE(H1L3Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );


--H1L41 is atwd_ping_pong:inst_atwd_ping_pong|i~208 at LC8_12_J3
--operation mode is normal

H1L41 = H1L6Q & (DB2_TriggerComplete_in_sync # !H1L9Q) # !H1L3Q;


--H1_atwd0_read_done_dly is atwd_ping_pong:inst_atwd_ping_pong|atwd0_read_done_dly at LC7_11_J3
--operation mode is normal

H1_atwd0_read_done_dly_lut_out = Y1_command_0_local[2];
H1_atwd0_read_done_dly = DFFE(H1_atwd0_read_done_dly_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--H1L51 is atwd_ping_pong:inst_atwd_ping_pong|i~210 at LC5_10_J3
--operation mode is normal

H1L51 = H1L5Q & (H1_atwd0_read_done_dly # !Y1_command_0_local[2]);


--TB1L71 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|drreq_rcvd~35 at LC2_13_R4
--operation mode is normal

TB1L71 = TB1L4Q & TB1L2Q & WB1_CTRL_OK & TB1L01Q;


--K1_LCATWD_ATWD_A_down_post_cnt[4] is coinc:inst_coinc|LCATWD_ATWD_A_down_post_cnt[4] at LC5_6_Z2
--operation mode is normal

K1_LCATWD_ATWD_A_down_post_cnt[4]_lut_out = !K1L463;
K1_LCATWD_ATWD_A_down_post_cnt[4] = DFFE(K1_LCATWD_ATWD_A_down_post_cnt[4]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--K1_LCATWD_ATWD_A_up_post_cnt[4] is coinc:inst_coinc|LCATWD_ATWD_A_up_post_cnt[4] at LC6_6_U2
--operation mode is normal

K1_LCATWD_ATWD_A_up_post_cnt[4]_lut_out = !K1L573;
K1_LCATWD_ATWD_A_up_post_cnt[4] = DFFE(K1_LCATWD_ATWD_A_up_post_cnt[4]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--K1_LCATWD_ATWD_A_down_pre_cnt[4] is coinc:inst_coinc|LCATWD_ATWD_A_down_pre_cnt[4] at LC1_14_J1
--operation mode is normal

K1_LCATWD_ATWD_A_down_pre_cnt[4]_lut_out = !K1L243;
K1_LCATWD_ATWD_A_down_pre_cnt[4] = DFFE(K1_LCATWD_ATWD_A_down_pre_cnt[4]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--K1L28 is coinc:inst_coinc|i970~0 at LC3_13_J1
--operation mode is normal

K1L28 = !K1_LCATWD_ATWD_A_down_pre_cnt[4] & (K1_LC_RX_down_old # !K1_LC_down_a # !K1_LC_down_b);


--K1_LCATWD_ATWD_A_up_pre_cnt[4] is coinc:inst_coinc|LCATWD_ATWD_A_up_pre_cnt[4] at LC1_11_O2
--operation mode is normal

K1_LCATWD_ATWD_A_up_pre_cnt[4]_lut_out = !K1L353;
K1_LCATWD_ATWD_A_up_pre_cnt[4] = DFFE(K1_LCATWD_ATWD_A_up_pre_cnt[4]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--K1L67 is coinc:inst_coinc|i961~0 at LC5_11_O2
--operation mode is normal

K1L67 = !K1_LCATWD_ATWD_A_up_pre_cnt[4] & (K1_LC_RX_up_old # !K1_LC_up_a # !K1_LC_up_b);


--XD1_tx_dpr_waddr[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|tx_dpr_waddr[0] at LC3_3_B3
--operation mode is normal

XD1_tx_dpr_waddr[0]_lut_out = Y1_tx_dpr_wadr_local[0];
XD1_tx_dpr_waddr[0] = DFFE(XD1_tx_dpr_waddr[0]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , MB1_inst46);


--RB1L521 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~366 at LC8_10_I1
--operation mode is normal

RB1L521 = (!RB1L711 & !RB1L311 & !RB1L111 & !RB1L511) & CASCADE(RB1L83);


--RB1_dpr_wadr[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[8] at LC3_8_I1
--operation mode is normal

RB1_dpr_wadr[8]_lut_out = JB8_q[8];
RB1_dpr_wadr[8] = DFFE(RB1_dpr_wadr[8]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--RB1_dpr_radr[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[8] at LC10_15_I1
--operation mode is normal

RB1_dpr_radr[8]_lut_out = Y1_rx_dpr_radr_local[8];
RB1_dpr_radr[8] = DFFE(RB1_dpr_radr[8]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , Y1L6301Q);


--RB1_dpr_wadr[12] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[12] at LC8_11_I1
--operation mode is normal

RB1_dpr_wadr[12]_lut_out = JB8_q[12];
RB1_dpr_wadr[12] = DFFE(RB1_dpr_wadr[12]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--RB1_dpr_radr[12] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[12] at LC9_16_I1
--operation mode is normal

RB1_dpr_radr[12]_lut_out = Y1_rx_dpr_radr_local[12];
RB1_dpr_radr[12] = DFFE(RB1_dpr_radr[12]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , Y1L6301Q);


--H1L11Q is atwd_ping_pong:inst_atwd_ping_pong|atwd1_state~23 at LC7_10_J3
--operation mode is normal

H1L11Q_lut_out = Y1_command_0_local[15] & (H1L02 # H1L11Q & H1L12);
H1L11Q = DFFE(H1L11Q_lut_out, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );


--H1L61 is atwd_ping_pong:inst_atwd_ping_pong|i~212 at LC1_10_J3
--operation mode is normal

H1L61 = H1L11Q & (DB1_TriggerComplete_in_sync # !H1L4Q);


--H1_atwd1_read_done_dly is atwd_ping_pong:inst_atwd_ping_pong|atwd1_read_done_dly at LC7_12_J3
--operation mode is normal

H1_atwd1_read_done_dly_lut_out = Y1_command_0_local[10];
H1_atwd1_read_done_dly = DFFE(H1_atwd1_read_done_dly_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--H1L71 is atwd_ping_pong:inst_atwd_ping_pong|i~214 at LC5_12_J3
--operation mode is normal

H1L71 = H1L01Q & (H1_atwd1_read_done_dly # !Y1_command_0_local[10]);


--K1_LCATWD_ATWD_B_down_post_cnt[4] is coinc:inst_coinc|LCATWD_ATWD_B_down_post_cnt[4] at LC9_5_Z4
--operation mode is normal

K1_LCATWD_ATWD_B_down_post_cnt[4]_lut_out = !K1L804;
K1_LCATWD_ATWD_B_down_post_cnt[4] = DFFE(K1_LCATWD_ATWD_B_down_post_cnt[4]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--K1_LCATWD_ATWD_B_up_post_cnt[4] is coinc:inst_coinc|LCATWD_ATWD_B_up_post_cnt[4] at LC9_4_Z4
--operation mode is normal

K1_LCATWD_ATWD_B_up_post_cnt[4]_lut_out = !K1L914;
K1_LCATWD_ATWD_B_up_post_cnt[4] = DFFE(K1_LCATWD_ATWD_B_up_post_cnt[4]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--K1_LCATWD_ATWD_B_down_pre_cnt[4] is coinc:inst_coinc|LCATWD_ATWD_B_down_pre_cnt[4] at LC7_4_J1
--operation mode is normal

K1_LCATWD_ATWD_B_down_pre_cnt[4]_lut_out = !K1L683;
K1_LCATWD_ATWD_B_down_pre_cnt[4] = DFFE(K1_LCATWD_ATWD_B_down_pre_cnt[4]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--K1L89 is coinc:inst_coinc|i1041~0 at LC1_3_J1
--operation mode is normal

K1L89 = !K1_LCATWD_ATWD_B_down_pre_cnt[4] & (K1_LC_RX_down_old # !K1_LC_down_b # !K1_LC_down_a);


--K1_LCATWD_ATWD_B_up_pre_cnt[4] is coinc:inst_coinc|LCATWD_ATWD_B_up_pre_cnt[4] at LC9_14_O2
--operation mode is normal

K1_LCATWD_ATWD_B_up_pre_cnt[4]_lut_out = !K1L793;
K1_LCATWD_ATWD_B_up_pre_cnt[4] = DFFE(K1_LCATWD_ATWD_B_up_pre_cnt[4]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--K1L29 is coinc:inst_coinc|i1032~0 at LC5_13_O2
--operation mode is normal

K1L29 = !K1_LCATWD_ATWD_B_up_pre_cnt[4] & (K1_LC_RX_up_old # !K1_LC_up_b # !K1_LC_up_a);


--Y1L692 is slaveregister:slaveregister_inst|dom_id[48]~113 at LC4_7_A3
--operation mode is normal

Y1L692 = B1L53Q & Y1L931 & B1L63Q & B1L93Q;


--KB1L31 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|CMD_WAIT~157 at LC1_16_R4
--operation mode is normal

KB1L31 = !TB1L52Q & KB1_CMD_WAIT & !TB1L42Q & !TB1L7Q;


--KB1L51 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|CMD_WAIT~160 at LC2_16_R4
--operation mode is normal

KB1L51 = (!TB1L22Q & !TB1L81Q) & CASCADE(KB1L31);


--YB1L24Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|state~21 at LC7_9_R4
--operation mode is normal

YB1L24Q_lut_out = WB1L61 & (YB1L4 # YB1L34Q & YB1L3);
YB1L24Q = DFFE(YB1L24Q_lut_out, GLOBAL(LE1_outclock0), !KB1L72, , );


--YB1L6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i37~57 at LC8_9_R4
--operation mode is normal

YB1L6 = YB1L24Q & DC1L01Q;


--YB1_loopcnt[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|loopcnt[0] at LC10_9_R4
--operation mode is normal

YB1_loopcnt[0]_lut_out = YB1_loopcnt[0] & !YB1L14Q # !YB1_loopcnt[0] & YB1L34Q;
YB1_loopcnt[0] = DFFE(YB1_loopcnt[0]_lut_out, GLOBAL(LE1_outclock0), , , YB1L04);


--YB1_loopcnt[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|loopcnt[1] at LC1_9_R4
--operation mode is normal

YB1_loopcnt[1]_lut_out = YB1_loopcnt[1] & (!YB1_loopcnt[0] & YB1L34Q # !YB1L14Q) # !YB1_loopcnt[1] & YB1_loopcnt[0] & YB1L34Q;
YB1_loopcnt[1] = DFFE(YB1_loopcnt[1]_lut_out, GLOBAL(LE1_outclock0), , , YB1L04);


--YB1_loopcnt[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|loopcnt[2] at LC5_9_R4
--operation mode is normal

YB1_loopcnt[2]_lut_out = YB1_loopcnt[2] & (!YB1L91 & YB1L34Q # !YB1L14Q) # !YB1_loopcnt[2] & YB1L91 & YB1L34Q;
YB1_loopcnt[2] = DFFE(YB1_loopcnt[2]_lut_out, GLOBAL(LE1_outclock0), , , YB1L04);


--YB1_loopcnt[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|loopcnt[3] at LC2_9_R4
--operation mode is normal

YB1_loopcnt[3]_lut_out = YB1_loopcnt[3] & (!YB1L5 & YB1L34Q # !YB1L14Q) # !YB1_loopcnt[3] & YB1L5 & YB1L34Q;
YB1_loopcnt[3] = DFFE(YB1_loopcnt[3]_lut_out, GLOBAL(LE1_outclock0), , , YB1L04);


--YB1L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i36~44 at LC6_9_R4
--operation mode is normal

YB1L3 = YB1_loopcnt[0] & YB1_loopcnt[1] & YB1_loopcnt[2] & !YB1_loopcnt[3];


--YB1_srg[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|srg[6] at LC6_3_W4
--operation mode is normal

YB1_srg[6]_lut_out = YB1L02 # YB1L24Q & HC1_dffs[6];
YB1_srg[6] = DFFE(YB1_srg[6]_lut_out, GLOBAL(LE1_outclock0), , , YB1L04);


--YB1L14Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|state~20 at LC5_10_R4
--operation mode is normal

YB1L14Q_lut_out = !WB1_STF_WAIT & !WB1_START;
YB1L14Q = DFFE(YB1L14Q_lut_out, GLOBAL(LE1_outclock0), !KB1L72, , );


--YB1L81 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~715 at LC3_3_W4
--operation mode is normal

YB1L81 = YB1L34Q & (YB1_srg[6] # !YB1L14Q & YB1_srg[7]) # !YB1L34Q & !YB1L14Q & YB1_srg[7];


--KB1L92 is dcom_ap:dcom_ap_inst|DC_CTRAP:DC_CTRAP|rec_ena~61 at LC4_2_T3
--operation mode is normal

KB1L92 = !KB1_REC_WT & !KB1_REC_PULSE & !KB1_CMD_WAIT & !KB1_CRES_WAIT;


--YB1L04 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|srg[7]~0 at LC10_10_R4
--operation mode is normal

YB1L04 = !WB1_STF_WAIT & !WB1_START & (KB1_DRREQ_WT # !KB1L92);


--YD1L301 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|shift_ct_en~64 at LC5_14_W3
--operation mode is normal

YD1L301 = DE1L9Q & (YD1_TC_RX_TIME # YD1_TC_TX_TIME # YD1_ID_BYTE);


--YD1L401 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|shift_ct_en~65 at LC3_15_W3
--operation mode is normal

YD1L401 = !JB81L8 & !JB91L9 & (YD1_ID_SHR8 # YD1_RXSHR8);


--YD1L42 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1889 at LC7_15_W3
--operation mode is normal

YD1L42 = !JB81L8 & !JB91L9;


--HD1L41Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|tcwf_aclr~reg at LC10_6_V3
--operation mode is normal

HD1L41Q_lut_out = YD1L26Q & !HD1L31Q & (KB1_REC_PULSE # HD1L41Q) # !YD1L26Q & (KB1_REC_PULSE # HD1L41Q);
HD1L41Q = DFFE(HD1L41Q_lut_out, GLOBAL(LE1_outclock0), !TB1L52Q, , );


--HD1L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|_~21 at LC1_6_V3
--operation mode is normal

HD1L3 = !HD1L41Q & KB1_REC_PULSE;


--HD1L7Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|sreg~32 at LC4_6_V3
--operation mode is normal

HD1L7Q_lut_out = HD1L2 # HD1L5Q # HD1L6Q & !JB9L41;
HD1L7Q = DFFE(HD1L7Q_lut_out, GLOBAL(LE1_outclock0), !TB1L52Q, , );


--HD1L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|_~13 at LC9_8_V3
--operation mode is normal

HD1L1 = YD1L011Q & HD1L7Q;


--HD1L11Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|sreg~36 at LC9_6_V3
--operation mode is normal

HD1L11Q_lut_out = !HD1L41Q & KB1_REC_PULSE;
HD1L11Q = DFFE(HD1L11Q_lut_out, GLOBAL(LE1_outclock0), !TB1L52Q, , );


--HD1L01Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|sreg~35 at LC6_8_V3
--operation mode is normal

HD1L01Q_lut_out = HD1L11Q # !JB9L41 & HD1L01Q;
HD1L01Q = DFFE(HD1L01Q_lut_out, GLOBAL(LE1_outclock0), !TB1L52Q, , );


--HD1L81 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|wfm_ct_clk_en~25 at LC9_7_V3
--operation mode is normal

HD1L81 = HD1L11Q # HD1L1 # !JB9L41 & HD1L01Q;


--SD1L65Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|state~23 at LC10_16_S3
--operation mode is normal

SD1L65Q_lut_out = !YD1_STF & (SD1L7 # SD1L45Q & SD1_last_byte);
SD1L65Q = DFFE(SD1L65Q_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--SD1L71 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~829 at LC8_16_S3
--operation mode is normal

SD1L71 = SD1_loopcnt[2] & SD1_loopcnt[1] & SD1_loopcnt[0] & !SD1_loopcnt[5];


--SD1L9 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~2 at LC1_15_S3
--operation mode is normal

SD1L9 = !SD1_loopcnt[3] # !SD1_loopcnt[4] # !SD1L71;


--YD1L77 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~836 at LC5_13_W3
--operation mode is normal

YD1L77 = (!YD1_ID_LOAD & (JB91L9 # !YD1_ID_SHR8)) & CASCADE(YD1L37);


--YD1L37 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~831 at LC4_13_W3
--operation mode is normal

YD1L37 = !YD1_ID_BYTE & !YD1_BYT2 & !YD1_PTYPE_SEQ0 & !YD1_CRC3;


--YD1L47 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~832 at LC8_13_W3
--operation mode is normal

YD1L47 = YD1_BYT3 # YD1_CRC2;


--YD1L57 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~833 at LC1_12_W3
--operation mode is normal

YD1L57 = DE1L9Q & (YD1_BYT1 # YD1_MTYPE_LEN1) # !DE1L9Q & YD1L47;


--YD1L52 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1890 at LC4_12_W3
--operation mode is normal

YD1L52 = !JB91L9 & JB81L8;


--YD1L78 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel3~297 at LC7_12_W3
--operation mode is normal

YD1L78 = !YD1L1 & YD1L19 & (!YD1L52 # !YD1_RXSHR8);


--YD1L62 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|_~1891 at LC3_14_W3
--operation mode is normal

YD1L62 = !KB1_SND_TC_DAT & !KB1_SND_ID;


--YD1L15 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|DCMD_SEQ1~82 at LC7_14_W3
--operation mode is normal

YD1L15 = !KB1_SND_DRBT & KB1L53 & YD1L62 # !DE1L9Q;


--YD1L67 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel1~834 at LC6_13_W3
--operation mode is normal

YD1L67 = !YD1L8 & YD1L77 & (!YD1L15 # !YD1_DCMD_SEQ1);


--HD1L61Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|tcwf_rdreq~reg at LC9_9_V3
--operation mode is normal

HD1L61Q_lut_out = HD1L8Q # HD1L51 # NC01_agb_out & HD1L9Q;
HD1L61Q = DFFE(HD1L61Q_lut_out, GLOBAL(LE1_outclock0), !TB1L52Q, , );


--QD1_b_non_empty is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|b_non_empty at LC8_9_V3
--operation mode is normal

QD1_b_non_empty_lut_out = HD1L71Q # QD1_b_full # QD1_b_non_empty & QD1L6;
QD1_b_non_empty = DFFE(QD1_b_non_empty_lut_out, GLOBAL(LE1_outclock0), HD1L41Q, , );


--PD1_valid_rreq is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|valid_rreq at LC3_4_V2
--operation mode is normal

PD1_valid_rreq = HD1L61Q & QD1_b_non_empty;


--HD1L71Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|tcwf_wrreq~reg at LC5_9_V3
--operation mode is normal

HD1L71Q_lut_out = HD1L4 # HD1L01Q # HD1L8Q # HD1L11Q;
HD1L71Q = DFFE(HD1L71Q_lut_out, GLOBAL(LE1_outclock0), !TB1L52Q, , );


--QD1_b_full is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|b_full at LC10_9_V3
--operation mode is normal

QD1_b_full_lut_out = !HD1L61Q & (QD1_b_full # HD1L71Q & QD1L3);
QD1_b_full = DFFE(QD1_b_full_lut_out, GLOBAL(LE1_outclock0), HD1L41Q, , );


--PD1_valid_wreq is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|valid_wreq at LC6_9_V3
--operation mode is normal

PD1_valid_wreq = HD1L71Q & !QD1_b_full;


--PD1_rd_ptr_lsb is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|rd_ptr_lsb at LC10_5_V2
--operation mode is normal

PD1_rd_ptr_lsb_lut_out = !PD1_rd_ptr_lsb;
PD1_rd_ptr_lsb = DFFE(PD1_rd_ptr_lsb_lut_out, GLOBAL(LE1_outclock0), HD1L41Q, , PD1_valid_rreq);


--YD1L56 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~425 at LC7_11_W3
--operation mode is normal

YD1L56 = YD1_TCWFM_L # YD1_CRC2 # YD1_CRC0 # YD1_LEN0;


--YD1L66 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~426 at LC10_12_W3
--operation mode is normal

YD1L66 = DE1L9Q & (YD1_BYT2 # YD1L56 # YD1_PTYPE_SEQ0);


--YD1L76 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~427 at LC9_3_W3
--operation mode is normal

YD1L76 = YD1_TCWFM_H # YD1_MTYPE_LEN1 # YD1_BYT3 # YD1_CRC1;


--YD1L86 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~428 at LC3_3_W3
--operation mode is normal

YD1L86 = !DE1L9Q & (YD1L76 # YD1_EOF # YD1_CRC3);


--YD1L96 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~429 at LC9_4_W3
--operation mode is normal

YD1L96 = YD1L86 # YD1L03 # YD1_RXSHR8 & JB91L9;


--YD1L07 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~430 at LC2_12_W3
--operation mode is normal

YD1L07 = !YD1_TC_TX_TIME & (JB91L9 # !YD1_TXSHR8);

--YD1L17 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel0~433 at LC2_12_W3
--operation mode is normal

YD1L17 = !YD1_TC_TX_TIME & (JB91L9 # !YD1_TXSHR8);


--Y1L842Q is slaveregister:slaveregister_inst|dom_id[0]~reg0 at LC9_12_R3
--operation mode is normal

Y1L842Q_lut_out = RE1_MASTERHWDATA[0];
Y1L842Q = DFFE(Y1L842Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L742);


--HC3_dffs[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[1] at LC7_13_R3
--operation mode is normal

HC3_dffs[1]_lut_out = HC3_dffs[2] & (Y1L942Q # !YD1_ID_LOAD) # !HC3_dffs[2] & Y1L942Q & YD1_ID_LOAD;
HC3_dffs[1] = DFFE(HC3_dffs[1]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--MB1_inst37 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst37 at LC3_11_W1
--operation mode is normal

MB1_inst37 = YD1_ID_SHR8 # YD1_ID_LOAD;


--YD1L25 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|DCMD_SEQ1~83 at LC9_5_W3
--operation mode is normal

YD1L25 = YD1_DCMD_SEQ1 & (YD1L62 & !KB1L43 # !DE1L9Q);


--YD1L88 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel3~298 at LC8_11_W3
--operation mode is normal

YD1L88 = YD1_LEN0 # YD1_STF & (!DE1L9Q # !KB1_SND_DAT);


--YD1L98 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel3~299 at LC8_12_W3
--operation mode is normal

YD1L98 = YD1L88 # YD1_MTYPE_LEN1 # YD1_PTYPE_SEQ0 # !YD1L4;


--YD1L09 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel3~300 at LC3_6_W3
--operation mode is normal

YD1L09 = YD1L98 # !YD1_SEND_IDLE & (KB1L43 # !YD1L2);


--YD1L97 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~358 at LC10_5_W3
--operation mode is normal

YD1L97 = YD1_CRC0 # YD1_DCMD_SEQ1 & (KB1_SND_DRBT # !KB1L53);


--YD1L08 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~359 at LC1_6_W3
--operation mode is normal

YD1L08 = YD1L3 # DE1L9Q & YD1L97 # !YD1L78;


--YD1L18 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~360 at LC5_3_W3
--operation mode is normal

YD1L18 = !DE1L9Q & (YD1_STF # YD1_CRC1 # YD1_EOF);


--YD1L28 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~361 at LC5_4_W3
--operation mode is normal

YD1L28 = YD1L18 # YD1L91 # YD1L55Q & JB61L43;


--YD1L38 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~362 at LC8_5_W3
--operation mode is normal

YD1L38 = YD1_CRC3 # DE1L9Q & YD1_CRC1 # !DE1L9Q & YD1_CRC0;


--YD1L48 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~363 at LC10_15_W3
--operation mode is normal

YD1L48 = YD1_ID_SHR8 # YD1_RXSHR8;


--YD1L58 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel2~364 at LC3_5_W3
--operation mode is normal

YD1L58 = YD1L73Q # YD1L38 # YD1L48 & JB91L9;


--HB3_q[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[9] at EC13_1_V2
HB3_q[9]_data_in = COM_AD_D[9];
HB3_q[9]_write_enable = PD1_valid_wreq;
HB3_q[9]_clock_0 = GLOBAL(LE1_outclock0);
HB3_q[9]_clock_1 = GLOBAL(LE1_outclock0);
HB3_q[9]_clear_0 = !HD1L41Q;
HB3_q[9]_clock_enable_1 = PD1_valid_rreq;
HB3_q[9]_write_address = WR_ADDR(JB21_sload_path[0], JB21_sload_path[1], JB21_sload_path[2], JB21_sload_path[3], JB21_sload_path[4], JB21_sload_path[5], JB21_sload_path[5]);
HB3_q[9]_read_address = RD_ADDR(HB3L231, JB11_sload_path[0], JB11_sload_path[1], JB11_sload_path[2], JB11_sload_path[3], JB11_sload_path[4], JB11_sload_path[4]);
HB3_q[9] = MEMORY_SEGMENT(HB3_q[9]_data_in, HB3_q[9]_write_enable, HB3_q[9]_clock_0, HB3_q[9]_clock_1, HB3_q[9]_clear_0, , , HB3_q[9]_clock_enable_1, VCC, HB3_q[9]_write_address, HB3_q[9]_read_address);


--HB3_q[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[1] at EC10_1_V2
HB3_q[1]_data_in = COM_AD_D[1];
HB3_q[1]_write_enable = PD1_valid_wreq;
HB3_q[1]_clock_0 = GLOBAL(LE1_outclock0);
HB3_q[1]_clock_1 = GLOBAL(LE1_outclock0);
HB3_q[1]_clear_0 = !HD1L41Q;
HB3_q[1]_clock_enable_1 = PD1_valid_rreq;
HB3_q[1]_write_address = WR_ADDR(JB21_sload_path[0], JB21_sload_path[1], JB21_sload_path[2], JB21_sload_path[3], JB21_sload_path[4], JB21_sload_path[5], JB21_sload_path[5]);
HB3_q[1]_read_address = RD_ADDR(HB3L231, JB11_sload_path[0], JB11_sload_path[1], JB11_sload_path[2], JB11_sload_path[3], JB11_sload_path[4], JB11_sload_path[4]);
HB3_q[1] = MEMORY_SEGMENT(HB3_q[1]_data_in, HB3_q[1]_write_enable, HB3_q[1]_clock_0, HB3_q[1]_clock_1, HB3_q[1]_clear_0, , , HB3_q[1]_clock_enable_1, VCC, HB3_q[1]_write_address, HB3_q[1]_read_address);


--BD63L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00014|muxlut:$00012|$00012~0 at LC3_4_R3
--operation mode is normal

BD63L1 = YD1L87Q # YD1L27Q & HB3_q[9] # !YD1L27Q & HB3_q[1];


--BD63L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00014|muxlut:$00012|result_node~18 at LC4_4_R3
--operation mode is normal

BD63L2 = (!YD1L27Q & HC3_dffs[1] # !YD1L87Q) & CASCADE(BD63L1);


--BD53L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00020|$00012~0 at LC1_9_R3
--operation mode is normal

BD53L1 = YD1L29Q # YD1L68Q & BD23L2 # !YD1L68Q & BD13L2;


--BD33L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00016|result_node~81 at LC7_8_R3
--operation mode is normal

BD33L2 = KB1_SND_DRBT # KB1_SND_DRAND # KB1_SND_IDLE;


--BD33_result_node is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00016|result_node at LC6_8_R3
--operation mode is normal

BD33_result_node = YD1L87Q & (YD1L27Q & BD33L2 # !YD1L27Q & !JB31_pre_out[1]);


--BD53L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00020|result_node~26 at LC2_9_R3
--operation mode is normal

BD53L2 = (YD1L68Q & BD43L2 # !YD1L68Q & BD33_result_node # !YD1L29Q) & CASCADE(BD53L1);


--SD1L81 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~830 at LC8_4_R3
--operation mode is normal

SD1L81 = BD45L2 & (YD1L59Q # BD35L2) # !BD45L2 & !YD1L59Q & BD35L2;


--HC4_dffs[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[5] at LC9_10_R3
--operation mode is normal

HC4_dffs[5]_lut_out = DE1L9Q & SD1L91 # !DE1L9Q & HC4_dffs[6];
HC4_dffs[5] = DFFE(HC4_dffs[5]_lut_out, GLOBAL(LE1_outclock0), DE1L7Q, , DE1L8Q);


--RC1L32Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|hl_edge~reg at LC2_11_Q3
--operation mode is normal

RC1L32Q_lut_out = RC1L2 & (RC1L22 & RC1L92Q # !RC1L02Q) # !RC1L2 & RC1L22 & RC1L92Q;
RC1L32Q = DFFE(RC1L32Q_lut_out, GLOBAL(LE1_outclock0), !KB1L72, , );


--CC1_inst10[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[8] at LC3_8_V2
--operation mode is normal

CC1_inst10[8]_lut_out = COM_AD_D[8];
CC1_inst10[8] = DFFE(CC1_inst10[8]_lut_out, GLOBAL(LE1_outclock0), , , );


--X1L1 is LED2ATWDdelay:LED2ATWDdelay_inst|i5~137 at LC6_7_N1
--operation mode is normal

X1L1 = !X1_SRG[10] & !X1_SRG[9] & (F1_LEDdelay[0] # W1_LEDdelay[0]);


--X1L3 is LED2ATWDdelay:LED2ATWDdelay_inst|i5~141 at LC7_7_N1
--operation mode is normal

X1L3 = (!X1_SRG[5] & !X1_SRG[8] & !X1_SRG[6] & !X1_SRG[11]) & CASCADE(X1L1);


--X1L2 is LED2ATWDdelay:LED2ATWDdelay_inst|i5~139 at LC2_6_N1
--operation mode is normal

X1L2 = !X1_SRG[7] & !X1_SRG[4] & !X1_SRG[1] & !X1_SRG[2];


--X1L4 is LED2ATWDdelay:LED2ATWDdelay_inst|i5~142 at LC3_6_N1
--operation mode is normal

X1L4 = (!X1_SRG[3] & !X1_SRG[0] & !X1_SRG[14] & !X1_SRG[13]) & CASCADE(X1L2);


--CB1_readout_cnt[28] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[28] at LC10_13_Y4
--operation mode is normal

CB1_readout_cnt[28]_lut_out = CB1L72 & (CB1_readout_cnt[28] # CB1L971Q & CB1L48) # !CB1L72 & CB1L971Q & CB1L48;
CB1_readout_cnt[28] = DFFE(CB1_readout_cnt[28]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[29] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[29] at LC7_13_Y4
--operation mode is normal

CB1_readout_cnt[29]_lut_out = CB1_readout_cnt[29] & (CB1L72 # CB1L971Q & CB1L68) # !CB1_readout_cnt[29] & CB1L971Q & CB1L68;
CB1_readout_cnt[29] = DFFE(CB1_readout_cnt[29]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[30] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[30] at LC7_14_Y4
--operation mode is normal

CB1_readout_cnt[30]_lut_out = CB1L72 & (CB1_readout_cnt[30] # CB1L971Q & CB1L88) # !CB1L72 & CB1L971Q & CB1L88;
CB1_readout_cnt[30] = DFFE(CB1_readout_cnt[30]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[31] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[31] at LC8_13_Y4
--operation mode is normal

CB1_readout_cnt[31]_lut_out = CB1_readout_cnt[31] & (CB1L72 # CB1L971Q & CB1L09) # !CB1_readout_cnt[31] & CB1L971Q & CB1L09;
CB1_readout_cnt[31] = DFFE(CB1_readout_cnt[31]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB1L231 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3181 at LC4_13_Y4
--operation mode is normal

CB1L231 = !CB1_readout_cnt[29] & !CB1_readout_cnt[28] & !CB1_readout_cnt[31] & !CB1_readout_cnt[30];


--CB1_readout_cnt[24] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[24] at LC3_13_Y4
--operation mode is normal

CB1_readout_cnt[24]_lut_out = CB1_readout_cnt[24] & (CB1L72 # CB1L971Q & CB1L67) # !CB1_readout_cnt[24] & CB1L971Q & CB1L67;
CB1_readout_cnt[24] = DFFE(CB1_readout_cnt[24]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[25] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[25] at LC1_13_Y4
--operation mode is normal

CB1_readout_cnt[25]_lut_out = CB1L971Q & (CB1L87 # CB1_readout_cnt[25] & CB1L72) # !CB1L971Q & CB1_readout_cnt[25] & CB1L72;
CB1_readout_cnt[25] = DFFE(CB1_readout_cnt[25]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[26] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[26] at LC9_14_Y4
--operation mode is normal

CB1_readout_cnt[26]_lut_out = CB1L72 & (CB1_readout_cnt[26] # CB1L971Q & CB1L08) # !CB1L72 & CB1L971Q & CB1L08;
CB1_readout_cnt[26] = DFFE(CB1_readout_cnt[26]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[27] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[27] at LC6_13_Y4
--operation mode is normal

CB1_readout_cnt[27]_lut_out = CB1_readout_cnt[27] & (CB1L72 # CB1L971Q & CB1L28) # !CB1_readout_cnt[27] & CB1L971Q & CB1L28;
CB1_readout_cnt[27] = DFFE(CB1_readout_cnt[27]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB1L631 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3190 at LC5_13_Y4
--operation mode is normal

CB1L631 = (!CB1_readout_cnt[24] & !CB1_readout_cnt[26] & !CB1_readout_cnt[27] & !CB1_readout_cnt[25]) & CASCADE(CB1L231);


--CB1_readout_cnt[20] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[20] at LC4_11_Y4
--operation mode is normal

CB1_readout_cnt[20]_lut_out = CB1_readout_cnt[20] & (CB1L72 # CB1L971Q & CB1L86) # !CB1_readout_cnt[20] & CB1L971Q & CB1L86;
CB1_readout_cnt[20] = DFFE(CB1_readout_cnt[20]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[21] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[21] at LC6_11_Y4
--operation mode is normal

CB1_readout_cnt[21]_lut_out = CB1_readout_cnt[21] & (CB1L72 # CB1L971Q & CB1L07) # !CB1_readout_cnt[21] & CB1L971Q & CB1L07;
CB1_readout_cnt[21] = DFFE(CB1_readout_cnt[21]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[22] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[22] at LC7_11_Y4
--operation mode is normal

CB1_readout_cnt[22]_lut_out = CB1L72 & (CB1_readout_cnt[22] # CB1L971Q & CB1L27) # !CB1L72 & CB1L971Q & CB1L27;
CB1_readout_cnt[22] = DFFE(CB1_readout_cnt[22]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[23] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[23] at LC2_11_Y4
--operation mode is normal

CB1_readout_cnt[23]_lut_out = CB1L72 & (CB1_readout_cnt[23] # CB1L971Q & CB1L47) # !CB1L72 & CB1L971Q & CB1L47;
CB1_readout_cnt[23] = DFFE(CB1_readout_cnt[23]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB1L331 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3183 at LC9_11_Y4
--operation mode is normal

CB1L331 = !CB1_readout_cnt[20] & !CB1_readout_cnt[22] & !CB1_readout_cnt[21] & !CB1_readout_cnt[23];


--CB1_readout_cnt[16] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[16] at LC1_11_Y4
--operation mode is normal

CB1_readout_cnt[16]_lut_out = CB1L72 & (CB1_readout_cnt[16] # CB1L971Q & CB1L06) # !CB1L72 & CB1L971Q & CB1L06;
CB1_readout_cnt[16] = DFFE(CB1_readout_cnt[16]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[17] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[17] at LC3_11_Y4
--operation mode is normal

CB1_readout_cnt[17]_lut_out = CB1_readout_cnt[17] & (CB1L72 # CB1L971Q & CB1L26) # !CB1_readout_cnt[17] & CB1L971Q & CB1L26;
CB1_readout_cnt[17] = DFFE(CB1_readout_cnt[17]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[18] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[18] at LC5_11_Y4
--operation mode is normal

CB1_readout_cnt[18]_lut_out = CB1_readout_cnt[18] & (CB1L72 # CB1L971Q & CB1L46) # !CB1_readout_cnt[18] & CB1L971Q & CB1L46;
CB1_readout_cnt[18] = DFFE(CB1_readout_cnt[18]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[19] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[19] at LC8_11_Y4
--operation mode is normal

CB1_readout_cnt[19]_lut_out = CB1L72 & (CB1_readout_cnt[19] # CB1L971Q & CB1L66) # !CB1L72 & CB1L971Q & CB1L66;
CB1_readout_cnt[19] = DFFE(CB1_readout_cnt[19]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB1L731 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3191 at LC10_11_Y4
--operation mode is normal

CB1L731 = (!CB1_readout_cnt[18] & !CB1_readout_cnt[16] & !CB1_readout_cnt[17] & !CB1_readout_cnt[19]) & CASCADE(CB1L331);


--CB1_readout_cnt[12] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[12] at LC6_9_Y4
--operation mode is normal

CB1_readout_cnt[12]_lut_out = CB1L971Q & (CB1L25 # CB1_readout_cnt[12] & CB1L72) # !CB1L971Q & CB1_readout_cnt[12] & CB1L72;
CB1_readout_cnt[12] = DFFE(CB1_readout_cnt[12]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[13] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[13] at LC5_9_Y4
--operation mode is normal

CB1_readout_cnt[13]_lut_out = CB1L971Q & (CB1L45 # CB1L72 & CB1_readout_cnt[13]) # !CB1L971Q & CB1L72 & CB1_readout_cnt[13];
CB1_readout_cnt[13] = DFFE(CB1_readout_cnt[13]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[14] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[14] at LC3_9_Y4
--operation mode is normal

CB1_readout_cnt[14]_lut_out = CB1L971Q & (CB1L65 # CB1L72 & CB1_readout_cnt[14]) # !CB1L971Q & CB1L72 & CB1_readout_cnt[14];
CB1_readout_cnt[14] = DFFE(CB1_readout_cnt[14]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[15] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[15] at LC4_9_Y4
--operation mode is normal

CB1_readout_cnt[15]_lut_out = CB1L971Q & (CB1L85 # CB1L72 & CB1_readout_cnt[15]) # !CB1L971Q & CB1L72 & CB1_readout_cnt[15];
CB1_readout_cnt[15] = DFFE(CB1_readout_cnt[15]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB1L431 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3185 at LC7_9_Y4
--operation mode is normal

CB1L431 = !CB1_readout_cnt[14] & !CB1_readout_cnt[15] & !CB1_readout_cnt[13] & !CB1_readout_cnt[12];


--CB1_readout_cnt[8] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[8] at LC10_9_Y4
--operation mode is normal

CB1_readout_cnt[8]_lut_out = CB1L971Q & (CB1L44 # CB1L72 & CB1_readout_cnt[8]) # !CB1L971Q & CB1L72 & CB1_readout_cnt[8];
CB1_readout_cnt[8] = DFFE(CB1_readout_cnt[8]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[9] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[9] at LC9_9_Y4
--operation mode is normal

CB1_readout_cnt[9]_lut_out = CB1L971Q & (CB1L64 # CB1L72 & CB1_readout_cnt[9]) # !CB1L971Q & CB1L72 & CB1_readout_cnt[9];
CB1_readout_cnt[9] = DFFE(CB1_readout_cnt[9]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[10] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[10] at LC2_9_Y4
--operation mode is normal

CB1_readout_cnt[10]_lut_out = CB1L971Q & (CB1L84 # CB1_readout_cnt[10] & CB1L72) # !CB1L971Q & CB1_readout_cnt[10] & CB1L72;
CB1_readout_cnt[10] = DFFE(CB1_readout_cnt[10]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[11] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[11] at LC1_9_Y4
--operation mode is normal

CB1_readout_cnt[11]_lut_out = CB1L971Q & (CB1L05 # CB1_readout_cnt[11] & CB1L72) # !CB1L971Q & CB1_readout_cnt[11] & CB1L72;
CB1_readout_cnt[11] = DFFE(CB1_readout_cnt[11]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB1L831 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3192 at LC8_9_Y4
--operation mode is normal

CB1L831 = (!CB1_readout_cnt[9] & !CB1_readout_cnt[10] & !CB1_readout_cnt[8] & !CB1_readout_cnt[11]) & CASCADE(CB1L431);


--CB1_readout_cnt[7] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[7] at LC2_8_Y4
--operation mode is normal

CB1_readout_cnt[7]_lut_out = CB1L971Q & (CB1L24 # CB1_readout_cnt[7] & CB1L72) # !CB1L971Q & CB1_readout_cnt[7] & CB1L72;
CB1_readout_cnt[7] = DFFE(CB1_readout_cnt[7]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[4] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[4] at LC5_7_Y4
--operation mode is normal

CB1_readout_cnt[4]_lut_out = CB1L72 & (CB1_readout_cnt[4] # CB1L971Q & CB1L63) # !CB1L72 & CB1L971Q & CB1L63;
CB1_readout_cnt[4] = DFFE(CB1_readout_cnt[4]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[5] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[5] at LC3_8_Y4
--operation mode is normal

CB1_readout_cnt[5]_lut_out = CB1L971Q & (CB1L83 # CB1_readout_cnt[5] & CB1L72) # !CB1L971Q & CB1_readout_cnt[5] & CB1L72;
CB1_readout_cnt[5] = DFFE(CB1_readout_cnt[5]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[6] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[6] at LC9_7_Y4
--operation mode is normal

CB1_readout_cnt[6]_lut_out = CB1L04 & (CB1L971Q # CB1_readout_cnt[6] & CB1L72) # !CB1L04 & CB1_readout_cnt[6] & CB1L72;
CB1_readout_cnt[6] = DFFE(CB1_readout_cnt[6]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB1L531 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3187 at LC3_7_Y4
--operation mode is normal

CB1L531 = !CB1_readout_cnt[6] & !CB1_readout_cnt[4] & CB1_readout_cnt[7] & !CB1_readout_cnt[5];


--CB1_readout_cnt[0] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[0] at LC6_16_P3
--operation mode is normal

CB1_readout_cnt[0]_lut_out = CB1L901 # CB1_readout_cnt[0] & (CB1L181Q # CB1L411);
CB1_readout_cnt[0] = DFFE(CB1_readout_cnt[0]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[1] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[1] at LC6_15_Y4
--operation mode is normal

CB1_readout_cnt[1]_lut_out = CB1L801 # CB1_readout_cnt[1] & (CB1L411 # CB1L181Q);
CB1_readout_cnt[1] = DFFE(CB1_readout_cnt[1]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[2] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[2] at LC4_8_Y4
--operation mode is normal

CB1_readout_cnt[2]_lut_out = CB1L72 & (CB1_readout_cnt[2] # CB1L971Q & CB1L23) # !CB1L72 & CB1L971Q & CB1L23;
CB1_readout_cnt[2] = DFFE(CB1_readout_cnt[2]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB1_readout_cnt[3] is atwd:atwd0|atwd_readout:inst_atwd_readout|readout_cnt[3] at LC1_8_Y4
--operation mode is normal

CB1_readout_cnt[3]_lut_out = CB1L72 & (CB1_readout_cnt[3] # CB1L971Q & CB1L43) # !CB1L72 & CB1L971Q & CB1L43;
CB1_readout_cnt[3] = DFFE(CB1_readout_cnt[3]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB1L931 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~3193 at LC4_7_Y4
--operation mode is normal

CB1L931 = (!CB1_readout_cnt[2] & !CB1_readout_cnt[3] & !CB1_readout_cnt[0] & !CB1_readout_cnt[1]) & CASCADE(CB1L531);


--CB2_readout_cnt[28] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[28] at LC7_14_S4
--operation mode is normal

CB2_readout_cnt[28]_lut_out = CB2L72 & (CB2_readout_cnt[28] # CB2L971Q & CB2L48) # !CB2L72 & CB2L971Q & CB2L48;
CB2_readout_cnt[28] = DFFE(CB2_readout_cnt[28]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[29] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[29] at LC5_13_S4
--operation mode is normal

CB2_readout_cnt[29]_lut_out = CB2L72 & (CB2_readout_cnt[29] # CB2L971Q & CB2L68) # !CB2L72 & CB2L971Q & CB2L68;
CB2_readout_cnt[29] = DFFE(CB2_readout_cnt[29]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[30] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[30] at LC8_13_S4
--operation mode is normal

CB2_readout_cnt[30]_lut_out = CB2_readout_cnt[30] & (CB2L72 # CB2L971Q & CB2L88) # !CB2_readout_cnt[30] & CB2L971Q & CB2L88;
CB2_readout_cnt[30] = DFFE(CB2_readout_cnt[30]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[31] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[31] at LC10_13_S4
--operation mode is normal

CB2_readout_cnt[31]_lut_out = CB2L971Q & (CB2L09 # CB2_readout_cnt[31] & CB2L72) # !CB2L971Q & CB2_readout_cnt[31] & CB2L72;
CB2_readout_cnt[31] = DFFE(CB2_readout_cnt[31]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB2L231 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3181 at LC6_13_S4
--operation mode is normal

CB2L231 = !CB2_readout_cnt[30] & !CB2_readout_cnt[31] & !CB2_readout_cnt[29] & !CB2_readout_cnt[28];


--CB2_readout_cnt[24] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[24] at LC3_13_S4
--operation mode is normal

CB2_readout_cnt[24]_lut_out = CB2L72 & (CB2_readout_cnt[24] # CB2L971Q & CB2L67) # !CB2L72 & CB2L971Q & CB2L67;
CB2_readout_cnt[24] = DFFE(CB2_readout_cnt[24]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[25] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[25] at LC1_13_S4
--operation mode is normal

CB2_readout_cnt[25]_lut_out = CB2_readout_cnt[25] & (CB2L72 # CB2L87 & CB2L971Q) # !CB2_readout_cnt[25] & CB2L87 & CB2L971Q;
CB2_readout_cnt[25] = DFFE(CB2_readout_cnt[25]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[26] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[26] at LC10_14_S4
--operation mode is normal

CB2_readout_cnt[26]_lut_out = CB2L72 & (CB2_readout_cnt[26] # CB2L971Q & CB2L08) # !CB2L72 & CB2L971Q & CB2L08;
CB2_readout_cnt[26] = DFFE(CB2_readout_cnt[26]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[27] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[27] at LC2_13_S4
--operation mode is normal

CB2_readout_cnt[27]_lut_out = CB2_readout_cnt[27] & (CB2L72 # CB2L971Q & CB2L28) # !CB2_readout_cnt[27] & CB2L971Q & CB2L28;
CB2_readout_cnt[27] = DFFE(CB2_readout_cnt[27]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB2L631 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3190 at LC7_13_S4
--operation mode is normal

CB2L631 = (!CB2_readout_cnt[26] & !CB2_readout_cnt[25] & !CB2_readout_cnt[27] & !CB2_readout_cnt[24]) & CASCADE(CB2L231);


--CB2_readout_cnt[20] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[20] at LC4_11_S4
--operation mode is normal

CB2_readout_cnt[20]_lut_out = CB2L971Q & (CB2L86 # CB2L72 & CB2_readout_cnt[20]) # !CB2L971Q & CB2L72 & CB2_readout_cnt[20];
CB2_readout_cnt[20] = DFFE(CB2_readout_cnt[20]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[21] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[21] at LC8_11_S4
--operation mode is normal

CB2_readout_cnt[21]_lut_out = CB2L72 & (CB2_readout_cnt[21] # CB2L971Q & CB2L07) # !CB2L72 & CB2L971Q & CB2L07;
CB2_readout_cnt[21] = DFFE(CB2_readout_cnt[21]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[22] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[22] at LC1_11_S4
--operation mode is normal

CB2_readout_cnt[22]_lut_out = CB2L971Q & (CB2L27 # CB2L72 & CB2_readout_cnt[22]) # !CB2L971Q & CB2L72 & CB2_readout_cnt[22];
CB2_readout_cnt[22] = DFFE(CB2_readout_cnt[22]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[23] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[23] at LC9_11_S4
--operation mode is normal

CB2_readout_cnt[23]_lut_out = CB2L72 & (CB2_readout_cnt[23] # CB2L971Q & CB2L47) # !CB2L72 & CB2L971Q & CB2L47;
CB2_readout_cnt[23] = DFFE(CB2_readout_cnt[23]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB2L331 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3183 at LC5_11_S4
--operation mode is normal

CB2L331 = !CB2_readout_cnt[22] & !CB2_readout_cnt[21] & !CB2_readout_cnt[20] & !CB2_readout_cnt[23];


--CB2_readout_cnt[16] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[16] at LC4_13_S4
--operation mode is normal

CB2_readout_cnt[16]_lut_out = CB2_readout_cnt[16] & (CB2L72 # CB2L06 & CB2L971Q) # !CB2_readout_cnt[16] & CB2L06 & CB2L971Q;
CB2_readout_cnt[16] = DFFE(CB2_readout_cnt[16]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[17] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[17] at LC10_11_S4
--operation mode is normal

CB2_readout_cnt[17]_lut_out = CB2L72 & (CB2_readout_cnt[17] # CB2L971Q & CB2L26) # !CB2L72 & CB2L971Q & CB2L26;
CB2_readout_cnt[17] = DFFE(CB2_readout_cnt[17]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[18] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[18] at LC3_11_S4
--operation mode is normal

CB2_readout_cnt[18]_lut_out = CB2L72 & (CB2_readout_cnt[18] # CB2L971Q & CB2L46) # !CB2L72 & CB2L971Q & CB2L46;
CB2_readout_cnt[18] = DFFE(CB2_readout_cnt[18]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[19] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[19] at LC7_11_S4
--operation mode is normal

CB2_readout_cnt[19]_lut_out = CB2L72 & (CB2_readout_cnt[19] # CB2L971Q & CB2L66) # !CB2L72 & CB2L971Q & CB2L66;
CB2_readout_cnt[19] = DFFE(CB2_readout_cnt[19]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB2L731 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3191 at LC6_11_S4
--operation mode is normal

CB2L731 = (!CB2_readout_cnt[18] & !CB2_readout_cnt[17] & !CB2_readout_cnt[16] & !CB2_readout_cnt[19]) & CASCADE(CB2L331);


--CB2_readout_cnt[12] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[12] at LC1_9_S4
--operation mode is normal

CB2_readout_cnt[12]_lut_out = CB2L971Q & (CB2L25 # CB2_readout_cnt[12] & CB2L72) # !CB2L971Q & CB2_readout_cnt[12] & CB2L72;
CB2_readout_cnt[12] = DFFE(CB2_readout_cnt[12]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[13] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[13] at LC2_9_S4
--operation mode is normal

CB2_readout_cnt[13]_lut_out = CB2L971Q & (CB2L45 # CB2_readout_cnt[13] & CB2L72) # !CB2L971Q & CB2_readout_cnt[13] & CB2L72;
CB2_readout_cnt[13] = DFFE(CB2_readout_cnt[13]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[14] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[14] at LC4_9_S4
--operation mode is normal

CB2_readout_cnt[14]_lut_out = CB2L72 & (CB2_readout_cnt[14] # CB2L971Q & CB2L65) # !CB2L72 & CB2L971Q & CB2L65;
CB2_readout_cnt[14] = DFFE(CB2_readout_cnt[14]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[15] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[15] at LC10_9_S4
--operation mode is normal

CB2_readout_cnt[15]_lut_out = CB2L72 & (CB2_readout_cnt[15] # CB2L971Q & CB2L85) # !CB2L72 & CB2L971Q & CB2L85;
CB2_readout_cnt[15] = DFFE(CB2_readout_cnt[15]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB2L431 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3185 at LC5_9_S4
--operation mode is normal

CB2L431 = !CB2_readout_cnt[14] & !CB2_readout_cnt[13] & !CB2_readout_cnt[15] & !CB2_readout_cnt[12];


--CB2_readout_cnt[8] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[8] at LC2_11_S4
--operation mode is normal

CB2_readout_cnt[8]_lut_out = CB2_readout_cnt[8] & (CB2L72 # CB2L971Q & CB2L44) # !CB2_readout_cnt[8] & CB2L971Q & CB2L44;
CB2_readout_cnt[8] = DFFE(CB2_readout_cnt[8]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[9] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[9] at LC9_9_S4
--operation mode is normal

CB2_readout_cnt[9]_lut_out = CB2L971Q & (CB2L64 # CB2_readout_cnt[9] & CB2L72) # !CB2L971Q & CB2_readout_cnt[9] & CB2L72;
CB2_readout_cnt[9] = DFFE(CB2_readout_cnt[9]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[10] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[10] at LC8_9_S4
--operation mode is normal

CB2_readout_cnt[10]_lut_out = CB2L72 & (CB2_readout_cnt[10] # CB2L971Q & CB2L84) # !CB2L72 & CB2L971Q & CB2L84;
CB2_readout_cnt[10] = DFFE(CB2_readout_cnt[10]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[11] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[11] at LC3_9_S4
--operation mode is normal

CB2_readout_cnt[11]_lut_out = CB2L971Q & (CB2L05 # CB2_readout_cnt[11] & CB2L72) # !CB2L971Q & CB2_readout_cnt[11] & CB2L72;
CB2_readout_cnt[11] = DFFE(CB2_readout_cnt[11]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB2L831 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3192 at LC6_9_S4
--operation mode is normal

CB2L831 = (!CB2_readout_cnt[10] & !CB2_readout_cnt[11] & !CB2_readout_cnt[8] & !CB2_readout_cnt[9]) & CASCADE(CB2L431);


--CB2_readout_cnt[7] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[7] at LC5_7_S4
--operation mode is normal

CB2_readout_cnt[7]_lut_out = CB2_readout_cnt[7] & (CB2L72 # CB2L971Q & CB2L24) # !CB2_readout_cnt[7] & CB2L971Q & CB2L24;
CB2_readout_cnt[7] = DFFE(CB2_readout_cnt[7]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[4] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[4] at LC7_7_S4
--operation mode is normal

CB2_readout_cnt[4]_lut_out = CB2L971Q & (CB2L63 # CB2_readout_cnt[4] & CB2L72) # !CB2L971Q & CB2_readout_cnt[4] & CB2L72;
CB2_readout_cnt[4] = DFFE(CB2_readout_cnt[4]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[5] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[5] at LC3_8_S4
--operation mode is normal

CB2_readout_cnt[5]_lut_out = CB2_readout_cnt[5] & (CB2L72 # CB2L83 & CB2L971Q) # !CB2_readout_cnt[5] & CB2L83 & CB2L971Q;
CB2_readout_cnt[5] = DFFE(CB2_readout_cnt[5]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[6] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[6] at LC6_7_S4
--operation mode is normal

CB2_readout_cnt[6]_lut_out = CB2_readout_cnt[6] & (CB2L72 # CB2L971Q & CB2L04) # !CB2_readout_cnt[6] & CB2L971Q & CB2L04;
CB2_readout_cnt[6] = DFFE(CB2_readout_cnt[6]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB2L531 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3187 at LC8_7_S4
--operation mode is normal

CB2L531 = CB2_readout_cnt[7] & !CB2_readout_cnt[4] & !CB2_readout_cnt[6] & !CB2_readout_cnt[5];


--CB2_readout_cnt[0] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[0] at LC4_7_S4
--operation mode is normal

CB2_readout_cnt[0]_lut_out = CB2L901 # CB2_readout_cnt[0] & (CB2L181Q # CB2L411);
CB2_readout_cnt[0] = DFFE(CB2_readout_cnt[0]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[1] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[1] at LC2_8_S4
--operation mode is normal

CB2_readout_cnt[1]_lut_out = CB2L801 # CB2_readout_cnt[1] & (CB2L411 # CB2L181Q);
CB2_readout_cnt[1] = DFFE(CB2_readout_cnt[1]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[2] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[2] at LC1_8_S4
--operation mode is normal

CB2_readout_cnt[2]_lut_out = CB2_readout_cnt[2] & (CB2L72 # CB2L23 & CB2L971Q) # !CB2_readout_cnt[2] & CB2L23 & CB2L971Q;
CB2_readout_cnt[2] = DFFE(CB2_readout_cnt[2]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB2_readout_cnt[3] is atwd:atwd1|atwd_readout:inst_atwd_readout|readout_cnt[3] at LC4_8_S4
--operation mode is normal

CB2_readout_cnt[3]_lut_out = CB2L43 & (CB2L971Q # CB2_readout_cnt[3] & CB2L72) # !CB2L43 & CB2_readout_cnt[3] & CB2L72;
CB2_readout_cnt[3] = DFFE(CB2_readout_cnt[3]_lut_out, GLOBAL(LE1_outclock1), , , !V1L4Q);


--CB2L931 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~3193 at LC9_7_S4
--operation mode is normal

CB2L931 = (!CB2_readout_cnt[1] & !CB2_readout_cnt[2] & !CB2_readout_cnt[3] & !CB2_readout_cnt[0]) & CASCADE(CB2L531);


--W1_tick is single_led:inst_single_led|tick at LC5_11_V1
--operation mode is normal

W1_tick_lut_out = JB13_sload_path[15] $ W1_cnt_old[15];
W1_tick = DFFE(W1_tick_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--W1_cnt_old[15] is single_led:inst_single_led|cnt_old[15] at LC3_11_V1
--operation mode is normal

W1_cnt_old[15]_lut_out = JB13_sload_path[15];
W1_cnt_old[15] = DFFE(W1_cnt_old[15]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--K1L064 is coinc:inst_coinc|last_up_pol~28 at LC7_4_W1
--operation mode is normal

K1L064 = Y1_command_2_local[0] & !Y1_command_2_local[3] & (K1_last_down # !Y1_command_2_local[1]);


--K1L954 is coinc:inst_coinc|last_up_pol~0 at LC9_4_W1
--operation mode is normal

K1L954 = K1L055Q & !K1L624 & !K1L134 & K1L064;


--F1_tick is flasher_board:flasher_board_inst|tick at LC7_9_E1
--operation mode is normal

F1_tick_lut_out = JB32_sload_path[15] $ F1_cnt_old[15];
F1_tick = DFFE(F1_tick_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--F1_cnt_old[15] is flasher_board:flasher_board_inst|cnt_old[15] at LC3_9_E1
--operation mode is normal

F1_cnt_old[15]_lut_out = JB32_sload_path[15];
F1_cnt_old[15] = DFFE(F1_cnt_old[15]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--NC3_aeb_out is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp[0]|aeb_out at LC9_9_P4
--operation mode is normal

NC3_aeb_out = !JB2_sload_path[3] & JB2_sload_path[1] & !JB2_sload_path[2] & JB2_sload_path[0];


--RC1L4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|_~625 at LC2_10_Q3
--operation mode is normal

RC1L4 = JB4_sload_path[1] & JB4_sload_path[3] & JB4_sload_path[0] & JB4_sload_path[2];


--RC1L33Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|sreg~36 at LC6_11_Q3
--operation mode is normal

RC1L33Q_lut_out = RC1L12 & (RC1L23Q # RC1L33Q & !RC1L4) # !RC1L12 & RC1L33Q & !RC1L4;
RC1L33Q = DFFE(RC1L33Q_lut_out, GLOBAL(LE1_outclock0), !KB1L72, , );


--RC1L92Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|sreg~31 at LC10_12_Q3
--operation mode is normal

RC1L92Q_lut_out = RC1L02Q & RC1L92Q & RC1L81 # !RC1L02Q & (RC1L2 # RC1L92Q & RC1L81);
RC1L92Q = DFFE(RC1L92Q_lut_out, GLOBAL(LE1_outclock0), !KB1L72, , );


--RC1L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|_~626 at LC8_10_Q3
--operation mode is normal

RC1L5 = !JB4_sload_path[1] & !JB4_sload_path[3] & JB4_sload_path[0] & JB4_sload_path[2];


--RC1L42Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|lowsig~reg at LC5_16_Q3
--operation mode is normal

RC1L42Q_lut_out = RC1L61 & (DC1L9Q # !RC1L82Q) # !RC1L61 & RC1_SV4 & (DC1L9Q # !RC1L82Q);
RC1L42Q = DFFE(RC1L42Q_lut_out, GLOBAL(LE1_outclock0), !KB1L72, , );


--UB1_low_lev is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|low_lev at LC10_7_R2
--operation mode is normal

UB1_low_lev_lut_out = !UB1L941 & UB1L861;
UB1_low_lev = DFFE(UB1_low_lev_lut_out, GLOBAL(LE1_outclock0), !KB1L72, , );


--RC1L6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|_~627 at LC10_11_Q3
--operation mode is normal

RC1L6 = !UB1_low_lev & RC1L5 & !RC1L42Q;


--RC1L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|_~628 at LC6_9_Q3
--operation mode is normal

RC1L7 = !JB4_sload_path[3] & JB4_sload_path[1];


--RC1L52Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|lrgsig~reg at LC9_16_Q3
--operation mode is normal

RC1L52Q_lut_out = RC1L71 # RC1_SV3 # !RC1_SV4 & RC1L61;
RC1L52Q = DFFE(RC1L52Q_lut_out, GLOBAL(LE1_outclock0), !KB1L72, , );


--RC1L8 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|_~629 at LC7_10_Q3
--operation mode is normal

RC1L8 = RC1L7 & RC1L52Q & JB4_sload_path[0] & !JB4_sload_path[2];


--UB1_lrg_lev is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|lrg_lev at LC5_5_R2
--operation mode is normal

UB1_lrg_lev_lut_out = UB1L802 & !UB1L981;
UB1_lrg_lev = DFFE(UB1_lrg_lev_lut_out, GLOBAL(LE1_outclock0), !KB1L72, , );


--RC1L9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|_~630 at LC4_11_Q3
--operation mode is normal

RC1L9 = RC1L92Q & (RC1L6 # RC1L8 & !UB1_lrg_lev);


--UB1_lrg_hl is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|lrg_hl at LC9_8_Q2
--operation mode is normal

UB1_lrg_hl_lut_out = UB1L031 & !UB1L111;
UB1_lrg_hl = DFFE(UB1_lrg_hl_lut_out, GLOBAL(LE1_outclock0), !KB1L72, , );


--UB1_low_hl is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|low_hl at LC7_11_Q2
--operation mode is normal

UB1_low_hl_lut_out = !UB1L17 & UB1L09;
UB1_low_hl = DFFE(UB1_low_hl_lut_out, GLOBAL(LE1_outclock0), !KB1L72, , );


--RC1L2 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|_~34 at LC5_11_Q3
--operation mode is normal

RC1L2 = UB1_lrg_hl & (RC1L52Q # !RC1L42Q & UB1_low_hl) # !UB1_lrg_hl & !RC1L42Q & UB1_low_hl;


--RC1L01 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|_~631 at LC6_10_Q3
--operation mode is normal

RC1L01 = !RC1L02Q & !RC1L2;


--RC1L11 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|_~632 at LC1_11_Q3
--operation mode is normal

RC1L11 = UB1_low_lev & RC1L5 & !RC1L42Q;


--Q1_MultiSPE_latch is hit_counter_ff:inst_hit_counter_ff|MultiSPE_latch at LC5_7_C4
--operation mode is normal

Q1_MultiSPE_latch_lut_out = M1L3Q # !Q1_FE_pulse_local;
Q1_MultiSPE_latch = DFFE(Q1_MultiSPE_latch_lut_out, GLOBAL(MultiSPE), Q1_MultiSPErst, , );


--Q1_OneSPE_latch is hit_counter_ff:inst_hit_counter_ff|OneSPE_latch at LC5_8_C4
--operation mode is normal

Q1_OneSPE_latch_lut_out = M1L3Q # !Q1_FE_pulse_local;
Q1_OneSPE_latch = DFFE(Q1_OneSPE_latch_lut_out, GLOBAL(OneSPE), Q1_OneSPErst, , );


--H1L81 is atwd_ping_pong:inst_atwd_ping_pong|i~216 at LC4_10_J3
--operation mode is normal

H1L81 = H1L5Q & Y1_command_0_local[2] & !H1_atwd0_read_done_dly;


--H1L91 is atwd_ping_pong:inst_atwd_ping_pong|i~217 at LC6_12_J3
--operation mode is normal

H1L91 = H1L9Q & !DB2_TriggerComplete_in_sync;


--K1_LCATWD_ATWD_A_down_post_cnt[3] is coinc:inst_coinc|LCATWD_ATWD_A_down_post_cnt[3] at LC10_6_Z2
--operation mode is normal

K1_LCATWD_ATWD_A_down_post_cnt[3]_lut_out = !K1L263;
K1_LCATWD_ATWD_A_down_post_cnt[3] = DFFE(K1_LCATWD_ATWD_A_down_post_cnt[3]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--K1_LCATWD_ATWD_A_up_post_cnt[3] is coinc:inst_coinc|LCATWD_ATWD_A_up_post_cnt[3] at LC8_6_U2
--operation mode is normal

K1_LCATWD_ATWD_A_up_post_cnt[3]_lut_out = !K1L373;
K1_LCATWD_ATWD_A_up_post_cnt[3] = DFFE(K1_LCATWD_ATWD_A_up_post_cnt[3]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--K1_LCATWD_ATWD_A_down_pre_cnt[3] is coinc:inst_coinc|LCATWD_ATWD_A_down_pre_cnt[3] at LC10_15_J1
--operation mode is normal

K1_LCATWD_ATWD_A_down_pre_cnt[3]_lut_out = !K1L043;
K1_LCATWD_ATWD_A_down_pre_cnt[3] = DFFE(K1_LCATWD_ATWD_A_down_pre_cnt[3]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--K1L38 is coinc:inst_coinc|i971~0 at LC1_15_J1
--operation mode is normal

K1L38 = !K1_LCATWD_ATWD_A_down_pre_cnt[3] & (K1_LC_RX_down_old # !K1_LC_down_a # !K1_LC_down_b);


--K1_LCATWD_ATWD_A_up_pre_cnt[3] is coinc:inst_coinc|LCATWD_ATWD_A_up_pre_cnt[3] at LC8_11_O2
--operation mode is normal

K1_LCATWD_ATWD_A_up_pre_cnt[3]_lut_out = !K1L153;
K1_LCATWD_ATWD_A_up_pre_cnt[3] = DFFE(K1_LCATWD_ATWD_A_up_pre_cnt[3]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--K1L77 is coinc:inst_coinc|i962~0 at LC4_11_O2
--operation mode is normal

K1L77 = !K1_LCATWD_ATWD_A_up_pre_cnt[3] & (K1_LC_RX_up_old # !K1_LC_up_a # !K1_LC_up_b);


--RB1_dpr_wadr[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[9] at LC9_8_I1
--operation mode is normal

RB1_dpr_wadr[9]_lut_out = JB8_q[9];
RB1_dpr_wadr[9] = DFFE(RB1_dpr_wadr[9]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--RB1_dpr_radr[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[9] at LC9_15_I1
--operation mode is normal

RB1_dpr_radr[9]_lut_out = Y1_rx_dpr_radr_local[9];
RB1_dpr_radr[9] = DFFE(RB1_dpr_radr[9]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , Y1L6301Q);


--RB1_dpr_wadr[10] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[10] at LC6_7_I3
--operation mode is normal

RB1_dpr_wadr[10]_lut_out = JB8_q[10];
RB1_dpr_wadr[10] = DFFE(RB1_dpr_wadr[10]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--RB1_dpr_radr[10] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[10] at LC6_16_I1
--operation mode is normal

RB1_dpr_radr[10]_lut_out = Y1_rx_dpr_radr_local[10];
RB1_dpr_radr[10] = DFFE(RB1_dpr_radr[10]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , Y1L6301Q);


--RB1_dpr_wadr[11] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[11] at LC9_1_I3
--operation mode is normal

RB1_dpr_wadr[11]_lut_out = JB8_q[11];
RB1_dpr_wadr[11] = DFFE(RB1_dpr_wadr[11]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--RB1_dpr_radr[11] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[11] at LC5_8_I1
--operation mode is normal

RB1_dpr_radr[11]_lut_out = Y1_rx_dpr_radr_local[11];
RB1_dpr_radr[11] = DFFE(RB1_dpr_radr[11]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , Y1L6301Q);


--RB1L021 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~359 at LC3_9_I1
--operation mode is normal

RB1L021 = !RB1L59 & !RB1L79 & !RB1L39 & !RB1L99;


--RB1L621 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~367 at LC4_9_I1
--operation mode is normal

RB1L621 = (!RB1L301 & !RB1L501 & !RB1L701 & !RB1L101) & CASCADE(RB1L021);


--RB1_dpr_wadr[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[7] at LC9_11_I1
--operation mode is normal

RB1_dpr_wadr[7]_lut_out = JB8_q[7];
RB1_dpr_wadr[7] = DFFE(RB1_dpr_wadr[7]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--RB1_dpr_radr[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[7] at LC7_16_I1
--operation mode is normal

RB1_dpr_radr[7]_lut_out = Y1_rx_dpr_radr_local[7];
RB1_dpr_radr[7] = DFFE(RB1_dpr_radr[7]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , Y1L6301Q);


--RB1L121 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~361 at LC2_12_I1
--operation mode is normal

RB1L121 = !RB1L27 & !RB1L66 & !RB1L07 & !RB1L86;


--RB1L721 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|op_6~368 at LC3_12_I1
--operation mode is normal

RB1L721 = (!RB1L67 & !RB1L08 & !RB1L47 & !RB1L87) & CASCADE(RB1L121);


--H1L02 is atwd_ping_pong:inst_atwd_ping_pong|i~219 at LC2_11_J3
--operation mode is normal

H1L02 = H1L01Q & Y1_command_0_local[10] & !H1_atwd1_read_done_dly # !H1L3Q;


--H1L12 is atwd_ping_pong:inst_atwd_ping_pong|i~220 at LC3_10_J3
--operation mode is normal

H1L12 = !DB1_TriggerComplete_in_sync & H1L4Q;


--K1_LCATWD_ATWD_B_down_post_cnt[3] is coinc:inst_coinc|LCATWD_ATWD_B_down_post_cnt[3] at LC1_5_Z4
--operation mode is normal

K1_LCATWD_ATWD_B_down_post_cnt[3]_lut_out = !K1L604;
K1_LCATWD_ATWD_B_down_post_cnt[3] = DFFE(K1_LCATWD_ATWD_B_down_post_cnt[3]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--K1_LCATWD_ATWD_B_up_post_cnt[3] is coinc:inst_coinc|LCATWD_ATWD_B_up_post_cnt[3] at LC5_4_Z4
--operation mode is normal

K1_LCATWD_ATWD_B_up_post_cnt[3]_lut_out = !K1L714;
K1_LCATWD_ATWD_B_up_post_cnt[3] = DFFE(K1_LCATWD_ATWD_B_up_post_cnt[3]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--K1_LCATWD_ATWD_B_down_pre_cnt[3] is coinc:inst_coinc|LCATWD_ATWD_B_down_pre_cnt[3] at LC4_5_J1
--operation mode is normal

K1_LCATWD_ATWD_B_down_pre_cnt[3]_lut_out = !K1L483;
K1_LCATWD_ATWD_B_down_pre_cnt[3] = DFFE(K1_LCATWD_ATWD_B_down_pre_cnt[3]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--K1L99 is coinc:inst_coinc|i1042~0 at LC6_4_J1
--operation mode is normal

K1L99 = !K1_LCATWD_ATWD_B_down_pre_cnt[3] & (K1_LC_RX_down_old # !K1_LC_down_a # !K1_LC_down_b);


--K1_LCATWD_ATWD_B_up_pre_cnt[3] is coinc:inst_coinc|LCATWD_ATWD_B_up_pre_cnt[3] at LC8_14_O2
--operation mode is normal

K1_LCATWD_ATWD_B_up_pre_cnt[3]_lut_out = !K1L593;
K1_LCATWD_ATWD_B_up_pre_cnt[3] = DFFE(K1_LCATWD_ATWD_B_up_pre_cnt[3]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--K1L39 is coinc:inst_coinc|i1033~0 at LC7_13_O2
--operation mode is normal

K1L39 = !K1_LCATWD_ATWD_B_up_pre_cnt[3] & (K1_LC_RX_up_old # !K1_LC_up_b # !K1_LC_up_a);


--YB1L4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i36~45 at LC4_9_R4
--operation mode is normal

YB1L4 = !DC1L01Q & YB1L24Q # !YB1L14Q;


--YB1L91 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~717 at LC7_8_R4
--operation mode is normal

YB1L91 = YB1_loopcnt[1] & YB1_loopcnt[0];


--YB1L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i36~47 at LC3_9_R4
--operation mode is normal

YB1L5 = YB1_loopcnt[0] & YB1_loopcnt[1] & YB1_loopcnt[2];


--YB1_srg[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|srg[5] at LC6_4_W4
--operation mode is normal

YB1_srg[5]_lut_out = YB1L12 # YB1L24Q & HC1_dffs[5];
YB1_srg[5] = DFFE(YB1_srg[5]_lut_out, GLOBAL(LE1_outclock0), , , YB1L04);


--YB1L02 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~718 at LC7_3_W4
--operation mode is normal

YB1L02 = YB1_srg[6] & (YB1L34Q & YB1_srg[5] # !YB1L14Q) # !YB1_srg[6] & YB1L34Q & YB1_srg[5];


--HD1L31Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|sreg~39 at LC8_6_V3
--operation mode is normal

HD1L31Q_lut_out = HD1L6Q & (JB9L41 # !YD1L26Q & HD1L31Q) # !HD1L6Q & !YD1L26Q & HD1L31Q;
HD1L31Q = DFFE(HD1L31Q_lut_out, GLOBAL(LE1_outclock0), !TB1L52Q, , );


--HD1L2 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|_~14 at LC5_5_V3
--operation mode is normal

HD1L2 = !YD1L011Q & HD1L7Q;


--HD1L6Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|sreg~31 at LC3_5_V3
--operation mode is normal

HD1L6Q_lut_out = HD1L21Q;
HD1L6Q = DFFE(HD1L6Q_lut_out, GLOBAL(LE1_outclock0), !TB1L52Q, , );


--SD1L7 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i93~93 at LC8_15_S3
--operation mode is normal

SD1L7 = SD1L65Q & (!SD1_loopcnt[3] # !SD1L71 # !SD1_loopcnt[4]);


--SD1L45Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|state~21 at LC6_16_S3
--operation mode is normal

SD1L45Q_lut_out = !YD1_STF & (SD1L4 # SD1L5 # !SD1L35Q);
SD1L45Q = DFFE(SD1L45Q_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--SD1_last_byte is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|last_byte at LC3_16_S3
--operation mode is normal

SD1_last_byte_lut_out = !YD1_STF & (YD1L73Q # SD1_last_byte);
SD1_last_byte = DFFE(SD1_last_byte_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--SD1L55Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|state~22 at LC6_14_S3
--operation mode is normal

SD1L55Q_lut_out = !YD1_STF & (SD1L6 # SD1L8 & SD1L55Q);
SD1L55Q = DFFE(SD1L55Q_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--SD1L01 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~42 at LC5_14_S3
--operation mode is normal

SD1L01 = !SD1L55Q & !SD1L65Q;


--HD1L51 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|tcwf_rdreq~25 at LC2_8_V3
--operation mode is normal

HD1L51 = YD1L011Q & (HD1L7Q # JB9L41 & HD1L01Q) # !YD1L011Q & JB9L41 & HD1L01Q;


--HD1L4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|_~258 at LC3_8_V3
--operation mode is normal

HD1L4 = HD1L9Q & NC01_agb_out;


--PD1L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|_~0 at LC5_4_V2
--operation mode is normal

PD1L1 = HD1L61Q & QD1_b_non_empty & !PD1_rd_ptr_lsb;


--Y1L742 is slaveregister:slaveregister_inst|dom_id[0]~114 at LC10_7_A3
--operation mode is normal

Y1L742 = !B1L53Q & Y1L931 & B1L63Q & B1L93Q;


--Y1L942Q is slaveregister:slaveregister_inst|dom_id[1]~reg0 at LC3_12_R3
--operation mode is normal

Y1L942Q_lut_out = RE1_MASTERHWDATA[1];
Y1L942Q = DFFE(Y1L942Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L742);


--HC3_dffs[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[2] at LC5_13_R3
--operation mode is normal

HC3_dffs[2]_lut_out = YD1_ID_LOAD & Y1L052Q # !YD1_ID_LOAD & HC3_dffs[3];
HC3_dffs[2] = DFFE(HC3_dffs[2]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--TC2_SRG[8] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[8] at LC1_9_X3
--operation mode is normal

TC2_SRG[8]_lut_out = YD1_STF # SD1_crc32_en & TC2_i10 # !SD1_crc32_en & TC2_SRG[8];
TC2_SRG[8] = DFFE(TC2_SRG[8]_lut_out, GLOBAL(LE1_outclock0), , , !KB1_CLR_BUF);


--TC2_SRG[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[0] at LC4_9_X3
--operation mode is normal

TC2_SRG[0]_lut_out = YD1_STF # SD1_crc32_en & TC2_i4 # !SD1_crc32_en & TC2_SRG[0];
TC2_SRG[0] = DFFE(TC2_SRG[0]_lut_out, GLOBAL(LE1_outclock0), , , !KB1_CLR_BUF);


--BD32L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00014|$00012~0 at LC7_8_X3
--operation mode is normal

BD32L1 = YD1L87Q # YD1L27Q & TC2_SRG[8] # !YD1L27Q & TC2_SRG[0];


--TC2_SRG[24] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[24] at LC10_3_X3
--operation mode is normal

TC2_SRG[24]_lut_out = YD1_STF # SD1_crc32_en & TC2_SRG[23] # !SD1_crc32_en & TC2_SRG[24];
TC2_SRG[24] = DFFE(TC2_SRG[24]_lut_out, GLOBAL(LE1_outclock0), , , !KB1_CLR_BUF);


--TC2_SRG[16] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[16] at LC8_3_X3
--operation mode is normal

TC2_SRG[16]_lut_out = YD1_STF # SD1_crc32_en & TC2_i14 # !SD1_crc32_en & TC2_SRG[16];
TC2_SRG[16] = DFFE(TC2_SRG[16]_lut_out, GLOBAL(LE1_outclock0), , , !KB1_CLR_BUF);


--BD32L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00014|result_node~26 at LC8_8_X3
--operation mode is normal

BD32L2 = (YD1L27Q & TC2_SRG[24] # !YD1L27Q & TC2_SRG[16] # !YD1L87Q) & CASCADE(BD32L1);


--BD22L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00012|$00012~0 at LC2_6_R3
--operation mode is normal

BD22L1 = YD1L87Q # YD1L27Q & SE1_portadataout[8] # !YD1L27Q & SE1_portadataout[0];


--BD22L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00012|result_node~26 at LC3_6_R3
--operation mode is normal

BD22L2 = (YD1L27Q & SE1_portadataout[24] # !YD1L27Q & SE1_portadataout[16] # !YD1L87Q) & CASCADE(BD22L1);


--HC2_dffs[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[0] at LC3_1_R3
--operation mode is normal

HC2_dffs[0]_lut_out = HC2_dffs[1] & (JB23_sload_path[0] # !NB1L91Q) # !HC2_dffs[1] & NB1L91Q & JB23_sload_path[0];
HC2_dffs[0] = DFFE(HC2_dffs[0]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[0] at LC9_1_R3
--operation mode is normal

HC5_dffs[0]_lut_out = HC5_dffs[1] & (JB23_sload_path[0] # !HD1L9Q) # !HC5_dffs[1] & HD1L9Q & JB23_sload_path[0];
HC5_dffs[0] = DFFE(HC5_dffs[0]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--BD52L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00010|muxlut:$00012|muxlut:$00018|result_node~27 at LC8_1_R3
--operation mode is normal

BD52L1 = YD1L27Q & HC2_dffs[0] # !YD1L27Q & HC5_dffs[0] # !YD1L87Q;


--HB3_q[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[2] at EC9_1_V2
HB3_q[2]_data_in = COM_AD_D[2];
HB3_q[2]_write_enable = PD1_valid_wreq;
HB3_q[2]_clock_0 = GLOBAL(LE1_outclock0);
HB3_q[2]_clock_1 = GLOBAL(LE1_outclock0);
HB3_q[2]_clear_0 = !HD1L41Q;
HB3_q[2]_clock_enable_1 = PD1_valid_rreq;
HB3_q[2]_write_address = WR_ADDR(JB21_sload_path[0], JB21_sload_path[1], JB21_sload_path[2], JB21_sload_path[3], JB21_sload_path[4], JB21_sload_path[5], JB21_sload_path[5]);
HB3_q[2]_read_address = RD_ADDR(HB3L231, JB11_sload_path[0], JB11_sload_path[1], JB11_sload_path[2], JB11_sload_path[3], JB11_sload_path[4], JB11_sload_path[4]);
HB3_q[2] = MEMORY_SEGMENT(HB3_q[2]_data_in, HB3_q[2]_write_enable, HB3_q[2]_clock_0, HB3_q[2]_clock_1, HB3_q[2]_clear_0, , , HB3_q[2]_clock_enable_1, VCC, HB3_q[2]_write_address, HB3_q[2]_read_address);


--BD54L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00014|muxlut:$00012|$00012~0 at LC3_7_R3
--operation mode is normal

BD54L1 = YD1L87Q # HB3_q[2] & !YD1L27Q;


--BD54L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00014|muxlut:$00012|result_node~18 at LC4_7_R3
--operation mode is normal

BD54L2 = (HC3_dffs[2] & !YD1L27Q # !YD1L87Q) & CASCADE(BD54L1);


--BD44L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00020|$00012~0 at LC1_7_R3
--operation mode is normal

BD44L1 = YD1L29Q # YD1L68Q & BD14L2 # !YD1L68Q & BD04L2;


--HC2_dffs[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[2] at LC5_2_R3
--operation mode is normal

HC2_dffs[2]_lut_out = HC2_dffs[3] & (JB23_sload_path[2] # !NB1L91Q) # !HC2_dffs[3] & NB1L91Q & JB23_sload_path[2];
HC2_dffs[2] = DFFE(HC2_dffs[2]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[2] at LC4_2_R3
--operation mode is normal

HC5_dffs[2]_lut_out = HC5_dffs[3] & (JB23_sload_path[2] # !HD1L9Q) # !HC5_dffs[3] & HD1L9Q & JB23_sload_path[2];
HC5_dffs[2] = DFFE(HC5_dffs[2]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--BD34_result_node is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00018|result_node at LC10_1_R3
--operation mode is normal

BD34_result_node = YD1L87Q & (YD1L27Q & HC2_dffs[2] # !YD1L27Q & HC5_dffs[2]);


--BD44L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00020|result_node~26 at LC2_7_R3
--operation mode is normal

BD44L2 = (YD1L68Q & BD34_result_node # !YD1L68Q & BD24L2 # !YD1L29Q) & CASCADE(BD44L1);


--SD1L91 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~831 at LC9_11_R3
--operation mode is normal

SD1L91 = BD26L2 & (BD36L2 # !YD1L59Q) # !BD26L2 & YD1L59Q & BD36L2;


--HC4_dffs[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[6] at LC4_9_R3
--operation mode is normal

HC4_dffs[6]_lut_out = HC4_dffs[7] & (SD1L02 # !DE1L9Q) # !HC4_dffs[7] & DE1L9Q & SD1L02;
HC4_dffs[6] = DFFE(HC4_dffs[6]_lut_out, GLOBAL(LE1_outclock0), DE1L7Q, , DE1L8Q);


--RC1L21 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|_~633 at LC5_9_Q3
--operation mode is normal

RC1L21 = !JB4_sload_path[3] & JB4_sload_path[0] & !JB4_sload_path[2] & JB4_sload_path[1];


--RC1L22 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|hl_edge~107 at LC1_10_Q3
--operation mode is normal

RC1L22 = RC1L52Q & !RC1L21 & (RC1L42Q # !RC1L5) # !RC1L52Q & (RC1L42Q # !RC1L5);


--CC1_inst10[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[7] at LC3_10_V2
--operation mode is normal

CC1_inst10[7]_lut_out = COM_AD_D[7];
CC1_inst10[7] = DFFE(CC1_inst10[7]_lut_out, GLOBAL(LE1_outclock0), , , );


--CB1L72 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~55 at LC2_16_Y4
--operation mode is normal

CB1L72 = CB1L081Q # CB1L871Q # CB1L181Q # !CB1L011;


--CB1L901 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~402 at LC5_16_P3
--operation mode is normal

CB1L901 = CB1L971Q & CB1L82;


--CB1L801 is atwd:atwd0|atwd_readout:inst_atwd_readout|i~401 at LC7_16_Y4
--operation mode is normal

CB1L801 = CB1L971Q & CB1L03;


--CB2L72 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~55 at LC10_16_S4
--operation mode is normal

CB2L72 = CB2L081Q # CB2L181Q # CB2L871Q # !CB2L011;


--CB2L901 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~402 at LC5_6_S4
--operation mode is normal

CB2L901 = CB2L971Q & CB2L82;


--CB2L801 is atwd:atwd1|atwd_readout:inst_atwd_readout|i~401 at LC10_7_S4
--operation mode is normal

CB2L801 = CB2L971Q & CB2L03;


--RC1L12 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|cteq12~9 at LC6_8_Q3
--operation mode is normal

RC1L12 = !JB4_sload_path[0] & JB4_sload_path[2] & !JB4_sload_path[1] & JB4_sload_path[3];


--RC1L23Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|sreg~35 at LC8_12_Q3
--operation mode is normal

RC1L23Q_lut_out = RC1L72Q # RC1L23Q & (!RC1L3 # !JB4_sload_path[2]);
RC1L23Q = DFFE(RC1L23Q_lut_out, GLOBAL(LE1_outclock0), !KB1L72, , );


--RC1L63 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|WT3~29 at LC3_11_Q3
--operation mode is normal

RC1L63 = RC1L12 & !RC1L23Q & (RC1L4 # !RC1L33Q) # !RC1L12 & (RC1L4 # !RC1L33Q);


--RC1L31 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|_~634 at LC7_9_Q3
--operation mode is normal

RC1L31 = JB4_sload_path[2] & JB4_sload_path[0];


--RC1L41 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|_~635 at LC8_9_Q3
--operation mode is normal

RC1L41 = !JB4_sload_path[3] & RC1L31 & !RC1L42Q & !JB4_sload_path[1];


--RC1L81 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|CNT1~215 at LC4_13_Q3
--operation mode is normal

RC1L81 = !RC1L8 & !RC1L41;


--RC1L82Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|sreg1~30 at LC7_16_Q3
--operation mode is normal

RC1L82Q_lut_out = RC1L12 & (RC1_SV3 # RC1L82Q & DC1L9Q) # !RC1L12 & RC1L82Q & DC1L9Q;
RC1L82Q = DFFE(RC1L82Q_lut_out, GLOBAL(LE1_outclock0), !KB1L72, , );


--RC1L51 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|_~636 at LC3_8_Q3
--operation mode is normal

RC1L51 = !JB4_sload_path[2] & JB4_sload_path[1] & !JB4_sload_path[3];


--RC1L61 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|_~637 at LC5_8_Q3
--operation mode is normal

RC1L61 = !JB4_sload_path[0] & !DC1L9Q & RC1L51 & UB1_lrg_lev;


--RC1_SV4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|SV4 at LC10_16_Q3
--operation mode is normal

RC1_SV4_lut_out = RC1L82Q & DC1L9Q # !RC1L82Q & (RC1L61 # RC1_SV4);
RC1_SV4 = DFFE(RC1_SV4_lut_out, GLOBAL(LE1_outclock0), !KB1L72, , );


--RC1L71 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|_~638 at LC6_16_Q3
--operation mode is normal

RC1L71 = DC1L9Q & RC1L82Q;


--RC1_SV3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|SV3 at LC3_16_Q3
--operation mode is normal

RC1_SV3_lut_out = RC1L12 & !RC1_SV4 & RC1L61 # !RC1L12 & (RC1_SV3 # !RC1_SV4 & RC1L61);
RC1_SV3 = DFFE(RC1_SV3_lut_out, GLOBAL(LE1_outclock0), !KB1L72, , );


--DC1L42Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|sreg~36 at LC4_14_P4
--operation mode is normal

DC1L42Q_lut_out = DC1L9Q & !DC1_rxcteq9 & DC1L42Q # !DC1L9Q & (RC1L72Q # !DC1_rxcteq9 & DC1L42Q);
DC1L42Q = DFFE(DC1L42Q_lut_out, GLOBAL(LE1_outclock0), !KB1L72, , );


--DC1L71 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|UA_RX_AP:inst|RXDAT~195 at LC5_13_P4
--operation mode is normal

DC1L71 = (DC1L42Q # DC1L82Q & !JB3_sload_path[3]) & CASCADE(DC1L61);


--Q1_FE_pulse_local is hit_counter_ff:inst_hit_counter_ff|FE_pulse_local at LC3_8_C4
--operation mode is normal

Q1_FE_pulse_local_lut_out = M1L3Q;
Q1_FE_pulse_local = DFFE(Q1_FE_pulse_local_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Q1_MultiSPErst is hit_counter_ff:inst_hit_counter_ff|MultiSPErst at LC7_7_C4
--operation mode is normal

Q1_MultiSPErst_lut_out = !Q1L67 # !Q1_MultiSPE_latch;
Q1_MultiSPErst = DFFE(Q1_MultiSPErst_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--Q1_OneSPErst is hit_counter_ff:inst_hit_counter_ff|OneSPErst at LC2_2_C4
--operation mode is normal

Q1_OneSPErst_lut_out = !Q1L07 # !Q1_OneSPE_latch;
Q1_OneSPErst = DFFE(Q1_OneSPErst_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--K1_LCATWD_ATWD_A_down_post_cnt[2] is coinc:inst_coinc|LCATWD_ATWD_A_down_post_cnt[2] at LC3_6_Z2
--operation mode is normal

K1_LCATWD_ATWD_A_down_post_cnt[2]_lut_out = !K1L063;
K1_LCATWD_ATWD_A_down_post_cnt[2] = DFFE(K1_LCATWD_ATWD_A_down_post_cnt[2]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--K1_LCATWD_ATWD_A_up_post_cnt[2] is coinc:inst_coinc|LCATWD_ATWD_A_up_post_cnt[2] at LC9_6_U2
--operation mode is normal

K1_LCATWD_ATWD_A_up_post_cnt[2]_lut_out = !K1L173;
K1_LCATWD_ATWD_A_up_post_cnt[2] = DFFE(K1_LCATWD_ATWD_A_up_post_cnt[2]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--K1_LCATWD_ATWD_A_down_pre_cnt[2] is coinc:inst_coinc|LCATWD_ATWD_A_down_pre_cnt[2] at LC2_14_J1
--operation mode is normal

K1_LCATWD_ATWD_A_down_pre_cnt[2]_lut_out = !K1L833;
K1_LCATWD_ATWD_A_down_pre_cnt[2] = DFFE(K1_LCATWD_ATWD_A_down_pre_cnt[2]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--K1L48 is coinc:inst_coinc|i972~0 at LC5_13_J1
--operation mode is normal

K1L48 = !K1_LCATWD_ATWD_A_down_pre_cnt[2] & (K1_LC_RX_down_old # !K1_LC_down_a # !K1_LC_down_b);


--K1_LCATWD_ATWD_A_up_pre_cnt[2] is coinc:inst_coinc|LCATWD_ATWD_A_up_pre_cnt[2] at LC2_11_O2
--operation mode is normal

K1_LCATWD_ATWD_A_up_pre_cnt[2]_lut_out = !K1L943;
K1_LCATWD_ATWD_A_up_pre_cnt[2] = DFFE(K1_LCATWD_ATWD_A_up_pre_cnt[2]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--K1L87 is coinc:inst_coinc|i963~0 at LC7_11_O2
--operation mode is normal

K1L87 = !K1_LCATWD_ATWD_A_up_pre_cnt[2] & (K1_LC_RX_up_old # !K1_LC_up_a # !K1_LC_up_b);


--RB1_dpr_wadr[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[0] at LC10_10_I1
--operation mode is normal

RB1_dpr_wadr[0]_lut_out = JB8_q[0];
RB1_dpr_wadr[0] = DFFE(RB1_dpr_wadr[0]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--RB1_dpr_radr[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[0] at LC4_10_I1
--operation mode is normal

RB1_dpr_radr[0]_lut_out = Y1_rx_dpr_radr_local[0];
RB1_dpr_radr[0] = DFFE(RB1_dpr_radr[0]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , Y1L6301Q);


--RB1_dpr_wadr[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[1] at LC6_10_I1
--operation mode is normal

RB1_dpr_wadr[1]_lut_out = JB8_q[1];
RB1_dpr_wadr[1] = DFFE(RB1_dpr_wadr[1]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--RB1_dpr_radr[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[1] at LC3_10_I1
--operation mode is normal

RB1_dpr_radr[1]_lut_out = Y1_rx_dpr_radr_local[1];
RB1_dpr_radr[1] = DFFE(RB1_dpr_radr[1]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , Y1L6301Q);


--RB1_dpr_wadr[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[2] at LC1_13_I1
--operation mode is normal

RB1_dpr_wadr[2]_lut_out = JB8_q[2];
RB1_dpr_wadr[2] = DFFE(RB1_dpr_wadr[2]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--RB1_dpr_radr[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[2] at LC8_7_I1
--operation mode is normal

RB1_dpr_radr[2]_lut_out = Y1_rx_dpr_radr_local[2];
RB1_dpr_radr[2] = DFFE(RB1_dpr_radr[2]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , Y1L6301Q);


--RB1_dpr_wadr[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[3] at LC5_10_I1
--operation mode is normal

RB1_dpr_wadr[3]_lut_out = JB8_q[3];
RB1_dpr_wadr[3] = DFFE(RB1_dpr_wadr[3]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--RB1_dpr_radr[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[3] at LC2_9_I1
--operation mode is normal

RB1_dpr_radr[3]_lut_out = Y1_rx_dpr_radr_local[3];
RB1_dpr_radr[3] = DFFE(RB1_dpr_radr[3]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , Y1L6301Q);


--RB1_dpr_wadr[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[4] at LC2_13_I1
--operation mode is normal

RB1_dpr_wadr[4]_lut_out = JB8_q[4];
RB1_dpr_wadr[4] = DFFE(RB1_dpr_wadr[4]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--RB1_dpr_radr[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[4] at LC1_9_I1
--operation mode is normal

RB1_dpr_radr[4]_lut_out = Y1_rx_dpr_radr_local[4];
RB1_dpr_radr[4] = DFFE(RB1_dpr_radr[4]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , Y1L6301Q);


--RB1_dpr_wadr[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[5] at LC3_13_I1
--operation mode is normal

RB1_dpr_wadr[5]_lut_out = JB8_q[5];
RB1_dpr_wadr[5] = DFFE(RB1_dpr_wadr[5]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--RB1_dpr_radr[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[5] at LC7_8_I1
--operation mode is normal

RB1_dpr_radr[5]_lut_out = Y1_rx_dpr_radr_local[5];
RB1_dpr_radr[5] = DFFE(RB1_dpr_radr[5]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , Y1L6301Q);


--RB1_dpr_wadr[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_wadr[6] at LC10_11_I1
--operation mode is normal

RB1_dpr_wadr[6]_lut_out = JB8_q[6];
RB1_dpr_wadr[6] = DFFE(RB1_dpr_wadr[6]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--RB1_dpr_radr[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|Rx_dpr_ctrl_PAR_ap:inst1|dpr_radr[6] at LC1_12_I1
--operation mode is normal

RB1_dpr_radr[6]_lut_out = Y1_rx_dpr_radr_local[6];
RB1_dpr_radr[6] = DFFE(RB1_dpr_radr[6]_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , Y1L6301Q);


--K1_LCATWD_ATWD_B_down_post_cnt[2] is coinc:inst_coinc|LCATWD_ATWD_B_down_post_cnt[2] at LC4_6_Z4
--operation mode is normal

K1_LCATWD_ATWD_B_down_post_cnt[2]_lut_out = !K1L404;
K1_LCATWD_ATWD_B_down_post_cnt[2] = DFFE(K1_LCATWD_ATWD_B_down_post_cnt[2]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--K1_LCATWD_ATWD_B_up_post_cnt[2] is coinc:inst_coinc|LCATWD_ATWD_B_up_post_cnt[2] at LC3_4_Z4
--operation mode is normal

K1_LCATWD_ATWD_B_up_post_cnt[2]_lut_out = !K1L514;
K1_LCATWD_ATWD_B_up_post_cnt[2] = DFFE(K1_LCATWD_ATWD_B_up_post_cnt[2]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--K1_LCATWD_ATWD_B_down_pre_cnt[2] is coinc:inst_coinc|LCATWD_ATWD_B_down_pre_cnt[2] at LC2_5_J1
--operation mode is normal

K1_LCATWD_ATWD_B_down_pre_cnt[2]_lut_out = !K1L283;
K1_LCATWD_ATWD_B_down_pre_cnt[2] = DFFE(K1_LCATWD_ATWD_B_down_pre_cnt[2]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--K1L001 is coinc:inst_coinc|i1043~0 at LC3_4_J1
--operation mode is normal

K1L001 = !K1_LCATWD_ATWD_B_down_pre_cnt[2] & (K1_LC_RX_down_old # !K1_LC_down_a # !K1_LC_down_b);


--K1_LCATWD_ATWD_B_up_pre_cnt[2] is coinc:inst_coinc|LCATWD_ATWD_B_up_pre_cnt[2] at LC9_13_O2
--operation mode is normal

K1_LCATWD_ATWD_B_up_pre_cnt[2]_lut_out = !K1L393;
K1_LCATWD_ATWD_B_up_pre_cnt[2] = DFFE(K1_LCATWD_ATWD_B_up_pre_cnt[2]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--K1L49 is coinc:inst_coinc|i1034~0 at LC10_12_O2
--operation mode is normal

K1L49 = !K1_LCATWD_ATWD_B_up_pre_cnt[2] & (K1_LC_RX_up_old # !K1_LC_up_b # !K1_LC_up_a);


--YB1_srg[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|srg[4] at LC8_4_W4
--operation mode is normal

YB1_srg[4]_lut_out = YB1L22 # HC1_dffs[4] & YB1L24Q;
YB1_srg[4] = DFFE(YB1_srg[4]_lut_out, GLOBAL(LE1_outclock0), , , YB1L04);


--YB1L12 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~719 at LC9_3_W4
--operation mode is normal

YB1L12 = YB1L14Q & YB1L34Q & YB1_srg[4] # !YB1L14Q & (YB1_srg[5] # YB1L34Q & YB1_srg[4]);


--HD1L21Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|DCTC_FWR:inst7|sreg~37 at LC7_6_V3
--operation mode is normal

HD1L21Q_lut_out = HD1L7Q & YD1L011Q;
HD1L21Q = DFFE(HD1L21Q_lut_out, GLOBAL(LE1_outclock0), !TB1L52Q, , );


--SD1L4 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i91~89 at LC10_15_S3
--operation mode is normal

SD1L4 = !SD1_loopcnt[4] & SD1L71 & SD1L55Q & !SD1_loopcnt[3];


--SD1L5 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i91~90 at LC4_16_S3
--operation mode is normal

SD1L5 = SD1L45Q & !SD1_last_byte & (!YD1L94Q # !DE1L9Q);


--SD1L35Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|state~20 at LC3_14_S3
--operation mode is normal

SD1L35Q_lut_out = !YD1_STF;
SD1L35Q = DFFE(SD1L35Q_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--SD1L6 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i92~96 at LC9_15_S3
--operation mode is normal

SD1L6 = YD1L94Q & SD1L45Q & DE1L9Q & !SD1_last_byte;


--SD1L8 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~1 at LC9_16_S3
--operation mode is normal

SD1L8 = SD1_loopcnt[3] # SD1_loopcnt[4] # !SD1L71;


--YD1L19 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|muxsel3~305 at LC3_12_W3
--operation mode is normal

YD1L19 = (!YD1_TC_RX_TIME & (JB91L9 # JB81L8 # !YD1_RXSHR8)) & CASCADE(YD1L17);


--QD1L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|_~14 at LC8_10_V3
--operation mode is normal

QD1L1 = QD1_b_non_empty & (HD1L61Q $ (QD1_b_full # !HD1L71Q)) # !QD1_b_non_empty & (QD1_b_full # !HD1L71Q);


--Y1L052Q is slaveregister:slaveregister_inst|dom_id[2]~reg0 at LC4_13_R3
--operation mode is normal

Y1L052Q_lut_out = RE1_MASTERHWDATA[2];
Y1L052Q = DFFE(Y1L052Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L742);


--HC3_dffs[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[3] at LC9_13_R3
--operation mode is normal

HC3_dffs[3]_lut_out = HC3_dffs[4] & (Y1L152Q # !YD1_ID_LOAD) # !HC3_dffs[4] & Y1L152Q & YD1_ID_LOAD;
HC3_dffs[3] = DFFE(HC3_dffs[3]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--TC2_SRG[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[7] at LC5_3_X3
--operation mode is normal

TC2_SRG[7]_lut_out = YD1_STF # SD1_crc32_en & TC2_i9 # !SD1_crc32_en & TC2_SRG[7];
TC2_SRG[7] = DFFE(TC2_SRG[7]_lut_out, GLOBAL(LE1_outclock0), , , !KB1_CLR_BUF);


--TC2_SRG[31] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[31] at LC6_10_X3
--operation mode is normal

TC2_SRG[31]_lut_out = YD1_STF # SD1_crc32_en & TC2_SRG[30] # !SD1_crc32_en & TC2_SRG[31];
TC2_SRG[31] = DFFE(TC2_SRG[31]_lut_out, GLOBAL(LE1_outclock0), , , !KB1_CLR_BUF);


--TC2_i10 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i10 at LC8_9_X3
--operation mode is normal

TC2_i10 = TC2_SRG[31] $ TC2_SRG[7];


--SD1_crc32_en is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32_en at LC8_11_X3
--operation mode is normal

SD1_crc32_en_lut_out = !YD1_STF & (SD1L55Q # SD1L65Q);
SD1_crc32_en = DFFE(SD1_crc32_en_lut_out, GLOBAL(LE1_outclock0), , , !KB1_CLR_BUF);


--SD1_crc32_data is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32_data at LC10_10_X3
--operation mode is normal

SD1_crc32_data_lut_out = SD1_srg[7] & (YD1_STF # !SD1L65Q);
SD1_crc32_data = DFFE(SD1_crc32_data_lut_out, GLOBAL(LE1_outclock0), , , !KB1_CLR_BUF);


--TC2_i4 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i4 at LC5_9_X3
--operation mode is normal

TC2_i4 = TC2_SRG[31] $ SD1_crc32_data;


--TC2_SRG[23] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[23] at LC2_3_X3
--operation mode is normal

TC2_SRG[23]_lut_out = YD1_STF # SD1_crc32_en & TC2_i16 # !SD1_crc32_en & TC2_SRG[23];
TC2_SRG[23] = DFFE(TC2_SRG[23]_lut_out, GLOBAL(LE1_outclock0), , , !KB1_CLR_BUF);


--TC2_SRG[15] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[15] at LC6_3_X3
--operation mode is normal

TC2_SRG[15]_lut_out = YD1_STF # SD1_crc32_en & TC2_SRG[14] # !SD1_crc32_en & TC2_SRG[15];
TC2_SRG[15] = DFFE(TC2_SRG[15]_lut_out, GLOBAL(LE1_outclock0), , , !KB1_CLR_BUF);


--TC2_i14 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i14 at LC1_3_X3
--operation mode is normal

TC2_i14 = TC2_SRG[31] $ TC2_SRG[15];


--HC2_dffs[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[1] at LC2_2_R3
--operation mode is normal

HC2_dffs[1]_lut_out = NB1L91Q & JB23_sload_path[1] # !NB1L91Q & HC2_dffs[2];
HC2_dffs[1] = DFFE(HC2_dffs[1]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--NB1L91Q is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|tx_time_lat~reg at LC6_3_T3
--operation mode is normal

NB1L91Q_lut_out = NB1L6;
NB1L91Q = DFFE(NB1L91Q_lut_out, GLOBAL(LE1_outclock0), !KB1L25, , );


--MB1_inst36 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst36 at LC8_8_W3
--operation mode is normal

MB1_inst36 = NB1L91Q # YD1_TXSHR8;


--HC5_dffs[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[1] at LC9_2_R3
--operation mode is normal

HC5_dffs[1]_lut_out = HD1L9Q & JB23_sload_path[1] # !HD1L9Q & HC5_dffs[2];
HC5_dffs[1] = DFFE(HC5_dffs[1]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--MB1_inst38 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|inst38 at LC5_11_W3
--operation mode is normal

MB1_inst38 = HD1L9Q # YD1_RXSHR8;


--TC2_SRG[9] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[9] at LC1_10_X3
--operation mode is normal

TC2_SRG[9]_lut_out = YD1_STF # SD1_crc32_en & TC2_SRG[8] # !SD1_crc32_en & TC2_SRG[9];
TC2_SRG[9] = DFFE(TC2_SRG[9]_lut_out, GLOBAL(LE1_outclock0), , , !KB1_CLR_BUF);


--TC2_SRG[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[1] at LC6_11_X3
--operation mode is normal

TC2_SRG[1]_lut_out = YD1_STF # SD1_crc32_en & TC2_i5 # !SD1_crc32_en & TC2_SRG[1];
TC2_SRG[1] = DFFE(TC2_SRG[1]_lut_out, GLOBAL(LE1_outclock0), , , !KB1_CLR_BUF);


--BD23L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00014|$00012~0 at LC3_11_X3
--operation mode is normal

BD23L1 = YD1L87Q # YD1L27Q & TC2_SRG[9] # !YD1L27Q & TC2_SRG[1];


--TC2_SRG[25] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[25] at LC4_12_X3
--operation mode is normal

TC2_SRG[25]_lut_out = YD1_STF # SD1_crc32_en & TC2_SRG[24] # !SD1_crc32_en & TC2_SRG[25];
TC2_SRG[25] = DFFE(TC2_SRG[25]_lut_out, GLOBAL(LE1_outclock0), , , !KB1_CLR_BUF);


--TC2_SRG[17] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[17] at LC5_12_X3
--operation mode is normal

TC2_SRG[17]_lut_out = YD1_STF # SD1_crc32_en & TC2_SRG[16] # !SD1_crc32_en & TC2_SRG[17];
TC2_SRG[17] = DFFE(TC2_SRG[17]_lut_out, GLOBAL(LE1_outclock0), , , !KB1_CLR_BUF);


--BD23L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00014|result_node~26 at LC4_11_X3
--operation mode is normal

BD23L2 = (YD1L27Q & TC2_SRG[25] # !YD1L27Q & TC2_SRG[17] # !YD1L87Q) & CASCADE(BD23L1);


--BD13L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00012|$00012~0 at LC8_16_A3
--operation mode is normal

BD13L1 = YD1L87Q # YD1L27Q & SE1_portadataout[9] # !YD1L27Q & SE1_portadataout[1];


--BD13L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00012|result_node~26 at LC9_16_A3
--operation mode is normal

BD13L2 = (YD1L27Q & SE1_portadataout[25] # !YD1L27Q & SE1_portadataout[17] # !YD1L87Q) & CASCADE(BD13L1);


--BD43L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00018|$00012~0 at LC9_3_R3
--operation mode is normal

BD43L1 = YD1L87Q # !YD1L27Q;


--BD43L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00012|muxlut:$00012|muxlut:$00018|result_node~28 at LC10_3_R3
--operation mode is normal

BD43L2 = (YD1L27Q & HC2_dffs[1] # !YD1L27Q & HC5_dffs[1] # !YD1L87Q) & CASCADE(BD43L1);


--HC2_dffs[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[3] at LC1_2_R3
--operation mode is normal

HC2_dffs[3]_lut_out = HC2_dffs[4] & (JB23_sload_path[3] # !NB1L91Q) # !HC2_dffs[4] & NB1L91Q & JB23_sload_path[3];
HC2_dffs[3] = DFFE(HC2_dffs[3]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[3] at LC6_2_R3
--operation mode is normal

HC5_dffs[3]_lut_out = HD1L9Q & JB23_sload_path[3] # !HD1L9Q & HC5_dffs[4];
HC5_dffs[3] = DFFE(HC5_dffs[3]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--HB3_q[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[3] at EC6_1_V2
HB3_q[3]_data_in = COM_AD_D[3];
HB3_q[3]_write_enable = PD1_valid_wreq;
HB3_q[3]_clock_0 = GLOBAL(LE1_outclock0);
HB3_q[3]_clock_1 = GLOBAL(LE1_outclock0);
HB3_q[3]_clear_0 = !HD1L41Q;
HB3_q[3]_clock_enable_1 = PD1_valid_rreq;
HB3_q[3]_write_address = WR_ADDR(JB21_sload_path[0], JB21_sload_path[1], JB21_sload_path[2], JB21_sload_path[3], JB21_sload_path[4], JB21_sload_path[5], JB21_sload_path[5]);
HB3_q[3]_read_address = RD_ADDR(HB3L231, JB11_sload_path[0], JB11_sload_path[1], JB11_sload_path[2], JB11_sload_path[3], JB11_sload_path[4], JB11_sload_path[4]);
HB3_q[3] = MEMORY_SEGMENT(HB3_q[3]_data_in, HB3_q[3]_write_enable, HB3_q[3]_clock_0, HB3_q[3]_clock_1, HB3_q[3]_clear_0, , , HB3_q[3]_clock_enable_1, VCC, HB3_q[3]_write_address, HB3_q[3]_read_address);


--BD45L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00014|muxlut:$00012|$00012~0 at LC6_4_R3
--operation mode is normal

BD45L1 = YD1L87Q # !YD1L27Q & HB3_q[3];


--BD45L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00014|muxlut:$00012|result_node~18 at LC7_4_R3
--operation mode is normal

BD45L2 = (!YD1L27Q & HC3_dffs[3] # !YD1L87Q) & CASCADE(BD45L1);


--BD35L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00020|$00012~0 at LC9_4_R3
--operation mode is normal

BD35L1 = YD1L29Q # YD1L68Q & BD05L2 # !YD1L68Q & BD94L2;


--BD35L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00020|result_node~29 at LC10_4_R3
--operation mode is normal

BD35L2 = (YD1L68Q & BD25L2 # !YD1L68Q & BD15L2 # !YD1L29Q) & CASCADE(BD35L1);


--SD1L02 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~832 at LC5_9_R3
--operation mode is normal

SD1L02 = YD1L59Q & BD27L2 # !YD1L59Q & BD17L2;


--HC4_dffs[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[7] at LC5_14_R3
--operation mode is normal

HC4_dffs[7]_lut_out = HC4_dffs[8] & (SD1L12 # !DE1L9Q) # !HC4_dffs[8] & DE1L9Q & SD1L12;
HC4_dffs[7] = DFFE(HC4_dffs[7]_lut_out, GLOBAL(LE1_outclock0), DE1L7Q, , DE1L8Q);


--CC1_inst10[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[6] at LC5_8_V2
--operation mode is normal

CC1_inst10[6]_lut_out = COM_AD_D[6];
CC1_inst10[6] = DFFE(CC1_inst10[6]_lut_out, GLOBAL(LE1_outclock0), , , );


--UB1_max_val[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|max_val[9] at LC8_7_R2
--operation mode is normal

UB1_max_val[9]_lut_out = UB1_ina[9];
UB1_max_val[9] = DFFE(UB1_max_val[9]_lut_out, GLOBAL(LE1_outclock0), , , !RC1L62Q);


--UB1_inb[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|inb[9] at LC6_11_Q2
--operation mode is normal

UB1_inb[9]_lut_out = UB1_ina[9];
UB1_inb[9] = DFFE(UB1_inb[9]_lut_out, GLOBAL(LE1_outclock0), , , );


--Q1L97 is hit_counter_ff:inst_hit_counter_ff|i~50 at LC5_5_C4
--operation mode is normal

Q1L97 = Y1_command_4_local[13] & (Y1_command_4_local[12] # Q1_MultiSPEreset_cnt[7]) # !Y1_command_4_local[13] & !Y1_command_4_local[12] & Q1_MultiSPEreset_cnt[5];


--Q1L08 is hit_counter_ff:inst_hit_counter_ff|i~51 at LC10_6_C4
--operation mode is normal

Q1L08 = Q1L97 & (Q1_MultiSPEreset_cnt[8] # !Y1_command_4_local[12]) # !Q1L97 & Q1_MultiSPEreset_cnt[6] & Y1_command_4_local[12];


--Q1L19 is hit_counter_ff:inst_hit_counter_ff|i~571 at LC9_6_C4
--operation mode is normal

Q1L19 = Q1_MultiSPEreset_cnt[11] & (Y1_command_4_local[13] # Q1_MultiSPEreset_cnt[9]) # !Q1_MultiSPEreset_cnt[11] & !Y1_command_4_local[13] & Q1_MultiSPEreset_cnt[9];


--Q1L29 is hit_counter_ff:inst_hit_counter_ff|i~572 at LC8_6_C4
--operation mode is normal

Q1L29 = Y1_command_4_local[12] & Q1_MultiSPEreset_cnt[10] & !Y1_command_4_local[13] # !Y1_command_4_local[12] & Q1L19;


--Q1L77 is hit_counter_ff:inst_hit_counter_ff|i~48 at LC3_4_C4
--operation mode is normal

Q1L77 = Y1_command_4_local[12] & (Q1_MultiSPEreset_cnt[2] # Y1_command_4_local[13]) # !Y1_command_4_local[12] & !Y1_command_4_local[13] & Q1_MultiSPEreset_cnt[1];


--Q1L87 is hit_counter_ff:inst_hit_counter_ff|i~49 at LC4_4_C4
--operation mode is normal

Q1L87 = Q1L77 & (Q1_MultiSPEreset_cnt[4] # !Y1_command_4_local[13]) # !Q1L77 & Q1_MultiSPEreset_cnt[3] & Y1_command_4_local[13];


--Q1L57 is hit_counter_ff:inst_hit_counter_ff|i~46 at LC6_7_C4
--operation mode is normal

Q1L57 = Y1_command_4_local[15] & (Y1_command_4_local[14] # Q1L29) # !Y1_command_4_local[15] & !Y1_command_4_local[14] & Q1L87;


--Q1L39 is hit_counter_ff:inst_hit_counter_ff|i~573 at LC2_4_C4
--operation mode is normal

Q1L39 = Y1_command_4_local[12] & Y1_command_4_local[13] & !Q1_MultiSPEreset_cnt[0];


--Q1L67 is hit_counter_ff:inst_hit_counter_ff|i~47 at LC3_7_C4
--operation mode is normal

Q1L67 = Q1L57 & (Q1L39 # !Y1_command_4_local[14]) # !Q1L57 & Y1_command_4_local[14] & Q1L08;


--Q1L49 is hit_counter_ff:inst_hit_counter_ff|i~574 at LC10_3_C4
--operation mode is normal

Q1L49 = Y1_command_4_local[13] & Q1_OneSPEreset_cnt[11] # !Y1_command_4_local[13] & Q1_OneSPEreset_cnt[9];


--Q1L59 is hit_counter_ff:inst_hit_counter_ff|i~575 at LC4_2_C4
--operation mode is normal

Q1L59 = Y1_command_4_local[12] & Q1_OneSPEreset_cnt[10] & !Y1_command_4_local[13] # !Y1_command_4_local[12] & Q1L49;


--Q1L37 is hit_counter_ff:inst_hit_counter_ff|i~44 at LC8_2_C4
--operation mode is normal

Q1L37 = Y1_command_4_local[13] & (Y1_command_4_local[12] # Q1_OneSPEreset_cnt[7]) # !Y1_command_4_local[13] & !Y1_command_4_local[12] & Q1_OneSPEreset_cnt[5];


--Q1L47 is hit_counter_ff:inst_hit_counter_ff|i~45 at LC7_3_C4
--operation mode is normal

Q1L47 = Q1L37 & (Q1_OneSPEreset_cnt[8] # !Y1_command_4_local[12]) # !Q1L37 & Q1_OneSPEreset_cnt[6] & Y1_command_4_local[12];


--Q1L17 is hit_counter_ff:inst_hit_counter_ff|i~42 at LC3_1_C4
--operation mode is normal

Q1L17 = Y1_command_4_local[12] & (Y1_command_4_local[13] # Q1_OneSPEreset_cnt[2]) # !Y1_command_4_local[12] & Q1_OneSPEreset_cnt[1] & !Y1_command_4_local[13];


--Q1L27 is hit_counter_ff:inst_hit_counter_ff|i~43 at LC4_1_C4
--operation mode is normal

Q1L27 = Q1L17 & (Q1_OneSPEreset_cnt[4] # !Y1_command_4_local[13]) # !Q1L17 & Q1_OneSPEreset_cnt[3] & Y1_command_4_local[13];


--Q1L96 is hit_counter_ff:inst_hit_counter_ff|i~40 at LC6_2_C4
--operation mode is normal

Q1L96 = Y1_command_4_local[14] & (Y1_command_4_local[15] # Q1L47) # !Y1_command_4_local[14] & !Y1_command_4_local[15] & Q1L27;


--Q1L69 is hit_counter_ff:inst_hit_counter_ff|i~576 at LC2_1_C4
--operation mode is normal

Q1L69 = !Q1_OneSPEreset_cnt[0] & Y1_command_4_local[13] & Y1_command_4_local[12];


--Q1L07 is hit_counter_ff:inst_hit_counter_ff|i~41 at LC10_2_C4
--operation mode is normal

Q1L07 = Q1L96 & (Q1L69 # !Y1_command_4_local[15]) # !Q1L96 & Y1_command_4_local[15] & Q1L59;


--K1_LCATWD_ATWD_A_down_post_cnt[1] is coinc:inst_coinc|LCATWD_ATWD_A_down_post_cnt[1] at LC6_6_Z2
--operation mode is normal

K1_LCATWD_ATWD_A_down_post_cnt[1]_lut_out = !K1L853;
K1_LCATWD_ATWD_A_down_post_cnt[1] = DFFE(K1_LCATWD_ATWD_A_down_post_cnt[1]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--K1_LCATWD_ATWD_A_up_post_cnt[1] is coinc:inst_coinc|LCATWD_ATWD_A_up_post_cnt[1] at LC7_6_U2
--operation mode is normal

K1_LCATWD_ATWD_A_up_post_cnt[1]_lut_out = !K1L963;
K1_LCATWD_ATWD_A_up_post_cnt[1] = DFFE(K1_LCATWD_ATWD_A_up_post_cnt[1]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--K1_LCATWD_ATWD_A_down_pre_cnt[1] is coinc:inst_coinc|LCATWD_ATWD_A_down_pre_cnt[1] at LC3_16_J1
--operation mode is normal

K1_LCATWD_ATWD_A_down_pre_cnt[1]_lut_out = !K1L633;
K1_LCATWD_ATWD_A_down_pre_cnt[1] = DFFE(K1_LCATWD_ATWD_A_down_pre_cnt[1]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--K1L58 is coinc:inst_coinc|i973~0 at LC6_13_J1
--operation mode is normal

K1L58 = !K1_LCATWD_ATWD_A_down_pre_cnt[1] & (K1_LC_RX_down_old # !K1_LC_down_a # !K1_LC_down_b);


--K1_LCATWD_ATWD_A_up_pre_cnt[1] is coinc:inst_coinc|LCATWD_ATWD_A_up_pre_cnt[1] at LC3_9_O2
--operation mode is normal

K1_LCATWD_ATWD_A_up_pre_cnt[1]_lut_out = !K1L743;
K1_LCATWD_ATWD_A_up_pre_cnt[1] = DFFE(K1_LCATWD_ATWD_A_up_pre_cnt[1]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--K1L97 is coinc:inst_coinc|i964~0 at LC6_2_O2
--operation mode is normal

K1L97 = !K1_LCATWD_ATWD_A_up_pre_cnt[1] & (K1_LC_RX_up_old # !K1_LC_up_a # !K1_LC_up_b);


--K1_LCATWD_ATWD_B_down_post_cnt[1] is coinc:inst_coinc|LCATWD_ATWD_B_down_post_cnt[1] at LC5_7_Z4
--operation mode is normal

K1_LCATWD_ATWD_B_down_post_cnt[1]_lut_out = !K1L204;
K1_LCATWD_ATWD_B_down_post_cnt[1] = DFFE(K1_LCATWD_ATWD_B_down_post_cnt[1]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--K1_LCATWD_ATWD_B_up_post_cnt[1] is coinc:inst_coinc|LCATWD_ATWD_B_up_post_cnt[1] at LC8_4_Z4
--operation mode is normal

K1_LCATWD_ATWD_B_up_post_cnt[1]_lut_out = !K1L314;
K1_LCATWD_ATWD_B_up_post_cnt[1] = DFFE(K1_LCATWD_ATWD_B_up_post_cnt[1]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--K1_LCATWD_ATWD_B_down_pre_cnt[1] is coinc:inst_coinc|LCATWD_ATWD_B_down_pre_cnt[1] at LC4_4_J1
--operation mode is normal

K1_LCATWD_ATWD_B_down_pre_cnt[1]_lut_out = !K1L083;
K1_LCATWD_ATWD_B_down_pre_cnt[1] = DFFE(K1_LCATWD_ATWD_B_down_pre_cnt[1]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--K1L101 is coinc:inst_coinc|i1044~0 at LC2_3_J1
--operation mode is normal

K1L101 = !K1_LCATWD_ATWD_B_down_pre_cnt[1] & (K1_LC_RX_down_old # !K1_LC_down_b # !K1_LC_down_a);


--K1_LCATWD_ATWD_B_up_pre_cnt[1] is coinc:inst_coinc|LCATWD_ATWD_B_up_pre_cnt[1] at LC6_13_O2
--operation mode is normal

K1_LCATWD_ATWD_B_up_pre_cnt[1]_lut_out = !K1L193;
K1_LCATWD_ATWD_B_up_pre_cnt[1] = DFFE(K1_LCATWD_ATWD_B_up_pre_cnt[1]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--K1L59 is coinc:inst_coinc|i1035~0 at LC2_12_O2
--operation mode is normal

K1L59 = !K1_LCATWD_ATWD_B_up_pre_cnt[1] & (K1_LC_RX_up_old # !K1_LC_up_b # !K1_LC_up_a);


--YB1_srg[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|srg[3] at LC4_5_W4
--operation mode is normal

YB1_srg[3]_lut_out = YB1L32 # HC1_dffs[3] & YB1L24Q;
YB1_srg[3] = DFFE(YB1_srg[3]_lut_out, GLOBAL(LE1_outclock0), , , YB1L04);


--YB1L22 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~720 at LC3_4_W4
--operation mode is normal

YB1L22 = YB1_srg[4] & (YB1L34Q & YB1_srg[3] # !YB1L14Q) # !YB1_srg[4] & YB1L34Q & YB1_srg[3];


--Y1L152Q is slaveregister:slaveregister_inst|dom_id[3]~reg0 at LC6_12_R3
--operation mode is normal

Y1L152Q_lut_out = RE1_MASTERHWDATA[3];
Y1L152Q = DFFE(Y1L152Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L742);


--HC3_dffs[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[4] at LC8_13_R3
--operation mode is normal

HC3_dffs[4]_lut_out = YD1_ID_LOAD & Y1L252Q # !YD1_ID_LOAD & HC3_dffs[5];
HC3_dffs[4] = DFFE(HC3_dffs[4]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--TC2_SRG[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[6] at LC7_9_X3
--operation mode is normal

TC2_SRG[6]_lut_out = YD1_STF # SD1_crc32_en & TC2_SRG[5] # !SD1_crc32_en & TC2_SRG[6];
TC2_SRG[6] = DFFE(TC2_SRG[6]_lut_out, GLOBAL(LE1_outclock0), , , !KB1_CLR_BUF);


--TC2_i9 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i9 at LC7_3_X3
--operation mode is normal

TC2_i9 = TC2_SRG[31] $ TC2_SRG[6];


--TC2_SRG[30] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[30] at LC2_10_X3
--operation mode is normal

TC2_SRG[30]_lut_out = YD1_STF # SD1_crc32_en & TC2_SRG[29] # !SD1_crc32_en & TC2_SRG[30];
TC2_SRG[30] = DFFE(TC2_SRG[30]_lut_out, GLOBAL(LE1_outclock0), , , !KB1_CLR_BUF);


--SD1_srg[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|srg[7] at LC1_14_R3
--operation mode is normal

SD1_srg[7]_lut_out = SD1L11 # SD1L22 # SD1_srg[6] & SD1L55Q;
SD1_srg[7] = DFFE(SD1_srg[7]_lut_out, GLOBAL(LE1_outclock0), , , SD1L94);


--TC2_SRG[22] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[22] at LC9_7_X3
--operation mode is normal

TC2_SRG[22]_lut_out = YD1_STF # SD1_crc32_en & TC2_i15 # !SD1_crc32_en & TC2_SRG[22];
TC2_SRG[22] = DFFE(TC2_SRG[22]_lut_out, GLOBAL(LE1_outclock0), , , !KB1_CLR_BUF);


--TC2_i16 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i16 at LC9_3_X3
--operation mode is normal

TC2_i16 = TC2_SRG[31] $ TC2_SRG[22];


--TC2_SRG[14] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[14] at LC9_10_X3
--operation mode is normal

TC2_SRG[14]_lut_out = YD1_STF # SD1_crc32_en & TC2_SRG[13] # !SD1_crc32_en & TC2_SRG[14];
TC2_SRG[14] = DFFE(TC2_SRG[14]_lut_out, GLOBAL(LE1_outclock0), , , !KB1_CLR_BUF);


--TC2_i5 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i5 at LC5_10_X3
--operation mode is normal

TC2_i5 = TC2_SRG[0] $ TC2_SRG[31];


--TC2_SRG[10] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[10] at LC6_6_X3
--operation mode is normal

TC2_SRG[10]_lut_out = YD1_STF # SD1_crc32_en & TC2_i11 # !SD1_crc32_en & TC2_SRG[10];
TC2_SRG[10] = DFFE(TC2_SRG[10]_lut_out, GLOBAL(LE1_outclock0), , , !KB1_CLR_BUF);


--TC2_SRG[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[2] at LC5_6_X3
--operation mode is normal

TC2_SRG[2]_lut_out = YD1_STF # SD1_crc32_en & TC2_i6 # !SD1_crc32_en & TC2_SRG[2];
TC2_SRG[2] = DFFE(TC2_SRG[2]_lut_out, GLOBAL(LE1_outclock0), , , !KB1_CLR_BUF);


--BD14L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00014|$00012~0 at LC8_6_X3
--operation mode is normal

BD14L1 = YD1L87Q # YD1L27Q & TC2_SRG[10] # !YD1L27Q & TC2_SRG[2];


--TC2_SRG[26] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[26] at LC5_11_X3
--operation mode is normal

TC2_SRG[26]_lut_out = YD1_STF # SD1_crc32_en & TC2_i17 # !SD1_crc32_en & TC2_SRG[26];
TC2_SRG[26] = DFFE(TC2_SRG[26]_lut_out, GLOBAL(LE1_outclock0), , , !KB1_CLR_BUF);


--TC2_SRG[18] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[18] at LC2_11_X3
--operation mode is normal

TC2_SRG[18]_lut_out = YD1_STF # SD1_crc32_en & TC2_SRG[17] # !SD1_crc32_en & TC2_SRG[18];
TC2_SRG[18] = DFFE(TC2_SRG[18]_lut_out, GLOBAL(LE1_outclock0), , , !KB1_CLR_BUF);


--BD14L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00014|result_node~26 at LC9_6_X3
--operation mode is normal

BD14L2 = (YD1L27Q & TC2_SRG[26] # !YD1L27Q & TC2_SRG[18] # !YD1L87Q) & CASCADE(BD14L1);


--BD04L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00012|$00012~0 at LC5_7_R3
--operation mode is normal

BD04L1 = YD1L87Q # YD1L27Q & SE1_portadataout[10] # !YD1L27Q & SE1_portadataout[2];


--BD04L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00012|result_node~26 at LC6_7_R3
--operation mode is normal

BD04L2 = (YD1L27Q & SE1_portadataout[26] # !YD1L27Q & SE1_portadataout[18] # !YD1L87Q) & CASCADE(BD04L1);


--HC2_dffs[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[4] at LC8_2_R3
--operation mode is normal

HC2_dffs[4]_lut_out = NB1L91Q & JB23_sload_path[4] # !NB1L91Q & HC2_dffs[5];
HC2_dffs[4] = DFFE(HC2_dffs[4]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[4] at LC3_2_R3
--operation mode is normal

HC5_dffs[4]_lut_out = HD1L9Q & JB23_sload_path[4] # !HD1L9Q & HC5_dffs[5];
HC5_dffs[4] = DFFE(HC5_dffs[4]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--BD24L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00016|result_node~69 at LC2_8_R3
--operation mode is normal

BD24L2 = (YD1L27Q & BD33L2 # !YD1L27Q & !JB31_pre_out[2] # !YD1L87Q) & CASCADE(BD24L1);


--HB3_q[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[4] at EC14_1_V2
HB3_q[4]_data_in = COM_AD_D[4];
HB3_q[4]_write_enable = PD1_valid_wreq;
HB3_q[4]_clock_0 = GLOBAL(LE1_outclock0);
HB3_q[4]_clock_1 = GLOBAL(LE1_outclock0);
HB3_q[4]_clear_0 = !HD1L41Q;
HB3_q[4]_clock_enable_1 = PD1_valid_rreq;
HB3_q[4]_write_address = WR_ADDR(JB21_sload_path[0], JB21_sload_path[1], JB21_sload_path[2], JB21_sload_path[3], JB21_sload_path[4], JB21_sload_path[5], JB21_sload_path[5]);
HB3_q[4]_read_address = RD_ADDR(HB3L231, JB11_sload_path[0], JB11_sload_path[1], JB11_sload_path[2], JB11_sload_path[3], JB11_sload_path[4], JB11_sload_path[4]);
HB3_q[4] = MEMORY_SEGMENT(HB3_q[4]_data_in, HB3_q[4]_write_enable, HB3_q[4]_clock_0, HB3_q[4]_clock_1, HB3_q[4]_clear_0, , , HB3_q[4]_clock_enable_1, VCC, HB3_q[4]_write_address, HB3_q[4]_read_address);


--BD36L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00014|muxlut:$00012|$00012~0 at LC6_1_R3
--operation mode is normal

BD36L1 = YD1L87Q # !YD1L27Q & HB3_q[4];


--BD36L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00014|muxlut:$00012|result_node~18 at LC7_1_R3
--operation mode is normal

BD36L2 = (!YD1L27Q & HC3_dffs[4] # !YD1L87Q) & CASCADE(BD36L1);


--BD26L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00020|$00012~0 at LC3_8_X3
--operation mode is normal

BD26L1 = YD1L29Q # YD1L68Q & BD95L2 # !YD1L68Q & BD85L2;


--BD26L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00020|result_node~28 at LC4_8_X3
--operation mode is normal

BD26L2 = (YD1L68Q & BD16L2 # !YD1L68Q & BD06L2 # !YD1L29Q) & CASCADE(BD26L1);


--SD1L12 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~833 at LC8_14_R3
--operation mode is normal

SD1L12 = BD18L2 & (YD1L59Q # BD08L2) # !BD18L2 & !YD1L59Q & BD08L2;


--HC4_dffs[8] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[8] at LC6_14_R3
--operation mode is normal

HC4_dffs[8]_lut_out = HC4_dffs[9] & (SD1L32 # !DE1L9Q) # !HC4_dffs[9] & DE1L9Q & SD1L32;
HC4_dffs[8] = DFFE(HC4_dffs[8]_lut_out, GLOBAL(LE1_outclock0), DE1L7Q, , DE1L8Q);


--CC1_inst10[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[5] at LC9_10_V2
--operation mode is normal

CC1_inst10[5]_lut_out = COM_AD_D[5];
CC1_inst10[5] = DFFE(CC1_inst10[5]_lut_out, GLOBAL(LE1_outclock0), , , );


--UB1_ina[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|ina[9] at LC5_3_N2
--operation mode is normal

UB1_ina[9]_lut_out = LC21_points[0][9];
UB1_ina[9] = DFFE(UB1_ina[9]_lut_out, GLOBAL(LE1_outclock0), , , );


--RC1L62Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|maxen~reg at LC8_11_Q3
--operation mode is normal

RC1L62Q_lut_out = RC1L91 & RC1L63 & (!RC1L92Q # !RC1L1);
RC1L62Q = DFFE(RC1L62Q_lut_out, GLOBAL(LE1_outclock0), !KB1L72, , );


--UB1_max_val[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|max_val[8] at LC9_7_R2
--operation mode is normal

UB1_max_val[8]_lut_out = UB1_ina[8];
UB1_max_val[8] = DFFE(UB1_max_val[8]_lut_out, GLOBAL(LE1_outclock0), , , !RC1L62Q);


--UB1_inb[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|inb[8] at LC3_11_Q2
--operation mode is normal

UB1_inb[8]_lut_out = UB1_ina[8];
UB1_inb[8] = DFFE(UB1_inb[8]_lut_out, GLOBAL(LE1_outclock0), , , );


--K1_LCATWD_ATWD_A_down_post_cnt[0] is coinc:inst_coinc|LCATWD_ATWD_A_down_post_cnt[0] at LC7_6_Z2
--operation mode is normal

K1_LCATWD_ATWD_A_down_post_cnt[0]_lut_out = !K1L653;
K1_LCATWD_ATWD_A_down_post_cnt[0] = DFFE(K1_LCATWD_ATWD_A_down_post_cnt[0]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--K1_LCATWD_ATWD_A_up_post_cnt[0] is coinc:inst_coinc|LCATWD_ATWD_A_up_post_cnt[0] at LC5_6_U2
--operation mode is normal

K1_LCATWD_ATWD_A_up_post_cnt[0]_lut_out = !K1L763;
K1_LCATWD_ATWD_A_up_post_cnt[0] = DFFE(K1_LCATWD_ATWD_A_up_post_cnt[0]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--K1_LCATWD_ATWD_A_down_pre_cnt[0] is coinc:inst_coinc|LCATWD_ATWD_A_down_pre_cnt[0] at LC10_3_J1
--operation mode is normal

K1_LCATWD_ATWD_A_down_pre_cnt[0]_lut_out = !K1L433;
K1_LCATWD_ATWD_A_down_pre_cnt[0] = DFFE(K1_LCATWD_ATWD_A_down_pre_cnt[0]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--K1L68 is coinc:inst_coinc|i974~0 at LC7_2_J1
--operation mode is normal

K1L68 = !K1_LCATWD_ATWD_A_down_pre_cnt[0] & (K1_LC_RX_down_old # !K1_LC_down_b # !K1_LC_down_a);


--K1_LCATWD_ATWD_A_up_pre_cnt[0] is coinc:inst_coinc|LCATWD_ATWD_A_up_pre_cnt[0] at LC3_3_O2
--operation mode is normal

K1_LCATWD_ATWD_A_up_pre_cnt[0]_lut_out = !K1L543;
K1_LCATWD_ATWD_A_up_pre_cnt[0] = DFFE(K1_LCATWD_ATWD_A_up_pre_cnt[0]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--K1L08 is coinc:inst_coinc|i965~0 at LC3_2_O2
--operation mode is normal

K1L08 = !K1_LCATWD_ATWD_A_up_pre_cnt[0] & (K1_LC_RX_up_old # !K1_LC_up_a # !K1_LC_up_b);


--K1_LCATWD_ATWD_B_down_post_cnt[0] is coinc:inst_coinc|LCATWD_ATWD_B_down_post_cnt[0] at LC6_7_Z4
--operation mode is normal

K1_LCATWD_ATWD_B_down_post_cnt[0]_lut_out = !K1L004;
K1_LCATWD_ATWD_B_down_post_cnt[0] = DFFE(K1_LCATWD_ATWD_B_down_post_cnt[0]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--K1_LCATWD_ATWD_B_up_post_cnt[0] is coinc:inst_coinc|LCATWD_ATWD_B_up_post_cnt[0] at LC7_4_Z4
--operation mode is normal

K1_LCATWD_ATWD_B_up_post_cnt[0]_lut_out = !K1L114;
K1_LCATWD_ATWD_B_up_post_cnt[0] = DFFE(K1_LCATWD_ATWD_B_up_post_cnt[0]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--K1_LCATWD_ATWD_B_down_pre_cnt[0] is coinc:inst_coinc|LCATWD_ATWD_B_down_pre_cnt[0] at LC3_2_J1
--operation mode is normal

K1_LCATWD_ATWD_B_down_pre_cnt[0]_lut_out = !K1L873;
K1_LCATWD_ATWD_B_down_pre_cnt[0] = DFFE(K1_LCATWD_ATWD_B_down_pre_cnt[0]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--K1L201 is coinc:inst_coinc|i1045~0 at LC6_2_J1
--operation mode is normal

K1L201 = !K1_LCATWD_ATWD_B_down_pre_cnt[0] & (K1_LC_RX_down_old # !K1_LC_down_b # !K1_LC_down_a);


--K1_LCATWD_ATWD_B_up_pre_cnt[0] is coinc:inst_coinc|LCATWD_ATWD_B_up_pre_cnt[0] at LC6_3_O2
--operation mode is normal

K1_LCATWD_ATWD_B_up_pre_cnt[0]_lut_out = !K1L983;
K1_LCATWD_ATWD_B_up_pre_cnt[0] = DFFE(K1_LCATWD_ATWD_B_up_pre_cnt[0]_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , );


--K1L69 is coinc:inst_coinc|i1036~0 at LC5_2_O2
--operation mode is normal

K1L69 = !K1_LCATWD_ATWD_B_up_pre_cnt[0] & (K1_LC_RX_up_old # !K1_LC_up_a # !K1_LC_up_b);


--YB1_srg[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|srg[2] at LC5_5_W4
--operation mode is normal

YB1_srg[2]_lut_out = YB1L42 # YB1L24Q & HC1_dffs[2];
YB1_srg[2] = DFFE(YB1_srg[2]_lut_out, GLOBAL(LE1_outclock0), , , YB1L04);


--YB1L32 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~721 at LC7_4_W4
--operation mode is normal

YB1L32 = YB1L34Q & (YB1_srg[2] # !YB1L14Q & YB1_srg[3]) # !YB1L34Q & !YB1L14Q & YB1_srg[3];


--Y1L252Q is slaveregister:slaveregister_inst|dom_id[4]~reg0 at LC7_12_R3
--operation mode is normal

Y1L252Q_lut_out = RE1_MASTERHWDATA[4];
Y1L252Q = DFFE(Y1L252Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L742);


--HC3_dffs[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[5] at LC5_9_W3
--operation mode is normal

HC3_dffs[5]_lut_out = HC3_dffs[6] & (Y1L352Q # !YD1_ID_LOAD) # !HC3_dffs[6] & YD1_ID_LOAD & Y1L352Q;
HC3_dffs[5] = DFFE(HC3_dffs[5]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--TC2_SRG[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[5] at LC3_10_X3
--operation mode is normal

TC2_SRG[5]_lut_out = YD1_STF # SD1_crc32_en & TC2_i8 # !SD1_crc32_en & TC2_SRG[5];
TC2_SRG[5] = DFFE(TC2_SRG[5]_lut_out, GLOBAL(LE1_outclock0), , , !KB1_CLR_BUF);


--TC2_SRG[29] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[29] at LC6_9_X3
--operation mode is normal

TC2_SRG[29]_lut_out = YD1_STF # SD1_crc32_en & TC2_SRG[28] # !SD1_crc32_en & TC2_SRG[29];
TC2_SRG[29] = DFFE(TC2_SRG[29]_lut_out, GLOBAL(LE1_outclock0), , , !KB1_CLR_BUF);


--SD1L22 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~834 at LC9_14_R3
--operation mode is normal

SD1L22 = SD1L45Q & (YD1L59Q & BD09L2 # !YD1L59Q & BD98L2);


--SD1L11 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~87 at LC2_14_R3
--operation mode is normal

SD1L11 = !SD1L35Q & SD1_srg[7];


--SD1_srg[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|srg[6] at LC7_14_R3
--operation mode is normal

SD1_srg[6]_lut_out = SD1L42 # SD1L45Q & SD1L12;
SD1_srg[6] = DFFE(SD1_srg[6]_lut_out, GLOBAL(LE1_outclock0), , , SD1L94);


--SD1L94 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|srg[4]~3 at LC6_11_R3
--operation mode is normal

SD1L94 = !KB1_CLR_BUF & !YD1_STF;


--TC2_SRG[21] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[21] at LC2_7_X3
--operation mode is normal

TC2_SRG[21]_lut_out = YD1_STF # SD1_crc32_en & TC2_SRG[20] # !SD1_crc32_en & TC2_SRG[21];
TC2_SRG[21] = DFFE(TC2_SRG[21]_lut_out, GLOBAL(LE1_outclock0), , , !KB1_CLR_BUF);


--TC2_i15 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i15 at LC3_7_X3
--operation mode is normal

TC2_i15 = TC2_SRG[31] $ TC2_SRG[21];


--TC2_SRG[13] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[13] at LC9_11_X3
--operation mode is normal

TC2_SRG[13]_lut_out = YD1_STF # SD1_crc32_en & TC2_SRG[12] # !SD1_crc32_en & TC2_SRG[13];
TC2_SRG[13] = DFFE(TC2_SRG[13]_lut_out, GLOBAL(LE1_outclock0), , , !KB1_CLR_BUF);


--TC2_i11 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i11 at LC2_6_X3
--operation mode is normal

TC2_i11 = TC2_SRG[31] $ TC2_SRG[9];


--TC2_i6 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i6 at LC10_11_X3
--operation mode is normal

TC2_i6 = TC2_SRG[31] $ TC2_SRG[1];


--TC2_i17 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i17 at LC7_11_X3
--operation mode is normal

TC2_i17 = TC2_SRG[31] $ TC2_SRG[25];


--HC2_dffs[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[5] at LC7_2_R3
--operation mode is normal

HC2_dffs[5]_lut_out = HC2_dffs[6] & (JB23_sload_path[5] # !NB1L91Q) # !HC2_dffs[6] & NB1L91Q & JB23_sload_path[5];
HC2_dffs[5] = DFFE(HC2_dffs[5]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[5] at LC10_2_R3
--operation mode is normal

HC5_dffs[5]_lut_out = HC5_dffs[6] & (JB23_sload_path[5] # !HD1L9Q) # !HC5_dffs[6] & HD1L9Q & JB23_sload_path[5];
HC5_dffs[5] = DFFE(HC5_dffs[5]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--TC2_SRG[11] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[11] at LC10_6_X3
--operation mode is normal

TC2_SRG[11]_lut_out = YD1_STF # SD1_crc32_en & TC2_i12 # !SD1_crc32_en & TC2_SRG[11];
TC2_SRG[11] = DFFE(TC2_SRG[11]_lut_out, GLOBAL(LE1_outclock0), , , !KB1_CLR_BUF);


--TC2_SRG[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[3] at LC4_7_X3
--operation mode is normal

TC2_SRG[3]_lut_out = YD1_STF # SD1_crc32_en & TC2_SRG[2] # !SD1_crc32_en & TC2_SRG[3];
TC2_SRG[3] = DFFE(TC2_SRG[3]_lut_out, GLOBAL(LE1_outclock0), , , !KB1_CLR_BUF);


--BD05L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00014|$00012~0 at LC3_6_X3
--operation mode is normal

BD05L1 = YD1L87Q # YD1L27Q & TC2_SRG[11] # !YD1L27Q & TC2_SRG[3];


--TC2_SRG[27] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[27] at LC4_10_X3
--operation mode is normal

TC2_SRG[27]_lut_out = YD1_STF # SD1_crc32_en & TC2_SRG[26] # !SD1_crc32_en & TC2_SRG[27];
TC2_SRG[27] = DFFE(TC2_SRG[27]_lut_out, GLOBAL(LE1_outclock0), , , !KB1_CLR_BUF);


--TC2_SRG[19] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[19] at LC1_6_X3
--operation mode is normal

TC2_SRG[19]_lut_out = YD1_STF # SD1_crc32_en & TC2_SRG[18] # !SD1_crc32_en & TC2_SRG[19];
TC2_SRG[19] = DFFE(TC2_SRG[19]_lut_out, GLOBAL(LE1_outclock0), , , !KB1_CLR_BUF);


--BD05L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00014|result_node~26 at LC4_6_X3
--operation mode is normal

BD05L2 = (YD1L27Q & TC2_SRG[27] # !YD1L27Q & TC2_SRG[19] # !YD1L87Q) & CASCADE(BD05L1);


--BD94L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00012|$00012~0 at LC1_4_R3
--operation mode is normal

BD94L1 = YD1L87Q # YD1L27Q & SE1_portadataout[11] # !YD1L27Q & SE1_portadataout[3];


--BD94L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00012|result_node~26 at LC2_4_R3
--operation mode is normal

BD94L2 = (YD1L27Q & SE1_portadataout[27] # !YD1L27Q & SE1_portadataout[19] # !YD1L87Q) & CASCADE(BD94L1);


--BD25L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00018|_~3 at LC2_3_R3
--operation mode is normal

BD25L1 = YD1L87Q # YD1L27Q;


--BD25L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00018|result_node~28 at LC3_3_R3
--operation mode is normal

BD25L2 = (YD1L27Q & HC2_dffs[3] # !YD1L27Q & HC5_dffs[3] # !YD1L87Q) & CASCADE(BD25L1);


--BD15L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00016|$00012~0 at LC3_5_R3
--operation mode is normal

BD15L1 = YD1L87Q # KB1_SND_ID & !YD1L27Q;


--BD15L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00016|muxlut:$00012|muxlut:$00016|result_node~99 at LC4_5_R3
--operation mode is normal

BD15L2 = (YD1L27Q & !KB1L63 # !YD1L27Q & !JB31_pre_out[3] # !YD1L87Q) & CASCADE(BD15L1);


--HB3_q[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[5] at EC3_1_V2
HB3_q[5]_data_in = COM_AD_D[5];
HB3_q[5]_write_enable = PD1_valid_wreq;
HB3_q[5]_clock_0 = GLOBAL(LE1_outclock0);
HB3_q[5]_clock_1 = GLOBAL(LE1_outclock0);
HB3_q[5]_clear_0 = !HD1L41Q;
HB3_q[5]_clock_enable_1 = PD1_valid_rreq;
HB3_q[5]_write_address = WR_ADDR(JB21_sload_path[0], JB21_sload_path[1], JB21_sload_path[2], JB21_sload_path[3], JB21_sload_path[4], JB21_sload_path[5], JB21_sload_path[5]);
HB3_q[5]_read_address = RD_ADDR(HB3L231, JB11_sload_path[0], JB11_sload_path[1], JB11_sload_path[2], JB11_sload_path[3], JB11_sload_path[4], JB11_sload_path[4]);
HB3_q[5] = MEMORY_SEGMENT(HB3_q[5]_data_in, HB3_q[5]_write_enable, HB3_q[5]_clock_0, HB3_q[5]_clock_1, HB3_q[5]_clear_0, , , HB3_q[5]_clock_enable_1, VCC, HB3_q[5]_write_address, HB3_q[5]_read_address);


--BD27L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00014|muxlut:$00012|$00012~0 at LC6_12_V3
--operation mode is normal

BD27L1 = YD1L87Q # !YD1L27Q & HB3_q[5];


--BD27L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00014|muxlut:$00012|result_node~18 at LC7_12_V3
--operation mode is normal

BD27L2 = (!YD1L27Q & HC3_dffs[5] # !YD1L87Q) & CASCADE(BD27L1);


--BD17L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00020|$00012~0 at LC6_5_R3
--operation mode is normal

BD17L1 = YD1L29Q # YD1L68Q & BD86L2 # !YD1L68Q & BD76L2;


--BD17L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00020|result_node~28 at LC7_5_R3
--operation mode is normal

BD17L2 = (YD1L68Q & BD07L2 # !YD1L68Q & BD96L2 # !YD1L29Q) & CASCADE(BD17L1);


--SD1L32 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~836 at LC3_14_R3
--operation mode is normal

SD1L32 = BD09L2 & (YD1L59Q # BD98L2) # !BD09L2 & !YD1L59Q & BD98L2;


--HC4_dffs[9] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_shr10:inst8|lpm_shiftreg:lpm_shiftreg_component|dffs[9] at LC4_14_R3
--operation mode is normal

HC4_dffs[9]_lut_out = !YD1L93Q # !DE1L9Q;
HC4_dffs[9] = DFFE(HC4_dffs[9]_lut_out, GLOBAL(LE1_outclock0), DE1L7Q, , DE1L8Q);


--CC1_inst10[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[4] at LC8_10_V2
--operation mode is normal

CC1_inst10[4]_lut_out = COM_AD_D[4];
CC1_inst10[4] = DFFE(CC1_inst10[4]_lut_out, GLOBAL(LE1_outclock0), , , );


--LC21_points[0][9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][9] at LC10_3_N2
--operation mode is normal

LC21_points[0][9]_lut_out = (JB6_sload_path[0] & FD33L7 # !JB6_sload_path[0] & FD42L7 # !JB6_sload_path[1]) & CASCADE(BD01L1);
LC21_points[0][9] = DFFE(LC21_points[0][9]_lut_out, !GLOBAL(LE1_outclock0), ZB1_inst5, , );


--UB1_ina[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|ina[8] at LC4_3_N2
--operation mode is normal

UB1_ina[8]_lut_out = LC21_points[0][8];
UB1_ina[8] = DFFE(UB1_ina[8]_lut_out, GLOBAL(LE1_outclock0), , , );


--RC1L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|_~24 at LC7_11_Q3
--operation mode is normal

RC1L1 = UB1_low_lev & RC1L8 & !UB1_lrg_lev # !UB1_low_lev & (RC1L41 # RC1L8 & !UB1_lrg_lev);


--RC1L91 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|HL_DSCR:hl_dec_stm|ct_aclr~51 at LC4_10_Q3
--operation mode is normal

RC1L91 = RC1L02Q & (!RC1L4 # !RC1L33Q) # !RC1L02Q & RC1L2 & (!RC1L4 # !RC1L33Q);


--UB1_max_val[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|max_val[7] at LC5_10_R2
--operation mode is normal

UB1_max_val[7]_lut_out = UB1_ina[7];
UB1_max_val[7] = DFFE(UB1_max_val[7]_lut_out, GLOBAL(LE1_outclock0), , , !RC1L62Q);


--UB1_inb[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|inb[7] at LC4_6_Q2
--operation mode is normal

UB1_inb[7]_lut_out = UB1_ina[7];
UB1_inb[7] = DFFE(UB1_inb[7]_lut_out, GLOBAL(LE1_outclock0), , , );


--YB1_srg[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|srg[1] at LC6_5_W4
--operation mode is normal

YB1_srg[1]_lut_out = YB1L52 # HC1_dffs[1] & YB1L24Q;
YB1_srg[1] = DFFE(YB1_srg[1]_lut_out, GLOBAL(LE1_outclock0), , , YB1L04);


--YB1L42 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~722 at LC9_4_W4
--operation mode is normal

YB1L42 = YB1L34Q & (YB1_srg[1] # !YB1L14Q & YB1_srg[2]) # !YB1L34Q & !YB1L14Q & YB1_srg[2];


--Y1L352Q is slaveregister:slaveregister_inst|dom_id[5]~reg0 at LC3_9_W3
--operation mode is normal

Y1L352Q_lut_out = RE1_MASTERHWDATA[5];
Y1L352Q = DFFE(Y1L352Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L742);


--HC3_dffs[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[6] at LC3_3_P3
--operation mode is normal

HC3_dffs[6]_lut_out = HC3_dffs[7] & (Y1L452Q # !YD1_ID_LOAD) # !HC3_dffs[7] & YD1_ID_LOAD & Y1L452Q;
HC3_dffs[6] = DFFE(HC3_dffs[6]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--TC2_SRG[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[4] at LC1_7_X3
--operation mode is normal

TC2_SRG[4]_lut_out = YD1_STF # SD1_crc32_en & TC2_i7 # !SD1_crc32_en & TC2_SRG[4];
TC2_SRG[4] = DFFE(TC2_SRG[4]_lut_out, GLOBAL(LE1_outclock0), , , !KB1_CLR_BUF);


--TC2_i8 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i8 at LC10_7_X3
--operation mode is normal

TC2_i8 = TC2_SRG[31] $ TC2_SRG[4];


--TC2_SRG[28] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[28] at LC3_9_X3
--operation mode is normal

TC2_SRG[28]_lut_out = YD1_STF # SD1_crc32_en & TC2_SRG[27] # !SD1_crc32_en & TC2_SRG[28];
TC2_SRG[28] = DFFE(TC2_SRG[28]_lut_out, GLOBAL(LE1_outclock0), , , !KB1_CLR_BUF);


--SD1_srg[5] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|srg[5] at LC7_11_R3
--operation mode is normal

SD1_srg[5]_lut_out = SD1L21 # SD1L52 # SD1_srg[4] & SD1L55Q;
SD1_srg[5] = DFFE(SD1_srg[5]_lut_out, GLOBAL(LE1_outclock0), , , SD1L94);


--SD1L42 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~837 at LC10_14_R3
--operation mode is normal

SD1L42 = SD1L35Q & SD1_srg[5] & SD1L55Q # !SD1L35Q & (SD1_srg[6] # SD1_srg[5] & SD1L55Q);


--TC2_SRG[20] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[20] at LC6_7_X3
--operation mode is normal

TC2_SRG[20]_lut_out = YD1_STF # SD1_crc32_en & TC2_SRG[19] # !SD1_crc32_en & TC2_SRG[20];
TC2_SRG[20] = DFFE(TC2_SRG[20]_lut_out, GLOBAL(LE1_outclock0), , , !KB1_CLR_BUF);


--TC2_SRG[12] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|SRG[12] at LC7_7_X3
--operation mode is normal

TC2_SRG[12]_lut_out = YD1_STF # SD1_crc32_en & TC2_i13 # !SD1_crc32_en & TC2_SRG[12];
TC2_SRG[12] = DFFE(TC2_SRG[12]_lut_out, GLOBAL(LE1_outclock0), , , !KB1_CLR_BUF);


--HC2_dffs[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[6] at LC5_1_K3
--operation mode is normal

HC2_dffs[6]_lut_out = HC2_dffs[7] & (JB23_sload_path[6] # !NB1L91Q) # !HC2_dffs[7] & JB23_sload_path[6] & NB1L91Q;
HC2_dffs[6] = DFFE(HC2_dffs[6]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[6] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[6] at LC9_1_K3
--operation mode is normal

HC5_dffs[6]_lut_out = HD1L9Q & JB23_sload_path[6] # !HD1L9Q & HC5_dffs[7];
HC5_dffs[6] = DFFE(HC5_dffs[6]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--TC2_i12 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i12 at LC7_6_X3
--operation mode is normal

TC2_i12 = TC2_SRG[31] $ TC2_SRG[10];


--BD95L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00014|$00012~0 at LC9_8_X3
--operation mode is normal

BD95L1 = YD1L87Q # YD1L27Q & TC2_SRG[12] # !YD1L27Q & TC2_SRG[4];


--BD95L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00014|result_node~26 at LC10_8_X3
--operation mode is normal

BD95L2 = (YD1L27Q & TC2_SRG[28] # !YD1L27Q & TC2_SRG[20] # !YD1L87Q) & CASCADE(BD95L1);


--BD85L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00012|$00012~0 at LC5_8_X3
--operation mode is normal

BD85L1 = YD1L87Q # YD1L27Q & SE1_portadataout[12] # !YD1L27Q & SE1_portadataout[4];


--BD85L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00012|result_node~26 at LC6_8_X3
--operation mode is normal

BD85L2 = (YD1L27Q & SE1_portadataout[28] # !YD1L27Q & SE1_portadataout[20] # !YD1L87Q) & CASCADE(BD85L1);


--BD16L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00018|_~3 at LC2_13_R3
--operation mode is normal

BD16L1 = YD1L27Q # YD1L87Q;


--BD16L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00018|result_node~28 at LC3_13_R3
--operation mode is normal

BD16L2 = (YD1L27Q & HC2_dffs[4] # !YD1L27Q & HC5_dffs[4] # !YD1L87Q) & CASCADE(BD16L1);


--BD06L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00016|$00012~0 at LC1_8_X3
--operation mode is normal

BD06L1 = YD1L87Q # !YD1L27Q & KB1_SND_TC_DAT;


--BD06L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00018|muxlut:$00012|muxlut:$00016|result_node~18 at LC2_8_X3
--operation mode is normal

BD06L2 = (!YD1L27Q & !JB31_pre_out[4] # !YD1L87Q) & CASCADE(BD06L1);


--HB3_q[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[6] at EC5_1_V2
HB3_q[6]_data_in = COM_AD_D[6];
HB3_q[6]_write_enable = PD1_valid_wreq;
HB3_q[6]_clock_0 = GLOBAL(LE1_outclock0);
HB3_q[6]_clock_1 = GLOBAL(LE1_outclock0);
HB3_q[6]_clear_0 = !HD1L41Q;
HB3_q[6]_clock_enable_1 = PD1_valid_rreq;
HB3_q[6]_write_address = WR_ADDR(JB21_sload_path[0], JB21_sload_path[1], JB21_sload_path[2], JB21_sload_path[3], JB21_sload_path[4], JB21_sload_path[5], JB21_sload_path[5]);
HB3_q[6]_read_address = RD_ADDR(HB3L231, JB11_sload_path[0], JB11_sload_path[1], JB11_sload_path[2], JB11_sload_path[3], JB11_sload_path[4], JB11_sload_path[4]);
HB3_q[6] = MEMORY_SEGMENT(HB3_q[6]_data_in, HB3_q[6]_write_enable, HB3_q[6]_clock_0, HB3_q[6]_clock_1, HB3_q[6]_clear_0, , , HB3_q[6]_clock_enable_1, VCC, HB3_q[6]_write_address, HB3_q[6]_read_address);


--BD18L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00014|muxlut:$00012|$00012~0 at LC9_15_R3
--operation mode is normal

BD18L1 = YD1L87Q # !YD1L27Q & HB3_q[6];


--BD18L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00014|muxlut:$00012|result_node~18 at LC10_15_R3
--operation mode is normal

BD18L2 = (!YD1L27Q & HC3_dffs[6] # !YD1L87Q) & CASCADE(BD18L1);


--BD08L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00020|$00012~0 at LC4_15_R3
--operation mode is normal

BD08L1 = YD1L29Q # YD1L68Q & BD77L2 # !YD1L68Q & BD67L2;


--BD08L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00020|result_node~28 at LC5_15_R3
--operation mode is normal

BD08L2 = (YD1L68Q & BD97L2 # !YD1L68Q & BD87L2 # !YD1L29Q) & CASCADE(BD08L1);


--CC1_inst10[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[3] at LC10_10_V2
--operation mode is normal

CC1_inst10[3]_lut_out = COM_AD_D[3];
CC1_inst10[3] = DFFE(CC1_inst10[3]_lut_out, GLOBAL(LE1_outclock0), , , );


--ZB1_inst5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|inst5 at LC10_11_N2
--operation mode is normal

ZB1_inst5_lut_out = VCC;
ZB1_inst5 = DFFE(ZB1_inst5_lut_out, GLOBAL(JB6L6), !KB1L72, , );


--LC21_points[0][8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][8] at LC3_3_N2
--operation mode is normal

LC21_points[0][8]_lut_out = (BD9L3 # !JB6_sload_path[0] & (FD42L5 $ FD72_sout_node[3])) & CASCADE(BD9L1);
LC21_points[0][8] = DFFE(LC21_points[0][8]_lut_out, !GLOBAL(LE1_outclock0), ZB1_inst5, , );


--UB1_ina[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|ina[7] at LC2_1_N2
--operation mode is normal

UB1_ina[7]_lut_out = LC21_points[0][7];
UB1_ina[7] = DFFE(UB1_ina[7]_lut_out, GLOBAL(LE1_outclock0), , , );


--UB1_max_val[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|max_val[6] at LC6_10_R2
--operation mode is normal

UB1_max_val[6]_lut_out = UB1_ina[6];
UB1_max_val[6] = DFFE(UB1_max_val[6]_lut_out, GLOBAL(LE1_outclock0), , , !RC1L62Q);


--UB1_inb[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|inb[6] at LC7_8_Q2
--operation mode is normal

UB1_inb[6]_lut_out = UB1_ina[6];
UB1_inb[6] = DFFE(UB1_inb[6]_lut_out, GLOBAL(LE1_outclock0), , , );


--K1L78 is coinc:inst_coinc|i984~0 at LC9_7_Z2
--operation mode is normal

K1L78 = K1_LCATWD_ATWD_A_down_post_cnt[0] # !K1_atwd0_trigger_old & DB1_ATWDTrigger_sig;


--K1L644 is coinc:inst_coinc|i~2640 at LC9_6_Z2
--operation mode is normal

K1L644 = K1_LCATWD_ATWD_A_down_post_cnt[3] # K1_LCATWD_ATWD_A_down_post_cnt[2] # K1_LCATWD_ATWD_A_down_post_cnt[1] # K1_LCATWD_ATWD_A_down_post_cnt[4];


--K1L211 is coinc:inst_coinc|i~173 at LC10_7_Z2
--operation mode is normal

K1L211 = K1L644 # K1_i1161 # K1_LCATWD_ATWD_A_down_post_cnt[5] # K1L78;


--K1L88 is coinc:inst_coinc|i993~0 at LC7_8_U2
--operation mode is normal

K1L88 = K1_LCATWD_ATWD_A_up_post_cnt[0] # !K1_atwd0_trigger_old & DB1_ATWDTrigger_sig;


--K1L744 is coinc:inst_coinc|i~2641 at LC10_6_U2
--operation mode is normal

K1L744 = K1_LCATWD_ATWD_A_up_post_cnt[3] # K1_LCATWD_ATWD_A_up_post_cnt[2] # K1_LCATWD_ATWD_A_up_post_cnt[1] # K1_LCATWD_ATWD_A_up_post_cnt[4];


--K1L111 is coinc:inst_coinc|i~149 at LC3_7_U2
--operation mode is normal

K1L111 = K1L744 # K1_i1161 # K1_LCATWD_ATWD_A_up_post_cnt[5] # K1L88;


--K1L844 is coinc:inst_coinc|i~2642 at LC10_14_J1
--operation mode is normal

K1L844 = !K1L18 # !K1L48 # !K1L38 # !K1L28;


--K1L411 is coinc:inst_coinc|i~221 at LC9_15_J1
--operation mode is normal

K1L411 = K1L47 # K1L844 # K1_LCATWD_ATWD_A_down_pre_cnt[1] # !K1L68;


--K1L944 is coinc:inst_coinc|i~2643 at LC9_10_O2
--operation mode is normal

K1L944 = !K1L57 # !K1L87 # !K1L77 # !K1L67;


--K1L311 is coinc:inst_coinc|i~197 at LC6_9_O2
--operation mode is normal

K1L311 = K1L37 # K1_LCATWD_ATWD_A_up_pre_cnt[1] # K1L944 # !K1L08;


--K1L301 is coinc:inst_coinc|i1055~0 at LC10_7_Z4
--operation mode is normal

K1L301 = K1_LCATWD_ATWD_B_down_post_cnt[0] # !K1_atwd1_trigger_old & DB2_ATWDTrigger_sig;


--K1L054 is coinc:inst_coinc|i~2644 at LC3_7_Z4
--operation mode is normal

K1L054 = K1_LCATWD_ATWD_B_down_post_cnt[4] # K1_LCATWD_ATWD_B_down_post_cnt[3] # K1_LCATWD_ATWD_B_down_post_cnt[2] # K1_LCATWD_ATWD_B_down_post_cnt[1];


--K1L611 is coinc:inst_coinc|i~269 at LC3_6_Z4
--operation mode is normal

K1L611 = K1_i1165 # K1L054 # K1_LCATWD_ATWD_B_down_post_cnt[5] # K1L301;


--K1L401 is coinc:inst_coinc|i1064~0 at LC1_6_Z4
--operation mode is normal

K1L401 = K1_LCATWD_ATWD_B_up_post_cnt[0] # !K1_atwd1_trigger_old & DB2_ATWDTrigger_sig;


--K1L154 is coinc:inst_coinc|i~2645 at LC1_4_Z4
--operation mode is normal

K1L154 = K1_LCATWD_ATWD_B_up_post_cnt[2] # K1_LCATWD_ATWD_B_up_post_cnt[1] # K1_LCATWD_ATWD_B_up_post_cnt[3] # K1_LCATWD_ATWD_B_up_post_cnt[4];


--K1L511 is coinc:inst_coinc|i~245 at LC2_5_Z4
--operation mode is normal

K1L511 = K1_LCATWD_ATWD_B_up_post_cnt[5] # K1_i1165 # K1L154 # K1L401;


--K1L254 is coinc:inst_coinc|i~2646 at LC1_4_J1
--operation mode is normal

K1L254 = !K1L79 # !K1L89 # !K1L001 # !K1L99;


--K1L811 is coinc:inst_coinc|i~317 at LC3_5_J1
--operation mode is normal

K1L811 = K1L47 # K1_LCATWD_ATWD_B_down_pre_cnt[1] # K1L254 # !K1L201;


--K1L354 is coinc:inst_coinc|i~2647 at LC1_12_O2
--operation mode is normal

K1L354 = !K1L19 # !K1L29 # !K1L39 # !K1L49;


--K1L711 is coinc:inst_coinc|i~293 at LC10_13_O2
--operation mode is normal

K1L711 = K1_LCATWD_ATWD_B_up_pre_cnt[1] # K1L37 # K1L354 # !K1L69;


--YB1_srg[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|srg[0] at LC10_4_W4
--operation mode is normal

YB1_srg[0]_lut_out = YB1L24Q & (HC1_dffs[0] # YB1_srg[0] & !YB1L14Q) # !YB1L24Q & YB1_srg[0] & !YB1L14Q;
YB1_srg[0] = DFFE(YB1_srg[0]_lut_out, GLOBAL(LE1_outclock0), , , YB1L04);


--YB1L52 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_rx:inst20|i~723 at LC2_4_W4
--operation mode is normal

YB1L52 = YB1_srg[0] & (YB1L34Q # !YB1L14Q & YB1_srg[1]) # !YB1_srg[0] & !YB1L14Q & YB1_srg[1];


--Y1L452Q is slaveregister:slaveregister_inst|dom_id[6]~reg0 at LC3_4_P3
--operation mode is normal

Y1L452Q_lut_out = RE1_MASTERHWDATA[6];
Y1L452Q = DFFE(Y1L452Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L742);


--HC3_dffs[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[7] at LC7_8_U1
--operation mode is normal

HC3_dffs[7]_lut_out = YD1_ID_LOAD & Y1L552Q # !YD1_ID_LOAD & HC3_dffs[8];
HC3_dffs[7] = DFFE(HC3_dffs[7]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--TC2_i7 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i7 at LC8_7_X3
--operation mode is normal

TC2_i7 = TC2_SRG[31] $ TC2_SRG[3];


--HB3_q[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[7] at EC11_1_V2
HB3_q[7]_data_in = COM_AD_D[7];
HB3_q[7]_write_enable = PD1_valid_wreq;
HB3_q[7]_clock_0 = GLOBAL(LE1_outclock0);
HB3_q[7]_clock_1 = GLOBAL(LE1_outclock0);
HB3_q[7]_clear_0 = !HD1L41Q;
HB3_q[7]_clock_enable_1 = PD1_valid_rreq;
HB3_q[7]_write_address = WR_ADDR(JB21_sload_path[0], JB21_sload_path[1], JB21_sload_path[2], JB21_sload_path[3], JB21_sload_path[4], JB21_sload_path[5], JB21_sload_path[5]);
HB3_q[7]_read_address = RD_ADDR(HB3L231, JB11_sload_path[0], JB11_sload_path[1], JB11_sload_path[2], JB11_sload_path[3], JB11_sload_path[4], JB11_sload_path[4]);
HB3_q[7] = MEMORY_SEGMENT(HB3_q[7]_data_in, HB3_q[7]_write_enable, HB3_q[7]_clock_0, HB3_q[7]_clock_1, HB3_q[7]_clear_0, , , HB3_q[7]_clock_enable_1, VCC, HB3_q[7]_write_address, HB3_q[7]_read_address);


--BD09L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00014|muxlut:$00012|$00012~0 at LC6_15_R3
--operation mode is normal

BD09L1 = YD1L87Q # !YD1L27Q & HB3_q[7];


--BD09L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00014|muxlut:$00012|result_node~18 at LC7_15_R3
--operation mode is normal

BD09L2 = (!YD1L27Q & HC3_dffs[7] # !YD1L87Q) & CASCADE(BD09L1);


--BD98L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00020|$00012~0 at LC1_15_R3
--operation mode is normal

BD98L1 = YD1L29Q # YD1L68Q & BD68L2 # !YD1L68Q & BD58L3;


--BD98L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00020|result_node~28 at LC2_15_R3
--operation mode is normal

BD98L2 = (YD1L68Q & BD88L1 # !YD1L68Q & BD78L2 # !YD1L29Q) & CASCADE(BD98L1);


--SD1L52 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~839 at LC8_11_R3
--operation mode is normal

SD1L52 = SD1L45Q & (YD1L59Q & BD27L2 # !YD1L59Q & BD17L2);


--SD1L21 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~95 at LC10_11_R3
--operation mode is normal

SD1L21 = SD1_srg[5] & !SD1L35Q;


--SD1_srg[4] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|srg[4] at LC5_11_R3
--operation mode is normal

SD1_srg[4]_lut_out = SD1L62 # SD1L45Q & SD1L91;
SD1_srg[4] = DFFE(SD1_srg[4]_lut_out, GLOBAL(LE1_outclock0), , , SD1L94);


--TC2_i13 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|crc32:inst_crc32|i13 at LC5_7_X3
--operation mode is normal

TC2_i13 = TC2_SRG[31] $ TC2_SRG[11];


--HC2_dffs[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[7] at LC7_1_K3
--operation mode is normal

HC2_dffs[7]_lut_out = HC2_dffs[8] & (JB23_sload_path[7] # !NB1L91Q) # !HC2_dffs[8] & JB23_sload_path[7] & NB1L91Q;
HC2_dffs[7] = DFFE(HC2_dffs[7]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[7] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[7] at LC2_2_K3
--operation mode is normal

HC5_dffs[7]_lut_out = HD1L9Q & JB23_sload_path[7] # !HD1L9Q & HC5_dffs[8];
HC5_dffs[7] = DFFE(HC5_dffs[7]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--BD86L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00014|$00012~0 at LC7_10_X3
--operation mode is normal

BD86L1 = YD1L87Q # YD1L27Q & TC2_SRG[13] # !YD1L27Q & TC2_SRG[5];


--BD86L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00014|result_node~26 at LC8_10_X3
--operation mode is normal

BD86L2 = (YD1L27Q & TC2_SRG[29] # !YD1L27Q & TC2_SRG[21] # !YD1L87Q) & CASCADE(BD86L1);


--BD76L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00012|$00012~0 at LC8_4_I3
--operation mode is normal

BD76L1 = YD1L87Q # YD1L27Q & SE1_portadataout[13] # !YD1L27Q & SE1_portadataout[5];


--BD76L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00012|result_node~26 at LC9_4_I3
--operation mode is normal

BD76L2 = (YD1L27Q & SE1_portadataout[29] # !YD1L27Q & SE1_portadataout[21] # !YD1L87Q) & CASCADE(BD76L1);


--BD07L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00018|$00012~0 at LC4_1_R3
--operation mode is normal

BD07L1 = YD1L87Q # !YD1L27Q;


--BD07L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00018|result_node~28 at LC5_1_R3
--operation mode is normal

BD07L2 = (YD1L27Q & HC2_dffs[5] # !YD1L27Q & HC5_dffs[5] # !YD1L87Q) & CASCADE(BD07L1);


--BD96L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00016|$00012~0 at LC8_5_R3
--operation mode is normal

BD96L1 = YD1L87Q # YD1L27Q & KB1L43 # !YD1L27Q & KB1_SND_TC_DAT;


--BD96L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00020|muxlut:$00012|muxlut:$00016|result_node~18 at LC9_5_R3
--operation mode is normal

BD96L2 = (!YD1L27Q & !JB31_pre_out[5] # !YD1L87Q) & CASCADE(BD96L1);


--CC1_inst10[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[2] at LC5_10_V2
--operation mode is normal

CC1_inst10[2]_lut_out = COM_AD_D[2];
CC1_inst10[2] = DFFE(CC1_inst10[2]_lut_out, GLOBAL(LE1_outclock0), , , );


--FD51L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~17 at LC3_4_N2
--operation mode is normal

FD51L5 = FD81_sout_node[1] & FD81_sout_node[2] & FD81_sout_node[0] & FD21_sout_node[5];


--FD51L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~25 at LC1_3_N2
--operation mode is normal

FD51L7 = FD81_sout_node[4] $ (FD81_sout_node[3] & FD51L5);


--FD6L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~17 at LC3_2_N2
--operation mode is normal

FD6L5 = FD9_sout_node[2] & FD9_sout_node[1] & FD9_sout_node[0] & FD3_sout_node[5];


--FD6L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~25 at LC2_2_N2
--operation mode is normal

FD6L7 = FD9_sout_node[4] $ (FD9_sout_node[3] & FD6L5);


--BD01L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00027|$00012~0 at LC9_3_N2
--operation mode is normal

BD01L1 = JB6_sload_path[1] # JB6_sload_path[0] & FD51L7 # !JB6_sload_path[0] & FD6L7;


--FD33L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~17 at LC2_5_N2
--operation mode is normal

FD33L5 = FD03_sout_node[5] & FD63_sout_node[2] & FD63_sout_node[0] & FD63_sout_node[1];


--FD33L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~25 at LC4_5_N2
--operation mode is normal

FD33L7 = FD63_sout_node[4] $ (FD63_sout_node[3] & FD33L5);


--FD42L5 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~17 at LC2_13_N2
--operation mode is normal

FD42L5 = FD72_sout_node[1] & FD12_sout_node[5] & FD72_sout_node[2] & FD72_sout_node[0];


--FD42L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~25 at LC5_12_N2
--operation mode is normal

FD42L7 = FD72_sout_node[4] $ (FD72_sout_node[3] & FD42L5);


--LC21_points[0][7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][7] at LC9_1_N2
--operation mode is normal

LC21_points[0][7]_lut_out = (JB6_sload_path[0] & FD33L4 # !JB6_sload_path[0] & FD42L4 # !JB6_sload_path[1]) & CASCADE(BD8L1);
LC21_points[0][7] = DFFE(LC21_points[0][7]_lut_out, !GLOBAL(LE1_outclock0), ZB1_inst5, , );


--UB1_ina[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|ina[6] at LC4_10_N2
--operation mode is normal

UB1_ina[6]_lut_out = LC21_points[0][6];
UB1_ina[6] = DFFE(UB1_ina[6]_lut_out, GLOBAL(LE1_outclock0), , , );


--UB1_max_val[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|max_val[5] at LC7_7_R2
--operation mode is normal

UB1_max_val[5]_lut_out = UB1_ina[5];
UB1_max_val[5] = DFFE(UB1_max_val[5]_lut_out, GLOBAL(LE1_outclock0), , , !RC1L62Q);


--UB1_inb[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|inb[5] at LC2_6_Q2
--operation mode is normal

UB1_inb[5]_lut_out = UB1_ina[5];
UB1_inb[5] = DFFE(UB1_inb[5]_lut_out, GLOBAL(LE1_outclock0), , , );


--Y1L552Q is slaveregister:slaveregister_inst|dom_id[7]~reg0 at LC7_7_U1
--operation mode is normal

Y1L552Q_lut_out = RE1_MASTERHWDATA[7];
Y1L552Q = DFFE(Y1L552Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L742);


--HC3_dffs[8] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[8] at LC10_8_U1
--operation mode is normal

HC3_dffs[8]_lut_out = YD1_ID_LOAD & Y1L652Q # !YD1_ID_LOAD & HC3_dffs[9];
HC3_dffs[8] = DFFE(HC3_dffs[8]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--SD1_srg[3] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|srg[3] at LC5_10_R3
--operation mode is normal

SD1_srg[3]_lut_out = SD1L72 # SD1L45Q & SD1L81;
SD1_srg[3] = DFFE(SD1_srg[3]_lut_out, GLOBAL(LE1_outclock0), , , SD1L94);


--SD1L62 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~841 at LC3_11_R3
--operation mode is normal

SD1L62 = SD1L55Q & (SD1_srg[3] # !SD1L35Q & SD1_srg[4]) # !SD1L55Q & !SD1L35Q & SD1_srg[4];


--HC2_dffs[8] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[8] at LC3_1_K3
--operation mode is normal

HC2_dffs[8]_lut_out = HC2_dffs[9] & (JB23_sload_path[8] # !NB1L91Q) # !HC2_dffs[9] & JB23_sload_path[8] & NB1L91Q;
HC2_dffs[8] = DFFE(HC2_dffs[8]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[8] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[8] at LC9_2_K3
--operation mode is normal

HC5_dffs[8]_lut_out = HD1L9Q & JB23_sload_path[8] # !HD1L9Q & HC5_dffs[9];
HC5_dffs[8] = DFFE(HC5_dffs[8]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--BD77L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00014|$00012~0 at LC9_9_X3
--operation mode is normal

BD77L1 = YD1L87Q # YD1L27Q & TC2_SRG[14] # !YD1L27Q & TC2_SRG[6];


--BD77L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00014|result_node~26 at LC10_9_X3
--operation mode is normal

BD77L2 = (YD1L27Q & TC2_SRG[30] # !YD1L27Q & TC2_SRG[22] # !YD1L87Q) & CASCADE(BD77L1);


--BD67L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00012|$00012~0 at LC7_5_C3
--operation mode is normal

BD67L1 = YD1L87Q # YD1L27Q & SE1_portadataout[14] # !YD1L27Q & SE1_portadataout[6];


--BD67L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00012|result_node~26 at LC8_5_C3
--operation mode is normal

BD67L2 = (YD1L27Q & SE1_portadataout[30] # !YD1L27Q & SE1_portadataout[22] # !YD1L87Q) & CASCADE(BD67L1);


--BD97L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00018|$00012~0 at LC9_16_R3
--operation mode is normal

BD97L1 = YD1L87Q # !YD1L27Q;


--BD97L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00018|result_node~28 at LC10_16_R3
--operation mode is normal

BD97L2 = (YD1L27Q & HC2_dffs[6] # !YD1L27Q & HC5_dffs[6] # !YD1L87Q) & CASCADE(BD97L1);


--BD87L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00016|$00012~0 at LC6_16_R3
--operation mode is normal

BD87L1 = YD1L87Q # YD1L27Q & KB1L43 # !YD1L27Q & KB1_SND_TC_DAT;


--UB1L31Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|dorlev_dn_rq~reg at LC5_13_R2
--operation mode is normal

UB1L31Q_lut_out = UB1L822 & (UB1_adcmax[5] # UB1L922 # UB1_adcmax[4]);
UB1L31Q = DFFE(UB1L31Q_lut_out, GLOBAL(LE1_outclock0), , , UB1L21);


--BD87L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00022|muxlut:$00012|muxlut:$00016|result_node~32 at LC7_16_R3
--operation mode is normal

BD87L2 = (YD1L27Q & UB1L31Q # !YD1L27Q & !JB31_pre_out[6] # !YD1L87Q) & CASCADE(BD87L1);


--CC1_inst10[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[1] at LC6_10_V2
--operation mode is normal

CC1_inst10[1]_lut_out = COM_AD_D[1];
CC1_inst10[1] = DFFE(CC1_inst10[1]_lut_out, GLOBAL(LE1_outclock0), , , );


--FD51L2 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~9 at LC1_4_N2
--operation mode is normal

FD51L2 = FD81_sout_node[0] & FD21_sout_node[5];


--FD51L6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~22 at LC6_3_N2
--operation mode is normal

FD51L6 = FD51L2 & FD81_sout_node[2] & FD81_sout_node[3] & FD81_sout_node[1];


--ZB1_inst is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|inst at LC10_7_N2
--operation mode is normal

ZB1_inst_lut_out = NC7_aeb_out;
ZB1_inst = DFFE(ZB1_inst_lut_out, !GLOBAL(LE1_outclock0), !PC3L1, , );


--ZB1_inst8 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|inst8 at LC5_7_N2
--operation mode is normal

ZB1_inst8 = ZB1_inst # KB1L92 & !KB1_DRREQ_WT;


--FD6L2 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~9 at LC1_2_N2
--operation mode is normal

FD6L2 = FD9_sout_node[0] & FD3_sout_node[5];


--FD6L6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~22 at LC1_1_N2
--operation mode is normal

FD6L6 = FD9_sout_node[3] & FD9_sout_node[2] & FD9_sout_node[1] & FD6L2;


--ZB1_inst4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|inst4 at LC5_15_N2
--operation mode is normal

ZB1_inst4_lut_out = NC6_aeb_out;
ZB1_inst4 = DFFE(ZB1_inst4_lut_out, !GLOBAL(LE1_outclock0), !PC2L1, , );


--ZB1_inst7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|inst7 at LC3_16_N2
--operation mode is normal

ZB1_inst7 = ZB1_inst4 # KB1L92 & !KB1_DRREQ_WT;


--FD33L2 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~9 at LC9_6_N2
--operation mode is normal

FD33L2 = FD63_sout_node[0] & FD03_sout_node[5];


--FD33L6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~22 at LC7_6_N2
--operation mode is normal

FD33L6 = FD63_sout_node[3] & FD33L2 & FD63_sout_node[2] & FD63_sout_node[1];


--ZB1_inst2 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|inst2 at LC10_5_N2
--operation mode is normal

ZB1_inst2_lut_out = NC9_aeb_out;
ZB1_inst2 = DFFE(ZB1_inst2_lut_out, !GLOBAL(LE1_outclock0), !PC5L1, , );


--ZB1_inst9 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|inst9 at LC6_6_N2
--operation mode is normal

ZB1_inst9 = ZB1_inst2 # KB1L92 & !KB1_DRREQ_WT;


--FD42L2 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~9 at LC4_15_N2
--operation mode is normal

FD42L2 = FD12_sout_node[5] & FD72_sout_node[0];


--FD42L6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~22 at LC8_14_N2
--operation mode is normal

FD42L6 = FD72_sout_node[1] & FD72_sout_node[3] & FD72_sout_node[2] & FD42L2;


--ZB1_inst3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|inst3 at LC4_12_N2
--operation mode is normal

ZB1_inst3_lut_out = NC8_aeb_out;
ZB1_inst3 = DFFE(ZB1_inst3_lut_out, !GLOBAL(LE1_outclock0), !PC4L1, , );


--ZB1_inst6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|inst6 at LC4_13_N2
--operation mode is normal

ZB1_inst6 = ZB1_inst3 # KB1L92 & !KB1_DRREQ_WT;


--BD9L2 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00025|_~4 at LC10_4_N2
--operation mode is normal

BD9L2 = JB6_sload_path[1] # JB6_sload_path[0] & (FD81_sout_node[3] $ FD51L5);


--BD9L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00025|$00012~0 at LC2_3_N2
--operation mode is normal

BD9L1 = BD9L2 # !JB6_sload_path[0] & (FD9_sout_node[3] $ FD6L5);


--BD9L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00025|result_node~72 at LC9_4_N2
--operation mode is normal

BD9L3 = JB6_sload_path[0] & (FD63_sout_node[3] $ FD33L5) # !JB6_sload_path[1];


--LC21_points[0][6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][6] at LC10_10_N2
--operation mode is normal

LC21_points[0][6]_lut_out = (JB6_sload_path[0] & FD33L3 # !JB6_sload_path[0] & FD42L3 # !JB6_sload_path[1]) & CASCADE(BD7L1);
LC21_points[0][6] = DFFE(LC21_points[0][6]_lut_out, !GLOBAL(LE1_outclock0), ZB1_inst5, , );


--UB1_ina[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|ina[5] at LC8_10_N2
--operation mode is normal

UB1_ina[5]_lut_out = LC21_points[0][5];
UB1_ina[5] = DFFE(UB1_ina[5]_lut_out, GLOBAL(LE1_outclock0), , , );


--UB1_max_val[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|max_val[4] at LC3_10_R2
--operation mode is normal

UB1_max_val[4]_lut_out = UB1_ina[4];
UB1_max_val[4] = DFFE(UB1_max_val[4]_lut_out, GLOBAL(LE1_outclock0), , , !RC1L62Q);


--UB1_inb[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|inb[4] at LC5_6_Q2
--operation mode is normal

UB1_inb[4]_lut_out = UB1_ina[4];
UB1_inb[4] = DFFE(UB1_inb[4]_lut_out, GLOBAL(LE1_outclock0), , , );


--Y1L652Q is slaveregister:slaveregister_inst|dom_id[8]~reg0 at LC5_7_U1
--operation mode is normal

Y1L652Q_lut_out = RE1_MASTERHWDATA[8];
Y1L652Q = DFFE(Y1L652Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L742);


--HC3_dffs[9] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[9] at LC4_8_U1
--operation mode is normal

HC3_dffs[9]_lut_out = Y1L752Q & (YD1_ID_LOAD # HC3_dffs[10]) # !Y1L752Q & !YD1_ID_LOAD & HC3_dffs[10];
HC3_dffs[9] = DFFE(HC3_dffs[9]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--BD68L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00014|$00012~0 at LC3_3_X3
--operation mode is normal

BD68L1 = YD1L87Q # YD1L27Q & TC2_SRG[15] # !YD1L27Q & TC2_SRG[7];


--BD68L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00014|result_node~26 at LC4_3_X3
--operation mode is normal

BD68L2 = (YD1L27Q & TC2_SRG[31] # !YD1L27Q & TC2_SRG[23] # !YD1L87Q) & CASCADE(BD68L1);


--YD1L35Q is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|dom_adr_en~reg at LC6_2_W3
--operation mode is normal

YD1L35Q_lut_out = YD1_DATA_BODY & !YD1L26Q & (YD1_BYT2 # YD1L35Q) # !YD1_DATA_BODY & (YD1_BYT2 # YD1L35Q);
YD1L35Q = DFFE(YD1L35Q_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--BD58L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00012|_~133 at LC5_2_W3
--operation mode is normal

BD58L2 = YD1L35Q & SE1_portadataout[15] # !YD1L35Q & A_nB;


--BD58L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00012|$00012~0 at LC2_2_W3
--operation mode is normal

BD58L1 = YD1L87Q # YD1L27Q & BD58L2 # !YD1L27Q & SE1_portadataout[7];


--BD58L3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00012|result_node~26 at LC3_2_W3
--operation mode is normal

BD58L3 = (YD1L27Q & SE1_portadataout[31] # !YD1L27Q & SE1_portadataout[23] # !YD1L87Q) & CASCADE(BD58L1);


--BD88L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00018|result_node~27 at LC5_16_K3
--operation mode is normal

BD88L1 = YD1L27Q & HC2_dffs[7] # !YD1L27Q & HC5_dffs[7] # !YD1L87Q;


--BD78L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00016|_~4 at LC3_8_R3
--operation mode is normal

BD78L1 = YD1L87Q # YD1L27Q & A_nB;


--UB1L41Q is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|dorlev_up_rq~reg at LC3_15_R2
--operation mode is normal

UB1L41Q_lut_out = !UB1_adcmax[6] # !UB1_adcmax[9] # !UB1_adcmax[8] # !UB1_adcmax[7];
UB1L41Q = DFFE(UB1L41Q_lut_out, GLOBAL(LE1_outclock0), , , UB1L21);


--BD78L2 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00024|muxlut:$00012|muxlut:$00016|result_node~32 at LC4_8_R3
--operation mode is normal

BD78L2 = (YD1L27Q & UB1L41Q # !YD1L27Q & !JB31_pre_out[7] # !YD1L87Q) & CASCADE(BD78L1);


--SD1_srg[2] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|srg[2] at LC1_12_R3
--operation mode is normal

SD1_srg[2]_lut_out = SD1L82 # SD1L45Q & SD1L61;
SD1_srg[2] = DFFE(SD1_srg[2]_lut_out, GLOBAL(LE1_outclock0), , , SD1L94);


--SD1L72 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~843 at LC4_11_R3
--operation mode is normal

SD1L72 = SD1L55Q & (SD1_srg[2] # !SD1L35Q & SD1_srg[3]) # !SD1L55Q & !SD1L35Q & SD1_srg[3];


--HC2_dffs[9] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[9] at LC1_1_K3
--operation mode is normal

HC2_dffs[9]_lut_out = HC2_dffs[10] & (JB23_sload_path[9] # !NB1L91Q) # !HC2_dffs[10] & NB1L91Q & JB23_sload_path[9];
HC2_dffs[9] = DFFE(HC2_dffs[9]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[9] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[9] at LC8_2_K3
--operation mode is normal

HC5_dffs[9]_lut_out = HD1L9Q & JB23_sload_path[9] # !HD1L9Q & HC5_dffs[10];
HC5_dffs[9] = DFFE(HC5_dffs[9]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--UB1_adcmax[6] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|adcmax[6] at LC7_15_R2
--operation mode is normal

UB1_adcmax[6]_lut_out = UB1_ina[6];
UB1_adcmax[6] = DFFE(UB1_adcmax[6]_lut_out, GLOBAL(LE1_outclock0), DC1L9Q, , UB1L722);


--UB1_adcmax[7] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|adcmax[7] at LC5_15_R2
--operation mode is normal

UB1_adcmax[7]_lut_out = UB1_ina[7];
UB1_adcmax[7] = DFFE(UB1_adcmax[7]_lut_out, GLOBAL(LE1_outclock0), DC1L9Q, , UB1L722);


--UB1_adcmax[8] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|adcmax[8] at LC4_15_R2
--operation mode is normal

UB1_adcmax[8]_lut_out = UB1_ina[8];
UB1_adcmax[8] = DFFE(UB1_adcmax[8]_lut_out, GLOBAL(LE1_outclock0), DC1L9Q, , UB1L722);


--UB1_adcmax[9] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|adcmax[9] at LC9_15_R2
--operation mode is normal

UB1_adcmax[9]_lut_out = UB1_ina[9];
UB1_adcmax[9] = DFFE(UB1_adcmax[9]_lut_out, GLOBAL(LE1_outclock0), DC1L9Q, , UB1L722);


--UB1L822 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_11~92 at LC6_14_R2
--operation mode is normal

UB1L822 = UB1_adcmax[6] & UB1_adcmax[9] & UB1_adcmax[8] & UB1_adcmax[7];


--UB1_adcmax[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|adcmax[4] at LC3_12_R2
--operation mode is normal

UB1_adcmax[4]_lut_out = UB1_ina[4];
UB1_adcmax[4] = DFFE(UB1_adcmax[4]_lut_out, GLOBAL(LE1_outclock0), DC1L9Q, , UB1L722);


--UB1_adcmax[5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|adcmax[5] at LC8_15_R2
--operation mode is normal

UB1_adcmax[5]_lut_out = UB1_ina[5];
UB1_adcmax[5] = DFFE(UB1_adcmax[5]_lut_out, GLOBAL(LE1_outclock0), DC1L9Q, , UB1L722);


--UB1_adcmax[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|adcmax[3] at LC5_12_R2
--operation mode is normal

UB1_adcmax[3]_lut_out = UB1_ina[3];
UB1_adcmax[3] = DFFE(UB1_adcmax[3]_lut_out, GLOBAL(LE1_outclock0), DC1L9Q, , UB1L722);


--UB1_adcmax[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|adcmax[2] at LC3_13_R2
--operation mode is normal

UB1_adcmax[2]_lut_out = UB1_ina[2];
UB1_adcmax[2] = DFFE(UB1_adcmax[2]_lut_out, GLOBAL(LE1_outclock0), DC1L9Q, , UB1L722);


--UB1_adcmax[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|adcmax[0] at LC6_15_R2
--operation mode is normal

UB1_adcmax[0]_lut_out = UB1_ina[0];
UB1_adcmax[0] = DFFE(UB1_adcmax[0]_lut_out, GLOBAL(LE1_outclock0), DC1L9Q, , UB1L722);


--UB1_adcmax[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|adcmax[1] at LC10_15_R2
--operation mode is normal

UB1_adcmax[1]_lut_out = UB1_ina[1];
UB1_adcmax[1] = DFFE(UB1_adcmax[1]_lut_out, GLOBAL(LE1_outclock0), DC1L9Q, , UB1L722);


--UB1L922 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|op_11~93 at LC5_14_R2
--operation mode is normal

UB1L922 = UB1_adcmax[3] & (UB1_adcmax[2] # UB1_adcmax[1] & UB1_adcmax[0]);


--TB1_dom_rcvd is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_hdr_dec_ap:inst4|dom_rcvd at LC5_5_R4
--operation mode is normal

TB1_dom_rcvd_lut_out = HC1_dffs[7];
TB1_dom_rcvd = DFFE(TB1_dom_rcvd_lut_out, GLOBAL(LE1_outclock0), !DC1L92Q, , TB1L8);


--UB1L21 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|dorlev_dn_rq~1 at LC6_4_R4
--operation mode is normal

UB1L21 = WB1_PTYPE_SEQ0 & DC1L01Q & (A_nB $ !TB1_dom_rcvd);


--CC1_inst10[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|inst10[0] at LC7_10_V2
--operation mode is normal

CC1_inst10[0]_lut_out = COM_AD_D[0];
CC1_inst10[0] = DFFE(CC1_inst10[0]_lut_out, GLOBAL(LE1_outclock0), , , );


--PC3L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:143|lpm_or:lpm_or_component|last_node[0]~47 at LC10_15_N2
--operation mode is normal

PC3L1 = PC3_or_node[0][3] & (FD81_sout_node[3] & FD81_sout_node[4] & FD51L5 # !FD81_sout_node[3] & !FD81_sout_node[4] & !FD51L5);


--FD51L4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~15 at LC7_3_N2
--operation mode is normal

FD51L4 = FD81_sout_node[2] $ (FD21_sout_node[5] & FD81_sout_node[0] & FD81_sout_node[1]);


--FD51L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~10 at LC2_4_N2
--operation mode is normal

FD51L3 = FD81_sout_node[1] $ (FD81_sout_node[0] & FD21_sout_node[5]);


--FD51L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:139|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~5 at LC2_11_N2
--operation mode is normal

FD51L1 = FD81_sout_node[0] $ FD21_sout_node[5];


--PC2L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:142|lpm_or:lpm_or_component|last_node[0]~47 at LC7_1_N2
--operation mode is normal

PC2L1 = PC2_or_node[0][3] & (FD9_sout_node[3] & FD9_sout_node[4] & FD6L5 # !FD9_sout_node[3] & !FD9_sout_node[4] & !FD6L5);


--FD6L4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~15 at LC10_2_N2
--operation mode is normal

FD6L4 = FD9_sout_node[2] $ (FD9_sout_node[1] & FD9_sout_node[0] & FD3_sout_node[5]);


--FD6L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~10 at LC9_2_N2
--operation mode is normal

FD6L3 = FD9_sout_node[1] $ (FD9_sout_node[0] & FD3_sout_node[5]);


--FD6L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:138|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~5 at LC7_10_N2
--operation mode is normal

FD6L1 = FD3_sout_node[5] $ FD9_sout_node[0];


--PC5L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:145|lpm_or:lpm_or_component|last_node[0]~47 at LC9_5_N2
--operation mode is normal

PC5L1 = PC5_or_node[0][3] & (FD33L5 & FD63_sout_node[3] & FD63_sout_node[4] # !FD33L5 & !FD63_sout_node[3] & !FD63_sout_node[4]);


--FD33L4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~15 at LC3_5_N2
--operation mode is normal

FD33L4 = FD63_sout_node[2] $ (FD03_sout_node[5] & FD63_sout_node[0] & FD63_sout_node[1]);


--FD33L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~10 at LC10_6_N2
--operation mode is normal

FD33L3 = FD63_sout_node[1] $ (FD03_sout_node[5] & FD63_sout_node[0]);


--FD33L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:141|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~5 at LC3_11_N2
--operation mode is normal

FD33L1 = FD63_sout_node[0] $ FD03_sout_node[5];


--PC4L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|or10:144|lpm_or:lpm_or_component|last_node[0]~47 at LC10_12_N2
--operation mode is normal

PC4L1 = PC4_or_node[0][3] & (FD72_sout_node[3] & FD42L5 & FD72_sout_node[4] # !FD72_sout_node[3] & !FD42L5 & !FD72_sout_node[4]);


--FD42L4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~15 at LC10_13_N2
--operation mode is normal

FD42L4 = FD72_sout_node[2] $ (FD72_sout_node[1] & FD12_sout_node[5] & FD72_sout_node[0]);


--FD42L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~10 at LC3_13_N2
--operation mode is normal

FD42L3 = FD72_sout_node[1] $ (FD12_sout_node[5] & FD72_sout_node[0]);


--FD42L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|add10:140|lpm_add_sub:lpm_add_sub_component|addcore:adder1[1]|a_csnbuffer:result_node|cs_buffer[0]~5 at LC7_14_N2
--operation mode is normal

FD42L1 = FD72_sout_node[0] $ FD12_sout_node[5];


--BD8L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00023|$00012~0 at LC8_1_N2
--operation mode is normal

BD8L1 = JB6_sload_path[1] # JB6_sload_path[0] & FD51L4 # !JB6_sload_path[0] & FD6L4;


--LC21_points[0][5] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][5] at LC6_10_N2
--operation mode is normal

LC21_points[0][5]_lut_out = (JB6_sload_path[0] & FD33L1 # !JB6_sload_path[0] & FD42L1 # !JB6_sload_path[1]) & CASCADE(BD6L1);
LC21_points[0][5] = DFFE(LC21_points[0][5]_lut_out, !GLOBAL(LE1_outclock0), ZB1_inst5, , );


--UB1_ina[4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|ina[4] at LC1_13_N2
--operation mode is normal

UB1_ina[4]_lut_out = LC21_points[0][4];
UB1_ina[4] = DFFE(UB1_ina[4]_lut_out, GLOBAL(LE1_outclock0), , , );


--UB1_max_val[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|max_val[3] at LC2_5_R2
--operation mode is normal

UB1_max_val[3]_lut_out = UB1_ina[3];
UB1_max_val[3] = DFFE(UB1_max_val[3]_lut_out, GLOBAL(LE1_outclock0), , , !RC1L62Q);


--UB1_inb[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|inb[3] at LC3_6_Q2
--operation mode is normal

UB1_inb[3]_lut_out = UB1_ina[3];
UB1_inb[3] = DFFE(UB1_inb[3]_lut_out, GLOBAL(LE1_outclock0), , , );


--Y1L752Q is slaveregister:slaveregister_inst|dom_id[9]~reg0 at LC9_9_U1
--operation mode is normal

Y1L752Q_lut_out = RE1_MASTERHWDATA[9];
Y1L752Q = DFFE(Y1L752Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L742);


--HC3_dffs[10] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[10] at LC8_8_U1
--operation mode is normal

HC3_dffs[10]_lut_out = HC3_dffs[11] & (Y1L852Q # !YD1_ID_LOAD) # !HC3_dffs[11] & Y1L852Q & YD1_ID_LOAD;
HC3_dffs[10] = DFFE(HC3_dffs[10]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--YD1_DATA_BODY is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|DC_SNAP:inst11|DATA_BODY at LC9_2_W3
--operation mode is normal

YD1_DATA_BODY_lut_out = YD1_DATA_BODY & (YD1_BYT2 & !YD1L35Q # !YD1L26Q) # !YD1_DATA_BODY & YD1_BYT2 & !YD1L35Q;
YD1_DATA_BODY = DFFE(YD1_DATA_BODY_lut_out, GLOBAL(LE1_outclock0), !KB1_CLR_BUF, , );


--SD1_srg[1] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|srg[1] at LC7_10_R3
--operation mode is normal

SD1_srg[1]_lut_out = SD1L92 # SD1L31 # SD1_srg[0] & SD1L55Q;
SD1_srg[1] = DFFE(SD1_srg[1]_lut_out, GLOBAL(LE1_outclock0), , , SD1L94);


--SD1L82 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~845 at LC2_11_R3
--operation mode is normal

SD1L82 = SD1L55Q & (SD1_srg[1] # !SD1L35Q & SD1_srg[2]) # !SD1L55Q & !SD1L35Q & SD1_srg[2];


--HC2_dffs[10] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[10] at LC9_12_K3
--operation mode is normal

HC2_dffs[10]_lut_out = HC2_dffs[11] & (JB23_sload_path[10] # !NB1L91Q) # !HC2_dffs[11] & NB1L91Q & JB23_sload_path[10];
HC2_dffs[10] = DFFE(HC2_dffs[10]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[10] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[10] at LC10_4_K3
--operation mode is normal

HC5_dffs[10]_lut_out = HC5_dffs[11] & (JB23_sload_path[10] # !HD1L9Q) # !HC5_dffs[11] & HD1L9Q & JB23_sload_path[10];
HC5_dffs[10] = DFFE(HC5_dffs[10]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--UB1_ina[3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|ina[3] at LC5_5_Q2
--operation mode is normal

UB1_ina[3]_lut_out = LC21_points[0][3];
UB1_ina[3] = DFFE(UB1_ina[3]_lut_out, GLOBAL(LE1_outclock0), , , );


--UB1_ina[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|ina[2] at LC9_9_N2
--operation mode is normal

UB1_ina[2]_lut_out = LC21_points[0][2];
UB1_ina[2] = DFFE(UB1_ina[2]_lut_out, GLOBAL(LE1_outclock0), , , );


--UB1_ina[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|ina[0] at LC6_7_N2
--operation mode is normal

UB1_ina[0]_lut_out = LC21_points[0][0];
UB1_ina[0] = DFFE(UB1_ina[0]_lut_out, GLOBAL(LE1_outclock0), , , );


--UB1_ina[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|ina[1] at LC2_8_N2
--operation mode is normal

UB1_ina[1]_lut_out = LC21_points[0][1];
UB1_ina[1] = DFFE(UB1_ina[1]_lut_out, GLOBAL(LE1_outclock0), , , );


--NC7_aeb_out is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|dec2:119|lpm_decode:lpm_decode_component|lpm_compare:comparator[1]|comptree:comparator|cmpchain:cmp_end|aeb_out at LC1_8_N2
--operation mode is normal

NC7_aeb_out = JB6_sload_path[0] & !JB6_sload_path[1];


--NC6_aeb_out is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|dec2:119|lpm_decode:lpm_decode_component|lpm_compare:comparator[0]|comptree:comparator|cmpchain:cmp_end|aeb_out at LC3_15_N2
--operation mode is normal

NC6_aeb_out = !JB6_sload_path[0] & !JB6_sload_path[1];


--NC9_aeb_out is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|dec2:119|lpm_decode:lpm_decode_component|lpm_compare:comparator[3]|comptree:comparator|cmpchain:cmp_end|aeb_out at LC8_6_N2
--operation mode is normal

NC9_aeb_out = JB6_sload_path[0] & JB6_sload_path[1];


--NC8_aeb_out is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|dec2:119|lpm_decode:lpm_decode_component|lpm_compare:comparator[2]|comptree:comparator|cmpchain:cmp_end|aeb_out at LC3_12_N2
--operation mode is normal

NC8_aeb_out = !JB6_sload_path[0] & JB6_sload_path[1];


--BD7L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00021|$00012~0 at LC9_10_N2
--operation mode is normal

BD7L1 = JB6_sload_path[1] # JB6_sload_path[0] & FD51L3 # !JB6_sload_path[0] & FD6L3;


--LC21_points[0][4] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][4] at LC10_14_N2
--operation mode is normal

LC21_points[0][4]_lut_out = (JB6_sload_path[0] & FD03_sout_node[4] # !JB6_sload_path[0] & FD12_sout_node[4] # !JB6_sload_path[1]) & CASCADE(BD5L1);
LC21_points[0][4] = DFFE(LC21_points[0][4]_lut_out, !GLOBAL(LE1_outclock0), ZB1_inst5, , );


--UB1_max_val[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|max_val[2] at LC3_5_R2
--operation mode is normal

UB1_max_val[2]_lut_out = UB1_ina[2];
UB1_max_val[2] = DFFE(UB1_max_val[2]_lut_out, GLOBAL(LE1_outclock0), , , !RC1L62Q);


--UB1_inb[2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|inb[2] at LC5_11_Q2
--operation mode is normal

UB1_inb[2]_lut_out = UB1_ina[2];
UB1_inb[2] = DFFE(UB1_inb[2]_lut_out, GLOBAL(LE1_outclock0), , , );


--Y1L852Q is slaveregister:slaveregister_inst|dom_id[10]~reg0 at LC7_9_U1
--operation mode is normal

Y1L852Q_lut_out = RE1_MASTERHWDATA[10];
Y1L852Q = DFFE(Y1L852Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L742);


--HC3_dffs[11] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[11] at LC6_8_U1
--operation mode is normal

HC3_dffs[11]_lut_out = YD1_ID_LOAD & Y1L952Q # !YD1_ID_LOAD & HC3_dffs[12];
HC3_dffs[11] = DFFE(HC3_dffs[11]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--SD1L92 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~847 at LC7_9_R3
--operation mode is normal

SD1L92 = SD1L45Q & (YD1L59Q & BD63L2 # !YD1L59Q & BD53L2);


--SD1L31 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|i~111 at LC1_10_R3
--operation mode is normal

SD1L31 = !SD1L35Q & SD1_srg[1];


--SD1_srg[0] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|crc_tx:inst3|srg[0] at LC10_10_R3
--operation mode is normal

SD1_srg[0]_lut_out = SD1_srg[0] & (SD1L45Q & SD1L41 # !SD1L35Q) # !SD1_srg[0] & SD1L45Q & SD1L41;
SD1_srg[0] = DFFE(SD1_srg[0]_lut_out, GLOBAL(LE1_outclock0), , , SD1L94);


--HC2_dffs[11] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[11] at LC8_1_K3
--operation mode is normal

HC2_dffs[11]_lut_out = HC2_dffs[12] & (JB23_sload_path[11] # !NB1L91Q) # !HC2_dffs[12] & NB1L91Q & JB23_sload_path[11];
HC2_dffs[11] = DFFE(HC2_dffs[11]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[11] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[11] at LC7_12_K3
--operation mode is normal

HC5_dffs[11]_lut_out = HC5_dffs[12] & (JB23_sload_path[11] # !HD1L9Q) # !HC5_dffs[12] & HD1L9Q & JB23_sload_path[11];
HC5_dffs[11] = DFFE(HC5_dffs[11]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--LC21_points[0][3] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][3] at LC2_7_N2
--operation mode is normal

LC21_points[0][3]_lut_out = (JB6_sload_path[0] & FD03_sout_node[3] # !JB6_sload_path[0] & FD12_sout_node[3] # !JB6_sload_path[1]) & CASCADE(BD4L1);
LC21_points[0][3] = DFFE(LC21_points[0][3]_lut_out, !GLOBAL(LE1_outclock0), ZB1_inst5, , );


--LC21_points[0][2] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][2] at LC8_9_N2
--operation mode is normal

LC21_points[0][2]_lut_out = (JB6_sload_path[0] & FD03_sout_node[2] # !JB6_sload_path[0] & FD12_sout_node[2] # !JB6_sload_path[1]) & CASCADE(BD3L1);
LC21_points[0][2] = DFFE(LC21_points[0][2]_lut_out, !GLOBAL(LE1_outclock0), ZB1_inst5, , );


--LC21_points[0][0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][0] at LC8_7_N2
--operation mode is normal

LC21_points[0][0]_lut_out = (JB6_sload_path[0] & FD03_sout_node[0] # !JB6_sload_path[0] & FD12_sout_node[0] # !JB6_sload_path[1]) & CASCADE(BD1L1);
LC21_points[0][0] = DFFE(LC21_points[0][0]_lut_out, !GLOBAL(LE1_outclock0), ZB1_inst5, , );


--LC21_points[0][1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|altshift:external_latency_ffs|points[0][1] at LC10_8_N2
--operation mode is normal

LC21_points[0][1]_lut_out = (JB6_sload_path[0] & FD03_sout_node[1] # !JB6_sload_path[0] & FD12_sout_node[1] # !JB6_sload_path[1]) & CASCADE(BD2L1);
LC21_points[0][1] = DFFE(LC21_points[0][1]_lut_out, !GLOBAL(LE1_outclock0), ZB1_inst5, , );


--BD6L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00019|$00012~0 at LC5_10_N2
--operation mode is normal

BD6L1 = JB6_sload_path[1] # JB6_sload_path[0] & FD51L1 # !JB6_sload_path[0] & FD6L1;


--UB1_max_val[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|max_val[1] at LC3_4_R2
--operation mode is normal

UB1_max_val[1]_lut_out = UB1_ina[1];
UB1_max_val[1] = DFFE(UB1_max_val[1]_lut_out, GLOBAL(LE1_outclock0), , , !RC1L62Q);


--UB1_inb[1] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|inb[1] at LC8_8_Q2
--operation mode is normal

UB1_inb[1]_lut_out = UB1_ina[1];
UB1_inb[1] = DFFE(UB1_inb[1]_lut_out, GLOBAL(LE1_outclock0), , , );


--Y1L952Q is slaveregister:slaveregister_inst|dom_id[11]~reg0 at LC3_7_U1
--operation mode is normal

Y1L952Q_lut_out = RE1_MASTERHWDATA[11];
Y1L952Q = DFFE(Y1L952Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L742);


--HC3_dffs[12] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[12] at LC1_8_U1
--operation mode is normal

HC3_dffs[12]_lut_out = YD1_ID_LOAD & Y1L062Q # !YD1_ID_LOAD & HC3_dffs[13];
HC3_dffs[12] = DFFE(HC3_dffs[12]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--HC2_dffs[12] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[12] at LC6_1_K3
--operation mode is normal

HC2_dffs[12]_lut_out = HC2_dffs[13] & (JB23_sload_path[12] # !NB1L91Q) # !HC2_dffs[13] & JB23_sload_path[12] & NB1L91Q;
HC2_dffs[12] = DFFE(HC2_dffs[12]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[12] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[12] at LC4_4_K3
--operation mode is normal

HC5_dffs[12]_lut_out = HC5_dffs[13] & (JB23_sload_path[12] # !HD1L9Q) # !HC5_dffs[13] & HD1L9Q & JB23_sload_path[12];
HC5_dffs[12] = DFFE(HC5_dffs[12]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--BD5L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00017|$00012~0 at LC9_14_N2
--operation mode is normal

BD5L1 = JB6_sload_path[1] # JB6_sload_path[0] & FD21_sout_node[4] # !JB6_sload_path[0] & FD3_sout_node[4];


--UB1_max_val[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|max_val[0] at LC4_5_R2
--operation mode is normal

UB1_max_val[0]_lut_out = UB1_ina[0];
UB1_max_val[0] = DFFE(UB1_max_val[0]_lut_out, GLOBAL(LE1_outclock0), , , !RC1L62Q);


--UB1_inb[0] is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_adc_to_ser:inst6|inb[0] at LC3_5_Q2
--operation mode is normal

UB1_inb[0]_lut_out = UB1_ina[0];
UB1_inb[0] = DFFE(UB1_inb[0]_lut_out, GLOBAL(LE1_outclock0), , , );


--Y1L062Q is slaveregister:slaveregister_inst|dom_id[12]~reg0 at LC9_7_U1
--operation mode is normal

Y1L062Q_lut_out = RE1_MASTERHWDATA[12];
Y1L062Q = DFFE(Y1L062Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L742);


--HC3_dffs[13] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[13] at LC3_8_U1
--operation mode is normal

HC3_dffs[13]_lut_out = Y1L162Q & (YD1_ID_LOAD # HC3_dffs[14]) # !Y1L162Q & !YD1_ID_LOAD & HC3_dffs[14];
HC3_dffs[13] = DFFE(HC3_dffs[13]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--HC2_dffs[13] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[13] at LC2_1_K3
--operation mode is normal

HC2_dffs[13]_lut_out = HC2_dffs[14] & (JB23_sload_path[13] # !NB1L91Q) # !HC2_dffs[14] & JB23_sload_path[13] & NB1L91Q;
HC2_dffs[13] = DFFE(HC2_dffs[13]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[13] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[13] at LC6_4_K3
--operation mode is normal

HC5_dffs[13]_lut_out = HC5_dffs[14] & (JB23_sload_path[13] # !HD1L9Q) # !HC5_dffs[14] & HD1L9Q & JB23_sload_path[13];
HC5_dffs[13] = DFFE(HC5_dffs[13]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--BD4L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00015|$00012~0 at LC1_7_N2
--operation mode is normal

BD4L1 = JB6_sload_path[1] # JB6_sload_path[0] & FD21_sout_node[3] # !JB6_sload_path[0] & FD3_sout_node[3];


--BD3L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00013|$00012~0 at LC7_9_N2
--operation mode is normal

BD3L1 = JB6_sload_path[1] # JB6_sload_path[0] & FD21_sout_node[2] # !JB6_sload_path[0] & FD3_sout_node[2];


--BD1L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00009|$00012~0 at LC7_7_N2
--operation mode is normal

BD1L1 = JB6_sload_path[1] # JB6_sload_path[0] & FD21_sout_node[0] # !JB6_sload_path[0] & FD3_sout_node[0];


--BD2L1 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|mux4x10:137|lpm_mux:lpm_mux_component|muxlut:$00011|$00012~0 at LC9_8_N2
--operation mode is normal

BD2L1 = JB6_sload_path[1] # JB6_sload_path[0] & FD21_sout_node[1] # !JB6_sload_path[0] & FD3_sout_node[1];


--Y1L162Q is slaveregister:slaveregister_inst|dom_id[13]~reg0 at LC6_9_U1
--operation mode is normal

Y1L162Q_lut_out = RE1_MASTERHWDATA[13];
Y1L162Q = DFFE(Y1L162Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L742);


--HC3_dffs[14] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[14] at LC5_8_U1
--operation mode is normal

HC3_dffs[14]_lut_out = YD1_ID_LOAD & Y1L262Q # !YD1_ID_LOAD & HC3_dffs[15];
HC3_dffs[14] = DFFE(HC3_dffs[14]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--HC2_dffs[14] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[14] at LC10_12_K3
--operation mode is normal

HC2_dffs[14]_lut_out = HC2_dffs[15] & (JB23_sload_path[14] # !NB1L91Q) # !HC2_dffs[15] & NB1L91Q & JB23_sload_path[14];
HC2_dffs[14] = DFFE(HC2_dffs[14]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[14] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[14] at LC9_4_K3
--operation mode is normal

HC5_dffs[14]_lut_out = HC5_dffs[15] & (JB23_sload_path[14] # !HD1L9Q) # !HC5_dffs[15] & HD1L9Q & JB23_sload_path[14];
HC5_dffs[14] = DFFE(HC5_dffs[14]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--Y1L262Q is slaveregister:slaveregister_inst|dom_id[14]~reg0 at LC8_7_U1
--operation mode is normal

Y1L262Q_lut_out = RE1_MASTERHWDATA[14];
Y1L262Q = DFFE(Y1L262Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L742);


--HC3_dffs[15] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[15] at LC9_10_A1
--operation mode is normal

HC3_dffs[15]_lut_out = Y1L362Q & (HC3_dffs[16] # YD1_ID_LOAD) # !Y1L362Q & HC3_dffs[16] & !YD1_ID_LOAD;
HC3_dffs[15] = DFFE(HC3_dffs[15]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--HC2_dffs[15] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[15] at LC4_13_K3
--operation mode is normal

HC2_dffs[15]_lut_out = NB1L91Q & JB23_sload_path[15] # !NB1L91Q & HC2_dffs[16];
HC2_dffs[15] = DFFE(HC2_dffs[15]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[15] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[15] at LC2_4_K3
--operation mode is normal

HC5_dffs[15]_lut_out = HC5_dffs[16] & (JB23_sload_path[15] # !HD1L9Q) # !HC5_dffs[16] & HD1L9Q & JB23_sload_path[15];
HC5_dffs[15] = DFFE(HC5_dffs[15]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--Y1L362Q is slaveregister:slaveregister_inst|dom_id[15]~reg0 at LC9_9_A1
--operation mode is normal

Y1L362Q_lut_out = RE1_MASTERHWDATA[15];
Y1L362Q = DFFE(Y1L362Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L742);


--HC3_dffs[16] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[16] at LC1_10_A1
--operation mode is normal

HC3_dffs[16]_lut_out = HC3_dffs[17] & (Y1L462Q # !YD1_ID_LOAD) # !HC3_dffs[17] & Y1L462Q & YD1_ID_LOAD;
HC3_dffs[16] = DFFE(HC3_dffs[16]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--HC2_dffs[16] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[16] at LC10_13_K3
--operation mode is normal

HC2_dffs[16]_lut_out = NB1L91Q & JB23_sload_path[16] # !NB1L91Q & HC2_dffs[17];
HC2_dffs[16] = DFFE(HC2_dffs[16]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[16] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[16] at LC3_4_K3
--operation mode is normal

HC5_dffs[16]_lut_out = HC5_dffs[17] & (JB23_sload_path[16] # !HD1L9Q) # !HC5_dffs[17] & HD1L9Q & JB23_sload_path[16];
HC5_dffs[16] = DFFE(HC5_dffs[16]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--Y1L462Q is slaveregister:slaveregister_inst|dom_id[16]~reg0 at LC3_9_A1
--operation mode is normal

Y1L462Q_lut_out = RE1_MASTERHWDATA[16];
Y1L462Q = DFFE(Y1L462Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L742);


--HC3_dffs[17] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[17] at LC6_9_A1
--operation mode is normal

HC3_dffs[17]_lut_out = YD1_ID_LOAD & Y1L562Q # !YD1_ID_LOAD & HC3_dffs[18];
HC3_dffs[17] = DFFE(HC3_dffs[17]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--HC2_dffs[17] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[17] at LC9_13_K3
--operation mode is normal

HC2_dffs[17]_lut_out = NB1L91Q & JB23_sload_path[17] # !NB1L91Q & HC2_dffs[18];
HC2_dffs[17] = DFFE(HC2_dffs[17]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[17] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[17] at LC4_1_K3
--operation mode is normal

HC5_dffs[17]_lut_out = HD1L9Q & JB23_sload_path[17] # !HD1L9Q & HC5_dffs[18];
HC5_dffs[17] = DFFE(HC5_dffs[17]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--Y1L562Q is slaveregister:slaveregister_inst|dom_id[17]~reg0 at LC6_8_A1
--operation mode is normal

Y1L562Q_lut_out = RE1_MASTERHWDATA[17];
Y1L562Q = DFFE(Y1L562Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L742);


--HC3_dffs[18] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[18] at LC7_10_A1
--operation mode is normal

HC3_dffs[18]_lut_out = HC3_dffs[19] & (Y1L662Q # !YD1_ID_LOAD) # !HC3_dffs[19] & YD1_ID_LOAD & Y1L662Q;
HC3_dffs[18] = DFFE(HC3_dffs[18]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--HC2_dffs[18] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[18] at LC3_13_K3
--operation mode is normal

HC2_dffs[18]_lut_out = NB1L91Q & JB23_sload_path[18] # !NB1L91Q & HC2_dffs[19];
HC2_dffs[18] = DFFE(HC2_dffs[18]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[18] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[18] at LC5_4_K3
--operation mode is normal

HC5_dffs[18]_lut_out = HC5_dffs[19] & (JB23_sload_path[18] # !HD1L9Q) # !HC5_dffs[19] & HD1L9Q & JB23_sload_path[18];
HC5_dffs[18] = DFFE(HC5_dffs[18]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--Y1L662Q is slaveregister:slaveregister_inst|dom_id[18]~reg0 at LC7_11_A1
--operation mode is normal

Y1L662Q_lut_out = RE1_MASTERHWDATA[18];
Y1L662Q = DFFE(Y1L662Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L742);


--HC3_dffs[19] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[19] at LC2_10_A1
--operation mode is normal

HC3_dffs[19]_lut_out = HC3_dffs[20] & (Y1L762Q # !YD1_ID_LOAD) # !HC3_dffs[20] & YD1_ID_LOAD & Y1L762Q;
HC3_dffs[19] = DFFE(HC3_dffs[19]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--HC2_dffs[19] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[19] at LC7_13_K3
--operation mode is normal

HC2_dffs[19]_lut_out = NB1L91Q & JB23_sload_path[19] # !NB1L91Q & HC2_dffs[20];
HC2_dffs[19] = DFFE(HC2_dffs[19]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[19] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[19] at LC1_4_K3
--operation mode is normal

HC5_dffs[19]_lut_out = HC5_dffs[20] & (JB23_sload_path[19] # !HD1L9Q) # !HC5_dffs[20] & HD1L9Q & JB23_sload_path[19];
HC5_dffs[19] = DFFE(HC5_dffs[19]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--Y1L762Q is slaveregister:slaveregister_inst|dom_id[19]~reg0 at LC1_11_A1
--operation mode is normal

Y1L762Q_lut_out = RE1_MASTERHWDATA[19];
Y1L762Q = DFFE(Y1L762Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L742);


--HC3_dffs[20] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[20] at LC5_10_A1
--operation mode is normal

HC3_dffs[20]_lut_out = YD1_ID_LOAD & Y1L862Q # !YD1_ID_LOAD & HC3_dffs[21];
HC3_dffs[20] = DFFE(HC3_dffs[20]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--HC2_dffs[20] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[20] at LC3_8_K3
--operation mode is normal

HC2_dffs[20]_lut_out = NB1L91Q & JB23_sload_path[20] # !NB1L91Q & HC2_dffs[21];
HC2_dffs[20] = DFFE(HC2_dffs[20]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[20] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[20] at LC5_6_K3
--operation mode is normal

HC5_dffs[20]_lut_out = HC5_dffs[21] & (JB23_sload_path[20] # !HD1L9Q) # !HC5_dffs[21] & HD1L9Q & JB23_sload_path[20];
HC5_dffs[20] = DFFE(HC5_dffs[20]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--Y1L862Q is slaveregister:slaveregister_inst|dom_id[20]~reg0 at LC5_9_A1
--operation mode is normal

Y1L862Q_lut_out = RE1_MASTERHWDATA[20];
Y1L862Q = DFFE(Y1L862Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L742);


--HC3_dffs[21] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[21] at LC10_10_A1
--operation mode is normal

HC3_dffs[21]_lut_out = HC3_dffs[22] & (Y1L962Q # !YD1_ID_LOAD) # !HC3_dffs[22] & YD1_ID_LOAD & Y1L962Q;
HC3_dffs[21] = DFFE(HC3_dffs[21]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--HC2_dffs[21] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[21] at LC1_6_K3
--operation mode is normal

HC2_dffs[21]_lut_out = HC2_dffs[22] & (JB23_sload_path[21] # !NB1L91Q) # !HC2_dffs[22] & NB1L91Q & JB23_sload_path[21];
HC2_dffs[21] = DFFE(HC2_dffs[21]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[21] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[21] at LC6_6_K3
--operation mode is normal

HC5_dffs[21]_lut_out = HC5_dffs[22] & (JB23_sload_path[21] # !HD1L9Q) # !HC5_dffs[22] & HD1L9Q & JB23_sload_path[21];
HC5_dffs[21] = DFFE(HC5_dffs[21]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--Y1L962Q is slaveregister:slaveregister_inst|dom_id[21]~reg0 at LC9_11_A1
--operation mode is normal

Y1L962Q_lut_out = RE1_MASTERHWDATA[21];
Y1L962Q = DFFE(Y1L962Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L742);


--HC3_dffs[22] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[22] at LC8_10_A1
--operation mode is normal

HC3_dffs[22]_lut_out = HC3_dffs[23] & (Y1L072Q # !YD1_ID_LOAD) # !HC3_dffs[23] & YD1_ID_LOAD & Y1L072Q;
HC3_dffs[22] = DFFE(HC3_dffs[22]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--HC2_dffs[22] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[22] at LC7_8_K3
--operation mode is normal

HC2_dffs[22]_lut_out = NB1L91Q & JB23_sload_path[22] # !NB1L91Q & HC2_dffs[23];
HC2_dffs[22] = DFFE(HC2_dffs[22]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[22] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[22] at LC4_6_K3
--operation mode is normal

HC5_dffs[22]_lut_out = HC5_dffs[23] & (JB23_sload_path[22] # !HD1L9Q) # !HC5_dffs[23] & HD1L9Q & JB23_sload_path[22];
HC5_dffs[22] = DFFE(HC5_dffs[22]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--Y1L072Q is slaveregister:slaveregister_inst|dom_id[22]~reg0 at LC6_11_A1
--operation mode is normal

Y1L072Q_lut_out = RE1_MASTERHWDATA[22];
Y1L072Q = DFFE(Y1L072Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L742);


--HC3_dffs[23] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[23] at LC4_10_A1
--operation mode is normal

HC3_dffs[23]_lut_out = YD1_ID_LOAD & Y1L172Q # !YD1_ID_LOAD & HC3_dffs[24];
HC3_dffs[23] = DFFE(HC3_dffs[23]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--HC2_dffs[23] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[23] at LC8_12_K3
--operation mode is normal

HC2_dffs[23]_lut_out = HC2_dffs[24] & (JB23_sload_path[23] # !NB1L91Q) # !HC2_dffs[24] & NB1L91Q & JB23_sload_path[23];
HC2_dffs[23] = DFFE(HC2_dffs[23]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[23] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[23] at LC9_6_K3
--operation mode is normal

HC5_dffs[23]_lut_out = HC5_dffs[24] & (JB23_sload_path[23] # !HD1L9Q) # !HC5_dffs[24] & HD1L9Q & JB23_sload_path[23];
HC5_dffs[23] = DFFE(HC5_dffs[23]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--Y1L172Q is slaveregister:slaveregister_inst|dom_id[23]~reg0 at LC8_9_A1
--operation mode is normal

Y1L172Q_lut_out = RE1_MASTERHWDATA[23];
Y1L172Q = DFFE(Y1L172Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L742);


--HC3_dffs[24] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[24] at LC3_10_A1
--operation mode is normal

HC3_dffs[24]_lut_out = YD1_ID_LOAD & Y1L272Q # !YD1_ID_LOAD & HC3_dffs[25];
HC3_dffs[24] = DFFE(HC3_dffs[24]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--HC2_dffs[24] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[24] at LC2_6_K3
--operation mode is normal

HC2_dffs[24]_lut_out = HC2_dffs[25] & (JB23_sload_path[24] # !NB1L91Q) # !HC2_dffs[25] & NB1L91Q & JB23_sload_path[24];
HC2_dffs[24] = DFFE(HC2_dffs[24]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[24] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[24] at LC8_8_K3
--operation mode is normal

HC5_dffs[24]_lut_out = HD1L9Q & JB23_sload_path[24] # !HD1L9Q & HC5_dffs[25];
HC5_dffs[24] = DFFE(HC5_dffs[24]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--Y1L272Q is slaveregister:slaveregister_inst|dom_id[24]~reg0 at LC10_9_A1
--operation mode is normal

Y1L272Q_lut_out = RE1_MASTERHWDATA[24];
Y1L272Q = DFFE(Y1L272Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L742);


--HC3_dffs[25] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[25] at LC5_8_K1
--operation mode is normal

HC3_dffs[25]_lut_out = YD1_ID_LOAD & Y1L372Q # !YD1_ID_LOAD & HC3_dffs[26];
HC3_dffs[25] = DFFE(HC3_dffs[25]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--HC2_dffs[25] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[25] at LC2_12_K3
--operation mode is normal

HC2_dffs[25]_lut_out = HC2_dffs[26] & (JB23_sload_path[25] # !NB1L91Q) # !HC2_dffs[26] & NB1L91Q & JB23_sload_path[25];
HC2_dffs[25] = DFFE(HC2_dffs[25]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[25] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[25] at LC8_6_K3
--operation mode is normal

HC5_dffs[25]_lut_out = HC5_dffs[26] & (JB23_sload_path[25] # !HD1L9Q) # !HC5_dffs[26] & HD1L9Q & JB23_sload_path[25];
HC5_dffs[25] = DFFE(HC5_dffs[25]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--Y1L372Q is slaveregister:slaveregister_inst|dom_id[25]~reg0 at LC7_8_K1
--operation mode is normal

Y1L372Q_lut_out = RE1_MASTERHWDATA[25];
Y1L372Q = DFFE(Y1L372Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L742);


--HC3_dffs[26] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[26] at LC9_8_K1
--operation mode is normal

HC3_dffs[26]_lut_out = YD1_ID_LOAD & Y1L472Q # !YD1_ID_LOAD & HC3_dffs[27];
HC3_dffs[26] = DFFE(HC3_dffs[26]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--HC2_dffs[26] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[26] at LC3_11_G3
--operation mode is normal

HC2_dffs[26]_lut_out = HC2_dffs[27] & (JB23_sload_path[26] # !NB1L91Q) # !HC2_dffs[27] & NB1L91Q & JB23_sload_path[26];
HC2_dffs[26] = DFFE(HC2_dffs[26]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[26] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[26] at LC10_6_K3
--operation mode is normal

HC5_dffs[26]_lut_out = HC5_dffs[27] & (JB23_sload_path[26] # !HD1L9Q) # !HC5_dffs[27] & HD1L9Q & JB23_sload_path[26];
HC5_dffs[26] = DFFE(HC5_dffs[26]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--Y1L472Q is slaveregister:slaveregister_inst|dom_id[26]~reg0 at LC8_7_K1
--operation mode is normal

Y1L472Q_lut_out = RE1_MASTERHWDATA[26];
Y1L472Q = DFFE(Y1L472Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L742);


--HC3_dffs[27] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[27] at LC8_8_K1
--operation mode is normal

HC3_dffs[27]_lut_out = YD1_ID_LOAD & Y1L572Q # !YD1_ID_LOAD & HC3_dffs[28];
HC3_dffs[27] = DFFE(HC3_dffs[27]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--HC2_dffs[27] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[27] at LC9_8_W3
--operation mode is normal

HC2_dffs[27]_lut_out = HC2_dffs[28] & (JB23_sload_path[27] # !NB1L91Q) # !HC2_dffs[28] & NB1L91Q & JB23_sload_path[27];
HC2_dffs[27] = DFFE(HC2_dffs[27]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[27] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[27] at LC7_6_K3
--operation mode is normal

HC5_dffs[27]_lut_out = HC5_dffs[28] & (JB23_sload_path[27] # !HD1L9Q) # !HC5_dffs[28] & HD1L9Q & JB23_sload_path[27];
HC5_dffs[27] = DFFE(HC5_dffs[27]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--Y1L572Q is slaveregister:slaveregister_inst|dom_id[27]~reg0 at LC9_7_K1
--operation mode is normal

Y1L572Q_lut_out = RE1_MASTERHWDATA[27];
Y1L572Q = DFFE(Y1L572Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L742);


--HC3_dffs[28] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[28] at LC10_8_K1
--operation mode is normal

HC3_dffs[28]_lut_out = YD1_ID_LOAD & Y1L672Q # !YD1_ID_LOAD & HC3_dffs[29];
HC3_dffs[28] = DFFE(HC3_dffs[28]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--HC2_dffs[28] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[28] at LC5_4_I3
--operation mode is normal

HC2_dffs[28]_lut_out = HC2_dffs[29] & (JB23_sload_path[28] # !NB1L91Q) # !HC2_dffs[29] & NB1L91Q & JB23_sload_path[28];
HC2_dffs[28] = DFFE(HC2_dffs[28]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[28] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[28] at LC3_6_K3
--operation mode is normal

HC5_dffs[28]_lut_out = HC5_dffs[29] & (JB23_sload_path[28] # !HD1L9Q) # !HC5_dffs[29] & HD1L9Q & JB23_sload_path[28];
HC5_dffs[28] = DFFE(HC5_dffs[28]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--Y1L672Q is slaveregister:slaveregister_inst|dom_id[28]~reg0 at LC6_7_K1
--operation mode is normal

Y1L672Q_lut_out = RE1_MASTERHWDATA[28];
Y1L672Q = DFFE(Y1L672Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L742);


--HC3_dffs[29] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[29] at LC5_9_K1
--operation mode is normal

HC3_dffs[29]_lut_out = YD1_ID_LOAD & Y1L772Q # !YD1_ID_LOAD & HC3_dffs[30];
HC3_dffs[29] = DFFE(HC3_dffs[29]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--HC2_dffs[29] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[29] at LC5_13_K3
--operation mode is normal

HC2_dffs[29]_lut_out = HC2_dffs[30] & (JB23_sload_path[29] # !NB1L91Q) # !HC2_dffs[30] & NB1L91Q & JB23_sload_path[29];
HC2_dffs[29] = DFFE(HC2_dffs[29]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[29] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[29] at LC8_13_K3
--operation mode is normal

HC5_dffs[29]_lut_out = HC5_dffs[30] & (JB23_sload_path[29] # !HD1L9Q) # !HC5_dffs[30] & HD1L9Q & JB23_sload_path[29];
HC5_dffs[29] = DFFE(HC5_dffs[29]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--Y1L772Q is slaveregister:slaveregister_inst|dom_id[29]~reg0 at LC3_9_K1
--operation mode is normal

Y1L772Q_lut_out = RE1_MASTERHWDATA[29];
Y1L772Q = DFFE(Y1L772Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L742);


--HC3_dffs[30] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[30] at LC6_8_K1
--operation mode is normal

HC3_dffs[30]_lut_out = YD1_ID_LOAD & Y1L872Q # !YD1_ID_LOAD & HC3_dffs[31];
HC3_dffs[30] = DFFE(HC3_dffs[30]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--HC2_dffs[30] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[30] at LC5_14_K3
--operation mode is normal

HC2_dffs[30]_lut_out = HC2_dffs[31] & (JB23_sload_path[30] # !NB1L91Q) # !HC2_dffs[31] & NB1L91Q & JB23_sload_path[30];
HC2_dffs[30] = DFFE(HC2_dffs[30]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[30] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[30] at LC1_8_K3
--operation mode is normal

HC5_dffs[30]_lut_out = HC5_dffs[31] & (JB23_sload_path[30] # !HD1L9Q) # !HC5_dffs[31] & HD1L9Q & JB23_sload_path[30];
HC5_dffs[30] = DFFE(HC5_dffs[30]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--Y1L872Q is slaveregister:slaveregister_inst|dom_id[30]~reg0 at LC3_13_K1
--operation mode is normal

Y1L872Q_lut_out = RE1_MASTERHWDATA[30];
Y1L872Q = DFFE(Y1L872Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L742);


--HC3_dffs[31] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[31] at LC3_8_K1
--operation mode is normal

HC3_dffs[31]_lut_out = YD1_ID_LOAD & Y1L972Q # !YD1_ID_LOAD & HC3_dffs[32];
HC3_dffs[31] = DFFE(HC3_dffs[31]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--HC2_dffs[31] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[31] at LC2_14_K3
--operation mode is normal

HC2_dffs[31]_lut_out = HC2_dffs[32] & (JB23_sload_path[31] # !NB1L91Q) # !HC2_dffs[32] & NB1L91Q & JB23_sload_path[31];
HC2_dffs[31] = DFFE(HC2_dffs[31]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[31] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[31] at LC9_8_K3
--operation mode is normal

HC5_dffs[31]_lut_out = HC5_dffs[32] & (JB23_sload_path[31] # !HD1L9Q) # !HC5_dffs[32] & HD1L9Q & JB23_sload_path[31];
HC5_dffs[31] = DFFE(HC5_dffs[31]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--Y1L972Q is slaveregister:slaveregister_inst|dom_id[31]~reg0 at LC3_7_K1
--operation mode is normal

Y1L972Q_lut_out = RE1_MASTERHWDATA[31];
Y1L972Q = DFFE(Y1L972Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L742);


--HC3_dffs[32] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[32] at LC1_9_K1
--operation mode is normal

HC3_dffs[32]_lut_out = HC3_dffs[33] & (Y1L082Q # !YD1_ID_LOAD) # !HC3_dffs[33] & YD1_ID_LOAD & Y1L082Q;
HC3_dffs[32] = DFFE(HC3_dffs[32]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--HC2_dffs[32] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[32] at LC7_14_K3
--operation mode is normal

HC2_dffs[32]_lut_out = HC2_dffs[33] & (JB23_sload_path[32] # !NB1L91Q) # !HC2_dffs[33] & NB1L91Q & JB23_sload_path[32];
HC2_dffs[32] = DFFE(HC2_dffs[32]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[32] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[32] at LC6_8_K3
--operation mode is normal

HC5_dffs[32]_lut_out = HC5_dffs[33] & (JB23_sload_path[32] # !HD1L9Q) # !HC5_dffs[33] & HD1L9Q & JB23_sload_path[32];
HC5_dffs[32] = DFFE(HC5_dffs[32]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--Y1L082Q is slaveregister:slaveregister_inst|dom_id[32]~reg0 at LC6_10_K1
--operation mode is normal

Y1L082Q_lut_out = RE1_MASTERHWDATA[0];
Y1L082Q = DFFE(Y1L082Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L692);


--HC3_dffs[33] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[33] at LC9_9_B1
--operation mode is normal

HC3_dffs[33]_lut_out = YD1_ID_LOAD & Y1L182Q # !YD1_ID_LOAD & HC3_dffs[34];
HC3_dffs[33] = DFFE(HC3_dffs[33]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--HC2_dffs[33] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[33] at LC3_14_K3
--operation mode is normal

HC2_dffs[33]_lut_out = HC2_dffs[34] & (JB23_sload_path[33] # !NB1L91Q) # !HC2_dffs[34] & NB1L91Q & JB23_sload_path[33];
HC2_dffs[33] = DFFE(HC2_dffs[33]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[33] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[33] at LC2_8_K3
--operation mode is normal

HC5_dffs[33]_lut_out = HC5_dffs[34] & (JB23_sload_path[33] # !HD1L9Q) # !HC5_dffs[34] & HD1L9Q & JB23_sload_path[33];
HC5_dffs[33] = DFFE(HC5_dffs[33]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--Y1L182Q is slaveregister:slaveregister_inst|dom_id[33]~reg0 at LC6_8_B1
--operation mode is normal

Y1L182Q_lut_out = RE1_MASTERHWDATA[1];
Y1L182Q = DFFE(Y1L182Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L692);


--HC3_dffs[34] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[34] at LC5_9_B1
--operation mode is normal

HC3_dffs[34]_lut_out = YD1_ID_LOAD & Y1L282Q # !YD1_ID_LOAD & HC3_dffs[35];
HC3_dffs[34] = DFFE(HC3_dffs[34]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--HC2_dffs[34] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[34] at LC10_14_K3
--operation mode is normal

HC2_dffs[34]_lut_out = HC2_dffs[35] & (JB23_sload_path[34] # !NB1L91Q) # !HC2_dffs[35] & NB1L91Q & JB23_sload_path[34];
HC2_dffs[34] = DFFE(HC2_dffs[34]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[34] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[34] at LC4_8_K3
--operation mode is normal

HC5_dffs[34]_lut_out = HC5_dffs[35] & (JB23_sload_path[34] # !HD1L9Q) # !HC5_dffs[35] & HD1L9Q & JB23_sload_path[34];
HC5_dffs[34] = DFFE(HC5_dffs[34]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--Y1L282Q is slaveregister:slaveregister_inst|dom_id[34]~reg0 at LC6_10_B1
--operation mode is normal

Y1L282Q_lut_out = RE1_MASTERHWDATA[2];
Y1L282Q = DFFE(Y1L282Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L692);


--HC3_dffs[35] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[35] at LC8_9_B1
--operation mode is normal

HC3_dffs[35]_lut_out = Y1L382Q & (HC3_dffs[36] # YD1_ID_LOAD) # !Y1L382Q & HC3_dffs[36] & !YD1_ID_LOAD;
HC3_dffs[35] = DFFE(HC3_dffs[35]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--HC2_dffs[35] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[35] at LC4_14_K3
--operation mode is normal

HC2_dffs[35]_lut_out = HC2_dffs[36] & (JB23_sload_path[35] # !NB1L91Q) # !HC2_dffs[36] & NB1L91Q & JB23_sload_path[35];
HC2_dffs[35] = DFFE(HC2_dffs[35]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[35] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[35] at LC10_8_K3
--operation mode is normal

HC5_dffs[35]_lut_out = HC5_dffs[36] & (JB23_sload_path[35] # !HD1L9Q) # !HC5_dffs[36] & HD1L9Q & JB23_sload_path[35];
HC5_dffs[35] = DFFE(HC5_dffs[35]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--Y1L382Q is slaveregister:slaveregister_inst|dom_id[35]~reg0 at LC9_10_B1
--operation mode is normal

Y1L382Q_lut_out = RE1_MASTERHWDATA[3];
Y1L382Q = DFFE(Y1L382Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L692);


--HC3_dffs[36] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[36] at LC1_9_B1
--operation mode is normal

HC3_dffs[36]_lut_out = YD1_ID_LOAD & Y1L482Q # !YD1_ID_LOAD & HC3_dffs[37];
HC3_dffs[36] = DFFE(HC3_dffs[36]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--HC2_dffs[36] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[36] at LC9_14_K3
--operation mode is normal

HC2_dffs[36]_lut_out = NB1L91Q & JB23_sload_path[36] # !NB1L91Q & HC2_dffs[37];
HC2_dffs[36] = DFFE(HC2_dffs[36]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[36] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[36] at LC2_13_K3
--operation mode is normal

HC5_dffs[36]_lut_out = HD1L9Q & JB23_sload_path[36] # !HD1L9Q & HC5_dffs[37];
HC5_dffs[36] = DFFE(HC5_dffs[36]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--Y1L482Q is slaveregister:slaveregister_inst|dom_id[36]~reg0 at LC3_8_B1
--operation mode is normal

Y1L482Q_lut_out = RE1_MASTERHWDATA[4];
Y1L482Q = DFFE(Y1L482Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L692);


--HC3_dffs[37] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[37] at LC7_9_B1
--operation mode is normal

HC3_dffs[37]_lut_out = YD1_ID_LOAD & Y1L582Q # !YD1_ID_LOAD & HC3_dffs[38];
HC3_dffs[37] = DFFE(HC3_dffs[37]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--HC2_dffs[37] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[37] at LC1_13_K3
--operation mode is normal

HC2_dffs[37]_lut_out = NB1L91Q & JB23_sload_path[37] # !NB1L91Q & HC2_dffs[38];
HC2_dffs[37] = DFFE(HC2_dffs[37]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[37] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[37] at LC6_13_K3
--operation mode is normal

HC5_dffs[37]_lut_out = HC5_dffs[38] & (JB23_sload_path[37] # !HD1L9Q) # !HC5_dffs[38] & HD1L9Q & JB23_sload_path[37];
HC5_dffs[37] = DFFE(HC5_dffs[37]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--Y1L582Q is slaveregister:slaveregister_inst|dom_id[37]~reg0 at LC7_8_B1
--operation mode is normal

Y1L582Q_lut_out = RE1_MASTERHWDATA[5];
Y1L582Q = DFFE(Y1L582Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L692);


--HC3_dffs[38] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[38] at LC3_9_B1
--operation mode is normal

HC3_dffs[38]_lut_out = YD1_ID_LOAD & Y1L682Q # !YD1_ID_LOAD & HC3_dffs[39];
HC3_dffs[38] = DFFE(HC3_dffs[38]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--HC2_dffs[38] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[38] at LC1_12_K3
--operation mode is normal

HC2_dffs[38]_lut_out = HC2_dffs[39] & (JB23_sload_path[38] # !NB1L91Q) # !HC2_dffs[39] & NB1L91Q & JB23_sload_path[38];
HC2_dffs[38] = DFFE(HC2_dffs[38]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[38] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[38] at LC5_8_K3
--operation mode is normal

HC5_dffs[38]_lut_out = HC5_dffs[39] & (JB23_sload_path[38] # !HD1L9Q) # !HC5_dffs[39] & HD1L9Q & JB23_sload_path[38];
HC5_dffs[38] = DFFE(HC5_dffs[38]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--Y1L682Q is slaveregister:slaveregister_inst|dom_id[38]~reg0 at LC5_8_B1
--operation mode is normal

Y1L682Q_lut_out = RE1_MASTERHWDATA[6];
Y1L682Q = DFFE(Y1L682Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L692);


--HC3_dffs[39] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[39] at LC2_9_B1
--operation mode is normal

HC3_dffs[39]_lut_out = YD1_ID_LOAD & Y1L782Q # !YD1_ID_LOAD & HC3_dffs[40];
HC3_dffs[39] = DFFE(HC3_dffs[39]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--HC2_dffs[39] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[39] at LC4_12_K3
--operation mode is normal

HC2_dffs[39]_lut_out = HC2_dffs[40] & (JB23_sload_path[39] # !NB1L91Q) # !HC2_dffs[40] & NB1L91Q & JB23_sload_path[39];
HC2_dffs[39] = DFFE(HC2_dffs[39]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[39] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[39] at LC5_12_K3
--operation mode is normal

HC5_dffs[39]_lut_out = HC5_dffs[40] & (JB23_sload_path[39] # !HD1L9Q) # !HC5_dffs[40] & HD1L9Q & JB23_sload_path[39];
HC5_dffs[39] = DFFE(HC5_dffs[39]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--Y1L782Q is slaveregister:slaveregister_inst|dom_id[39]~reg0 at LC9_8_B1
--operation mode is normal

Y1L782Q_lut_out = RE1_MASTERHWDATA[7];
Y1L782Q = DFFE(Y1L782Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L692);


--HC3_dffs[40] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[40] at LC10_9_B1
--operation mode is normal

HC3_dffs[40]_lut_out = YD1_ID_LOAD & Y1L882Q # !YD1_ID_LOAD & HC3_dffs[41];
HC3_dffs[40] = DFFE(HC3_dffs[40]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--HC2_dffs[40] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[40] at LC6_12_K3
--operation mode is normal

HC2_dffs[40]_lut_out = NB1L91Q & JB23_sload_path[40] # !NB1L91Q & HC2_dffs[41];
HC2_dffs[40] = DFFE(HC2_dffs[40]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[40] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[40] at LC3_12_K3
--operation mode is normal

HC5_dffs[40]_lut_out = HD1L9Q & JB23_sload_path[40] # !HD1L9Q & HC5_dffs[41];
HC5_dffs[40] = DFFE(HC5_dffs[40]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--Y1L882Q is slaveregister:slaveregister_inst|dom_id[40]~reg0 at LC4_10_B1
--operation mode is normal

Y1L882Q_lut_out = RE1_MASTERHWDATA[8];
Y1L882Q = DFFE(Y1L882Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L692);


--HC3_dffs[41] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[41] at LC4_9_B1
--operation mode is normal

HC3_dffs[41]_lut_out = YD1_ID_LOAD & Y1L982Q # !YD1_ID_LOAD & HC3_dffs[42];
HC3_dffs[41] = DFFE(HC3_dffs[41]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--HC2_dffs[41] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[41] at LC5_10_K3
--operation mode is normal

HC2_dffs[41]_lut_out = HC2_dffs[42] & (JB23_sload_path[41] # !NB1L91Q) # !HC2_dffs[42] & NB1L91Q & JB23_sload_path[41];
HC2_dffs[41] = DFFE(HC2_dffs[41]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[41] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[41] at LC9_10_K3
--operation mode is normal

HC5_dffs[41]_lut_out = HC5_dffs[42] & (JB23_sload_path[41] # !HD1L9Q) # !HC5_dffs[42] & HD1L9Q & JB23_sload_path[41];
HC5_dffs[41] = DFFE(HC5_dffs[41]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--Y1L982Q is slaveregister:slaveregister_inst|dom_id[41]~reg0 at LC10_8_B1
--operation mode is normal

Y1L982Q_lut_out = RE1_MASTERHWDATA[9];
Y1L982Q = DFFE(Y1L982Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L692);


--HC3_dffs[42] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[42] at LC10_12_B1
--operation mode is normal

HC3_dffs[42]_lut_out = YD1_ID_LOAD & Y1L092Q # !YD1_ID_LOAD & HC3_dffs[43];
HC3_dffs[42] = DFFE(HC3_dffs[42]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--HC2_dffs[42] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[42] at LC2_10_K3
--operation mode is normal

HC2_dffs[42]_lut_out = HC2_dffs[43] & (JB23_sload_path[42] # !NB1L91Q) # !HC2_dffs[43] & NB1L91Q & JB23_sload_path[42];
HC2_dffs[42] = DFFE(HC2_dffs[42]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[42] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[42] at LC4_10_K3
--operation mode is normal

HC5_dffs[42]_lut_out = HC5_dffs[43] & (JB23_sload_path[42] # !HD1L9Q) # !HC5_dffs[43] & HD1L9Q & JB23_sload_path[42];
HC5_dffs[42] = DFFE(HC5_dffs[42]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--Y1L092Q is slaveregister:slaveregister_inst|dom_id[42]~reg0 at LC3_11_B1
--operation mode is normal

Y1L092Q_lut_out = RE1_MASTERHWDATA[10];
Y1L092Q = DFFE(Y1L092Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L692);


--HC3_dffs[43] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[43] at LC9_12_B1
--operation mode is normal

HC3_dffs[43]_lut_out = YD1_ID_LOAD & Y1L192Q # !YD1_ID_LOAD & HC3_dffs[44];
HC3_dffs[43] = DFFE(HC3_dffs[43]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--HC2_dffs[43] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[43] at LC1_10_K3
--operation mode is normal

HC2_dffs[43]_lut_out = HC2_dffs[44] & (JB23_sload_path[43] # !NB1L91Q) # !HC2_dffs[44] & NB1L91Q & JB23_sload_path[43];
HC2_dffs[43] = DFFE(HC2_dffs[43]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[43] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[43] at LC8_10_K3
--operation mode is normal

HC5_dffs[43]_lut_out = HC5_dffs[44] & (JB23_sload_path[43] # !HD1L9Q) # !HC5_dffs[44] & HD1L9Q & JB23_sload_path[43];
HC5_dffs[43] = DFFE(HC5_dffs[43]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--Y1L192Q is slaveregister:slaveregister_inst|dom_id[43]~reg0 at LC5_11_B1
--operation mode is normal

Y1L192Q_lut_out = RE1_MASTERHWDATA[11];
Y1L192Q = DFFE(Y1L192Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L692);


--HC3_dffs[44] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[44] at LC4_13_B1
--operation mode is normal

HC3_dffs[44]_lut_out = Y1L292Q & (HC3_dffs[45] # YD1_ID_LOAD) # !Y1L292Q & HC3_dffs[45] & !YD1_ID_LOAD;
HC3_dffs[44] = DFFE(HC3_dffs[44]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--HC2_dffs[44] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[44] at LC7_10_K3
--operation mode is normal

HC2_dffs[44]_lut_out = HC2_dffs[45] & (JB23_sload_path[44] # !NB1L91Q) # !HC2_dffs[45] & NB1L91Q & JB23_sload_path[44];
HC2_dffs[44] = DFFE(HC2_dffs[44]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[44] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[44] at LC3_10_K3
--operation mode is normal

HC5_dffs[44]_lut_out = HC5_dffs[45] & (JB23_sload_path[44] # !HD1L9Q) # !HC5_dffs[45] & HD1L9Q & JB23_sload_path[44];
HC5_dffs[44] = DFFE(HC5_dffs[44]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--Y1L292Q is slaveregister:slaveregister_inst|dom_id[44]~reg0 at LC6_12_B1
--operation mode is normal

Y1L292Q_lut_out = RE1_MASTERHWDATA[12];
Y1L292Q = DFFE(Y1L292Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L692);


--HC3_dffs[45] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[45] at LC5_12_B1
--operation mode is normal

HC3_dffs[45]_lut_out = YD1_ID_LOAD & Y1L392Q # !YD1_ID_LOAD & HC3_dffs[46];
HC3_dffs[45] = DFFE(HC3_dffs[45]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--HC2_dffs[45] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[45] at LC5_10_L3
--operation mode is normal

HC2_dffs[45]_lut_out = HC2_dffs[46] & (JB23_sload_path[45] # !NB1L91Q) # !HC2_dffs[46] & NB1L91Q & JB23_sload_path[45];
HC2_dffs[45] = DFFE(HC2_dffs[45]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[45] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[45] at LC10_10_K3
--operation mode is normal

HC5_dffs[45]_lut_out = HC5_dffs[46] & (JB23_sload_path[45] # !HD1L9Q) # !HC5_dffs[46] & HD1L9Q & JB23_sload_path[45];
HC5_dffs[45] = DFFE(HC5_dffs[45]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--Y1L392Q is slaveregister:slaveregister_inst|dom_id[45]~reg0 at LC6_11_B1
--operation mode is normal

Y1L392Q_lut_out = RE1_MASTERHWDATA[13];
Y1L392Q = DFFE(Y1L392Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L692);


--HC3_dffs[46] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[46] at LC7_12_B1
--operation mode is normal

HC3_dffs[46]_lut_out = YD1_ID_LOAD & Y1L492Q # !YD1_ID_LOAD & HC3_dffs[47];
HC3_dffs[46] = DFFE(HC3_dffs[46]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--HC2_dffs[46] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[46] at LC3_10_L3
--operation mode is normal

HC2_dffs[46]_lut_out = HC2_dffs[47] & (JB23_sload_path[46] # !NB1L91Q) # !HC2_dffs[47] & NB1L91Q & JB23_sload_path[46];
HC2_dffs[46] = DFFE(HC2_dffs[46]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[46] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[46] at LC5_10_Q3
--operation mode is normal

HC5_dffs[46]_lut_out = HC5_dffs[47] & (JB23_sload_path[46] # !HD1L9Q) # !HC5_dffs[47] & HD1L9Q & JB23_sload_path[46];
HC5_dffs[46] = DFFE(HC5_dffs[46]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--Y1L492Q is slaveregister:slaveregister_inst|dom_id[46]~reg0 at LC8_12_B1
--operation mode is normal

Y1L492Q_lut_out = RE1_MASTERHWDATA[14];
Y1L492Q = DFFE(Y1L492Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L692);


--HC3_dffs[47] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst4|lpm_shiftreg:lpm_shiftreg_component|dffs[47] at LC3_12_B1
--operation mode is normal

HC3_dffs[47]_lut_out = Y1L592Q & YD1_ID_LOAD;
HC3_dffs[47] = DFFE(HC3_dffs[47]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst37);


--HC2_dffs[47] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst|lpm_shiftreg:lpm_shiftreg_component|dffs[47] at LC7_10_L3
--operation mode is normal

HC2_dffs[47]_lut_out = NB1L91Q & JB23_sload_path[47];
HC2_dffs[47] = DFFE(HC2_dffs[47]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst36);


--HC5_dffs[47] is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shrg48pld:inst30|lpm_shiftreg:lpm_shiftreg_component|dffs[47] at LC3_10_Q3
--operation mode is normal

HC5_dffs[47]_lut_out = HD1L9Q & JB23_sload_path[47];
HC5_dffs[47] = DFFE(HC5_dffs[47]_lut_out, GLOBAL(LE1_outclock0), , , MB1_inst38);


--Y1L592Q is slaveregister:slaveregister_inst|dom_id[47]~reg0 at LC7_11_B1
--operation mode is normal

Y1L592Q_lut_out = RE1_MASTERHWDATA[15];
Y1L592Q = DFFE(Y1L592Q_lut_out, GLOBAL(LE1_outclock0), !GLOBAL(V1L4Q), , Y1L692);


--Y1L617 is slaveregister:slaveregister_inst|i~15446 at LC7_14_J3
--operation mode is normal

Y1L617 = B1L63Q & Y1L418 & !B1L93Q # !B1L63Q & Y1L518;


--Y1L717 is slaveregister:slaveregister_inst|i~15448 at LC2_14_J3
--operation mode is normal

Y1L717 = B1L93Q & Y1L818 # !B1L93Q & JB5_sload_path[10] & B1L63Q;


--Y1L817 is slaveregister:slaveregister_inst|i~15450 at LC1_11_I3
--operation mode is normal

Y1L817 = B1L63Q & Y1L728 & !B1L93Q # !B1L63Q & Y1L828;


--Y1L917 is slaveregister:slaveregister_inst|i~15452 at LC3_11_I3
--operation mode is normal

Y1L917 = B1L93Q & Y1L138 # !B1L93Q & JB5_sload_path[11] & B1L63Q;


--Y1L027 is slaveregister:slaveregister_inst|i~15454 at LC5_5_J3
--operation mode is normal

Y1L027 = B1L63Q & Y1L048 & !B1L93Q # !B1L63Q & Y1L148;


--Y1L127 is slaveregister:slaveregister_inst|i~15456 at LC6_11_A3
--operation mode is normal

Y1L127 = B1L93Q & Y1L448 # !B1L93Q & JB5_sload_path[12] & B1L63Q;


--Y1L227 is slaveregister:slaveregister_inst|i~15458 at LC5_1_A3
--operation mode is normal

Y1L227 = B1L63Q & Y1L358 & !B1L93Q # !B1L63Q & Y1L458;


--Y1L327 is slaveregister:slaveregister_inst|i~15460 at LC4_13_A3
--operation mode is normal

Y1L327 = B1L93Q & Y1L758 # !B1L93Q & B1L63Q & JB5_sload_path[13];


--Y1L427 is slaveregister:slaveregister_inst|i~15462 at LC6_3_F3
--operation mode is normal

Y1L427 = B1L63Q & Y1L668 & !B1L93Q # !B1L63Q & Y1L768;


--Y1L527 is slaveregister:slaveregister_inst|i~15464 at LC7_7_F3
--operation mode is normal

Y1L527 = B1L93Q & Y1L078 # !B1L93Q & B1L63Q & JB5_sload_path[14];


--Y1L627 is slaveregister:slaveregister_inst|i~15466 at LC9_16_C3
--operation mode is normal

Y1L627 = B1L93Q & Y1L978 # !B1L93Q & B1L63Q & JB5_sload_path[15];


--BB1L971 is atwd:atwd0|atwd_control:inst_atwd_control|i~5731 at LC4_15_N3
--operation mode is normal

BB1L971 = BB1L952Q # BB1L852Q # BB1L062Q # BB1L081;


--BB1L081 is atwd:atwd0|atwd_control:inst_atwd_control|i~5735 at LC1_16_N3
--operation mode is normal

BB1L081 = BB1L552Q # BB1L452Q # BB1L462Q # BB1L652Q;


--QD1L6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|b_non_empty~92 at LC7_9_V3
--operation mode is normal

QD1L6 = JB01_pre_out[1] # JB01_pre_out[5] # JB01_pre_out[2] # QD1L7;


--QD1L7 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|b_non_empty~96 at LC3_9_V3
--operation mode is normal

QD1L7 = JB01_pre_out[4] # JB01_pre_out[3] # !JB01_sload_path[0] # !HD1L61Q;


--QD1L3 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|b_full~92 at LC9_10_V3
--operation mode is normal

QD1L3 = JB01_pre_out[5] & QD1L4 & JB01_sload_path[0] & JB01_pre_out[1];


--QD1L4 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|a_fefifo_vve:fifo_state|b_full~96 at LC10_10_V3
--operation mode is normal

QD1L4 = JB01_pre_out[3] & JB01_pre_out[4] & QD1_b_non_empty & JB01_pre_out[2];


--XD1L59 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~354 at LC6_8_B3
--operation mode is normal

XD1L59 = (XD1L77 # XD1L97 # XD1L18 # XD1L48) & CASCADE(XD1L4);


--XD1L48 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~337 at LC5_2_B3
--operation mode is normal

XD1L48 = XD1L38 # XD1L57 & (XD1L16 # XD1L58);


--XD1L58 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~341 at LC2_2_B3
--operation mode is normal

XD1L58 = XD1L76 # XD1L36 # XD1L56 # XD1L68;


--XD1L68 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|Tx_dpr_ctrl_PAR_ap:inst10|op_6~343 at LC4_3_B3
--operation mode is normal

XD1L68 = XD1L17 # XD1L37 # XD1L96;


--NC41_aeb_out is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp_end|aeb_out at LC10_6_T3
--operation mode is normal

NC41_aeb_out = JB41_sload_path[4];


--NC4_aeb_out is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|lpm_compare:$00013|comptree:comparator|cmpchain:cmp_end|comptree:comp|cmpchain:cmp_end|aeb_out at LC8_9_P4
--operation mode is normal

NC4_aeb_out = JB2_sload_path[4];


--BD24L1 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|dc_tx_mux:inst5|lpm_mux:lpm_mux_component|muxlut:$00014|muxlut:$00012|muxlut:$00016|$00012~0 at LC1_8_R3
--operation mode is normal

BD24L1 = YD1L87Q;


--PC6L81 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|my_or16b:inst1|lpm_or:lpm_or_component|or_node[0][6]~162 at LC10_11_U3
--operation mode is normal

PC6L81 = PC6_or_node[0][6];


--HB3L231 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|TCWF_64x10:inst11|scfifo:scfifo_component|scfifo_mcj:auto_generated|a_dpfifo_4dj:dpfifo|altdpram:FIFOram|q[8]~0 at LC6_5_V2
--operation mode is normal

HB3L231 = !PD1_rd_ptr_lsb;


--JB1L3 is lpm_counter:CNT_rtl_0|alt_synch_counter:wysi_counter|counter_cell[0]~0 at LC2_1_R1
--operation mode is normal

JB1L3 = JB1L4 & JB1L3;


--JB12L81 is dcom_ap:dcom_ap_inst|DCOM_tcal_timer:DCOM_tcal_timer|ponres_ct:ponres|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 at LC9_10_U2
--operation mode is normal

JB12L81 = !JB12_cout;


--JB5L43 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|crc_error_ct:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 at LC7_12_A3
--operation mode is normal

JB5L43 = !JB5_cout;


--JB9L41 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|dc_rapcal_lh:inst30|wfm_ct:inst|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 at LC7_7_V3
--operation mode is normal

JB9L41 = !JB9_cout;


--JB6L6 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|mean_val:inst21|ctup4:116|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 at LC3_10_N2
--operation mode is normal

JB6L6 = !JB6_cout;


--JB2L31 is dcom_ap:dcom_ap_inst|DC_Rx_chan_ap:DC_Rx_chan_ap|RX_UART_ap:inst|rxct5:inst3|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 at LC7_9_P4
--operation mode is normal

JB2L31 = !JB2_cout;


--JB81L8 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst32|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 at LC4_16_W3
--operation mode is normal

JB81L8 = JB81_cout;


--JB91L9 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 at LC10_16_W3
--operation mode is normal

JB91L9 = !JB91_cout;


--JB61L43 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_plen_ct_ap:inst8|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|the_carries[10]~0 at LC1_3_W3
--operation mode is normal

JB61L43 = !JB61_the_carries[10];


--JB41L31 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct5:inst4|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 at LC7_5_T3
--operation mode is normal

JB41L31 = !JB41_cout;


--JB51L11 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|tx_uart_ap:inst7|tx_uart_ct4:inst6|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|cout~0 at LC6_6_T3
--operation mode is normal

JB51L11 = JB51_cout;


--JB91L3 is dcom_ap:dcom_ap_inst|DC_Tx_chan_ap:DC_Tx_chan_ap|shift_ct:inst33|lpm_counter:lpm_counter_component|alt_synch_counter:wysi_counter|counter_cell[0]~0 at LC6_16_W3
--operation mode is arithmetic

JB91L3 = CARRY(JB81L8);


--~GND is ~GND at LC2_10_M2
--operation mode is normal

~GND = GND;


--~VCC is ~VCC at LC3_9_A2
--operation mode is normal

~VCC = VCC;


--CLK3p is CLK3p at Pin_W9
--operation mode is input

CLK3p = INPUT();


--CLK4p is CLK4p at Pin_Y5
--operation mode is input

CLK4p = INPUT();


--COM_AD_OTR is COM_AD_OTR at Pin_H4
--operation mode is input

COM_AD_OTR = INPUT();


--HDV_Rx is HDV_Rx at Pin_H3
--operation mode is input

HDV_Rx = INPUT();


--FLASH_NCO is FLASH_NCO at Pin_AB14
--operation mode is input

FLASH_NCO = INPUT();


--COINC_DOWN_B is COINC_DOWN_B at Pin_AC10
--operation mode is input

COINC_DOWN_B = INPUT();


--COINC_DOWN_A is COINC_DOWN_A at Pin_AA10
--operation mode is input

COINC_DOWN_A = INPUT();


--COINC_UP_B is COINC_UP_B at Pin_AD10
--operation mode is input

COINC_UP_B = INPUT();


--COINC_UP_A is COINC_UP_A at Pin_AB10
--operation mode is input

COINC_UP_A = INPUT();


--COINC_DOWN_ABAR is COINC_DOWN_ABAR at Pin_AE9
--operation mode is input

COINC_DOWN_ABAR = INPUT();


--COINC_DOWN_BBAR is COINC_DOWN_BBAR at Pin_AB9
--operation mode is input

COINC_DOWN_BBAR = INPUT();


--COINC_UP_ABAR is COINC_UP_ABAR at Pin_AE10
--operation mode is input

COINC_UP_ABAR = INPUT();


--COINC_UP_BBAR is COINC_UP_BBAR at Pin_AF10
--operation mode is input

COINC_UP_BBAR = INPUT();


--FL_ATTN is FL_ATTN at Pin_M24
--operation mode is input

FL_ATTN = INPUT();


--FL_TDO is FL_TDO at Pin_L20
--operation mode is input

FL_TDO = INPUT();


--CLK2p is CLK2p at Pin_W6
--operation mode is input

CLK2p = INPUT();


--OneSPE is OneSPE at Pin_AF15
--operation mode is input

OneSPE = INPUT();


--FLASH_AD_D[0] is FLASH_AD_D[0] at Pin_AB11
--operation mode is input

FLASH_AD_D[0] = INPUT();


--FLASH_AD_D[1] is FLASH_AD_D[1] at Pin_AC11
--operation mode is input

FLASH_AD_D[1] = INPUT();


--FLASH_AD_D[2] is FLASH_AD_D[2] at Pin_AD11
--operation mode is input

FLASH_AD_D[2] = INPUT();


--FLASH_AD_D[3] is FLASH_AD_D[3] at Pin_AF11
--operation mode is input

FLASH_AD_D[3] = INPUT();


--FLASH_AD_D[4] is FLASH_AD_D[4] at Pin_AA12
--operation mode is input

FLASH_AD_D[4] = INPUT();


--FLASH_AD_D[5] is FLASH_AD_D[5] at Pin_AB12
--operation mode is input

FLASH_AD_D[5] = INPUT();


--FLASH_AD_D[6] is FLASH_AD_D[6] at Pin_AE11
--operation mode is input

FLASH_AD_D[6] = INPUT();


--FLASH_AD_D[7] is FLASH_AD_D[7] at Pin_AC12
--operation mode is input

FLASH_AD_D[7] = INPUT();


--FLASH_AD_D[8] is FLASH_AD_D[8] at Pin_AD12
--operation mode is input

FLASH_AD_D[8] = INPUT();


--FLASH_AD_D[9] is FLASH_AD_D[9] at Pin_AC13
--operation mode is input

FLASH_AD_D[9] = INPUT();


--A_nB is A_nB at Pin_E4
--operation mode is input

A_nB = INPUT();


--CLK1p is CLK1p at Pin_R23
--operation mode is input

CLK1p = INPUT();


--MultiSPE is MultiSPE at Pin_AF12
--operation mode is input

MultiSPE = INPUT();


--ATWD0_D[0] is ATWD0_D[0] at Pin_Y15
--operation mode is input

ATWD0_D[0] = INPUT();


--ATWD0_D[3] is ATWD0_D[3] at Pin_AA15
--operation mode is input

ATWD0_D[3] = INPUT();


--ATWD0_D[2] is ATWD0_D[2] at Pin_AC15
--operation mode is input

ATWD0_D[2] = INPUT();


--ATWD0_D[1] is ATWD0_D[1] at Pin_V15
--operation mode is input

ATWD0_D[1] = INPUT();


--ATWD0_D[5] is ATWD0_D[5] at Pin_AB16
--operation mode is input

ATWD0_D[5] = INPUT();


--ATWD0_D[4] is ATWD0_D[4] at Pin_AE16
--operation mode is input

ATWD0_D[4] = INPUT();


--ATWD0_D[8] is ATWD0_D[8] at Pin_AF17
--operation mode is input

ATWD0_D[8] = INPUT();


--ATWD0_D[9] is ATWD0_D[9] at Pin_AD17
--operation mode is input

ATWD0_D[9] = INPUT();


--ATWD0_D[7] is ATWD0_D[7] at Pin_W16
--operation mode is input

ATWD0_D[7] = INPUT();


--ATWD0_D[6] is ATWD0_D[6] at Pin_AA16
--operation mode is input

ATWD0_D[6] = INPUT();


--ATWD1_D[0] is ATWD1_D[0] at Pin_AA17
--operation mode is input

ATWD1_D[0] = INPUT();


--ATWD1_D[3] is ATWD1_D[3] at Pin_AD18
--operation mode is input

ATWD1_D[3] = INPUT();


--ATWD1_D[2] is ATWD1_D[2] at Pin_AB18
--operation mode is input

ATWD1_D[2] = INPUT();


--ATWD1_D[1] is ATWD1_D[1] at Pin_AF18
--operation mode is input

ATWD1_D[1] = INPUT();


--ATWD1_D[5] is ATWD1_D[5] at Pin_AC19
--operation mode is input

ATWD1_D[5] = INPUT();


--ATWD1_D[4] is ATWD1_D[4] at Pin_AC20
--operation mode is input

ATWD1_D[4] = INPUT();


--ATWD1_D[8] is ATWD1_D[8] at Pin_AD21
--operation mode is input

ATWD1_D[8] = INPUT();


--ATWD1_D[9] is ATWD1_D[9] at Pin_AE20
--operation mode is input

ATWD1_D[9] = INPUT();


--ATWD1_D[7] is ATWD1_D[7] at Pin_AA18
--operation mode is input

ATWD1_D[7] = INPUT();


--ATWD1_D[6] is ATWD1_D[6] at Pin_AE22
--operation mode is input

ATWD1_D[6] = INPUT();


--COM_AD_D[9] is COM_AD_D[9] at Pin_H5
--operation mode is input

COM_AD_D[9] = INPUT();


--TriggerComplete_0 is TriggerComplete_0 at Pin_AA14
--operation mode is input

TriggerComplete_0 = INPUT();


--TriggerComplete_1 is TriggerComplete_1 at Pin_AC17
--operation mode is input

TriggerComplete_1 = INPUT();


--COM_AD_D[8] is COM_AD_D[8] at Pin_J3
--operation mode is input

COM_AD_D[8] = INPUT();


--COM_AD_D[0] is COM_AD_D[0] at Pin_L5
--operation mode is input

COM_AD_D[0] = INPUT();


--COM_AD_D[1] is COM_AD_D[1] at Pin_L4
--operation mode is input

COM_AD_D[1] = INPUT();


--COM_AD_D[7] is COM_AD_D[7] at Pin_J4
--operation mode is input

COM_AD_D[7] = INPUT();


--COM_AD_D[2] is COM_AD_D[2] at Pin_L3
--operation mode is input

COM_AD_D[2] = INPUT();


--COM_AD_D[6] is COM_AD_D[6] at Pin_J5
--operation mode is input

COM_AD_D[6] = INPUT();


--COM_AD_D[3] is COM_AD_D[3] at Pin_K5
--operation mode is input

COM_AD_D[3] = INPUT();


--COM_AD_D[5] is COM_AD_D[5] at Pin_K3
--operation mode is input

COM_AD_D[5] = INPUT();


--COM_AD_D[4] is COM_AD_D[4] at Pin_K4
--operation mode is input

COM_AD_D[4] = INPUT();


--CLKLK_OUT2p is CLKLK_OUT2p at Pin_M4
--operation mode is output

CLKLK_OUT2p = OUTPUT(LE1_outclock1);


--COMM_RESET is COMM_RESET at Pin_AA24
--operation mode is output

COMM_RESET = OUTPUT(!KB1_SYS_RESET);


--FPGA_LOADED is FPGA_LOADED at Pin_Y23
--operation mode is output

FPGA_LOADED = OUTPUT(GND);


--COM_TX_SLEEP is COM_TX_SLEEP at Pin_U2
--operation mode is output

COM_TX_SLEEP = OUTPUT(GND);


--COM_DB[13] is COM_DB[13] at Pin_T2
--operation mode is output

COM_DB[13] = OUTPUT(UD1L31);


--COM_DB[12] is COM_DB[12] at Pin_T1
--operation mode is output

COM_DB[12] = OUTPUT(UD1L11);


--COM_DB[11] is COM_DB[11] at Pin_R2
--operation mode is output

COM_DB[11] = OUTPUT(UD1L01);


--COM_DB[10] is COM_DB[10] at Pin_R1
--operation mode is output

COM_DB[10] = OUTPUT(UD1L7);


--COM_DB[9] is COM_DB[9] at Pin_M2
--operation mode is output

COM_DB[9] = OUTPUT(UD1L6);


--COM_DB[8] is COM_DB[8] at Pin_M1
--operation mode is output

COM_DB[8] = OUTPUT(UD1L5);


--COM_DB[7] is COM_DB[7] at Pin_L2
--operation mode is output

COM_DB[7] = OUTPUT(UD1L4);


--COM_DB[6] is COM_DB[6] at Pin_L1
--operation mode is output

COM_DB[6] = OUTPUT(UD1L3);


--HDV_RxENA is HDV_RxENA at Pin_G4
--operation mode is output

HDV_RxENA = OUTPUT(VCC);


--HDV_TxENA is HDV_TxENA at Pin_G3
--operation mode is output

HDV_TxENA = OUTPUT(GND);


--HDV_IN is HDV_IN at Pin_F4
--operation mode is output

HDV_IN = OUTPUT(GND);


--FLASH_AD_STBY is FLASH_AD_STBY at Pin_AB13
--operation mode is output

FLASH_AD_STBY = OUTPUT(GND);


--DB1_ATWDTrigger_sig is atwd:atwd0|atwd_trigger:inst_atwd_trigger|ATWDTrigger_sig at Pin_AB8
--operation mode is output
--register power-up is low

DB1_ATWDTrigger_sig = DFFE(DB1L2, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );

--ATWDTrigger_0 is ATWDTrigger_0 at Pin_AB8
--operation mode is output
--register power-up is low

ATWDTrigger_0 = OUTPUT(DB1_ATWDTrigger_sig);


--OutputEnable_0 is OutputEnable_0 at Pin_W14
--operation mode is output

OutputEnable_0 = OUTPUT(BB1L712Q);


--CounterClock_0 is CounterClock_0 at Pin_W15
--operation mode is output

CounterClock_0 = OUTPUT(BB1L9Q);


--ShiftClock_0 is ShiftClock_0 at Pin_AC14
--operation mode is output

ShiftClock_0 = OUTPUT(CB1L671Q);


--RampSet_0 is RampSet_0 at Pin_AD15
--operation mode is output

RampSet_0 = OUTPUT(BB1L812Q);


--ChannelSelect_0[1] is ChannelSelect_0[1] at Pin_AB15
--operation mode is output

ChannelSelect_0[1] = OUTPUT(BB1_channel[1]);


--ChannelSelect_0[0] is ChannelSelect_0[0] at Pin_AF16
--operation mode is output

ChannelSelect_0[0] = OUTPUT(BB1_channel[0]);


--ReadWrite_0 is ReadWrite_0 at Pin_AD16
--operation mode is output

ReadWrite_0 = OUTPUT(BB1L912Q);


--AnalogReset_0 is AnalogReset_0 at Pin_AC16
--operation mode is output

AnalogReset_0 = OUTPUT(BB1L1Q);


--DigitalReset_0 is DigitalReset_0 at Pin_V16
--operation mode is output

DigitalReset_0 = OUTPUT(BB1L01Q);


--DigitalSet_0 is DigitalSet_0 at Pin_Y16
--operation mode is output

DigitalSet_0 = OUTPUT(BB1L11Q);


--ATWD0VDD_SUP is ATWD0VDD_SUP at Pin_AC26
--operation mode is output

ATWD0VDD_SUP = OUTPUT(VCC);


--DB2_ATWDTrigger_sig is atwd:atwd1|atwd_trigger:inst_atwd_trigger|ATWDTrigger_sig at Pin_AD7
--operation mode is output
--register power-up is low

DB2_ATWDTrigger_sig = DFFE(DB2L2, GLOBAL(LE1_outclock1), !GLOBAL(V1L4Q), , );

--ATWDTrigger_1 is ATWDTrigger_1 at Pin_AD7
--operation mode is output
--register power-up is low

ATWDTrigger_1 = OUTPUT(DB2_ATWDTrigger_sig);


--OutputEnable_1 is OutputEnable_1 at Pin_W17
--operation mode is output

OutputEnable_1 = OUTPUT(BB2L812Q);


--CounterClock_1 is CounterClock_1 at Pin_AB17
--operation mode is output

CounterClock_1 = OUTPUT(BB2L9Q);


--ShiftClock_1 is ShiftClock_1 at Pin_Y17
--operation mode is output

ShiftClock_1 = OUTPUT(CB2L671Q);


--RampSet_1 is RampSet_1 at Pin_AE18
--operation mode is output

RampSet_1 = OUTPUT(BB2L912Q);


--ChannelSelect_1[1] is ChannelSelect_1[1] at Pin_Y18
--operation mode is output

ChannelSelect_1[1] = OUTPUT(BB2_channel[1]);


--ChannelSelect_1[0] is ChannelSelect_1[0] at Pin_AD19
--operation mode is output

ChannelSelect_1[0] = OUTPUT(BB2_channel[0]);


--ReadWrite_1 is ReadWrite_1 at Pin_AD20
--operation mode is output

ReadWrite_1 = OUTPUT(BB2L022Q);


--AnalogReset_1 is AnalogReset_1 at Pin_AC18
--operation mode is output

AnalogReset_1 = OUTPUT(BB2L1Q);


--DigitalReset_1 is DigitalReset_1 at Pin_W18
--operation mode is output

DigitalReset_1 = OUTPUT(BB2L01Q);


--DigitalSet_1 is DigitalSet_1 at Pin_AE23
--operation mode is output

DigitalSet_1 = OUTPUT(BB2L11Q);


--ATWD1VDD_SUP is ATWD1VDD_SUP at Pin_AC25
--operation mode is output

ATWD1VDD_SUP = OUTPUT(VCC);


--MultiSPE_nl is MultiSPE_nl at Pin_AD8
--operation mode is output

MultiSPE_nl = OUTPUT(!P1L18Q);


--OneSPE_nl is OneSPE_nl at Pin_AB19
--operation mode is output

OneSPE_nl = OUTPUT(!P1L101Q);


--FE_TEST_PULSE is FE_TEST_PULSE at Pin_AC22
--operation mode is output

FE_TEST_PULSE = OUTPUT(M1L3Q);


--FE_PULSER_P[3] is FE_PULSER_P[3] at Pin_T22
--operation mode is output

FE_PULSER_P[3]_tri_out = TRI(L1L81Q, !L1_i113);
FE_PULSER_P[3] = OUTPUT(FE_PULSER_P[3]_tri_out);


--FE_PULSER_P[2] is FE_PULSER_P[2] at Pin_U22
--operation mode is output

FE_PULSER_P[2]_tri_out = TRI(L1L71Q, !L1_i113);
FE_PULSER_P[2] = OUTPUT(FE_PULSER_P[2]_tri_out);


--FE_PULSER_P[1] is FE_PULSER_P[1] at Pin_V23
--operation mode is output

FE_PULSER_P[1]_tri_out = TRI(L1L61Q, !L1_i113);
FE_PULSER_P[1] = OUTPUT(FE_PULSER_P[1]_tri_out);


--FE_PULSER_P[0] is FE_PULSER_P[0] at Pin_W24
--operation mode is output

FE_PULSER_P[0]_tri_out = TRI(L1L51Q, !L1_i113);
FE_PULSER_P[0] = OUTPUT(FE_PULSER_P[0]_tri_out);


--FE_PULSER_N[3] is FE_PULSER_N[3] at Pin_T24
--operation mode is output

FE_PULSER_N[3]_tri_out = TRI(L1L41Q, !L1_i113);
FE_PULSER_N[3] = OUTPUT(FE_PULSER_N[3]_tri_out);


--FE_PULSER_N[2] is FE_PULSER_N[2] at Pin_U23
--operation mode is output

FE_PULSER_N[2]_tri_out = TRI(L1L31Q, !L1_i113);
FE_PULSER_N[2] = OUTPUT(FE_PULSER_N[2]_tri_out);


--FE_PULSER_N[1] is FE_PULSER_N[1] at Pin_V24
--operation mode is output

FE_PULSER_N[1]_tri_out = TRI(L1L21Q, !L1_i113);
FE_PULSER_N[1] = OUTPUT(FE_PULSER_N[1]_tri_out);


--FE_PULSER_N[0] is FE_PULSER_N[0] at Pin_W23
--operation mode is output

FE_PULSER_N[0]_tri_out = TRI(L1L11Q, !L1_i113);
FE_PULSER_N[0] = OUTPUT(FE_PULSER_N[0]_tri_out);


--R2BUS[6] is R2BUS[6] at Pin_Y21
--operation mode is output

R2BUS[6] = OUTPUT(U1L35Q);


--R2BUS[5] is R2BUS[5] at Pin_Y20
--operation mode is output

R2BUS[5] = OUTPUT(U1L25Q);


--R2BUS[4] is R2BUS[4] at Pin_AA21
--operation mode is output

R2BUS[4] = OUTPUT(U1L15Q);


--R2BUS[3] is R2BUS[3] at Pin_AA20
--operation mode is output

R2BUS[3] = OUTPUT(U1L05Q);


--R2BUS[2] is R2BUS[2] at Pin_AB20
--operation mode is output

R2BUS[2] = OUTPUT(U1L94Q);


--R2BUS[1] is R2BUS[1] at Pin_AB21
--operation mode is output

R2BUS[1] = OUTPUT(U1L84Q);


--R2BUS[0] is R2BUS[0] at Pin_AD22
--operation mode is output

R2BUS[0] = OUTPUT(U1L74Q);


--SingleLED_TRIGGER is SingleLED_TRIGGER at Pin_AA1
--operation mode is output

SingleLED_TRIGGER = OUTPUT(W1L8Q);


--COINCIDENCE_OUT_DOWN is COINCIDENCE_OUT_DOWN at Pin_AB2
--operation mode is output

COINCIDENCE_OUT_DOWN_tri_out = TRI(K1L84Q, K1_i648);
COINCIDENCE_OUT_DOWN = OUTPUT(COINCIDENCE_OUT_DOWN_tri_out);


--COINC_DOWN_ALATCH is COINC_DOWN_ALATCH at Pin_AC9
--operation mode is output

COINC_DOWN_ALATCH_open_drain_out = OPNDRN(Y1_command_2_local[12]);
COINC_DOWN_ALATCH = OUTPUT(COINC_DOWN_ALATCH_open_drain_out);


--COINC_DOWN_BLATCH is COINC_DOWN_BLATCH at Pin_AD9
--operation mode is output

COINC_DOWN_BLATCH_open_drain_out = OPNDRN(Y1_command_2_local[13]);
COINC_DOWN_BLATCH = OUTPUT(COINC_DOWN_BLATCH_open_drain_out);


--COINCIDENCE_OUT_UP is COINCIDENCE_OUT_UP at Pin_AB1
--operation mode is output

COINCIDENCE_OUT_UP_tri_out = TRI(K1L94Q, K1_i650);
COINCIDENCE_OUT_UP = OUTPUT(COINCIDENCE_OUT_UP_tri_out);


--COINC_UP_ALATCH is COINC_UP_ALATCH at Pin_AF9
--operation mode is output

COINC_UP_ALATCH_open_drain_out = OPNDRN(Y1_command_2_local[14]);
COINC_UP_ALATCH = OUTPUT(COINC_UP_ALATCH_open_drain_out);


--COINC_UP_BLATCH is COINC_UP_BLATCH at Pin_AA11
--operation mode is output

COINC_UP_BLATCH_open_drain_out = OPNDRN(Y1_command_2_local[15]);
COINC_UP_BLATCH = OUTPUT(COINC_UP_BLATCH_open_drain_out);


--FL_Trigger is FL_Trigger at Pin_M23
--operation mode is output

FL_Trigger = OUTPUT(F1L3Q);


--FL_Trigger_bar is FL_Trigger_bar at Pin_N23
--operation mode is output

FL_Trigger_bar = OUTPUT(!F1L3Q);


--FL_PRE_TRIG is FL_PRE_TRIG at Pin_N25
--operation mode is output

FL_PRE_TRIG = OUTPUT(Y1_command_2_local[26]);


--FL_TMS is FL_TMS at Pin_L19
--operation mode is output

FL_TMS_tri_out = TRI(Y1_command_2_local[28], Y1_command_2_local[31]);
FL_TMS = OUTPUT(FL_TMS_tri_out);


--FL_TCK is FL_TCK at Pin_M21
--operation mode is output

FL_TCK_tri_out = TRI(Y1_command_2_local[29], Y1_command_2_local[31]);
FL_TCK = OUTPUT(FL_TCK_tri_out);


--FL_TDI is FL_TDI at Pin_M19
--operation mode is output

FL_TDI_tri_out = TRI(Y1_command_2_local[30], Y1_command_2_local[31]);
FL_TDI = OUTPUT(FL_TDI_tri_out);


--PDL_FPGA_D[7] is PDL_FPGA_D[7] at Pin_V20
--operation mode is output

PDL_FPGA_D[7] = OUTPUT(GND);


--PDL_FPGA_D[6] is PDL_FPGA_D[6] at Pin_V21
--operation mode is output

PDL_FPGA_D[6] = OUTPUT(!KB1_SYS_RESET);


--PDL_FPGA_D[5] is PDL_FPGA_D[5] at Pin_V22
--operation mode is output

PDL_FPGA_D[5] = OUTPUT(GND);


--PDL_FPGA_D[4] is PDL_FPGA_D[4] at Pin_U20
--operation mode is output

PDL_FPGA_D[4] = OUTPUT(VCC);


--PDL_FPGA_D[3] is PDL_FPGA_D[3] at Pin_U21
--operation mode is output

PDL_FPGA_D[3] = OUTPUT(GND);


--PDL_FPGA_D[2] is PDL_FPGA_D[2] at Pin_T20
--operation mode is output

PDL_FPGA_D[2] = OUTPUT(VCC);


--PDL_FPGA_D[1] is PDL_FPGA_D[1] at Pin_T21
--operation mode is output

PDL_FPGA_D[1] = OUTPUT(GND);


--PDL_FPGA_D[0] is PDL_FPGA_D[0] at Pin_R20
--operation mode is output

PDL_FPGA_D[0] = OUTPUT(VCC);


--PGM[15] is PGM[15] at Pin_Y3
--operation mode is output

PGM[15] = OUTPUT(VCC);


--PGM[14] is PGM[14] at Pin_Y4
--operation mode is output

PGM[14] = OUTPUT(GND);


--PGM[13] is PGM[13] at Pin_V7
--operation mode is output

PGM[13] = OUTPUT(GND);


--PGM[12] is PGM[12] at Pin_M5
--operation mode is output

PGM[12] = OUTPUT(VCC);


--PGM[11] is PGM[11] at Pin_W20
--operation mode is output

PGM[11]_tri_out = TRI(GND, GND);
PGM[11] = OUTPUT(PGM[11]_tri_out);


--PGM[10] is PGM[10] at Pin_AB4
--operation mode is output

PGM[10] = OUTPUT(JB1_sload_path[0]);


--PGM[9] is PGM[9] at Pin_R24
--operation mode is output

PGM[9] = OUTPUT(GND);


--PGM[8] is PGM[8] at Pin_AB3
--operation mode is output

PGM[8] = OUTPUT(GND);


--PGM[7] is PGM[7] at Pin_U24
--operation mode is output

PGM[7] = OUTPUT(GND);


--PGM[6] is PGM[6] at Pin_T7
--operation mode is output

PGM[6] = OUTPUT(GND);


--PGM[5] is PGM[5] at Pin_V3
--operation mode is output

PGM[5] = OUTPUT(GND);


--PGM[4] is PGM[4] at Pin_A18
--operation mode is output

PGM[4] = OUTPUT(GND);


--PGM[3] is PGM[3] at Pin_A20
--operation mode is output

PGM[3] = OUTPUT(K1_i1165);


--PGM[2] is PGM[2] at Pin_B22
--operation mode is output

PGM[2] = OUTPUT(K1_i1161);


--PGM[1] is PGM[1] at Pin_B18
--operation mode is output

PGM[1] = OUTPUT(K1L47);


--PGM[0] is PGM[0] at Pin_B20
--operation mode is output

PGM[0] = OUTPUT(K1L37);


--UARTRXD is UARTRXD at Pin_F21
--operation mode is input

UARTRXD = INPUT();


--INTEXTPIN is INTEXTPIN at Pin_H19
--operation mode is input

INTEXTPIN = INPUT();


--UARTDSRN is UARTDSRN at Pin_H22
--operation mode is input

UARTDSRN = INPUT();


--UARTCTSN is UARTCTSN at Pin_G22
--operation mode is input

UARTCTSN = INPUT();


--EBIACK is EBIACK at Pin_K16
--operation mode is input

EBIACK = INPUT();


--VE25_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdqs_pbidir[0]|combout at Pin_F12
--operation mode is bidir

VE25_combout = SDRAMDQS[0];

--SDRAMDQS[0] is SDRAMDQS[0] at Pin_F12
--operation mode is bidir

SDRAMDQS[0]_tri_out = TRI(RE1L972, RE1L772);
SDRAMDQS[0] = BIDIR(SDRAMDQS[0]_tri_out);


--VE35_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdqs_pbidir[1]|combout at Pin_H11
--operation mode is bidir

VE35_combout = SDRAMDQS[1];

--SDRAMDQS[1] is SDRAMDQS[1] at Pin_H11
--operation mode is bidir

SDRAMDQS[1]_tri_out = TRI(RE1L082, RE1L772);
SDRAMDQS[1] = BIDIR(SDRAMDQS[1]_tri_out);


--VE45_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdqs_pbidir[2]|combout at Pin_J10
--operation mode is bidir

VE45_combout = SDRAMDQS[2];

--SDRAMDQS[2] is SDRAMDQS[2] at Pin_J10
--operation mode is bidir

SDRAMDQS[2]_tri_out = TRI(RE1L182, RE1L772);
SDRAMDQS[2] = BIDIR(SDRAMDQS[2]_tri_out);


--VE55_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdqs_pbidir[3]|combout at Pin_K10
--operation mode is bidir

VE55_combout = SDRAMDQS[3];

--SDRAMDQS[3] is SDRAMDQS[3] at Pin_K10
--operation mode is bidir

SDRAMDQS[3]_tri_out = TRI(RE1L282, RE1L772);
SDRAMDQS[3] = BIDIR(SDRAMDQS[3]_tri_out);


--VE91_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[0]|combout at Pin_J13
--operation mode is bidir

VE91_combout = SDRAMDQ[0];

--SDRAMDQ[0] is SDRAMDQ[0] at Pin_J13
--operation mode is bidir

SDRAMDQ[0]_tri_out = TRI(RE1L142, RE1L732);
SDRAMDQ[0] = BIDIR(SDRAMDQ[0]_tri_out);


--VE02_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[1]|combout at Pin_H13
--operation mode is bidir

VE02_combout = SDRAMDQ[1];

--SDRAMDQ[1] is SDRAMDQ[1] at Pin_H13
--operation mode is bidir

SDRAMDQ[1]_tri_out = TRI(RE1L242, RE1L732);
SDRAMDQ[1] = BIDIR(SDRAMDQ[1]_tri_out);


--VE12_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[2]|combout at Pin_F13
--operation mode is bidir

VE12_combout = SDRAMDQ[2];

--SDRAMDQ[2] is SDRAMDQ[2] at Pin_F13
--operation mode is bidir

SDRAMDQ[2]_tri_out = TRI(RE1L342, RE1L732);
SDRAMDQ[2] = BIDIR(SDRAMDQ[2]_tri_out);


--VE22_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[3]|combout at Pin_G13
--operation mode is bidir

VE22_combout = SDRAMDQ[3];

--SDRAMDQ[3] is SDRAMDQ[3] at Pin_G13
--operation mode is bidir

SDRAMDQ[3]_tri_out = TRI(RE1L442, RE1L732);
SDRAMDQ[3] = BIDIR(SDRAMDQ[3]_tri_out);


--VE32_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[4]|combout at Pin_E13
--operation mode is bidir

VE32_combout = SDRAMDQ[4];

--SDRAMDQ[4] is SDRAMDQ[4] at Pin_E13
--operation mode is bidir

SDRAMDQ[4]_tri_out = TRI(RE1L542, RE1L732);
SDRAMDQ[4] = BIDIR(SDRAMDQ[4]_tri_out);


--VE42_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[5]|combout at Pin_D13
--operation mode is bidir

VE42_combout = SDRAMDQ[5];

--SDRAMDQ[5] is SDRAMDQ[5] at Pin_D13
--operation mode is bidir

SDRAMDQ[5]_tri_out = TRI(RE1L642, RE1L732);
SDRAMDQ[5] = BIDIR(SDRAMDQ[5]_tri_out);


--VE52_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[6]|combout at Pin_C13
--operation mode is bidir

VE52_combout = SDRAMDQ[6];

--SDRAMDQ[6] is SDRAMDQ[6] at Pin_C13
--operation mode is bidir

SDRAMDQ[6]_tri_out = TRI(RE1L742, RE1L732);
SDRAMDQ[6] = BIDIR(SDRAMDQ[6]_tri_out);


--VE62_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[7]|combout at Pin_B12
--operation mode is bidir

VE62_combout = SDRAMDQ[7];

--SDRAMDQ[7] is SDRAMDQ[7] at Pin_B12
--operation mode is bidir

SDRAMDQ[7]_tri_out = TRI(RE1L842, RE1L732);
SDRAMDQ[7] = BIDIR(SDRAMDQ[7]_tri_out);


--VE72_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[8]|combout at Pin_E12
--operation mode is bidir

VE72_combout = SDRAMDQ[8];

--SDRAMDQ[8] is SDRAMDQ[8] at Pin_E12
--operation mode is bidir

SDRAMDQ[8]_tri_out = TRI(RE1L942, RE1L832);
SDRAMDQ[8] = BIDIR(SDRAMDQ[8]_tri_out);


--VE82_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[9]|combout at Pin_G12
--operation mode is bidir

VE82_combout = SDRAMDQ[9];

--SDRAMDQ[9] is SDRAMDQ[9] at Pin_G12
--operation mode is bidir

SDRAMDQ[9]_tri_out = TRI(RE1L052, RE1L832);
SDRAMDQ[9] = BIDIR(SDRAMDQ[9]_tri_out);


--VE92_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[10]|combout at Pin_J12
--operation mode is bidir

VE92_combout = SDRAMDQ[10];

--SDRAMDQ[10] is SDRAMDQ[10] at Pin_J12
--operation mode is bidir

SDRAMDQ[10]_tri_out = TRI(RE1L152, RE1L832);
SDRAMDQ[10] = BIDIR(SDRAMDQ[10]_tri_out);


--VE03_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[11]|combout at Pin_A12
--operation mode is bidir

VE03_combout = SDRAMDQ[11];

--SDRAMDQ[11] is SDRAMDQ[11] at Pin_A12
--operation mode is bidir

SDRAMDQ[11]_tri_out = TRI(RE1L252, RE1L832);
SDRAMDQ[11] = BIDIR(SDRAMDQ[11]_tri_out);


--VE13_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[12]|combout at Pin_C12
--operation mode is bidir

VE13_combout = SDRAMDQ[12];

--SDRAMDQ[12] is SDRAMDQ[12] at Pin_C12
--operation mode is bidir

SDRAMDQ[12]_tri_out = TRI(RE1L352, RE1L832);
SDRAMDQ[12] = BIDIR(SDRAMDQ[12]_tri_out);


--VE23_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[13]|combout at Pin_B11
--operation mode is bidir

VE23_combout = SDRAMDQ[13];

--SDRAMDQ[13] is SDRAMDQ[13] at Pin_B11
--operation mode is bidir

SDRAMDQ[13]_tri_out = TRI(RE1L452, RE1L832);
SDRAMDQ[13] = BIDIR(SDRAMDQ[13]_tri_out);


--VE33_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[14]|combout at Pin_K13
--operation mode is bidir

VE33_combout = SDRAMDQ[14];

--SDRAMDQ[14] is SDRAMDQ[14] at Pin_K13
--operation mode is bidir

SDRAMDQ[14]_tri_out = TRI(RE1L552, RE1L832);
SDRAMDQ[14] = BIDIR(SDRAMDQ[14]_tri_out);


--VE43_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[15]|combout at Pin_A11
--operation mode is bidir

VE43_combout = SDRAMDQ[15];

--SDRAMDQ[15] is SDRAMDQ[15] at Pin_A11
--operation mode is bidir

SDRAMDQ[15]_tri_out = TRI(RE1L652, RE1L832);
SDRAMDQ[15] = BIDIR(SDRAMDQ[15]_tri_out);


--VE53_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[16]|combout at Pin_A9
--operation mode is bidir

VE53_combout = SDRAMDQ[16];

--SDRAMDQ[16] is SDRAMDQ[16] at Pin_A9
--operation mode is bidir

SDRAMDQ[16]_tri_out = TRI(RE1L752, RE1L932);
SDRAMDQ[16] = BIDIR(SDRAMDQ[16]_tri_out);


--VE63_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[17]|combout at Pin_H10
--operation mode is bidir

VE63_combout = SDRAMDQ[17];

--SDRAMDQ[17] is SDRAMDQ[17] at Pin_H10
--operation mode is bidir

SDRAMDQ[17]_tri_out = TRI(RE1L852, RE1L932);
SDRAMDQ[17] = BIDIR(SDRAMDQ[17]_tri_out);


--VE73_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[18]|combout at Pin_B9
--operation mode is bidir

VE73_combout = SDRAMDQ[18];

--SDRAMDQ[18] is SDRAMDQ[18] at Pin_B9
--operation mode is bidir

SDRAMDQ[18]_tri_out = TRI(RE1L952, RE1L932);
SDRAMDQ[18] = BIDIR(SDRAMDQ[18]_tri_out);


--VE83_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[19]|combout at Pin_C9
--operation mode is bidir

VE83_combout = SDRAMDQ[19];

--SDRAMDQ[19] is SDRAMDQ[19] at Pin_C9
--operation mode is bidir

SDRAMDQ[19]_tri_out = TRI(RE1L062, RE1L932);
SDRAMDQ[19] = BIDIR(SDRAMDQ[19]_tri_out);


--VE93_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[20]|combout at Pin_E9
--operation mode is bidir

VE93_combout = SDRAMDQ[20];

--SDRAMDQ[20] is SDRAMDQ[20] at Pin_E9
--operation mode is bidir

SDRAMDQ[20]_tri_out = TRI(RE1L162, RE1L932);
SDRAMDQ[20] = BIDIR(SDRAMDQ[20]_tri_out);


--VE04_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[21]|combout at Pin_K12
--operation mode is bidir

VE04_combout = SDRAMDQ[21];

--SDRAMDQ[21] is SDRAMDQ[21] at Pin_K12
--operation mode is bidir

SDRAMDQ[21]_tri_out = TRI(RE1L262, RE1L932);
SDRAMDQ[21] = BIDIR(SDRAMDQ[21]_tri_out);


--VE14_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[22]|combout at Pin_D9
--operation mode is bidir

VE14_combout = SDRAMDQ[22];

--SDRAMDQ[22] is SDRAMDQ[22] at Pin_D9
--operation mode is bidir

SDRAMDQ[22]_tri_out = TRI(RE1L362, RE1L932);
SDRAMDQ[22] = BIDIR(SDRAMDQ[22]_tri_out);


--VE24_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[23]|combout at Pin_G9
--operation mode is bidir

VE24_combout = SDRAMDQ[23];

--SDRAMDQ[23] is SDRAMDQ[23] at Pin_G9
--operation mode is bidir

SDRAMDQ[23]_tri_out = TRI(RE1L462, RE1L932);
SDRAMDQ[23] = BIDIR(SDRAMDQ[23]_tri_out);


--VE34_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[24]|combout at Pin_D8
--operation mode is bidir

VE34_combout = SDRAMDQ[24];

--SDRAMDQ[24] is SDRAMDQ[24] at Pin_D8
--operation mode is bidir

SDRAMDQ[24]_tri_out = TRI(RE1L562, RE1L042);
SDRAMDQ[24] = BIDIR(SDRAMDQ[24]_tri_out);


--VE44_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[25]|combout at Pin_H9
--operation mode is bidir

VE44_combout = SDRAMDQ[25];

--SDRAMDQ[25] is SDRAMDQ[25] at Pin_H9
--operation mode is bidir

SDRAMDQ[25]_tri_out = TRI(RE1L662, RE1L042);
SDRAMDQ[25] = BIDIR(SDRAMDQ[25]_tri_out);


--VE54_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[26]|combout at Pin_A7
--operation mode is bidir

VE54_combout = SDRAMDQ[26];

--SDRAMDQ[26] is SDRAMDQ[26] at Pin_A7
--operation mode is bidir

SDRAMDQ[26]_tri_out = TRI(RE1L762, RE1L042);
SDRAMDQ[26] = BIDIR(SDRAMDQ[26]_tri_out);


--VE64_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[27]|combout at Pin_B7
--operation mode is bidir

VE64_combout = SDRAMDQ[27];

--SDRAMDQ[27] is SDRAMDQ[27] at Pin_B7
--operation mode is bidir

SDRAMDQ[27]_tri_out = TRI(RE1L862, RE1L042);
SDRAMDQ[27] = BIDIR(SDRAMDQ[27]_tri_out);


--VE74_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[28]|combout at Pin_E8
--operation mode is bidir

VE74_combout = SDRAMDQ[28];

--SDRAMDQ[28] is SDRAMDQ[28] at Pin_E8
--operation mode is bidir

SDRAMDQ[28]_tri_out = TRI(RE1L962, RE1L042);
SDRAMDQ[28] = BIDIR(SDRAMDQ[28]_tri_out);


--VE84_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[29]|combout at Pin_G8
--operation mode is bidir

VE84_combout = SDRAMDQ[29];

--SDRAMDQ[29] is SDRAMDQ[29] at Pin_G8
--operation mode is bidir

SDRAMDQ[29]_tri_out = TRI(RE1L072, RE1L042);
SDRAMDQ[29] = BIDIR(SDRAMDQ[29]_tri_out);


--VE94_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[30]|combout at Pin_C7
--operation mode is bidir

VE94_combout = SDRAMDQ[30];

--SDRAMDQ[30] is SDRAMDQ[30] at Pin_C7
--operation mode is bidir

SDRAMDQ[30]_tri_out = TRI(RE1L172, RE1L042);
SDRAMDQ[30] = BIDIR(SDRAMDQ[30]_tri_out);


--VE05_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:sdramdq_pbidir[31]|combout at Pin_D7
--operation mode is bidir

VE05_combout = SDRAMDQ[31];

--SDRAMDQ[31] is SDRAMDQ[31] at Pin_D7
--operation mode is bidir

SDRAMDQ[31]_tri_out = TRI(RE1L272, RE1L042);
SDRAMDQ[31] = BIDIR(SDRAMDQ[31]_tri_out);


--VE2_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[0]|combout at Pin_C17
--operation mode is bidir

VE2_combout = EBIDQ[0];

--EBIDQ[0] is EBIDQ[0] at Pin_C17
--operation mode is bidir

EBIDQ[0]_tri_out = TRI(RE1L55, RE1L35);
EBIDQ[0] = BIDIR(EBIDQ[0]_tri_out);


--VE3_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[1]|combout at Pin_G16
--operation mode is bidir

VE3_combout = EBIDQ[1];

--EBIDQ[1] is EBIDQ[1] at Pin_G16
--operation mode is bidir

EBIDQ[1]_tri_out = TRI(RE1L65, RE1L35);
EBIDQ[1] = BIDIR(EBIDQ[1]_tri_out);


--VE4_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[2]|combout at Pin_D17
--operation mode is bidir

VE4_combout = EBIDQ[2];

--EBIDQ[2] is EBIDQ[2] at Pin_D17
--operation mode is bidir

EBIDQ[2]_tri_out = TRI(RE1L75, RE1L35);
EBIDQ[2] = BIDIR(EBIDQ[2]_tri_out);


--VE5_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[3]|combout at Pin_E16
--operation mode is bidir

VE5_combout = EBIDQ[3];

--EBIDQ[3] is EBIDQ[3] at Pin_E16
--operation mode is bidir

EBIDQ[3]_tri_out = TRI(RE1L85, RE1L35);
EBIDQ[3] = BIDIR(EBIDQ[3]_tri_out);


--VE6_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[4]|combout at Pin_J15
--operation mode is bidir

VE6_combout = EBIDQ[4];

--EBIDQ[4] is EBIDQ[4] at Pin_J15
--operation mode is bidir

EBIDQ[4]_tri_out = TRI(RE1L95, RE1L35);
EBIDQ[4] = BIDIR(EBIDQ[4]_tri_out);


--VE7_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[5]|combout at Pin_F16
--operation mode is bidir

VE7_combout = EBIDQ[5];

--EBIDQ[5] is EBIDQ[5] at Pin_F16
--operation mode is bidir

EBIDQ[5]_tri_out = TRI(RE1L06, RE1L35);
EBIDQ[5] = BIDIR(EBIDQ[5]_tri_out);


--VE8_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[6]|combout at Pin_G15
--operation mode is bidir

VE8_combout = EBIDQ[6];

--EBIDQ[6] is EBIDQ[6] at Pin_G15
--operation mode is bidir

EBIDQ[6]_tri_out = TRI(RE1L16, RE1L35);
EBIDQ[6] = BIDIR(EBIDQ[6]_tri_out);


--VE9_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[7]|combout at Pin_F15
--operation mode is bidir

VE9_combout = EBIDQ[7];

--EBIDQ[7] is EBIDQ[7] at Pin_F15
--operation mode is bidir

EBIDQ[7]_tri_out = TRI(RE1L26, RE1L35);
EBIDQ[7] = BIDIR(EBIDQ[7]_tri_out);


--VE01_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[8]|combout at Pin_H15
--operation mode is bidir

VE01_combout = EBIDQ[8];

--EBIDQ[8] is EBIDQ[8] at Pin_H15
--operation mode is bidir

EBIDQ[8]_tri_out = TRI(RE1L36, RE1L35);
EBIDQ[8] = BIDIR(EBIDQ[8]_tri_out);


--VE11_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[9]|combout at Pin_E15
--operation mode is bidir

VE11_combout = EBIDQ[9];

--EBIDQ[9] is EBIDQ[9] at Pin_E15
--operation mode is bidir

EBIDQ[9]_tri_out = TRI(RE1L46, RE1L35);
EBIDQ[9] = BIDIR(EBIDQ[9]_tri_out);


--VE21_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[10]|combout at Pin_J14
--operation mode is bidir

VE21_combout = EBIDQ[10];

--EBIDQ[10] is EBIDQ[10] at Pin_J14
--operation mode is bidir

EBIDQ[10]_tri_out = TRI(RE1L56, RE1L35);
EBIDQ[10] = BIDIR(EBIDQ[10]_tri_out);


--VE31_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[11]|combout at Pin_E14
--operation mode is bidir

VE31_combout = EBIDQ[11];

--EBIDQ[11] is EBIDQ[11] at Pin_E14
--operation mode is bidir

EBIDQ[11]_tri_out = TRI(RE1L66, RE1L35);
EBIDQ[11] = BIDIR(EBIDQ[11]_tri_out);


--VE41_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[12]|combout at Pin_K14
--operation mode is bidir

VE41_combout = EBIDQ[12];

--EBIDQ[12] is EBIDQ[12] at Pin_K14
--operation mode is bidir

EBIDQ[12]_tri_out = TRI(RE1L76, RE1L35);
EBIDQ[12] = BIDIR(EBIDQ[12]_tri_out);


--VE51_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[13]|combout at Pin_G14
--operation mode is bidir

VE51_combout = EBIDQ[13];

--EBIDQ[13] is EBIDQ[13] at Pin_G14
--operation mode is bidir

EBIDQ[13]_tri_out = TRI(RE1L86, RE1L35);
EBIDQ[13] = BIDIR(EBIDQ[13]_tri_out);


--VE61_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[14]|combout at Pin_F14
--operation mode is bidir

VE61_combout = EBIDQ[14];

--EBIDQ[14] is EBIDQ[14] at Pin_F14
--operation mode is bidir

EBIDQ[14]_tri_out = TRI(RE1L96, RE1L35);
EBIDQ[14] = BIDIR(EBIDQ[14]_tri_out);


--VE71_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:ebidq_pbidir[15]|combout at Pin_H14
--operation mode is bidir

VE71_combout = EBIDQ[15];

--EBIDQ[15] is EBIDQ[15] at Pin_H14
--operation mode is bidir

EBIDQ[15]_tri_out = TRI(RE1L07, RE1L35);
EBIDQ[15] = BIDIR(EBIDQ[15]_tri_out);


--VE75_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:uartrin_pbidir|combout at Pin_J21
--operation mode is bidir

VE75_combout = UARTRIN;

--UARTRIN is UARTRIN at Pin_J21
--operation mode is bidir

UARTRIN_tri_out = TRI(RE1L453, RE1L843);
UARTRIN = BIDIR(UARTRIN_tri_out);


--VE65_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir:uartdcdn_pbidir|combout at Pin_J22
--operation mode is bidir

VE65_combout = UARTDCDN;

--UARTDCDN is UARTDCDN at Pin_J22
--operation mode is bidir

UARTDCDN_tri_out = TRI(RE1L643, RE1L843);
UARTDCDN = BIDIR(UARTDCDN_tri_out);


--UARTDTRN is UARTDTRN at Pin_J20
--operation mode is output

UARTDTRN = OUTPUT(RE1L153);


--UARTRTSN is UARTRTSN at Pin_H21
--operation mode is output

UARTRTSN = OUTPUT(RE1L653);


--UARTTXD is UARTTXD at Pin_G21
--operation mode is output

UARTTXD = OUTPUT(RE1L953);


--EBIBE[0] is EBIBE[0] at Pin_D22
--operation mode is output

EBIBE[0] = OUTPUT(RE1L92);


--EBIBE[1] is EBIBE[1] at Pin_K18
--operation mode is output

EBIBE[1] = OUTPUT(RE1L03);


--EBICSN[0] is EBICSN[0] at Pin_K17
--operation mode is output

EBICSN[0] = OUTPUT(RE1L33);


--EBICSN[1] is EBICSN[1] at Pin_H20
--operation mode is output

EBICSN[1] = OUTPUT(RE1L43);


--EBICSN[2] is EBICSN[2] at Pin_J19
--operation mode is output

EBICSN[2] = OUTPUT(RE1L53);


--EBICSN[3] is EBICSN[3] at Pin_G20
--operation mode is output

EBICSN[3] = OUTPUT(RE1L63);


--EBIADDR[0] is EBIADDR[0] at Pin_F20
--operation mode is output

EBIADDR[0] = OUTPUT(RE1L4);


--EBIADDR[1] is EBIADDR[1] at Pin_C21
--operation mode is output

EBIADDR[1] = OUTPUT(RE1L5);


--EBIADDR[2] is EBIADDR[2] at Pin_E20
--operation mode is output

EBIADDR[2] = OUTPUT(RE1L6);


--EBIADDR[3] is EBIADDR[3] at Pin_H18
--operation mode is output

EBIADDR[3] = OUTPUT(RE1L7);


--EBIADDR[4] is EBIADDR[4] at Pin_G19
--operation mode is output

EBIADDR[4] = OUTPUT(RE1L8);


--EBIADDR[5] is EBIADDR[5] at Pin_J18
--operation mode is output

EBIADDR[5] = OUTPUT(RE1L9);


--EBIADDR[6] is EBIADDR[6] at Pin_J17
--operation mode is output

EBIADDR[6] = OUTPUT(RE1L01);


--EBIADDR[7] is EBIADDR[7] at Pin_G18
--operation mode is output

EBIADDR[7] = OUTPUT(RE1L11);


--EBIADDR[8] is EBIADDR[8] at Pin_D20
--operation mode is output

EBIADDR[8] = OUTPUT(RE1L21);


--EBIADDR[9] is EBIADDR[9] at Pin_F19
--operation mode is output

EBIADDR[9] = OUTPUT(RE1L31);


--EBIADDR[10] is EBIADDR[10] at Pin_H17
--operation mode is output

EBIADDR[10] = OUTPUT(RE1L41);


--EBIADDR[11] is EBIADDR[11] at Pin_E19
--operation mode is output

EBIADDR[11] = OUTPUT(RE1L51);


--EBIADDR[12] is EBIADDR[12] at Pin_C20
--operation mode is output

EBIADDR[12] = OUTPUT(RE1L61);


--EBIADDR[13] is EBIADDR[13] at Pin_D19
--operation mode is output

EBIADDR[13] = OUTPUT(RE1L71);


--EBIADDR[14] is EBIADDR[14] at Pin_F18
--operation mode is output

EBIADDR[14] = OUTPUT(RE1L81);


--EBIADDR[15] is EBIADDR[15] at Pin_C19
--operation mode is output

EBIADDR[15] = OUTPUT(RE1L91);


--EBIADDR[16] is EBIADDR[16] at Pin_G17
--operation mode is output

EBIADDR[16] = OUTPUT(RE1L02);


--EBIADDR[17] is EBIADDR[17] at Pin_K15
--operation mode is output

EBIADDR[17] = OUTPUT(RE1L12);


--EBIADDR[18] is EBIADDR[18] at Pin_D18
--operation mode is output

EBIADDR[18] = OUTPUT(RE1L22);


--EBIADDR[19] is EBIADDR[19] at Pin_E18
--operation mode is output

EBIADDR[19] = OUTPUT(RE1L32);


--EBIADDR[20] is EBIADDR[20] at Pin_H16
--operation mode is output

EBIADDR[20] = OUTPUT(RE1L42);


--EBIADDR[21] is EBIADDR[21] at Pin_F17
--operation mode is output

EBIADDR[21] = OUTPUT(RE1L52);


--EBIADDR[22] is EBIADDR[22] at Pin_C18
--operation mode is output

EBIADDR[22] = OUTPUT(RE1L62);


--EBIADDR[23] is EBIADDR[23] at Pin_J16
--operation mode is output

EBIADDR[23] = OUTPUT(RE1L72);


--EBIADDR[24] is EBIADDR[24] at Pin_E17
--operation mode is output

EBIADDR[24] = OUTPUT(RE1L82);


--EBICLK is EBICLK at Pin_D21
--operation mode is output

EBICLK = OUTPUT(RE1L13);


--EBIOEN is EBIOEN at Pin_C22
--operation mode is output

EBIOEN = OUTPUT(RE1L17);


--EBIWEN is EBIWEN at Pin_E21
--operation mode is output

EBIWEN = OUTPUT(RE1L37);


--SDRAMADDR[0] is SDRAMADDR[0] at Pin_K9
--operation mode is output

SDRAMADDR[0] = OUTPUT(RE1L671);


--SDRAMADDR[1] is SDRAMADDR[1] at Pin_C5
--operation mode is output

SDRAMADDR[1] = OUTPUT(RE1L771);


--SDRAMADDR[2] is SDRAMADDR[2] at Pin_E6
--operation mode is output

SDRAMADDR[2] = OUTPUT(RE1L871);


--SDRAMADDR[3] is SDRAMADDR[3] at Pin_G6
--operation mode is output

SDRAMADDR[3] = OUTPUT(RE1L971);


--SDRAMADDR[4] is SDRAMADDR[4] at Pin_K8
--operation mode is output

SDRAMADDR[4] = OUTPUT(RE1L081);


--SDRAMADDR[5] is SDRAMADDR[5] at Pin_A4
--operation mode is output

SDRAMADDR[5] = OUTPUT(RE1L181);


--SDRAMADDR[6] is SDRAMADDR[6] at Pin_B4
--operation mode is output

SDRAMADDR[6] = OUTPUT(RE1L281);


--SDRAMADDR[7] is SDRAMADDR[7] at Pin_F5
--operation mode is output

SDRAMADDR[7] = OUTPUT(RE1L381);


--SDRAMADDR[8] is SDRAMADDR[8] at Pin_D5
--operation mode is output

SDRAMADDR[8] = OUTPUT(RE1L481);


--SDRAMADDR[9] is SDRAMADDR[9] at Pin_G5
--operation mode is output

SDRAMADDR[9] = OUTPUT(RE1L581);


--SDRAMADDR[10] is SDRAMADDR[10] at Pin_K11
--operation mode is output

SDRAMADDR[10] = OUTPUT(RE1L681);


--SDRAMADDR[11] is SDRAMADDR[11] at Pin_E5
--operation mode is output

SDRAMADDR[11] = OUTPUT(RE1L781);


--SDRAMADDR[12] is SDRAMADDR[12] at Pin_H8
--operation mode is output

SDRAMADDR[12] = OUTPUT(RE1L881);


--SDRAMADDR[13] is SDRAMADDR[13] at Pin_J8
--operation mode is output

SDRAMADDR[13] = OUTPUT(RE1L981);


--SDRAMADDR[14] is SDRAMADDR[14] at Pin_F6
--operation mode is output

SDRAMADDR[14] = OUTPUT(RE1L091);


--SDRAMCSN[0] is SDRAMCSN[0] at Pin_E7
--operation mode is output

SDRAMCSN[0] = OUTPUT(RE1L991);


--SDRAMCSN[1] is SDRAMCSN[1] at Pin_D6
--operation mode is output

SDRAMCSN[1] = OUTPUT(RE1L002);


--SDRAMDQM[0] is SDRAMDQM[0] at Pin_H12
--operation mode is output

SDRAMDQM[0] = OUTPUT(RE1L332);


--SDRAMDQM[1] is SDRAMDQM[1] at Pin_G11
--operation mode is output

SDRAMDQM[1] = OUTPUT(RE1L432);


--SDRAMDQM[2] is SDRAMDQM[2] at Pin_F9
--operation mode is output

SDRAMDQM[2] = OUTPUT(RE1L532);


--SDRAMDQM[3] is SDRAMDQM[3] at Pin_C6
--operation mode is output

SDRAMDQM[3] = OUTPUT(RE1L632);


--SDRAMRASN is SDRAMRASN at Pin_J9
--operation mode is output

SDRAMRASN = OUTPUT(RE1L382);


--SDRAMCASN is SDRAMCASN at Pin_F8
--operation mode is output

SDRAMCASN = OUTPUT(RE1L191);


--SDRAMWEN is SDRAMWEN at Pin_A5
--operation mode is output

SDRAMWEN = OUTPUT(RE1L582);


--SDRAMCLKE is SDRAMCLKE at Pin_F7
--operation mode is output

SDRAMCLKE = OUTPUT(RE1L591);


--SDRAMCLKN is SDRAMCLKN at Pin_G7
--operation mode is output

SDRAMCLKN = OUTPUT(RE1L791);


--SDRAMCLK is SDRAMCLK at Pin_B5
--operation mode is output

SDRAMCLK = OUTPUT(RE1L391);


--WE1_combout is stripe:stripe_inst|alt_exc_stripe:lpm_instance|alt_exc_upcore:core|apex20ke_io_bidir_od:nreset_pbidir|combout at Pin_B16
--operation mode is bidir

WE1_combout = nRESET;

--nRESET is nRESET at Pin_B16
--operation mode is bidir

nRESET_open_drain_out = OPNDRN(RE1_core);
nRESET = BIDIR(nRESET_open_drain_out);


--CLK_REF is CLK_REF at Pin_H24
--operation mode is input

CLK_REF = INPUT();


--nPOR is nPOR at Pin_J24
--operation mode is input

nPOR = INPUT();






