// Seed: 964588924
module module_0 (
    input supply1 id_0,
    input supply1 id_1,
    input wor id_2,
    input supply0 id_3,
    input uwire id_4,
    output tri id_5,
    input tri1 id_6,
    input tri id_7,
    input supply0 id_8,
    output tri0 id_9,
    input supply1 id_10,
    output supply1 id_11,
    input uwire id_12
);
  wire id_14;
  wire id_15;
  assign id_15 = ~1;
  wire id_16;
endmodule
module module_1 (
    output wor id_0,
    input  wor id_1
);
  tri id_3, id_4, id_5, id_6 = 1 - 1;
  assign id_3 = id_3;
  uwire id_7;
  module_0(
      id_1, id_1, id_1, id_1, id_1, id_0, id_1, id_1, id_1, id_0, id_1, id_0, id_1
  );
  assign id_7 = id_4 & id_1;
endmodule
