library ieee;
use ieee.std_logic_1164.all;
entity NAND3_NikithReddy is
	port
	(
		A, B, C	: IN  Std_Logic;
		Y	      : out Std_Logic
	);
end NAND3_NikithReddy;
architecture Structure of NAND3_NikithReddy is

	SIGNAL w1, w2 : Std_Logic;

begin

	w1 <= A NAND B;
	w2 <= w1 NAND w1;
	Y  <= w2 NAND C;

end Structure;
