 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : JAM
Version: Q-2019.12
Date   : Wed Mar 30 12:57:43 2022
****************************************

Operating Conditions: slow   Library: slow
Wire Load Model Mode: top

  Startpoint: change_point_reg[0]
              (rising edge-triggered flip-flop clocked by CLK)
  Endpoint: n_reg[5][1]
            (rising edge-triggered flip-flop clocked by CLK)
  Path Group: CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  JAM                tsmc13_wl10           slow

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock CLK (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.50       0.50
  change_point_reg[0]/CK (DFFRX1)          0.00       0.50 r
  change_point_reg[0]/Q (DFFRX1)           0.89       1.39 f
  U881/Y (OR2X1)                           0.54       1.93 f
  U887/Y (NOR2X1)                          0.25       2.18 r
  U886/Y (CLKBUFX3)                        0.69       2.87 r
  U928/Y (CLKINVX1)                        0.56       3.43 f
  U885/Y (NOR3X2)                          0.76       4.19 r
  U972/Y (CLKINVX1)                        0.28       4.47 f
  U971/Y (OAI31X1)                         0.51       4.98 r
  U927/Y (CLKINVX1)                        0.51       5.49 f
  U888/Y (NAND2X1)                         0.58       6.07 r
  U924/Y (INVX1)                           0.42       6.48 f
  U922/Y (NAND2X1)                         0.55       7.03 r
  U883/Y (INVX1)                           0.42       7.45 f
  U962/Y (OAI31X1)                         0.54       7.99 r
  U882/Y (INVX1)                           0.50       8.49 f
  U884/Y (OAI21X1)                         0.57       9.06 r
  U929/Y (CLKINVX1)                        0.48       9.54 f
  U1062/Y (OAI22XL)                        0.55      10.10 r
  n_reg[5][1]/D (DFFRX1)                   0.00      10.10 r
  data arrival time                                  10.10

  clock CLK (rise edge)                   10.00      10.00
  clock network delay (ideal)              0.50      10.50
  clock uncertainty                       -0.10      10.40
  n_reg[5][1]/CK (DFFRX1)                  0.00      10.40 r
  library setup time                      -0.30      10.10
  data required time                                 10.10
  -----------------------------------------------------------
  data required time                                 10.10
  data arrival time                                 -10.10
  -----------------------------------------------------------
  slack (MET)                                         0.01


1
