# Reading D:/altera/13.1/modelsim_ase/tcl/vsim/pref.tcl 
# do LedGame_run_msim_rtl_verilog.do 
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Modifying D:\altera\13.1\modelsim_ase\win32aloem/../modelsim.ini
# 
# vlog -vlog01compat -work work +incdir+D:/Projects/EMBEDDED/HW/Led\ Game/Led\ Game/Modules {D:/Projects/EMBEDDED/HW/Led Game/Led Game/Modules/Status.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Status
# 
# Top level modules:
# 	Status
# vlog -vlog01compat -work work +incdir+D:/Projects/EMBEDDED/HW/Led\ Game/Led\ Game/Modules {D:/Projects/EMBEDDED/HW/Led Game/Led Game/Modules/Segmenter.v}
# Model Technology ModelSim ALTERA vlog 10.1d Compiler 2012.11 Nov  2 2012
# -- Compiling module Segmenter
# 
# Top level modules:
# 	Segmenter
# 
