INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abhis/OneDrive/Desktop/my git/Divide-by-three/div_by_3/div_by_3.srcs/sources_1/new/div_by_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module div_by_3
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/abhis/OneDrive/Desktop/my git/Divide-by-three/div_by_3/div_by_3.srcs/sim_1/new/tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb
