verilog xil_defaultlib --include "C:/Xilinx/Vivado/2023.1/data/xilinx_vip/include" --include "../../../../Kria_KR260_Test.gen/sources_1/bd/Kria_BD/ipshared/ec67/hdl" --include "../../../../Kria_KR260_Test.gen/sources_1/bd/Kria_BD/ipshared/f805/hdl" --include "../../../../Kria_KR260_Test.gen/sources_1/bd/Kria_BD/ipshared/30ef" \
"../../../bd/Kria_BD/ip/Kria_BD_zynq_ultra_ps_e_0_0/sim/Kria_BD_zynq_ultra_ps_e_0_0_vip_wrapper.v" \
"../../../bd/Kria_BD/ip/Kria_BD_clk_wiz_0_1/Kria_BD_clk_wiz_0_1_clk_wiz.v" \
"../../../bd/Kria_BD/ip/Kria_BD_clk_wiz_0_1/Kria_BD_clk_wiz_0_1.v" \
"../../../bd/Kria_BD/ip/Kria_BD_xbar_0/sim/Kria_BD_xbar_0.v" \
"../../../bd/Kria_BD/ip/Kria_BD_Top_0_0/sim/Kria_BD_Top_0_0.v" \
"../../../bd/Kria_BD/ip/Kria_BD_xlconcat_0_0/sim/Kria_BD_xlconcat_0_0.v" \
"../../../bd/Kria_BD/ip/Kria_BD_xlslice_0_1/sim/Kria_BD_xlslice_0_1.v" \
"../../../bd/Kria_BD/ip/Kria_BD_xlslice_1_0/sim/Kria_BD_xlslice_1_0.v" \
"../../../bd/Kria_BD/ip/Kria_BD_auto_pc_0/sim/Kria_BD_auto_pc_0.v" \
"../../../bd/Kria_BD/sim/Kria_BD.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
