Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Thu Nov 24 11:51:26 2022
| Host         : LAPTOP-D2FDV0JU running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file Lab5_Team30_Vending_Machine_fpga_timing_summary_routed.rpt -pb Lab5_Team30_Vending_Machine_fpga_timing_summary_routed.pb -rpx Lab5_Team30_Vending_Machine_fpga_timing_summary_routed.rpx -warn_on_violation
| Design       : Lab5_Team30_Vending_Machine_fpga
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (7)
6. checking no_output_delay (17)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (7)
------------------------------
 There are 7 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (17)
--------------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.031        0.000                      0                 1323        0.070        0.000                      0                 1323        4.500        0.000                       0                   711  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.031        0.000                      0                 1323        0.070        0.000                      0                 1323        4.500        0.000                       0                   711  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.031ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.070ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.031ns  (required time - arrival time)
  Source:                 kd/key_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.624ns  (logic 1.449ns (21.876%)  route 5.175ns (78.124%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=710, routed)         1.624     5.145    kd/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y51          FDRE                                         r  kd/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  kd/key_reg[1]/Q
                         net (fo=163, routed)         1.886     7.487    kd/last_change[1]
    SLICE_X8Y36          LUT6 (Prop_lut6_I2_O)        0.124     7.611 r  kd/state_i_169/O
                         net (fo=1, routed)           0.000     7.611    kd/state_i_169_n_0
    SLICE_X8Y36          MUXF7 (Prop_muxf7_I1_O)      0.214     7.825 r  kd/state_reg_i_83/O
                         net (fo=1, routed)           0.000     7.825    kd/state_reg_i_83_n_0
    SLICE_X8Y36          MUXF8 (Prop_muxf8_I1_O)      0.088     7.913 r  kd/state_reg_i_40/O
                         net (fo=1, routed)           0.935     8.849    kd/state_reg_i_40_n_0
    SLICE_X11Y46         LUT5 (Prop_lut5_I0_O)        0.319     9.168 r  kd/state_i_16/O
                         net (fo=1, routed)           0.634     9.802    kd/state_i_16_n_0
    SLICE_X11Y47         LUT6 (Prop_lut6_I3_O)        0.124     9.926 r  kd/state_i_5/O
                         net (fo=2, routed)           0.953    10.879    kd/state_i_5_n_0
    SLICE_X10Y50         LUT6 (Prop_lut6_I2_O)        0.124    11.003 r  kd/money[7]_i_1/O
                         net (fo=8, routed)           0.766    11.769    money
    SLICE_X11Y56         FDRE                                         r  money_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=710, routed)         1.441    14.782    CLK100MHZ_IBUF_BUFG
    SLICE_X11Y56         FDRE                                         r  money_reg[6]/C
                         clock pessimism              0.258    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X11Y56         FDRE (Setup_fdre_C_CE)      -0.205    14.800    money_reg[6]
  -------------------------------------------------------------------
                         required time                         14.800    
                         arrival time                         -11.769    
  -------------------------------------------------------------------
                         slack                                  3.031    

Slack (MET) :             3.031ns  (required time - arrival time)
  Source:                 kd/key_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.624ns  (logic 1.449ns (21.876%)  route 5.175ns (78.124%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=710, routed)         1.624     5.145    kd/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y51          FDRE                                         r  kd/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  kd/key_reg[1]/Q
                         net (fo=163, routed)         1.886     7.487    kd/last_change[1]
    SLICE_X8Y36          LUT6 (Prop_lut6_I2_O)        0.124     7.611 r  kd/state_i_169/O
                         net (fo=1, routed)           0.000     7.611    kd/state_i_169_n_0
    SLICE_X8Y36          MUXF7 (Prop_muxf7_I1_O)      0.214     7.825 r  kd/state_reg_i_83/O
                         net (fo=1, routed)           0.000     7.825    kd/state_reg_i_83_n_0
    SLICE_X8Y36          MUXF8 (Prop_muxf8_I1_O)      0.088     7.913 r  kd/state_reg_i_40/O
                         net (fo=1, routed)           0.935     8.849    kd/state_reg_i_40_n_0
    SLICE_X11Y46         LUT5 (Prop_lut5_I0_O)        0.319     9.168 r  kd/state_i_16/O
                         net (fo=1, routed)           0.634     9.802    kd/state_i_16_n_0
    SLICE_X11Y47         LUT6 (Prop_lut6_I3_O)        0.124     9.926 r  kd/state_i_5/O
                         net (fo=2, routed)           0.953    10.879    kd/state_i_5_n_0
    SLICE_X10Y50         LUT6 (Prop_lut6_I2_O)        0.124    11.003 r  kd/money[7]_i_1/O
                         net (fo=8, routed)           0.766    11.769    money
    SLICE_X11Y56         FDRE                                         r  money_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=710, routed)         1.441    14.782    CLK100MHZ_IBUF_BUFG
    SLICE_X11Y56         FDRE                                         r  money_reg[7]/C
                         clock pessimism              0.258    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X11Y56         FDRE (Setup_fdre_C_CE)      -0.205    14.800    money_reg[7]
  -------------------------------------------------------------------
                         required time                         14.800    
                         arrival time                         -11.769    
  -------------------------------------------------------------------
                         slack                                  3.031    

Slack (MET) :             3.095ns  (required time - arrival time)
  Source:                 kd/key_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.559ns  (logic 1.449ns (22.090%)  route 5.110ns (77.910%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=710, routed)         1.624     5.145    kd/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y51          FDRE                                         r  kd/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  kd/key_reg[1]/Q
                         net (fo=163, routed)         1.886     7.487    kd/last_change[1]
    SLICE_X8Y36          LUT6 (Prop_lut6_I2_O)        0.124     7.611 r  kd/state_i_169/O
                         net (fo=1, routed)           0.000     7.611    kd/state_i_169_n_0
    SLICE_X8Y36          MUXF7 (Prop_muxf7_I1_O)      0.214     7.825 r  kd/state_reg_i_83/O
                         net (fo=1, routed)           0.000     7.825    kd/state_reg_i_83_n_0
    SLICE_X8Y36          MUXF8 (Prop_muxf8_I1_O)      0.088     7.913 r  kd/state_reg_i_40/O
                         net (fo=1, routed)           0.935     8.849    kd/state_reg_i_40_n_0
    SLICE_X11Y46         LUT5 (Prop_lut5_I0_O)        0.319     9.168 r  kd/state_i_16/O
                         net (fo=1, routed)           0.634     9.802    kd/state_i_16_n_0
    SLICE_X11Y47         LUT6 (Prop_lut6_I3_O)        0.124     9.926 r  kd/state_i_5/O
                         net (fo=2, routed)           0.953    10.879    kd/state_i_5_n_0
    SLICE_X10Y50         LUT6 (Prop_lut6_I2_O)        0.124    11.003 r  kd/money[7]_i_1/O
                         net (fo=8, routed)           0.701    11.704    money
    SLICE_X11Y54         FDRE                                         r  money_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=710, routed)         1.441    14.782    CLK100MHZ_IBUF_BUFG
    SLICE_X11Y54         FDRE                                         r  money_reg[4]/C
                         clock pessimism              0.258    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X11Y54         FDRE (Setup_fdre_C_CE)      -0.205    14.800    money_reg[4]
  -------------------------------------------------------------------
                         required time                         14.800    
                         arrival time                         -11.704    
  -------------------------------------------------------------------
                         slack                                  3.095    

Slack (MET) :             3.247ns  (required time - arrival time)
  Source:                 kd/key_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.442ns  (logic 1.449ns (22.492%)  route 4.993ns (77.508%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.781ns = ( 14.781 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=710, routed)         1.624     5.145    kd/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y51          FDRE                                         r  kd/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  kd/key_reg[1]/Q
                         net (fo=163, routed)         1.886     7.487    kd/last_change[1]
    SLICE_X8Y36          LUT6 (Prop_lut6_I2_O)        0.124     7.611 r  kd/state_i_169/O
                         net (fo=1, routed)           0.000     7.611    kd/state_i_169_n_0
    SLICE_X8Y36          MUXF7 (Prop_muxf7_I1_O)      0.214     7.825 r  kd/state_reg_i_83/O
                         net (fo=1, routed)           0.000     7.825    kd/state_reg_i_83_n_0
    SLICE_X8Y36          MUXF8 (Prop_muxf8_I1_O)      0.088     7.913 r  kd/state_reg_i_40/O
                         net (fo=1, routed)           0.935     8.849    kd/state_reg_i_40_n_0
    SLICE_X11Y46         LUT5 (Prop_lut5_I0_O)        0.319     9.168 r  kd/state_i_16/O
                         net (fo=1, routed)           0.634     9.802    kd/state_i_16_n_0
    SLICE_X11Y47         LUT6 (Prop_lut6_I3_O)        0.124     9.926 r  kd/state_i_5/O
                         net (fo=2, routed)           0.953    10.879    kd/state_i_5_n_0
    SLICE_X10Y50         LUT6 (Prop_lut6_I2_O)        0.124    11.003 r  kd/money[7]_i_1/O
                         net (fo=8, routed)           0.584    11.587    money
    SLICE_X12Y56         FDRE                                         r  money_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=710, routed)         1.440    14.781    CLK100MHZ_IBUF_BUFG
    SLICE_X12Y56         FDRE                                         r  money_reg[5]/C
                         clock pessimism              0.258    15.039    
                         clock uncertainty           -0.035    15.004    
    SLICE_X12Y56         FDRE (Setup_fdre_C_CE)      -0.169    14.835    money_reg[5]
  -------------------------------------------------------------------
                         required time                         14.835    
                         arrival time                         -11.587    
  -------------------------------------------------------------------
                         slack                                  3.247    

Slack (MET) :             3.299ns  (required time - arrival time)
  Source:                 kd/key_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.356ns  (logic 1.449ns (22.798%)  route 4.907ns (77.202%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=710, routed)         1.624     5.145    kd/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y51          FDRE                                         r  kd/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  kd/key_reg[1]/Q
                         net (fo=163, routed)         1.886     7.487    kd/last_change[1]
    SLICE_X8Y36          LUT6 (Prop_lut6_I2_O)        0.124     7.611 r  kd/state_i_169/O
                         net (fo=1, routed)           0.000     7.611    kd/state_i_169_n_0
    SLICE_X8Y36          MUXF7 (Prop_muxf7_I1_O)      0.214     7.825 r  kd/state_reg_i_83/O
                         net (fo=1, routed)           0.000     7.825    kd/state_reg_i_83_n_0
    SLICE_X8Y36          MUXF8 (Prop_muxf8_I1_O)      0.088     7.913 r  kd/state_reg_i_40/O
                         net (fo=1, routed)           0.935     8.849    kd/state_reg_i_40_n_0
    SLICE_X11Y46         LUT5 (Prop_lut5_I0_O)        0.319     9.168 r  kd/state_i_16/O
                         net (fo=1, routed)           0.634     9.802    kd/state_i_16_n_0
    SLICE_X11Y47         LUT6 (Prop_lut6_I3_O)        0.124     9.926 r  kd/state_i_5/O
                         net (fo=2, routed)           0.953    10.879    kd/state_i_5_n_0
    SLICE_X10Y50         LUT6 (Prop_lut6_I2_O)        0.124    11.003 r  kd/money[7]_i_1/O
                         net (fo=8, routed)           0.498    11.501    money
    SLICE_X11Y53         FDRE                                         r  money_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=710, routed)         1.441    14.782    CLK100MHZ_IBUF_BUFG
    SLICE_X11Y53         FDRE                                         r  money_reg[1]/C
                         clock pessimism              0.258    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X11Y53         FDRE (Setup_fdre_C_CE)      -0.205    14.800    money_reg[1]
  -------------------------------------------------------------------
                         required time                         14.800    
                         arrival time                         -11.501    
  -------------------------------------------------------------------
                         slack                                  3.299    

Slack (MET) :             3.320ns  (required time - arrival time)
  Source:                 kd/key_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.370ns  (logic 1.449ns (22.747%)  route 4.921ns (77.253%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=710, routed)         1.624     5.145    kd/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y51          FDRE                                         r  kd/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  kd/key_reg[1]/Q
                         net (fo=163, routed)         1.886     7.487    kd/last_change[1]
    SLICE_X8Y36          LUT6 (Prop_lut6_I2_O)        0.124     7.611 r  kd/state_i_169/O
                         net (fo=1, routed)           0.000     7.611    kd/state_i_169_n_0
    SLICE_X8Y36          MUXF7 (Prop_muxf7_I1_O)      0.214     7.825 r  kd/state_reg_i_83/O
                         net (fo=1, routed)           0.000     7.825    kd/state_reg_i_83_n_0
    SLICE_X8Y36          MUXF8 (Prop_muxf8_I1_O)      0.088     7.913 r  kd/state_reg_i_40/O
                         net (fo=1, routed)           0.935     8.849    kd/state_reg_i_40_n_0
    SLICE_X11Y46         LUT5 (Prop_lut5_I0_O)        0.319     9.168 r  kd/state_i_16/O
                         net (fo=1, routed)           0.634     9.802    kd/state_i_16_n_0
    SLICE_X11Y47         LUT6 (Prop_lut6_I3_O)        0.124     9.926 r  kd/state_i_5/O
                         net (fo=2, routed)           0.953    10.879    kd/state_i_5_n_0
    SLICE_X10Y50         LUT6 (Prop_lut6_I2_O)        0.124    11.003 r  kd/money[7]_i_1/O
                         net (fo=8, routed)           0.512    11.515    money
    SLICE_X10Y54         FDRE                                         r  money_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=710, routed)         1.441    14.782    CLK100MHZ_IBUF_BUFG
    SLICE_X10Y54         FDRE                                         r  money_reg[3]/C
                         clock pessimism              0.258    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X10Y54         FDRE (Setup_fdre_C_CE)      -0.169    14.836    money_reg[3]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                         -11.515    
  -------------------------------------------------------------------
                         slack                                  3.320    

Slack (MET) :             3.323ns  (required time - arrival time)
  Source:                 kd/key_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.368ns  (logic 1.449ns (22.754%)  route 4.919ns (77.246%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=710, routed)         1.624     5.145    kd/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y51          FDRE                                         r  kd/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  kd/key_reg[1]/Q
                         net (fo=163, routed)         1.886     7.487    kd/last_change[1]
    SLICE_X8Y36          LUT6 (Prop_lut6_I2_O)        0.124     7.611 r  kd/state_i_169/O
                         net (fo=1, routed)           0.000     7.611    kd/state_i_169_n_0
    SLICE_X8Y36          MUXF7 (Prop_muxf7_I1_O)      0.214     7.825 r  kd/state_reg_i_83/O
                         net (fo=1, routed)           0.000     7.825    kd/state_reg_i_83_n_0
    SLICE_X8Y36          MUXF8 (Prop_muxf8_I1_O)      0.088     7.913 r  kd/state_reg_i_40/O
                         net (fo=1, routed)           0.935     8.849    kd/state_reg_i_40_n_0
    SLICE_X11Y46         LUT5 (Prop_lut5_I0_O)        0.319     9.168 r  kd/state_i_16/O
                         net (fo=1, routed)           0.634     9.802    kd/state_i_16_n_0
    SLICE_X11Y47         LUT6 (Prop_lut6_I3_O)        0.124     9.926 r  kd/state_i_5/O
                         net (fo=2, routed)           0.953    10.879    kd/state_i_5_n_0
    SLICE_X10Y50         LUT6 (Prop_lut6_I2_O)        0.124    11.003 r  kd/money[7]_i_1/O
                         net (fo=8, routed)           0.510    11.513    money
    SLICE_X10Y53         FDRE                                         r  money_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=710, routed)         1.441    14.782    CLK100MHZ_IBUF_BUFG
    SLICE_X10Y53         FDRE                                         r  money_reg[0]/C
                         clock pessimism              0.258    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X10Y53         FDRE (Setup_fdre_C_CE)      -0.169    14.836    money_reg[0]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                         -11.513    
  -------------------------------------------------------------------
                         slack                                  3.323    

Slack (MET) :             3.323ns  (required time - arrival time)
  Source:                 kd/key_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.368ns  (logic 1.449ns (22.754%)  route 4.919ns (77.246%))
  Logic Levels:           6  (LUT5=1 LUT6=3 MUXF7=1 MUXF8=1)
  Clock Path Skew:        -0.105ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.145ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=710, routed)         1.624     5.145    kd/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y51          FDRE                                         r  kd/key_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y51          FDRE (Prop_fdre_C_Q)         0.456     5.601 r  kd/key_reg[1]/Q
                         net (fo=163, routed)         1.886     7.487    kd/last_change[1]
    SLICE_X8Y36          LUT6 (Prop_lut6_I2_O)        0.124     7.611 r  kd/state_i_169/O
                         net (fo=1, routed)           0.000     7.611    kd/state_i_169_n_0
    SLICE_X8Y36          MUXF7 (Prop_muxf7_I1_O)      0.214     7.825 r  kd/state_reg_i_83/O
                         net (fo=1, routed)           0.000     7.825    kd/state_reg_i_83_n_0
    SLICE_X8Y36          MUXF8 (Prop_muxf8_I1_O)      0.088     7.913 r  kd/state_reg_i_40/O
                         net (fo=1, routed)           0.935     8.849    kd/state_reg_i_40_n_0
    SLICE_X11Y46         LUT5 (Prop_lut5_I0_O)        0.319     9.168 r  kd/state_i_16/O
                         net (fo=1, routed)           0.634     9.802    kd/state_i_16_n_0
    SLICE_X11Y47         LUT6 (Prop_lut6_I3_O)        0.124     9.926 r  kd/state_i_5/O
                         net (fo=2, routed)           0.953    10.879    kd/state_i_5_n_0
    SLICE_X10Y50         LUT6 (Prop_lut6_I2_O)        0.124    11.003 r  kd/money[7]_i_1/O
                         net (fo=8, routed)           0.510    11.513    money
    SLICE_X10Y53         FDRE                                         r  money_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=710, routed)         1.441    14.782    CLK100MHZ_IBUF_BUFG
    SLICE_X10Y53         FDRE                                         r  money_reg[2]/C
                         clock pessimism              0.258    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X10Y53         FDRE (Setup_fdre_C_CE)      -0.169    14.836    money_reg[2]
  -------------------------------------------------------------------
                         required time                         14.836    
                         arrival time                         -11.513    
  -------------------------------------------------------------------
                         slack                                  3.323    

Slack (MET) :             3.387ns  (required time - arrival time)
  Source:                 kd/key_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.503ns  (logic 2.465ns (37.905%)  route 4.038ns (62.095%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=710, routed)         1.623     5.144    kd/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y53          FDRE                                         r  kd/key_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y53          FDRE (Prop_fdre_C_Q)         0.419     5.563 r  kd/key_reg[7]/Q
                         net (fo=25, routed)          1.370     6.933    kd/last_change[7]
    SLICE_X11Y49         LUT4 (Prop_lut4_I2_O)        0.327     7.260 r  kd/key_down[63]_i_2/O
                         net (fo=34, routed)          0.844     8.104    kd/key_down[63]_i_2_n_0
    SLICE_X9Y52          LUT6 (Prop_lut6_I4_O)        0.327     8.431 r  kd/money[3]_i_11/O
                         net (fo=1, routed)           0.617     9.048    kd/money[3]_i_11_n_0
    SLICE_X9Y54          LUT2 (Prop_lut2_I1_O)        0.124     9.172 r  kd/money[3]_i_6/O
                         net (fo=1, routed)           0.000     9.172    kd/money[3]_i_6_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.573 r  kd/money_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.573    kd/money_reg[3]_i_2_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     9.886 r  kd/money_reg[5]_i_8/O[3]
                         net (fo=1, routed)           0.436    10.322    ot/money[7]_i_6[2]
    SLICE_X10Y55         LUT5 (Prop_lut5_I2_O)        0.306    10.628 r  ot/money[7]_i_11/O
                         net (fo=1, routed)           0.340    10.968    of/money_reg[7]_1
    SLICE_X11Y55         LUT6 (Prop_lut6_I5_O)        0.124    11.092 r  of/money[7]_i_6/O
                         net (fo=1, routed)           0.431    11.523    of/money[7]_i_6_n_0
    SLICE_X11Y56         LUT6 (Prop_lut6_I5_O)        0.124    11.647 r  of/money[7]_i_2/O
                         net (fo=1, routed)           0.000    11.647    next_money[7]
    SLICE_X11Y56         FDRE                                         r  money_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=710, routed)         1.441    14.782    CLK100MHZ_IBUF_BUFG
    SLICE_X11Y56         FDRE                                         r  money_reg[7]/C
                         clock pessimism              0.258    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X11Y56         FDRE (Setup_fdre_C_D)        0.029    15.034    money_reg[7]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                         -11.647    
  -------------------------------------------------------------------
                         slack                                  3.387    

Slack (MET) :             3.608ns  (required time - arrival time)
  Source:                 kd/key_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            money_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.284ns  (logic 2.387ns (37.987%)  route 3.897ns (62.013%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT4=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.782ns = ( 14.782 - 10.000 ) 
    Source Clock Delay      (SCD):    5.144ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=710, routed)         1.623     5.144    kd/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y53          FDRE                                         r  kd/key_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y53          FDRE (Prop_fdre_C_Q)         0.419     5.563 r  kd/key_reg[7]/Q
                         net (fo=25, routed)          1.370     6.933    kd/last_change[7]
    SLICE_X11Y49         LUT4 (Prop_lut4_I2_O)        0.327     7.260 r  kd/key_down[63]_i_2/O
                         net (fo=34, routed)          0.844     8.104    kd/key_down[63]_i_2_n_0
    SLICE_X9Y52          LUT6 (Prop_lut6_I4_O)        0.327     8.431 r  kd/money[3]_i_11/O
                         net (fo=1, routed)           0.617     9.048    kd/money[3]_i_11_n_0
    SLICE_X9Y54          LUT2 (Prop_lut2_I1_O)        0.124     9.172 r  kd/money[3]_i_6/O
                         net (fo=1, routed)           0.000     9.172    kd/money[3]_i_6_n_0
    SLICE_X9Y54          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     9.573 r  kd/money_reg[3]_i_2/CO[3]
                         net (fo=1, routed)           0.000     9.573    kd/money_reg[3]_i_2_n_0
    SLICE_X9Y55          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.812 r  kd/money_reg[5]_i_8/O[2]
                         net (fo=1, routed)           0.489    10.301    oft/money[6]_i_2_1[0]
    SLICE_X9Y57          LUT5 (Prop_lut5_I3_O)        0.302    10.603 f  oft/money[6]_i_3/O
                         net (fo=1, routed)           0.425    11.028    oft/money[6]_i_3_n_0
    SLICE_X11Y56         LUT6 (Prop_lut6_I1_O)        0.124    11.152 r  oft/money[6]_i_2/O
                         net (fo=1, routed)           0.151    11.304    oft/money[6]_i_2_n_0
    SLICE_X11Y56         LUT5 (Prop_lut5_I4_O)        0.124    11.428 r  oft/money[6]_i_1/O
                         net (fo=1, routed)           0.000    11.428    next_money[6]
    SLICE_X11Y56         FDRE                                         r  money_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=710, routed)         1.441    14.782    CLK100MHZ_IBUF_BUFG
    SLICE_X11Y56         FDRE                                         r  money_reg[6]/C
                         clock pessimism              0.258    15.040    
                         clock uncertainty           -0.035    15.005    
    SLICE_X11Y56         FDRE (Setup_fdre_C_D)        0.031    15.036    money_reg[6]
  -------------------------------------------------------------------
                         required time                         15.036    
                         arrival time                         -11.428    
  -------------------------------------------------------------------
                         slack                                  3.608    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 kd/key_reg[8]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[339]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.434ns  (logic 0.209ns (48.138%)  route 0.225ns (51.862%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=710, routed)         0.592     1.475    kd/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y51          FDRE                                         r  kd/key_reg[8]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDRE (Prop_fdre_C_Q)         0.164     1.639 f  kd/key_reg[8]_rep__0/Q
                         net (fo=128, routed)         0.225     1.864    kd/key_reg[8]_rep__0_n_0
    SLICE_X5Y46          LUT4 (Prop_lut4_I0_O)        0.045     1.909 r  kd/key_down[339]_i_1/O
                         net (fo=1, routed)           0.000     1.909    kd/p_0_in[339]
    SLICE_X5Y46          FDRE                                         r  kd/key_down_reg[339]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=710, routed)         0.864     1.991    kd/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y46          FDRE                                         r  kd/key_down_reg[339]/C
                         clock pessimism             -0.244     1.747    
    SLICE_X5Y46          FDRE (Hold_fdre_C_D)         0.092     1.839    kd/key_down_reg[339]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 kd/key_reg[8]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[336]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.508ns  (logic 0.209ns (41.124%)  route 0.299ns (58.876%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=710, routed)         0.592     1.475    kd/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y51          FDRE                                         r  kd/key_reg[8]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDRE (Prop_fdre_C_Q)         0.164     1.639 f  kd/key_reg[8]_rep__0/Q
                         net (fo=128, routed)         0.299     1.938    kd/key_reg[8]_rep__0_n_0
    SLICE_X6Y47          LUT4 (Prop_lut4_I0_O)        0.045     1.983 r  kd/key_down[336]_i_1/O
                         net (fo=1, routed)           0.000     1.983    kd/p_0_in[336]
    SLICE_X6Y47          FDRE                                         r  kd/key_down_reg[336]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=710, routed)         0.865     1.992    kd/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y47          FDRE                                         r  kd/key_down_reg[336]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X6Y47          FDRE (Hold_fdre_C_D)         0.120     1.868    kd/key_down_reg[336]
  -------------------------------------------------------------------
                         required time                         -1.868    
                         arrival time                           1.983    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.125ns  (arrival time - required time)
  Source:                 kd/key_reg[8]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[349]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.490ns  (logic 0.209ns (42.637%)  route 0.281ns (57.363%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=710, routed)         0.592     1.475    kd/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y51          FDRE                                         r  kd/key_reg[8]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDRE (Prop_fdre_C_Q)         0.164     1.639 f  kd/key_reg[8]_rep__0/Q
                         net (fo=128, routed)         0.281     1.920    kd/key_reg[8]_rep__0_n_0
    SLICE_X5Y47          LUT4 (Prop_lut4_I0_O)        0.045     1.965 r  kd/key_down[349]_i_1/O
                         net (fo=1, routed)           0.000     1.965    kd/p_0_in[349]
    SLICE_X5Y47          FDRE                                         r  kd/key_down_reg[349]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=710, routed)         0.865     1.992    kd/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y47          FDRE                                         r  kd/key_down_reg[349]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X5Y47          FDRE (Hold_fdre_C_D)         0.092     1.840    kd/key_down_reg[349]
  -------------------------------------------------------------------
                         required time                         -1.840    
                         arrival time                           1.965    
  -------------------------------------------------------------------
                         slack                                  0.125    

Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 kd/key_reg[8]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[343]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.511ns  (logic 0.209ns (40.884%)  route 0.302ns (59.116%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=710, routed)         0.592     1.475    kd/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y51          FDRE                                         r  kd/key_reg[8]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDRE (Prop_fdre_C_Q)         0.164     1.639 f  kd/key_reg[8]_rep__0/Q
                         net (fo=128, routed)         0.302     1.941    kd/key_reg[8]_rep__0_n_0
    SLICE_X7Y46          LUT4 (Prop_lut4_I0_O)        0.045     1.986 r  kd/key_down[343]_i_1/O
                         net (fo=1, routed)           0.000     1.986    kd/p_0_in[343]
    SLICE_X7Y46          FDRE                                         r  kd/key_down_reg[343]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=710, routed)         0.864     1.991    kd/CLK100MHZ_IBUF_BUFG
    SLICE_X7Y46          FDRE                                         r  kd/key_down_reg[343]/C
                         clock pessimism             -0.244     1.747    
    SLICE_X7Y46          FDRE (Hold_fdre_C_D)         0.092     1.839    kd/key_down_reg[343]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.986    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 kd/key_reg[8]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[350]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.520ns  (logic 0.209ns (40.179%)  route 0.311ns (59.821%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.272ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=710, routed)         0.592     1.475    kd/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y51          FDRE                                         r  kd/key_reg[8]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDRE (Prop_fdre_C_Q)         0.164     1.639 f  kd/key_reg[8]_rep__0/Q
                         net (fo=128, routed)         0.311     1.950    kd/key_reg[8]_rep__0_n_0
    SLICE_X5Y46          LUT4 (Prop_lut4_I0_O)        0.045     1.995 r  kd/key_down[350]_i_1/O
                         net (fo=1, routed)           0.000     1.995    kd/p_0_in[350]
    SLICE_X5Y46          FDRE                                         r  kd/key_down_reg[350]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=710, routed)         0.864     1.991    kd/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y46          FDRE                                         r  kd/key_down_reg[350]/C
                         clock pessimism             -0.244     1.747    
    SLICE_X5Y46          FDRE (Hold_fdre_C_D)         0.092     1.839    kd/key_down_reg[350]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 kd/inst/inst/Ps2Interface_i/frame_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/frame_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.297ns  (logic 0.186ns (62.534%)  route 0.111ns (37.466%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=710, routed)         0.593     1.476    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X3Y55          FDCE                                         r  kd/inst/inst/Ps2Interface_i/frame_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  kd/inst/inst/Ps2Interface_i/frame_reg[1]/Q
                         net (fo=3, routed)           0.111     1.729    kd/inst/inst/Ps2Interface_i/p_0_in[0]
    SLICE_X2Y55          LUT3 (Prop_lut3_I0_O)        0.045     1.774 r  kd/inst/inst/Ps2Interface_i/frame[0]_i_1/O
                         net (fo=1, routed)           0.000     1.774    kd/inst/inst/Ps2Interface_i/frame[0]_i_1_n_0
    SLICE_X2Y55          FDCE                                         r  kd/inst/inst/Ps2Interface_i/frame_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=710, routed)         0.863     1.991    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X2Y55          FDCE                                         r  kd/inst/inst/Ps2Interface_i/frame_reg[0]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X2Y55          FDCE (Hold_fdce_C_D)         0.120     1.609    kd/inst/inst/Ps2Interface_i/frame_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.609    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 kd/inst/inst/Ps2Interface_i/frame_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/rx_data_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.864%)  route 0.136ns (49.136%))
  Logic Levels:           0  
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=710, routed)         0.593     1.476    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X3Y55          FDCE                                         r  kd/inst/inst/Ps2Interface_i/frame_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y55          FDCE (Prop_fdce_C_Q)         0.141     1.617 r  kd/inst/inst/Ps2Interface_i/frame_reg[1]/Q
                         net (fo=3, routed)           0.136     1.753    kd/inst/inst/Ps2Interface_i/p_0_in[0]
    SLICE_X5Y54          FDCE                                         r  kd/inst/inst/Ps2Interface_i/rx_data_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=710, routed)         0.861     1.989    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X5Y54          FDCE                                         r  kd/inst/inst/Ps2Interface_i/rx_data_reg[0]/C
                         clock pessimism             -0.478     1.511    
    SLICE_X5Y54          FDCE (Hold_fdce_C_D)         0.070     1.581    kd/inst/inst/Ps2Interface_i/rx_data_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.174ns  (arrival time - required time)
  Source:                 kd/inst/inst/Ps2Interface_i/bits_count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.278ns  (logic 0.186ns (67.005%)  route 0.092ns (32.995%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=710, routed)         0.591     1.474    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X5Y55          FDCE                                         r  kd/inst/inst/Ps2Interface_i/bits_count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y55          FDCE (Prop_fdce_C_Q)         0.141     1.615 r  kd/inst/inst/Ps2Interface_i/bits_count_reg[2]/Q
                         net (fo=8, routed)           0.092     1.707    kd/inst/inst/Ps2Interface_i/bits_count_reg_n_0_[2]
    SLICE_X4Y55          LUT6 (Prop_lut6_I2_O)        0.045     1.752 r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state[0]_i_1/O
                         net (fo=1, routed)           0.000     1.752    kd/inst/inst/Ps2Interface_i/FSM_onehot_state[0]_i_1_n_0
    SLICE_X4Y55          FDCE                                         r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=710, routed)         0.861     1.989    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X4Y55          FDCE                                         r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]/C
                         clock pessimism             -0.502     1.487    
    SLICE_X4Y55          FDCE (Hold_fdce_C_D)         0.091     1.578    kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.752    
  -------------------------------------------------------------------
                         slack                                  0.174    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 kd/key_reg[8]_rep__0/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/key_down_reg[346]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.542ns  (logic 0.209ns (38.531%)  route 0.333ns (61.469%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.273ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.475ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=710, routed)         0.592     1.475    kd/CLK100MHZ_IBUF_BUFG
    SLICE_X6Y51          FDRE                                         r  kd/key_reg[8]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y51          FDRE (Prop_fdre_C_Q)         0.164     1.639 f  kd/key_reg[8]_rep__0/Q
                         net (fo=128, routed)         0.333     1.973    kd/key_reg[8]_rep__0_n_0
    SLICE_X5Y47          LUT4 (Prop_lut4_I0_O)        0.045     2.018 r  kd/key_down[346]_i_1/O
                         net (fo=1, routed)           0.000     2.018    kd/p_0_in[346]
    SLICE_X5Y47          FDRE                                         r  kd/key_down_reg[346]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=710, routed)         0.865     1.992    kd/CLK100MHZ_IBUF_BUFG
    SLICE_X5Y47          FDRE                                         r  kd/key_down_reg[346]/C
                         clock pessimism             -0.244     1.748    
    SLICE_X5Y47          FDRE (Hold_fdre_C_D)         0.091     1.839    kd/key_down_reg[346]
  -------------------------------------------------------------------
                         required time                         -1.839    
                         arrival time                           2.018    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.186ns (64.704%)  route 0.101ns (35.296%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.474ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=710, routed)         0.591     1.474    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X4Y56          FDPE                                         r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y56          FDPE (Prop_fdpe_C_Q)         0.141     1.615 r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[1]/Q
                         net (fo=24, routed)          0.101     1.717    kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg_n_0_[1]
    SLICE_X5Y56          LUT4 (Prop_lut4_I1_O)        0.045     1.762 r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.762    kd/inst/inst/Ps2Interface_i/FSM_onehot_state[2]_i_1__0_n_0
    SLICE_X5Y56          FDCE                                         r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=710, routed)         0.861     1.989    kd/inst/inst/Ps2Interface_i/clk
    SLICE_X5Y56          FDCE                                         r  kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[2]/C
                         clock pessimism             -0.502     1.487    
    SLICE_X5Y56          FDCE (Hold_fdce_C_D)         0.091     1.578    kd/inst/inst/Ps2Interface_i/FSM_onehot_state_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.578    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.183    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y52    dc/DFF_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X9Y54    dc/DFF_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y54    dc/DFF_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X8Y54    dc/DFF_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y55    kd/inst/inst/Ps2Interface_i/bits_count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y55    kd/inst/inst/Ps2Interface_i/bits_count_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y55    kd/inst/inst/Ps2Interface_i/bits_count_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y55    kd/inst/inst/Ps2Interface_i/bits_count_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y61    kd/inst/inst/Ps2Interface_i/clk_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y61    kd/inst/inst/Ps2Interface_i/clk_count_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y61    kd/inst/inst/Ps2Interface_i/clk_count_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X13Y38   kd/key_down_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y36   kd/key_down_reg[100]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y36   kd/key_down_reg[101]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y37   kd/key_down_reg[102]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y35   kd/key_down_reg[103]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y35   kd/key_down_reg[104]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X11Y35   kd/key_down_reg[105]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y36   kd/key_down_reg[106]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y54    dc/DFF_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y54    dc/DFF_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X8Y54    dc/DFF_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y55    kd/inst/inst/Ps2Interface_i/frame_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y55    kd/inst/inst/Ps2Interface_i/frame_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y55    kd/inst/inst/Ps2Interface_i/frame_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y55    kd/inst/inst/Ps2Interface_i/frame_reg[5]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y55    kd/inst/inst/Ps2Interface_i/frame_reg[6]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y55    kd/inst/inst/Ps2Interface_i/frame_reg[7]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y54    kd/inst/inst/Ps2Interface_i/frame_reg[8]/C



