
// Generated by Cadence Genus(TM) Synthesis Solution 22.13-s093_1
// Generated on: Nov  1 2024 23:17:28 CET (Nov  1 2024 22:17:28 UTC)

// Verification Directory fv/fpga_top 

module sky130_fd_sc_hd__dfrbp_1(CLK, D, RESET_B, Q, Q_N);
  input CLK, D, RESET_B;
  output Q, Q_N;
  wire CLK, D, RESET_B;
  wire Q, Q_N;
  wire n_2;
  not g1 (Q_N, Q);
  not g5 (n_2, RESET_B);
  CDN_flop qi_reg(.clk (CLK), .d (D), .sena (1'b1), .aclr (n_2), .apre
       (1'b0), .srl (1'b0), .srd (1'b0), .q (Q));
endmodule

module mux_tree_tapbuf_size4_mem(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:2] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:2] mem_out, mem_outb;
  wire n_1, n_2, n_3;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_3));
endmodule

module mux_tree_tapbuf_size4_mem_1(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:2] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:2] mem_out, mem_outb;
  wire n_1, n_2, n_3;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_3));
endmodule

module mux_tree_tapbuf_size4_mem_2(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:2] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:2] mem_out, mem_outb;
  wire n_1, n_2, n_3;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_3));
endmodule

module mux_tree_tapbuf_size4_mem_3(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:2] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:2] mem_out, mem_outb;
  wire n_1, n_2, n_3;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_3));
endmodule

module mux_tree_tapbuf_size4_mem_4(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:2] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:2] mem_out, mem_outb;
  wire n_1, n_2, n_3;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_3));
endmodule

module mux_tree_tapbuf_size2_mem_56(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size2_mem_57(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size2_mem_58(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size2_mem_59(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size2_mem_60(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size4_mem_5(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:2] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:2] mem_out, mem_outb;
  wire n_1, n_2, n_3;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_3));
endmodule

module mux_tree_tapbuf_size4_mem_6(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:2] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:2] mem_out, mem_outb;
  wire n_1, n_2, n_3;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_3));
endmodule

module mux_tree_tapbuf_size4_mem_7(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:2] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:2] mem_out, mem_outb;
  wire n_1, n_2, n_3;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_3));
endmodule

module mux_tree_tapbuf_size4_mem_8(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:2] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:2] mem_out, mem_outb;
  wire n_1, n_2, n_3;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_3));
endmodule

module mux_tree_tapbuf_size4_mem_9(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:2] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:2] mem_out, mem_outb;
  wire n_1, n_2, n_3;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_3));
endmodule

module mux_tree_tapbuf_size4_mem_10(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:2] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:2] mem_out, mem_outb;
  wire n_1, n_2, n_3;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_3));
endmodule

module mux_tree_tapbuf_size4_mem_11(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:2] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:2] mem_out, mem_outb;
  wire n_1, n_2, n_3;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_3));
endmodule

module mux_tree_tapbuf_size4_mem_12(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:2] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:2] mem_out, mem_outb;
  wire n_1, n_2, n_3;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_3));
endmodule

module mux_tree_tapbuf_size4(in, sram, sram_inv, out);
  input [0:3] in;
  input [0:2] sram, sram_inv;
  output [0:0] out;
  wire [0:3] in;
  wire [0:2] sram, sram_inv;
  wire [0:0] out;
  wire n_0, n_1, n_2, n_3, n_4, n_5, w, w0;
  wire w1, w2;
  nand g282 (out, n_5, n_3, n_4);
  nand g283 (n_5, sram[1], sram[2], n_0, w);
  or g (w, in[1], sram[0]);
  nand g284 (n_4, n_1, in[2]);
  nand g285 (n_3, n_2, in[3]);
  and g286 (n_2, w0, sram[1]);
  not g0 (w0, sram[2]);
  and g287 (n_1, w1, sram[2]);
  not g1 (w1, sram[1]);
  nand g288 (n_0, w2, sram[0]);
  not g2 (w2, in[0]);
endmodule

module mux_tree_tapbuf_size4_1(in, sram, sram_inv, out);
  input [0:3] in;
  input [0:2] sram, sram_inv;
  output [0:0] out;
  wire [0:3] in;
  wire [0:2] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_2_Y;
  wire n_0, n_1, n_2, n_3, n_4, w3, w4, w5;
  wire w6, w7, w8;
  not g93 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  not g94 (sky130_fd_sc_hd__inv_1_2_Y[0], in[2]);
  nand g173 (out, n_4, n_2);
  nand g174 (n_4, n_3, sram[2]);
  nand g175 (n_3, w3, w5);
  nand g5 (w5, w4, sram[1]);
  not g4 (w4, n_1);
  or g3 (w3, sky130_fd_sc_hd__inv_1_2_Y[0], sram[1]);
  nand g176 (n_2, n_0, in[3]);
  nand g177 (n_1, w6, w7);
  nand g7 (w7, sram[0], sky130_fd_sc_hd__inv_1_0_Y[0]);
  or g6 (w6, in[1], sram[0]);
  and g178 (n_0, w8, sram[1]);
  not g8 (w8, sram[2]);
endmodule

module mux_tree_tapbuf_size4_2(in, sram, sram_inv, out);
  input [0:3] in;
  input [0:2] sram, sram_inv;
  output [0:0] out;
  wire [0:3] in;
  wire [0:2] sram, sram_inv;
  wire [0:0] out;
  wire n_0, n_1, n_2, n_3, n_4, n_5, w9, w10;
  wire w11, w12;
  nand g282 (out, n_5, n_4, n_3);
  nand g283 (n_5, sram[1], sram[2], n_0, w9);
  or g9 (w9, in[1], sram[0]);
  nand g284 (n_4, n_1, in[2]);
  nand g285 (n_3, n_2, in[3]);
  and g286 (n_2, w10, sram[1]);
  not g10 (w10, sram[2]);
  and g287 (n_1, w11, sram[2]);
  not g11 (w11, sram[1]);
  nand g288 (n_0, w12, sram[0]);
  not g12 (w12, in[0]);
endmodule

module mux_tree_tapbuf_size4_3(in, sram, sram_inv, out);
  input [0:3] in;
  input [0:2] sram, sram_inv;
  output [0:0] out;
  wire [0:3] in;
  wire [0:2] sram, sram_inv;
  wire [0:0] out;
  wire n_0, n_1, n_2, n_3, n_4, n_5, w13, w14;
  wire w15, w16;
  nand g282 (out, n_5, n_4, n_3);
  nand g283 (n_5, sram[1], sram[2], n_0, w13);
  or g13 (w13, in[1], sram[0]);
  nand g284 (n_4, n_1, in[2]);
  nand g285 (n_3, n_2, in[3]);
  and g286 (n_2, w14, sram[1]);
  not g14 (w14, sram[2]);
  and g287 (n_1, w15, sram[2]);
  not g15 (w15, sram[1]);
  nand g288 (n_0, w16, sram[0]);
  not g16 (w16, in[0]);
endmodule

module mux_tree_tapbuf_size4_4(in, sram, sram_inv, out);
  input [0:3] in;
  input [0:2] sram, sram_inv;
  output [0:0] out;
  wire [0:3] in;
  wire [0:2] sram, sram_inv;
  wire [0:0] out;
  wire n_0, n_1, n_2, n_3, n_4, n_5, w17, w18;
  wire w19, w20;
  nand g282 (out, n_5, n_4, n_3);
  nand g283 (n_5, sram[1], sram[2], n_0, w17);
  or g17 (w17, in[1], sram[0]);
  nand g284 (n_4, n_1, in[2]);
  nand g285 (n_3, n_2, in[3]);
  and g286 (n_2, w18, sram[1]);
  not g18 (w18, sram[2]);
  and g287 (n_1, w19, sram[2]);
  not g19 (w19, sram[1]);
  nand g288 (n_0, w20, sram[0]);
  not g20 (w20, in[0]);
endmodule

module mux_tree_tapbuf_size2_56(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire n_0, n_1, n_2, n_3, w21;
  nand g118 (out, n_3, n_2);
  nand g119 (n_3, n_1, in[0]);
  nand g120 (n_2, n_0, in[1]);
  and g121 (n_1, sram[1], sram[0]);
  and g122 (n_0, w21, sram[1]);
  not g21 (w21, sram[0]);
endmodule

module mux_tree_tapbuf_size2_57(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire n_0, n_1, n_2, n_3, w23;
  nand g123 (out, n_2, n_3);
  nand g124 (n_3, in[0], n_1);
  nand g125 (n_2, n_0, in[1]);
  and g126 (n_1, sram[1], sram[0]);
  and g127 (n_0, w23, sram[1]);
  not g23 (w23, sram[0]);
endmodule

module mux_tree_tapbuf_size2_58(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire n_0, n_1, n_2, n_3, w24;
  nand g118 (out, n_3, n_2);
  nand g119 (n_3, n_1, in[0]);
  nand g120 (n_2, n_0, in[1]);
  and g121 (n_1, sram[1], sram[0]);
  and g122 (n_0, w24, sram[1]);
  not g24 (w24, sram[0]);
endmodule

module mux_tree_tapbuf_size2_59(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire n_0, n_1, n_2, n_3, w25;
  nand g118 (out, n_3, n_2);
  nand g119 (n_3, n_1, in[0]);
  nand g120 (n_2, n_0, in[1]);
  and g121 (n_1, sram[1], sram[0]);
  and g122 (n_0, w25, sram[1]);
  not g25 (w25, sram[0]);
endmodule

module mux_tree_tapbuf_size2_60(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire n_0, n_1, n_2, n_3, w26;
  nand g118 (out, n_2, n_3);
  nand g119 (n_3, n_1, in[0]);
  nand g120 (n_2, n_0, in[1]);
  and g121 (n_1, sram[1], sram[0]);
  and g122 (n_0, w26, sram[1]);
  not g26 (w26, sram[0]);
endmodule

module mux_tree_tapbuf_size4_5(in, sram, sram_inv, out);
  input [0:3] in;
  input [0:2] sram, sram_inv;
  output [0:0] out;
  wire [0:3] in;
  wire [0:2] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_2_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire n_0, n_1, n_2, n_3, w27, w28, w29, w30;
  wire w31, w32;
  not g95 (sky130_fd_sc_hd__inv_1_2_Y[0], in[2]);
  not g94 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  nand g168 (out, w27, w28);
  nand g28 (w28, n_3, sram[2]);
  nand g27 (w27, n_0, in[3], sram[1]);
  nand g169 (n_3, w29, w30);
  nand g30 (w30, sram[1], n_2);
  or g29 (w29, sram[1], sky130_fd_sc_hd__inv_1_2_Y[0]);
  nand g170 (n_2, w31, w32);
  nand g32 (w32, in[1], n_1);
  or g31 (w31, n_1, sky130_fd_sc_hd__inv_1_0_Y[0]);
  not g171 (n_1, sram[0]);
  not g172 (n_0, sram[2]);
endmodule

module mux_tree_tapbuf_size4_6(in, sram, sram_inv, out);
  input [0:3] in;
  input [0:2] sram, sram_inv;
  output [0:0] out;
  wire [0:3] in;
  wire [0:2] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_2_Y;
  wire n_0, n_1, n_2, w33, w34, w35, w36, w37;
  wire w38, w39, w40;
  not g89 (sky130_fd_sc_hd__inv_1_2_Y[0], in[2]);
  nand g165 (out, w33, w34);
  nand g34 (w34, n_2, sram[2]);
  nand g33 (w33, n_0, in[3], sram[1]);
  nand g166 (n_2, w35, w37);
  nand g37 (w37, w36, sram[1]);
  not g36 (w36, n_1);
  or g35 (w35, sky130_fd_sc_hd__inv_1_2_Y[0], sram[1]);
  nand g167 (n_1, w38, w40);
  nand g40 (w40, w39, sram[0]);
  not g39 (w39, in[0]);
  or g38 (w38, in[1], sram[0]);
  not g168 (n_0, sram[2]);
endmodule

module mux_tree_tapbuf_size4_7(in, sram, sram_inv, out);
  input [0:3] in;
  input [0:2] sram, sram_inv;
  output [0:0] out;
  wire [0:3] in;
  wire [0:2] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_3_Y;
  wire n_0, n_1, n_2, n_3, w41, w42, w43, w44;
  wire w45, w46, w47;
  not g91 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  not g92 (sky130_fd_sc_hd__inv_1_3_Y[0], in[3]);
  nand g159 (out, w41, w42);
  nand g42 (w42, n_1, sram[1]);
  nand g41 (w41, n_3, sram[2]);
  nand g160 (n_3, w44, w45);
  nand g45 (w45, n_2, sram[1]);
  nand g44 (w44, w43, in[2]);
  not g43 (w43, sram[1]);
  nand g161 (n_2, w46, w47);
  nand g47 (w47, in[1], n_0);
  or g46 (w46, n_0, sky130_fd_sc_hd__inv_1_0_Y[0]);
  nor g162 (n_1, sram[2], sky130_fd_sc_hd__inv_1_3_Y[0]);
  not g163 (n_0, sram[0]);
endmodule

module mux_tree_tapbuf_size4_8(in, sram, sram_inv, out);
  input [0:3] in;
  input [0:2] sram, sram_inv;
  output [0:0] out;
  wire [0:3] in;
  wire [0:2] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_3_Y;
  wire n_0, n_1, n_3, n_4, n_5, w48, w49, w50;
  wire w51, w52;
  not g295 (sky130_fd_sc_hd__inv_1_3_Y[0], in[3]);
  nand g416 (out, w48, n_5);
  and g417 (n_5, w49, w50);
  nand g50 (w50, n_1, sram[1]);
  nand g49 (w49, n_4, sram[2]);
  nand g418 (n_4, w51, n_3);
  or g51 (w51, n_0, sram[1]);
  nand g419 (n_3, in[1], sram[1], w52);
  not g52 (w52, sram[0]);
  nor g421 (n_1, sram[2], sky130_fd_sc_hd__inv_1_3_Y[0]);
  not g422 (n_0, in[2]);
  nand g1 (w48, in[0], sram[2], sram[0], sram[1]);
endmodule

module mux_tree_tapbuf_size4_9(in, sram, sram_inv, out);
  input [0:3] in;
  input [0:2] sram, sram_inv;
  output [0:0] out;
  wire [0:3] in;
  wire [0:2] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_2_Y;
  wire n_0, n_1, n_2, n_4, n_5, w53, w54, w55;
  wire w56;
  not g329 (sky130_fd_sc_hd__inv_1_2_Y[0], in[2]);
  nand g460 (out, w53, n_5, n_4);
  nand g461 (n_5, n_1, sram[2], in[1]);
  and g462 (n_4, w54, w55);
  nand g55 (w55, n_2, sram[2]);
  nand g54 (w54, sram[1], in[3], n_0);
  nor g464 (n_2, sram[1], sky130_fd_sc_hd__inv_1_2_Y[0]);
  and g465 (n_1, w56, sram[1]);
  not g56 (w56, sram[0]);
  not g466 (n_0, sram[2]);
  nand g1 (w53, in[0], sram[2], sram[0], sram[1]);
endmodule

module mux_tree_tapbuf_size4_10(in, sram, sram_inv, out);
  input [0:3] in;
  input [0:2] sram, sram_inv;
  output [0:0] out;
  wire [0:3] in;
  wire [0:2] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_2_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_1_Y;
  wire n_0, n_1, n_2, n_3, w57, w58, w59, w60;
  wire w62;
  not g98 (sky130_fd_sc_hd__inv_1_2_Y[0], in[2]);
  not g94 (sky130_fd_sc_hd__inv_1_1_Y[0], in[1]);
  nand g182 (out, n_3, n_1);
  nand g183 (n_3, n_2, sram[2]);
  nand g184 (n_2, w57, w58);
  nand g58 (w58, sram[1], n_0);
  or g57 (w57, sram[1], sky130_fd_sc_hd__inv_1_2_Y[0]);
  nand g185 (n_1, sram[1], in[3], w59);
  not g59 (w59, sram[2]);
  nand g186 (n_0, w60, w62);
  nand g62 (w62, in[0], sram[0]);
  or g60 (w60, sky130_fd_sc_hd__inv_1_1_Y[0], sram[0]);
endmodule

module mux_tree_tapbuf_size4_11(in, sram, sram_inv, out);
  input [0:3] in;
  input [0:2] sram, sram_inv;
  output [0:0] out;
  wire [0:3] in;
  wire [0:2] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_2_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_1_Y;
  wire n_0, n_1, n_2, n_3, w63, w64, w65, w66;
  wire w68;
  not g98 (sky130_fd_sc_hd__inv_1_2_Y[0], in[2]);
  not g94 (sky130_fd_sc_hd__inv_1_1_Y[0], in[1]);
  nand g182 (out, n_3, n_1);
  nand g183 (n_3, n_2, sram[2]);
  nand g184 (n_2, w63, w64);
  nand g64 (w64, sram[1], n_0);
  or g63 (w63, sram[1], sky130_fd_sc_hd__inv_1_2_Y[0]);
  nand g185 (n_1, sram[1], in[3], w65);
  not g65 (w65, sram[2]);
  nand g186 (n_0, w66, w68);
  nand g68 (w68, in[0], sram[0]);
  or g66 (w66, sky130_fd_sc_hd__inv_1_1_Y[0], sram[0]);
endmodule

module mux_tree_tapbuf_size4_12(in, sram, sram_inv, out);
  input [0:3] in;
  input [0:2] sram, sram_inv;
  output [0:0] out;
  wire [0:3] in;
  wire [0:2] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_3_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_1_Y;
  wire n_0, n_1, n_2, n_3, w69, w70, w71, w72;
  wire w73, w74, w76;
  not g98 (sky130_fd_sc_hd__inv_1_3_Y[0], in[3]);
  not g94 (sky130_fd_sc_hd__inv_1_1_Y[0], in[1]);
  nand g183 (out, w69, w70);
  or g70 (w70, sky130_fd_sc_hd__inv_1_3_Y[0], n_1);
  or g69 (w69, n_0, n_3);
  nand g184 (n_3, w71, w73);
  nand g73 (w73, w72, sram[1]);
  not g72 (w72, n_2);
  or g71 (w71, in[2], sram[1]);
  nand g185 (n_2, w74, w76);
  nand g76 (w76, in[0], sram[0]);
  or g74 (w74, sky130_fd_sc_hd__inv_1_1_Y[0], sram[0]);
  nand g186 (n_1, n_0, sram[1]);
  not g187 (n_0, sram[2]);
endmodule

module cbx_1__0_(pReset, prog_clk, chanx_left_in, chanx_right_in,
     ccff_head, chanx_left_out, chanx_right_out,
     top_grid_bottom_width_0_height_0_subtile_0__pin_I_2_,
     top_grid_bottom_width_0_height_0_subtile_0__pin_I_6_,
     top_grid_bottom_width_0_height_0_subtile_0__pin_I_10_,
     top_grid_bottom_width_0_height_0_subtile_0__pin_I_14_,
     top_grid_bottom_width_0_height_0_subtile_0__pin_I_18_,
     top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_,
     top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_,
     top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_,
     top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_,
     top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_,
     bottom_grid_top_width_0_height_0_subtile_0__pin_outpad_0_,
     bottom_grid_top_width_0_height_0_subtile_1__pin_outpad_0_,
     bottom_grid_top_width_0_height_0_subtile_2__pin_outpad_0_,
     bottom_grid_top_width_0_height_0_subtile_3__pin_outpad_0_,
     bottom_grid_top_width_0_height_0_subtile_4__pin_outpad_0_,
     bottom_grid_top_width_0_height_0_subtile_5__pin_outpad_0_,
     bottom_grid_top_width_0_height_0_subtile_6__pin_outpad_0_,
     bottom_grid_top_width_0_height_0_subtile_7__pin_outpad_0_,
     ccff_tail);
  input [0:0] pReset, prog_clk, ccff_head;
  input [0:9] chanx_left_in, chanx_right_in;
  output [0:9] chanx_left_out, chanx_right_out;
  output [0:0] top_grid_bottom_width_0_height_0_subtile_0__pin_I_2_,
       top_grid_bottom_width_0_height_0_subtile_0__pin_I_6_,
       top_grid_bottom_width_0_height_0_subtile_0__pin_I_10_,
       top_grid_bottom_width_0_height_0_subtile_0__pin_I_14_,
       top_grid_bottom_width_0_height_0_subtile_0__pin_I_18_,
       top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_,
       top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_,
       top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_,
       top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_,
       top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_,
       bottom_grid_top_width_0_height_0_subtile_0__pin_outpad_0_,
       bottom_grid_top_width_0_height_0_subtile_1__pin_outpad_0_,
       bottom_grid_top_width_0_height_0_subtile_2__pin_outpad_0_,
       bottom_grid_top_width_0_height_0_subtile_3__pin_outpad_0_,
       bottom_grid_top_width_0_height_0_subtile_4__pin_outpad_0_,
       bottom_grid_top_width_0_height_0_subtile_5__pin_outpad_0_,
       bottom_grid_top_width_0_height_0_subtile_6__pin_outpad_0_,
       bottom_grid_top_width_0_height_0_subtile_7__pin_outpad_0_,
       ccff_tail;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:9] chanx_left_in, chanx_right_in;
  wire [0:9] chanx_left_out, chanx_right_out;
  wire [0:0] top_grid_bottom_width_0_height_0_subtile_0__pin_I_2_,
       top_grid_bottom_width_0_height_0_subtile_0__pin_I_6_,
       top_grid_bottom_width_0_height_0_subtile_0__pin_I_10_,
       top_grid_bottom_width_0_height_0_subtile_0__pin_I_14_,
       top_grid_bottom_width_0_height_0_subtile_0__pin_I_18_,
       top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_,
       top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_,
       top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_,
       top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_,
       top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_,
       bottom_grid_top_width_0_height_0_subtile_0__pin_outpad_0_,
       bottom_grid_top_width_0_height_0_subtile_1__pin_outpad_0_,
       bottom_grid_top_width_0_height_0_subtile_2__pin_outpad_0_,
       bottom_grid_top_width_0_height_0_subtile_3__pin_outpad_0_,
       bottom_grid_top_width_0_height_0_subtile_4__pin_outpad_0_,
       bottom_grid_top_width_0_height_0_subtile_5__pin_outpad_0_,
       bottom_grid_top_width_0_height_0_subtile_6__pin_outpad_0_,
       bottom_grid_top_width_0_height_0_subtile_7__pin_outpad_0_,
       ccff_tail;
  wire [0:0] mux_tree_tapbuf_size4_mem_0_ccff_tail;
  wire [0:2] mux_tree_tapbuf_size4_0_sram;
  wire [0:2] mux_tree_tapbuf_size4_0_sram_inv;
  wire [0:0] mux_tree_tapbuf_size4_mem_1_ccff_tail;
  wire [0:2] mux_tree_tapbuf_size4_1_sram;
  wire [0:2] mux_tree_tapbuf_size4_1_sram_inv;
  wire [0:0] mux_tree_tapbuf_size4_mem_2_ccff_tail;
  wire [0:2] mux_tree_tapbuf_size4_2_sram;
  wire [0:2] mux_tree_tapbuf_size4_2_sram_inv;
  wire [0:0] mux_tree_tapbuf_size4_mem_3_ccff_tail;
  wire [0:2] mux_tree_tapbuf_size4_3_sram;
  wire [0:2] mux_tree_tapbuf_size4_3_sram_inv;
  wire [0:0] mux_tree_tapbuf_size4_mem_4_ccff_tail;
  wire [0:2] mux_tree_tapbuf_size4_4_sram;
  wire [0:2] mux_tree_tapbuf_size4_4_sram_inv;
  wire [0:0] mux_tree_tapbuf_size2_mem_0_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size2_0_sram;
  wire [0:1] mux_tree_tapbuf_size2_0_sram_inv;
  wire [0:0] mux_tree_tapbuf_size2_mem_1_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size2_1_sram;
  wire [0:1] mux_tree_tapbuf_size2_1_sram_inv;
  wire [0:0] mux_tree_tapbuf_size2_mem_2_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size2_2_sram;
  wire [0:1] mux_tree_tapbuf_size2_2_sram_inv;
  wire [0:0] mux_tree_tapbuf_size2_mem_3_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size2_3_sram;
  wire [0:1] mux_tree_tapbuf_size2_3_sram_inv;
  wire [0:0] mux_tree_tapbuf_size2_mem_4_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size2_4_sram;
  wire [0:1] mux_tree_tapbuf_size2_4_sram_inv;
  wire [0:0] mux_tree_tapbuf_size4_mem_5_ccff_tail;
  wire [0:2] mux_tree_tapbuf_size4_5_sram;
  wire [0:2] mux_tree_tapbuf_size4_5_sram_inv;
  wire [0:0] mux_tree_tapbuf_size4_mem_6_ccff_tail;
  wire [0:2] mux_tree_tapbuf_size4_6_sram;
  wire [0:2] mux_tree_tapbuf_size4_6_sram_inv;
  wire [0:0] mux_tree_tapbuf_size4_mem_7_ccff_tail;
  wire [0:2] mux_tree_tapbuf_size4_7_sram;
  wire [0:2] mux_tree_tapbuf_size4_7_sram_inv;
  wire [0:0] mux_tree_tapbuf_size4_mem_8_ccff_tail;
  wire [0:2] mux_tree_tapbuf_size4_8_sram;
  wire [0:2] mux_tree_tapbuf_size4_8_sram_inv;
  wire [0:0] mux_tree_tapbuf_size4_mem_9_ccff_tail;
  wire [0:2] mux_tree_tapbuf_size4_9_sram;
  wire [0:2] mux_tree_tapbuf_size4_9_sram_inv;
  wire [0:0] mux_tree_tapbuf_size4_mem_10_ccff_tail;
  wire [0:2] mux_tree_tapbuf_size4_10_sram;
  wire [0:2] mux_tree_tapbuf_size4_10_sram_inv;
  wire [0:0] mux_tree_tapbuf_size4_mem_11_ccff_tail;
  wire [0:2] mux_tree_tapbuf_size4_11_sram;
  wire [0:2] mux_tree_tapbuf_size4_11_sram_inv;
  wire [0:2] mux_tree_tapbuf_size4_12_sram;
  wire [0:2] mux_tree_tapbuf_size4_12_sram_inv;
  wire UNCONNECTED, UNCONNECTED0, UNCONNECTED1, UNCONNECTED2,
       UNCONNECTED3, UNCONNECTED4, UNCONNECTED5, UNCONNECTED6;
  wire UNCONNECTED7, UNCONNECTED8, UNCONNECTED9, UNCONNECTED10,
       UNCONNECTED11, UNCONNECTED12, UNCONNECTED13, UNCONNECTED14;
  wire UNCONNECTED15, UNCONNECTED16, UNCONNECTED_HIER_Z,
       UNCONNECTED_HIER_Z0, UNCONNECTED_HIER_Z1, UNCONNECTED_HIER_Z2,
       UNCONNECTED_HIER_Z3, UNCONNECTED_HIER_Z4;
  wire UNCONNECTED_HIER_Z5, UNCONNECTED_HIER_Z6, UNCONNECTED_HIER_Z7,
       UNCONNECTED_HIER_Z8, UNCONNECTED_HIER_Z9, UNCONNECTED_HIER_Z10,
       UNCONNECTED_HIER_Z11, UNCONNECTED_HIER_Z12;
  wire UNCONNECTED_HIER_Z13, UNCONNECTED_HIER_Z14,
       UNCONNECTED_HIER_Z15, UNCONNECTED_HIER_Z16,
       UNCONNECTED_HIER_Z17, UNCONNECTED_HIER_Z18,
       UNCONNECTED_HIER_Z19, UNCONNECTED_HIER_Z20;
  wire UNCONNECTED_HIER_Z21, UNCONNECTED_HIER_Z22,
       UNCONNECTED_HIER_Z23, UNCONNECTED_HIER_Z24,
       UNCONNECTED_HIER_Z25, UNCONNECTED_HIER_Z26,
       UNCONNECTED_HIER_Z27, UNCONNECTED_HIER_Z28;
  wire UNCONNECTED_HIER_Z29, UNCONNECTED_HIER_Z30,
       UNCONNECTED_HIER_Z31, UNCONNECTED_HIER_Z32,
       UNCONNECTED_HIER_Z33, UNCONNECTED_HIER_Z34,
       UNCONNECTED_HIER_Z35, UNCONNECTED_HIER_Z36;
  wire UNCONNECTED_HIER_Z37, UNCONNECTED_HIER_Z38,
       UNCONNECTED_HIER_Z39, UNCONNECTED_HIER_Z40,
       UNCONNECTED_HIER_Z41, UNCONNECTED_HIER_Z42,
       UNCONNECTED_HIER_Z43, UNCONNECTED_HIER_Z44;
  wire UNCONNECTED_HIER_Z45, UNCONNECTED_HIER_Z46, UNCONNECTED_HIER_Z47;
  assign chanx_right_out[9] = chanx_left_in[9];
  assign chanx_right_out[8] = chanx_left_in[8];
  assign chanx_right_out[7] = chanx_left_in[7];
  assign chanx_right_out[6] = chanx_left_in[6];
  assign chanx_right_out[5] = chanx_left_in[5];
  assign chanx_right_out[4] = chanx_left_in[4];
  assign chanx_right_out[3] = chanx_left_in[3];
  assign chanx_right_out[2] = chanx_left_in[2];
  assign chanx_right_out[1] = chanx_left_in[1];
  assign chanx_right_out[0] = chanx_left_in[0];
  assign chanx_left_out[9] = chanx_right_in[9];
  assign chanx_left_out[8] = chanx_right_in[8];
  assign chanx_left_out[7] = chanx_right_in[7];
  assign chanx_left_out[6] = chanx_right_in[6];
  assign chanx_left_out[5] = chanx_right_in[5];
  assign chanx_left_out[4] = chanx_right_in[4];
  assign chanx_left_out[3] = chanx_right_in[3];
  assign chanx_left_out[2] = chanx_right_in[2];
  assign chanx_left_out[1] = chanx_right_in[1];
  assign chanx_left_out[0] = chanx_right_in[0];
  mux_tree_tapbuf_size4_mem mem_bottom_ipin_0(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head (ccff_head), .ccff_tail
       (mux_tree_tapbuf_size4_mem_0_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size4_0_sram[0:1], UNCONNECTED}), .mem_outb
       (mux_tree_tapbuf_size4_0_sram_inv));
  mux_tree_tapbuf_size4_mem_1 mem_bottom_ipin_1(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size4_mem_0_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size4_mem_1_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size4_1_sram[0:1], UNCONNECTED0}), .mem_outb
       (mux_tree_tapbuf_size4_1_sram_inv));
  mux_tree_tapbuf_size4_mem_2 mem_bottom_ipin_2(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size4_mem_1_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size4_mem_2_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size4_2_sram[0:1], UNCONNECTED1}), .mem_outb
       (mux_tree_tapbuf_size4_2_sram_inv));
  mux_tree_tapbuf_size4_mem_3 mem_bottom_ipin_3(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size4_mem_2_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size4_mem_3_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size4_3_sram[0:1], UNCONNECTED2}), .mem_outb
       (mux_tree_tapbuf_size4_3_sram_inv));
  mux_tree_tapbuf_size4_mem_4 mem_bottom_ipin_4(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size4_mem_3_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size4_mem_4_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size4_4_sram[0:1], UNCONNECTED3}), .mem_outb
       (mux_tree_tapbuf_size4_4_sram_inv));
  mux_tree_tapbuf_size2_mem_56 mem_bottom_ipin_5(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size4_mem_4_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_0_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size2_0_sram[0], UNCONNECTED4}), .mem_outb
       (mux_tree_tapbuf_size2_0_sram_inv));
  mux_tree_tapbuf_size2_mem_57 mem_bottom_ipin_6(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_0_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_1_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size2_1_sram[0], UNCONNECTED5}), .mem_outb
       (mux_tree_tapbuf_size2_1_sram_inv));
  mux_tree_tapbuf_size2_mem_58 mem_bottom_ipin_7(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_1_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_2_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size2_2_sram[0], UNCONNECTED6}), .mem_outb
       (mux_tree_tapbuf_size2_2_sram_inv));
  mux_tree_tapbuf_size2_mem_59 mem_bottom_ipin_8(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_2_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_3_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size2_3_sram[0], UNCONNECTED7}), .mem_outb
       (mux_tree_tapbuf_size2_3_sram_inv));
  mux_tree_tapbuf_size2_mem_60 mem_bottom_ipin_9(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_3_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_4_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size2_4_sram[0], UNCONNECTED8}), .mem_outb
       (mux_tree_tapbuf_size2_4_sram_inv));
  mux_tree_tapbuf_size4_mem_5 mem_top_ipin_0(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_4_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size4_mem_5_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size4_5_sram[0:1], UNCONNECTED9}), .mem_outb
       (mux_tree_tapbuf_size4_5_sram_inv));
  mux_tree_tapbuf_size4_mem_6 mem_top_ipin_1(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size4_mem_5_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size4_mem_6_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size4_6_sram[0:1], UNCONNECTED10}), .mem_outb
       (mux_tree_tapbuf_size4_6_sram_inv));
  mux_tree_tapbuf_size4_mem_7 mem_top_ipin_2(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size4_mem_6_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size4_mem_7_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size4_7_sram[0:1], UNCONNECTED11}), .mem_outb
       (mux_tree_tapbuf_size4_7_sram_inv));
  mux_tree_tapbuf_size4_mem_8 mem_top_ipin_3(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size4_mem_7_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size4_mem_8_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size4_8_sram[0:1], UNCONNECTED12}), .mem_outb
       (mux_tree_tapbuf_size4_8_sram_inv));
  mux_tree_tapbuf_size4_mem_9 mem_top_ipin_4(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size4_mem_8_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size4_mem_9_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size4_9_sram[0:1], UNCONNECTED13}), .mem_outb
       (mux_tree_tapbuf_size4_9_sram_inv));
  mux_tree_tapbuf_size4_mem_10 mem_top_ipin_5(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size4_mem_9_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size4_mem_10_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size4_10_sram[0:1], UNCONNECTED14}), .mem_outb
       (mux_tree_tapbuf_size4_10_sram_inv));
  mux_tree_tapbuf_size4_mem_11 mem_top_ipin_6(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size4_mem_10_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size4_mem_11_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size4_11_sram[0:1], UNCONNECTED15}), .mem_outb
       (mux_tree_tapbuf_size4_11_sram_inv));
  mux_tree_tapbuf_size4_mem_12 mem_top_ipin_7(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size4_mem_11_ccff_tail), .ccff_tail
       (ccff_tail), .mem_out ({mux_tree_tapbuf_size4_12_sram[0:1],
       UNCONNECTED16}), .mem_outb (mux_tree_tapbuf_size4_12_sram_inv));
  mux_tree_tapbuf_size4 mux_bottom_ipin_0(.in ({chanx_left_in[0],
       chanx_right_in[0], chanx_left_in[5], chanx_right_in[5]}), .sram
       ({mux_tree_tapbuf_size4_0_sram[0:1],
       mux_tree_tapbuf_size4_mem_0_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z, UNCONNECTED_HIER_Z0,
       UNCONNECTED_HIER_Z1}), .out
       (top_grid_bottom_width_0_height_0_subtile_0__pin_I_2_));
  mux_tree_tapbuf_size4_1 mux_bottom_ipin_1(.in ({chanx_left_in[1],
       chanx_right_in[1], chanx_left_in[6], chanx_right_in[6]}), .sram
       ({mux_tree_tapbuf_size4_1_sram[0:1],
       mux_tree_tapbuf_size4_mem_1_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z2, UNCONNECTED_HIER_Z3,
       UNCONNECTED_HIER_Z4}), .out
       (top_grid_bottom_width_0_height_0_subtile_0__pin_I_6_));
  mux_tree_tapbuf_size4_2 mux_bottom_ipin_2(.in ({chanx_left_in[2],
       chanx_right_in[2], chanx_left_in[7], chanx_right_in[7]}), .sram
       ({mux_tree_tapbuf_size4_2_sram[0:1],
       mux_tree_tapbuf_size4_mem_2_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z5, UNCONNECTED_HIER_Z6,
       UNCONNECTED_HIER_Z7}), .out
       (top_grid_bottom_width_0_height_0_subtile_0__pin_I_10_));
  mux_tree_tapbuf_size4_3 mux_bottom_ipin_3(.in ({chanx_left_in[3],
       chanx_right_in[3], chanx_left_in[8], chanx_right_in[8]}), .sram
       ({mux_tree_tapbuf_size4_3_sram[0:1],
       mux_tree_tapbuf_size4_mem_3_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z8, UNCONNECTED_HIER_Z9,
       UNCONNECTED_HIER_Z10}), .out
       (top_grid_bottom_width_0_height_0_subtile_0__pin_I_14_));
  mux_tree_tapbuf_size4_4 mux_bottom_ipin_4(.in ({chanx_left_in[4],
       chanx_right_in[4], chanx_left_in[9], chanx_right_in[9]}), .sram
       ({mux_tree_tapbuf_size4_4_sram[0:1],
       mux_tree_tapbuf_size4_mem_4_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z11, UNCONNECTED_HIER_Z12,
       UNCONNECTED_HIER_Z13}), .out
       (top_grid_bottom_width_0_height_0_subtile_0__pin_I_18_));
  mux_tree_tapbuf_size2_56 mux_bottom_ipin_5(.in ({chanx_left_in[5],
       chanx_right_in[5]}), .sram ({mux_tree_tapbuf_size2_0_sram[0],
       mux_tree_tapbuf_size2_mem_0_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z14, UNCONNECTED_HIER_Z15}), .out
       (top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_));
  mux_tree_tapbuf_size2_57 mux_bottom_ipin_6(.in ({chanx_left_in[6],
       chanx_right_in[6]}), .sram ({mux_tree_tapbuf_size2_1_sram[0],
       mux_tree_tapbuf_size2_mem_1_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z16, UNCONNECTED_HIER_Z17}), .out
       (top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_));
  mux_tree_tapbuf_size2_58 mux_bottom_ipin_7(.in ({chanx_left_in[7],
       chanx_right_in[7]}), .sram ({mux_tree_tapbuf_size2_2_sram[0],
       mux_tree_tapbuf_size2_mem_2_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z18, UNCONNECTED_HIER_Z19}), .out
       (top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_));
  mux_tree_tapbuf_size2_59 mux_bottom_ipin_8(.in ({chanx_left_in[8],
       chanx_right_in[8]}), .sram ({mux_tree_tapbuf_size2_3_sram[0],
       mux_tree_tapbuf_size2_mem_3_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z20, UNCONNECTED_HIER_Z21}), .out
       (top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_));
  mux_tree_tapbuf_size2_60 mux_bottom_ipin_9(.in ({chanx_left_in[9],
       chanx_right_in[9]}), .sram ({mux_tree_tapbuf_size2_4_sram[0],
       mux_tree_tapbuf_size2_mem_4_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z22, UNCONNECTED_HIER_Z23}), .out
       (top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_));
  mux_tree_tapbuf_size4_5 mux_top_ipin_0(.in ({chanx_left_in[0],
       chanx_right_in[0], chanx_left_in[5], chanx_right_in[5]}), .sram
       ({mux_tree_tapbuf_size4_5_sram[0:1],
       mux_tree_tapbuf_size4_mem_5_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z24, UNCONNECTED_HIER_Z25,
       UNCONNECTED_HIER_Z26}), .out
       (bottom_grid_top_width_0_height_0_subtile_0__pin_outpad_0_));
  mux_tree_tapbuf_size4_6 mux_top_ipin_1(.in ({chanx_left_in[1],
       chanx_right_in[1], chanx_left_in[6], chanx_right_in[6]}), .sram
       ({mux_tree_tapbuf_size4_6_sram[0:1],
       mux_tree_tapbuf_size4_mem_6_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z27, UNCONNECTED_HIER_Z28,
       UNCONNECTED_HIER_Z29}), .out
       (bottom_grid_top_width_0_height_0_subtile_1__pin_outpad_0_));
  mux_tree_tapbuf_size4_7 mux_top_ipin_2(.in ({chanx_left_in[2],
       chanx_right_in[2], chanx_left_in[7], chanx_right_in[7]}), .sram
       ({mux_tree_tapbuf_size4_7_sram[0:1],
       mux_tree_tapbuf_size4_mem_7_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z30, UNCONNECTED_HIER_Z31,
       UNCONNECTED_HIER_Z32}), .out
       (bottom_grid_top_width_0_height_0_subtile_2__pin_outpad_0_));
  mux_tree_tapbuf_size4_8 mux_top_ipin_3(.in ({chanx_left_in[3],
       chanx_right_in[3], chanx_left_in[8], chanx_right_in[8]}), .sram
       ({mux_tree_tapbuf_size4_8_sram[0:1],
       mux_tree_tapbuf_size4_mem_8_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z33, UNCONNECTED_HIER_Z34,
       UNCONNECTED_HIER_Z35}), .out
       (bottom_grid_top_width_0_height_0_subtile_3__pin_outpad_0_));
  mux_tree_tapbuf_size4_9 mux_top_ipin_4(.in ({chanx_left_in[4],
       chanx_right_in[4], chanx_left_in[9], chanx_right_in[9]}), .sram
       ({mux_tree_tapbuf_size4_9_sram[0:1],
       mux_tree_tapbuf_size4_mem_9_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z36, UNCONNECTED_HIER_Z37,
       UNCONNECTED_HIER_Z38}), .out
       (bottom_grid_top_width_0_height_0_subtile_4__pin_outpad_0_));
  mux_tree_tapbuf_size4_10 mux_top_ipin_5(.in ({chanx_left_in[0],
       chanx_right_in[0], chanx_left_in[5], chanx_right_in[5]}), .sram
       ({mux_tree_tapbuf_size4_10_sram[0:1],
       mux_tree_tapbuf_size4_mem_10_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z39, UNCONNECTED_HIER_Z40,
       UNCONNECTED_HIER_Z41}), .out
       (bottom_grid_top_width_0_height_0_subtile_5__pin_outpad_0_));
  mux_tree_tapbuf_size4_11 mux_top_ipin_6(.in ({chanx_left_in[1],
       chanx_right_in[1], chanx_left_in[6], chanx_right_in[6]}), .sram
       ({mux_tree_tapbuf_size4_11_sram[0:1],
       mux_tree_tapbuf_size4_mem_11_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z42, UNCONNECTED_HIER_Z43,
       UNCONNECTED_HIER_Z44}), .out
       (bottom_grid_top_width_0_height_0_subtile_6__pin_outpad_0_));
  mux_tree_tapbuf_size4_12 mux_top_ipin_7(.in ({chanx_left_in[2],
       chanx_right_in[2], chanx_left_in[7], chanx_right_in[7]}), .sram
       ({mux_tree_tapbuf_size4_12_sram[0:1], ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z45, UNCONNECTED_HIER_Z46,
       UNCONNECTED_HIER_Z47}), .out
       (bottom_grid_top_width_0_height_0_subtile_7__pin_outpad_0_));
endmodule

module mux_tree_tapbuf_size4_mem_13(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:2] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:2] mem_out, mem_outb;
  wire n_1, n_2, n_3;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_3));
endmodule

module mux_tree_tapbuf_size4_mem_14(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:2] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:2] mem_out, mem_outb;
  wire n_1, n_2, n_3;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_3));
endmodule

module mux_tree_tapbuf_size4_mem_15(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:2] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:2] mem_out, mem_outb;
  wire n_1, n_2, n_3;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_3));
endmodule

module mux_tree_tapbuf_size4_mem_16(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:2] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:2] mem_out, mem_outb;
  wire n_1, n_2, n_3;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_3));
endmodule

module mux_tree_tapbuf_size4_mem_17(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:2] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:2] mem_out, mem_outb;
  wire n_1, n_2, n_3;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_3));
endmodule

module mux_tree_tapbuf_size4_mem_18(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:2] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:2] mem_out, mem_outb;
  wire n_1, n_2, n_3;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_3));
endmodule

module mux_tree_tapbuf_size4_mem_19(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:2] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:2] mem_out, mem_outb;
  wire n_1, n_2, n_3;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_3));
endmodule

module mux_tree_tapbuf_size4_mem_20(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:2] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:2] mem_out, mem_outb;
  wire n_1, n_2, n_3;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_3));
endmodule

module mux_tree_tapbuf_size4_mem_21(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:2] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:2] mem_out, mem_outb;
  wire n_1, n_2, n_3;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_3));
endmodule

module mux_tree_tapbuf_size4_mem_22(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:2] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:2] mem_out, mem_outb;
  wire n_1, n_2, n_3;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_3));
endmodule

module mux_tree_tapbuf_size4_mem_23(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:2] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:2] mem_out, mem_outb;
  wire n_1, n_2, n_3;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_3));
endmodule

module mux_tree_tapbuf_size4_mem_24(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:2] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:2] mem_out, mem_outb;
  wire n_1, n_2, n_3;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_3));
endmodule

module mux_tree_tapbuf_size4_mem_25(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:2] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:2] mem_out, mem_outb;
  wire n_1, n_2, n_3;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_3));
endmodule

module mux_tree_tapbuf_size2_mem_61(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size2_mem_62(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size2_mem_63(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size2_mem_64(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size2_mem_65(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size4_13(in, sram, sram_inv, out);
  input [0:3] in;
  input [0:2] sram, sram_inv;
  output [0:0] out;
  wire [0:3] in;
  wire [0:2] sram, sram_inv;
  wire [0:0] out;
  wire n_0, n_1, n_2, n_3, n_4, n_5, w77, w78;
  nand g281 (out, n_5, n_3, n_4);
  nand g282 (n_5, sram[1], sram[2], n_1, w77);
  or g77 (w77, in[1], sram[0]);
  nand g283 (n_4, n_0, sram[2], in[2]);
  nand g284 (n_3, n_2, in[3]);
  nor g285 (n_2, n_0, sram[2]);
  nand g286 (n_1, w78, sram[0]);
  not g78 (w78, in[0]);
  not g287 (n_0, sram[1]);
endmodule

module mux_tree_tapbuf_size4_14(in, sram, sram_inv, out);
  input [0:3] in;
  input [0:2] sram, sram_inv;
  output [0:0] out;
  wire [0:3] in;
  wire [0:2] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_3_Y;
  wire n_0, n_1, n_2, n_3, w79, w80, w81, w82;
  wire w83, w84, w85;
  not g91 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  not g92 (sky130_fd_sc_hd__inv_1_3_Y[0], in[3]);
  nand g159 (out, w79, w80);
  nand g80 (w80, n_1, sram[1]);
  nand g79 (w79, n_3, sram[2]);
  nand g160 (n_3, w82, w83);
  nand g83 (w83, n_2, sram[1]);
  nand g82 (w82, w81, in[2]);
  not g81 (w81, sram[1]);
  nand g161 (n_2, w84, w85);
  nand g85 (w85, in[1], n_0);
  or g84 (w84, n_0, sky130_fd_sc_hd__inv_1_0_Y[0]);
  nor g162 (n_1, sram[2], sky130_fd_sc_hd__inv_1_3_Y[0]);
  not g163 (n_0, sram[0]);
endmodule

module mux_tree_tapbuf_size4_15(in, sram, sram_inv, out);
  input [0:3] in;
  input [0:2] sram, sram_inv;
  output [0:0] out;
  wire [0:3] in;
  wire [0:2] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_3_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire n_0, n_1, n_2, n_3, n_4, n_5, w86, w87;
  wire w88, w89;
  not g170 (sky130_fd_sc_hd__inv_1_3_Y[0], in[3]);
  not g171 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  nand g292 (n_5, sram[2], sram[1], n_1, w86);
  or g86 (w86, in[1], sram[0]);
  nand g293 (n_4, n_2, in[2]);
  nand g294 (n_3, w87, sram[1]);
  not g87 (w87, sram[2]);
  and g295 (n_2, w88, sram[2]);
  not g88 (w88, sram[1]);
  nand g296 (n_1, sky130_fd_sc_hd__inv_1_0_Y[0], sram[0]);
  nand g2 (out, n_4, n_0);
  and g3 (n_0, w89, n_5);
  or g90 (w89, sky130_fd_sc_hd__inv_1_3_Y[0], n_3);
endmodule

module mux_tree_tapbuf_size4_16(in, sram, sram_inv, out);
  input [0:3] in;
  input [0:2] sram, sram_inv;
  output [0:0] out;
  wire [0:3] in;
  wire [0:2] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire n_0, n_1, n_2, n_3, w90, w91, w92, w93;
  wire w94, w95, w96;
  not g89 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  nand g167 (out, w90, w91);
  nand g99 (w91, n_3, sram[2]);
  nand g96 (w90, n_0, in[3], sram[1]);
  nand g168 (n_3, w93, w94);
  nand g102 (w94, n_2, sram[1]);
  nand g101 (w93, w92, in[2]);
  not g100 (w92, sram[1]);
  nand g169 (n_2, w95, w96);
  nand g104 (w96, in[1], n_1);
  or g103 (w95, n_1, sky130_fd_sc_hd__inv_1_0_Y[0]);
  not g170 (n_1, sram[0]);
  not g171 (n_0, sram[2]);
endmodule

module mux_tree_tapbuf_size4_17(in, sram, sram_inv, out);
  input [0:3] in;
  input [0:2] sram, sram_inv;
  output [0:0] out;
  wire [0:3] in;
  wire [0:2] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_3_Y;
  wire n_0, n_1, n_2, n_3, n_4, w97, w98, w99;
  wire w100, w101;
  not g155 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  not g156 (sky130_fd_sc_hd__inv_1_3_Y[0], in[3]);
  nand g306 (out, n_4, n_2);
  nand g307 (n_4, n_3, sram[1]);
  nand g308 (n_3, w97, w98);
  nand g106 (w98, sram[2], n_1);
  or g105 (w97, sram[2], sky130_fd_sc_hd__inv_1_3_Y[0]);
  nand g309 (n_2, sram[2], in[2], w99);
  not g107 (w99, sram[1]);
  nand g310 (n_1, w100, w101);
  nand g109 (w101, in[1], n_0);
  or g108 (w100, n_0, sky130_fd_sc_hd__inv_1_0_Y[0]);
  not g311 (n_0, sram[0]);
endmodule

module mux_tree_tapbuf_size4_18(in, sram, sram_inv, out);
  input [0:3] in;
  input [0:2] sram, sram_inv;
  output [0:0] out;
  wire [0:3] in;
  wire [0:2] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_2_Y;
  wire n_0, n_2, n_3, n_4, n_13, n_15, w102, w103;
  wire w104, w105;
  not g302 (sky130_fd_sc_hd__inv_1_2_Y[0], in[2]);
  nand g422 (out, w102, n_4);
  and g423 (n_4, w103, w104);
  nand g112 (w104, n_3, sram[2]);
  nand g111 (w103, n_0, in[3], sram[1]);
  nand g424 (n_3, w105, n_2);
  or g113 (w105, sram[1], sky130_fd_sc_hd__inv_1_2_Y[0]);
  nand g425 (n_2, sram[0], sram[1], in[0]);
  or g1 (w102, n_13, n_0, n_15, sram[0]);
  not g2 (n_13, in[1]);
  not g3 (n_0, sram[2]);
  not g4 (n_15, sram[1]);
endmodule

module mux_tree_tapbuf_size4_19(in, sram, sram_inv, out);
  input [0:3] in;
  input [0:2] sram, sram_inv;
  output [0:0] out;
  wire [0:3] in;
  wire [0:2] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_1_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_2_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_3_Y;
  wire n_0, n_1, n_2, w108, w109, w110, w111, w112;
  wire w114;
  not g98 (sky130_fd_sc_hd__inv_1_1_Y[0], in[1]);
  not g99 (sky130_fd_sc_hd__inv_1_2_Y[0], in[2]);
  not g100 (sky130_fd_sc_hd__inv_1_3_Y[0], in[3]);
  nand g162 (out, w108, w109);
  nand g117 (w109, n_0, sram[1]);
  nand g116 (w108, n_2, sram[2]);
  nand g163 (n_2, w110, w111);
  nand g129 (w111, sram[1], n_1);
  or g128 (w110, sram[1], sky130_fd_sc_hd__inv_1_2_Y[0]);
  nand g164 (n_1, w112, w114);
  nand g132 (w114, in[0], sram[0]);
  or g130 (w112, sky130_fd_sc_hd__inv_1_1_Y[0], sram[0]);
  nor g165 (n_0, sram[2], sky130_fd_sc_hd__inv_1_3_Y[0]);
endmodule

module mux_tree_tapbuf_size4_20(in, sram, sram_inv, out);
  input [0:3] in;
  input [0:2] sram, sram_inv;
  output [0:0] out;
  wire [0:3] in;
  wire [0:2] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_1_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_2_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_3_Y;
  wire n_0, n_1, n_2, w115, w116, w117, w118, w119;
  wire w121;
  not g98 (sky130_fd_sc_hd__inv_1_1_Y[0], in[1]);
  not g99 (sky130_fd_sc_hd__inv_1_2_Y[0], in[2]);
  not g100 (sky130_fd_sc_hd__inv_1_3_Y[0], in[3]);
  nand g162 (out, w115, w116);
  nand g134 (w116, n_0, sram[1]);
  nand g133 (w115, n_2, sram[2]);
  nand g163 (n_2, w117, w118);
  nand g136 (w118, sram[1], n_1);
  or g135 (w117, sram[1], sky130_fd_sc_hd__inv_1_2_Y[0]);
  nand g164 (n_1, w119, w121);
  nand g139 (w121, in[0], sram[0]);
  or g137 (w119, sky130_fd_sc_hd__inv_1_1_Y[0], sram[0]);
  nor g165 (n_0, sram[2], sky130_fd_sc_hd__inv_1_3_Y[0]);
endmodule

module mux_tree_tapbuf_size4_21(in, sram, sram_inv, out);
  input [0:3] in;
  input [0:2] sram, sram_inv;
  output [0:0] out;
  wire [0:3] in;
  wire [0:2] sram, sram_inv;
  wire [0:0] out;
  wire n_0, n_1, n_2, n_3, n_4, n_5, w122, w123;
  wire w124, w125;
  nand g282 (out, n_5, n_4, n_3);
  nand g283 (n_5, sram[1], sram[2], n_0, w122);
  or g140 (w122, in[1], sram[0]);
  nand g284 (n_4, n_1, in[2]);
  nand g285 (n_3, n_2, in[3]);
  and g286 (n_2, w123, sram[1]);
  not g141 (w123, sram[2]);
  and g287 (n_1, w124, sram[2]);
  not g142 (w124, sram[1]);
  nand g288 (n_0, w125, sram[0]);
  not g143 (w125, in[0]);
endmodule

module mux_tree_tapbuf_size4_22(in, sram, sram_inv, out);
  input [0:3] in;
  input [0:2] sram, sram_inv;
  output [0:0] out;
  wire [0:3] in;
  wire [0:2] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_2_Y;
  wire n_1, n_2, n_3, n_4, n_5, w126, w127, w128;
  wire w129, w130, w131;
  not g95 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  not g92 (sky130_fd_sc_hd__inv_1_2_Y[0], in[2]);
  nand g177 (out, n_5, n_3);
  nand g178 (n_5, n_4, sram[2]);
  nand g179 (n_4, w126, w128);
  nand g146 (w128, w127, sram[1]);
  not g145 (w127, n_2);
  or g144 (w126, sky130_fd_sc_hd__inv_1_2_Y[0], sram[1]);
  nand g180 (n_3, n_1, in[3]);
  nand g181 (n_2, w129, w130);
  nand g148 (w130, sram[0], sky130_fd_sc_hd__inv_1_0_Y[0]);
  or g147 (w129, in[1], sram[0]);
  and g182 (n_1, w131, sram[1]);
  not g149 (w131, sram[2]);
endmodule

module mux_tree_tapbuf_size4_23(in, sram, sram_inv, out);
  input [0:3] in;
  input [0:2] sram, sram_inv;
  output [0:0] out;
  wire [0:3] in;
  wire [0:2] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire n_0, n_1, n_2, n_3, n_4, n_5, w132, w133;
  wire w134;
  not g168 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  nand g293 (out, n_5, n_4, n_3);
  nand g294 (n_5, sram[2], sram[1], n_0, w132);
  or g150 (w132, in[1], sram[0]);
  nand g295 (n_4, n_1, in[2]);
  nand g296 (n_3, n_2, in[3]);
  and g297 (n_2, w133, sram[1]);
  not g151 (w133, sram[2]);
  and g298 (n_1, w134, sram[2]);
  not g152 (w134, sram[1]);
  nand g299 (n_0, sky130_fd_sc_hd__inv_1_0_Y[0], sram[0]);
endmodule

module mux_tree_tapbuf_size4_24(in, sram, sram_inv, out);
  input [0:3] in;
  input [0:2] sram, sram_inv;
  output [0:0] out;
  wire [0:3] in;
  wire [0:2] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_1_Y;
  wire n_0, n_1, n_2, n_3, n_4, n_5, w136, w138;
  wire w139, w140, w141;
  not g171 (sky130_fd_sc_hd__inv_1_1_Y[0], in[1]);
  nand g279 (n_5, n_3, sram[1], sram[2]);
  nand g281 (n_4, in[3], n_2);
  nand g282 (n_3, w136, w138);
  nand g158 (w138, in[0], sram[0]);
  or g154 (w136, sky130_fd_sc_hd__inv_1_1_Y[0], sram[0]);
  and g283 (n_2, w139, sram[1]);
  not g188 (w139, sram[2]);
  and g284 (n_1, w140, sram[2]);
  not g189 (w140, sram[1]);
  nand g2 (out, n_0, n_4);
  and g3 (n_0, w141, n_5);
  nand g190 (w141, n_1, in[2]);
endmodule

module mux_tree_tapbuf_size4_25(in, sram, sram_inv, out);
  input [0:3] in;
  input [0:2] sram, sram_inv;
  output [0:0] out;
  wire [0:3] in;
  wire [0:2] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_1_Y;
  wire n_0, n_1, n_2, n_3, n_4, n_5, w143, w145;
  wire w146, w147, w148;
  not g171 (sky130_fd_sc_hd__inv_1_1_Y[0], in[1]);
  nand g279 (n_5, n_3, sram[1], sram[2]);
  nand g281 (n_4, in[3], n_2);
  nand g282 (n_3, w143, w145);
  nand g194 (w145, in[0], sram[0]);
  or g192 (w143, sky130_fd_sc_hd__inv_1_1_Y[0], sram[0]);
  and g283 (n_2, w146, sram[1]);
  not g195 (w146, sram[2]);
  and g284 (n_1, w147, sram[2]);
  not g196 (w147, sram[1]);
  nand g2 (out, n_0, n_4);
  and g3 (n_0, w148, n_5);
  nand g197 (w148, n_1, in[2]);
endmodule

module mux_tree_tapbuf_size2_61(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_1_Y;
  wire n_2, n_3, w149, w151;
  not g88 (sky130_fd_sc_hd__inv_1_1_Y[0], in[1]);
  not g127 (out, n_3);
  nand g128 (n_3, sram[1], n_2);
  nand g129 (n_2, w149, w151);
  nand g200 (w151, in[0], sram[0]);
  or g198 (w149, sky130_fd_sc_hd__inv_1_1_Y[0], sram[0]);
endmodule

module mux_tree_tapbuf_size2_62(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire n_0, n_1, n_2, n_3, w153;
  nand g123 (out, n_2, n_3);
  nand g124 (n_3, in[0], n_1);
  nand g125 (n_2, n_0, in[1]);
  and g126 (n_1, sram[1], sram[0]);
  and g127 (n_0, w153, sram[1]);
  not g202 (w153, sram[0]);
endmodule

module mux_tree_tapbuf_size2_63(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire n_0, n_1, n_2, n_3, w155;
  nand g123 (out, n_2, n_3);
  nand g124 (n_3, in[0], n_1);
  nand g125 (n_2, n_0, in[1]);
  and g126 (n_1, sram[1], sram[0]);
  and g127 (n_0, w155, sram[1]);
  not g204 (w155, sram[0]);
endmodule

module mux_tree_tapbuf_size2_64(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire n_0, n_1, n_2, n_3, w157;
  nand g124 (out, n_3, n_2);
  nand g125 (n_3, n_1, in[0]);
  nand g126 (n_2, in[1], n_0);
  and g127 (n_1, sram[1], sram[0]);
  and g128 (n_0, w157, sram[1]);
  not g206 (w157, sram[0]);
endmodule

module mux_tree_tapbuf_size2_65(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire n_0, n_1, n_2, n_3, w159;
  nand g124 (out, n_3, n_2);
  nand g125 (n_3, n_1, in[0]);
  nand g126 (n_2, in[1], n_0);
  and g127 (n_1, sram[1], sram[0]);
  and g128 (n_0, w159, sram[1]);
  not g208 (w159, sram[0]);
endmodule

module cbx_1__1_(pReset, prog_clk, chanx_left_in, chanx_right_in,
     ccff_head, chanx_left_out, chanx_right_out,
     top_grid_bottom_width_0_height_0_subtile_0__pin_outpad_0_,
     top_grid_bottom_width_0_height_0_subtile_1__pin_outpad_0_,
     top_grid_bottom_width_0_height_0_subtile_2__pin_outpad_0_,
     top_grid_bottom_width_0_height_0_subtile_3__pin_outpad_0_,
     top_grid_bottom_width_0_height_0_subtile_4__pin_outpad_0_,
     top_grid_bottom_width_0_height_0_subtile_5__pin_outpad_0_,
     top_grid_bottom_width_0_height_0_subtile_6__pin_outpad_0_,
     top_grid_bottom_width_0_height_0_subtile_7__pin_outpad_0_,
     bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_,
     bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_,
     bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_,
     bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_,
     bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_,
     bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_,
     bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_,
     bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_,
     bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_,
     bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_, ccff_tail);
  input [0:0] pReset, prog_clk, ccff_head;
  input [0:9] chanx_left_in, chanx_right_in;
  output [0:9] chanx_left_out, chanx_right_out;
  output [0:0]
       top_grid_bottom_width_0_height_0_subtile_0__pin_outpad_0_,
       top_grid_bottom_width_0_height_0_subtile_1__pin_outpad_0_,
       top_grid_bottom_width_0_height_0_subtile_2__pin_outpad_0_,
       top_grid_bottom_width_0_height_0_subtile_3__pin_outpad_0_,
       top_grid_bottom_width_0_height_0_subtile_4__pin_outpad_0_,
       top_grid_bottom_width_0_height_0_subtile_5__pin_outpad_0_,
       top_grid_bottom_width_0_height_0_subtile_6__pin_outpad_0_,
       top_grid_bottom_width_0_height_0_subtile_7__pin_outpad_0_,
       bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_,
       bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_,
       bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_,
       bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_,
       bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_,
       bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_,
       bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_,
       bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_,
       bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_,
       bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_, ccff_tail;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:9] chanx_left_in, chanx_right_in;
  wire [0:9] chanx_left_out, chanx_right_out;
  wire [0:0] top_grid_bottom_width_0_height_0_subtile_0__pin_outpad_0_,
       top_grid_bottom_width_0_height_0_subtile_1__pin_outpad_0_,
       top_grid_bottom_width_0_height_0_subtile_2__pin_outpad_0_,
       top_grid_bottom_width_0_height_0_subtile_3__pin_outpad_0_,
       top_grid_bottom_width_0_height_0_subtile_4__pin_outpad_0_,
       top_grid_bottom_width_0_height_0_subtile_5__pin_outpad_0_,
       top_grid_bottom_width_0_height_0_subtile_6__pin_outpad_0_,
       top_grid_bottom_width_0_height_0_subtile_7__pin_outpad_0_,
       bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_,
       bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_,
       bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_,
       bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_,
       bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_,
       bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_,
       bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_,
       bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_,
       bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_,
       bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_, ccff_tail;
  wire [0:0] mux_tree_tapbuf_size4_mem_0_ccff_tail;
  wire [0:2] mux_tree_tapbuf_size4_0_sram;
  wire [0:2] mux_tree_tapbuf_size4_0_sram_inv;
  wire [0:0] mux_tree_tapbuf_size4_mem_1_ccff_tail;
  wire [0:2] mux_tree_tapbuf_size4_1_sram;
  wire [0:2] mux_tree_tapbuf_size4_1_sram_inv;
  wire [0:0] mux_tree_tapbuf_size4_mem_2_ccff_tail;
  wire [0:2] mux_tree_tapbuf_size4_2_sram;
  wire [0:2] mux_tree_tapbuf_size4_2_sram_inv;
  wire [0:0] mux_tree_tapbuf_size4_mem_3_ccff_tail;
  wire [0:2] mux_tree_tapbuf_size4_3_sram;
  wire [0:2] mux_tree_tapbuf_size4_3_sram_inv;
  wire [0:0] mux_tree_tapbuf_size4_mem_4_ccff_tail;
  wire [0:2] mux_tree_tapbuf_size4_4_sram;
  wire [0:2] mux_tree_tapbuf_size4_4_sram_inv;
  wire [0:0] mux_tree_tapbuf_size4_mem_5_ccff_tail;
  wire [0:2] mux_tree_tapbuf_size4_5_sram;
  wire [0:2] mux_tree_tapbuf_size4_5_sram_inv;
  wire [0:0] mux_tree_tapbuf_size4_mem_6_ccff_tail;
  wire [0:2] mux_tree_tapbuf_size4_6_sram;
  wire [0:2] mux_tree_tapbuf_size4_6_sram_inv;
  wire [0:0] mux_tree_tapbuf_size4_mem_7_ccff_tail;
  wire [0:2] mux_tree_tapbuf_size4_7_sram;
  wire [0:2] mux_tree_tapbuf_size4_7_sram_inv;
  wire [0:0] mux_tree_tapbuf_size4_mem_8_ccff_tail;
  wire [0:2] mux_tree_tapbuf_size4_8_sram;
  wire [0:2] mux_tree_tapbuf_size4_8_sram_inv;
  wire [0:0] mux_tree_tapbuf_size4_mem_9_ccff_tail;
  wire [0:2] mux_tree_tapbuf_size4_9_sram;
  wire [0:2] mux_tree_tapbuf_size4_9_sram_inv;
  wire [0:0] mux_tree_tapbuf_size4_mem_10_ccff_tail;
  wire [0:2] mux_tree_tapbuf_size4_10_sram;
  wire [0:2] mux_tree_tapbuf_size4_10_sram_inv;
  wire [0:0] mux_tree_tapbuf_size4_mem_11_ccff_tail;
  wire [0:2] mux_tree_tapbuf_size4_11_sram;
  wire [0:2] mux_tree_tapbuf_size4_11_sram_inv;
  wire [0:0] mux_tree_tapbuf_size4_mem_12_ccff_tail;
  wire [0:2] mux_tree_tapbuf_size4_12_sram;
  wire [0:2] mux_tree_tapbuf_size4_12_sram_inv;
  wire [0:0] mux_tree_tapbuf_size2_mem_0_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size2_0_sram;
  wire [0:1] mux_tree_tapbuf_size2_0_sram_inv;
  wire [0:0] mux_tree_tapbuf_size2_mem_1_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size2_1_sram;
  wire [0:1] mux_tree_tapbuf_size2_1_sram_inv;
  wire [0:0] mux_tree_tapbuf_size2_mem_2_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size2_2_sram;
  wire [0:1] mux_tree_tapbuf_size2_2_sram_inv;
  wire [0:0] mux_tree_tapbuf_size2_mem_3_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size2_3_sram;
  wire [0:1] mux_tree_tapbuf_size2_3_sram_inv;
  wire [0:1] mux_tree_tapbuf_size2_4_sram;
  wire [0:1] mux_tree_tapbuf_size2_4_sram_inv;
  wire UNCONNECTED17, UNCONNECTED18, UNCONNECTED19, UNCONNECTED20,
       UNCONNECTED21, UNCONNECTED22, UNCONNECTED23, UNCONNECTED24;
  wire UNCONNECTED25, UNCONNECTED26, UNCONNECTED27, UNCONNECTED28,
       UNCONNECTED29, UNCONNECTED30, UNCONNECTED31, UNCONNECTED32;
  wire UNCONNECTED33, UNCONNECTED34, UNCONNECTED_HIER_Z48,
       UNCONNECTED_HIER_Z49, UNCONNECTED_HIER_Z50,
       UNCONNECTED_HIER_Z51, UNCONNECTED_HIER_Z52, UNCONNECTED_HIER_Z53;
  wire UNCONNECTED_HIER_Z54, UNCONNECTED_HIER_Z55,
       UNCONNECTED_HIER_Z56, UNCONNECTED_HIER_Z57,
       UNCONNECTED_HIER_Z58, UNCONNECTED_HIER_Z59,
       UNCONNECTED_HIER_Z60, UNCONNECTED_HIER_Z61;
  wire UNCONNECTED_HIER_Z62, UNCONNECTED_HIER_Z63,
       UNCONNECTED_HIER_Z64, UNCONNECTED_HIER_Z65,
       UNCONNECTED_HIER_Z66, UNCONNECTED_HIER_Z67,
       UNCONNECTED_HIER_Z68, UNCONNECTED_HIER_Z69;
  wire UNCONNECTED_HIER_Z70, UNCONNECTED_HIER_Z71,
       UNCONNECTED_HIER_Z72, UNCONNECTED_HIER_Z73,
       UNCONNECTED_HIER_Z74, UNCONNECTED_HIER_Z75,
       UNCONNECTED_HIER_Z76, UNCONNECTED_HIER_Z77;
  wire UNCONNECTED_HIER_Z78, UNCONNECTED_HIER_Z79,
       UNCONNECTED_HIER_Z80, UNCONNECTED_HIER_Z81,
       UNCONNECTED_HIER_Z82, UNCONNECTED_HIER_Z83,
       UNCONNECTED_HIER_Z84, UNCONNECTED_HIER_Z85;
  wire UNCONNECTED_HIER_Z86, UNCONNECTED_HIER_Z87,
       UNCONNECTED_HIER_Z88, UNCONNECTED_HIER_Z89,
       UNCONNECTED_HIER_Z90, UNCONNECTED_HIER_Z91,
       UNCONNECTED_HIER_Z92, UNCONNECTED_HIER_Z93;
  wire UNCONNECTED_HIER_Z94, UNCONNECTED_HIER_Z95, UNCONNECTED_HIER_Z96;
  assign chanx_right_out[9] = chanx_left_in[9];
  assign chanx_right_out[8] = chanx_left_in[8];
  assign chanx_right_out[7] = chanx_left_in[7];
  assign chanx_right_out[6] = chanx_left_in[6];
  assign chanx_right_out[5] = chanx_left_in[5];
  assign chanx_right_out[4] = chanx_left_in[4];
  assign chanx_right_out[3] = chanx_left_in[3];
  assign chanx_right_out[2] = chanx_left_in[2];
  assign chanx_right_out[1] = chanx_left_in[1];
  assign chanx_right_out[0] = chanx_left_in[0];
  assign chanx_left_out[9] = chanx_right_in[9];
  assign chanx_left_out[8] = chanx_right_in[8];
  assign chanx_left_out[7] = chanx_right_in[7];
  assign chanx_left_out[6] = chanx_right_in[6];
  assign chanx_left_out[5] = chanx_right_in[5];
  assign chanx_left_out[4] = chanx_right_in[4];
  assign chanx_left_out[3] = chanx_right_in[3];
  assign chanx_left_out[2] = chanx_right_in[2];
  assign chanx_left_out[1] = chanx_right_in[1];
  assign chanx_left_out[0] = chanx_right_in[0];
  mux_tree_tapbuf_size4_mem_13 mem_bottom_ipin_0(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head (ccff_head), .ccff_tail
       (mux_tree_tapbuf_size4_mem_0_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size4_0_sram[0:1], UNCONNECTED17}), .mem_outb
       (mux_tree_tapbuf_size4_0_sram_inv));
  mux_tree_tapbuf_size4_mem_14 mem_bottom_ipin_1(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size4_mem_0_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size4_mem_1_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size4_1_sram[0:1], UNCONNECTED18}), .mem_outb
       (mux_tree_tapbuf_size4_1_sram_inv));
  mux_tree_tapbuf_size4_mem_15 mem_bottom_ipin_2(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size4_mem_1_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size4_mem_2_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size4_2_sram[0:1], UNCONNECTED19}), .mem_outb
       (mux_tree_tapbuf_size4_2_sram_inv));
  mux_tree_tapbuf_size4_mem_16 mem_bottom_ipin_3(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size4_mem_2_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size4_mem_3_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size4_3_sram[0:1], UNCONNECTED20}), .mem_outb
       (mux_tree_tapbuf_size4_3_sram_inv));
  mux_tree_tapbuf_size4_mem_17 mem_bottom_ipin_4(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size4_mem_3_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size4_mem_4_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size4_4_sram[0:1], UNCONNECTED21}), .mem_outb
       (mux_tree_tapbuf_size4_4_sram_inv));
  mux_tree_tapbuf_size4_mem_18 mem_bottom_ipin_5(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size4_mem_4_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size4_mem_5_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size4_5_sram[0:1], UNCONNECTED22}), .mem_outb
       (mux_tree_tapbuf_size4_5_sram_inv));
  mux_tree_tapbuf_size4_mem_19 mem_bottom_ipin_6(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size4_mem_5_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size4_mem_6_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size4_6_sram[0:1], UNCONNECTED23}), .mem_outb
       (mux_tree_tapbuf_size4_6_sram_inv));
  mux_tree_tapbuf_size4_mem_20 mem_bottom_ipin_7(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size4_mem_6_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size4_mem_7_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size4_7_sram[0:1], UNCONNECTED24}), .mem_outb
       (mux_tree_tapbuf_size4_7_sram_inv));
  mux_tree_tapbuf_size4_mem_21 mem_top_ipin_0(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size4_mem_7_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size4_mem_8_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size4_8_sram[0:1], UNCONNECTED25}), .mem_outb
       (mux_tree_tapbuf_size4_8_sram_inv));
  mux_tree_tapbuf_size4_mem_22 mem_top_ipin_1(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size4_mem_8_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size4_mem_9_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size4_9_sram[0:1], UNCONNECTED26}), .mem_outb
       (mux_tree_tapbuf_size4_9_sram_inv));
  mux_tree_tapbuf_size4_mem_23 mem_top_ipin_2(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size4_mem_9_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size4_mem_10_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size4_10_sram[0:1], UNCONNECTED27}), .mem_outb
       (mux_tree_tapbuf_size4_10_sram_inv));
  mux_tree_tapbuf_size4_mem_24 mem_top_ipin_3(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size4_mem_10_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size4_mem_11_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size4_11_sram[0:1], UNCONNECTED28}), .mem_outb
       (mux_tree_tapbuf_size4_11_sram_inv));
  mux_tree_tapbuf_size4_mem_25 mem_top_ipin_4(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size4_mem_11_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size4_mem_12_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size4_12_sram[0:1], UNCONNECTED29}), .mem_outb
       (mux_tree_tapbuf_size4_12_sram_inv));
  mux_tree_tapbuf_size2_mem_61 mem_top_ipin_5(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size4_mem_12_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_0_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size2_0_sram[0], UNCONNECTED30}), .mem_outb
       (mux_tree_tapbuf_size2_0_sram_inv));
  mux_tree_tapbuf_size2_mem_62 mem_top_ipin_6(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_0_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_1_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size2_1_sram[0], UNCONNECTED31}), .mem_outb
       (mux_tree_tapbuf_size2_1_sram_inv));
  mux_tree_tapbuf_size2_mem_63 mem_top_ipin_7(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_1_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_2_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size2_2_sram[0], UNCONNECTED32}), .mem_outb
       (mux_tree_tapbuf_size2_2_sram_inv));
  mux_tree_tapbuf_size2_mem_64 mem_top_ipin_8(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_2_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_3_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size2_3_sram[0], UNCONNECTED33}), .mem_outb
       (mux_tree_tapbuf_size2_3_sram_inv));
  mux_tree_tapbuf_size2_mem_65 mem_top_ipin_9(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_3_ccff_tail), .ccff_tail (ccff_tail),
       .mem_out ({mux_tree_tapbuf_size2_4_sram[0], UNCONNECTED34}),
       .mem_outb (mux_tree_tapbuf_size2_4_sram_inv));
  mux_tree_tapbuf_size4_13 mux_bottom_ipin_0(.in ({chanx_left_in[0],
       chanx_right_in[0], chanx_left_in[5], chanx_right_in[5]}), .sram
       ({mux_tree_tapbuf_size4_0_sram[0:1],
       mux_tree_tapbuf_size4_mem_0_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z48, UNCONNECTED_HIER_Z49,
       UNCONNECTED_HIER_Z50}), .out
       (top_grid_bottom_width_0_height_0_subtile_0__pin_outpad_0_));
  mux_tree_tapbuf_size4_14 mux_bottom_ipin_1(.in ({chanx_left_in[1],
       chanx_right_in[1], chanx_left_in[6], chanx_right_in[6]}), .sram
       ({mux_tree_tapbuf_size4_1_sram[0:1],
       mux_tree_tapbuf_size4_mem_1_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z51, UNCONNECTED_HIER_Z52,
       UNCONNECTED_HIER_Z53}), .out
       (top_grid_bottom_width_0_height_0_subtile_1__pin_outpad_0_));
  mux_tree_tapbuf_size4_15 mux_bottom_ipin_2(.in ({chanx_left_in[2],
       chanx_right_in[2], chanx_left_in[7], chanx_right_in[7]}), .sram
       ({mux_tree_tapbuf_size4_2_sram[0:1],
       mux_tree_tapbuf_size4_mem_2_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z54, UNCONNECTED_HIER_Z55,
       UNCONNECTED_HIER_Z56}), .out
       (top_grid_bottom_width_0_height_0_subtile_2__pin_outpad_0_));
  mux_tree_tapbuf_size4_16 mux_bottom_ipin_3(.in ({chanx_left_in[3],
       chanx_right_in[3], chanx_left_in[8], chanx_right_in[8]}), .sram
       ({mux_tree_tapbuf_size4_3_sram[0:1],
       mux_tree_tapbuf_size4_mem_3_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z57, UNCONNECTED_HIER_Z58,
       UNCONNECTED_HIER_Z59}), .out
       (top_grid_bottom_width_0_height_0_subtile_3__pin_outpad_0_));
  mux_tree_tapbuf_size4_17 mux_bottom_ipin_4(.in ({chanx_left_in[4],
       chanx_right_in[4], chanx_left_in[9], chanx_right_in[9]}), .sram
       ({mux_tree_tapbuf_size4_4_sram[0:1],
       mux_tree_tapbuf_size4_mem_4_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z60, UNCONNECTED_HIER_Z61,
       UNCONNECTED_HIER_Z62}), .out
       (top_grid_bottom_width_0_height_0_subtile_4__pin_outpad_0_));
  mux_tree_tapbuf_size4_18 mux_bottom_ipin_5(.in ({chanx_left_in[0],
       chanx_right_in[0], chanx_left_in[5], chanx_right_in[5]}), .sram
       ({mux_tree_tapbuf_size4_5_sram[0:1],
       mux_tree_tapbuf_size4_mem_5_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z63, UNCONNECTED_HIER_Z64,
       UNCONNECTED_HIER_Z65}), .out
       (top_grid_bottom_width_0_height_0_subtile_5__pin_outpad_0_));
  mux_tree_tapbuf_size4_19 mux_bottom_ipin_6(.in ({chanx_left_in[1],
       chanx_right_in[1], chanx_left_in[6], chanx_right_in[6]}), .sram
       ({mux_tree_tapbuf_size4_6_sram[0:1],
       mux_tree_tapbuf_size4_mem_6_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z66, UNCONNECTED_HIER_Z67,
       UNCONNECTED_HIER_Z68}), .out
       (top_grid_bottom_width_0_height_0_subtile_6__pin_outpad_0_));
  mux_tree_tapbuf_size4_20 mux_bottom_ipin_7(.in ({chanx_left_in[2],
       chanx_right_in[2], chanx_left_in[7], chanx_right_in[7]}), .sram
       ({mux_tree_tapbuf_size4_7_sram[0:1],
       mux_tree_tapbuf_size4_mem_7_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z69, UNCONNECTED_HIER_Z70,
       UNCONNECTED_HIER_Z71}), .out
       (top_grid_bottom_width_0_height_0_subtile_7__pin_outpad_0_));
  mux_tree_tapbuf_size4_21 mux_top_ipin_0(.in ({chanx_left_in[3],
       chanx_right_in[3], chanx_left_in[8], chanx_right_in[8]}), .sram
       ({mux_tree_tapbuf_size4_8_sram[0:1],
       mux_tree_tapbuf_size4_mem_8_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z72, UNCONNECTED_HIER_Z73,
       UNCONNECTED_HIER_Z74}), .out
       (bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_));
  mux_tree_tapbuf_size4_22 mux_top_ipin_1(.in ({chanx_left_in[4],
       chanx_right_in[4], chanx_left_in[9], chanx_right_in[9]}), .sram
       ({mux_tree_tapbuf_size4_9_sram[0:1],
       mux_tree_tapbuf_size4_mem_9_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z75, UNCONNECTED_HIER_Z76,
       UNCONNECTED_HIER_Z77}), .out
       (bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_));
  mux_tree_tapbuf_size4_23 mux_top_ipin_2(.in ({chanx_left_in[0],
       chanx_right_in[0], chanx_left_in[5], chanx_right_in[5]}), .sram
       ({mux_tree_tapbuf_size4_10_sram[0:1],
       mux_tree_tapbuf_size4_mem_10_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z78, UNCONNECTED_HIER_Z79,
       UNCONNECTED_HIER_Z80}), .out
       (bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_));
  mux_tree_tapbuf_size4_24 mux_top_ipin_3(.in ({chanx_left_in[1],
       chanx_right_in[1], chanx_left_in[6], chanx_right_in[6]}), .sram
       ({mux_tree_tapbuf_size4_11_sram[0:1],
       mux_tree_tapbuf_size4_mem_11_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z81, UNCONNECTED_HIER_Z82,
       UNCONNECTED_HIER_Z83}), .out
       (bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_));
  mux_tree_tapbuf_size4_25 mux_top_ipin_4(.in ({chanx_left_in[2],
       chanx_right_in[2], chanx_left_in[7], chanx_right_in[7]}), .sram
       ({mux_tree_tapbuf_size4_12_sram[0:1],
       mux_tree_tapbuf_size4_mem_12_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z84, UNCONNECTED_HIER_Z85,
       UNCONNECTED_HIER_Z86}), .out
       (bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_));
  mux_tree_tapbuf_size2_61 mux_top_ipin_5(.in ({chanx_left_in[3],
       chanx_right_in[3]}), .sram ({mux_tree_tapbuf_size2_0_sram[0],
       mux_tree_tapbuf_size2_mem_0_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z87, UNCONNECTED_HIER_Z88}), .out
       (bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_));
  mux_tree_tapbuf_size2_62 mux_top_ipin_6(.in ({chanx_left_in[4],
       chanx_right_in[4]}), .sram ({mux_tree_tapbuf_size2_1_sram[0],
       mux_tree_tapbuf_size2_mem_1_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z89, UNCONNECTED_HIER_Z90}), .out
       (bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_));
  mux_tree_tapbuf_size2_63 mux_top_ipin_7(.in ({chanx_left_in[5],
       chanx_right_in[5]}), .sram ({mux_tree_tapbuf_size2_2_sram[0],
       mux_tree_tapbuf_size2_mem_2_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z91, UNCONNECTED_HIER_Z92}), .out
       (bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_));
  mux_tree_tapbuf_size2_64 mux_top_ipin_8(.in ({chanx_left_in[6],
       chanx_right_in[6]}), .sram ({mux_tree_tapbuf_size2_3_sram[0],
       mux_tree_tapbuf_size2_mem_3_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z93, UNCONNECTED_HIER_Z94}), .out
       (bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_));
  mux_tree_tapbuf_size2_65 mux_top_ipin_9(.in ({chanx_left_in[7],
       chanx_right_in[7]}), .sram ({mux_tree_tapbuf_size2_4_sram[0],
       ccff_tail}), .sram_inv ({UNCONNECTED_HIER_Z95,
       UNCONNECTED_HIER_Z96}), .out
       (bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_));
endmodule

module mux_tree_tapbuf_size4_mem_26(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:2] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:2] mem_out, mem_outb;
  wire n_1, n_2, n_3;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_3));
endmodule

module mux_tree_tapbuf_size4_mem_27(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:2] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:2] mem_out, mem_outb;
  wire n_1, n_2, n_3;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_3));
endmodule

module mux_tree_tapbuf_size4_mem_28(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:2] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:2] mem_out, mem_outb;
  wire n_1, n_2, n_3;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_3));
endmodule

module mux_tree_tapbuf_size4_mem_29(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:2] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:2] mem_out, mem_outb;
  wire n_1, n_2, n_3;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_3));
endmodule

module mux_tree_tapbuf_size4_mem_30(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:2] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:2] mem_out, mem_outb;
  wire n_1, n_2, n_3;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_3));
endmodule

module mux_tree_tapbuf_size2_mem_66(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size2_mem_67(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size2_mem_68(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size2_mem_69(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size2_mem_70(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size4_mem_31(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:2] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:2] mem_out, mem_outb;
  wire n_1, n_2, n_3;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_3));
endmodule

module mux_tree_tapbuf_size4_mem_32(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:2] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:2] mem_out, mem_outb;
  wire n_1, n_2, n_3;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_3));
endmodule

module mux_tree_tapbuf_size4_mem_33(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:2] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:2] mem_out, mem_outb;
  wire n_1, n_2, n_3;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_3));
endmodule

module mux_tree_tapbuf_size4_mem_34(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:2] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:2] mem_out, mem_outb;
  wire n_1, n_2, n_3;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_3));
endmodule

module mux_tree_tapbuf_size4_mem_35(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:2] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:2] mem_out, mem_outb;
  wire n_1, n_2, n_3;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_3));
endmodule

module mux_tree_tapbuf_size4_mem_36(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:2] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:2] mem_out, mem_outb;
  wire n_1, n_2, n_3;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_3));
endmodule

module mux_tree_tapbuf_size4_mem_37(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:2] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:2] mem_out, mem_outb;
  wire n_1, n_2, n_3;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_3));
endmodule

module mux_tree_tapbuf_size4_mem_38(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:2] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:2] mem_out, mem_outb;
  wire n_1, n_2, n_3;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_3));
endmodule

module mux_tree_tapbuf_size4_26(in, sram, sram_inv, out);
  input [0:3] in;
  input [0:2] sram, sram_inv;
  output [0:0] out;
  wire [0:3] in;
  wire [0:2] sram, sram_inv;
  wire [0:0] out;
  wire n_0, n_1, n_2, n_3, n_4, n_5, w160, w161;
  wire w162, w163;
  nand g282 (out, n_5, n_4, n_3);
  nand g283 (n_5, sram[1], sram[2], n_0, w160);
  or g209 (w160, in[1], sram[0]);
  nand g284 (n_4, n_1, in[2]);
  nand g285 (n_3, n_2, in[3]);
  and g286 (n_2, w161, sram[1]);
  not g210 (w161, sram[2]);
  and g287 (n_1, w162, sram[2]);
  not g211 (w162, sram[1]);
  nand g288 (n_0, w163, sram[0]);
  not g212 (w163, in[0]);
endmodule

module mux_tree_tapbuf_size4_27(in, sram, sram_inv, out);
  input [0:3] in;
  input [0:2] sram, sram_inv;
  output [0:0] out;
  wire [0:3] in;
  wire [0:2] sram, sram_inv;
  wire [0:0] out;
  wire n_0, n_1, n_2, n_3, n_4, n_5, w164, w165;
  wire w166, w167;
  nand g282 (out, n_5, n_4, n_3);
  nand g283 (n_5, sram[1], sram[2], n_0, w164);
  or g213 (w164, in[1], sram[0]);
  nand g284 (n_4, n_1, in[2]);
  nand g285 (n_3, n_2, in[3]);
  and g286 (n_2, w165, sram[1]);
  not g214 (w165, sram[2]);
  and g287 (n_1, w166, sram[2]);
  not g215 (w166, sram[1]);
  nand g288 (n_0, w167, sram[0]);
  not g216 (w167, in[0]);
endmodule

module mux_tree_tapbuf_size4_28(in, sram, sram_inv, out);
  input [0:3] in;
  input [0:2] sram, sram_inv;
  output [0:0] out;
  wire [0:3] in;
  wire [0:2] sram, sram_inv;
  wire [0:0] out;
  wire n_0, n_1, n_2, n_3, n_4, n_5, w168, w169;
  wire w170, w171;
  nand g282 (out, n_5, n_4, n_3);
  nand g283 (n_5, sram[1], sram[2], n_0, w168);
  or g217 (w168, in[1], sram[0]);
  nand g284 (n_4, n_1, in[2]);
  nand g285 (n_3, n_2, in[3]);
  and g286 (n_2, w169, sram[1]);
  not g218 (w169, sram[2]);
  and g287 (n_1, w170, sram[2]);
  not g219 (w170, sram[1]);
  nand g288 (n_0, w171, sram[0]);
  not g220 (w171, in[0]);
endmodule

module mux_tree_tapbuf_size4_29(in, sram, sram_inv, out);
  input [0:3] in;
  input [0:2] sram, sram_inv;
  output [0:0] out;
  wire [0:3] in;
  wire [0:2] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_1_Y;
  wire n_0, n_1, n_2, n_3, n_4, n_5, w172, w174;
  wire w175, w176, w177;
  not g173 (sky130_fd_sc_hd__inv_1_1_Y[0], in[1]);
  nand g296 (n_5, n_3, sram[1], sram[2]);
  nand g298 (n_4, n_2, in[3]);
  nand g299 (n_3, w172, w174);
  nand g223 (w174, in[0], sram[0]);
  or g221 (w172, sky130_fd_sc_hd__inv_1_1_Y[0], sram[0]);
  and g300 (n_2, w175, sram[1]);
  not g224 (w175, sram[2]);
  and g301 (n_1, w176, sram[2]);
  not g225 (w176, sram[1]);
  nand g2 (out, n_4, n_0);
  and g3 (n_0, w177, n_5);
  nand g226 (w177, n_1, in[2]);
endmodule

module mux_tree_tapbuf_size4_30(in, sram, sram_inv, out);
  input [0:3] in;
  input [0:2] sram, sram_inv;
  output [0:0] out;
  wire [0:3] in;
  wire [0:2] sram, sram_inv;
  wire [0:0] out;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_7, n_16;
  wire n_17, n_18, w178, w179, w180;
  nand g270 (out, n_7, n_4);
  and g271 (n_7, w178, n_5);
  or g229 (w180, n_1, in[0]);
  or g228 (w179, in[1], sram[0]);
  nand g273 (n_5, n_2, in[2]);
  nand g274 (n_4, in[3], n_3);
  and g275 (n_3, n_0, sram[1]);
  nor g276 (n_2, n_0, sram[1]);
  not g277 (n_1, sram[0]);
  not g278 (n_0, sram[2]);
  or g1 (w178, n_16, n_17, n_18, n_0);
  not g2 (n_16, w179);
  not g3 (n_17, w180);
  not g4 (n_18, sram[1]);
endmodule

module mux_tree_tapbuf_size2_66(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire n_0, n_1, n_2, n_3, w182;
  nand g118 (out, n_2, n_3);
  nand g119 (n_3, n_1, in[0]);
  nand g120 (n_2, n_0, in[1]);
  and g121 (n_1, sram[1], sram[0]);
  and g122 (n_0, w182, sram[1]);
  not g231 (w182, sram[0]);
endmodule

module mux_tree_tapbuf_size2_67(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire n_0, n_1, n_2, n_3, w183;
  nand g118 (out, n_2, n_3);
  nand g119 (n_3, n_1, in[0]);
  nand g120 (n_2, n_0, in[1]);
  and g121 (n_1, sram[1], sram[0]);
  and g122 (n_0, w183, sram[1]);
  not g232 (w183, sram[0]);
endmodule

module mux_tree_tapbuf_size2_68(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire n_0, n_1, n_2, n_3, w184;
  nand g118 (out, n_2, n_3);
  nand g119 (n_3, n_1, in[0]);
  nand g120 (n_2, n_0, in[1]);
  and g121 (n_1, sram[1], sram[0]);
  and g122 (n_0, w184, sram[1]);
  not g233 (w184, sram[0]);
endmodule

module mux_tree_tapbuf_size2_69(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire n_0, n_1, n_2, n_3, w186;
  nand g123 (out, n_2, n_3);
  nand g124 (n_3, in[0], n_1);
  nand g125 (n_2, n_0, in[1]);
  and g126 (n_1, sram[1], sram[0]);
  and g127 (n_0, w186, sram[1]);
  not g235 (w186, sram[0]);
endmodule

module mux_tree_tapbuf_size2_70(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire n_0, n_1, n_2, n_3, w188;
  nand g124 (out, n_3, n_2);
  nand g125 (n_3, n_1, in[0]);
  nand g126 (n_2, in[1], n_0);
  and g127 (n_1, sram[1], sram[0]);
  and g128 (n_0, w188, sram[1]);
  not g237 (w188, sram[0]);
endmodule

module mux_tree_tapbuf_size4_31(in, sram, sram_inv, out);
  input [0:3] in;
  input [0:2] sram, sram_inv;
  output [0:0] out;
  wire [0:3] in;
  wire [0:2] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire n_0, n_1, n_2, n_3, w189, w190, w191, w192;
  wire w193, w194, w195;
  not g89 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  nand g167 (out, w189, w190);
  nand g239 (w190, n_3, sram[2]);
  nand g238 (w189, n_0, in[3], sram[1]);
  nand g168 (n_3, w192, w193);
  nand g242 (w193, n_2, sram[1]);
  nand g241 (w192, w191, in[2]);
  not g240 (w191, sram[1]);
  nand g169 (n_2, w194, w195);
  nand g244 (w195, in[1], n_1);
  or g243 (w194, n_1, sky130_fd_sc_hd__inv_1_0_Y[0]);
  not g170 (n_1, sram[0]);
  not g171 (n_0, sram[2]);
endmodule

module mux_tree_tapbuf_size4_32(in, sram, sram_inv, out);
  input [0:3] in;
  input [0:2] sram, sram_inv;
  output [0:0] out;
  wire [0:3] in;
  wire [0:2] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire n_0, n_1, n_2, n_3, w196, w197, w198, w199;
  wire w200, w201, w202;
  not g89 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  nand g167 (out, w196, w197);
  nand g246 (w197, n_3, sram[2]);
  nand g245 (w196, n_0, in[3], sram[1]);
  nand g168 (n_3, w199, w200);
  nand g249 (w200, n_2, sram[1]);
  nand g248 (w199, w198, in[2]);
  not g247 (w198, sram[1]);
  nand g169 (n_2, w201, w202);
  nand g251 (w202, in[1], n_1);
  or g250 (w201, n_1, sky130_fd_sc_hd__inv_1_0_Y[0]);
  not g170 (n_1, sram[0]);
  not g171 (n_0, sram[2]);
endmodule

module mux_tree_tapbuf_size4_33(in, sram, sram_inv, out);
  input [0:3] in;
  input [0:2] sram, sram_inv;
  output [0:0] out;
  wire [0:3] in;
  wire [0:2] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire n_0, n_1, n_2, n_3, w203, w204, w205, w206;
  wire w207, w208, w209;
  not g89 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  nand g167 (out, w203, w204);
  nand g253 (w204, n_3, sram[2]);
  nand g252 (w203, n_0, in[3], sram[1]);
  nand g168 (n_3, w206, w207);
  nand g256 (w207, n_2, sram[1]);
  nand g255 (w206, w205, in[2]);
  not g254 (w205, sram[1]);
  nand g169 (n_2, w208, w209);
  nand g258 (w209, in[1], n_1);
  or g257 (w208, n_1, sky130_fd_sc_hd__inv_1_0_Y[0]);
  not g170 (n_1, sram[0]);
  not g171 (n_0, sram[2]);
endmodule

module mux_tree_tapbuf_size4_34(in, sram, sram_inv, out);
  input [0:3] in;
  input [0:2] sram, sram_inv;
  output [0:0] out;
  wire [0:3] in;
  wire [0:2] sram, sram_inv;
  wire [0:0] out;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, w210;
  wire w211, w212;
  nand g416 (out, n_6, n_5);
  and g417 (n_6, w210, w211);
  nand g260 (w211, n_4, sram[2]);
  nand g259 (w210, n_0, in[3], sram[1]);
  nand g418 (n_5, n_2, sram[1], in[1]);
  nand g419 (n_4, w212, n_3);
  or g261 (w212, n_1, sram[1]);
  nand g420 (n_3, sram[0], sram[1], in[0]);
  nor g421 (n_2, n_0, sram[0]);
  not g422 (n_1, in[2]);
  not g423 (n_0, sram[2]);
endmodule

module mux_tree_tapbuf_size4_35(in, sram, sram_inv, out);
  input [0:3] in;
  input [0:2] sram, sram_inv;
  output [0:0] out;
  wire [0:3] in;
  wire [0:2] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_3_Y;
  wire n_0, n_1, n_2, n_3, n_4, n_5, w214, w215;
  wire w216, w217;
  not g155 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  not g156 (sky130_fd_sc_hd__inv_1_3_Y[0], in[3]);
  nand g306 (out, n_5, n_3);
  nand g307 (n_5, n_4, sram[1]);
  nand g308 (n_4, w214, w215);
  nand g264 (w215, sram[2], n_2);
  or g263 (w214, sram[2], sky130_fd_sc_hd__inv_1_3_Y[0]);
  nand g309 (n_3, n_0, sram[2], in[2]);
  nand g310 (n_2, w216, w217);
  nand g266 (w217, in[1], n_1);
  or g265 (w216, n_1, sky130_fd_sc_hd__inv_1_0_Y[0]);
  not g311 (n_1, sram[0]);
  not g312 (n_0, sram[1]);
endmodule

module mux_tree_tapbuf_size4_36(in, sram, sram_inv, out);
  input [0:3] in;
  input [0:2] sram, sram_inv;
  output [0:0] out;
  wire [0:3] in;
  wire [0:2] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_2_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_1_Y;
  wire n_0, n_1, n_2, n_3, w218, w219, w220, w221;
  wire w223;
  not g98 (sky130_fd_sc_hd__inv_1_2_Y[0], in[2]);
  not g94 (sky130_fd_sc_hd__inv_1_1_Y[0], in[1]);
  nand g182 (out, n_3, n_1);
  nand g183 (n_3, n_2, sram[2]);
  nand g184 (n_2, w218, w219);
  nand g268 (w219, sram[1], n_0);
  or g267 (w218, sram[1], sky130_fd_sc_hd__inv_1_2_Y[0]);
  nand g185 (n_1, sram[1], in[3], w220);
  not g269 (w220, sram[2]);
  nand g186 (n_0, w221, w223);
  nand g290 (w223, in[0], sram[0]);
  or g280 (w221, sky130_fd_sc_hd__inv_1_1_Y[0], sram[0]);
endmodule

module mux_tree_tapbuf_size4_37(in, sram, sram_inv, out);
  input [0:3] in;
  input [0:2] sram, sram_inv;
  output [0:0] out;
  wire [0:3] in;
  wire [0:2] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_2_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_1_Y;
  wire n_0, n_1, n_2, n_3, w224, w225, w226, w227;
  wire w229;
  not g98 (sky130_fd_sc_hd__inv_1_2_Y[0], in[2]);
  not g94 (sky130_fd_sc_hd__inv_1_1_Y[0], in[1]);
  nand g182 (out, n_3, n_1);
  nand g183 (n_3, n_2, sram[2]);
  nand g184 (n_2, w224, w225);
  nand g304 (w225, sram[1], n_0);
  or g291 (w224, sram[1], sky130_fd_sc_hd__inv_1_2_Y[0]);
  nand g185 (n_1, sram[1], in[3], w226);
  not g305 (w226, sram[2]);
  nand g186 (n_0, w227, w229);
  nand g315 (w229, in[0], sram[0]);
  or g313 (w227, sky130_fd_sc_hd__inv_1_1_Y[0], sram[0]);
endmodule

module mux_tree_tapbuf_size4_38(in, sram, sram_inv, out);
  input [0:3] in;
  input [0:2] sram, sram_inv;
  output [0:0] out;
  wire [0:3] in;
  wire [0:2] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_2_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_1_Y;
  wire n_0, n_1, n_2, n_3, w230, w231, w232, w233;
  wire w235;
  not g98 (sky130_fd_sc_hd__inv_1_2_Y[0], in[2]);
  not g94 (sky130_fd_sc_hd__inv_1_1_Y[0], in[1]);
  nand g182 (out, n_3, n_1);
  nand g183 (n_3, n_2, sram[2]);
  nand g184 (n_2, w230, w231);
  nand g317 (w231, sram[1], n_0);
  or g316 (w230, sram[1], sky130_fd_sc_hd__inv_1_2_Y[0]);
  nand g185 (n_1, sram[1], in[3], w232);
  not g318 (w232, sram[2]);
  nand g186 (n_0, w233, w235);
  nand g321 (w235, in[0], sram[0]);
  or g319 (w233, sky130_fd_sc_hd__inv_1_1_Y[0], sram[0]);
endmodule

module cby_0__1_(pReset, prog_clk, chany_bottom_in, chany_top_in,
     ccff_head, chany_bottom_out, chany_top_out,
     right_grid_left_width_0_height_0_subtile_0__pin_I_3_,
     right_grid_left_width_0_height_0_subtile_0__pin_I_7_,
     right_grid_left_width_0_height_0_subtile_0__pin_I_11_,
     right_grid_left_width_0_height_0_subtile_0__pin_I_15_,
     right_grid_left_width_0_height_0_subtile_0__pin_I_19_,
     right_grid_left_width_0_height_0_subtile_0__pin_I_23_,
     right_grid_left_width_0_height_0_subtile_0__pin_I_27_,
     right_grid_left_width_0_height_0_subtile_0__pin_I_31_,
     right_grid_left_width_0_height_0_subtile_0__pin_I_35_,
     right_grid_left_width_0_height_0_subtile_0__pin_I_39_,
     left_grid_right_width_0_height_0_subtile_0__pin_outpad_0_,
     left_grid_right_width_0_height_0_subtile_1__pin_outpad_0_,
     left_grid_right_width_0_height_0_subtile_2__pin_outpad_0_,
     left_grid_right_width_0_height_0_subtile_3__pin_outpad_0_,
     left_grid_right_width_0_height_0_subtile_4__pin_outpad_0_,
     left_grid_right_width_0_height_0_subtile_5__pin_outpad_0_,
     left_grid_right_width_0_height_0_subtile_6__pin_outpad_0_,
     left_grid_right_width_0_height_0_subtile_7__pin_outpad_0_,
     ccff_tail);
  input [0:0] pReset, prog_clk, ccff_head;
  input [0:9] chany_bottom_in, chany_top_in;
  output [0:9] chany_bottom_out, chany_top_out;
  output [0:0] right_grid_left_width_0_height_0_subtile_0__pin_I_3_,
       right_grid_left_width_0_height_0_subtile_0__pin_I_7_,
       right_grid_left_width_0_height_0_subtile_0__pin_I_11_,
       right_grid_left_width_0_height_0_subtile_0__pin_I_15_,
       right_grid_left_width_0_height_0_subtile_0__pin_I_19_,
       right_grid_left_width_0_height_0_subtile_0__pin_I_23_,
       right_grid_left_width_0_height_0_subtile_0__pin_I_27_,
       right_grid_left_width_0_height_0_subtile_0__pin_I_31_,
       right_grid_left_width_0_height_0_subtile_0__pin_I_35_,
       right_grid_left_width_0_height_0_subtile_0__pin_I_39_,
       left_grid_right_width_0_height_0_subtile_0__pin_outpad_0_,
       left_grid_right_width_0_height_0_subtile_1__pin_outpad_0_,
       left_grid_right_width_0_height_0_subtile_2__pin_outpad_0_,
       left_grid_right_width_0_height_0_subtile_3__pin_outpad_0_,
       left_grid_right_width_0_height_0_subtile_4__pin_outpad_0_,
       left_grid_right_width_0_height_0_subtile_5__pin_outpad_0_,
       left_grid_right_width_0_height_0_subtile_6__pin_outpad_0_,
       left_grid_right_width_0_height_0_subtile_7__pin_outpad_0_,
       ccff_tail;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:9] chany_bottom_in, chany_top_in;
  wire [0:9] chany_bottom_out, chany_top_out;
  wire [0:0] right_grid_left_width_0_height_0_subtile_0__pin_I_3_,
       right_grid_left_width_0_height_0_subtile_0__pin_I_7_,
       right_grid_left_width_0_height_0_subtile_0__pin_I_11_,
       right_grid_left_width_0_height_0_subtile_0__pin_I_15_,
       right_grid_left_width_0_height_0_subtile_0__pin_I_19_,
       right_grid_left_width_0_height_0_subtile_0__pin_I_23_,
       right_grid_left_width_0_height_0_subtile_0__pin_I_27_,
       right_grid_left_width_0_height_0_subtile_0__pin_I_31_,
       right_grid_left_width_0_height_0_subtile_0__pin_I_35_,
       right_grid_left_width_0_height_0_subtile_0__pin_I_39_,
       left_grid_right_width_0_height_0_subtile_0__pin_outpad_0_,
       left_grid_right_width_0_height_0_subtile_1__pin_outpad_0_,
       left_grid_right_width_0_height_0_subtile_2__pin_outpad_0_,
       left_grid_right_width_0_height_0_subtile_3__pin_outpad_0_,
       left_grid_right_width_0_height_0_subtile_4__pin_outpad_0_,
       left_grid_right_width_0_height_0_subtile_5__pin_outpad_0_,
       left_grid_right_width_0_height_0_subtile_6__pin_outpad_0_,
       left_grid_right_width_0_height_0_subtile_7__pin_outpad_0_,
       ccff_tail;
  wire [0:0] mux_tree_tapbuf_size4_mem_0_ccff_tail;
  wire [0:2] mux_tree_tapbuf_size4_0_sram;
  wire [0:2] mux_tree_tapbuf_size4_0_sram_inv;
  wire [0:0] mux_tree_tapbuf_size4_mem_1_ccff_tail;
  wire [0:2] mux_tree_tapbuf_size4_1_sram;
  wire [0:2] mux_tree_tapbuf_size4_1_sram_inv;
  wire [0:0] mux_tree_tapbuf_size4_mem_2_ccff_tail;
  wire [0:2] mux_tree_tapbuf_size4_2_sram;
  wire [0:2] mux_tree_tapbuf_size4_2_sram_inv;
  wire [0:0] mux_tree_tapbuf_size4_mem_3_ccff_tail;
  wire [0:2] mux_tree_tapbuf_size4_3_sram;
  wire [0:2] mux_tree_tapbuf_size4_3_sram_inv;
  wire [0:0] mux_tree_tapbuf_size4_mem_4_ccff_tail;
  wire [0:2] mux_tree_tapbuf_size4_4_sram;
  wire [0:2] mux_tree_tapbuf_size4_4_sram_inv;
  wire [0:0] mux_tree_tapbuf_size2_mem_0_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size2_0_sram;
  wire [0:1] mux_tree_tapbuf_size2_0_sram_inv;
  wire [0:0] mux_tree_tapbuf_size2_mem_1_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size2_1_sram;
  wire [0:1] mux_tree_tapbuf_size2_1_sram_inv;
  wire [0:0] mux_tree_tapbuf_size2_mem_2_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size2_2_sram;
  wire [0:1] mux_tree_tapbuf_size2_2_sram_inv;
  wire [0:0] mux_tree_tapbuf_size2_mem_3_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size2_3_sram;
  wire [0:1] mux_tree_tapbuf_size2_3_sram_inv;
  wire [0:0] mux_tree_tapbuf_size2_mem_4_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size2_4_sram;
  wire [0:1] mux_tree_tapbuf_size2_4_sram_inv;
  wire [0:0] mux_tree_tapbuf_size4_mem_5_ccff_tail;
  wire [0:2] mux_tree_tapbuf_size4_5_sram;
  wire [0:2] mux_tree_tapbuf_size4_5_sram_inv;
  wire [0:0] mux_tree_tapbuf_size4_mem_6_ccff_tail;
  wire [0:2] mux_tree_tapbuf_size4_6_sram;
  wire [0:2] mux_tree_tapbuf_size4_6_sram_inv;
  wire [0:0] mux_tree_tapbuf_size4_mem_7_ccff_tail;
  wire [0:2] mux_tree_tapbuf_size4_7_sram;
  wire [0:2] mux_tree_tapbuf_size4_7_sram_inv;
  wire [0:0] mux_tree_tapbuf_size4_mem_8_ccff_tail;
  wire [0:2] mux_tree_tapbuf_size4_8_sram;
  wire [0:2] mux_tree_tapbuf_size4_8_sram_inv;
  wire [0:0] mux_tree_tapbuf_size4_mem_9_ccff_tail;
  wire [0:2] mux_tree_tapbuf_size4_9_sram;
  wire [0:2] mux_tree_tapbuf_size4_9_sram_inv;
  wire [0:0] mux_tree_tapbuf_size4_mem_10_ccff_tail;
  wire [0:2] mux_tree_tapbuf_size4_10_sram;
  wire [0:2] mux_tree_tapbuf_size4_10_sram_inv;
  wire [0:0] mux_tree_tapbuf_size4_mem_11_ccff_tail;
  wire [0:2] mux_tree_tapbuf_size4_11_sram;
  wire [0:2] mux_tree_tapbuf_size4_11_sram_inv;
  wire [0:2] mux_tree_tapbuf_size4_12_sram;
  wire [0:2] mux_tree_tapbuf_size4_12_sram_inv;
  wire UNCONNECTED35, UNCONNECTED36, UNCONNECTED37, UNCONNECTED38,
       UNCONNECTED39, UNCONNECTED40, UNCONNECTED41, UNCONNECTED42;
  wire UNCONNECTED43, UNCONNECTED44, UNCONNECTED45, UNCONNECTED46,
       UNCONNECTED47, UNCONNECTED48, UNCONNECTED49, UNCONNECTED50;
  wire UNCONNECTED51, UNCONNECTED52, UNCONNECTED_HIER_Z97,
       UNCONNECTED_HIER_Z98, UNCONNECTED_HIER_Z99,
       UNCONNECTED_HIER_Z100, UNCONNECTED_HIER_Z101,
       UNCONNECTED_HIER_Z102;
  wire UNCONNECTED_HIER_Z103, UNCONNECTED_HIER_Z104,
       UNCONNECTED_HIER_Z105, UNCONNECTED_HIER_Z106,
       UNCONNECTED_HIER_Z107, UNCONNECTED_HIER_Z108,
       UNCONNECTED_HIER_Z109, UNCONNECTED_HIER_Z110;
  wire UNCONNECTED_HIER_Z111, UNCONNECTED_HIER_Z112,
       UNCONNECTED_HIER_Z113, UNCONNECTED_HIER_Z114,
       UNCONNECTED_HIER_Z115, UNCONNECTED_HIER_Z116,
       UNCONNECTED_HIER_Z117, UNCONNECTED_HIER_Z118;
  wire UNCONNECTED_HIER_Z119, UNCONNECTED_HIER_Z120,
       UNCONNECTED_HIER_Z121, UNCONNECTED_HIER_Z122,
       UNCONNECTED_HIER_Z123, UNCONNECTED_HIER_Z124,
       UNCONNECTED_HIER_Z125, UNCONNECTED_HIER_Z126;
  wire UNCONNECTED_HIER_Z127, UNCONNECTED_HIER_Z128,
       UNCONNECTED_HIER_Z129, UNCONNECTED_HIER_Z130,
       UNCONNECTED_HIER_Z131, UNCONNECTED_HIER_Z132,
       UNCONNECTED_HIER_Z133, UNCONNECTED_HIER_Z134;
  wire UNCONNECTED_HIER_Z135, UNCONNECTED_HIER_Z136,
       UNCONNECTED_HIER_Z137, UNCONNECTED_HIER_Z138,
       UNCONNECTED_HIER_Z139, UNCONNECTED_HIER_Z140,
       UNCONNECTED_HIER_Z141, UNCONNECTED_HIER_Z142;
  wire UNCONNECTED_HIER_Z143, UNCONNECTED_HIER_Z144,
       UNCONNECTED_HIER_Z145;
  assign chany_top_out[9] = chany_bottom_in[9];
  assign chany_top_out[8] = chany_bottom_in[8];
  assign chany_top_out[7] = chany_bottom_in[7];
  assign chany_top_out[6] = chany_bottom_in[6];
  assign chany_top_out[5] = chany_bottom_in[5];
  assign chany_top_out[4] = chany_bottom_in[4];
  assign chany_top_out[3] = chany_bottom_in[3];
  assign chany_top_out[2] = chany_bottom_in[2];
  assign chany_top_out[1] = chany_bottom_in[1];
  assign chany_top_out[0] = chany_bottom_in[0];
  assign chany_bottom_out[9] = chany_top_in[9];
  assign chany_bottom_out[8] = chany_top_in[8];
  assign chany_bottom_out[7] = chany_top_in[7];
  assign chany_bottom_out[6] = chany_top_in[6];
  assign chany_bottom_out[5] = chany_top_in[5];
  assign chany_bottom_out[4] = chany_top_in[4];
  assign chany_bottom_out[3] = chany_top_in[3];
  assign chany_bottom_out[2] = chany_top_in[2];
  assign chany_bottom_out[1] = chany_top_in[1];
  assign chany_bottom_out[0] = chany_top_in[0];
  mux_tree_tapbuf_size4_mem_26 mem_left_ipin_0(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head (ccff_head), .ccff_tail
       (mux_tree_tapbuf_size4_mem_0_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size4_0_sram[0:1], UNCONNECTED35}), .mem_outb
       (mux_tree_tapbuf_size4_0_sram_inv));
  mux_tree_tapbuf_size4_mem_27 mem_left_ipin_1(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size4_mem_0_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size4_mem_1_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size4_1_sram[0:1], UNCONNECTED36}), .mem_outb
       (mux_tree_tapbuf_size4_1_sram_inv));
  mux_tree_tapbuf_size4_mem_28 mem_left_ipin_2(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size4_mem_1_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size4_mem_2_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size4_2_sram[0:1], UNCONNECTED37}), .mem_outb
       (mux_tree_tapbuf_size4_2_sram_inv));
  mux_tree_tapbuf_size4_mem_29 mem_left_ipin_3(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size4_mem_2_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size4_mem_3_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size4_3_sram[0:1], UNCONNECTED38}), .mem_outb
       (mux_tree_tapbuf_size4_3_sram_inv));
  mux_tree_tapbuf_size4_mem_30 mem_left_ipin_4(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size4_mem_3_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size4_mem_4_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size4_4_sram[0:1], UNCONNECTED39}), .mem_outb
       (mux_tree_tapbuf_size4_4_sram_inv));
  mux_tree_tapbuf_size2_mem_66 mem_left_ipin_5(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size4_mem_4_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_0_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size2_0_sram[0], UNCONNECTED40}), .mem_outb
       (mux_tree_tapbuf_size2_0_sram_inv));
  mux_tree_tapbuf_size2_mem_67 mem_left_ipin_6(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_0_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_1_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size2_1_sram[0], UNCONNECTED41}), .mem_outb
       (mux_tree_tapbuf_size2_1_sram_inv));
  mux_tree_tapbuf_size2_mem_68 mem_left_ipin_7(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_1_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_2_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size2_2_sram[0], UNCONNECTED42}), .mem_outb
       (mux_tree_tapbuf_size2_2_sram_inv));
  mux_tree_tapbuf_size2_mem_69 mem_left_ipin_8(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_2_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_3_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size2_3_sram[0], UNCONNECTED43}), .mem_outb
       (mux_tree_tapbuf_size2_3_sram_inv));
  mux_tree_tapbuf_size2_mem_70 mem_left_ipin_9(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_3_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_4_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size2_4_sram[0], UNCONNECTED44}), .mem_outb
       (mux_tree_tapbuf_size2_4_sram_inv));
  mux_tree_tapbuf_size4_mem_31 mem_right_ipin_0(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_4_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size4_mem_5_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size4_5_sram[0:1], UNCONNECTED45}), .mem_outb
       (mux_tree_tapbuf_size4_5_sram_inv));
  mux_tree_tapbuf_size4_mem_32 mem_right_ipin_1(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size4_mem_5_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size4_mem_6_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size4_6_sram[0:1], UNCONNECTED46}), .mem_outb
       (mux_tree_tapbuf_size4_6_sram_inv));
  mux_tree_tapbuf_size4_mem_33 mem_right_ipin_2(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size4_mem_6_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size4_mem_7_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size4_7_sram[0:1], UNCONNECTED47}), .mem_outb
       (mux_tree_tapbuf_size4_7_sram_inv));
  mux_tree_tapbuf_size4_mem_34 mem_right_ipin_3(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size4_mem_7_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size4_mem_8_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size4_8_sram[0:1], UNCONNECTED48}), .mem_outb
       (mux_tree_tapbuf_size4_8_sram_inv));
  mux_tree_tapbuf_size4_mem_35 mem_right_ipin_4(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size4_mem_8_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size4_mem_9_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size4_9_sram[0:1], UNCONNECTED49}), .mem_outb
       (mux_tree_tapbuf_size4_9_sram_inv));
  mux_tree_tapbuf_size4_mem_36 mem_right_ipin_5(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size4_mem_9_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size4_mem_10_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size4_10_sram[0:1], UNCONNECTED50}), .mem_outb
       (mux_tree_tapbuf_size4_10_sram_inv));
  mux_tree_tapbuf_size4_mem_37 mem_right_ipin_6(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size4_mem_10_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size4_mem_11_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size4_11_sram[0:1], UNCONNECTED51}), .mem_outb
       (mux_tree_tapbuf_size4_11_sram_inv));
  mux_tree_tapbuf_size4_mem_38 mem_right_ipin_7(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size4_mem_11_ccff_tail), .ccff_tail
       (ccff_tail), .mem_out ({mux_tree_tapbuf_size4_12_sram[0:1],
       UNCONNECTED52}), .mem_outb (mux_tree_tapbuf_size4_12_sram_inv));
  mux_tree_tapbuf_size4_26 mux_left_ipin_0(.in ({chany_bottom_in[0],
       chany_top_in[0], chany_bottom_in[5], chany_top_in[5]}), .sram
       ({mux_tree_tapbuf_size4_0_sram[0:1],
       mux_tree_tapbuf_size4_mem_0_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z97, UNCONNECTED_HIER_Z98,
       UNCONNECTED_HIER_Z99}), .out
       (right_grid_left_width_0_height_0_subtile_0__pin_I_3_));
  mux_tree_tapbuf_size4_27 mux_left_ipin_1(.in ({chany_bottom_in[1],
       chany_top_in[1], chany_bottom_in[6], chany_top_in[6]}), .sram
       ({mux_tree_tapbuf_size4_1_sram[0:1],
       mux_tree_tapbuf_size4_mem_1_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z100, UNCONNECTED_HIER_Z101,
       UNCONNECTED_HIER_Z102}), .out
       (right_grid_left_width_0_height_0_subtile_0__pin_I_7_));
  mux_tree_tapbuf_size4_28 mux_left_ipin_2(.in ({chany_bottom_in[2],
       chany_top_in[2], chany_bottom_in[7], chany_top_in[7]}), .sram
       ({mux_tree_tapbuf_size4_2_sram[0:1],
       mux_tree_tapbuf_size4_mem_2_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z103, UNCONNECTED_HIER_Z104,
       UNCONNECTED_HIER_Z105}), .out
       (right_grid_left_width_0_height_0_subtile_0__pin_I_11_));
  mux_tree_tapbuf_size4_29 mux_left_ipin_3(.in ({chany_bottom_in[3],
       chany_top_in[3], chany_bottom_in[8], chany_top_in[8]}), .sram
       ({mux_tree_tapbuf_size4_3_sram[0:1],
       mux_tree_tapbuf_size4_mem_3_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z106, UNCONNECTED_HIER_Z107,
       UNCONNECTED_HIER_Z108}), .out
       (right_grid_left_width_0_height_0_subtile_0__pin_I_15_));
  mux_tree_tapbuf_size4_30 mux_left_ipin_4(.in ({chany_bottom_in[4],
       chany_top_in[4], chany_bottom_in[9], chany_top_in[9]}), .sram
       ({mux_tree_tapbuf_size4_4_sram[0:1],
       mux_tree_tapbuf_size4_mem_4_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z109, UNCONNECTED_HIER_Z110,
       UNCONNECTED_HIER_Z111}), .out
       (right_grid_left_width_0_height_0_subtile_0__pin_I_19_));
  mux_tree_tapbuf_size2_66 mux_left_ipin_5(.in ({chany_bottom_in[5],
       chany_top_in[5]}), .sram ({mux_tree_tapbuf_size2_0_sram[0],
       mux_tree_tapbuf_size2_mem_0_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z112, UNCONNECTED_HIER_Z113}), .out
       (right_grid_left_width_0_height_0_subtile_0__pin_I_23_));
  mux_tree_tapbuf_size2_67 mux_left_ipin_6(.in ({chany_bottom_in[6],
       chany_top_in[6]}), .sram ({mux_tree_tapbuf_size2_1_sram[0],
       mux_tree_tapbuf_size2_mem_1_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z114, UNCONNECTED_HIER_Z115}), .out
       (right_grid_left_width_0_height_0_subtile_0__pin_I_27_));
  mux_tree_tapbuf_size2_68 mux_left_ipin_7(.in ({chany_bottom_in[7],
       chany_top_in[7]}), .sram ({mux_tree_tapbuf_size2_2_sram[0],
       mux_tree_tapbuf_size2_mem_2_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z116, UNCONNECTED_HIER_Z117}), .out
       (right_grid_left_width_0_height_0_subtile_0__pin_I_31_));
  mux_tree_tapbuf_size2_69 mux_left_ipin_8(.in ({chany_bottom_in[8],
       chany_top_in[8]}), .sram ({mux_tree_tapbuf_size2_3_sram[0],
       mux_tree_tapbuf_size2_mem_3_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z118, UNCONNECTED_HIER_Z119}), .out
       (right_grid_left_width_0_height_0_subtile_0__pin_I_35_));
  mux_tree_tapbuf_size2_70 mux_left_ipin_9(.in ({chany_bottom_in[9],
       chany_top_in[9]}), .sram ({mux_tree_tapbuf_size2_4_sram[0],
       mux_tree_tapbuf_size2_mem_4_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z120, UNCONNECTED_HIER_Z121}), .out
       (right_grid_left_width_0_height_0_subtile_0__pin_I_39_));
  mux_tree_tapbuf_size4_31 mux_right_ipin_0(.in ({chany_bottom_in[0],
       chany_top_in[0], chany_bottom_in[5], chany_top_in[5]}), .sram
       ({mux_tree_tapbuf_size4_5_sram[0:1],
       mux_tree_tapbuf_size4_mem_5_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z122, UNCONNECTED_HIER_Z123,
       UNCONNECTED_HIER_Z124}), .out
       (left_grid_right_width_0_height_0_subtile_0__pin_outpad_0_));
  mux_tree_tapbuf_size4_32 mux_right_ipin_1(.in ({chany_bottom_in[1],
       chany_top_in[1], chany_bottom_in[6], chany_top_in[6]}), .sram
       ({mux_tree_tapbuf_size4_6_sram[0:1],
       mux_tree_tapbuf_size4_mem_6_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z125, UNCONNECTED_HIER_Z126,
       UNCONNECTED_HIER_Z127}), .out
       (left_grid_right_width_0_height_0_subtile_1__pin_outpad_0_));
  mux_tree_tapbuf_size4_33 mux_right_ipin_2(.in ({chany_bottom_in[2],
       chany_top_in[2], chany_bottom_in[7], chany_top_in[7]}), .sram
       ({mux_tree_tapbuf_size4_7_sram[0:1],
       mux_tree_tapbuf_size4_mem_7_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z128, UNCONNECTED_HIER_Z129,
       UNCONNECTED_HIER_Z130}), .out
       (left_grid_right_width_0_height_0_subtile_2__pin_outpad_0_));
  mux_tree_tapbuf_size4_34 mux_right_ipin_3(.in ({chany_bottom_in[3],
       chany_top_in[3], chany_bottom_in[8], chany_top_in[8]}), .sram
       ({mux_tree_tapbuf_size4_8_sram[0:1],
       mux_tree_tapbuf_size4_mem_8_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z131, UNCONNECTED_HIER_Z132,
       UNCONNECTED_HIER_Z133}), .out
       (left_grid_right_width_0_height_0_subtile_3__pin_outpad_0_));
  mux_tree_tapbuf_size4_35 mux_right_ipin_4(.in ({chany_bottom_in[4],
       chany_top_in[4], chany_bottom_in[9], chany_top_in[9]}), .sram
       ({mux_tree_tapbuf_size4_9_sram[0:1],
       mux_tree_tapbuf_size4_mem_9_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z134, UNCONNECTED_HIER_Z135,
       UNCONNECTED_HIER_Z136}), .out
       (left_grid_right_width_0_height_0_subtile_4__pin_outpad_0_));
  mux_tree_tapbuf_size4_36 mux_right_ipin_5(.in ({chany_bottom_in[0],
       chany_top_in[0], chany_bottom_in[5], chany_top_in[5]}), .sram
       ({mux_tree_tapbuf_size4_10_sram[0:1],
       mux_tree_tapbuf_size4_mem_10_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z137, UNCONNECTED_HIER_Z138,
       UNCONNECTED_HIER_Z139}), .out
       (left_grid_right_width_0_height_0_subtile_5__pin_outpad_0_));
  mux_tree_tapbuf_size4_37 mux_right_ipin_6(.in ({chany_bottom_in[1],
       chany_top_in[1], chany_bottom_in[6], chany_top_in[6]}), .sram
       ({mux_tree_tapbuf_size4_11_sram[0:1],
       mux_tree_tapbuf_size4_mem_11_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z140, UNCONNECTED_HIER_Z141,
       UNCONNECTED_HIER_Z142}), .out
       (left_grid_right_width_0_height_0_subtile_6__pin_outpad_0_));
  mux_tree_tapbuf_size4_38 mux_right_ipin_7(.in ({chany_bottom_in[2],
       chany_top_in[2], chany_bottom_in[7], chany_top_in[7]}), .sram
       ({mux_tree_tapbuf_size4_12_sram[0:1], ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z143, UNCONNECTED_HIER_Z144,
       UNCONNECTED_HIER_Z145}), .out
       (left_grid_right_width_0_height_0_subtile_7__pin_outpad_0_));
endmodule

module mux_tree_tapbuf_size4_mem_39(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:2] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:2] mem_out, mem_outb;
  wire n_1, n_2, n_3;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_3));
endmodule

module mux_tree_tapbuf_size4_mem_40(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:2] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:2] mem_out, mem_outb;
  wire n_1, n_2, n_3;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_3));
endmodule

module mux_tree_tapbuf_size4_mem_41(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:2] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:2] mem_out, mem_outb;
  wire n_1, n_2, n_3;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_3));
endmodule

module mux_tree_tapbuf_size4_mem_42(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:2] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:2] mem_out, mem_outb;
  wire n_1, n_2, n_3;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_3));
endmodule

module mux_tree_tapbuf_size4_mem_43(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:2] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:2] mem_out, mem_outb;
  wire n_1, n_2, n_3;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_3));
endmodule

module mux_tree_tapbuf_size4_mem_44(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:2] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:2] mem_out, mem_outb;
  wire n_1, n_2, n_3;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_3));
endmodule

module mux_tree_tapbuf_size4_mem_45(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:2] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:2] mem_out, mem_outb;
  wire n_1, n_2, n_3;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_3));
endmodule

module mux_tree_tapbuf_size4_mem_46(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:2] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:2] mem_out, mem_outb;
  wire n_1, n_2, n_3;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_3));
endmodule

module mux_tree_tapbuf_size4_mem_47(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:2] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:2] mem_out, mem_outb;
  wire n_1, n_2, n_3;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_3));
endmodule

module mux_tree_tapbuf_size4_mem_48(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:2] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:2] mem_out, mem_outb;
  wire n_1, n_2, n_3;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_3));
endmodule

module mux_tree_tapbuf_size4_mem_49(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:2] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:2] mem_out, mem_outb;
  wire n_1, n_2, n_3;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_3));
endmodule

module mux_tree_tapbuf_size4_mem_50(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:2] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:2] mem_out, mem_outb;
  wire n_1, n_2, n_3;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_3));
endmodule

module mux_tree_tapbuf_size4_mem_51(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:2] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:2] mem_out, mem_outb;
  wire n_1, n_2, n_3;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_3));
endmodule

module mux_tree_tapbuf_size2_mem_71(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size2_mem_72(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size2_mem_73(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size2_mem_74(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size2_mem_75(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size4_39(in, sram, sram_inv, out);
  input [0:3] in;
  input [0:2] sram, sram_inv;
  output [0:0] out;
  wire [0:3] in;
  wire [0:2] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_2_Y;
  wire n_0, n_1, n_2, n_3, n_4, w236, w237, w238;
  wire w239, w240;
  not g93 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  not g94 (sky130_fd_sc_hd__inv_1_2_Y[0], in[2]);
  nand g178 (out, n_4, n_2);
  nand g179 (n_4, n_3, sram[2]);
  nand g180 (n_3, w236, w237);
  nand g323 (w237, sram[1], n_1);
  or g322 (w236, sram[1], sky130_fd_sc_hd__inv_1_2_Y[0]);
  nand g181 (n_2, sram[1], in[3], w238);
  not g324 (w238, sram[2]);
  nand g182 (n_1, w239, w240);
  nand g326 (w240, in[1], n_0);
  or g325 (w239, n_0, sky130_fd_sc_hd__inv_1_0_Y[0]);
  not g183 (n_0, sram[0]);
endmodule

module mux_tree_tapbuf_size4_40(in, sram, sram_inv, out);
  input [0:3] in;
  input [0:2] sram, sram_inv;
  output [0:0] out;
  wire [0:3] in;
  wire [0:2] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_2_Y;
  wire n_0, n_1, n_2, n_3, w241, w242, w243, w244;
  wire w245, w246, w247;
  not g88 (sky130_fd_sc_hd__inv_1_2_Y[0], in[2]);
  nand g175 (out, n_3, n_1);
  nand g176 (n_3, n_2, sram[2]);
  nand g177 (n_2, w241, w243);
  nand g331 (w243, w242, sram[1]);
  not g330 (w242, n_0);
  or g327 (w241, sky130_fd_sc_hd__inv_1_2_Y[0], sram[1]);
  nand g178 (n_1, sram[1], in[3], w244);
  not g332 (w244, sram[2]);
  nand g179 (n_0, w245, w247);
  nand g335 (w247, w246, sram[0]);
  not g334 (w246, in[0]);
  or g333 (w245, in[1], sram[0]);
endmodule

module mux_tree_tapbuf_size4_41(in, sram, sram_inv, out);
  input [0:3] in;
  input [0:2] sram, sram_inv;
  output [0:0] out;
  wire [0:3] in;
  wire [0:2] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_2_Y;
  wire n_0, n_1, n_2, n_3, n_4, w248, w249, w250;
  wire w251, w252;
  not g93 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  not g94 (sky130_fd_sc_hd__inv_1_2_Y[0], in[2]);
  nand g178 (out, n_4, n_2);
  nand g179 (n_4, n_3, sram[2]);
  nand g180 (n_3, w248, w249);
  nand g337 (w249, sram[1], n_1);
  or g336 (w248, sram[1], sky130_fd_sc_hd__inv_1_2_Y[0]);
  nand g181 (n_2, sram[1], in[3], w250);
  not g338 (w250, sram[2]);
  nand g182 (n_1, w251, w252);
  nand g340 (w252, in[1], n_0);
  or g339 (w251, n_0, sky130_fd_sc_hd__inv_1_0_Y[0]);
  not g183 (n_0, sram[0]);
endmodule

module mux_tree_tapbuf_size4_42(in, sram, sram_inv, out);
  input [0:3] in;
  input [0:2] sram, sram_inv;
  output [0:0] out;
  wire [0:3] in;
  wire [0:2] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_2_Y;
  wire n_1, n_2, n_4, n_5, n_18, w253, w254, w255;
  wire w256, w257;
  not g93 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  not g94 (sky130_fd_sc_hd__inv_1_2_Y[0], in[2]);
  nand g178 (out, n_5, n_18);
  nand g179 (n_5, n_4, sram[2]);
  nand g180 (n_4, w253, w254);
  nand g342 (w254, sram[1], n_2);
  or g341 (w253, sram[1], sky130_fd_sc_hd__inv_1_2_Y[0]);
  nand g182 (n_2, w255, w256);
  nand g344 (w256, in[1], n_1);
  or g343 (w255, n_1, sky130_fd_sc_hd__inv_1_0_Y[0]);
  not g183 (n_1, sram[0]);
  nand g2 (n_18, sram[1], in[3], w257);
  not g345 (w257, sram[2]);
endmodule

module mux_tree_tapbuf_size4_43(in, sram, sram_inv, out);
  input [0:3] in;
  input [0:2] sram, sram_inv;
  output [0:0] out;
  wire [0:3] in;
  wire [0:2] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_3_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_2_Y;
  wire n_0, n_1, n_2, n_3, w258, w259, w260, w261;
  wire w262, w263, w264;
  not g96 (sky130_fd_sc_hd__inv_1_3_Y[0], in[3]);
  not g95 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  not g92 (sky130_fd_sc_hd__inv_1_2_Y[0], in[2]);
  nand g181 (out, w258, w259);
  nand g347 (w259, sram[2], n_3);
  or g346 (w258, sky130_fd_sc_hd__inv_1_3_Y[0], n_1);
  nand g182 (n_3, w260, w261);
  nand g349 (w261, sram[1], n_2);
  or g348 (w260, sram[1], sky130_fd_sc_hd__inv_1_2_Y[0]);
  nand g183 (n_2, w262, w263);
  nand g351 (w263, in[1], n_0);
  or g350 (w262, n_0, sky130_fd_sc_hd__inv_1_0_Y[0]);
  nand g184 (n_1, w264, sram[1]);
  not g352 (w264, sram[2]);
  not g185 (n_0, sram[0]);
endmodule

module mux_tree_tapbuf_size4_44(in, sram, sram_inv, out);
  input [0:3] in;
  input [0:2] sram, sram_inv;
  output [0:0] out;
  wire [0:3] in;
  wire [0:2] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_1_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_2_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_3_Y;
  wire n_0, n_1, n_2, w265, w266, w267, w268, w269;
  wire w271;
  not g98 (sky130_fd_sc_hd__inv_1_1_Y[0], in[1]);
  not g100 (sky130_fd_sc_hd__inv_1_2_Y[0], in[2]);
  not g99 (sky130_fd_sc_hd__inv_1_3_Y[0], in[3]);
  nand g162 (out, w265, w266);
  nand g354 (w266, n_0, sram[1]);
  nand g353 (w265, n_2, sram[2]);
  nand g163 (n_2, w267, w268);
  nand g356 (w268, sram[1], n_1);
  or g355 (w267, sram[1], sky130_fd_sc_hd__inv_1_2_Y[0]);
  nand g164 (n_1, w269, w271);
  nand g359 (w271, in[0], sram[0]);
  or g357 (w269, sky130_fd_sc_hd__inv_1_1_Y[0], sram[0]);
  nor g165 (n_0, sram[2], sky130_fd_sc_hd__inv_1_3_Y[0]);
endmodule

module mux_tree_tapbuf_size4_45(in, sram, sram_inv, out);
  input [0:3] in;
  input [0:2] sram, sram_inv;
  output [0:0] out;
  wire [0:3] in;
  wire [0:2] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_2_Y;
  wire n_0, n_1, n_2, n_3, w272, w273, w274, w275;
  wire w276, w277;
  not g94 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  not g95 (sky130_fd_sc_hd__inv_1_2_Y[0], in[2]);
  nand g168 (out, w272, w273);
  nand g361 (w273, n_3, sram[2]);
  nand g360 (w272, n_0, in[3], sram[1]);
  nand g169 (n_3, w274, w275);
  nand g363 (w275, sram[1], n_2);
  or g362 (w274, sram[1], sky130_fd_sc_hd__inv_1_2_Y[0]);
  nand g170 (n_2, w276, w277);
  nand g365 (w277, in[1], n_1);
  or g364 (w276, n_1, sky130_fd_sc_hd__inv_1_0_Y[0]);
  not g171 (n_1, sram[0]);
  not g172 (n_0, sram[2]);
endmodule

module mux_tree_tapbuf_size4_46(in, sram, sram_inv, out);
  input [0:3] in;
  input [0:2] sram, sram_inv;
  output [0:0] out;
  wire [0:3] in;
  wire [0:2] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_1_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_2_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_3_Y;
  wire n_0, n_1, n_2, w278, w279, w280, w281, w282;
  wire w284;
  not g98 (sky130_fd_sc_hd__inv_1_1_Y[0], in[1]);
  not g99 (sky130_fd_sc_hd__inv_1_2_Y[0], in[2]);
  not g100 (sky130_fd_sc_hd__inv_1_3_Y[0], in[3]);
  nand g162 (out, w278, w279);
  nand g367 (w279, n_0, sram[1]);
  nand g366 (w278, n_2, sram[2]);
  nand g163 (n_2, w280, w281);
  nand g369 (w281, sram[1], n_1);
  or g368 (w280, sram[1], sky130_fd_sc_hd__inv_1_2_Y[0]);
  nand g164 (n_1, w282, w284);
  nand g372 (w284, in[0], sram[0]);
  or g370 (w282, sky130_fd_sc_hd__inv_1_1_Y[0], sram[0]);
  nor g165 (n_0, sram[2], sky130_fd_sc_hd__inv_1_3_Y[0]);
endmodule

module mux_tree_tapbuf_size4_47(in, sram, sram_inv, out);
  input [0:3] in;
  input [0:2] sram, sram_inv;
  output [0:0] out;
  wire [0:3] in;
  wire [0:2] sram, sram_inv;
  wire [0:0] out;
  wire n_0, n_1, n_2, n_3, n_4, n_6, n_15, n_16;
  wire n_17, w285, w286, w287, w288;
  nand g281 (out, n_6, n_4);
  and g282 (n_6, w285, w286);
  nand g374 (w286, in[2], n_2);
  or g376 (w288, n_1, in[0]);
  or g375 (w287, in[1], sram[0]);
  nand g284 (n_4, n_3, in[3]);
  nor g285 (n_3, n_0, sram[2]);
  and g286 (n_2, n_0, sram[2]);
  not g287 (n_1, sram[0]);
  not g288 (n_0, sram[1]);
  or g1 (w285, n_15, n_16, n_17, n_0);
  not g2 (n_15, w287);
  not g3 (n_16, w288);
  not g4 (n_17, sram[2]);
endmodule

module mux_tree_tapbuf_size4_48(in, sram, sram_inv, out);
  input [0:3] in;
  input [0:2] sram, sram_inv;
  output [0:0] out;
  wire [0:3] in;
  wire [0:2] sram, sram_inv;
  wire [0:0] out;
  wire n_0, n_1, n_2, n_3, n_4, n_5, w289, w290;
  wire w291, w292;
  nand g282 (out, n_5, n_3, n_4);
  nand g283 (n_5, sram[1], sram[2], n_0, w289);
  or g377 (w289, in[1], sram[0]);
  nand g284 (n_4, n_1, in[2]);
  nand g285 (n_3, n_2, in[3]);
  and g286 (n_2, w290, sram[1]);
  not g378 (w290, sram[2]);
  and g287 (n_1, w291, sram[2]);
  not g379 (w291, sram[1]);
  nand g288 (n_0, w292, sram[0]);
  not g380 (w292, in[0]);
endmodule

module mux_tree_tapbuf_size4_49(in, sram, sram_inv, out);
  input [0:3] in;
  input [0:2] sram, sram_inv;
  output [0:0] out;
  wire [0:3] in;
  wire [0:2] sram, sram_inv;
  wire [0:0] out;
  wire n_0, n_1, n_2, n_3, n_4, n_5, w293, w294;
  wire w295, w296;
  nand g282 (out, n_5, n_3, n_4);
  nand g283 (n_5, sram[1], sram[2], n_0, w293);
  or g381 (w293, in[1], sram[0]);
  nand g284 (n_4, n_1, in[2]);
  nand g285 (n_3, n_2, in[3]);
  and g286 (n_2, w294, sram[1]);
  not g382 (w294, sram[2]);
  and g287 (n_1, w295, sram[2]);
  not g383 (w295, sram[1]);
  nand g288 (n_0, w296, sram[0]);
  not g384 (w296, in[0]);
endmodule

module mux_tree_tapbuf_size4_50(in, sram, sram_inv, out);
  input [0:3] in;
  input [0:2] sram, sram_inv;
  output [0:0] out;
  wire [0:3] in;
  wire [0:2] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_1_Y;
  wire n_0, n_1, n_2, n_3, n_4, n_5, w298, w300;
  wire w301, w302, w303;
  not g180 (sky130_fd_sc_hd__inv_1_1_Y[0], in[1]);
  nand g288 (n_5, n_3, sram[1], sram[2]);
  nand g290 (n_4, in[2], n_2);
  nand g291 (n_3, w298, w300);
  nand g388 (w300, in[0], sram[0]);
  or g386 (w298, sky130_fd_sc_hd__inv_1_1_Y[0], sram[0]);
  and g292 (n_2, w301, sram[2]);
  not g389 (w301, sram[1]);
  and g293 (n_1, w302, sram[1]);
  not g390 (w302, sram[2]);
  nand g2 (out, n_0, n_4);
  and g3 (n_0, w303, n_5);
  nand g391 (w303, n_1, in[3]);
endmodule

module mux_tree_tapbuf_size4_51(in, sram, sram_inv, out);
  input [0:3] in;
  input [0:2] sram, sram_inv;
  output [0:0] out;
  wire [0:3] in;
  wire [0:2] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_2_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_1_Y;
  wire n_0, n_1, n_2, n_3, n_4, w304, w305, w306;
  wire w307, w308, w309, w310;
  not g97 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  not g98 (sky130_fd_sc_hd__inv_1_2_Y[0], in[2]);
  not g94 (sky130_fd_sc_hd__inv_1_1_Y[0], in[1]);
  nand g177 (out, n_4, n_2);
  nand g178 (n_4, n_3, sram[2]);
  nand g179 (n_3, w304, w306);
  nand g394 (w306, w305, sram[1]);
  not g393 (w305, n_1);
  or g392 (w304, sky130_fd_sc_hd__inv_1_2_Y[0], sram[1]);
  nand g180 (n_2, n_0, in[3]);
  nand g181 (n_1, w308, w309);
  nand g397 (w309, sky130_fd_sc_hd__inv_1_0_Y[0], sram[0]);
  nand g396 (w308, w307, sky130_fd_sc_hd__inv_1_1_Y[0]);
  not g395 (w307, sram[0]);
  and g182 (n_0, w310, sram[1]);
  not g398 (w310, sram[2]);
endmodule

module mux_tree_tapbuf_size2_71(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_1_Y;
  wire n_2, n_3, w311, w313;
  not g88 (sky130_fd_sc_hd__inv_1_1_Y[0], in[1]);
  not g127 (out, n_3);
  nand g128 (n_3, sram[1], n_2);
  nand g129 (n_2, w311, w313);
  nand g401 (w313, in[0], sram[0]);
  or g399 (w311, sky130_fd_sc_hd__inv_1_1_Y[0], sram[0]);
endmodule

module mux_tree_tapbuf_size2_72(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_1_Y;
  wire n_2, n_3, w314, w316;
  not g88 (sky130_fd_sc_hd__inv_1_1_Y[0], in[1]);
  not g127 (out, n_3);
  nand g128 (n_3, sram[1], n_2);
  nand g129 (n_2, w314, w316);
  nand g404 (w316, in[0], sram[0]);
  or g402 (w314, sky130_fd_sc_hd__inv_1_1_Y[0], sram[0]);
endmodule

module mux_tree_tapbuf_size2_73(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire n_0, n_1, n_2, n_3, w318;
  nand g123 (out, n_2, n_3);
  nand g124 (n_3, in[0], n_1);
  nand g125 (n_2, n_0, in[1]);
  and g126 (n_1, sram[1], sram[0]);
  and g127 (n_0, w318, sram[1]);
  not g406 (w318, sram[0]);
endmodule

module mux_tree_tapbuf_size2_74(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire n_0, n_1, n_2, n_3, w320;
  nand g123 (out, n_2, n_3);
  nand g124 (n_3, in[0], n_1);
  nand g125 (n_2, n_0, in[1]);
  and g126 (n_1, sram[1], sram[0]);
  and g127 (n_0, w320, sram[1]);
  not g408 (w320, sram[0]);
endmodule

module mux_tree_tapbuf_size2_75(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_1_Y;
  wire n_0, n_1, n_2, w321, w322;
  not g87 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  not g88 (sky130_fd_sc_hd__inv_1_1_Y[0], in[1]);
  not g127 (out, n_2);
  nand g128 (n_2, sram[1], n_1);
  nand g129 (n_1, w321, w322);
  or g410 (w322, sky130_fd_sc_hd__inv_1_0_Y[0], n_0);
  or g409 (w321, sky130_fd_sc_hd__inv_1_1_Y[0], sram[0]);
  not g130 (n_0, sram[0]);
endmodule

module cby_1__1_(pReset, prog_clk, chany_bottom_in, chany_top_in,
     ccff_head, chany_bottom_out, chany_top_out,
     right_grid_left_width_0_height_0_subtile_0__pin_outpad_0_,
     right_grid_left_width_0_height_0_subtile_1__pin_outpad_0_,
     right_grid_left_width_0_height_0_subtile_2__pin_outpad_0_,
     right_grid_left_width_0_height_0_subtile_3__pin_outpad_0_,
     right_grid_left_width_0_height_0_subtile_4__pin_outpad_0_,
     right_grid_left_width_0_height_0_subtile_5__pin_outpad_0_,
     right_grid_left_width_0_height_0_subtile_6__pin_outpad_0_,
     right_grid_left_width_0_height_0_subtile_7__pin_outpad_0_,
     left_grid_right_width_0_height_0_subtile_0__pin_I_1_,
     left_grid_right_width_0_height_0_subtile_0__pin_I_5_,
     left_grid_right_width_0_height_0_subtile_0__pin_I_9_,
     left_grid_right_width_0_height_0_subtile_0__pin_I_13_,
     left_grid_right_width_0_height_0_subtile_0__pin_I_17_,
     left_grid_right_width_0_height_0_subtile_0__pin_I_21_,
     left_grid_right_width_0_height_0_subtile_0__pin_I_25_,
     left_grid_right_width_0_height_0_subtile_0__pin_I_29_,
     left_grid_right_width_0_height_0_subtile_0__pin_I_33_,
     left_grid_right_width_0_height_0_subtile_0__pin_I_37_, ccff_tail);
  input [0:0] pReset, prog_clk, ccff_head;
  input [0:9] chany_bottom_in, chany_top_in;
  output [0:9] chany_bottom_out, chany_top_out;
  output [0:0]
       right_grid_left_width_0_height_0_subtile_0__pin_outpad_0_,
       right_grid_left_width_0_height_0_subtile_1__pin_outpad_0_,
       right_grid_left_width_0_height_0_subtile_2__pin_outpad_0_,
       right_grid_left_width_0_height_0_subtile_3__pin_outpad_0_,
       right_grid_left_width_0_height_0_subtile_4__pin_outpad_0_,
       right_grid_left_width_0_height_0_subtile_5__pin_outpad_0_,
       right_grid_left_width_0_height_0_subtile_6__pin_outpad_0_,
       right_grid_left_width_0_height_0_subtile_7__pin_outpad_0_,
       left_grid_right_width_0_height_0_subtile_0__pin_I_1_,
       left_grid_right_width_0_height_0_subtile_0__pin_I_5_,
       left_grid_right_width_0_height_0_subtile_0__pin_I_9_,
       left_grid_right_width_0_height_0_subtile_0__pin_I_13_,
       left_grid_right_width_0_height_0_subtile_0__pin_I_17_,
       left_grid_right_width_0_height_0_subtile_0__pin_I_21_,
       left_grid_right_width_0_height_0_subtile_0__pin_I_25_,
       left_grid_right_width_0_height_0_subtile_0__pin_I_29_,
       left_grid_right_width_0_height_0_subtile_0__pin_I_33_,
       left_grid_right_width_0_height_0_subtile_0__pin_I_37_, ccff_tail;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:9] chany_bottom_in, chany_top_in;
  wire [0:9] chany_bottom_out, chany_top_out;
  wire [0:0] right_grid_left_width_0_height_0_subtile_0__pin_outpad_0_,
       right_grid_left_width_0_height_0_subtile_1__pin_outpad_0_,
       right_grid_left_width_0_height_0_subtile_2__pin_outpad_0_,
       right_grid_left_width_0_height_0_subtile_3__pin_outpad_0_,
       right_grid_left_width_0_height_0_subtile_4__pin_outpad_0_,
       right_grid_left_width_0_height_0_subtile_5__pin_outpad_0_,
       right_grid_left_width_0_height_0_subtile_6__pin_outpad_0_,
       right_grid_left_width_0_height_0_subtile_7__pin_outpad_0_,
       left_grid_right_width_0_height_0_subtile_0__pin_I_1_,
       left_grid_right_width_0_height_0_subtile_0__pin_I_5_,
       left_grid_right_width_0_height_0_subtile_0__pin_I_9_,
       left_grid_right_width_0_height_0_subtile_0__pin_I_13_,
       left_grid_right_width_0_height_0_subtile_0__pin_I_17_,
       left_grid_right_width_0_height_0_subtile_0__pin_I_21_,
       left_grid_right_width_0_height_0_subtile_0__pin_I_25_,
       left_grid_right_width_0_height_0_subtile_0__pin_I_29_,
       left_grid_right_width_0_height_0_subtile_0__pin_I_33_,
       left_grid_right_width_0_height_0_subtile_0__pin_I_37_, ccff_tail;
  wire [0:0] mux_tree_tapbuf_size4_mem_0_ccff_tail;
  wire [0:2] mux_tree_tapbuf_size4_0_sram;
  wire [0:2] mux_tree_tapbuf_size4_0_sram_inv;
  wire [0:0] mux_tree_tapbuf_size4_mem_1_ccff_tail;
  wire [0:2] mux_tree_tapbuf_size4_1_sram;
  wire [0:2] mux_tree_tapbuf_size4_1_sram_inv;
  wire [0:0] mux_tree_tapbuf_size4_mem_2_ccff_tail;
  wire [0:2] mux_tree_tapbuf_size4_2_sram;
  wire [0:2] mux_tree_tapbuf_size4_2_sram_inv;
  wire [0:0] mux_tree_tapbuf_size4_mem_3_ccff_tail;
  wire [0:2] mux_tree_tapbuf_size4_3_sram;
  wire [0:2] mux_tree_tapbuf_size4_3_sram_inv;
  wire [0:0] mux_tree_tapbuf_size4_mem_4_ccff_tail;
  wire [0:2] mux_tree_tapbuf_size4_4_sram;
  wire [0:2] mux_tree_tapbuf_size4_4_sram_inv;
  wire [0:0] mux_tree_tapbuf_size4_mem_5_ccff_tail;
  wire [0:2] mux_tree_tapbuf_size4_5_sram;
  wire [0:2] mux_tree_tapbuf_size4_5_sram_inv;
  wire [0:0] mux_tree_tapbuf_size4_mem_6_ccff_tail;
  wire [0:2] mux_tree_tapbuf_size4_6_sram;
  wire [0:2] mux_tree_tapbuf_size4_6_sram_inv;
  wire [0:0] mux_tree_tapbuf_size4_mem_7_ccff_tail;
  wire [0:2] mux_tree_tapbuf_size4_7_sram;
  wire [0:2] mux_tree_tapbuf_size4_7_sram_inv;
  wire [0:0] mux_tree_tapbuf_size4_mem_8_ccff_tail;
  wire [0:2] mux_tree_tapbuf_size4_8_sram;
  wire [0:2] mux_tree_tapbuf_size4_8_sram_inv;
  wire [0:0] mux_tree_tapbuf_size4_mem_9_ccff_tail;
  wire [0:2] mux_tree_tapbuf_size4_9_sram;
  wire [0:2] mux_tree_tapbuf_size4_9_sram_inv;
  wire [0:0] mux_tree_tapbuf_size4_mem_10_ccff_tail;
  wire [0:2] mux_tree_tapbuf_size4_10_sram;
  wire [0:2] mux_tree_tapbuf_size4_10_sram_inv;
  wire [0:0] mux_tree_tapbuf_size4_mem_11_ccff_tail;
  wire [0:2] mux_tree_tapbuf_size4_11_sram;
  wire [0:2] mux_tree_tapbuf_size4_11_sram_inv;
  wire [0:0] mux_tree_tapbuf_size4_mem_12_ccff_tail;
  wire [0:2] mux_tree_tapbuf_size4_12_sram;
  wire [0:2] mux_tree_tapbuf_size4_12_sram_inv;
  wire [0:0] mux_tree_tapbuf_size2_mem_0_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size2_0_sram;
  wire [0:1] mux_tree_tapbuf_size2_0_sram_inv;
  wire [0:0] mux_tree_tapbuf_size2_mem_1_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size2_1_sram;
  wire [0:1] mux_tree_tapbuf_size2_1_sram_inv;
  wire [0:0] mux_tree_tapbuf_size2_mem_2_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size2_2_sram;
  wire [0:1] mux_tree_tapbuf_size2_2_sram_inv;
  wire [0:0] mux_tree_tapbuf_size2_mem_3_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size2_3_sram;
  wire [0:1] mux_tree_tapbuf_size2_3_sram_inv;
  wire [0:1] mux_tree_tapbuf_size2_4_sram;
  wire [0:1] mux_tree_tapbuf_size2_4_sram_inv;
  wire UNCONNECTED53, UNCONNECTED54, UNCONNECTED55, UNCONNECTED56,
       UNCONNECTED57, UNCONNECTED58, UNCONNECTED59, UNCONNECTED60;
  wire UNCONNECTED61, UNCONNECTED62, UNCONNECTED63, UNCONNECTED64,
       UNCONNECTED65, UNCONNECTED66, UNCONNECTED67, UNCONNECTED68;
  wire UNCONNECTED69, UNCONNECTED70, UNCONNECTED_HIER_Z146,
       UNCONNECTED_HIER_Z147, UNCONNECTED_HIER_Z148,
       UNCONNECTED_HIER_Z149, UNCONNECTED_HIER_Z150,
       UNCONNECTED_HIER_Z151;
  wire UNCONNECTED_HIER_Z152, UNCONNECTED_HIER_Z153,
       UNCONNECTED_HIER_Z154, UNCONNECTED_HIER_Z155,
       UNCONNECTED_HIER_Z156, UNCONNECTED_HIER_Z157,
       UNCONNECTED_HIER_Z158, UNCONNECTED_HIER_Z159;
  wire UNCONNECTED_HIER_Z160, UNCONNECTED_HIER_Z161,
       UNCONNECTED_HIER_Z162, UNCONNECTED_HIER_Z163,
       UNCONNECTED_HIER_Z164, UNCONNECTED_HIER_Z165,
       UNCONNECTED_HIER_Z166, UNCONNECTED_HIER_Z167;
  wire UNCONNECTED_HIER_Z168, UNCONNECTED_HIER_Z169,
       UNCONNECTED_HIER_Z170, UNCONNECTED_HIER_Z171,
       UNCONNECTED_HIER_Z172, UNCONNECTED_HIER_Z173,
       UNCONNECTED_HIER_Z174, UNCONNECTED_HIER_Z175;
  wire UNCONNECTED_HIER_Z176, UNCONNECTED_HIER_Z177,
       UNCONNECTED_HIER_Z178, UNCONNECTED_HIER_Z179,
       UNCONNECTED_HIER_Z180, UNCONNECTED_HIER_Z181,
       UNCONNECTED_HIER_Z182, UNCONNECTED_HIER_Z183;
  wire UNCONNECTED_HIER_Z184, UNCONNECTED_HIER_Z185,
       UNCONNECTED_HIER_Z186, UNCONNECTED_HIER_Z187,
       UNCONNECTED_HIER_Z188, UNCONNECTED_HIER_Z189,
       UNCONNECTED_HIER_Z190, UNCONNECTED_HIER_Z191;
  wire UNCONNECTED_HIER_Z192, UNCONNECTED_HIER_Z193,
       UNCONNECTED_HIER_Z194;
  assign chany_top_out[9] = chany_bottom_in[9];
  assign chany_top_out[8] = chany_bottom_in[8];
  assign chany_top_out[7] = chany_bottom_in[7];
  assign chany_top_out[6] = chany_bottom_in[6];
  assign chany_top_out[5] = chany_bottom_in[5];
  assign chany_top_out[4] = chany_bottom_in[4];
  assign chany_top_out[3] = chany_bottom_in[3];
  assign chany_top_out[2] = chany_bottom_in[2];
  assign chany_top_out[1] = chany_bottom_in[1];
  assign chany_top_out[0] = chany_bottom_in[0];
  assign chany_bottom_out[9] = chany_top_in[9];
  assign chany_bottom_out[8] = chany_top_in[8];
  assign chany_bottom_out[7] = chany_top_in[7];
  assign chany_bottom_out[6] = chany_top_in[6];
  assign chany_bottom_out[5] = chany_top_in[5];
  assign chany_bottom_out[4] = chany_top_in[4];
  assign chany_bottom_out[3] = chany_top_in[3];
  assign chany_bottom_out[2] = chany_top_in[2];
  assign chany_bottom_out[1] = chany_top_in[1];
  assign chany_bottom_out[0] = chany_top_in[0];
  mux_tree_tapbuf_size4_mem_39 mem_left_ipin_0(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head (ccff_head), .ccff_tail
       (mux_tree_tapbuf_size4_mem_0_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size4_0_sram[0:1], UNCONNECTED53}), .mem_outb
       (mux_tree_tapbuf_size4_0_sram_inv));
  mux_tree_tapbuf_size4_mem_40 mem_left_ipin_1(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size4_mem_0_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size4_mem_1_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size4_1_sram[0:1], UNCONNECTED54}), .mem_outb
       (mux_tree_tapbuf_size4_1_sram_inv));
  mux_tree_tapbuf_size4_mem_41 mem_left_ipin_2(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size4_mem_1_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size4_mem_2_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size4_2_sram[0:1], UNCONNECTED55}), .mem_outb
       (mux_tree_tapbuf_size4_2_sram_inv));
  mux_tree_tapbuf_size4_mem_42 mem_left_ipin_3(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size4_mem_2_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size4_mem_3_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size4_3_sram[0:1], UNCONNECTED56}), .mem_outb
       (mux_tree_tapbuf_size4_3_sram_inv));
  mux_tree_tapbuf_size4_mem_43 mem_left_ipin_4(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size4_mem_3_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size4_mem_4_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size4_4_sram[0:1], UNCONNECTED57}), .mem_outb
       (mux_tree_tapbuf_size4_4_sram_inv));
  mux_tree_tapbuf_size4_mem_44 mem_left_ipin_5(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size4_mem_4_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size4_mem_5_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size4_5_sram[0:1], UNCONNECTED58}), .mem_outb
       (mux_tree_tapbuf_size4_5_sram_inv));
  mux_tree_tapbuf_size4_mem_45 mem_left_ipin_6(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size4_mem_5_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size4_mem_6_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size4_6_sram[0:1], UNCONNECTED59}), .mem_outb
       (mux_tree_tapbuf_size4_6_sram_inv));
  mux_tree_tapbuf_size4_mem_46 mem_left_ipin_7(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size4_mem_6_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size4_mem_7_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size4_7_sram[0:1], UNCONNECTED60}), .mem_outb
       (mux_tree_tapbuf_size4_7_sram_inv));
  mux_tree_tapbuf_size4_mem_47 mem_right_ipin_0(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size4_mem_7_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size4_mem_8_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size4_8_sram[0:1], UNCONNECTED61}), .mem_outb
       (mux_tree_tapbuf_size4_8_sram_inv));
  mux_tree_tapbuf_size4_mem_48 mem_right_ipin_1(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size4_mem_8_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size4_mem_9_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size4_9_sram[0:1], UNCONNECTED62}), .mem_outb
       (mux_tree_tapbuf_size4_9_sram_inv));
  mux_tree_tapbuf_size4_mem_49 mem_right_ipin_2(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size4_mem_9_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size4_mem_10_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size4_10_sram[0:1], UNCONNECTED63}), .mem_outb
       (mux_tree_tapbuf_size4_10_sram_inv));
  mux_tree_tapbuf_size4_mem_50 mem_right_ipin_3(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size4_mem_10_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size4_mem_11_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size4_11_sram[0:1], UNCONNECTED64}), .mem_outb
       (mux_tree_tapbuf_size4_11_sram_inv));
  mux_tree_tapbuf_size4_mem_51 mem_right_ipin_4(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size4_mem_11_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size4_mem_12_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size4_12_sram[0:1], UNCONNECTED65}), .mem_outb
       (mux_tree_tapbuf_size4_12_sram_inv));
  mux_tree_tapbuf_size2_mem_71 mem_right_ipin_5(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size4_mem_12_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_0_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size2_0_sram[0], UNCONNECTED66}), .mem_outb
       (mux_tree_tapbuf_size2_0_sram_inv));
  mux_tree_tapbuf_size2_mem_72 mem_right_ipin_6(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_0_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_1_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size2_1_sram[0], UNCONNECTED67}), .mem_outb
       (mux_tree_tapbuf_size2_1_sram_inv));
  mux_tree_tapbuf_size2_mem_73 mem_right_ipin_7(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_1_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_2_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size2_2_sram[0], UNCONNECTED68}), .mem_outb
       (mux_tree_tapbuf_size2_2_sram_inv));
  mux_tree_tapbuf_size2_mem_74 mem_right_ipin_8(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_2_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_3_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size2_3_sram[0], UNCONNECTED69}), .mem_outb
       (mux_tree_tapbuf_size2_3_sram_inv));
  mux_tree_tapbuf_size2_mem_75 mem_right_ipin_9(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_3_ccff_tail), .ccff_tail (ccff_tail),
       .mem_out ({mux_tree_tapbuf_size2_4_sram[0], UNCONNECTED70}),
       .mem_outb (mux_tree_tapbuf_size2_4_sram_inv));
  mux_tree_tapbuf_size4_39 mux_left_ipin_0(.in ({chany_bottom_in[0],
       chany_top_in[0], chany_bottom_in[5], chany_top_in[5]}), .sram
       ({mux_tree_tapbuf_size4_0_sram[0:1],
       mux_tree_tapbuf_size4_mem_0_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z146, UNCONNECTED_HIER_Z147,
       UNCONNECTED_HIER_Z148}), .out
       (right_grid_left_width_0_height_0_subtile_0__pin_outpad_0_));
  mux_tree_tapbuf_size4_40 mux_left_ipin_1(.in ({chany_bottom_in[1],
       chany_top_in[1], chany_bottom_in[6], chany_top_in[6]}), .sram
       ({mux_tree_tapbuf_size4_1_sram[0:1],
       mux_tree_tapbuf_size4_mem_1_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z149, UNCONNECTED_HIER_Z150,
       UNCONNECTED_HIER_Z151}), .out
       (right_grid_left_width_0_height_0_subtile_1__pin_outpad_0_));
  mux_tree_tapbuf_size4_41 mux_left_ipin_2(.in ({chany_bottom_in[2],
       chany_top_in[2], chany_bottom_in[7], chany_top_in[7]}), .sram
       ({mux_tree_tapbuf_size4_2_sram[0:1],
       mux_tree_tapbuf_size4_mem_2_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z152, UNCONNECTED_HIER_Z153,
       UNCONNECTED_HIER_Z154}), .out
       (right_grid_left_width_0_height_0_subtile_2__pin_outpad_0_));
  mux_tree_tapbuf_size4_42 mux_left_ipin_3(.in ({chany_bottom_in[3],
       chany_top_in[3], chany_bottom_in[8], chany_top_in[8]}), .sram
       ({mux_tree_tapbuf_size4_3_sram[0:1],
       mux_tree_tapbuf_size4_mem_3_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z155, UNCONNECTED_HIER_Z156,
       UNCONNECTED_HIER_Z157}), .out
       (right_grid_left_width_0_height_0_subtile_3__pin_outpad_0_));
  mux_tree_tapbuf_size4_43 mux_left_ipin_4(.in ({chany_bottom_in[4],
       chany_top_in[4], chany_bottom_in[9], chany_top_in[9]}), .sram
       ({mux_tree_tapbuf_size4_4_sram[0:1],
       mux_tree_tapbuf_size4_mem_4_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z158, UNCONNECTED_HIER_Z159,
       UNCONNECTED_HIER_Z160}), .out
       (right_grid_left_width_0_height_0_subtile_4__pin_outpad_0_));
  mux_tree_tapbuf_size4_44 mux_left_ipin_5(.in ({chany_bottom_in[0],
       chany_top_in[0], chany_bottom_in[5], chany_top_in[5]}), .sram
       ({mux_tree_tapbuf_size4_5_sram[0:1],
       mux_tree_tapbuf_size4_mem_5_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z161, UNCONNECTED_HIER_Z162,
       UNCONNECTED_HIER_Z163}), .out
       (right_grid_left_width_0_height_0_subtile_5__pin_outpad_0_));
  mux_tree_tapbuf_size4_45 mux_left_ipin_6(.in ({chany_bottom_in[1],
       chany_top_in[1], chany_bottom_in[6], chany_top_in[6]}), .sram
       ({mux_tree_tapbuf_size4_6_sram[0:1],
       mux_tree_tapbuf_size4_mem_6_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z164, UNCONNECTED_HIER_Z165,
       UNCONNECTED_HIER_Z166}), .out
       (right_grid_left_width_0_height_0_subtile_6__pin_outpad_0_));
  mux_tree_tapbuf_size4_46 mux_left_ipin_7(.in ({chany_bottom_in[2],
       chany_top_in[2], chany_bottom_in[7], chany_top_in[7]}), .sram
       ({mux_tree_tapbuf_size4_7_sram[0:1],
       mux_tree_tapbuf_size4_mem_7_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z167, UNCONNECTED_HIER_Z168,
       UNCONNECTED_HIER_Z169}), .out
       (right_grid_left_width_0_height_0_subtile_7__pin_outpad_0_));
  mux_tree_tapbuf_size4_47 mux_right_ipin_0(.in ({chany_bottom_in[3],
       chany_top_in[3], chany_bottom_in[8], chany_top_in[8]}), .sram
       ({mux_tree_tapbuf_size4_8_sram[0:1],
       mux_tree_tapbuf_size4_mem_8_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z170, UNCONNECTED_HIER_Z171,
       UNCONNECTED_HIER_Z172}), .out
       (left_grid_right_width_0_height_0_subtile_0__pin_I_1_));
  mux_tree_tapbuf_size4_48 mux_right_ipin_1(.in ({chany_bottom_in[4],
       chany_top_in[4], chany_bottom_in[9], chany_top_in[9]}), .sram
       ({mux_tree_tapbuf_size4_9_sram[0:1],
       mux_tree_tapbuf_size4_mem_9_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z173, UNCONNECTED_HIER_Z174,
       UNCONNECTED_HIER_Z175}), .out
       (left_grid_right_width_0_height_0_subtile_0__pin_I_5_));
  mux_tree_tapbuf_size4_49 mux_right_ipin_2(.in ({chany_bottom_in[0],
       chany_top_in[0], chany_bottom_in[5], chany_top_in[5]}), .sram
       ({mux_tree_tapbuf_size4_10_sram[0:1],
       mux_tree_tapbuf_size4_mem_10_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z176, UNCONNECTED_HIER_Z177,
       UNCONNECTED_HIER_Z178}), .out
       (left_grid_right_width_0_height_0_subtile_0__pin_I_9_));
  mux_tree_tapbuf_size4_50 mux_right_ipin_3(.in ({chany_bottom_in[1],
       chany_top_in[1], chany_bottom_in[6], chany_top_in[6]}), .sram
       ({mux_tree_tapbuf_size4_11_sram[0:1],
       mux_tree_tapbuf_size4_mem_11_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z179, UNCONNECTED_HIER_Z180,
       UNCONNECTED_HIER_Z181}), .out
       (left_grid_right_width_0_height_0_subtile_0__pin_I_13_));
  mux_tree_tapbuf_size4_51 mux_right_ipin_4(.in ({chany_bottom_in[2],
       chany_top_in[2], chany_bottom_in[7], chany_top_in[7]}), .sram
       ({mux_tree_tapbuf_size4_12_sram[0:1],
       mux_tree_tapbuf_size4_mem_12_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z182, UNCONNECTED_HIER_Z183,
       UNCONNECTED_HIER_Z184}), .out
       (left_grid_right_width_0_height_0_subtile_0__pin_I_17_));
  mux_tree_tapbuf_size2_71 mux_right_ipin_5(.in ({chany_bottom_in[3],
       chany_top_in[3]}), .sram ({mux_tree_tapbuf_size2_0_sram[0],
       mux_tree_tapbuf_size2_mem_0_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z185, UNCONNECTED_HIER_Z186}), .out
       (left_grid_right_width_0_height_0_subtile_0__pin_I_21_));
  mux_tree_tapbuf_size2_72 mux_right_ipin_6(.in ({chany_bottom_in[4],
       chany_top_in[4]}), .sram ({mux_tree_tapbuf_size2_1_sram[0],
       mux_tree_tapbuf_size2_mem_1_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z187, UNCONNECTED_HIER_Z188}), .out
       (left_grid_right_width_0_height_0_subtile_0__pin_I_25_));
  mux_tree_tapbuf_size2_73 mux_right_ipin_7(.in ({chany_bottom_in[5],
       chany_top_in[5]}), .sram ({mux_tree_tapbuf_size2_2_sram[0],
       mux_tree_tapbuf_size2_mem_2_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z189, UNCONNECTED_HIER_Z190}), .out
       (left_grid_right_width_0_height_0_subtile_0__pin_I_29_));
  mux_tree_tapbuf_size2_74 mux_right_ipin_8(.in ({chany_bottom_in[6],
       chany_top_in[6]}), .sram ({mux_tree_tapbuf_size2_3_sram[0],
       mux_tree_tapbuf_size2_mem_3_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z191, UNCONNECTED_HIER_Z192}), .out
       (left_grid_right_width_0_height_0_subtile_0__pin_I_33_));
  mux_tree_tapbuf_size2_75 mux_right_ipin_9(.in ({chany_bottom_in[7],
       chany_top_in[7]}), .sram ({mux_tree_tapbuf_size2_4_sram[0],
       ccff_tail}), .sram_inv ({UNCONNECTED_HIER_Z193,
       UNCONNECTED_HIER_Z194}), .out
       (left_grid_right_width_0_height_0_subtile_0__pin_I_37_));
endmodule

module sky130_fd_sc_hd__sdfbbp_1(CLK, D, SCE, SCD, RESET_B, SET_B, Q,
     Q_N);
  input CLK, D, SCE, SCD, RESET_B, SET_B;
  output Q, Q_N;
  wire CLK, D, SCE, SCD, RESET_B, SET_B;
  wire Q, Q_N;
  wire n_3, n_4, n_13, next_state, w6262, w6263, w6264;
  not g6584 (w6262, SCE);
  nand g6585 (w6263, w6262, D);
  nand g6586 (w6264, SCD, SCE);
  nand g6587 (next_state, w6263, w6264);
  and g7 (n_13, n_4, SET_B);
  not g1 (Q_N, Q);
  not g8 (n_3, SET_B);
  not g9 (n_4, RESET_B);
  CDN_flop qi_reg(.clk (CLK), .d (next_state), .sena (1'b1), .aclr
       (n_13), .apre (n_3), .srl (1'b0), .srd (1'b0), .q (Q));
endmodule

module
     logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff(set,
     reset, clk, ff_D, ff_Q, ff_clk);
  input [0:0] set, reset, clk, ff_D, ff_clk;
  output [0:0] ff_Q;
  wire [0:0] set, reset, clk, ff_D, ff_clk;
  wire [0:0] ff_Q;
  wire UNCONNECTED71;
  sky130_fd_sc_hd__sdfbbp_1 sky130_fd_sc_hd__sdfbbp_1_0_(.CLK (clk), .D
       (ff_D), .SCE (1'b0), .SCD (1'b0), .RESET_B (reset), .SET_B
       (set), .Q (ff_Q), .Q_N (UNCONNECTED71));
endmodule

module
     logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1(set,
     reset, clk, ff_D, ff_Q, ff_clk);
  input [0:0] set, reset, clk, ff_D, ff_clk;
  output [0:0] ff_Q;
  wire [0:0] set, reset, clk, ff_D, ff_clk;
  wire [0:0] ff_Q;
  wire UNCONNECTED72;
  sky130_fd_sc_hd__sdfbbp_1 sky130_fd_sc_hd__sdfbbp_1_0_(.CLK (clk), .D
       (ff_D), .SCE (1'b0), .SCD (1'b0), .RESET_B (reset), .SET_B
       (set), .Q (ff_Q), .Q_N (UNCONNECTED72));
endmodule

module frac_lut6_mux(in, sram, sram_inv, lut5_out, lut6_out);
  input [0:63] in;
  input [0:5] sram, sram_inv;
  output [0:1] lut5_out;
  output [0:0] lut6_out;
  wire [0:63] in;
  wire [0:5] sram, sram_inv;
  wire [0:1] lut5_out;
  wire [0:0] lut6_out;
  wire [0:0] sky130_fd_sc_hd__mux2_1_62_X;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_18, n_21, n_23, n_24, n_25, n_31, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, w323, w324, w325, w326;
  wire w327, w328, w329, w330, w331, w332, w333, w334;
  wire w335, w336, w337, w338, w339, w340, w341, w342;
  wire w343, w344, w345, w346, w347, w348, w349, w350;
  wire w351, w352, w353, w354, w355, w356, w357, w358;
  wire w359, w360, w361, w362, w363, w364, w365, w366;
  wire w367, w368, w369, w370, w371, w372, w373, w374;
  wire w375, w376, w377, w378, w379, w380, w381, w382;
  wire w383, w384, w385, w386, w387, w388, w389, w390;
  wire w391, w392, w393, w394, w395, w396, w397, w398;
  wire w399, w400, w401, w402, w403, w404, w405, w406;
  wire w407, w408, w409, w410, w411, w412, w413;
  not g1371 (lut6_out, sky130_fd_sc_hd__mux2_1_62_X[0]);
  nand g2564 (sky130_fd_sc_hd__mux2_1_62_X[0], w323, w325);
  nand g413 (w325, w324, sram[5]);
  not g412 (w324, lut5_out[0]);
  or g411 (w323, lut5_out[1], sram[5]);
  nor g2565 (lut5_out[0], w326, n_59);
  and g414 (w326, n_57, sram[4]);
  nor g2566 (lut5_out[1], w327, n_58);
  and g415 (w327, n_56, sram[4]);
  nor g2567 (n_59, w328, sram[4]);
  and g428 (w328, n_43, n_54, n_42, n_52);
  nor g2568 (n_58, w329, sram[4]);
  and g429 (w329, n_48, n_45, n_47, n_49);
  nand g2569 (n_57, n_50, n_44, n_46, w330);
  or g430 (w330, n_3, n_41);
  nand g2570 (n_56, n_51, n_55, n_53, w331);
  or g431 (w331, n_3, n_40);
  nand g2571 (n_55, w332, n_7);
  or g2572 (n_54, w333, n_3);
  nor g433 (w333, n_21, n_18);
  nand g2573 (n_53, w334, n_2);
  nand g2574 (n_52, w335, n_2);
  nand g2575 (n_51, w336, n_6);
  nand g2576 (n_50, w337, n_6);
  or g2577 (n_49, w338, n_3);
  nor g438 (w338, n_25, n_39);
  nand g2578 (n_48, w339, n_7);
  nand g2579 (n_47, w340, n_2);
  nand g2580 (n_46, w341, n_2);
  nand g2581 (n_45, w342, n_6);
  nand g2582 (n_44, w343, n_7);
  nand g2583 (n_43, w344, n_7);
  nand g2584 (n_42, w345, n_6);
  nor g2585 (n_41, n_8, n_31);
  nor g2586 (n_40, n_23, n_24);
  nand g2587 (n_39, w346, w347);
  or g447 (w347, in[49], n_4);
  or g446 (w346, in[51], n_5);
  or g449 (w349, in[5], n_4);
  or g448 (w348, in[7], n_5);
  or g451 (w351, in[36], n_1);
  or g450 (w350, in[38], n_0);
  or g453 (w353, in[37], n_4);
  or g452 (w352, in[39], n_5);
  or g455 (w355, in[20], n_1);
  or g454 (w354, in[22], n_0);
  or g457 (w357, in[40], n_1);
  or g456 (w356, in[42], n_0);
  or g459 (w359, in[21], n_4);
  or g458 (w358, in[23], n_5);
  or g468 (w361, in[41], n_4);
  or g467 (w360, in[43], n_5);
  nand g2595 (n_31, w362, w363);
  or g470 (w363, in[1], n_4);
  or g469 (w362, in[3], n_5);
  or g472 (w365, in[44], n_1);
  or g471 (w364, in[46], n_0);
  or g474 (w367, in[45], n_4);
  or g473 (w366, in[47], n_5);
  or g476 (w369, in[24], n_1);
  or g475 (w368, in[26], n_0);
  or g478 (w371, in[8], n_1);
  or g477 (w370, in[10], n_0);
  or g480 (w373, in[25], n_4);
  or g479 (w372, in[27], n_5);
  nand g2601 (n_25, w374, w375);
  or g482 (w375, in[48], n_1);
  or g481 (w374, in[50], n_0);
  nand g2602 (n_24, w376, w377);
  or g484 (w377, in[33], n_4);
  or g483 (w376, in[35], n_5);
  nand g2603 (n_23, w378, w379);
  or g486 (w379, in[32], n_1);
  or g485 (w378, in[34], n_0);
  or g488 (w381, in[52], n_1);
  or g487 (w380, in[54], n_0);
  nand g2605 (n_21, w382, w383);
  or g490 (w383, in[16], n_1);
  or g489 (w382, in[18], n_0);
  or g492 (w385, in[53], n_4);
  or g491 (w384, in[55], n_5);
  or g494 (w387, in[9], n_4);
  or g493 (w386, in[11], n_5);
  nand g2608 (n_18, w388, w389);
  or g496 (w389, in[17], n_4);
  or g495 (w388, in[19], n_5);
  or g498 (w391, in[56], n_1);
  or g497 (w390, in[57], n_4);
  or g500 (w393, in[58], n_0);
  or g499 (w392, in[59], n_5);
  or g502 (w395, in[60], n_1);
  or g501 (w394, in[62], n_0);
  or g504 (w397, in[28], n_1);
  or g503 (w396, in[29], n_4);
  or g506 (w399, in[61], n_4);
  or g505 (w398, in[63], n_5);
  or g508 (w401, in[12], n_1);
  or g507 (w400, in[14], n_0);
  or g510 (w403, in[30], n_0);
  or g509 (w402, in[31], n_5);
  or g512 (w405, in[4], n_1);
  or g511 (w404, in[6], n_0);
  or g514 (w407, in[13], n_4);
  or g513 (w406, in[15], n_5);
  nand g2618 (n_8, w408, w409);
  or g516 (w409, in[0], n_1);
  or g515 (w408, in[2], n_0);
  nor g2619 (n_7, sram[2], sram[3]);
  and g2620 (n_6, w410, sram[2]);
  not g517 (w410, sram[3]);
  or g2621 (n_5, sram[0], sram[1]);
  nand g2622 (n_4, w411, sram[1]);
  not g518 (w411, sram[0]);
  nand g2623 (n_3, sram[3], sram[2]);
  and g2624 (n_2, w412, sram[3]);
  not g519 (w412, sram[2]);
  nand g2625 (n_1, sram[1], sram[0]);
  nand g2626 (n_0, w413, sram[0]);
  not g520 (w413, sram[1]);
  nand g1 (w337, w370, w371, w386, w387);
  nand g2 (w343, w400, w401, w406, w407);
  nand g3 (w341, w404, w405, w348, w349);
  nand g4 (w344, w396, w397, w402, w403);
  nand g5 (w345, w368, w369, w372, w373);
  nand g6 (w335, w354, w355, w358, w359);
  nand g7 (w336, w356, w357, w360, w361);
  nand g8 (w332, w364, w365, w366, w367);
  nand g9 (w334, w350, w351, w352, w353);
  nand g10 (w339, w394, w395, w398, w399);
  nand g11 (w342, w390, w391, w392, w393);
  nand g12 (w340, w380, w381, w384, w385);
endmodule

module frac_lut6(in, sram, sram_inv, mode, mode_inv, lut5_out,
     lut6_out);
  input [0:5] in;
  input [0:63] sram, sram_inv;
  input [0:0] mode, mode_inv;
  output [0:1] lut5_out;
  output [0:0] lut6_out;
  wire [0:5] in;
  wire [0:63] sram, sram_inv;
  wire [0:0] mode, mode_inv;
  wire [0:1] lut5_out;
  wire [0:0] lut6_out;
  wire [0:0] sky130_fd_sc_hd__or2_1_0_X;
  wire UNCONNECTED_HIER_Z195, UNCONNECTED_HIER_Z196,
       UNCONNECTED_HIER_Z197, UNCONNECTED_HIER_Z198,
       UNCONNECTED_HIER_Z199, UNCONNECTED_HIER_Z200;
  frac_lut6_mux frac_lut6_mux_0_(.in (sram), .sram ({in[0:4],
       sky130_fd_sc_hd__or2_1_0_X}), .sram_inv ({UNCONNECTED_HIER_Z195,
       UNCONNECTED_HIER_Z196, UNCONNECTED_HIER_Z197,
       UNCONNECTED_HIER_Z198, UNCONNECTED_HIER_Z199,
       UNCONNECTED_HIER_Z200}), .lut5_out (lut5_out), .lut6_out
       (lut6_out));
  or g2 (sky130_fd_sc_hd__or2_1_0_X[0], in[5], mode);
endmodule

module frac_lut6_sky130_fd_sc_hd__dfrbp_1_mem(pReset, prog_clk,
     ccff_head, ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:64] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:64] mem_out, mem_outb;
  wire n_1, n_2, n_3, n_4, n_5, n_6, n_7, n_8;
  wire n_9, n_10, n_11, n_12, n_13, n_14, n_15, n_16;
  wire n_17, n_18, n_19, n_20, n_21, n_22, n_23, n_24;
  wire n_25, n_26, n_27, n_28, n_29, n_30, n_31, n_32;
  wire n_33, n_34, n_35, n_36, n_37, n_38, n_39, n_40;
  wire n_41, n_42, n_43, n_44, n_45, n_46, n_47, n_48;
  wire n_49, n_50, n_51, n_52, n_53, n_54, n_55, n_56;
  wire n_57, n_58, n_59, n_60, n_61, n_62, n_63, n_64;
  wire n_65;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (mem_out[2]), .Q_N (n_3));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_3_(.CLK (prog_clk),
       .D (mem_out[2]), .RESET_B (pReset), .Q (mem_out[3]), .Q_N (n_4));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_4_(.CLK (prog_clk),
       .D (mem_out[3]), .RESET_B (pReset), .Q (mem_out[4]), .Q_N (n_5));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_5_(.CLK (prog_clk),
       .D (mem_out[4]), .RESET_B (pReset), .Q (mem_out[5]), .Q_N (n_6));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_6_(.CLK (prog_clk),
       .D (mem_out[5]), .RESET_B (pReset), .Q (mem_out[6]), .Q_N (n_7));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_7_(.CLK (prog_clk),
       .D (mem_out[6]), .RESET_B (pReset), .Q (mem_out[7]), .Q_N (n_8));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_8_(.CLK (prog_clk),
       .D (mem_out[7]), .RESET_B (pReset), .Q (mem_out[8]), .Q_N (n_9));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_9_(.CLK (prog_clk),
       .D (mem_out[8]), .RESET_B (pReset), .Q (mem_out[9]), .Q_N
       (n_10));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_10_(.CLK
       (prog_clk), .D (mem_out[9]), .RESET_B (pReset), .Q
       (mem_out[10]), .Q_N (n_11));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_11_(.CLK
       (prog_clk), .D (mem_out[10]), .RESET_B (pReset), .Q
       (mem_out[11]), .Q_N (n_12));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_12_(.CLK
       (prog_clk), .D (mem_out[11]), .RESET_B (pReset), .Q
       (mem_out[12]), .Q_N (n_13));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_13_(.CLK
       (prog_clk), .D (mem_out[12]), .RESET_B (pReset), .Q
       (mem_out[13]), .Q_N (n_14));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_14_(.CLK
       (prog_clk), .D (mem_out[13]), .RESET_B (pReset), .Q
       (mem_out[14]), .Q_N (n_15));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_15_(.CLK
       (prog_clk), .D (mem_out[14]), .RESET_B (pReset), .Q
       (mem_out[15]), .Q_N (n_16));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_16_(.CLK
       (prog_clk), .D (mem_out[15]), .RESET_B (pReset), .Q
       (mem_out[16]), .Q_N (n_17));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_17_(.CLK
       (prog_clk), .D (mem_out[16]), .RESET_B (pReset), .Q
       (mem_out[17]), .Q_N (n_18));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_18_(.CLK
       (prog_clk), .D (mem_out[17]), .RESET_B (pReset), .Q
       (mem_out[18]), .Q_N (n_19));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_19_(.CLK
       (prog_clk), .D (mem_out[18]), .RESET_B (pReset), .Q
       (mem_out[19]), .Q_N (n_20));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_20_(.CLK
       (prog_clk), .D (mem_out[19]), .RESET_B (pReset), .Q
       (mem_out[20]), .Q_N (n_21));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_21_(.CLK
       (prog_clk), .D (mem_out[20]), .RESET_B (pReset), .Q
       (mem_out[21]), .Q_N (n_22));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_22_(.CLK
       (prog_clk), .D (mem_out[21]), .RESET_B (pReset), .Q
       (mem_out[22]), .Q_N (n_23));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_23_(.CLK
       (prog_clk), .D (mem_out[22]), .RESET_B (pReset), .Q
       (mem_out[23]), .Q_N (n_24));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_24_(.CLK
       (prog_clk), .D (mem_out[23]), .RESET_B (pReset), .Q
       (mem_out[24]), .Q_N (n_25));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_25_(.CLK
       (prog_clk), .D (mem_out[24]), .RESET_B (pReset), .Q
       (mem_out[25]), .Q_N (n_26));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_26_(.CLK
       (prog_clk), .D (mem_out[25]), .RESET_B (pReset), .Q
       (mem_out[26]), .Q_N (n_27));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_27_(.CLK
       (prog_clk), .D (mem_out[26]), .RESET_B (pReset), .Q
       (mem_out[27]), .Q_N (n_28));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_28_(.CLK
       (prog_clk), .D (mem_out[27]), .RESET_B (pReset), .Q
       (mem_out[28]), .Q_N (n_29));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_29_(.CLK
       (prog_clk), .D (mem_out[28]), .RESET_B (pReset), .Q
       (mem_out[29]), .Q_N (n_30));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_30_(.CLK
       (prog_clk), .D (mem_out[29]), .RESET_B (pReset), .Q
       (mem_out[30]), .Q_N (n_31));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_31_(.CLK
       (prog_clk), .D (mem_out[30]), .RESET_B (pReset), .Q
       (mem_out[31]), .Q_N (n_32));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_32_(.CLK
       (prog_clk), .D (mem_out[31]), .RESET_B (pReset), .Q
       (mem_out[32]), .Q_N (n_33));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_33_(.CLK
       (prog_clk), .D (mem_out[32]), .RESET_B (pReset), .Q
       (mem_out[33]), .Q_N (n_34));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_34_(.CLK
       (prog_clk), .D (mem_out[33]), .RESET_B (pReset), .Q
       (mem_out[34]), .Q_N (n_35));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_35_(.CLK
       (prog_clk), .D (mem_out[34]), .RESET_B (pReset), .Q
       (mem_out[35]), .Q_N (n_36));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_36_(.CLK
       (prog_clk), .D (mem_out[35]), .RESET_B (pReset), .Q
       (mem_out[36]), .Q_N (n_37));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_37_(.CLK
       (prog_clk), .D (mem_out[36]), .RESET_B (pReset), .Q
       (mem_out[37]), .Q_N (n_38));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_38_(.CLK
       (prog_clk), .D (mem_out[37]), .RESET_B (pReset), .Q
       (mem_out[38]), .Q_N (n_39));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_39_(.CLK
       (prog_clk), .D (mem_out[38]), .RESET_B (pReset), .Q
       (mem_out[39]), .Q_N (n_40));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_40_(.CLK
       (prog_clk), .D (mem_out[39]), .RESET_B (pReset), .Q
       (mem_out[40]), .Q_N (n_41));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_41_(.CLK
       (prog_clk), .D (mem_out[40]), .RESET_B (pReset), .Q
       (mem_out[41]), .Q_N (n_42));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_42_(.CLK
       (prog_clk), .D (mem_out[41]), .RESET_B (pReset), .Q
       (mem_out[42]), .Q_N (n_43));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_43_(.CLK
       (prog_clk), .D (mem_out[42]), .RESET_B (pReset), .Q
       (mem_out[43]), .Q_N (n_44));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_44_(.CLK
       (prog_clk), .D (mem_out[43]), .RESET_B (pReset), .Q
       (mem_out[44]), .Q_N (n_45));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_45_(.CLK
       (prog_clk), .D (mem_out[44]), .RESET_B (pReset), .Q
       (mem_out[45]), .Q_N (n_46));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_46_(.CLK
       (prog_clk), .D (mem_out[45]), .RESET_B (pReset), .Q
       (mem_out[46]), .Q_N (n_47));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_47_(.CLK
       (prog_clk), .D (mem_out[46]), .RESET_B (pReset), .Q
       (mem_out[47]), .Q_N (n_48));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_48_(.CLK
       (prog_clk), .D (mem_out[47]), .RESET_B (pReset), .Q
       (mem_out[48]), .Q_N (n_49));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_49_(.CLK
       (prog_clk), .D (mem_out[48]), .RESET_B (pReset), .Q
       (mem_out[49]), .Q_N (n_50));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_50_(.CLK
       (prog_clk), .D (mem_out[49]), .RESET_B (pReset), .Q
       (mem_out[50]), .Q_N (n_51));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_51_(.CLK
       (prog_clk), .D (mem_out[50]), .RESET_B (pReset), .Q
       (mem_out[51]), .Q_N (n_52));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_52_(.CLK
       (prog_clk), .D (mem_out[51]), .RESET_B (pReset), .Q
       (mem_out[52]), .Q_N (n_53));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_53_(.CLK
       (prog_clk), .D (mem_out[52]), .RESET_B (pReset), .Q
       (mem_out[53]), .Q_N (n_54));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_54_(.CLK
       (prog_clk), .D (mem_out[53]), .RESET_B (pReset), .Q
       (mem_out[54]), .Q_N (n_55));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_55_(.CLK
       (prog_clk), .D (mem_out[54]), .RESET_B (pReset), .Q
       (mem_out[55]), .Q_N (n_56));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_56_(.CLK
       (prog_clk), .D (mem_out[55]), .RESET_B (pReset), .Q
       (mem_out[56]), .Q_N (n_57));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_57_(.CLK
       (prog_clk), .D (mem_out[56]), .RESET_B (pReset), .Q
       (mem_out[57]), .Q_N (n_58));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_58_(.CLK
       (prog_clk), .D (mem_out[57]), .RESET_B (pReset), .Q
       (mem_out[58]), .Q_N (n_59));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_59_(.CLK
       (prog_clk), .D (mem_out[58]), .RESET_B (pReset), .Q
       (mem_out[59]), .Q_N (n_60));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_60_(.CLK
       (prog_clk), .D (mem_out[59]), .RESET_B (pReset), .Q
       (mem_out[60]), .Q_N (n_61));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_61_(.CLK
       (prog_clk), .D (mem_out[60]), .RESET_B (pReset), .Q
       (mem_out[61]), .Q_N (n_62));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_62_(.CLK
       (prog_clk), .D (mem_out[61]), .RESET_B (pReset), .Q
       (mem_out[62]), .Q_N (n_63));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_63_(.CLK
       (prog_clk), .D (mem_out[62]), .RESET_B (pReset), .Q
       (mem_out[63]), .Q_N (n_64));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_64_(.CLK
       (prog_clk), .D (mem_out[63]), .RESET_B (pReset), .Q (ccff_tail),
       .Q_N (n_65));
endmodule

module
     logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6(pReset,
     prog_clk, frac_lut6_in, ccff_head, frac_lut6_lut5_out,
     frac_lut6_lut6_out, ccff_tail);
  input [0:0] pReset, prog_clk, ccff_head;
  input [0:5] frac_lut6_in;
  output [0:1] frac_lut6_lut5_out;
  output [0:0] frac_lut6_lut6_out, ccff_tail;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:5] frac_lut6_in;
  wire [0:1] frac_lut6_lut5_out;
  wire [0:0] frac_lut6_lut6_out, ccff_tail;
  wire [0:63] frac_lut6_0_sram;
  wire UNCONNECTED73, UNCONNECTED74, UNCONNECTED75, UNCONNECTED76,
       UNCONNECTED77, UNCONNECTED78, UNCONNECTED79, UNCONNECTED80;
  wire UNCONNECTED81, UNCONNECTED82, UNCONNECTED83, UNCONNECTED84,
       UNCONNECTED85, UNCONNECTED86, UNCONNECTED87, UNCONNECTED88;
  wire UNCONNECTED89, UNCONNECTED90, UNCONNECTED91, UNCONNECTED92,
       UNCONNECTED93, UNCONNECTED94, UNCONNECTED95, UNCONNECTED96;
  wire UNCONNECTED97, UNCONNECTED98, UNCONNECTED99, UNCONNECTED100,
       UNCONNECTED101, UNCONNECTED102, UNCONNECTED103, UNCONNECTED104;
  wire UNCONNECTED105, UNCONNECTED106, UNCONNECTED107, UNCONNECTED108,
       UNCONNECTED109, UNCONNECTED110, UNCONNECTED111, UNCONNECTED112;
  wire UNCONNECTED113, UNCONNECTED114, UNCONNECTED115, UNCONNECTED116,
       UNCONNECTED117, UNCONNECTED118, UNCONNECTED119, UNCONNECTED120;
  wire UNCONNECTED121, UNCONNECTED122, UNCONNECTED123, UNCONNECTED124,
       UNCONNECTED125, UNCONNECTED126, UNCONNECTED127, UNCONNECTED128;
  wire UNCONNECTED129, UNCONNECTED130, UNCONNECTED131, UNCONNECTED132,
       UNCONNECTED133, UNCONNECTED134, UNCONNECTED135, UNCONNECTED136;
  wire UNCONNECTED137, UNCONNECTED138, UNCONNECTED_HIER_Z201,
       UNCONNECTED_HIER_Z202, UNCONNECTED_HIER_Z203,
       UNCONNECTED_HIER_Z204, UNCONNECTED_HIER_Z205,
       UNCONNECTED_HIER_Z206;
  wire UNCONNECTED_HIER_Z207, UNCONNECTED_HIER_Z208,
       UNCONNECTED_HIER_Z209, UNCONNECTED_HIER_Z210,
       UNCONNECTED_HIER_Z211, UNCONNECTED_HIER_Z212,
       UNCONNECTED_HIER_Z213, UNCONNECTED_HIER_Z214;
  wire UNCONNECTED_HIER_Z215, UNCONNECTED_HIER_Z216,
       UNCONNECTED_HIER_Z217, UNCONNECTED_HIER_Z218,
       UNCONNECTED_HIER_Z219, UNCONNECTED_HIER_Z220,
       UNCONNECTED_HIER_Z221, UNCONNECTED_HIER_Z222;
  wire UNCONNECTED_HIER_Z223, UNCONNECTED_HIER_Z224,
       UNCONNECTED_HIER_Z225, UNCONNECTED_HIER_Z226,
       UNCONNECTED_HIER_Z227, UNCONNECTED_HIER_Z228,
       UNCONNECTED_HIER_Z229, UNCONNECTED_HIER_Z230;
  wire UNCONNECTED_HIER_Z231, UNCONNECTED_HIER_Z232,
       UNCONNECTED_HIER_Z233, UNCONNECTED_HIER_Z234,
       UNCONNECTED_HIER_Z235, UNCONNECTED_HIER_Z236,
       UNCONNECTED_HIER_Z237, UNCONNECTED_HIER_Z238;
  wire UNCONNECTED_HIER_Z239, UNCONNECTED_HIER_Z240,
       UNCONNECTED_HIER_Z241, UNCONNECTED_HIER_Z242,
       UNCONNECTED_HIER_Z243, UNCONNECTED_HIER_Z244,
       UNCONNECTED_HIER_Z245, UNCONNECTED_HIER_Z246;
  wire UNCONNECTED_HIER_Z247, UNCONNECTED_HIER_Z248,
       UNCONNECTED_HIER_Z249, UNCONNECTED_HIER_Z250,
       UNCONNECTED_HIER_Z251, UNCONNECTED_HIER_Z252,
       UNCONNECTED_HIER_Z253, UNCONNECTED_HIER_Z254;
  wire UNCONNECTED_HIER_Z255, UNCONNECTED_HIER_Z256,
       UNCONNECTED_HIER_Z257, UNCONNECTED_HIER_Z258,
       UNCONNECTED_HIER_Z259, UNCONNECTED_HIER_Z260,
       UNCONNECTED_HIER_Z261, UNCONNECTED_HIER_Z262;
  wire UNCONNECTED_HIER_Z263, UNCONNECTED_HIER_Z264,
       UNCONNECTED_HIER_Z265;
  frac_lut6 frac_lut6_0_(.in (frac_lut6_in), .sram (frac_lut6_0_sram),
       .sram_inv ({UNCONNECTED_HIER_Z201, UNCONNECTED_HIER_Z202,
       UNCONNECTED_HIER_Z203, UNCONNECTED_HIER_Z204,
       UNCONNECTED_HIER_Z205, UNCONNECTED_HIER_Z206,
       UNCONNECTED_HIER_Z207, UNCONNECTED_HIER_Z208,
       UNCONNECTED_HIER_Z209, UNCONNECTED_HIER_Z210,
       UNCONNECTED_HIER_Z211, UNCONNECTED_HIER_Z212,
       UNCONNECTED_HIER_Z213, UNCONNECTED_HIER_Z214,
       UNCONNECTED_HIER_Z215, UNCONNECTED_HIER_Z216,
       UNCONNECTED_HIER_Z217, UNCONNECTED_HIER_Z218,
       UNCONNECTED_HIER_Z219, UNCONNECTED_HIER_Z220,
       UNCONNECTED_HIER_Z221, UNCONNECTED_HIER_Z222,
       UNCONNECTED_HIER_Z223, UNCONNECTED_HIER_Z224,
       UNCONNECTED_HIER_Z225, UNCONNECTED_HIER_Z226,
       UNCONNECTED_HIER_Z227, UNCONNECTED_HIER_Z228,
       UNCONNECTED_HIER_Z229, UNCONNECTED_HIER_Z230,
       UNCONNECTED_HIER_Z231, UNCONNECTED_HIER_Z232,
       UNCONNECTED_HIER_Z233, UNCONNECTED_HIER_Z234,
       UNCONNECTED_HIER_Z235, UNCONNECTED_HIER_Z236,
       UNCONNECTED_HIER_Z237, UNCONNECTED_HIER_Z238,
       UNCONNECTED_HIER_Z239, UNCONNECTED_HIER_Z240,
       UNCONNECTED_HIER_Z241, UNCONNECTED_HIER_Z242,
       UNCONNECTED_HIER_Z243, UNCONNECTED_HIER_Z244,
       UNCONNECTED_HIER_Z245, UNCONNECTED_HIER_Z246,
       UNCONNECTED_HIER_Z247, UNCONNECTED_HIER_Z248,
       UNCONNECTED_HIER_Z249, UNCONNECTED_HIER_Z250,
       UNCONNECTED_HIER_Z251, UNCONNECTED_HIER_Z252,
       UNCONNECTED_HIER_Z253, UNCONNECTED_HIER_Z254,
       UNCONNECTED_HIER_Z255, UNCONNECTED_HIER_Z256,
       UNCONNECTED_HIER_Z257, UNCONNECTED_HIER_Z258,
       UNCONNECTED_HIER_Z259, UNCONNECTED_HIER_Z260,
       UNCONNECTED_HIER_Z261, UNCONNECTED_HIER_Z262,
       UNCONNECTED_HIER_Z263, UNCONNECTED_HIER_Z264}), .mode
       (ccff_tail), .mode_inv (UNCONNECTED_HIER_Z265), .lut5_out
       (frac_lut6_lut5_out), .lut6_out (frac_lut6_lut6_out));
  frac_lut6_sky130_fd_sc_hd__dfrbp_1_mem
       frac_lut6_sky130_fd_sc_hd__dfrbp_1_mem(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head (ccff_head), .ccff_tail
       (ccff_tail), .mem_out ({frac_lut6_0_sram, UNCONNECTED73}),
       .mem_outb ({UNCONNECTED74, UNCONNECTED75, UNCONNECTED76,
       UNCONNECTED77, UNCONNECTED78, UNCONNECTED79, UNCONNECTED80,
       UNCONNECTED81, UNCONNECTED82, UNCONNECTED83, UNCONNECTED84,
       UNCONNECTED85, UNCONNECTED86, UNCONNECTED87, UNCONNECTED88,
       UNCONNECTED89, UNCONNECTED90, UNCONNECTED91, UNCONNECTED92,
       UNCONNECTED93, UNCONNECTED94, UNCONNECTED95, UNCONNECTED96,
       UNCONNECTED97, UNCONNECTED98, UNCONNECTED99, UNCONNECTED100,
       UNCONNECTED101, UNCONNECTED102, UNCONNECTED103, UNCONNECTED104,
       UNCONNECTED105, UNCONNECTED106, UNCONNECTED107, UNCONNECTED108,
       UNCONNECTED109, UNCONNECTED110, UNCONNECTED111, UNCONNECTED112,
       UNCONNECTED113, UNCONNECTED114, UNCONNECTED115, UNCONNECTED116,
       UNCONNECTED117, UNCONNECTED118, UNCONNECTED119, UNCONNECTED120,
       UNCONNECTED121, UNCONNECTED122, UNCONNECTED123, UNCONNECTED124,
       UNCONNECTED125, UNCONNECTED126, UNCONNECTED127, UNCONNECTED128,
       UNCONNECTED129, UNCONNECTED130, UNCONNECTED131, UNCONNECTED132,
       UNCONNECTED133, UNCONNECTED134, UNCONNECTED135, UNCONNECTED136,
       UNCONNECTED137, UNCONNECTED138}));
endmodule

module mux_tree_size2_mem(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_size2(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_1_Y;
  wire n_0, w414, w415;
  not g39 (sky130_fd_sc_hd__inv_1_1_Y[0], in[1]);
  and g69 (out, sram[1], n_0);
  nand g70 (n_0, w414, w415);
  nand g522 (w415, in[0], sram[0]);
  or g521 (w414, sky130_fd_sc_hd__inv_1_1_Y[0], sram[0]);
endmodule

module
     logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic(pReset,
     prog_clk, frac_logic_in, ccff_head, frac_logic_out, ccff_tail);
  input [0:0] pReset, prog_clk, ccff_head;
  input [0:5] frac_logic_in;
  output [0:1] frac_logic_out;
  output [0:0] ccff_tail;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:5] frac_logic_in;
  wire [0:1] frac_logic_out;
  wire [0:0] ccff_tail;
  wire [0:1]
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut5_out;
  wire [0:0]
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut6_out;
  wire [0:0]
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_ccff_tail;
  wire [0:1] mux_tree_size2_0_sram;
  wire [0:1] mux_tree_size2_0_sram_inv;
  wire UNCONNECTED139, UNCONNECTED_HIER_Z266, UNCONNECTED_HIER_Z267;
  logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0(.pReset
       (pReset), .prog_clk (prog_clk), .frac_lut6_in (frac_logic_in),
       .ccff_head (ccff_head), .frac_lut6_lut5_out
       ({logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut5_out[0],
       frac_logic_out[1]}), .frac_lut6_lut6_out
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut6_out),
       .ccff_tail
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_ccff_tail));
  mux_tree_size2_mem mem_frac_logic_out_0(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_ccff_tail),
       .ccff_tail (ccff_tail), .mem_out ({mux_tree_size2_0_sram[0],
       UNCONNECTED139}), .mem_outb (mux_tree_size2_0_sram_inv));
  mux_tree_size2 mux_frac_logic_out_0(.in
       ({logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut6_out,
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut5_out[0]}),
       .sram ({mux_tree_size2_0_sram[0], ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z266, UNCONNECTED_HIER_Z267}), .out
       (frac_logic_out[0]));
endmodule

module mux_tree_size2_mem_1(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_size2_mem_2(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_size2_1(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire n_0, w416, w417, w418;
  and g67 (out, sram[1], n_0);
  nand g68 (n_0, w417, w418);
  nand g525 (w418, in[0], sram[0]);
  nand g524 (w417, w416, in[1]);
  not g523 (w416, sram[0]);
endmodule

module mux_tree_size2_2(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire n_0, w419, w420, w421;
  and g67 (out, sram[1], n_0);
  nand g68 (n_0, w420, w421);
  nand g528 (w421, in[0], sram[0]);
  nand g527 (w420, w419, in[1]);
  not g526 (w419, sram[0]);
endmodule

module logical_tile_clb_mode_default__fle_mode_physical__fabric(pReset,
     prog_clk, set, reset, clk, fabric_in, fabric_clk, ccff_head,
     fabric_out, ccff_tail);
  input [0:0] pReset, prog_clk, set, reset, clk, fabric_clk, ccff_head;
  input [0:5] fabric_in;
  output [0:1] fabric_out;
  output [0:0] ccff_tail;
  wire [0:0] pReset, prog_clk, set, reset, clk, fabric_clk, ccff_head;
  wire [0:5] fabric_in;
  wire [0:1] fabric_out;
  wire [0:0] ccff_tail;
  wire [0:1]
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out;
  wire [0:0]
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0_ff_Q;
  wire [0:0]
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1_ff_Q;
  wire [0:0]
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_ccff_tail;
  wire [0:0] mux_tree_size2_mem_0_ccff_tail;
  wire [0:1] mux_tree_size2_0_sram;
  wire [0:1] mux_tree_size2_0_sram_inv;
  wire [0:1] mux_tree_size2_1_sram;
  wire [0:1] mux_tree_size2_1_sram_inv;
  wire UNCONNECTED140, UNCONNECTED141, UNCONNECTED_HIER_Z268,
       UNCONNECTED_HIER_Z269, UNCONNECTED_HIER_Z270,
       UNCONNECTED_HIER_Z271, UNCONNECTED_HIER_Z272,
       UNCONNECTED_HIER_Z273;
  logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0(.set
       (set), .reset (reset), .clk (clk), .ff_D
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[0]),
       .ff_Q
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0_ff_Q),
       .ff_clk (UNCONNECTED_HIER_Z268));
  logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1(.set
       (set), .reset (reset), .clk (clk), .ff_D
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[1]),
       .ff_Q
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1_ff_Q),
       .ff_clk (UNCONNECTED_HIER_Z269));
  logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0(.pReset
       (pReset), .prog_clk (prog_clk), .frac_logic_in (fabric_in),
       .ccff_head (ccff_head), .frac_logic_out
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out),
       .ccff_tail
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_ccff_tail));
  mux_tree_size2_mem_1 mem_fabric_out_0(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_ccff_tail),
       .ccff_tail (mux_tree_size2_mem_0_ccff_tail), .mem_out
       ({mux_tree_size2_0_sram[0], UNCONNECTED140}), .mem_outb
       (mux_tree_size2_0_sram_inv));
  mux_tree_size2_mem_2 mem_fabric_out_1(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size2_mem_0_ccff_tail),
       .ccff_tail (ccff_tail), .mem_out ({mux_tree_size2_1_sram[0],
       UNCONNECTED141}), .mem_outb (mux_tree_size2_1_sram_inv));
  mux_tree_size2_1 mux_fabric_out_0(.in
       ({logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0_ff_Q,
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[0]}),
       .sram ({mux_tree_size2_0_sram[0],
       mux_tree_size2_mem_0_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z270, UNCONNECTED_HIER_Z271}), .out
       (fabric_out[0]));
  mux_tree_size2_2 mux_fabric_out_1(.in
       ({logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1_ff_Q,
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[1]}),
       .sram ({mux_tree_size2_1_sram[0], ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z272, UNCONNECTED_HIER_Z273}), .out
       (fabric_out[1]));
endmodule

module logical_tile_clb_mode_default__fle(pReset, prog_clk, set, reset,
     clk, fle_in, fle_clk, ccff_head, fle_out, ccff_tail);
  input [0:0] pReset, prog_clk, set, reset, clk, fle_clk, ccff_head;
  input [0:5] fle_in;
  output [0:1] fle_out;
  output [0:0] ccff_tail;
  wire [0:0] pReset, prog_clk, set, reset, clk, fle_clk, ccff_head;
  wire [0:5] fle_in;
  wire [0:1] fle_out;
  wire [0:0] ccff_tail;
  wire UNCONNECTED_HIER_Z274;
  logical_tile_clb_mode_default__fle_mode_physical__fabric
       logical_tile_clb_mode_default__fle_mode_physical__fabric_0(.pReset
       (pReset), .prog_clk (prog_clk), .set (set), .reset (reset), .clk
       (clk), .fabric_in (fle_in), .fabric_clk (UNCONNECTED_HIER_Z274),
       .ccff_head (ccff_head), .fabric_out (fle_out), .ccff_tail
       (ccff_tail));
endmodule

module
     logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_2(set,
     reset, clk, ff_D, ff_Q, ff_clk);
  input [0:0] set, reset, clk, ff_D, ff_clk;
  output [0:0] ff_Q;
  wire [0:0] set, reset, clk, ff_D, ff_clk;
  wire [0:0] ff_Q;
  wire UNCONNECTED77;
  sky130_fd_sc_hd__sdfbbp_1 sky130_fd_sc_hd__sdfbbp_1_0_(.CLK (clk), .D
       (ff_D), .SCE (1'b0), .SCD (1'b0), .RESET_B (reset), .SET_B
       (set), .Q (ff_Q), .Q_N (UNCONNECTED77));
endmodule

module
     logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_3(set,
     reset, clk, ff_D, ff_Q, ff_clk);
  input [0:0] set, reset, clk, ff_D, ff_clk;
  output [0:0] ff_Q;
  wire [0:0] set, reset, clk, ff_D, ff_clk;
  wire [0:0] ff_Q;
  wire UNCONNECTED78;
  sky130_fd_sc_hd__sdfbbp_1 sky130_fd_sc_hd__sdfbbp_1_0_(.CLK (clk), .D
       (ff_D), .SCE (1'b0), .SCD (1'b0), .RESET_B (reset), .SET_B
       (set), .Q (ff_Q), .Q_N (UNCONNECTED78));
endmodule

module frac_lut6_mux_1(in, sram, sram_inv, lut5_out, lut6_out);
  input [0:63] in;
  input [0:5] sram, sram_inv;
  output [0:1] lut5_out;
  output [0:0] lut6_out;
  wire [0:63] in;
  wire [0:5] sram, sram_inv;
  wire [0:1] lut5_out;
  wire [0:0] lut6_out;
  wire [0:0] sky130_fd_sc_hd__mux2_1_61_X;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_16;
  wire n_18, n_21, n_27, n_28, n_29, n_31, n_32, n_34;
  wire n_35, n_36, n_37, n_38, n_39, n_40, n_41, n_43;
  wire n_44, n_45, n_46, n_47, n_48, n_49, n_50, n_51;
  wire n_52, n_53, n_54, n_55, n_56, n_57, n_58, n_59;
  wire n_60, n_61, n_62, n_63, n_64, n_65, n_66, n_67;
  wire w422, w423, w424, w425, w426, w427, w428, w429;
  wire w430, w431, w432, w433, w434, w435, w436, w437;
  wire w438, w439, w440, w441, w442, w443, w444, w445;
  wire w446, w447, w448, w449, w450, w451, w452, w453;
  wire w454, w455, w456, w457, w458, w459, w460, w461;
  wire w462, w463, w464, w465, w466, w467, w468, w469;
  wire w470, w471, w472, w473, w474, w475, w476, w477;
  wire w478, w479, w480, w481, w482, w483, w484, w485;
  wire w486, w487, w488, w489, w490, w491, w492, w493;
  wire w494, w495, w496, w497, w498, w499, w500, w501;
  wire w502, w503, w504;
  not g1056 (lut5_out[1], sky130_fd_sc_hd__mux2_1_61_X[0]);
  nand g1072 (lut6_out, w422, w423);
  nand g530 (w423, sram[5], lut5_out[0]);
  or g529 (w422, sram[5], sky130_fd_sc_hd__mux2_1_61_X[0]);
  nand g2711 (sky130_fd_sc_hd__mux2_1_61_X[0], w424, w425);
  nand g532 (w425, sram[4], n_66);
  or g531 (w424, sram[4], n_65);
  nand g2712 (lut5_out[0], w426, n_67);
  or g533 (w426, sram[4], n_62, n_41, n_61);
  nand g2713 (n_67, sram[4], n_63, n_55, w427);
  or g534 (w427, sram[3], n_51);
  nand g2714 (n_66, w428, n_49, n_64);
  or g535 (w428, n_1, n_44, sram[2]);
  and g2715 (n_65, w429, w430, w431);
  nand g538 (w431, n_47, n_4);
  nand g537 (w430, n_58, sram[3]);
  nand g536 (w429, sram[2], n_60);
  nand g2716 (n_64, w432, sram[2], n_57);
  or g539 (w432, sram[3], n_16, n_38);
  nor g2717 (n_63, w433, n_29);
  and g540 (w433, n_59, sram[3]);
  nand g2718 (n_62, w434, n_54);
  or g541 (w434, sram[3], n_53);
  nor g2719 (n_61, w435, n_1);
  and g542 (w435, n_56, n_50);
  nand g2720 (n_60, w436, w437);
  or g544 (w437, n_1, n_46);
  or g543 (w436, sram[3], n_45);
  nand g2721 (n_59, w438, n_52);
  or g545 (w438, sram[2], n_43);
  nor g2722 (n_58, sram[2], n_48);
  or g2723 (n_57, n_1, n_8, n_10, n_28);
  nand g2724 (n_56, w439, n_0);
  nand g2725 (n_55, w440, n_4);
  or g547 (w440, n_9, n_40);
  nand g2726 (n_54, w441, n_4);
  or g548 (w441, n_11, n_37);
  nand g2727 (n_53, w442, sram[2]);
  nand g2728 (n_52, w443, sram[2]);
  nand g2729 (n_51, w444, sram[2]);
  nand g2730 (n_50, w445, sram[2]);
  nand g2731 (n_49, w446, n_4);
  nor g2732 (n_48, n_13, n_12, n_36);
  nand g2733 (n_47, w447, w448, n_39);
  or g555 (w448, in[63], n_2);
  or g554 (w447, in[60], n_3);
  nor g2734 (n_46, n_35, n_34);
  nor g2735 (n_45, n_32, n_31);
  nor g2736 (n_44, n_21, n_27);
  nor g2737 (n_43, n_18, n_14);
  or g557 (w450, in[0], n_3);
  or g556 (w449, in[1], n_7);
  nor g2739 (n_41, n_2, in[31], n_5);
  nand g2740 (n_40, w451, w452);
  or g559 (w452, in[13], n_7);
  or g558 (w451, in[14], n_6);
  and g2741 (n_39, w453, w454);
  or g561 (w454, in[61], n_7);
  or g560 (w453, in[62], n_6);
  nand g2742 (n_38, w455, w456);
  or g563 (w456, in[41], n_7);
  or g562 (w455, in[42], n_6);
  nand g2743 (n_37, w457, w458);
  or g565 (w458, in[29], n_7);
  or g564 (w457, in[30], n_6);
  nand g2744 (n_36, w459, w460);
  or g567 (w460, in[54], n_6);
  or g566 (w459, in[55], n_2);
  nand g2745 (n_35, w461, w462);
  or g569 (w462, in[49], n_7);
  or g568 (w461, in[50], n_6);
  nand g2746 (n_34, w463, w464);
  or g571 (w464, in[48], n_3);
  or g570 (w463, in[51], n_2);
  or g573 (w466, in[25], n_7);
  or g572 (w465, in[26], n_6);
  nand g2748 (n_32, w467, w468);
  or g575 (w468, in[57], n_7);
  or g574 (w467, in[58], n_6);
  nand g2749 (n_31, w469, w470);
  or g577 (w470, in[56], n_3);
  or g576 (w469, in[59], n_2);
  or g579 (w472, in[24], n_3);
  or g578 (w471, in[27], n_2);
  nor g2751 (n_29, n_2, in[15], n_5);
  nand g2752 (n_28, w473, w474);
  or g581 (w474, in[33], n_7);
  or g580 (w473, in[35], n_2);
  nand g2753 (n_27, w475, w476);
  or g583 (w476, in[38], n_6);
  or g582 (w475, in[39], n_2);
  or g585 (w478, in[44], n_3);
  or g584 (w477, in[45], n_7);
  or g587 (w480, in[16], n_3);
  or g586 (w479, in[17], n_7);
  or g589 (w482, in[46], n_6);
  or g588 (w481, in[47], n_2);
  or g591 (w484, in[2], n_6);
  or g590 (w483, in[3], n_2);
  or g593 (w486, in[18], n_6);
  or g592 (w485, in[19], n_2);
  nand g2759 (n_21, w487, w488);
  or g595 (w488, in[36], n_3);
  or g594 (w487, in[37], n_7);
  or g597 (w490, in[9], n_7);
  or g596 (w489, in[10], n_6);
  or g599 (w492, in[8], n_3);
  or g598 (w491, in[11], n_2);
  nand g2762 (n_18, w493, w494);
  or g601 (w494, in[5], n_7);
  or g600 (w493, in[6], n_6);
  or g603 (w496, in[21], n_7);
  or g602 (w495, in[22], n_6);
  nand g2764 (n_16, w497, w498);
  or g605 (w498, in[40], n_3);
  or g604 (w497, in[43], n_2);
  or g607 (w500, in[20], n_3);
  or g606 (w499, in[23], n_2);
  nand g2766 (n_14, w501, w502);
  or g609 (w502, in[4], n_3);
  or g608 (w501, in[7], n_2);
  nor g2767 (n_13, in[52], n_3);
  nor g2768 (n_12, in[53], n_7);
  nor g2769 (n_11, in[28], n_3);
  nor g2770 (n_10, in[32], n_3);
  nor g2771 (n_9, in[12], n_3);
  nor g2772 (n_8, in[34], n_6);
  nand g2773 (n_7, w503, sram[1]);
  not g610 (w503, sram[0]);
  nand g2774 (n_6, w504, sram[0]);
  not g611 (w504, sram[1]);
  not g2775 (n_4, n_5);
  nand g2776 (n_5, n_1, n_0);
  nand g2777 (n_3, sram[1], sram[0]);
  or g2778 (n_2, sram[0], sram[1]);
  not g2779 (n_1, sram[3]);
  not g2780 (n_0, sram[2]);
  nand g1 (w442, w465, w466, w471, w472);
  nand g2 (w444, w489, w490, w491, w492);
  nand g3 (w439, w495, w496, w499, w500);
  nand g4 (w445, w479, w480, w485, w486);
  nand g5 (w443, w449, w450, w483, w484);
  nand g6 (w446, w477, w478, w481, w482);
endmodule

module frac_lut6_1(in, sram, sram_inv, mode, mode_inv, lut5_out,
     lut6_out);
  input [0:5] in;
  input [0:63] sram, sram_inv;
  input [0:0] mode, mode_inv;
  output [0:1] lut5_out;
  output [0:0] lut6_out;
  wire [0:5] in;
  wire [0:63] sram, sram_inv;
  wire [0:0] mode, mode_inv;
  wire [0:1] lut5_out;
  wire [0:0] lut6_out;
  wire [0:0] sky130_fd_sc_hd__or2_1_0_X;
  wire UNCONNECTED_HIER_Z275, UNCONNECTED_HIER_Z276,
       UNCONNECTED_HIER_Z277, UNCONNECTED_HIER_Z278,
       UNCONNECTED_HIER_Z279, UNCONNECTED_HIER_Z280;
  frac_lut6_mux_1 frac_lut6_mux_0_(.in (sram), .sram ({in[0:4],
       sky130_fd_sc_hd__or2_1_0_X}), .sram_inv ({UNCONNECTED_HIER_Z275,
       UNCONNECTED_HIER_Z276, UNCONNECTED_HIER_Z277,
       UNCONNECTED_HIER_Z278, UNCONNECTED_HIER_Z279,
       UNCONNECTED_HIER_Z280}), .lut5_out (lut5_out), .lut6_out
       (lut6_out));
  or g2 (sky130_fd_sc_hd__or2_1_0_X[0], in[5], mode);
endmodule

module frac_lut6_sky130_fd_sc_hd__dfrbp_1_mem_1(pReset, prog_clk,
     ccff_head, ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:64] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:64] mem_out, mem_outb;
  wire n_1, n_2, n_3, n_4, n_5, n_6, n_7, n_8;
  wire n_9, n_10, n_11, n_12, n_13, n_14, n_15, n_16;
  wire n_17, n_18, n_19, n_20, n_21, n_22, n_23, n_24;
  wire n_25, n_26, n_27, n_28, n_29, n_30, n_31, n_32;
  wire n_33, n_34, n_35, n_36, n_37, n_38, n_39, n_40;
  wire n_41, n_42, n_43, n_44, n_45, n_46, n_47, n_48;
  wire n_49, n_50, n_51, n_52, n_53, n_54, n_55, n_56;
  wire n_57, n_58, n_59, n_60, n_61, n_62, n_63, n_64;
  wire n_65;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (mem_out[2]), .Q_N (n_3));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_3_(.CLK (prog_clk),
       .D (mem_out[2]), .RESET_B (pReset), .Q (mem_out[3]), .Q_N (n_4));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_4_(.CLK (prog_clk),
       .D (mem_out[3]), .RESET_B (pReset), .Q (mem_out[4]), .Q_N (n_5));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_5_(.CLK (prog_clk),
       .D (mem_out[4]), .RESET_B (pReset), .Q (mem_out[5]), .Q_N (n_6));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_6_(.CLK (prog_clk),
       .D (mem_out[5]), .RESET_B (pReset), .Q (mem_out[6]), .Q_N (n_7));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_7_(.CLK (prog_clk),
       .D (mem_out[6]), .RESET_B (pReset), .Q (mem_out[7]), .Q_N (n_8));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_8_(.CLK (prog_clk),
       .D (mem_out[7]), .RESET_B (pReset), .Q (mem_out[8]), .Q_N (n_9));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_9_(.CLK (prog_clk),
       .D (mem_out[8]), .RESET_B (pReset), .Q (mem_out[9]), .Q_N
       (n_10));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_10_(.CLK
       (prog_clk), .D (mem_out[9]), .RESET_B (pReset), .Q
       (mem_out[10]), .Q_N (n_11));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_11_(.CLK
       (prog_clk), .D (mem_out[10]), .RESET_B (pReset), .Q
       (mem_out[11]), .Q_N (n_12));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_12_(.CLK
       (prog_clk), .D (mem_out[11]), .RESET_B (pReset), .Q
       (mem_out[12]), .Q_N (n_13));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_13_(.CLK
       (prog_clk), .D (mem_out[12]), .RESET_B (pReset), .Q
       (mem_out[13]), .Q_N (n_14));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_14_(.CLK
       (prog_clk), .D (mem_out[13]), .RESET_B (pReset), .Q
       (mem_out[14]), .Q_N (n_15));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_15_(.CLK
       (prog_clk), .D (mem_out[14]), .RESET_B (pReset), .Q
       (mem_out[15]), .Q_N (n_16));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_16_(.CLK
       (prog_clk), .D (mem_out[15]), .RESET_B (pReset), .Q
       (mem_out[16]), .Q_N (n_17));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_17_(.CLK
       (prog_clk), .D (mem_out[16]), .RESET_B (pReset), .Q
       (mem_out[17]), .Q_N (n_18));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_18_(.CLK
       (prog_clk), .D (mem_out[17]), .RESET_B (pReset), .Q
       (mem_out[18]), .Q_N (n_19));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_19_(.CLK
       (prog_clk), .D (mem_out[18]), .RESET_B (pReset), .Q
       (mem_out[19]), .Q_N (n_20));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_20_(.CLK
       (prog_clk), .D (mem_out[19]), .RESET_B (pReset), .Q
       (mem_out[20]), .Q_N (n_21));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_21_(.CLK
       (prog_clk), .D (mem_out[20]), .RESET_B (pReset), .Q
       (mem_out[21]), .Q_N (n_22));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_22_(.CLK
       (prog_clk), .D (mem_out[21]), .RESET_B (pReset), .Q
       (mem_out[22]), .Q_N (n_23));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_23_(.CLK
       (prog_clk), .D (mem_out[22]), .RESET_B (pReset), .Q
       (mem_out[23]), .Q_N (n_24));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_24_(.CLK
       (prog_clk), .D (mem_out[23]), .RESET_B (pReset), .Q
       (mem_out[24]), .Q_N (n_25));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_25_(.CLK
       (prog_clk), .D (mem_out[24]), .RESET_B (pReset), .Q
       (mem_out[25]), .Q_N (n_26));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_26_(.CLK
       (prog_clk), .D (mem_out[25]), .RESET_B (pReset), .Q
       (mem_out[26]), .Q_N (n_27));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_27_(.CLK
       (prog_clk), .D (mem_out[26]), .RESET_B (pReset), .Q
       (mem_out[27]), .Q_N (n_28));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_28_(.CLK
       (prog_clk), .D (mem_out[27]), .RESET_B (pReset), .Q
       (mem_out[28]), .Q_N (n_29));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_29_(.CLK
       (prog_clk), .D (mem_out[28]), .RESET_B (pReset), .Q
       (mem_out[29]), .Q_N (n_30));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_30_(.CLK
       (prog_clk), .D (mem_out[29]), .RESET_B (pReset), .Q
       (mem_out[30]), .Q_N (n_31));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_31_(.CLK
       (prog_clk), .D (mem_out[30]), .RESET_B (pReset), .Q
       (mem_out[31]), .Q_N (n_32));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_32_(.CLK
       (prog_clk), .D (mem_out[31]), .RESET_B (pReset), .Q
       (mem_out[32]), .Q_N (n_33));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_33_(.CLK
       (prog_clk), .D (mem_out[32]), .RESET_B (pReset), .Q
       (mem_out[33]), .Q_N (n_34));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_34_(.CLK
       (prog_clk), .D (mem_out[33]), .RESET_B (pReset), .Q
       (mem_out[34]), .Q_N (n_35));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_35_(.CLK
       (prog_clk), .D (mem_out[34]), .RESET_B (pReset), .Q
       (mem_out[35]), .Q_N (n_36));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_36_(.CLK
       (prog_clk), .D (mem_out[35]), .RESET_B (pReset), .Q
       (mem_out[36]), .Q_N (n_37));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_37_(.CLK
       (prog_clk), .D (mem_out[36]), .RESET_B (pReset), .Q
       (mem_out[37]), .Q_N (n_38));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_38_(.CLK
       (prog_clk), .D (mem_out[37]), .RESET_B (pReset), .Q
       (mem_out[38]), .Q_N (n_39));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_39_(.CLK
       (prog_clk), .D (mem_out[38]), .RESET_B (pReset), .Q
       (mem_out[39]), .Q_N (n_40));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_40_(.CLK
       (prog_clk), .D (mem_out[39]), .RESET_B (pReset), .Q
       (mem_out[40]), .Q_N (n_41));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_41_(.CLK
       (prog_clk), .D (mem_out[40]), .RESET_B (pReset), .Q
       (mem_out[41]), .Q_N (n_42));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_42_(.CLK
       (prog_clk), .D (mem_out[41]), .RESET_B (pReset), .Q
       (mem_out[42]), .Q_N (n_43));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_43_(.CLK
       (prog_clk), .D (mem_out[42]), .RESET_B (pReset), .Q
       (mem_out[43]), .Q_N (n_44));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_44_(.CLK
       (prog_clk), .D (mem_out[43]), .RESET_B (pReset), .Q
       (mem_out[44]), .Q_N (n_45));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_45_(.CLK
       (prog_clk), .D (mem_out[44]), .RESET_B (pReset), .Q
       (mem_out[45]), .Q_N (n_46));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_46_(.CLK
       (prog_clk), .D (mem_out[45]), .RESET_B (pReset), .Q
       (mem_out[46]), .Q_N (n_47));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_47_(.CLK
       (prog_clk), .D (mem_out[46]), .RESET_B (pReset), .Q
       (mem_out[47]), .Q_N (n_48));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_48_(.CLK
       (prog_clk), .D (mem_out[47]), .RESET_B (pReset), .Q
       (mem_out[48]), .Q_N (n_49));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_49_(.CLK
       (prog_clk), .D (mem_out[48]), .RESET_B (pReset), .Q
       (mem_out[49]), .Q_N (n_50));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_50_(.CLK
       (prog_clk), .D (mem_out[49]), .RESET_B (pReset), .Q
       (mem_out[50]), .Q_N (n_51));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_51_(.CLK
       (prog_clk), .D (mem_out[50]), .RESET_B (pReset), .Q
       (mem_out[51]), .Q_N (n_52));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_52_(.CLK
       (prog_clk), .D (mem_out[51]), .RESET_B (pReset), .Q
       (mem_out[52]), .Q_N (n_53));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_53_(.CLK
       (prog_clk), .D (mem_out[52]), .RESET_B (pReset), .Q
       (mem_out[53]), .Q_N (n_54));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_54_(.CLK
       (prog_clk), .D (mem_out[53]), .RESET_B (pReset), .Q
       (mem_out[54]), .Q_N (n_55));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_55_(.CLK
       (prog_clk), .D (mem_out[54]), .RESET_B (pReset), .Q
       (mem_out[55]), .Q_N (n_56));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_56_(.CLK
       (prog_clk), .D (mem_out[55]), .RESET_B (pReset), .Q
       (mem_out[56]), .Q_N (n_57));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_57_(.CLK
       (prog_clk), .D (mem_out[56]), .RESET_B (pReset), .Q
       (mem_out[57]), .Q_N (n_58));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_58_(.CLK
       (prog_clk), .D (mem_out[57]), .RESET_B (pReset), .Q
       (mem_out[58]), .Q_N (n_59));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_59_(.CLK
       (prog_clk), .D (mem_out[58]), .RESET_B (pReset), .Q
       (mem_out[59]), .Q_N (n_60));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_60_(.CLK
       (prog_clk), .D (mem_out[59]), .RESET_B (pReset), .Q
       (mem_out[60]), .Q_N (n_61));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_61_(.CLK
       (prog_clk), .D (mem_out[60]), .RESET_B (pReset), .Q
       (mem_out[61]), .Q_N (n_62));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_62_(.CLK
       (prog_clk), .D (mem_out[61]), .RESET_B (pReset), .Q
       (mem_out[62]), .Q_N (n_63));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_63_(.CLK
       (prog_clk), .D (mem_out[62]), .RESET_B (pReset), .Q
       (mem_out[63]), .Q_N (n_64));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_64_(.CLK
       (prog_clk), .D (mem_out[63]), .RESET_B (pReset), .Q (ccff_tail),
       .Q_N (n_65));
endmodule

module
     logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_1(pReset,
     prog_clk, frac_lut6_in, ccff_head, frac_lut6_lut5_out,
     frac_lut6_lut6_out, ccff_tail);
  input [0:0] pReset, prog_clk, ccff_head;
  input [0:5] frac_lut6_in;
  output [0:1] frac_lut6_lut5_out;
  output [0:0] frac_lut6_lut6_out, ccff_tail;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:5] frac_lut6_in;
  wire [0:1] frac_lut6_lut5_out;
  wire [0:0] frac_lut6_lut6_out, ccff_tail;
  wire [0:63] frac_lut6_0_sram;
  wire UNCONNECTED142, UNCONNECTED143, UNCONNECTED144, UNCONNECTED145,
       UNCONNECTED146, UNCONNECTED147, UNCONNECTED148, UNCONNECTED149;
  wire UNCONNECTED150, UNCONNECTED151, UNCONNECTED152, UNCONNECTED153,
       UNCONNECTED154, UNCONNECTED155, UNCONNECTED156, UNCONNECTED157;
  wire UNCONNECTED158, UNCONNECTED159, UNCONNECTED160, UNCONNECTED161,
       UNCONNECTED162, UNCONNECTED163, UNCONNECTED164, UNCONNECTED165;
  wire UNCONNECTED166, UNCONNECTED167, UNCONNECTED168, UNCONNECTED169,
       UNCONNECTED170, UNCONNECTED171, UNCONNECTED172, UNCONNECTED173;
  wire UNCONNECTED174, UNCONNECTED175, UNCONNECTED176, UNCONNECTED177,
       UNCONNECTED178, UNCONNECTED179, UNCONNECTED180, UNCONNECTED181;
  wire UNCONNECTED182, UNCONNECTED183, UNCONNECTED184, UNCONNECTED185,
       UNCONNECTED186, UNCONNECTED187, UNCONNECTED188, UNCONNECTED189;
  wire UNCONNECTED190, UNCONNECTED191, UNCONNECTED192, UNCONNECTED193,
       UNCONNECTED194, UNCONNECTED195, UNCONNECTED196, UNCONNECTED197;
  wire UNCONNECTED198, UNCONNECTED199, UNCONNECTED200, UNCONNECTED201,
       UNCONNECTED202, UNCONNECTED203, UNCONNECTED204, UNCONNECTED205;
  wire UNCONNECTED206, UNCONNECTED207, UNCONNECTED_HIER_Z281,
       UNCONNECTED_HIER_Z282, UNCONNECTED_HIER_Z283,
       UNCONNECTED_HIER_Z284, UNCONNECTED_HIER_Z285,
       UNCONNECTED_HIER_Z286;
  wire UNCONNECTED_HIER_Z287, UNCONNECTED_HIER_Z288,
       UNCONNECTED_HIER_Z289, UNCONNECTED_HIER_Z290,
       UNCONNECTED_HIER_Z291, UNCONNECTED_HIER_Z292,
       UNCONNECTED_HIER_Z293, UNCONNECTED_HIER_Z294;
  wire UNCONNECTED_HIER_Z295, UNCONNECTED_HIER_Z296,
       UNCONNECTED_HIER_Z297, UNCONNECTED_HIER_Z298,
       UNCONNECTED_HIER_Z299, UNCONNECTED_HIER_Z300,
       UNCONNECTED_HIER_Z301, UNCONNECTED_HIER_Z302;
  wire UNCONNECTED_HIER_Z303, UNCONNECTED_HIER_Z304,
       UNCONNECTED_HIER_Z305, UNCONNECTED_HIER_Z306,
       UNCONNECTED_HIER_Z307, UNCONNECTED_HIER_Z308,
       UNCONNECTED_HIER_Z309, UNCONNECTED_HIER_Z310;
  wire UNCONNECTED_HIER_Z311, UNCONNECTED_HIER_Z312,
       UNCONNECTED_HIER_Z313, UNCONNECTED_HIER_Z314,
       UNCONNECTED_HIER_Z315, UNCONNECTED_HIER_Z316,
       UNCONNECTED_HIER_Z317, UNCONNECTED_HIER_Z318;
  wire UNCONNECTED_HIER_Z319, UNCONNECTED_HIER_Z320,
       UNCONNECTED_HIER_Z321, UNCONNECTED_HIER_Z322,
       UNCONNECTED_HIER_Z323, UNCONNECTED_HIER_Z324,
       UNCONNECTED_HIER_Z325, UNCONNECTED_HIER_Z326;
  wire UNCONNECTED_HIER_Z327, UNCONNECTED_HIER_Z328,
       UNCONNECTED_HIER_Z329, UNCONNECTED_HIER_Z330,
       UNCONNECTED_HIER_Z331, UNCONNECTED_HIER_Z332,
       UNCONNECTED_HIER_Z333, UNCONNECTED_HIER_Z334;
  wire UNCONNECTED_HIER_Z335, UNCONNECTED_HIER_Z336,
       UNCONNECTED_HIER_Z337, UNCONNECTED_HIER_Z338,
       UNCONNECTED_HIER_Z339, UNCONNECTED_HIER_Z340,
       UNCONNECTED_HIER_Z341, UNCONNECTED_HIER_Z342;
  wire UNCONNECTED_HIER_Z343, UNCONNECTED_HIER_Z344,
       UNCONNECTED_HIER_Z345;
  frac_lut6_1 frac_lut6_0_(.in (frac_lut6_in), .sram
       (frac_lut6_0_sram), .sram_inv ({UNCONNECTED_HIER_Z281,
       UNCONNECTED_HIER_Z282, UNCONNECTED_HIER_Z283,
       UNCONNECTED_HIER_Z284, UNCONNECTED_HIER_Z285,
       UNCONNECTED_HIER_Z286, UNCONNECTED_HIER_Z287,
       UNCONNECTED_HIER_Z288, UNCONNECTED_HIER_Z289,
       UNCONNECTED_HIER_Z290, UNCONNECTED_HIER_Z291,
       UNCONNECTED_HIER_Z292, UNCONNECTED_HIER_Z293,
       UNCONNECTED_HIER_Z294, UNCONNECTED_HIER_Z295,
       UNCONNECTED_HIER_Z296, UNCONNECTED_HIER_Z297,
       UNCONNECTED_HIER_Z298, UNCONNECTED_HIER_Z299,
       UNCONNECTED_HIER_Z300, UNCONNECTED_HIER_Z301,
       UNCONNECTED_HIER_Z302, UNCONNECTED_HIER_Z303,
       UNCONNECTED_HIER_Z304, UNCONNECTED_HIER_Z305,
       UNCONNECTED_HIER_Z306, UNCONNECTED_HIER_Z307,
       UNCONNECTED_HIER_Z308, UNCONNECTED_HIER_Z309,
       UNCONNECTED_HIER_Z310, UNCONNECTED_HIER_Z311,
       UNCONNECTED_HIER_Z312, UNCONNECTED_HIER_Z313,
       UNCONNECTED_HIER_Z314, UNCONNECTED_HIER_Z315,
       UNCONNECTED_HIER_Z316, UNCONNECTED_HIER_Z317,
       UNCONNECTED_HIER_Z318, UNCONNECTED_HIER_Z319,
       UNCONNECTED_HIER_Z320, UNCONNECTED_HIER_Z321,
       UNCONNECTED_HIER_Z322, UNCONNECTED_HIER_Z323,
       UNCONNECTED_HIER_Z324, UNCONNECTED_HIER_Z325,
       UNCONNECTED_HIER_Z326, UNCONNECTED_HIER_Z327,
       UNCONNECTED_HIER_Z328, UNCONNECTED_HIER_Z329,
       UNCONNECTED_HIER_Z330, UNCONNECTED_HIER_Z331,
       UNCONNECTED_HIER_Z332, UNCONNECTED_HIER_Z333,
       UNCONNECTED_HIER_Z334, UNCONNECTED_HIER_Z335,
       UNCONNECTED_HIER_Z336, UNCONNECTED_HIER_Z337,
       UNCONNECTED_HIER_Z338, UNCONNECTED_HIER_Z339,
       UNCONNECTED_HIER_Z340, UNCONNECTED_HIER_Z341,
       UNCONNECTED_HIER_Z342, UNCONNECTED_HIER_Z343,
       UNCONNECTED_HIER_Z344}), .mode (ccff_tail), .mode_inv
       (UNCONNECTED_HIER_Z345), .lut5_out (frac_lut6_lut5_out),
       .lut6_out (frac_lut6_lut6_out));
  frac_lut6_sky130_fd_sc_hd__dfrbp_1_mem_1
       frac_lut6_sky130_fd_sc_hd__dfrbp_1_mem(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head (ccff_head), .ccff_tail
       (ccff_tail), .mem_out ({frac_lut6_0_sram, UNCONNECTED142}),
       .mem_outb ({UNCONNECTED143, UNCONNECTED144, UNCONNECTED145,
       UNCONNECTED146, UNCONNECTED147, UNCONNECTED148, UNCONNECTED149,
       UNCONNECTED150, UNCONNECTED151, UNCONNECTED152, UNCONNECTED153,
       UNCONNECTED154, UNCONNECTED155, UNCONNECTED156, UNCONNECTED157,
       UNCONNECTED158, UNCONNECTED159, UNCONNECTED160, UNCONNECTED161,
       UNCONNECTED162, UNCONNECTED163, UNCONNECTED164, UNCONNECTED165,
       UNCONNECTED166, UNCONNECTED167, UNCONNECTED168, UNCONNECTED169,
       UNCONNECTED170, UNCONNECTED171, UNCONNECTED172, UNCONNECTED173,
       UNCONNECTED174, UNCONNECTED175, UNCONNECTED176, UNCONNECTED177,
       UNCONNECTED178, UNCONNECTED179, UNCONNECTED180, UNCONNECTED181,
       UNCONNECTED182, UNCONNECTED183, UNCONNECTED184, UNCONNECTED185,
       UNCONNECTED186, UNCONNECTED187, UNCONNECTED188, UNCONNECTED189,
       UNCONNECTED190, UNCONNECTED191, UNCONNECTED192, UNCONNECTED193,
       UNCONNECTED194, UNCONNECTED195, UNCONNECTED196, UNCONNECTED197,
       UNCONNECTED198, UNCONNECTED199, UNCONNECTED200, UNCONNECTED201,
       UNCONNECTED202, UNCONNECTED203, UNCONNECTED204, UNCONNECTED205,
       UNCONNECTED206, UNCONNECTED207}));
endmodule

module mux_tree_size2_mem_3(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_size2_3(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire n_0, w505, w506, w507, w508;
  and g67 (out, w505, sram[1]);
  not g612 (w505, n_0);
  nand g68 (n_0, w506, w508);
  nand g615 (w508, w507, sram[0]);
  not g614 (w507, in[0]);
  or g613 (w506, in[1], sram[0]);
endmodule

module
     logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_1(pReset,
     prog_clk, frac_logic_in, ccff_head, frac_logic_out, ccff_tail);
  input [0:0] pReset, prog_clk, ccff_head;
  input [0:5] frac_logic_in;
  output [0:1] frac_logic_out;
  output [0:0] ccff_tail;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:5] frac_logic_in;
  wire [0:1] frac_logic_out;
  wire [0:0] ccff_tail;
  wire [0:1]
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut5_out;
  wire [0:0]
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut6_out;
  wire [0:0]
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_ccff_tail;
  wire [0:1] mux_tree_size2_0_sram;
  wire [0:1] mux_tree_size2_0_sram_inv;
  wire UNCONNECTED208, UNCONNECTED_HIER_Z346, UNCONNECTED_HIER_Z347;
  logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_1
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0(.pReset
       (pReset), .prog_clk (prog_clk), .frac_lut6_in (frac_logic_in),
       .ccff_head (ccff_head), .frac_lut6_lut5_out
       ({logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut5_out[0],
       frac_logic_out[1]}), .frac_lut6_lut6_out
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut6_out),
       .ccff_tail
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_ccff_tail));
  mux_tree_size2_mem_3 mem_frac_logic_out_0(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_ccff_tail),
       .ccff_tail (ccff_tail), .mem_out ({mux_tree_size2_0_sram[0],
       UNCONNECTED208}), .mem_outb (mux_tree_size2_0_sram_inv));
  mux_tree_size2_3 mux_frac_logic_out_0(.in
       ({logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut6_out,
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut5_out[0]}),
       .sram ({mux_tree_size2_0_sram[0], ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z346, UNCONNECTED_HIER_Z347}), .out
       (frac_logic_out[0]));
endmodule

module mux_tree_size2_mem_4(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_size2_mem_5(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_size2_4(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire n_0, w509, w510, w511;
  and g67 (out, sram[1], n_0);
  nand g68 (n_0, w510, w511);
  nand g618 (w511, in[0], sram[0]);
  nand g617 (w510, w509, in[1]);
  not g616 (w509, sram[0]);
endmodule

module mux_tree_size2_5(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire n_0, w512, w513, w514;
  and g67 (out, sram[1], n_0);
  nand g68 (n_0, w513, w514);
  nand g621 (w514, in[0], sram[0]);
  nand g620 (w513, w512, in[1]);
  not g619 (w512, sram[0]);
endmodule

module
     logical_tile_clb_mode_default__fle_mode_physical__fabric_1(pReset,
     prog_clk, set, reset, clk, fabric_in, fabric_clk, ccff_head,
     fabric_out, ccff_tail);
  input [0:0] pReset, prog_clk, set, reset, clk, fabric_clk, ccff_head;
  input [0:5] fabric_in;
  output [0:1] fabric_out;
  output [0:0] ccff_tail;
  wire [0:0] pReset, prog_clk, set, reset, clk, fabric_clk, ccff_head;
  wire [0:5] fabric_in;
  wire [0:1] fabric_out;
  wire [0:0] ccff_tail;
  wire [0:1]
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out;
  wire [0:0]
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0_ff_Q;
  wire [0:0]
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1_ff_Q;
  wire [0:0]
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_ccff_tail;
  wire [0:0] mux_tree_size2_mem_0_ccff_tail;
  wire [0:1] mux_tree_size2_0_sram;
  wire [0:1] mux_tree_size2_0_sram_inv;
  wire [0:1] mux_tree_size2_1_sram;
  wire [0:1] mux_tree_size2_1_sram_inv;
  wire UNCONNECTED209, UNCONNECTED210, UNCONNECTED_HIER_Z348,
       UNCONNECTED_HIER_Z349, UNCONNECTED_HIER_Z350,
       UNCONNECTED_HIER_Z351, UNCONNECTED_HIER_Z352,
       UNCONNECTED_HIER_Z353;
  logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_2
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0(.set
       (set), .reset (reset), .clk (clk), .ff_D
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[0]),
       .ff_Q
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0_ff_Q),
       .ff_clk (UNCONNECTED_HIER_Z348));
  logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_3
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1(.set
       (set), .reset (reset), .clk (clk), .ff_D
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[1]),
       .ff_Q
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1_ff_Q),
       .ff_clk (UNCONNECTED_HIER_Z349));
  logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_1
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0(.pReset
       (pReset), .prog_clk (prog_clk), .frac_logic_in (fabric_in),
       .ccff_head (ccff_head), .frac_logic_out
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out),
       .ccff_tail
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_ccff_tail));
  mux_tree_size2_mem_4 mem_fabric_out_0(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_ccff_tail),
       .ccff_tail (mux_tree_size2_mem_0_ccff_tail), .mem_out
       ({mux_tree_size2_0_sram[0], UNCONNECTED209}), .mem_outb
       (mux_tree_size2_0_sram_inv));
  mux_tree_size2_mem_5 mem_fabric_out_1(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size2_mem_0_ccff_tail),
       .ccff_tail (ccff_tail), .mem_out ({mux_tree_size2_1_sram[0],
       UNCONNECTED210}), .mem_outb (mux_tree_size2_1_sram_inv));
  mux_tree_size2_4 mux_fabric_out_0(.in
       ({logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0_ff_Q,
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[0]}),
       .sram ({mux_tree_size2_0_sram[0],
       mux_tree_size2_mem_0_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z350, UNCONNECTED_HIER_Z351}), .out
       (fabric_out[0]));
  mux_tree_size2_5 mux_fabric_out_1(.in
       ({logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1_ff_Q,
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[1]}),
       .sram ({mux_tree_size2_1_sram[0], ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z352, UNCONNECTED_HIER_Z353}), .out
       (fabric_out[1]));
endmodule

module logical_tile_clb_mode_default__fle_1(pReset, prog_clk, set,
     reset, clk, fle_in, fle_clk, ccff_head, fle_out, ccff_tail);
  input [0:0] pReset, prog_clk, set, reset, clk, fle_clk, ccff_head;
  input [0:5] fle_in;
  output [0:1] fle_out;
  output [0:0] ccff_tail;
  wire [0:0] pReset, prog_clk, set, reset, clk, fle_clk, ccff_head;
  wire [0:5] fle_in;
  wire [0:1] fle_out;
  wire [0:0] ccff_tail;
  wire UNCONNECTED_HIER_Z354;
  logical_tile_clb_mode_default__fle_mode_physical__fabric_1
       logical_tile_clb_mode_default__fle_mode_physical__fabric_0(.pReset
       (pReset), .prog_clk (prog_clk), .set (set), .reset (reset), .clk
       (clk), .fabric_in (fle_in), .fabric_clk (UNCONNECTED_HIER_Z354),
       .ccff_head (ccff_head), .fabric_out (fle_out), .ccff_tail
       (ccff_tail));
endmodule

module
     logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_4(set,
     reset, clk, ff_D, ff_Q, ff_clk);
  input [0:0] set, reset, clk, ff_D, ff_clk;
  output [0:0] ff_Q;
  wire [0:0] set, reset, clk, ff_D, ff_clk;
  wire [0:0] ff_Q;
  wire UNCONNECTED83;
  sky130_fd_sc_hd__sdfbbp_1 sky130_fd_sc_hd__sdfbbp_1_0_(.CLK (clk), .D
       (ff_D), .SCE (1'b0), .SCD (1'b0), .RESET_B (reset), .SET_B
       (set), .Q (ff_Q), .Q_N (UNCONNECTED83));
endmodule

module
     logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_5(set,
     reset, clk, ff_D, ff_Q, ff_clk);
  input [0:0] set, reset, clk, ff_D, ff_clk;
  output [0:0] ff_Q;
  wire [0:0] set, reset, clk, ff_D, ff_clk;
  wire [0:0] ff_Q;
  wire UNCONNECTED84;
  sky130_fd_sc_hd__sdfbbp_1 sky130_fd_sc_hd__sdfbbp_1_0_(.CLK (clk), .D
       (ff_D), .SCE (1'b0), .SCD (1'b0), .RESET_B (reset), .SET_B
       (set), .Q (ff_Q), .Q_N (UNCONNECTED84));
endmodule

module frac_lut6_mux_2(in, sram, sram_inv, lut5_out, lut6_out);
  input [0:63] in;
  input [0:5] sram, sram_inv;
  output [0:1] lut5_out;
  output [0:0] lut6_out;
  wire [0:63] in;
  wire [0:5] sram, sram_inv;
  wire [0:1] lut5_out;
  wire [0:0] lut6_out;
  wire [0:0] sky130_fd_sc_hd__mux2_1_62_X;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_18, n_21, n_23, n_24, n_25, n_31, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, w515, w516, w517, w518;
  wire w519, w520, w521, w522, w523, w524, w525, w526;
  wire w527, w528, w529, w530, w531, w532, w533, w534;
  wire w535, w536, w537, w538, w539, w540, w541, w542;
  wire w543, w544, w545, w546, w547, w548, w549, w550;
  wire w551, w552, w553, w554, w555, w556, w557, w558;
  wire w559, w560, w561, w562, w563, w564, w565, w566;
  wire w567, w568, w569, w570, w571, w572, w573, w574;
  wire w575, w576, w577, w578, w579, w580, w581, w582;
  wire w583, w584, w585, w586, w587, w588, w589, w590;
  wire w591, w592, w593, w594, w595, w596, w597, w598;
  wire w599, w600, w601, w602, w603, w604, w605;
  not g1371 (lut6_out, sky130_fd_sc_hd__mux2_1_62_X[0]);
  nand g2564 (sky130_fd_sc_hd__mux2_1_62_X[0], w515, w517);
  nand g624 (w517, w516, sram[5]);
  not g623 (w516, lut5_out[0]);
  or g622 (w515, lut5_out[1], sram[5]);
  nor g2565 (lut5_out[0], w518, n_59);
  and g625 (w518, n_57, sram[4]);
  nor g2566 (lut5_out[1], w519, n_58);
  and g626 (w519, n_56, sram[4]);
  nor g2567 (n_59, w520, sram[4]);
  and g627 (w520, n_43, n_54, n_42, n_52);
  nor g2568 (n_58, w521, sram[4]);
  and g628 (w521, n_48, n_45, n_47, n_49);
  nand g2569 (n_57, n_50, n_44, n_46, w522);
  or g629 (w522, n_3, n_41);
  nand g2570 (n_56, n_51, n_55, n_53, w523);
  or g630 (w523, n_3, n_40);
  nand g2571 (n_55, w524, n_7);
  or g2572 (n_54, w525, n_3);
  nor g632 (w525, n_21, n_18);
  nand g2573 (n_53, w526, n_2);
  nand g2574 (n_52, w527, n_2);
  nand g2575 (n_51, w528, n_6);
  nand g2576 (n_50, w529, n_6);
  or g2577 (n_49, w530, n_3);
  nor g637 (w530, n_25, n_39);
  nand g2578 (n_48, w531, n_7);
  nand g2579 (n_47, w532, n_2);
  nand g2580 (n_46, w533, n_2);
  nand g2581 (n_45, w534, n_6);
  nand g2582 (n_44, w535, n_7);
  nand g2583 (n_43, w536, n_7);
  nand g2584 (n_42, w537, n_6);
  nor g2585 (n_41, n_8, n_31);
  nor g2586 (n_40, n_23, n_24);
  nand g2587 (n_39, w538, w539);
  or g646 (w539, in[49], n_4);
  or g645 (w538, in[51], n_5);
  or g648 (w541, in[5], n_4);
  or g647 (w540, in[7], n_5);
  or g650 (w543, in[36], n_1);
  or g649 (w542, in[38], n_0);
  or g652 (w545, in[37], n_4);
  or g651 (w544, in[39], n_5);
  or g654 (w547, in[20], n_1);
  or g653 (w546, in[22], n_0);
  or g656 (w549, in[40], n_1);
  or g655 (w548, in[42], n_0);
  or g658 (w551, in[21], n_4);
  or g657 (w550, in[23], n_5);
  or g660 (w553, in[41], n_4);
  or g659 (w552, in[43], n_5);
  nand g2595 (n_31, w554, w555);
  or g662 (w555, in[1], n_4);
  or g661 (w554, in[3], n_5);
  or g664 (w557, in[44], n_1);
  or g663 (w556, in[46], n_0);
  or g666 (w559, in[45], n_4);
  or g665 (w558, in[47], n_5);
  or g668 (w561, in[24], n_1);
  or g667 (w560, in[26], n_0);
  or g670 (w563, in[8], n_1);
  or g669 (w562, in[10], n_0);
  or g672 (w565, in[25], n_4);
  or g671 (w564, in[27], n_5);
  nand g2601 (n_25, w566, w567);
  or g674 (w567, in[48], n_1);
  or g673 (w566, in[50], n_0);
  nand g2602 (n_24, w568, w569);
  or g676 (w569, in[33], n_4);
  or g675 (w568, in[35], n_5);
  nand g2603 (n_23, w570, w571);
  or g678 (w571, in[32], n_1);
  or g677 (w570, in[34], n_0);
  or g680 (w573, in[52], n_1);
  or g679 (w572, in[54], n_0);
  nand g2605 (n_21, w574, w575);
  or g682 (w575, in[16], n_1);
  or g681 (w574, in[18], n_0);
  or g684 (w577, in[53], n_4);
  or g683 (w576, in[55], n_5);
  or g686 (w579, in[9], n_4);
  or g685 (w578, in[11], n_5);
  nand g2608 (n_18, w580, w581);
  or g688 (w581, in[17], n_4);
  or g687 (w580, in[19], n_5);
  or g690 (w583, in[56], n_1);
  or g689 (w582, in[57], n_4);
  or g692 (w585, in[58], n_0);
  or g691 (w584, in[59], n_5);
  or g694 (w587, in[60], n_1);
  or g693 (w586, in[62], n_0);
  or g696 (w589, in[28], n_1);
  or g695 (w588, in[29], n_4);
  or g698 (w591, in[61], n_4);
  or g697 (w590, in[63], n_5);
  or g700 (w593, in[12], n_1);
  or g699 (w592, in[14], n_0);
  or g702 (w595, in[30], n_0);
  or g701 (w594, in[31], n_5);
  or g704 (w597, in[4], n_1);
  or g703 (w596, in[6], n_0);
  or g706 (w599, in[13], n_4);
  or g705 (w598, in[15], n_5);
  nand g2618 (n_8, w600, w601);
  or g708 (w601, in[0], n_1);
  or g707 (w600, in[2], n_0);
  nor g2619 (n_7, sram[2], sram[3]);
  and g2620 (n_6, w602, sram[2]);
  not g709 (w602, sram[3]);
  or g2621 (n_5, sram[0], sram[1]);
  nand g2622 (n_4, w603, sram[1]);
  not g710 (w603, sram[0]);
  nand g2623 (n_3, sram[3], sram[2]);
  and g2624 (n_2, w604, sram[3]);
  not g711 (w604, sram[2]);
  nand g2625 (n_1, sram[1], sram[0]);
  nand g2626 (n_0, w605, sram[0]);
  not g712 (w605, sram[1]);
  nand g1 (w529, w562, w563, w578, w579);
  nand g2 (w535, w592, w593, w598, w599);
  nand g3 (w533, w596, w597, w540, w541);
  nand g4 (w536, w588, w589, w594, w595);
  nand g5 (w537, w560, w561, w564, w565);
  nand g6 (w527, w546, w547, w550, w551);
  nand g7 (w528, w548, w549, w552, w553);
  nand g8 (w524, w556, w557, w558, w559);
  nand g9 (w526, w542, w543, w544, w545);
  nand g10 (w531, w586, w587, w590, w591);
  nand g11 (w534, w582, w583, w584, w585);
  nand g12 (w532, w572, w573, w576, w577);
endmodule

module frac_lut6_2(in, sram, sram_inv, mode, mode_inv, lut5_out,
     lut6_out);
  input [0:5] in;
  input [0:63] sram, sram_inv;
  input [0:0] mode, mode_inv;
  output [0:1] lut5_out;
  output [0:0] lut6_out;
  wire [0:5] in;
  wire [0:63] sram, sram_inv;
  wire [0:0] mode, mode_inv;
  wire [0:1] lut5_out;
  wire [0:0] lut6_out;
  wire [0:0] sky130_fd_sc_hd__or2_1_0_X;
  wire UNCONNECTED_HIER_Z355, UNCONNECTED_HIER_Z356,
       UNCONNECTED_HIER_Z357, UNCONNECTED_HIER_Z358,
       UNCONNECTED_HIER_Z359, UNCONNECTED_HIER_Z360;
  frac_lut6_mux_2 frac_lut6_mux_0_(.in (sram), .sram ({in[0:4],
       sky130_fd_sc_hd__or2_1_0_X}), .sram_inv ({UNCONNECTED_HIER_Z355,
       UNCONNECTED_HIER_Z356, UNCONNECTED_HIER_Z357,
       UNCONNECTED_HIER_Z358, UNCONNECTED_HIER_Z359,
       UNCONNECTED_HIER_Z360}), .lut5_out (lut5_out), .lut6_out
       (lut6_out));
  or g2 (sky130_fd_sc_hd__or2_1_0_X[0], in[5], mode);
endmodule

module frac_lut6_sky130_fd_sc_hd__dfrbp_1_mem_2(pReset, prog_clk,
     ccff_head, ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:64] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:64] mem_out, mem_outb;
  wire n_1, n_2, n_3, n_4, n_5, n_6, n_7, n_8;
  wire n_9, n_10, n_11, n_12, n_13, n_14, n_15, n_16;
  wire n_17, n_18, n_19, n_20, n_21, n_22, n_23, n_24;
  wire n_25, n_26, n_27, n_28, n_29, n_30, n_31, n_32;
  wire n_33, n_34, n_35, n_36, n_37, n_38, n_39, n_40;
  wire n_41, n_42, n_43, n_44, n_45, n_46, n_47, n_48;
  wire n_49, n_50, n_51, n_52, n_53, n_54, n_55, n_56;
  wire n_57, n_58, n_59, n_60, n_61, n_62, n_63, n_64;
  wire n_65;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (mem_out[2]), .Q_N (n_3));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_3_(.CLK (prog_clk),
       .D (mem_out[2]), .RESET_B (pReset), .Q (mem_out[3]), .Q_N (n_4));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_4_(.CLK (prog_clk),
       .D (mem_out[3]), .RESET_B (pReset), .Q (mem_out[4]), .Q_N (n_5));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_5_(.CLK (prog_clk),
       .D (mem_out[4]), .RESET_B (pReset), .Q (mem_out[5]), .Q_N (n_6));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_6_(.CLK (prog_clk),
       .D (mem_out[5]), .RESET_B (pReset), .Q (mem_out[6]), .Q_N (n_7));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_7_(.CLK (prog_clk),
       .D (mem_out[6]), .RESET_B (pReset), .Q (mem_out[7]), .Q_N (n_8));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_8_(.CLK (prog_clk),
       .D (mem_out[7]), .RESET_B (pReset), .Q (mem_out[8]), .Q_N (n_9));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_9_(.CLK (prog_clk),
       .D (mem_out[8]), .RESET_B (pReset), .Q (mem_out[9]), .Q_N
       (n_10));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_10_(.CLK
       (prog_clk), .D (mem_out[9]), .RESET_B (pReset), .Q
       (mem_out[10]), .Q_N (n_11));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_11_(.CLK
       (prog_clk), .D (mem_out[10]), .RESET_B (pReset), .Q
       (mem_out[11]), .Q_N (n_12));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_12_(.CLK
       (prog_clk), .D (mem_out[11]), .RESET_B (pReset), .Q
       (mem_out[12]), .Q_N (n_13));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_13_(.CLK
       (prog_clk), .D (mem_out[12]), .RESET_B (pReset), .Q
       (mem_out[13]), .Q_N (n_14));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_14_(.CLK
       (prog_clk), .D (mem_out[13]), .RESET_B (pReset), .Q
       (mem_out[14]), .Q_N (n_15));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_15_(.CLK
       (prog_clk), .D (mem_out[14]), .RESET_B (pReset), .Q
       (mem_out[15]), .Q_N (n_16));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_16_(.CLK
       (prog_clk), .D (mem_out[15]), .RESET_B (pReset), .Q
       (mem_out[16]), .Q_N (n_17));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_17_(.CLK
       (prog_clk), .D (mem_out[16]), .RESET_B (pReset), .Q
       (mem_out[17]), .Q_N (n_18));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_18_(.CLK
       (prog_clk), .D (mem_out[17]), .RESET_B (pReset), .Q
       (mem_out[18]), .Q_N (n_19));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_19_(.CLK
       (prog_clk), .D (mem_out[18]), .RESET_B (pReset), .Q
       (mem_out[19]), .Q_N (n_20));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_20_(.CLK
       (prog_clk), .D (mem_out[19]), .RESET_B (pReset), .Q
       (mem_out[20]), .Q_N (n_21));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_21_(.CLK
       (prog_clk), .D (mem_out[20]), .RESET_B (pReset), .Q
       (mem_out[21]), .Q_N (n_22));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_22_(.CLK
       (prog_clk), .D (mem_out[21]), .RESET_B (pReset), .Q
       (mem_out[22]), .Q_N (n_23));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_23_(.CLK
       (prog_clk), .D (mem_out[22]), .RESET_B (pReset), .Q
       (mem_out[23]), .Q_N (n_24));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_24_(.CLK
       (prog_clk), .D (mem_out[23]), .RESET_B (pReset), .Q
       (mem_out[24]), .Q_N (n_25));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_25_(.CLK
       (prog_clk), .D (mem_out[24]), .RESET_B (pReset), .Q
       (mem_out[25]), .Q_N (n_26));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_26_(.CLK
       (prog_clk), .D (mem_out[25]), .RESET_B (pReset), .Q
       (mem_out[26]), .Q_N (n_27));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_27_(.CLK
       (prog_clk), .D (mem_out[26]), .RESET_B (pReset), .Q
       (mem_out[27]), .Q_N (n_28));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_28_(.CLK
       (prog_clk), .D (mem_out[27]), .RESET_B (pReset), .Q
       (mem_out[28]), .Q_N (n_29));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_29_(.CLK
       (prog_clk), .D (mem_out[28]), .RESET_B (pReset), .Q
       (mem_out[29]), .Q_N (n_30));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_30_(.CLK
       (prog_clk), .D (mem_out[29]), .RESET_B (pReset), .Q
       (mem_out[30]), .Q_N (n_31));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_31_(.CLK
       (prog_clk), .D (mem_out[30]), .RESET_B (pReset), .Q
       (mem_out[31]), .Q_N (n_32));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_32_(.CLK
       (prog_clk), .D (mem_out[31]), .RESET_B (pReset), .Q
       (mem_out[32]), .Q_N (n_33));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_33_(.CLK
       (prog_clk), .D (mem_out[32]), .RESET_B (pReset), .Q
       (mem_out[33]), .Q_N (n_34));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_34_(.CLK
       (prog_clk), .D (mem_out[33]), .RESET_B (pReset), .Q
       (mem_out[34]), .Q_N (n_35));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_35_(.CLK
       (prog_clk), .D (mem_out[34]), .RESET_B (pReset), .Q
       (mem_out[35]), .Q_N (n_36));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_36_(.CLK
       (prog_clk), .D (mem_out[35]), .RESET_B (pReset), .Q
       (mem_out[36]), .Q_N (n_37));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_37_(.CLK
       (prog_clk), .D (mem_out[36]), .RESET_B (pReset), .Q
       (mem_out[37]), .Q_N (n_38));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_38_(.CLK
       (prog_clk), .D (mem_out[37]), .RESET_B (pReset), .Q
       (mem_out[38]), .Q_N (n_39));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_39_(.CLK
       (prog_clk), .D (mem_out[38]), .RESET_B (pReset), .Q
       (mem_out[39]), .Q_N (n_40));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_40_(.CLK
       (prog_clk), .D (mem_out[39]), .RESET_B (pReset), .Q
       (mem_out[40]), .Q_N (n_41));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_41_(.CLK
       (prog_clk), .D (mem_out[40]), .RESET_B (pReset), .Q
       (mem_out[41]), .Q_N (n_42));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_42_(.CLK
       (prog_clk), .D (mem_out[41]), .RESET_B (pReset), .Q
       (mem_out[42]), .Q_N (n_43));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_43_(.CLK
       (prog_clk), .D (mem_out[42]), .RESET_B (pReset), .Q
       (mem_out[43]), .Q_N (n_44));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_44_(.CLK
       (prog_clk), .D (mem_out[43]), .RESET_B (pReset), .Q
       (mem_out[44]), .Q_N (n_45));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_45_(.CLK
       (prog_clk), .D (mem_out[44]), .RESET_B (pReset), .Q
       (mem_out[45]), .Q_N (n_46));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_46_(.CLK
       (prog_clk), .D (mem_out[45]), .RESET_B (pReset), .Q
       (mem_out[46]), .Q_N (n_47));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_47_(.CLK
       (prog_clk), .D (mem_out[46]), .RESET_B (pReset), .Q
       (mem_out[47]), .Q_N (n_48));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_48_(.CLK
       (prog_clk), .D (mem_out[47]), .RESET_B (pReset), .Q
       (mem_out[48]), .Q_N (n_49));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_49_(.CLK
       (prog_clk), .D (mem_out[48]), .RESET_B (pReset), .Q
       (mem_out[49]), .Q_N (n_50));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_50_(.CLK
       (prog_clk), .D (mem_out[49]), .RESET_B (pReset), .Q
       (mem_out[50]), .Q_N (n_51));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_51_(.CLK
       (prog_clk), .D (mem_out[50]), .RESET_B (pReset), .Q
       (mem_out[51]), .Q_N (n_52));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_52_(.CLK
       (prog_clk), .D (mem_out[51]), .RESET_B (pReset), .Q
       (mem_out[52]), .Q_N (n_53));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_53_(.CLK
       (prog_clk), .D (mem_out[52]), .RESET_B (pReset), .Q
       (mem_out[53]), .Q_N (n_54));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_54_(.CLK
       (prog_clk), .D (mem_out[53]), .RESET_B (pReset), .Q
       (mem_out[54]), .Q_N (n_55));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_55_(.CLK
       (prog_clk), .D (mem_out[54]), .RESET_B (pReset), .Q
       (mem_out[55]), .Q_N (n_56));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_56_(.CLK
       (prog_clk), .D (mem_out[55]), .RESET_B (pReset), .Q
       (mem_out[56]), .Q_N (n_57));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_57_(.CLK
       (prog_clk), .D (mem_out[56]), .RESET_B (pReset), .Q
       (mem_out[57]), .Q_N (n_58));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_58_(.CLK
       (prog_clk), .D (mem_out[57]), .RESET_B (pReset), .Q
       (mem_out[58]), .Q_N (n_59));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_59_(.CLK
       (prog_clk), .D (mem_out[58]), .RESET_B (pReset), .Q
       (mem_out[59]), .Q_N (n_60));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_60_(.CLK
       (prog_clk), .D (mem_out[59]), .RESET_B (pReset), .Q
       (mem_out[60]), .Q_N (n_61));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_61_(.CLK
       (prog_clk), .D (mem_out[60]), .RESET_B (pReset), .Q
       (mem_out[61]), .Q_N (n_62));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_62_(.CLK
       (prog_clk), .D (mem_out[61]), .RESET_B (pReset), .Q
       (mem_out[62]), .Q_N (n_63));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_63_(.CLK
       (prog_clk), .D (mem_out[62]), .RESET_B (pReset), .Q
       (mem_out[63]), .Q_N (n_64));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_64_(.CLK
       (prog_clk), .D (mem_out[63]), .RESET_B (pReset), .Q (ccff_tail),
       .Q_N (n_65));
endmodule

module
     logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_2(pReset,
     prog_clk, frac_lut6_in, ccff_head, frac_lut6_lut5_out,
     frac_lut6_lut6_out, ccff_tail);
  input [0:0] pReset, prog_clk, ccff_head;
  input [0:5] frac_lut6_in;
  output [0:1] frac_lut6_lut5_out;
  output [0:0] frac_lut6_lut6_out, ccff_tail;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:5] frac_lut6_in;
  wire [0:1] frac_lut6_lut5_out;
  wire [0:0] frac_lut6_lut6_out, ccff_tail;
  wire [0:63] frac_lut6_0_sram;
  wire UNCONNECTED211, UNCONNECTED212, UNCONNECTED213, UNCONNECTED214,
       UNCONNECTED215, UNCONNECTED216, UNCONNECTED217, UNCONNECTED218;
  wire UNCONNECTED219, UNCONNECTED220, UNCONNECTED221, UNCONNECTED222,
       UNCONNECTED223, UNCONNECTED224, UNCONNECTED225, UNCONNECTED226;
  wire UNCONNECTED227, UNCONNECTED228, UNCONNECTED229, UNCONNECTED230,
       UNCONNECTED231, UNCONNECTED232, UNCONNECTED233, UNCONNECTED234;
  wire UNCONNECTED235, UNCONNECTED236, UNCONNECTED237, UNCONNECTED238,
       UNCONNECTED239, UNCONNECTED240, UNCONNECTED241, UNCONNECTED242;
  wire UNCONNECTED243, UNCONNECTED244, UNCONNECTED245, UNCONNECTED246,
       UNCONNECTED247, UNCONNECTED248, UNCONNECTED249, UNCONNECTED250;
  wire UNCONNECTED251, UNCONNECTED252, UNCONNECTED253, UNCONNECTED254,
       UNCONNECTED255, UNCONNECTED256, UNCONNECTED257, UNCONNECTED258;
  wire UNCONNECTED259, UNCONNECTED260, UNCONNECTED261, UNCONNECTED262,
       UNCONNECTED263, UNCONNECTED264, UNCONNECTED265, UNCONNECTED266;
  wire UNCONNECTED267, UNCONNECTED268, UNCONNECTED269, UNCONNECTED270,
       UNCONNECTED271, UNCONNECTED272, UNCONNECTED273, UNCONNECTED274;
  wire UNCONNECTED275, UNCONNECTED276, UNCONNECTED_HIER_Z361,
       UNCONNECTED_HIER_Z362, UNCONNECTED_HIER_Z363,
       UNCONNECTED_HIER_Z364, UNCONNECTED_HIER_Z365,
       UNCONNECTED_HIER_Z366;
  wire UNCONNECTED_HIER_Z367, UNCONNECTED_HIER_Z368,
       UNCONNECTED_HIER_Z369, UNCONNECTED_HIER_Z370,
       UNCONNECTED_HIER_Z371, UNCONNECTED_HIER_Z372,
       UNCONNECTED_HIER_Z373, UNCONNECTED_HIER_Z374;
  wire UNCONNECTED_HIER_Z375, UNCONNECTED_HIER_Z376,
       UNCONNECTED_HIER_Z377, UNCONNECTED_HIER_Z378,
       UNCONNECTED_HIER_Z379, UNCONNECTED_HIER_Z380,
       UNCONNECTED_HIER_Z381, UNCONNECTED_HIER_Z382;
  wire UNCONNECTED_HIER_Z383, UNCONNECTED_HIER_Z384,
       UNCONNECTED_HIER_Z385, UNCONNECTED_HIER_Z386,
       UNCONNECTED_HIER_Z387, UNCONNECTED_HIER_Z388,
       UNCONNECTED_HIER_Z389, UNCONNECTED_HIER_Z390;
  wire UNCONNECTED_HIER_Z391, UNCONNECTED_HIER_Z392,
       UNCONNECTED_HIER_Z393, UNCONNECTED_HIER_Z394,
       UNCONNECTED_HIER_Z395, UNCONNECTED_HIER_Z396,
       UNCONNECTED_HIER_Z397, UNCONNECTED_HIER_Z398;
  wire UNCONNECTED_HIER_Z399, UNCONNECTED_HIER_Z400,
       UNCONNECTED_HIER_Z401, UNCONNECTED_HIER_Z402,
       UNCONNECTED_HIER_Z403, UNCONNECTED_HIER_Z404,
       UNCONNECTED_HIER_Z405, UNCONNECTED_HIER_Z406;
  wire UNCONNECTED_HIER_Z407, UNCONNECTED_HIER_Z408,
       UNCONNECTED_HIER_Z409, UNCONNECTED_HIER_Z410,
       UNCONNECTED_HIER_Z411, UNCONNECTED_HIER_Z412,
       UNCONNECTED_HIER_Z413, UNCONNECTED_HIER_Z414;
  wire UNCONNECTED_HIER_Z415, UNCONNECTED_HIER_Z416,
       UNCONNECTED_HIER_Z417, UNCONNECTED_HIER_Z418,
       UNCONNECTED_HIER_Z419, UNCONNECTED_HIER_Z420,
       UNCONNECTED_HIER_Z421, UNCONNECTED_HIER_Z422;
  wire UNCONNECTED_HIER_Z423, UNCONNECTED_HIER_Z424,
       UNCONNECTED_HIER_Z425;
  frac_lut6_2 frac_lut6_0_(.in (frac_lut6_in), .sram
       (frac_lut6_0_sram), .sram_inv ({UNCONNECTED_HIER_Z361,
       UNCONNECTED_HIER_Z362, UNCONNECTED_HIER_Z363,
       UNCONNECTED_HIER_Z364, UNCONNECTED_HIER_Z365,
       UNCONNECTED_HIER_Z366, UNCONNECTED_HIER_Z367,
       UNCONNECTED_HIER_Z368, UNCONNECTED_HIER_Z369,
       UNCONNECTED_HIER_Z370, UNCONNECTED_HIER_Z371,
       UNCONNECTED_HIER_Z372, UNCONNECTED_HIER_Z373,
       UNCONNECTED_HIER_Z374, UNCONNECTED_HIER_Z375,
       UNCONNECTED_HIER_Z376, UNCONNECTED_HIER_Z377,
       UNCONNECTED_HIER_Z378, UNCONNECTED_HIER_Z379,
       UNCONNECTED_HIER_Z380, UNCONNECTED_HIER_Z381,
       UNCONNECTED_HIER_Z382, UNCONNECTED_HIER_Z383,
       UNCONNECTED_HIER_Z384, UNCONNECTED_HIER_Z385,
       UNCONNECTED_HIER_Z386, UNCONNECTED_HIER_Z387,
       UNCONNECTED_HIER_Z388, UNCONNECTED_HIER_Z389,
       UNCONNECTED_HIER_Z390, UNCONNECTED_HIER_Z391,
       UNCONNECTED_HIER_Z392, UNCONNECTED_HIER_Z393,
       UNCONNECTED_HIER_Z394, UNCONNECTED_HIER_Z395,
       UNCONNECTED_HIER_Z396, UNCONNECTED_HIER_Z397,
       UNCONNECTED_HIER_Z398, UNCONNECTED_HIER_Z399,
       UNCONNECTED_HIER_Z400, UNCONNECTED_HIER_Z401,
       UNCONNECTED_HIER_Z402, UNCONNECTED_HIER_Z403,
       UNCONNECTED_HIER_Z404, UNCONNECTED_HIER_Z405,
       UNCONNECTED_HIER_Z406, UNCONNECTED_HIER_Z407,
       UNCONNECTED_HIER_Z408, UNCONNECTED_HIER_Z409,
       UNCONNECTED_HIER_Z410, UNCONNECTED_HIER_Z411,
       UNCONNECTED_HIER_Z412, UNCONNECTED_HIER_Z413,
       UNCONNECTED_HIER_Z414, UNCONNECTED_HIER_Z415,
       UNCONNECTED_HIER_Z416, UNCONNECTED_HIER_Z417,
       UNCONNECTED_HIER_Z418, UNCONNECTED_HIER_Z419,
       UNCONNECTED_HIER_Z420, UNCONNECTED_HIER_Z421,
       UNCONNECTED_HIER_Z422, UNCONNECTED_HIER_Z423,
       UNCONNECTED_HIER_Z424}), .mode (ccff_tail), .mode_inv
       (UNCONNECTED_HIER_Z425), .lut5_out (frac_lut6_lut5_out),
       .lut6_out (frac_lut6_lut6_out));
  frac_lut6_sky130_fd_sc_hd__dfrbp_1_mem_2
       frac_lut6_sky130_fd_sc_hd__dfrbp_1_mem(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head (ccff_head), .ccff_tail
       (ccff_tail), .mem_out ({frac_lut6_0_sram, UNCONNECTED211}),
       .mem_outb ({UNCONNECTED212, UNCONNECTED213, UNCONNECTED214,
       UNCONNECTED215, UNCONNECTED216, UNCONNECTED217, UNCONNECTED218,
       UNCONNECTED219, UNCONNECTED220, UNCONNECTED221, UNCONNECTED222,
       UNCONNECTED223, UNCONNECTED224, UNCONNECTED225, UNCONNECTED226,
       UNCONNECTED227, UNCONNECTED228, UNCONNECTED229, UNCONNECTED230,
       UNCONNECTED231, UNCONNECTED232, UNCONNECTED233, UNCONNECTED234,
       UNCONNECTED235, UNCONNECTED236, UNCONNECTED237, UNCONNECTED238,
       UNCONNECTED239, UNCONNECTED240, UNCONNECTED241, UNCONNECTED242,
       UNCONNECTED243, UNCONNECTED244, UNCONNECTED245, UNCONNECTED246,
       UNCONNECTED247, UNCONNECTED248, UNCONNECTED249, UNCONNECTED250,
       UNCONNECTED251, UNCONNECTED252, UNCONNECTED253, UNCONNECTED254,
       UNCONNECTED255, UNCONNECTED256, UNCONNECTED257, UNCONNECTED258,
       UNCONNECTED259, UNCONNECTED260, UNCONNECTED261, UNCONNECTED262,
       UNCONNECTED263, UNCONNECTED264, UNCONNECTED265, UNCONNECTED266,
       UNCONNECTED267, UNCONNECTED268, UNCONNECTED269, UNCONNECTED270,
       UNCONNECTED271, UNCONNECTED272, UNCONNECTED273, UNCONNECTED274,
       UNCONNECTED275, UNCONNECTED276}));
endmodule

module mux_tree_size2_mem_6(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_size2_6(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_1_Y;
  wire n_0, w606, w607;
  not g39 (sky130_fd_sc_hd__inv_1_1_Y[0], in[1]);
  and g69 (out, sram[1], n_0);
  nand g70 (n_0, w606, w607);
  nand g714 (w607, in[0], sram[0]);
  or g713 (w606, sky130_fd_sc_hd__inv_1_1_Y[0], sram[0]);
endmodule

module
     logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_2(pReset,
     prog_clk, frac_logic_in, ccff_head, frac_logic_out, ccff_tail);
  input [0:0] pReset, prog_clk, ccff_head;
  input [0:5] frac_logic_in;
  output [0:1] frac_logic_out;
  output [0:0] ccff_tail;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:5] frac_logic_in;
  wire [0:1] frac_logic_out;
  wire [0:0] ccff_tail;
  wire [0:1]
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut5_out;
  wire [0:0]
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut6_out;
  wire [0:0]
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_ccff_tail;
  wire [0:1] mux_tree_size2_0_sram;
  wire [0:1] mux_tree_size2_0_sram_inv;
  wire UNCONNECTED277, UNCONNECTED_HIER_Z426, UNCONNECTED_HIER_Z427;
  logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_2
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0(.pReset
       (pReset), .prog_clk (prog_clk), .frac_lut6_in (frac_logic_in),
       .ccff_head (ccff_head), .frac_lut6_lut5_out
       ({logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut5_out[0],
       frac_logic_out[1]}), .frac_lut6_lut6_out
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut6_out),
       .ccff_tail
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_ccff_tail));
  mux_tree_size2_mem_6 mem_frac_logic_out_0(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_ccff_tail),
       .ccff_tail (ccff_tail), .mem_out ({mux_tree_size2_0_sram[0],
       UNCONNECTED277}), .mem_outb (mux_tree_size2_0_sram_inv));
  mux_tree_size2_6 mux_frac_logic_out_0(.in
       ({logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut6_out,
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut5_out[0]}),
       .sram ({mux_tree_size2_0_sram[0], ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z426, UNCONNECTED_HIER_Z427}), .out
       (frac_logic_out[0]));
endmodule

module mux_tree_size2_mem_7(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_size2_mem_8(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_size2_7(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire n_0, w608, w609, w610;
  and g67 (out, sram[1], n_0);
  nand g68 (n_0, w609, w610);
  nand g717 (w610, in[0], sram[0]);
  nand g716 (w609, w608, in[1]);
  not g715 (w608, sram[0]);
endmodule

module mux_tree_size2_8(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire n_0, w611, w612, w613;
  and g67 (out, sram[1], n_0);
  nand g68 (n_0, w612, w613);
  nand g720 (w613, in[0], sram[0]);
  nand g719 (w612, w611, in[1]);
  not g718 (w611, sram[0]);
endmodule

module
     logical_tile_clb_mode_default__fle_mode_physical__fabric_2(pReset,
     prog_clk, set, reset, clk, fabric_in, fabric_clk, ccff_head,
     fabric_out, ccff_tail);
  input [0:0] pReset, prog_clk, set, reset, clk, fabric_clk, ccff_head;
  input [0:5] fabric_in;
  output [0:1] fabric_out;
  output [0:0] ccff_tail;
  wire [0:0] pReset, prog_clk, set, reset, clk, fabric_clk, ccff_head;
  wire [0:5] fabric_in;
  wire [0:1] fabric_out;
  wire [0:0] ccff_tail;
  wire [0:1]
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out;
  wire [0:0]
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0_ff_Q;
  wire [0:0]
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1_ff_Q;
  wire [0:0]
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_ccff_tail;
  wire [0:0] mux_tree_size2_mem_0_ccff_tail;
  wire [0:1] mux_tree_size2_0_sram;
  wire [0:1] mux_tree_size2_0_sram_inv;
  wire [0:1] mux_tree_size2_1_sram;
  wire [0:1] mux_tree_size2_1_sram_inv;
  wire UNCONNECTED278, UNCONNECTED279, UNCONNECTED_HIER_Z428,
       UNCONNECTED_HIER_Z429, UNCONNECTED_HIER_Z430,
       UNCONNECTED_HIER_Z431, UNCONNECTED_HIER_Z432,
       UNCONNECTED_HIER_Z433;
  logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_4
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0(.set
       (set), .reset (reset), .clk (clk), .ff_D
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[0]),
       .ff_Q
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0_ff_Q),
       .ff_clk (UNCONNECTED_HIER_Z428));
  logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_5
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1(.set
       (set), .reset (reset), .clk (clk), .ff_D
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[1]),
       .ff_Q
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1_ff_Q),
       .ff_clk (UNCONNECTED_HIER_Z429));
  logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_2
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0(.pReset
       (pReset), .prog_clk (prog_clk), .frac_logic_in (fabric_in),
       .ccff_head (ccff_head), .frac_logic_out
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out),
       .ccff_tail
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_ccff_tail));
  mux_tree_size2_mem_7 mem_fabric_out_0(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_ccff_tail),
       .ccff_tail (mux_tree_size2_mem_0_ccff_tail), .mem_out
       ({mux_tree_size2_0_sram[0], UNCONNECTED278}), .mem_outb
       (mux_tree_size2_0_sram_inv));
  mux_tree_size2_mem_8 mem_fabric_out_1(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size2_mem_0_ccff_tail),
       .ccff_tail (ccff_tail), .mem_out ({mux_tree_size2_1_sram[0],
       UNCONNECTED279}), .mem_outb (mux_tree_size2_1_sram_inv));
  mux_tree_size2_7 mux_fabric_out_0(.in
       ({logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0_ff_Q,
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[0]}),
       .sram ({mux_tree_size2_0_sram[0],
       mux_tree_size2_mem_0_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z430, UNCONNECTED_HIER_Z431}), .out
       (fabric_out[0]));
  mux_tree_size2_8 mux_fabric_out_1(.in
       ({logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1_ff_Q,
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[1]}),
       .sram ({mux_tree_size2_1_sram[0], ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z432, UNCONNECTED_HIER_Z433}), .out
       (fabric_out[1]));
endmodule

module logical_tile_clb_mode_default__fle_2(pReset, prog_clk, set,
     reset, clk, fle_in, fle_clk, ccff_head, fle_out, ccff_tail);
  input [0:0] pReset, prog_clk, set, reset, clk, fle_clk, ccff_head;
  input [0:5] fle_in;
  output [0:1] fle_out;
  output [0:0] ccff_tail;
  wire [0:0] pReset, prog_clk, set, reset, clk, fle_clk, ccff_head;
  wire [0:5] fle_in;
  wire [0:1] fle_out;
  wire [0:0] ccff_tail;
  wire UNCONNECTED_HIER_Z434;
  logical_tile_clb_mode_default__fle_mode_physical__fabric_2
       logical_tile_clb_mode_default__fle_mode_physical__fabric_0(.pReset
       (pReset), .prog_clk (prog_clk), .set (set), .reset (reset), .clk
       (clk), .fabric_in (fle_in), .fabric_clk (UNCONNECTED_HIER_Z434),
       .ccff_head (ccff_head), .fabric_out (fle_out), .ccff_tail
       (ccff_tail));
endmodule

module
     logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_6(set,
     reset, clk, ff_D, ff_Q, ff_clk);
  input [0:0] set, reset, clk, ff_D, ff_clk;
  output [0:0] ff_Q;
  wire [0:0] set, reset, clk, ff_D, ff_clk;
  wire [0:0] ff_Q;
  wire UNCONNECTED89;
  sky130_fd_sc_hd__sdfbbp_1 sky130_fd_sc_hd__sdfbbp_1_0_(.CLK (clk), .D
       (ff_D), .SCE (1'b0), .SCD (1'b0), .RESET_B (reset), .SET_B
       (set), .Q (ff_Q), .Q_N (UNCONNECTED89));
endmodule

module
     logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_7(set,
     reset, clk, ff_D, ff_Q, ff_clk);
  input [0:0] set, reset, clk, ff_D, ff_clk;
  output [0:0] ff_Q;
  wire [0:0] set, reset, clk, ff_D, ff_clk;
  wire [0:0] ff_Q;
  wire UNCONNECTED90;
  sky130_fd_sc_hd__sdfbbp_1 sky130_fd_sc_hd__sdfbbp_1_0_(.CLK (clk), .D
       (ff_D), .SCE (1'b0), .SCD (1'b0), .RESET_B (reset), .SET_B
       (set), .Q (ff_Q), .Q_N (UNCONNECTED90));
endmodule

module frac_lut6_mux_3(in, sram, sram_inv, lut5_out, lut6_out);
  input [0:63] in;
  input [0:5] sram, sram_inv;
  output [0:1] lut5_out;
  output [0:0] lut6_out;
  wire [0:63] in;
  wire [0:5] sram, sram_inv;
  wire [0:1] lut5_out;
  wire [0:0] lut6_out;
  wire [0:0] sky130_fd_sc_hd__mux2_1_62_X;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_18, n_21, n_23, n_24, n_25, n_31, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, w614, w615, w616, w617;
  wire w618, w619, w620, w621, w622, w623, w624, w625;
  wire w626, w627, w628, w629, w630, w631, w632, w633;
  wire w634, w635, w636, w637, w638, w639, w640, w641;
  wire w642, w643, w644, w645, w646, w647, w648, w649;
  wire w650, w651, w652, w653, w654, w655, w656, w657;
  wire w658, w659, w660, w661, w662, w663, w664, w665;
  wire w666, w667, w668, w669, w670, w671, w672, w673;
  wire w674, w675, w676, w677, w678, w679, w680, w681;
  wire w682, w683, w684, w685, w686, w687, w688, w689;
  wire w690, w691, w692, w693, w694, w695, w696, w697;
  wire w698, w699, w700, w701, w702, w703, w704;
  not g1371 (lut6_out, sky130_fd_sc_hd__mux2_1_62_X[0]);
  nand g2564 (sky130_fd_sc_hd__mux2_1_62_X[0], w614, w616);
  nand g723 (w616, w615, sram[5]);
  not g722 (w615, lut5_out[0]);
  or g721 (w614, lut5_out[1], sram[5]);
  nor g2565 (lut5_out[0], w617, n_59);
  and g724 (w617, n_57, sram[4]);
  nor g2566 (lut5_out[1], w618, n_58);
  and g725 (w618, n_56, sram[4]);
  nor g2567 (n_59, w619, sram[4]);
  and g726 (w619, n_43, n_54, n_42, n_52);
  nor g2568 (n_58, w620, sram[4]);
  and g727 (w620, n_48, n_45, n_47, n_49);
  nand g2569 (n_57, n_50, n_44, n_46, w621);
  or g728 (w621, n_3, n_41);
  nand g2570 (n_56, n_51, n_55, n_53, w622);
  or g729 (w622, n_3, n_40);
  nand g2571 (n_55, w623, n_7);
  or g2572 (n_54, w624, n_3);
  nor g731 (w624, n_21, n_18);
  nand g2573 (n_53, w625, n_2);
  nand g2574 (n_52, w626, n_2);
  nand g2575 (n_51, w627, n_6);
  nand g2576 (n_50, w628, n_6);
  or g2577 (n_49, w629, n_3);
  nor g736 (w629, n_25, n_39);
  nand g2578 (n_48, w630, n_7);
  nand g2579 (n_47, w631, n_2);
  nand g2580 (n_46, w632, n_2);
  nand g2581 (n_45, w633, n_6);
  nand g2582 (n_44, w634, n_7);
  nand g2583 (n_43, w635, n_7);
  nand g2584 (n_42, w636, n_6);
  nor g2585 (n_41, n_8, n_31);
  nor g2586 (n_40, n_23, n_24);
  nand g2587 (n_39, w637, w638);
  or g745 (w638, in[49], n_4);
  or g744 (w637, in[51], n_5);
  or g747 (w640, in[5], n_4);
  or g746 (w639, in[7], n_5);
  or g749 (w642, in[36], n_1);
  or g748 (w641, in[38], n_0);
  or g751 (w644, in[37], n_4);
  or g750 (w643, in[39], n_5);
  or g753 (w646, in[20], n_1);
  or g752 (w645, in[22], n_0);
  or g755 (w648, in[40], n_1);
  or g754 (w647, in[42], n_0);
  or g757 (w650, in[21], n_4);
  or g756 (w649, in[23], n_5);
  or g759 (w652, in[41], n_4);
  or g758 (w651, in[43], n_5);
  nand g2595 (n_31, w653, w654);
  or g761 (w654, in[1], n_4);
  or g760 (w653, in[3], n_5);
  or g763 (w656, in[44], n_1);
  or g762 (w655, in[46], n_0);
  or g765 (w658, in[45], n_4);
  or g764 (w657, in[47], n_5);
  or g767 (w660, in[24], n_1);
  or g766 (w659, in[26], n_0);
  or g769 (w662, in[8], n_1);
  or g768 (w661, in[10], n_0);
  or g771 (w664, in[25], n_4);
  or g770 (w663, in[27], n_5);
  nand g2601 (n_25, w665, w666);
  or g773 (w666, in[48], n_1);
  or g772 (w665, in[50], n_0);
  nand g2602 (n_24, w667, w668);
  or g775 (w668, in[33], n_4);
  or g774 (w667, in[35], n_5);
  nand g2603 (n_23, w669, w670);
  or g777 (w670, in[32], n_1);
  or g776 (w669, in[34], n_0);
  or g779 (w672, in[52], n_1);
  or g778 (w671, in[54], n_0);
  nand g2605 (n_21, w673, w674);
  or g781 (w674, in[16], n_1);
  or g780 (w673, in[18], n_0);
  or g783 (w676, in[53], n_4);
  or g782 (w675, in[55], n_5);
  or g785 (w678, in[9], n_4);
  or g784 (w677, in[11], n_5);
  nand g2608 (n_18, w679, w680);
  or g787 (w680, in[17], n_4);
  or g786 (w679, in[19], n_5);
  or g789 (w682, in[56], n_1);
  or g788 (w681, in[57], n_4);
  or g791 (w684, in[58], n_0);
  or g790 (w683, in[59], n_5);
  or g793 (w686, in[60], n_1);
  or g792 (w685, in[62], n_0);
  or g795 (w688, in[28], n_1);
  or g794 (w687, in[29], n_4);
  or g797 (w690, in[61], n_4);
  or g796 (w689, in[63], n_5);
  or g799 (w692, in[12], n_1);
  or g798 (w691, in[14], n_0);
  or g801 (w694, in[30], n_0);
  or g800 (w693, in[31], n_5);
  or g803 (w696, in[4], n_1);
  or g802 (w695, in[6], n_0);
  or g805 (w698, in[13], n_4);
  or g804 (w697, in[15], n_5);
  nand g2618 (n_8, w699, w700);
  or g807 (w700, in[0], n_1);
  or g806 (w699, in[2], n_0);
  nor g2619 (n_7, sram[2], sram[3]);
  and g2620 (n_6, w701, sram[2]);
  not g808 (w701, sram[3]);
  or g2621 (n_5, sram[0], sram[1]);
  nand g2622 (n_4, w702, sram[1]);
  not g809 (w702, sram[0]);
  nand g2623 (n_3, sram[3], sram[2]);
  and g2624 (n_2, w703, sram[3]);
  not g810 (w703, sram[2]);
  nand g2625 (n_1, sram[1], sram[0]);
  nand g2626 (n_0, w704, sram[0]);
  not g811 (w704, sram[1]);
  nand g1 (w628, w661, w662, w677, w678);
  nand g2 (w634, w691, w692, w697, w698);
  nand g3 (w632, w695, w696, w639, w640);
  nand g4 (w635, w687, w688, w693, w694);
  nand g5 (w636, w659, w660, w663, w664);
  nand g6 (w626, w645, w646, w649, w650);
  nand g7 (w627, w647, w648, w651, w652);
  nand g8 (w623, w655, w656, w657, w658);
  nand g9 (w625, w641, w642, w643, w644);
  nand g10 (w630, w685, w686, w689, w690);
  nand g11 (w633, w681, w682, w683, w684);
  nand g12 (w631, w671, w672, w675, w676);
endmodule

module frac_lut6_3(in, sram, sram_inv, mode, mode_inv, lut5_out,
     lut6_out);
  input [0:5] in;
  input [0:63] sram, sram_inv;
  input [0:0] mode, mode_inv;
  output [0:1] lut5_out;
  output [0:0] lut6_out;
  wire [0:5] in;
  wire [0:63] sram, sram_inv;
  wire [0:0] mode, mode_inv;
  wire [0:1] lut5_out;
  wire [0:0] lut6_out;
  wire [0:0] sky130_fd_sc_hd__or2_1_0_X;
  wire UNCONNECTED_HIER_Z435, UNCONNECTED_HIER_Z436,
       UNCONNECTED_HIER_Z437, UNCONNECTED_HIER_Z438,
       UNCONNECTED_HIER_Z439, UNCONNECTED_HIER_Z440;
  frac_lut6_mux_3 frac_lut6_mux_0_(.in (sram), .sram ({in[0:4],
       sky130_fd_sc_hd__or2_1_0_X}), .sram_inv ({UNCONNECTED_HIER_Z435,
       UNCONNECTED_HIER_Z436, UNCONNECTED_HIER_Z437,
       UNCONNECTED_HIER_Z438, UNCONNECTED_HIER_Z439,
       UNCONNECTED_HIER_Z440}), .lut5_out (lut5_out), .lut6_out
       (lut6_out));
  or g2 (sky130_fd_sc_hd__or2_1_0_X[0], in[5], mode);
endmodule

module frac_lut6_sky130_fd_sc_hd__dfrbp_1_mem_3(pReset, prog_clk,
     ccff_head, ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:64] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:64] mem_out, mem_outb;
  wire n_1, n_2, n_3, n_4, n_5, n_6, n_7, n_8;
  wire n_9, n_10, n_11, n_12, n_13, n_14, n_15, n_16;
  wire n_17, n_18, n_19, n_20, n_21, n_22, n_23, n_24;
  wire n_25, n_26, n_27, n_28, n_29, n_30, n_31, n_32;
  wire n_33, n_34, n_35, n_36, n_37, n_38, n_39, n_40;
  wire n_41, n_42, n_43, n_44, n_45, n_46, n_47, n_48;
  wire n_49, n_50, n_51, n_52, n_53, n_54, n_55, n_56;
  wire n_57, n_58, n_59, n_60, n_61, n_62, n_63, n_64;
  wire n_65;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (mem_out[2]), .Q_N (n_3));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_3_(.CLK (prog_clk),
       .D (mem_out[2]), .RESET_B (pReset), .Q (mem_out[3]), .Q_N (n_4));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_4_(.CLK (prog_clk),
       .D (mem_out[3]), .RESET_B (pReset), .Q (mem_out[4]), .Q_N (n_5));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_5_(.CLK (prog_clk),
       .D (mem_out[4]), .RESET_B (pReset), .Q (mem_out[5]), .Q_N (n_6));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_6_(.CLK (prog_clk),
       .D (mem_out[5]), .RESET_B (pReset), .Q (mem_out[6]), .Q_N (n_7));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_7_(.CLK (prog_clk),
       .D (mem_out[6]), .RESET_B (pReset), .Q (mem_out[7]), .Q_N (n_8));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_8_(.CLK (prog_clk),
       .D (mem_out[7]), .RESET_B (pReset), .Q (mem_out[8]), .Q_N (n_9));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_9_(.CLK (prog_clk),
       .D (mem_out[8]), .RESET_B (pReset), .Q (mem_out[9]), .Q_N
       (n_10));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_10_(.CLK
       (prog_clk), .D (mem_out[9]), .RESET_B (pReset), .Q
       (mem_out[10]), .Q_N (n_11));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_11_(.CLK
       (prog_clk), .D (mem_out[10]), .RESET_B (pReset), .Q
       (mem_out[11]), .Q_N (n_12));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_12_(.CLK
       (prog_clk), .D (mem_out[11]), .RESET_B (pReset), .Q
       (mem_out[12]), .Q_N (n_13));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_13_(.CLK
       (prog_clk), .D (mem_out[12]), .RESET_B (pReset), .Q
       (mem_out[13]), .Q_N (n_14));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_14_(.CLK
       (prog_clk), .D (mem_out[13]), .RESET_B (pReset), .Q
       (mem_out[14]), .Q_N (n_15));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_15_(.CLK
       (prog_clk), .D (mem_out[14]), .RESET_B (pReset), .Q
       (mem_out[15]), .Q_N (n_16));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_16_(.CLK
       (prog_clk), .D (mem_out[15]), .RESET_B (pReset), .Q
       (mem_out[16]), .Q_N (n_17));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_17_(.CLK
       (prog_clk), .D (mem_out[16]), .RESET_B (pReset), .Q
       (mem_out[17]), .Q_N (n_18));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_18_(.CLK
       (prog_clk), .D (mem_out[17]), .RESET_B (pReset), .Q
       (mem_out[18]), .Q_N (n_19));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_19_(.CLK
       (prog_clk), .D (mem_out[18]), .RESET_B (pReset), .Q
       (mem_out[19]), .Q_N (n_20));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_20_(.CLK
       (prog_clk), .D (mem_out[19]), .RESET_B (pReset), .Q
       (mem_out[20]), .Q_N (n_21));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_21_(.CLK
       (prog_clk), .D (mem_out[20]), .RESET_B (pReset), .Q
       (mem_out[21]), .Q_N (n_22));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_22_(.CLK
       (prog_clk), .D (mem_out[21]), .RESET_B (pReset), .Q
       (mem_out[22]), .Q_N (n_23));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_23_(.CLK
       (prog_clk), .D (mem_out[22]), .RESET_B (pReset), .Q
       (mem_out[23]), .Q_N (n_24));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_24_(.CLK
       (prog_clk), .D (mem_out[23]), .RESET_B (pReset), .Q
       (mem_out[24]), .Q_N (n_25));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_25_(.CLK
       (prog_clk), .D (mem_out[24]), .RESET_B (pReset), .Q
       (mem_out[25]), .Q_N (n_26));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_26_(.CLK
       (prog_clk), .D (mem_out[25]), .RESET_B (pReset), .Q
       (mem_out[26]), .Q_N (n_27));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_27_(.CLK
       (prog_clk), .D (mem_out[26]), .RESET_B (pReset), .Q
       (mem_out[27]), .Q_N (n_28));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_28_(.CLK
       (prog_clk), .D (mem_out[27]), .RESET_B (pReset), .Q
       (mem_out[28]), .Q_N (n_29));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_29_(.CLK
       (prog_clk), .D (mem_out[28]), .RESET_B (pReset), .Q
       (mem_out[29]), .Q_N (n_30));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_30_(.CLK
       (prog_clk), .D (mem_out[29]), .RESET_B (pReset), .Q
       (mem_out[30]), .Q_N (n_31));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_31_(.CLK
       (prog_clk), .D (mem_out[30]), .RESET_B (pReset), .Q
       (mem_out[31]), .Q_N (n_32));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_32_(.CLK
       (prog_clk), .D (mem_out[31]), .RESET_B (pReset), .Q
       (mem_out[32]), .Q_N (n_33));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_33_(.CLK
       (prog_clk), .D (mem_out[32]), .RESET_B (pReset), .Q
       (mem_out[33]), .Q_N (n_34));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_34_(.CLK
       (prog_clk), .D (mem_out[33]), .RESET_B (pReset), .Q
       (mem_out[34]), .Q_N (n_35));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_35_(.CLK
       (prog_clk), .D (mem_out[34]), .RESET_B (pReset), .Q
       (mem_out[35]), .Q_N (n_36));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_36_(.CLK
       (prog_clk), .D (mem_out[35]), .RESET_B (pReset), .Q
       (mem_out[36]), .Q_N (n_37));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_37_(.CLK
       (prog_clk), .D (mem_out[36]), .RESET_B (pReset), .Q
       (mem_out[37]), .Q_N (n_38));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_38_(.CLK
       (prog_clk), .D (mem_out[37]), .RESET_B (pReset), .Q
       (mem_out[38]), .Q_N (n_39));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_39_(.CLK
       (prog_clk), .D (mem_out[38]), .RESET_B (pReset), .Q
       (mem_out[39]), .Q_N (n_40));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_40_(.CLK
       (prog_clk), .D (mem_out[39]), .RESET_B (pReset), .Q
       (mem_out[40]), .Q_N (n_41));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_41_(.CLK
       (prog_clk), .D (mem_out[40]), .RESET_B (pReset), .Q
       (mem_out[41]), .Q_N (n_42));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_42_(.CLK
       (prog_clk), .D (mem_out[41]), .RESET_B (pReset), .Q
       (mem_out[42]), .Q_N (n_43));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_43_(.CLK
       (prog_clk), .D (mem_out[42]), .RESET_B (pReset), .Q
       (mem_out[43]), .Q_N (n_44));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_44_(.CLK
       (prog_clk), .D (mem_out[43]), .RESET_B (pReset), .Q
       (mem_out[44]), .Q_N (n_45));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_45_(.CLK
       (prog_clk), .D (mem_out[44]), .RESET_B (pReset), .Q
       (mem_out[45]), .Q_N (n_46));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_46_(.CLK
       (prog_clk), .D (mem_out[45]), .RESET_B (pReset), .Q
       (mem_out[46]), .Q_N (n_47));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_47_(.CLK
       (prog_clk), .D (mem_out[46]), .RESET_B (pReset), .Q
       (mem_out[47]), .Q_N (n_48));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_48_(.CLK
       (prog_clk), .D (mem_out[47]), .RESET_B (pReset), .Q
       (mem_out[48]), .Q_N (n_49));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_49_(.CLK
       (prog_clk), .D (mem_out[48]), .RESET_B (pReset), .Q
       (mem_out[49]), .Q_N (n_50));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_50_(.CLK
       (prog_clk), .D (mem_out[49]), .RESET_B (pReset), .Q
       (mem_out[50]), .Q_N (n_51));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_51_(.CLK
       (prog_clk), .D (mem_out[50]), .RESET_B (pReset), .Q
       (mem_out[51]), .Q_N (n_52));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_52_(.CLK
       (prog_clk), .D (mem_out[51]), .RESET_B (pReset), .Q
       (mem_out[52]), .Q_N (n_53));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_53_(.CLK
       (prog_clk), .D (mem_out[52]), .RESET_B (pReset), .Q
       (mem_out[53]), .Q_N (n_54));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_54_(.CLK
       (prog_clk), .D (mem_out[53]), .RESET_B (pReset), .Q
       (mem_out[54]), .Q_N (n_55));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_55_(.CLK
       (prog_clk), .D (mem_out[54]), .RESET_B (pReset), .Q
       (mem_out[55]), .Q_N (n_56));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_56_(.CLK
       (prog_clk), .D (mem_out[55]), .RESET_B (pReset), .Q
       (mem_out[56]), .Q_N (n_57));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_57_(.CLK
       (prog_clk), .D (mem_out[56]), .RESET_B (pReset), .Q
       (mem_out[57]), .Q_N (n_58));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_58_(.CLK
       (prog_clk), .D (mem_out[57]), .RESET_B (pReset), .Q
       (mem_out[58]), .Q_N (n_59));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_59_(.CLK
       (prog_clk), .D (mem_out[58]), .RESET_B (pReset), .Q
       (mem_out[59]), .Q_N (n_60));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_60_(.CLK
       (prog_clk), .D (mem_out[59]), .RESET_B (pReset), .Q
       (mem_out[60]), .Q_N (n_61));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_61_(.CLK
       (prog_clk), .D (mem_out[60]), .RESET_B (pReset), .Q
       (mem_out[61]), .Q_N (n_62));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_62_(.CLK
       (prog_clk), .D (mem_out[61]), .RESET_B (pReset), .Q
       (mem_out[62]), .Q_N (n_63));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_63_(.CLK
       (prog_clk), .D (mem_out[62]), .RESET_B (pReset), .Q
       (mem_out[63]), .Q_N (n_64));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_64_(.CLK
       (prog_clk), .D (mem_out[63]), .RESET_B (pReset), .Q (ccff_tail),
       .Q_N (n_65));
endmodule

module
     logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_3(pReset,
     prog_clk, frac_lut6_in, ccff_head, frac_lut6_lut5_out,
     frac_lut6_lut6_out, ccff_tail);
  input [0:0] pReset, prog_clk, ccff_head;
  input [0:5] frac_lut6_in;
  output [0:1] frac_lut6_lut5_out;
  output [0:0] frac_lut6_lut6_out, ccff_tail;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:5] frac_lut6_in;
  wire [0:1] frac_lut6_lut5_out;
  wire [0:0] frac_lut6_lut6_out, ccff_tail;
  wire [0:63] frac_lut6_0_sram;
  wire UNCONNECTED280, UNCONNECTED281, UNCONNECTED282, UNCONNECTED283,
       UNCONNECTED284, UNCONNECTED285, UNCONNECTED286, UNCONNECTED287;
  wire UNCONNECTED288, UNCONNECTED289, UNCONNECTED290, UNCONNECTED291,
       UNCONNECTED292, UNCONNECTED293, UNCONNECTED294, UNCONNECTED295;
  wire UNCONNECTED296, UNCONNECTED297, UNCONNECTED298, UNCONNECTED299,
       UNCONNECTED300, UNCONNECTED301, UNCONNECTED302, UNCONNECTED303;
  wire UNCONNECTED304, UNCONNECTED305, UNCONNECTED306, UNCONNECTED307,
       UNCONNECTED308, UNCONNECTED309, UNCONNECTED310, UNCONNECTED311;
  wire UNCONNECTED312, UNCONNECTED313, UNCONNECTED314, UNCONNECTED315,
       UNCONNECTED316, UNCONNECTED317, UNCONNECTED318, UNCONNECTED319;
  wire UNCONNECTED320, UNCONNECTED321, UNCONNECTED322, UNCONNECTED323,
       UNCONNECTED324, UNCONNECTED325, UNCONNECTED326, UNCONNECTED327;
  wire UNCONNECTED328, UNCONNECTED329, UNCONNECTED330, UNCONNECTED331,
       UNCONNECTED332, UNCONNECTED333, UNCONNECTED334, UNCONNECTED335;
  wire UNCONNECTED336, UNCONNECTED337, UNCONNECTED338, UNCONNECTED339,
       UNCONNECTED340, UNCONNECTED341, UNCONNECTED342, UNCONNECTED343;
  wire UNCONNECTED344, UNCONNECTED345, UNCONNECTED_HIER_Z441,
       UNCONNECTED_HIER_Z442, UNCONNECTED_HIER_Z443,
       UNCONNECTED_HIER_Z444, UNCONNECTED_HIER_Z445,
       UNCONNECTED_HIER_Z446;
  wire UNCONNECTED_HIER_Z447, UNCONNECTED_HIER_Z448,
       UNCONNECTED_HIER_Z449, UNCONNECTED_HIER_Z450,
       UNCONNECTED_HIER_Z451, UNCONNECTED_HIER_Z452,
       UNCONNECTED_HIER_Z453, UNCONNECTED_HIER_Z454;
  wire UNCONNECTED_HIER_Z455, UNCONNECTED_HIER_Z456,
       UNCONNECTED_HIER_Z457, UNCONNECTED_HIER_Z458,
       UNCONNECTED_HIER_Z459, UNCONNECTED_HIER_Z460,
       UNCONNECTED_HIER_Z461, UNCONNECTED_HIER_Z462;
  wire UNCONNECTED_HIER_Z463, UNCONNECTED_HIER_Z464,
       UNCONNECTED_HIER_Z465, UNCONNECTED_HIER_Z466,
       UNCONNECTED_HIER_Z467, UNCONNECTED_HIER_Z468,
       UNCONNECTED_HIER_Z469, UNCONNECTED_HIER_Z470;
  wire UNCONNECTED_HIER_Z471, UNCONNECTED_HIER_Z472,
       UNCONNECTED_HIER_Z473, UNCONNECTED_HIER_Z474,
       UNCONNECTED_HIER_Z475, UNCONNECTED_HIER_Z476,
       UNCONNECTED_HIER_Z477, UNCONNECTED_HIER_Z478;
  wire UNCONNECTED_HIER_Z479, UNCONNECTED_HIER_Z480,
       UNCONNECTED_HIER_Z481, UNCONNECTED_HIER_Z482,
       UNCONNECTED_HIER_Z483, UNCONNECTED_HIER_Z484,
       UNCONNECTED_HIER_Z485, UNCONNECTED_HIER_Z486;
  wire UNCONNECTED_HIER_Z487, UNCONNECTED_HIER_Z488,
       UNCONNECTED_HIER_Z489, UNCONNECTED_HIER_Z490,
       UNCONNECTED_HIER_Z491, UNCONNECTED_HIER_Z492,
       UNCONNECTED_HIER_Z493, UNCONNECTED_HIER_Z494;
  wire UNCONNECTED_HIER_Z495, UNCONNECTED_HIER_Z496,
       UNCONNECTED_HIER_Z497, UNCONNECTED_HIER_Z498,
       UNCONNECTED_HIER_Z499, UNCONNECTED_HIER_Z500,
       UNCONNECTED_HIER_Z501, UNCONNECTED_HIER_Z502;
  wire UNCONNECTED_HIER_Z503, UNCONNECTED_HIER_Z504,
       UNCONNECTED_HIER_Z505;
  frac_lut6_3 frac_lut6_0_(.in (frac_lut6_in), .sram
       (frac_lut6_0_sram), .sram_inv ({UNCONNECTED_HIER_Z441,
       UNCONNECTED_HIER_Z442, UNCONNECTED_HIER_Z443,
       UNCONNECTED_HIER_Z444, UNCONNECTED_HIER_Z445,
       UNCONNECTED_HIER_Z446, UNCONNECTED_HIER_Z447,
       UNCONNECTED_HIER_Z448, UNCONNECTED_HIER_Z449,
       UNCONNECTED_HIER_Z450, UNCONNECTED_HIER_Z451,
       UNCONNECTED_HIER_Z452, UNCONNECTED_HIER_Z453,
       UNCONNECTED_HIER_Z454, UNCONNECTED_HIER_Z455,
       UNCONNECTED_HIER_Z456, UNCONNECTED_HIER_Z457,
       UNCONNECTED_HIER_Z458, UNCONNECTED_HIER_Z459,
       UNCONNECTED_HIER_Z460, UNCONNECTED_HIER_Z461,
       UNCONNECTED_HIER_Z462, UNCONNECTED_HIER_Z463,
       UNCONNECTED_HIER_Z464, UNCONNECTED_HIER_Z465,
       UNCONNECTED_HIER_Z466, UNCONNECTED_HIER_Z467,
       UNCONNECTED_HIER_Z468, UNCONNECTED_HIER_Z469,
       UNCONNECTED_HIER_Z470, UNCONNECTED_HIER_Z471,
       UNCONNECTED_HIER_Z472, UNCONNECTED_HIER_Z473,
       UNCONNECTED_HIER_Z474, UNCONNECTED_HIER_Z475,
       UNCONNECTED_HIER_Z476, UNCONNECTED_HIER_Z477,
       UNCONNECTED_HIER_Z478, UNCONNECTED_HIER_Z479,
       UNCONNECTED_HIER_Z480, UNCONNECTED_HIER_Z481,
       UNCONNECTED_HIER_Z482, UNCONNECTED_HIER_Z483,
       UNCONNECTED_HIER_Z484, UNCONNECTED_HIER_Z485,
       UNCONNECTED_HIER_Z486, UNCONNECTED_HIER_Z487,
       UNCONNECTED_HIER_Z488, UNCONNECTED_HIER_Z489,
       UNCONNECTED_HIER_Z490, UNCONNECTED_HIER_Z491,
       UNCONNECTED_HIER_Z492, UNCONNECTED_HIER_Z493,
       UNCONNECTED_HIER_Z494, UNCONNECTED_HIER_Z495,
       UNCONNECTED_HIER_Z496, UNCONNECTED_HIER_Z497,
       UNCONNECTED_HIER_Z498, UNCONNECTED_HIER_Z499,
       UNCONNECTED_HIER_Z500, UNCONNECTED_HIER_Z501,
       UNCONNECTED_HIER_Z502, UNCONNECTED_HIER_Z503,
       UNCONNECTED_HIER_Z504}), .mode (ccff_tail), .mode_inv
       (UNCONNECTED_HIER_Z505), .lut5_out (frac_lut6_lut5_out),
       .lut6_out (frac_lut6_lut6_out));
  frac_lut6_sky130_fd_sc_hd__dfrbp_1_mem_3
       frac_lut6_sky130_fd_sc_hd__dfrbp_1_mem(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head (ccff_head), .ccff_tail
       (ccff_tail), .mem_out ({frac_lut6_0_sram, UNCONNECTED280}),
       .mem_outb ({UNCONNECTED281, UNCONNECTED282, UNCONNECTED283,
       UNCONNECTED284, UNCONNECTED285, UNCONNECTED286, UNCONNECTED287,
       UNCONNECTED288, UNCONNECTED289, UNCONNECTED290, UNCONNECTED291,
       UNCONNECTED292, UNCONNECTED293, UNCONNECTED294, UNCONNECTED295,
       UNCONNECTED296, UNCONNECTED297, UNCONNECTED298, UNCONNECTED299,
       UNCONNECTED300, UNCONNECTED301, UNCONNECTED302, UNCONNECTED303,
       UNCONNECTED304, UNCONNECTED305, UNCONNECTED306, UNCONNECTED307,
       UNCONNECTED308, UNCONNECTED309, UNCONNECTED310, UNCONNECTED311,
       UNCONNECTED312, UNCONNECTED313, UNCONNECTED314, UNCONNECTED315,
       UNCONNECTED316, UNCONNECTED317, UNCONNECTED318, UNCONNECTED319,
       UNCONNECTED320, UNCONNECTED321, UNCONNECTED322, UNCONNECTED323,
       UNCONNECTED324, UNCONNECTED325, UNCONNECTED326, UNCONNECTED327,
       UNCONNECTED328, UNCONNECTED329, UNCONNECTED330, UNCONNECTED331,
       UNCONNECTED332, UNCONNECTED333, UNCONNECTED334, UNCONNECTED335,
       UNCONNECTED336, UNCONNECTED337, UNCONNECTED338, UNCONNECTED339,
       UNCONNECTED340, UNCONNECTED341, UNCONNECTED342, UNCONNECTED343,
       UNCONNECTED344, UNCONNECTED345}));
endmodule

module mux_tree_size2_mem_9(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_size2_9(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_1_Y;
  wire n_0, w705, w706;
  not g39 (sky130_fd_sc_hd__inv_1_1_Y[0], in[1]);
  and g69 (out, sram[1], n_0);
  nand g70 (n_0, w705, w706);
  nand g813 (w706, in[0], sram[0]);
  or g812 (w705, sky130_fd_sc_hd__inv_1_1_Y[0], sram[0]);
endmodule

module
     logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_3(pReset,
     prog_clk, frac_logic_in, ccff_head, frac_logic_out, ccff_tail);
  input [0:0] pReset, prog_clk, ccff_head;
  input [0:5] frac_logic_in;
  output [0:1] frac_logic_out;
  output [0:0] ccff_tail;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:5] frac_logic_in;
  wire [0:1] frac_logic_out;
  wire [0:0] ccff_tail;
  wire [0:1]
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut5_out;
  wire [0:0]
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut6_out;
  wire [0:0]
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_ccff_tail;
  wire [0:1] mux_tree_size2_0_sram;
  wire [0:1] mux_tree_size2_0_sram_inv;
  wire UNCONNECTED346, UNCONNECTED_HIER_Z506, UNCONNECTED_HIER_Z507;
  logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_3
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0(.pReset
       (pReset), .prog_clk (prog_clk), .frac_lut6_in (frac_logic_in),
       .ccff_head (ccff_head), .frac_lut6_lut5_out
       ({logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut5_out[0],
       frac_logic_out[1]}), .frac_lut6_lut6_out
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut6_out),
       .ccff_tail
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_ccff_tail));
  mux_tree_size2_mem_9 mem_frac_logic_out_0(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_ccff_tail),
       .ccff_tail (ccff_tail), .mem_out ({mux_tree_size2_0_sram[0],
       UNCONNECTED346}), .mem_outb (mux_tree_size2_0_sram_inv));
  mux_tree_size2_9 mux_frac_logic_out_0(.in
       ({logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut6_out,
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut5_out[0]}),
       .sram ({mux_tree_size2_0_sram[0], ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z506, UNCONNECTED_HIER_Z507}), .out
       (frac_logic_out[0]));
endmodule

module mux_tree_size2_mem_10(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_size2_mem_11(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_size2_10(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire n_0, w707, w708, w709;
  and g67 (out, sram[1], n_0);
  nand g68 (n_0, w708, w709);
  nand g816 (w709, in[0], sram[0]);
  nand g815 (w708, w707, in[1]);
  not g814 (w707, sram[0]);
endmodule

module mux_tree_size2_11(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire n_0, w710, w711, w712;
  and g67 (out, sram[1], n_0);
  nand g68 (n_0, w711, w712);
  nand g819 (w712, in[0], sram[0]);
  nand g818 (w711, w710, in[1]);
  not g817 (w710, sram[0]);
endmodule

module
     logical_tile_clb_mode_default__fle_mode_physical__fabric_3(pReset,
     prog_clk, set, reset, clk, fabric_in, fabric_clk, ccff_head,
     fabric_out, ccff_tail);
  input [0:0] pReset, prog_clk, set, reset, clk, fabric_clk, ccff_head;
  input [0:5] fabric_in;
  output [0:1] fabric_out;
  output [0:0] ccff_tail;
  wire [0:0] pReset, prog_clk, set, reset, clk, fabric_clk, ccff_head;
  wire [0:5] fabric_in;
  wire [0:1] fabric_out;
  wire [0:0] ccff_tail;
  wire [0:1]
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out;
  wire [0:0]
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0_ff_Q;
  wire [0:0]
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1_ff_Q;
  wire [0:0]
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_ccff_tail;
  wire [0:0] mux_tree_size2_mem_0_ccff_tail;
  wire [0:1] mux_tree_size2_0_sram;
  wire [0:1] mux_tree_size2_0_sram_inv;
  wire [0:1] mux_tree_size2_1_sram;
  wire [0:1] mux_tree_size2_1_sram_inv;
  wire UNCONNECTED347, UNCONNECTED348, UNCONNECTED_HIER_Z508,
       UNCONNECTED_HIER_Z509, UNCONNECTED_HIER_Z510,
       UNCONNECTED_HIER_Z511, UNCONNECTED_HIER_Z512,
       UNCONNECTED_HIER_Z513;
  logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_6
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0(.set
       (set), .reset (reset), .clk (clk), .ff_D
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[0]),
       .ff_Q
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0_ff_Q),
       .ff_clk (UNCONNECTED_HIER_Z508));
  logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_7
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1(.set
       (set), .reset (reset), .clk (clk), .ff_D
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[1]),
       .ff_Q
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1_ff_Q),
       .ff_clk (UNCONNECTED_HIER_Z509));
  logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_3
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0(.pReset
       (pReset), .prog_clk (prog_clk), .frac_logic_in (fabric_in),
       .ccff_head (ccff_head), .frac_logic_out
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out),
       .ccff_tail
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_ccff_tail));
  mux_tree_size2_mem_10 mem_fabric_out_0(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_ccff_tail),
       .ccff_tail (mux_tree_size2_mem_0_ccff_tail), .mem_out
       ({mux_tree_size2_0_sram[0], UNCONNECTED347}), .mem_outb
       (mux_tree_size2_0_sram_inv));
  mux_tree_size2_mem_11 mem_fabric_out_1(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size2_mem_0_ccff_tail),
       .ccff_tail (ccff_tail), .mem_out ({mux_tree_size2_1_sram[0],
       UNCONNECTED348}), .mem_outb (mux_tree_size2_1_sram_inv));
  mux_tree_size2_10 mux_fabric_out_0(.in
       ({logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0_ff_Q,
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[0]}),
       .sram ({mux_tree_size2_0_sram[0],
       mux_tree_size2_mem_0_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z510, UNCONNECTED_HIER_Z511}), .out
       (fabric_out[0]));
  mux_tree_size2_11 mux_fabric_out_1(.in
       ({logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1_ff_Q,
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[1]}),
       .sram ({mux_tree_size2_1_sram[0], ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z512, UNCONNECTED_HIER_Z513}), .out
       (fabric_out[1]));
endmodule

module logical_tile_clb_mode_default__fle_3(pReset, prog_clk, set,
     reset, clk, fle_in, fle_clk, ccff_head, fle_out, ccff_tail);
  input [0:0] pReset, prog_clk, set, reset, clk, fle_clk, ccff_head;
  input [0:5] fle_in;
  output [0:1] fle_out;
  output [0:0] ccff_tail;
  wire [0:0] pReset, prog_clk, set, reset, clk, fle_clk, ccff_head;
  wire [0:5] fle_in;
  wire [0:1] fle_out;
  wire [0:0] ccff_tail;
  wire UNCONNECTED_HIER_Z514;
  logical_tile_clb_mode_default__fle_mode_physical__fabric_3
       logical_tile_clb_mode_default__fle_mode_physical__fabric_0(.pReset
       (pReset), .prog_clk (prog_clk), .set (set), .reset (reset), .clk
       (clk), .fabric_in (fle_in), .fabric_clk (UNCONNECTED_HIER_Z514),
       .ccff_head (ccff_head), .fabric_out (fle_out), .ccff_tail
       (ccff_tail));
endmodule

module
     logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_8(set,
     reset, clk, ff_D, ff_Q, ff_clk);
  input [0:0] set, reset, clk, ff_D, ff_clk;
  output [0:0] ff_Q;
  wire [0:0] set, reset, clk, ff_D, ff_clk;
  wire [0:0] ff_Q;
  wire UNCONNECTED95;
  sky130_fd_sc_hd__sdfbbp_1 sky130_fd_sc_hd__sdfbbp_1_0_(.CLK (clk), .D
       (ff_D), .SCE (1'b0), .SCD (1'b0), .RESET_B (reset), .SET_B
       (set), .Q (ff_Q), .Q_N (UNCONNECTED95));
endmodule

module
     logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_9(set,
     reset, clk, ff_D, ff_Q, ff_clk);
  input [0:0] set, reset, clk, ff_D, ff_clk;
  output [0:0] ff_Q;
  wire [0:0] set, reset, clk, ff_D, ff_clk;
  wire [0:0] ff_Q;
  wire UNCONNECTED96;
  sky130_fd_sc_hd__sdfbbp_1 sky130_fd_sc_hd__sdfbbp_1_0_(.CLK (clk), .D
       (ff_D), .SCE (1'b0), .SCD (1'b0), .RESET_B (reset), .SET_B
       (set), .Q (ff_Q), .Q_N (UNCONNECTED96));
endmodule

module frac_lut6_mux_4(in, sram, sram_inv, lut5_out, lut6_out);
  input [0:63] in;
  input [0:5] sram, sram_inv;
  output [0:1] lut5_out;
  output [0:0] lut6_out;
  wire [0:63] in;
  wire [0:5] sram, sram_inv;
  wire [0:1] lut5_out;
  wire [0:0] lut6_out;
  wire [0:0] sky130_fd_sc_hd__mux2_1_61_X;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_16;
  wire n_18, n_21, n_27, n_28, n_29, n_31, n_32, n_34;
  wire n_35, n_36, n_37, n_38, n_39, n_40, n_41, n_43;
  wire n_44, n_45, n_46, n_47, n_48, n_49, n_50, n_51;
  wire n_52, n_53, n_54, n_55, n_56, n_57, n_58, n_59;
  wire n_60, n_61, n_62, n_63, n_64, n_65, n_66, n_67;
  wire w713, w714, w715, w716, w717, w718, w719, w720;
  wire w721, w722, w723, w724, w725, w726, w727, w728;
  wire w729, w730, w731, w732, w733, w734, w735, w736;
  wire w737, w738, w739, w740, w741, w742, w743, w744;
  wire w745, w746, w747, w748, w749, w750, w751, w752;
  wire w753, w754, w755, w756, w757, w758, w759, w760;
  wire w761, w762, w763, w764, w765, w766, w767, w768;
  wire w769, w770, w771, w772, w773, w774, w775, w776;
  wire w777, w778, w779, w780, w781, w782, w783, w784;
  wire w785, w786, w787, w788, w789, w790, w791, w792;
  wire w793, w794, w795;
  not g1056 (lut5_out[1], sky130_fd_sc_hd__mux2_1_61_X[0]);
  nand g1072 (lut6_out, w713, w714);
  nand g821 (w714, sram[5], lut5_out[0]);
  or g820 (w713, sram[5], sky130_fd_sc_hd__mux2_1_61_X[0]);
  nand g2711 (sky130_fd_sc_hd__mux2_1_61_X[0], w715, w716);
  nand g823 (w716, sram[4], n_66);
  or g822 (w715, sram[4], n_65);
  nand g2712 (lut5_out[0], w717, n_67);
  or g824 (w717, sram[4], n_62, n_41, n_61);
  nand g2713 (n_67, sram[4], n_63, n_55, w718);
  or g825 (w718, sram[3], n_51);
  nand g2714 (n_66, w719, n_49, n_64);
  or g826 (w719, n_1, n_44, sram[2]);
  and g2715 (n_65, w720, w721, w722);
  nand g829 (w722, n_47, n_4);
  nand g828 (w721, n_58, sram[3]);
  nand g827 (w720, sram[2], n_60);
  nand g2716 (n_64, w723, sram[2], n_57);
  or g830 (w723, sram[3], n_16, n_38);
  nor g2717 (n_63, w724, n_29);
  and g831 (w724, n_59, sram[3]);
  nand g2718 (n_62, w725, n_54);
  or g832 (w725, sram[3], n_53);
  nor g2719 (n_61, w726, n_1);
  and g833 (w726, n_56, n_50);
  nand g2720 (n_60, w727, w728);
  or g835 (w728, n_1, n_46);
  or g834 (w727, sram[3], n_45);
  nand g2721 (n_59, w729, n_52);
  or g836 (w729, sram[2], n_43);
  nor g2722 (n_58, sram[2], n_48);
  or g2723 (n_57, n_1, n_8, n_10, n_28);
  nand g2724 (n_56, w730, n_0);
  nand g2725 (n_55, w731, n_4);
  or g838 (w731, n_9, n_40);
  nand g2726 (n_54, w732, n_4);
  or g839 (w732, n_11, n_37);
  nand g2727 (n_53, w733, sram[2]);
  nand g2728 (n_52, w734, sram[2]);
  nand g2729 (n_51, w735, sram[2]);
  nand g2730 (n_50, w736, sram[2]);
  nand g2731 (n_49, w737, n_4);
  nor g2732 (n_48, n_13, n_12, n_36);
  nand g2733 (n_47, w738, w739, n_39);
  or g846 (w739, in[63], n_2);
  or g845 (w738, in[60], n_3);
  nor g2734 (n_46, n_35, n_34);
  nor g2735 (n_45, n_32, n_31);
  nor g2736 (n_44, n_21, n_27);
  nor g2737 (n_43, n_18, n_14);
  or g848 (w741, in[0], n_3);
  or g847 (w740, in[1], n_7);
  nor g2739 (n_41, n_2, in[31], n_5);
  nand g2740 (n_40, w742, w743);
  or g850 (w743, in[13], n_7);
  or g849 (w742, in[14], n_6);
  and g2741 (n_39, w744, w745);
  or g852 (w745, in[61], n_7);
  or g851 (w744, in[62], n_6);
  nand g2742 (n_38, w746, w747);
  or g854 (w747, in[41], n_7);
  or g853 (w746, in[42], n_6);
  nand g2743 (n_37, w748, w749);
  or g856 (w749, in[29], n_7);
  or g855 (w748, in[30], n_6);
  nand g2744 (n_36, w750, w751);
  or g858 (w751, in[54], n_6);
  or g857 (w750, in[55], n_2);
  nand g2745 (n_35, w752, w753);
  or g860 (w753, in[49], n_7);
  or g859 (w752, in[50], n_6);
  nand g2746 (n_34, w754, w755);
  or g862 (w755, in[48], n_3);
  or g861 (w754, in[51], n_2);
  or g864 (w757, in[25], n_7);
  or g863 (w756, in[26], n_6);
  nand g2748 (n_32, w758, w759);
  or g866 (w759, in[57], n_7);
  or g865 (w758, in[58], n_6);
  nand g2749 (n_31, w760, w761);
  or g868 (w761, in[56], n_3);
  or g867 (w760, in[59], n_2);
  or g870 (w763, in[24], n_3);
  or g869 (w762, in[27], n_2);
  nor g2751 (n_29, n_2, in[15], n_5);
  nand g2752 (n_28, w764, w765);
  or g872 (w765, in[33], n_7);
  or g871 (w764, in[35], n_2);
  nand g2753 (n_27, w766, w767);
  or g874 (w767, in[38], n_6);
  or g873 (w766, in[39], n_2);
  or g876 (w769, in[44], n_3);
  or g875 (w768, in[45], n_7);
  or g878 (w771, in[16], n_3);
  or g877 (w770, in[17], n_7);
  or g880 (w773, in[46], n_6);
  or g879 (w772, in[47], n_2);
  or g882 (w775, in[2], n_6);
  or g881 (w774, in[3], n_2);
  or g884 (w777, in[18], n_6);
  or g883 (w776, in[19], n_2);
  nand g2759 (n_21, w778, w779);
  or g886 (w779, in[36], n_3);
  or g885 (w778, in[37], n_7);
  or g888 (w781, in[9], n_7);
  or g887 (w780, in[10], n_6);
  or g890 (w783, in[8], n_3);
  or g889 (w782, in[11], n_2);
  nand g2762 (n_18, w784, w785);
  or g892 (w785, in[5], n_7);
  or g891 (w784, in[6], n_6);
  or g894 (w787, in[21], n_7);
  or g893 (w786, in[22], n_6);
  nand g2764 (n_16, w788, w789);
  or g896 (w789, in[40], n_3);
  or g895 (w788, in[43], n_2);
  or g898 (w791, in[20], n_3);
  or g897 (w790, in[23], n_2);
  nand g2766 (n_14, w792, w793);
  or g900 (w793, in[4], n_3);
  or g899 (w792, in[7], n_2);
  nor g2767 (n_13, in[52], n_3);
  nor g2768 (n_12, in[53], n_7);
  nor g2769 (n_11, in[28], n_3);
  nor g2770 (n_10, in[32], n_3);
  nor g2771 (n_9, in[12], n_3);
  nor g2772 (n_8, in[34], n_6);
  nand g2773 (n_7, w794, sram[1]);
  not g901 (w794, sram[0]);
  nand g2774 (n_6, w795, sram[0]);
  not g902 (w795, sram[1]);
  not g2775 (n_4, n_5);
  nand g2776 (n_5, n_1, n_0);
  nand g2777 (n_3, sram[1], sram[0]);
  or g2778 (n_2, sram[0], sram[1]);
  not g2779 (n_1, sram[3]);
  not g2780 (n_0, sram[2]);
  nand g1 (w733, w756, w757, w762, w763);
  nand g2 (w735, w780, w781, w782, w783);
  nand g3 (w730, w786, w787, w790, w791);
  nand g4 (w736, w770, w771, w776, w777);
  nand g5 (w734, w740, w741, w774, w775);
  nand g6 (w737, w768, w769, w772, w773);
endmodule

module frac_lut6_4(in, sram, sram_inv, mode, mode_inv, lut5_out,
     lut6_out);
  input [0:5] in;
  input [0:63] sram, sram_inv;
  input [0:0] mode, mode_inv;
  output [0:1] lut5_out;
  output [0:0] lut6_out;
  wire [0:5] in;
  wire [0:63] sram, sram_inv;
  wire [0:0] mode, mode_inv;
  wire [0:1] lut5_out;
  wire [0:0] lut6_out;
  wire [0:0] sky130_fd_sc_hd__or2_1_0_X;
  wire UNCONNECTED_HIER_Z515, UNCONNECTED_HIER_Z516,
       UNCONNECTED_HIER_Z517, UNCONNECTED_HIER_Z518,
       UNCONNECTED_HIER_Z519, UNCONNECTED_HIER_Z520;
  frac_lut6_mux_4 frac_lut6_mux_0_(.in (sram), .sram ({in[0:4],
       sky130_fd_sc_hd__or2_1_0_X}), .sram_inv ({UNCONNECTED_HIER_Z515,
       UNCONNECTED_HIER_Z516, UNCONNECTED_HIER_Z517,
       UNCONNECTED_HIER_Z518, UNCONNECTED_HIER_Z519,
       UNCONNECTED_HIER_Z520}), .lut5_out (lut5_out), .lut6_out
       (lut6_out));
  or g2 (sky130_fd_sc_hd__or2_1_0_X[0], in[5], mode);
endmodule

module frac_lut6_sky130_fd_sc_hd__dfrbp_1_mem_4(pReset, prog_clk,
     ccff_head, ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:64] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:64] mem_out, mem_outb;
  wire n_1, n_2, n_3, n_4, n_5, n_6, n_7, n_8;
  wire n_9, n_10, n_11, n_12, n_13, n_14, n_15, n_16;
  wire n_17, n_18, n_19, n_20, n_21, n_22, n_23, n_24;
  wire n_25, n_26, n_27, n_28, n_29, n_30, n_31, n_32;
  wire n_33, n_34, n_35, n_36, n_37, n_38, n_39, n_40;
  wire n_41, n_42, n_43, n_44, n_45, n_46, n_47, n_48;
  wire n_49, n_50, n_51, n_52, n_53, n_54, n_55, n_56;
  wire n_57, n_58, n_59, n_60, n_61, n_62, n_63, n_64;
  wire n_65;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (mem_out[2]), .Q_N (n_3));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_3_(.CLK (prog_clk),
       .D (mem_out[2]), .RESET_B (pReset), .Q (mem_out[3]), .Q_N (n_4));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_4_(.CLK (prog_clk),
       .D (mem_out[3]), .RESET_B (pReset), .Q (mem_out[4]), .Q_N (n_5));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_5_(.CLK (prog_clk),
       .D (mem_out[4]), .RESET_B (pReset), .Q (mem_out[5]), .Q_N (n_6));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_6_(.CLK (prog_clk),
       .D (mem_out[5]), .RESET_B (pReset), .Q (mem_out[6]), .Q_N (n_7));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_7_(.CLK (prog_clk),
       .D (mem_out[6]), .RESET_B (pReset), .Q (mem_out[7]), .Q_N (n_8));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_8_(.CLK (prog_clk),
       .D (mem_out[7]), .RESET_B (pReset), .Q (mem_out[8]), .Q_N (n_9));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_9_(.CLK (prog_clk),
       .D (mem_out[8]), .RESET_B (pReset), .Q (mem_out[9]), .Q_N
       (n_10));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_10_(.CLK
       (prog_clk), .D (mem_out[9]), .RESET_B (pReset), .Q
       (mem_out[10]), .Q_N (n_11));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_11_(.CLK
       (prog_clk), .D (mem_out[10]), .RESET_B (pReset), .Q
       (mem_out[11]), .Q_N (n_12));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_12_(.CLK
       (prog_clk), .D (mem_out[11]), .RESET_B (pReset), .Q
       (mem_out[12]), .Q_N (n_13));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_13_(.CLK
       (prog_clk), .D (mem_out[12]), .RESET_B (pReset), .Q
       (mem_out[13]), .Q_N (n_14));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_14_(.CLK
       (prog_clk), .D (mem_out[13]), .RESET_B (pReset), .Q
       (mem_out[14]), .Q_N (n_15));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_15_(.CLK
       (prog_clk), .D (mem_out[14]), .RESET_B (pReset), .Q
       (mem_out[15]), .Q_N (n_16));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_16_(.CLK
       (prog_clk), .D (mem_out[15]), .RESET_B (pReset), .Q
       (mem_out[16]), .Q_N (n_17));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_17_(.CLK
       (prog_clk), .D (mem_out[16]), .RESET_B (pReset), .Q
       (mem_out[17]), .Q_N (n_18));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_18_(.CLK
       (prog_clk), .D (mem_out[17]), .RESET_B (pReset), .Q
       (mem_out[18]), .Q_N (n_19));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_19_(.CLK
       (prog_clk), .D (mem_out[18]), .RESET_B (pReset), .Q
       (mem_out[19]), .Q_N (n_20));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_20_(.CLK
       (prog_clk), .D (mem_out[19]), .RESET_B (pReset), .Q
       (mem_out[20]), .Q_N (n_21));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_21_(.CLK
       (prog_clk), .D (mem_out[20]), .RESET_B (pReset), .Q
       (mem_out[21]), .Q_N (n_22));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_22_(.CLK
       (prog_clk), .D (mem_out[21]), .RESET_B (pReset), .Q
       (mem_out[22]), .Q_N (n_23));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_23_(.CLK
       (prog_clk), .D (mem_out[22]), .RESET_B (pReset), .Q
       (mem_out[23]), .Q_N (n_24));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_24_(.CLK
       (prog_clk), .D (mem_out[23]), .RESET_B (pReset), .Q
       (mem_out[24]), .Q_N (n_25));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_25_(.CLK
       (prog_clk), .D (mem_out[24]), .RESET_B (pReset), .Q
       (mem_out[25]), .Q_N (n_26));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_26_(.CLK
       (prog_clk), .D (mem_out[25]), .RESET_B (pReset), .Q
       (mem_out[26]), .Q_N (n_27));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_27_(.CLK
       (prog_clk), .D (mem_out[26]), .RESET_B (pReset), .Q
       (mem_out[27]), .Q_N (n_28));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_28_(.CLK
       (prog_clk), .D (mem_out[27]), .RESET_B (pReset), .Q
       (mem_out[28]), .Q_N (n_29));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_29_(.CLK
       (prog_clk), .D (mem_out[28]), .RESET_B (pReset), .Q
       (mem_out[29]), .Q_N (n_30));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_30_(.CLK
       (prog_clk), .D (mem_out[29]), .RESET_B (pReset), .Q
       (mem_out[30]), .Q_N (n_31));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_31_(.CLK
       (prog_clk), .D (mem_out[30]), .RESET_B (pReset), .Q
       (mem_out[31]), .Q_N (n_32));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_32_(.CLK
       (prog_clk), .D (mem_out[31]), .RESET_B (pReset), .Q
       (mem_out[32]), .Q_N (n_33));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_33_(.CLK
       (prog_clk), .D (mem_out[32]), .RESET_B (pReset), .Q
       (mem_out[33]), .Q_N (n_34));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_34_(.CLK
       (prog_clk), .D (mem_out[33]), .RESET_B (pReset), .Q
       (mem_out[34]), .Q_N (n_35));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_35_(.CLK
       (prog_clk), .D (mem_out[34]), .RESET_B (pReset), .Q
       (mem_out[35]), .Q_N (n_36));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_36_(.CLK
       (prog_clk), .D (mem_out[35]), .RESET_B (pReset), .Q
       (mem_out[36]), .Q_N (n_37));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_37_(.CLK
       (prog_clk), .D (mem_out[36]), .RESET_B (pReset), .Q
       (mem_out[37]), .Q_N (n_38));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_38_(.CLK
       (prog_clk), .D (mem_out[37]), .RESET_B (pReset), .Q
       (mem_out[38]), .Q_N (n_39));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_39_(.CLK
       (prog_clk), .D (mem_out[38]), .RESET_B (pReset), .Q
       (mem_out[39]), .Q_N (n_40));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_40_(.CLK
       (prog_clk), .D (mem_out[39]), .RESET_B (pReset), .Q
       (mem_out[40]), .Q_N (n_41));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_41_(.CLK
       (prog_clk), .D (mem_out[40]), .RESET_B (pReset), .Q
       (mem_out[41]), .Q_N (n_42));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_42_(.CLK
       (prog_clk), .D (mem_out[41]), .RESET_B (pReset), .Q
       (mem_out[42]), .Q_N (n_43));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_43_(.CLK
       (prog_clk), .D (mem_out[42]), .RESET_B (pReset), .Q
       (mem_out[43]), .Q_N (n_44));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_44_(.CLK
       (prog_clk), .D (mem_out[43]), .RESET_B (pReset), .Q
       (mem_out[44]), .Q_N (n_45));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_45_(.CLK
       (prog_clk), .D (mem_out[44]), .RESET_B (pReset), .Q
       (mem_out[45]), .Q_N (n_46));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_46_(.CLK
       (prog_clk), .D (mem_out[45]), .RESET_B (pReset), .Q
       (mem_out[46]), .Q_N (n_47));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_47_(.CLK
       (prog_clk), .D (mem_out[46]), .RESET_B (pReset), .Q
       (mem_out[47]), .Q_N (n_48));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_48_(.CLK
       (prog_clk), .D (mem_out[47]), .RESET_B (pReset), .Q
       (mem_out[48]), .Q_N (n_49));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_49_(.CLK
       (prog_clk), .D (mem_out[48]), .RESET_B (pReset), .Q
       (mem_out[49]), .Q_N (n_50));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_50_(.CLK
       (prog_clk), .D (mem_out[49]), .RESET_B (pReset), .Q
       (mem_out[50]), .Q_N (n_51));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_51_(.CLK
       (prog_clk), .D (mem_out[50]), .RESET_B (pReset), .Q
       (mem_out[51]), .Q_N (n_52));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_52_(.CLK
       (prog_clk), .D (mem_out[51]), .RESET_B (pReset), .Q
       (mem_out[52]), .Q_N (n_53));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_53_(.CLK
       (prog_clk), .D (mem_out[52]), .RESET_B (pReset), .Q
       (mem_out[53]), .Q_N (n_54));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_54_(.CLK
       (prog_clk), .D (mem_out[53]), .RESET_B (pReset), .Q
       (mem_out[54]), .Q_N (n_55));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_55_(.CLK
       (prog_clk), .D (mem_out[54]), .RESET_B (pReset), .Q
       (mem_out[55]), .Q_N (n_56));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_56_(.CLK
       (prog_clk), .D (mem_out[55]), .RESET_B (pReset), .Q
       (mem_out[56]), .Q_N (n_57));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_57_(.CLK
       (prog_clk), .D (mem_out[56]), .RESET_B (pReset), .Q
       (mem_out[57]), .Q_N (n_58));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_58_(.CLK
       (prog_clk), .D (mem_out[57]), .RESET_B (pReset), .Q
       (mem_out[58]), .Q_N (n_59));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_59_(.CLK
       (prog_clk), .D (mem_out[58]), .RESET_B (pReset), .Q
       (mem_out[59]), .Q_N (n_60));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_60_(.CLK
       (prog_clk), .D (mem_out[59]), .RESET_B (pReset), .Q
       (mem_out[60]), .Q_N (n_61));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_61_(.CLK
       (prog_clk), .D (mem_out[60]), .RESET_B (pReset), .Q
       (mem_out[61]), .Q_N (n_62));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_62_(.CLK
       (prog_clk), .D (mem_out[61]), .RESET_B (pReset), .Q
       (mem_out[62]), .Q_N (n_63));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_63_(.CLK
       (prog_clk), .D (mem_out[62]), .RESET_B (pReset), .Q
       (mem_out[63]), .Q_N (n_64));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_64_(.CLK
       (prog_clk), .D (mem_out[63]), .RESET_B (pReset), .Q (ccff_tail),
       .Q_N (n_65));
endmodule

module
     logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_4(pReset,
     prog_clk, frac_lut6_in, ccff_head, frac_lut6_lut5_out,
     frac_lut6_lut6_out, ccff_tail);
  input [0:0] pReset, prog_clk, ccff_head;
  input [0:5] frac_lut6_in;
  output [0:1] frac_lut6_lut5_out;
  output [0:0] frac_lut6_lut6_out, ccff_tail;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:5] frac_lut6_in;
  wire [0:1] frac_lut6_lut5_out;
  wire [0:0] frac_lut6_lut6_out, ccff_tail;
  wire [0:63] frac_lut6_0_sram;
  wire UNCONNECTED349, UNCONNECTED350, UNCONNECTED351, UNCONNECTED352,
       UNCONNECTED353, UNCONNECTED354, UNCONNECTED355, UNCONNECTED356;
  wire UNCONNECTED357, UNCONNECTED358, UNCONNECTED359, UNCONNECTED360,
       UNCONNECTED361, UNCONNECTED362, UNCONNECTED363, UNCONNECTED364;
  wire UNCONNECTED365, UNCONNECTED366, UNCONNECTED367, UNCONNECTED368,
       UNCONNECTED369, UNCONNECTED370, UNCONNECTED371, UNCONNECTED372;
  wire UNCONNECTED373, UNCONNECTED374, UNCONNECTED375, UNCONNECTED376,
       UNCONNECTED377, UNCONNECTED378, UNCONNECTED379, UNCONNECTED380;
  wire UNCONNECTED381, UNCONNECTED382, UNCONNECTED383, UNCONNECTED384,
       UNCONNECTED385, UNCONNECTED386, UNCONNECTED387, UNCONNECTED388;
  wire UNCONNECTED389, UNCONNECTED390, UNCONNECTED391, UNCONNECTED392,
       UNCONNECTED393, UNCONNECTED394, UNCONNECTED395, UNCONNECTED396;
  wire UNCONNECTED397, UNCONNECTED398, UNCONNECTED399, UNCONNECTED400,
       UNCONNECTED401, UNCONNECTED402, UNCONNECTED403, UNCONNECTED404;
  wire UNCONNECTED405, UNCONNECTED406, UNCONNECTED407, UNCONNECTED408,
       UNCONNECTED409, UNCONNECTED410, UNCONNECTED411, UNCONNECTED412;
  wire UNCONNECTED413, UNCONNECTED414, UNCONNECTED_HIER_Z521,
       UNCONNECTED_HIER_Z522, UNCONNECTED_HIER_Z523,
       UNCONNECTED_HIER_Z524, UNCONNECTED_HIER_Z525,
       UNCONNECTED_HIER_Z526;
  wire UNCONNECTED_HIER_Z527, UNCONNECTED_HIER_Z528,
       UNCONNECTED_HIER_Z529, UNCONNECTED_HIER_Z530,
       UNCONNECTED_HIER_Z531, UNCONNECTED_HIER_Z532,
       UNCONNECTED_HIER_Z533, UNCONNECTED_HIER_Z534;
  wire UNCONNECTED_HIER_Z535, UNCONNECTED_HIER_Z536,
       UNCONNECTED_HIER_Z537, UNCONNECTED_HIER_Z538,
       UNCONNECTED_HIER_Z539, UNCONNECTED_HIER_Z540,
       UNCONNECTED_HIER_Z541, UNCONNECTED_HIER_Z542;
  wire UNCONNECTED_HIER_Z543, UNCONNECTED_HIER_Z544,
       UNCONNECTED_HIER_Z545, UNCONNECTED_HIER_Z546,
       UNCONNECTED_HIER_Z547, UNCONNECTED_HIER_Z548,
       UNCONNECTED_HIER_Z549, UNCONNECTED_HIER_Z550;
  wire UNCONNECTED_HIER_Z551, UNCONNECTED_HIER_Z552,
       UNCONNECTED_HIER_Z553, UNCONNECTED_HIER_Z554,
       UNCONNECTED_HIER_Z555, UNCONNECTED_HIER_Z556,
       UNCONNECTED_HIER_Z557, UNCONNECTED_HIER_Z558;
  wire UNCONNECTED_HIER_Z559, UNCONNECTED_HIER_Z560,
       UNCONNECTED_HIER_Z561, UNCONNECTED_HIER_Z562,
       UNCONNECTED_HIER_Z563, UNCONNECTED_HIER_Z564,
       UNCONNECTED_HIER_Z565, UNCONNECTED_HIER_Z566;
  wire UNCONNECTED_HIER_Z567, UNCONNECTED_HIER_Z568,
       UNCONNECTED_HIER_Z569, UNCONNECTED_HIER_Z570,
       UNCONNECTED_HIER_Z571, UNCONNECTED_HIER_Z572,
       UNCONNECTED_HIER_Z573, UNCONNECTED_HIER_Z574;
  wire UNCONNECTED_HIER_Z575, UNCONNECTED_HIER_Z576,
       UNCONNECTED_HIER_Z577, UNCONNECTED_HIER_Z578,
       UNCONNECTED_HIER_Z579, UNCONNECTED_HIER_Z580,
       UNCONNECTED_HIER_Z581, UNCONNECTED_HIER_Z582;
  wire UNCONNECTED_HIER_Z583, UNCONNECTED_HIER_Z584,
       UNCONNECTED_HIER_Z585;
  frac_lut6_4 frac_lut6_0_(.in (frac_lut6_in), .sram
       (frac_lut6_0_sram), .sram_inv ({UNCONNECTED_HIER_Z521,
       UNCONNECTED_HIER_Z522, UNCONNECTED_HIER_Z523,
       UNCONNECTED_HIER_Z524, UNCONNECTED_HIER_Z525,
       UNCONNECTED_HIER_Z526, UNCONNECTED_HIER_Z527,
       UNCONNECTED_HIER_Z528, UNCONNECTED_HIER_Z529,
       UNCONNECTED_HIER_Z530, UNCONNECTED_HIER_Z531,
       UNCONNECTED_HIER_Z532, UNCONNECTED_HIER_Z533,
       UNCONNECTED_HIER_Z534, UNCONNECTED_HIER_Z535,
       UNCONNECTED_HIER_Z536, UNCONNECTED_HIER_Z537,
       UNCONNECTED_HIER_Z538, UNCONNECTED_HIER_Z539,
       UNCONNECTED_HIER_Z540, UNCONNECTED_HIER_Z541,
       UNCONNECTED_HIER_Z542, UNCONNECTED_HIER_Z543,
       UNCONNECTED_HIER_Z544, UNCONNECTED_HIER_Z545,
       UNCONNECTED_HIER_Z546, UNCONNECTED_HIER_Z547,
       UNCONNECTED_HIER_Z548, UNCONNECTED_HIER_Z549,
       UNCONNECTED_HIER_Z550, UNCONNECTED_HIER_Z551,
       UNCONNECTED_HIER_Z552, UNCONNECTED_HIER_Z553,
       UNCONNECTED_HIER_Z554, UNCONNECTED_HIER_Z555,
       UNCONNECTED_HIER_Z556, UNCONNECTED_HIER_Z557,
       UNCONNECTED_HIER_Z558, UNCONNECTED_HIER_Z559,
       UNCONNECTED_HIER_Z560, UNCONNECTED_HIER_Z561,
       UNCONNECTED_HIER_Z562, UNCONNECTED_HIER_Z563,
       UNCONNECTED_HIER_Z564, UNCONNECTED_HIER_Z565,
       UNCONNECTED_HIER_Z566, UNCONNECTED_HIER_Z567,
       UNCONNECTED_HIER_Z568, UNCONNECTED_HIER_Z569,
       UNCONNECTED_HIER_Z570, UNCONNECTED_HIER_Z571,
       UNCONNECTED_HIER_Z572, UNCONNECTED_HIER_Z573,
       UNCONNECTED_HIER_Z574, UNCONNECTED_HIER_Z575,
       UNCONNECTED_HIER_Z576, UNCONNECTED_HIER_Z577,
       UNCONNECTED_HIER_Z578, UNCONNECTED_HIER_Z579,
       UNCONNECTED_HIER_Z580, UNCONNECTED_HIER_Z581,
       UNCONNECTED_HIER_Z582, UNCONNECTED_HIER_Z583,
       UNCONNECTED_HIER_Z584}), .mode (ccff_tail), .mode_inv
       (UNCONNECTED_HIER_Z585), .lut5_out (frac_lut6_lut5_out),
       .lut6_out (frac_lut6_lut6_out));
  frac_lut6_sky130_fd_sc_hd__dfrbp_1_mem_4
       frac_lut6_sky130_fd_sc_hd__dfrbp_1_mem(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head (ccff_head), .ccff_tail
       (ccff_tail), .mem_out ({frac_lut6_0_sram, UNCONNECTED349}),
       .mem_outb ({UNCONNECTED350, UNCONNECTED351, UNCONNECTED352,
       UNCONNECTED353, UNCONNECTED354, UNCONNECTED355, UNCONNECTED356,
       UNCONNECTED357, UNCONNECTED358, UNCONNECTED359, UNCONNECTED360,
       UNCONNECTED361, UNCONNECTED362, UNCONNECTED363, UNCONNECTED364,
       UNCONNECTED365, UNCONNECTED366, UNCONNECTED367, UNCONNECTED368,
       UNCONNECTED369, UNCONNECTED370, UNCONNECTED371, UNCONNECTED372,
       UNCONNECTED373, UNCONNECTED374, UNCONNECTED375, UNCONNECTED376,
       UNCONNECTED377, UNCONNECTED378, UNCONNECTED379, UNCONNECTED380,
       UNCONNECTED381, UNCONNECTED382, UNCONNECTED383, UNCONNECTED384,
       UNCONNECTED385, UNCONNECTED386, UNCONNECTED387, UNCONNECTED388,
       UNCONNECTED389, UNCONNECTED390, UNCONNECTED391, UNCONNECTED392,
       UNCONNECTED393, UNCONNECTED394, UNCONNECTED395, UNCONNECTED396,
       UNCONNECTED397, UNCONNECTED398, UNCONNECTED399, UNCONNECTED400,
       UNCONNECTED401, UNCONNECTED402, UNCONNECTED403, UNCONNECTED404,
       UNCONNECTED405, UNCONNECTED406, UNCONNECTED407, UNCONNECTED408,
       UNCONNECTED409, UNCONNECTED410, UNCONNECTED411, UNCONNECTED412,
       UNCONNECTED413, UNCONNECTED414}));
endmodule

module mux_tree_size2_mem_12(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_size2_12(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire n_0, w796, w797, w798, w799;
  and g67 (out, w796, sram[1]);
  not g903 (w796, n_0);
  nand g68 (n_0, w797, w799);
  nand g906 (w799, w798, sram[0]);
  not g905 (w798, in[0]);
  or g904 (w797, in[1], sram[0]);
endmodule

module
     logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_4(pReset,
     prog_clk, frac_logic_in, ccff_head, frac_logic_out, ccff_tail);
  input [0:0] pReset, prog_clk, ccff_head;
  input [0:5] frac_logic_in;
  output [0:1] frac_logic_out;
  output [0:0] ccff_tail;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:5] frac_logic_in;
  wire [0:1] frac_logic_out;
  wire [0:0] ccff_tail;
  wire [0:1]
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut5_out;
  wire [0:0]
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut6_out;
  wire [0:0]
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_ccff_tail;
  wire [0:1] mux_tree_size2_0_sram;
  wire [0:1] mux_tree_size2_0_sram_inv;
  wire UNCONNECTED415, UNCONNECTED_HIER_Z586, UNCONNECTED_HIER_Z587;
  logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_4
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0(.pReset
       (pReset), .prog_clk (prog_clk), .frac_lut6_in (frac_logic_in),
       .ccff_head (ccff_head), .frac_lut6_lut5_out
       ({logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut5_out[0],
       frac_logic_out[1]}), .frac_lut6_lut6_out
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut6_out),
       .ccff_tail
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_ccff_tail));
  mux_tree_size2_mem_12 mem_frac_logic_out_0(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_ccff_tail),
       .ccff_tail (ccff_tail), .mem_out ({mux_tree_size2_0_sram[0],
       UNCONNECTED415}), .mem_outb (mux_tree_size2_0_sram_inv));
  mux_tree_size2_12 mux_frac_logic_out_0(.in
       ({logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut6_out,
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut5_out[0]}),
       .sram ({mux_tree_size2_0_sram[0], ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z586, UNCONNECTED_HIER_Z587}), .out
       (frac_logic_out[0]));
endmodule

module mux_tree_size2_mem_13(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_size2_mem_14(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_size2_13(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire n_0, w800, w801, w802;
  and g67 (out, sram[1], n_0);
  nand g68 (n_0, w801, w802);
  nand g909 (w802, in[0], sram[0]);
  nand g908 (w801, w800, in[1]);
  not g907 (w800, sram[0]);
endmodule

module mux_tree_size2_14(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire n_0, w803, w804, w805;
  and g67 (out, sram[1], n_0);
  nand g68 (n_0, w804, w805);
  nand g912 (w805, in[0], sram[0]);
  nand g911 (w804, w803, in[1]);
  not g910 (w803, sram[0]);
endmodule

module
     logical_tile_clb_mode_default__fle_mode_physical__fabric_4(pReset,
     prog_clk, set, reset, clk, fabric_in, fabric_clk, ccff_head,
     fabric_out, ccff_tail);
  input [0:0] pReset, prog_clk, set, reset, clk, fabric_clk, ccff_head;
  input [0:5] fabric_in;
  output [0:1] fabric_out;
  output [0:0] ccff_tail;
  wire [0:0] pReset, prog_clk, set, reset, clk, fabric_clk, ccff_head;
  wire [0:5] fabric_in;
  wire [0:1] fabric_out;
  wire [0:0] ccff_tail;
  wire [0:1]
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out;
  wire [0:0]
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0_ff_Q;
  wire [0:0]
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1_ff_Q;
  wire [0:0]
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_ccff_tail;
  wire [0:0] mux_tree_size2_mem_0_ccff_tail;
  wire [0:1] mux_tree_size2_0_sram;
  wire [0:1] mux_tree_size2_0_sram_inv;
  wire [0:1] mux_tree_size2_1_sram;
  wire [0:1] mux_tree_size2_1_sram_inv;
  wire UNCONNECTED416, UNCONNECTED417, UNCONNECTED_HIER_Z588,
       UNCONNECTED_HIER_Z589, UNCONNECTED_HIER_Z590,
       UNCONNECTED_HIER_Z591, UNCONNECTED_HIER_Z592,
       UNCONNECTED_HIER_Z593;
  logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_8
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0(.set
       (set), .reset (reset), .clk (clk), .ff_D
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[0]),
       .ff_Q
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0_ff_Q),
       .ff_clk (UNCONNECTED_HIER_Z588));
  logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_9
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1(.set
       (set), .reset (reset), .clk (clk), .ff_D
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[1]),
       .ff_Q
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1_ff_Q),
       .ff_clk (UNCONNECTED_HIER_Z589));
  logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_4
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0(.pReset
       (pReset), .prog_clk (prog_clk), .frac_logic_in (fabric_in),
       .ccff_head (ccff_head), .frac_logic_out
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out),
       .ccff_tail
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_ccff_tail));
  mux_tree_size2_mem_13 mem_fabric_out_0(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_ccff_tail),
       .ccff_tail (mux_tree_size2_mem_0_ccff_tail), .mem_out
       ({mux_tree_size2_0_sram[0], UNCONNECTED416}), .mem_outb
       (mux_tree_size2_0_sram_inv));
  mux_tree_size2_mem_14 mem_fabric_out_1(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size2_mem_0_ccff_tail),
       .ccff_tail (ccff_tail), .mem_out ({mux_tree_size2_1_sram[0],
       UNCONNECTED417}), .mem_outb (mux_tree_size2_1_sram_inv));
  mux_tree_size2_13 mux_fabric_out_0(.in
       ({logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0_ff_Q,
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[0]}),
       .sram ({mux_tree_size2_0_sram[0],
       mux_tree_size2_mem_0_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z590, UNCONNECTED_HIER_Z591}), .out
       (fabric_out[0]));
  mux_tree_size2_14 mux_fabric_out_1(.in
       ({logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1_ff_Q,
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[1]}),
       .sram ({mux_tree_size2_1_sram[0], ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z592, UNCONNECTED_HIER_Z593}), .out
       (fabric_out[1]));
endmodule

module logical_tile_clb_mode_default__fle_4(pReset, prog_clk, set,
     reset, clk, fle_in, fle_clk, ccff_head, fle_out, ccff_tail);
  input [0:0] pReset, prog_clk, set, reset, clk, fle_clk, ccff_head;
  input [0:5] fle_in;
  output [0:1] fle_out;
  output [0:0] ccff_tail;
  wire [0:0] pReset, prog_clk, set, reset, clk, fle_clk, ccff_head;
  wire [0:5] fle_in;
  wire [0:1] fle_out;
  wire [0:0] ccff_tail;
  wire UNCONNECTED_HIER_Z594;
  logical_tile_clb_mode_default__fle_mode_physical__fabric_4
       logical_tile_clb_mode_default__fle_mode_physical__fabric_0(.pReset
       (pReset), .prog_clk (prog_clk), .set (set), .reset (reset), .clk
       (clk), .fabric_in (fle_in), .fabric_clk (UNCONNECTED_HIER_Z594),
       .ccff_head (ccff_head), .fabric_out (fle_out), .ccff_tail
       (ccff_tail));
endmodule

module
     logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_10(set,
     reset, clk, ff_D, ff_Q, ff_clk);
  input [0:0] set, reset, clk, ff_D, ff_clk;
  output [0:0] ff_Q;
  wire [0:0] set, reset, clk, ff_D, ff_clk;
  wire [0:0] ff_Q;
  wire UNCONNECTED101;
  sky130_fd_sc_hd__sdfbbp_1 sky130_fd_sc_hd__sdfbbp_1_0_(.CLK (clk), .D
       (ff_D), .SCE (1'b0), .SCD (1'b0), .RESET_B (reset), .SET_B
       (set), .Q (ff_Q), .Q_N (UNCONNECTED101));
endmodule

module
     logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_11(set,
     reset, clk, ff_D, ff_Q, ff_clk);
  input [0:0] set, reset, clk, ff_D, ff_clk;
  output [0:0] ff_Q;
  wire [0:0] set, reset, clk, ff_D, ff_clk;
  wire [0:0] ff_Q;
  wire UNCONNECTED102;
  sky130_fd_sc_hd__sdfbbp_1 sky130_fd_sc_hd__sdfbbp_1_0_(.CLK (clk), .D
       (ff_D), .SCE (1'b0), .SCD (1'b0), .RESET_B (reset), .SET_B
       (set), .Q (ff_Q), .Q_N (UNCONNECTED102));
endmodule

module frac_lut6_mux_5(in, sram, sram_inv, lut5_out, lut6_out);
  input [0:63] in;
  input [0:5] sram, sram_inv;
  output [0:1] lut5_out;
  output [0:0] lut6_out;
  wire [0:63] in;
  wire [0:5] sram, sram_inv;
  wire [0:1] lut5_out;
  wire [0:0] lut6_out;
  wire [0:0] sky130_fd_sc_hd__mux2_1_61_X;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_16;
  wire n_18, n_21, n_27, n_28, n_29, n_31, n_32, n_34;
  wire n_35, n_36, n_37, n_38, n_39, n_40, n_41, n_43;
  wire n_44, n_45, n_46, n_47, n_48, n_49, n_50, n_51;
  wire n_52, n_53, n_54, n_55, n_56, n_57, n_58, n_59;
  wire n_60, n_61, n_62, n_63, n_64, n_65, n_66, n_67;
  wire w806, w807, w808, w809, w810, w811, w812, w813;
  wire w814, w815, w816, w817, w818, w819, w820, w821;
  wire w822, w823, w824, w825, w826, w827, w828, w829;
  wire w830, w831, w832, w833, w834, w835, w836, w837;
  wire w838, w839, w840, w841, w842, w843, w844, w845;
  wire w846, w847, w848, w849, w850, w851, w852, w853;
  wire w854, w855, w856, w857, w858, w859, w860, w861;
  wire w862, w863, w864, w865, w866, w867, w868, w869;
  wire w870, w871, w872, w873, w874, w875, w876, w877;
  wire w878, w879, w880, w881, w882, w883, w884, w885;
  wire w886, w887, w888;
  not g1056 (lut5_out[1], sky130_fd_sc_hd__mux2_1_61_X[0]);
  nand g1072 (lut6_out, w806, w807);
  nand g914 (w807, sram[5], lut5_out[0]);
  or g913 (w806, sram[5], sky130_fd_sc_hd__mux2_1_61_X[0]);
  nand g2711 (sky130_fd_sc_hd__mux2_1_61_X[0], w808, w809);
  nand g916 (w809, sram[4], n_66);
  or g915 (w808, sram[4], n_65);
  nand g2712 (lut5_out[0], w810, n_67);
  or g917 (w810, sram[4], n_62, n_41, n_61);
  nand g2713 (n_67, sram[4], n_63, n_55, w811);
  or g918 (w811, sram[3], n_51);
  nand g2714 (n_66, w812, n_49, n_64);
  or g919 (w812, n_1, n_44, sram[2]);
  and g2715 (n_65, w813, w814, w815);
  nand g922 (w815, n_47, n_4);
  nand g921 (w814, n_58, sram[3]);
  nand g920 (w813, sram[2], n_60);
  nand g2716 (n_64, w816, sram[2], n_57);
  or g923 (w816, sram[3], n_16, n_38);
  nor g2717 (n_63, w817, n_29);
  and g924 (w817, n_59, sram[3]);
  nand g2718 (n_62, w818, n_54);
  or g925 (w818, sram[3], n_53);
  nor g2719 (n_61, w819, n_1);
  and g926 (w819, n_56, n_50);
  nand g2720 (n_60, w820, w821);
  or g928 (w821, n_1, n_46);
  or g927 (w820, sram[3], n_45);
  nand g2721 (n_59, w822, n_52);
  or g929 (w822, sram[2], n_43);
  nor g2722 (n_58, sram[2], n_48);
  or g2723 (n_57, n_1, n_8, n_10, n_28);
  nand g2724 (n_56, w823, n_0);
  nand g2725 (n_55, w824, n_4);
  or g931 (w824, n_9, n_40);
  nand g2726 (n_54, w825, n_4);
  or g932 (w825, n_11, n_37);
  nand g2727 (n_53, w826, sram[2]);
  nand g2728 (n_52, w827, sram[2]);
  nand g2729 (n_51, w828, sram[2]);
  nand g2730 (n_50, w829, sram[2]);
  nand g2731 (n_49, w830, n_4);
  nor g2732 (n_48, n_13, n_12, n_36);
  nand g2733 (n_47, w831, w832, n_39);
  or g939 (w832, in[63], n_2);
  or g938 (w831, in[60], n_3);
  nor g2734 (n_46, n_35, n_34);
  nor g2735 (n_45, n_32, n_31);
  nor g2736 (n_44, n_21, n_27);
  nor g2737 (n_43, n_18, n_14);
  or g941 (w834, in[0], n_3);
  or g940 (w833, in[1], n_7);
  nor g2739 (n_41, n_2, in[31], n_5);
  nand g2740 (n_40, w835, w836);
  or g943 (w836, in[13], n_7);
  or g942 (w835, in[14], n_6);
  and g2741 (n_39, w837, w838);
  or g945 (w838, in[61], n_7);
  or g944 (w837, in[62], n_6);
  nand g2742 (n_38, w839, w840);
  or g947 (w840, in[41], n_7);
  or g946 (w839, in[42], n_6);
  nand g2743 (n_37, w841, w842);
  or g949 (w842, in[29], n_7);
  or g948 (w841, in[30], n_6);
  nand g2744 (n_36, w843, w844);
  or g951 (w844, in[54], n_6);
  or g950 (w843, in[55], n_2);
  nand g2745 (n_35, w845, w846);
  or g953 (w846, in[49], n_7);
  or g952 (w845, in[50], n_6);
  nand g2746 (n_34, w847, w848);
  or g955 (w848, in[48], n_3);
  or g954 (w847, in[51], n_2);
  or g957 (w850, in[25], n_7);
  or g956 (w849, in[26], n_6);
  nand g2748 (n_32, w851, w852);
  or g959 (w852, in[57], n_7);
  or g958 (w851, in[58], n_6);
  nand g2749 (n_31, w853, w854);
  or g961 (w854, in[56], n_3);
  or g960 (w853, in[59], n_2);
  or g963 (w856, in[24], n_3);
  or g962 (w855, in[27], n_2);
  nor g2751 (n_29, n_2, in[15], n_5);
  nand g2752 (n_28, w857, w858);
  or g965 (w858, in[33], n_7);
  or g964 (w857, in[35], n_2);
  nand g2753 (n_27, w859, w860);
  or g967 (w860, in[38], n_6);
  or g966 (w859, in[39], n_2);
  or g969 (w862, in[44], n_3);
  or g968 (w861, in[45], n_7);
  or g971 (w864, in[16], n_3);
  or g970 (w863, in[17], n_7);
  or g973 (w866, in[46], n_6);
  or g972 (w865, in[47], n_2);
  or g975 (w868, in[2], n_6);
  or g974 (w867, in[3], n_2);
  or g977 (w870, in[18], n_6);
  or g976 (w869, in[19], n_2);
  nand g2759 (n_21, w871, w872);
  or g979 (w872, in[36], n_3);
  or g978 (w871, in[37], n_7);
  or g981 (w874, in[9], n_7);
  or g980 (w873, in[10], n_6);
  or g983 (w876, in[8], n_3);
  or g982 (w875, in[11], n_2);
  nand g2762 (n_18, w877, w878);
  or g985 (w878, in[5], n_7);
  or g984 (w877, in[6], n_6);
  or g987 (w880, in[21], n_7);
  or g986 (w879, in[22], n_6);
  nand g2764 (n_16, w881, w882);
  or g989 (w882, in[40], n_3);
  or g988 (w881, in[43], n_2);
  or g991 (w884, in[20], n_3);
  or g990 (w883, in[23], n_2);
  nand g2766 (n_14, w885, w886);
  or g993 (w886, in[4], n_3);
  or g992 (w885, in[7], n_2);
  nor g2767 (n_13, in[52], n_3);
  nor g2768 (n_12, in[53], n_7);
  nor g2769 (n_11, in[28], n_3);
  nor g2770 (n_10, in[32], n_3);
  nor g2771 (n_9, in[12], n_3);
  nor g2772 (n_8, in[34], n_6);
  nand g2773 (n_7, w887, sram[1]);
  not g994 (w887, sram[0]);
  nand g2774 (n_6, w888, sram[0]);
  not g995 (w888, sram[1]);
  not g2775 (n_4, n_5);
  nand g2776 (n_5, n_1, n_0);
  nand g2777 (n_3, sram[1], sram[0]);
  or g2778 (n_2, sram[0], sram[1]);
  not g2779 (n_1, sram[3]);
  not g2780 (n_0, sram[2]);
  nand g1 (w826, w849, w850, w855, w856);
  nand g2 (w828, w873, w874, w875, w876);
  nand g3 (w823, w879, w880, w883, w884);
  nand g4 (w829, w863, w864, w869, w870);
  nand g5 (w827, w833, w834, w867, w868);
  nand g6 (w830, w861, w862, w865, w866);
endmodule

module frac_lut6_5(in, sram, sram_inv, mode, mode_inv, lut5_out,
     lut6_out);
  input [0:5] in;
  input [0:63] sram, sram_inv;
  input [0:0] mode, mode_inv;
  output [0:1] lut5_out;
  output [0:0] lut6_out;
  wire [0:5] in;
  wire [0:63] sram, sram_inv;
  wire [0:0] mode, mode_inv;
  wire [0:1] lut5_out;
  wire [0:0] lut6_out;
  wire [0:0] sky130_fd_sc_hd__or2_1_0_X;
  wire UNCONNECTED_HIER_Z595, UNCONNECTED_HIER_Z596,
       UNCONNECTED_HIER_Z597, UNCONNECTED_HIER_Z598,
       UNCONNECTED_HIER_Z599, UNCONNECTED_HIER_Z600;
  frac_lut6_mux_5 frac_lut6_mux_0_(.in (sram), .sram ({in[0:4],
       sky130_fd_sc_hd__or2_1_0_X}), .sram_inv ({UNCONNECTED_HIER_Z595,
       UNCONNECTED_HIER_Z596, UNCONNECTED_HIER_Z597,
       UNCONNECTED_HIER_Z598, UNCONNECTED_HIER_Z599,
       UNCONNECTED_HIER_Z600}), .lut5_out (lut5_out), .lut6_out
       (lut6_out));
  or g2 (sky130_fd_sc_hd__or2_1_0_X[0], in[5], mode);
endmodule

module frac_lut6_sky130_fd_sc_hd__dfrbp_1_mem_5(pReset, prog_clk,
     ccff_head, ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:64] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:64] mem_out, mem_outb;
  wire n_1, n_2, n_3, n_4, n_5, n_6, n_7, n_8;
  wire n_9, n_10, n_11, n_12, n_13, n_14, n_15, n_16;
  wire n_17, n_18, n_19, n_20, n_21, n_22, n_23, n_24;
  wire n_25, n_26, n_27, n_28, n_29, n_30, n_31, n_32;
  wire n_33, n_34, n_35, n_36, n_37, n_38, n_39, n_40;
  wire n_41, n_42, n_43, n_44, n_45, n_46, n_47, n_48;
  wire n_49, n_50, n_51, n_52, n_53, n_54, n_55, n_56;
  wire n_57, n_58, n_59, n_60, n_61, n_62, n_63, n_64;
  wire n_65;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (mem_out[2]), .Q_N (n_3));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_3_(.CLK (prog_clk),
       .D (mem_out[2]), .RESET_B (pReset), .Q (mem_out[3]), .Q_N (n_4));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_4_(.CLK (prog_clk),
       .D (mem_out[3]), .RESET_B (pReset), .Q (mem_out[4]), .Q_N (n_5));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_5_(.CLK (prog_clk),
       .D (mem_out[4]), .RESET_B (pReset), .Q (mem_out[5]), .Q_N (n_6));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_6_(.CLK (prog_clk),
       .D (mem_out[5]), .RESET_B (pReset), .Q (mem_out[6]), .Q_N (n_7));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_7_(.CLK (prog_clk),
       .D (mem_out[6]), .RESET_B (pReset), .Q (mem_out[7]), .Q_N (n_8));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_8_(.CLK (prog_clk),
       .D (mem_out[7]), .RESET_B (pReset), .Q (mem_out[8]), .Q_N (n_9));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_9_(.CLK (prog_clk),
       .D (mem_out[8]), .RESET_B (pReset), .Q (mem_out[9]), .Q_N
       (n_10));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_10_(.CLK
       (prog_clk), .D (mem_out[9]), .RESET_B (pReset), .Q
       (mem_out[10]), .Q_N (n_11));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_11_(.CLK
       (prog_clk), .D (mem_out[10]), .RESET_B (pReset), .Q
       (mem_out[11]), .Q_N (n_12));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_12_(.CLK
       (prog_clk), .D (mem_out[11]), .RESET_B (pReset), .Q
       (mem_out[12]), .Q_N (n_13));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_13_(.CLK
       (prog_clk), .D (mem_out[12]), .RESET_B (pReset), .Q
       (mem_out[13]), .Q_N (n_14));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_14_(.CLK
       (prog_clk), .D (mem_out[13]), .RESET_B (pReset), .Q
       (mem_out[14]), .Q_N (n_15));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_15_(.CLK
       (prog_clk), .D (mem_out[14]), .RESET_B (pReset), .Q
       (mem_out[15]), .Q_N (n_16));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_16_(.CLK
       (prog_clk), .D (mem_out[15]), .RESET_B (pReset), .Q
       (mem_out[16]), .Q_N (n_17));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_17_(.CLK
       (prog_clk), .D (mem_out[16]), .RESET_B (pReset), .Q
       (mem_out[17]), .Q_N (n_18));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_18_(.CLK
       (prog_clk), .D (mem_out[17]), .RESET_B (pReset), .Q
       (mem_out[18]), .Q_N (n_19));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_19_(.CLK
       (prog_clk), .D (mem_out[18]), .RESET_B (pReset), .Q
       (mem_out[19]), .Q_N (n_20));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_20_(.CLK
       (prog_clk), .D (mem_out[19]), .RESET_B (pReset), .Q
       (mem_out[20]), .Q_N (n_21));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_21_(.CLK
       (prog_clk), .D (mem_out[20]), .RESET_B (pReset), .Q
       (mem_out[21]), .Q_N (n_22));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_22_(.CLK
       (prog_clk), .D (mem_out[21]), .RESET_B (pReset), .Q
       (mem_out[22]), .Q_N (n_23));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_23_(.CLK
       (prog_clk), .D (mem_out[22]), .RESET_B (pReset), .Q
       (mem_out[23]), .Q_N (n_24));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_24_(.CLK
       (prog_clk), .D (mem_out[23]), .RESET_B (pReset), .Q
       (mem_out[24]), .Q_N (n_25));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_25_(.CLK
       (prog_clk), .D (mem_out[24]), .RESET_B (pReset), .Q
       (mem_out[25]), .Q_N (n_26));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_26_(.CLK
       (prog_clk), .D (mem_out[25]), .RESET_B (pReset), .Q
       (mem_out[26]), .Q_N (n_27));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_27_(.CLK
       (prog_clk), .D (mem_out[26]), .RESET_B (pReset), .Q
       (mem_out[27]), .Q_N (n_28));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_28_(.CLK
       (prog_clk), .D (mem_out[27]), .RESET_B (pReset), .Q
       (mem_out[28]), .Q_N (n_29));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_29_(.CLK
       (prog_clk), .D (mem_out[28]), .RESET_B (pReset), .Q
       (mem_out[29]), .Q_N (n_30));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_30_(.CLK
       (prog_clk), .D (mem_out[29]), .RESET_B (pReset), .Q
       (mem_out[30]), .Q_N (n_31));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_31_(.CLK
       (prog_clk), .D (mem_out[30]), .RESET_B (pReset), .Q
       (mem_out[31]), .Q_N (n_32));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_32_(.CLK
       (prog_clk), .D (mem_out[31]), .RESET_B (pReset), .Q
       (mem_out[32]), .Q_N (n_33));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_33_(.CLK
       (prog_clk), .D (mem_out[32]), .RESET_B (pReset), .Q
       (mem_out[33]), .Q_N (n_34));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_34_(.CLK
       (prog_clk), .D (mem_out[33]), .RESET_B (pReset), .Q
       (mem_out[34]), .Q_N (n_35));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_35_(.CLK
       (prog_clk), .D (mem_out[34]), .RESET_B (pReset), .Q
       (mem_out[35]), .Q_N (n_36));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_36_(.CLK
       (prog_clk), .D (mem_out[35]), .RESET_B (pReset), .Q
       (mem_out[36]), .Q_N (n_37));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_37_(.CLK
       (prog_clk), .D (mem_out[36]), .RESET_B (pReset), .Q
       (mem_out[37]), .Q_N (n_38));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_38_(.CLK
       (prog_clk), .D (mem_out[37]), .RESET_B (pReset), .Q
       (mem_out[38]), .Q_N (n_39));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_39_(.CLK
       (prog_clk), .D (mem_out[38]), .RESET_B (pReset), .Q
       (mem_out[39]), .Q_N (n_40));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_40_(.CLK
       (prog_clk), .D (mem_out[39]), .RESET_B (pReset), .Q
       (mem_out[40]), .Q_N (n_41));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_41_(.CLK
       (prog_clk), .D (mem_out[40]), .RESET_B (pReset), .Q
       (mem_out[41]), .Q_N (n_42));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_42_(.CLK
       (prog_clk), .D (mem_out[41]), .RESET_B (pReset), .Q
       (mem_out[42]), .Q_N (n_43));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_43_(.CLK
       (prog_clk), .D (mem_out[42]), .RESET_B (pReset), .Q
       (mem_out[43]), .Q_N (n_44));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_44_(.CLK
       (prog_clk), .D (mem_out[43]), .RESET_B (pReset), .Q
       (mem_out[44]), .Q_N (n_45));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_45_(.CLK
       (prog_clk), .D (mem_out[44]), .RESET_B (pReset), .Q
       (mem_out[45]), .Q_N (n_46));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_46_(.CLK
       (prog_clk), .D (mem_out[45]), .RESET_B (pReset), .Q
       (mem_out[46]), .Q_N (n_47));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_47_(.CLK
       (prog_clk), .D (mem_out[46]), .RESET_B (pReset), .Q
       (mem_out[47]), .Q_N (n_48));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_48_(.CLK
       (prog_clk), .D (mem_out[47]), .RESET_B (pReset), .Q
       (mem_out[48]), .Q_N (n_49));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_49_(.CLK
       (prog_clk), .D (mem_out[48]), .RESET_B (pReset), .Q
       (mem_out[49]), .Q_N (n_50));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_50_(.CLK
       (prog_clk), .D (mem_out[49]), .RESET_B (pReset), .Q
       (mem_out[50]), .Q_N (n_51));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_51_(.CLK
       (prog_clk), .D (mem_out[50]), .RESET_B (pReset), .Q
       (mem_out[51]), .Q_N (n_52));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_52_(.CLK
       (prog_clk), .D (mem_out[51]), .RESET_B (pReset), .Q
       (mem_out[52]), .Q_N (n_53));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_53_(.CLK
       (prog_clk), .D (mem_out[52]), .RESET_B (pReset), .Q
       (mem_out[53]), .Q_N (n_54));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_54_(.CLK
       (prog_clk), .D (mem_out[53]), .RESET_B (pReset), .Q
       (mem_out[54]), .Q_N (n_55));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_55_(.CLK
       (prog_clk), .D (mem_out[54]), .RESET_B (pReset), .Q
       (mem_out[55]), .Q_N (n_56));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_56_(.CLK
       (prog_clk), .D (mem_out[55]), .RESET_B (pReset), .Q
       (mem_out[56]), .Q_N (n_57));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_57_(.CLK
       (prog_clk), .D (mem_out[56]), .RESET_B (pReset), .Q
       (mem_out[57]), .Q_N (n_58));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_58_(.CLK
       (prog_clk), .D (mem_out[57]), .RESET_B (pReset), .Q
       (mem_out[58]), .Q_N (n_59));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_59_(.CLK
       (prog_clk), .D (mem_out[58]), .RESET_B (pReset), .Q
       (mem_out[59]), .Q_N (n_60));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_60_(.CLK
       (prog_clk), .D (mem_out[59]), .RESET_B (pReset), .Q
       (mem_out[60]), .Q_N (n_61));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_61_(.CLK
       (prog_clk), .D (mem_out[60]), .RESET_B (pReset), .Q
       (mem_out[61]), .Q_N (n_62));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_62_(.CLK
       (prog_clk), .D (mem_out[61]), .RESET_B (pReset), .Q
       (mem_out[62]), .Q_N (n_63));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_63_(.CLK
       (prog_clk), .D (mem_out[62]), .RESET_B (pReset), .Q
       (mem_out[63]), .Q_N (n_64));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_64_(.CLK
       (prog_clk), .D (mem_out[63]), .RESET_B (pReset), .Q (ccff_tail),
       .Q_N (n_65));
endmodule

module
     logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_5(pReset,
     prog_clk, frac_lut6_in, ccff_head, frac_lut6_lut5_out,
     frac_lut6_lut6_out, ccff_tail);
  input [0:0] pReset, prog_clk, ccff_head;
  input [0:5] frac_lut6_in;
  output [0:1] frac_lut6_lut5_out;
  output [0:0] frac_lut6_lut6_out, ccff_tail;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:5] frac_lut6_in;
  wire [0:1] frac_lut6_lut5_out;
  wire [0:0] frac_lut6_lut6_out, ccff_tail;
  wire [0:63] frac_lut6_0_sram;
  wire UNCONNECTED418, UNCONNECTED419, UNCONNECTED420, UNCONNECTED421,
       UNCONNECTED422, UNCONNECTED423, UNCONNECTED424, UNCONNECTED425;
  wire UNCONNECTED426, UNCONNECTED427, UNCONNECTED428, UNCONNECTED429,
       UNCONNECTED430, UNCONNECTED431, UNCONNECTED432, UNCONNECTED433;
  wire UNCONNECTED434, UNCONNECTED435, UNCONNECTED436, UNCONNECTED437,
       UNCONNECTED438, UNCONNECTED439, UNCONNECTED440, UNCONNECTED441;
  wire UNCONNECTED442, UNCONNECTED443, UNCONNECTED444, UNCONNECTED445,
       UNCONNECTED446, UNCONNECTED447, UNCONNECTED448, UNCONNECTED449;
  wire UNCONNECTED450, UNCONNECTED451, UNCONNECTED452, UNCONNECTED453,
       UNCONNECTED454, UNCONNECTED455, UNCONNECTED456, UNCONNECTED457;
  wire UNCONNECTED458, UNCONNECTED459, UNCONNECTED460, UNCONNECTED461,
       UNCONNECTED462, UNCONNECTED463, UNCONNECTED464, UNCONNECTED465;
  wire UNCONNECTED466, UNCONNECTED467, UNCONNECTED468, UNCONNECTED469,
       UNCONNECTED470, UNCONNECTED471, UNCONNECTED472, UNCONNECTED473;
  wire UNCONNECTED474, UNCONNECTED475, UNCONNECTED476, UNCONNECTED477,
       UNCONNECTED478, UNCONNECTED479, UNCONNECTED480, UNCONNECTED481;
  wire UNCONNECTED482, UNCONNECTED483, UNCONNECTED_HIER_Z601,
       UNCONNECTED_HIER_Z602, UNCONNECTED_HIER_Z603,
       UNCONNECTED_HIER_Z604, UNCONNECTED_HIER_Z605,
       UNCONNECTED_HIER_Z606;
  wire UNCONNECTED_HIER_Z607, UNCONNECTED_HIER_Z608,
       UNCONNECTED_HIER_Z609, UNCONNECTED_HIER_Z610,
       UNCONNECTED_HIER_Z611, UNCONNECTED_HIER_Z612,
       UNCONNECTED_HIER_Z613, UNCONNECTED_HIER_Z614;
  wire UNCONNECTED_HIER_Z615, UNCONNECTED_HIER_Z616,
       UNCONNECTED_HIER_Z617, UNCONNECTED_HIER_Z618,
       UNCONNECTED_HIER_Z619, UNCONNECTED_HIER_Z620,
       UNCONNECTED_HIER_Z621, UNCONNECTED_HIER_Z622;
  wire UNCONNECTED_HIER_Z623, UNCONNECTED_HIER_Z624,
       UNCONNECTED_HIER_Z625, UNCONNECTED_HIER_Z626,
       UNCONNECTED_HIER_Z627, UNCONNECTED_HIER_Z628,
       UNCONNECTED_HIER_Z629, UNCONNECTED_HIER_Z630;
  wire UNCONNECTED_HIER_Z631, UNCONNECTED_HIER_Z632,
       UNCONNECTED_HIER_Z633, UNCONNECTED_HIER_Z634,
       UNCONNECTED_HIER_Z635, UNCONNECTED_HIER_Z636,
       UNCONNECTED_HIER_Z637, UNCONNECTED_HIER_Z638;
  wire UNCONNECTED_HIER_Z639, UNCONNECTED_HIER_Z640,
       UNCONNECTED_HIER_Z641, UNCONNECTED_HIER_Z642,
       UNCONNECTED_HIER_Z643, UNCONNECTED_HIER_Z644,
       UNCONNECTED_HIER_Z645, UNCONNECTED_HIER_Z646;
  wire UNCONNECTED_HIER_Z647, UNCONNECTED_HIER_Z648,
       UNCONNECTED_HIER_Z649, UNCONNECTED_HIER_Z650,
       UNCONNECTED_HIER_Z651, UNCONNECTED_HIER_Z652,
       UNCONNECTED_HIER_Z653, UNCONNECTED_HIER_Z654;
  wire UNCONNECTED_HIER_Z655, UNCONNECTED_HIER_Z656,
       UNCONNECTED_HIER_Z657, UNCONNECTED_HIER_Z658,
       UNCONNECTED_HIER_Z659, UNCONNECTED_HIER_Z660,
       UNCONNECTED_HIER_Z661, UNCONNECTED_HIER_Z662;
  wire UNCONNECTED_HIER_Z663, UNCONNECTED_HIER_Z664,
       UNCONNECTED_HIER_Z665;
  frac_lut6_5 frac_lut6_0_(.in (frac_lut6_in), .sram
       (frac_lut6_0_sram), .sram_inv ({UNCONNECTED_HIER_Z601,
       UNCONNECTED_HIER_Z602, UNCONNECTED_HIER_Z603,
       UNCONNECTED_HIER_Z604, UNCONNECTED_HIER_Z605,
       UNCONNECTED_HIER_Z606, UNCONNECTED_HIER_Z607,
       UNCONNECTED_HIER_Z608, UNCONNECTED_HIER_Z609,
       UNCONNECTED_HIER_Z610, UNCONNECTED_HIER_Z611,
       UNCONNECTED_HIER_Z612, UNCONNECTED_HIER_Z613,
       UNCONNECTED_HIER_Z614, UNCONNECTED_HIER_Z615,
       UNCONNECTED_HIER_Z616, UNCONNECTED_HIER_Z617,
       UNCONNECTED_HIER_Z618, UNCONNECTED_HIER_Z619,
       UNCONNECTED_HIER_Z620, UNCONNECTED_HIER_Z621,
       UNCONNECTED_HIER_Z622, UNCONNECTED_HIER_Z623,
       UNCONNECTED_HIER_Z624, UNCONNECTED_HIER_Z625,
       UNCONNECTED_HIER_Z626, UNCONNECTED_HIER_Z627,
       UNCONNECTED_HIER_Z628, UNCONNECTED_HIER_Z629,
       UNCONNECTED_HIER_Z630, UNCONNECTED_HIER_Z631,
       UNCONNECTED_HIER_Z632, UNCONNECTED_HIER_Z633,
       UNCONNECTED_HIER_Z634, UNCONNECTED_HIER_Z635,
       UNCONNECTED_HIER_Z636, UNCONNECTED_HIER_Z637,
       UNCONNECTED_HIER_Z638, UNCONNECTED_HIER_Z639,
       UNCONNECTED_HIER_Z640, UNCONNECTED_HIER_Z641,
       UNCONNECTED_HIER_Z642, UNCONNECTED_HIER_Z643,
       UNCONNECTED_HIER_Z644, UNCONNECTED_HIER_Z645,
       UNCONNECTED_HIER_Z646, UNCONNECTED_HIER_Z647,
       UNCONNECTED_HIER_Z648, UNCONNECTED_HIER_Z649,
       UNCONNECTED_HIER_Z650, UNCONNECTED_HIER_Z651,
       UNCONNECTED_HIER_Z652, UNCONNECTED_HIER_Z653,
       UNCONNECTED_HIER_Z654, UNCONNECTED_HIER_Z655,
       UNCONNECTED_HIER_Z656, UNCONNECTED_HIER_Z657,
       UNCONNECTED_HIER_Z658, UNCONNECTED_HIER_Z659,
       UNCONNECTED_HIER_Z660, UNCONNECTED_HIER_Z661,
       UNCONNECTED_HIER_Z662, UNCONNECTED_HIER_Z663,
       UNCONNECTED_HIER_Z664}), .mode (ccff_tail), .mode_inv
       (UNCONNECTED_HIER_Z665), .lut5_out (frac_lut6_lut5_out),
       .lut6_out (frac_lut6_lut6_out));
  frac_lut6_sky130_fd_sc_hd__dfrbp_1_mem_5
       frac_lut6_sky130_fd_sc_hd__dfrbp_1_mem(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head (ccff_head), .ccff_tail
       (ccff_tail), .mem_out ({frac_lut6_0_sram, UNCONNECTED418}),
       .mem_outb ({UNCONNECTED419, UNCONNECTED420, UNCONNECTED421,
       UNCONNECTED422, UNCONNECTED423, UNCONNECTED424, UNCONNECTED425,
       UNCONNECTED426, UNCONNECTED427, UNCONNECTED428, UNCONNECTED429,
       UNCONNECTED430, UNCONNECTED431, UNCONNECTED432, UNCONNECTED433,
       UNCONNECTED434, UNCONNECTED435, UNCONNECTED436, UNCONNECTED437,
       UNCONNECTED438, UNCONNECTED439, UNCONNECTED440, UNCONNECTED441,
       UNCONNECTED442, UNCONNECTED443, UNCONNECTED444, UNCONNECTED445,
       UNCONNECTED446, UNCONNECTED447, UNCONNECTED448, UNCONNECTED449,
       UNCONNECTED450, UNCONNECTED451, UNCONNECTED452, UNCONNECTED453,
       UNCONNECTED454, UNCONNECTED455, UNCONNECTED456, UNCONNECTED457,
       UNCONNECTED458, UNCONNECTED459, UNCONNECTED460, UNCONNECTED461,
       UNCONNECTED462, UNCONNECTED463, UNCONNECTED464, UNCONNECTED465,
       UNCONNECTED466, UNCONNECTED467, UNCONNECTED468, UNCONNECTED469,
       UNCONNECTED470, UNCONNECTED471, UNCONNECTED472, UNCONNECTED473,
       UNCONNECTED474, UNCONNECTED475, UNCONNECTED476, UNCONNECTED477,
       UNCONNECTED478, UNCONNECTED479, UNCONNECTED480, UNCONNECTED481,
       UNCONNECTED482, UNCONNECTED483}));
endmodule

module mux_tree_size2_mem_15(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_size2_15(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire n_0, w889, w890, w891, w892;
  and g67 (out, w889, sram[1]);
  not g996 (w889, n_0);
  nand g68 (n_0, w890, w892);
  nand g999 (w892, w891, sram[0]);
  not g998 (w891, in[0]);
  or g997 (w890, in[1], sram[0]);
endmodule

module
     logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_5(pReset,
     prog_clk, frac_logic_in, ccff_head, frac_logic_out, ccff_tail);
  input [0:0] pReset, prog_clk, ccff_head;
  input [0:5] frac_logic_in;
  output [0:1] frac_logic_out;
  output [0:0] ccff_tail;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:5] frac_logic_in;
  wire [0:1] frac_logic_out;
  wire [0:0] ccff_tail;
  wire [0:1]
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut5_out;
  wire [0:0]
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut6_out;
  wire [0:0]
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_ccff_tail;
  wire [0:1] mux_tree_size2_0_sram;
  wire [0:1] mux_tree_size2_0_sram_inv;
  wire UNCONNECTED484, UNCONNECTED_HIER_Z666, UNCONNECTED_HIER_Z667;
  logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_5
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0(.pReset
       (pReset), .prog_clk (prog_clk), .frac_lut6_in (frac_logic_in),
       .ccff_head (ccff_head), .frac_lut6_lut5_out
       ({logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut5_out[0],
       frac_logic_out[1]}), .frac_lut6_lut6_out
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut6_out),
       .ccff_tail
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_ccff_tail));
  mux_tree_size2_mem_15 mem_frac_logic_out_0(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_ccff_tail),
       .ccff_tail (ccff_tail), .mem_out ({mux_tree_size2_0_sram[0],
       UNCONNECTED484}), .mem_outb (mux_tree_size2_0_sram_inv));
  mux_tree_size2_15 mux_frac_logic_out_0(.in
       ({logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut6_out,
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut5_out[0]}),
       .sram ({mux_tree_size2_0_sram[0], ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z666, UNCONNECTED_HIER_Z667}), .out
       (frac_logic_out[0]));
endmodule

module mux_tree_size2_mem_16(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_size2_mem_17(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_size2_16(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire n_0, w893, w894, w895;
  and g67 (out, sram[1], n_0);
  nand g68 (n_0, w894, w895);
  nand g1002 (w895, in[0], sram[0]);
  nand g1001 (w894, w893, in[1]);
  not g1000 (w893, sram[0]);
endmodule

module mux_tree_size2_17(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire n_0, w896, w897, w898;
  and g67 (out, sram[1], n_0);
  nand g68 (n_0, w897, w898);
  nand g1005 (w898, in[0], sram[0]);
  nand g1004 (w897, w896, in[1]);
  not g1003 (w896, sram[0]);
endmodule

module
     logical_tile_clb_mode_default__fle_mode_physical__fabric_5(pReset,
     prog_clk, set, reset, clk, fabric_in, fabric_clk, ccff_head,
     fabric_out, ccff_tail);
  input [0:0] pReset, prog_clk, set, reset, clk, fabric_clk, ccff_head;
  input [0:5] fabric_in;
  output [0:1] fabric_out;
  output [0:0] ccff_tail;
  wire [0:0] pReset, prog_clk, set, reset, clk, fabric_clk, ccff_head;
  wire [0:5] fabric_in;
  wire [0:1] fabric_out;
  wire [0:0] ccff_tail;
  wire [0:1]
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out;
  wire [0:0]
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0_ff_Q;
  wire [0:0]
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1_ff_Q;
  wire [0:0]
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_ccff_tail;
  wire [0:0] mux_tree_size2_mem_0_ccff_tail;
  wire [0:1] mux_tree_size2_0_sram;
  wire [0:1] mux_tree_size2_0_sram_inv;
  wire [0:1] mux_tree_size2_1_sram;
  wire [0:1] mux_tree_size2_1_sram_inv;
  wire UNCONNECTED485, UNCONNECTED486, UNCONNECTED_HIER_Z668,
       UNCONNECTED_HIER_Z669, UNCONNECTED_HIER_Z670,
       UNCONNECTED_HIER_Z671, UNCONNECTED_HIER_Z672,
       UNCONNECTED_HIER_Z673;
  logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_10
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0(.set
       (set), .reset (reset), .clk (clk), .ff_D
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[0]),
       .ff_Q
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0_ff_Q),
       .ff_clk (UNCONNECTED_HIER_Z668));
  logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_11
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1(.set
       (set), .reset (reset), .clk (clk), .ff_D
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[1]),
       .ff_Q
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1_ff_Q),
       .ff_clk (UNCONNECTED_HIER_Z669));
  logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_5
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0(.pReset
       (pReset), .prog_clk (prog_clk), .frac_logic_in (fabric_in),
       .ccff_head (ccff_head), .frac_logic_out
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out),
       .ccff_tail
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_ccff_tail));
  mux_tree_size2_mem_16 mem_fabric_out_0(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_ccff_tail),
       .ccff_tail (mux_tree_size2_mem_0_ccff_tail), .mem_out
       ({mux_tree_size2_0_sram[0], UNCONNECTED485}), .mem_outb
       (mux_tree_size2_0_sram_inv));
  mux_tree_size2_mem_17 mem_fabric_out_1(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size2_mem_0_ccff_tail),
       .ccff_tail (ccff_tail), .mem_out ({mux_tree_size2_1_sram[0],
       UNCONNECTED486}), .mem_outb (mux_tree_size2_1_sram_inv));
  mux_tree_size2_16 mux_fabric_out_0(.in
       ({logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0_ff_Q,
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[0]}),
       .sram ({mux_tree_size2_0_sram[0],
       mux_tree_size2_mem_0_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z670, UNCONNECTED_HIER_Z671}), .out
       (fabric_out[0]));
  mux_tree_size2_17 mux_fabric_out_1(.in
       ({logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1_ff_Q,
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[1]}),
       .sram ({mux_tree_size2_1_sram[0], ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z672, UNCONNECTED_HIER_Z673}), .out
       (fabric_out[1]));
endmodule

module logical_tile_clb_mode_default__fle_5(pReset, prog_clk, set,
     reset, clk, fle_in, fle_clk, ccff_head, fle_out, ccff_tail);
  input [0:0] pReset, prog_clk, set, reset, clk, fle_clk, ccff_head;
  input [0:5] fle_in;
  output [0:1] fle_out;
  output [0:0] ccff_tail;
  wire [0:0] pReset, prog_clk, set, reset, clk, fle_clk, ccff_head;
  wire [0:5] fle_in;
  wire [0:1] fle_out;
  wire [0:0] ccff_tail;
  wire UNCONNECTED_HIER_Z674;
  logical_tile_clb_mode_default__fle_mode_physical__fabric_5
       logical_tile_clb_mode_default__fle_mode_physical__fabric_0(.pReset
       (pReset), .prog_clk (prog_clk), .set (set), .reset (reset), .clk
       (clk), .fabric_in (fle_in), .fabric_clk (UNCONNECTED_HIER_Z674),
       .ccff_head (ccff_head), .fabric_out (fle_out), .ccff_tail
       (ccff_tail));
endmodule

module
     logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_12(set,
     reset, clk, ff_D, ff_Q, ff_clk);
  input [0:0] set, reset, clk, ff_D, ff_clk;
  output [0:0] ff_Q;
  wire [0:0] set, reset, clk, ff_D, ff_clk;
  wire [0:0] ff_Q;
  wire UNCONNECTED107;
  sky130_fd_sc_hd__sdfbbp_1 sky130_fd_sc_hd__sdfbbp_1_0_(.CLK (clk), .D
       (ff_D), .SCE (1'b0), .SCD (1'b0), .RESET_B (reset), .SET_B
       (set), .Q (ff_Q), .Q_N (UNCONNECTED107));
endmodule

module
     logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_13(set,
     reset, clk, ff_D, ff_Q, ff_clk);
  input [0:0] set, reset, clk, ff_D, ff_clk;
  output [0:0] ff_Q;
  wire [0:0] set, reset, clk, ff_D, ff_clk;
  wire [0:0] ff_Q;
  wire UNCONNECTED108;
  sky130_fd_sc_hd__sdfbbp_1 sky130_fd_sc_hd__sdfbbp_1_0_(.CLK (clk), .D
       (ff_D), .SCE (1'b0), .SCD (1'b0), .RESET_B (reset), .SET_B
       (set), .Q (ff_Q), .Q_N (UNCONNECTED108));
endmodule

module frac_lut6_mux_6(in, sram, sram_inv, lut5_out, lut6_out);
  input [0:63] in;
  input [0:5] sram, sram_inv;
  output [0:1] lut5_out;
  output [0:0] lut6_out;
  wire [0:63] in;
  wire [0:5] sram, sram_inv;
  wire [0:1] lut5_out;
  wire [0:0] lut6_out;
  wire [0:0] sky130_fd_sc_hd__mux2_1_61_X;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_16;
  wire n_18, n_21, n_27, n_28, n_29, n_31, n_32, n_34;
  wire n_35, n_36, n_37, n_38, n_39, n_40, n_41, n_43;
  wire n_44, n_45, n_46, n_47, n_48, n_49, n_50, n_51;
  wire n_52, n_53, n_54, n_55, n_56, n_57, n_58, n_59;
  wire n_60, n_61, n_62, n_63, n_64, n_65, n_66, n_67;
  wire w899, w900, w901, w902, w903, w904, w905, w906;
  wire w907, w908, w909, w910, w911, w912, w913, w914;
  wire w915, w916, w917, w918, w919, w920, w921, w922;
  wire w923, w924, w925, w926, w927, w928, w929, w930;
  wire w931, w932, w933, w934, w935, w936, w937, w938;
  wire w939, w940, w941, w942, w943, w944, w945, w946;
  wire w947, w948, w949, w950, w951, w952, w953, w954;
  wire w955, w956, w957, w958, w959, w960, w961, w962;
  wire w963, w964, w965, w966, w967, w968, w969, w970;
  wire w971, w972, w973, w974, w975, w976, w977, w978;
  wire w979, w980, w981;
  not g1056 (lut5_out[1], sky130_fd_sc_hd__mux2_1_61_X[0]);
  nand g1072 (lut6_out, w899, w900);
  nand g1007 (w900, sram[5], lut5_out[0]);
  or g1006 (w899, sram[5], sky130_fd_sc_hd__mux2_1_61_X[0]);
  nand g2711 (sky130_fd_sc_hd__mux2_1_61_X[0], w901, w902);
  nand g1009 (w902, sram[4], n_66);
  or g1008 (w901, sram[4], n_65);
  nand g2712 (lut5_out[0], w903, n_67);
  or g1010 (w903, sram[4], n_62, n_41, n_61);
  nand g2713 (n_67, sram[4], n_63, n_55, w904);
  or g1011 (w904, sram[3], n_51);
  nand g2714 (n_66, w905, n_49, n_64);
  or g1012 (w905, n_1, n_44, sram[2]);
  and g2715 (n_65, w906, w907, w908);
  nand g1015 (w908, n_47, n_4);
  nand g1014 (w907, n_58, sram[3]);
  nand g1013 (w906, sram[2], n_60);
  nand g2716 (n_64, w909, sram[2], n_57);
  or g1016 (w909, sram[3], n_16, n_38);
  nor g2717 (n_63, w910, n_29);
  and g1017 (w910, n_59, sram[3]);
  nand g2718 (n_62, w911, n_54);
  or g1018 (w911, sram[3], n_53);
  nor g2719 (n_61, w912, n_1);
  and g1019 (w912, n_56, n_50);
  nand g2720 (n_60, w913, w914);
  or g1021 (w914, n_1, n_46);
  or g1020 (w913, sram[3], n_45);
  nand g2721 (n_59, w915, n_52);
  or g1022 (w915, sram[2], n_43);
  nor g2722 (n_58, sram[2], n_48);
  or g2723 (n_57, n_1, n_8, n_10, n_28);
  nand g2724 (n_56, w916, n_0);
  nand g2725 (n_55, w917, n_4);
  or g1024 (w917, n_9, n_40);
  nand g2726 (n_54, w918, n_4);
  or g1025 (w918, n_11, n_37);
  nand g2727 (n_53, w919, sram[2]);
  nand g2728 (n_52, w920, sram[2]);
  nand g2729 (n_51, w921, sram[2]);
  nand g2730 (n_50, w922, sram[2]);
  nand g2731 (n_49, w923, n_4);
  nor g2732 (n_48, n_13, n_12, n_36);
  nand g2733 (n_47, w924, w925, n_39);
  or g1032 (w925, in[63], n_2);
  or g1031 (w924, in[60], n_3);
  nor g2734 (n_46, n_35, n_34);
  nor g2735 (n_45, n_32, n_31);
  nor g2736 (n_44, n_21, n_27);
  nor g2737 (n_43, n_18, n_14);
  or g1034 (w927, in[0], n_3);
  or g1033 (w926, in[1], n_7);
  nor g2739 (n_41, n_2, in[31], n_5);
  nand g2740 (n_40, w928, w929);
  or g1036 (w929, in[13], n_7);
  or g1035 (w928, in[14], n_6);
  and g2741 (n_39, w930, w931);
  or g1038 (w931, in[61], n_7);
  or g1037 (w930, in[62], n_6);
  nand g2742 (n_38, w932, w933);
  or g1040 (w933, in[41], n_7);
  or g1039 (w932, in[42], n_6);
  nand g2743 (n_37, w934, w935);
  or g1042 (w935, in[29], n_7);
  or g1041 (w934, in[30], n_6);
  nand g2744 (n_36, w936, w937);
  or g1044 (w937, in[54], n_6);
  or g1043 (w936, in[55], n_2);
  nand g2745 (n_35, w938, w939);
  or g1046 (w939, in[49], n_7);
  or g1045 (w938, in[50], n_6);
  nand g2746 (n_34, w940, w941);
  or g1048 (w941, in[48], n_3);
  or g1047 (w940, in[51], n_2);
  or g1050 (w943, in[25], n_7);
  or g1049 (w942, in[26], n_6);
  nand g2748 (n_32, w944, w945);
  or g1052 (w945, in[57], n_7);
  or g1051 (w944, in[58], n_6);
  nand g2749 (n_31, w946, w947);
  or g1054 (w947, in[56], n_3);
  or g1053 (w946, in[59], n_2);
  or g1057 (w949, in[24], n_3);
  or g1055 (w948, in[27], n_2);
  nor g2751 (n_29, n_2, in[15], n_5);
  nand g2752 (n_28, w950, w951);
  or g1059 (w951, in[33], n_7);
  or g1058 (w950, in[35], n_2);
  nand g2753 (n_27, w952, w953);
  or g1061 (w953, in[38], n_6);
  or g1060 (w952, in[39], n_2);
  or g1063 (w955, in[44], n_3);
  or g1062 (w954, in[45], n_7);
  or g1065 (w957, in[16], n_3);
  or g1064 (w956, in[17], n_7);
  or g1067 (w959, in[46], n_6);
  or g1066 (w958, in[47], n_2);
  or g1069 (w961, in[2], n_6);
  or g1068 (w960, in[3], n_2);
  or g1071 (w963, in[18], n_6);
  or g1070 (w962, in[19], n_2);
  nand g2759 (n_21, w964, w965);
  or g1074 (w965, in[36], n_3);
  or g1073 (w964, in[37], n_7);
  or g1076 (w967, in[9], n_7);
  or g1075 (w966, in[10], n_6);
  or g1078 (w969, in[8], n_3);
  or g1077 (w968, in[11], n_2);
  nand g2762 (n_18, w970, w971);
  or g1080 (w971, in[5], n_7);
  or g1079 (w970, in[6], n_6);
  or g1082 (w973, in[21], n_7);
  or g1081 (w972, in[22], n_6);
  nand g2764 (n_16, w974, w975);
  or g1084 (w975, in[40], n_3);
  or g1083 (w974, in[43], n_2);
  or g1086 (w977, in[20], n_3);
  or g1085 (w976, in[23], n_2);
  nand g2766 (n_14, w978, w979);
  or g1088 (w979, in[4], n_3);
  or g1087 (w978, in[7], n_2);
  nor g2767 (n_13, in[52], n_3);
  nor g2768 (n_12, in[53], n_7);
  nor g2769 (n_11, in[28], n_3);
  nor g2770 (n_10, in[32], n_3);
  nor g2771 (n_9, in[12], n_3);
  nor g2772 (n_8, in[34], n_6);
  nand g2773 (n_7, w980, sram[1]);
  not g1089 (w980, sram[0]);
  nand g2774 (n_6, w981, sram[0]);
  not g1090 (w981, sram[1]);
  not g2775 (n_4, n_5);
  nand g2776 (n_5, n_1, n_0);
  nand g2777 (n_3, sram[1], sram[0]);
  or g2778 (n_2, sram[0], sram[1]);
  not g2779 (n_1, sram[3]);
  not g2780 (n_0, sram[2]);
  nand g1 (w919, w942, w943, w948, w949);
  nand g2 (w921, w966, w967, w968, w969);
  nand g3 (w916, w972, w973, w976, w977);
  nand g4 (w922, w956, w957, w962, w963);
  nand g5 (w920, w926, w927, w960, w961);
  nand g6 (w923, w954, w955, w958, w959);
endmodule

module frac_lut6_6(in, sram, sram_inv, mode, mode_inv, lut5_out,
     lut6_out);
  input [0:5] in;
  input [0:63] sram, sram_inv;
  input [0:0] mode, mode_inv;
  output [0:1] lut5_out;
  output [0:0] lut6_out;
  wire [0:5] in;
  wire [0:63] sram, sram_inv;
  wire [0:0] mode, mode_inv;
  wire [0:1] lut5_out;
  wire [0:0] lut6_out;
  wire [0:0] sky130_fd_sc_hd__or2_1_0_X;
  wire UNCONNECTED_HIER_Z675, UNCONNECTED_HIER_Z676,
       UNCONNECTED_HIER_Z677, UNCONNECTED_HIER_Z678,
       UNCONNECTED_HIER_Z679, UNCONNECTED_HIER_Z680;
  frac_lut6_mux_6 frac_lut6_mux_0_(.in (sram), .sram ({in[0:4],
       sky130_fd_sc_hd__or2_1_0_X}), .sram_inv ({UNCONNECTED_HIER_Z675,
       UNCONNECTED_HIER_Z676, UNCONNECTED_HIER_Z677,
       UNCONNECTED_HIER_Z678, UNCONNECTED_HIER_Z679,
       UNCONNECTED_HIER_Z680}), .lut5_out (lut5_out), .lut6_out
       (lut6_out));
  or g2 (sky130_fd_sc_hd__or2_1_0_X[0], in[5], mode);
endmodule

module frac_lut6_sky130_fd_sc_hd__dfrbp_1_mem_6(pReset, prog_clk,
     ccff_head, ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:64] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:64] mem_out, mem_outb;
  wire n_1, n_2, n_3, n_4, n_5, n_6, n_7, n_8;
  wire n_9, n_10, n_11, n_12, n_13, n_14, n_15, n_16;
  wire n_17, n_18, n_19, n_20, n_21, n_22, n_23, n_24;
  wire n_25, n_26, n_27, n_28, n_29, n_30, n_31, n_32;
  wire n_33, n_34, n_35, n_36, n_37, n_38, n_39, n_40;
  wire n_41, n_42, n_43, n_44, n_45, n_46, n_47, n_48;
  wire n_49, n_50, n_51, n_52, n_53, n_54, n_55, n_56;
  wire n_57, n_58, n_59, n_60, n_61, n_62, n_63, n_64;
  wire n_65;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (mem_out[2]), .Q_N (n_3));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_3_(.CLK (prog_clk),
       .D (mem_out[2]), .RESET_B (pReset), .Q (mem_out[3]), .Q_N (n_4));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_4_(.CLK (prog_clk),
       .D (mem_out[3]), .RESET_B (pReset), .Q (mem_out[4]), .Q_N (n_5));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_5_(.CLK (prog_clk),
       .D (mem_out[4]), .RESET_B (pReset), .Q (mem_out[5]), .Q_N (n_6));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_6_(.CLK (prog_clk),
       .D (mem_out[5]), .RESET_B (pReset), .Q (mem_out[6]), .Q_N (n_7));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_7_(.CLK (prog_clk),
       .D (mem_out[6]), .RESET_B (pReset), .Q (mem_out[7]), .Q_N (n_8));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_8_(.CLK (prog_clk),
       .D (mem_out[7]), .RESET_B (pReset), .Q (mem_out[8]), .Q_N (n_9));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_9_(.CLK (prog_clk),
       .D (mem_out[8]), .RESET_B (pReset), .Q (mem_out[9]), .Q_N
       (n_10));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_10_(.CLK
       (prog_clk), .D (mem_out[9]), .RESET_B (pReset), .Q
       (mem_out[10]), .Q_N (n_11));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_11_(.CLK
       (prog_clk), .D (mem_out[10]), .RESET_B (pReset), .Q
       (mem_out[11]), .Q_N (n_12));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_12_(.CLK
       (prog_clk), .D (mem_out[11]), .RESET_B (pReset), .Q
       (mem_out[12]), .Q_N (n_13));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_13_(.CLK
       (prog_clk), .D (mem_out[12]), .RESET_B (pReset), .Q
       (mem_out[13]), .Q_N (n_14));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_14_(.CLK
       (prog_clk), .D (mem_out[13]), .RESET_B (pReset), .Q
       (mem_out[14]), .Q_N (n_15));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_15_(.CLK
       (prog_clk), .D (mem_out[14]), .RESET_B (pReset), .Q
       (mem_out[15]), .Q_N (n_16));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_16_(.CLK
       (prog_clk), .D (mem_out[15]), .RESET_B (pReset), .Q
       (mem_out[16]), .Q_N (n_17));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_17_(.CLK
       (prog_clk), .D (mem_out[16]), .RESET_B (pReset), .Q
       (mem_out[17]), .Q_N (n_18));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_18_(.CLK
       (prog_clk), .D (mem_out[17]), .RESET_B (pReset), .Q
       (mem_out[18]), .Q_N (n_19));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_19_(.CLK
       (prog_clk), .D (mem_out[18]), .RESET_B (pReset), .Q
       (mem_out[19]), .Q_N (n_20));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_20_(.CLK
       (prog_clk), .D (mem_out[19]), .RESET_B (pReset), .Q
       (mem_out[20]), .Q_N (n_21));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_21_(.CLK
       (prog_clk), .D (mem_out[20]), .RESET_B (pReset), .Q
       (mem_out[21]), .Q_N (n_22));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_22_(.CLK
       (prog_clk), .D (mem_out[21]), .RESET_B (pReset), .Q
       (mem_out[22]), .Q_N (n_23));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_23_(.CLK
       (prog_clk), .D (mem_out[22]), .RESET_B (pReset), .Q
       (mem_out[23]), .Q_N (n_24));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_24_(.CLK
       (prog_clk), .D (mem_out[23]), .RESET_B (pReset), .Q
       (mem_out[24]), .Q_N (n_25));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_25_(.CLK
       (prog_clk), .D (mem_out[24]), .RESET_B (pReset), .Q
       (mem_out[25]), .Q_N (n_26));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_26_(.CLK
       (prog_clk), .D (mem_out[25]), .RESET_B (pReset), .Q
       (mem_out[26]), .Q_N (n_27));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_27_(.CLK
       (prog_clk), .D (mem_out[26]), .RESET_B (pReset), .Q
       (mem_out[27]), .Q_N (n_28));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_28_(.CLK
       (prog_clk), .D (mem_out[27]), .RESET_B (pReset), .Q
       (mem_out[28]), .Q_N (n_29));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_29_(.CLK
       (prog_clk), .D (mem_out[28]), .RESET_B (pReset), .Q
       (mem_out[29]), .Q_N (n_30));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_30_(.CLK
       (prog_clk), .D (mem_out[29]), .RESET_B (pReset), .Q
       (mem_out[30]), .Q_N (n_31));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_31_(.CLK
       (prog_clk), .D (mem_out[30]), .RESET_B (pReset), .Q
       (mem_out[31]), .Q_N (n_32));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_32_(.CLK
       (prog_clk), .D (mem_out[31]), .RESET_B (pReset), .Q
       (mem_out[32]), .Q_N (n_33));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_33_(.CLK
       (prog_clk), .D (mem_out[32]), .RESET_B (pReset), .Q
       (mem_out[33]), .Q_N (n_34));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_34_(.CLK
       (prog_clk), .D (mem_out[33]), .RESET_B (pReset), .Q
       (mem_out[34]), .Q_N (n_35));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_35_(.CLK
       (prog_clk), .D (mem_out[34]), .RESET_B (pReset), .Q
       (mem_out[35]), .Q_N (n_36));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_36_(.CLK
       (prog_clk), .D (mem_out[35]), .RESET_B (pReset), .Q
       (mem_out[36]), .Q_N (n_37));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_37_(.CLK
       (prog_clk), .D (mem_out[36]), .RESET_B (pReset), .Q
       (mem_out[37]), .Q_N (n_38));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_38_(.CLK
       (prog_clk), .D (mem_out[37]), .RESET_B (pReset), .Q
       (mem_out[38]), .Q_N (n_39));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_39_(.CLK
       (prog_clk), .D (mem_out[38]), .RESET_B (pReset), .Q
       (mem_out[39]), .Q_N (n_40));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_40_(.CLK
       (prog_clk), .D (mem_out[39]), .RESET_B (pReset), .Q
       (mem_out[40]), .Q_N (n_41));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_41_(.CLK
       (prog_clk), .D (mem_out[40]), .RESET_B (pReset), .Q
       (mem_out[41]), .Q_N (n_42));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_42_(.CLK
       (prog_clk), .D (mem_out[41]), .RESET_B (pReset), .Q
       (mem_out[42]), .Q_N (n_43));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_43_(.CLK
       (prog_clk), .D (mem_out[42]), .RESET_B (pReset), .Q
       (mem_out[43]), .Q_N (n_44));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_44_(.CLK
       (prog_clk), .D (mem_out[43]), .RESET_B (pReset), .Q
       (mem_out[44]), .Q_N (n_45));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_45_(.CLK
       (prog_clk), .D (mem_out[44]), .RESET_B (pReset), .Q
       (mem_out[45]), .Q_N (n_46));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_46_(.CLK
       (prog_clk), .D (mem_out[45]), .RESET_B (pReset), .Q
       (mem_out[46]), .Q_N (n_47));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_47_(.CLK
       (prog_clk), .D (mem_out[46]), .RESET_B (pReset), .Q
       (mem_out[47]), .Q_N (n_48));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_48_(.CLK
       (prog_clk), .D (mem_out[47]), .RESET_B (pReset), .Q
       (mem_out[48]), .Q_N (n_49));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_49_(.CLK
       (prog_clk), .D (mem_out[48]), .RESET_B (pReset), .Q
       (mem_out[49]), .Q_N (n_50));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_50_(.CLK
       (prog_clk), .D (mem_out[49]), .RESET_B (pReset), .Q
       (mem_out[50]), .Q_N (n_51));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_51_(.CLK
       (prog_clk), .D (mem_out[50]), .RESET_B (pReset), .Q
       (mem_out[51]), .Q_N (n_52));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_52_(.CLK
       (prog_clk), .D (mem_out[51]), .RESET_B (pReset), .Q
       (mem_out[52]), .Q_N (n_53));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_53_(.CLK
       (prog_clk), .D (mem_out[52]), .RESET_B (pReset), .Q
       (mem_out[53]), .Q_N (n_54));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_54_(.CLK
       (prog_clk), .D (mem_out[53]), .RESET_B (pReset), .Q
       (mem_out[54]), .Q_N (n_55));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_55_(.CLK
       (prog_clk), .D (mem_out[54]), .RESET_B (pReset), .Q
       (mem_out[55]), .Q_N (n_56));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_56_(.CLK
       (prog_clk), .D (mem_out[55]), .RESET_B (pReset), .Q
       (mem_out[56]), .Q_N (n_57));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_57_(.CLK
       (prog_clk), .D (mem_out[56]), .RESET_B (pReset), .Q
       (mem_out[57]), .Q_N (n_58));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_58_(.CLK
       (prog_clk), .D (mem_out[57]), .RESET_B (pReset), .Q
       (mem_out[58]), .Q_N (n_59));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_59_(.CLK
       (prog_clk), .D (mem_out[58]), .RESET_B (pReset), .Q
       (mem_out[59]), .Q_N (n_60));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_60_(.CLK
       (prog_clk), .D (mem_out[59]), .RESET_B (pReset), .Q
       (mem_out[60]), .Q_N (n_61));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_61_(.CLK
       (prog_clk), .D (mem_out[60]), .RESET_B (pReset), .Q
       (mem_out[61]), .Q_N (n_62));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_62_(.CLK
       (prog_clk), .D (mem_out[61]), .RESET_B (pReset), .Q
       (mem_out[62]), .Q_N (n_63));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_63_(.CLK
       (prog_clk), .D (mem_out[62]), .RESET_B (pReset), .Q
       (mem_out[63]), .Q_N (n_64));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_64_(.CLK
       (prog_clk), .D (mem_out[63]), .RESET_B (pReset), .Q (ccff_tail),
       .Q_N (n_65));
endmodule

module
     logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_6(pReset,
     prog_clk, frac_lut6_in, ccff_head, frac_lut6_lut5_out,
     frac_lut6_lut6_out, ccff_tail);
  input [0:0] pReset, prog_clk, ccff_head;
  input [0:5] frac_lut6_in;
  output [0:1] frac_lut6_lut5_out;
  output [0:0] frac_lut6_lut6_out, ccff_tail;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:5] frac_lut6_in;
  wire [0:1] frac_lut6_lut5_out;
  wire [0:0] frac_lut6_lut6_out, ccff_tail;
  wire [0:63] frac_lut6_0_sram;
  wire UNCONNECTED487, UNCONNECTED488, UNCONNECTED489, UNCONNECTED490,
       UNCONNECTED491, UNCONNECTED492, UNCONNECTED493, UNCONNECTED494;
  wire UNCONNECTED495, UNCONNECTED496, UNCONNECTED497, UNCONNECTED498,
       UNCONNECTED499, UNCONNECTED500, UNCONNECTED501, UNCONNECTED502;
  wire UNCONNECTED503, UNCONNECTED504, UNCONNECTED505, UNCONNECTED506,
       UNCONNECTED507, UNCONNECTED508, UNCONNECTED509, UNCONNECTED510;
  wire UNCONNECTED511, UNCONNECTED512, UNCONNECTED513, UNCONNECTED514,
       UNCONNECTED515, UNCONNECTED516, UNCONNECTED517, UNCONNECTED518;
  wire UNCONNECTED519, UNCONNECTED520, UNCONNECTED521, UNCONNECTED522,
       UNCONNECTED523, UNCONNECTED524, UNCONNECTED525, UNCONNECTED526;
  wire UNCONNECTED527, UNCONNECTED528, UNCONNECTED529, UNCONNECTED530,
       UNCONNECTED531, UNCONNECTED532, UNCONNECTED533, UNCONNECTED534;
  wire UNCONNECTED535, UNCONNECTED536, UNCONNECTED537, UNCONNECTED538,
       UNCONNECTED539, UNCONNECTED540, UNCONNECTED541, UNCONNECTED542;
  wire UNCONNECTED543, UNCONNECTED544, UNCONNECTED545, UNCONNECTED546,
       UNCONNECTED547, UNCONNECTED548, UNCONNECTED549, UNCONNECTED550;
  wire UNCONNECTED551, UNCONNECTED552, UNCONNECTED_HIER_Z681,
       UNCONNECTED_HIER_Z682, UNCONNECTED_HIER_Z683,
       UNCONNECTED_HIER_Z684, UNCONNECTED_HIER_Z685,
       UNCONNECTED_HIER_Z686;
  wire UNCONNECTED_HIER_Z687, UNCONNECTED_HIER_Z688,
       UNCONNECTED_HIER_Z689, UNCONNECTED_HIER_Z690,
       UNCONNECTED_HIER_Z691, UNCONNECTED_HIER_Z692,
       UNCONNECTED_HIER_Z693, UNCONNECTED_HIER_Z694;
  wire UNCONNECTED_HIER_Z695, UNCONNECTED_HIER_Z696,
       UNCONNECTED_HIER_Z697, UNCONNECTED_HIER_Z698,
       UNCONNECTED_HIER_Z699, UNCONNECTED_HIER_Z700,
       UNCONNECTED_HIER_Z701, UNCONNECTED_HIER_Z702;
  wire UNCONNECTED_HIER_Z703, UNCONNECTED_HIER_Z704,
       UNCONNECTED_HIER_Z705, UNCONNECTED_HIER_Z706,
       UNCONNECTED_HIER_Z707, UNCONNECTED_HIER_Z708,
       UNCONNECTED_HIER_Z709, UNCONNECTED_HIER_Z710;
  wire UNCONNECTED_HIER_Z711, UNCONNECTED_HIER_Z712,
       UNCONNECTED_HIER_Z713, UNCONNECTED_HIER_Z714,
       UNCONNECTED_HIER_Z715, UNCONNECTED_HIER_Z716,
       UNCONNECTED_HIER_Z717, UNCONNECTED_HIER_Z718;
  wire UNCONNECTED_HIER_Z719, UNCONNECTED_HIER_Z720,
       UNCONNECTED_HIER_Z721, UNCONNECTED_HIER_Z722,
       UNCONNECTED_HIER_Z723, UNCONNECTED_HIER_Z724,
       UNCONNECTED_HIER_Z725, UNCONNECTED_HIER_Z726;
  wire UNCONNECTED_HIER_Z727, UNCONNECTED_HIER_Z728,
       UNCONNECTED_HIER_Z729, UNCONNECTED_HIER_Z730,
       UNCONNECTED_HIER_Z731, UNCONNECTED_HIER_Z732,
       UNCONNECTED_HIER_Z733, UNCONNECTED_HIER_Z734;
  wire UNCONNECTED_HIER_Z735, UNCONNECTED_HIER_Z736,
       UNCONNECTED_HIER_Z737, UNCONNECTED_HIER_Z738,
       UNCONNECTED_HIER_Z739, UNCONNECTED_HIER_Z740,
       UNCONNECTED_HIER_Z741, UNCONNECTED_HIER_Z742;
  wire UNCONNECTED_HIER_Z743, UNCONNECTED_HIER_Z744,
       UNCONNECTED_HIER_Z745;
  frac_lut6_6 frac_lut6_0_(.in (frac_lut6_in), .sram
       (frac_lut6_0_sram), .sram_inv ({UNCONNECTED_HIER_Z681,
       UNCONNECTED_HIER_Z682, UNCONNECTED_HIER_Z683,
       UNCONNECTED_HIER_Z684, UNCONNECTED_HIER_Z685,
       UNCONNECTED_HIER_Z686, UNCONNECTED_HIER_Z687,
       UNCONNECTED_HIER_Z688, UNCONNECTED_HIER_Z689,
       UNCONNECTED_HIER_Z690, UNCONNECTED_HIER_Z691,
       UNCONNECTED_HIER_Z692, UNCONNECTED_HIER_Z693,
       UNCONNECTED_HIER_Z694, UNCONNECTED_HIER_Z695,
       UNCONNECTED_HIER_Z696, UNCONNECTED_HIER_Z697,
       UNCONNECTED_HIER_Z698, UNCONNECTED_HIER_Z699,
       UNCONNECTED_HIER_Z700, UNCONNECTED_HIER_Z701,
       UNCONNECTED_HIER_Z702, UNCONNECTED_HIER_Z703,
       UNCONNECTED_HIER_Z704, UNCONNECTED_HIER_Z705,
       UNCONNECTED_HIER_Z706, UNCONNECTED_HIER_Z707,
       UNCONNECTED_HIER_Z708, UNCONNECTED_HIER_Z709,
       UNCONNECTED_HIER_Z710, UNCONNECTED_HIER_Z711,
       UNCONNECTED_HIER_Z712, UNCONNECTED_HIER_Z713,
       UNCONNECTED_HIER_Z714, UNCONNECTED_HIER_Z715,
       UNCONNECTED_HIER_Z716, UNCONNECTED_HIER_Z717,
       UNCONNECTED_HIER_Z718, UNCONNECTED_HIER_Z719,
       UNCONNECTED_HIER_Z720, UNCONNECTED_HIER_Z721,
       UNCONNECTED_HIER_Z722, UNCONNECTED_HIER_Z723,
       UNCONNECTED_HIER_Z724, UNCONNECTED_HIER_Z725,
       UNCONNECTED_HIER_Z726, UNCONNECTED_HIER_Z727,
       UNCONNECTED_HIER_Z728, UNCONNECTED_HIER_Z729,
       UNCONNECTED_HIER_Z730, UNCONNECTED_HIER_Z731,
       UNCONNECTED_HIER_Z732, UNCONNECTED_HIER_Z733,
       UNCONNECTED_HIER_Z734, UNCONNECTED_HIER_Z735,
       UNCONNECTED_HIER_Z736, UNCONNECTED_HIER_Z737,
       UNCONNECTED_HIER_Z738, UNCONNECTED_HIER_Z739,
       UNCONNECTED_HIER_Z740, UNCONNECTED_HIER_Z741,
       UNCONNECTED_HIER_Z742, UNCONNECTED_HIER_Z743,
       UNCONNECTED_HIER_Z744}), .mode (ccff_tail), .mode_inv
       (UNCONNECTED_HIER_Z745), .lut5_out (frac_lut6_lut5_out),
       .lut6_out (frac_lut6_lut6_out));
  frac_lut6_sky130_fd_sc_hd__dfrbp_1_mem_6
       frac_lut6_sky130_fd_sc_hd__dfrbp_1_mem(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head (ccff_head), .ccff_tail
       (ccff_tail), .mem_out ({frac_lut6_0_sram, UNCONNECTED487}),
       .mem_outb ({UNCONNECTED488, UNCONNECTED489, UNCONNECTED490,
       UNCONNECTED491, UNCONNECTED492, UNCONNECTED493, UNCONNECTED494,
       UNCONNECTED495, UNCONNECTED496, UNCONNECTED497, UNCONNECTED498,
       UNCONNECTED499, UNCONNECTED500, UNCONNECTED501, UNCONNECTED502,
       UNCONNECTED503, UNCONNECTED504, UNCONNECTED505, UNCONNECTED506,
       UNCONNECTED507, UNCONNECTED508, UNCONNECTED509, UNCONNECTED510,
       UNCONNECTED511, UNCONNECTED512, UNCONNECTED513, UNCONNECTED514,
       UNCONNECTED515, UNCONNECTED516, UNCONNECTED517, UNCONNECTED518,
       UNCONNECTED519, UNCONNECTED520, UNCONNECTED521, UNCONNECTED522,
       UNCONNECTED523, UNCONNECTED524, UNCONNECTED525, UNCONNECTED526,
       UNCONNECTED527, UNCONNECTED528, UNCONNECTED529, UNCONNECTED530,
       UNCONNECTED531, UNCONNECTED532, UNCONNECTED533, UNCONNECTED534,
       UNCONNECTED535, UNCONNECTED536, UNCONNECTED537, UNCONNECTED538,
       UNCONNECTED539, UNCONNECTED540, UNCONNECTED541, UNCONNECTED542,
       UNCONNECTED543, UNCONNECTED544, UNCONNECTED545, UNCONNECTED546,
       UNCONNECTED547, UNCONNECTED548, UNCONNECTED549, UNCONNECTED550,
       UNCONNECTED551, UNCONNECTED552}));
endmodule

module mux_tree_size2_mem_18(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_size2_18(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire n_0, w982, w983, w984, w985;
  and g67 (out, w982, sram[1]);
  not g1091 (w982, n_0);
  nand g68 (n_0, w983, w985);
  nand g1094 (w985, w984, sram[0]);
  not g1093 (w984, in[0]);
  or g1092 (w983, in[1], sram[0]);
endmodule

module
     logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_6(pReset,
     prog_clk, frac_logic_in, ccff_head, frac_logic_out, ccff_tail);
  input [0:0] pReset, prog_clk, ccff_head;
  input [0:5] frac_logic_in;
  output [0:1] frac_logic_out;
  output [0:0] ccff_tail;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:5] frac_logic_in;
  wire [0:1] frac_logic_out;
  wire [0:0] ccff_tail;
  wire [0:1]
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut5_out;
  wire [0:0]
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut6_out;
  wire [0:0]
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_ccff_tail;
  wire [0:1] mux_tree_size2_0_sram;
  wire [0:1] mux_tree_size2_0_sram_inv;
  wire UNCONNECTED553, UNCONNECTED_HIER_Z746, UNCONNECTED_HIER_Z747;
  logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_6
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0(.pReset
       (pReset), .prog_clk (prog_clk), .frac_lut6_in (frac_logic_in),
       .ccff_head (ccff_head), .frac_lut6_lut5_out
       ({logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut5_out[0],
       frac_logic_out[1]}), .frac_lut6_lut6_out
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut6_out),
       .ccff_tail
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_ccff_tail));
  mux_tree_size2_mem_18 mem_frac_logic_out_0(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_ccff_tail),
       .ccff_tail (ccff_tail), .mem_out ({mux_tree_size2_0_sram[0],
       UNCONNECTED553}), .mem_outb (mux_tree_size2_0_sram_inv));
  mux_tree_size2_18 mux_frac_logic_out_0(.in
       ({logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut6_out,
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut5_out[0]}),
       .sram ({mux_tree_size2_0_sram[0], ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z746, UNCONNECTED_HIER_Z747}), .out
       (frac_logic_out[0]));
endmodule

module mux_tree_size2_mem_19(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_size2_mem_20(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_size2_19(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire n_0, w986, w987, w988;
  and g67 (out, sram[1], n_0);
  nand g68 (n_0, w987, w988);
  nand g1097 (w988, in[0], sram[0]);
  nand g1096 (w987, w986, in[1]);
  not g1095 (w986, sram[0]);
endmodule

module mux_tree_size2_20(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire n_0, w989, w990, w991;
  and g67 (out, sram[1], n_0);
  nand g68 (n_0, w990, w991);
  nand g1100 (w991, in[0], sram[0]);
  nand g1099 (w990, w989, in[1]);
  not g1098 (w989, sram[0]);
endmodule

module
     logical_tile_clb_mode_default__fle_mode_physical__fabric_6(pReset,
     prog_clk, set, reset, clk, fabric_in, fabric_clk, ccff_head,
     fabric_out, ccff_tail);
  input [0:0] pReset, prog_clk, set, reset, clk, fabric_clk, ccff_head;
  input [0:5] fabric_in;
  output [0:1] fabric_out;
  output [0:0] ccff_tail;
  wire [0:0] pReset, prog_clk, set, reset, clk, fabric_clk, ccff_head;
  wire [0:5] fabric_in;
  wire [0:1] fabric_out;
  wire [0:0] ccff_tail;
  wire [0:1]
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out;
  wire [0:0]
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0_ff_Q;
  wire [0:0]
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1_ff_Q;
  wire [0:0]
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_ccff_tail;
  wire [0:0] mux_tree_size2_mem_0_ccff_tail;
  wire [0:1] mux_tree_size2_0_sram;
  wire [0:1] mux_tree_size2_0_sram_inv;
  wire [0:1] mux_tree_size2_1_sram;
  wire [0:1] mux_tree_size2_1_sram_inv;
  wire UNCONNECTED554, UNCONNECTED555, UNCONNECTED_HIER_Z748,
       UNCONNECTED_HIER_Z749, UNCONNECTED_HIER_Z750,
       UNCONNECTED_HIER_Z751, UNCONNECTED_HIER_Z752,
       UNCONNECTED_HIER_Z753;
  logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_12
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0(.set
       (set), .reset (reset), .clk (clk), .ff_D
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[0]),
       .ff_Q
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0_ff_Q),
       .ff_clk (UNCONNECTED_HIER_Z748));
  logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_13
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1(.set
       (set), .reset (reset), .clk (clk), .ff_D
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[1]),
       .ff_Q
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1_ff_Q),
       .ff_clk (UNCONNECTED_HIER_Z749));
  logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_6
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0(.pReset
       (pReset), .prog_clk (prog_clk), .frac_logic_in (fabric_in),
       .ccff_head (ccff_head), .frac_logic_out
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out),
       .ccff_tail
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_ccff_tail));
  mux_tree_size2_mem_19 mem_fabric_out_0(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_ccff_tail),
       .ccff_tail (mux_tree_size2_mem_0_ccff_tail), .mem_out
       ({mux_tree_size2_0_sram[0], UNCONNECTED554}), .mem_outb
       (mux_tree_size2_0_sram_inv));
  mux_tree_size2_mem_20 mem_fabric_out_1(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size2_mem_0_ccff_tail),
       .ccff_tail (ccff_tail), .mem_out ({mux_tree_size2_1_sram[0],
       UNCONNECTED555}), .mem_outb (mux_tree_size2_1_sram_inv));
  mux_tree_size2_19 mux_fabric_out_0(.in
       ({logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0_ff_Q,
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[0]}),
       .sram ({mux_tree_size2_0_sram[0],
       mux_tree_size2_mem_0_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z750, UNCONNECTED_HIER_Z751}), .out
       (fabric_out[0]));
  mux_tree_size2_20 mux_fabric_out_1(.in
       ({logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1_ff_Q,
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[1]}),
       .sram ({mux_tree_size2_1_sram[0], ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z752, UNCONNECTED_HIER_Z753}), .out
       (fabric_out[1]));
endmodule

module logical_tile_clb_mode_default__fle_6(pReset, prog_clk, set,
     reset, clk, fle_in, fle_clk, ccff_head, fle_out, ccff_tail);
  input [0:0] pReset, prog_clk, set, reset, clk, fle_clk, ccff_head;
  input [0:5] fle_in;
  output [0:1] fle_out;
  output [0:0] ccff_tail;
  wire [0:0] pReset, prog_clk, set, reset, clk, fle_clk, ccff_head;
  wire [0:5] fle_in;
  wire [0:1] fle_out;
  wire [0:0] ccff_tail;
  wire UNCONNECTED_HIER_Z754;
  logical_tile_clb_mode_default__fle_mode_physical__fabric_6
       logical_tile_clb_mode_default__fle_mode_physical__fabric_0(.pReset
       (pReset), .prog_clk (prog_clk), .set (set), .reset (reset), .clk
       (clk), .fabric_in (fle_in), .fabric_clk (UNCONNECTED_HIER_Z754),
       .ccff_head (ccff_head), .fabric_out (fle_out), .ccff_tail
       (ccff_tail));
endmodule

module
     logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_14(set,
     reset, clk, ff_D, ff_Q, ff_clk);
  input [0:0] set, reset, clk, ff_D, ff_clk;
  output [0:0] ff_Q;
  wire [0:0] set, reset, clk, ff_D, ff_clk;
  wire [0:0] ff_Q;
  wire UNCONNECTED113;
  sky130_fd_sc_hd__sdfbbp_1 sky130_fd_sc_hd__sdfbbp_1_0_(.CLK (clk), .D
       (ff_D), .SCE (1'b0), .SCD (1'b0), .RESET_B (reset), .SET_B
       (set), .Q (ff_Q), .Q_N (UNCONNECTED113));
endmodule

module
     logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_15(set,
     reset, clk, ff_D, ff_Q, ff_clk);
  input [0:0] set, reset, clk, ff_D, ff_clk;
  output [0:0] ff_Q;
  wire [0:0] set, reset, clk, ff_D, ff_clk;
  wire [0:0] ff_Q;
  wire UNCONNECTED114;
  sky130_fd_sc_hd__sdfbbp_1 sky130_fd_sc_hd__sdfbbp_1_0_(.CLK (clk), .D
       (ff_D), .SCE (1'b0), .SCD (1'b0), .RESET_B (reset), .SET_B
       (set), .Q (ff_Q), .Q_N (UNCONNECTED114));
endmodule

module frac_lut6_mux_7(in, sram, sram_inv, lut5_out, lut6_out);
  input [0:63] in;
  input [0:5] sram, sram_inv;
  output [0:1] lut5_out;
  output [0:0] lut6_out;
  wire [0:63] in;
  wire [0:5] sram, sram_inv;
  wire [0:1] lut5_out;
  wire [0:0] lut6_out;
  wire [0:0] sky130_fd_sc_hd__mux2_1_62_X;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_18, n_21, n_23, n_24, n_25, n_31, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, w992, w993, w994, w995;
  wire w996, w997, w998, w999, w1000, w1001, w1002, w1003;
  wire w1004, w1005, w1006, w1007, w1008, w1009, w1010, w1011;
  wire w1012, w1013, w1014, w1015, w1016, w1017, w1018, w1019;
  wire w1020, w1021, w1022, w1023, w1024, w1025, w1026, w1027;
  wire w1028, w1029, w1030, w1031, w1032, w1033, w1034, w1035;
  wire w1036, w1037, w1038, w1039, w1040, w1041, w1042, w1043;
  wire w1044, w1045, w1046, w1047, w1048, w1049, w1050, w1051;
  wire w1052, w1053, w1054, w1055, w1056, w1057, w1058, w1059;
  wire w1060, w1061, w1062, w1063, w1064, w1065, w1066, w1067;
  wire w1068, w1069, w1070, w1071, w1072, w1073, w1074, w1075;
  wire w1076, w1077, w1078, w1079, w1080, w1081, w1082;
  not g1371 (lut6_out, sky130_fd_sc_hd__mux2_1_62_X[0]);
  nand g2564 (sky130_fd_sc_hd__mux2_1_62_X[0], w992, w994);
  nand g1103 (w994, w993, sram[5]);
  not g1102 (w993, lut5_out[0]);
  or g1101 (w992, lut5_out[1], sram[5]);
  nor g2565 (lut5_out[0], w995, n_59);
  and g1104 (w995, n_57, sram[4]);
  nor g2566 (lut5_out[1], w996, n_58);
  and g1105 (w996, n_56, sram[4]);
  nor g2567 (n_59, w997, sram[4]);
  and g1106 (w997, n_43, n_54, n_42, n_52);
  nor g2568 (n_58, w998, sram[4]);
  and g1107 (w998, n_48, n_45, n_47, n_49);
  nand g2569 (n_57, n_50, n_44, n_46, w999);
  or g1108 (w999, n_3, n_41);
  nand g2570 (n_56, n_51, n_55, n_53, w1000);
  or g1109 (w1000, n_3, n_40);
  nand g2571 (n_55, w1001, n_7);
  or g2572 (n_54, w1002, n_3);
  nor g1111 (w1002, n_21, n_18);
  nand g2573 (n_53, w1003, n_2);
  nand g2574 (n_52, w1004, n_2);
  nand g2575 (n_51, w1005, n_6);
  nand g2576 (n_50, w1006, n_6);
  or g2577 (n_49, w1007, n_3);
  nor g1116 (w1007, n_25, n_39);
  nand g2578 (n_48, w1008, n_7);
  nand g2579 (n_47, w1009, n_2);
  nand g2580 (n_46, w1010, n_2);
  nand g2581 (n_45, w1011, n_6);
  nand g2582 (n_44, w1012, n_7);
  nand g2583 (n_43, w1013, n_7);
  nand g2584 (n_42, w1014, n_6);
  nor g2585 (n_41, n_8, n_31);
  nor g2586 (n_40, n_23, n_24);
  nand g2587 (n_39, w1015, w1016);
  or g1125 (w1016, in[49], n_4);
  or g1124 (w1015, in[51], n_5);
  or g1127 (w1018, in[5], n_4);
  or g1126 (w1017, in[7], n_5);
  or g1129 (w1020, in[36], n_1);
  or g1128 (w1019, in[38], n_0);
  or g1131 (w1022, in[37], n_4);
  or g1130 (w1021, in[39], n_5);
  or g1133 (w1024, in[20], n_1);
  or g1132 (w1023, in[22], n_0);
  or g1135 (w1026, in[40], n_1);
  or g1134 (w1025, in[42], n_0);
  or g1137 (w1028, in[21], n_4);
  or g1136 (w1027, in[23], n_5);
  or g1139 (w1030, in[41], n_4);
  or g1138 (w1029, in[43], n_5);
  nand g2595 (n_31, w1031, w1032);
  or g1141 (w1032, in[1], n_4);
  or g1140 (w1031, in[3], n_5);
  or g1143 (w1034, in[44], n_1);
  or g1142 (w1033, in[46], n_0);
  or g1145 (w1036, in[45], n_4);
  or g1144 (w1035, in[47], n_5);
  or g1147 (w1038, in[24], n_1);
  or g1146 (w1037, in[26], n_0);
  or g1149 (w1040, in[8], n_1);
  or g1148 (w1039, in[10], n_0);
  or g1151 (w1042, in[25], n_4);
  or g1150 (w1041, in[27], n_5);
  nand g2601 (n_25, w1043, w1044);
  or g1153 (w1044, in[48], n_1);
  or g1152 (w1043, in[50], n_0);
  nand g2602 (n_24, w1045, w1046);
  or g1155 (w1046, in[33], n_4);
  or g1154 (w1045, in[35], n_5);
  nand g2603 (n_23, w1047, w1048);
  or g1157 (w1048, in[32], n_1);
  or g1156 (w1047, in[34], n_0);
  or g1159 (w1050, in[52], n_1);
  or g1158 (w1049, in[54], n_0);
  nand g2605 (n_21, w1051, w1052);
  or g1161 (w1052, in[16], n_1);
  or g1160 (w1051, in[18], n_0);
  or g1163 (w1054, in[53], n_4);
  or g1162 (w1053, in[55], n_5);
  or g1165 (w1056, in[9], n_4);
  or g1164 (w1055, in[11], n_5);
  nand g2608 (n_18, w1057, w1058);
  or g1167 (w1058, in[17], n_4);
  or g1166 (w1057, in[19], n_5);
  or g1169 (w1060, in[56], n_1);
  or g1168 (w1059, in[57], n_4);
  or g1171 (w1062, in[58], n_0);
  or g1170 (w1061, in[59], n_5);
  or g1173 (w1064, in[60], n_1);
  or g1172 (w1063, in[62], n_0);
  or g1175 (w1066, in[28], n_1);
  or g1174 (w1065, in[29], n_4);
  or g1177 (w1068, in[61], n_4);
  or g1176 (w1067, in[63], n_5);
  or g1179 (w1070, in[12], n_1);
  or g1178 (w1069, in[14], n_0);
  or g1181 (w1072, in[30], n_0);
  or g1180 (w1071, in[31], n_5);
  or g1183 (w1074, in[4], n_1);
  or g1182 (w1073, in[6], n_0);
  or g1185 (w1076, in[13], n_4);
  or g1184 (w1075, in[15], n_5);
  nand g2618 (n_8, w1077, w1078);
  or g1187 (w1078, in[0], n_1);
  or g1186 (w1077, in[2], n_0);
  nor g2619 (n_7, sram[2], sram[3]);
  and g2620 (n_6, w1079, sram[2]);
  not g1188 (w1079, sram[3]);
  or g2621 (n_5, sram[0], sram[1]);
  nand g2622 (n_4, w1080, sram[1]);
  not g1189 (w1080, sram[0]);
  nand g2623 (n_3, sram[3], sram[2]);
  and g2624 (n_2, w1081, sram[3]);
  not g1190 (w1081, sram[2]);
  nand g2625 (n_1, sram[1], sram[0]);
  nand g2626 (n_0, w1082, sram[0]);
  not g1191 (w1082, sram[1]);
  nand g1 (w1006, w1039, w1040, w1055, w1056);
  nand g2 (w1012, w1069, w1070, w1075, w1076);
  nand g3 (w1010, w1073, w1074, w1017, w1018);
  nand g4 (w1013, w1065, w1066, w1071, w1072);
  nand g5 (w1014, w1037, w1038, w1041, w1042);
  nand g6 (w1004, w1023, w1024, w1027, w1028);
  nand g7 (w1005, w1025, w1026, w1029, w1030);
  nand g8 (w1001, w1033, w1034, w1035, w1036);
  nand g9 (w1003, w1019, w1020, w1021, w1022);
  nand g10 (w1008, w1063, w1064, w1067, w1068);
  nand g11 (w1011, w1059, w1060, w1061, w1062);
  nand g12 (w1009, w1049, w1050, w1053, w1054);
endmodule

module frac_lut6_7(in, sram, sram_inv, mode, mode_inv, lut5_out,
     lut6_out);
  input [0:5] in;
  input [0:63] sram, sram_inv;
  input [0:0] mode, mode_inv;
  output [0:1] lut5_out;
  output [0:0] lut6_out;
  wire [0:5] in;
  wire [0:63] sram, sram_inv;
  wire [0:0] mode, mode_inv;
  wire [0:1] lut5_out;
  wire [0:0] lut6_out;
  wire [0:0] sky130_fd_sc_hd__or2_1_0_X;
  wire UNCONNECTED_HIER_Z755, UNCONNECTED_HIER_Z756,
       UNCONNECTED_HIER_Z757, UNCONNECTED_HIER_Z758,
       UNCONNECTED_HIER_Z759, UNCONNECTED_HIER_Z760;
  frac_lut6_mux_7 frac_lut6_mux_0_(.in (sram), .sram ({in[0:4],
       sky130_fd_sc_hd__or2_1_0_X}), .sram_inv ({UNCONNECTED_HIER_Z755,
       UNCONNECTED_HIER_Z756, UNCONNECTED_HIER_Z757,
       UNCONNECTED_HIER_Z758, UNCONNECTED_HIER_Z759,
       UNCONNECTED_HIER_Z760}), .lut5_out (lut5_out), .lut6_out
       (lut6_out));
  or g2 (sky130_fd_sc_hd__or2_1_0_X[0], in[5], mode);
endmodule

module frac_lut6_sky130_fd_sc_hd__dfrbp_1_mem_7(pReset, prog_clk,
     ccff_head, ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:64] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:64] mem_out, mem_outb;
  wire n_1, n_2, n_3, n_4, n_5, n_6, n_7, n_8;
  wire n_9, n_10, n_11, n_12, n_13, n_14, n_15, n_16;
  wire n_17, n_18, n_19, n_20, n_21, n_22, n_23, n_24;
  wire n_25, n_26, n_27, n_28, n_29, n_30, n_31, n_32;
  wire n_33, n_34, n_35, n_36, n_37, n_38, n_39, n_40;
  wire n_41, n_42, n_43, n_44, n_45, n_46, n_47, n_48;
  wire n_49, n_50, n_51, n_52, n_53, n_54, n_55, n_56;
  wire n_57, n_58, n_59, n_60, n_61, n_62, n_63, n_64;
  wire n_65;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (mem_out[2]), .Q_N (n_3));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_3_(.CLK (prog_clk),
       .D (mem_out[2]), .RESET_B (pReset), .Q (mem_out[3]), .Q_N (n_4));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_4_(.CLK (prog_clk),
       .D (mem_out[3]), .RESET_B (pReset), .Q (mem_out[4]), .Q_N (n_5));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_5_(.CLK (prog_clk),
       .D (mem_out[4]), .RESET_B (pReset), .Q (mem_out[5]), .Q_N (n_6));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_6_(.CLK (prog_clk),
       .D (mem_out[5]), .RESET_B (pReset), .Q (mem_out[6]), .Q_N (n_7));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_7_(.CLK (prog_clk),
       .D (mem_out[6]), .RESET_B (pReset), .Q (mem_out[7]), .Q_N (n_8));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_8_(.CLK (prog_clk),
       .D (mem_out[7]), .RESET_B (pReset), .Q (mem_out[8]), .Q_N (n_9));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_9_(.CLK (prog_clk),
       .D (mem_out[8]), .RESET_B (pReset), .Q (mem_out[9]), .Q_N
       (n_10));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_10_(.CLK
       (prog_clk), .D (mem_out[9]), .RESET_B (pReset), .Q
       (mem_out[10]), .Q_N (n_11));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_11_(.CLK
       (prog_clk), .D (mem_out[10]), .RESET_B (pReset), .Q
       (mem_out[11]), .Q_N (n_12));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_12_(.CLK
       (prog_clk), .D (mem_out[11]), .RESET_B (pReset), .Q
       (mem_out[12]), .Q_N (n_13));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_13_(.CLK
       (prog_clk), .D (mem_out[12]), .RESET_B (pReset), .Q
       (mem_out[13]), .Q_N (n_14));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_14_(.CLK
       (prog_clk), .D (mem_out[13]), .RESET_B (pReset), .Q
       (mem_out[14]), .Q_N (n_15));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_15_(.CLK
       (prog_clk), .D (mem_out[14]), .RESET_B (pReset), .Q
       (mem_out[15]), .Q_N (n_16));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_16_(.CLK
       (prog_clk), .D (mem_out[15]), .RESET_B (pReset), .Q
       (mem_out[16]), .Q_N (n_17));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_17_(.CLK
       (prog_clk), .D (mem_out[16]), .RESET_B (pReset), .Q
       (mem_out[17]), .Q_N (n_18));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_18_(.CLK
       (prog_clk), .D (mem_out[17]), .RESET_B (pReset), .Q
       (mem_out[18]), .Q_N (n_19));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_19_(.CLK
       (prog_clk), .D (mem_out[18]), .RESET_B (pReset), .Q
       (mem_out[19]), .Q_N (n_20));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_20_(.CLK
       (prog_clk), .D (mem_out[19]), .RESET_B (pReset), .Q
       (mem_out[20]), .Q_N (n_21));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_21_(.CLK
       (prog_clk), .D (mem_out[20]), .RESET_B (pReset), .Q
       (mem_out[21]), .Q_N (n_22));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_22_(.CLK
       (prog_clk), .D (mem_out[21]), .RESET_B (pReset), .Q
       (mem_out[22]), .Q_N (n_23));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_23_(.CLK
       (prog_clk), .D (mem_out[22]), .RESET_B (pReset), .Q
       (mem_out[23]), .Q_N (n_24));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_24_(.CLK
       (prog_clk), .D (mem_out[23]), .RESET_B (pReset), .Q
       (mem_out[24]), .Q_N (n_25));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_25_(.CLK
       (prog_clk), .D (mem_out[24]), .RESET_B (pReset), .Q
       (mem_out[25]), .Q_N (n_26));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_26_(.CLK
       (prog_clk), .D (mem_out[25]), .RESET_B (pReset), .Q
       (mem_out[26]), .Q_N (n_27));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_27_(.CLK
       (prog_clk), .D (mem_out[26]), .RESET_B (pReset), .Q
       (mem_out[27]), .Q_N (n_28));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_28_(.CLK
       (prog_clk), .D (mem_out[27]), .RESET_B (pReset), .Q
       (mem_out[28]), .Q_N (n_29));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_29_(.CLK
       (prog_clk), .D (mem_out[28]), .RESET_B (pReset), .Q
       (mem_out[29]), .Q_N (n_30));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_30_(.CLK
       (prog_clk), .D (mem_out[29]), .RESET_B (pReset), .Q
       (mem_out[30]), .Q_N (n_31));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_31_(.CLK
       (prog_clk), .D (mem_out[30]), .RESET_B (pReset), .Q
       (mem_out[31]), .Q_N (n_32));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_32_(.CLK
       (prog_clk), .D (mem_out[31]), .RESET_B (pReset), .Q
       (mem_out[32]), .Q_N (n_33));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_33_(.CLK
       (prog_clk), .D (mem_out[32]), .RESET_B (pReset), .Q
       (mem_out[33]), .Q_N (n_34));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_34_(.CLK
       (prog_clk), .D (mem_out[33]), .RESET_B (pReset), .Q
       (mem_out[34]), .Q_N (n_35));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_35_(.CLK
       (prog_clk), .D (mem_out[34]), .RESET_B (pReset), .Q
       (mem_out[35]), .Q_N (n_36));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_36_(.CLK
       (prog_clk), .D (mem_out[35]), .RESET_B (pReset), .Q
       (mem_out[36]), .Q_N (n_37));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_37_(.CLK
       (prog_clk), .D (mem_out[36]), .RESET_B (pReset), .Q
       (mem_out[37]), .Q_N (n_38));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_38_(.CLK
       (prog_clk), .D (mem_out[37]), .RESET_B (pReset), .Q
       (mem_out[38]), .Q_N (n_39));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_39_(.CLK
       (prog_clk), .D (mem_out[38]), .RESET_B (pReset), .Q
       (mem_out[39]), .Q_N (n_40));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_40_(.CLK
       (prog_clk), .D (mem_out[39]), .RESET_B (pReset), .Q
       (mem_out[40]), .Q_N (n_41));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_41_(.CLK
       (prog_clk), .D (mem_out[40]), .RESET_B (pReset), .Q
       (mem_out[41]), .Q_N (n_42));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_42_(.CLK
       (prog_clk), .D (mem_out[41]), .RESET_B (pReset), .Q
       (mem_out[42]), .Q_N (n_43));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_43_(.CLK
       (prog_clk), .D (mem_out[42]), .RESET_B (pReset), .Q
       (mem_out[43]), .Q_N (n_44));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_44_(.CLK
       (prog_clk), .D (mem_out[43]), .RESET_B (pReset), .Q
       (mem_out[44]), .Q_N (n_45));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_45_(.CLK
       (prog_clk), .D (mem_out[44]), .RESET_B (pReset), .Q
       (mem_out[45]), .Q_N (n_46));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_46_(.CLK
       (prog_clk), .D (mem_out[45]), .RESET_B (pReset), .Q
       (mem_out[46]), .Q_N (n_47));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_47_(.CLK
       (prog_clk), .D (mem_out[46]), .RESET_B (pReset), .Q
       (mem_out[47]), .Q_N (n_48));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_48_(.CLK
       (prog_clk), .D (mem_out[47]), .RESET_B (pReset), .Q
       (mem_out[48]), .Q_N (n_49));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_49_(.CLK
       (prog_clk), .D (mem_out[48]), .RESET_B (pReset), .Q
       (mem_out[49]), .Q_N (n_50));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_50_(.CLK
       (prog_clk), .D (mem_out[49]), .RESET_B (pReset), .Q
       (mem_out[50]), .Q_N (n_51));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_51_(.CLK
       (prog_clk), .D (mem_out[50]), .RESET_B (pReset), .Q
       (mem_out[51]), .Q_N (n_52));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_52_(.CLK
       (prog_clk), .D (mem_out[51]), .RESET_B (pReset), .Q
       (mem_out[52]), .Q_N (n_53));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_53_(.CLK
       (prog_clk), .D (mem_out[52]), .RESET_B (pReset), .Q
       (mem_out[53]), .Q_N (n_54));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_54_(.CLK
       (prog_clk), .D (mem_out[53]), .RESET_B (pReset), .Q
       (mem_out[54]), .Q_N (n_55));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_55_(.CLK
       (prog_clk), .D (mem_out[54]), .RESET_B (pReset), .Q
       (mem_out[55]), .Q_N (n_56));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_56_(.CLK
       (prog_clk), .D (mem_out[55]), .RESET_B (pReset), .Q
       (mem_out[56]), .Q_N (n_57));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_57_(.CLK
       (prog_clk), .D (mem_out[56]), .RESET_B (pReset), .Q
       (mem_out[57]), .Q_N (n_58));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_58_(.CLK
       (prog_clk), .D (mem_out[57]), .RESET_B (pReset), .Q
       (mem_out[58]), .Q_N (n_59));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_59_(.CLK
       (prog_clk), .D (mem_out[58]), .RESET_B (pReset), .Q
       (mem_out[59]), .Q_N (n_60));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_60_(.CLK
       (prog_clk), .D (mem_out[59]), .RESET_B (pReset), .Q
       (mem_out[60]), .Q_N (n_61));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_61_(.CLK
       (prog_clk), .D (mem_out[60]), .RESET_B (pReset), .Q
       (mem_out[61]), .Q_N (n_62));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_62_(.CLK
       (prog_clk), .D (mem_out[61]), .RESET_B (pReset), .Q
       (mem_out[62]), .Q_N (n_63));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_63_(.CLK
       (prog_clk), .D (mem_out[62]), .RESET_B (pReset), .Q
       (mem_out[63]), .Q_N (n_64));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_64_(.CLK
       (prog_clk), .D (mem_out[63]), .RESET_B (pReset), .Q (ccff_tail),
       .Q_N (n_65));
endmodule

module
     logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_7(pReset,
     prog_clk, frac_lut6_in, ccff_head, frac_lut6_lut5_out,
     frac_lut6_lut6_out, ccff_tail);
  input [0:0] pReset, prog_clk, ccff_head;
  input [0:5] frac_lut6_in;
  output [0:1] frac_lut6_lut5_out;
  output [0:0] frac_lut6_lut6_out, ccff_tail;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:5] frac_lut6_in;
  wire [0:1] frac_lut6_lut5_out;
  wire [0:0] frac_lut6_lut6_out, ccff_tail;
  wire [0:63] frac_lut6_0_sram;
  wire UNCONNECTED556, UNCONNECTED557, UNCONNECTED558, UNCONNECTED559,
       UNCONNECTED560, UNCONNECTED561, UNCONNECTED562, UNCONNECTED563;
  wire UNCONNECTED564, UNCONNECTED565, UNCONNECTED566, UNCONNECTED567,
       UNCONNECTED568, UNCONNECTED569, UNCONNECTED570, UNCONNECTED571;
  wire UNCONNECTED572, UNCONNECTED573, UNCONNECTED574, UNCONNECTED575,
       UNCONNECTED576, UNCONNECTED577, UNCONNECTED578, UNCONNECTED579;
  wire UNCONNECTED580, UNCONNECTED581, UNCONNECTED582, UNCONNECTED583,
       UNCONNECTED584, UNCONNECTED585, UNCONNECTED586, UNCONNECTED587;
  wire UNCONNECTED588, UNCONNECTED589, UNCONNECTED590, UNCONNECTED591,
       UNCONNECTED592, UNCONNECTED593, UNCONNECTED594, UNCONNECTED595;
  wire UNCONNECTED596, UNCONNECTED597, UNCONNECTED598, UNCONNECTED599,
       UNCONNECTED600, UNCONNECTED601, UNCONNECTED602, UNCONNECTED603;
  wire UNCONNECTED604, UNCONNECTED605, UNCONNECTED606, UNCONNECTED607,
       UNCONNECTED608, UNCONNECTED609, UNCONNECTED610, UNCONNECTED611;
  wire UNCONNECTED612, UNCONNECTED613, UNCONNECTED614, UNCONNECTED615,
       UNCONNECTED616, UNCONNECTED617, UNCONNECTED618, UNCONNECTED619;
  wire UNCONNECTED620, UNCONNECTED621, UNCONNECTED_HIER_Z761,
       UNCONNECTED_HIER_Z762, UNCONNECTED_HIER_Z763,
       UNCONNECTED_HIER_Z764, UNCONNECTED_HIER_Z765,
       UNCONNECTED_HIER_Z766;
  wire UNCONNECTED_HIER_Z767, UNCONNECTED_HIER_Z768,
       UNCONNECTED_HIER_Z769, UNCONNECTED_HIER_Z770,
       UNCONNECTED_HIER_Z771, UNCONNECTED_HIER_Z772,
       UNCONNECTED_HIER_Z773, UNCONNECTED_HIER_Z774;
  wire UNCONNECTED_HIER_Z775, UNCONNECTED_HIER_Z776,
       UNCONNECTED_HIER_Z777, UNCONNECTED_HIER_Z778,
       UNCONNECTED_HIER_Z779, UNCONNECTED_HIER_Z780,
       UNCONNECTED_HIER_Z781, UNCONNECTED_HIER_Z782;
  wire UNCONNECTED_HIER_Z783, UNCONNECTED_HIER_Z784,
       UNCONNECTED_HIER_Z785, UNCONNECTED_HIER_Z786,
       UNCONNECTED_HIER_Z787, UNCONNECTED_HIER_Z788,
       UNCONNECTED_HIER_Z789, UNCONNECTED_HIER_Z790;
  wire UNCONNECTED_HIER_Z791, UNCONNECTED_HIER_Z792,
       UNCONNECTED_HIER_Z793, UNCONNECTED_HIER_Z794,
       UNCONNECTED_HIER_Z795, UNCONNECTED_HIER_Z796,
       UNCONNECTED_HIER_Z797, UNCONNECTED_HIER_Z798;
  wire UNCONNECTED_HIER_Z799, UNCONNECTED_HIER_Z800,
       UNCONNECTED_HIER_Z801, UNCONNECTED_HIER_Z802,
       UNCONNECTED_HIER_Z803, UNCONNECTED_HIER_Z804,
       UNCONNECTED_HIER_Z805, UNCONNECTED_HIER_Z806;
  wire UNCONNECTED_HIER_Z807, UNCONNECTED_HIER_Z808,
       UNCONNECTED_HIER_Z809, UNCONNECTED_HIER_Z810,
       UNCONNECTED_HIER_Z811, UNCONNECTED_HIER_Z812,
       UNCONNECTED_HIER_Z813, UNCONNECTED_HIER_Z814;
  wire UNCONNECTED_HIER_Z815, UNCONNECTED_HIER_Z816,
       UNCONNECTED_HIER_Z817, UNCONNECTED_HIER_Z818,
       UNCONNECTED_HIER_Z819, UNCONNECTED_HIER_Z820,
       UNCONNECTED_HIER_Z821, UNCONNECTED_HIER_Z822;
  wire UNCONNECTED_HIER_Z823, UNCONNECTED_HIER_Z824,
       UNCONNECTED_HIER_Z825;
  frac_lut6_7 frac_lut6_0_(.in (frac_lut6_in), .sram
       (frac_lut6_0_sram), .sram_inv ({UNCONNECTED_HIER_Z761,
       UNCONNECTED_HIER_Z762, UNCONNECTED_HIER_Z763,
       UNCONNECTED_HIER_Z764, UNCONNECTED_HIER_Z765,
       UNCONNECTED_HIER_Z766, UNCONNECTED_HIER_Z767,
       UNCONNECTED_HIER_Z768, UNCONNECTED_HIER_Z769,
       UNCONNECTED_HIER_Z770, UNCONNECTED_HIER_Z771,
       UNCONNECTED_HIER_Z772, UNCONNECTED_HIER_Z773,
       UNCONNECTED_HIER_Z774, UNCONNECTED_HIER_Z775,
       UNCONNECTED_HIER_Z776, UNCONNECTED_HIER_Z777,
       UNCONNECTED_HIER_Z778, UNCONNECTED_HIER_Z779,
       UNCONNECTED_HIER_Z780, UNCONNECTED_HIER_Z781,
       UNCONNECTED_HIER_Z782, UNCONNECTED_HIER_Z783,
       UNCONNECTED_HIER_Z784, UNCONNECTED_HIER_Z785,
       UNCONNECTED_HIER_Z786, UNCONNECTED_HIER_Z787,
       UNCONNECTED_HIER_Z788, UNCONNECTED_HIER_Z789,
       UNCONNECTED_HIER_Z790, UNCONNECTED_HIER_Z791,
       UNCONNECTED_HIER_Z792, UNCONNECTED_HIER_Z793,
       UNCONNECTED_HIER_Z794, UNCONNECTED_HIER_Z795,
       UNCONNECTED_HIER_Z796, UNCONNECTED_HIER_Z797,
       UNCONNECTED_HIER_Z798, UNCONNECTED_HIER_Z799,
       UNCONNECTED_HIER_Z800, UNCONNECTED_HIER_Z801,
       UNCONNECTED_HIER_Z802, UNCONNECTED_HIER_Z803,
       UNCONNECTED_HIER_Z804, UNCONNECTED_HIER_Z805,
       UNCONNECTED_HIER_Z806, UNCONNECTED_HIER_Z807,
       UNCONNECTED_HIER_Z808, UNCONNECTED_HIER_Z809,
       UNCONNECTED_HIER_Z810, UNCONNECTED_HIER_Z811,
       UNCONNECTED_HIER_Z812, UNCONNECTED_HIER_Z813,
       UNCONNECTED_HIER_Z814, UNCONNECTED_HIER_Z815,
       UNCONNECTED_HIER_Z816, UNCONNECTED_HIER_Z817,
       UNCONNECTED_HIER_Z818, UNCONNECTED_HIER_Z819,
       UNCONNECTED_HIER_Z820, UNCONNECTED_HIER_Z821,
       UNCONNECTED_HIER_Z822, UNCONNECTED_HIER_Z823,
       UNCONNECTED_HIER_Z824}), .mode (ccff_tail), .mode_inv
       (UNCONNECTED_HIER_Z825), .lut5_out (frac_lut6_lut5_out),
       .lut6_out (frac_lut6_lut6_out));
  frac_lut6_sky130_fd_sc_hd__dfrbp_1_mem_7
       frac_lut6_sky130_fd_sc_hd__dfrbp_1_mem(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head (ccff_head), .ccff_tail
       (ccff_tail), .mem_out ({frac_lut6_0_sram, UNCONNECTED556}),
       .mem_outb ({UNCONNECTED557, UNCONNECTED558, UNCONNECTED559,
       UNCONNECTED560, UNCONNECTED561, UNCONNECTED562, UNCONNECTED563,
       UNCONNECTED564, UNCONNECTED565, UNCONNECTED566, UNCONNECTED567,
       UNCONNECTED568, UNCONNECTED569, UNCONNECTED570, UNCONNECTED571,
       UNCONNECTED572, UNCONNECTED573, UNCONNECTED574, UNCONNECTED575,
       UNCONNECTED576, UNCONNECTED577, UNCONNECTED578, UNCONNECTED579,
       UNCONNECTED580, UNCONNECTED581, UNCONNECTED582, UNCONNECTED583,
       UNCONNECTED584, UNCONNECTED585, UNCONNECTED586, UNCONNECTED587,
       UNCONNECTED588, UNCONNECTED589, UNCONNECTED590, UNCONNECTED591,
       UNCONNECTED592, UNCONNECTED593, UNCONNECTED594, UNCONNECTED595,
       UNCONNECTED596, UNCONNECTED597, UNCONNECTED598, UNCONNECTED599,
       UNCONNECTED600, UNCONNECTED601, UNCONNECTED602, UNCONNECTED603,
       UNCONNECTED604, UNCONNECTED605, UNCONNECTED606, UNCONNECTED607,
       UNCONNECTED608, UNCONNECTED609, UNCONNECTED610, UNCONNECTED611,
       UNCONNECTED612, UNCONNECTED613, UNCONNECTED614, UNCONNECTED615,
       UNCONNECTED616, UNCONNECTED617, UNCONNECTED618, UNCONNECTED619,
       UNCONNECTED620, UNCONNECTED621}));
endmodule

module mux_tree_size2_mem_21(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_size2_21(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_1_Y;
  wire n_0, w1083, w1084;
  not g39 (sky130_fd_sc_hd__inv_1_1_Y[0], in[1]);
  and g69 (out, sram[1], n_0);
  nand g70 (n_0, w1083, w1084);
  nand g1193 (w1084, in[0], sram[0]);
  or g1192 (w1083, sky130_fd_sc_hd__inv_1_1_Y[0], sram[0]);
endmodule

module
     logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_7(pReset,
     prog_clk, frac_logic_in, ccff_head, frac_logic_out, ccff_tail);
  input [0:0] pReset, prog_clk, ccff_head;
  input [0:5] frac_logic_in;
  output [0:1] frac_logic_out;
  output [0:0] ccff_tail;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:5] frac_logic_in;
  wire [0:1] frac_logic_out;
  wire [0:0] ccff_tail;
  wire [0:1]
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut5_out;
  wire [0:0]
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut6_out;
  wire [0:0]
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_ccff_tail;
  wire [0:1] mux_tree_size2_0_sram;
  wire [0:1] mux_tree_size2_0_sram_inv;
  wire UNCONNECTED622, UNCONNECTED_HIER_Z826, UNCONNECTED_HIER_Z827;
  logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_7
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0(.pReset
       (pReset), .prog_clk (prog_clk), .frac_lut6_in (frac_logic_in),
       .ccff_head (ccff_head), .frac_lut6_lut5_out
       ({logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut5_out[0],
       frac_logic_out[1]}), .frac_lut6_lut6_out
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut6_out),
       .ccff_tail
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_ccff_tail));
  mux_tree_size2_mem_21 mem_frac_logic_out_0(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_ccff_tail),
       .ccff_tail (ccff_tail), .mem_out ({mux_tree_size2_0_sram[0],
       UNCONNECTED622}), .mem_outb (mux_tree_size2_0_sram_inv));
  mux_tree_size2_21 mux_frac_logic_out_0(.in
       ({logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut6_out,
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut5_out[0]}),
       .sram ({mux_tree_size2_0_sram[0], ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z826, UNCONNECTED_HIER_Z827}), .out
       (frac_logic_out[0]));
endmodule

module mux_tree_size2_mem_22(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_size2_mem_23(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_size2_22(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire n_0, w1085, w1086, w1087;
  and g67 (out, sram[1], n_0);
  nand g68 (n_0, w1086, w1087);
  nand g1196 (w1087, in[0], sram[0]);
  nand g1195 (w1086, w1085, in[1]);
  not g1194 (w1085, sram[0]);
endmodule

module mux_tree_size2_23(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire n_0, w1088, w1089, w1090;
  and g67 (out, sram[1], n_0);
  nand g68 (n_0, w1089, w1090);
  nand g1199 (w1090, in[0], sram[0]);
  nand g1198 (w1089, w1088, in[1]);
  not g1197 (w1088, sram[0]);
endmodule

module
     logical_tile_clb_mode_default__fle_mode_physical__fabric_7(pReset,
     prog_clk, set, reset, clk, fabric_in, fabric_clk, ccff_head,
     fabric_out, ccff_tail);
  input [0:0] pReset, prog_clk, set, reset, clk, fabric_clk, ccff_head;
  input [0:5] fabric_in;
  output [0:1] fabric_out;
  output [0:0] ccff_tail;
  wire [0:0] pReset, prog_clk, set, reset, clk, fabric_clk, ccff_head;
  wire [0:5] fabric_in;
  wire [0:1] fabric_out;
  wire [0:0] ccff_tail;
  wire [0:1]
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out;
  wire [0:0]
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0_ff_Q;
  wire [0:0]
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1_ff_Q;
  wire [0:0]
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_ccff_tail;
  wire [0:0] mux_tree_size2_mem_0_ccff_tail;
  wire [0:1] mux_tree_size2_0_sram;
  wire [0:1] mux_tree_size2_0_sram_inv;
  wire [0:1] mux_tree_size2_1_sram;
  wire [0:1] mux_tree_size2_1_sram_inv;
  wire UNCONNECTED623, UNCONNECTED624, UNCONNECTED_HIER_Z828,
       UNCONNECTED_HIER_Z829, UNCONNECTED_HIER_Z830,
       UNCONNECTED_HIER_Z831, UNCONNECTED_HIER_Z832,
       UNCONNECTED_HIER_Z833;
  logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_14
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0(.set
       (set), .reset (reset), .clk (clk), .ff_D
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[0]),
       .ff_Q
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0_ff_Q),
       .ff_clk (UNCONNECTED_HIER_Z828));
  logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_15
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1(.set
       (set), .reset (reset), .clk (clk), .ff_D
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[1]),
       .ff_Q
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1_ff_Q),
       .ff_clk (UNCONNECTED_HIER_Z829));
  logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_7
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0(.pReset
       (pReset), .prog_clk (prog_clk), .frac_logic_in (fabric_in),
       .ccff_head (ccff_head), .frac_logic_out
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out),
       .ccff_tail
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_ccff_tail));
  mux_tree_size2_mem_22 mem_fabric_out_0(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_ccff_tail),
       .ccff_tail (mux_tree_size2_mem_0_ccff_tail), .mem_out
       ({mux_tree_size2_0_sram[0], UNCONNECTED623}), .mem_outb
       (mux_tree_size2_0_sram_inv));
  mux_tree_size2_mem_23 mem_fabric_out_1(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size2_mem_0_ccff_tail),
       .ccff_tail (ccff_tail), .mem_out ({mux_tree_size2_1_sram[0],
       UNCONNECTED624}), .mem_outb (mux_tree_size2_1_sram_inv));
  mux_tree_size2_22 mux_fabric_out_0(.in
       ({logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0_ff_Q,
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[0]}),
       .sram ({mux_tree_size2_0_sram[0],
       mux_tree_size2_mem_0_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z830, UNCONNECTED_HIER_Z831}), .out
       (fabric_out[0]));
  mux_tree_size2_23 mux_fabric_out_1(.in
       ({logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1_ff_Q,
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[1]}),
       .sram ({mux_tree_size2_1_sram[0], ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z832, UNCONNECTED_HIER_Z833}), .out
       (fabric_out[1]));
endmodule

module logical_tile_clb_mode_default__fle_7(pReset, prog_clk, set,
     reset, clk, fle_in, fle_clk, ccff_head, fle_out, ccff_tail);
  input [0:0] pReset, prog_clk, set, reset, clk, fle_clk, ccff_head;
  input [0:5] fle_in;
  output [0:1] fle_out;
  output [0:0] ccff_tail;
  wire [0:0] pReset, prog_clk, set, reset, clk, fle_clk, ccff_head;
  wire [0:5] fle_in;
  wire [0:1] fle_out;
  wire [0:0] ccff_tail;
  wire UNCONNECTED_HIER_Z834;
  logical_tile_clb_mode_default__fle_mode_physical__fabric_7
       logical_tile_clb_mode_default__fle_mode_physical__fabric_0(.pReset
       (pReset), .prog_clk (prog_clk), .set (set), .reset (reset), .clk
       (clk), .fabric_in (fle_in), .fabric_clk (UNCONNECTED_HIER_Z834),
       .ccff_head (ccff_head), .fabric_out (fle_out), .ccff_tail
       (ccff_tail));
endmodule

module
     logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_16(set,
     reset, clk, ff_D, ff_Q, ff_clk);
  input [0:0] set, reset, clk, ff_D, ff_clk;
  output [0:0] ff_Q;
  wire [0:0] set, reset, clk, ff_D, ff_clk;
  wire [0:0] ff_Q;
  wire UNCONNECTED119;
  sky130_fd_sc_hd__sdfbbp_1 sky130_fd_sc_hd__sdfbbp_1_0_(.CLK (clk), .D
       (ff_D), .SCE (1'b0), .SCD (1'b0), .RESET_B (reset), .SET_B
       (set), .Q (ff_Q), .Q_N (UNCONNECTED119));
endmodule

module
     logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_17(set,
     reset, clk, ff_D, ff_Q, ff_clk);
  input [0:0] set, reset, clk, ff_D, ff_clk;
  output [0:0] ff_Q;
  wire [0:0] set, reset, clk, ff_D, ff_clk;
  wire [0:0] ff_Q;
  wire UNCONNECTED120;
  sky130_fd_sc_hd__sdfbbp_1 sky130_fd_sc_hd__sdfbbp_1_0_(.CLK (clk), .D
       (ff_D), .SCE (1'b0), .SCD (1'b0), .RESET_B (reset), .SET_B
       (set), .Q (ff_Q), .Q_N (UNCONNECTED120));
endmodule

module frac_lut6_mux_8(in, sram, sram_inv, lut5_out, lut6_out);
  input [0:63] in;
  input [0:5] sram, sram_inv;
  output [0:1] lut5_out;
  output [0:0] lut6_out;
  wire [0:63] in;
  wire [0:5] sram, sram_inv;
  wire [0:1] lut5_out;
  wire [0:0] lut6_out;
  wire [0:0] sky130_fd_sc_hd__mux2_1_61_X;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_16;
  wire n_18, n_21, n_27, n_28, n_29, n_31, n_32, n_34;
  wire n_35, n_36, n_37, n_38, n_39, n_40, n_41, n_43;
  wire n_44, n_45, n_46, n_47, n_48, n_49, n_50, n_51;
  wire n_52, n_53, n_54, n_55, n_56, n_57, n_58, n_59;
  wire n_60, n_61, n_62, n_63, n_64, n_65, n_66, n_67;
  wire w1091, w1092, w1093, w1094, w1095, w1096, w1097, w1098;
  wire w1099, w1100, w1101, w1102, w1103, w1104, w1105, w1106;
  wire w1107, w1108, w1109, w1110, w1111, w1112, w1113, w1114;
  wire w1115, w1116, w1117, w1118, w1119, w1120, w1121, w1122;
  wire w1123, w1124, w1125, w1126, w1127, w1128, w1129, w1130;
  wire w1131, w1132, w1133, w1134, w1135, w1136, w1137, w1138;
  wire w1139, w1140, w1141, w1142, w1143, w1144, w1145, w1146;
  wire w1147, w1148, w1149, w1150, w1151, w1152, w1153, w1154;
  wire w1155, w1156, w1157, w1158, w1159, w1160, w1161, w1162;
  wire w1163, w1164, w1165, w1166, w1167, w1168, w1169, w1170;
  wire w1171, w1172, w1173;
  not g1056 (lut5_out[1], sky130_fd_sc_hd__mux2_1_61_X[0]);
  nand g1072 (lut6_out, w1091, w1092);
  nand g1201 (w1092, sram[5], lut5_out[0]);
  or g1200 (w1091, sram[5], sky130_fd_sc_hd__mux2_1_61_X[0]);
  nand g2711 (sky130_fd_sc_hd__mux2_1_61_X[0], w1093, w1094);
  nand g1203 (w1094, sram[4], n_66);
  or g1202 (w1093, sram[4], n_65);
  nand g2712 (lut5_out[0], w1095, n_67);
  or g1204 (w1095, sram[4], n_62, n_41, n_61);
  nand g2713 (n_67, sram[4], n_63, n_55, w1096);
  or g1205 (w1096, sram[3], n_51);
  nand g2714 (n_66, w1097, n_49, n_64);
  or g1206 (w1097, n_1, n_44, sram[2]);
  and g2715 (n_65, w1098, w1099, w1100);
  nand g1209 (w1100, n_47, n_4);
  nand g1208 (w1099, n_58, sram[3]);
  nand g1207 (w1098, sram[2], n_60);
  nand g2716 (n_64, w1101, sram[2], n_57);
  or g1210 (w1101, sram[3], n_16, n_38);
  nor g2717 (n_63, w1102, n_29);
  and g1211 (w1102, n_59, sram[3]);
  nand g2718 (n_62, w1103, n_54);
  or g1212 (w1103, sram[3], n_53);
  nor g2719 (n_61, w1104, n_1);
  and g1213 (w1104, n_56, n_50);
  nand g2720 (n_60, w1105, w1106);
  or g1215 (w1106, n_1, n_46);
  or g1214 (w1105, sram[3], n_45);
  nand g2721 (n_59, w1107, n_52);
  or g1216 (w1107, sram[2], n_43);
  nor g2722 (n_58, sram[2], n_48);
  or g2723 (n_57, n_1, n_8, n_10, n_28);
  nand g2724 (n_56, w1108, n_0);
  nand g2725 (n_55, w1109, n_4);
  or g1218 (w1109, n_9, n_40);
  nand g2726 (n_54, w1110, n_4);
  or g1219 (w1110, n_11, n_37);
  nand g2727 (n_53, w1111, sram[2]);
  nand g2728 (n_52, w1112, sram[2]);
  nand g2729 (n_51, w1113, sram[2]);
  nand g2730 (n_50, w1114, sram[2]);
  nand g2731 (n_49, w1115, n_4);
  nor g2732 (n_48, n_13, n_12, n_36);
  nand g2733 (n_47, w1116, w1117, n_39);
  or g1226 (w1117, in[63], n_2);
  or g1225 (w1116, in[60], n_3);
  nor g2734 (n_46, n_35, n_34);
  nor g2735 (n_45, n_32, n_31);
  nor g2736 (n_44, n_21, n_27);
  nor g2737 (n_43, n_18, n_14);
  or g1228 (w1119, in[0], n_3);
  or g1227 (w1118, in[1], n_7);
  nor g2739 (n_41, n_2, in[31], n_5);
  nand g2740 (n_40, w1120, w1121);
  or g1230 (w1121, in[13], n_7);
  or g1229 (w1120, in[14], n_6);
  and g2741 (n_39, w1122, w1123);
  or g1232 (w1123, in[61], n_7);
  or g1231 (w1122, in[62], n_6);
  nand g2742 (n_38, w1124, w1125);
  or g1234 (w1125, in[41], n_7);
  or g1233 (w1124, in[42], n_6);
  nand g2743 (n_37, w1126, w1127);
  or g1236 (w1127, in[29], n_7);
  or g1235 (w1126, in[30], n_6);
  nand g2744 (n_36, w1128, w1129);
  or g1238 (w1129, in[54], n_6);
  or g1237 (w1128, in[55], n_2);
  nand g2745 (n_35, w1130, w1131);
  or g1240 (w1131, in[49], n_7);
  or g1239 (w1130, in[50], n_6);
  nand g2746 (n_34, w1132, w1133);
  or g1242 (w1133, in[48], n_3);
  or g1241 (w1132, in[51], n_2);
  or g1244 (w1135, in[25], n_7);
  or g1243 (w1134, in[26], n_6);
  nand g2748 (n_32, w1136, w1137);
  or g1246 (w1137, in[57], n_7);
  or g1245 (w1136, in[58], n_6);
  nand g2749 (n_31, w1138, w1139);
  or g1248 (w1139, in[56], n_3);
  or g1247 (w1138, in[59], n_2);
  or g1250 (w1141, in[24], n_3);
  or g1249 (w1140, in[27], n_2);
  nor g2751 (n_29, n_2, in[15], n_5);
  nand g2752 (n_28, w1142, w1143);
  or g1252 (w1143, in[33], n_7);
  or g1251 (w1142, in[35], n_2);
  nand g2753 (n_27, w1144, w1145);
  or g1254 (w1145, in[38], n_6);
  or g1253 (w1144, in[39], n_2);
  or g1256 (w1147, in[44], n_3);
  or g1255 (w1146, in[45], n_7);
  or g1258 (w1149, in[16], n_3);
  or g1257 (w1148, in[17], n_7);
  or g1260 (w1151, in[46], n_6);
  or g1259 (w1150, in[47], n_2);
  or g1262 (w1153, in[2], n_6);
  or g1261 (w1152, in[3], n_2);
  or g1264 (w1155, in[18], n_6);
  or g1263 (w1154, in[19], n_2);
  nand g2759 (n_21, w1156, w1157);
  or g1266 (w1157, in[36], n_3);
  or g1265 (w1156, in[37], n_7);
  or g1268 (w1159, in[9], n_7);
  or g1267 (w1158, in[10], n_6);
  or g1270 (w1161, in[8], n_3);
  or g1269 (w1160, in[11], n_2);
  nand g2762 (n_18, w1162, w1163);
  or g1272 (w1163, in[5], n_7);
  or g1271 (w1162, in[6], n_6);
  or g1274 (w1165, in[21], n_7);
  or g1273 (w1164, in[22], n_6);
  nand g2764 (n_16, w1166, w1167);
  or g1276 (w1167, in[40], n_3);
  or g1275 (w1166, in[43], n_2);
  or g1278 (w1169, in[20], n_3);
  or g1277 (w1168, in[23], n_2);
  nand g2766 (n_14, w1170, w1171);
  or g1280 (w1171, in[4], n_3);
  or g1279 (w1170, in[7], n_2);
  nor g2767 (n_13, in[52], n_3);
  nor g2768 (n_12, in[53], n_7);
  nor g2769 (n_11, in[28], n_3);
  nor g2770 (n_10, in[32], n_3);
  nor g2771 (n_9, in[12], n_3);
  nor g2772 (n_8, in[34], n_6);
  nand g2773 (n_7, w1172, sram[1]);
  not g1281 (w1172, sram[0]);
  nand g2774 (n_6, w1173, sram[0]);
  not g1282 (w1173, sram[1]);
  not g2775 (n_4, n_5);
  nand g2776 (n_5, n_1, n_0);
  nand g2777 (n_3, sram[1], sram[0]);
  or g2778 (n_2, sram[0], sram[1]);
  not g2779 (n_1, sram[3]);
  not g2780 (n_0, sram[2]);
  nand g1 (w1111, w1134, w1135, w1140, w1141);
  nand g2 (w1113, w1158, w1159, w1160, w1161);
  nand g3 (w1108, w1164, w1165, w1168, w1169);
  nand g4 (w1114, w1148, w1149, w1154, w1155);
  nand g5 (w1112, w1118, w1119, w1152, w1153);
  nand g6 (w1115, w1146, w1147, w1150, w1151);
endmodule

module frac_lut6_8(in, sram, sram_inv, mode, mode_inv, lut5_out,
     lut6_out);
  input [0:5] in;
  input [0:63] sram, sram_inv;
  input [0:0] mode, mode_inv;
  output [0:1] lut5_out;
  output [0:0] lut6_out;
  wire [0:5] in;
  wire [0:63] sram, sram_inv;
  wire [0:0] mode, mode_inv;
  wire [0:1] lut5_out;
  wire [0:0] lut6_out;
  wire [0:0] sky130_fd_sc_hd__or2_1_0_X;
  wire UNCONNECTED_HIER_Z835, UNCONNECTED_HIER_Z836,
       UNCONNECTED_HIER_Z837, UNCONNECTED_HIER_Z838,
       UNCONNECTED_HIER_Z839, UNCONNECTED_HIER_Z840;
  frac_lut6_mux_8 frac_lut6_mux_0_(.in (sram), .sram ({in[0:4],
       sky130_fd_sc_hd__or2_1_0_X}), .sram_inv ({UNCONNECTED_HIER_Z835,
       UNCONNECTED_HIER_Z836, UNCONNECTED_HIER_Z837,
       UNCONNECTED_HIER_Z838, UNCONNECTED_HIER_Z839,
       UNCONNECTED_HIER_Z840}), .lut5_out (lut5_out), .lut6_out
       (lut6_out));
  or g2 (sky130_fd_sc_hd__or2_1_0_X[0], in[5], mode);
endmodule

module frac_lut6_sky130_fd_sc_hd__dfrbp_1_mem_8(pReset, prog_clk,
     ccff_head, ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:64] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:64] mem_out, mem_outb;
  wire n_1, n_2, n_3, n_4, n_5, n_6, n_7, n_8;
  wire n_9, n_10, n_11, n_12, n_13, n_14, n_15, n_16;
  wire n_17, n_18, n_19, n_20, n_21, n_22, n_23, n_24;
  wire n_25, n_26, n_27, n_28, n_29, n_30, n_31, n_32;
  wire n_33, n_34, n_35, n_36, n_37, n_38, n_39, n_40;
  wire n_41, n_42, n_43, n_44, n_45, n_46, n_47, n_48;
  wire n_49, n_50, n_51, n_52, n_53, n_54, n_55, n_56;
  wire n_57, n_58, n_59, n_60, n_61, n_62, n_63, n_64;
  wire n_65;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (mem_out[2]), .Q_N (n_3));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_3_(.CLK (prog_clk),
       .D (mem_out[2]), .RESET_B (pReset), .Q (mem_out[3]), .Q_N (n_4));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_4_(.CLK (prog_clk),
       .D (mem_out[3]), .RESET_B (pReset), .Q (mem_out[4]), .Q_N (n_5));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_5_(.CLK (prog_clk),
       .D (mem_out[4]), .RESET_B (pReset), .Q (mem_out[5]), .Q_N (n_6));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_6_(.CLK (prog_clk),
       .D (mem_out[5]), .RESET_B (pReset), .Q (mem_out[6]), .Q_N (n_7));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_7_(.CLK (prog_clk),
       .D (mem_out[6]), .RESET_B (pReset), .Q (mem_out[7]), .Q_N (n_8));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_8_(.CLK (prog_clk),
       .D (mem_out[7]), .RESET_B (pReset), .Q (mem_out[8]), .Q_N (n_9));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_9_(.CLK (prog_clk),
       .D (mem_out[8]), .RESET_B (pReset), .Q (mem_out[9]), .Q_N
       (n_10));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_10_(.CLK
       (prog_clk), .D (mem_out[9]), .RESET_B (pReset), .Q
       (mem_out[10]), .Q_N (n_11));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_11_(.CLK
       (prog_clk), .D (mem_out[10]), .RESET_B (pReset), .Q
       (mem_out[11]), .Q_N (n_12));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_12_(.CLK
       (prog_clk), .D (mem_out[11]), .RESET_B (pReset), .Q
       (mem_out[12]), .Q_N (n_13));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_13_(.CLK
       (prog_clk), .D (mem_out[12]), .RESET_B (pReset), .Q
       (mem_out[13]), .Q_N (n_14));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_14_(.CLK
       (prog_clk), .D (mem_out[13]), .RESET_B (pReset), .Q
       (mem_out[14]), .Q_N (n_15));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_15_(.CLK
       (prog_clk), .D (mem_out[14]), .RESET_B (pReset), .Q
       (mem_out[15]), .Q_N (n_16));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_16_(.CLK
       (prog_clk), .D (mem_out[15]), .RESET_B (pReset), .Q
       (mem_out[16]), .Q_N (n_17));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_17_(.CLK
       (prog_clk), .D (mem_out[16]), .RESET_B (pReset), .Q
       (mem_out[17]), .Q_N (n_18));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_18_(.CLK
       (prog_clk), .D (mem_out[17]), .RESET_B (pReset), .Q
       (mem_out[18]), .Q_N (n_19));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_19_(.CLK
       (prog_clk), .D (mem_out[18]), .RESET_B (pReset), .Q
       (mem_out[19]), .Q_N (n_20));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_20_(.CLK
       (prog_clk), .D (mem_out[19]), .RESET_B (pReset), .Q
       (mem_out[20]), .Q_N (n_21));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_21_(.CLK
       (prog_clk), .D (mem_out[20]), .RESET_B (pReset), .Q
       (mem_out[21]), .Q_N (n_22));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_22_(.CLK
       (prog_clk), .D (mem_out[21]), .RESET_B (pReset), .Q
       (mem_out[22]), .Q_N (n_23));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_23_(.CLK
       (prog_clk), .D (mem_out[22]), .RESET_B (pReset), .Q
       (mem_out[23]), .Q_N (n_24));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_24_(.CLK
       (prog_clk), .D (mem_out[23]), .RESET_B (pReset), .Q
       (mem_out[24]), .Q_N (n_25));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_25_(.CLK
       (prog_clk), .D (mem_out[24]), .RESET_B (pReset), .Q
       (mem_out[25]), .Q_N (n_26));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_26_(.CLK
       (prog_clk), .D (mem_out[25]), .RESET_B (pReset), .Q
       (mem_out[26]), .Q_N (n_27));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_27_(.CLK
       (prog_clk), .D (mem_out[26]), .RESET_B (pReset), .Q
       (mem_out[27]), .Q_N (n_28));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_28_(.CLK
       (prog_clk), .D (mem_out[27]), .RESET_B (pReset), .Q
       (mem_out[28]), .Q_N (n_29));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_29_(.CLK
       (prog_clk), .D (mem_out[28]), .RESET_B (pReset), .Q
       (mem_out[29]), .Q_N (n_30));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_30_(.CLK
       (prog_clk), .D (mem_out[29]), .RESET_B (pReset), .Q
       (mem_out[30]), .Q_N (n_31));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_31_(.CLK
       (prog_clk), .D (mem_out[30]), .RESET_B (pReset), .Q
       (mem_out[31]), .Q_N (n_32));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_32_(.CLK
       (prog_clk), .D (mem_out[31]), .RESET_B (pReset), .Q
       (mem_out[32]), .Q_N (n_33));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_33_(.CLK
       (prog_clk), .D (mem_out[32]), .RESET_B (pReset), .Q
       (mem_out[33]), .Q_N (n_34));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_34_(.CLK
       (prog_clk), .D (mem_out[33]), .RESET_B (pReset), .Q
       (mem_out[34]), .Q_N (n_35));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_35_(.CLK
       (prog_clk), .D (mem_out[34]), .RESET_B (pReset), .Q
       (mem_out[35]), .Q_N (n_36));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_36_(.CLK
       (prog_clk), .D (mem_out[35]), .RESET_B (pReset), .Q
       (mem_out[36]), .Q_N (n_37));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_37_(.CLK
       (prog_clk), .D (mem_out[36]), .RESET_B (pReset), .Q
       (mem_out[37]), .Q_N (n_38));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_38_(.CLK
       (prog_clk), .D (mem_out[37]), .RESET_B (pReset), .Q
       (mem_out[38]), .Q_N (n_39));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_39_(.CLK
       (prog_clk), .D (mem_out[38]), .RESET_B (pReset), .Q
       (mem_out[39]), .Q_N (n_40));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_40_(.CLK
       (prog_clk), .D (mem_out[39]), .RESET_B (pReset), .Q
       (mem_out[40]), .Q_N (n_41));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_41_(.CLK
       (prog_clk), .D (mem_out[40]), .RESET_B (pReset), .Q
       (mem_out[41]), .Q_N (n_42));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_42_(.CLK
       (prog_clk), .D (mem_out[41]), .RESET_B (pReset), .Q
       (mem_out[42]), .Q_N (n_43));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_43_(.CLK
       (prog_clk), .D (mem_out[42]), .RESET_B (pReset), .Q
       (mem_out[43]), .Q_N (n_44));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_44_(.CLK
       (prog_clk), .D (mem_out[43]), .RESET_B (pReset), .Q
       (mem_out[44]), .Q_N (n_45));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_45_(.CLK
       (prog_clk), .D (mem_out[44]), .RESET_B (pReset), .Q
       (mem_out[45]), .Q_N (n_46));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_46_(.CLK
       (prog_clk), .D (mem_out[45]), .RESET_B (pReset), .Q
       (mem_out[46]), .Q_N (n_47));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_47_(.CLK
       (prog_clk), .D (mem_out[46]), .RESET_B (pReset), .Q
       (mem_out[47]), .Q_N (n_48));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_48_(.CLK
       (prog_clk), .D (mem_out[47]), .RESET_B (pReset), .Q
       (mem_out[48]), .Q_N (n_49));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_49_(.CLK
       (prog_clk), .D (mem_out[48]), .RESET_B (pReset), .Q
       (mem_out[49]), .Q_N (n_50));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_50_(.CLK
       (prog_clk), .D (mem_out[49]), .RESET_B (pReset), .Q
       (mem_out[50]), .Q_N (n_51));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_51_(.CLK
       (prog_clk), .D (mem_out[50]), .RESET_B (pReset), .Q
       (mem_out[51]), .Q_N (n_52));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_52_(.CLK
       (prog_clk), .D (mem_out[51]), .RESET_B (pReset), .Q
       (mem_out[52]), .Q_N (n_53));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_53_(.CLK
       (prog_clk), .D (mem_out[52]), .RESET_B (pReset), .Q
       (mem_out[53]), .Q_N (n_54));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_54_(.CLK
       (prog_clk), .D (mem_out[53]), .RESET_B (pReset), .Q
       (mem_out[54]), .Q_N (n_55));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_55_(.CLK
       (prog_clk), .D (mem_out[54]), .RESET_B (pReset), .Q
       (mem_out[55]), .Q_N (n_56));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_56_(.CLK
       (prog_clk), .D (mem_out[55]), .RESET_B (pReset), .Q
       (mem_out[56]), .Q_N (n_57));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_57_(.CLK
       (prog_clk), .D (mem_out[56]), .RESET_B (pReset), .Q
       (mem_out[57]), .Q_N (n_58));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_58_(.CLK
       (prog_clk), .D (mem_out[57]), .RESET_B (pReset), .Q
       (mem_out[58]), .Q_N (n_59));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_59_(.CLK
       (prog_clk), .D (mem_out[58]), .RESET_B (pReset), .Q
       (mem_out[59]), .Q_N (n_60));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_60_(.CLK
       (prog_clk), .D (mem_out[59]), .RESET_B (pReset), .Q
       (mem_out[60]), .Q_N (n_61));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_61_(.CLK
       (prog_clk), .D (mem_out[60]), .RESET_B (pReset), .Q
       (mem_out[61]), .Q_N (n_62));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_62_(.CLK
       (prog_clk), .D (mem_out[61]), .RESET_B (pReset), .Q
       (mem_out[62]), .Q_N (n_63));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_63_(.CLK
       (prog_clk), .D (mem_out[62]), .RESET_B (pReset), .Q
       (mem_out[63]), .Q_N (n_64));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_64_(.CLK
       (prog_clk), .D (mem_out[63]), .RESET_B (pReset), .Q (ccff_tail),
       .Q_N (n_65));
endmodule

module
     logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_8(pReset,
     prog_clk, frac_lut6_in, ccff_head, frac_lut6_lut5_out,
     frac_lut6_lut6_out, ccff_tail);
  input [0:0] pReset, prog_clk, ccff_head;
  input [0:5] frac_lut6_in;
  output [0:1] frac_lut6_lut5_out;
  output [0:0] frac_lut6_lut6_out, ccff_tail;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:5] frac_lut6_in;
  wire [0:1] frac_lut6_lut5_out;
  wire [0:0] frac_lut6_lut6_out, ccff_tail;
  wire [0:63] frac_lut6_0_sram;
  wire UNCONNECTED625, UNCONNECTED626, UNCONNECTED627, UNCONNECTED628,
       UNCONNECTED629, UNCONNECTED630, UNCONNECTED631, UNCONNECTED632;
  wire UNCONNECTED633, UNCONNECTED634, UNCONNECTED635, UNCONNECTED636,
       UNCONNECTED637, UNCONNECTED638, UNCONNECTED639, UNCONNECTED640;
  wire UNCONNECTED641, UNCONNECTED642, UNCONNECTED643, UNCONNECTED644,
       UNCONNECTED645, UNCONNECTED646, UNCONNECTED647, UNCONNECTED648;
  wire UNCONNECTED649, UNCONNECTED650, UNCONNECTED651, UNCONNECTED652,
       UNCONNECTED653, UNCONNECTED654, UNCONNECTED655, UNCONNECTED656;
  wire UNCONNECTED657, UNCONNECTED658, UNCONNECTED659, UNCONNECTED660,
       UNCONNECTED661, UNCONNECTED662, UNCONNECTED663, UNCONNECTED664;
  wire UNCONNECTED665, UNCONNECTED666, UNCONNECTED667, UNCONNECTED668,
       UNCONNECTED669, UNCONNECTED670, UNCONNECTED671, UNCONNECTED672;
  wire UNCONNECTED673, UNCONNECTED674, UNCONNECTED675, UNCONNECTED676,
       UNCONNECTED677, UNCONNECTED678, UNCONNECTED679, UNCONNECTED680;
  wire UNCONNECTED681, UNCONNECTED682, UNCONNECTED683, UNCONNECTED684,
       UNCONNECTED685, UNCONNECTED686, UNCONNECTED687, UNCONNECTED688;
  wire UNCONNECTED689, UNCONNECTED690, UNCONNECTED_HIER_Z841,
       UNCONNECTED_HIER_Z842, UNCONNECTED_HIER_Z843,
       UNCONNECTED_HIER_Z844, UNCONNECTED_HIER_Z845,
       UNCONNECTED_HIER_Z846;
  wire UNCONNECTED_HIER_Z847, UNCONNECTED_HIER_Z848,
       UNCONNECTED_HIER_Z849, UNCONNECTED_HIER_Z850,
       UNCONNECTED_HIER_Z851, UNCONNECTED_HIER_Z852,
       UNCONNECTED_HIER_Z853, UNCONNECTED_HIER_Z854;
  wire UNCONNECTED_HIER_Z855, UNCONNECTED_HIER_Z856,
       UNCONNECTED_HIER_Z857, UNCONNECTED_HIER_Z858,
       UNCONNECTED_HIER_Z859, UNCONNECTED_HIER_Z860,
       UNCONNECTED_HIER_Z861, UNCONNECTED_HIER_Z862;
  wire UNCONNECTED_HIER_Z863, UNCONNECTED_HIER_Z864,
       UNCONNECTED_HIER_Z865, UNCONNECTED_HIER_Z866,
       UNCONNECTED_HIER_Z867, UNCONNECTED_HIER_Z868,
       UNCONNECTED_HIER_Z869, UNCONNECTED_HIER_Z870;
  wire UNCONNECTED_HIER_Z871, UNCONNECTED_HIER_Z872,
       UNCONNECTED_HIER_Z873, UNCONNECTED_HIER_Z874,
       UNCONNECTED_HIER_Z875, UNCONNECTED_HIER_Z876,
       UNCONNECTED_HIER_Z877, UNCONNECTED_HIER_Z878;
  wire UNCONNECTED_HIER_Z879, UNCONNECTED_HIER_Z880,
       UNCONNECTED_HIER_Z881, UNCONNECTED_HIER_Z882,
       UNCONNECTED_HIER_Z883, UNCONNECTED_HIER_Z884,
       UNCONNECTED_HIER_Z885, UNCONNECTED_HIER_Z886;
  wire UNCONNECTED_HIER_Z887, UNCONNECTED_HIER_Z888,
       UNCONNECTED_HIER_Z889, UNCONNECTED_HIER_Z890,
       UNCONNECTED_HIER_Z891, UNCONNECTED_HIER_Z892,
       UNCONNECTED_HIER_Z893, UNCONNECTED_HIER_Z894;
  wire UNCONNECTED_HIER_Z895, UNCONNECTED_HIER_Z896,
       UNCONNECTED_HIER_Z897, UNCONNECTED_HIER_Z898,
       UNCONNECTED_HIER_Z899, UNCONNECTED_HIER_Z900,
       UNCONNECTED_HIER_Z901, UNCONNECTED_HIER_Z902;
  wire UNCONNECTED_HIER_Z903, UNCONNECTED_HIER_Z904,
       UNCONNECTED_HIER_Z905;
  frac_lut6_8 frac_lut6_0_(.in (frac_lut6_in), .sram
       (frac_lut6_0_sram), .sram_inv ({UNCONNECTED_HIER_Z841,
       UNCONNECTED_HIER_Z842, UNCONNECTED_HIER_Z843,
       UNCONNECTED_HIER_Z844, UNCONNECTED_HIER_Z845,
       UNCONNECTED_HIER_Z846, UNCONNECTED_HIER_Z847,
       UNCONNECTED_HIER_Z848, UNCONNECTED_HIER_Z849,
       UNCONNECTED_HIER_Z850, UNCONNECTED_HIER_Z851,
       UNCONNECTED_HIER_Z852, UNCONNECTED_HIER_Z853,
       UNCONNECTED_HIER_Z854, UNCONNECTED_HIER_Z855,
       UNCONNECTED_HIER_Z856, UNCONNECTED_HIER_Z857,
       UNCONNECTED_HIER_Z858, UNCONNECTED_HIER_Z859,
       UNCONNECTED_HIER_Z860, UNCONNECTED_HIER_Z861,
       UNCONNECTED_HIER_Z862, UNCONNECTED_HIER_Z863,
       UNCONNECTED_HIER_Z864, UNCONNECTED_HIER_Z865,
       UNCONNECTED_HIER_Z866, UNCONNECTED_HIER_Z867,
       UNCONNECTED_HIER_Z868, UNCONNECTED_HIER_Z869,
       UNCONNECTED_HIER_Z870, UNCONNECTED_HIER_Z871,
       UNCONNECTED_HIER_Z872, UNCONNECTED_HIER_Z873,
       UNCONNECTED_HIER_Z874, UNCONNECTED_HIER_Z875,
       UNCONNECTED_HIER_Z876, UNCONNECTED_HIER_Z877,
       UNCONNECTED_HIER_Z878, UNCONNECTED_HIER_Z879,
       UNCONNECTED_HIER_Z880, UNCONNECTED_HIER_Z881,
       UNCONNECTED_HIER_Z882, UNCONNECTED_HIER_Z883,
       UNCONNECTED_HIER_Z884, UNCONNECTED_HIER_Z885,
       UNCONNECTED_HIER_Z886, UNCONNECTED_HIER_Z887,
       UNCONNECTED_HIER_Z888, UNCONNECTED_HIER_Z889,
       UNCONNECTED_HIER_Z890, UNCONNECTED_HIER_Z891,
       UNCONNECTED_HIER_Z892, UNCONNECTED_HIER_Z893,
       UNCONNECTED_HIER_Z894, UNCONNECTED_HIER_Z895,
       UNCONNECTED_HIER_Z896, UNCONNECTED_HIER_Z897,
       UNCONNECTED_HIER_Z898, UNCONNECTED_HIER_Z899,
       UNCONNECTED_HIER_Z900, UNCONNECTED_HIER_Z901,
       UNCONNECTED_HIER_Z902, UNCONNECTED_HIER_Z903,
       UNCONNECTED_HIER_Z904}), .mode (ccff_tail), .mode_inv
       (UNCONNECTED_HIER_Z905), .lut5_out (frac_lut6_lut5_out),
       .lut6_out (frac_lut6_lut6_out));
  frac_lut6_sky130_fd_sc_hd__dfrbp_1_mem_8
       frac_lut6_sky130_fd_sc_hd__dfrbp_1_mem(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head (ccff_head), .ccff_tail
       (ccff_tail), .mem_out ({frac_lut6_0_sram, UNCONNECTED625}),
       .mem_outb ({UNCONNECTED626, UNCONNECTED627, UNCONNECTED628,
       UNCONNECTED629, UNCONNECTED630, UNCONNECTED631, UNCONNECTED632,
       UNCONNECTED633, UNCONNECTED634, UNCONNECTED635, UNCONNECTED636,
       UNCONNECTED637, UNCONNECTED638, UNCONNECTED639, UNCONNECTED640,
       UNCONNECTED641, UNCONNECTED642, UNCONNECTED643, UNCONNECTED644,
       UNCONNECTED645, UNCONNECTED646, UNCONNECTED647, UNCONNECTED648,
       UNCONNECTED649, UNCONNECTED650, UNCONNECTED651, UNCONNECTED652,
       UNCONNECTED653, UNCONNECTED654, UNCONNECTED655, UNCONNECTED656,
       UNCONNECTED657, UNCONNECTED658, UNCONNECTED659, UNCONNECTED660,
       UNCONNECTED661, UNCONNECTED662, UNCONNECTED663, UNCONNECTED664,
       UNCONNECTED665, UNCONNECTED666, UNCONNECTED667, UNCONNECTED668,
       UNCONNECTED669, UNCONNECTED670, UNCONNECTED671, UNCONNECTED672,
       UNCONNECTED673, UNCONNECTED674, UNCONNECTED675, UNCONNECTED676,
       UNCONNECTED677, UNCONNECTED678, UNCONNECTED679, UNCONNECTED680,
       UNCONNECTED681, UNCONNECTED682, UNCONNECTED683, UNCONNECTED684,
       UNCONNECTED685, UNCONNECTED686, UNCONNECTED687, UNCONNECTED688,
       UNCONNECTED689, UNCONNECTED690}));
endmodule

module mux_tree_size2_mem_24(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_size2_24(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire n_0, w1174, w1175, w1176, w1177;
  and g67 (out, w1174, sram[1]);
  not g1283 (w1174, n_0);
  nand g68 (n_0, w1175, w1177);
  nand g1286 (w1177, w1176, sram[0]);
  not g1285 (w1176, in[0]);
  or g1284 (w1175, in[1], sram[0]);
endmodule

module
     logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_8(pReset,
     prog_clk, frac_logic_in, ccff_head, frac_logic_out, ccff_tail);
  input [0:0] pReset, prog_clk, ccff_head;
  input [0:5] frac_logic_in;
  output [0:1] frac_logic_out;
  output [0:0] ccff_tail;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:5] frac_logic_in;
  wire [0:1] frac_logic_out;
  wire [0:0] ccff_tail;
  wire [0:1]
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut5_out;
  wire [0:0]
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut6_out;
  wire [0:0]
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_ccff_tail;
  wire [0:1] mux_tree_size2_0_sram;
  wire [0:1] mux_tree_size2_0_sram_inv;
  wire UNCONNECTED691, UNCONNECTED_HIER_Z906, UNCONNECTED_HIER_Z907;
  logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_8
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0(.pReset
       (pReset), .prog_clk (prog_clk), .frac_lut6_in (frac_logic_in),
       .ccff_head (ccff_head), .frac_lut6_lut5_out
       ({logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut5_out[0],
       frac_logic_out[1]}), .frac_lut6_lut6_out
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut6_out),
       .ccff_tail
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_ccff_tail));
  mux_tree_size2_mem_24 mem_frac_logic_out_0(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_ccff_tail),
       .ccff_tail (ccff_tail), .mem_out ({mux_tree_size2_0_sram[0],
       UNCONNECTED691}), .mem_outb (mux_tree_size2_0_sram_inv));
  mux_tree_size2_24 mux_frac_logic_out_0(.in
       ({logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut6_out,
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut5_out[0]}),
       .sram ({mux_tree_size2_0_sram[0], ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z906, UNCONNECTED_HIER_Z907}), .out
       (frac_logic_out[0]));
endmodule

module mux_tree_size2_mem_25(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_size2_mem_26(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_size2_25(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire n_0, w1178, w1179, w1180;
  and g67 (out, sram[1], n_0);
  nand g68 (n_0, w1179, w1180);
  nand g1289 (w1180, in[0], sram[0]);
  nand g1288 (w1179, w1178, in[1]);
  not g1287 (w1178, sram[0]);
endmodule

module mux_tree_size2_26(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire n_0, w1181, w1182, w1183;
  and g67 (out, sram[1], n_0);
  nand g68 (n_0, w1182, w1183);
  nand g1292 (w1183, in[0], sram[0]);
  nand g1291 (w1182, w1181, in[1]);
  not g1290 (w1181, sram[0]);
endmodule

module
     logical_tile_clb_mode_default__fle_mode_physical__fabric_8(pReset,
     prog_clk, set, reset, clk, fabric_in, fabric_clk, ccff_head,
     fabric_out, ccff_tail);
  input [0:0] pReset, prog_clk, set, reset, clk, fabric_clk, ccff_head;
  input [0:5] fabric_in;
  output [0:1] fabric_out;
  output [0:0] ccff_tail;
  wire [0:0] pReset, prog_clk, set, reset, clk, fabric_clk, ccff_head;
  wire [0:5] fabric_in;
  wire [0:1] fabric_out;
  wire [0:0] ccff_tail;
  wire [0:1]
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out;
  wire [0:0]
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0_ff_Q;
  wire [0:0]
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1_ff_Q;
  wire [0:0]
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_ccff_tail;
  wire [0:0] mux_tree_size2_mem_0_ccff_tail;
  wire [0:1] mux_tree_size2_0_sram;
  wire [0:1] mux_tree_size2_0_sram_inv;
  wire [0:1] mux_tree_size2_1_sram;
  wire [0:1] mux_tree_size2_1_sram_inv;
  wire UNCONNECTED692, UNCONNECTED693, UNCONNECTED_HIER_Z908,
       UNCONNECTED_HIER_Z909, UNCONNECTED_HIER_Z910,
       UNCONNECTED_HIER_Z911, UNCONNECTED_HIER_Z912,
       UNCONNECTED_HIER_Z913;
  logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_16
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0(.set
       (set), .reset (reset), .clk (clk), .ff_D
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[0]),
       .ff_Q
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0_ff_Q),
       .ff_clk (UNCONNECTED_HIER_Z908));
  logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_17
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1(.set
       (set), .reset (reset), .clk (clk), .ff_D
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[1]),
       .ff_Q
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1_ff_Q),
       .ff_clk (UNCONNECTED_HIER_Z909));
  logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_8
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0(.pReset
       (pReset), .prog_clk (prog_clk), .frac_logic_in (fabric_in),
       .ccff_head (ccff_head), .frac_logic_out
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out),
       .ccff_tail
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_ccff_tail));
  mux_tree_size2_mem_25 mem_fabric_out_0(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_ccff_tail),
       .ccff_tail (mux_tree_size2_mem_0_ccff_tail), .mem_out
       ({mux_tree_size2_0_sram[0], UNCONNECTED692}), .mem_outb
       (mux_tree_size2_0_sram_inv));
  mux_tree_size2_mem_26 mem_fabric_out_1(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size2_mem_0_ccff_tail),
       .ccff_tail (ccff_tail), .mem_out ({mux_tree_size2_1_sram[0],
       UNCONNECTED693}), .mem_outb (mux_tree_size2_1_sram_inv));
  mux_tree_size2_25 mux_fabric_out_0(.in
       ({logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0_ff_Q,
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[0]}),
       .sram ({mux_tree_size2_0_sram[0],
       mux_tree_size2_mem_0_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z910, UNCONNECTED_HIER_Z911}), .out
       (fabric_out[0]));
  mux_tree_size2_26 mux_fabric_out_1(.in
       ({logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1_ff_Q,
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[1]}),
       .sram ({mux_tree_size2_1_sram[0], ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z912, UNCONNECTED_HIER_Z913}), .out
       (fabric_out[1]));
endmodule

module logical_tile_clb_mode_default__fle_8(pReset, prog_clk, set,
     reset, clk, fle_in, fle_clk, ccff_head, fle_out, ccff_tail);
  input [0:0] pReset, prog_clk, set, reset, clk, fle_clk, ccff_head;
  input [0:5] fle_in;
  output [0:1] fle_out;
  output [0:0] ccff_tail;
  wire [0:0] pReset, prog_clk, set, reset, clk, fle_clk, ccff_head;
  wire [0:5] fle_in;
  wire [0:1] fle_out;
  wire [0:0] ccff_tail;
  wire UNCONNECTED_HIER_Z914;
  logical_tile_clb_mode_default__fle_mode_physical__fabric_8
       logical_tile_clb_mode_default__fle_mode_physical__fabric_0(.pReset
       (pReset), .prog_clk (prog_clk), .set (set), .reset (reset), .clk
       (clk), .fabric_in (fle_in), .fabric_clk (UNCONNECTED_HIER_Z914),
       .ccff_head (ccff_head), .fabric_out (fle_out), .ccff_tail
       (ccff_tail));
endmodule

module
     logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_18(set,
     reset, clk, ff_D, ff_Q, ff_clk);
  input [0:0] set, reset, clk, ff_D, ff_clk;
  output [0:0] ff_Q;
  wire [0:0] set, reset, clk, ff_D, ff_clk;
  wire [0:0] ff_Q;
  wire UNCONNECTED125;
  sky130_fd_sc_hd__sdfbbp_1 sky130_fd_sc_hd__sdfbbp_1_0_(.CLK (clk), .D
       (ff_D), .SCE (1'b0), .SCD (1'b0), .RESET_B (reset), .SET_B
       (set), .Q (ff_Q), .Q_N (UNCONNECTED125));
endmodule

module
     logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_19(set,
     reset, clk, ff_D, ff_Q, ff_clk);
  input [0:0] set, reset, clk, ff_D, ff_clk;
  output [0:0] ff_Q;
  wire [0:0] set, reset, clk, ff_D, ff_clk;
  wire [0:0] ff_Q;
  wire UNCONNECTED126;
  sky130_fd_sc_hd__sdfbbp_1 sky130_fd_sc_hd__sdfbbp_1_0_(.CLK (clk), .D
       (ff_D), .SCE (1'b0), .SCD (1'b0), .RESET_B (reset), .SET_B
       (set), .Q (ff_Q), .Q_N (UNCONNECTED126));
endmodule

module frac_lut6_mux_9(in, sram, sram_inv, lut5_out, lut6_out);
  input [0:63] in;
  input [0:5] sram, sram_inv;
  output [0:1] lut5_out;
  output [0:0] lut6_out;
  wire [0:63] in;
  wire [0:5] sram, sram_inv;
  wire [0:1] lut5_out;
  wire [0:0] lut6_out;
  wire [0:0] sky130_fd_sc_hd__mux2_1_61_X;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_16;
  wire n_18, n_21, n_27, n_28, n_29, n_31, n_32, n_34;
  wire n_35, n_36, n_37, n_38, n_39, n_40, n_41, n_43;
  wire n_44, n_45, n_46, n_47, n_48, n_49, n_50, n_51;
  wire n_52, n_53, n_54, n_55, n_56, n_57, n_58, n_59;
  wire n_60, n_61, n_62, n_63, n_64, n_65, n_66, n_67;
  wire w1184, w1185, w1186, w1187, w1188, w1189, w1190, w1191;
  wire w1192, w1193, w1194, w1195, w1196, w1197, w1198, w1199;
  wire w1200, w1201, w1202, w1203, w1204, w1205, w1206, w1207;
  wire w1208, w1209, w1210, w1211, w1212, w1213, w1214, w1215;
  wire w1216, w1217, w1218, w1219, w1220, w1221, w1222, w1223;
  wire w1224, w1225, w1226, w1227, w1228, w1229, w1230, w1231;
  wire w1232, w1233, w1234, w1235, w1236, w1237, w1238, w1239;
  wire w1240, w1241, w1242, w1243, w1244, w1245, w1246, w1247;
  wire w1248, w1249, w1250, w1251, w1252, w1253, w1254, w1255;
  wire w1256, w1257, w1258, w1259, w1260, w1261, w1262, w1263;
  wire w1264, w1265, w1266;
  not g1056 (lut5_out[1], sky130_fd_sc_hd__mux2_1_61_X[0]);
  nand g1072 (lut6_out, w1184, w1185);
  nand g1294 (w1185, sram[5], lut5_out[0]);
  or g1293 (w1184, sram[5], sky130_fd_sc_hd__mux2_1_61_X[0]);
  nand g2711 (sky130_fd_sc_hd__mux2_1_61_X[0], w1186, w1187);
  nand g1296 (w1187, sram[4], n_66);
  or g1295 (w1186, sram[4], n_65);
  nand g2712 (lut5_out[0], w1188, n_67);
  or g1297 (w1188, sram[4], n_62, n_41, n_61);
  nand g2713 (n_67, sram[4], n_63, n_55, w1189);
  or g1298 (w1189, sram[3], n_51);
  nand g2714 (n_66, w1190, n_49, n_64);
  or g1299 (w1190, n_1, n_44, sram[2]);
  and g2715 (n_65, w1191, w1192, w1193);
  nand g1302 (w1193, n_47, n_4);
  nand g1301 (w1192, n_58, sram[3]);
  nand g1300 (w1191, sram[2], n_60);
  nand g2716 (n_64, w1194, sram[2], n_57);
  or g1303 (w1194, sram[3], n_16, n_38);
  nor g2717 (n_63, w1195, n_29);
  and g1304 (w1195, n_59, sram[3]);
  nand g2718 (n_62, w1196, n_54);
  or g1305 (w1196, sram[3], n_53);
  nor g2719 (n_61, w1197, n_1);
  and g1306 (w1197, n_56, n_50);
  nand g2720 (n_60, w1198, w1199);
  or g1308 (w1199, n_1, n_46);
  or g1307 (w1198, sram[3], n_45);
  nand g2721 (n_59, w1200, n_52);
  or g1309 (w1200, sram[2], n_43);
  nor g2722 (n_58, sram[2], n_48);
  or g2723 (n_57, n_1, n_8, n_10, n_28);
  nand g2724 (n_56, w1201, n_0);
  nand g2725 (n_55, w1202, n_4);
  or g1311 (w1202, n_9, n_40);
  nand g2726 (n_54, w1203, n_4);
  or g1312 (w1203, n_11, n_37);
  nand g2727 (n_53, w1204, sram[2]);
  nand g2728 (n_52, w1205, sram[2]);
  nand g2729 (n_51, w1206, sram[2]);
  nand g2730 (n_50, w1207, sram[2]);
  nand g2731 (n_49, w1208, n_4);
  nor g2732 (n_48, n_13, n_12, n_36);
  nand g2733 (n_47, w1209, w1210, n_39);
  or g1319 (w1210, in[63], n_2);
  or g1318 (w1209, in[60], n_3);
  nor g2734 (n_46, n_35, n_34);
  nor g2735 (n_45, n_32, n_31);
  nor g2736 (n_44, n_21, n_27);
  nor g2737 (n_43, n_18, n_14);
  or g1321 (w1212, in[0], n_3);
  or g1320 (w1211, in[1], n_7);
  nor g2739 (n_41, n_2, in[31], n_5);
  nand g2740 (n_40, w1213, w1214);
  or g1323 (w1214, in[13], n_7);
  or g1322 (w1213, in[14], n_6);
  and g2741 (n_39, w1215, w1216);
  or g1325 (w1216, in[61], n_7);
  or g1324 (w1215, in[62], n_6);
  nand g2742 (n_38, w1217, w1218);
  or g1327 (w1218, in[41], n_7);
  or g1326 (w1217, in[42], n_6);
  nand g2743 (n_37, w1219, w1220);
  or g1329 (w1220, in[29], n_7);
  or g1328 (w1219, in[30], n_6);
  nand g2744 (n_36, w1221, w1222);
  or g1331 (w1222, in[54], n_6);
  or g1330 (w1221, in[55], n_2);
  nand g2745 (n_35, w1223, w1224);
  or g1333 (w1224, in[49], n_7);
  or g1332 (w1223, in[50], n_6);
  nand g2746 (n_34, w1225, w1226);
  or g1335 (w1226, in[48], n_3);
  or g1334 (w1225, in[51], n_2);
  or g1337 (w1228, in[25], n_7);
  or g1336 (w1227, in[26], n_6);
  nand g2748 (n_32, w1229, w1230);
  or g1339 (w1230, in[57], n_7);
  or g1338 (w1229, in[58], n_6);
  nand g2749 (n_31, w1231, w1232);
  or g1341 (w1232, in[56], n_3);
  or g1340 (w1231, in[59], n_2);
  or g1343 (w1234, in[24], n_3);
  or g1342 (w1233, in[27], n_2);
  nor g2751 (n_29, n_2, in[15], n_5);
  nand g2752 (n_28, w1235, w1236);
  or g1345 (w1236, in[33], n_7);
  or g1344 (w1235, in[35], n_2);
  nand g2753 (n_27, w1237, w1238);
  or g1347 (w1238, in[38], n_6);
  or g1346 (w1237, in[39], n_2);
  or g1349 (w1240, in[44], n_3);
  or g1348 (w1239, in[45], n_7);
  or g1351 (w1242, in[16], n_3);
  or g1350 (w1241, in[17], n_7);
  or g1353 (w1244, in[46], n_6);
  or g1352 (w1243, in[47], n_2);
  or g1355 (w1246, in[2], n_6);
  or g1354 (w1245, in[3], n_2);
  or g1357 (w1248, in[18], n_6);
  or g1356 (w1247, in[19], n_2);
  nand g2759 (n_21, w1249, w1250);
  or g1359 (w1250, in[36], n_3);
  or g1358 (w1249, in[37], n_7);
  or g1361 (w1252, in[9], n_7);
  or g1360 (w1251, in[10], n_6);
  or g1363 (w1254, in[8], n_3);
  or g1362 (w1253, in[11], n_2);
  nand g2762 (n_18, w1255, w1256);
  or g1365 (w1256, in[5], n_7);
  or g1364 (w1255, in[6], n_6);
  or g1367 (w1258, in[21], n_7);
  or g1366 (w1257, in[22], n_6);
  nand g2764 (n_16, w1259, w1260);
  or g1369 (w1260, in[40], n_3);
  or g1368 (w1259, in[43], n_2);
  or g1372 (w1262, in[20], n_3);
  or g1370 (w1261, in[23], n_2);
  nand g2766 (n_14, w1263, w1264);
  or g1374 (w1264, in[4], n_3);
  or g1373 (w1263, in[7], n_2);
  nor g2767 (n_13, in[52], n_3);
  nor g2768 (n_12, in[53], n_7);
  nor g2769 (n_11, in[28], n_3);
  nor g2770 (n_10, in[32], n_3);
  nor g2771 (n_9, in[12], n_3);
  nor g2772 (n_8, in[34], n_6);
  nand g2773 (n_7, w1265, sram[1]);
  not g1375 (w1265, sram[0]);
  nand g2774 (n_6, w1266, sram[0]);
  not g1376 (w1266, sram[1]);
  not g2775 (n_4, n_5);
  nand g2776 (n_5, n_1, n_0);
  nand g2777 (n_3, sram[1], sram[0]);
  or g2778 (n_2, sram[0], sram[1]);
  not g2779 (n_1, sram[3]);
  not g2780 (n_0, sram[2]);
  nand g1 (w1204, w1227, w1228, w1233, w1234);
  nand g2 (w1206, w1251, w1252, w1253, w1254);
  nand g3 (w1201, w1257, w1258, w1261, w1262);
  nand g4 (w1207, w1241, w1242, w1247, w1248);
  nand g5 (w1205, w1211, w1212, w1245, w1246);
  nand g6 (w1208, w1239, w1240, w1243, w1244);
endmodule

module frac_lut6_9(in, sram, sram_inv, mode, mode_inv, lut5_out,
     lut6_out);
  input [0:5] in;
  input [0:63] sram, sram_inv;
  input [0:0] mode, mode_inv;
  output [0:1] lut5_out;
  output [0:0] lut6_out;
  wire [0:5] in;
  wire [0:63] sram, sram_inv;
  wire [0:0] mode, mode_inv;
  wire [0:1] lut5_out;
  wire [0:0] lut6_out;
  wire [0:0] sky130_fd_sc_hd__or2_1_0_X;
  wire UNCONNECTED_HIER_Z915, UNCONNECTED_HIER_Z916,
       UNCONNECTED_HIER_Z917, UNCONNECTED_HIER_Z918,
       UNCONNECTED_HIER_Z919, UNCONNECTED_HIER_Z920;
  frac_lut6_mux_9 frac_lut6_mux_0_(.in (sram), .sram ({in[0:4],
       sky130_fd_sc_hd__or2_1_0_X}), .sram_inv ({UNCONNECTED_HIER_Z915,
       UNCONNECTED_HIER_Z916, UNCONNECTED_HIER_Z917,
       UNCONNECTED_HIER_Z918, UNCONNECTED_HIER_Z919,
       UNCONNECTED_HIER_Z920}), .lut5_out (lut5_out), .lut6_out
       (lut6_out));
  or g2 (sky130_fd_sc_hd__or2_1_0_X[0], in[5], mode);
endmodule

module frac_lut6_sky130_fd_sc_hd__dfrbp_1_mem_9(pReset, prog_clk,
     ccff_head, ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:64] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:64] mem_out, mem_outb;
  wire n_1, n_2, n_3, n_4, n_5, n_6, n_7, n_8;
  wire n_9, n_10, n_11, n_12, n_13, n_14, n_15, n_16;
  wire n_17, n_18, n_19, n_20, n_21, n_22, n_23, n_24;
  wire n_25, n_26, n_27, n_28, n_29, n_30, n_31, n_32;
  wire n_33, n_34, n_35, n_36, n_37, n_38, n_39, n_40;
  wire n_41, n_42, n_43, n_44, n_45, n_46, n_47, n_48;
  wire n_49, n_50, n_51, n_52, n_53, n_54, n_55, n_56;
  wire n_57, n_58, n_59, n_60, n_61, n_62, n_63, n_64;
  wire n_65;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (mem_out[2]), .Q_N (n_3));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_3_(.CLK (prog_clk),
       .D (mem_out[2]), .RESET_B (pReset), .Q (mem_out[3]), .Q_N (n_4));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_4_(.CLK (prog_clk),
       .D (mem_out[3]), .RESET_B (pReset), .Q (mem_out[4]), .Q_N (n_5));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_5_(.CLK (prog_clk),
       .D (mem_out[4]), .RESET_B (pReset), .Q (mem_out[5]), .Q_N (n_6));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_6_(.CLK (prog_clk),
       .D (mem_out[5]), .RESET_B (pReset), .Q (mem_out[6]), .Q_N (n_7));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_7_(.CLK (prog_clk),
       .D (mem_out[6]), .RESET_B (pReset), .Q (mem_out[7]), .Q_N (n_8));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_8_(.CLK (prog_clk),
       .D (mem_out[7]), .RESET_B (pReset), .Q (mem_out[8]), .Q_N (n_9));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_9_(.CLK (prog_clk),
       .D (mem_out[8]), .RESET_B (pReset), .Q (mem_out[9]), .Q_N
       (n_10));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_10_(.CLK
       (prog_clk), .D (mem_out[9]), .RESET_B (pReset), .Q
       (mem_out[10]), .Q_N (n_11));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_11_(.CLK
       (prog_clk), .D (mem_out[10]), .RESET_B (pReset), .Q
       (mem_out[11]), .Q_N (n_12));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_12_(.CLK
       (prog_clk), .D (mem_out[11]), .RESET_B (pReset), .Q
       (mem_out[12]), .Q_N (n_13));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_13_(.CLK
       (prog_clk), .D (mem_out[12]), .RESET_B (pReset), .Q
       (mem_out[13]), .Q_N (n_14));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_14_(.CLK
       (prog_clk), .D (mem_out[13]), .RESET_B (pReset), .Q
       (mem_out[14]), .Q_N (n_15));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_15_(.CLK
       (prog_clk), .D (mem_out[14]), .RESET_B (pReset), .Q
       (mem_out[15]), .Q_N (n_16));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_16_(.CLK
       (prog_clk), .D (mem_out[15]), .RESET_B (pReset), .Q
       (mem_out[16]), .Q_N (n_17));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_17_(.CLK
       (prog_clk), .D (mem_out[16]), .RESET_B (pReset), .Q
       (mem_out[17]), .Q_N (n_18));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_18_(.CLK
       (prog_clk), .D (mem_out[17]), .RESET_B (pReset), .Q
       (mem_out[18]), .Q_N (n_19));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_19_(.CLK
       (prog_clk), .D (mem_out[18]), .RESET_B (pReset), .Q
       (mem_out[19]), .Q_N (n_20));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_20_(.CLK
       (prog_clk), .D (mem_out[19]), .RESET_B (pReset), .Q
       (mem_out[20]), .Q_N (n_21));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_21_(.CLK
       (prog_clk), .D (mem_out[20]), .RESET_B (pReset), .Q
       (mem_out[21]), .Q_N (n_22));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_22_(.CLK
       (prog_clk), .D (mem_out[21]), .RESET_B (pReset), .Q
       (mem_out[22]), .Q_N (n_23));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_23_(.CLK
       (prog_clk), .D (mem_out[22]), .RESET_B (pReset), .Q
       (mem_out[23]), .Q_N (n_24));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_24_(.CLK
       (prog_clk), .D (mem_out[23]), .RESET_B (pReset), .Q
       (mem_out[24]), .Q_N (n_25));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_25_(.CLK
       (prog_clk), .D (mem_out[24]), .RESET_B (pReset), .Q
       (mem_out[25]), .Q_N (n_26));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_26_(.CLK
       (prog_clk), .D (mem_out[25]), .RESET_B (pReset), .Q
       (mem_out[26]), .Q_N (n_27));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_27_(.CLK
       (prog_clk), .D (mem_out[26]), .RESET_B (pReset), .Q
       (mem_out[27]), .Q_N (n_28));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_28_(.CLK
       (prog_clk), .D (mem_out[27]), .RESET_B (pReset), .Q
       (mem_out[28]), .Q_N (n_29));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_29_(.CLK
       (prog_clk), .D (mem_out[28]), .RESET_B (pReset), .Q
       (mem_out[29]), .Q_N (n_30));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_30_(.CLK
       (prog_clk), .D (mem_out[29]), .RESET_B (pReset), .Q
       (mem_out[30]), .Q_N (n_31));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_31_(.CLK
       (prog_clk), .D (mem_out[30]), .RESET_B (pReset), .Q
       (mem_out[31]), .Q_N (n_32));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_32_(.CLK
       (prog_clk), .D (mem_out[31]), .RESET_B (pReset), .Q
       (mem_out[32]), .Q_N (n_33));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_33_(.CLK
       (prog_clk), .D (mem_out[32]), .RESET_B (pReset), .Q
       (mem_out[33]), .Q_N (n_34));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_34_(.CLK
       (prog_clk), .D (mem_out[33]), .RESET_B (pReset), .Q
       (mem_out[34]), .Q_N (n_35));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_35_(.CLK
       (prog_clk), .D (mem_out[34]), .RESET_B (pReset), .Q
       (mem_out[35]), .Q_N (n_36));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_36_(.CLK
       (prog_clk), .D (mem_out[35]), .RESET_B (pReset), .Q
       (mem_out[36]), .Q_N (n_37));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_37_(.CLK
       (prog_clk), .D (mem_out[36]), .RESET_B (pReset), .Q
       (mem_out[37]), .Q_N (n_38));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_38_(.CLK
       (prog_clk), .D (mem_out[37]), .RESET_B (pReset), .Q
       (mem_out[38]), .Q_N (n_39));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_39_(.CLK
       (prog_clk), .D (mem_out[38]), .RESET_B (pReset), .Q
       (mem_out[39]), .Q_N (n_40));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_40_(.CLK
       (prog_clk), .D (mem_out[39]), .RESET_B (pReset), .Q
       (mem_out[40]), .Q_N (n_41));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_41_(.CLK
       (prog_clk), .D (mem_out[40]), .RESET_B (pReset), .Q
       (mem_out[41]), .Q_N (n_42));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_42_(.CLK
       (prog_clk), .D (mem_out[41]), .RESET_B (pReset), .Q
       (mem_out[42]), .Q_N (n_43));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_43_(.CLK
       (prog_clk), .D (mem_out[42]), .RESET_B (pReset), .Q
       (mem_out[43]), .Q_N (n_44));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_44_(.CLK
       (prog_clk), .D (mem_out[43]), .RESET_B (pReset), .Q
       (mem_out[44]), .Q_N (n_45));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_45_(.CLK
       (prog_clk), .D (mem_out[44]), .RESET_B (pReset), .Q
       (mem_out[45]), .Q_N (n_46));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_46_(.CLK
       (prog_clk), .D (mem_out[45]), .RESET_B (pReset), .Q
       (mem_out[46]), .Q_N (n_47));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_47_(.CLK
       (prog_clk), .D (mem_out[46]), .RESET_B (pReset), .Q
       (mem_out[47]), .Q_N (n_48));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_48_(.CLK
       (prog_clk), .D (mem_out[47]), .RESET_B (pReset), .Q
       (mem_out[48]), .Q_N (n_49));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_49_(.CLK
       (prog_clk), .D (mem_out[48]), .RESET_B (pReset), .Q
       (mem_out[49]), .Q_N (n_50));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_50_(.CLK
       (prog_clk), .D (mem_out[49]), .RESET_B (pReset), .Q
       (mem_out[50]), .Q_N (n_51));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_51_(.CLK
       (prog_clk), .D (mem_out[50]), .RESET_B (pReset), .Q
       (mem_out[51]), .Q_N (n_52));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_52_(.CLK
       (prog_clk), .D (mem_out[51]), .RESET_B (pReset), .Q
       (mem_out[52]), .Q_N (n_53));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_53_(.CLK
       (prog_clk), .D (mem_out[52]), .RESET_B (pReset), .Q
       (mem_out[53]), .Q_N (n_54));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_54_(.CLK
       (prog_clk), .D (mem_out[53]), .RESET_B (pReset), .Q
       (mem_out[54]), .Q_N (n_55));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_55_(.CLK
       (prog_clk), .D (mem_out[54]), .RESET_B (pReset), .Q
       (mem_out[55]), .Q_N (n_56));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_56_(.CLK
       (prog_clk), .D (mem_out[55]), .RESET_B (pReset), .Q
       (mem_out[56]), .Q_N (n_57));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_57_(.CLK
       (prog_clk), .D (mem_out[56]), .RESET_B (pReset), .Q
       (mem_out[57]), .Q_N (n_58));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_58_(.CLK
       (prog_clk), .D (mem_out[57]), .RESET_B (pReset), .Q
       (mem_out[58]), .Q_N (n_59));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_59_(.CLK
       (prog_clk), .D (mem_out[58]), .RESET_B (pReset), .Q
       (mem_out[59]), .Q_N (n_60));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_60_(.CLK
       (prog_clk), .D (mem_out[59]), .RESET_B (pReset), .Q
       (mem_out[60]), .Q_N (n_61));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_61_(.CLK
       (prog_clk), .D (mem_out[60]), .RESET_B (pReset), .Q
       (mem_out[61]), .Q_N (n_62));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_62_(.CLK
       (prog_clk), .D (mem_out[61]), .RESET_B (pReset), .Q
       (mem_out[62]), .Q_N (n_63));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_63_(.CLK
       (prog_clk), .D (mem_out[62]), .RESET_B (pReset), .Q
       (mem_out[63]), .Q_N (n_64));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_64_(.CLK
       (prog_clk), .D (mem_out[63]), .RESET_B (pReset), .Q (ccff_tail),
       .Q_N (n_65));
endmodule

module
     logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_9(pReset,
     prog_clk, frac_lut6_in, ccff_head, frac_lut6_lut5_out,
     frac_lut6_lut6_out, ccff_tail);
  input [0:0] pReset, prog_clk, ccff_head;
  input [0:5] frac_lut6_in;
  output [0:1] frac_lut6_lut5_out;
  output [0:0] frac_lut6_lut6_out, ccff_tail;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:5] frac_lut6_in;
  wire [0:1] frac_lut6_lut5_out;
  wire [0:0] frac_lut6_lut6_out, ccff_tail;
  wire [0:63] frac_lut6_0_sram;
  wire UNCONNECTED694, UNCONNECTED695, UNCONNECTED696, UNCONNECTED697,
       UNCONNECTED698, UNCONNECTED699, UNCONNECTED700, UNCONNECTED701;
  wire UNCONNECTED702, UNCONNECTED703, UNCONNECTED704, UNCONNECTED705,
       UNCONNECTED706, UNCONNECTED707, UNCONNECTED708, UNCONNECTED709;
  wire UNCONNECTED710, UNCONNECTED711, UNCONNECTED712, UNCONNECTED713,
       UNCONNECTED714, UNCONNECTED715, UNCONNECTED716, UNCONNECTED717;
  wire UNCONNECTED718, UNCONNECTED719, UNCONNECTED720, UNCONNECTED721,
       UNCONNECTED722, UNCONNECTED723, UNCONNECTED724, UNCONNECTED725;
  wire UNCONNECTED726, UNCONNECTED727, UNCONNECTED728, UNCONNECTED729,
       UNCONNECTED730, UNCONNECTED731, UNCONNECTED732, UNCONNECTED733;
  wire UNCONNECTED734, UNCONNECTED735, UNCONNECTED736, UNCONNECTED737,
       UNCONNECTED738, UNCONNECTED739, UNCONNECTED740, UNCONNECTED741;
  wire UNCONNECTED742, UNCONNECTED743, UNCONNECTED744, UNCONNECTED745,
       UNCONNECTED746, UNCONNECTED747, UNCONNECTED748, UNCONNECTED749;
  wire UNCONNECTED750, UNCONNECTED751, UNCONNECTED752, UNCONNECTED753,
       UNCONNECTED754, UNCONNECTED755, UNCONNECTED756, UNCONNECTED757;
  wire UNCONNECTED758, UNCONNECTED759, UNCONNECTED_HIER_Z921,
       UNCONNECTED_HIER_Z922, UNCONNECTED_HIER_Z923,
       UNCONNECTED_HIER_Z924, UNCONNECTED_HIER_Z925,
       UNCONNECTED_HIER_Z926;
  wire UNCONNECTED_HIER_Z927, UNCONNECTED_HIER_Z928,
       UNCONNECTED_HIER_Z929, UNCONNECTED_HIER_Z930,
       UNCONNECTED_HIER_Z931, UNCONNECTED_HIER_Z932,
       UNCONNECTED_HIER_Z933, UNCONNECTED_HIER_Z934;
  wire UNCONNECTED_HIER_Z935, UNCONNECTED_HIER_Z936,
       UNCONNECTED_HIER_Z937, UNCONNECTED_HIER_Z938,
       UNCONNECTED_HIER_Z939, UNCONNECTED_HIER_Z940,
       UNCONNECTED_HIER_Z941, UNCONNECTED_HIER_Z942;
  wire UNCONNECTED_HIER_Z943, UNCONNECTED_HIER_Z944,
       UNCONNECTED_HIER_Z945, UNCONNECTED_HIER_Z946,
       UNCONNECTED_HIER_Z947, UNCONNECTED_HIER_Z948,
       UNCONNECTED_HIER_Z949, UNCONNECTED_HIER_Z950;
  wire UNCONNECTED_HIER_Z951, UNCONNECTED_HIER_Z952,
       UNCONNECTED_HIER_Z953, UNCONNECTED_HIER_Z954,
       UNCONNECTED_HIER_Z955, UNCONNECTED_HIER_Z956,
       UNCONNECTED_HIER_Z957, UNCONNECTED_HIER_Z958;
  wire UNCONNECTED_HIER_Z959, UNCONNECTED_HIER_Z960,
       UNCONNECTED_HIER_Z961, UNCONNECTED_HIER_Z962,
       UNCONNECTED_HIER_Z963, UNCONNECTED_HIER_Z964,
       UNCONNECTED_HIER_Z965, UNCONNECTED_HIER_Z966;
  wire UNCONNECTED_HIER_Z967, UNCONNECTED_HIER_Z968,
       UNCONNECTED_HIER_Z969, UNCONNECTED_HIER_Z970,
       UNCONNECTED_HIER_Z971, UNCONNECTED_HIER_Z972,
       UNCONNECTED_HIER_Z973, UNCONNECTED_HIER_Z974;
  wire UNCONNECTED_HIER_Z975, UNCONNECTED_HIER_Z976,
       UNCONNECTED_HIER_Z977, UNCONNECTED_HIER_Z978,
       UNCONNECTED_HIER_Z979, UNCONNECTED_HIER_Z980,
       UNCONNECTED_HIER_Z981, UNCONNECTED_HIER_Z982;
  wire UNCONNECTED_HIER_Z983, UNCONNECTED_HIER_Z984,
       UNCONNECTED_HIER_Z985;
  frac_lut6_9 frac_lut6_0_(.in (frac_lut6_in), .sram
       (frac_lut6_0_sram), .sram_inv ({UNCONNECTED_HIER_Z921,
       UNCONNECTED_HIER_Z922, UNCONNECTED_HIER_Z923,
       UNCONNECTED_HIER_Z924, UNCONNECTED_HIER_Z925,
       UNCONNECTED_HIER_Z926, UNCONNECTED_HIER_Z927,
       UNCONNECTED_HIER_Z928, UNCONNECTED_HIER_Z929,
       UNCONNECTED_HIER_Z930, UNCONNECTED_HIER_Z931,
       UNCONNECTED_HIER_Z932, UNCONNECTED_HIER_Z933,
       UNCONNECTED_HIER_Z934, UNCONNECTED_HIER_Z935,
       UNCONNECTED_HIER_Z936, UNCONNECTED_HIER_Z937,
       UNCONNECTED_HIER_Z938, UNCONNECTED_HIER_Z939,
       UNCONNECTED_HIER_Z940, UNCONNECTED_HIER_Z941,
       UNCONNECTED_HIER_Z942, UNCONNECTED_HIER_Z943,
       UNCONNECTED_HIER_Z944, UNCONNECTED_HIER_Z945,
       UNCONNECTED_HIER_Z946, UNCONNECTED_HIER_Z947,
       UNCONNECTED_HIER_Z948, UNCONNECTED_HIER_Z949,
       UNCONNECTED_HIER_Z950, UNCONNECTED_HIER_Z951,
       UNCONNECTED_HIER_Z952, UNCONNECTED_HIER_Z953,
       UNCONNECTED_HIER_Z954, UNCONNECTED_HIER_Z955,
       UNCONNECTED_HIER_Z956, UNCONNECTED_HIER_Z957,
       UNCONNECTED_HIER_Z958, UNCONNECTED_HIER_Z959,
       UNCONNECTED_HIER_Z960, UNCONNECTED_HIER_Z961,
       UNCONNECTED_HIER_Z962, UNCONNECTED_HIER_Z963,
       UNCONNECTED_HIER_Z964, UNCONNECTED_HIER_Z965,
       UNCONNECTED_HIER_Z966, UNCONNECTED_HIER_Z967,
       UNCONNECTED_HIER_Z968, UNCONNECTED_HIER_Z969,
       UNCONNECTED_HIER_Z970, UNCONNECTED_HIER_Z971,
       UNCONNECTED_HIER_Z972, UNCONNECTED_HIER_Z973,
       UNCONNECTED_HIER_Z974, UNCONNECTED_HIER_Z975,
       UNCONNECTED_HIER_Z976, UNCONNECTED_HIER_Z977,
       UNCONNECTED_HIER_Z978, UNCONNECTED_HIER_Z979,
       UNCONNECTED_HIER_Z980, UNCONNECTED_HIER_Z981,
       UNCONNECTED_HIER_Z982, UNCONNECTED_HIER_Z983,
       UNCONNECTED_HIER_Z984}), .mode (ccff_tail), .mode_inv
       (UNCONNECTED_HIER_Z985), .lut5_out (frac_lut6_lut5_out),
       .lut6_out (frac_lut6_lut6_out));
  frac_lut6_sky130_fd_sc_hd__dfrbp_1_mem_9
       frac_lut6_sky130_fd_sc_hd__dfrbp_1_mem(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head (ccff_head), .ccff_tail
       (ccff_tail), .mem_out ({frac_lut6_0_sram, UNCONNECTED694}),
       .mem_outb ({UNCONNECTED695, UNCONNECTED696, UNCONNECTED697,
       UNCONNECTED698, UNCONNECTED699, UNCONNECTED700, UNCONNECTED701,
       UNCONNECTED702, UNCONNECTED703, UNCONNECTED704, UNCONNECTED705,
       UNCONNECTED706, UNCONNECTED707, UNCONNECTED708, UNCONNECTED709,
       UNCONNECTED710, UNCONNECTED711, UNCONNECTED712, UNCONNECTED713,
       UNCONNECTED714, UNCONNECTED715, UNCONNECTED716, UNCONNECTED717,
       UNCONNECTED718, UNCONNECTED719, UNCONNECTED720, UNCONNECTED721,
       UNCONNECTED722, UNCONNECTED723, UNCONNECTED724, UNCONNECTED725,
       UNCONNECTED726, UNCONNECTED727, UNCONNECTED728, UNCONNECTED729,
       UNCONNECTED730, UNCONNECTED731, UNCONNECTED732, UNCONNECTED733,
       UNCONNECTED734, UNCONNECTED735, UNCONNECTED736, UNCONNECTED737,
       UNCONNECTED738, UNCONNECTED739, UNCONNECTED740, UNCONNECTED741,
       UNCONNECTED742, UNCONNECTED743, UNCONNECTED744, UNCONNECTED745,
       UNCONNECTED746, UNCONNECTED747, UNCONNECTED748, UNCONNECTED749,
       UNCONNECTED750, UNCONNECTED751, UNCONNECTED752, UNCONNECTED753,
       UNCONNECTED754, UNCONNECTED755, UNCONNECTED756, UNCONNECTED757,
       UNCONNECTED758, UNCONNECTED759}));
endmodule

module mux_tree_size2_mem_27(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_size2_27(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire n_0, w1267, w1268, w1269, w1270;
  and g67 (out, w1267, sram[1]);
  not g1377 (w1267, n_0);
  nand g68 (n_0, w1268, w1270);
  nand g1380 (w1270, w1269, sram[0]);
  not g1379 (w1269, in[0]);
  or g1378 (w1268, in[1], sram[0]);
endmodule

module
     logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_9(pReset,
     prog_clk, frac_logic_in, ccff_head, frac_logic_out, ccff_tail);
  input [0:0] pReset, prog_clk, ccff_head;
  input [0:5] frac_logic_in;
  output [0:1] frac_logic_out;
  output [0:0] ccff_tail;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:5] frac_logic_in;
  wire [0:1] frac_logic_out;
  wire [0:0] ccff_tail;
  wire [0:1]
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut5_out;
  wire [0:0]
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut6_out;
  wire [0:0]
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_ccff_tail;
  wire [0:1] mux_tree_size2_0_sram;
  wire [0:1] mux_tree_size2_0_sram_inv;
  wire UNCONNECTED760, UNCONNECTED_HIER_Z986, UNCONNECTED_HIER_Z987;
  logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_9
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0(.pReset
       (pReset), .prog_clk (prog_clk), .frac_lut6_in (frac_logic_in),
       .ccff_head (ccff_head), .frac_lut6_lut5_out
       ({logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut5_out[0],
       frac_logic_out[1]}), .frac_lut6_lut6_out
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut6_out),
       .ccff_tail
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_ccff_tail));
  mux_tree_size2_mem_27 mem_frac_logic_out_0(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_ccff_tail),
       .ccff_tail (ccff_tail), .mem_out ({mux_tree_size2_0_sram[0],
       UNCONNECTED760}), .mem_outb (mux_tree_size2_0_sram_inv));
  mux_tree_size2_27 mux_frac_logic_out_0(.in
       ({logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut6_out,
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_mode_default__frac_lut6_0_frac_lut6_lut5_out[0]}),
       .sram ({mux_tree_size2_0_sram[0], ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z986, UNCONNECTED_HIER_Z987}), .out
       (frac_logic_out[0]));
endmodule

module mux_tree_size2_mem_28(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_size2_mem_29(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_size2_28(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire n_0, w1271, w1272, w1273;
  and g67 (out, sram[1], n_0);
  nand g68 (n_0, w1272, w1273);
  nand g1383 (w1273, in[0], sram[0]);
  nand g1382 (w1272, w1271, in[1]);
  not g1381 (w1271, sram[0]);
endmodule

module mux_tree_size2_29(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire n_0, w1274, w1275, w1276;
  and g67 (out, sram[1], n_0);
  nand g68 (n_0, w1275, w1276);
  nand g1386 (w1276, in[0], sram[0]);
  nand g1385 (w1275, w1274, in[1]);
  not g1384 (w1274, sram[0]);
endmodule

module
     logical_tile_clb_mode_default__fle_mode_physical__fabric_9(pReset,
     prog_clk, set, reset, clk, fabric_in, fabric_clk, ccff_head,
     fabric_out, ccff_tail);
  input [0:0] pReset, prog_clk, set, reset, clk, fabric_clk, ccff_head;
  input [0:5] fabric_in;
  output [0:1] fabric_out;
  output [0:0] ccff_tail;
  wire [0:0] pReset, prog_clk, set, reset, clk, fabric_clk, ccff_head;
  wire [0:5] fabric_in;
  wire [0:1] fabric_out;
  wire [0:0] ccff_tail;
  wire [0:1]
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out;
  wire [0:0]
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0_ff_Q;
  wire [0:0]
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1_ff_Q;
  wire [0:0]
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_ccff_tail;
  wire [0:0] mux_tree_size2_mem_0_ccff_tail;
  wire [0:1] mux_tree_size2_0_sram;
  wire [0:1] mux_tree_size2_0_sram_inv;
  wire [0:1] mux_tree_size2_1_sram;
  wire [0:1] mux_tree_size2_1_sram_inv;
  wire UNCONNECTED761, UNCONNECTED762, UNCONNECTED_HIER_Z988,
       UNCONNECTED_HIER_Z989, UNCONNECTED_HIER_Z990,
       UNCONNECTED_HIER_Z991, UNCONNECTED_HIER_Z992,
       UNCONNECTED_HIER_Z993;
  logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_18
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0(.set
       (set), .reset (reset), .clk (clk), .ff_D
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[0]),
       .ff_Q
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0_ff_Q),
       .ff_clk (UNCONNECTED_HIER_Z988));
  logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_19
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1(.set
       (set), .reset (reset), .clk (clk), .ff_D
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[1]),
       .ff_Q
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1_ff_Q),
       .ff_clk (UNCONNECTED_HIER_Z989));
  logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_9
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0(.pReset
       (pReset), .prog_clk (prog_clk), .frac_logic_in (fabric_in),
       .ccff_head (ccff_head), .frac_logic_out
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out),
       .ccff_tail
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_ccff_tail));
  mux_tree_size2_mem_28 mem_fabric_out_0(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head
       (logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_ccff_tail),
       .ccff_tail (mux_tree_size2_mem_0_ccff_tail), .mem_out
       ({mux_tree_size2_0_sram[0], UNCONNECTED761}), .mem_outb
       (mux_tree_size2_0_sram_inv));
  mux_tree_size2_mem_29 mem_fabric_out_1(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size2_mem_0_ccff_tail),
       .ccff_tail (ccff_tail), .mem_out ({mux_tree_size2_1_sram[0],
       UNCONNECTED762}), .mem_outb (mux_tree_size2_1_sram_inv));
  mux_tree_size2_28 mux_fabric_out_0(.in
       ({logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_0_ff_Q,
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[0]}),
       .sram ({mux_tree_size2_0_sram[0],
       mux_tree_size2_mem_0_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z990, UNCONNECTED_HIER_Z991}), .out
       (fabric_out[0]));
  mux_tree_size2_29 mux_fabric_out_1(.in
       ({logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__ff_1_ff_Q,
       logical_tile_clb_mode_default__fle_mode_physical__fabric_mode_default__frac_logic_0_frac_logic_out[1]}),
       .sram ({mux_tree_size2_1_sram[0], ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z992, UNCONNECTED_HIER_Z993}), .out
       (fabric_out[1]));
endmodule

module logical_tile_clb_mode_default__fle_9(pReset, prog_clk, set,
     reset, clk, fle_in, fle_clk, ccff_head, fle_out, ccff_tail);
  input [0:0] pReset, prog_clk, set, reset, clk, fle_clk, ccff_head;
  input [0:5] fle_in;
  output [0:1] fle_out;
  output [0:0] ccff_tail;
  wire [0:0] pReset, prog_clk, set, reset, clk, fle_clk, ccff_head;
  wire [0:5] fle_in;
  wire [0:1] fle_out;
  wire [0:0] ccff_tail;
  wire UNCONNECTED_HIER_Z994;
  logical_tile_clb_mode_default__fle_mode_physical__fabric_9
       logical_tile_clb_mode_default__fle_mode_physical__fabric_0(.pReset
       (pReset), .prog_clk (prog_clk), .set (set), .reset (reset), .clk
       (clk), .fabric_in (fle_in), .fabric_clk (UNCONNECTED_HIER_Z994),
       .ccff_head (ccff_head), .fabric_out (fle_out), .ccff_tail
       (ccff_tail));
endmodule

module mux_tree_size60_mem(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:5] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:5] mem_out, mem_outb;
  wire n_1, n_2, n_3, n_4, n_5, n_6;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (mem_out[2]), .Q_N (n_3));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_3_(.CLK (prog_clk),
       .D (mem_out[2]), .RESET_B (pReset), .Q (mem_out[3]), .Q_N (n_4));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_4_(.CLK (prog_clk),
       .D (mem_out[3]), .RESET_B (pReset), .Q (mem_out[4]), .Q_N (n_5));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_5_(.CLK (prog_clk),
       .D (mem_out[4]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_6));
endmodule

module mux_tree_size60_mem_1(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:5] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:5] mem_out, mem_outb;
  wire n_1, n_2, n_3, n_4, n_5, n_6;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (mem_out[2]), .Q_N (n_3));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_3_(.CLK (prog_clk),
       .D (mem_out[2]), .RESET_B (pReset), .Q (mem_out[3]), .Q_N (n_4));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_4_(.CLK (prog_clk),
       .D (mem_out[3]), .RESET_B (pReset), .Q (mem_out[4]), .Q_N (n_5));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_5_(.CLK (prog_clk),
       .D (mem_out[4]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_6));
endmodule

module mux_tree_size60_mem_2(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:5] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:5] mem_out, mem_outb;
  wire n_1, n_2, n_3, n_4, n_5, n_6;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (mem_out[2]), .Q_N (n_3));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_3_(.CLK (prog_clk),
       .D (mem_out[2]), .RESET_B (pReset), .Q (mem_out[3]), .Q_N (n_4));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_4_(.CLK (prog_clk),
       .D (mem_out[3]), .RESET_B (pReset), .Q (mem_out[4]), .Q_N (n_5));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_5_(.CLK (prog_clk),
       .D (mem_out[4]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_6));
endmodule

module mux_tree_size60_mem_3(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:5] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:5] mem_out, mem_outb;
  wire n_1, n_2, n_3, n_4, n_5, n_6;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (mem_out[2]), .Q_N (n_3));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_3_(.CLK (prog_clk),
       .D (mem_out[2]), .RESET_B (pReset), .Q (mem_out[3]), .Q_N (n_4));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_4_(.CLK (prog_clk),
       .D (mem_out[3]), .RESET_B (pReset), .Q (mem_out[4]), .Q_N (n_5));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_5_(.CLK (prog_clk),
       .D (mem_out[4]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_6));
endmodule

module mux_tree_size60_mem_4(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:5] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:5] mem_out, mem_outb;
  wire n_1, n_2, n_3, n_4, n_5, n_6;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (mem_out[2]), .Q_N (n_3));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_3_(.CLK (prog_clk),
       .D (mem_out[2]), .RESET_B (pReset), .Q (mem_out[3]), .Q_N (n_4));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_4_(.CLK (prog_clk),
       .D (mem_out[3]), .RESET_B (pReset), .Q (mem_out[4]), .Q_N (n_5));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_5_(.CLK (prog_clk),
       .D (mem_out[4]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_6));
endmodule

module mux_tree_size60_mem_5(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:5] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:5] mem_out, mem_outb;
  wire n_1, n_2, n_3, n_4, n_5, n_6;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (mem_out[2]), .Q_N (n_3));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_3_(.CLK (prog_clk),
       .D (mem_out[2]), .RESET_B (pReset), .Q (mem_out[3]), .Q_N (n_4));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_4_(.CLK (prog_clk),
       .D (mem_out[3]), .RESET_B (pReset), .Q (mem_out[4]), .Q_N (n_5));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_5_(.CLK (prog_clk),
       .D (mem_out[4]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_6));
endmodule

module mux_tree_size60_mem_6(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:5] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:5] mem_out, mem_outb;
  wire n_1, n_2, n_3, n_4, n_5, n_6;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (mem_out[2]), .Q_N (n_3));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_3_(.CLK (prog_clk),
       .D (mem_out[2]), .RESET_B (pReset), .Q (mem_out[3]), .Q_N (n_4));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_4_(.CLK (prog_clk),
       .D (mem_out[3]), .RESET_B (pReset), .Q (mem_out[4]), .Q_N (n_5));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_5_(.CLK (prog_clk),
       .D (mem_out[4]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_6));
endmodule

module mux_tree_size60_mem_7(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:5] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:5] mem_out, mem_outb;
  wire n_1, n_2, n_3, n_4, n_5, n_6;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (mem_out[2]), .Q_N (n_3));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_3_(.CLK (prog_clk),
       .D (mem_out[2]), .RESET_B (pReset), .Q (mem_out[3]), .Q_N (n_4));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_4_(.CLK (prog_clk),
       .D (mem_out[3]), .RESET_B (pReset), .Q (mem_out[4]), .Q_N (n_5));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_5_(.CLK (prog_clk),
       .D (mem_out[4]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_6));
endmodule

module mux_tree_size60_mem_8(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:5] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:5] mem_out, mem_outb;
  wire n_1, n_2, n_3, n_4, n_5, n_6;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (mem_out[2]), .Q_N (n_3));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_3_(.CLK (prog_clk),
       .D (mem_out[2]), .RESET_B (pReset), .Q (mem_out[3]), .Q_N (n_4));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_4_(.CLK (prog_clk),
       .D (mem_out[3]), .RESET_B (pReset), .Q (mem_out[4]), .Q_N (n_5));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_5_(.CLK (prog_clk),
       .D (mem_out[4]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_6));
endmodule

module mux_tree_size60_mem_9(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:5] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:5] mem_out, mem_outb;
  wire n_1, n_2, n_3, n_4, n_5, n_6;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (mem_out[2]), .Q_N (n_3));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_3_(.CLK (prog_clk),
       .D (mem_out[2]), .RESET_B (pReset), .Q (mem_out[3]), .Q_N (n_4));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_4_(.CLK (prog_clk),
       .D (mem_out[3]), .RESET_B (pReset), .Q (mem_out[4]), .Q_N (n_5));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_5_(.CLK (prog_clk),
       .D (mem_out[4]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_6));
endmodule

module mux_tree_size60_mem_10(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:5] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:5] mem_out, mem_outb;
  wire n_1, n_2, n_3, n_4, n_5, n_6;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (mem_out[2]), .Q_N (n_3));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_3_(.CLK (prog_clk),
       .D (mem_out[2]), .RESET_B (pReset), .Q (mem_out[3]), .Q_N (n_4));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_4_(.CLK (prog_clk),
       .D (mem_out[3]), .RESET_B (pReset), .Q (mem_out[4]), .Q_N (n_5));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_5_(.CLK (prog_clk),
       .D (mem_out[4]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_6));
endmodule

module mux_tree_size60_mem_11(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:5] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:5] mem_out, mem_outb;
  wire n_1, n_2, n_3, n_4, n_5, n_6;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (mem_out[2]), .Q_N (n_3));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_3_(.CLK (prog_clk),
       .D (mem_out[2]), .RESET_B (pReset), .Q (mem_out[3]), .Q_N (n_4));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_4_(.CLK (prog_clk),
       .D (mem_out[3]), .RESET_B (pReset), .Q (mem_out[4]), .Q_N (n_5));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_5_(.CLK (prog_clk),
       .D (mem_out[4]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_6));
endmodule

module mux_tree_size60_mem_12(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:5] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:5] mem_out, mem_outb;
  wire n_1, n_2, n_3, n_4, n_5, n_6;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (mem_out[2]), .Q_N (n_3));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_3_(.CLK (prog_clk),
       .D (mem_out[2]), .RESET_B (pReset), .Q (mem_out[3]), .Q_N (n_4));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_4_(.CLK (prog_clk),
       .D (mem_out[3]), .RESET_B (pReset), .Q (mem_out[4]), .Q_N (n_5));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_5_(.CLK (prog_clk),
       .D (mem_out[4]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_6));
endmodule

module mux_tree_size60_mem_13(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:5] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:5] mem_out, mem_outb;
  wire n_1, n_2, n_3, n_4, n_5, n_6;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (mem_out[2]), .Q_N (n_3));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_3_(.CLK (prog_clk),
       .D (mem_out[2]), .RESET_B (pReset), .Q (mem_out[3]), .Q_N (n_4));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_4_(.CLK (prog_clk),
       .D (mem_out[3]), .RESET_B (pReset), .Q (mem_out[4]), .Q_N (n_5));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_5_(.CLK (prog_clk),
       .D (mem_out[4]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_6));
endmodule

module mux_tree_size60_mem_14(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:5] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:5] mem_out, mem_outb;
  wire n_1, n_2, n_3, n_4, n_5, n_6;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (mem_out[2]), .Q_N (n_3));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_3_(.CLK (prog_clk),
       .D (mem_out[2]), .RESET_B (pReset), .Q (mem_out[3]), .Q_N (n_4));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_4_(.CLK (prog_clk),
       .D (mem_out[3]), .RESET_B (pReset), .Q (mem_out[4]), .Q_N (n_5));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_5_(.CLK (prog_clk),
       .D (mem_out[4]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_6));
endmodule

module mux_tree_size60_mem_15(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:5] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:5] mem_out, mem_outb;
  wire n_1, n_2, n_3, n_4, n_5, n_6;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (mem_out[2]), .Q_N (n_3));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_3_(.CLK (prog_clk),
       .D (mem_out[2]), .RESET_B (pReset), .Q (mem_out[3]), .Q_N (n_4));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_4_(.CLK (prog_clk),
       .D (mem_out[3]), .RESET_B (pReset), .Q (mem_out[4]), .Q_N (n_5));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_5_(.CLK (prog_clk),
       .D (mem_out[4]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_6));
endmodule

module mux_tree_size60_mem_16(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:5] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:5] mem_out, mem_outb;
  wire n_1, n_2, n_3, n_4, n_5, n_6;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (mem_out[2]), .Q_N (n_3));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_3_(.CLK (prog_clk),
       .D (mem_out[2]), .RESET_B (pReset), .Q (mem_out[3]), .Q_N (n_4));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_4_(.CLK (prog_clk),
       .D (mem_out[3]), .RESET_B (pReset), .Q (mem_out[4]), .Q_N (n_5));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_5_(.CLK (prog_clk),
       .D (mem_out[4]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_6));
endmodule

module mux_tree_size60_mem_17(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:5] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:5] mem_out, mem_outb;
  wire n_1, n_2, n_3, n_4, n_5, n_6;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (mem_out[2]), .Q_N (n_3));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_3_(.CLK (prog_clk),
       .D (mem_out[2]), .RESET_B (pReset), .Q (mem_out[3]), .Q_N (n_4));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_4_(.CLK (prog_clk),
       .D (mem_out[3]), .RESET_B (pReset), .Q (mem_out[4]), .Q_N (n_5));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_5_(.CLK (prog_clk),
       .D (mem_out[4]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_6));
endmodule

module mux_tree_size60_mem_18(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:5] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:5] mem_out, mem_outb;
  wire n_1, n_2, n_3, n_4, n_5, n_6;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (mem_out[2]), .Q_N (n_3));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_3_(.CLK (prog_clk),
       .D (mem_out[2]), .RESET_B (pReset), .Q (mem_out[3]), .Q_N (n_4));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_4_(.CLK (prog_clk),
       .D (mem_out[3]), .RESET_B (pReset), .Q (mem_out[4]), .Q_N (n_5));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_5_(.CLK (prog_clk),
       .D (mem_out[4]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_6));
endmodule

module mux_tree_size60_mem_19(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:5] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:5] mem_out, mem_outb;
  wire n_1, n_2, n_3, n_4, n_5, n_6;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (mem_out[2]), .Q_N (n_3));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_3_(.CLK (prog_clk),
       .D (mem_out[2]), .RESET_B (pReset), .Q (mem_out[3]), .Q_N (n_4));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_4_(.CLK (prog_clk),
       .D (mem_out[3]), .RESET_B (pReset), .Q (mem_out[4]), .Q_N (n_5));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_5_(.CLK (prog_clk),
       .D (mem_out[4]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_6));
endmodule

module mux_tree_size60_mem_20(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:5] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:5] mem_out, mem_outb;
  wire n_1, n_2, n_3, n_4, n_5, n_6;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (mem_out[2]), .Q_N (n_3));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_3_(.CLK (prog_clk),
       .D (mem_out[2]), .RESET_B (pReset), .Q (mem_out[3]), .Q_N (n_4));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_4_(.CLK (prog_clk),
       .D (mem_out[3]), .RESET_B (pReset), .Q (mem_out[4]), .Q_N (n_5));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_5_(.CLK (prog_clk),
       .D (mem_out[4]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_6));
endmodule

module mux_tree_size60_mem_21(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:5] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:5] mem_out, mem_outb;
  wire n_1, n_2, n_3, n_4, n_5, n_6;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (mem_out[2]), .Q_N (n_3));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_3_(.CLK (prog_clk),
       .D (mem_out[2]), .RESET_B (pReset), .Q (mem_out[3]), .Q_N (n_4));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_4_(.CLK (prog_clk),
       .D (mem_out[3]), .RESET_B (pReset), .Q (mem_out[4]), .Q_N (n_5));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_5_(.CLK (prog_clk),
       .D (mem_out[4]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_6));
endmodule

module mux_tree_size60_mem_22(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:5] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:5] mem_out, mem_outb;
  wire n_1, n_2, n_3, n_4, n_5, n_6;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (mem_out[2]), .Q_N (n_3));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_3_(.CLK (prog_clk),
       .D (mem_out[2]), .RESET_B (pReset), .Q (mem_out[3]), .Q_N (n_4));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_4_(.CLK (prog_clk),
       .D (mem_out[3]), .RESET_B (pReset), .Q (mem_out[4]), .Q_N (n_5));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_5_(.CLK (prog_clk),
       .D (mem_out[4]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_6));
endmodule

module mux_tree_size60_mem_23(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:5] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:5] mem_out, mem_outb;
  wire n_1, n_2, n_3, n_4, n_5, n_6;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (mem_out[2]), .Q_N (n_3));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_3_(.CLK (prog_clk),
       .D (mem_out[2]), .RESET_B (pReset), .Q (mem_out[3]), .Q_N (n_4));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_4_(.CLK (prog_clk),
       .D (mem_out[3]), .RESET_B (pReset), .Q (mem_out[4]), .Q_N (n_5));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_5_(.CLK (prog_clk),
       .D (mem_out[4]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_6));
endmodule

module mux_tree_size60_mem_24(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:5] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:5] mem_out, mem_outb;
  wire n_1, n_2, n_3, n_4, n_5, n_6;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (mem_out[2]), .Q_N (n_3));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_3_(.CLK (prog_clk),
       .D (mem_out[2]), .RESET_B (pReset), .Q (mem_out[3]), .Q_N (n_4));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_4_(.CLK (prog_clk),
       .D (mem_out[3]), .RESET_B (pReset), .Q (mem_out[4]), .Q_N (n_5));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_5_(.CLK (prog_clk),
       .D (mem_out[4]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_6));
endmodule

module mux_tree_size60_mem_25(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:5] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:5] mem_out, mem_outb;
  wire n_1, n_2, n_3, n_4, n_5, n_6;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (mem_out[2]), .Q_N (n_3));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_3_(.CLK (prog_clk),
       .D (mem_out[2]), .RESET_B (pReset), .Q (mem_out[3]), .Q_N (n_4));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_4_(.CLK (prog_clk),
       .D (mem_out[3]), .RESET_B (pReset), .Q (mem_out[4]), .Q_N (n_5));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_5_(.CLK (prog_clk),
       .D (mem_out[4]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_6));
endmodule

module mux_tree_size60_mem_26(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:5] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:5] mem_out, mem_outb;
  wire n_1, n_2, n_3, n_4, n_5, n_6;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (mem_out[2]), .Q_N (n_3));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_3_(.CLK (prog_clk),
       .D (mem_out[2]), .RESET_B (pReset), .Q (mem_out[3]), .Q_N (n_4));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_4_(.CLK (prog_clk),
       .D (mem_out[3]), .RESET_B (pReset), .Q (mem_out[4]), .Q_N (n_5));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_5_(.CLK (prog_clk),
       .D (mem_out[4]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_6));
endmodule

module mux_tree_size60_mem_27(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:5] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:5] mem_out, mem_outb;
  wire n_1, n_2, n_3, n_4, n_5, n_6;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (mem_out[2]), .Q_N (n_3));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_3_(.CLK (prog_clk),
       .D (mem_out[2]), .RESET_B (pReset), .Q (mem_out[3]), .Q_N (n_4));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_4_(.CLK (prog_clk),
       .D (mem_out[3]), .RESET_B (pReset), .Q (mem_out[4]), .Q_N (n_5));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_5_(.CLK (prog_clk),
       .D (mem_out[4]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_6));
endmodule

module mux_tree_size60_mem_28(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:5] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:5] mem_out, mem_outb;
  wire n_1, n_2, n_3, n_4, n_5, n_6;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (mem_out[2]), .Q_N (n_3));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_3_(.CLK (prog_clk),
       .D (mem_out[2]), .RESET_B (pReset), .Q (mem_out[3]), .Q_N (n_4));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_4_(.CLK (prog_clk),
       .D (mem_out[3]), .RESET_B (pReset), .Q (mem_out[4]), .Q_N (n_5));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_5_(.CLK (prog_clk),
       .D (mem_out[4]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_6));
endmodule

module mux_tree_size60_mem_29(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:5] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:5] mem_out, mem_outb;
  wire n_1, n_2, n_3, n_4, n_5, n_6;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (mem_out[2]), .Q_N (n_3));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_3_(.CLK (prog_clk),
       .D (mem_out[2]), .RESET_B (pReset), .Q (mem_out[3]), .Q_N (n_4));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_4_(.CLK (prog_clk),
       .D (mem_out[3]), .RESET_B (pReset), .Q (mem_out[4]), .Q_N (n_5));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_5_(.CLK (prog_clk),
       .D (mem_out[4]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_6));
endmodule

module mux_tree_size60_mem_30(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:5] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:5] mem_out, mem_outb;
  wire n_1, n_2, n_3, n_4, n_5, n_6;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (mem_out[2]), .Q_N (n_3));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_3_(.CLK (prog_clk),
       .D (mem_out[2]), .RESET_B (pReset), .Q (mem_out[3]), .Q_N (n_4));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_4_(.CLK (prog_clk),
       .D (mem_out[3]), .RESET_B (pReset), .Q (mem_out[4]), .Q_N (n_5));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_5_(.CLK (prog_clk),
       .D (mem_out[4]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_6));
endmodule

module mux_tree_size60_mem_31(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:5] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:5] mem_out, mem_outb;
  wire n_1, n_2, n_3, n_4, n_5, n_6;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (mem_out[2]), .Q_N (n_3));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_3_(.CLK (prog_clk),
       .D (mem_out[2]), .RESET_B (pReset), .Q (mem_out[3]), .Q_N (n_4));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_4_(.CLK (prog_clk),
       .D (mem_out[3]), .RESET_B (pReset), .Q (mem_out[4]), .Q_N (n_5));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_5_(.CLK (prog_clk),
       .D (mem_out[4]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_6));
endmodule

module mux_tree_size60_mem_32(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:5] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:5] mem_out, mem_outb;
  wire n_1, n_2, n_3, n_4, n_5, n_6;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (mem_out[2]), .Q_N (n_3));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_3_(.CLK (prog_clk),
       .D (mem_out[2]), .RESET_B (pReset), .Q (mem_out[3]), .Q_N (n_4));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_4_(.CLK (prog_clk),
       .D (mem_out[3]), .RESET_B (pReset), .Q (mem_out[4]), .Q_N (n_5));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_5_(.CLK (prog_clk),
       .D (mem_out[4]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_6));
endmodule

module mux_tree_size60_mem_33(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:5] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:5] mem_out, mem_outb;
  wire n_1, n_2, n_3, n_4, n_5, n_6;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (mem_out[2]), .Q_N (n_3));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_3_(.CLK (prog_clk),
       .D (mem_out[2]), .RESET_B (pReset), .Q (mem_out[3]), .Q_N (n_4));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_4_(.CLK (prog_clk),
       .D (mem_out[3]), .RESET_B (pReset), .Q (mem_out[4]), .Q_N (n_5));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_5_(.CLK (prog_clk),
       .D (mem_out[4]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_6));
endmodule

module mux_tree_size60_mem_34(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:5] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:5] mem_out, mem_outb;
  wire n_1, n_2, n_3, n_4, n_5, n_6;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (mem_out[2]), .Q_N (n_3));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_3_(.CLK (prog_clk),
       .D (mem_out[2]), .RESET_B (pReset), .Q (mem_out[3]), .Q_N (n_4));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_4_(.CLK (prog_clk),
       .D (mem_out[3]), .RESET_B (pReset), .Q (mem_out[4]), .Q_N (n_5));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_5_(.CLK (prog_clk),
       .D (mem_out[4]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_6));
endmodule

module mux_tree_size60_mem_35(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:5] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:5] mem_out, mem_outb;
  wire n_1, n_2, n_3, n_4, n_5, n_6;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (mem_out[2]), .Q_N (n_3));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_3_(.CLK (prog_clk),
       .D (mem_out[2]), .RESET_B (pReset), .Q (mem_out[3]), .Q_N (n_4));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_4_(.CLK (prog_clk),
       .D (mem_out[3]), .RESET_B (pReset), .Q (mem_out[4]), .Q_N (n_5));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_5_(.CLK (prog_clk),
       .D (mem_out[4]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_6));
endmodule

module mux_tree_size60_mem_36(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:5] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:5] mem_out, mem_outb;
  wire n_1, n_2, n_3, n_4, n_5, n_6;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (mem_out[2]), .Q_N (n_3));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_3_(.CLK (prog_clk),
       .D (mem_out[2]), .RESET_B (pReset), .Q (mem_out[3]), .Q_N (n_4));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_4_(.CLK (prog_clk),
       .D (mem_out[3]), .RESET_B (pReset), .Q (mem_out[4]), .Q_N (n_5));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_5_(.CLK (prog_clk),
       .D (mem_out[4]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_6));
endmodule

module mux_tree_size60_mem_37(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:5] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:5] mem_out, mem_outb;
  wire n_1, n_2, n_3, n_4, n_5, n_6;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (mem_out[2]), .Q_N (n_3));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_3_(.CLK (prog_clk),
       .D (mem_out[2]), .RESET_B (pReset), .Q (mem_out[3]), .Q_N (n_4));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_4_(.CLK (prog_clk),
       .D (mem_out[3]), .RESET_B (pReset), .Q (mem_out[4]), .Q_N (n_5));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_5_(.CLK (prog_clk),
       .D (mem_out[4]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_6));
endmodule

module mux_tree_size60_mem_38(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:5] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:5] mem_out, mem_outb;
  wire n_1, n_2, n_3, n_4, n_5, n_6;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (mem_out[2]), .Q_N (n_3));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_3_(.CLK (prog_clk),
       .D (mem_out[2]), .RESET_B (pReset), .Q (mem_out[3]), .Q_N (n_4));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_4_(.CLK (prog_clk),
       .D (mem_out[3]), .RESET_B (pReset), .Q (mem_out[4]), .Q_N (n_5));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_5_(.CLK (prog_clk),
       .D (mem_out[4]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_6));
endmodule

module mux_tree_size60_mem_39(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:5] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:5] mem_out, mem_outb;
  wire n_1, n_2, n_3, n_4, n_5, n_6;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (mem_out[2]), .Q_N (n_3));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_3_(.CLK (prog_clk),
       .D (mem_out[2]), .RESET_B (pReset), .Q (mem_out[3]), .Q_N (n_4));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_4_(.CLK (prog_clk),
       .D (mem_out[3]), .RESET_B (pReset), .Q (mem_out[4]), .Q_N (n_5));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_5_(.CLK (prog_clk),
       .D (mem_out[4]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_6));
endmodule

module mux_tree_size60_mem_40(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:5] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:5] mem_out, mem_outb;
  wire n_1, n_2, n_3, n_4, n_5, n_6;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (mem_out[2]), .Q_N (n_3));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_3_(.CLK (prog_clk),
       .D (mem_out[2]), .RESET_B (pReset), .Q (mem_out[3]), .Q_N (n_4));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_4_(.CLK (prog_clk),
       .D (mem_out[3]), .RESET_B (pReset), .Q (mem_out[4]), .Q_N (n_5));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_5_(.CLK (prog_clk),
       .D (mem_out[4]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_6));
endmodule

module mux_tree_size60_mem_41(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:5] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:5] mem_out, mem_outb;
  wire n_1, n_2, n_3, n_4, n_5, n_6;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (mem_out[2]), .Q_N (n_3));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_3_(.CLK (prog_clk),
       .D (mem_out[2]), .RESET_B (pReset), .Q (mem_out[3]), .Q_N (n_4));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_4_(.CLK (prog_clk),
       .D (mem_out[3]), .RESET_B (pReset), .Q (mem_out[4]), .Q_N (n_5));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_5_(.CLK (prog_clk),
       .D (mem_out[4]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_6));
endmodule

module mux_tree_size60_mem_42(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:5] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:5] mem_out, mem_outb;
  wire n_1, n_2, n_3, n_4, n_5, n_6;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (mem_out[2]), .Q_N (n_3));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_3_(.CLK (prog_clk),
       .D (mem_out[2]), .RESET_B (pReset), .Q (mem_out[3]), .Q_N (n_4));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_4_(.CLK (prog_clk),
       .D (mem_out[3]), .RESET_B (pReset), .Q (mem_out[4]), .Q_N (n_5));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_5_(.CLK (prog_clk),
       .D (mem_out[4]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_6));
endmodule

module mux_tree_size60_mem_43(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:5] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:5] mem_out, mem_outb;
  wire n_1, n_2, n_3, n_4, n_5, n_6;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (mem_out[2]), .Q_N (n_3));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_3_(.CLK (prog_clk),
       .D (mem_out[2]), .RESET_B (pReset), .Q (mem_out[3]), .Q_N (n_4));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_4_(.CLK (prog_clk),
       .D (mem_out[3]), .RESET_B (pReset), .Q (mem_out[4]), .Q_N (n_5));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_5_(.CLK (prog_clk),
       .D (mem_out[4]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_6));
endmodule

module mux_tree_size60_mem_44(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:5] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:5] mem_out, mem_outb;
  wire n_1, n_2, n_3, n_4, n_5, n_6;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (mem_out[2]), .Q_N (n_3));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_3_(.CLK (prog_clk),
       .D (mem_out[2]), .RESET_B (pReset), .Q (mem_out[3]), .Q_N (n_4));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_4_(.CLK (prog_clk),
       .D (mem_out[3]), .RESET_B (pReset), .Q (mem_out[4]), .Q_N (n_5));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_5_(.CLK (prog_clk),
       .D (mem_out[4]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_6));
endmodule

module mux_tree_size60_mem_45(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:5] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:5] mem_out, mem_outb;
  wire n_1, n_2, n_3, n_4, n_5, n_6;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (mem_out[2]), .Q_N (n_3));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_3_(.CLK (prog_clk),
       .D (mem_out[2]), .RESET_B (pReset), .Q (mem_out[3]), .Q_N (n_4));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_4_(.CLK (prog_clk),
       .D (mem_out[3]), .RESET_B (pReset), .Q (mem_out[4]), .Q_N (n_5));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_5_(.CLK (prog_clk),
       .D (mem_out[4]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_6));
endmodule

module mux_tree_size60_mem_46(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:5] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:5] mem_out, mem_outb;
  wire n_1, n_2, n_3, n_4, n_5, n_6;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (mem_out[2]), .Q_N (n_3));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_3_(.CLK (prog_clk),
       .D (mem_out[2]), .RESET_B (pReset), .Q (mem_out[3]), .Q_N (n_4));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_4_(.CLK (prog_clk),
       .D (mem_out[3]), .RESET_B (pReset), .Q (mem_out[4]), .Q_N (n_5));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_5_(.CLK (prog_clk),
       .D (mem_out[4]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_6));
endmodule

module mux_tree_size60_mem_47(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:5] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:5] mem_out, mem_outb;
  wire n_1, n_2, n_3, n_4, n_5, n_6;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (mem_out[2]), .Q_N (n_3));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_3_(.CLK (prog_clk),
       .D (mem_out[2]), .RESET_B (pReset), .Q (mem_out[3]), .Q_N (n_4));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_4_(.CLK (prog_clk),
       .D (mem_out[3]), .RESET_B (pReset), .Q (mem_out[4]), .Q_N (n_5));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_5_(.CLK (prog_clk),
       .D (mem_out[4]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_6));
endmodule

module mux_tree_size60_mem_48(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:5] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:5] mem_out, mem_outb;
  wire n_1, n_2, n_3, n_4, n_5, n_6;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (mem_out[2]), .Q_N (n_3));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_3_(.CLK (prog_clk),
       .D (mem_out[2]), .RESET_B (pReset), .Q (mem_out[3]), .Q_N (n_4));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_4_(.CLK (prog_clk),
       .D (mem_out[3]), .RESET_B (pReset), .Q (mem_out[4]), .Q_N (n_5));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_5_(.CLK (prog_clk),
       .D (mem_out[4]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_6));
endmodule

module mux_tree_size60_mem_49(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:5] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:5] mem_out, mem_outb;
  wire n_1, n_2, n_3, n_4, n_5, n_6;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (mem_out[2]), .Q_N (n_3));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_3_(.CLK (prog_clk),
       .D (mem_out[2]), .RESET_B (pReset), .Q (mem_out[3]), .Q_N (n_4));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_4_(.CLK (prog_clk),
       .D (mem_out[3]), .RESET_B (pReset), .Q (mem_out[4]), .Q_N (n_5));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_5_(.CLK (prog_clk),
       .D (mem_out[4]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_6));
endmodule

module mux_tree_size60_mem_50(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:5] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:5] mem_out, mem_outb;
  wire n_1, n_2, n_3, n_4, n_5, n_6;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (mem_out[2]), .Q_N (n_3));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_3_(.CLK (prog_clk),
       .D (mem_out[2]), .RESET_B (pReset), .Q (mem_out[3]), .Q_N (n_4));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_4_(.CLK (prog_clk),
       .D (mem_out[3]), .RESET_B (pReset), .Q (mem_out[4]), .Q_N (n_5));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_5_(.CLK (prog_clk),
       .D (mem_out[4]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_6));
endmodule

module mux_tree_size60_mem_51(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:5] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:5] mem_out, mem_outb;
  wire n_1, n_2, n_3, n_4, n_5, n_6;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (mem_out[2]), .Q_N (n_3));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_3_(.CLK (prog_clk),
       .D (mem_out[2]), .RESET_B (pReset), .Q (mem_out[3]), .Q_N (n_4));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_4_(.CLK (prog_clk),
       .D (mem_out[3]), .RESET_B (pReset), .Q (mem_out[4]), .Q_N (n_5));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_5_(.CLK (prog_clk),
       .D (mem_out[4]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_6));
endmodule

module mux_tree_size60_mem_52(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:5] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:5] mem_out, mem_outb;
  wire n_1, n_2, n_3, n_4, n_5, n_6;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (mem_out[2]), .Q_N (n_3));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_3_(.CLK (prog_clk),
       .D (mem_out[2]), .RESET_B (pReset), .Q (mem_out[3]), .Q_N (n_4));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_4_(.CLK (prog_clk),
       .D (mem_out[3]), .RESET_B (pReset), .Q (mem_out[4]), .Q_N (n_5));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_5_(.CLK (prog_clk),
       .D (mem_out[4]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_6));
endmodule

module mux_tree_size60_mem_53(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:5] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:5] mem_out, mem_outb;
  wire n_1, n_2, n_3, n_4, n_5, n_6;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (mem_out[2]), .Q_N (n_3));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_3_(.CLK (prog_clk),
       .D (mem_out[2]), .RESET_B (pReset), .Q (mem_out[3]), .Q_N (n_4));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_4_(.CLK (prog_clk),
       .D (mem_out[3]), .RESET_B (pReset), .Q (mem_out[4]), .Q_N (n_5));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_5_(.CLK (prog_clk),
       .D (mem_out[4]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_6));
endmodule

module mux_tree_size60_mem_54(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:5] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:5] mem_out, mem_outb;
  wire n_1, n_2, n_3, n_4, n_5, n_6;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (mem_out[2]), .Q_N (n_3));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_3_(.CLK (prog_clk),
       .D (mem_out[2]), .RESET_B (pReset), .Q (mem_out[3]), .Q_N (n_4));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_4_(.CLK (prog_clk),
       .D (mem_out[3]), .RESET_B (pReset), .Q (mem_out[4]), .Q_N (n_5));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_5_(.CLK (prog_clk),
       .D (mem_out[4]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_6));
endmodule

module mux_tree_size60_mem_55(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:5] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:5] mem_out, mem_outb;
  wire n_1, n_2, n_3, n_4, n_5, n_6;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (mem_out[2]), .Q_N (n_3));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_3_(.CLK (prog_clk),
       .D (mem_out[2]), .RESET_B (pReset), .Q (mem_out[3]), .Q_N (n_4));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_4_(.CLK (prog_clk),
       .D (mem_out[3]), .RESET_B (pReset), .Q (mem_out[4]), .Q_N (n_5));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_5_(.CLK (prog_clk),
       .D (mem_out[4]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_6));
endmodule

module mux_tree_size60_mem_56(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:5] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:5] mem_out, mem_outb;
  wire n_1, n_2, n_3, n_4, n_5, n_6;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (mem_out[2]), .Q_N (n_3));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_3_(.CLK (prog_clk),
       .D (mem_out[2]), .RESET_B (pReset), .Q (mem_out[3]), .Q_N (n_4));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_4_(.CLK (prog_clk),
       .D (mem_out[3]), .RESET_B (pReset), .Q (mem_out[4]), .Q_N (n_5));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_5_(.CLK (prog_clk),
       .D (mem_out[4]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_6));
endmodule

module mux_tree_size60_mem_57(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:5] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:5] mem_out, mem_outb;
  wire n_1, n_2, n_3, n_4, n_5, n_6;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (mem_out[2]), .Q_N (n_3));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_3_(.CLK (prog_clk),
       .D (mem_out[2]), .RESET_B (pReset), .Q (mem_out[3]), .Q_N (n_4));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_4_(.CLK (prog_clk),
       .D (mem_out[3]), .RESET_B (pReset), .Q (mem_out[4]), .Q_N (n_5));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_5_(.CLK (prog_clk),
       .D (mem_out[4]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_6));
endmodule

module mux_tree_size60_mem_58(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:5] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:5] mem_out, mem_outb;
  wire n_1, n_2, n_3, n_4, n_5, n_6;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (mem_out[2]), .Q_N (n_3));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_3_(.CLK (prog_clk),
       .D (mem_out[2]), .RESET_B (pReset), .Q (mem_out[3]), .Q_N (n_4));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_4_(.CLK (prog_clk),
       .D (mem_out[3]), .RESET_B (pReset), .Q (mem_out[4]), .Q_N (n_5));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_5_(.CLK (prog_clk),
       .D (mem_out[4]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_6));
endmodule

module mux_tree_size60_mem_59(pReset, prog_clk, ccff_head, ccff_tail,
     mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:5] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:5] mem_out, mem_outb;
  wire n_1, n_2, n_3, n_4, n_5, n_6;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (mem_out[1]), .Q_N (n_2));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_2_(.CLK (prog_clk),
       .D (mem_out[1]), .RESET_B (pReset), .Q (mem_out[2]), .Q_N (n_3));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_3_(.CLK (prog_clk),
       .D (mem_out[2]), .RESET_B (pReset), .Q (mem_out[3]), .Q_N (n_4));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_4_(.CLK (prog_clk),
       .D (mem_out[3]), .RESET_B (pReset), .Q (mem_out[4]), .Q_N (n_5));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_5_(.CLK (prog_clk),
       .D (mem_out[4]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_6));
endmodule

module mux_tree_size60(in, sram, sram_inv, out);
  input [0:59] in;
  input [0:5] sram, sram_inv;
  output [0:0] out;
  wire [0:59] in;
  wire [0:5] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_1_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_2_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_3_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_5_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_6_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_7_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_8_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_9_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_41_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_10_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_42_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_47_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_48_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_50_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_51_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_52_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_55_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_53_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_58_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_56_Y;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_28, n_31, n_32, n_33, n_36;
  wire n_37, n_38, n_41, n_44, n_45, n_46, n_47, n_49;
  wire n_50, n_51, n_52, n_53, n_54, n_55, n_56, n_57;
  wire n_58, n_59, n_60, n_61, n_62, n_64, n_65, n_67;
  wire n_68, n_69, n_70, n_138, n_139, n_140, n_141, w1277;
  wire w1278, w1279, w1280, w1281, w1282, w1283, w1284, w1285;
  wire w1286, w1287, w1288, w1289, w1290, w1291, w1292, w1293;
  wire w1294, w1295, w1296, w1297, w1298, w1299, w1300, w1301;
  wire w1302, w1303, w1304, w1305, w1306, w1307, w1308, w1309;
  wire w1310, w1311, w1312, w1313, w1314, w1315, w1316, w1317;
  wire w1318, w1319, w1320, w1321, w1322, w1323, w1324, w1325;
  wire w1326, w1327, w1328, w1329, w1330, w1331, w1332, w1333;
  wire w1334, w1335, w1336, w1337, w1338, w1339, w1340, w1341;
  wire w1342, w1343, w1344, w1345, w1346, w1347, w1348, w1349;
  wire w1350, w1351;
  not g1466 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  not g1471 (sky130_fd_sc_hd__inv_1_1_Y[0], in[1]);
  not g1465 (sky130_fd_sc_hd__inv_1_2_Y[0], in[2]);
  not g1479 (sky130_fd_sc_hd__inv_1_3_Y[0], in[3]);
  not g1470 (sky130_fd_sc_hd__inv_1_5_Y[0], in[5]);
  not g1474 (sky130_fd_sc_hd__inv_1_6_Y[0], in[6]);
  not g1467 (sky130_fd_sc_hd__inv_1_7_Y[0], in[7]);
  not g1464 (sky130_fd_sc_hd__inv_1_8_Y[0], in[8]);
  not g1477 (sky130_fd_sc_hd__inv_1_9_Y[0], in[9]);
  not g1476 (sky130_fd_sc_hd__inv_1_41_Y[0], in[41]);
  not g1469 (sky130_fd_sc_hd__inv_1_10_Y[0], in[10]);
  not g1461 (sky130_fd_sc_hd__inv_1_42_Y[0], in[42]);
  not g1478 (sky130_fd_sc_hd__inv_1_47_Y[0], in[47]);
  not g1460 (sky130_fd_sc_hd__inv_1_48_Y[0], in[48]);
  not g1462 (sky130_fd_sc_hd__inv_1_50_Y[0], in[50]);
  not g1473 (sky130_fd_sc_hd__inv_1_51_Y[0], in[51]);
  not g1475 (sky130_fd_sc_hd__inv_1_52_Y[0], in[52]);
  not g1472 (sky130_fd_sc_hd__inv_1_55_Y[0], in[55]);
  not g1463 (sky130_fd_sc_hd__inv_1_53_Y[0], in[53]);
  not g1468 (sky130_fd_sc_hd__inv_1_58_Y[0], in[58]);
  not g1439 (sky130_fd_sc_hd__inv_1_56_Y[0], in[56]);
  or g2719 (out, w1277, n_70);
  and g1387 (w1277, n_68, sram[5]);
  nor g2720 (n_70, sram[5], n_69, w1278);
  and g1388 (w1278, n_65, sram[4]);
  nor g2721 (n_69, w1279, sram[4]);
  nand g2722 (n_68, w1280, n_67);
  or g1390 (w1280, sram[4], n_44, n_61, n_62);
  nand g2723 (n_67, sram[4], n_59, n_57, w1281);
  or g1391 (w1281, n_6, n_46);
  and g1393 (w1283, n_24, sky130_fd_sc_hd__inv_1_48_Y[0]);
  and g1392 (w1282, n_17, sky130_fd_sc_hd__inv_1_51_Y[0]);
  nand g2725 (n_65, w1284, w1285, n_64);
  or g1395 (w1285, in[32], n_25);
  or g1394 (w1284, in[35], n_18);
  nor g2726 (n_64, n_60, n_45, w1286);
  and g1396 (w1286, n_53, n_15);
  or g1398 (w1288, sram[3], n_54);
  or g1397 (w1287, n_6, n_47);
  nand g2728 (n_62, w1289, n_55);
  or g1399 (w1289, n_6, n_52);
  nand g2729 (n_61, w1290, w1291, n_56);
  or g1401 (w1291, in[17], n_21);
  or g1400 (w1290, in[18], n_20);
  nand g2730 (n_60, w1292, w1293);
  or g1403 (w1293, n_8, n_50);
  or g1402 (w1292, n_6, n_51);
  nor g2731 (n_59, w1294, n_58);
  and g1404 (w1294, n_49, n_7);
  nor g2732 (n_58, w1295, n_14);
  nand g2733 (n_57, w1296, n_15);
  nand g2734 (n_56, w1297, n_15);
  nand g2735 (n_55, w1298, n_7);
  nor g2736 (n_54, w1299, n_16, w1300);
  and g1410 (w1300, n_37, sram[2]);
  and g1409 (w1299, n_1, sky130_fd_sc_hd__inv_1_58_Y[0]);
  nand g2737 (n_53, w1301, w1302, n_38);
  or g1412 (w1302, in[44], n_3);
  or g1411 (w1301, in[45], n_9);
  nor g2738 (n_52, n_33, n_32);
  nor g2739 (n_51, n_26, n_28);
  nor g2740 (n_50, n_36, n_22, w1303);
  and g1413 (w1303, n_11, sky130_fd_sc_hd__inv_1_42_Y[0]);
  and g1415 (w1305, n_2, sky130_fd_sc_hd__inv_1_8_Y[0]);
  and g1414 (w1304, n_11, sky130_fd_sc_hd__inv_1_10_Y[0]);
  nand g1417 (w1307, sky130_fd_sc_hd__inv_1_50_Y[0], n_19);
  or g1416 (w1306, in[49], n_21);
  nor g2743 (n_47, w1308, n_31, w1309);
  and g1419 (w1309, n_2, sky130_fd_sc_hd__inv_1_52_Y[0]);
  and g1418 (w1308, n_10, sky130_fd_sc_hd__inv_1_53_Y[0]);
  nor g2744 (n_46, w1310, n_41, w1311);
  and g1421 (w1311, n_11, sky130_fd_sc_hd__inv_1_6_Y[0]);
  and g1420 (w1310, n_5, sky130_fd_sc_hd__inv_1_7_Y[0]);
  nand g2745 (n_45, w1312, w1313);
  or g1423 (w1313, in[33], n_21);
  or g1422 (w1312, in[34], n_20);
  nand g2746 (n_44, w1314, w1315);
  or g1425 (w1315, in[16], n_25);
  or g1424 (w1314, in[19], n_18);
  or g1427 (w1317, in[30], n_12);
  or g1426 (w1316, in[31], n_4);
  or g1429 (w1319, in[28], n_3);
  or g1428 (w1318, in[29], n_9);
  nand g2749 (n_41, w1320, w1321);
  nand g1431 (w1321, sky130_fd_sc_hd__inv_1_5_Y[0], n_10);
  or g1430 (w1320, in[4], n_3);
  or g1433 (w1323, in[12], n_3);
  or g1432 (w1322, in[13], n_9);
  or g1435 (w1325, in[14], n_12);
  or g1434 (w1324, in[15], n_4);
  nor g2752 (n_38, w1326, n_23);
  and g1436 (w1326, n_5, sky130_fd_sc_hd__inv_1_47_Y[0]);
  nand g2753 (n_37, w1327, w1328);
  nand g1438 (w1328, sky130_fd_sc_hd__inv_1_56_Y[0], n_2);
  or g1437 (w1327, in[57], n_9);
  nand g2754 (n_36, w1329, w1330);
  nand g1441 (w1330, sky130_fd_sc_hd__inv_1_41_Y[0], n_10);
  or g1440 (w1329, in[40], n_3);
  nand g1443 (w1332, sky130_fd_sc_hd__inv_1_9_Y[0], n_10);
  or g1442 (w1331, in[11], n_4);
  nand g1445 (w1334, n_11, sky130_fd_sc_hd__inv_1_2_Y[0]);
  nand g1444 (w1333, n_5, sky130_fd_sc_hd__inv_1_3_Y[0]);
  nand g2757 (n_33, w1335, w1336);
  or g1447 (w1336, in[20], n_3);
  or g1446 (w1335, in[21], n_9);
  nand g2758 (n_32, w1337, w1338);
  or g1449 (w1338, in[22], n_12);
  or g1448 (w1337, in[23], n_4);
  nand g2759 (n_31, w1339, w1340);
  nand g1451 (w1340, sky130_fd_sc_hd__inv_1_55_Y[0], n_5);
  or g1450 (w1339, in[54], n_12);
  or g1453 (w1342, in[24], n_3);
  or g1452 (w1341, in[25], n_9);
  or g1455 (w1344, in[26], n_12);
  or g1454 (w1343, in[27], n_4);
  nand g2762 (n_28, w1345, w1346);
  or g1457 (w1346, in[38], n_12);
  or g1456 (w1345, in[39], n_4);
  nand g1459 (w1348, n_2, sky130_fd_sc_hd__inv_1_0_Y[0]);
  nand g1458 (w1347, n_10, sky130_fd_sc_hd__inv_1_1_Y[0]);
  nand g2764 (n_26, w1349, w1350);
  or g1481 (w1350, in[36], n_3);
  or g1480 (w1349, in[37], n_9);
  not g2765 (n_25, n_24);
  nor g2766 (n_23, in[46], n_12);
  nor g2767 (n_22, in[43], n_4);
  nor g2768 (n_24, n_3, n_14);
  not g2769 (n_20, n_19);
  not g2770 (n_18, n_17);
  nor g2771 (n_16, w1351, sram[2]);
  and g1482 (w1351, sram[1], in[59]);
  nand g2772 (n_21, n_10, n_13);
  nor g2773 (n_19, n_14, n_12);
  nor g2774 (n_17, n_14, n_4);
  not g2775 (n_13, n_14);
  not g2776 (n_11, n_12);
  not g2777 (n_9, n_10);
  nor g2778 (n_15, sram[2], sram[3]);
  nand g2779 (n_14, sram[3], sram[2]);
  nand g2780 (n_12, n_1, sram[0]);
  nor g2781 (n_10, n_1, sram[0]);
  not g2782 (n_8, n_7);
  not g2783 (n_4, n_5);
  not g2784 (n_2, n_3);
  nor g2785 (n_7, n_0, sram[3]);
  nand g2786 (n_6, n_0, sram[3]);
  nor g2787 (n_5, sram[0], sram[1]);
  nand g2788 (n_3, sram[1], sram[0]);
  not g2789 (n_1, sram[1]);
  not g2790 (n_0, sram[2]);
  nor g1 (n_138, w1282, w1283);
  and g2 (n_139, w1287, w1288);
  and g3 (w1279, w1306, w1307, n_138, n_139);
  nand g4 (w1297, w1318, w1319, w1316, w1317);
  nand g5 (w1298, w1341, w1342, w1343, w1344);
  nand g6 (w1296, w1322, w1323, w1324, w1325);
  or g7 (n_49, n_140, n_141, w1304, w1305);
  not g8 (n_140, w1331);
  not g9 (n_141, w1332);
  and g10 (w1295, w1333, w1334, w1347, w1348);
endmodule

module mux_tree_size60_1(in, sram, sram_inv, out);
  input [0:59] in;
  input [0:5] sram, sram_inv;
  output [0:0] out;
  wire [0:59] in;
  wire [0:5] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_2_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_3_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_1_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_5_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_6_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_7_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_8_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_9_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_10_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_41_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_42_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_47_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_48_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_51_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_53_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_58_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_55_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_52_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_50_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_56_Y;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_28, n_31, n_32, n_33, n_36;
  wire n_37, n_38, n_41, n_44, n_45, n_46, n_47, n_49;
  wire n_50, n_51, n_52, n_53, n_54, n_55, n_56, n_57;
  wire n_58, n_59, n_60, n_61, n_62, n_64, n_65, n_67;
  wire n_68, n_69, n_70, n_138, n_139, n_140, n_141, w1352;
  wire w1353, w1354, w1355, w1356, w1357, w1358, w1359, w1360;
  wire w1361, w1362, w1363, w1364, w1365, w1366, w1367, w1368;
  wire w1369, w1370, w1371, w1372, w1373, w1374, w1375, w1376;
  wire w1377, w1378, w1379, w1380, w1381, w1382, w1383, w1384;
  wire w1385, w1386, w1387, w1388, w1389, w1390, w1391, w1392;
  wire w1393, w1394, w1395, w1396, w1397, w1398, w1399, w1400;
  wire w1401, w1402, w1403, w1404, w1405, w1406, w1407, w1408;
  wire w1409, w1410, w1411, w1412, w1413, w1414, w1415, w1416;
  wire w1417, w1418, w1419, w1420, w1421, w1422, w1423, w1424;
  wire w1425, w1426;
  not g1469 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  not g1460 (sky130_fd_sc_hd__inv_1_2_Y[0], in[2]);
  not g1470 (sky130_fd_sc_hd__inv_1_3_Y[0], in[3]);
  not g1462 (sky130_fd_sc_hd__inv_1_1_Y[0], in[1]);
  not g1464 (sky130_fd_sc_hd__inv_1_5_Y[0], in[5]);
  not g1474 (sky130_fd_sc_hd__inv_1_6_Y[0], in[6]);
  not g1477 (sky130_fd_sc_hd__inv_1_7_Y[0], in[7]);
  not g1461 (sky130_fd_sc_hd__inv_1_8_Y[0], in[8]);
  not g1479 (sky130_fd_sc_hd__inv_1_9_Y[0], in[9]);
  not g1473 (sky130_fd_sc_hd__inv_1_10_Y[0], in[10]);
  not g1468 (sky130_fd_sc_hd__inv_1_41_Y[0], in[41]);
  not g1467 (sky130_fd_sc_hd__inv_1_42_Y[0], in[42]);
  not g1471 (sky130_fd_sc_hd__inv_1_47_Y[0], in[47]);
  not g1465 (sky130_fd_sc_hd__inv_1_48_Y[0], in[48]);
  not g1463 (sky130_fd_sc_hd__inv_1_51_Y[0], in[51]);
  not g1472 (sky130_fd_sc_hd__inv_1_53_Y[0], in[53]);
  not g1475 (sky130_fd_sc_hd__inv_1_58_Y[0], in[58]);
  not g1478 (sky130_fd_sc_hd__inv_1_55_Y[0], in[55]);
  not g1476 (sky130_fd_sc_hd__inv_1_52_Y[0], in[52]);
  not g1466 (sky130_fd_sc_hd__inv_1_50_Y[0], in[50]);
  not g1439 (sky130_fd_sc_hd__inv_1_56_Y[0], in[56]);
  or g2719 (out, w1352, n_70);
  and g1483 (w1352, n_68, sram[5]);
  nor g2720 (n_70, sram[5], n_69, w1353);
  and g1484 (w1353, n_65, sram[4]);
  nor g2721 (n_69, w1354, sram[4]);
  nand g2722 (n_68, w1355, n_67);
  or g1486 (w1355, sram[4], n_44, n_61, n_62);
  nand g2723 (n_67, sram[4], n_59, n_57, w1356);
  or g1487 (w1356, n_6, n_46);
  and g1489 (w1358, n_24, sky130_fd_sc_hd__inv_1_48_Y[0]);
  and g1488 (w1357, n_17, sky130_fd_sc_hd__inv_1_51_Y[0]);
  nand g2725 (n_65, w1359, w1360, n_64);
  or g1491 (w1360, in[32], n_25);
  or g1490 (w1359, in[35], n_18);
  nor g2726 (n_64, n_60, n_45, w1361);
  and g1492 (w1361, n_53, n_15);
  or g1494 (w1363, sram[3], n_54);
  or g1493 (w1362, n_6, n_47);
  nand g2728 (n_62, w1364, n_55);
  or g1495 (w1364, n_6, n_52);
  nand g2729 (n_61, w1365, w1366, n_56);
  or g1497 (w1366, in[17], n_21);
  or g1496 (w1365, in[18], n_20);
  nand g2730 (n_60, w1367, w1368);
  or g1499 (w1368, n_8, n_50);
  or g1498 (w1367, n_6, n_51);
  nor g2731 (n_59, w1369, n_58);
  and g1500 (w1369, n_49, n_7);
  nor g2732 (n_58, w1370, n_14);
  nand g2733 (n_57, w1371, n_15);
  nand g2734 (n_56, w1372, n_15);
  nand g2735 (n_55, w1373, n_7);
  nor g2736 (n_54, w1374, n_16, w1375);
  and g1506 (w1375, n_37, sram[2]);
  and g1505 (w1374, n_1, sky130_fd_sc_hd__inv_1_58_Y[0]);
  nand g2737 (n_53, w1376, w1377, n_38);
  or g1508 (w1377, in[44], n_3);
  or g1507 (w1376, in[45], n_9);
  nor g2738 (n_52, n_33, n_32);
  nor g2739 (n_51, n_26, n_28);
  nor g2740 (n_50, n_36, n_22, w1378);
  and g1509 (w1378, n_11, sky130_fd_sc_hd__inv_1_42_Y[0]);
  and g1511 (w1380, n_2, sky130_fd_sc_hd__inv_1_8_Y[0]);
  and g1510 (w1379, n_11, sky130_fd_sc_hd__inv_1_10_Y[0]);
  nand g1513 (w1382, sky130_fd_sc_hd__inv_1_50_Y[0], n_19);
  or g1512 (w1381, in[49], n_21);
  nor g2743 (n_47, w1383, n_31, w1384);
  and g1515 (w1384, n_2, sky130_fd_sc_hd__inv_1_52_Y[0]);
  and g1514 (w1383, n_10, sky130_fd_sc_hd__inv_1_53_Y[0]);
  nor g2744 (n_46, w1385, n_41, w1386);
  and g1517 (w1386, n_11, sky130_fd_sc_hd__inv_1_6_Y[0]);
  and g1516 (w1385, n_5, sky130_fd_sc_hd__inv_1_7_Y[0]);
  nand g2745 (n_45, w1387, w1388);
  or g1519 (w1388, in[33], n_21);
  or g1518 (w1387, in[34], n_20);
  nand g2746 (n_44, w1389, w1390);
  or g1521 (w1390, in[16], n_25);
  or g1520 (w1389, in[19], n_18);
  or g1523 (w1392, in[30], n_12);
  or g1522 (w1391, in[31], n_4);
  or g1525 (w1394, in[28], n_3);
  or g1524 (w1393, in[29], n_9);
  nand g2749 (n_41, w1395, w1396);
  nand g1527 (w1396, sky130_fd_sc_hd__inv_1_5_Y[0], n_10);
  or g1526 (w1395, in[4], n_3);
  or g1529 (w1398, in[12], n_3);
  or g1528 (w1397, in[13], n_9);
  or g1531 (w1400, in[14], n_12);
  or g1530 (w1399, in[15], n_4);
  nor g2752 (n_38, w1401, n_23);
  and g1532 (w1401, n_5, sky130_fd_sc_hd__inv_1_47_Y[0]);
  nand g2753 (n_37, w1402, w1403);
  nand g1534 (w1403, sky130_fd_sc_hd__inv_1_56_Y[0], n_2);
  or g1533 (w1402, in[57], n_9);
  nand g2754 (n_36, w1404, w1405);
  nand g1536 (w1405, sky130_fd_sc_hd__inv_1_41_Y[0], n_10);
  or g1535 (w1404, in[40], n_3);
  nand g1538 (w1407, sky130_fd_sc_hd__inv_1_9_Y[0], n_10);
  or g1537 (w1406, in[11], n_4);
  nand g1540 (w1409, n_11, sky130_fd_sc_hd__inv_1_2_Y[0]);
  nand g1539 (w1408, n_5, sky130_fd_sc_hd__inv_1_3_Y[0]);
  nand g2757 (n_33, w1410, w1411);
  or g1542 (w1411, in[20], n_3);
  or g1541 (w1410, in[21], n_9);
  nand g2758 (n_32, w1412, w1413);
  or g1544 (w1413, in[22], n_12);
  or g1543 (w1412, in[23], n_4);
  nand g2759 (n_31, w1414, w1415);
  nand g1546 (w1415, sky130_fd_sc_hd__inv_1_55_Y[0], n_5);
  or g1545 (w1414, in[54], n_12);
  or g1548 (w1417, in[24], n_3);
  or g1547 (w1416, in[25], n_9);
  or g1550 (w1419, in[26], n_12);
  or g1549 (w1418, in[27], n_4);
  nand g2762 (n_28, w1420, w1421);
  or g1552 (w1421, in[38], n_12);
  or g1551 (w1420, in[39], n_4);
  nand g1554 (w1423, n_2, sky130_fd_sc_hd__inv_1_0_Y[0]);
  nand g1553 (w1422, n_10, sky130_fd_sc_hd__inv_1_1_Y[0]);
  nand g2764 (n_26, w1424, w1425);
  or g1556 (w1425, in[36], n_3);
  or g1555 (w1424, in[37], n_9);
  not g2765 (n_25, n_24);
  nor g2766 (n_23, in[46], n_12);
  nor g2767 (n_22, in[43], n_4);
  nor g2768 (n_24, n_3, n_14);
  not g2769 (n_20, n_19);
  not g2770 (n_18, n_17);
  nor g2771 (n_16, w1426, sram[2]);
  and g1557 (w1426, sram[1], in[59]);
  nand g2772 (n_21, n_10, n_13);
  nor g2773 (n_19, n_14, n_12);
  nor g2774 (n_17, n_14, n_4);
  not g2775 (n_13, n_14);
  not g2776 (n_11, n_12);
  not g2777 (n_9, n_10);
  nor g2778 (n_15, sram[2], sram[3]);
  nand g2779 (n_14, sram[3], sram[2]);
  nand g2780 (n_12, n_1, sram[0]);
  nor g2781 (n_10, n_1, sram[0]);
  not g2782 (n_8, n_7);
  not g2783 (n_4, n_5);
  not g2784 (n_2, n_3);
  nor g2785 (n_7, n_0, sram[3]);
  nand g2786 (n_6, n_0, sram[3]);
  nor g2787 (n_5, sram[0], sram[1]);
  nand g2788 (n_3, sram[1], sram[0]);
  not g2789 (n_1, sram[1]);
  not g2790 (n_0, sram[2]);
  nor g1 (n_138, w1357, w1358);
  and g2 (n_139, w1362, w1363);
  and g3 (w1354, w1381, w1382, n_138, n_139);
  nand g4 (w1372, w1393, w1394, w1391, w1392);
  nand g5 (w1373, w1416, w1417, w1418, w1419);
  nand g6 (w1371, w1397, w1398, w1399, w1400);
  or g7 (n_49, n_140, n_141, w1379, w1380);
  not g8 (n_140, w1406);
  not g9 (n_141, w1407);
  and g10 (w1370, w1408, w1409, w1422, w1423);
endmodule

module mux_tree_size60_2(in, sram, sram_inv, out);
  input [0:59] in;
  input [0:5] sram, sram_inv;
  output [0:0] out;
  wire [0:59] in;
  wire [0:5] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_1_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_2_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_3_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_5_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_6_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_7_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_8_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_9_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_10_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_41_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_42_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_47_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_48_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_50_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_51_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_52_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_53_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_55_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_58_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_56_Y;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_28, n_31, n_32, n_33, n_36;
  wire n_37, n_38, n_41, n_44, n_45, n_46, n_47, n_49;
  wire n_50, n_51, n_52, n_53, n_54, n_55, n_56, n_57;
  wire n_58, n_59, n_60, n_61, n_62, n_64, n_65, n_67;
  wire n_68, n_69, n_70, n_138, n_139, n_140, n_141, w1427;
  wire w1428, w1429, w1430, w1431, w1432, w1433, w1434, w1435;
  wire w1436, w1437, w1438, w1439, w1440, w1441, w1442, w1443;
  wire w1444, w1445, w1446, w1447, w1448, w1449, w1450, w1451;
  wire w1452, w1453, w1454, w1455, w1456, w1457, w1458, w1459;
  wire w1460, w1461, w1462, w1463, w1464, w1465, w1466, w1467;
  wire w1468, w1469, w1470, w1471, w1472, w1473, w1474, w1475;
  wire w1476, w1477, w1478, w1479, w1480, w1481, w1482, w1483;
  wire w1484, w1485, w1486, w1487, w1488, w1489, w1490, w1491;
  wire w1492, w1493, w1494, w1495, w1496, w1497, w1498, w1499;
  wire w1500, w1501;
  not g1468 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  not g1476 (sky130_fd_sc_hd__inv_1_1_Y[0], in[1]);
  not g1477 (sky130_fd_sc_hd__inv_1_2_Y[0], in[2]);
  not g1474 (sky130_fd_sc_hd__inv_1_3_Y[0], in[3]);
  not g1463 (sky130_fd_sc_hd__inv_1_5_Y[0], in[5]);
  not g1472 (sky130_fd_sc_hd__inv_1_6_Y[0], in[6]);
  not g1469 (sky130_fd_sc_hd__inv_1_7_Y[0], in[7]);
  not g1460 (sky130_fd_sc_hd__inv_1_8_Y[0], in[8]);
  not g1467 (sky130_fd_sc_hd__inv_1_9_Y[0], in[9]);
  not g1470 (sky130_fd_sc_hd__inv_1_10_Y[0], in[10]);
  not g1466 (sky130_fd_sc_hd__inv_1_41_Y[0], in[41]);
  not g1478 (sky130_fd_sc_hd__inv_1_42_Y[0], in[42]);
  not g1479 (sky130_fd_sc_hd__inv_1_47_Y[0], in[47]);
  not g1461 (sky130_fd_sc_hd__inv_1_48_Y[0], in[48]);
  not g1465 (sky130_fd_sc_hd__inv_1_50_Y[0], in[50]);
  not g1473 (sky130_fd_sc_hd__inv_1_51_Y[0], in[51]);
  not g1462 (sky130_fd_sc_hd__inv_1_52_Y[0], in[52]);
  not g1464 (sky130_fd_sc_hd__inv_1_53_Y[0], in[53]);
  not g1471 (sky130_fd_sc_hd__inv_1_55_Y[0], in[55]);
  not g1475 (sky130_fd_sc_hd__inv_1_58_Y[0], in[58]);
  not g1439 (sky130_fd_sc_hd__inv_1_56_Y[0], in[56]);
  or g2719 (out, w1427, n_70);
  and g1558 (w1427, n_68, sram[5]);
  nor g2720 (n_70, sram[5], n_69, w1428);
  and g1559 (w1428, n_65, sram[4]);
  nor g2721 (n_69, w1429, sram[4]);
  nand g2722 (n_68, w1430, n_67);
  or g1561 (w1430, sram[4], n_44, n_61, n_62);
  nand g2723 (n_67, sram[4], n_59, n_57, w1431);
  or g1562 (w1431, n_6, n_46);
  and g1564 (w1433, n_24, sky130_fd_sc_hd__inv_1_48_Y[0]);
  and g1563 (w1432, n_17, sky130_fd_sc_hd__inv_1_51_Y[0]);
  nand g2725 (n_65, w1434, w1435, n_64);
  or g1566 (w1435, in[32], n_25);
  or g1565 (w1434, in[35], n_18);
  nor g2726 (n_64, n_60, n_45, w1436);
  and g1567 (w1436, n_53, n_15);
  or g1569 (w1438, sram[3], n_54);
  or g1568 (w1437, n_6, n_47);
  nand g2728 (n_62, w1439, n_55);
  or g1570 (w1439, n_6, n_52);
  nand g2729 (n_61, w1440, w1441, n_56);
  or g1572 (w1441, in[17], n_21);
  or g1571 (w1440, in[18], n_20);
  nand g2730 (n_60, w1442, w1443);
  or g1574 (w1443, n_8, n_50);
  or g1573 (w1442, n_6, n_51);
  nor g2731 (n_59, w1444, n_58);
  and g1575 (w1444, n_49, n_7);
  nor g2732 (n_58, w1445, n_14);
  nand g2733 (n_57, w1446, n_15);
  nand g2734 (n_56, w1447, n_15);
  nand g2735 (n_55, w1448, n_7);
  nor g2736 (n_54, w1449, n_16, w1450);
  and g1581 (w1450, n_37, sram[2]);
  and g1580 (w1449, n_1, sky130_fd_sc_hd__inv_1_58_Y[0]);
  nand g2737 (n_53, w1451, w1452, n_38);
  or g1583 (w1452, in[44], n_3);
  or g1582 (w1451, in[45], n_9);
  nor g2738 (n_52, n_33, n_32);
  nor g2739 (n_51, n_26, n_28);
  nor g2740 (n_50, n_36, n_22, w1453);
  and g1584 (w1453, n_11, sky130_fd_sc_hd__inv_1_42_Y[0]);
  and g1586 (w1455, n_2, sky130_fd_sc_hd__inv_1_8_Y[0]);
  and g1585 (w1454, n_11, sky130_fd_sc_hd__inv_1_10_Y[0]);
  nand g1588 (w1457, sky130_fd_sc_hd__inv_1_50_Y[0], n_19);
  or g1587 (w1456, in[49], n_21);
  nor g2743 (n_47, w1458, n_31, w1459);
  and g1590 (w1459, n_2, sky130_fd_sc_hd__inv_1_52_Y[0]);
  and g1589 (w1458, n_10, sky130_fd_sc_hd__inv_1_53_Y[0]);
  nor g2744 (n_46, w1460, n_41, w1461);
  and g1592 (w1461, n_11, sky130_fd_sc_hd__inv_1_6_Y[0]);
  and g1591 (w1460, n_5, sky130_fd_sc_hd__inv_1_7_Y[0]);
  nand g2745 (n_45, w1462, w1463);
  or g1594 (w1463, in[33], n_21);
  or g1593 (w1462, in[34], n_20);
  nand g2746 (n_44, w1464, w1465);
  or g1596 (w1465, in[16], n_25);
  or g1595 (w1464, in[19], n_18);
  or g1598 (w1467, in[30], n_12);
  or g1597 (w1466, in[31], n_4);
  or g1600 (w1469, in[28], n_3);
  or g1599 (w1468, in[29], n_9);
  nand g2749 (n_41, w1470, w1471);
  nand g1602 (w1471, sky130_fd_sc_hd__inv_1_5_Y[0], n_10);
  or g1601 (w1470, in[4], n_3);
  or g1604 (w1473, in[12], n_3);
  or g1603 (w1472, in[13], n_9);
  or g1606 (w1475, in[14], n_12);
  or g1605 (w1474, in[15], n_4);
  nor g2752 (n_38, w1476, n_23);
  and g1607 (w1476, n_5, sky130_fd_sc_hd__inv_1_47_Y[0]);
  nand g2753 (n_37, w1477, w1478);
  nand g1609 (w1478, sky130_fd_sc_hd__inv_1_56_Y[0], n_2);
  or g1608 (w1477, in[57], n_9);
  nand g2754 (n_36, w1479, w1480);
  nand g1611 (w1480, sky130_fd_sc_hd__inv_1_41_Y[0], n_10);
  or g1610 (w1479, in[40], n_3);
  nand g1613 (w1482, sky130_fd_sc_hd__inv_1_9_Y[0], n_10);
  or g1612 (w1481, in[11], n_4);
  nand g1615 (w1484, n_11, sky130_fd_sc_hd__inv_1_2_Y[0]);
  nand g1614 (w1483, n_5, sky130_fd_sc_hd__inv_1_3_Y[0]);
  nand g2757 (n_33, w1485, w1486);
  or g1617 (w1486, in[20], n_3);
  or g1616 (w1485, in[21], n_9);
  nand g2758 (n_32, w1487, w1488);
  or g1619 (w1488, in[22], n_12);
  or g1618 (w1487, in[23], n_4);
  nand g2759 (n_31, w1489, w1490);
  nand g1621 (w1490, sky130_fd_sc_hd__inv_1_55_Y[0], n_5);
  or g1620 (w1489, in[54], n_12);
  or g1623 (w1492, in[24], n_3);
  or g1622 (w1491, in[25], n_9);
  or g1625 (w1494, in[26], n_12);
  or g1624 (w1493, in[27], n_4);
  nand g2762 (n_28, w1495, w1496);
  or g1627 (w1496, in[38], n_12);
  or g1626 (w1495, in[39], n_4);
  nand g1629 (w1498, n_2, sky130_fd_sc_hd__inv_1_0_Y[0]);
  nand g1628 (w1497, n_10, sky130_fd_sc_hd__inv_1_1_Y[0]);
  nand g2764 (n_26, w1499, w1500);
  or g1631 (w1500, in[36], n_3);
  or g1630 (w1499, in[37], n_9);
  not g2765 (n_25, n_24);
  nor g2766 (n_23, in[46], n_12);
  nor g2767 (n_22, in[43], n_4);
  nor g2768 (n_24, n_3, n_14);
  not g2769 (n_20, n_19);
  not g2770 (n_18, n_17);
  nor g2771 (n_16, w1501, sram[2]);
  and g1632 (w1501, sram[1], in[59]);
  nand g2772 (n_21, n_10, n_13);
  nor g2773 (n_19, n_14, n_12);
  nor g2774 (n_17, n_14, n_4);
  not g2775 (n_13, n_14);
  not g2776 (n_11, n_12);
  not g2777 (n_9, n_10);
  nor g2778 (n_15, sram[2], sram[3]);
  nand g2779 (n_14, sram[3], sram[2]);
  nand g2780 (n_12, n_1, sram[0]);
  nor g2781 (n_10, n_1, sram[0]);
  not g2782 (n_8, n_7);
  not g2783 (n_4, n_5);
  not g2784 (n_2, n_3);
  nor g2785 (n_7, n_0, sram[3]);
  nand g2786 (n_6, n_0, sram[3]);
  nor g2787 (n_5, sram[0], sram[1]);
  nand g2788 (n_3, sram[1], sram[0]);
  not g2789 (n_1, sram[1]);
  not g2790 (n_0, sram[2]);
  nor g1 (n_138, w1432, w1433);
  and g2 (n_139, w1437, w1438);
  and g3 (w1429, w1456, w1457, n_138, n_139);
  nand g4 (w1447, w1468, w1469, w1466, w1467);
  nand g5 (w1448, w1491, w1492, w1493, w1494);
  nand g6 (w1446, w1472, w1473, w1474, w1475);
  or g7 (n_49, n_140, n_141, w1454, w1455);
  not g8 (n_140, w1481);
  not g9 (n_141, w1482);
  and g10 (w1445, w1483, w1484, w1497, w1498);
endmodule

module mux_tree_size60_3(in, sram, sram_inv, out);
  input [0:59] in;
  input [0:5] sram, sram_inv;
  output [0:0] out;
  wire [0:59] in;
  wire [0:5] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_58_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_1_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_2_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_3_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_5_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_6_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_7_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_8_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_9_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_10_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_42_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_47_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_48_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_41_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_51_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_50_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_52_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_55_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_53_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_56_Y;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_28, n_31, n_32, n_33, n_36;
  wire n_37, n_38, n_41, n_44, n_45, n_46, n_47, n_49;
  wire n_50, n_51, n_52, n_53, n_54, n_55, n_56, n_57;
  wire n_58, n_59, n_60, n_61, n_62, n_64, n_65, n_67;
  wire n_68, n_69, n_70, n_138, n_139, n_140, n_141, w1502;
  wire w1503, w1504, w1505, w1506, w1507, w1508, w1509, w1510;
  wire w1511, w1512, w1513, w1514, w1515, w1516, w1517, w1518;
  wire w1519, w1520, w1521, w1522, w1523, w1524, w1525, w1526;
  wire w1527, w1528, w1529, w1530, w1531, w1532, w1533, w1534;
  wire w1535, w1536, w1537, w1538, w1539, w1540, w1541, w1542;
  wire w1543, w1544, w1545, w1546, w1547, w1548, w1549, w1550;
  wire w1551, w1552, w1553, w1554, w1555, w1556, w1557, w1558;
  wire w1559, w1560, w1561, w1562, w1563, w1564, w1565, w1566;
  wire w1567, w1568, w1569, w1570, w1571, w1572, w1573, w1574;
  wire w1575, w1576;
  not g1475 (sky130_fd_sc_hd__inv_1_58_Y[0], in[58]);
  not g1469 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  not g1466 (sky130_fd_sc_hd__inv_1_1_Y[0], in[1]);
  not g1476 (sky130_fd_sc_hd__inv_1_2_Y[0], in[2]);
  not g1460 (sky130_fd_sc_hd__inv_1_3_Y[0], in[3]);
  not g1471 (sky130_fd_sc_hd__inv_1_5_Y[0], in[5]);
  not g1474 (sky130_fd_sc_hd__inv_1_6_Y[0], in[6]);
  not g1462 (sky130_fd_sc_hd__inv_1_7_Y[0], in[7]);
  not g1463 (sky130_fd_sc_hd__inv_1_8_Y[0], in[8]);
  not g1473 (sky130_fd_sc_hd__inv_1_9_Y[0], in[9]);
  not g1465 (sky130_fd_sc_hd__inv_1_10_Y[0], in[10]);
  not g1479 (sky130_fd_sc_hd__inv_1_42_Y[0], in[42]);
  not g1461 (sky130_fd_sc_hd__inv_1_47_Y[0], in[47]);
  not g1478 (sky130_fd_sc_hd__inv_1_48_Y[0], in[48]);
  not g1464 (sky130_fd_sc_hd__inv_1_41_Y[0], in[41]);
  not g1477 (sky130_fd_sc_hd__inv_1_51_Y[0], in[51]);
  not g1468 (sky130_fd_sc_hd__inv_1_50_Y[0], in[50]);
  not g1470 (sky130_fd_sc_hd__inv_1_52_Y[0], in[52]);
  not g1472 (sky130_fd_sc_hd__inv_1_55_Y[0], in[55]);
  not g1467 (sky130_fd_sc_hd__inv_1_53_Y[0], in[53]);
  not g1439 (sky130_fd_sc_hd__inv_1_56_Y[0], in[56]);
  or g2719 (out, w1502, n_70);
  and g1633 (w1502, n_68, sram[5]);
  nor g2720 (n_70, sram[5], n_69, w1503);
  and g1634 (w1503, n_65, sram[4]);
  nor g2721 (n_69, w1504, sram[4]);
  nand g2722 (n_68, w1505, n_67);
  or g1636 (w1505, sram[4], n_44, n_61, n_62);
  nand g2723 (n_67, sram[4], n_59, n_57, w1506);
  or g1637 (w1506, n_6, n_46);
  and g1639 (w1508, n_24, sky130_fd_sc_hd__inv_1_48_Y[0]);
  and g1638 (w1507, n_17, sky130_fd_sc_hd__inv_1_51_Y[0]);
  nand g2725 (n_65, w1509, w1510, n_64);
  or g1641 (w1510, in[32], n_25);
  or g1640 (w1509, in[35], n_18);
  nor g2726 (n_64, n_60, n_45, w1511);
  and g1642 (w1511, n_53, n_15);
  or g1644 (w1513, sram[3], n_54);
  or g1643 (w1512, n_6, n_47);
  nand g2728 (n_62, w1514, n_55);
  or g1645 (w1514, n_6, n_52);
  nand g2729 (n_61, w1515, w1516, n_56);
  or g1647 (w1516, in[17], n_21);
  or g1646 (w1515, in[18], n_20);
  nand g2730 (n_60, w1517, w1518);
  or g1649 (w1518, n_8, n_50);
  or g1648 (w1517, n_6, n_51);
  nor g2731 (n_59, w1519, n_58);
  and g1650 (w1519, n_49, n_7);
  nor g2732 (n_58, w1520, n_14);
  nand g2733 (n_57, w1521, n_15);
  nand g2734 (n_56, w1522, n_15);
  nand g2735 (n_55, w1523, n_7);
  nor g2736 (n_54, w1524, n_16, w1525);
  and g1656 (w1525, n_37, sram[2]);
  and g1655 (w1524, n_1, sky130_fd_sc_hd__inv_1_58_Y[0]);
  nand g2737 (n_53, w1526, w1527, n_38);
  or g1658 (w1527, in[44], n_3);
  or g1657 (w1526, in[45], n_9);
  nor g2738 (n_52, n_33, n_32);
  nor g2739 (n_51, n_26, n_28);
  nor g2740 (n_50, n_36, n_22, w1528);
  and g1659 (w1528, n_11, sky130_fd_sc_hd__inv_1_42_Y[0]);
  and g1661 (w1530, n_2, sky130_fd_sc_hd__inv_1_8_Y[0]);
  and g1660 (w1529, n_11, sky130_fd_sc_hd__inv_1_10_Y[0]);
  nand g1663 (w1532, sky130_fd_sc_hd__inv_1_50_Y[0], n_19);
  or g1662 (w1531, in[49], n_21);
  nor g2743 (n_47, w1533, n_31, w1534);
  and g1665 (w1534, n_2, sky130_fd_sc_hd__inv_1_52_Y[0]);
  and g1664 (w1533, n_10, sky130_fd_sc_hd__inv_1_53_Y[0]);
  nor g2744 (n_46, w1535, n_41, w1536);
  and g1667 (w1536, n_11, sky130_fd_sc_hd__inv_1_6_Y[0]);
  and g1666 (w1535, n_5, sky130_fd_sc_hd__inv_1_7_Y[0]);
  nand g2745 (n_45, w1537, w1538);
  or g1669 (w1538, in[33], n_21);
  or g1668 (w1537, in[34], n_20);
  nand g2746 (n_44, w1539, w1540);
  or g1671 (w1540, in[16], n_25);
  or g1670 (w1539, in[19], n_18);
  or g1673 (w1542, in[30], n_12);
  or g1672 (w1541, in[31], n_4);
  or g1675 (w1544, in[28], n_3);
  or g1674 (w1543, in[29], n_9);
  nand g2749 (n_41, w1545, w1546);
  nand g1677 (w1546, sky130_fd_sc_hd__inv_1_5_Y[0], n_10);
  or g1676 (w1545, in[4], n_3);
  or g1679 (w1548, in[12], n_3);
  or g1678 (w1547, in[13], n_9);
  or g1681 (w1550, in[14], n_12);
  or g1680 (w1549, in[15], n_4);
  nor g2752 (n_38, w1551, n_23);
  and g1682 (w1551, n_5, sky130_fd_sc_hd__inv_1_47_Y[0]);
  nand g2753 (n_37, w1552, w1553);
  nand g1684 (w1553, sky130_fd_sc_hd__inv_1_56_Y[0], n_2);
  or g1683 (w1552, in[57], n_9);
  nand g2754 (n_36, w1554, w1555);
  nand g1686 (w1555, sky130_fd_sc_hd__inv_1_41_Y[0], n_10);
  or g1685 (w1554, in[40], n_3);
  nand g1688 (w1557, sky130_fd_sc_hd__inv_1_9_Y[0], n_10);
  or g1687 (w1556, in[11], n_4);
  nand g1690 (w1559, n_11, sky130_fd_sc_hd__inv_1_2_Y[0]);
  nand g1689 (w1558, n_5, sky130_fd_sc_hd__inv_1_3_Y[0]);
  nand g2757 (n_33, w1560, w1561);
  or g1692 (w1561, in[20], n_3);
  or g1691 (w1560, in[21], n_9);
  nand g2758 (n_32, w1562, w1563);
  or g1694 (w1563, in[22], n_12);
  or g1693 (w1562, in[23], n_4);
  nand g2759 (n_31, w1564, w1565);
  nand g1696 (w1565, sky130_fd_sc_hd__inv_1_55_Y[0], n_5);
  or g1695 (w1564, in[54], n_12);
  or g1698 (w1567, in[24], n_3);
  or g1697 (w1566, in[25], n_9);
  or g1700 (w1569, in[26], n_12);
  or g1699 (w1568, in[27], n_4);
  nand g2762 (n_28, w1570, w1571);
  or g1702 (w1571, in[38], n_12);
  or g1701 (w1570, in[39], n_4);
  nand g1704 (w1573, n_2, sky130_fd_sc_hd__inv_1_0_Y[0]);
  nand g1703 (w1572, n_10, sky130_fd_sc_hd__inv_1_1_Y[0]);
  nand g2764 (n_26, w1574, w1575);
  or g1706 (w1575, in[36], n_3);
  or g1705 (w1574, in[37], n_9);
  not g2765 (n_25, n_24);
  nor g2766 (n_23, in[46], n_12);
  nor g2767 (n_22, in[43], n_4);
  nor g2768 (n_24, n_3, n_14);
  not g2769 (n_20, n_19);
  not g2770 (n_18, n_17);
  nor g2771 (n_16, w1576, sram[2]);
  and g1707 (w1576, sram[1], in[59]);
  nand g2772 (n_21, n_10, n_13);
  nor g2773 (n_19, n_14, n_12);
  nor g2774 (n_17, n_14, n_4);
  not g2775 (n_13, n_14);
  not g2776 (n_11, n_12);
  not g2777 (n_9, n_10);
  nor g2778 (n_15, sram[2], sram[3]);
  nand g2779 (n_14, sram[3], sram[2]);
  nand g2780 (n_12, n_1, sram[0]);
  nor g2781 (n_10, n_1, sram[0]);
  not g2782 (n_8, n_7);
  not g2783 (n_4, n_5);
  not g2784 (n_2, n_3);
  nor g2785 (n_7, n_0, sram[3]);
  nand g2786 (n_6, n_0, sram[3]);
  nor g2787 (n_5, sram[0], sram[1]);
  nand g2788 (n_3, sram[1], sram[0]);
  not g2789 (n_1, sram[1]);
  not g2790 (n_0, sram[2]);
  nor g1 (n_138, w1507, w1508);
  and g2 (n_139, w1512, w1513);
  and g3 (w1504, w1531, w1532, n_138, n_139);
  nand g4 (w1522, w1543, w1544, w1541, w1542);
  nand g5 (w1523, w1566, w1567, w1568, w1569);
  nand g6 (w1521, w1547, w1548, w1549, w1550);
  or g7 (n_49, n_140, n_141, w1529, w1530);
  not g8 (n_140, w1556);
  not g9 (n_141, w1557);
  and g10 (w1520, w1558, w1559, w1572, w1573);
endmodule

module mux_tree_size60_4(in, sram, sram_inv, out);
  input [0:59] in;
  input [0:5] sram, sram_inv;
  output [0:0] out;
  wire [0:59] in;
  wire [0:5] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_58_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_1_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_2_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_5_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_3_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_6_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_7_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_8_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_9_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_10_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_41_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_42_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_48_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_50_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_52_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_51_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_53_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_55_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_47_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_56_Y;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_23;
  wire n_24, n_25, n_26, n_28, n_31, n_32, n_33, n_36;
  wire n_37, n_38, n_41, n_44, n_45, n_46, n_47, n_49;
  wire n_50, n_51, n_52, n_53, n_54, n_55, n_56, n_57;
  wire n_58, n_59, n_60, n_61, n_62, n_64, n_65, n_67;
  wire n_68, n_69, n_70, n_138, n_139, n_140, n_141, w1577;
  wire w1578, w1579, w1580, w1581, w1582, w1583, w1584, w1585;
  wire w1586, w1587, w1588, w1589, w1590, w1591, w1592, w1593;
  wire w1594, w1595, w1596, w1597, w1598, w1599, w1600, w1601;
  wire w1602, w1603, w1604, w1605, w1606, w1607, w1608, w1609;
  wire w1610, w1611, w1612, w1613, w1614, w1615, w1616, w1617;
  wire w1618, w1619, w1620, w1621, w1622, w1623, w1624, w1625;
  wire w1626, w1627, w1628, w1629, w1630, w1631, w1632, w1633;
  wire w1634, w1635, w1636, w1637, w1638, w1639, w1640, w1641;
  wire w1642, w1643, w1644, w1645, w1646, w1647, w1648, w1649;
  wire w1650, w1651;
  not g1470 (sky130_fd_sc_hd__inv_1_58_Y[0], in[58]);
  not g1467 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  not g1472 (sky130_fd_sc_hd__inv_1_1_Y[0], in[1]);
  not g1466 (sky130_fd_sc_hd__inv_1_2_Y[0], in[2]);
  not g1464 (sky130_fd_sc_hd__inv_1_5_Y[0], in[5]);
  not g1465 (sky130_fd_sc_hd__inv_1_3_Y[0], in[3]);
  not g1463 (sky130_fd_sc_hd__inv_1_6_Y[0], in[6]);
  not g1461 (sky130_fd_sc_hd__inv_1_7_Y[0], in[7]);
  not g1462 (sky130_fd_sc_hd__inv_1_8_Y[0], in[8]);
  not g1460 (sky130_fd_sc_hd__inv_1_9_Y[0], in[9]);
  not g1468 (sky130_fd_sc_hd__inv_1_10_Y[0], in[10]);
  not g1469 (sky130_fd_sc_hd__inv_1_41_Y[0], in[41]);
  not g1479 (sky130_fd_sc_hd__inv_1_42_Y[0], in[42]);
  not g1473 (sky130_fd_sc_hd__inv_1_48_Y[0], in[48]);
  not g1476 (sky130_fd_sc_hd__inv_1_50_Y[0], in[50]);
  not g1475 (sky130_fd_sc_hd__inv_1_52_Y[0], in[52]);
  not g1477 (sky130_fd_sc_hd__inv_1_51_Y[0], in[51]);
  not g1474 (sky130_fd_sc_hd__inv_1_53_Y[0], in[53]);
  not g1471 (sky130_fd_sc_hd__inv_1_55_Y[0], in[55]);
  not g1478 (sky130_fd_sc_hd__inv_1_47_Y[0], in[47]);
  not g1439 (sky130_fd_sc_hd__inv_1_56_Y[0], in[56]);
  or g2719 (out, w1577, n_70);
  and g1708 (w1577, n_68, sram[5]);
  nor g2720 (n_70, n_69, sram[5], w1578);
  and g1709 (w1578, n_65, sram[4]);
  nor g2721 (n_69, w1579, sram[4]);
  nand g2722 (n_68, w1580, n_67);
  or g1711 (w1580, sram[4], n_44, n_61, n_62);
  nand g2723 (n_67, sram[4], n_59, n_57, w1581);
  or g1712 (w1581, n_6, n_46);
  and g1714 (w1583, n_24, sky130_fd_sc_hd__inv_1_48_Y[0]);
  and g1713 (w1582, n_17, sky130_fd_sc_hd__inv_1_51_Y[0]);
  nand g2725 (n_65, w1584, w1585, n_64);
  or g1716 (w1585, in[32], n_25);
  or g1715 (w1584, in[35], n_18);
  nor g2726 (n_64, n_60, n_45, w1586);
  and g1717 (w1586, n_53, n_15);
  or g1719 (w1588, n_54, sram[3]);
  or g1718 (w1587, n_6, n_47);
  nand g2728 (n_62, w1589, n_55);
  or g1720 (w1589, n_6, n_52);
  nand g2729 (n_61, w1590, w1591, n_56);
  or g1722 (w1591, in[17], n_21);
  or g1721 (w1590, in[18], n_20);
  nand g2730 (n_60, w1592, w1593);
  or g1724 (w1593, n_8, n_50);
  or g1723 (w1592, n_6, n_51);
  nor g2731 (n_59, w1594, n_58);
  and g1725 (w1594, n_49, n_7);
  nor g2732 (n_58, w1595, n_14);
  nand g2733 (n_57, w1596, n_15);
  nand g2734 (n_56, w1597, n_15);
  nand g2735 (n_55, w1598, n_7);
  nor g2736 (n_54, w1599, n_16, w1600);
  and g1731 (w1600, n_37, sram[2]);
  and g1730 (w1599, n_1, sky130_fd_sc_hd__inv_1_58_Y[0]);
  nand g2737 (n_53, w1601, w1602, n_38);
  or g1733 (w1602, in[44], n_3);
  or g1732 (w1601, in[45], n_9);
  nor g2738 (n_52, n_33, n_32);
  nor g2739 (n_51, n_26, n_28);
  nor g2740 (n_50, n_36, n_22, w1603);
  and g1734 (w1603, n_11, sky130_fd_sc_hd__inv_1_42_Y[0]);
  and g1736 (w1605, n_2, sky130_fd_sc_hd__inv_1_8_Y[0]);
  and g1735 (w1604, n_11, sky130_fd_sc_hd__inv_1_10_Y[0]);
  nand g1738 (w1607, sky130_fd_sc_hd__inv_1_50_Y[0], n_19);
  or g1737 (w1606, in[49], n_21);
  nor g2743 (n_47, w1608, n_31, w1609);
  and g1740 (w1609, n_2, sky130_fd_sc_hd__inv_1_52_Y[0]);
  and g1739 (w1608, n_10, sky130_fd_sc_hd__inv_1_53_Y[0]);
  nor g2744 (n_46, w1610, n_41, w1611);
  and g1742 (w1611, n_11, sky130_fd_sc_hd__inv_1_6_Y[0]);
  and g1741 (w1610, n_5, sky130_fd_sc_hd__inv_1_7_Y[0]);
  nand g2745 (n_45, w1612, w1613);
  or g1744 (w1613, in[33], n_21);
  or g1743 (w1612, in[34], n_20);
  nand g2746 (n_44, w1614, w1615);
  or g1746 (w1615, in[16], n_25);
  or g1745 (w1614, in[19], n_18);
  or g1748 (w1617, in[30], n_12);
  or g1747 (w1616, in[31], n_4);
  or g1750 (w1619, in[28], n_3);
  or g1749 (w1618, in[29], n_9);
  nand g2749 (n_41, w1620, w1621);
  nand g1752 (w1621, sky130_fd_sc_hd__inv_1_5_Y[0], n_10);
  or g1751 (w1620, in[4], n_3);
  or g1754 (w1623, in[12], n_3);
  or g1753 (w1622, in[13], n_9);
  or g1756 (w1625, in[14], n_12);
  or g1755 (w1624, in[15], n_4);
  nor g2752 (n_38, w1626, n_23);
  and g1757 (w1626, n_5, sky130_fd_sc_hd__inv_1_47_Y[0]);
  nand g2753 (n_37, w1627, w1628);
  nand g1759 (w1628, sky130_fd_sc_hd__inv_1_56_Y[0], n_2);
  or g1758 (w1627, in[57], n_9);
  nand g2754 (n_36, w1629, w1630);
  nand g1761 (w1630, sky130_fd_sc_hd__inv_1_41_Y[0], n_10);
  or g1760 (w1629, in[40], n_3);
  nand g1763 (w1632, sky130_fd_sc_hd__inv_1_9_Y[0], n_10);
  or g1762 (w1631, in[11], n_4);
  nand g1765 (w1634, n_11, sky130_fd_sc_hd__inv_1_2_Y[0]);
  nand g1764 (w1633, n_5, sky130_fd_sc_hd__inv_1_3_Y[0]);
  nand g2757 (n_33, w1635, w1636);
  or g1767 (w1636, in[20], n_3);
  or g1766 (w1635, in[21], n_9);
  nand g2758 (n_32, w1637, w1638);
  or g1769 (w1638, in[22], n_12);
  or g1768 (w1637, in[23], n_4);
  nand g2759 (n_31, w1639, w1640);
  nand g1771 (w1640, sky130_fd_sc_hd__inv_1_55_Y[0], n_5);
  or g1770 (w1639, in[54], n_12);
  or g1773 (w1642, in[24], n_3);
  or g1772 (w1641, in[25], n_9);
  or g1775 (w1644, in[26], n_12);
  or g1774 (w1643, in[27], n_4);
  nand g2762 (n_28, w1645, w1646);
  or g1777 (w1646, in[38], n_12);
  or g1776 (w1645, in[39], n_4);
  nand g1779 (w1648, n_2, sky130_fd_sc_hd__inv_1_0_Y[0]);
  nand g1778 (w1647, n_10, sky130_fd_sc_hd__inv_1_1_Y[0]);
  nand g2764 (n_26, w1649, w1650);
  or g1781 (w1650, in[36], n_3);
  or g1780 (w1649, in[37], n_9);
  not g2765 (n_25, n_24);
  nor g2766 (n_23, in[46], n_12);
  nor g2767 (n_22, in[43], n_4);
  nor g2768 (n_24, n_3, n_14);
  not g2769 (n_20, n_19);
  not g2770 (n_18, n_17);
  nor g2771 (n_16, w1651, sram[2]);
  and g1782 (w1651, sram[1], in[59]);
  nand g2772 (n_21, n_10, n_13);
  nor g2773 (n_19, n_14, n_12);
  nor g2774 (n_17, n_14, n_4);
  not g2775 (n_13, n_14);
  not g2776 (n_11, n_12);
  not g2777 (n_9, n_10);
  nor g2778 (n_15, sram[2], sram[3]);
  nand g2779 (n_14, sram[3], sram[2]);
  nand g2780 (n_12, n_1, sram[0]);
  nor g2781 (n_10, n_1, sram[0]);
  not g2782 (n_8, n_7);
  not g2783 (n_4, n_5);
  not g2784 (n_2, n_3);
  nor g2785 (n_7, n_0, sram[3]);
  nand g2786 (n_6, n_0, sram[3]);
  nor g2787 (n_5, sram[0], sram[1]);
  nand g2788 (n_3, sram[1], sram[0]);
  not g2789 (n_1, sram[1]);
  not g2790 (n_0, sram[2]);
  nor g1 (n_138, w1582, w1583);
  and g2 (n_139, w1606, w1607);
  and g3 (w1579, w1587, w1588, n_138, n_139);
  nand g4 (w1597, w1618, w1619, w1616, w1617);
  nand g5 (w1598, w1641, w1642, w1643, w1644);
  nand g6 (w1596, w1622, w1623, w1624, w1625);
  or g7 (n_49, n_140, n_141, w1604, w1605);
  not g8 (n_140, w1631);
  not g9 (n_141, w1632);
  and g10 (w1595, w1633, w1634, w1647, w1648);
endmodule

module mux_tree_size60_5(in, sram, sram_inv, out);
  input [0:59] in;
  input [0:5] sram, sram_inv;
  output [0:0] out;
  wire [0:59] in;
  wire [0:5] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_1_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_2_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_3_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_5_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_6_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_7_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_8_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_9_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_10_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_11_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_15_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_14_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_17_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_40_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_42_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_45_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_46_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_47_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_48_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_49_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_50_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_51_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_52_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_53_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_55_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_58_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_41_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_56_Y;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_20, n_22, n_24, n_25, n_26;
  wire n_27, n_28, n_29, n_30, n_31, n_32, n_40, n_41;
  wire n_43, n_44, n_45, n_46, n_47, n_48, n_49, n_50;
  wire n_51, n_52, n_53, n_54, n_55, n_56, n_57, n_58;
  wire n_59, n_60, n_63, n_64, n_65, n_133, n_134, n_135;
  wire n_136, n_137, n_138, n_139, n_140, n_141, w1652, w1653;
  wire w1654, w1655, w1656, w1657, w1658, w1659, w1660, w1661;
  wire w1662, w1663, w1664, w1665, w1666, w1667, w1668, w1669;
  wire w1670, w1671, w1672, w1673, w1674, w1675, w1676, w1677;
  wire w1678, w1679, w1680, w1681, w1682, w1683, w1684, w1685;
  wire w1686, w1687, w1688, w1689, w1690, w1691, w1692, w1693;
  wire w1694, w1695, w1696, w1697, w1698, w1699, w1700, w1701;
  wire w1702, w1703, w1704, w1705, w1706, w1707, w1708, w1709;
  wire w1710, w1711, w1712, w1713, w1714, w1715, w1716, w1717;
  wire w1718, w1719, w1720, w1721, w1722, w1723, w1724, w1725;
  wire w1726, w1727, w1728;
  not g1436 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  not g1417 (sky130_fd_sc_hd__inv_1_1_Y[0], in[1]);
  not g1419 (sky130_fd_sc_hd__inv_1_2_Y[0], in[2]);
  not g1416 (sky130_fd_sc_hd__inv_1_3_Y[0], in[3]);
  not g1431 (sky130_fd_sc_hd__inv_1_5_Y[0], in[5]);
  not g1422 (sky130_fd_sc_hd__inv_1_6_Y[0], in[6]);
  not g1418 (sky130_fd_sc_hd__inv_1_7_Y[0], in[7]);
  not g1420 (sky130_fd_sc_hd__inv_1_8_Y[0], in[8]);
  not g1411 (sky130_fd_sc_hd__inv_1_9_Y[0], in[9]);
  not g1424 (sky130_fd_sc_hd__inv_1_10_Y[0], in[10]);
  not g1412 (sky130_fd_sc_hd__inv_1_11_Y[0], in[11]);
  not g1432 (sky130_fd_sc_hd__inv_1_15_Y[0], in[15]);
  not g1433 (sky130_fd_sc_hd__inv_1_14_Y[0], in[14]);
  not g1413 (sky130_fd_sc_hd__inv_1_17_Y[0], in[17]);
  not g1415 (sky130_fd_sc_hd__inv_1_40_Y[0], in[40]);
  not g1428 (sky130_fd_sc_hd__inv_1_42_Y[0], in[42]);
  not g1421 (sky130_fd_sc_hd__inv_1_45_Y[0], in[45]);
  not g1423 (sky130_fd_sc_hd__inv_1_46_Y[0], in[46]);
  not g1429 (sky130_fd_sc_hd__inv_1_47_Y[0], in[47]);
  not g1427 (sky130_fd_sc_hd__inv_1_48_Y[0], in[48]);
  not g1430 (sky130_fd_sc_hd__inv_1_49_Y[0], in[49]);
  not g1438 (sky130_fd_sc_hd__inv_1_50_Y[0], in[50]);
  not g1425 (sky130_fd_sc_hd__inv_1_51_Y[0], in[51]);
  not g1435 (sky130_fd_sc_hd__inv_1_52_Y[0], in[52]);
  not g1434 (sky130_fd_sc_hd__inv_1_53_Y[0], in[53]);
  not g1426 (sky130_fd_sc_hd__inv_1_55_Y[0], in[55]);
  not g1414 (sky130_fd_sc_hd__inv_1_58_Y[0], in[58]);
  not g1437 (sky130_fd_sc_hd__inv_1_41_Y[0], in[41]);
  not g1382 (sky130_fd_sc_hd__inv_1_56_Y[0], in[56]);
  nand g2663 (out, w1652, w1653);
  nand g1784 (w1653, sram[5], n_64);
  or g1783 (w1652, sram[5], n_65);
  and g2664 (n_65, w1654, w1655);
  nand g1786 (w1655, sram[4], n_60);
  nand g2665 (n_64, w1656, n_63);
  or g1787 (w1656, sram[4], n_59);
  nand g2666 (n_63, w1657, sram[4], n_58);
  or g1788 (w1657, n_5, n_52);
  or g1790 (w1659, n_5, n_43);
  or g1789 (w1658, n_13, n_48);
  and g1791 (w1660, n_6, n_8);
  nor g2669 (n_60, n_57, n_54, w1661);
  and g1792 (w1661, n_44, n_6);
  nand g2670 (n_59, n_50, n_51, n_49, w1662);
  or g1793 (w1662, n_7, n_47);
  nor g2671 (n_58, n_55, n_53, w1663);
  and g1794 (w1663, n_41, n_6);
  nand g2672 (n_57, w1664, w1665);
  or g1796 (w1665, n_7, n_45);
  or g1795 (w1664, n_13, n_46);
  nor g2673 (n_56, w1666, n_7);
  nor g2674 (n_55, w1667, n_13);
  nor g2675 (n_54, w1668, n_5);
  nor g2676 (n_53, w1669, n_7);
  nor g2677 (n_52, w1670, n_20, w1671);
  and g1802 (w1671, n_9, sky130_fd_sc_hd__inv_1_8_Y[0]);
  and g1801 (w1670, n_11, sky130_fd_sc_hd__inv_1_10_Y[0]);
  nand g2678 (n_51, w1672, n_6);
  or g2679 (n_50, w1673, n_5);
  nor g1804 (w1673, n_26, n_25);
  or g2680 (n_49, w1674, n_13);
  nor g1805 (w1674, n_24, n_27);
  nor g2681 (n_48, w1675, n_40);
  and g1806 (w1675, n_2, sky130_fd_sc_hd__inv_1_53_Y[0]);
  nor g2682 (n_47, n_32, n_15, w1676);
  and g1807 (w1676, n_2, sky130_fd_sc_hd__inv_1_17_Y[0]);
  nor g2683 (n_46, n_29, n_22);
  nor g2684 (n_45, n_30, n_28);
  and g1809 (w1678, n_11, sky130_fd_sc_hd__inv_1_46_Y[0]);
  and g1808 (w1677, n_4, sky130_fd_sc_hd__inv_1_47_Y[0]);
  nor g2686 (n_43, w1679, n_16, w1680);
  and g1811 (w1680, n_0, sky130_fd_sc_hd__inv_1_58_Y[0]);
  and g1810 (w1679, n_9, sky130_fd_sc_hd__inv_1_56_Y[0]);
  nand g1814 (w1683, n_4, sky130_fd_sc_hd__inv_1_51_Y[0]);
  nand g1813 (w1682, n_9, sky130_fd_sc_hd__inv_1_48_Y[0]);
  nand g1812 (w1681, sky130_fd_sc_hd__inv_1_50_Y[0], n_11);
  and g1816 (w1685, n_11, sky130_fd_sc_hd__inv_1_14_Y[0]);
  and g1815 (w1684, n_4, sky130_fd_sc_hd__inv_1_15_Y[0]);
  nand g2689 (n_40, w1686, n_31);
  or g1817 (w1686, in[54], n_12);
  and g1818 (w1687, n_2, sky130_fd_sc_hd__inv_1_5_Y[0]);
  nand g1820 (w1689, n_11, sky130_fd_sc_hd__inv_1_6_Y[0]);
  nand g1819 (w1688, n_4, sky130_fd_sc_hd__inv_1_7_Y[0]);
  and g1821 (w1690, n_11, sky130_fd_sc_hd__inv_1_42_Y[0]);
  nand g1823 (w1692, n_9, sky130_fd_sc_hd__inv_1_0_Y[0]);
  nand g1822 (w1691, n_2, sky130_fd_sc_hd__inv_1_1_Y[0]);
  nand g1825 (w1694, n_11, sky130_fd_sc_hd__inv_1_2_Y[0]);
  nand g1824 (w1693, n_4, sky130_fd_sc_hd__inv_1_3_Y[0]);
  nand g1827 (w1696, sky130_fd_sc_hd__inv_1_45_Y[0], n_2);
  or g1826 (w1695, in[44], n_10);
  or g1829 (w1698, in[12], n_10);
  or g1828 (w1697, in[13], n_1);
  nand g2697 (n_32, w1699, w1700);
  or g1831 (w1700, in[18], n_12);
  or g1830 (w1699, in[19], n_3);
  and g2698 (n_31, w1701, w1702);
  nand g1833 (w1702, n_9, sky130_fd_sc_hd__inv_1_52_Y[0]);
  nand g1832 (w1701, n_4, sky130_fd_sc_hd__inv_1_55_Y[0]);
  nand g2699 (n_30, w1703, w1704);
  or g1835 (w1704, in[32], n_10);
  or g1834 (w1703, in[33], n_1);
  nand g2700 (n_29, w1705, w1706);
  or g1837 (w1706, in[36], n_10);
  or g1836 (w1705, in[37], n_1);
  nand g2701 (n_28, w1707, w1708);
  or g1839 (w1708, in[34], n_12);
  or g1838 (w1707, in[35], n_3);
  nand g2702 (n_27, w1709, w1710);
  or g1841 (w1710, in[22], n_12);
  or g1840 (w1709, in[23], n_3);
  nand g2703 (n_26, w1711, w1712);
  or g1843 (w1712, in[24], n_10);
  or g1842 (w1711, in[25], n_1);
  nand g2704 (n_25, w1713, w1714);
  or g1845 (w1714, in[26], n_12);
  or g1844 (w1713, in[27], n_3);
  nand g2705 (n_24, w1715, w1716);
  or g1847 (w1716, in[20], n_10);
  or g1846 (w1715, in[21], n_1);
  or g1849 (w1718, in[28], n_10);
  or g1848 (w1717, in[29], n_1);
  nand g2707 (n_22, w1719, w1720);
  or g1851 (w1720, in[38], n_12);
  or g1850 (w1719, in[39], n_3);
  or g1853 (w1722, in[30], n_12);
  or g1852 (w1721, in[31], n_3);
  nand g2709 (n_20, w1723, w1724);
  nand g1855 (w1724, n_2, sky130_fd_sc_hd__inv_1_9_Y[0]);
  nand g1854 (w1723, n_4, sky130_fd_sc_hd__inv_1_11_Y[0]);
  nand g1857 (w1726, n_9, sky130_fd_sc_hd__inv_1_40_Y[0]);
  nand g1856 (w1725, n_2, sky130_fd_sc_hd__inv_1_41_Y[0]);
  nor g2711 (n_18, in[4], n_10);
  nor g2712 (n_17, in[43], n_3);
  nor g2713 (n_16, in[57], n_1);
  nor g2714 (n_15, in[16], n_10);
  nand g2715 (n_14, n_2, sky130_fd_sc_hd__inv_1_49_Y[0]);
  not g2716 (n_11, n_12);
  not g2717 (n_9, n_10);
  nand g2718 (n_8, sram[1], in[59]);
  nand g2719 (n_13, w1727, sram[3]);
  not g1858 (w1727, sram[2]);
  nand g2720 (n_12, n_0, sram[0]);
  nand g2721 (n_10, sram[1], sram[0]);
  not g2722 (n_3, n_4);
  not g2723 (n_1, n_2);
  nand g2724 (n_7, sram[3], sram[2]);
  nor g2725 (n_6, sram[2], sram[3]);
  nand g2726 (n_5, w1728, sram[2]);
  not g1859 (w1728, sram[3]);
  nor g2727 (n_4, sram[0], sram[1]);
  nor g2728 (n_2, n_0, sram[0]);
  not g2729 (n_0, sram[1]);
  nand g1 (n_133, w1658, w1659);
  or g2 (w1654, sram[4], w1660, n_56, n_133);
  and g3 (w1666, w1681, w1682, w1683, n_14);
  nand g4 (w1672, w1717, w1718, w1721, w1722);
  and g5 (w1668, n_134, n_135, w1725, w1726);
  not g6 (n_134, w1690);
  not g7 (n_135, n_17);
  or g8 (n_44, n_136, n_137, w1677, w1678);
  not g9 (n_136, w1695);
  not g10 (n_137, w1696);
  and g11 (w1667, n_138, n_139, w1688, w1689);
  not g12 (n_138, w1687);
  not g13 (n_139, n_18);
  and g14 (w1669, w1693, w1694, w1691, w1692);
  or g15 (n_41, n_140, n_141, w1684, w1685);
  not g16 (n_140, w1697);
  not g17 (n_141, w1698);
endmodule

module mux_tree_size60_6(in, sram, sram_inv, out);
  input [0:59] in;
  input [0:5] sram, sram_inv;
  output [0:0] out;
  wire [0:59] in;
  wire [0:5] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_19_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_49_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_10_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_18_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_1_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_2_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_3_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_6_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_5_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_7_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_8_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_9_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_11_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_14_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_17_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_15_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_39_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_22_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_40_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_41_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_43_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_42_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_44_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_45_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_47_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_46_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_48_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_50_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_51_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_52_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_53_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_55_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_54_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_56_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_57_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_58_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_59_Y;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_19, n_21, n_23, n_24, n_25, n_28;
  wire n_30, n_32, n_33, n_34, n_35, n_36, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_52, n_54, n_55, n_56, n_57;
  wire n_58, n_59, n_127, n_128, n_129, n_130, n_131, n_132;
  wire n_133, w1729, w1730, w1731, w1732, w1733, w1734, w1735;
  wire w1736, w1737, w1738, w1739, w1740, w1741, w1742, w1743;
  wire w1744, w1745, w1746, w1747, w1748, w1749, w1750, w1751;
  wire w1752, w1753, w1754, w1755, w1756, w1757, w1758, w1759;
  wire w1760, w1761, w1762, w1763, w1764, w1765, w1766, w1767;
  wire w1768, w1769, w1770, w1771, w1772, w1773, w1774, w1775;
  wire w1776, w1777, w1778, w1779, w1780, w1781, w1782, w1783;
  wire w1784, w1785, w1786, w1787, w1788, w1789, w1790, w1791;
  wire w1792, w1793, w1794, w1795, w1796, w1797, w1798, w1799;
  wire w1800, w1801, w1802, w1803, w1804, w1805, w1806, w1807;
  not g1478 (sky130_fd_sc_hd__inv_1_19_Y[0], in[19]);
  not g1472 (sky130_fd_sc_hd__inv_1_49_Y[0], in[49]);
  not g1445 (sky130_fd_sc_hd__inv_1_10_Y[0], in[10]);
  not g1473 (sky130_fd_sc_hd__inv_1_18_Y[0], in[18]);
  not g1448 (sky130_fd_sc_hd__inv_1_1_Y[0], in[1]);
  not g1471 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  not g1470 (sky130_fd_sc_hd__inv_1_2_Y[0], in[2]);
  not g1449 (sky130_fd_sc_hd__inv_1_3_Y[0], in[3]);
  not g1447 (sky130_fd_sc_hd__inv_1_6_Y[0], in[6]);
  not g1455 (sky130_fd_sc_hd__inv_1_5_Y[0], in[5]);
  not g1451 (sky130_fd_sc_hd__inv_1_7_Y[0], in[7]);
  not g1469 (sky130_fd_sc_hd__inv_1_8_Y[0], in[8]);
  not g1452 (sky130_fd_sc_hd__inv_1_9_Y[0], in[9]);
  not g1475 (sky130_fd_sc_hd__inv_1_11_Y[0], in[11]);
  not g1468 (sky130_fd_sc_hd__inv_1_14_Y[0], in[14]);
  not g1467 (sky130_fd_sc_hd__inv_1_17_Y[0], in[17]);
  not g1453 (sky130_fd_sc_hd__inv_1_15_Y[0], in[15]);
  not g1477 (sky130_fd_sc_hd__inv_1_39_Y[0], in[39]);
  not g1479 (sky130_fd_sc_hd__inv_1_22_Y[0], in[22]);
  not g1464 (sky130_fd_sc_hd__inv_1_40_Y[0], in[40]);
  not g1465 (sky130_fd_sc_hd__inv_1_41_Y[0], in[41]);
  not g1456 (sky130_fd_sc_hd__inv_1_43_Y[0], in[43]);
  not g1450 (sky130_fd_sc_hd__inv_1_42_Y[0], in[42]);
  not g1458 (sky130_fd_sc_hd__inv_1_44_Y[0], in[44]);
  not g1466 (sky130_fd_sc_hd__inv_1_45_Y[0], in[45]);
  not g1457 (sky130_fd_sc_hd__inv_1_47_Y[0], in[47]);
  not g1480 (sky130_fd_sc_hd__inv_1_46_Y[0], in[46]);
  not g1443 (sky130_fd_sc_hd__inv_1_48_Y[0], in[48]);
  not g1462 (sky130_fd_sc_hd__inv_1_50_Y[0], in[50]);
  not g1454 (sky130_fd_sc_hd__inv_1_51_Y[0], in[51]);
  not g1474 (sky130_fd_sc_hd__inv_1_52_Y[0], in[52]);
  not g1460 (sky130_fd_sc_hd__inv_1_53_Y[0], in[53]);
  not g1444 (sky130_fd_sc_hd__inv_1_55_Y[0], in[55]);
  not g1463 (sky130_fd_sc_hd__inv_1_54_Y[0], in[54]);
  not g1476 (sky130_fd_sc_hd__inv_1_56_Y[0], in[56]);
  not g1461 (sky130_fd_sc_hd__inv_1_57_Y[0], in[57]);
  not g1459 (sky130_fd_sc_hd__inv_1_58_Y[0], in[58]);
  not g1446 (sky130_fd_sc_hd__inv_1_59_Y[0], in[59]);
  nand g2698 (out, w1729, w1730);
  nand g1861 (w1730, sram[5], n_57);
  or g1860 (w1729, sram[5], n_59);
  nor g2699 (n_59, w1731, n_58);
  nor g2700 (n_58, sram[4], n_52, n_55);
  nand g2701 (n_57, w1732, w1733);
  nand g1864 (w1733, sram[4], n_56);
  or g1863 (w1732, sram[4], n_54);
  nor g2702 (n_56, w1734, n_50, w1735);
  and g1866 (w1735, n_47, n_6);
  and g1865 (w1734, n_38, n_7);
  nand g2703 (n_55, w1736, w1737, n_14);
  or g1868 (w1737, n_12, n_48);
  or g1867 (w1736, n_5, n_39);
  nand g2704 (n_54, n_49, n_45, n_46, w1738);
  or g1869 (w1738, n_12, n_35);
  and g1871 (w1740, n_41, n_6);
  and g1870 (w1739, n_44, n_7);
  nor g2706 (n_52, w1741, n_13);
  or g1874 (w1743, n_13, n_40);
  or g1873 (w1742, n_12, n_42);
  nand g2708 (n_50, w1744, w1745);
  or g1876 (w1745, n_12, n_43);
  or g1875 (w1744, n_13, n_36);
  or g2709 (n_49, w1746, n_13);
  nor g1877 (w1746, n_21, n_24);
  nor g2710 (n_48, w1747, n_19, w1748);
  and g1879 (w1748, n_2, sky130_fd_sc_hd__inv_1_49_Y[0]);
  and g1878 (w1747, n_4, sky130_fd_sc_hd__inv_1_51_Y[0]);
  nand g2711 (n_47, n_34, n_15);
  nand g2712 (n_46, w1749, n_7);
  nand g2713 (n_45, w1750, n_6);
  and g1883 (w1752, n_10, sky130_fd_sc_hd__inv_1_46_Y[0]);
  and g1882 (w1751, n_4, sky130_fd_sc_hd__inv_1_47_Y[0]);
  nor g2715 (n_43, w1753, n_32, w1754);
  and g1885 (w1754, n_10, sky130_fd_sc_hd__inv_1_2_Y[0]);
  and g1884 (w1753, n_4, sky130_fd_sc_hd__inv_1_3_Y[0]);
  nor g2716 (n_42, n_23, n_25);
  and g1887 (w1756, n_10, sky130_fd_sc_hd__inv_1_42_Y[0]);
  and g1886 (w1755, n_4, sky130_fd_sc_hd__inv_1_43_Y[0]);
  nor g2718 (n_40, n_28, n_17, w1757);
  and g1888 (w1757, n_4, sky130_fd_sc_hd__inv_1_39_Y[0]);
  and g2719 (n_39, w1758, w1759, w1760);
  nand g1891 (w1760, n_0, sky130_fd_sc_hd__inv_1_58_Y[0]);
  nand g1890 (w1759, n_8, sky130_fd_sc_hd__inv_1_56_Y[0]);
  nand g1889 (w1758, sky130_fd_sc_hd__inv_1_57_Y[0], n_2);
  and g1893 (w1762, n_10, sky130_fd_sc_hd__inv_1_14_Y[0]);
  and g1892 (w1761, n_4, sky130_fd_sc_hd__inv_1_15_Y[0]);
  nand g1896 (w1765, n_10, sky130_fd_sc_hd__inv_1_54_Y[0]);
  nand g1895 (w1764, n_8, sky130_fd_sc_hd__inv_1_52_Y[0]);
  nand g1894 (w1763, sky130_fd_sc_hd__inv_1_55_Y[0], n_4);
  nor g2722 (n_36, w1766, n_30, w1767);
  and g1898 (w1767, n_10, sky130_fd_sc_hd__inv_1_6_Y[0]);
  and g1897 (w1766, n_4, sky130_fd_sc_hd__inv_1_7_Y[0]);
  nor g2723 (n_35, w1768, n_33, w1769);
  and g1900 (w1769, n_10, sky130_fd_sc_hd__inv_1_18_Y[0]);
  and g1899 (w1768, n_4, sky130_fd_sc_hd__inv_1_19_Y[0]);
  and g2724 (n_34, w1770, w1771, w1772);
  nand g1903 (w1772, n_10, sky130_fd_sc_hd__inv_1_10_Y[0]);
  nand g1902 (w1771, n_2, sky130_fd_sc_hd__inv_1_9_Y[0]);
  nand g1901 (w1770, sky130_fd_sc_hd__inv_1_11_Y[0], n_4);
  nand g2725 (n_33, w1773, w1774);
  nand g1905 (w1774, sky130_fd_sc_hd__inv_1_17_Y[0], n_2);
  or g1904 (w1773, in[16], n_9);
  nand g2726 (n_32, w1775, w1776);
  nand g1907 (w1776, n_8, sky130_fd_sc_hd__inv_1_0_Y[0]);
  nand g1906 (w1775, n_2, sky130_fd_sc_hd__inv_1_1_Y[0]);
  nand g1909 (w1778, n_8, sky130_fd_sc_hd__inv_1_44_Y[0]);
  nand g1908 (w1777, n_2, sky130_fd_sc_hd__inv_1_45_Y[0]);
  nand g2728 (n_30, w1779, w1780);
  nand g1911 (w1780, sky130_fd_sc_hd__inv_1_5_Y[0], n_2);
  or g1910 (w1779, in[4], n_9);
  or g1913 (w1782, in[12], n_9);
  or g1912 (w1781, in[13], n_1);
  nand g2730 (n_28, w1783, w1784);
  or g1915 (w1784, in[36], n_9);
  or g1914 (w1783, in[37], n_1);
  or g1917 (w1786, in[28], n_9);
  or g1916 (w1785, in[29], n_1);
  or g1919 (w1788, in[30], n_11);
  or g1918 (w1787, in[31], n_3);
  nand g2733 (n_25, w1789, w1790);
  or g1921 (w1790, in[34], n_11);
  or g1920 (w1789, in[35], n_3);
  nand g2734 (n_24, w1791, w1792);
  nand g1923 (w1792, sky130_fd_sc_hd__inv_1_22_Y[0], n_10);
  or g1922 (w1791, in[23], n_3);
  nand g2735 (n_23, w1793, w1794);
  or g1925 (w1794, in[32], n_9);
  or g1924 (w1793, in[33], n_1);
  or g1927 (w1796, in[24], n_9);
  or g1926 (w1795, in[25], n_1);
  nand g2737 (n_21, w1797, w1798);
  or g1929 (w1798, in[20], n_9);
  or g1928 (w1797, in[21], n_1);
  or g1931 (w1800, in[26], n_11);
  or g1930 (w1799, in[27], n_3);
  nand g2739 (n_19, w1801, w1802);
  nand g1933 (w1802, n_8, sky130_fd_sc_hd__inv_1_48_Y[0]);
  nand g1932 (w1801, n_10, sky130_fd_sc_hd__inv_1_50_Y[0]);
  nand g1935 (w1804, n_8, sky130_fd_sc_hd__inv_1_40_Y[0]);
  nand g1934 (w1803, n_2, sky130_fd_sc_hd__inv_1_41_Y[0]);
  nor g2741 (n_17, in[38], n_11);
  nand g2742 (n_16, n_2, sky130_fd_sc_hd__inv_1_53_Y[0]);
  nand g2743 (n_15, n_8, sky130_fd_sc_hd__inv_1_8_Y[0]);
  nand g2744 (n_14, w1805, n_7);
  or g1936 (w1805, n_0, sky130_fd_sc_hd__inv_1_59_Y[0]);
  not g2745 (n_10, n_11);
  not g2746 (n_8, n_9);
  nand g2747 (n_13, w1806, sram[3]);
  not g1937 (w1806, sram[2]);
  nand g2748 (n_12, sram[3], sram[2]);
  nand g2749 (n_11, n_0, sram[0]);
  nand g2750 (n_9, sram[1], sram[0]);
  not g2751 (n_5, n_6);
  not g2752 (n_3, n_4);
  not g2753 (n_1, n_2);
  nor g2754 (n_7, sram[2], sram[3]);
  and g2755 (n_6, w1807, sram[2]);
  not g1938 (w1807, sram[3]);
  nor g2756 (n_4, sram[0], sram[1]);
  nor g2757 (n_2, n_0, sram[0]);
  not g2758 (n_0, sram[1]);
  nor g1 (n_127, w1739, w1740);
  and g2 (w1731, w1742, w1743, sram[4], n_127);
  or g3 (n_44, n_128, n_129, w1751, w1752);
  not g4 (n_128, w1777);
  not g5 (n_129, w1778);
  or g6 (n_41, n_130, n_131, w1755, w1756);
  not g7 (n_130, w1803);
  not g8 (n_131, w1804);
  and g9 (w1741, w1763, w1764, w1765, n_16);
  nand g10 (w1750, w1795, w1796, w1799, w1800);
  nand g11 (w1749, w1785, w1786, w1787, w1788);
  or g12 (n_38, n_132, n_133, w1761, w1762);
  not g13 (n_132, w1781);
  not g14 (n_133, w1782);
endmodule

module mux_tree_size60_7(in, sram, sram_inv, out);
  input [0:59] in;
  input [0:5] sram, sram_inv;
  output [0:0] out;
  wire [0:59] in;
  wire [0:5] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_6_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_2_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_1_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_3_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_5_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_7_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_8_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_10_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_11_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_14_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_15_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_17_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_18_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_19_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_22_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_39_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_40_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_41_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_42_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_43_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_44_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_45_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_46_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_47_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_48_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_49_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_50_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_51_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_52_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_53_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_54_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_55_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_56_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_57_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_58_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_59_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_9_Y;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_19, n_21, n_23, n_24, n_25, n_28;
  wire n_30, n_32, n_33, n_34, n_35, n_36, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_52, n_54, n_55, n_56, n_57;
  wire n_58, n_59, n_127, n_128, n_129, n_130, n_131, n_132;
  wire n_133, w1808, w1809, w1810, w1811, w1812, w1813, w1814;
  wire w1815, w1816, w1817, w1818, w1819, w1820, w1821, w1822;
  wire w1823, w1824, w1825, w1826, w1827, w1828, w1829, w1830;
  wire w1831, w1832, w1833, w1834, w1835, w1836, w1837, w1838;
  wire w1839, w1840, w1841, w1842, w1843, w1844, w1845, w1846;
  wire w1847, w1848, w1849, w1850, w1851, w1852, w1853, w1854;
  wire w1855, w1856, w1857, w1858, w1859, w1860, w1861, w1862;
  wire w1863, w1864, w1865, w1866, w1867, w1868, w1869, w1870;
  wire w1871, w1872, w1873, w1874, w1875, w1876, w1877, w1878;
  wire w1879, w1880, w1881, w1882, w1883, w1884, w1885, w1886;
  not g1473 (sky130_fd_sc_hd__inv_1_6_Y[0], in[6]);
  not g1465 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  not g1461 (sky130_fd_sc_hd__inv_1_2_Y[0], in[2]);
  not g1454 (sky130_fd_sc_hd__inv_1_1_Y[0], in[1]);
  not g1466 (sky130_fd_sc_hd__inv_1_3_Y[0], in[3]);
  not g1472 (sky130_fd_sc_hd__inv_1_5_Y[0], in[5]);
  not g1477 (sky130_fd_sc_hd__inv_1_7_Y[0], in[7]);
  not g1467 (sky130_fd_sc_hd__inv_1_8_Y[0], in[8]);
  not g1468 (sky130_fd_sc_hd__inv_1_10_Y[0], in[10]);
  not g1456 (sky130_fd_sc_hd__inv_1_11_Y[0], in[11]);
  not g1464 (sky130_fd_sc_hd__inv_1_14_Y[0], in[14]);
  not g1459 (sky130_fd_sc_hd__inv_1_15_Y[0], in[15]);
  not g1462 (sky130_fd_sc_hd__inv_1_17_Y[0], in[17]);
  not g1463 (sky130_fd_sc_hd__inv_1_18_Y[0], in[18]);
  not g1458 (sky130_fd_sc_hd__inv_1_19_Y[0], in[19]);
  not g1471 (sky130_fd_sc_hd__inv_1_22_Y[0], in[22]);
  not g1457 (sky130_fd_sc_hd__inv_1_39_Y[0], in[39]);
  not g1480 (sky130_fd_sc_hd__inv_1_40_Y[0], in[40]);
  not g1469 (sky130_fd_sc_hd__inv_1_41_Y[0], in[41]);
  not g1453 (sky130_fd_sc_hd__inv_1_42_Y[0], in[42]);
  not g1443 (sky130_fd_sc_hd__inv_1_43_Y[0], in[43]);
  not g1470 (sky130_fd_sc_hd__inv_1_44_Y[0], in[44]);
  not g1455 (sky130_fd_sc_hd__inv_1_45_Y[0], in[45]);
  not g1452 (sky130_fd_sc_hd__inv_1_46_Y[0], in[46]);
  not g1474 (sky130_fd_sc_hd__inv_1_47_Y[0], in[47]);
  not g1475 (sky130_fd_sc_hd__inv_1_48_Y[0], in[48]);
  not g1446 (sky130_fd_sc_hd__inv_1_49_Y[0], in[49]);
  not g1447 (sky130_fd_sc_hd__inv_1_50_Y[0], in[50]);
  not g1451 (sky130_fd_sc_hd__inv_1_51_Y[0], in[51]);
  not g1444 (sky130_fd_sc_hd__inv_1_52_Y[0], in[52]);
  not g1478 (sky130_fd_sc_hd__inv_1_53_Y[0], in[53]);
  not g1479 (sky130_fd_sc_hd__inv_1_54_Y[0], in[54]);
  not g1450 (sky130_fd_sc_hd__inv_1_55_Y[0], in[55]);
  not g1476 (sky130_fd_sc_hd__inv_1_56_Y[0], in[56]);
  not g1445 (sky130_fd_sc_hd__inv_1_57_Y[0], in[57]);
  not g1448 (sky130_fd_sc_hd__inv_1_58_Y[0], in[58]);
  not g1449 (sky130_fd_sc_hd__inv_1_59_Y[0], in[59]);
  not g1460 (sky130_fd_sc_hd__inv_1_9_Y[0], in[9]);
  nand g2698 (out, w1808, w1809);
  nand g1940 (w1809, sram[5], n_57);
  or g1939 (w1808, sram[5], n_59);
  nor g2699 (n_59, w1810, n_58);
  nor g2700 (n_58, sram[4], n_52, n_55);
  nand g2701 (n_57, w1811, w1812);
  nand g1943 (w1812, sram[4], n_56);
  or g1942 (w1811, sram[4], n_54);
  nor g2702 (n_56, w1813, n_50, w1814);
  and g1945 (w1814, n_47, n_6);
  and g1944 (w1813, n_38, n_7);
  nand g2703 (n_55, w1815, w1816, n_14);
  or g1947 (w1816, n_12, n_48);
  or g1946 (w1815, n_5, n_39);
  nand g2704 (n_54, n_49, n_45, n_46, w1817);
  or g1948 (w1817, n_12, n_35);
  and g1950 (w1819, n_41, n_6);
  and g1949 (w1818, n_44, n_7);
  nor g2706 (n_52, w1820, n_13);
  or g1953 (w1822, n_13, n_40);
  or g1952 (w1821, n_12, n_42);
  nand g2708 (n_50, w1823, w1824);
  or g1955 (w1824, n_12, n_43);
  or g1954 (w1823, n_13, n_36);
  or g2709 (n_49, w1825, n_13);
  nor g1956 (w1825, n_21, n_24);
  nor g2710 (n_48, w1826, n_19, w1827);
  and g1958 (w1827, n_2, sky130_fd_sc_hd__inv_1_49_Y[0]);
  and g1957 (w1826, n_4, sky130_fd_sc_hd__inv_1_51_Y[0]);
  nand g2711 (n_47, n_34, n_15);
  nand g2712 (n_46, w1828, n_7);
  nand g2713 (n_45, w1829, n_6);
  and g1962 (w1831, n_10, sky130_fd_sc_hd__inv_1_46_Y[0]);
  and g1961 (w1830, n_4, sky130_fd_sc_hd__inv_1_47_Y[0]);
  nor g2715 (n_43, w1832, n_32, w1833);
  and g1964 (w1833, n_10, sky130_fd_sc_hd__inv_1_2_Y[0]);
  and g1963 (w1832, n_4, sky130_fd_sc_hd__inv_1_3_Y[0]);
  nor g2716 (n_42, n_23, n_25);
  and g1966 (w1835, n_10, sky130_fd_sc_hd__inv_1_42_Y[0]);
  and g1965 (w1834, n_4, sky130_fd_sc_hd__inv_1_43_Y[0]);
  nor g2718 (n_40, n_28, n_17, w1836);
  and g1967 (w1836, n_4, sky130_fd_sc_hd__inv_1_39_Y[0]);
  and g2719 (n_39, w1837, w1838, w1839);
  nand g1970 (w1839, n_0, sky130_fd_sc_hd__inv_1_58_Y[0]);
  nand g1969 (w1838, n_8, sky130_fd_sc_hd__inv_1_56_Y[0]);
  nand g1968 (w1837, sky130_fd_sc_hd__inv_1_57_Y[0], n_2);
  and g1972 (w1841, n_10, sky130_fd_sc_hd__inv_1_14_Y[0]);
  and g1971 (w1840, n_4, sky130_fd_sc_hd__inv_1_15_Y[0]);
  nand g1975 (w1844, n_10, sky130_fd_sc_hd__inv_1_54_Y[0]);
  nand g1974 (w1843, n_8, sky130_fd_sc_hd__inv_1_52_Y[0]);
  nand g1973 (w1842, sky130_fd_sc_hd__inv_1_55_Y[0], n_4);
  nor g2722 (n_36, w1845, n_30, w1846);
  and g1977 (w1846, n_10, sky130_fd_sc_hd__inv_1_6_Y[0]);
  and g1976 (w1845, n_4, sky130_fd_sc_hd__inv_1_7_Y[0]);
  nor g2723 (n_35, w1847, n_33, w1848);
  and g1979 (w1848, n_10, sky130_fd_sc_hd__inv_1_18_Y[0]);
  and g1978 (w1847, n_4, sky130_fd_sc_hd__inv_1_19_Y[0]);
  and g2724 (n_34, w1849, w1850, w1851);
  nand g1982 (w1851, n_10, sky130_fd_sc_hd__inv_1_10_Y[0]);
  nand g1981 (w1850, n_2, sky130_fd_sc_hd__inv_1_9_Y[0]);
  nand g1980 (w1849, sky130_fd_sc_hd__inv_1_11_Y[0], n_4);
  nand g2725 (n_33, w1852, w1853);
  nand g1984 (w1853, sky130_fd_sc_hd__inv_1_17_Y[0], n_2);
  or g1983 (w1852, in[16], n_9);
  nand g2726 (n_32, w1854, w1855);
  nand g1986 (w1855, n_8, sky130_fd_sc_hd__inv_1_0_Y[0]);
  nand g1985 (w1854, n_2, sky130_fd_sc_hd__inv_1_1_Y[0]);
  nand g1988 (w1857, n_8, sky130_fd_sc_hd__inv_1_44_Y[0]);
  nand g1987 (w1856, n_2, sky130_fd_sc_hd__inv_1_45_Y[0]);
  nand g2728 (n_30, w1858, w1859);
  nand g1990 (w1859, sky130_fd_sc_hd__inv_1_5_Y[0], n_2);
  or g1989 (w1858, in[4], n_9);
  or g1992 (w1861, in[12], n_9);
  or g1991 (w1860, in[13], n_1);
  nand g2730 (n_28, w1862, w1863);
  or g1994 (w1863, in[36], n_9);
  or g1993 (w1862, in[37], n_1);
  or g1996 (w1865, in[28], n_9);
  or g1995 (w1864, in[29], n_1);
  or g1998 (w1867, in[30], n_11);
  or g1997 (w1866, in[31], n_3);
  nand g2733 (n_25, w1868, w1869);
  or g2000 (w1869, in[34], n_11);
  or g1999 (w1868, in[35], n_3);
  nand g2734 (n_24, w1870, w1871);
  nand g2002 (w1871, sky130_fd_sc_hd__inv_1_22_Y[0], n_10);
  or g2001 (w1870, in[23], n_3);
  nand g2735 (n_23, w1872, w1873);
  or g2004 (w1873, in[32], n_9);
  or g2003 (w1872, in[33], n_1);
  or g2006 (w1875, in[24], n_9);
  or g2005 (w1874, in[25], n_1);
  nand g2737 (n_21, w1876, w1877);
  or g2008 (w1877, in[20], n_9);
  or g2007 (w1876, in[21], n_1);
  or g2010 (w1879, in[26], n_11);
  or g2009 (w1878, in[27], n_3);
  nand g2739 (n_19, w1880, w1881);
  nand g2012 (w1881, n_8, sky130_fd_sc_hd__inv_1_48_Y[0]);
  nand g2011 (w1880, n_10, sky130_fd_sc_hd__inv_1_50_Y[0]);
  nand g2014 (w1883, n_8, sky130_fd_sc_hd__inv_1_40_Y[0]);
  nand g2013 (w1882, n_2, sky130_fd_sc_hd__inv_1_41_Y[0]);
  nor g2741 (n_17, in[38], n_11);
  nand g2742 (n_16, n_2, sky130_fd_sc_hd__inv_1_53_Y[0]);
  nand g2743 (n_15, n_8, sky130_fd_sc_hd__inv_1_8_Y[0]);
  nand g2744 (n_14, w1884, n_7);
  or g2015 (w1884, n_0, sky130_fd_sc_hd__inv_1_59_Y[0]);
  not g2745 (n_10, n_11);
  not g2746 (n_8, n_9);
  nand g2747 (n_13, w1885, sram[3]);
  not g2016 (w1885, sram[2]);
  nand g2748 (n_12, sram[3], sram[2]);
  nand g2749 (n_11, n_0, sram[0]);
  nand g2750 (n_9, sram[1], sram[0]);
  not g2751 (n_5, n_6);
  not g2752 (n_3, n_4);
  not g2753 (n_1, n_2);
  nor g2754 (n_7, sram[2], sram[3]);
  and g2755 (n_6, w1886, sram[2]);
  not g2017 (w1886, sram[3]);
  nor g2756 (n_4, sram[0], sram[1]);
  nor g2757 (n_2, n_0, sram[0]);
  not g2758 (n_0, sram[1]);
  nor g1 (n_127, w1818, w1819);
  and g2 (w1810, w1821, w1822, sram[4], n_127);
  or g3 (n_44, n_128, n_129, w1830, w1831);
  not g4 (n_128, w1856);
  not g5 (n_129, w1857);
  or g6 (n_41, n_130, n_131, w1834, w1835);
  not g7 (n_130, w1882);
  not g8 (n_131, w1883);
  and g9 (w1820, w1842, w1843, w1844, n_16);
  nand g10 (w1829, w1874, w1875, w1878, w1879);
  nand g11 (w1828, w1864, w1865, w1866, w1867);
  or g12 (n_38, n_132, n_133, w1840, w1841);
  not g13 (n_132, w1860);
  not g14 (n_133, w1861);
endmodule

module mux_tree_size60_8(in, sram, sram_inv, out);
  input [0:59] in;
  input [0:5] sram, sram_inv;
  output [0:0] out;
  wire [0:59] in;
  wire [0:5] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_51_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_50_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_45_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_41_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_56_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_43_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_59_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_2_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_7_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_8_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_9_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_10_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_11_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_14_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_15_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_17_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_18_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_19_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_22_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_40_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_42_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_58_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_44_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_46_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_48_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_49_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_53_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_52_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_54_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_55_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_57_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_47_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_3_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_6_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_39_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_1_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_5_Y;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_19, n_21, n_23, n_24, n_25, n_28;
  wire n_30, n_32, n_33, n_34, n_35, n_36, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_52, n_54, n_55, n_56, n_57;
  wire n_58, n_59, n_127, n_128, n_129, n_130, n_131, n_132;
  wire n_133, w1887, w1888, w1889, w1890, w1891, w1892, w1893;
  wire w1894, w1895, w1896, w1897, w1898, w1899, w1900, w1901;
  wire w1902, w1903, w1904, w1905, w1906, w1907, w1908, w1909;
  wire w1910, w1911, w1912, w1913, w1914, w1915, w1916, w1917;
  wire w1918, w1919, w1920, w1921, w1922, w1923, w1924, w1925;
  wire w1926, w1927, w1928, w1929, w1930, w1931, w1932, w1933;
  wire w1934, w1935, w1936, w1937, w1938, w1939, w1940, w1941;
  wire w1942, w1943, w1944, w1945, w1946, w1947, w1948, w1949;
  wire w1950, w1951, w1952, w1953, w1954, w1955, w1956, w1957;
  wire w1958, w1959, w1960, w1961, w1962, w1963, w1964, w1965;
  not g1465 (sky130_fd_sc_hd__inv_1_51_Y[0], in[51]);
  not g1450 (sky130_fd_sc_hd__inv_1_50_Y[0], in[50]);
  not g1445 (sky130_fd_sc_hd__inv_1_45_Y[0], in[45]);
  not g1454 (sky130_fd_sc_hd__inv_1_41_Y[0], in[41]);
  not g1480 (sky130_fd_sc_hd__inv_1_56_Y[0], in[56]);
  not g1453 (sky130_fd_sc_hd__inv_1_43_Y[0], in[43]);
  not g1446 (sky130_fd_sc_hd__inv_1_59_Y[0], in[59]);
  not g1469 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  not g1444 (sky130_fd_sc_hd__inv_1_2_Y[0], in[2]);
  not g1459 (sky130_fd_sc_hd__inv_1_7_Y[0], in[7]);
  not g1472 (sky130_fd_sc_hd__inv_1_8_Y[0], in[8]);
  not g1460 (sky130_fd_sc_hd__inv_1_9_Y[0], in[9]);
  not g1443 (sky130_fd_sc_hd__inv_1_10_Y[0], in[10]);
  not g1464 (sky130_fd_sc_hd__inv_1_11_Y[0], in[11]);
  not g1473 (sky130_fd_sc_hd__inv_1_14_Y[0], in[14]);
  not g1458 (sky130_fd_sc_hd__inv_1_15_Y[0], in[15]);
  not g1474 (sky130_fd_sc_hd__inv_1_17_Y[0], in[17]);
  not g1456 (sky130_fd_sc_hd__inv_1_18_Y[0], in[18]);
  not g1457 (sky130_fd_sc_hd__inv_1_19_Y[0], in[19]);
  not g1475 (sky130_fd_sc_hd__inv_1_22_Y[0], in[22]);
  not g1455 (sky130_fd_sc_hd__inv_1_40_Y[0], in[40]);
  not g1452 (sky130_fd_sc_hd__inv_1_42_Y[0], in[42]);
  not g1466 (sky130_fd_sc_hd__inv_1_58_Y[0], in[58]);
  not g1476 (sky130_fd_sc_hd__inv_1_44_Y[0], in[44]);
  not g1451 (sky130_fd_sc_hd__inv_1_46_Y[0], in[46]);
  not g1477 (sky130_fd_sc_hd__inv_1_48_Y[0], in[48]);
  not g1448 (sky130_fd_sc_hd__inv_1_49_Y[0], in[49]);
  not g1449 (sky130_fd_sc_hd__inv_1_53_Y[0], in[53]);
  not g1478 (sky130_fd_sc_hd__inv_1_52_Y[0], in[52]);
  not g1479 (sky130_fd_sc_hd__inv_1_54_Y[0], in[54]);
  not g1468 (sky130_fd_sc_hd__inv_1_55_Y[0], in[55]);
  not g1447 (sky130_fd_sc_hd__inv_1_57_Y[0], in[57]);
  not g1467 (sky130_fd_sc_hd__inv_1_47_Y[0], in[47]);
  not g1461 (sky130_fd_sc_hd__inv_1_3_Y[0], in[3]);
  not g1471 (sky130_fd_sc_hd__inv_1_6_Y[0], in[6]);
  not g1463 (sky130_fd_sc_hd__inv_1_39_Y[0], in[39]);
  not g1462 (sky130_fd_sc_hd__inv_1_1_Y[0], in[1]);
  not g1470 (sky130_fd_sc_hd__inv_1_5_Y[0], in[5]);
  nand g2698 (out, w1887, w1888);
  nand g2019 (w1888, sram[5], n_57);
  or g2018 (w1887, sram[5], n_59);
  nor g2699 (n_59, w1889, n_58);
  nor g2700 (n_58, sram[4], n_52, n_55);
  nand g2701 (n_57, w1890, w1891);
  nand g2022 (w1891, sram[4], n_56);
  or g2021 (w1890, sram[4], n_54);
  nor g2702 (n_56, w1892, n_50, w1893);
  and g2024 (w1893, n_47, n_6);
  and g2023 (w1892, n_38, n_7);
  nand g2703 (n_55, w1894, w1895, n_14);
  or g2026 (w1895, n_12, n_48);
  or g2025 (w1894, n_5, n_39);
  nand g2704 (n_54, n_49, n_45, n_46, w1896);
  or g2027 (w1896, n_12, n_35);
  and g2029 (w1898, n_41, n_6);
  and g2028 (w1897, n_44, n_7);
  nor g2706 (n_52, w1899, n_13);
  or g2032 (w1901, n_13, n_40);
  or g2031 (w1900, n_12, n_42);
  nand g2708 (n_50, w1902, w1903);
  or g2034 (w1903, n_12, n_43);
  or g2033 (w1902, n_13, n_36);
  or g2709 (n_49, w1904, n_13);
  nor g2035 (w1904, n_21, n_24);
  nor g2710 (n_48, w1905, n_19, w1906);
  and g2037 (w1906, n_2, sky130_fd_sc_hd__inv_1_49_Y[0]);
  and g2036 (w1905, n_4, sky130_fd_sc_hd__inv_1_51_Y[0]);
  nand g2711 (n_47, n_34, n_15);
  nand g2712 (n_46, w1907, n_7);
  nand g2713 (n_45, w1908, n_6);
  and g2041 (w1910, n_10, sky130_fd_sc_hd__inv_1_46_Y[0]);
  and g2040 (w1909, n_4, sky130_fd_sc_hd__inv_1_47_Y[0]);
  nor g2715 (n_43, w1911, n_32, w1912);
  and g2043 (w1912, n_10, sky130_fd_sc_hd__inv_1_2_Y[0]);
  and g2042 (w1911, n_4, sky130_fd_sc_hd__inv_1_3_Y[0]);
  nor g2716 (n_42, n_23, n_25);
  and g2045 (w1914, n_10, sky130_fd_sc_hd__inv_1_42_Y[0]);
  and g2044 (w1913, n_4, sky130_fd_sc_hd__inv_1_43_Y[0]);
  nor g2718 (n_40, n_28, n_17, w1915);
  and g2046 (w1915, n_4, sky130_fd_sc_hd__inv_1_39_Y[0]);
  and g2719 (n_39, w1916, w1917, w1918);
  nand g2049 (w1918, n_0, sky130_fd_sc_hd__inv_1_58_Y[0]);
  nand g2048 (w1917, n_8, sky130_fd_sc_hd__inv_1_56_Y[0]);
  nand g2047 (w1916, sky130_fd_sc_hd__inv_1_57_Y[0], n_2);
  and g2051 (w1920, n_10, sky130_fd_sc_hd__inv_1_14_Y[0]);
  and g2050 (w1919, n_4, sky130_fd_sc_hd__inv_1_15_Y[0]);
  nand g2054 (w1923, n_10, sky130_fd_sc_hd__inv_1_54_Y[0]);
  nand g2053 (w1922, n_8, sky130_fd_sc_hd__inv_1_52_Y[0]);
  nand g2052 (w1921, sky130_fd_sc_hd__inv_1_55_Y[0], n_4);
  nor g2722 (n_36, w1924, n_30, w1925);
  and g2056 (w1925, n_10, sky130_fd_sc_hd__inv_1_6_Y[0]);
  and g2055 (w1924, n_4, sky130_fd_sc_hd__inv_1_7_Y[0]);
  nor g2723 (n_35, w1926, n_33, w1927);
  and g2058 (w1927, n_10, sky130_fd_sc_hd__inv_1_18_Y[0]);
  and g2057 (w1926, n_4, sky130_fd_sc_hd__inv_1_19_Y[0]);
  and g2724 (n_34, w1928, w1929, w1930);
  nand g2061 (w1930, n_10, sky130_fd_sc_hd__inv_1_10_Y[0]);
  nand g2060 (w1929, n_2, sky130_fd_sc_hd__inv_1_9_Y[0]);
  nand g2059 (w1928, sky130_fd_sc_hd__inv_1_11_Y[0], n_4);
  nand g2725 (n_33, w1931, w1932);
  nand g2063 (w1932, sky130_fd_sc_hd__inv_1_17_Y[0], n_2);
  or g2062 (w1931, in[16], n_9);
  nand g2726 (n_32, w1933, w1934);
  nand g2065 (w1934, n_8, sky130_fd_sc_hd__inv_1_0_Y[0]);
  nand g2064 (w1933, n_2, sky130_fd_sc_hd__inv_1_1_Y[0]);
  nand g2067 (w1936, n_8, sky130_fd_sc_hd__inv_1_44_Y[0]);
  nand g2066 (w1935, n_2, sky130_fd_sc_hd__inv_1_45_Y[0]);
  nand g2728 (n_30, w1937, w1938);
  nand g2069 (w1938, sky130_fd_sc_hd__inv_1_5_Y[0], n_2);
  or g2068 (w1937, in[4], n_9);
  or g2071 (w1940, in[12], n_9);
  or g2070 (w1939, in[13], n_1);
  nand g2730 (n_28, w1941, w1942);
  or g2073 (w1942, in[36], n_9);
  or g2072 (w1941, in[37], n_1);
  or g2075 (w1944, in[28], n_9);
  or g2074 (w1943, in[29], n_1);
  or g2077 (w1946, in[30], n_11);
  or g2076 (w1945, in[31], n_3);
  nand g2733 (n_25, w1947, w1948);
  or g2079 (w1948, in[34], n_11);
  or g2078 (w1947, in[35], n_3);
  nand g2734 (n_24, w1949, w1950);
  nand g2081 (w1950, sky130_fd_sc_hd__inv_1_22_Y[0], n_10);
  or g2080 (w1949, in[23], n_3);
  nand g2735 (n_23, w1951, w1952);
  or g2083 (w1952, in[32], n_9);
  or g2082 (w1951, in[33], n_1);
  or g2085 (w1954, in[24], n_9);
  or g2084 (w1953, in[25], n_1);
  nand g2737 (n_21, w1955, w1956);
  or g2087 (w1956, in[20], n_9);
  or g2086 (w1955, in[21], n_1);
  or g2089 (w1958, in[26], n_11);
  or g2088 (w1957, in[27], n_3);
  nand g2739 (n_19, w1959, w1960);
  nand g2091 (w1960, n_8, sky130_fd_sc_hd__inv_1_48_Y[0]);
  nand g2090 (w1959, n_10, sky130_fd_sc_hd__inv_1_50_Y[0]);
  nand g2093 (w1962, n_8, sky130_fd_sc_hd__inv_1_40_Y[0]);
  nand g2092 (w1961, n_2, sky130_fd_sc_hd__inv_1_41_Y[0]);
  nor g2741 (n_17, in[38], n_11);
  nand g2742 (n_16, n_2, sky130_fd_sc_hd__inv_1_53_Y[0]);
  nand g2743 (n_15, n_8, sky130_fd_sc_hd__inv_1_8_Y[0]);
  nand g2744 (n_14, w1963, n_7);
  or g2094 (w1963, n_0, sky130_fd_sc_hd__inv_1_59_Y[0]);
  not g2745 (n_10, n_11);
  not g2746 (n_8, n_9);
  nand g2747 (n_13, w1964, sram[3]);
  not g2095 (w1964, sram[2]);
  nand g2748 (n_12, sram[3], sram[2]);
  nand g2749 (n_11, n_0, sram[0]);
  nand g2750 (n_9, sram[1], sram[0]);
  not g2751 (n_5, n_6);
  not g2752 (n_3, n_4);
  not g2753 (n_1, n_2);
  nor g2754 (n_7, sram[2], sram[3]);
  and g2755 (n_6, w1965, sram[2]);
  not g2096 (w1965, sram[3]);
  nor g2756 (n_4, sram[0], sram[1]);
  nor g2757 (n_2, n_0, sram[0]);
  not g2758 (n_0, sram[1]);
  nor g1 (n_127, w1897, w1898);
  and g2 (w1889, w1900, w1901, sram[4], n_127);
  or g3 (n_44, n_128, n_129, w1909, w1910);
  not g4 (n_128, w1935);
  not g5 (n_129, w1936);
  or g6 (n_41, n_130, n_131, w1913, w1914);
  not g7 (n_130, w1961);
  not g8 (n_131, w1962);
  and g9 (w1899, w1921, w1922, w1923, n_16);
  nand g10 (w1908, w1953, w1954, w1957, w1958);
  nand g11 (w1907, w1943, w1944, w1945, w1946);
  or g12 (n_38, n_132, n_133, w1919, w1920);
  not g13 (n_132, w1939);
  not g14 (n_133, w1940);
endmodule

module mux_tree_size60_9(in, sram, sram_inv, out);
  input [0:59] in;
  input [0:5] sram, sram_inv;
  output [0:0] out;
  wire [0:59] in;
  wire [0:5] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_1_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_2_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_3_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_5_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_6_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_7_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_8_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_9_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_10_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_11_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_14_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_15_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_17_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_18_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_19_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_22_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_39_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_40_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_41_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_42_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_43_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_44_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_45_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_46_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_47_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_48_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_49_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_50_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_51_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_52_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_53_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_54_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_55_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_56_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_57_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_58_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_59_Y;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_19, n_21, n_23, n_24, n_25, n_28;
  wire n_30, n_32, n_33, n_34, n_35, n_36, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_52, n_54, n_55, n_56, n_57;
  wire n_58, n_59, n_127, n_128, n_129, n_130, n_131, n_132;
  wire n_133, w1966, w1967, w1968, w1969, w1970, w1971, w1972;
  wire w1973, w1974, w1975, w1976, w1977, w1978, w1979, w1980;
  wire w1981, w1982, w1983, w1984, w1985, w1986, w1987, w1988;
  wire w1989, w1990, w1991, w1992, w1993, w1994, w1995, w1996;
  wire w1997, w1998, w1999, w2000, w2001, w2002, w2003, w2004;
  wire w2005, w2006, w2007, w2008, w2009, w2010, w2011, w2012;
  wire w2013, w2014, w2015, w2016, w2017, w2018, w2019, w2020;
  wire w2021, w2022, w2023, w2024, w2025, w2026, w2027, w2028;
  wire w2029, w2030, w2031, w2032, w2033, w2034, w2035, w2036;
  wire w2037, w2038, w2039, w2040, w2041, w2042, w2043, w2044;
  not g1469 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  not g1470 (sky130_fd_sc_hd__inv_1_1_Y[0], in[1]);
  not g1464 (sky130_fd_sc_hd__inv_1_2_Y[0], in[2]);
  not g1465 (sky130_fd_sc_hd__inv_1_3_Y[0], in[3]);
  not g1471 (sky130_fd_sc_hd__inv_1_5_Y[0], in[5]);
  not g1472 (sky130_fd_sc_hd__inv_1_6_Y[0], in[6]);
  not g1463 (sky130_fd_sc_hd__inv_1_7_Y[0], in[7]);
  not g1455 (sky130_fd_sc_hd__inv_1_8_Y[0], in[8]);
  not g1457 (sky130_fd_sc_hd__inv_1_9_Y[0], in[9]);
  not g1460 (sky130_fd_sc_hd__inv_1_10_Y[0], in[10]);
  not g1462 (sky130_fd_sc_hd__inv_1_11_Y[0], in[11]);
  not g1473 (sky130_fd_sc_hd__inv_1_14_Y[0], in[14]);
  not g1461 (sky130_fd_sc_hd__inv_1_15_Y[0], in[15]);
  not g1474 (sky130_fd_sc_hd__inv_1_17_Y[0], in[17]);
  not g1459 (sky130_fd_sc_hd__inv_1_18_Y[0], in[18]);
  not g1458 (sky130_fd_sc_hd__inv_1_19_Y[0], in[19]);
  not g1456 (sky130_fd_sc_hd__inv_1_22_Y[0], in[22]);
  not g1453 (sky130_fd_sc_hd__inv_1_39_Y[0], in[39]);
  not g1466 (sky130_fd_sc_hd__inv_1_40_Y[0], in[40]);
  not g1454 (sky130_fd_sc_hd__inv_1_41_Y[0], in[41]);
  not g1452 (sky130_fd_sc_hd__inv_1_42_Y[0], in[42]);
  not g1448 (sky130_fd_sc_hd__inv_1_43_Y[0], in[43]);
  not g1475 (sky130_fd_sc_hd__inv_1_44_Y[0], in[44]);
  not g1476 (sky130_fd_sc_hd__inv_1_45_Y[0], in[45]);
  not g1477 (sky130_fd_sc_hd__inv_1_46_Y[0], in[46]);
  not g1451 (sky130_fd_sc_hd__inv_1_47_Y[0], in[47]);
  not g1478 (sky130_fd_sc_hd__inv_1_48_Y[0], in[48]);
  not g1443 (sky130_fd_sc_hd__inv_1_49_Y[0], in[49]);
  not g1444 (sky130_fd_sc_hd__inv_1_50_Y[0], in[50]);
  not g1449 (sky130_fd_sc_hd__inv_1_51_Y[0], in[51]);
  not g1479 (sky130_fd_sc_hd__inv_1_52_Y[0], in[52]);
  not g1450 (sky130_fd_sc_hd__inv_1_53_Y[0], in[53]);
  not g1480 (sky130_fd_sc_hd__inv_1_54_Y[0], in[54]);
  not g1445 (sky130_fd_sc_hd__inv_1_55_Y[0], in[55]);
  not g1446 (sky130_fd_sc_hd__inv_1_56_Y[0], in[56]);
  not g1447 (sky130_fd_sc_hd__inv_1_57_Y[0], in[57]);
  not g1468 (sky130_fd_sc_hd__inv_1_58_Y[0], in[58]);
  not g1467 (sky130_fd_sc_hd__inv_1_59_Y[0], in[59]);
  nand g2698 (out, w1966, w1967);
  nand g2098 (w1967, sram[5], n_57);
  or g2097 (w1966, sram[5], n_59);
  nor g2699 (n_59, w1968, n_58);
  nor g2700 (n_58, sram[4], n_52, n_55);
  nand g2701 (n_57, w1969, w1970);
  nand g2101 (w1970, sram[4], n_56);
  or g2100 (w1969, sram[4], n_54);
  nor g2702 (n_56, w1971, n_50, w1972);
  and g2103 (w1972, n_47, n_6);
  and g2102 (w1971, n_38, n_7);
  nand g2703 (n_55, w1973, w1974, n_14);
  or g2105 (w1974, n_12, n_48);
  or g2104 (w1973, n_5, n_39);
  nand g2704 (n_54, n_49, n_45, n_46, w1975);
  or g2106 (w1975, n_12, n_35);
  and g2108 (w1977, n_41, n_6);
  and g2107 (w1976, n_44, n_7);
  nor g2706 (n_52, w1978, n_13);
  or g2111 (w1980, n_13, n_40);
  or g2110 (w1979, n_12, n_42);
  nand g2708 (n_50, w1981, w1982);
  or g2113 (w1982, n_12, n_43);
  or g2112 (w1981, n_13, n_36);
  or g2709 (n_49, w1983, n_13);
  nor g2114 (w1983, n_21, n_24);
  nor g2710 (n_48, w1984, n_19, w1985);
  and g2116 (w1985, n_2, sky130_fd_sc_hd__inv_1_49_Y[0]);
  and g2115 (w1984, n_4, sky130_fd_sc_hd__inv_1_51_Y[0]);
  nand g2711 (n_47, n_34, n_15);
  nand g2712 (n_46, w1986, n_7);
  nand g2713 (n_45, w1987, n_6);
  and g2120 (w1989, n_10, sky130_fd_sc_hd__inv_1_46_Y[0]);
  and g2119 (w1988, n_4, sky130_fd_sc_hd__inv_1_47_Y[0]);
  nor g2715 (n_43, w1990, n_32, w1991);
  and g2122 (w1991, n_10, sky130_fd_sc_hd__inv_1_2_Y[0]);
  and g2121 (w1990, n_4, sky130_fd_sc_hd__inv_1_3_Y[0]);
  nor g2716 (n_42, n_23, n_25);
  and g2124 (w1993, n_10, sky130_fd_sc_hd__inv_1_42_Y[0]);
  and g2123 (w1992, n_4, sky130_fd_sc_hd__inv_1_43_Y[0]);
  nor g2718 (n_40, n_28, n_17, w1994);
  and g2125 (w1994, n_4, sky130_fd_sc_hd__inv_1_39_Y[0]);
  and g2719 (n_39, w1995, w1996, w1997);
  nand g2128 (w1997, n_0, sky130_fd_sc_hd__inv_1_58_Y[0]);
  nand g2127 (w1996, n_8, sky130_fd_sc_hd__inv_1_56_Y[0]);
  nand g2126 (w1995, sky130_fd_sc_hd__inv_1_57_Y[0], n_2);
  and g2130 (w1999, n_10, sky130_fd_sc_hd__inv_1_14_Y[0]);
  and g2129 (w1998, n_4, sky130_fd_sc_hd__inv_1_15_Y[0]);
  nand g2133 (w2002, n_10, sky130_fd_sc_hd__inv_1_54_Y[0]);
  nand g2132 (w2001, n_8, sky130_fd_sc_hd__inv_1_52_Y[0]);
  nand g2131 (w2000, sky130_fd_sc_hd__inv_1_55_Y[0], n_4);
  nor g2722 (n_36, w2003, n_30, w2004);
  and g2135 (w2004, n_10, sky130_fd_sc_hd__inv_1_6_Y[0]);
  and g2134 (w2003, n_4, sky130_fd_sc_hd__inv_1_7_Y[0]);
  nor g2723 (n_35, w2005, n_33, w2006);
  and g2137 (w2006, n_10, sky130_fd_sc_hd__inv_1_18_Y[0]);
  and g2136 (w2005, n_4, sky130_fd_sc_hd__inv_1_19_Y[0]);
  and g2724 (n_34, w2007, w2008, w2009);
  nand g2140 (w2009, n_10, sky130_fd_sc_hd__inv_1_10_Y[0]);
  nand g2139 (w2008, n_2, sky130_fd_sc_hd__inv_1_9_Y[0]);
  nand g2138 (w2007, sky130_fd_sc_hd__inv_1_11_Y[0], n_4);
  nand g2725 (n_33, w2010, w2011);
  nand g2142 (w2011, sky130_fd_sc_hd__inv_1_17_Y[0], n_2);
  or g2141 (w2010, in[16], n_9);
  nand g2726 (n_32, w2012, w2013);
  nand g2144 (w2013, n_8, sky130_fd_sc_hd__inv_1_0_Y[0]);
  nand g2143 (w2012, n_2, sky130_fd_sc_hd__inv_1_1_Y[0]);
  nand g2146 (w2015, n_8, sky130_fd_sc_hd__inv_1_44_Y[0]);
  nand g2145 (w2014, n_2, sky130_fd_sc_hd__inv_1_45_Y[0]);
  nand g2728 (n_30, w2016, w2017);
  nand g2148 (w2017, sky130_fd_sc_hd__inv_1_5_Y[0], n_2);
  or g2147 (w2016, in[4], n_9);
  or g2150 (w2019, in[12], n_9);
  or g2149 (w2018, in[13], n_1);
  nand g2730 (n_28, w2020, w2021);
  or g2152 (w2021, in[36], n_9);
  or g2151 (w2020, in[37], n_1);
  or g2154 (w2023, in[28], n_9);
  or g2153 (w2022, in[29], n_1);
  or g2156 (w2025, in[30], n_11);
  or g2155 (w2024, in[31], n_3);
  nand g2733 (n_25, w2026, w2027);
  or g2158 (w2027, in[34], n_11);
  or g2157 (w2026, in[35], n_3);
  nand g2734 (n_24, w2028, w2029);
  nand g2160 (w2029, sky130_fd_sc_hd__inv_1_22_Y[0], n_10);
  or g2159 (w2028, in[23], n_3);
  nand g2735 (n_23, w2030, w2031);
  or g2162 (w2031, in[32], n_9);
  or g2161 (w2030, in[33], n_1);
  or g2164 (w2033, in[24], n_9);
  or g2163 (w2032, in[25], n_1);
  nand g2737 (n_21, w2034, w2035);
  or g2166 (w2035, in[20], n_9);
  or g2165 (w2034, in[21], n_1);
  or g2168 (w2037, in[26], n_11);
  or g2167 (w2036, in[27], n_3);
  nand g2739 (n_19, w2038, w2039);
  nand g2170 (w2039, n_8, sky130_fd_sc_hd__inv_1_48_Y[0]);
  nand g2169 (w2038, n_10, sky130_fd_sc_hd__inv_1_50_Y[0]);
  nand g2172 (w2041, n_8, sky130_fd_sc_hd__inv_1_40_Y[0]);
  nand g2171 (w2040, n_2, sky130_fd_sc_hd__inv_1_41_Y[0]);
  nor g2741 (n_17, in[38], n_11);
  nand g2742 (n_16, n_2, sky130_fd_sc_hd__inv_1_53_Y[0]);
  nand g2743 (n_15, n_8, sky130_fd_sc_hd__inv_1_8_Y[0]);
  nand g2744 (n_14, w2042, n_7);
  or g2173 (w2042, n_0, sky130_fd_sc_hd__inv_1_59_Y[0]);
  not g2745 (n_10, n_11);
  not g2746 (n_8, n_9);
  nand g2747 (n_13, w2043, sram[3]);
  not g2174 (w2043, sram[2]);
  nand g2748 (n_12, sram[3], sram[2]);
  nand g2749 (n_11, n_0, sram[0]);
  nand g2750 (n_9, sram[1], sram[0]);
  not g2751 (n_5, n_6);
  not g2752 (n_3, n_4);
  not g2753 (n_1, n_2);
  nor g2754 (n_7, sram[2], sram[3]);
  and g2755 (n_6, w2044, sram[2]);
  not g2175 (w2044, sram[3]);
  nor g2756 (n_4, sram[0], sram[1]);
  nor g2757 (n_2, n_0, sram[0]);
  not g2758 (n_0, sram[1]);
  nor g1 (n_127, w1976, w1977);
  and g2 (w1968, w1979, w1980, sram[4], n_127);
  or g3 (n_44, n_128, n_129, w1988, w1989);
  not g4 (n_128, w2014);
  not g5 (n_129, w2015);
  or g6 (n_41, n_130, n_131, w1992, w1993);
  not g7 (n_130, w2040);
  not g8 (n_131, w2041);
  and g9 (w1978, w2000, w2001, w2002, n_16);
  nand g10 (w1987, w2032, w2033, w2036, w2037);
  nand g11 (w1986, w2022, w2023, w2024, w2025);
  or g12 (n_38, n_132, n_133, w1998, w1999);
  not g13 (n_132, w2018);
  not g14 (n_133, w2019);
endmodule

module mux_tree_size60_10(in, sram, sram_inv, out);
  input [0:59] in;
  input [0:5] sram, sram_inv;
  output [0:0] out;
  wire [0:59] in;
  wire [0:5] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_58_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_59_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_1_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_2_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_3_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_5_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_6_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_7_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_8_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_9_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_10_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_11_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_14_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_15_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_17_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_18_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_19_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_22_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_39_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_40_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_41_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_42_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_43_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_44_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_45_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_46_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_47_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_48_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_49_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_50_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_51_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_52_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_53_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_54_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_55_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_56_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_57_Y;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_19, n_21, n_23, n_24, n_25, n_28;
  wire n_30, n_32, n_33, n_34, n_35, n_36, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_52, n_54, n_55, n_56, n_57;
  wire n_58, n_59, n_127, n_128, n_129, n_130, n_131, n_132;
  wire n_133, w2045, w2046, w2047, w2048, w2049, w2050, w2051;
  wire w2052, w2053, w2054, w2055, w2056, w2057, w2058, w2059;
  wire w2060, w2061, w2062, w2063, w2064, w2065, w2066, w2067;
  wire w2068, w2069, w2070, w2071, w2072, w2073, w2074, w2075;
  wire w2076, w2077, w2078, w2079, w2080, w2081, w2082, w2083;
  wire w2084, w2085, w2086, w2087, w2088, w2089, w2090, w2091;
  wire w2092, w2093, w2094, w2095, w2096, w2097, w2098, w2099;
  wire w2100, w2101, w2102, w2103, w2104, w2105, w2106, w2107;
  wire w2108, w2109, w2110, w2111, w2112, w2113, w2114, w2115;
  wire w2116, w2117, w2118, w2119, w2120, w2121, w2122, w2123;
  not g1479 (sky130_fd_sc_hd__inv_1_58_Y[0], in[58]);
  not g1480 (sky130_fd_sc_hd__inv_1_59_Y[0], in[59]);
  not g1444 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  not g1445 (sky130_fd_sc_hd__inv_1_1_Y[0], in[1]);
  not g1446 (sky130_fd_sc_hd__inv_1_2_Y[0], in[2]);
  not g1447 (sky130_fd_sc_hd__inv_1_3_Y[0], in[3]);
  not g1448 (sky130_fd_sc_hd__inv_1_5_Y[0], in[5]);
  not g1449 (sky130_fd_sc_hd__inv_1_6_Y[0], in[6]);
  not g1450 (sky130_fd_sc_hd__inv_1_7_Y[0], in[7]);
  not g1451 (sky130_fd_sc_hd__inv_1_8_Y[0], in[8]);
  not g1452 (sky130_fd_sc_hd__inv_1_9_Y[0], in[9]);
  not g1453 (sky130_fd_sc_hd__inv_1_10_Y[0], in[10]);
  not g1454 (sky130_fd_sc_hd__inv_1_11_Y[0], in[11]);
  not g1455 (sky130_fd_sc_hd__inv_1_14_Y[0], in[14]);
  not g1456 (sky130_fd_sc_hd__inv_1_15_Y[0], in[15]);
  not g1457 (sky130_fd_sc_hd__inv_1_17_Y[0], in[17]);
  not g1458 (sky130_fd_sc_hd__inv_1_18_Y[0], in[18]);
  not g1459 (sky130_fd_sc_hd__inv_1_19_Y[0], in[19]);
  not g1460 (sky130_fd_sc_hd__inv_1_22_Y[0], in[22]);
  not g1461 (sky130_fd_sc_hd__inv_1_39_Y[0], in[39]);
  not g1462 (sky130_fd_sc_hd__inv_1_40_Y[0], in[40]);
  not g1463 (sky130_fd_sc_hd__inv_1_41_Y[0], in[41]);
  not g1464 (sky130_fd_sc_hd__inv_1_42_Y[0], in[42]);
  not g1465 (sky130_fd_sc_hd__inv_1_43_Y[0], in[43]);
  not g1466 (sky130_fd_sc_hd__inv_1_44_Y[0], in[44]);
  not g1467 (sky130_fd_sc_hd__inv_1_45_Y[0], in[45]);
  not g1468 (sky130_fd_sc_hd__inv_1_46_Y[0], in[46]);
  not g1469 (sky130_fd_sc_hd__inv_1_47_Y[0], in[47]);
  not g1470 (sky130_fd_sc_hd__inv_1_48_Y[0], in[48]);
  not g1471 (sky130_fd_sc_hd__inv_1_49_Y[0], in[49]);
  not g1472 (sky130_fd_sc_hd__inv_1_50_Y[0], in[50]);
  not g1473 (sky130_fd_sc_hd__inv_1_51_Y[0], in[51]);
  not g1474 (sky130_fd_sc_hd__inv_1_52_Y[0], in[52]);
  not g1443 (sky130_fd_sc_hd__inv_1_53_Y[0], in[53]);
  not g1475 (sky130_fd_sc_hd__inv_1_54_Y[0], in[54]);
  not g1476 (sky130_fd_sc_hd__inv_1_55_Y[0], in[55]);
  not g1477 (sky130_fd_sc_hd__inv_1_56_Y[0], in[56]);
  not g1478 (sky130_fd_sc_hd__inv_1_57_Y[0], in[57]);
  nand g2698 (out, w2045, w2046);
  nand g2177 (w2046, sram[5], n_57);
  or g2176 (w2045, n_59, sram[5]);
  nor g2699 (n_59, w2047, n_58);
  nor g2700 (n_58, n_55, sram[4], n_52);
  nand g2701 (n_57, w2048, w2049);
  nand g2180 (w2049, sram[4], n_56);
  or g2179 (w2048, sram[4], n_54);
  nor g2702 (n_56, w2050, n_50, w2051);
  and g2182 (w2051, n_47, n_6);
  and g2181 (w2050, n_38, n_7);
  nand g2703 (n_55, w2052, w2053, n_14);
  or g2184 (w2053, n_12, n_48);
  or g2183 (w2052, n_39, n_5);
  nand g2704 (n_54, n_49, n_45, n_46, w2054);
  or g2185 (w2054, n_12, n_35);
  and g2187 (w2056, n_41, n_6);
  and g2186 (w2055, n_44, n_7);
  nor g2706 (n_52, w2057, n_13);
  or g2190 (w2059, n_13, n_40);
  or g2189 (w2058, n_12, n_42);
  nand g2708 (n_50, w2060, w2061);
  or g2192 (w2061, n_12, n_43);
  or g2191 (w2060, n_13, n_36);
  or g2709 (n_49, w2062, n_13);
  nor g2193 (w2062, n_21, n_24);
  nor g2710 (n_48, w2063, n_19, w2064);
  and g2195 (w2064, n_2, sky130_fd_sc_hd__inv_1_49_Y[0]);
  and g2194 (w2063, n_4, sky130_fd_sc_hd__inv_1_51_Y[0]);
  nand g2711 (n_47, n_34, n_15);
  nand g2712 (n_46, w2065, n_7);
  nand g2713 (n_45, w2066, n_6);
  and g2199 (w2068, n_10, sky130_fd_sc_hd__inv_1_46_Y[0]);
  and g2198 (w2067, n_4, sky130_fd_sc_hd__inv_1_47_Y[0]);
  nor g2715 (n_43, w2069, n_32, w2070);
  and g2201 (w2070, n_10, sky130_fd_sc_hd__inv_1_2_Y[0]);
  and g2200 (w2069, n_4, sky130_fd_sc_hd__inv_1_3_Y[0]);
  nor g2716 (n_42, n_23, n_25);
  and g2203 (w2072, n_10, sky130_fd_sc_hd__inv_1_42_Y[0]);
  and g2202 (w2071, n_4, sky130_fd_sc_hd__inv_1_43_Y[0]);
  nor g2718 (n_40, n_28, n_17, w2073);
  and g2204 (w2073, n_4, sky130_fd_sc_hd__inv_1_39_Y[0]);
  and g2719 (n_39, w2074, w2075, w2076);
  nand g2207 (w2076, n_0, sky130_fd_sc_hd__inv_1_58_Y[0]);
  nand g2206 (w2075, n_8, sky130_fd_sc_hd__inv_1_56_Y[0]);
  nand g2205 (w2074, sky130_fd_sc_hd__inv_1_57_Y[0], n_2);
  and g2209 (w2078, n_10, sky130_fd_sc_hd__inv_1_14_Y[0]);
  and g2208 (w2077, n_4, sky130_fd_sc_hd__inv_1_15_Y[0]);
  nand g2212 (w2081, n_10, sky130_fd_sc_hd__inv_1_54_Y[0]);
  nand g2211 (w2080, n_8, sky130_fd_sc_hd__inv_1_52_Y[0]);
  nand g2210 (w2079, sky130_fd_sc_hd__inv_1_55_Y[0], n_4);
  nor g2722 (n_36, w2082, n_30, w2083);
  and g2214 (w2083, n_10, sky130_fd_sc_hd__inv_1_6_Y[0]);
  and g2213 (w2082, n_4, sky130_fd_sc_hd__inv_1_7_Y[0]);
  nor g2723 (n_35, w2084, n_33, w2085);
  and g2216 (w2085, n_10, sky130_fd_sc_hd__inv_1_18_Y[0]);
  and g2215 (w2084, n_4, sky130_fd_sc_hd__inv_1_19_Y[0]);
  and g2724 (n_34, w2086, w2087, w2088);
  nand g2219 (w2088, n_10, sky130_fd_sc_hd__inv_1_10_Y[0]);
  nand g2218 (w2087, n_2, sky130_fd_sc_hd__inv_1_9_Y[0]);
  nand g2217 (w2086, sky130_fd_sc_hd__inv_1_11_Y[0], n_4);
  nand g2725 (n_33, w2089, w2090);
  nand g2221 (w2090, sky130_fd_sc_hd__inv_1_17_Y[0], n_2);
  or g2220 (w2089, in[16], n_9);
  nand g2726 (n_32, w2091, w2092);
  nand g2223 (w2092, n_8, sky130_fd_sc_hd__inv_1_0_Y[0]);
  nand g2222 (w2091, n_2, sky130_fd_sc_hd__inv_1_1_Y[0]);
  nand g2225 (w2094, n_8, sky130_fd_sc_hd__inv_1_44_Y[0]);
  nand g2224 (w2093, n_2, sky130_fd_sc_hd__inv_1_45_Y[0]);
  nand g2728 (n_30, w2095, w2096);
  nand g2227 (w2096, sky130_fd_sc_hd__inv_1_5_Y[0], n_2);
  or g2226 (w2095, in[4], n_9);
  or g2229 (w2098, in[12], n_9);
  or g2228 (w2097, in[13], n_1);
  nand g2730 (n_28, w2099, w2100);
  or g2231 (w2100, in[36], n_9);
  or g2230 (w2099, in[37], n_1);
  or g2233 (w2102, in[28], n_9);
  or g2232 (w2101, in[29], n_1);
  or g2235 (w2104, in[30], n_11);
  or g2234 (w2103, in[31], n_3);
  nand g2733 (n_25, w2105, w2106);
  or g2237 (w2106, in[34], n_11);
  or g2236 (w2105, in[35], n_3);
  nand g2734 (n_24, w2107, w2108);
  nand g2239 (w2108, sky130_fd_sc_hd__inv_1_22_Y[0], n_10);
  or g2238 (w2107, in[23], n_3);
  nand g2735 (n_23, w2109, w2110);
  or g2241 (w2110, in[32], n_9);
  or g2240 (w2109, in[33], n_1);
  or g2243 (w2112, in[24], n_9);
  or g2242 (w2111, in[25], n_1);
  nand g2737 (n_21, w2113, w2114);
  or g2245 (w2114, in[20], n_9);
  or g2244 (w2113, in[21], n_1);
  or g2247 (w2116, in[26], n_11);
  or g2246 (w2115, in[27], n_3);
  nand g2739 (n_19, w2117, w2118);
  nand g2249 (w2118, n_8, sky130_fd_sc_hd__inv_1_48_Y[0]);
  nand g2248 (w2117, n_10, sky130_fd_sc_hd__inv_1_50_Y[0]);
  nand g2251 (w2120, n_8, sky130_fd_sc_hd__inv_1_40_Y[0]);
  nand g2250 (w2119, n_2, sky130_fd_sc_hd__inv_1_41_Y[0]);
  nor g2741 (n_17, in[38], n_11);
  nand g2742 (n_16, n_2, sky130_fd_sc_hd__inv_1_53_Y[0]);
  nand g2743 (n_15, n_8, sky130_fd_sc_hd__inv_1_8_Y[0]);
  nand g2744 (n_14, w2121, n_7);
  or g2252 (w2121, sky130_fd_sc_hd__inv_1_59_Y[0], n_0);
  not g2745 (n_10, n_11);
  not g2746 (n_8, n_9);
  nand g2747 (n_13, w2122, sram[3]);
  not g2253 (w2122, sram[2]);
  nand g2748 (n_12, sram[3], sram[2]);
  nand g2749 (n_11, n_0, sram[0]);
  nand g2750 (n_9, sram[1], sram[0]);
  not g2751 (n_5, n_6);
  not g2752 (n_3, n_4);
  not g2753 (n_1, n_2);
  nor g2754 (n_7, sram[2], sram[3]);
  and g2755 (n_6, w2123, sram[2]);
  not g2254 (w2123, sram[3]);
  nor g2756 (n_4, sram[0], sram[1]);
  nor g2757 (n_2, n_0, sram[0]);
  not g2758 (n_0, sram[1]);
  nor g1 (n_127, w2055, w2056);
  and g2 (w2047, w2058, w2059, sram[4], n_127);
  or g3 (n_44, n_128, n_129, w2067, w2068);
  not g4 (n_128, w2093);
  not g5 (n_129, w2094);
  or g6 (n_41, n_130, n_131, w2071, w2072);
  not g7 (n_130, w2119);
  not g8 (n_131, w2120);
  and g9 (w2057, w2079, w2080, w2081, n_16);
  nand g10 (w2066, w2111, w2112, w2115, w2116);
  nand g11 (w2065, w2101, w2102, w2103, w2104);
  or g12 (n_38, n_132, n_133, w2077, w2078);
  not g13 (n_132, w2097);
  not g14 (n_133, w2098);
endmodule

module mux_tree_size60_11(in, sram, sram_inv, out);
  input [0:59] in;
  input [0:5] sram, sram_inv;
  output [0:0] out;
  wire [0:59] in;
  wire [0:5] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_52_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_50_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_47_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_51_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_53_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_55_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_58_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_1_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_2_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_3_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_5_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_6_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_7_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_8_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_9_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_42_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_48_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_56_Y;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_17, n_18, n_20, n_22, n_23, n_24, n_27, n_29;
  wire n_30, n_31, n_33, n_34, n_35, n_36, n_37, n_38;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_60, n_61, n_62, n_63;
  wire w2124, w2125, w2126, w2127, w2128, w2129, w2130, w2131;
  wire w2132, w2133, w2134, w2135, w2136, w2137, w2138, w2139;
  wire w2140, w2141, w2142, w2143, w2144, w2145, w2146, w2147;
  wire w2148, w2149, w2150, w2151, w2152, w2153, w2154, w2155;
  wire w2156, w2157, w2158, w2159, w2160, w2161, w2162, w2163;
  wire w2164, w2165, w2166, w2167, w2168, w2169, w2170, w2171;
  wire w2172, w2173, w2174, w2175, w2176, w2177, w2178, w2179;
  wire w2180, w2181, w2182, w2183, w2184, w2185, w2186, w2187;
  wire w2188, w2189, w2190, w2191, w2192, w2193, w2194, w2195;
  wire w2196, w2197, w2198, w2199, w2200, w2201, w2202, w2203;
  not g1441 (sky130_fd_sc_hd__inv_1_52_Y[0], in[52]);
  not g1439 (sky130_fd_sc_hd__inv_1_50_Y[0], in[50]);
  not g1437 (sky130_fd_sc_hd__inv_1_47_Y[0], in[47]);
  not g1440 (sky130_fd_sc_hd__inv_1_51_Y[0], in[51]);
  not g1442 (sky130_fd_sc_hd__inv_1_53_Y[0], in[53]);
  not g1443 (sky130_fd_sc_hd__inv_1_55_Y[0], in[55]);
  not g1444 (sky130_fd_sc_hd__inv_1_58_Y[0], in[58]);
  not g1427 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  not g1428 (sky130_fd_sc_hd__inv_1_1_Y[0], in[1]);
  not g1429 (sky130_fd_sc_hd__inv_1_2_Y[0], in[2]);
  not g1430 (sky130_fd_sc_hd__inv_1_3_Y[0], in[3]);
  not g1431 (sky130_fd_sc_hd__inv_1_5_Y[0], in[5]);
  not g1432 (sky130_fd_sc_hd__inv_1_6_Y[0], in[6]);
  not g1433 (sky130_fd_sc_hd__inv_1_7_Y[0], in[7]);
  not g1435 (sky130_fd_sc_hd__inv_1_8_Y[0], in[8]);
  not g1434 (sky130_fd_sc_hd__inv_1_9_Y[0], in[9]);
  not g1436 (sky130_fd_sc_hd__inv_1_42_Y[0], in[42]);
  not g1438 (sky130_fd_sc_hd__inv_1_48_Y[0], in[48]);
  not g1408 (sky130_fd_sc_hd__inv_1_56_Y[0], in[56]);
  nand g2714 (out, w2124, w2125);
  nand g2256 (w2125, sram[5], n_63);
  or g2255 (w2124, n_62, sram[5]);
  nand g2715 (n_63, w2126, n_60);
  or g2257 (w2126, sram[4], n_61);
  nand g2716 (n_62, w2127, w2129);
  nand g2260 (w2129, w2128, sram[4]);
  not g2259 (w2128, n_59);
  or g2258 (w2127, n_58, sram[4]);
  nand g2717 (n_61, n_52, n_51, n_50, w2130);
  or g2261 (w2130, n_13, n_45);
  nand g2718 (n_60, sram[4], n_56, n_53, w2131);
  or g2262 (w2131, n_13, n_42);
  nor g2719 (n_59, w2132, n_57);
  and g2263 (w2132, n_6, n_49);
  nor g2720 (n_58, n_55, n_46, w2133);
  and g2264 (w2133, n_5, n_27);
  nand g2721 (n_57, w2134, w2135, n_54);
  or g2266 (w2135, n_4, n_48);
  or g2265 (w2134, n_13, n_47);
  and g2722 (n_56, w2136, w2137);
  nand g2268 (w2137, n_5, n_44);
  or g2267 (w2136, n_4, n_40);
  nand g2723 (n_55, w2138, w2139);
  or g2270 (w2139, n_43, n_13);
  or g2269 (w2138, n_41, n_4);
  nand g2724 (n_54, w2140, n_5);
  nand g2725 (n_53, w2141, n_6);
  or g2726 (n_52, w2142, n_4);
  nor g2273 (w2142, n_30, n_29);
  nand g2727 (n_51, w2143, n_6);
  nand g2728 (n_50, w2144, n_5);
  nand g2729 (n_49, w2145, w2146, n_36);
  or g2277 (w2146, in[46], n_10);
  or g2276 (w2145, in[45], n_7);
  nor g2730 (n_48, n_23, n_20);
  nor g2731 (n_47, n_34, n_31);
  nor g2732 (n_46, n_33, sram[3]);
  nor g2733 (n_45, n_24, n_22);
  nand g2734 (n_44, w2147, w2148, n_38);
  or g2279 (w2148, in[10], n_10);
  or g2278 (w2147, in[11], n_11);
  nor g2735 (n_43, w2149, n_37, w2150);
  and g2281 (w2150, n_9, sky130_fd_sc_hd__inv_1_50_Y[0]);
  and g2280 (w2149, n_12, sky130_fd_sc_hd__inv_1_51_Y[0]);
  nor g2736 (n_42, w2151, n_35, w2152);
  and g2283 (w2152, n_2, sky130_fd_sc_hd__inv_1_0_Y[0]);
  and g2282 (w2151, n_8, sky130_fd_sc_hd__inv_1_1_Y[0]);
  nor g2737 (n_41, w2153, n_18, w2154);
  and g2285 (w2154, n_2, sky130_fd_sc_hd__inv_1_52_Y[0]);
  and g2284 (w2153, n_8, sky130_fd_sc_hd__inv_1_53_Y[0]);
  nor g2738 (n_40, w2155, n_17, w2156);
  and g2287 (w2156, n_9, sky130_fd_sc_hd__inv_1_6_Y[0]);
  and g2286 (w2155, n_12, sky130_fd_sc_hd__inv_1_7_Y[0]);
  or g2289 (w2158, in[12], n_3);
  or g2288 (w2157, in[13], n_7);
  and g2740 (n_38, w2159, w2160);
  nand g2291 (w2160, n_2, sky130_fd_sc_hd__inv_1_8_Y[0]);
  nand g2290 (w2159, n_8, sky130_fd_sc_hd__inv_1_9_Y[0]);
  nand g2741 (n_37, w2161, w2162);
  nand g2293 (w2162, sky130_fd_sc_hd__inv_1_48_Y[0], n_2);
  or g2292 (w2161, in[49], n_7);
  nor g2742 (n_36, w2163, n_15);
  and g2294 (w2163, n_12, sky130_fd_sc_hd__inv_1_47_Y[0]);
  nand g2743 (n_35, w2164, w2165);
  nand g2296 (w2165, n_9, sky130_fd_sc_hd__inv_1_2_Y[0]);
  nand g2295 (w2164, n_12, sky130_fd_sc_hd__inv_1_3_Y[0]);
  nand g2744 (n_34, w2166, w2167);
  or g2298 (w2167, in[32], n_3);
  or g2297 (w2166, in[33], n_7);
  nor g2745 (n_33, w2168, n_14);
  and g2299 (w2168, n_0, sky130_fd_sc_hd__inv_1_58_Y[0]);
  or g2301 (w2170, in[14], n_10);
  or g2300 (w2169, in[15], n_11);
  nand g2747 (n_31, w2171, w2172);
  or g2303 (w2172, in[34], n_10);
  or g2302 (w2171, in[35], n_11);
  nand g2748 (n_30, w2173, w2174);
  or g2305 (w2174, in[20], n_3);
  or g2304 (w2173, in[21], n_7);
  nand g2749 (n_29, w2175, w2176);
  or g2307 (w2176, in[22], n_10);
  or g2306 (w2175, in[23], n_11);
  or g2309 (w2178, in[40], n_3);
  or g2308 (w2177, in[41], n_7);
  nand g2751 (n_27, w2179, w2180);
  nand g2311 (w2180, sky130_fd_sc_hd__inv_1_56_Y[0], n_2);
  or g2310 (w2179, in[57], n_7);
  or g2313 (w2182, in[30], n_10);
  or g2312 (w2181, in[31], n_11);
  nand g2315 (w2184, sky130_fd_sc_hd__inv_1_42_Y[0], n_9);
  or g2314 (w2183, in[43], n_11);
  nand g2754 (n_24, w2185, w2186);
  or g2317 (w2186, in[16], n_3);
  or g2316 (w2185, in[17], n_7);
  nand g2755 (n_23, w2187, w2188);
  or g2319 (w2188, in[36], n_3);
  or g2318 (w2187, in[37], n_7);
  nand g2756 (n_22, w2189, w2190);
  or g2321 (w2190, in[18], n_10);
  or g2320 (w2189, in[19], n_11);
  or g2323 (w2192, in[28], n_3);
  or g2322 (w2191, in[29], n_7);
  nand g2758 (n_20, w2193, w2194);
  or g2325 (w2194, in[38], n_10);
  or g2324 (w2193, in[39], n_11);
  or g2327 (w2196, in[26], n_10);
  or g2326 (w2195, in[27], n_11);
  nand g2760 (n_18, w2197, w2198);
  nand g2329 (w2198, sky130_fd_sc_hd__inv_1_55_Y[0], n_12);
  or g2328 (w2197, in[54], n_10);
  nand g2761 (n_17, w2199, w2200);
  nand g2331 (w2200, sky130_fd_sc_hd__inv_1_5_Y[0], n_8);
  or g2330 (w2199, in[4], n_3);
  or g2333 (w2202, in[24], n_3);
  or g2332 (w2201, in[25], n_7);
  nor g2763 (n_15, in[44], n_3);
  nor g2764 (n_14, w2203, sram[2]);
  and g2334 (w2203, sram[1], in[59]);
  not g2765 (n_11, n_12);
  not g2766 (n_9, n_10);
  not g2767 (n_7, n_8);
  nand g2768 (n_13, sram[3], sram[2]);
  nor g2769 (n_12, sram[0], sram[1]);
  nand g2770 (n_10, n_0, sram[0]);
  nor g2771 (n_8, n_0, sram[0]);
  not g2772 (n_2, n_3);
  nor g2773 (n_6, sram[2], sram[3]);
  nor g2774 (n_5, n_1, sram[3]);
  nand g2775 (n_4, n_1, sram[3]);
  nand g2776 (n_3, sram[1], sram[0]);
  not g2777 (n_1, sram[2]);
  not g2778 (n_0, sram[1]);
  nand g1 (w2143, w2191, w2192, w2181, w2182);
  nand g2 (w2144, w2201, w2202, w2195, w2196);
  nand g3 (w2141, w2157, w2158, w2169, w2170);
  nand g4 (w2140, w2177, w2178, w2183, w2184);
endmodule

module mux_tree_size60_12(in, sram, sram_inv, out);
  input [0:59] in;
  input [0:5] sram, sram_inv;
  output [0:0] out;
  wire [0:59] in;
  wire [0:5] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_1_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_2_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_3_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_5_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_6_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_7_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_8_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_9_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_10_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_11_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_41_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_42_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_45_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_47_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_48_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_50_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_51_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_52_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_53_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_55_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_58_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_56_Y;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_18, n_20, n_21, n_22, n_23, n_24, n_26, n_27;
  wire n_31, n_33, n_34, n_35, n_36, n_37, n_39, n_40;
  wire n_41, n_42, n_43, n_44, n_45, n_46, n_47, n_48;
  wire n_49, n_50, n_51, n_52, n_53, n_54, n_55, n_56;
  wire n_57, n_59, n_60, n_61, n_62, n_63, n_64, n_132;
  wire n_133, n_134, n_135, n_136, w2204, w2205, w2206, w2207;
  wire w2208, w2209, w2210, w2211, w2212, w2213, w2214, w2215;
  wire w2216, w2217, w2218, w2219, w2220, w2221, w2222, w2223;
  wire w2224, w2225, w2226, w2227, w2228, w2229, w2230, w2231;
  wire w2232, w2233, w2234, w2235, w2236, w2237, w2238, w2239;
  wire w2240, w2241, w2242, w2243, w2244, w2245, w2246, w2247;
  wire w2248, w2249, w2250, w2251, w2252, w2253, w2254, w2255;
  wire w2256, w2257, w2258, w2259, w2260, w2261, w2262, w2263;
  wire w2264, w2265, w2266, w2267, w2268, w2269, w2270, w2271;
  wire w2272, w2273, w2274, w2275, w2276, w2277, w2278, w2279;
  wire w2280, w2281, w2282;
  not g1442 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  not g1443 (sky130_fd_sc_hd__inv_1_1_Y[0], in[1]);
  not g1436 (sky130_fd_sc_hd__inv_1_2_Y[0], in[2]);
  not g1439 (sky130_fd_sc_hd__inv_1_3_Y[0], in[3]);
  not g1444 (sky130_fd_sc_hd__inv_1_5_Y[0], in[5]);
  not g1445 (sky130_fd_sc_hd__inv_1_6_Y[0], in[6]);
  not g1446 (sky130_fd_sc_hd__inv_1_7_Y[0], in[7]);
  not g1437 (sky130_fd_sc_hd__inv_1_8_Y[0], in[8]);
  not g1440 (sky130_fd_sc_hd__inv_1_9_Y[0], in[9]);
  not g1438 (sky130_fd_sc_hd__inv_1_10_Y[0], in[10]);
  not g1441 (sky130_fd_sc_hd__inv_1_11_Y[0], in[11]);
  not g1447 (sky130_fd_sc_hd__inv_1_41_Y[0], in[41]);
  not g1430 (sky130_fd_sc_hd__inv_1_42_Y[0], in[42]);
  not g1432 (sky130_fd_sc_hd__inv_1_45_Y[0], in[45]);
  not g1433 (sky130_fd_sc_hd__inv_1_47_Y[0], in[47]);
  not g1431 (sky130_fd_sc_hd__inv_1_48_Y[0], in[48]);
  not g1435 (sky130_fd_sc_hd__inv_1_50_Y[0], in[50]);
  not g1434 (sky130_fd_sc_hd__inv_1_51_Y[0], in[51]);
  not g1429 (sky130_fd_sc_hd__inv_1_52_Y[0], in[52]);
  not g1448 (sky130_fd_sc_hd__inv_1_53_Y[0], in[53]);
  not g1449 (sky130_fd_sc_hd__inv_1_55_Y[0], in[55]);
  not g1450 (sky130_fd_sc_hd__inv_1_58_Y[0], in[58]);
  not g1406 (sky130_fd_sc_hd__inv_1_56_Y[0], in[56]);
  nand g2720 (out, w2204, w2205);
  nand g2336 (w2205, sram[5], n_63);
  or g2335 (w2204, sram[5], n_64);
  nand g2721 (n_64, w2206, n_62);
  or g2337 (w2206, sram[4], n_59);
  nand g2722 (n_63, w2207, n_60);
  or g2338 (w2207, sram[4], n_61);
  nand g2723 (n_62, w2208, sram[4]);
  nand g2724 (n_61, n_53, n_52, n_51, w2209);
  or g2340 (w2209, n_13, n_48);
  nand g2725 (n_60, sram[4], n_56, n_54, w2210);
  or g2341 (w2210, n_13, n_44);
  nor g2726 (n_59, n_46, n_55, w2211);
  and g2342 (w2211, n_27, n_5);
  or g2344 (w2213, n_13, n_45);
  or g2343 (w2212, n_4, n_47);
  and g2728 (n_57, w2214, n_6);
  not g2345 (w2214, n_50);
  and g2729 (n_56, w2215, w2216);
  nand g2347 (w2216, n_5, n_41);
  or g2346 (w2215, n_4, n_43);
  nand g2730 (n_55, w2217, w2218);
  or g2349 (w2218, n_13, n_42);
  or g2348 (w2217, n_4, n_40);
  nand g2731 (n_54, w2219, n_6);
  nand g2732 (n_53, w2220, n_6);
  or g2733 (n_52, w2221, n_4);
  nor g2352 (w2221, n_24, n_22);
  nand g2734 (n_51, w2222, n_5);
  nor g2735 (n_50, w2223, n_39);
  and g2354 (w2223, n_8, sky130_fd_sc_hd__inv_1_45_Y[0]);
  nand g2736 (n_49, w2224, n_5);
  nor g2737 (n_48, n_21, n_26);
  nor g2738 (n_47, n_34, n_31);
  nor g2739 (n_46, sram[3], n_33);
  nor g2740 (n_45, n_23, n_20);
  nor g2741 (n_44, w2225, n_35, w2226);
  and g2357 (w2226, n_11, sky130_fd_sc_hd__inv_1_2_Y[0]);
  and g2356 (w2225, n_10, sky130_fd_sc_hd__inv_1_3_Y[0]);
  nor g2742 (n_43, w2227, n_37, w2228);
  and g2359 (w2228, n_11, sky130_fd_sc_hd__inv_1_6_Y[0]);
  and g2358 (w2227, n_10, sky130_fd_sc_hd__inv_1_7_Y[0]);
  nor g2743 (n_42, w2229, n_36, w2230);
  and g2361 (w2230, n_11, sky130_fd_sc_hd__inv_1_50_Y[0]);
  and g2360 (w2229, n_10, sky130_fd_sc_hd__inv_1_51_Y[0]);
  and g2363 (w2232, n_11, sky130_fd_sc_hd__inv_1_10_Y[0]);
  and g2362 (w2231, n_10, sky130_fd_sc_hd__inv_1_11_Y[0]);
  nor g2745 (n_40, w2233, n_18, w2234);
  and g2365 (w2234, n_2, sky130_fd_sc_hd__inv_1_52_Y[0]);
  and g2364 (w2233, n_8, sky130_fd_sc_hd__inv_1_53_Y[0]);
  nand g2746 (n_39, w2235, w2236, n_15);
  or g2367 (w2236, in[44], n_3);
  or g2366 (w2235, in[46], n_12);
  or g2369 (w2238, in[12], n_3);
  or g2368 (w2237, in[13], n_7);
  nand g2748 (n_37, w2239, w2240);
  nand g2371 (w2240, sky130_fd_sc_hd__inv_1_5_Y[0], n_8);
  or g2370 (w2239, in[4], n_3);
  nand g2749 (n_36, w2241, w2242);
  nand g2373 (w2242, sky130_fd_sc_hd__inv_1_48_Y[0], n_2);
  or g2372 (w2241, in[49], n_7);
  nand g2750 (n_35, w2243, w2244);
  nand g2375 (w2244, n_2, sky130_fd_sc_hd__inv_1_0_Y[0]);
  nand g2374 (w2243, n_8, sky130_fd_sc_hd__inv_1_1_Y[0]);
  nand g2751 (n_34, w2245, w2246);
  or g2377 (w2246, in[36], n_3);
  or g2376 (w2245, in[37], n_7);
  nor g2752 (n_33, w2247, n_14);
  and g2378 (w2247, n_0, sky130_fd_sc_hd__inv_1_58_Y[0]);
  or g2380 (w2249, in[14], n_12);
  or g2379 (w2248, in[15], n_9);
  nand g2754 (n_31, w2250, w2251);
  or g2382 (w2251, in[38], n_12);
  or g2381 (w2250, in[39], n_9);
  or g2384 (w2253, in[28], n_3);
  or g2383 (w2252, in[29], n_7);
  or g2386 (w2255, in[30], n_12);
  or g2385 (w2254, in[31], n_9);
  nand g2388 (w2257, sky130_fd_sc_hd__inv_1_41_Y[0], n_8);
  or g2387 (w2256, in[40], n_3);
  nand g2758 (n_27, w2258, w2259);
  nand g2390 (w2259, sky130_fd_sc_hd__inv_1_56_Y[0], n_2);
  or g2389 (w2258, in[57], n_7);
  nand g2759 (n_26, w2260, w2261);
  or g2392 (w2261, in[18], n_12);
  or g2391 (w2260, in[19], n_9);
  nand g2394 (w2263, sky130_fd_sc_hd__inv_1_42_Y[0], n_11);
  or g2393 (w2262, in[43], n_9);
  nand g2761 (n_24, w2264, w2265);
  or g2396 (w2265, in[20], n_3);
  or g2395 (w2264, in[21], n_7);
  nand g2762 (n_23, w2266, w2267);
  or g2398 (w2267, in[32], n_3);
  or g2397 (w2266, in[33], n_7);
  nand g2763 (n_22, w2268, w2269);
  or g2400 (w2269, in[22], n_12);
  or g2399 (w2268, in[23], n_9);
  nand g2764 (n_21, w2270, w2271);
  or g2402 (w2271, in[16], n_3);
  or g2401 (w2270, in[17], n_7);
  nand g2765 (n_20, w2272, w2273);
  or g2404 (w2273, in[34], n_12);
  or g2403 (w2272, in[35], n_9);
  or g2406 (w2275, in[26], n_12);
  or g2405 (w2274, in[27], n_9);
  nand g2767 (n_18, w2276, w2277);
  nand g2408 (w2277, sky130_fd_sc_hd__inv_1_55_Y[0], n_10);
  or g2407 (w2276, in[54], n_12);
  nand g2410 (w2279, n_2, sky130_fd_sc_hd__inv_1_8_Y[0]);
  nand g2409 (w2278, n_8, sky130_fd_sc_hd__inv_1_9_Y[0]);
  or g2412 (w2281, in[24], n_3);
  or g2411 (w2280, in[25], n_7);
  nand g2770 (n_15, n_10, sky130_fd_sc_hd__inv_1_47_Y[0]);
  nor g2771 (n_14, w2282, sram[2]);
  and g2413 (w2282, sram[1], in[59]);
  not g2772 (n_11, n_12);
  not g2773 (n_9, n_10);
  not g2774 (n_7, n_8);
  nand g2775 (n_13, sram[3], sram[2]);
  nand g2776 (n_12, n_0, sram[0]);
  nor g2777 (n_10, sram[0], sram[1]);
  nor g2778 (n_8, n_0, sram[0]);
  not g2779 (n_2, n_3);
  nor g2780 (n_6, sram[2], sram[3]);
  nor g2781 (n_5, n_1, sram[3]);
  nand g2782 (n_4, n_1, sram[3]);
  nand g2783 (n_3, sram[1], sram[0]);
  not g2784 (n_1, sram[2]);
  not g2785 (n_0, sram[1]);
  or g1 (w2208, n_132, n_133, n_134, n_57);
  not g2 (n_132, w2212);
  not g3 (n_133, w2213);
  not g4 (n_134, n_49);
  nand g5 (w2224, w2256, w2257, w2262, w2263);
  nand g6 (w2220, w2252, w2253, w2254, w2255);
  nand g7 (w2222, w2280, w2281, w2274, w2275);
  nand g8 (w2219, w2237, w2238, w2248, w2249);
  or g9 (n_41, n_135, n_136, w2231, w2232);
  not g10 (n_135, w2278);
  not g11 (n_136, w2279);
endmodule

module mux_tree_size60_13(in, sram, sram_inv, out);
  input [0:59] in;
  input [0:5] sram, sram_inv;
  output [0:0] out;
  wire [0:59] in;
  wire [0:5] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_1_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_2_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_3_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_5_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_6_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_7_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_8_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_9_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_10_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_11_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_41_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_42_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_45_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_47_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_48_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_50_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_51_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_52_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_53_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_55_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_58_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_56_Y;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_18, n_20, n_21, n_22, n_23, n_24, n_26, n_27;
  wire n_31, n_33, n_34, n_35, n_36, n_37, n_39, n_40;
  wire n_41, n_42, n_43, n_44, n_45, n_46, n_47, n_48;
  wire n_49, n_50, n_51, n_52, n_53, n_54, n_55, n_56;
  wire n_57, n_59, n_60, n_61, n_62, n_63, n_64, n_132;
  wire n_133, n_134, n_135, n_136, w2283, w2284, w2285, w2286;
  wire w2287, w2288, w2289, w2290, w2291, w2292, w2293, w2294;
  wire w2295, w2296, w2297, w2298, w2299, w2300, w2301, w2302;
  wire w2303, w2304, w2305, w2306, w2307, w2308, w2309, w2310;
  wire w2311, w2312, w2313, w2314, w2315, w2316, w2317, w2318;
  wire w2319, w2320, w2321, w2322, w2323, w2324, w2325, w2326;
  wire w2327, w2328, w2329, w2330, w2331, w2332, w2333, w2334;
  wire w2335, w2336, w2337, w2338, w2339, w2340, w2341, w2342;
  wire w2343, w2344, w2345, w2346, w2347, w2348, w2349, w2350;
  wire w2351, w2352, w2353, w2354, w2355, w2356, w2357, w2358;
  wire w2359, w2360, w2361;
  not g1441 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  not g1436 (sky130_fd_sc_hd__inv_1_1_Y[0], in[1]);
  not g1443 (sky130_fd_sc_hd__inv_1_2_Y[0], in[2]);
  not g1435 (sky130_fd_sc_hd__inv_1_3_Y[0], in[3]);
  not g1439 (sky130_fd_sc_hd__inv_1_5_Y[0], in[5]);
  not g1432 (sky130_fd_sc_hd__inv_1_6_Y[0], in[6]);
  not g1433 (sky130_fd_sc_hd__inv_1_7_Y[0], in[7]);
  not g1434 (sky130_fd_sc_hd__inv_1_8_Y[0], in[8]);
  not g1440 (sky130_fd_sc_hd__inv_1_9_Y[0], in[9]);
  not g1444 (sky130_fd_sc_hd__inv_1_10_Y[0], in[10]);
  not g1442 (sky130_fd_sc_hd__inv_1_11_Y[0], in[11]);
  not g1450 (sky130_fd_sc_hd__inv_1_41_Y[0], in[41]);
  not g1445 (sky130_fd_sc_hd__inv_1_42_Y[0], in[42]);
  not g1431 (sky130_fd_sc_hd__inv_1_45_Y[0], in[45]);
  not g1446 (sky130_fd_sc_hd__inv_1_47_Y[0], in[47]);
  not g1447 (sky130_fd_sc_hd__inv_1_48_Y[0], in[48]);
  not g1448 (sky130_fd_sc_hd__inv_1_50_Y[0], in[50]);
  not g1437 (sky130_fd_sc_hd__inv_1_51_Y[0], in[51]);
  not g1438 (sky130_fd_sc_hd__inv_1_52_Y[0], in[52]);
  not g1429 (sky130_fd_sc_hd__inv_1_53_Y[0], in[53]);
  not g1449 (sky130_fd_sc_hd__inv_1_55_Y[0], in[55]);
  not g1430 (sky130_fd_sc_hd__inv_1_58_Y[0], in[58]);
  not g1406 (sky130_fd_sc_hd__inv_1_56_Y[0], in[56]);
  nand g2720 (out, w2283, w2284);
  nand g2415 (w2284, sram[5], n_63);
  or g2414 (w2283, sram[5], n_64);
  nand g2721 (n_64, w2285, n_62);
  or g2416 (w2285, sram[4], n_59);
  nand g2722 (n_63, w2286, n_60);
  or g2417 (w2286, sram[4], n_61);
  nand g2723 (n_62, w2287, sram[4]);
  nand g2724 (n_61, n_53, n_52, n_51, w2288);
  or g2419 (w2288, n_13, n_48);
  nand g2725 (n_60, sram[4], n_56, n_54, w2289);
  or g2420 (w2289, n_13, n_44);
  nor g2726 (n_59, n_46, n_55, w2290);
  and g2421 (w2290, n_27, n_5);
  or g2423 (w2292, n_13, n_45);
  or g2422 (w2291, n_4, n_47);
  and g2728 (n_57, w2293, n_6);
  not g2424 (w2293, n_50);
  and g2729 (n_56, w2294, w2295);
  nand g2426 (w2295, n_5, n_41);
  or g2425 (w2294, n_4, n_43);
  nand g2730 (n_55, w2296, w2297);
  or g2428 (w2297, n_13, n_42);
  or g2427 (w2296, n_4, n_40);
  nand g2731 (n_54, w2298, n_6);
  nand g2732 (n_53, w2299, n_6);
  or g2733 (n_52, w2300, n_4);
  nor g2431 (w2300, n_24, n_22);
  nand g2734 (n_51, w2301, n_5);
  nor g2735 (n_50, w2302, n_39);
  and g2433 (w2302, n_8, sky130_fd_sc_hd__inv_1_45_Y[0]);
  nand g2736 (n_49, w2303, n_5);
  nor g2737 (n_48, n_21, n_26);
  nor g2738 (n_47, n_34, n_31);
  nor g2739 (n_46, sram[3], n_33);
  nor g2740 (n_45, n_23, n_20);
  nor g2741 (n_44, w2304, n_35, w2305);
  and g2436 (w2305, n_11, sky130_fd_sc_hd__inv_1_2_Y[0]);
  and g2435 (w2304, n_10, sky130_fd_sc_hd__inv_1_3_Y[0]);
  nor g2742 (n_43, w2306, n_37, w2307);
  and g2438 (w2307, n_11, sky130_fd_sc_hd__inv_1_6_Y[0]);
  and g2437 (w2306, n_10, sky130_fd_sc_hd__inv_1_7_Y[0]);
  nor g2743 (n_42, w2308, n_36, w2309);
  and g2440 (w2309, n_11, sky130_fd_sc_hd__inv_1_50_Y[0]);
  and g2439 (w2308, n_10, sky130_fd_sc_hd__inv_1_51_Y[0]);
  and g2442 (w2311, n_11, sky130_fd_sc_hd__inv_1_10_Y[0]);
  and g2441 (w2310, n_10, sky130_fd_sc_hd__inv_1_11_Y[0]);
  nor g2745 (n_40, w2312, n_18, w2313);
  and g2444 (w2313, n_2, sky130_fd_sc_hd__inv_1_52_Y[0]);
  and g2443 (w2312, n_8, sky130_fd_sc_hd__inv_1_53_Y[0]);
  nand g2746 (n_39, w2314, w2315, n_15);
  or g2446 (w2315, in[44], n_3);
  or g2445 (w2314, in[46], n_12);
  or g2448 (w2317, in[12], n_3);
  or g2447 (w2316, in[13], n_7);
  nand g2748 (n_37, w2318, w2319);
  nand g2450 (w2319, sky130_fd_sc_hd__inv_1_5_Y[0], n_8);
  or g2449 (w2318, in[4], n_3);
  nand g2749 (n_36, w2320, w2321);
  nand g2452 (w2321, sky130_fd_sc_hd__inv_1_48_Y[0], n_2);
  or g2451 (w2320, in[49], n_7);
  nand g2750 (n_35, w2322, w2323);
  nand g2454 (w2323, n_2, sky130_fd_sc_hd__inv_1_0_Y[0]);
  nand g2453 (w2322, n_8, sky130_fd_sc_hd__inv_1_1_Y[0]);
  nand g2751 (n_34, w2324, w2325);
  or g2456 (w2325, in[36], n_3);
  or g2455 (w2324, in[37], n_7);
  nor g2752 (n_33, w2326, n_14);
  and g2457 (w2326, n_0, sky130_fd_sc_hd__inv_1_58_Y[0]);
  or g2459 (w2328, in[14], n_12);
  or g2458 (w2327, in[15], n_9);
  nand g2754 (n_31, w2329, w2330);
  or g2461 (w2330, in[38], n_12);
  or g2460 (w2329, in[39], n_9);
  or g2463 (w2332, in[28], n_3);
  or g2462 (w2331, in[29], n_7);
  or g2465 (w2334, in[30], n_12);
  or g2464 (w2333, in[31], n_9);
  nand g2467 (w2336, sky130_fd_sc_hd__inv_1_41_Y[0], n_8);
  or g2466 (w2335, in[40], n_3);
  nand g2758 (n_27, w2337, w2338);
  nand g2469 (w2338, sky130_fd_sc_hd__inv_1_56_Y[0], n_2);
  or g2468 (w2337, in[57], n_7);
  nand g2759 (n_26, w2339, w2340);
  or g2471 (w2340, in[18], n_12);
  or g2470 (w2339, in[19], n_9);
  nand g2473 (w2342, sky130_fd_sc_hd__inv_1_42_Y[0], n_11);
  or g2472 (w2341, in[43], n_9);
  nand g2761 (n_24, w2343, w2344);
  or g2475 (w2344, in[20], n_3);
  or g2474 (w2343, in[21], n_7);
  nand g2762 (n_23, w2345, w2346);
  or g2477 (w2346, in[32], n_3);
  or g2476 (w2345, in[33], n_7);
  nand g2763 (n_22, w2347, w2348);
  or g2479 (w2348, in[22], n_12);
  or g2478 (w2347, in[23], n_9);
  nand g2764 (n_21, w2349, w2350);
  or g2481 (w2350, in[16], n_3);
  or g2480 (w2349, in[17], n_7);
  nand g2765 (n_20, w2351, w2352);
  or g2483 (w2352, in[34], n_12);
  or g2482 (w2351, in[35], n_9);
  or g2485 (w2354, in[26], n_12);
  or g2484 (w2353, in[27], n_9);
  nand g2767 (n_18, w2355, w2356);
  nand g2487 (w2356, sky130_fd_sc_hd__inv_1_55_Y[0], n_10);
  or g2486 (w2355, in[54], n_12);
  nand g2489 (w2358, n_2, sky130_fd_sc_hd__inv_1_8_Y[0]);
  nand g2488 (w2357, n_8, sky130_fd_sc_hd__inv_1_9_Y[0]);
  or g2491 (w2360, in[24], n_3);
  or g2490 (w2359, in[25], n_7);
  nand g2770 (n_15, n_10, sky130_fd_sc_hd__inv_1_47_Y[0]);
  nor g2771 (n_14, w2361, sram[2]);
  and g2492 (w2361, sram[1], in[59]);
  not g2772 (n_11, n_12);
  not g2773 (n_9, n_10);
  not g2774 (n_7, n_8);
  nand g2775 (n_13, sram[3], sram[2]);
  nand g2776 (n_12, n_0, sram[0]);
  nor g2777 (n_10, sram[0], sram[1]);
  nor g2778 (n_8, n_0, sram[0]);
  not g2779 (n_2, n_3);
  nor g2780 (n_6, sram[2], sram[3]);
  nor g2781 (n_5, n_1, sram[3]);
  nand g2782 (n_4, n_1, sram[3]);
  nand g2783 (n_3, sram[1], sram[0]);
  not g2784 (n_1, sram[2]);
  not g2785 (n_0, sram[1]);
  or g1 (w2287, n_132, n_133, n_134, n_57);
  not g2 (n_132, w2291);
  not g3 (n_133, w2292);
  not g4 (n_134, n_49);
  nand g5 (w2303, w2335, w2336, w2341, w2342);
  nand g6 (w2299, w2331, w2332, w2333, w2334);
  nand g7 (w2301, w2359, w2360, w2353, w2354);
  nand g8 (w2298, w2316, w2317, w2327, w2328);
  or g9 (n_41, n_135, n_136, w2310, w2311);
  not g10 (n_135, w2357);
  not g11 (n_136, w2358);
endmodule

module mux_tree_size60_14(in, sram, sram_inv, out);
  input [0:59] in;
  input [0:5] sram, sram_inv;
  output [0:0] out;
  wire [0:59] in;
  wire [0:5] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_1_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_2_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_3_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_5_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_6_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_7_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_8_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_9_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_10_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_11_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_41_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_42_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_45_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_47_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_48_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_50_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_51_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_52_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_53_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_55_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_58_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_56_Y;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_18, n_20, n_21, n_22, n_23, n_24, n_26, n_27;
  wire n_31, n_33, n_34, n_35, n_36, n_37, n_39, n_40;
  wire n_41, n_42, n_43, n_44, n_45, n_46, n_47, n_48;
  wire n_49, n_50, n_51, n_52, n_53, n_54, n_55, n_56;
  wire n_57, n_59, n_60, n_61, n_62, n_63, n_64, n_132;
  wire n_133, n_134, n_135, n_136, w2362, w2363, w2364, w2365;
  wire w2366, w2367, w2368, w2369, w2370, w2371, w2372, w2373;
  wire w2374, w2375, w2376, w2377, w2378, w2379, w2380, w2381;
  wire w2382, w2383, w2384, w2385, w2386, w2387, w2388, w2389;
  wire w2390, w2391, w2392, w2393, w2394, w2395, w2396, w2397;
  wire w2398, w2399, w2400, w2401, w2402, w2403, w2404, w2405;
  wire w2406, w2407, w2408, w2409, w2410, w2411, w2412, w2413;
  wire w2414, w2415, w2416, w2417, w2418, w2419, w2420, w2421;
  wire w2422, w2423, w2424, w2425, w2426, w2427, w2428, w2429;
  wire w2430, w2431, w2432, w2433, w2434, w2435, w2436, w2437;
  wire w2438, w2439, w2440;
  not g1442 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  not g1443 (sky130_fd_sc_hd__inv_1_1_Y[0], in[1]);
  not g1436 (sky130_fd_sc_hd__inv_1_2_Y[0], in[2]);
  not g1444 (sky130_fd_sc_hd__inv_1_3_Y[0], in[3]);
  not g1437 (sky130_fd_sc_hd__inv_1_5_Y[0], in[5]);
  not g1438 (sky130_fd_sc_hd__inv_1_6_Y[0], in[6]);
  not g1445 (sky130_fd_sc_hd__inv_1_7_Y[0], in[7]);
  not g1439 (sky130_fd_sc_hd__inv_1_8_Y[0], in[8]);
  not g1446 (sky130_fd_sc_hd__inv_1_9_Y[0], in[9]);
  not g1441 (sky130_fd_sc_hd__inv_1_10_Y[0], in[10]);
  not g1440 (sky130_fd_sc_hd__inv_1_11_Y[0], in[11]);
  not g1447 (sky130_fd_sc_hd__inv_1_41_Y[0], in[41]);
  not g1434 (sky130_fd_sc_hd__inv_1_42_Y[0], in[42]);
  not g1435 (sky130_fd_sc_hd__inv_1_45_Y[0], in[45]);
  not g1448 (sky130_fd_sc_hd__inv_1_47_Y[0], in[47]);
  not g1432 (sky130_fd_sc_hd__inv_1_48_Y[0], in[48]);
  not g1433 (sky130_fd_sc_hd__inv_1_50_Y[0], in[50]);
  not g1429 (sky130_fd_sc_hd__inv_1_51_Y[0], in[51]);
  not g1430 (sky130_fd_sc_hd__inv_1_52_Y[0], in[52]);
  not g1431 (sky130_fd_sc_hd__inv_1_53_Y[0], in[53]);
  not g1449 (sky130_fd_sc_hd__inv_1_55_Y[0], in[55]);
  not g1450 (sky130_fd_sc_hd__inv_1_58_Y[0], in[58]);
  not g1406 (sky130_fd_sc_hd__inv_1_56_Y[0], in[56]);
  nand g2720 (out, w2362, w2363);
  nand g2494 (w2363, sram[5], n_63);
  or g2493 (w2362, sram[5], n_64);
  nand g2721 (n_64, w2364, n_62);
  or g2495 (w2364, sram[4], n_59);
  nand g2722 (n_63, w2365, n_60);
  or g2496 (w2365, sram[4], n_61);
  nand g2723 (n_62, w2366, sram[4]);
  nand g2724 (n_61, n_53, n_52, n_51, w2367);
  or g2498 (w2367, n_13, n_48);
  nand g2725 (n_60, sram[4], n_56, n_54, w2368);
  or g2499 (w2368, n_13, n_44);
  nor g2726 (n_59, n_46, n_55, w2369);
  and g2500 (w2369, n_27, n_5);
  or g2502 (w2371, n_13, n_45);
  or g2501 (w2370, n_4, n_47);
  and g2728 (n_57, w2372, n_6);
  not g2503 (w2372, n_50);
  and g2729 (n_56, w2373, w2374);
  nand g2505 (w2374, n_5, n_41);
  or g2504 (w2373, n_4, n_43);
  nand g2730 (n_55, w2375, w2376);
  or g2507 (w2376, n_13, n_42);
  or g2506 (w2375, n_4, n_40);
  nand g2731 (n_54, w2377, n_6);
  nand g2732 (n_53, w2378, n_6);
  or g2733 (n_52, w2379, n_4);
  nor g2510 (w2379, n_24, n_22);
  nand g2734 (n_51, w2380, n_5);
  nor g2735 (n_50, w2381, n_39);
  and g2512 (w2381, n_8, sky130_fd_sc_hd__inv_1_45_Y[0]);
  nand g2736 (n_49, w2382, n_5);
  nor g2737 (n_48, n_21, n_26);
  nor g2738 (n_47, n_34, n_31);
  nor g2739 (n_46, sram[3], n_33);
  nor g2740 (n_45, n_23, n_20);
  nor g2741 (n_44, w2383, n_35, w2384);
  and g2515 (w2384, n_11, sky130_fd_sc_hd__inv_1_2_Y[0]);
  and g2514 (w2383, n_10, sky130_fd_sc_hd__inv_1_3_Y[0]);
  nor g2742 (n_43, w2385, n_37, w2386);
  and g2517 (w2386, n_11, sky130_fd_sc_hd__inv_1_6_Y[0]);
  and g2516 (w2385, n_10, sky130_fd_sc_hd__inv_1_7_Y[0]);
  nor g2743 (n_42, w2387, n_36, w2388);
  and g2519 (w2388, n_11, sky130_fd_sc_hd__inv_1_50_Y[0]);
  and g2518 (w2387, n_10, sky130_fd_sc_hd__inv_1_51_Y[0]);
  and g2521 (w2390, n_11, sky130_fd_sc_hd__inv_1_10_Y[0]);
  and g2520 (w2389, n_10, sky130_fd_sc_hd__inv_1_11_Y[0]);
  nor g2745 (n_40, w2391, n_18, w2392);
  and g2523 (w2392, n_2, sky130_fd_sc_hd__inv_1_52_Y[0]);
  and g2522 (w2391, n_8, sky130_fd_sc_hd__inv_1_53_Y[0]);
  nand g2746 (n_39, w2393, w2394, n_15);
  or g2525 (w2394, in[44], n_3);
  or g2524 (w2393, in[46], n_12);
  or g2527 (w2396, in[12], n_3);
  or g2526 (w2395, in[13], n_7);
  nand g2748 (n_37, w2397, w2398);
  nand g2529 (w2398, sky130_fd_sc_hd__inv_1_5_Y[0], n_8);
  or g2528 (w2397, in[4], n_3);
  nand g2749 (n_36, w2399, w2400);
  nand g2531 (w2400, sky130_fd_sc_hd__inv_1_48_Y[0], n_2);
  or g2530 (w2399, in[49], n_7);
  nand g2750 (n_35, w2401, w2402);
  nand g2533 (w2402, n_2, sky130_fd_sc_hd__inv_1_0_Y[0]);
  nand g2532 (w2401, n_8, sky130_fd_sc_hd__inv_1_1_Y[0]);
  nand g2751 (n_34, w2403, w2404);
  or g2535 (w2404, in[36], n_3);
  or g2534 (w2403, in[37], n_7);
  nor g2752 (n_33, w2405, n_14);
  and g2536 (w2405, n_0, sky130_fd_sc_hd__inv_1_58_Y[0]);
  or g2538 (w2407, in[14], n_12);
  or g2537 (w2406, in[15], n_9);
  nand g2754 (n_31, w2408, w2409);
  or g2540 (w2409, in[38], n_12);
  or g2539 (w2408, in[39], n_9);
  or g2542 (w2411, in[28], n_3);
  or g2541 (w2410, in[29], n_7);
  or g2544 (w2413, in[30], n_12);
  or g2543 (w2412, in[31], n_9);
  nand g2546 (w2415, sky130_fd_sc_hd__inv_1_41_Y[0], n_8);
  or g2545 (w2414, in[40], n_3);
  nand g2758 (n_27, w2416, w2417);
  nand g2548 (w2417, sky130_fd_sc_hd__inv_1_56_Y[0], n_2);
  or g2547 (w2416, in[57], n_7);
  nand g2759 (n_26, w2418, w2419);
  or g2550 (w2419, in[18], n_12);
  or g2549 (w2418, in[19], n_9);
  nand g2552 (w2421, sky130_fd_sc_hd__inv_1_42_Y[0], n_11);
  or g2551 (w2420, in[43], n_9);
  nand g2761 (n_24, w2422, w2423);
  or g2554 (w2423, in[20], n_3);
  or g2553 (w2422, in[21], n_7);
  nand g2762 (n_23, w2424, w2425);
  or g2556 (w2425, in[32], n_3);
  or g2555 (w2424, in[33], n_7);
  nand g2763 (n_22, w2426, w2427);
  or g2558 (w2427, in[22], n_12);
  or g2557 (w2426, in[23], n_9);
  nand g2764 (n_21, w2428, w2429);
  or g2560 (w2429, in[16], n_3);
  or g2559 (w2428, in[17], n_7);
  nand g2765 (n_20, w2430, w2431);
  or g2562 (w2431, in[34], n_12);
  or g2561 (w2430, in[35], n_9);
  or g2627 (w2433, in[26], n_12);
  or g2563 (w2432, in[27], n_9);
  nand g2767 (n_18, w2434, w2435);
  nand g2629 (w2435, sky130_fd_sc_hd__inv_1_55_Y[0], n_10);
  or g2628 (w2434, in[54], n_12);
  nand g2631 (w2437, n_2, sky130_fd_sc_hd__inv_1_8_Y[0]);
  nand g2630 (w2436, n_8, sky130_fd_sc_hd__inv_1_9_Y[0]);
  or g2633 (w2439, in[24], n_3);
  or g2632 (w2438, in[25], n_7);
  nand g2770 (n_15, n_10, sky130_fd_sc_hd__inv_1_47_Y[0]);
  nor g2771 (n_14, w2440, sram[2]);
  and g2634 (w2440, sram[1], in[59]);
  not g2772 (n_11, n_12);
  not g2773 (n_9, n_10);
  not g2774 (n_7, n_8);
  nand g2775 (n_13, sram[3], sram[2]);
  nand g2776 (n_12, n_0, sram[0]);
  nor g2777 (n_10, sram[0], sram[1]);
  nor g2778 (n_8, n_0, sram[0]);
  not g2779 (n_2, n_3);
  nor g2780 (n_6, sram[2], sram[3]);
  nor g2781 (n_5, n_1, sram[3]);
  nand g2782 (n_4, n_1, sram[3]);
  nand g2783 (n_3, sram[1], sram[0]);
  not g2784 (n_1, sram[2]);
  not g2785 (n_0, sram[1]);
  or g1 (w2366, n_132, n_133, n_134, n_57);
  not g2 (n_132, w2370);
  not g3 (n_133, w2371);
  not g4 (n_134, n_49);
  nand g5 (w2382, w2414, w2415, w2420, w2421);
  nand g6 (w2378, w2410, w2411, w2412, w2413);
  nand g7 (w2380, w2438, w2439, w2432, w2433);
  nand g8 (w2377, w2395, w2396, w2406, w2407);
  or g9 (n_41, n_135, n_136, w2389, w2390);
  not g10 (n_135, w2436);
  not g11 (n_136, w2437);
endmodule

module mux_tree_size60_15(in, sram, sram_inv, out);
  input [0:59] in;
  input [0:5] sram, sram_inv;
  output [0:0] out;
  wire [0:59] in;
  wire [0:5] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_1_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_2_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_3_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_5_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_6_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_7_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_8_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_9_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_10_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_11_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_41_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_42_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_45_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_47_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_48_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_50_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_51_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_52_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_53_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_55_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_58_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_56_Y;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_18, n_20, n_21, n_22, n_23, n_24, n_26, n_27;
  wire n_31, n_33, n_34, n_35, n_36, n_37, n_39, n_40;
  wire n_41, n_42, n_43, n_44, n_45, n_46, n_47, n_48;
  wire n_49, n_50, n_51, n_52, n_53, n_54, n_55, n_56;
  wire n_57, n_59, n_60, n_61, n_62, n_63, n_64, n_132;
  wire n_133, n_134, n_135, n_136, w2441, w2442, w2443, w2444;
  wire w2445, w2446, w2447, w2448, w2449, w2450, w2451, w2452;
  wire w2453, w2454, w2455, w2456, w2457, w2458, w2459, w2460;
  wire w2461, w2462, w2463, w2464, w2465, w2466, w2467, w2468;
  wire w2469, w2470, w2471, w2472, w2473, w2474, w2475, w2476;
  wire w2477, w2478, w2479, w2480, w2481, w2482, w2483, w2484;
  wire w2485, w2486, w2487, w2488, w2489, w2490, w2491, w2492;
  wire w2493, w2494, w2495, w2496, w2497, w2498, w2499, w2500;
  wire w2501, w2502, w2503, w2504, w2505, w2506, w2507, w2508;
  wire w2509, w2510, w2511, w2512, w2513, w2514, w2515, w2516;
  wire w2517, w2518, w2519;
  not g1442 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  not g1443 (sky130_fd_sc_hd__inv_1_1_Y[0], in[1]);
  not g1433 (sky130_fd_sc_hd__inv_1_2_Y[0], in[2]);
  not g1438 (sky130_fd_sc_hd__inv_1_3_Y[0], in[3]);
  not g1444 (sky130_fd_sc_hd__inv_1_5_Y[0], in[5]);
  not g1435 (sky130_fd_sc_hd__inv_1_6_Y[0], in[6]);
  not g1439 (sky130_fd_sc_hd__inv_1_7_Y[0], in[7]);
  not g1445 (sky130_fd_sc_hd__inv_1_8_Y[0], in[8]);
  not g1446 (sky130_fd_sc_hd__inv_1_9_Y[0], in[9]);
  not g1434 (sky130_fd_sc_hd__inv_1_10_Y[0], in[10]);
  not g1437 (sky130_fd_sc_hd__inv_1_11_Y[0], in[11]);
  not g1447 (sky130_fd_sc_hd__inv_1_41_Y[0], in[41]);
  not g1436 (sky130_fd_sc_hd__inv_1_42_Y[0], in[42]);
  not g1448 (sky130_fd_sc_hd__inv_1_45_Y[0], in[45]);
  not g1441 (sky130_fd_sc_hd__inv_1_47_Y[0], in[47]);
  not g1449 (sky130_fd_sc_hd__inv_1_48_Y[0], in[48]);
  not g1450 (sky130_fd_sc_hd__inv_1_50_Y[0], in[50]);
  not g1440 (sky130_fd_sc_hd__inv_1_51_Y[0], in[51]);
  not g1432 (sky130_fd_sc_hd__inv_1_52_Y[0], in[52]);
  not g1429 (sky130_fd_sc_hd__inv_1_53_Y[0], in[53]);
  not g1431 (sky130_fd_sc_hd__inv_1_55_Y[0], in[55]);
  not g1430 (sky130_fd_sc_hd__inv_1_58_Y[0], in[58]);
  not g1406 (sky130_fd_sc_hd__inv_1_56_Y[0], in[56]);
  nand g2720 (out, w2441, w2442);
  nand g2636 (w2442, sram[5], n_63);
  or g2635 (w2441, sram[5], n_64);
  nand g2721 (n_64, w2443, n_62);
  or g2637 (w2443, sram[4], n_59);
  nand g2722 (n_63, w2444, n_60);
  or g2638 (w2444, sram[4], n_61);
  nand g2723 (n_62, w2445, sram[4]);
  nand g2724 (n_61, n_53, n_52, n_51, w2446);
  or g2640 (w2446, n_13, n_48);
  nand g2725 (n_60, sram[4], n_56, n_54, w2447);
  or g2641 (w2447, n_13, n_44);
  nor g2726 (n_59, n_46, n_55, w2448);
  and g2642 (w2448, n_27, n_5);
  or g2644 (w2450, n_13, n_45);
  or g2643 (w2449, n_4, n_47);
  and g2728 (n_57, w2451, n_6);
  not g2645 (w2451, n_50);
  and g2729 (n_56, w2452, w2453);
  nand g2647 (w2453, n_5, n_41);
  or g2646 (w2452, n_4, n_43);
  nand g2730 (n_55, w2454, w2455);
  or g2649 (w2455, n_13, n_42);
  or g2648 (w2454, n_4, n_40);
  nand g2731 (n_54, w2456, n_6);
  nand g2732 (n_53, w2457, n_6);
  or g2733 (n_52, w2458, n_4);
  nor g2652 (w2458, n_24, n_22);
  nand g2734 (n_51, w2459, n_5);
  nor g2735 (n_50, w2460, n_39);
  and g2654 (w2460, n_8, sky130_fd_sc_hd__inv_1_45_Y[0]);
  nand g2736 (n_49, w2461, n_5);
  nor g2737 (n_48, n_21, n_26);
  nor g2738 (n_47, n_34, n_31);
  nor g2739 (n_46, sram[3], n_33);
  nor g2740 (n_45, n_23, n_20);
  nor g2741 (n_44, w2462, n_35, w2463);
  and g2657 (w2463, n_11, sky130_fd_sc_hd__inv_1_2_Y[0]);
  and g2656 (w2462, n_10, sky130_fd_sc_hd__inv_1_3_Y[0]);
  nor g2742 (n_43, w2464, n_37, w2465);
  and g2659 (w2465, n_11, sky130_fd_sc_hd__inv_1_6_Y[0]);
  and g2658 (w2464, n_10, sky130_fd_sc_hd__inv_1_7_Y[0]);
  nor g2743 (n_42, w2466, n_36, w2467);
  and g2661 (w2467, n_11, sky130_fd_sc_hd__inv_1_50_Y[0]);
  and g2660 (w2466, n_10, sky130_fd_sc_hd__inv_1_51_Y[0]);
  and g2791 (w2469, n_11, sky130_fd_sc_hd__inv_1_10_Y[0]);
  and g2662 (w2468, n_10, sky130_fd_sc_hd__inv_1_11_Y[0]);
  nor g2745 (n_40, w2470, n_18, w2471);
  and g2793 (w2471, n_2, sky130_fd_sc_hd__inv_1_52_Y[0]);
  and g2792 (w2470, n_8, sky130_fd_sc_hd__inv_1_53_Y[0]);
  nand g2746 (n_39, w2472, w2473, n_15);
  or g2795 (w2473, in[44], n_3);
  or g2794 (w2472, in[46], n_12);
  or g2797 (w2475, in[12], n_3);
  or g2796 (w2474, in[13], n_7);
  nand g2748 (n_37, w2476, w2477);
  nand g2799 (w2477, sky130_fd_sc_hd__inv_1_5_Y[0], n_8);
  or g2798 (w2476, in[4], n_3);
  nand g2749 (n_36, w2478, w2479);
  nand g2801 (w2479, sky130_fd_sc_hd__inv_1_48_Y[0], n_2);
  or g2800 (w2478, in[49], n_7);
  nand g2750 (n_35, w2480, w2481);
  nand g2803 (w2481, n_2, sky130_fd_sc_hd__inv_1_0_Y[0]);
  nand g2802 (w2480, n_8, sky130_fd_sc_hd__inv_1_1_Y[0]);
  nand g2751 (n_34, w2482, w2483);
  or g2805 (w2483, in[36], n_3);
  or g2804 (w2482, in[37], n_7);
  nor g2752 (n_33, w2484, n_14);
  and g2806 (w2484, n_0, sky130_fd_sc_hd__inv_1_58_Y[0]);
  or g2808 (w2486, in[14], n_12);
  or g2807 (w2485, in[15], n_9);
  nand g2754 (n_31, w2487, w2488);
  or g2810 (w2488, in[38], n_12);
  or g2809 (w2487, in[39], n_9);
  or g2812 (w2490, in[28], n_3);
  or g2811 (w2489, in[29], n_7);
  or g2814 (w2492, in[30], n_12);
  or g2813 (w2491, in[31], n_9);
  nand g2816 (w2494, sky130_fd_sc_hd__inv_1_41_Y[0], n_8);
  or g2815 (w2493, in[40], n_3);
  nand g2758 (n_27, w2495, w2496);
  nand g2818 (w2496, sky130_fd_sc_hd__inv_1_56_Y[0], n_2);
  or g2817 (w2495, in[57], n_7);
  nand g2759 (n_26, w2497, w2498);
  or g2820 (w2498, in[18], n_12);
  or g2819 (w2497, in[19], n_9);
  nand g2822 (w2500, sky130_fd_sc_hd__inv_1_42_Y[0], n_11);
  or g2821 (w2499, in[43], n_9);
  nand g2761 (n_24, w2501, w2502);
  or g2824 (w2502, in[20], n_3);
  or g2823 (w2501, in[21], n_7);
  nand g2762 (n_23, w2503, w2504);
  or g2826 (w2504, in[32], n_3);
  or g2825 (w2503, in[33], n_7);
  nand g2763 (n_22, w2505, w2506);
  or g2828 (w2506, in[22], n_12);
  or g2827 (w2505, in[23], n_9);
  nand g2764 (n_21, w2507, w2508);
  or g2830 (w2508, in[16], n_3);
  or g2829 (w2507, in[17], n_7);
  nand g2765 (n_20, w2509, w2510);
  or g2832 (w2510, in[34], n_12);
  or g2831 (w2509, in[35], n_9);
  or g2834 (w2512, in[26], n_12);
  or g2833 (w2511, in[27], n_9);
  nand g2767 (n_18, w2513, w2514);
  nand g2836 (w2514, sky130_fd_sc_hd__inv_1_55_Y[0], n_10);
  or g2835 (w2513, in[54], n_12);
  nand g2838 (w2516, n_2, sky130_fd_sc_hd__inv_1_8_Y[0]);
  nand g2837 (w2515, n_8, sky130_fd_sc_hd__inv_1_9_Y[0]);
  or g2840 (w2518, in[24], n_3);
  or g2839 (w2517, in[25], n_7);
  nand g2770 (n_15, n_10, sky130_fd_sc_hd__inv_1_47_Y[0]);
  nor g2771 (n_14, w2519, sram[2]);
  and g2841 (w2519, sram[1], in[59]);
  not g2772 (n_11, n_12);
  not g2773 (n_9, n_10);
  not g2774 (n_7, n_8);
  nand g2775 (n_13, sram[3], sram[2]);
  nand g2776 (n_12, n_0, sram[0]);
  nor g2777 (n_10, sram[0], sram[1]);
  nor g2778 (n_8, n_0, sram[0]);
  not g2779 (n_2, n_3);
  nor g2780 (n_6, sram[2], sram[3]);
  nor g2781 (n_5, n_1, sram[3]);
  nand g2782 (n_4, n_1, sram[3]);
  nand g2783 (n_3, sram[1], sram[0]);
  not g2784 (n_1, sram[2]);
  not g2785 (n_0, sram[1]);
  or g1 (w2445, n_132, n_133, n_134, n_57);
  not g2 (n_132, w2449);
  not g3 (n_133, w2450);
  not g4 (n_134, n_49);
  nand g5 (w2461, w2493, w2494, w2499, w2500);
  nand g6 (w2457, w2489, w2490, w2491, w2492);
  nand g7 (w2459, w2517, w2518, w2511, w2512);
  nand g8 (w2456, w2474, w2475, w2485, w2486);
  or g9 (n_41, n_135, n_136, w2468, w2469);
  not g10 (n_135, w2515);
  not g11 (n_136, w2516);
endmodule

module mux_tree_size60_16(in, sram, sram_inv, out);
  input [0:59] in;
  input [0:5] sram, sram_inv;
  output [0:0] out;
  wire [0:59] in;
  wire [0:5] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_58_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_1_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_2_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_3_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_5_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_6_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_7_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_8_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_9_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_10_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_11_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_41_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_42_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_45_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_47_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_48_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_50_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_51_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_52_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_53_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_55_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_56_Y;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_18, n_20, n_21, n_22, n_23, n_24, n_26, n_27;
  wire n_31, n_33, n_34, n_35, n_36, n_37, n_39, n_40;
  wire n_41, n_42, n_43, n_44, n_45, n_46, n_47, n_48;
  wire n_49, n_50, n_51, n_52, n_53, n_54, n_55, n_56;
  wire n_57, n_59, n_60, n_61, n_62, n_63, n_64, n_132;
  wire n_133, n_134, n_135, n_136, w2520, w2521, w2522, w2523;
  wire w2524, w2525, w2526, w2527, w2528, w2529, w2530, w2531;
  wire w2532, w2533, w2534, w2535, w2536, w2537, w2538, w2539;
  wire w2540, w2541, w2542, w2543, w2544, w2545, w2546, w2547;
  wire w2548, w2549, w2550, w2551, w2552, w2553, w2554, w2555;
  wire w2556, w2557, w2558, w2559, w2560, w2561, w2562, w2563;
  wire w2564, w2565, w2566, w2567, w2568, w2569, w2570, w2571;
  wire w2572, w2573, w2574, w2575, w2576, w2577, w2578, w2579;
  wire w2580, w2581, w2582, w2583, w2584, w2585, w2586, w2587;
  wire w2588, w2589, w2590, w2591, w2592, w2593, w2594, w2595;
  wire w2596, w2597, w2598;
  not g1450 (sky130_fd_sc_hd__inv_1_58_Y[0], in[58]);
  not g1431 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  not g1432 (sky130_fd_sc_hd__inv_1_1_Y[0], in[1]);
  not g1433 (sky130_fd_sc_hd__inv_1_2_Y[0], in[2]);
  not g1434 (sky130_fd_sc_hd__inv_1_3_Y[0], in[3]);
  not g1435 (sky130_fd_sc_hd__inv_1_5_Y[0], in[5]);
  not g1436 (sky130_fd_sc_hd__inv_1_6_Y[0], in[6]);
  not g1437 (sky130_fd_sc_hd__inv_1_7_Y[0], in[7]);
  not g1430 (sky130_fd_sc_hd__inv_1_8_Y[0], in[8]);
  not g1438 (sky130_fd_sc_hd__inv_1_9_Y[0], in[9]);
  not g1439 (sky130_fd_sc_hd__inv_1_10_Y[0], in[10]);
  not g1440 (sky130_fd_sc_hd__inv_1_11_Y[0], in[11]);
  not g1441 (sky130_fd_sc_hd__inv_1_41_Y[0], in[41]);
  not g1442 (sky130_fd_sc_hd__inv_1_42_Y[0], in[42]);
  not g1443 (sky130_fd_sc_hd__inv_1_45_Y[0], in[45]);
  not g1444 (sky130_fd_sc_hd__inv_1_47_Y[0], in[47]);
  not g1445 (sky130_fd_sc_hd__inv_1_48_Y[0], in[48]);
  not g1446 (sky130_fd_sc_hd__inv_1_50_Y[0], in[50]);
  not g1447 (sky130_fd_sc_hd__inv_1_51_Y[0], in[51]);
  not g1429 (sky130_fd_sc_hd__inv_1_52_Y[0], in[52]);
  not g1448 (sky130_fd_sc_hd__inv_1_53_Y[0], in[53]);
  not g1449 (sky130_fd_sc_hd__inv_1_55_Y[0], in[55]);
  not g1406 (sky130_fd_sc_hd__inv_1_56_Y[0], in[56]);
  nand g2720 (out, w2520, w2521);
  nand g2843 (w2521, sram[5], n_63);
  or g2842 (w2520, n_64, sram[5]);
  nand g2721 (n_64, w2522, n_62);
  or g2844 (w2522, n_59, sram[4]);
  nand g2722 (n_63, w2523, n_60);
  or g2845 (w2523, sram[4], n_61);
  nand g2723 (n_62, w2524, sram[4]);
  nand g2724 (n_61, n_53, n_52, n_51, w2525);
  or g2847 (w2525, n_13, n_48);
  nand g2725 (n_60, sram[4], n_56, n_54, w2526);
  or g2848 (w2526, n_13, n_44);
  nor g2726 (n_59, n_46, n_55, w2527);
  and g2849 (w2527, n_27, n_5);
  or g2851 (w2529, n_13, n_45);
  or g2850 (w2528, n_4, n_47);
  and g2728 (n_57, w2530, n_6);
  not g2852 (w2530, n_50);
  and g2729 (n_56, w2531, w2532);
  nand g2854 (w2532, n_5, n_41);
  or g2853 (w2531, n_4, n_43);
  nand g2730 (n_55, w2533, w2534);
  or g2856 (w2534, n_13, n_42);
  or g2855 (w2533, n_4, n_40);
  nand g2731 (n_54, w2535, n_6);
  nand g2732 (n_53, w2536, n_6);
  or g2733 (n_52, w2537, n_4);
  nor g2859 (w2537, n_24, n_22);
  nand g2734 (n_51, w2538, n_5);
  nor g2735 (n_50, w2539, n_39);
  and g2861 (w2539, n_8, sky130_fd_sc_hd__inv_1_45_Y[0]);
  nand g2736 (n_49, w2540, n_5);
  nor g2737 (n_48, n_21, n_26);
  nor g2738 (n_47, n_34, n_31);
  nor g2739 (n_46, n_33, sram[3]);
  nor g2740 (n_45, n_23, n_20);
  nor g2741 (n_44, w2541, n_35, w2542);
  and g2864 (w2542, n_11, sky130_fd_sc_hd__inv_1_2_Y[0]);
  and g2863 (w2541, n_10, sky130_fd_sc_hd__inv_1_3_Y[0]);
  nor g2742 (n_43, w2543, n_37, w2544);
  and g2866 (w2544, n_11, sky130_fd_sc_hd__inv_1_6_Y[0]);
  and g2865 (w2543, n_10, sky130_fd_sc_hd__inv_1_7_Y[0]);
  nor g2743 (n_42, w2545, n_36, w2546);
  and g2868 (w2546, n_11, sky130_fd_sc_hd__inv_1_50_Y[0]);
  and g2867 (w2545, n_10, sky130_fd_sc_hd__inv_1_51_Y[0]);
  and g2870 (w2548, n_11, sky130_fd_sc_hd__inv_1_10_Y[0]);
  and g2869 (w2547, n_10, sky130_fd_sc_hd__inv_1_11_Y[0]);
  nor g2745 (n_40, w2549, n_18, w2550);
  and g2872 (w2550, n_2, sky130_fd_sc_hd__inv_1_52_Y[0]);
  and g2871 (w2549, n_8, sky130_fd_sc_hd__inv_1_53_Y[0]);
  nand g2746 (n_39, w2551, w2552, n_15);
  or g2874 (w2552, in[44], n_3);
  or g2873 (w2551, in[46], n_12);
  or g2876 (w2554, in[12], n_3);
  or g2875 (w2553, in[13], n_7);
  nand g2748 (n_37, w2555, w2556);
  nand g2878 (w2556, sky130_fd_sc_hd__inv_1_5_Y[0], n_8);
  or g2877 (w2555, in[4], n_3);
  nand g2749 (n_36, w2557, w2558);
  nand g2880 (w2558, sky130_fd_sc_hd__inv_1_48_Y[0], n_2);
  or g2879 (w2557, in[49], n_7);
  nand g2750 (n_35, w2559, w2560);
  nand g2882 (w2560, n_2, sky130_fd_sc_hd__inv_1_0_Y[0]);
  nand g2881 (w2559, n_8, sky130_fd_sc_hd__inv_1_1_Y[0]);
  nand g2751 (n_34, w2561, w2562);
  or g2884 (w2562, in[36], n_3);
  or g2883 (w2561, in[37], n_7);
  nor g2752 (n_33, w2563, n_14);
  and g2885 (w2563, n_0, sky130_fd_sc_hd__inv_1_58_Y[0]);
  or g2887 (w2565, in[14], n_12);
  or g2886 (w2564, in[15], n_9);
  nand g2754 (n_31, w2566, w2567);
  or g2889 (w2567, in[38], n_12);
  or g2888 (w2566, in[39], n_9);
  or g2891 (w2569, in[28], n_3);
  or g2890 (w2568, in[29], n_7);
  or g2893 (w2571, in[30], n_12);
  or g2892 (w2570, in[31], n_9);
  nand g2895 (w2573, sky130_fd_sc_hd__inv_1_41_Y[0], n_8);
  or g2894 (w2572, in[40], n_3);
  nand g2758 (n_27, w2574, w2575);
  nand g2897 (w2575, sky130_fd_sc_hd__inv_1_56_Y[0], n_2);
  or g2896 (w2574, in[57], n_7);
  nand g2759 (n_26, w2576, w2577);
  or g2899 (w2577, in[18], n_12);
  or g2898 (w2576, in[19], n_9);
  nand g2901 (w2579, sky130_fd_sc_hd__inv_1_42_Y[0], n_11);
  or g2900 (w2578, in[43], n_9);
  nand g2761 (n_24, w2580, w2581);
  or g2903 (w2581, in[20], n_3);
  or g2902 (w2580, in[21], n_7);
  nand g2762 (n_23, w2582, w2583);
  or g2905 (w2583, in[32], n_3);
  or g2904 (w2582, in[33], n_7);
  nand g2763 (n_22, w2584, w2585);
  or g2907 (w2585, in[22], n_12);
  or g2906 (w2584, in[23], n_9);
  nand g2764 (n_21, w2586, w2587);
  or g2909 (w2587, in[16], n_3);
  or g2908 (w2586, in[17], n_7);
  nand g2765 (n_20, w2588, w2589);
  or g2911 (w2589, in[34], n_12);
  or g2910 (w2588, in[35], n_9);
  or g2913 (w2591, in[26], n_12);
  or g2912 (w2590, in[27], n_9);
  nand g2767 (n_18, w2592, w2593);
  nand g2915 (w2593, sky130_fd_sc_hd__inv_1_55_Y[0], n_10);
  or g2914 (w2592, in[54], n_12);
  nand g2917 (w2595, n_2, sky130_fd_sc_hd__inv_1_8_Y[0]);
  nand g2916 (w2594, n_8, sky130_fd_sc_hd__inv_1_9_Y[0]);
  or g2919 (w2597, in[24], n_3);
  or g2918 (w2596, in[25], n_7);
  nand g2770 (n_15, n_10, sky130_fd_sc_hd__inv_1_47_Y[0]);
  nor g2771 (n_14, w2598, sram[2]);
  and g2920 (w2598, sram[1], in[59]);
  not g2772 (n_11, n_12);
  not g2773 (n_9, n_10);
  not g2774 (n_7, n_8);
  nand g2775 (n_13, sram[3], sram[2]);
  nand g2776 (n_12, n_0, sram[0]);
  nor g2777 (n_10, sram[0], sram[1]);
  nor g2778 (n_8, n_0, sram[0]);
  not g2779 (n_2, n_3);
  nor g2780 (n_6, sram[2], sram[3]);
  nor g2781 (n_5, n_1, sram[3]);
  nand g2782 (n_4, n_1, sram[3]);
  nand g2783 (n_3, sram[1], sram[0]);
  not g2784 (n_1, sram[2]);
  not g2785 (n_0, sram[1]);
  or g1 (w2524, n_132, n_133, n_134, n_57);
  not g2 (n_132, w2528);
  not g3 (n_133, w2529);
  not g4 (n_134, n_49);
  nand g5 (w2540, w2572, w2573, w2578, w2579);
  nand g6 (w2536, w2568, w2569, w2570, w2571);
  nand g7 (w2538, w2596, w2597, w2590, w2591);
  nand g8 (w2535, w2553, w2554, w2564, w2565);
  or g9 (n_41, n_135, n_136, w2547, w2548);
  not g10 (n_135, w2594);
  not g11 (n_136, w2595);
endmodule

module mux_tree_size60_17(in, sram, sram_inv, out);
  input [0:59] in;
  input [0:5] sram, sram_inv;
  output [0:0] out;
  wire [0:59] in;
  wire [0:5] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_47_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_1_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_2_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_3_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_5_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_6_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_7_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_8_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_9_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_10_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_11_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_14_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_15_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_17_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_18_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_19_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_22_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_40_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_41_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_42_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_44_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_45_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_46_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_48_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_49_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_50_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_51_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_52_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_53_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_55_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_56_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_57_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_59_Y;
  wire n_0, n_1, n_3, n_4, n_5, n_6, n_7, n_8;
  wire n_9, n_10, n_11, n_12, n_13, n_14, n_15, n_16;
  wire n_17, n_18, n_20, n_21, n_23, n_24, n_25, n_26;
  wire n_27, n_28, n_29, n_32, n_34, n_37, n_38, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_59, n_60, n_61, n_62, n_63, n_131;
  wire n_132, n_133, n_134, n_135, w2599, w2600, w2601, w2602;
  wire w2603, w2604, w2605, w2606, w2607, w2608, w2609, w2610;
  wire w2611, w2612, w2613, w2614, w2615, w2616, w2617, w2618;
  wire w2619, w2620, w2621, w2622, w2623, w2624, w2625, w2626;
  wire w2627, w2628, w2629, w2630, w2631, w2632, w2633, w2634;
  wire w2635, w2636, w2637, w2638, w2639, w2640, w2641, w2642;
  wire w2643, w2644, w2645, w2646, w2647, w2648, w2649, w2650;
  wire w2651, w2652, w2653, w2654, w2655, w2656, w2657, w2658;
  wire w2659, w2660, w2661, w2662, w2663, w2664, w2665, w2666;
  wire w2667, w2668, w2669, w2670, w2671, w2672, w2673, w2674;
  wire w2675, w2676, w2677, w2678, w2679;
  not g1483 (sky130_fd_sc_hd__inv_1_47_Y[0], in[47]);
  not g1479 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  not g1494 (sky130_fd_sc_hd__inv_1_1_Y[0], in[1]);
  not g1484 (sky130_fd_sc_hd__inv_1_2_Y[0], in[2]);
  not g1480 (sky130_fd_sc_hd__inv_1_3_Y[0], in[3]);
  not g1493 (sky130_fd_sc_hd__inv_1_5_Y[0], in[5]);
  not g1495 (sky130_fd_sc_hd__inv_1_6_Y[0], in[6]);
  not g1476 (sky130_fd_sc_hd__inv_1_7_Y[0], in[7]);
  not g1498 (sky130_fd_sc_hd__inv_1_8_Y[0], in[8]);
  not g1492 (sky130_fd_sc_hd__inv_1_9_Y[0], in[9]);
  not g1490 (sky130_fd_sc_hd__inv_1_10_Y[0], in[10]);
  not g1491 (sky130_fd_sc_hd__inv_1_11_Y[0], in[11]);
  not g1487 (sky130_fd_sc_hd__inv_1_14_Y[0], in[14]);
  not g1489 (sky130_fd_sc_hd__inv_1_15_Y[0], in[15]);
  not g1488 (sky130_fd_sc_hd__inv_1_17_Y[0], in[17]);
  not g1496 (sky130_fd_sc_hd__inv_1_18_Y[0], in[18]);
  not g1485 (sky130_fd_sc_hd__inv_1_19_Y[0], in[19]);
  not g1486 (sky130_fd_sc_hd__inv_1_22_Y[0], in[22]);
  not g1473 (sky130_fd_sc_hd__inv_1_40_Y[0], in[40]);
  not g1504 (sky130_fd_sc_hd__inv_1_41_Y[0], in[41]);
  not g1499 (sky130_fd_sc_hd__inv_1_42_Y[0], in[42]);
  not g1500 (sky130_fd_sc_hd__inv_1_44_Y[0], in[44]);
  not g1505 (sky130_fd_sc_hd__inv_1_45_Y[0], in[45]);
  not g1501 (sky130_fd_sc_hd__inv_1_46_Y[0], in[46]);
  not g1497 (sky130_fd_sc_hd__inv_1_48_Y[0], in[48]);
  not g1478 (sky130_fd_sc_hd__inv_1_49_Y[0], in[49]);
  not g1481 (sky130_fd_sc_hd__inv_1_50_Y[0], in[50]);
  not g1474 (sky130_fd_sc_hd__inv_1_51_Y[0], in[51]);
  not g1472 (sky130_fd_sc_hd__inv_1_52_Y[0], in[52]);
  not g1482 (sky130_fd_sc_hd__inv_1_53_Y[0], in[53]);
  not g1502 (sky130_fd_sc_hd__inv_1_55_Y[0], in[55]);
  not g1503 (sky130_fd_sc_hd__inv_1_56_Y[0], in[56]);
  not g1475 (sky130_fd_sc_hd__inv_1_57_Y[0], in[57]);
  not g1477 (sky130_fd_sc_hd__inv_1_59_Y[0], in[59]);
  nand g2768 (out, w2599, w2600);
  nand g2922 (w2600, sram[5], n_62);
  or g2921 (w2599, sram[5], n_63);
  nand g2769 (n_63, w2601, n_61);
  or g2923 (w2601, sram[4], n_59);
  nand g2770 (n_62, w2602, w2603);
  nand g2925 (w2603, sram[4], n_57);
  or g2924 (w2602, sram[4], n_60);
  nand g2771 (n_61, w2604, sram[4]);
  nand g2772 (n_60, n_50, n_52, n_49, w2605);
  or g2927 (w2605, n_9, n_41);
  nor g2773 (n_59, w2606, n_54, w2607);
  and g2929 (w2607, n_29, n_7);
  and g2928 (w2606, n_39, n_1);
  or g2931 (w2609, n_6, n_44);
  or g2930 (w2608, n_9, n_46);
  nor g2775 (n_57, n_55, n_53, w2610);
  and g2932 (w2610, n_43, n_10);
  and g2776 (n_56, w2611, n_10);
  nand g2933 (w2611, n_45, n_18);
  nand g2777 (n_55, w2612, w2613);
  or g2935 (w2613, n_6, n_48);
  or g2934 (w2612, n_8, n_42);
  nand g2778 (n_54, w2614, w2615);
  or g2937 (w2615, n_9, n_47);
  or g2936 (w2614, n_8, n_40);
  nor g2779 (n_53, w2616, n_9);
  or g2780 (n_52, w2617, n_8);
  nor g2939 (w2617, n_27, n_25);
  or g2781 (n_51, w2618, n_8);
  nor g2940 (w2618, n_34, n_32);
  nand g2782 (n_50, w2619, n_10);
  nand g2783 (n_49, w2620, n_7);
  nor g2784 (n_48, w2621, n_20, w2622);
  and g2944 (w2622, n_14, sky130_fd_sc_hd__inv_1_10_Y[0]);
  and g2943 (w2621, n_17, sky130_fd_sc_hd__inv_1_11_Y[0]);
  nor g2785 (n_47, w2623, n_37, w2624);
  and g2946 (w2624, n_14, sky130_fd_sc_hd__inv_1_50_Y[0]);
  and g2945 (w2623, n_17, sky130_fd_sc_hd__inv_1_51_Y[0]);
  nor g2786 (n_46, n_26, n_23);
  and g2787 (n_45, w2625, w2626, w2627);
  nand g2949 (w2627, n_14, sky130_fd_sc_hd__inv_1_46_Y[0]);
  nand g2948 (w2626, n_4, sky130_fd_sc_hd__inv_1_44_Y[0]);
  nand g2947 (w2625, sky130_fd_sc_hd__inv_1_47_Y[0], n_17);
  nor g2788 (n_44, w2628, n_28, w2629);
  and g2951 (w2629, n_4, sky130_fd_sc_hd__inv_1_40_Y[0]);
  and g2950 (w2628, n_13, sky130_fd_sc_hd__inv_1_41_Y[0]);
  and g2953 (w2631, n_14, sky130_fd_sc_hd__inv_1_14_Y[0]);
  and g2952 (w2630, n_17, sky130_fd_sc_hd__inv_1_15_Y[0]);
  nor g2790 (n_42, w2632, n_38, w2633);
  and g2955 (w2633, n_14, sky130_fd_sc_hd__inv_1_6_Y[0]);
  and g2954 (w2632, n_17, sky130_fd_sc_hd__inv_1_7_Y[0]);
  nor g2791 (n_41, w2634, n_24, w2635);
  and g2957 (w2635, n_14, sky130_fd_sc_hd__inv_1_18_Y[0]);
  and g2956 (w2634, n_17, sky130_fd_sc_hd__inv_1_19_Y[0]);
  nor g2792 (n_40, w2636, n_21, w2637);
  and g2959 (w2637, n_4, sky130_fd_sc_hd__inv_1_52_Y[0]);
  and g2958 (w2636, n_13, sky130_fd_sc_hd__inv_1_53_Y[0]);
  nand g2793 (n_39, w2638, w2639);
  or g2961 (w2639, in[58], sram[1]);
  or g2960 (w2638, sram[2], n_11);
  nand g2794 (n_38, w2640, w2641);
  nand g2963 (w2641, sky130_fd_sc_hd__inv_1_5_Y[0], n_13);
  or g2962 (w2640, in[4], n_5);
  nand g2795 (n_37, w2642, w2643);
  nand g2965 (w2643, n_4, sky130_fd_sc_hd__inv_1_48_Y[0]);
  nand g2964 (w2642, n_13, sky130_fd_sc_hd__inv_1_49_Y[0]);
  nand g2967 (w2645, n_4, sky130_fd_sc_hd__inv_1_0_Y[0]);
  nand g2966 (w2644, n_13, sky130_fd_sc_hd__inv_1_1_Y[0]);
  nand g2969 (w2647, n_14, sky130_fd_sc_hd__inv_1_2_Y[0]);
  nand g2968 (w2646, n_17, sky130_fd_sc_hd__inv_1_3_Y[0]);
  nand g2798 (n_34, w2648, w2649);
  or g2971 (w2649, in[36], n_5);
  or g2970 (w2648, in[37], n_12);
  or g2973 (w2651, in[12], n_5);
  or g2972 (w2650, in[13], n_12);
  nand g2800 (n_32, w2652, w2653);
  or g2975 (w2653, in[38], n_15);
  or g2974 (w2652, in[39], n_16);
  or g2977 (w2655, in[28], n_5);
  or g2976 (w2654, in[29], n_12);
  or g2979 (w2657, in[30], n_15);
  or g2978 (w2656, in[31], n_16);
  nand g2803 (n_29, w2658, w2659);
  nand g2981 (w2659, n_4, sky130_fd_sc_hd__inv_1_56_Y[0]);
  nand g2980 (w2658, n_13, sky130_fd_sc_hd__inv_1_57_Y[0]);
  nand g2804 (n_28, w2660, w2661);
  nand g2983 (w2661, sky130_fd_sc_hd__inv_1_42_Y[0], n_14);
  or g2982 (w2660, in[43], n_16);
  nand g2805 (n_27, w2662, w2663);
  or g2985 (w2663, in[20], n_5);
  or g2984 (w2662, in[21], n_12);
  nand g2806 (n_26, w2664, w2665);
  or g2987 (w2665, in[32], n_5);
  or g2986 (w2664, in[33], n_12);
  nand g2807 (n_25, w2666, w2667);
  nand g2989 (w2667, sky130_fd_sc_hd__inv_1_22_Y[0], n_14);
  or g2988 (w2666, in[23], n_16);
  nand g2808 (n_24, w2668, w2669);
  nand g2991 (w2669, sky130_fd_sc_hd__inv_1_17_Y[0], n_13);
  or g2990 (w2668, in[16], n_5);
  nand g2809 (n_23, w2670, w2671);
  or g2993 (w2671, in[34], n_15);
  or g2992 (w2670, in[35], n_16);
  or g2995 (w2673, in[26], n_15);
  or g2994 (w2672, in[27], n_16);
  nand g2811 (n_21, w2674, w2675);
  nand g2997 (w2675, sky130_fd_sc_hd__inv_1_55_Y[0], n_17);
  or g2996 (w2674, in[54], n_15);
  nand g2812 (n_20, w2676, w2677);
  nand g2999 (w2677, n_4, sky130_fd_sc_hd__inv_1_8_Y[0]);
  nand g2998 (w2676, n_13, sky130_fd_sc_hd__inv_1_9_Y[0]);
  or g3001 (w2679, in[24], n_5);
  or g3000 (w2678, in[25], n_12);
  nand g2814 (n_18, n_13, sky130_fd_sc_hd__inv_1_45_Y[0]);
  not g2815 (n_16, n_17);
  not g2816 (n_14, n_15);
  not g2817 (n_12, n_13);
  nor g2818 (n_11, n_0, sky130_fd_sc_hd__inv_1_59_Y[0]);
  nor g2819 (n_17, sram[0], sram[1]);
  nand g2820 (n_15, n_0, sram[0]);
  nor g2821 (n_13, n_0, sram[0]);
  not g2822 (n_7, n_6);
  not g2823 (n_4, n_5);
  nor g2824 (n_10, sram[2], sram[3]);
  nand g2825 (n_9, sram[3], sram[2]);
  nand g2826 (n_8, n_3, sram[3]);
  nand g2827 (n_6, n_1, sram[2]);
  nand g2828 (n_5, sram[1], sram[0]);
  not g2829 (n_3, sram[2]);
  not g2831 (n_1, sram[3]);
  not g2832 (n_0, sram[1]);
  or g1 (w2604, n_131, n_132, n_133, n_56);
  not g2 (n_131, w2608);
  not g3 (n_132, w2609);
  not g4 (n_133, n_51);
  nand g5 (w2619, w2654, w2655, w2656, w2657);
  nand g6 (w2620, w2678, w2679, w2672, w2673);
  and g7 (w2616, w2646, w2647, w2644, w2645);
  or g8 (n_43, n_134, n_135, w2630, w2631);
  not g9 (n_134, w2650);
  not g10 (n_135, w2651);
endmodule

module mux_tree_size60_18(in, sram, sram_inv, out);
  input [0:59] in;
  input [0:5] sram, sram_inv;
  output [0:0] out;
  wire [0:59] in;
  wire [0:5] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_1_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_47_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_56_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_58_Y;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_23, n_24;
  wire n_25, n_26, n_27, n_28, n_32, n_33, n_34, n_35;
  wire n_36, n_38, n_39, n_40, n_41, n_43, n_44, n_45;
  wire n_46, n_47, n_48, n_49, n_50, n_51, n_52, n_53;
  wire n_54, n_55, n_56, n_57, n_58, n_59, n_60, n_61;
  wire n_62, n_63, n_64, w2680, w2681, w2682, w2683, w2684;
  wire w2686, w2687, w2688, w2689, w2690, w2691, w2692, w2693;
  wire w2694, w2695, w2696, w2697, w2698, w2699, w2700, w2701;
  wire w2702, w2703, w2704, w2705, w2706, w2707, w2708, w2709;
  wire w2710, w2711, w2712, w2713, w2714, w2715, w2716, w2717;
  wire w2718, w2719, w2720, w2721, w2722, w2723, w2724, w2725;
  wire w2726, w2727, w2728, w2729, w2730, w2731, w2732, w2733;
  wire w2734, w2735, w2736, w2737, w2738, w2739, w2740, w2741;
  wire w2742, w2743, w2744, w2745, w2746, w2747, w2748, w2749;
  wire w2750, w2751, w2752, w2753, w2754, w2755, w2756, w2757;
  wire w2758, w2759, w2760;
  not g1353 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  not g1352 (sky130_fd_sc_hd__inv_1_1_Y[0], in[1]);
  not g1355 (sky130_fd_sc_hd__inv_1_47_Y[0], in[47]);
  not g1354 (sky130_fd_sc_hd__inv_1_56_Y[0], in[56]);
  not g1347 (sky130_fd_sc_hd__inv_1_58_Y[0], in[58]);
  not g2602 (out, n_64);
  nand g2603 (n_64, w2684, w2689);
  nand g3011 (w2689, w2688, sram[5]);
  nand g3010 (w2688, w2686, w2687);
  nand g3009 (w2687, n_62, sram[4]);
  nand g3008 (w2686, w2680, n_61);
  or g3006 (w2684, w2683, sram[5]);
  and g3005 (w2683, w2681, w2682);
  nand g3004 (w2682, n_60, sram[4]);
  nand g3003 (w2681, w2680, n_63);
  not g3002 (w2680, sram[4]);
  nand g2604 (n_63, w2690, w2691, n_59);
  or g3013 (w2691, n_7, n_43);
  or g3012 (w2690, n_11, n_48);
  nand g2605 (n_62, n_58, n_50, n_57, w2692);
  or g3014 (w2692, n_12, n_44);
  nand g2606 (n_61, n_53, n_52, n_54, w2693);
  or g3015 (w2693, n_12, n_46);
  nand g2607 (n_60, n_55, n_51, n_56, w2694);
  or g3016 (w2694, n_12, n_45);
  and g2608 (n_59, w2695, w2696);
  nand g3018 (w2696, n_1, n_6);
  or g3017 (w2695, n_12, n_49);
  nand g2609 (n_58, w2697, n_47);
  not g3019 (w2697, n_7);
  nand g2610 (n_57, w2698, n_6);
  or g2611 (n_56, w2699, n_11);
  nor g3021 (w2699, n_38, n_35);
  nand g2612 (n_55, w2700, n_6);
  or g2613 (n_54, w2701, n_11);
  nor g3023 (w2701, n_24, n_28);
  or g2614 (n_53, w2702, n_7);
  nor g3024 (w2702, n_27, n_26);
  nand g2615 (n_52, w2703, n_6);
  or g2616 (n_51, w2704, n_7);
  nor g3026 (w2704, n_25, n_23);
  or g2617 (n_50, w2705, n_11);
  nor g3027 (w2705, n_36, n_41);
  nor g2618 (n_49, n_15, n_14, n_21);
  nor g2619 (n_48, n_13, n_18, n_32);
  nand g2620 (n_47, w2706, w2707, n_20);
  or g3029 (w2707, in[10], n_10);
  or g3028 (w2706, in[8], n_9);
  nor g2621 (n_46, n_34, n_33);
  nor g2622 (n_45, n_19, n_40);
  nor g2623 (n_44, w2708, n_39, w2709);
  and g3031 (w2709, n_8, sky130_fd_sc_hd__inv_1_0_Y[0]);
  and g3030 (w2708, n_2, sky130_fd_sc_hd__inv_1_1_Y[0]);
  nor g2624 (n_43, w2710, n_16, w2711);
  and g3033 (w2711, n_0, sky130_fd_sc_hd__inv_1_58_Y[0]);
  and g3032 (w2710, n_8, sky130_fd_sc_hd__inv_1_56_Y[0]);
  or g3035 (w2713, in[14], n_10);
  or g3034 (w2712, in[15], n_5);
  nand g2626 (n_41, w2714, w2715);
  or g3037 (w2715, in[6], n_10);
  or g3036 (w2714, in[7], n_5);
  nand g2627 (n_40, w2716, w2717);
  or g3039 (w2717, in[34], n_10);
  or g3038 (w2716, in[35], n_5);
  nand g2628 (n_39, w2718, w2719);
  or g3041 (w2719, in[2], n_10);
  or g3040 (w2718, in[3], n_5);
  nand g2629 (n_38, w2720, w2721);
  or g3043 (w2721, in[36], n_9);
  or g3042 (w2720, in[37], n_3);
  or g3045 (w2723, in[12], n_9);
  or g3044 (w2722, in[13], n_3);
  nand g2631 (n_36, w2724, w2725);
  or g3047 (w2725, in[4], n_9);
  or g3046 (w2724, in[5], n_3);
  nand g2632 (n_35, w2726, w2727);
  or g3049 (w2727, in[38], n_10);
  or g3048 (w2726, in[39], n_5);
  nand g2633 (n_34, w2728, w2729);
  or g3051 (w2729, in[16], n_9);
  or g3050 (w2728, in[17], n_3);
  nand g2634 (n_33, w2730, w2731);
  or g3053 (w2731, in[18], n_10);
  or g3052 (w2730, in[19], n_5);
  nand g2635 (n_32, w2732, w2733);
  or g3055 (w2733, in[52], n_9);
  or g3054 (w2732, in[55], n_5);
  or g3057 (w2735, in[44], n_9);
  or g3056 (w2734, in[45], n_3);
  or g3059 (w2737, in[28], n_9);
  or g3058 (w2736, in[29], n_3);
  or g3060 (w2738, in[46], n_10);
  nand g2639 (n_28, w2739, w2740);
  or g3062 (w2740, in[22], n_10);
  or g3061 (w2739, in[23], n_5);
  nand g2640 (n_27, w2741, w2742);
  or g3064 (w2742, in[24], n_9);
  or g3063 (w2741, in[25], n_3);
  nand g2641 (n_26, w2743, w2744);
  or g3066 (w2744, in[26], n_10);
  or g3065 (w2743, in[27], n_5);
  nand g2642 (n_25, w2745, w2746);
  or g3068 (w2746, in[40], n_9);
  or g3067 (w2745, in[41], n_3);
  nand g2643 (n_24, w2747, w2748);
  or g3070 (w2748, in[20], n_9);
  or g3069 (w2747, in[21], n_3);
  nand g2644 (n_23, w2749, w2750);
  or g3072 (w2750, in[42], n_10);
  or g3071 (w2749, in[43], n_5);
  or g3074 (w2752, in[30], n_10);
  or g3073 (w2751, in[31], n_5);
  nand g2646 (n_21, w2753, w2754);
  or g3076 (w2754, in[49], n_3);
  or g3075 (w2753, in[51], n_5);
  and g2647 (n_20, w2755, w2756);
  or g3078 (w2756, in[9], n_3);
  or g3077 (w2755, in[11], n_5);
  nand g2648 (n_19, w2757, w2758);
  or g3080 (w2758, in[32], n_9);
  or g3079 (w2757, in[33], n_3);
  nor g2649 (n_18, in[54], n_10);
  nand g2650 (n_17, n_4, sky130_fd_sc_hd__inv_1_47_Y[0]);
  nor g2651 (n_16, in[57], n_3);
  nor g2652 (n_15, in[48], n_9);
  nor g2653 (n_14, in[50], n_10);
  nor g2654 (n_13, in[53], n_3);
  not g2655 (n_8, n_9);
  nand g2656 (n_12, sram[3], sram[2]);
  nand g2657 (n_11, w2759, sram[3]);
  not g3081 (w2759, sram[2]);
  nand g2658 (n_10, n_0, sram[0]);
  nand g2659 (n_9, sram[1], sram[0]);
  not g2660 (n_5, n_4);
  not g2661 (n_3, n_2);
  nand g2662 (n_1, sram[1], in[59]);
  nand g2663 (n_7, w2760, sram[2]);
  not g3082 (w2760, sram[3]);
  nor g2664 (n_6, sram[2], sram[3]);
  nor g2665 (n_4, sram[0], sram[1]);
  nor g2666 (n_2, n_0, sram[0]);
  not g2667 (n_0, sram[1]);
  nand g1 (w2700, w2734, w2735, w2738, n_17);
  nand g2 (w2703, w2736, w2737, w2751, w2752);
  nand g3 (w2698, w2722, w2723, w2712, w2713);
endmodule

module mux_tree_size60_19(in, sram, sram_inv, out);
  input [0:59] in;
  input [0:5] sram, sram_inv;
  output [0:0] out;
  wire [0:59] in;
  wire [0:5] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_1_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_47_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_56_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_58_Y;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_23, n_24;
  wire n_25, n_26, n_27, n_28, n_32, n_33, n_34, n_35;
  wire n_36, n_38, n_39, n_40, n_41, n_43, n_44, n_45;
  wire n_46, n_47, n_48, n_49, n_50, n_51, n_52, n_53;
  wire n_54, n_55, n_56, n_57, n_58, n_59, n_60, n_61;
  wire n_62, n_63, n_64, w2761, w2762, w2763, w2764, w2765;
  wire w2767, w2768, w2769, w2770, w2771, w2772, w2773, w2774;
  wire w2775, w2776, w2777, w2778, w2779, w2780, w2781, w2782;
  wire w2783, w2784, w2785, w2786, w2787, w2788, w2789, w2790;
  wire w2791, w2792, w2793, w2794, w2795, w2796, w2797, w2798;
  wire w2799, w2800, w2801, w2802, w2803, w2804, w2805, w2806;
  wire w2807, w2808, w2809, w2810, w2811, w2812, w2813, w2814;
  wire w2815, w2816, w2817, w2818, w2819, w2820, w2821, w2822;
  wire w2823, w2824, w2825, w2826, w2827, w2828, w2829, w2830;
  wire w2831, w2832, w2833, w2834, w2835, w2836, w2837, w2838;
  wire w2839, w2840, w2841;
  not g1354 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  not g1353 (sky130_fd_sc_hd__inv_1_1_Y[0], in[1]);
  not g1352 (sky130_fd_sc_hd__inv_1_47_Y[0], in[47]);
  not g1355 (sky130_fd_sc_hd__inv_1_56_Y[0], in[56]);
  not g1347 (sky130_fd_sc_hd__inv_1_58_Y[0], in[58]);
  not g2602 (out, n_64);
  nand g2603 (n_64, w2765, w2770);
  nand g3092 (w2770, w2769, sram[5]);
  nand g3091 (w2769, w2767, w2768);
  nand g3090 (w2768, n_62, sram[4]);
  nand g3089 (w2767, w2761, n_61);
  or g3087 (w2765, w2764, sram[5]);
  and g3086 (w2764, w2762, w2763);
  nand g3085 (w2763, n_60, sram[4]);
  nand g3084 (w2762, w2761, n_63);
  not g3083 (w2761, sram[4]);
  nand g2604 (n_63, w2771, w2772, n_59);
  or g3094 (w2772, n_7, n_43);
  or g3093 (w2771, n_11, n_48);
  nand g2605 (n_62, n_58, n_50, n_57, w2773);
  or g3095 (w2773, n_12, n_44);
  nand g2606 (n_61, n_53, n_52, n_54, w2774);
  or g3096 (w2774, n_12, n_46);
  nand g2607 (n_60, n_55, n_51, n_56, w2775);
  or g3097 (w2775, n_12, n_45);
  and g2608 (n_59, w2776, w2777);
  nand g3099 (w2777, n_1, n_6);
  or g3098 (w2776, n_12, n_49);
  nand g2609 (n_58, w2778, n_47);
  not g3100 (w2778, n_7);
  nand g2610 (n_57, w2779, n_6);
  or g2611 (n_56, w2780, n_11);
  nor g3102 (w2780, n_38, n_35);
  nand g2612 (n_55, w2781, n_6);
  or g2613 (n_54, w2782, n_11);
  nor g3104 (w2782, n_24, n_28);
  or g2614 (n_53, w2783, n_7);
  nor g3105 (w2783, n_27, n_26);
  nand g2615 (n_52, w2784, n_6);
  or g2616 (n_51, w2785, n_7);
  nor g3107 (w2785, n_25, n_23);
  or g2617 (n_50, w2786, n_11);
  nor g3108 (w2786, n_36, n_41);
  nor g2618 (n_49, n_15, n_14, n_21);
  nor g2619 (n_48, n_13, n_18, n_32);
  nand g2620 (n_47, w2787, w2788, n_20);
  or g3110 (w2788, in[10], n_10);
  or g3109 (w2787, in[8], n_9);
  nor g2621 (n_46, n_34, n_33);
  nor g2622 (n_45, n_19, n_40);
  nor g2623 (n_44, w2789, n_39, w2790);
  and g3112 (w2790, n_8, sky130_fd_sc_hd__inv_1_0_Y[0]);
  and g3111 (w2789, n_2, sky130_fd_sc_hd__inv_1_1_Y[0]);
  nor g2624 (n_43, w2791, n_16, w2792);
  and g3114 (w2792, n_0, sky130_fd_sc_hd__inv_1_58_Y[0]);
  and g3113 (w2791, n_8, sky130_fd_sc_hd__inv_1_56_Y[0]);
  or g3116 (w2794, in[14], n_10);
  or g3115 (w2793, in[15], n_5);
  nand g2626 (n_41, w2795, w2796);
  or g3118 (w2796, in[6], n_10);
  or g3117 (w2795, in[7], n_5);
  nand g2627 (n_40, w2797, w2798);
  or g3120 (w2798, in[34], n_10);
  or g3119 (w2797, in[35], n_5);
  nand g2628 (n_39, w2799, w2800);
  or g3122 (w2800, in[2], n_10);
  or g3121 (w2799, in[3], n_5);
  nand g2629 (n_38, w2801, w2802);
  or g3124 (w2802, in[36], n_9);
  or g3123 (w2801, in[37], n_3);
  or g3126 (w2804, in[12], n_9);
  or g3125 (w2803, in[13], n_3);
  nand g2631 (n_36, w2805, w2806);
  or g3128 (w2806, in[4], n_9);
  or g3127 (w2805, in[5], n_3);
  nand g2632 (n_35, w2807, w2808);
  or g3130 (w2808, in[38], n_10);
  or g3129 (w2807, in[39], n_5);
  nand g2633 (n_34, w2809, w2810);
  or g3132 (w2810, in[16], n_9);
  or g3131 (w2809, in[17], n_3);
  nand g2634 (n_33, w2811, w2812);
  or g3134 (w2812, in[18], n_10);
  or g3133 (w2811, in[19], n_5);
  nand g2635 (n_32, w2813, w2814);
  or g3136 (w2814, in[52], n_9);
  or g3135 (w2813, in[55], n_5);
  or g3138 (w2816, in[44], n_9);
  or g3137 (w2815, in[45], n_3);
  or g3140 (w2818, in[28], n_9);
  or g3139 (w2817, in[29], n_3);
  or g3141 (w2819, in[46], n_10);
  nand g2639 (n_28, w2820, w2821);
  or g3143 (w2821, in[22], n_10);
  or g3142 (w2820, in[23], n_5);
  nand g2640 (n_27, w2822, w2823);
  or g3145 (w2823, in[24], n_9);
  or g3144 (w2822, in[25], n_3);
  nand g2641 (n_26, w2824, w2825);
  or g3147 (w2825, in[26], n_10);
  or g3146 (w2824, in[27], n_5);
  nand g2642 (n_25, w2826, w2827);
  or g3149 (w2827, in[40], n_9);
  or g3148 (w2826, in[41], n_3);
  nand g2643 (n_24, w2828, w2829);
  or g3151 (w2829, in[20], n_9);
  or g3150 (w2828, in[21], n_3);
  nand g2644 (n_23, w2830, w2831);
  or g3153 (w2831, in[42], n_10);
  or g3152 (w2830, in[43], n_5);
  or g3155 (w2833, in[30], n_10);
  or g3154 (w2832, in[31], n_5);
  nand g2646 (n_21, w2834, w2835);
  or g3157 (w2835, in[49], n_3);
  or g3156 (w2834, in[51], n_5);
  and g2647 (n_20, w2836, w2837);
  or g3159 (w2837, in[9], n_3);
  or g3158 (w2836, in[11], n_5);
  nand g2648 (n_19, w2838, w2839);
  or g3161 (w2839, in[32], n_9);
  or g3160 (w2838, in[33], n_3);
  nor g2649 (n_18, in[54], n_10);
  nand g2650 (n_17, n_4, sky130_fd_sc_hd__inv_1_47_Y[0]);
  nor g2651 (n_16, in[57], n_3);
  nor g2652 (n_15, in[48], n_9);
  nor g2653 (n_14, in[50], n_10);
  nor g2654 (n_13, in[53], n_3);
  not g2655 (n_8, n_9);
  nand g2656 (n_12, sram[3], sram[2]);
  nand g2657 (n_11, w2840, sram[3]);
  not g3162 (w2840, sram[2]);
  nand g2658 (n_10, n_0, sram[0]);
  nand g2659 (n_9, sram[1], sram[0]);
  not g2660 (n_5, n_4);
  not g2661 (n_3, n_2);
  nand g2662 (n_1, sram[1], in[59]);
  nand g2663 (n_7, w2841, sram[2]);
  not g3163 (w2841, sram[3]);
  nor g2664 (n_6, sram[2], sram[3]);
  nor g2665 (n_4, sram[0], sram[1]);
  nor g2666 (n_2, n_0, sram[0]);
  not g2667 (n_0, sram[1]);
  nand g1 (w2781, w2815, w2816, w2819, n_17);
  nand g2 (w2784, w2817, w2818, w2832, w2833);
  nand g3 (w2779, w2803, w2804, w2793, w2794);
endmodule

module mux_tree_size60_20(in, sram, sram_inv, out);
  input [0:59] in;
  input [0:5] sram, sram_inv;
  output [0:0] out;
  wire [0:59] in;
  wire [0:5] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_56_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_1_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_47_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_58_Y;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_23, n_24;
  wire n_25, n_26, n_27, n_28, n_32, n_33, n_34, n_35;
  wire n_36, n_38, n_39, n_40, n_41, n_43, n_44, n_45;
  wire n_46, n_47, n_48, n_49, n_50, n_51, n_52, n_53;
  wire n_54, n_55, n_56, n_57, n_58, n_59, n_60, n_61;
  wire n_62, n_63, n_64, w2842, w2843, w2844, w2845, w2846;
  wire w2848, w2849, w2850, w2851, w2852, w2853, w2854, w2855;
  wire w2856, w2857, w2858, w2859, w2860, w2861, w2862, w2863;
  wire w2864, w2865, w2866, w2867, w2868, w2869, w2870, w2871;
  wire w2872, w2873, w2874, w2875, w2876, w2877, w2878, w2879;
  wire w2880, w2881, w2882, w2883, w2884, w2885, w2886, w2887;
  wire w2888, w2889, w2890, w2891, w2892, w2893, w2894, w2895;
  wire w2896, w2897, w2898, w2899, w2900, w2901, w2902, w2903;
  wire w2904, w2905, w2906, w2907, w2908, w2909, w2910, w2911;
  wire w2912, w2913, w2914, w2915, w2916, w2917, w2918, w2919;
  wire w2920, w2921, w2922;
  not g1355 (sky130_fd_sc_hd__inv_1_56_Y[0], in[56]);
  not g1352 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  not g1353 (sky130_fd_sc_hd__inv_1_1_Y[0], in[1]);
  not g1354 (sky130_fd_sc_hd__inv_1_47_Y[0], in[47]);
  not g1347 (sky130_fd_sc_hd__inv_1_58_Y[0], in[58]);
  not g2602 (out, n_64);
  nand g2603 (n_64, w2846, w2851);
  nand g3173 (w2851, w2850, sram[5]);
  nand g3172 (w2850, w2848, w2849);
  nand g3171 (w2849, n_62, sram[4]);
  nand g3170 (w2848, w2842, n_61);
  or g3168 (w2846, w2845, sram[5]);
  and g3167 (w2845, w2843, w2844);
  nand g3166 (w2844, n_60, sram[4]);
  nand g3165 (w2843, w2842, n_63);
  not g3164 (w2842, sram[4]);
  nand g2604 (n_63, w2852, w2853, n_59);
  or g3175 (w2853, n_7, n_43);
  or g3174 (w2852, n_11, n_48);
  nand g2605 (n_62, n_58, n_50, n_57, w2854);
  or g3176 (w2854, n_12, n_44);
  nand g2606 (n_61, n_53, n_52, n_54, w2855);
  or g3177 (w2855, n_12, n_46);
  nand g2607 (n_60, n_55, n_51, n_56, w2856);
  or g3178 (w2856, n_12, n_45);
  and g2608 (n_59, w2857, w2858);
  nand g3180 (w2858, n_1, n_6);
  or g3179 (w2857, n_12, n_49);
  nand g2609 (n_58, w2859, n_47);
  not g3181 (w2859, n_7);
  nand g2610 (n_57, w2860, n_6);
  or g2611 (n_56, w2861, n_11);
  nor g3183 (w2861, n_38, n_35);
  nand g2612 (n_55, w2862, n_6);
  or g2613 (n_54, w2863, n_11);
  nor g3185 (w2863, n_24, n_28);
  or g2614 (n_53, w2864, n_7);
  nor g3186 (w2864, n_27, n_26);
  nand g2615 (n_52, w2865, n_6);
  or g2616 (n_51, w2866, n_7);
  nor g3188 (w2866, n_25, n_23);
  or g2617 (n_50, w2867, n_11);
  nor g3189 (w2867, n_36, n_41);
  nor g2618 (n_49, n_15, n_14, n_21);
  nor g2619 (n_48, n_13, n_18, n_32);
  nand g2620 (n_47, w2868, w2869, n_20);
  or g3191 (w2869, in[10], n_10);
  or g3190 (w2868, in[8], n_9);
  nor g2621 (n_46, n_34, n_33);
  nor g2622 (n_45, n_19, n_40);
  nor g2623 (n_44, w2870, n_39, w2871);
  and g3193 (w2871, n_8, sky130_fd_sc_hd__inv_1_0_Y[0]);
  and g3192 (w2870, n_2, sky130_fd_sc_hd__inv_1_1_Y[0]);
  nor g2624 (n_43, w2872, n_16, w2873);
  and g3195 (w2873, n_0, sky130_fd_sc_hd__inv_1_58_Y[0]);
  and g3194 (w2872, n_8, sky130_fd_sc_hd__inv_1_56_Y[0]);
  or g3197 (w2875, in[14], n_10);
  or g3196 (w2874, in[15], n_5);
  nand g2626 (n_41, w2876, w2877);
  or g3199 (w2877, in[6], n_10);
  or g3198 (w2876, in[7], n_5);
  nand g2627 (n_40, w2878, w2879);
  or g3201 (w2879, in[34], n_10);
  or g3200 (w2878, in[35], n_5);
  nand g2628 (n_39, w2880, w2881);
  or g3203 (w2881, in[2], n_10);
  or g3202 (w2880, in[3], n_5);
  nand g2629 (n_38, w2882, w2883);
  or g3205 (w2883, in[36], n_9);
  or g3204 (w2882, in[37], n_3);
  or g3207 (w2885, in[12], n_9);
  or g3206 (w2884, in[13], n_3);
  nand g2631 (n_36, w2886, w2887);
  or g3209 (w2887, in[4], n_9);
  or g3208 (w2886, in[5], n_3);
  nand g2632 (n_35, w2888, w2889);
  or g3211 (w2889, in[38], n_10);
  or g3210 (w2888, in[39], n_5);
  nand g2633 (n_34, w2890, w2891);
  or g3213 (w2891, in[16], n_9);
  or g3212 (w2890, in[17], n_3);
  nand g2634 (n_33, w2892, w2893);
  or g3215 (w2893, in[18], n_10);
  or g3214 (w2892, in[19], n_5);
  nand g2635 (n_32, w2894, w2895);
  or g3217 (w2895, in[52], n_9);
  or g3216 (w2894, in[55], n_5);
  or g3219 (w2897, in[44], n_9);
  or g3218 (w2896, in[45], n_3);
  or g3221 (w2899, in[28], n_9);
  or g3220 (w2898, in[29], n_3);
  or g3222 (w2900, in[46], n_10);
  nand g2639 (n_28, w2901, w2902);
  or g3224 (w2902, in[22], n_10);
  or g3223 (w2901, in[23], n_5);
  nand g2640 (n_27, w2903, w2904);
  or g3226 (w2904, in[24], n_9);
  or g3225 (w2903, in[25], n_3);
  nand g2641 (n_26, w2905, w2906);
  or g3228 (w2906, in[26], n_10);
  or g3227 (w2905, in[27], n_5);
  nand g2642 (n_25, w2907, w2908);
  or g3230 (w2908, in[40], n_9);
  or g3229 (w2907, in[41], n_3);
  nand g2643 (n_24, w2909, w2910);
  or g3232 (w2910, in[20], n_9);
  or g3231 (w2909, in[21], n_3);
  nand g2644 (n_23, w2911, w2912);
  or g3234 (w2912, in[42], n_10);
  or g3233 (w2911, in[43], n_5);
  or g3236 (w2914, in[30], n_10);
  or g3235 (w2913, in[31], n_5);
  nand g2646 (n_21, w2915, w2916);
  or g3238 (w2916, in[49], n_3);
  or g3237 (w2915, in[51], n_5);
  and g2647 (n_20, w2917, w2918);
  or g3240 (w2918, in[9], n_3);
  or g3239 (w2917, in[11], n_5);
  nand g2648 (n_19, w2919, w2920);
  or g3242 (w2920, in[32], n_9);
  or g3241 (w2919, in[33], n_3);
  nor g2649 (n_18, in[54], n_10);
  nand g2650 (n_17, n_4, sky130_fd_sc_hd__inv_1_47_Y[0]);
  nor g2651 (n_16, in[57], n_3);
  nor g2652 (n_15, in[48], n_9);
  nor g2653 (n_14, in[50], n_10);
  nor g2654 (n_13, in[53], n_3);
  not g2655 (n_8, n_9);
  nand g2656 (n_12, sram[3], sram[2]);
  nand g2657 (n_11, w2921, sram[3]);
  not g3243 (w2921, sram[2]);
  nand g2658 (n_10, n_0, sram[0]);
  nand g2659 (n_9, sram[1], sram[0]);
  not g2660 (n_5, n_4);
  not g2661 (n_3, n_2);
  nand g2662 (n_1, sram[1], in[59]);
  nand g2663 (n_7, w2922, sram[2]);
  not g3244 (w2922, sram[3]);
  nor g2664 (n_6, sram[2], sram[3]);
  nor g2665 (n_4, sram[0], sram[1]);
  nor g2666 (n_2, n_0, sram[0]);
  not g2667 (n_0, sram[1]);
  nand g1 (w2862, w2896, w2897, w2900, n_17);
  nand g2 (w2865, w2898, w2899, w2913, w2914);
  nand g3 (w2860, w2884, w2885, w2874, w2875);
endmodule

module mux_tree_size60_21(in, sram, sram_inv, out);
  input [0:59] in;
  input [0:5] sram, sram_inv;
  output [0:0] out;
  wire [0:59] in;
  wire [0:5] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_56_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_47_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_1_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_58_Y;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_23, n_24;
  wire n_25, n_26, n_27, n_28, n_32, n_33, n_34, n_35;
  wire n_36, n_38, n_39, n_40, n_41, n_43, n_44, n_45;
  wire n_46, n_47, n_48, n_49, n_50, n_51, n_52, n_53;
  wire n_54, n_55, n_56, n_57, n_58, n_59, n_60, n_61;
  wire n_62, n_63, n_64, w2923, w2924, w2925, w2926, w2927;
  wire w2929, w2930, w2931, w2932, w2933, w2934, w2935, w2936;
  wire w2937, w2938, w2939, w2940, w2941, w2942, w2943, w2944;
  wire w2945, w2946, w2947, w2948, w2949, w2950, w2951, w2952;
  wire w2953, w2954, w2955, w2956, w2957, w2958, w2959, w2960;
  wire w2961, w2962, w2963, w2964, w2965, w2966, w2967, w2968;
  wire w2969, w2970, w2971, w2972, w2973, w2974, w2975, w2976;
  wire w2977, w2978, w2979, w2980, w2981, w2982, w2983, w2984;
  wire w2985, w2986, w2987, w2988, w2989, w2990, w2991, w2992;
  wire w2993, w2994, w2995, w2996, w2997, w2998, w2999, w3000;
  wire w3001, w3002, w3003;
  not g1353 (sky130_fd_sc_hd__inv_1_56_Y[0], in[56]);
  not g1354 (sky130_fd_sc_hd__inv_1_47_Y[0], in[47]);
  not g1352 (sky130_fd_sc_hd__inv_1_1_Y[0], in[1]);
  not g1355 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  not g1347 (sky130_fd_sc_hd__inv_1_58_Y[0], in[58]);
  not g2602 (out, n_64);
  nand g2603 (n_64, w2927, w2932);
  nand g3254 (w2932, w2931, sram[5]);
  nand g3253 (w2931, w2929, w2930);
  nand g3252 (w2930, n_62, sram[4]);
  nand g3251 (w2929, w2923, n_61);
  or g3249 (w2927, w2926, sram[5]);
  and g3248 (w2926, w2924, w2925);
  nand g3247 (w2925, n_60, sram[4]);
  nand g3246 (w2924, w2923, n_63);
  not g3245 (w2923, sram[4]);
  nand g2604 (n_63, w2933, w2934, n_59);
  or g3256 (w2934, n_7, n_43);
  or g3255 (w2933, n_11, n_48);
  nand g2605 (n_62, n_58, n_50, n_57, w2935);
  or g3257 (w2935, n_12, n_44);
  nand g2606 (n_61, n_53, n_52, n_54, w2936);
  or g3258 (w2936, n_12, n_46);
  nand g2607 (n_60, n_55, n_51, n_56, w2937);
  or g3259 (w2937, n_12, n_45);
  and g2608 (n_59, w2938, w2939);
  nand g3261 (w2939, n_1, n_6);
  or g3260 (w2938, n_12, n_49);
  nand g2609 (n_58, w2940, n_47);
  not g3262 (w2940, n_7);
  nand g2610 (n_57, w2941, n_6);
  or g2611 (n_56, w2942, n_11);
  nor g3264 (w2942, n_38, n_35);
  nand g2612 (n_55, w2943, n_6);
  or g2613 (n_54, w2944, n_11);
  nor g3266 (w2944, n_24, n_28);
  or g2614 (n_53, w2945, n_7);
  nor g3267 (w2945, n_27, n_26);
  nand g2615 (n_52, w2946, n_6);
  or g2616 (n_51, w2947, n_7);
  nor g3269 (w2947, n_25, n_23);
  or g2617 (n_50, w2948, n_11);
  nor g3270 (w2948, n_36, n_41);
  nor g2618 (n_49, n_15, n_14, n_21);
  nor g2619 (n_48, n_13, n_18, n_32);
  nand g2620 (n_47, w2949, w2950, n_20);
  or g3272 (w2950, in[10], n_10);
  or g3271 (w2949, in[8], n_9);
  nor g2621 (n_46, n_34, n_33);
  nor g2622 (n_45, n_19, n_40);
  nor g2623 (n_44, w2951, n_39, w2952);
  and g3274 (w2952, n_8, sky130_fd_sc_hd__inv_1_0_Y[0]);
  and g3273 (w2951, n_2, sky130_fd_sc_hd__inv_1_1_Y[0]);
  nor g2624 (n_43, w2953, n_16, w2954);
  and g3276 (w2954, n_0, sky130_fd_sc_hd__inv_1_58_Y[0]);
  and g3275 (w2953, n_8, sky130_fd_sc_hd__inv_1_56_Y[0]);
  or g3278 (w2956, in[14], n_10);
  or g3277 (w2955, in[15], n_5);
  nand g2626 (n_41, w2957, w2958);
  or g3280 (w2958, in[6], n_10);
  or g3279 (w2957, in[7], n_5);
  nand g2627 (n_40, w2959, w2960);
  or g3282 (w2960, in[34], n_10);
  or g3281 (w2959, in[35], n_5);
  nand g2628 (n_39, w2961, w2962);
  or g3284 (w2962, in[2], n_10);
  or g3283 (w2961, in[3], n_5);
  nand g2629 (n_38, w2963, w2964);
  or g3286 (w2964, in[36], n_9);
  or g3285 (w2963, in[37], n_3);
  or g3288 (w2966, in[12], n_9);
  or g3287 (w2965, in[13], n_3);
  nand g2631 (n_36, w2967, w2968);
  or g3290 (w2968, in[4], n_9);
  or g3289 (w2967, in[5], n_3);
  nand g2632 (n_35, w2969, w2970);
  or g3292 (w2970, in[38], n_10);
  or g3291 (w2969, in[39], n_5);
  nand g2633 (n_34, w2971, w2972);
  or g3294 (w2972, in[16], n_9);
  or g3293 (w2971, in[17], n_3);
  nand g2634 (n_33, w2973, w2974);
  or g3296 (w2974, in[18], n_10);
  or g3295 (w2973, in[19], n_5);
  nand g2635 (n_32, w2975, w2976);
  or g3298 (w2976, in[52], n_9);
  or g3297 (w2975, in[55], n_5);
  or g3300 (w2978, in[44], n_9);
  or g3299 (w2977, in[45], n_3);
  or g3302 (w2980, in[28], n_9);
  or g3301 (w2979, in[29], n_3);
  or g3303 (w2981, in[46], n_10);
  nand g2639 (n_28, w2982, w2983);
  or g3305 (w2983, in[22], n_10);
  or g3304 (w2982, in[23], n_5);
  nand g2640 (n_27, w2984, w2985);
  or g3307 (w2985, in[24], n_9);
  or g3306 (w2984, in[25], n_3);
  nand g2641 (n_26, w2986, w2987);
  or g3309 (w2987, in[26], n_10);
  or g3308 (w2986, in[27], n_5);
  nand g2642 (n_25, w2988, w2989);
  or g3311 (w2989, in[40], n_9);
  or g3310 (w2988, in[41], n_3);
  nand g2643 (n_24, w2990, w2991);
  or g3313 (w2991, in[20], n_9);
  or g3312 (w2990, in[21], n_3);
  nand g2644 (n_23, w2992, w2993);
  or g3315 (w2993, in[42], n_10);
  or g3314 (w2992, in[43], n_5);
  or g3317 (w2995, in[30], n_10);
  or g3316 (w2994, in[31], n_5);
  nand g2646 (n_21, w2996, w2997);
  or g3319 (w2997, in[49], n_3);
  or g3318 (w2996, in[51], n_5);
  and g2647 (n_20, w2998, w2999);
  or g3321 (w2999, in[9], n_3);
  or g3320 (w2998, in[11], n_5);
  nand g2648 (n_19, w3000, w3001);
  or g3323 (w3001, in[32], n_9);
  or g3322 (w3000, in[33], n_3);
  nor g2649 (n_18, in[54], n_10);
  nand g2650 (n_17, n_4, sky130_fd_sc_hd__inv_1_47_Y[0]);
  nor g2651 (n_16, in[57], n_3);
  nor g2652 (n_15, in[48], n_9);
  nor g2653 (n_14, in[50], n_10);
  nor g2654 (n_13, in[53], n_3);
  not g2655 (n_8, n_9);
  nand g2656 (n_12, sram[3], sram[2]);
  nand g2657 (n_11, w3002, sram[3]);
  not g3324 (w3002, sram[2]);
  nand g2658 (n_10, n_0, sram[0]);
  nand g2659 (n_9, sram[1], sram[0]);
  not g2660 (n_5, n_4);
  not g2661 (n_3, n_2);
  nand g2662 (n_1, sram[1], in[59]);
  nand g2663 (n_7, w3003, sram[2]);
  not g3325 (w3003, sram[3]);
  nor g2664 (n_6, sram[2], sram[3]);
  nor g2665 (n_4, sram[0], sram[1]);
  nor g2666 (n_2, n_0, sram[0]);
  not g2667 (n_0, sram[1]);
  nand g1 (w2943, w2977, w2978, w2981, n_17);
  nand g2 (w2946, w2979, w2980, w2994, w2995);
  nand g3 (w2941, w2965, w2966, w2955, w2956);
endmodule

module mux_tree_size60_22(in, sram, sram_inv, out);
  input [0:59] in;
  input [0:5] sram, sram_inv;
  output [0:0] out;
  wire [0:59] in;
  wire [0:5] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_58_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_56_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_1_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_47_Y;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_23, n_24;
  wire n_25, n_26, n_27, n_28, n_32, n_33, n_34, n_35;
  wire n_36, n_38, n_39, n_40, n_41, n_43, n_44, n_45;
  wire n_46, n_47, n_48, n_49, n_50, n_51, n_52, n_53;
  wire n_54, n_55, n_56, n_57, n_58, n_59, n_60, n_61;
  wire n_62, n_63, n_64, w3004, w3005, w3006, w3007, w3008;
  wire w3010, w3011, w3012, w3013, w3014, w3015, w3016, w3017;
  wire w3018, w3019, w3020, w3021, w3022, w3023, w3024, w3025;
  wire w3026, w3027, w3028, w3029, w3030, w3031, w3032, w3033;
  wire w3034, w3035, w3036, w3037, w3038, w3039, w3040, w3041;
  wire w3042, w3043, w3044, w3045, w3046, w3047, w3048, w3049;
  wire w3050, w3051, w3052, w3053, w3054, w3055, w3056, w3057;
  wire w3058, w3059, w3060, w3061, w3062, w3063, w3064, w3065;
  wire w3066, w3067, w3068, w3069, w3070, w3071, w3072, w3073;
  wire w3074, w3075, w3076, w3077, w3078, w3079, w3080, w3081;
  wire w3082, w3083, w3084;
  not g1356 (sky130_fd_sc_hd__inv_1_58_Y[0], in[58]);
  not g1355 (sky130_fd_sc_hd__inv_1_56_Y[0], in[56]);
  not g1353 (sky130_fd_sc_hd__inv_1_1_Y[0], in[1]);
  not g1352 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  not g1354 (sky130_fd_sc_hd__inv_1_47_Y[0], in[47]);
  not g2602 (out, n_64);
  nand g2603 (n_64, w3008, w3013);
  nand g3335 (w3013, w3012, sram[5]);
  nand g3334 (w3012, w3010, w3011);
  nand g3333 (w3011, n_62, sram[4]);
  nand g3332 (w3010, w3004, n_61);
  or g3330 (w3008, w3007, sram[5]);
  and g3329 (w3007, w3005, w3006);
  nand g3328 (w3006, n_60, sram[4]);
  nand g3327 (w3005, w3004, n_63);
  not g3326 (w3004, sram[4]);
  nand g2604 (n_63, w3014, w3015, n_59);
  or g3337 (w3015, n_43, n_7);
  or g3336 (w3014, n_11, n_48);
  nand g2605 (n_62, n_58, n_50, n_57, w3016);
  or g3338 (w3016, n_12, n_44);
  nand g2606 (n_61, n_53, n_52, n_54, w3017);
  or g3339 (w3017, n_12, n_46);
  nand g2607 (n_60, n_55, n_51, n_56, w3018);
  or g3340 (w3018, n_12, n_45);
  and g2608 (n_59, w3019, w3020);
  nand g3342 (w3020, n_1, n_6);
  or g3341 (w3019, n_12, n_49);
  nand g2609 (n_58, w3021, n_47);
  not g3343 (w3021, n_7);
  nand g2610 (n_57, w3022, n_6);
  or g2611 (n_56, w3023, n_11);
  nor g3345 (w3023, n_38, n_35);
  nand g2612 (n_55, w3024, n_6);
  or g2613 (n_54, w3025, n_11);
  nor g3347 (w3025, n_24, n_28);
  or g2614 (n_53, w3026, n_7);
  nor g3348 (w3026, n_27, n_26);
  nand g2615 (n_52, w3027, n_6);
  or g2616 (n_51, w3028, n_7);
  nor g3350 (w3028, n_25, n_23);
  or g2617 (n_50, w3029, n_11);
  nor g3351 (w3029, n_36, n_41);
  nor g2618 (n_49, n_15, n_14, n_21);
  nor g2619 (n_48, n_13, n_18, n_32);
  nand g2620 (n_47, w3030, w3031, n_20);
  or g3353 (w3031, in[10], n_10);
  or g3352 (w3030, in[8], n_9);
  nor g2621 (n_46, n_34, n_33);
  nor g2622 (n_45, n_19, n_40);
  nor g2623 (n_44, w3032, n_39, w3033);
  and g3355 (w3033, n_8, sky130_fd_sc_hd__inv_1_0_Y[0]);
  and g3354 (w3032, n_2, sky130_fd_sc_hd__inv_1_1_Y[0]);
  nor g2624 (n_43, w3034, n_16, w3035);
  and g3357 (w3035, n_8, sky130_fd_sc_hd__inv_1_56_Y[0]);
  and g3356 (w3034, n_0, sky130_fd_sc_hd__inv_1_58_Y[0]);
  or g3359 (w3037, in[14], n_10);
  or g3358 (w3036, in[15], n_5);
  nand g2626 (n_41, w3038, w3039);
  or g3361 (w3039, in[6], n_10);
  or g3360 (w3038, in[7], n_5);
  nand g2627 (n_40, w3040, w3041);
  or g3363 (w3041, in[34], n_10);
  or g3362 (w3040, in[35], n_5);
  nand g2628 (n_39, w3042, w3043);
  or g3365 (w3043, in[2], n_10);
  or g3364 (w3042, in[3], n_5);
  nand g2629 (n_38, w3044, w3045);
  or g3367 (w3045, in[36], n_9);
  or g3366 (w3044, in[37], n_3);
  or g3369 (w3047, in[12], n_9);
  or g3368 (w3046, in[13], n_3);
  nand g2631 (n_36, w3048, w3049);
  or g3371 (w3049, in[4], n_9);
  or g3370 (w3048, in[5], n_3);
  nand g2632 (n_35, w3050, w3051);
  or g3373 (w3051, in[38], n_10);
  or g3372 (w3050, in[39], n_5);
  nand g2633 (n_34, w3052, w3053);
  or g3375 (w3053, in[16], n_9);
  or g3374 (w3052, in[17], n_3);
  nand g2634 (n_33, w3054, w3055);
  or g3377 (w3055, in[18], n_10);
  or g3376 (w3054, in[19], n_5);
  nand g2635 (n_32, w3056, w3057);
  or g3379 (w3057, in[52], n_9);
  or g3378 (w3056, in[55], n_5);
  or g3381 (w3059, in[44], n_9);
  or g3380 (w3058, in[45], n_3);
  or g3383 (w3061, in[28], n_9);
  or g3382 (w3060, in[29], n_3);
  or g3384 (w3062, in[46], n_10);
  nand g2639 (n_28, w3063, w3064);
  or g3386 (w3064, in[22], n_10);
  or g3385 (w3063, in[23], n_5);
  nand g2640 (n_27, w3065, w3066);
  or g3388 (w3066, in[24], n_9);
  or g3387 (w3065, in[25], n_3);
  nand g2641 (n_26, w3067, w3068);
  or g3390 (w3068, in[26], n_10);
  or g3389 (w3067, in[27], n_5);
  nand g2642 (n_25, w3069, w3070);
  or g3392 (w3070, in[40], n_9);
  or g3391 (w3069, in[41], n_3);
  nand g2643 (n_24, w3071, w3072);
  or g3394 (w3072, in[20], n_9);
  or g3393 (w3071, in[21], n_3);
  nand g2644 (n_23, w3073, w3074);
  or g3396 (w3074, in[42], n_10);
  or g3395 (w3073, in[43], n_5);
  or g3398 (w3076, in[30], n_10);
  or g3397 (w3075, in[31], n_5);
  nand g2646 (n_21, w3077, w3078);
  or g3400 (w3078, in[49], n_3);
  or g3399 (w3077, in[51], n_5);
  and g2647 (n_20, w3079, w3080);
  or g3402 (w3080, in[9], n_3);
  or g3401 (w3079, in[11], n_5);
  nand g2648 (n_19, w3081, w3082);
  or g3404 (w3082, in[32], n_9);
  or g3403 (w3081, in[33], n_3);
  nor g2649 (n_18, in[54], n_10);
  nand g2650 (n_17, n_4, sky130_fd_sc_hd__inv_1_47_Y[0]);
  nor g2651 (n_16, in[57], n_3);
  nor g2652 (n_15, in[48], n_9);
  nor g2653 (n_14, in[50], n_10);
  nor g2654 (n_13, in[53], n_3);
  not g2655 (n_8, n_9);
  nand g2656 (n_12, sram[3], sram[2]);
  nand g2657 (n_11, w3083, sram[3]);
  not g3405 (w3083, sram[2]);
  nand g2658 (n_10, n_0, sram[0]);
  nand g2659 (n_9, sram[1], sram[0]);
  not g2660 (n_5, n_4);
  not g2661 (n_3, n_2);
  nand g2662 (n_1, sram[1], in[59]);
  nand g2663 (n_7, w3084, sram[2]);
  not g3406 (w3084, sram[3]);
  nor g2664 (n_6, sram[2], sram[3]);
  nor g2665 (n_4, sram[0], sram[1]);
  nor g2666 (n_2, n_0, sram[0]);
  not g2667 (n_0, sram[1]);
  nand g1 (w3024, w3058, w3059, w3062, n_17);
  nand g2 (w3027, w3060, w3061, w3075, w3076);
  nand g3 (w3022, w3046, w3047, w3036, w3037);
endmodule

module mux_tree_size60_23(in, sram, sram_inv, out);
  input [0:59] in;
  input [0:5] sram, sram_inv;
  output [0:0] out;
  wire [0:59] in;
  wire [0:5] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_1_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_2_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_3_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_5_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_6_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_7_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_8_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_9_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_10_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_11_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_14_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_15_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_41_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_42_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_45_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_46_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_47_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_48_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_49_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_50_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_51_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_52_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_53_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_55_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_58_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_56_Y;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_21, n_23, n_24, n_25, n_26;
  wire n_27, n_28, n_30, n_31, n_32, n_34, n_36, n_37;
  wire n_38, n_39, n_40, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_51, n_52, n_53, n_54, n_55;
  wire n_56, n_57, n_58, n_59, n_61, n_63, n_64, n_132;
  wire n_133, n_134, n_135, n_136, w3085, w3086, w3087, w3088;
  wire w3089, w3090, w3091, w3092, w3093, w3094, w3095, w3096;
  wire w3097, w3098, w3099, w3100, w3101, w3102, w3103, w3104;
  wire w3105, w3106, w3107, w3108, w3109, w3110, w3111, w3112;
  wire w3113, w3114, w3115, w3116, w3117, w3118, w3119, w3120;
  wire w3121, w3122, w3123, w3124, w3125, w3126, w3127, w3128;
  wire w3129, w3130, w3131, w3132, w3133, w3134, w3135, w3136;
  wire w3137, w3138, w3139, w3140, w3141, w3142, w3143, w3144;
  wire w3145, w3146, w3147, w3148, w3149, w3150, w3151, w3152;
  wire w3153, w3154, w3155, w3156, w3157, w3158, w3159, w3160;
  wire w3161, w3162;
  not g1422 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  not g1429 (sky130_fd_sc_hd__inv_1_1_Y[0], in[1]);
  not g1423 (sky130_fd_sc_hd__inv_1_2_Y[0], in[2]);
  not g1424 (sky130_fd_sc_hd__inv_1_3_Y[0], in[3]);
  not g1421 (sky130_fd_sc_hd__inv_1_5_Y[0], in[5]);
  not g1407 (sky130_fd_sc_hd__inv_1_6_Y[0], in[6]);
  not g1420 (sky130_fd_sc_hd__inv_1_7_Y[0], in[7]);
  not g1409 (sky130_fd_sc_hd__inv_1_8_Y[0], in[8]);
  not g1406 (sky130_fd_sc_hd__inv_1_9_Y[0], in[9]);
  not g1408 (sky130_fd_sc_hd__inv_1_10_Y[0], in[10]);
  not g1410 (sky130_fd_sc_hd__inv_1_11_Y[0], in[11]);
  not g1419 (sky130_fd_sc_hd__inv_1_14_Y[0], in[14]);
  not g1415 (sky130_fd_sc_hd__inv_1_15_Y[0], in[15]);
  not g1425 (sky130_fd_sc_hd__inv_1_41_Y[0], in[41]);
  not g1418 (sky130_fd_sc_hd__inv_1_42_Y[0], in[42]);
  not g1426 (sky130_fd_sc_hd__inv_1_45_Y[0], in[45]);
  not g1404 (sky130_fd_sc_hd__inv_1_46_Y[0], in[46]);
  not g1417 (sky130_fd_sc_hd__inv_1_47_Y[0], in[47]);
  not g1405 (sky130_fd_sc_hd__inv_1_48_Y[0], in[48]);
  not g1412 (sky130_fd_sc_hd__inv_1_49_Y[0], in[49]);
  not g1411 (sky130_fd_sc_hd__inv_1_50_Y[0], in[50]);
  not g1414 (sky130_fd_sc_hd__inv_1_51_Y[0], in[51]);
  not g1427 (sky130_fd_sc_hd__inv_1_52_Y[0], in[52]);
  not g1413 (sky130_fd_sc_hd__inv_1_53_Y[0], in[53]);
  not g1416 (sky130_fd_sc_hd__inv_1_55_Y[0], in[55]);
  not g1428 (sky130_fd_sc_hd__inv_1_58_Y[0], in[58]);
  not g1377 (sky130_fd_sc_hd__inv_1_56_Y[0], in[56]);
  nand g2656 (out, w3085, w3086);
  nand g3408 (w3086, sram[5], n_63);
  or g3407 (w3085, sram[5], n_64);
  and g2657 (n_64, w3087, w3088);
  nand g3410 (w3088, sram[4], n_59);
  nand g2658 (n_63, w3089, w3090);
  nand g3412 (w3090, sram[4], n_61);
  or g3411 (w3089, sram[4], n_58);
  or g3414 (w3092, n_6, n_39);
  or g3413 (w3091, n_13, n_49);
  nor g2660 (n_61, n_55, n_54, w3093);
  and g3415 (w3093, n_44, n_5);
  and g3416 (w3094, n_5, n_8);
  nor g2662 (n_59, n_57, n_50, w3095);
  and g3417 (w3095, n_40, n_5);
  nand g2663 (n_58, n_53, n_52, n_51, w3096);
  or g3418 (w3096, n_7, n_48);
  nand g2664 (n_57, w3097, w3098);
  or g3420 (w3098, n_7, n_46);
  or g3419 (w3097, n_13, n_47);
  nor g2665 (n_56, w3099, n_7);
  nor g2666 (n_55, w3100, n_6);
  nand g2667 (n_54, w3101, w3102);
  or g3424 (w3102, n_7, n_45);
  or g3423 (w3101, n_13, n_43);
  or g2668 (n_53, w3103, n_13);
  nor g3425 (w3103, n_32, n_31);
  or g2669 (n_52, w3104, n_6);
  nor g3426 (w3104, n_28, n_26);
  nand g2670 (n_51, w3105, n_5);
  nor g2671 (n_50, w3106, n_6);
  nor g2672 (n_49, w3107, n_38);
  and g3429 (w3107, n_2, sky130_fd_sc_hd__inv_1_53_Y[0]);
  nor g2673 (n_48, n_25, n_24);
  nor g2674 (n_47, n_23, n_21);
  nor g2675 (n_46, n_37, n_27);
  nor g2676 (n_45, w3108, n_36, w3109);
  and g3431 (w3109, n_11, sky130_fd_sc_hd__inv_1_2_Y[0]);
  and g3430 (w3108, n_4, sky130_fd_sc_hd__inv_1_3_Y[0]);
  and g3433 (w3111, n_11, sky130_fd_sc_hd__inv_1_14_Y[0]);
  and g3432 (w3110, n_4, sky130_fd_sc_hd__inv_1_15_Y[0]);
  nor g2678 (n_43, w3112, n_34, w3113);
  and g3435 (w3113, n_11, sky130_fd_sc_hd__inv_1_6_Y[0]);
  and g3434 (w3112, n_4, sky130_fd_sc_hd__inv_1_7_Y[0]);
  nand g3438 (w3116, n_4, sky130_fd_sc_hd__inv_1_51_Y[0]);
  nand g3437 (w3115, n_9, sky130_fd_sc_hd__inv_1_48_Y[0]);
  nand g3436 (w3114, sky130_fd_sc_hd__inv_1_50_Y[0], n_11);
  nand g3441 (w3119, n_11, sky130_fd_sc_hd__inv_1_10_Y[0]);
  nand g3440 (w3118, n_2, sky130_fd_sc_hd__inv_1_9_Y[0]);
  nand g3439 (w3117, sky130_fd_sc_hd__inv_1_11_Y[0], n_4);
  and g3443 (w3121, n_11, sky130_fd_sc_hd__inv_1_46_Y[0]);
  and g3442 (w3120, n_4, sky130_fd_sc_hd__inv_1_47_Y[0]);
  nor g2682 (n_39, w3122, n_17, w3123);
  and g3445 (w3123, n_0, sky130_fd_sc_hd__inv_1_58_Y[0]);
  and g3444 (w3122, n_9, sky130_fd_sc_hd__inv_1_56_Y[0]);
  nand g2683 (n_38, w3124, n_30);
  or g3446 (w3124, in[54], n_12);
  nand g2684 (n_37, w3125, w3126);
  or g3448 (w3126, in[32], n_10);
  or g3447 (w3125, in[33], n_1);
  nand g2685 (n_36, w3127, w3128);
  nand g3450 (w3128, n_9, sky130_fd_sc_hd__inv_1_0_Y[0]);
  nand g3449 (w3127, n_2, sky130_fd_sc_hd__inv_1_1_Y[0]);
  and g3451 (w3129, n_2, sky130_fd_sc_hd__inv_1_41_Y[0]);
  nand g2687 (n_34, w3130, w3131);
  nand g3453 (w3131, sky130_fd_sc_hd__inv_1_5_Y[0], n_2);
  or g3452 (w3130, in[4], n_10);
  and g3454 (w3132, n_11, sky130_fd_sc_hd__inv_1_42_Y[0]);
  nand g2689 (n_32, w3133, w3134);
  or g3456 (w3134, in[20], n_10);
  or g3455 (w3133, in[21], n_1);
  nand g2690 (n_31, w3135, w3136);
  or g3458 (w3136, in[22], n_12);
  or g3457 (w3135, in[23], n_3);
  and g2691 (n_30, w3137, w3138);
  nand g3460 (w3138, n_9, sky130_fd_sc_hd__inv_1_52_Y[0]);
  nand g3459 (w3137, n_4, sky130_fd_sc_hd__inv_1_55_Y[0]);
  or g3462 (w3140, in[12], n_10);
  or g3461 (w3139, in[13], n_1);
  nand g2693 (n_28, w3141, w3142);
  or g3464 (w3142, in[24], n_10);
  or g3463 (w3141, in[25], n_1);
  nand g2694 (n_27, w3143, w3144);
  or g3466 (w3144, in[34], n_12);
  or g3465 (w3143, in[35], n_3);
  nand g2695 (n_26, w3145, w3146);
  or g3468 (w3146, in[26], n_12);
  or g3467 (w3145, in[27], n_3);
  nand g2696 (n_25, w3147, w3148);
  or g3470 (w3148, in[16], n_10);
  or g3469 (w3147, in[17], n_1);
  nand g2697 (n_24, w3149, w3150);
  or g3472 (w3150, in[18], n_12);
  or g3471 (w3149, in[19], n_3);
  nand g2698 (n_23, w3151, w3152);
  or g3474 (w3152, in[36], n_10);
  or g3473 (w3151, in[37], n_1);
  or g3476 (w3154, in[28], n_10);
  or g3475 (w3153, in[29], n_1);
  nand g2700 (n_21, w3155, w3156);
  or g3478 (w3156, in[38], n_12);
  or g3477 (w3155, in[39], n_3);
  or g3480 (w3158, in[30], n_12);
  or g3479 (w3157, in[31], n_3);
  nand g3482 (w3160, sky130_fd_sc_hd__inv_1_45_Y[0], n_2);
  or g3481 (w3159, in[44], n_10);
  nor g2703 (n_18, in[40], n_10);
  nor g2704 (n_17, in[57], n_1);
  nor g2705 (n_16, in[43], n_3);
  nand g2706 (n_15, n_2, sky130_fd_sc_hd__inv_1_49_Y[0]);
  nand g2707 (n_14, n_9, sky130_fd_sc_hd__inv_1_8_Y[0]);
  not g2708 (n_11, n_12);
  not g2709 (n_9, n_10);
  nand g2710 (n_8, sram[1], in[59]);
  nand g2711 (n_13, w3161, sram[3]);
  not g3483 (w3161, sram[2]);
  nand g2712 (n_12, n_0, sram[0]);
  nand g2713 (n_10, sram[1], sram[0]);
  not g2714 (n_3, n_4);
  not g2715 (n_1, n_2);
  nand g2716 (n_7, sram[3], sram[2]);
  nand g2717 (n_6, w3162, sram[2]);
  not g3484 (w3162, sram[3]);
  nor g2718 (n_5, sram[2], sram[3]);
  nor g2719 (n_4, sram[0], sram[1]);
  nor g2720 (n_2, n_0, sram[0]);
  not g2721 (n_0, sram[1]);
  nand g1 (n_132, w3091, w3092);
  or g2 (w3087, sram[4], w3094, n_56, n_132);
  and g3 (w3099, w3114, w3115, w3116, n_15);
  nand g4 (w3105, w3153, w3154, w3157, w3158);
  nor g5 (w3106, w3132, n_16, w3129, n_18);
  or g6 (n_40, n_133, n_134, w3120, w3121);
  not g7 (n_133, w3159);
  not g8 (n_134, w3160);
  and g9 (w3100, w3117, w3118, w3119, n_14);
  or g10 (n_44, n_135, n_136, w3110, w3111);
  not g11 (n_135, w3139);
  not g12 (n_136, w3140);
endmodule

module mux_tree_size60_24(in, sram, sram_inv, out);
  input [0:59] in;
  input [0:5] sram, sram_inv;
  output [0:0] out;
  wire [0:59] in;
  wire [0:5] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_1_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_2_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_3_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_5_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_6_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_7_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_8_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_9_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_10_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_11_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_14_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_41_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_42_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_45_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_47_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_48_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_50_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_51_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_52_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_49_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_55_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_53_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_58_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_56_Y;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_19, n_20, n_21, n_23, n_27, n_28;
  wire n_29, n_30, n_32, n_33, n_35, n_36, n_38, n_40;
  wire n_41, n_42, n_43, n_44, n_45, n_46, n_47, n_48;
  wire n_49, n_50, n_51, n_52, n_53, n_54, n_55, n_56;
  wire n_57, n_58, n_59, n_60, n_61, n_129, n_130, n_131;
  wire n_132, w3163, w3164, w3165, w3166, w3167, w3168, w3169;
  wire w3170, w3171, w3172, w3173, w3174, w3175, w3176, w3177;
  wire w3178, w3179, w3180, w3181, w3182, w3183, w3184, w3185;
  wire w3186, w3187, w3188, w3189, w3190, w3191, w3192, w3193;
  wire w3194, w3195, w3196, w3197, w3198, w3199, w3200, w3201;
  wire w3202, w3203, w3204, w3205, w3206, w3207, w3208, w3209;
  wire w3210, w3211, w3212, w3213, w3214, w3215, w3216, w3217;
  wire w3218, w3219, w3220, w3221, w3222, w3223, w3224, w3225;
  wire w3226, w3227, w3228, w3229, w3230, w3231, w3232, w3233;
  wire w3234, w3235, w3236, w3237, w3238, w3239, w3240;
  not g1454 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  not g1455 (sky130_fd_sc_hd__inv_1_1_Y[0], in[1]);
  not g1453 (sky130_fd_sc_hd__inv_1_2_Y[0], in[2]);
  not g1465 (sky130_fd_sc_hd__inv_1_3_Y[0], in[3]);
  not g1456 (sky130_fd_sc_hd__inv_1_5_Y[0], in[5]);
  not g1457 (sky130_fd_sc_hd__inv_1_6_Y[0], in[6]);
  not g1452 (sky130_fd_sc_hd__inv_1_7_Y[0], in[7]);
  not g1445 (sky130_fd_sc_hd__inv_1_8_Y[0], in[8]);
  not g1458 (sky130_fd_sc_hd__inv_1_9_Y[0], in[9]);
  not g1466 (sky130_fd_sc_hd__inv_1_10_Y[0], in[10]);
  not g1451 (sky130_fd_sc_hd__inv_1_11_Y[0], in[11]);
  not g1459 (sky130_fd_sc_hd__inv_1_14_Y[0], in[14]);
  not g1460 (sky130_fd_sc_hd__inv_1_41_Y[0], in[41]);
  not g1446 (sky130_fd_sc_hd__inv_1_42_Y[0], in[42]);
  not g1461 (sky130_fd_sc_hd__inv_1_45_Y[0], in[45]);
  not g1462 (sky130_fd_sc_hd__inv_1_47_Y[0], in[47]);
  not g1444 (sky130_fd_sc_hd__inv_1_48_Y[0], in[48]);
  not g1450 (sky130_fd_sc_hd__inv_1_50_Y[0], in[50]);
  not g1449 (sky130_fd_sc_hd__inv_1_51_Y[0], in[51]);
  not g1443 (sky130_fd_sc_hd__inv_1_52_Y[0], in[52]);
  not g1463 (sky130_fd_sc_hd__inv_1_49_Y[0], in[49]);
  not g1447 (sky130_fd_sc_hd__inv_1_55_Y[0], in[55]);
  not g1464 (sky130_fd_sc_hd__inv_1_53_Y[0], in[53]);
  not g1448 (sky130_fd_sc_hd__inv_1_58_Y[0], in[58]);
  not g1418 (sky130_fd_sc_hd__inv_1_56_Y[0], in[56]);
  nand g2719 (out, w3163, w3164);
  nand g3486 (w3164, sram[5], n_60);
  or g3485 (w3163, sram[5], n_61);
  nor g2720 (n_61, w3165, n_59);
  and g3487 (w3165, n_49, n_48, n_53, sram[4]);
  nand g2721 (n_60, w3166, w3167);
  nand g3489 (w3167, sram[4], n_58);
  or g3488 (w3166, sram[4], n_57);
  nor g2722 (n_59, w3168, sram[4], n_54, n_41);
  and g3490 (w3168, n_20, n_4);
  nor g2723 (n_58, n_56, n_55, w3169);
  and g3491 (w3169, n_43, n_7);
  nand g2724 (n_57, n_51, n_50, n_52, w3170);
  or g3492 (w3170, n_6, n_46);
  nor g2725 (n_56, w3171, n_6);
  nand g2726 (n_55, w3172, w3173);
  nand g3495 (w3173, n_4, n_44);
  or g3494 (w3172, n_5, n_40);
  nand g2727 (n_54, w3174, w3175);
  or g3497 (w3175, n_6, n_47);
  or g3496 (w3174, n_5, n_42);
  and g2728 (n_53, w3176, w3177);
  nand g3499 (w3177, n_7, n_38);
  or g3498 (w3176, n_6, n_45);
  nand g2729 (n_52, w3178, n_4);
  or g2730 (n_51, w3179, n_5);
  nor g3501 (w3179, n_23, n_21);
  nand g2731 (n_50, w3180, n_7);
  or g2732 (n_49, w3181, n_5);
  nor g3503 (w3181, n_27, n_19);
  nand g2733 (n_48, w3182, n_4);
  nor g2734 (n_47, w3183, n_36, w3184);
  and g3506 (w3184, n_11, sky130_fd_sc_hd__inv_1_50_Y[0]);
  and g3505 (w3183, n_14, sky130_fd_sc_hd__inv_1_51_Y[0]);
  nor g2735 (n_46, n_29, n_28);
  nor g2736 (n_45, n_33, n_30);
  and g3508 (w3186, n_11, sky130_fd_sc_hd__inv_1_10_Y[0]);
  and g3507 (w3185, n_14, sky130_fd_sc_hd__inv_1_11_Y[0]);
  nand g2738 (n_43, w3187, w3188, n_35);
  or g3510 (w3188, in[12], n_3);
  or g3509 (w3187, in[13], n_9);
  nor g2739 (n_42, w3189, n_17, w3190);
  and g3512 (w3190, n_2, sky130_fd_sc_hd__inv_1_52_Y[0]);
  and g3511 (w3189, n_10, sky130_fd_sc_hd__inv_1_53_Y[0]);
  nor g2740 (n_41, w3191, sram[3], w3192);
  and g3514 (w3192, sram[1], in[59]);
  and g3513 (w3191, n_8, sram[2]);
  nor g2741 (n_40, w3193, n_32, w3194);
  and g3516 (w3194, n_11, sky130_fd_sc_hd__inv_1_6_Y[0]);
  and g3515 (w3193, n_14, sky130_fd_sc_hd__inv_1_7_Y[0]);
  nand g3519 (w3197, n_14, sky130_fd_sc_hd__inv_1_3_Y[0]);
  nand g3518 (w3196, n_2, sky130_fd_sc_hd__inv_1_0_Y[0]);
  nand g3517 (w3195, sky130_fd_sc_hd__inv_1_2_Y[0], n_11);
  and g3521 (w3199, n_10, sky130_fd_sc_hd__inv_1_45_Y[0]);
  and g3520 (w3198, n_14, sky130_fd_sc_hd__inv_1_47_Y[0]);
  or g3523 (w3201, in[44], n_3);
  or g3522 (w3200, in[46], n_12);
  nand g2745 (n_36, w3202, w3203);
  nand g3525 (w3203, n_2, sky130_fd_sc_hd__inv_1_48_Y[0]);
  nand g3524 (w3202, n_10, sky130_fd_sc_hd__inv_1_49_Y[0]);
  nor g2746 (n_35, w3204, n_16);
  and g3526 (w3204, n_11, sky130_fd_sc_hd__inv_1_14_Y[0]);
  nand g3528 (w3206, n_2, sky130_fd_sc_hd__inv_1_8_Y[0]);
  nand g3527 (w3205, n_10, sky130_fd_sc_hd__inv_1_9_Y[0]);
  nand g2748 (n_33, w3207, w3208);
  or g3530 (w3208, in[32], n_3);
  or g3529 (w3207, in[33], n_9);
  nand g2749 (n_32, w3209, w3210);
  nand g3532 (w3210, sky130_fd_sc_hd__inv_1_5_Y[0], n_10);
  or g3531 (w3209, in[4], n_3);
  or g3534 (w3212, in[28], n_3);
  or g3533 (w3211, in[29], n_9);
  nand g2751 (n_30, w3213, w3214);
  or g3536 (w3214, in[34], n_12);
  or g3535 (w3213, in[35], n_13);
  nand g2752 (n_29, w3215, w3216);
  or g3538 (w3216, in[16], n_3);
  or g3537 (w3215, in[17], n_9);
  nand g2753 (n_28, w3217, w3218);
  or g3540 (w3218, in[18], n_12);
  or g3539 (w3217, in[19], n_13);
  nand g2754 (n_27, w3219, w3220);
  or g3542 (w3220, in[36], n_3);
  or g3541 (w3219, in[37], n_9);
  or g3544 (w3222, in[24], n_3);
  or g3543 (w3221, in[25], n_9);
  or g3546 (w3224, in[26], n_12);
  or g3545 (w3223, in[27], n_13);
  nand g3548 (w3226, sky130_fd_sc_hd__inv_1_42_Y[0], n_11);
  or g3547 (w3225, in[43], n_13);
  nand g2758 (n_23, w3227, w3228);
  or g3550 (w3228, in[20], n_3);
  or g3549 (w3227, in[21], n_9);
  nand g3552 (w3230, sky130_fd_sc_hd__inv_1_41_Y[0], n_10);
  or g3551 (w3229, in[40], n_3);
  nand g2760 (n_21, w3231, w3232);
  or g3554 (w3232, in[22], n_12);
  or g3553 (w3231, in[23], n_13);
  nand g2761 (n_20, w3233, w3234);
  nand g3556 (w3234, sky130_fd_sc_hd__inv_1_56_Y[0], n_2);
  or g3555 (w3233, in[57], n_9);
  nand g2762 (n_19, w3235, w3236);
  or g3558 (w3236, in[38], n_12);
  or g3557 (w3235, in[39], n_13);
  or g3560 (w3238, in[30], n_12);
  or g3559 (w3237, in[31], n_13);
  nand g2764 (n_17, w3239, w3240);
  nand g3562 (w3240, sky130_fd_sc_hd__inv_1_55_Y[0], n_14);
  or g3561 (w3239, in[54], n_12);
  nor g2765 (n_16, in[15], n_13);
  nand g2766 (n_15, n_10, sky130_fd_sc_hd__inv_1_1_Y[0]);
  not g2767 (n_13, n_14);
  not g2768 (n_11, n_12);
  not g2769 (n_9, n_10);
  nand g2770 (n_8, n_0, sky130_fd_sc_hd__inv_1_58_Y[0]);
  nor g2771 (n_14, sram[0], sram[1]);
  nand g2772 (n_12, n_0, sram[0]);
  nor g2773 (n_10, n_0, sram[0]);
  not g2774 (n_2, n_3);
  nor g2775 (n_7, sram[2], sram[3]);
  nand g2776 (n_6, sram[3], sram[2]);
  nand g2777 (n_5, n_1, sram[3]);
  nor g2778 (n_4, n_1, sram[3]);
  nand g2779 (n_3, sram[1], sram[0]);
  not g2780 (n_1, sram[2]);
  not g2781 (n_0, sram[1]);
  nand g1 (w3182, w3229, w3230, w3225, w3226);
  or g2 (n_38, n_129, n_130, w3198, w3199);
  not g3 (n_129, w3200);
  not g4 (n_130, w3201);
  nand g5 (w3180, w3211, w3212, w3237, w3238);
  nand g6 (w3178, w3221, w3222, w3223, w3224);
  and g7 (w3171, w3195, w3196, w3197, n_15);
  or g8 (n_44, n_131, n_132, w3185, w3186);
  not g9 (n_131, w3205);
  not g10 (n_132, w3206);
endmodule

module mux_tree_size60_25(in, sram, sram_inv, out);
  input [0:59] in;
  input [0:5] sram, sram_inv;
  output [0:0] out;
  wire [0:59] in;
  wire [0:5] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_1_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_2_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_3_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_5_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_6_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_7_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_8_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_9_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_10_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_11_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_14_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_41_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_42_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_45_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_47_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_48_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_49_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_50_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_51_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_52_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_53_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_55_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_58_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_56_Y;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_19, n_20, n_21, n_23, n_27, n_28;
  wire n_29, n_30, n_32, n_33, n_35, n_36, n_38, n_40;
  wire n_41, n_42, n_43, n_44, n_45, n_46, n_47, n_48;
  wire n_49, n_50, n_51, n_52, n_53, n_54, n_55, n_56;
  wire n_57, n_58, n_59, n_60, n_61, n_129, n_130, n_131;
  wire n_132, w3241, w3242, w3243, w3244, w3245, w3246, w3247;
  wire w3248, w3249, w3250, w3251, w3252, w3253, w3254, w3255;
  wire w3256, w3257, w3258, w3259, w3260, w3261, w3262, w3263;
  wire w3264, w3265, w3266, w3267, w3268, w3269, w3270, w3271;
  wire w3272, w3273, w3274, w3275, w3276, w3277, w3278, w3279;
  wire w3280, w3281, w3282, w3283, w3284, w3285, w3286, w3287;
  wire w3288, w3289, w3290, w3291, w3292, w3293, w3294, w3295;
  wire w3296, w3297, w3298, w3299, w3300, w3301, w3302, w3303;
  wire w3304, w3305, w3306, w3307, w3308, w3309, w3310, w3311;
  wire w3312, w3313, w3314, w3315, w3316, w3317, w3318;
  not g1464 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  not g1461 (sky130_fd_sc_hd__inv_1_1_Y[0], in[1]);
  not g1462 (sky130_fd_sc_hd__inv_1_2_Y[0], in[2]);
  not g1459 (sky130_fd_sc_hd__inv_1_3_Y[0], in[3]);
  not g1458 (sky130_fd_sc_hd__inv_1_5_Y[0], in[5]);
  not g1465 (sky130_fd_sc_hd__inv_1_6_Y[0], in[6]);
  not g1463 (sky130_fd_sc_hd__inv_1_7_Y[0], in[7]);
  not g1450 (sky130_fd_sc_hd__inv_1_8_Y[0], in[8]);
  not g1457 (sky130_fd_sc_hd__inv_1_9_Y[0], in[9]);
  not g1466 (sky130_fd_sc_hd__inv_1_10_Y[0], in[10]);
  not g1451 (sky130_fd_sc_hd__inv_1_11_Y[0], in[11]);
  not g1456 (sky130_fd_sc_hd__inv_1_14_Y[0], in[14]);
  not g1452 (sky130_fd_sc_hd__inv_1_41_Y[0], in[41]);
  not g1443 (sky130_fd_sc_hd__inv_1_42_Y[0], in[42]);
  not g1444 (sky130_fd_sc_hd__inv_1_45_Y[0], in[45]);
  not g1445 (sky130_fd_sc_hd__inv_1_47_Y[0], in[47]);
  not g1460 (sky130_fd_sc_hd__inv_1_48_Y[0], in[48]);
  not g1455 (sky130_fd_sc_hd__inv_1_49_Y[0], in[49]);
  not g1446 (sky130_fd_sc_hd__inv_1_50_Y[0], in[50]);
  not g1453 (sky130_fd_sc_hd__inv_1_51_Y[0], in[51]);
  not g1447 (sky130_fd_sc_hd__inv_1_52_Y[0], in[52]);
  not g1454 (sky130_fd_sc_hd__inv_1_53_Y[0], in[53]);
  not g1448 (sky130_fd_sc_hd__inv_1_55_Y[0], in[55]);
  not g1449 (sky130_fd_sc_hd__inv_1_58_Y[0], in[58]);
  not g1418 (sky130_fd_sc_hd__inv_1_56_Y[0], in[56]);
  nand g2719 (out, w3241, w3242);
  nand g3564 (w3242, sram[5], n_60);
  or g3563 (w3241, sram[5], n_61);
  nor g2720 (n_61, w3243, n_59);
  and g3565 (w3243, n_49, n_48, n_53, sram[4]);
  nand g2721 (n_60, w3244, w3245);
  nand g3567 (w3245, sram[4], n_58);
  or g3566 (w3244, sram[4], n_57);
  nor g2722 (n_59, w3246, sram[4], n_54, n_41);
  and g3568 (w3246, n_20, n_4);
  nor g2723 (n_58, n_56, n_55, w3247);
  and g3569 (w3247, n_43, n_7);
  nand g2724 (n_57, n_51, n_50, n_52, w3248);
  or g3570 (w3248, n_6, n_46);
  nor g2725 (n_56, w3249, n_6);
  nand g2726 (n_55, w3250, w3251);
  nand g3573 (w3251, n_4, n_44);
  or g3572 (w3250, n_5, n_40);
  nand g2727 (n_54, w3252, w3253);
  or g3575 (w3253, n_6, n_47);
  or g3574 (w3252, n_5, n_42);
  and g2728 (n_53, w3254, w3255);
  nand g3577 (w3255, n_7, n_38);
  or g3576 (w3254, n_6, n_45);
  nand g2729 (n_52, w3256, n_4);
  or g2730 (n_51, w3257, n_5);
  nor g3579 (w3257, n_23, n_21);
  nand g2731 (n_50, w3258, n_7);
  or g2732 (n_49, w3259, n_5);
  nor g3581 (w3259, n_27, n_19);
  nand g2733 (n_48, w3260, n_4);
  nor g2734 (n_47, w3261, n_36, w3262);
  and g3584 (w3262, n_11, sky130_fd_sc_hd__inv_1_50_Y[0]);
  and g3583 (w3261, n_14, sky130_fd_sc_hd__inv_1_51_Y[0]);
  nor g2735 (n_46, n_29, n_28);
  nor g2736 (n_45, n_33, n_30);
  and g3586 (w3264, n_11, sky130_fd_sc_hd__inv_1_10_Y[0]);
  and g3585 (w3263, n_14, sky130_fd_sc_hd__inv_1_11_Y[0]);
  nand g2738 (n_43, w3265, w3266, n_35);
  or g3588 (w3266, in[12], n_3);
  or g3587 (w3265, in[13], n_9);
  nor g2739 (n_42, w3267, n_17, w3268);
  and g3590 (w3268, n_2, sky130_fd_sc_hd__inv_1_52_Y[0]);
  and g3589 (w3267, n_10, sky130_fd_sc_hd__inv_1_53_Y[0]);
  nor g2740 (n_41, w3269, sram[3], w3270);
  and g3592 (w3270, sram[1], in[59]);
  and g3591 (w3269, n_8, sram[2]);
  nor g2741 (n_40, w3271, n_32, w3272);
  and g3594 (w3272, n_11, sky130_fd_sc_hd__inv_1_6_Y[0]);
  and g3593 (w3271, n_14, sky130_fd_sc_hd__inv_1_7_Y[0]);
  nand g3597 (w3275, n_14, sky130_fd_sc_hd__inv_1_3_Y[0]);
  nand g3596 (w3274, n_2, sky130_fd_sc_hd__inv_1_0_Y[0]);
  nand g3595 (w3273, sky130_fd_sc_hd__inv_1_2_Y[0], n_11);
  and g3599 (w3277, n_10, sky130_fd_sc_hd__inv_1_45_Y[0]);
  and g3598 (w3276, n_14, sky130_fd_sc_hd__inv_1_47_Y[0]);
  or g3601 (w3279, in[44], n_3);
  or g3600 (w3278, in[46], n_12);
  nand g2745 (n_36, w3280, w3281);
  nand g3603 (w3281, n_2, sky130_fd_sc_hd__inv_1_48_Y[0]);
  nand g3602 (w3280, n_10, sky130_fd_sc_hd__inv_1_49_Y[0]);
  nor g2746 (n_35, w3282, n_16);
  and g3604 (w3282, n_11, sky130_fd_sc_hd__inv_1_14_Y[0]);
  nand g3606 (w3284, n_2, sky130_fd_sc_hd__inv_1_8_Y[0]);
  nand g3605 (w3283, n_10, sky130_fd_sc_hd__inv_1_9_Y[0]);
  nand g2748 (n_33, w3285, w3286);
  or g3608 (w3286, in[32], n_3);
  or g3607 (w3285, in[33], n_9);
  nand g2749 (n_32, w3287, w3288);
  nand g3610 (w3288, sky130_fd_sc_hd__inv_1_5_Y[0], n_10);
  or g3609 (w3287, in[4], n_3);
  or g3612 (w3290, in[28], n_3);
  or g3611 (w3289, in[29], n_9);
  nand g2751 (n_30, w3291, w3292);
  or g3614 (w3292, in[34], n_12);
  or g3613 (w3291, in[35], n_13);
  nand g2752 (n_29, w3293, w3294);
  or g3616 (w3294, in[16], n_3);
  or g3615 (w3293, in[17], n_9);
  nand g2753 (n_28, w3295, w3296);
  or g3618 (w3296, in[18], n_12);
  or g3617 (w3295, in[19], n_13);
  nand g2754 (n_27, w3297, w3298);
  or g3620 (w3298, in[36], n_3);
  or g3619 (w3297, in[37], n_9);
  or g3622 (w3300, in[24], n_3);
  or g3621 (w3299, in[25], n_9);
  or g3624 (w3302, in[26], n_12);
  or g3623 (w3301, in[27], n_13);
  nand g3626 (w3304, sky130_fd_sc_hd__inv_1_42_Y[0], n_11);
  or g3625 (w3303, in[43], n_13);
  nand g2758 (n_23, w3305, w3306);
  or g3628 (w3306, in[20], n_3);
  or g3627 (w3305, in[21], n_9);
  nand g3630 (w3308, sky130_fd_sc_hd__inv_1_41_Y[0], n_10);
  or g3629 (w3307, in[40], n_3);
  nand g2760 (n_21, w3309, w3310);
  or g3632 (w3310, in[22], n_12);
  or g3631 (w3309, in[23], n_13);
  nand g2761 (n_20, w3311, w3312);
  nand g3634 (w3312, sky130_fd_sc_hd__inv_1_56_Y[0], n_2);
  or g3633 (w3311, in[57], n_9);
  nand g2762 (n_19, w3313, w3314);
  or g3636 (w3314, in[38], n_12);
  or g3635 (w3313, in[39], n_13);
  or g3638 (w3316, in[30], n_12);
  or g3637 (w3315, in[31], n_13);
  nand g2764 (n_17, w3317, w3318);
  nand g3640 (w3318, sky130_fd_sc_hd__inv_1_55_Y[0], n_14);
  or g3639 (w3317, in[54], n_12);
  nor g2765 (n_16, in[15], n_13);
  nand g2766 (n_15, n_10, sky130_fd_sc_hd__inv_1_1_Y[0]);
  not g2767 (n_13, n_14);
  not g2768 (n_11, n_12);
  not g2769 (n_9, n_10);
  nand g2770 (n_8, n_0, sky130_fd_sc_hd__inv_1_58_Y[0]);
  nor g2771 (n_14, sram[0], sram[1]);
  nand g2772 (n_12, n_0, sram[0]);
  nor g2773 (n_10, n_0, sram[0]);
  not g2774 (n_2, n_3);
  nor g2775 (n_7, sram[2], sram[3]);
  nand g2776 (n_6, sram[3], sram[2]);
  nand g2777 (n_5, n_1, sram[3]);
  nor g2778 (n_4, n_1, sram[3]);
  nand g2779 (n_3, sram[1], sram[0]);
  not g2780 (n_1, sram[2]);
  not g2781 (n_0, sram[1]);
  nand g1 (w3260, w3307, w3308, w3303, w3304);
  or g2 (n_38, n_129, n_130, w3276, w3277);
  not g3 (n_129, w3278);
  not g4 (n_130, w3279);
  nand g5 (w3258, w3289, w3290, w3315, w3316);
  nand g6 (w3256, w3299, w3300, w3301, w3302);
  and g7 (w3249, w3273, w3274, w3275, n_15);
  or g8 (n_44, n_131, n_132, w3263, w3264);
  not g9 (n_131, w3283);
  not g10 (n_132, w3284);
endmodule

module mux_tree_size60_26(in, sram, sram_inv, out);
  input [0:59] in;
  input [0:5] sram, sram_inv;
  output [0:0] out;
  wire [0:59] in;
  wire [0:5] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_1_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_2_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_3_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_5_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_6_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_7_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_8_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_9_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_10_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_11_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_14_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_41_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_42_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_47_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_48_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_49_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_50_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_51_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_52_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_53_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_45_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_55_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_58_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_56_Y;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_19, n_20, n_21, n_23, n_27, n_28;
  wire n_29, n_30, n_32, n_33, n_35, n_36, n_38, n_40;
  wire n_41, n_42, n_43, n_44, n_45, n_46, n_47, n_48;
  wire n_49, n_50, n_51, n_52, n_53, n_54, n_55, n_56;
  wire n_57, n_58, n_59, n_60, n_61, n_129, n_130, n_131;
  wire n_132, w3319, w3320, w3321, w3322, w3323, w3324, w3325;
  wire w3326, w3327, w3328, w3329, w3330, w3331, w3332, w3333;
  wire w3334, w3335, w3336, w3337, w3338, w3339, w3340, w3341;
  wire w3342, w3343, w3344, w3345, w3346, w3347, w3348, w3349;
  wire w3350, w3351, w3352, w3353, w3354, w3355, w3356, w3357;
  wire w3358, w3359, w3360, w3361, w3362, w3363, w3364, w3365;
  wire w3366, w3367, w3368, w3369, w3370, w3371, w3372, w3373;
  wire w3374, w3375, w3376, w3377, w3378, w3379, w3380, w3381;
  wire w3382, w3383, w3384, w3385, w3386, w3387, w3388, w3389;
  wire w3390, w3391, w3392, w3393, w3394, w3395, w3396;
  not g1443 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  not g1458 (sky130_fd_sc_hd__inv_1_1_Y[0], in[1]);
  not g1464 (sky130_fd_sc_hd__inv_1_2_Y[0], in[2]);
  not g1463 (sky130_fd_sc_hd__inv_1_3_Y[0], in[3]);
  not g1462 (sky130_fd_sc_hd__inv_1_5_Y[0], in[5]);
  not g1461 (sky130_fd_sc_hd__inv_1_6_Y[0], in[6]);
  not g1444 (sky130_fd_sc_hd__inv_1_7_Y[0], in[7]);
  not g1459 (sky130_fd_sc_hd__inv_1_8_Y[0], in[8]);
  not g1445 (sky130_fd_sc_hd__inv_1_9_Y[0], in[9]);
  not g1466 (sky130_fd_sc_hd__inv_1_10_Y[0], in[10]);
  not g1460 (sky130_fd_sc_hd__inv_1_11_Y[0], in[11]);
  not g1446 (sky130_fd_sc_hd__inv_1_14_Y[0], in[14]);
  not g1465 (sky130_fd_sc_hd__inv_1_41_Y[0], in[41]);
  not g1456 (sky130_fd_sc_hd__inv_1_42_Y[0], in[42]);
  not g1447 (sky130_fd_sc_hd__inv_1_47_Y[0], in[47]);
  not g1452 (sky130_fd_sc_hd__inv_1_48_Y[0], in[48]);
  not g1451 (sky130_fd_sc_hd__inv_1_49_Y[0], in[49]);
  not g1450 (sky130_fd_sc_hd__inv_1_50_Y[0], in[50]);
  not g1457 (sky130_fd_sc_hd__inv_1_51_Y[0], in[51]);
  not g1453 (sky130_fd_sc_hd__inv_1_52_Y[0], in[52]);
  not g1454 (sky130_fd_sc_hd__inv_1_53_Y[0], in[53]);
  not g1455 (sky130_fd_sc_hd__inv_1_45_Y[0], in[45]);
  not g1448 (sky130_fd_sc_hd__inv_1_55_Y[0], in[55]);
  not g1449 (sky130_fd_sc_hd__inv_1_58_Y[0], in[58]);
  not g1418 (sky130_fd_sc_hd__inv_1_56_Y[0], in[56]);
  nand g2719 (out, w3319, w3320);
  nand g3642 (w3320, sram[5], n_60);
  or g3641 (w3319, sram[5], n_61);
  nor g2720 (n_61, w3321, n_59);
  and g3643 (w3321, n_49, n_48, n_53, sram[4]);
  nand g2721 (n_60, w3322, w3323);
  nand g3645 (w3323, sram[4], n_58);
  or g3644 (w3322, sram[4], n_57);
  nor g2722 (n_59, w3324, sram[4], n_54, n_41);
  and g3646 (w3324, n_20, n_4);
  nor g2723 (n_58, n_56, n_55, w3325);
  and g3647 (w3325, n_43, n_7);
  nand g2724 (n_57, n_51, n_50, n_52, w3326);
  or g3648 (w3326, n_6, n_46);
  nor g2725 (n_56, w3327, n_6);
  nand g2726 (n_55, w3328, w3329);
  nand g3651 (w3329, n_4, n_44);
  or g3650 (w3328, n_5, n_40);
  nand g2727 (n_54, w3330, w3331);
  or g3653 (w3331, n_6, n_47);
  or g3652 (w3330, n_5, n_42);
  and g2728 (n_53, w3332, w3333);
  nand g3655 (w3333, n_7, n_38);
  or g3654 (w3332, n_6, n_45);
  nand g2729 (n_52, w3334, n_4);
  or g2730 (n_51, w3335, n_5);
  nor g3657 (w3335, n_23, n_21);
  nand g2731 (n_50, w3336, n_7);
  or g2732 (n_49, w3337, n_5);
  nor g3659 (w3337, n_27, n_19);
  nand g2733 (n_48, w3338, n_4);
  nor g2734 (n_47, w3339, n_36, w3340);
  and g3662 (w3340, n_11, sky130_fd_sc_hd__inv_1_50_Y[0]);
  and g3661 (w3339, n_14, sky130_fd_sc_hd__inv_1_51_Y[0]);
  nor g2735 (n_46, n_29, n_28);
  nor g2736 (n_45, n_33, n_30);
  and g3664 (w3342, n_11, sky130_fd_sc_hd__inv_1_10_Y[0]);
  and g3663 (w3341, n_14, sky130_fd_sc_hd__inv_1_11_Y[0]);
  nand g2738 (n_43, w3343, w3344, n_35);
  or g3666 (w3344, in[12], n_3);
  or g3665 (w3343, in[13], n_9);
  nor g2739 (n_42, w3345, n_17, w3346);
  and g3668 (w3346, n_2, sky130_fd_sc_hd__inv_1_52_Y[0]);
  and g3667 (w3345, n_10, sky130_fd_sc_hd__inv_1_53_Y[0]);
  nor g2740 (n_41, w3347, sram[3], w3348);
  and g3670 (w3348, sram[1], in[59]);
  and g3669 (w3347, n_8, sram[2]);
  nor g2741 (n_40, w3349, n_32, w3350);
  and g3672 (w3350, n_11, sky130_fd_sc_hd__inv_1_6_Y[0]);
  and g3671 (w3349, n_14, sky130_fd_sc_hd__inv_1_7_Y[0]);
  nand g3675 (w3353, n_14, sky130_fd_sc_hd__inv_1_3_Y[0]);
  nand g3674 (w3352, n_2, sky130_fd_sc_hd__inv_1_0_Y[0]);
  nand g3673 (w3351, sky130_fd_sc_hd__inv_1_2_Y[0], n_11);
  and g3677 (w3355, n_10, sky130_fd_sc_hd__inv_1_45_Y[0]);
  and g3676 (w3354, n_14, sky130_fd_sc_hd__inv_1_47_Y[0]);
  or g3679 (w3357, in[44], n_3);
  or g3678 (w3356, in[46], n_12);
  nand g2745 (n_36, w3358, w3359);
  nand g3681 (w3359, n_2, sky130_fd_sc_hd__inv_1_48_Y[0]);
  nand g3680 (w3358, n_10, sky130_fd_sc_hd__inv_1_49_Y[0]);
  nor g2746 (n_35, w3360, n_16);
  and g3682 (w3360, n_11, sky130_fd_sc_hd__inv_1_14_Y[0]);
  nand g3684 (w3362, n_2, sky130_fd_sc_hd__inv_1_8_Y[0]);
  nand g3683 (w3361, n_10, sky130_fd_sc_hd__inv_1_9_Y[0]);
  nand g2748 (n_33, w3363, w3364);
  or g3686 (w3364, in[32], n_3);
  or g3685 (w3363, in[33], n_9);
  nand g2749 (n_32, w3365, w3366);
  nand g3688 (w3366, sky130_fd_sc_hd__inv_1_5_Y[0], n_10);
  or g3687 (w3365, in[4], n_3);
  or g3690 (w3368, in[28], n_3);
  or g3689 (w3367, in[29], n_9);
  nand g2751 (n_30, w3369, w3370);
  or g3692 (w3370, in[34], n_12);
  or g3691 (w3369, in[35], n_13);
  nand g2752 (n_29, w3371, w3372);
  or g3694 (w3372, in[16], n_3);
  or g3693 (w3371, in[17], n_9);
  nand g2753 (n_28, w3373, w3374);
  or g3696 (w3374, in[18], n_12);
  or g3695 (w3373, in[19], n_13);
  nand g2754 (n_27, w3375, w3376);
  or g3698 (w3376, in[36], n_3);
  or g3697 (w3375, in[37], n_9);
  or g3700 (w3378, in[24], n_3);
  or g3699 (w3377, in[25], n_9);
  or g3702 (w3380, in[26], n_12);
  or g3701 (w3379, in[27], n_13);
  nand g3704 (w3382, sky130_fd_sc_hd__inv_1_42_Y[0], n_11);
  or g3703 (w3381, in[43], n_13);
  nand g2758 (n_23, w3383, w3384);
  or g3706 (w3384, in[20], n_3);
  or g3705 (w3383, in[21], n_9);
  nand g3708 (w3386, sky130_fd_sc_hd__inv_1_41_Y[0], n_10);
  or g3707 (w3385, in[40], n_3);
  nand g2760 (n_21, w3387, w3388);
  or g3710 (w3388, in[22], n_12);
  or g3709 (w3387, in[23], n_13);
  nand g2761 (n_20, w3389, w3390);
  nand g3712 (w3390, sky130_fd_sc_hd__inv_1_56_Y[0], n_2);
  or g3711 (w3389, in[57], n_9);
  nand g2762 (n_19, w3391, w3392);
  or g3714 (w3392, in[38], n_12);
  or g3713 (w3391, in[39], n_13);
  or g3716 (w3394, in[30], n_12);
  or g3715 (w3393, in[31], n_13);
  nand g2764 (n_17, w3395, w3396);
  nand g3718 (w3396, sky130_fd_sc_hd__inv_1_55_Y[0], n_14);
  or g3717 (w3395, in[54], n_12);
  nor g2765 (n_16, in[15], n_13);
  nand g2766 (n_15, n_10, sky130_fd_sc_hd__inv_1_1_Y[0]);
  not g2767 (n_13, n_14);
  not g2768 (n_11, n_12);
  not g2769 (n_9, n_10);
  nand g2770 (n_8, n_0, sky130_fd_sc_hd__inv_1_58_Y[0]);
  nor g2771 (n_14, sram[0], sram[1]);
  nand g2772 (n_12, n_0, sram[0]);
  nor g2773 (n_10, n_0, sram[0]);
  not g2774 (n_2, n_3);
  nor g2775 (n_7, sram[2], sram[3]);
  nand g2776 (n_6, sram[3], sram[2]);
  nand g2777 (n_5, n_1, sram[3]);
  nor g2778 (n_4, n_1, sram[3]);
  nand g2779 (n_3, sram[1], sram[0]);
  not g2780 (n_1, sram[2]);
  not g2781 (n_0, sram[1]);
  nand g1 (w3338, w3385, w3386, w3381, w3382);
  or g2 (n_38, n_129, n_130, w3354, w3355);
  not g3 (n_129, w3356);
  not g4 (n_130, w3357);
  nand g5 (w3336, w3367, w3368, w3393, w3394);
  nand g6 (w3334, w3377, w3378, w3379, w3380);
  and g7 (w3327, w3351, w3352, w3353, n_15);
  or g8 (n_44, n_131, n_132, w3341, w3342);
  not g9 (n_131, w3361);
  not g10 (n_132, w3362);
endmodule

module mux_tree_size60_27(in, sram, sram_inv, out);
  input [0:59] in;
  input [0:5] sram, sram_inv;
  output [0:0] out;
  wire [0:59] in;
  wire [0:5] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_1_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_2_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_3_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_5_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_6_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_7_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_8_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_9_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_10_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_11_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_14_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_41_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_42_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_45_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_47_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_48_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_49_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_50_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_51_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_52_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_53_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_55_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_58_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_56_Y;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_19, n_20, n_21, n_23, n_27, n_28;
  wire n_29, n_30, n_32, n_33, n_35, n_36, n_38, n_40;
  wire n_41, n_42, n_43, n_44, n_45, n_46, n_47, n_48;
  wire n_49, n_50, n_51, n_52, n_53, n_54, n_55, n_56;
  wire n_57, n_58, n_59, n_60, n_61, n_129, n_130, n_131;
  wire n_132, w3397, w3398, w3399, w3400, w3401, w3402, w3403;
  wire w3404, w3405, w3406, w3407, w3408, w3409, w3410, w3411;
  wire w3412, w3413, w3414, w3415, w3416, w3417, w3418, w3419;
  wire w3420, w3421, w3422, w3423, w3424, w3425, w3426, w3427;
  wire w3428, w3429, w3430, w3431, w3432, w3433, w3434, w3435;
  wire w3436, w3437, w3438, w3439, w3440, w3441, w3442, w3443;
  wire w3444, w3445, w3446, w3447, w3448, w3449, w3450, w3451;
  wire w3452, w3453, w3454, w3455, w3456, w3457, w3458, w3459;
  wire w3460, w3461, w3462, w3463, w3464, w3465, w3466, w3467;
  wire w3468, w3469, w3470, w3471, w3472, w3473, w3474;
  not g1462 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  not g1457 (sky130_fd_sc_hd__inv_1_1_Y[0], in[1]);
  not g1455 (sky130_fd_sc_hd__inv_1_2_Y[0], in[2]);
  not g1466 (sky130_fd_sc_hd__inv_1_3_Y[0], in[3]);
  not g1453 (sky130_fd_sc_hd__inv_1_5_Y[0], in[5]);
  not g1443 (sky130_fd_sc_hd__inv_1_6_Y[0], in[6]);
  not g1464 (sky130_fd_sc_hd__inv_1_7_Y[0], in[7]);
  not g1465 (sky130_fd_sc_hd__inv_1_8_Y[0], in[8]);
  not g1454 (sky130_fd_sc_hd__inv_1_9_Y[0], in[9]);
  not g1461 (sky130_fd_sc_hd__inv_1_10_Y[0], in[10]);
  not g1463 (sky130_fd_sc_hd__inv_1_11_Y[0], in[11]);
  not g1456 (sky130_fd_sc_hd__inv_1_14_Y[0], in[14]);
  not g1444 (sky130_fd_sc_hd__inv_1_41_Y[0], in[41]);
  not g1447 (sky130_fd_sc_hd__inv_1_42_Y[0], in[42]);
  not g1460 (sky130_fd_sc_hd__inv_1_45_Y[0], in[45]);
  not g1459 (sky130_fd_sc_hd__inv_1_47_Y[0], in[47]);
  not g1445 (sky130_fd_sc_hd__inv_1_48_Y[0], in[48]);
  not g1458 (sky130_fd_sc_hd__inv_1_49_Y[0], in[49]);
  not g1452 (sky130_fd_sc_hd__inv_1_50_Y[0], in[50]);
  not g1448 (sky130_fd_sc_hd__inv_1_51_Y[0], in[51]);
  not g1446 (sky130_fd_sc_hd__inv_1_52_Y[0], in[52]);
  not g1449 (sky130_fd_sc_hd__inv_1_53_Y[0], in[53]);
  not g1450 (sky130_fd_sc_hd__inv_1_55_Y[0], in[55]);
  not g1451 (sky130_fd_sc_hd__inv_1_58_Y[0], in[58]);
  not g1418 (sky130_fd_sc_hd__inv_1_56_Y[0], in[56]);
  nand g2719 (out, w3397, w3398);
  nand g3720 (w3398, sram[5], n_60);
  or g3719 (w3397, sram[5], n_61);
  nor g2720 (n_61, w3399, n_59);
  and g3721 (w3399, n_49, n_48, n_53, sram[4]);
  nand g2721 (n_60, w3400, w3401);
  nand g3723 (w3401, sram[4], n_58);
  or g3722 (w3400, sram[4], n_57);
  nor g2722 (n_59, w3402, sram[4], n_54, n_41);
  and g3724 (w3402, n_20, n_4);
  nor g2723 (n_58, n_56, n_55, w3403);
  and g3725 (w3403, n_43, n_7);
  nand g2724 (n_57, n_51, n_50, n_52, w3404);
  or g3726 (w3404, n_6, n_46);
  nor g2725 (n_56, w3405, n_6);
  nand g2726 (n_55, w3406, w3407);
  nand g3729 (w3407, n_4, n_44);
  or g3728 (w3406, n_5, n_40);
  nand g2727 (n_54, w3408, w3409);
  or g3731 (w3409, n_6, n_47);
  or g3730 (w3408, n_5, n_42);
  and g2728 (n_53, w3410, w3411);
  nand g3733 (w3411, n_7, n_38);
  or g3732 (w3410, n_6, n_45);
  nand g2729 (n_52, w3412, n_4);
  or g2730 (n_51, w3413, n_5);
  nor g3735 (w3413, n_23, n_21);
  nand g2731 (n_50, w3414, n_7);
  or g2732 (n_49, w3415, n_5);
  nor g3737 (w3415, n_27, n_19);
  nand g2733 (n_48, w3416, n_4);
  nor g2734 (n_47, w3417, n_36, w3418);
  and g3740 (w3418, n_11, sky130_fd_sc_hd__inv_1_50_Y[0]);
  and g3739 (w3417, n_14, sky130_fd_sc_hd__inv_1_51_Y[0]);
  nor g2735 (n_46, n_29, n_28);
  nor g2736 (n_45, n_33, n_30);
  and g3742 (w3420, n_11, sky130_fd_sc_hd__inv_1_10_Y[0]);
  and g3741 (w3419, n_14, sky130_fd_sc_hd__inv_1_11_Y[0]);
  nand g2738 (n_43, w3421, w3422, n_35);
  or g3744 (w3422, in[12], n_3);
  or g3743 (w3421, in[13], n_9);
  nor g2739 (n_42, w3423, n_17, w3424);
  and g3746 (w3424, n_2, sky130_fd_sc_hd__inv_1_52_Y[0]);
  and g3745 (w3423, n_10, sky130_fd_sc_hd__inv_1_53_Y[0]);
  nor g2740 (n_41, w3425, sram[3], w3426);
  and g3748 (w3426, sram[1], in[59]);
  and g3747 (w3425, n_8, sram[2]);
  nor g2741 (n_40, w3427, n_32, w3428);
  and g3750 (w3428, n_11, sky130_fd_sc_hd__inv_1_6_Y[0]);
  and g3749 (w3427, n_14, sky130_fd_sc_hd__inv_1_7_Y[0]);
  nand g3753 (w3431, n_14, sky130_fd_sc_hd__inv_1_3_Y[0]);
  nand g3752 (w3430, n_2, sky130_fd_sc_hd__inv_1_0_Y[0]);
  nand g3751 (w3429, sky130_fd_sc_hd__inv_1_2_Y[0], n_11);
  and g3755 (w3433, n_10, sky130_fd_sc_hd__inv_1_45_Y[0]);
  and g3754 (w3432, n_14, sky130_fd_sc_hd__inv_1_47_Y[0]);
  or g3757 (w3435, in[44], n_3);
  or g3756 (w3434, in[46], n_12);
  nand g2745 (n_36, w3436, w3437);
  nand g3759 (w3437, n_2, sky130_fd_sc_hd__inv_1_48_Y[0]);
  nand g3758 (w3436, n_10, sky130_fd_sc_hd__inv_1_49_Y[0]);
  nor g2746 (n_35, w3438, n_16);
  and g3760 (w3438, n_11, sky130_fd_sc_hd__inv_1_14_Y[0]);
  nand g3762 (w3440, n_2, sky130_fd_sc_hd__inv_1_8_Y[0]);
  nand g3761 (w3439, n_10, sky130_fd_sc_hd__inv_1_9_Y[0]);
  nand g2748 (n_33, w3441, w3442);
  or g3764 (w3442, in[32], n_3);
  or g3763 (w3441, in[33], n_9);
  nand g2749 (n_32, w3443, w3444);
  nand g3766 (w3444, sky130_fd_sc_hd__inv_1_5_Y[0], n_10);
  or g3765 (w3443, in[4], n_3);
  or g3768 (w3446, in[28], n_3);
  or g3767 (w3445, in[29], n_9);
  nand g2751 (n_30, w3447, w3448);
  or g3770 (w3448, in[34], n_12);
  or g3769 (w3447, in[35], n_13);
  nand g2752 (n_29, w3449, w3450);
  or g3772 (w3450, in[16], n_3);
  or g3771 (w3449, in[17], n_9);
  nand g2753 (n_28, w3451, w3452);
  or g3774 (w3452, in[18], n_12);
  or g3773 (w3451, in[19], n_13);
  nand g2754 (n_27, w3453, w3454);
  or g3776 (w3454, in[36], n_3);
  or g3775 (w3453, in[37], n_9);
  or g3778 (w3456, in[24], n_3);
  or g3777 (w3455, in[25], n_9);
  or g3780 (w3458, in[26], n_12);
  or g3779 (w3457, in[27], n_13);
  nand g3782 (w3460, sky130_fd_sc_hd__inv_1_42_Y[0], n_11);
  or g3781 (w3459, in[43], n_13);
  nand g2758 (n_23, w3461, w3462);
  or g3784 (w3462, in[20], n_3);
  or g3783 (w3461, in[21], n_9);
  nand g3786 (w3464, sky130_fd_sc_hd__inv_1_41_Y[0], n_10);
  or g3785 (w3463, in[40], n_3);
  nand g2760 (n_21, w3465, w3466);
  or g3788 (w3466, in[22], n_12);
  or g3787 (w3465, in[23], n_13);
  nand g2761 (n_20, w3467, w3468);
  nand g3790 (w3468, sky130_fd_sc_hd__inv_1_56_Y[0], n_2);
  or g3789 (w3467, in[57], n_9);
  nand g2762 (n_19, w3469, w3470);
  or g3792 (w3470, in[38], n_12);
  or g3791 (w3469, in[39], n_13);
  or g3794 (w3472, in[30], n_12);
  or g3793 (w3471, in[31], n_13);
  nand g2764 (n_17, w3473, w3474);
  nand g3796 (w3474, sky130_fd_sc_hd__inv_1_55_Y[0], n_14);
  or g3795 (w3473, in[54], n_12);
  nor g2765 (n_16, in[15], n_13);
  nand g2766 (n_15, n_10, sky130_fd_sc_hd__inv_1_1_Y[0]);
  not g2767 (n_13, n_14);
  not g2768 (n_11, n_12);
  not g2769 (n_9, n_10);
  nand g2770 (n_8, n_0, sky130_fd_sc_hd__inv_1_58_Y[0]);
  nor g2771 (n_14, sram[0], sram[1]);
  nand g2772 (n_12, n_0, sram[0]);
  nor g2773 (n_10, n_0, sram[0]);
  not g2774 (n_2, n_3);
  nor g2775 (n_7, sram[2], sram[3]);
  nand g2776 (n_6, sram[3], sram[2]);
  nand g2777 (n_5, n_1, sram[3]);
  nor g2778 (n_4, n_1, sram[3]);
  nand g2779 (n_3, sram[1], sram[0]);
  not g2780 (n_1, sram[2]);
  not g2781 (n_0, sram[1]);
  nand g1 (w3416, w3463, w3464, w3459, w3460);
  or g2 (n_38, n_129, n_130, w3432, w3433);
  not g3 (n_129, w3434);
  not g4 (n_130, w3435);
  nand g5 (w3414, w3445, w3446, w3471, w3472);
  nand g6 (w3412, w3455, w3456, w3457, w3458);
  and g7 (w3405, w3429, w3430, w3431, n_15);
  or g8 (n_44, n_131, n_132, w3419, w3420);
  not g9 (n_131, w3439);
  not g10 (n_132, w3440);
endmodule

module mux_tree_size60_28(in, sram, sram_inv, out);
  input [0:59] in;
  input [0:5] sram, sram_inv;
  output [0:0] out;
  wire [0:59] in;
  wire [0:5] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_58_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_1_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_2_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_3_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_5_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_6_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_8_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_9_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_10_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_14_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_41_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_42_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_47_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_48_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_49_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_51_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_52_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_53_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_50_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_55_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_11_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_45_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_7_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_56_Y;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_19, n_20, n_21, n_23, n_27, n_28;
  wire n_29, n_30, n_32, n_33, n_35, n_36, n_38, n_40;
  wire n_41, n_42, n_43, n_44, n_45, n_46, n_47, n_48;
  wire n_49, n_50, n_51, n_52, n_53, n_54, n_55, n_56;
  wire n_57, n_58, n_59, n_60, n_61, n_129, n_130, n_131;
  wire n_132, w3475, w3476, w3477, w3478, w3479, w3480, w3481;
  wire w3482, w3483, w3484, w3485, w3486, w3487, w3488, w3489;
  wire w3490, w3491, w3492, w3493, w3494, w3495, w3496, w3497;
  wire w3498, w3499, w3500, w3501, w3502, w3503, w3504, w3505;
  wire w3506, w3507, w3508, w3509, w3510, w3511, w3512, w3513;
  wire w3514, w3515, w3516, w3517, w3518, w3519, w3520, w3521;
  wire w3522, w3523, w3524, w3525, w3526, w3527, w3528, w3529;
  wire w3530, w3531, w3532, w3533, w3534, w3535, w3536, w3537;
  wire w3538, w3539, w3540, w3541, w3542, w3543, w3544, w3545;
  wire w3546, w3547, w3548, w3549, w3550, w3551, w3552;
  not g1462 (sky130_fd_sc_hd__inv_1_58_Y[0], in[58]);
  not g1443 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  not g1444 (sky130_fd_sc_hd__inv_1_1_Y[0], in[1]);
  not g1445 (sky130_fd_sc_hd__inv_1_2_Y[0], in[2]);
  not g1446 (sky130_fd_sc_hd__inv_1_3_Y[0], in[3]);
  not g1447 (sky130_fd_sc_hd__inv_1_5_Y[0], in[5]);
  not g1448 (sky130_fd_sc_hd__inv_1_6_Y[0], in[6]);
  not g1466 (sky130_fd_sc_hd__inv_1_8_Y[0], in[8]);
  not g1450 (sky130_fd_sc_hd__inv_1_9_Y[0], in[9]);
  not g1451 (sky130_fd_sc_hd__inv_1_10_Y[0], in[10]);
  not g1453 (sky130_fd_sc_hd__inv_1_14_Y[0], in[14]);
  not g1454 (sky130_fd_sc_hd__inv_1_41_Y[0], in[41]);
  not g1465 (sky130_fd_sc_hd__inv_1_42_Y[0], in[42]);
  not g1456 (sky130_fd_sc_hd__inv_1_47_Y[0], in[47]);
  not g1464 (sky130_fd_sc_hd__inv_1_48_Y[0], in[48]);
  not g1457 (sky130_fd_sc_hd__inv_1_49_Y[0], in[49]);
  not g1459 (sky130_fd_sc_hd__inv_1_51_Y[0], in[51]);
  not g1463 (sky130_fd_sc_hd__inv_1_52_Y[0], in[52]);
  not g1460 (sky130_fd_sc_hd__inv_1_53_Y[0], in[53]);
  not g1458 (sky130_fd_sc_hd__inv_1_50_Y[0], in[50]);
  not g1461 (sky130_fd_sc_hd__inv_1_55_Y[0], in[55]);
  not g1452 (sky130_fd_sc_hd__inv_1_11_Y[0], in[11]);
  not g1455 (sky130_fd_sc_hd__inv_1_45_Y[0], in[45]);
  not g1449 (sky130_fd_sc_hd__inv_1_7_Y[0], in[7]);
  not g1418 (sky130_fd_sc_hd__inv_1_56_Y[0], in[56]);
  nand g2719 (out, w3475, w3476);
  nand g3798 (w3476, sram[5], n_60);
  or g3797 (w3475, n_61, sram[5]);
  nor g2720 (n_61, w3477, n_59);
  and g3799 (w3477, n_49, n_48, n_53, sram[4]);
  nand g2721 (n_60, w3478, w3479);
  nand g3801 (w3479, sram[4], n_58);
  or g3800 (w3478, sram[4], n_57);
  nor g2722 (n_59, w3480, n_41, n_54, sram[4]);
  and g3802 (w3480, n_20, n_4);
  nor g2723 (n_58, n_56, n_55, w3481);
  and g3803 (w3481, n_43, n_7);
  nand g2724 (n_57, n_51, n_50, n_52, w3482);
  or g3804 (w3482, n_6, n_46);
  nor g2725 (n_56, w3483, n_6);
  nand g2726 (n_55, w3484, w3485);
  nand g3807 (w3485, n_4, n_44);
  or g3806 (w3484, n_5, n_40);
  nand g2727 (n_54, w3486, w3487);
  or g3809 (w3487, n_6, n_47);
  or g3808 (w3486, n_5, n_42);
  and g2728 (n_53, w3488, w3489);
  nand g3811 (w3489, n_7, n_38);
  or g3810 (w3488, n_6, n_45);
  nand g2729 (n_52, w3490, n_4);
  or g2730 (n_51, w3491, n_5);
  nor g3813 (w3491, n_23, n_21);
  nand g2731 (n_50, w3492, n_7);
  or g2732 (n_49, w3493, n_5);
  nor g3815 (w3493, n_27, n_19);
  nand g2733 (n_48, w3494, n_4);
  nor g2734 (n_47, w3495, n_36, w3496);
  and g3818 (w3496, n_11, sky130_fd_sc_hd__inv_1_50_Y[0]);
  and g3817 (w3495, n_14, sky130_fd_sc_hd__inv_1_51_Y[0]);
  nor g2735 (n_46, n_29, n_28);
  nor g2736 (n_45, n_33, n_30);
  and g3820 (w3498, n_11, sky130_fd_sc_hd__inv_1_10_Y[0]);
  and g3819 (w3497, n_14, sky130_fd_sc_hd__inv_1_11_Y[0]);
  nand g2738 (n_43, w3499, w3500, n_35);
  or g3822 (w3500, in[12], n_3);
  or g3821 (w3499, in[13], n_9);
  nor g2739 (n_42, w3501, n_17, w3502);
  and g3824 (w3502, n_2, sky130_fd_sc_hd__inv_1_52_Y[0]);
  and g3823 (w3501, n_10, sky130_fd_sc_hd__inv_1_53_Y[0]);
  nor g2740 (n_41, w3503, sram[3], w3504);
  and g3826 (w3504, sram[1], in[59]);
  and g3825 (w3503, sram[2], n_8);
  nor g2741 (n_40, w3505, n_32, w3506);
  and g3828 (w3506, n_11, sky130_fd_sc_hd__inv_1_6_Y[0]);
  and g3827 (w3505, n_14, sky130_fd_sc_hd__inv_1_7_Y[0]);
  nand g3831 (w3509, n_14, sky130_fd_sc_hd__inv_1_3_Y[0]);
  nand g3830 (w3508, n_2, sky130_fd_sc_hd__inv_1_0_Y[0]);
  nand g3829 (w3507, sky130_fd_sc_hd__inv_1_2_Y[0], n_11);
  and g3833 (w3511, n_10, sky130_fd_sc_hd__inv_1_45_Y[0]);
  and g3832 (w3510, n_14, sky130_fd_sc_hd__inv_1_47_Y[0]);
  or g3835 (w3513, in[44], n_3);
  or g3834 (w3512, in[46], n_12);
  nand g2745 (n_36, w3514, w3515);
  nand g3837 (w3515, n_2, sky130_fd_sc_hd__inv_1_48_Y[0]);
  nand g3836 (w3514, n_10, sky130_fd_sc_hd__inv_1_49_Y[0]);
  nor g2746 (n_35, w3516, n_16);
  and g3838 (w3516, n_11, sky130_fd_sc_hd__inv_1_14_Y[0]);
  nand g3840 (w3518, n_2, sky130_fd_sc_hd__inv_1_8_Y[0]);
  nand g3839 (w3517, n_10, sky130_fd_sc_hd__inv_1_9_Y[0]);
  nand g2748 (n_33, w3519, w3520);
  or g3842 (w3520, in[32], n_3);
  or g3841 (w3519, in[33], n_9);
  nand g2749 (n_32, w3521, w3522);
  nand g3844 (w3522, sky130_fd_sc_hd__inv_1_5_Y[0], n_10);
  or g3843 (w3521, in[4], n_3);
  or g3846 (w3524, in[28], n_3);
  or g3845 (w3523, in[29], n_9);
  nand g2751 (n_30, w3525, w3526);
  or g3848 (w3526, in[34], n_12);
  or g3847 (w3525, in[35], n_13);
  nand g2752 (n_29, w3527, w3528);
  or g3850 (w3528, in[16], n_3);
  or g3849 (w3527, in[17], n_9);
  nand g2753 (n_28, w3529, w3530);
  or g3852 (w3530, in[18], n_12);
  or g3851 (w3529, in[19], n_13);
  nand g2754 (n_27, w3531, w3532);
  or g3854 (w3532, in[36], n_3);
  or g3853 (w3531, in[37], n_9);
  or g3856 (w3534, in[24], n_3);
  or g3855 (w3533, in[25], n_9);
  or g3858 (w3536, in[26], n_12);
  or g3857 (w3535, in[27], n_13);
  nand g3860 (w3538, sky130_fd_sc_hd__inv_1_42_Y[0], n_11);
  or g3859 (w3537, in[43], n_13);
  nand g2758 (n_23, w3539, w3540);
  or g3862 (w3540, in[20], n_3);
  or g3861 (w3539, in[21], n_9);
  nand g3864 (w3542, sky130_fd_sc_hd__inv_1_41_Y[0], n_10);
  or g3863 (w3541, in[40], n_3);
  nand g2760 (n_21, w3543, w3544);
  or g3866 (w3544, in[22], n_12);
  or g3865 (w3543, in[23], n_13);
  nand g2761 (n_20, w3545, w3546);
  nand g3868 (w3546, sky130_fd_sc_hd__inv_1_56_Y[0], n_2);
  or g3867 (w3545, in[57], n_9);
  nand g2762 (n_19, w3547, w3548);
  or g3870 (w3548, in[38], n_12);
  or g3869 (w3547, in[39], n_13);
  or g3872 (w3550, in[30], n_12);
  or g3871 (w3549, in[31], n_13);
  nand g2764 (n_17, w3551, w3552);
  nand g3874 (w3552, sky130_fd_sc_hd__inv_1_55_Y[0], n_14);
  or g3873 (w3551, in[54], n_12);
  nor g2765 (n_16, in[15], n_13);
  nand g2766 (n_15, n_10, sky130_fd_sc_hd__inv_1_1_Y[0]);
  not g2767 (n_13, n_14);
  not g2768 (n_11, n_12);
  not g2769 (n_9, n_10);
  nand g2770 (n_8, n_0, sky130_fd_sc_hd__inv_1_58_Y[0]);
  nor g2771 (n_14, sram[0], sram[1]);
  nand g2772 (n_12, n_0, sram[0]);
  nor g2773 (n_10, n_0, sram[0]);
  not g2774 (n_2, n_3);
  nor g2775 (n_7, sram[2], sram[3]);
  nand g2776 (n_6, sram[3], sram[2]);
  nand g2777 (n_5, n_1, sram[3]);
  nor g2778 (n_4, n_1, sram[3]);
  nand g2779 (n_3, sram[1], sram[0]);
  not g2780 (n_1, sram[2]);
  not g2781 (n_0, sram[1]);
  nand g1 (w3494, w3541, w3542, w3537, w3538);
  or g2 (n_38, n_129, n_130, w3510, w3511);
  not g3 (n_129, w3512);
  not g4 (n_130, w3513);
  nand g5 (w3492, w3523, w3524, w3549, w3550);
  nand g6 (w3490, w3533, w3534, w3535, w3536);
  and g7 (w3483, w3507, w3508, w3509, n_15);
  or g8 (n_44, n_131, n_132, w3497, w3498);
  not g9 (n_131, w3517);
  not g10 (n_132, w3518);
endmodule

module mux_tree_size60_29(in, sram, sram_inv, out);
  input [0:59] in;
  input [0:5] sram, sram_inv;
  output [0:0] out;
  wire [0:59] in;
  wire [0:5] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_47_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_58_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_1_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_2_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_48_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_56_Y;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_25, n_26;
  wire n_27, n_28, n_29, n_32, n_33, n_38, n_39, n_43;
  wire n_45, n_46, n_47, n_48, n_49, n_50, n_51, n_52;
  wire n_53, n_54, n_55, n_56, n_57, n_58, n_60, n_61;
  wire n_62, n_64, n_65, n_66, n_67, n_68, n_69, n_70;
  wire n_138, n_139, n_140, n_141, w3553, w3554, w3555, w3556;
  wire w3557, w3558, w3559, w3560, w3561, w3562, w3563, w3564;
  wire w3565, w3566, w3567, w3568, w3569, w3570, w3571, w3572;
  wire w3573, w3574, w3575, w3576, w3577, w3578, w3579, w3580;
  wire w3581, w3582, w3583, w3584, w3585, w3586, w3587, w3588;
  wire w3589, w3590, w3591, w3592, w3593, w3594, w3595, w3596;
  wire w3597, w3598, w3599, w3600, w3601, w3602, w3603, w3604;
  wire w3605, w3606, w3607, w3608, w3609, w3610, w3611, w3612;
  wire w3613, w3614, w3615, w3616, w3617, w3618, w3619, w3620;
  wire w3621, w3622, w3623, w3624, w3625, w3626, w3627, w3628;
  wire w3629;
  not g1431 (sky130_fd_sc_hd__inv_1_47_Y[0], in[47]);
  not g1437 (sky130_fd_sc_hd__inv_1_58_Y[0], in[58]);
  not g1432 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  not g1433 (sky130_fd_sc_hd__inv_1_1_Y[0], in[1]);
  not g1434 (sky130_fd_sc_hd__inv_1_2_Y[0], in[2]);
  not g1435 (sky130_fd_sc_hd__inv_1_48_Y[0], in[48]);
  not g1436 (sky130_fd_sc_hd__inv_1_56_Y[0], in[56]);
  nand g2689 (out, w3553, w3554);
  nand g3876 (w3554, n_70, n_67);
  nand g3875 (w3553, n_68, sram[5]);
  nor g2690 (n_70, n_69, sram[5]);
  nor g2691 (n_69, n_66, sram[4]);
  nand g2692 (n_68, w3555, n_65);
  or g3877 (w3555, sram[4], n_45, n_61, n_62);
  nand g2693 (n_67, w3556, sram[4]);
  nor g2694 (n_66, w3557, n_64, n_38, n_46);
  and g3879 (w3557, n_18, sky130_fd_sc_hd__inv_1_48_Y[0]);
  nand g2695 (n_65, w3558, n_52, n_57, sram[4]);
  not g3880 (w3558, n_60);
  nand g2696 (n_64, w3559, w3560);
  or g3882 (w3560, n_50, sram[3]);
  or g3881 (w3559, n_49, n_7);
  nand g2698 (n_62, w3561, n_51);
  or g3883 (w3561, n_7, n_48);
  nand g2699 (n_61, w3562, w3563, n_53);
  or g3885 (w3563, in[17], n_16);
  or g3884 (w3562, in[18], n_20);
  nand g2700 (n_60, w3564, n_55);
  or g3886 (w3564, n_12, n_47);
  or g3888 (w3566, in[33], n_16);
  or g3887 (w3565, in[34], n_20);
  or g2702 (n_58, w3567, n_7);
  nor g3889 (w3567, n_26, n_29);
  or g2703 (n_57, w3568, n_7);
  nor g3890 (w3568, n_39, n_43);
  nand g2704 (n_56, w3569, n_14);
  nand g2705 (n_55, w3570, n_8);
  nand g2706 (n_54, w3571, n_8);
  nand g2707 (n_53, w3572, n_14);
  nand g2708 (n_52, w3573, n_14);
  nand g2709 (n_51, w3574, n_8);
  nor g2710 (n_50, w3575, n_15, w3576);
  and g3898 (w3576, sram[2], n_33);
  and g3897 (w3575, n_2, sky130_fd_sc_hd__inv_1_58_Y[0]);
  nor g2711 (n_49, n_27, n_25);
  nor g2712 (n_48, n_28, n_32);
  nor g2713 (n_47, w3577, n_21, w3578);
  and g3900 (w3578, n_9, sky130_fd_sc_hd__inv_1_0_Y[0]);
  and g3899 (w3577, n_4, sky130_fd_sc_hd__inv_1_1_Y[0]);
  nand g2714 (n_46, w3579, w3580);
  or g3902 (w3580, in[49], n_16);
  or g3901 (w3579, in[50], n_20);
  nand g2715 (n_45, w3581, w3582);
  or g3904 (w3582, in[16], n_19);
  or g3903 (w3581, in[19], n_17);
  or g3906 (w3584, in[32], n_19);
  or g3905 (w3583, in[35], n_17);
  nand g2717 (n_43, w3585, w3586);
  or g3908 (w3586, in[6], n_11);
  or g3907 (w3585, in[7], n_5);
  or g3910 (w3588, in[40], n_10);
  or g3909 (w3587, in[41], n_3);
  or g3912 (w3590, in[8], n_10);
  or g3911 (w3589, in[9], n_3);
  or g3914 (w3592, in[10], n_11);
  or g3913 (w3591, in[11], n_5);
  nand g2721 (n_39, w3593, w3594);
  or g3916 (w3594, in[4], n_10);
  or g3915 (w3593, in[5], n_3);
  nor g2722 (n_38, in[51], n_17);
  or g3918 (w3596, in[44], n_10);
  or g3917 (w3595, in[45], n_3);
  or g3920 (w3598, in[12], n_10);
  or g3919 (w3597, in[13], n_3);
  or g3922 (w3600, in[14], n_11);
  or g3921 (w3599, in[15], n_5);
  nand g3924 (w3602, sky130_fd_sc_hd__inv_1_47_Y[0], n_6);
  or g3923 (w3601, in[46], n_11);
  nand g2727 (n_33, w3603, w3604);
  nand g3926 (w3604, sky130_fd_sc_hd__inv_1_56_Y[0], n_9);
  or g3925 (w3603, in[57], n_3);
  nand g2728 (n_32, w3605, w3606);
  or g3928 (w3606, in[22], n_11);
  or g3927 (w3605, in[23], n_5);
  or g3930 (w3608, in[28], n_10);
  or g3929 (w3607, in[29], n_3);
  or g3932 (w3610, in[30], n_11);
  or g3931 (w3609, in[31], n_5);
  nand g2731 (n_29, w3611, w3612);
  or g3934 (w3612, in[38], n_11);
  or g3933 (w3611, in[39], n_5);
  nand g2732 (n_28, w3613, w3614);
  or g3936 (w3614, in[20], n_10);
  or g3935 (w3613, in[21], n_3);
  nand g2733 (n_27, w3615, w3616);
  or g3938 (w3616, in[52], n_10);
  or g3937 (w3615, in[53], n_3);
  nand g2734 (n_26, w3617, w3618);
  or g3940 (w3618, in[36], n_10);
  or g3939 (w3617, in[37], n_3);
  nand g2735 (n_25, w3619, w3620);
  or g3942 (w3620, in[54], n_11);
  or g3941 (w3619, in[55], n_5);
  or g3944 (w3622, in[24], n_10);
  or g3943 (w3621, in[25], n_3);
  or g3946 (w3624, in[26], n_11);
  or g3945 (w3623, in[27], n_5);
  or g3948 (w3626, in[42], n_11);
  or g3947 (w3625, in[43], n_5);
  nand g2739 (n_21, w3627, n_0);
  or g3949 (w3627, in[3], n_5);
  not g2740 (n_19, n_18);
  or g2742 (n_20, n_12, n_11);
  nor g2743 (n_18, n_10, n_12);
  nor g2744 (n_15, w3628, sram[2]);
  and g3950 (w3628, sram[1], in[59]);
  nand g2745 (n_17, n_6, n_13);
  nand g2746 (n_16, n_4, n_13);
  not g2747 (n_13, n_12);
  not g2749 (n_9, n_10);
  nor g2750 (n_14, sram[2], sram[3]);
  nand g2751 (n_12, sram[3], sram[2]);
  nand g2752 (n_11, n_2, sram[0]);
  nand g2753 (n_10, sram[1], sram[0]);
  not g2754 (n_5, n_6);
  not g2755 (n_3, n_4);
  nor g2756 (n_8, n_1, sram[3]);
  nand g2757 (n_7, n_1, sram[3]);
  nor g2758 (n_6, sram[0], sram[1]);
  nor g2759 (n_4, n_2, sram[0]);
  not g2760 (n_2, sram[1]);
  not g2761 (n_1, sram[2]);
  nand g2 (n_0, w3629, sky130_fd_sc_hd__inv_1_2_Y[0]);
  not g3951 (w3629, n_11);
  nand g1 (n_139, n_58, w3565);
  nand g3 (n_140, n_56, w3566);
  nand g4 (n_141, n_54, w3583);
  or g5 (w3556, n_138, n_139, n_140, n_141);
  not g6 (n_138, w3584);
  nand g7 (w3572, w3607, w3608, w3609, w3610);
  nand g8 (w3574, w3621, w3622, w3623, w3624);
  nand g9 (w3573, w3597, w3598, w3599, w3600);
  nand g10 (w3569, w3595, w3596, w3601, w3602);
  nand g11 (w3571, w3625, w3626, w3587, w3588);
  nand g12 (w3570, w3589, w3590, w3591, w3592);
endmodule

module mux_tree_size60_30(in, sram, sram_inv, out);
  input [0:59] in;
  input [0:5] sram, sram_inv;
  output [0:0] out;
  wire [0:59] in;
  wire [0:5] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_1_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_2_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_3_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_5_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_6_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_7_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_8_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_47_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_48_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_50_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_51_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_52_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_53_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_55_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_58_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_56_Y;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_25, n_26, n_28, n_30, n_31, n_34;
  wire n_35, n_36, n_37, n_38, n_39, n_40, n_41, n_42;
  wire n_43, n_44, n_45, n_46, n_47, n_48, n_49, n_50;
  wire n_51, n_52, n_53, n_54, n_55, n_56, n_57, n_58;
  wire n_59, n_60, n_128, n_129, w3630, w3631, w3632, w3633;
  wire w3634, w3636, w3637, w3638, w3639, w3640, w3641, w3642;
  wire w3643, w3644, w3645, w3646, w3647, w3648, w3649, w3650;
  wire w3651, w3652, w3653, w3654, w3655, w3656, w3657, w3658;
  wire w3659, w3660, w3661, w3662, w3663, w3664, w3665, w3666;
  wire w3667, w3668, w3669, w3670, w3671, w3672, w3673, w3674;
  wire w3675, w3676, w3677, w3678, w3679, w3680, w3681, w3682;
  wire w3683, w3684, w3685, w3686, w3687, w3688, w3689, w3690;
  wire w3691, w3692, w3693, w3694, w3695, w3696, w3697, w3698;
  wire w3699, w3700, w3701, w3702, w3703, w3704, w3705, w3706;
  wire w3707, w3708, w3709, w3710, w3711, w3712, w3713;
  not g1396 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  not g1381 (sky130_fd_sc_hd__inv_1_1_Y[0], in[1]);
  not g1395 (sky130_fd_sc_hd__inv_1_2_Y[0], in[2]);
  not g1382 (sky130_fd_sc_hd__inv_1_3_Y[0], in[3]);
  not g1393 (sky130_fd_sc_hd__inv_1_5_Y[0], in[5]);
  not g1389 (sky130_fd_sc_hd__inv_1_6_Y[0], in[6]);
  not g1383 (sky130_fd_sc_hd__inv_1_7_Y[0], in[7]);
  not g1394 (sky130_fd_sc_hd__inv_1_8_Y[0], in[8]);
  not g1384 (sky130_fd_sc_hd__inv_1_47_Y[0], in[47]);
  not g1390 (sky130_fd_sc_hd__inv_1_48_Y[0], in[48]);
  not g1385 (sky130_fd_sc_hd__inv_1_50_Y[0], in[50]);
  not g1386 (sky130_fd_sc_hd__inv_1_51_Y[0], in[51]);
  not g1391 (sky130_fd_sc_hd__inv_1_52_Y[0], in[52]);
  not g1392 (sky130_fd_sc_hd__inv_1_53_Y[0], in[53]);
  not g1387 (sky130_fd_sc_hd__inv_1_55_Y[0], in[55]);
  not g1388 (sky130_fd_sc_hd__inv_1_58_Y[0], in[58]);
  not g1364 (sky130_fd_sc_hd__inv_1_56_Y[0], in[56]);
  nand g2596 (out, w3634, w3639);
  nand g3961 (w3639, w3638, sram[5]);
  nand g3960 (w3638, w3636, w3637);
  nand g3959 (w3637, n_57, sram[4]);
  nand g3958 (w3636, w3630, n_59);
  or g3956 (w3634, w3633, sram[5]);
  and g3955 (w3633, w3631, w3632);
  nand g3954 (w3632, n_58, sram[4]);
  nand g3953 (w3631, w3630, n_60);
  not g3952 (w3630, sram[4]);
  nor g2597 (n_60, n_52, n_55, w3640);
  and g3962 (w3640, n_11, n_1);
  nor g2598 (n_59, w3641, n_56);
  and g3963 (w3641, n_47, n_14);
  nor g2599 (n_58, w3642, n_54, w3643);
  and g3965 (w3643, n_44, n_12);
  and g3964 (w3642, n_38, n_11);
  nor g2600 (n_57, w3644, n_53, w3645);
  and g3967 (w3645, n_40, n_8);
  and g3966 (w3644, n_41, n_14);
  nand g2601 (n_56, w3646, n_51, n_48);
  or g3968 (w3646, n_13, n_43);
  nor g2602 (n_55, n_13, n_46);
  nand g2603 (n_54, n_45, n_50);
  nand g2604 (n_53, w3647, n_49);
  or g3969 (w3647, n_13, n_42);
  nand g2605 (n_52, w3648, w3649);
  nand g3971 (w3649, n_37, n_14);
  nand g3970 (w3648, n_39, n_8);
  nand g2606 (n_51, w3650, n_8);
  nand g2607 (n_50, w3651, n_8);
  nand g2608 (n_49, w3652, n_11);
  nand g2609 (n_48, w3653, n_11);
  nand g2610 (n_47, w3654, w3655, n_30);
  or g3977 (w3655, in[26], n_5);
  or g3976 (w3654, in[25], n_9);
  nor g2611 (n_46, w3656, n_25, w3657);
  and g3979 (w3657, n_2, sky130_fd_sc_hd__inv_1_48_Y[0]);
  and g3978 (w3656, n_7, sky130_fd_sc_hd__inv_1_51_Y[0]);
  nand g2612 (n_45, w3658, n_14);
  nand g2613 (n_44, w3659, w3660, n_35);
  or g3982 (w3660, in[33], n_9);
  or g3981 (w3659, in[35], n_6);
  nor g2614 (n_43, n_28, n_26);
  nor g2615 (n_42, w3661, n_34, w3662);
  and g3984 (w3662, n_2, sky130_fd_sc_hd__inv_1_0_Y[0]);
  and g3983 (w3661, n_10, sky130_fd_sc_hd__inv_1_1_Y[0]);
  nand g2616 (n_41, w3663, w3664, n_36);
  or g3986 (w3664, in[10], n_5);
  or g3985 (w3663, in[11], n_6);
  nand g2617 (n_40, w3665, n_17, n_15);
  or g3987 (w3665, in[4], n_3);
  and g3989 (w3667, n_2, sky130_fd_sc_hd__inv_1_52_Y[0]);
  and g3988 (w3666, n_10, sky130_fd_sc_hd__inv_1_53_Y[0]);
  nand g2619 (n_38, w3668, w3669, n_31);
  or g3991 (w3669, in[44], n_3);
  or g3990 (w3668, in[45], n_9);
  or g2620 (n_37, w3670, w3671, n_16);
  and g3993 (w3671, n_2, sky130_fd_sc_hd__inv_1_56_Y[0]);
  and g3992 (w3670, n_0, sky130_fd_sc_hd__inv_1_58_Y[0]);
  and g2621 (n_36, w3672, w3673);
  nand g3995 (w3673, sky130_fd_sc_hd__inv_1_8_Y[0], n_2);
  or g3994 (w3672, in[9], n_9);
  and g2622 (n_35, w3674, w3675);
  or g3997 (w3675, in[32], n_3);
  or g3996 (w3674, in[34], n_5);
  nand g2623 (n_34, w3676, w3677);
  nand g3999 (w3677, n_4, sky130_fd_sc_hd__inv_1_2_Y[0]);
  nand g3998 (w3676, n_7, sky130_fd_sc_hd__inv_1_3_Y[0]);
  or g4001 (w3679, in[12], n_3);
  or g4000 (w3678, in[13], n_9);
  or g4003 (w3681, in[14], n_5);
  or g4002 (w3680, in[15], n_6);
  and g2626 (n_31, w3682, w3683);
  nand g4005 (w3683, sky130_fd_sc_hd__inv_1_47_Y[0], n_7);
  or g4004 (w3682, in[46], n_5);
  and g2627 (n_30, w3684, w3685);
  or g4007 (w3685, in[24], n_3);
  or g4006 (w3684, in[27], n_6);
  or g4009 (w3687, in[36], n_3);
  or g4008 (w3686, in[37], n_9);
  nand g2629 (n_28, w3688, w3689);
  or g4011 (w3689, in[16], n_3);
  or g4010 (w3688, in[17], n_9);
  or g4013 (w3691, in[38], n_5);
  or g4012 (w3690, in[39], n_6);
  nand g2631 (n_26, w3692, w3693);
  or g4015 (w3693, in[18], n_5);
  or g4014 (w3692, in[19], n_6);
  nand g2632 (n_25, w3694, w3695);
  nand g4017 (w3695, sky130_fd_sc_hd__inv_1_50_Y[0], n_4);
  or g4016 (w3694, in[49], n_9);
  or g4019 (w3697, in[20], n_3);
  or g4018 (w3696, in[21], n_9);
  or g4021 (w3699, in[22], n_5);
  or g4020 (w3698, in[23], n_6);
  or g4023 (w3701, in[40], n_3);
  or g4022 (w3700, in[41], n_9);
  or g4025 (w3703, in[28], n_3);
  or g4024 (w3702, in[29], n_9);
  or g4027 (w3705, in[42], n_5);
  or g4026 (w3704, in[43], n_6);
  or g4029 (w3707, in[30], n_5);
  or g4028 (w3706, in[31], n_6);
  nand g4031 (w3709, sky130_fd_sc_hd__inv_1_55_Y[0], n_7);
  or g4030 (w3708, in[54], n_5);
  and g2640 (n_17, w3710, w3711);
  nand g4033 (w3711, n_4, sky130_fd_sc_hd__inv_1_6_Y[0]);
  nand g4032 (w3710, n_7, sky130_fd_sc_hd__inv_1_7_Y[0]);
  nor g2641 (n_16, in[57], n_9);
  nand g2642 (n_15, n_10, sky130_fd_sc_hd__inv_1_5_Y[0]);
  not g2643 (n_12, n_13);
  not g2644 (n_9, n_10);
  and g2645 (n_14, w3712, sram[2]);
  not g4034 (w3712, sram[3]);
  nand g2646 (n_13, sram[3], sram[2]);
  nor g2647 (n_11, sram[2], sram[3]);
  nor g2648 (n_10, n_0, sram[0]);
  not g2649 (n_6, n_7);
  not g2650 (n_4, n_5);
  not g2651 (n_2, n_3);
  nand g2652 (n_1, sram[1], in[59]);
  and g2653 (n_8, w3713, sram[3]);
  not g4035 (w3713, sram[2]);
  nor g2654 (n_7, sram[0], sram[1]);
  nand g2655 (n_5, n_0, sram[0]);
  nand g2656 (n_3, sram[1], sram[0]);
  not g2657 (n_0, sram[1]);
  or g1 (n_39, n_128, n_129, w3666, w3667);
  not g2 (n_128, w3708);
  not g3 (n_129, w3709);
  nand g4 (w3658, w3700, w3701, w3704, w3705);
  nand g5 (w3651, w3686, w3687, w3690, w3691);
  nand g6 (w3650, w3696, w3697, w3698, w3699);
  nand g7 (w3653, w3702, w3703, w3706, w3707);
  nand g8 (w3652, w3678, w3679, w3680, w3681);
endmodule

module mux_tree_size60_31(in, sram, sram_inv, out);
  input [0:59] in;
  input [0:5] sram, sram_inv;
  output [0:0] out;
  wire [0:59] in;
  wire [0:5] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_1_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_2_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_3_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_5_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_6_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_7_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_8_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_47_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_48_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_50_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_51_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_52_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_53_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_55_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_58_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_56_Y;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_25, n_26, n_28, n_30, n_31, n_34;
  wire n_35, n_36, n_37, n_38, n_39, n_40, n_41, n_42;
  wire n_43, n_44, n_45, n_46, n_47, n_48, n_49, n_50;
  wire n_51, n_52, n_53, n_54, n_55, n_56, n_57, n_58;
  wire n_59, n_60, n_128, n_129, w3714, w3715, w3716, w3717;
  wire w3718, w3720, w3721, w3722, w3723, w3724, w3725, w3726;
  wire w3727, w3728, w3729, w3730, w3731, w3732, w3733, w3734;
  wire w3735, w3736, w3737, w3738, w3739, w3740, w3741, w3742;
  wire w3743, w3744, w3745, w3746, w3747, w3748, w3749, w3750;
  wire w3751, w3752, w3753, w3754, w3755, w3756, w3757, w3758;
  wire w3759, w3760, w3761, w3762, w3763, w3764, w3765, w3766;
  wire w3767, w3768, w3769, w3770, w3771, w3772, w3773, w3774;
  wire w3775, w3776, w3777, w3778, w3779, w3780, w3781, w3782;
  wire w3783, w3784, w3785, w3786, w3787, w3788, w3789, w3790;
  wire w3791, w3792, w3793, w3794, w3795, w3796, w3797;
  not g1381 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  not g1390 (sky130_fd_sc_hd__inv_1_1_Y[0], in[1]);
  not g1382 (sky130_fd_sc_hd__inv_1_2_Y[0], in[2]);
  not g1393 (sky130_fd_sc_hd__inv_1_3_Y[0], in[3]);
  not g1383 (sky130_fd_sc_hd__inv_1_5_Y[0], in[5]);
  not g1384 (sky130_fd_sc_hd__inv_1_6_Y[0], in[6]);
  not g1389 (sky130_fd_sc_hd__inv_1_7_Y[0], in[7]);
  not g1387 (sky130_fd_sc_hd__inv_1_8_Y[0], in[8]);
  not g1396 (sky130_fd_sc_hd__inv_1_47_Y[0], in[47]);
  not g1394 (sky130_fd_sc_hd__inv_1_48_Y[0], in[48]);
  not g1385 (sky130_fd_sc_hd__inv_1_50_Y[0], in[50]);
  not g1391 (sky130_fd_sc_hd__inv_1_51_Y[0], in[51]);
  not g1392 (sky130_fd_sc_hd__inv_1_52_Y[0], in[52]);
  not g1388 (sky130_fd_sc_hd__inv_1_53_Y[0], in[53]);
  not g1386 (sky130_fd_sc_hd__inv_1_55_Y[0], in[55]);
  not g1395 (sky130_fd_sc_hd__inv_1_58_Y[0], in[58]);
  not g1364 (sky130_fd_sc_hd__inv_1_56_Y[0], in[56]);
  nand g2596 (out, w3718, w3723);
  nand g4045 (w3723, w3722, sram[5]);
  nand g4044 (w3722, w3720, w3721);
  nand g4043 (w3721, n_57, sram[4]);
  nand g4042 (w3720, w3714, n_59);
  or g4040 (w3718, w3717, sram[5]);
  and g4039 (w3717, w3715, w3716);
  nand g4038 (w3716, n_58, sram[4]);
  nand g4037 (w3715, w3714, n_60);
  not g4036 (w3714, sram[4]);
  nor g2597 (n_60, n_52, n_55, w3724);
  and g4046 (w3724, n_11, n_1);
  nor g2598 (n_59, w3725, n_56);
  and g4047 (w3725, n_47, n_14);
  nor g2599 (n_58, w3726, n_54, w3727);
  and g4049 (w3727, n_44, n_12);
  and g4048 (w3726, n_38, n_11);
  nor g2600 (n_57, w3728, n_53, w3729);
  and g4051 (w3729, n_40, n_8);
  and g4050 (w3728, n_41, n_14);
  nand g2601 (n_56, w3730, n_51, n_48);
  or g4052 (w3730, n_13, n_43);
  nor g2602 (n_55, n_13, n_46);
  nand g2603 (n_54, n_45, n_50);
  nand g2604 (n_53, w3731, n_49);
  or g4053 (w3731, n_13, n_42);
  nand g2605 (n_52, w3732, w3733);
  nand g4055 (w3733, n_37, n_14);
  nand g4054 (w3732, n_39, n_8);
  nand g2606 (n_51, w3734, n_8);
  nand g2607 (n_50, w3735, n_8);
  nand g2608 (n_49, w3736, n_11);
  nand g2609 (n_48, w3737, n_11);
  nand g2610 (n_47, w3738, w3739, n_30);
  or g4061 (w3739, in[26], n_5);
  or g4060 (w3738, in[25], n_9);
  nor g2611 (n_46, w3740, n_25, w3741);
  and g4063 (w3741, n_2, sky130_fd_sc_hd__inv_1_48_Y[0]);
  and g4062 (w3740, n_7, sky130_fd_sc_hd__inv_1_51_Y[0]);
  nand g2612 (n_45, w3742, n_14);
  nand g2613 (n_44, w3743, w3744, n_35);
  or g4066 (w3744, in[33], n_9);
  or g4065 (w3743, in[35], n_6);
  nor g2614 (n_43, n_28, n_26);
  nor g2615 (n_42, w3745, n_34, w3746);
  and g4068 (w3746, n_2, sky130_fd_sc_hd__inv_1_0_Y[0]);
  and g4067 (w3745, n_10, sky130_fd_sc_hd__inv_1_1_Y[0]);
  nand g2616 (n_41, w3747, w3748, n_36);
  or g4070 (w3748, in[10], n_5);
  or g4069 (w3747, in[11], n_6);
  nand g2617 (n_40, w3749, n_17, n_15);
  or g4071 (w3749, in[4], n_3);
  and g4073 (w3751, n_2, sky130_fd_sc_hd__inv_1_52_Y[0]);
  and g4072 (w3750, n_10, sky130_fd_sc_hd__inv_1_53_Y[0]);
  nand g2619 (n_38, w3752, w3753, n_31);
  or g4075 (w3753, in[44], n_3);
  or g4074 (w3752, in[45], n_9);
  or g2620 (n_37, w3754, w3755, n_16);
  and g4077 (w3755, n_2, sky130_fd_sc_hd__inv_1_56_Y[0]);
  and g4076 (w3754, n_0, sky130_fd_sc_hd__inv_1_58_Y[0]);
  and g2621 (n_36, w3756, w3757);
  nand g4079 (w3757, sky130_fd_sc_hd__inv_1_8_Y[0], n_2);
  or g4078 (w3756, in[9], n_9);
  and g2622 (n_35, w3758, w3759);
  or g4081 (w3759, in[32], n_3);
  or g4080 (w3758, in[34], n_5);
  nand g2623 (n_34, w3760, w3761);
  nand g4083 (w3761, n_4, sky130_fd_sc_hd__inv_1_2_Y[0]);
  nand g4082 (w3760, n_7, sky130_fd_sc_hd__inv_1_3_Y[0]);
  or g4085 (w3763, in[12], n_3);
  or g4084 (w3762, in[13], n_9);
  or g4087 (w3765, in[14], n_5);
  or g4086 (w3764, in[15], n_6);
  and g2626 (n_31, w3766, w3767);
  nand g4089 (w3767, sky130_fd_sc_hd__inv_1_47_Y[0], n_7);
  or g4088 (w3766, in[46], n_5);
  and g2627 (n_30, w3768, w3769);
  or g4091 (w3769, in[24], n_3);
  or g4090 (w3768, in[27], n_6);
  or g4093 (w3771, in[36], n_3);
  or g4092 (w3770, in[37], n_9);
  nand g2629 (n_28, w3772, w3773);
  or g4095 (w3773, in[16], n_3);
  or g4094 (w3772, in[17], n_9);
  or g4097 (w3775, in[38], n_5);
  or g4096 (w3774, in[39], n_6);
  nand g2631 (n_26, w3776, w3777);
  or g4099 (w3777, in[18], n_5);
  or g4098 (w3776, in[19], n_6);
  nand g2632 (n_25, w3778, w3779);
  nand g4101 (w3779, sky130_fd_sc_hd__inv_1_50_Y[0], n_4);
  or g4100 (w3778, in[49], n_9);
  or g4103 (w3781, in[20], n_3);
  or g4102 (w3780, in[21], n_9);
  or g4105 (w3783, in[22], n_5);
  or g4104 (w3782, in[23], n_6);
  or g4107 (w3785, in[40], n_3);
  or g4106 (w3784, in[41], n_9);
  or g4109 (w3787, in[28], n_3);
  or g4108 (w3786, in[29], n_9);
  or g4111 (w3789, in[42], n_5);
  or g4110 (w3788, in[43], n_6);
  or g4113 (w3791, in[30], n_5);
  or g4112 (w3790, in[31], n_6);
  nand g4115 (w3793, sky130_fd_sc_hd__inv_1_55_Y[0], n_7);
  or g4114 (w3792, in[54], n_5);
  and g2640 (n_17, w3794, w3795);
  nand g4117 (w3795, n_4, sky130_fd_sc_hd__inv_1_6_Y[0]);
  nand g4116 (w3794, n_7, sky130_fd_sc_hd__inv_1_7_Y[0]);
  nor g2641 (n_16, in[57], n_9);
  nand g2642 (n_15, n_10, sky130_fd_sc_hd__inv_1_5_Y[0]);
  not g2643 (n_12, n_13);
  not g2644 (n_9, n_10);
  and g2645 (n_14, w3796, sram[2]);
  not g4118 (w3796, sram[3]);
  nand g2646 (n_13, sram[3], sram[2]);
  nor g2647 (n_11, sram[2], sram[3]);
  nor g2648 (n_10, n_0, sram[0]);
  not g2649 (n_6, n_7);
  not g2650 (n_4, n_5);
  not g2651 (n_2, n_3);
  nand g2652 (n_1, sram[1], in[59]);
  and g2653 (n_8, w3797, sram[3]);
  not g4119 (w3797, sram[2]);
  nor g2654 (n_7, sram[0], sram[1]);
  nand g2655 (n_5, n_0, sram[0]);
  nand g2656 (n_3, sram[1], sram[0]);
  not g2657 (n_0, sram[1]);
  or g1 (n_39, n_128, n_129, w3750, w3751);
  not g2 (n_128, w3792);
  not g3 (n_129, w3793);
  nand g4 (w3742, w3784, w3785, w3788, w3789);
  nand g5 (w3735, w3770, w3771, w3774, w3775);
  nand g6 (w3734, w3780, w3781, w3782, w3783);
  nand g7 (w3737, w3786, w3787, w3790, w3791);
  nand g8 (w3736, w3762, w3763, w3764, w3765);
endmodule

module mux_tree_size60_32(in, sram, sram_inv, out);
  input [0:59] in;
  input [0:5] sram, sram_inv;
  output [0:0] out;
  wire [0:59] in;
  wire [0:5] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_1_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_2_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_3_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_5_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_6_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_7_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_8_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_47_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_48_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_50_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_51_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_52_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_53_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_55_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_58_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_56_Y;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_25, n_26, n_28, n_30, n_31, n_34;
  wire n_35, n_36, n_37, n_38, n_39, n_40, n_41, n_42;
  wire n_43, n_44, n_45, n_46, n_47, n_48, n_49, n_50;
  wire n_51, n_52, n_53, n_54, n_55, n_56, n_57, n_58;
  wire n_59, n_60, n_128, n_129, w3798, w3799, w3800, w3801;
  wire w3802, w3804, w3805, w3806, w3807, w3808, w3809, w3810;
  wire w3811, w3812, w3813, w3814, w3815, w3816, w3817, w3818;
  wire w3819, w3820, w3821, w3822, w3823, w3824, w3825, w3826;
  wire w3827, w3828, w3829, w3830, w3831, w3832, w3833, w3834;
  wire w3835, w3836, w3837, w3838, w3839, w3840, w3841, w3842;
  wire w3843, w3844, w3845, w3846, w3847, w3848, w3849, w3850;
  wire w3851, w3852, w3853, w3854, w3855, w3856, w3857, w3858;
  wire w3859, w3860, w3861, w3862, w3863, w3864, w3865, w3866;
  wire w3867, w3868, w3869, w3870, w3871, w3872, w3873, w3874;
  wire w3875, w3876, w3877, w3878, w3879, w3880, w3881;
  not g1381 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  not g1382 (sky130_fd_sc_hd__inv_1_1_Y[0], in[1]);
  not g1383 (sky130_fd_sc_hd__inv_1_2_Y[0], in[2]);
  not g1396 (sky130_fd_sc_hd__inv_1_3_Y[0], in[3]);
  not g1393 (sky130_fd_sc_hd__inv_1_5_Y[0], in[5]);
  not g1394 (sky130_fd_sc_hd__inv_1_6_Y[0], in[6]);
  not g1384 (sky130_fd_sc_hd__inv_1_7_Y[0], in[7]);
  not g1395 (sky130_fd_sc_hd__inv_1_8_Y[0], in[8]);
  not g1385 (sky130_fd_sc_hd__inv_1_47_Y[0], in[47]);
  not g1392 (sky130_fd_sc_hd__inv_1_48_Y[0], in[48]);
  not g1386 (sky130_fd_sc_hd__inv_1_50_Y[0], in[50]);
  not g1387 (sky130_fd_sc_hd__inv_1_51_Y[0], in[51]);
  not g1391 (sky130_fd_sc_hd__inv_1_52_Y[0], in[52]);
  not g1389 (sky130_fd_sc_hd__inv_1_53_Y[0], in[53]);
  not g1388 (sky130_fd_sc_hd__inv_1_55_Y[0], in[55]);
  not g1390 (sky130_fd_sc_hd__inv_1_58_Y[0], in[58]);
  not g1364 (sky130_fd_sc_hd__inv_1_56_Y[0], in[56]);
  nand g2596 (out, w3802, w3807);
  nand g4129 (w3807, w3806, sram[5]);
  nand g4128 (w3806, w3804, w3805);
  nand g4127 (w3805, n_57, sram[4]);
  nand g4126 (w3804, w3798, n_59);
  or g4124 (w3802, w3801, sram[5]);
  and g4123 (w3801, w3799, w3800);
  nand g4122 (w3800, n_58, sram[4]);
  nand g4121 (w3799, w3798, n_60);
  not g4120 (w3798, sram[4]);
  nor g2597 (n_60, n_52, n_55, w3808);
  and g4130 (w3808, n_11, n_1);
  nor g2598 (n_59, w3809, n_56);
  and g4131 (w3809, n_47, n_14);
  nor g2599 (n_58, w3810, n_54, w3811);
  and g4133 (w3811, n_44, n_12);
  and g4132 (w3810, n_38, n_11);
  nor g2600 (n_57, w3812, n_53, w3813);
  and g4135 (w3813, n_40, n_8);
  and g4134 (w3812, n_41, n_14);
  nand g2601 (n_56, w3814, n_51, n_48);
  or g4136 (w3814, n_13, n_43);
  nor g2602 (n_55, n_13, n_46);
  nand g2603 (n_54, n_45, n_50);
  nand g2604 (n_53, w3815, n_49);
  or g4137 (w3815, n_13, n_42);
  nand g2605 (n_52, w3816, w3817);
  nand g4139 (w3817, n_37, n_14);
  nand g4138 (w3816, n_39, n_8);
  nand g2606 (n_51, w3818, n_8);
  nand g2607 (n_50, w3819, n_8);
  nand g2608 (n_49, w3820, n_11);
  nand g2609 (n_48, w3821, n_11);
  nand g2610 (n_47, w3822, w3823, n_30);
  or g4145 (w3823, in[26], n_5);
  or g4144 (w3822, in[25], n_9);
  nor g2611 (n_46, w3824, n_25, w3825);
  and g4147 (w3825, n_2, sky130_fd_sc_hd__inv_1_48_Y[0]);
  and g4146 (w3824, n_7, sky130_fd_sc_hd__inv_1_51_Y[0]);
  nand g2612 (n_45, w3826, n_14);
  nand g2613 (n_44, w3827, w3828, n_35);
  or g4150 (w3828, in[33], n_9);
  or g4149 (w3827, in[35], n_6);
  nor g2614 (n_43, n_28, n_26);
  nor g2615 (n_42, w3829, n_34, w3830);
  and g4152 (w3830, n_2, sky130_fd_sc_hd__inv_1_0_Y[0]);
  and g4151 (w3829, n_10, sky130_fd_sc_hd__inv_1_1_Y[0]);
  nand g2616 (n_41, w3831, w3832, n_36);
  or g4154 (w3832, in[10], n_5);
  or g4153 (w3831, in[11], n_6);
  nand g2617 (n_40, w3833, n_17, n_15);
  or g4155 (w3833, in[4], n_3);
  and g4157 (w3835, n_2, sky130_fd_sc_hd__inv_1_52_Y[0]);
  and g4156 (w3834, n_10, sky130_fd_sc_hd__inv_1_53_Y[0]);
  nand g2619 (n_38, w3836, w3837, n_31);
  or g4159 (w3837, in[44], n_3);
  or g4158 (w3836, in[45], n_9);
  or g2620 (n_37, w3838, w3839, n_16);
  and g4161 (w3839, n_2, sky130_fd_sc_hd__inv_1_56_Y[0]);
  and g4160 (w3838, n_0, sky130_fd_sc_hd__inv_1_58_Y[0]);
  and g2621 (n_36, w3840, w3841);
  nand g4163 (w3841, sky130_fd_sc_hd__inv_1_8_Y[0], n_2);
  or g4162 (w3840, in[9], n_9);
  and g2622 (n_35, w3842, w3843);
  or g4165 (w3843, in[32], n_3);
  or g4164 (w3842, in[34], n_5);
  nand g2623 (n_34, w3844, w3845);
  nand g4167 (w3845, n_4, sky130_fd_sc_hd__inv_1_2_Y[0]);
  nand g4166 (w3844, n_7, sky130_fd_sc_hd__inv_1_3_Y[0]);
  or g4169 (w3847, in[12], n_3);
  or g4168 (w3846, in[13], n_9);
  or g4171 (w3849, in[14], n_5);
  or g4170 (w3848, in[15], n_6);
  and g2626 (n_31, w3850, w3851);
  nand g4173 (w3851, sky130_fd_sc_hd__inv_1_47_Y[0], n_7);
  or g4172 (w3850, in[46], n_5);
  and g2627 (n_30, w3852, w3853);
  or g4175 (w3853, in[24], n_3);
  or g4174 (w3852, in[27], n_6);
  or g4177 (w3855, in[36], n_3);
  or g4176 (w3854, in[37], n_9);
  nand g2629 (n_28, w3856, w3857);
  or g4179 (w3857, in[16], n_3);
  or g4178 (w3856, in[17], n_9);
  or g4181 (w3859, in[38], n_5);
  or g4180 (w3858, in[39], n_6);
  nand g2631 (n_26, w3860, w3861);
  or g4183 (w3861, in[18], n_5);
  or g4182 (w3860, in[19], n_6);
  nand g2632 (n_25, w3862, w3863);
  nand g4185 (w3863, sky130_fd_sc_hd__inv_1_50_Y[0], n_4);
  or g4184 (w3862, in[49], n_9);
  or g4187 (w3865, in[20], n_3);
  or g4186 (w3864, in[21], n_9);
  or g4189 (w3867, in[22], n_5);
  or g4188 (w3866, in[23], n_6);
  or g4191 (w3869, in[40], n_3);
  or g4190 (w3868, in[41], n_9);
  or g4193 (w3871, in[28], n_3);
  or g4192 (w3870, in[29], n_9);
  or g4195 (w3873, in[42], n_5);
  or g4194 (w3872, in[43], n_6);
  or g4197 (w3875, in[30], n_5);
  or g4196 (w3874, in[31], n_6);
  nand g4199 (w3877, sky130_fd_sc_hd__inv_1_55_Y[0], n_7);
  or g4198 (w3876, in[54], n_5);
  and g2640 (n_17, w3878, w3879);
  nand g4201 (w3879, n_4, sky130_fd_sc_hd__inv_1_6_Y[0]);
  nand g4200 (w3878, n_7, sky130_fd_sc_hd__inv_1_7_Y[0]);
  nor g2641 (n_16, in[57], n_9);
  nand g2642 (n_15, n_10, sky130_fd_sc_hd__inv_1_5_Y[0]);
  not g2643 (n_12, n_13);
  not g2644 (n_9, n_10);
  and g2645 (n_14, w3880, sram[2]);
  not g4202 (w3880, sram[3]);
  nand g2646 (n_13, sram[3], sram[2]);
  nor g2647 (n_11, sram[2], sram[3]);
  nor g2648 (n_10, n_0, sram[0]);
  not g2649 (n_6, n_7);
  not g2650 (n_4, n_5);
  not g2651 (n_2, n_3);
  nand g2652 (n_1, sram[1], in[59]);
  and g2653 (n_8, w3881, sram[3]);
  not g4203 (w3881, sram[2]);
  nor g2654 (n_7, sram[0], sram[1]);
  nand g2655 (n_5, n_0, sram[0]);
  nand g2656 (n_3, sram[1], sram[0]);
  not g2657 (n_0, sram[1]);
  or g1 (n_39, n_128, n_129, w3834, w3835);
  not g2 (n_128, w3876);
  not g3 (n_129, w3877);
  nand g4 (w3826, w3868, w3869, w3872, w3873);
  nand g5 (w3819, w3854, w3855, w3858, w3859);
  nand g6 (w3818, w3864, w3865, w3866, w3867);
  nand g7 (w3821, w3870, w3871, w3874, w3875);
  nand g8 (w3820, w3846, w3847, w3848, w3849);
endmodule

module mux_tree_size60_33(in, sram, sram_inv, out);
  input [0:59] in;
  input [0:5] sram, sram_inv;
  output [0:0] out;
  wire [0:59] in;
  wire [0:5] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_2_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_3_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_5_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_7_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_8_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_47_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_48_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_50_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_51_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_52_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_53_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_55_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_58_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_6_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_1_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_56_Y;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_25, n_26, n_28, n_30, n_31, n_34;
  wire n_35, n_36, n_37, n_38, n_39, n_40, n_41, n_42;
  wire n_43, n_44, n_45, n_46, n_47, n_48, n_49, n_50;
  wire n_51, n_52, n_53, n_54, n_55, n_56, n_57, n_58;
  wire n_59, n_60, n_128, n_129, w3882, w3883, w3884, w3885;
  wire w3886, w3888, w3889, w3890, w3891, w3892, w3893, w3894;
  wire w3895, w3896, w3897, w3898, w3899, w3900, w3901, w3902;
  wire w3903, w3904, w3905, w3906, w3907, w3908, w3909, w3910;
  wire w3911, w3912, w3913, w3914, w3915, w3916, w3917, w3918;
  wire w3919, w3920, w3921, w3922, w3923, w3924, w3925, w3926;
  wire w3927, w3928, w3929, w3930, w3931, w3932, w3933, w3934;
  wire w3935, w3936, w3937, w3938, w3939, w3940, w3941, w3942;
  wire w3943, w3944, w3945, w3946, w3947, w3948, w3949, w3950;
  wire w3951, w3952, w3953, w3954, w3955, w3956, w3957, w3958;
  wire w3959, w3960, w3961, w3962, w3963, w3964, w3965;
  not g1387 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  not g1393 (sky130_fd_sc_hd__inv_1_2_Y[0], in[2]);
  not g1392 (sky130_fd_sc_hd__inv_1_3_Y[0], in[3]);
  not g1386 (sky130_fd_sc_hd__inv_1_5_Y[0], in[5]);
  not g1390 (sky130_fd_sc_hd__inv_1_7_Y[0], in[7]);
  not g1384 (sky130_fd_sc_hd__inv_1_8_Y[0], in[8]);
  not g1381 (sky130_fd_sc_hd__inv_1_47_Y[0], in[47]);
  not g1395 (sky130_fd_sc_hd__inv_1_48_Y[0], in[48]);
  not g1382 (sky130_fd_sc_hd__inv_1_50_Y[0], in[50]);
  not g1389 (sky130_fd_sc_hd__inv_1_51_Y[0], in[51]);
  not g1394 (sky130_fd_sc_hd__inv_1_52_Y[0], in[52]);
  not g1383 (sky130_fd_sc_hd__inv_1_53_Y[0], in[53]);
  not g1388 (sky130_fd_sc_hd__inv_1_55_Y[0], in[55]);
  not g1396 (sky130_fd_sc_hd__inv_1_58_Y[0], in[58]);
  not g1385 (sky130_fd_sc_hd__inv_1_6_Y[0], in[6]);
  not g1391 (sky130_fd_sc_hd__inv_1_1_Y[0], in[1]);
  not g1364 (sky130_fd_sc_hd__inv_1_56_Y[0], in[56]);
  nand g2596 (out, w3886, w3891);
  nand g4213 (w3891, w3890, sram[5]);
  nand g4212 (w3890, w3888, w3889);
  nand g4211 (w3889, n_57, sram[4]);
  nand g4210 (w3888, w3882, n_59);
  or g4208 (w3886, w3885, sram[5]);
  and g4207 (w3885, w3883, w3884);
  nand g4206 (w3884, n_58, sram[4]);
  nand g4205 (w3883, w3882, n_60);
  not g4204 (w3882, sram[4]);
  nor g2597 (n_60, n_52, n_55, w3892);
  and g4214 (w3892, n_11, n_1);
  nor g2598 (n_59, w3893, n_56);
  and g4215 (w3893, n_47, n_14);
  nor g2599 (n_58, w3894, n_54, w3895);
  and g4217 (w3895, n_44, n_12);
  and g4216 (w3894, n_38, n_11);
  nor g2600 (n_57, w3896, n_53, w3897);
  and g4219 (w3897, n_40, n_8);
  and g4218 (w3896, n_41, n_14);
  nand g2601 (n_56, w3898, n_51, n_48);
  or g4220 (w3898, n_13, n_43);
  nor g2602 (n_55, n_13, n_46);
  nand g2603 (n_54, n_45, n_50);
  nand g2604 (n_53, w3899, n_49);
  or g4221 (w3899, n_13, n_42);
  nand g2605 (n_52, w3900, w3901);
  nand g4223 (w3901, n_37, n_14);
  nand g4222 (w3900, n_39, n_8);
  nand g2606 (n_51, w3902, n_8);
  nand g2607 (n_50, w3903, n_8);
  nand g2608 (n_49, w3904, n_11);
  nand g2609 (n_48, w3905, n_11);
  nand g2610 (n_47, w3906, w3907, n_30);
  or g4229 (w3907, in[26], n_5);
  or g4228 (w3906, in[25], n_9);
  nor g2611 (n_46, w3908, n_25, w3909);
  and g4231 (w3909, n_2, sky130_fd_sc_hd__inv_1_48_Y[0]);
  and g4230 (w3908, n_7, sky130_fd_sc_hd__inv_1_51_Y[0]);
  nand g2612 (n_45, w3910, n_14);
  nand g2613 (n_44, w3911, w3912, n_35);
  or g4234 (w3912, in[33], n_9);
  or g4233 (w3911, in[35], n_6);
  nor g2614 (n_43, n_28, n_26);
  nor g2615 (n_42, w3913, n_34, w3914);
  and g4236 (w3914, n_2, sky130_fd_sc_hd__inv_1_0_Y[0]);
  and g4235 (w3913, n_10, sky130_fd_sc_hd__inv_1_1_Y[0]);
  nand g2616 (n_41, w3915, w3916, n_36);
  or g4238 (w3916, in[10], n_5);
  or g4237 (w3915, in[11], n_6);
  nand g2617 (n_40, w3917, n_17, n_15);
  or g4239 (w3917, in[4], n_3);
  and g4241 (w3919, n_2, sky130_fd_sc_hd__inv_1_52_Y[0]);
  and g4240 (w3918, n_10, sky130_fd_sc_hd__inv_1_53_Y[0]);
  nand g2619 (n_38, w3920, w3921, n_31);
  or g4243 (w3921, in[44], n_3);
  or g4242 (w3920, in[45], n_9);
  or g2620 (n_37, w3922, w3923, n_16);
  and g4245 (w3923, n_2, sky130_fd_sc_hd__inv_1_56_Y[0]);
  and g4244 (w3922, n_0, sky130_fd_sc_hd__inv_1_58_Y[0]);
  and g2621 (n_36, w3924, w3925);
  nand g4247 (w3925, sky130_fd_sc_hd__inv_1_8_Y[0], n_2);
  or g4246 (w3924, in[9], n_9);
  and g2622 (n_35, w3926, w3927);
  or g4249 (w3927, in[32], n_3);
  or g4248 (w3926, in[34], n_5);
  nand g2623 (n_34, w3928, w3929);
  nand g4251 (w3929, n_4, sky130_fd_sc_hd__inv_1_2_Y[0]);
  nand g4250 (w3928, n_7, sky130_fd_sc_hd__inv_1_3_Y[0]);
  or g4253 (w3931, in[12], n_3);
  or g4252 (w3930, in[13], n_9);
  or g4255 (w3933, in[14], n_5);
  or g4254 (w3932, in[15], n_6);
  and g2626 (n_31, w3934, w3935);
  nand g4257 (w3935, sky130_fd_sc_hd__inv_1_47_Y[0], n_7);
  or g4256 (w3934, in[46], n_5);
  and g2627 (n_30, w3936, w3937);
  or g4259 (w3937, in[24], n_3);
  or g4258 (w3936, in[27], n_6);
  or g4261 (w3939, in[36], n_3);
  or g4260 (w3938, in[37], n_9);
  nand g2629 (n_28, w3940, w3941);
  or g4263 (w3941, in[16], n_3);
  or g4262 (w3940, in[17], n_9);
  or g4265 (w3943, in[38], n_5);
  or g4264 (w3942, in[39], n_6);
  nand g2631 (n_26, w3944, w3945);
  or g4267 (w3945, in[18], n_5);
  or g4266 (w3944, in[19], n_6);
  nand g2632 (n_25, w3946, w3947);
  nand g4269 (w3947, sky130_fd_sc_hd__inv_1_50_Y[0], n_4);
  or g4268 (w3946, in[49], n_9);
  or g4271 (w3949, in[20], n_3);
  or g4270 (w3948, in[21], n_9);
  or g4273 (w3951, in[22], n_5);
  or g4272 (w3950, in[23], n_6);
  or g4275 (w3953, in[40], n_3);
  or g4274 (w3952, in[41], n_9);
  or g4277 (w3955, in[28], n_3);
  or g4276 (w3954, in[29], n_9);
  or g4279 (w3957, in[42], n_5);
  or g4278 (w3956, in[43], n_6);
  or g4281 (w3959, in[30], n_5);
  or g4280 (w3958, in[31], n_6);
  nand g4283 (w3961, sky130_fd_sc_hd__inv_1_55_Y[0], n_7);
  or g4282 (w3960, in[54], n_5);
  and g2640 (n_17, w3962, w3963);
  nand g4285 (w3963, n_4, sky130_fd_sc_hd__inv_1_6_Y[0]);
  nand g4284 (w3962, n_7, sky130_fd_sc_hd__inv_1_7_Y[0]);
  nor g2641 (n_16, in[57], n_9);
  nand g2642 (n_15, n_10, sky130_fd_sc_hd__inv_1_5_Y[0]);
  not g2643 (n_12, n_13);
  not g2644 (n_9, n_10);
  and g2645 (n_14, w3964, sram[2]);
  not g4286 (w3964, sram[3]);
  nand g2646 (n_13, sram[3], sram[2]);
  nor g2647 (n_11, sram[2], sram[3]);
  nor g2648 (n_10, n_0, sram[0]);
  not g2649 (n_6, n_7);
  not g2650 (n_4, n_5);
  not g2651 (n_2, n_3);
  nand g2652 (n_1, sram[1], in[59]);
  and g2653 (n_8, w3965, sram[3]);
  not g4287 (w3965, sram[2]);
  nor g2654 (n_7, sram[0], sram[1]);
  nand g2655 (n_5, n_0, sram[0]);
  nand g2656 (n_3, sram[1], sram[0]);
  not g2657 (n_0, sram[1]);
  or g1 (n_39, n_128, n_129, w3918, w3919);
  not g2 (n_128, w3960);
  not g3 (n_129, w3961);
  nand g4 (w3910, w3952, w3953, w3956, w3957);
  nand g5 (w3903, w3938, w3939, w3942, w3943);
  nand g6 (w3902, w3948, w3949, w3950, w3951);
  nand g7 (w3905, w3954, w3955, w3958, w3959);
  nand g8 (w3904, w3930, w3931, w3932, w3933);
endmodule

module mux_tree_size60_34(in, sram, sram_inv, out);
  input [0:59] in;
  input [0:5] sram, sram_inv;
  output [0:0] out;
  wire [0:59] in;
  wire [0:5] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_58_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_1_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_2_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_3_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_5_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_6_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_7_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_8_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_47_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_48_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_50_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_51_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_52_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_53_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_55_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_56_Y;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_25, n_26, n_28, n_30, n_31, n_34;
  wire n_35, n_36, n_37, n_38, n_39, n_40, n_41, n_42;
  wire n_43, n_44, n_45, n_46, n_47, n_48, n_49, n_50;
  wire n_51, n_52, n_53, n_54, n_55, n_56, n_57, n_58;
  wire n_59, n_60, n_128, n_129, w3966, w3967, w3968, w3969;
  wire w3970, w3972, w3973, w3974, w3975, w3976, w3977, w3978;
  wire w3979, w3980, w3981, w3982, w3983, w3984, w3985, w3986;
  wire w3987, w3988, w3989, w3990, w3991, w3992, w3993, w3994;
  wire w3995, w3996, w3997, w3998, w3999, w4000, w4001, w4002;
  wire w4003, w4004, w4005, w4006, w4007, w4008, w4009, w4010;
  wire w4011, w4012, w4013, w4014, w4015, w4016, w4017, w4018;
  wire w4019, w4020, w4021, w4022, w4023, w4024, w4025, w4026;
  wire w4027, w4028, w4029, w4030, w4031, w4032, w4033, w4034;
  wire w4035, w4036, w4037, w4038, w4039, w4040, w4041, w4042;
  wire w4043, w4044, w4045, w4046, w4047, w4048, w4049;
  not g1392 (sky130_fd_sc_hd__inv_1_58_Y[0], in[58]);
  not g1381 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  not g1382 (sky130_fd_sc_hd__inv_1_1_Y[0], in[1]);
  not g1393 (sky130_fd_sc_hd__inv_1_2_Y[0], in[2]);
  not g1383 (sky130_fd_sc_hd__inv_1_3_Y[0], in[3]);
  not g1384 (sky130_fd_sc_hd__inv_1_5_Y[0], in[5]);
  not g1395 (sky130_fd_sc_hd__inv_1_6_Y[0], in[6]);
  not g1385 (sky130_fd_sc_hd__inv_1_7_Y[0], in[7]);
  not g1396 (sky130_fd_sc_hd__inv_1_8_Y[0], in[8]);
  not g1386 (sky130_fd_sc_hd__inv_1_47_Y[0], in[47]);
  not g1394 (sky130_fd_sc_hd__inv_1_48_Y[0], in[48]);
  not g1387 (sky130_fd_sc_hd__inv_1_50_Y[0], in[50]);
  not g1388 (sky130_fd_sc_hd__inv_1_51_Y[0], in[51]);
  not g1389 (sky130_fd_sc_hd__inv_1_52_Y[0], in[52]);
  not g1390 (sky130_fd_sc_hd__inv_1_53_Y[0], in[53]);
  not g1391 (sky130_fd_sc_hd__inv_1_55_Y[0], in[55]);
  not g1364 (sky130_fd_sc_hd__inv_1_56_Y[0], in[56]);
  nand g2596 (out, w3970, w3975);
  nand g4297 (w3975, w3974, sram[5]);
  nand g4296 (w3974, w3972, w3973);
  nand g4295 (w3973, n_57, sram[4]);
  nand g4294 (w3972, w3966, n_59);
  or g4292 (w3970, w3969, sram[5]);
  and g4291 (w3969, w3967, w3968);
  nand g4290 (w3968, n_58, sram[4]);
  nand g4289 (w3967, w3966, n_60);
  not g4288 (w3966, sram[4]);
  nor g2597 (n_60, n_52, n_55, w3976);
  and g4298 (w3976, n_11, n_1);
  nor g2598 (n_59, w3977, n_56);
  and g4299 (w3977, n_47, n_14);
  nor g2599 (n_58, w3978, n_54, w3979);
  and g4301 (w3979, n_44, n_12);
  and g4300 (w3978, n_38, n_11);
  nor g2600 (n_57, w3980, n_53, w3981);
  and g4303 (w3981, n_40, n_8);
  and g4302 (w3980, n_41, n_14);
  nand g2601 (n_56, w3982, n_51, n_48);
  or g4304 (w3982, n_13, n_43);
  nor g2602 (n_55, n_13, n_46);
  nand g2603 (n_54, n_45, n_50);
  nand g2604 (n_53, w3983, n_49);
  or g4305 (w3983, n_13, n_42);
  nand g2605 (n_52, w3984, w3985);
  nand g4307 (w3985, n_14, n_37);
  nand g4306 (w3984, n_39, n_8);
  nand g2606 (n_51, w3986, n_8);
  nand g2607 (n_50, w3987, n_8);
  nand g2608 (n_49, w3988, n_11);
  nand g2609 (n_48, w3989, n_11);
  nand g2610 (n_47, w3990, w3991, n_30);
  or g4313 (w3991, in[26], n_5);
  or g4312 (w3990, in[25], n_9);
  nor g2611 (n_46, w3992, n_25, w3993);
  and g4315 (w3993, n_2, sky130_fd_sc_hd__inv_1_48_Y[0]);
  and g4314 (w3992, n_7, sky130_fd_sc_hd__inv_1_51_Y[0]);
  nand g2612 (n_45, w3994, n_14);
  nand g2613 (n_44, w3995, w3996, n_35);
  or g4318 (w3996, in[33], n_9);
  or g4317 (w3995, in[35], n_6);
  nor g2614 (n_43, n_28, n_26);
  nor g2615 (n_42, w3997, n_34, w3998);
  and g4320 (w3998, n_2, sky130_fd_sc_hd__inv_1_0_Y[0]);
  and g4319 (w3997, n_10, sky130_fd_sc_hd__inv_1_1_Y[0]);
  nand g2616 (n_41, w3999, w4000, n_36);
  or g4322 (w4000, in[10], n_5);
  or g4321 (w3999, in[11], n_6);
  nand g2617 (n_40, w4001, n_17, n_15);
  or g4323 (w4001, in[4], n_3);
  and g4325 (w4003, n_2, sky130_fd_sc_hd__inv_1_52_Y[0]);
  and g4324 (w4002, n_10, sky130_fd_sc_hd__inv_1_53_Y[0]);
  nand g2619 (n_38, w4004, w4005, n_31);
  or g4327 (w4005, in[44], n_3);
  or g4326 (w4004, in[45], n_9);
  or g2620 (n_37, w4006, w4007, n_16);
  and g4329 (w4007, n_2, sky130_fd_sc_hd__inv_1_56_Y[0]);
  and g4328 (w4006, n_0, sky130_fd_sc_hd__inv_1_58_Y[0]);
  and g2621 (n_36, w4008, w4009);
  nand g4331 (w4009, sky130_fd_sc_hd__inv_1_8_Y[0], n_2);
  or g4330 (w4008, in[9], n_9);
  and g2622 (n_35, w4010, w4011);
  or g4333 (w4011, in[32], n_3);
  or g4332 (w4010, in[34], n_5);
  nand g2623 (n_34, w4012, w4013);
  nand g4335 (w4013, n_4, sky130_fd_sc_hd__inv_1_2_Y[0]);
  nand g4334 (w4012, n_7, sky130_fd_sc_hd__inv_1_3_Y[0]);
  or g4337 (w4015, in[12], n_3);
  or g4336 (w4014, in[13], n_9);
  or g4339 (w4017, in[14], n_5);
  or g4338 (w4016, in[15], n_6);
  and g2626 (n_31, w4018, w4019);
  nand g4341 (w4019, sky130_fd_sc_hd__inv_1_47_Y[0], n_7);
  or g4340 (w4018, in[46], n_5);
  and g2627 (n_30, w4020, w4021);
  or g4343 (w4021, in[24], n_3);
  or g4342 (w4020, in[27], n_6);
  or g4345 (w4023, in[36], n_3);
  or g4344 (w4022, in[37], n_9);
  nand g2629 (n_28, w4024, w4025);
  or g4347 (w4025, in[16], n_3);
  or g4346 (w4024, in[17], n_9);
  or g4349 (w4027, in[38], n_5);
  or g4348 (w4026, in[39], n_6);
  nand g2631 (n_26, w4028, w4029);
  or g4351 (w4029, in[18], n_5);
  or g4350 (w4028, in[19], n_6);
  nand g2632 (n_25, w4030, w4031);
  nand g4353 (w4031, sky130_fd_sc_hd__inv_1_50_Y[0], n_4);
  or g4352 (w4030, in[49], n_9);
  or g4355 (w4033, in[20], n_3);
  or g4354 (w4032, in[21], n_9);
  or g4357 (w4035, in[22], n_5);
  or g4356 (w4034, in[23], n_6);
  or g4359 (w4037, in[40], n_3);
  or g4358 (w4036, in[41], n_9);
  or g4361 (w4039, in[28], n_3);
  or g4360 (w4038, in[29], n_9);
  or g4363 (w4041, in[42], n_5);
  or g4362 (w4040, in[43], n_6);
  or g4365 (w4043, in[30], n_5);
  or g4364 (w4042, in[31], n_6);
  nand g4367 (w4045, sky130_fd_sc_hd__inv_1_55_Y[0], n_7);
  or g4366 (w4044, in[54], n_5);
  and g2640 (n_17, w4046, w4047);
  nand g4369 (w4047, n_4, sky130_fd_sc_hd__inv_1_6_Y[0]);
  nand g4368 (w4046, n_7, sky130_fd_sc_hd__inv_1_7_Y[0]);
  nor g2641 (n_16, in[57], n_9);
  nand g2642 (n_15, n_10, sky130_fd_sc_hd__inv_1_5_Y[0]);
  not g2643 (n_12, n_13);
  not g2644 (n_9, n_10);
  and g2645 (n_14, w4048, sram[2]);
  not g4370 (w4048, sram[3]);
  nand g2646 (n_13, sram[3], sram[2]);
  nor g2647 (n_11, sram[2], sram[3]);
  nor g2648 (n_10, n_0, sram[0]);
  not g2649 (n_6, n_7);
  not g2650 (n_4, n_5);
  not g2651 (n_2, n_3);
  nand g2652 (n_1, sram[1], in[59]);
  and g2653 (n_8, w4049, sram[3]);
  not g4371 (w4049, sram[2]);
  nor g2654 (n_7, sram[0], sram[1]);
  nand g2655 (n_5, n_0, sram[0]);
  nand g2656 (n_3, sram[1], sram[0]);
  not g2657 (n_0, sram[1]);
  or g1 (n_39, n_128, n_129, w4002, w4003);
  not g2 (n_128, w4044);
  not g3 (n_129, w4045);
  nand g4 (w3994, w4036, w4037, w4040, w4041);
  nand g5 (w3987, w4022, w4023, w4026, w4027);
  nand g6 (w3986, w4032, w4033, w4034, w4035);
  nand g7 (w3989, w4038, w4039, w4042, w4043);
  nand g8 (w3988, w4014, w4015, w4016, w4017);
endmodule

module mux_tree_size60_35(in, sram, sram_inv, out);
  input [0:59] in;
  input [0:5] sram, sram_inv;
  output [0:0] out;
  wire [0:59] in;
  wire [0:5] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_47_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_55_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_58_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_1_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_2_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_3_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_5_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_6_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_48_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_50_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_52_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_56_Y;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_20, n_21, n_22, n_25;
  wire n_26, n_28, n_29, n_30, n_33, n_34, n_35, n_36;
  wire n_40, n_41, n_42, n_44, n_46, n_47, n_48, n_49;
  wire n_50, n_51, n_52, n_53, n_54, n_55, n_56, n_57;
  wire n_58, n_59, n_60, n_61, n_62, n_63, n_64, n_65;
  wire n_66, n_67, w4050, w4051, w4052, w4053, w4054, w4055;
  wire w4056, w4057, w4058, w4059, w4060, w4061, w4062, w4063;
  wire w4064, w4065, w4066, w4067, w4068, w4069, w4070, w4071;
  wire w4072, w4073, w4074, w4075, w4076, w4077, w4078, w4079;
  wire w4080, w4081, w4082, w4083, w4084, w4085, w4086, w4087;
  wire w4088, w4089, w4090, w4091, w4092, w4093, w4094, w4095;
  wire w4096, w4097, w4098, w4099, w4100, w4101, w4102, w4103;
  wire w4104, w4105, w4106, w4107, w4108, w4109, w4110, w4111;
  wire w4112, w4113, w4114, w4115, w4116, w4117, w4118, w4119;
  wire w4120, w4121, w4122, w4123, w4124;
  not g1415 (sky130_fd_sc_hd__inv_1_47_Y[0], in[47]);
  not g1411 (sky130_fd_sc_hd__inv_1_55_Y[0], in[55]);
  not g1416 (sky130_fd_sc_hd__inv_1_58_Y[0], in[58]);
  not g1406 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  not g1407 (sky130_fd_sc_hd__inv_1_1_Y[0], in[1]);
  not g1405 (sky130_fd_sc_hd__inv_1_2_Y[0], in[2]);
  not g1408 (sky130_fd_sc_hd__inv_1_3_Y[0], in[3]);
  not g1409 (sky130_fd_sc_hd__inv_1_5_Y[0], in[5]);
  not g1410 (sky130_fd_sc_hd__inv_1_6_Y[0], in[6]);
  not g1412 (sky130_fd_sc_hd__inv_1_48_Y[0], in[48]);
  not g1413 (sky130_fd_sc_hd__inv_1_50_Y[0], in[50]);
  not g1414 (sky130_fd_sc_hd__inv_1_52_Y[0], in[52]);
  not g1392 (sky130_fd_sc_hd__inv_1_56_Y[0], in[56]);
  nand g2681 (out, w4050, w4051);
  nand g4373 (w4051, sram[5], n_66);
  or g4372 (w4050, n_67, sram[5]);
  nor g2682 (n_67, w4052, n_65);
  and g4374 (w4052, n_57, sram[4], n_61, n_53);
  nand g2683 (n_66, w4053, w4055);
  nand g4377 (w4055, w4054, sram[4]);
  not g4376 (w4054, n_64);
  or g4375 (w4053, n_63, sram[4]);
  nor g2684 (n_65, w4056, n_62, sram[4], n_46);
  and g4378 (w4056, n_5, n_25);
  nand g2685 (n_64, n_59, n_52, n_60, w4057);
  or g4379 (w4057, n_6, n_58);
  nand g2686 (n_63, n_55, n_56, n_54, w4058);
  or g4380 (w4058, n_6, n_51);
  nand g2687 (n_62, w4059, w4060);
  or g4382 (w4060, n_49, n_6);
  or g4381 (w4059, n_47, n_7);
  and g2688 (n_61, w4061, w4062);
  nand g4384 (w4062, n_48, n_14);
  or g4383 (w4061, n_6, n_50);
  nand g2689 (n_60, w4063, n_5);
  nand g2690 (n_59, w4064, n_14);
  nor g2691 (n_58, w4065, n_22, w4066);
  and g4388 (w4066, n_9, sky130_fd_sc_hd__inv_1_1_Y[0]);
  and g4387 (w4065, n_11, sky130_fd_sc_hd__inv_1_3_Y[0]);
  or g2692 (n_57, w4067, n_7);
  nor g4389 (w4067, n_33, n_30);
  nand g2693 (n_56, w4068, n_14);
  or g2694 (n_55, w4069, n_7);
  nor g4391 (w4069, n_28, n_26);
  nand g2695 (n_54, w4070, n_5);
  nand g2696 (n_53, w4071, n_5);
  or g2697 (n_52, w4072, n_7);
  nor g4394 (w4072, n_41, n_40);
  nor g2698 (n_51, n_35, n_34);
  nor g2699 (n_50, n_21, n_42);
  nor g2700 (n_49, n_18, n_44, w4073);
  and g4395 (w4073, n_12, sky130_fd_sc_hd__inv_1_50_Y[0]);
  nand g2701 (n_48, w4074, w4075, n_36);
  or g4397 (w4075, in[44], n_4);
  or g4396 (w4074, in[45], n_8);
  nor g2702 (n_47, n_15, n_29, w4076);
  and g4398 (w4076, n_11, sky130_fd_sc_hd__inv_1_55_Y[0]);
  nor g2703 (n_46, w4077, sram[3], w4078);
  and g4400 (w4078, sram[1], in[59]);
  and g4399 (w4077, sram[2], n_2);
  or g4402 (w4080, in[8], n_4);
  or g4401 (w4079, in[9], n_8);
  nand g2705 (n_44, w4081, n_20);
  or g4403 (w4081, in[49], n_8);
  or g4405 (w4083, in[14], n_13);
  or g4404 (w4082, in[15], n_10);
  nand g2707 (n_42, w4084, w4085);
  or g4407 (w4085, in[34], n_13);
  or g4406 (w4084, in[35], n_10);
  nand g2708 (n_41, w4086, w4087);
  nand g4409 (w4087, sky130_fd_sc_hd__inv_1_5_Y[0], n_9);
  or g4408 (w4086, in[4], n_4);
  nand g2709 (n_40, w4088, w4089);
  nand g4411 (w4089, sky130_fd_sc_hd__inv_1_6_Y[0], n_12);
  or g4410 (w4088, in[7], n_10);
  or g4413 (w4091, in[12], n_4);
  or g4412 (w4090, in[13], n_8);
  or g4415 (w4093, in[28], n_4);
  or g4414 (w4092, in[29], n_8);
  or g4417 (w4095, in[10], n_13);
  or g4416 (w4094, in[11], n_10);
  nor g2713 (n_36, w4096, n_19);
  and g4418 (w4096, n_11, sky130_fd_sc_hd__inv_1_47_Y[0]);
  nand g2714 (n_35, w4097, w4098);
  or g4420 (w4098, in[16], n_4);
  or g4419 (w4097, in[17], n_8);
  nand g2715 (n_34, w4099, w4100);
  or g4422 (w4100, in[18], n_13);
  or g4421 (w4099, in[19], n_10);
  nand g2716 (n_33, w4101, w4102);
  or g4424 (w4102, in[36], n_4);
  or g4423 (w4101, in[37], n_8);
  or g4426 (w4104, in[24], n_4);
  or g4425 (w4103, in[25], n_8);
  or g4428 (w4106, in[26], n_13);
  or g4427 (w4105, in[27], n_10);
  nand g2719 (n_30, w4107, w4108);
  or g4430 (w4108, in[38], n_13);
  or g4429 (w4107, in[39], n_10);
  nand g2720 (n_29, w4109, n_17);
  or g4431 (w4109, in[53], n_8);
  nand g2721 (n_28, w4110, w4111);
  or g4433 (w4111, in[20], n_4);
  or g4432 (w4110, in[21], n_8);
  or g4435 (w4113, in[40], n_4);
  or g4434 (w4112, in[41], n_8);
  nand g2723 (n_26, w4114, w4115);
  or g4437 (w4115, in[22], n_13);
  or g4436 (w4114, in[23], n_10);
  nand g2724 (n_25, w4116, n_16);
  or g4438 (w4116, in[57], n_8);
  or g4440 (w4118, in[42], n_13);
  or g4439 (w4117, in[43], n_10);
  or g4442 (w4120, in[30], n_13);
  or g4441 (w4119, in[31], n_10);
  nand g2727 (n_22, w4121, w4122);
  nand g4444 (w4122, n_3, sky130_fd_sc_hd__inv_1_0_Y[0]);
  nand g4443 (w4121, n_12, sky130_fd_sc_hd__inv_1_2_Y[0]);
  nand g2728 (n_21, w4123, w4124);
  or g4446 (w4124, in[32], n_4);
  or g4445 (w4123, in[33], n_8);
  nand g2729 (n_20, n_3, sky130_fd_sc_hd__inv_1_48_Y[0]);
  nor g2730 (n_19, in[46], n_13);
  nor g2731 (n_18, in[51], n_10);
  nand g2732 (n_17, n_3, sky130_fd_sc_hd__inv_1_52_Y[0]);
  nand g2733 (n_16, n_3, sky130_fd_sc_hd__inv_1_56_Y[0]);
  nor g2734 (n_15, in[54], n_13);
  not g2735 (n_12, n_13);
  not g2736 (n_10, n_11);
  not g2737 (n_8, n_9);
  nor g2738 (n_14, sram[2], sram[3]);
  nand g2739 (n_13, n_1, sram[0]);
  nor g2740 (n_11, sram[0], sram[1]);
  nor g2741 (n_9, n_1, sram[0]);
  not g2742 (n_3, n_4);
  nand g2743 (n_2, n_1, sky130_fd_sc_hd__inv_1_58_Y[0]);
  nand g2744 (n_7, n_0, sram[3]);
  nand g2745 (n_6, sram[3], sram[2]);
  nor g2746 (n_5, n_0, sram[3]);
  nand g2747 (n_4, sram[1], sram[0]);
  not g2748 (n_1, sram[1]);
  not g2749 (n_0, sram[2]);
  nand g1 (w4071, w4112, w4113, w4117, w4118);
  nand g2 (w4068, w4092, w4093, w4119, w4120);
  nand g3 (w4070, w4103, w4104, w4105, w4106);
  nand g4 (w4064, w4090, w4091, w4082, w4083);
  nand g5 (w4063, w4079, w4080, w4094, w4095);
endmodule

module mux_tree_size60_36(in, sram, sram_inv, out);
  input [0:59] in;
  input [0:5] sram, sram_inv;
  output [0:0] out;
  wire [0:59] in;
  wire [0:5] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_1_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_2_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_3_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_5_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_6_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_7_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_47_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_48_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_50_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_52_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_55_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_53_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_58_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_56_Y;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_23, n_26, n_27, n_28;
  wire n_30, n_31, n_32, n_33, n_34, n_37, n_38, n_39;
  wire n_43, n_44, n_45, n_46, n_47, n_48, n_49, n_50;
  wire n_51, n_52, n_53, n_54, n_55, n_56, n_57, n_58;
  wire n_59, n_60, n_61, n_62, n_63, n_64, w4125, w4126;
  wire w4127, w4128, w4129, w4130, w4131, w4132, w4133, w4134;
  wire w4135, w4136, w4137, w4138, w4139, w4140, w4141, w4142;
  wire w4143, w4144, w4145, w4146, w4147, w4148, w4149, w4150;
  wire w4151, w4152, w4153, w4154, w4155, w4156, w4157, w4158;
  wire w4159, w4160, w4161, w4162, w4163, w4164, w4165, w4166;
  wire w4167, w4168, w4169, w4170, w4171, w4172, w4173, w4174;
  wire w4175, w4176, w4177, w4178, w4179, w4180, w4181, w4182;
  wire w4183, w4184, w4185, w4186, w4187, w4188, w4189, w4190;
  wire w4191, w4192, w4193, w4194, w4195, w4196, w4197, w4198;
  wire w4199, w4200, w4201;
  not g1420 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  not g1421 (sky130_fd_sc_hd__inv_1_1_Y[0], in[1]);
  not g1422 (sky130_fd_sc_hd__inv_1_2_Y[0], in[2]);
  not g1426 (sky130_fd_sc_hd__inv_1_3_Y[0], in[3]);
  not g1413 (sky130_fd_sc_hd__inv_1_5_Y[0], in[5]);
  not g1423 (sky130_fd_sc_hd__inv_1_6_Y[0], in[6]);
  not g1419 (sky130_fd_sc_hd__inv_1_7_Y[0], in[7]);
  not g1414 (sky130_fd_sc_hd__inv_1_47_Y[0], in[47]);
  not g1418 (sky130_fd_sc_hd__inv_1_48_Y[0], in[48]);
  not g1424 (sky130_fd_sc_hd__inv_1_50_Y[0], in[50]);
  not g1416 (sky130_fd_sc_hd__inv_1_52_Y[0], in[52]);
  not g1425 (sky130_fd_sc_hd__inv_1_55_Y[0], in[55]);
  not g1417 (sky130_fd_sc_hd__inv_1_53_Y[0], in[53]);
  not g1415 (sky130_fd_sc_hd__inv_1_58_Y[0], in[58]);
  not g1398 (sky130_fd_sc_hd__inv_1_56_Y[0], in[56]);
  nand g2691 (out, w4125, w4126);
  nand g4448 (w4126, sram[5], n_63);
  or g4447 (w4125, sram[5], n_64);
  nor g2692 (n_64, w4127, n_62);
  and g4449 (w4127, n_50, n_54, n_58, sram[4]);
  nand g2693 (n_63, w4128, w4129);
  or g4451 (w4129, sram[4], n_60);
  or g4450 (w4128, n_2, n_59, n_61);
  nor g2694 (n_62, w4130, sram[4], n_57, n_45);
  and g4452 (w4130, n_23, n_8);
  nand g2695 (n_61, w4131, n_56, n_55);
  or g4453 (w4131, n_9, n_44);
  nand g2696 (n_60, n_52, n_53, n_51, w4132);
  or g4454 (w4132, n_14, n_47);
  nor g2697 (n_59, w4133, n_14);
  and g2698 (n_58, w4134, w4135);
  nand g4457 (w4135, n_15, n_49);
  or g4456 (w4134, n_14, n_48);
  nand g2699 (n_57, w4136, w4137);
  or g4459 (w4137, n_9, n_43);
  or g4458 (w4136, n_14, n_46);
  nand g2700 (n_56, w4138, n_15);
  nand g2701 (n_55, w4139, n_8);
  or g2702 (n_54, w4140, n_9);
  nor g4462 (w4140, n_31, n_28);
  nand g2703 (n_53, w4141, n_15);
  or g2704 (n_52, w4142, n_9);
  nor g4464 (w4142, n_26, n_30);
  nand g2705 (n_51, w4143, n_8);
  nand g2706 (n_50, w4144, n_8);
  nand g2707 (n_49, w4145, w4146, n_34);
  or g4468 (w4146, in[44], n_5);
  or g4467 (w4145, in[45], n_10);
  nor g2708 (n_48, n_19, n_39);
  nor g2709 (n_47, n_33, n_32);
  nor g2710 (n_46, n_27, n_16, w4147);
  and g4469 (w4147, n_12, sky130_fd_sc_hd__inv_1_50_Y[0]);
  nor g2711 (n_45, w4148, sram[3], w4149);
  and g4471 (w4149, sram[1], in[59]);
  and g4470 (w4148, n_3, sram[2]);
  nor g2712 (n_44, w4150, n_38, w4151);
  and g4473 (w4151, n_12, sky130_fd_sc_hd__inv_1_6_Y[0]);
  and g4472 (w4150, n_7, sky130_fd_sc_hd__inv_1_7_Y[0]);
  nor g2713 (n_43, w4152, n_37, w4153);
  and g4475 (w4153, n_4, sky130_fd_sc_hd__inv_1_52_Y[0]);
  and g4474 (w4152, n_11, sky130_fd_sc_hd__inv_1_53_Y[0]);
  nand g4478 (w4156, n_7, sky130_fd_sc_hd__inv_1_3_Y[0]);
  nand g4477 (w4155, n_4, sky130_fd_sc_hd__inv_1_0_Y[0]);
  nand g4476 (w4154, sky130_fd_sc_hd__inv_1_2_Y[0], n_12);
  or g4480 (w4158, in[8], n_5);
  or g4479 (w4157, in[9], n_10);
  or g4482 (w4160, in[14], n_13);
  or g4481 (w4159, in[15], n_6);
  nand g2717 (n_39, w4161, w4162);
  or g4484 (w4162, in[34], n_13);
  or g4483 (w4161, in[35], n_6);
  nand g2718 (n_38, w4163, w4164);
  nand g4486 (w4164, sky130_fd_sc_hd__inv_1_5_Y[0], n_11);
  or g4485 (w4163, in[4], n_5);
  nand g2719 (n_37, w4165, w4166);
  nand g4488 (w4166, sky130_fd_sc_hd__inv_1_55_Y[0], n_7);
  or g4487 (w4165, in[54], n_13);
  or g4490 (w4168, in[12], n_5);
  or g4489 (w4167, in[13], n_10);
  or g4492 (w4170, in[10], n_13);
  or g4491 (w4169, in[11], n_6);
  nor g2722 (n_34, w4171, n_18);
  and g4493 (w4171, n_7, sky130_fd_sc_hd__inv_1_47_Y[0]);
  nand g2723 (n_33, w4172, w4173);
  or g4495 (w4173, in[16], n_5);
  or g4494 (w4172, in[17], n_10);
  nand g2724 (n_32, w4174, w4175);
  or g4497 (w4175, in[18], n_13);
  or g4496 (w4174, in[19], n_6);
  nand g2725 (n_31, w4176, w4177);
  or g4499 (w4177, in[36], n_5);
  or g4498 (w4176, in[37], n_10);
  nand g2726 (n_30, w4178, w4179);
  or g4501 (w4179, in[22], n_13);
  or g4500 (w4178, in[23], n_6);
  or g4503 (w4181, in[26], n_13);
  or g4502 (w4180, in[27], n_6);
  nand g2728 (n_28, w4182, w4183);
  or g4505 (w4183, in[38], n_13);
  or g4504 (w4182, in[39], n_6);
  nand g2729 (n_27, w4184, w4185);
  nand g4507 (w4185, sky130_fd_sc_hd__inv_1_48_Y[0], n_4);
  or g4506 (w4184, in[49], n_10);
  nand g2730 (n_26, w4186, w4187);
  or g4509 (w4187, in[20], n_5);
  or g4508 (w4186, in[21], n_10);
  or g4511 (w4189, in[40], n_5);
  or g4510 (w4188, in[41], n_10);
  or g4513 (w4191, in[24], n_5);
  or g4512 (w4190, in[25], n_10);
  nand g2733 (n_23, w4192, w4193);
  nand g4515 (w4193, sky130_fd_sc_hd__inv_1_56_Y[0], n_4);
  or g4514 (w4192, in[57], n_10);
  or g4517 (w4195, in[42], n_13);
  or g4516 (w4194, in[43], n_6);
  or g4519 (w4197, in[30], n_13);
  or g4518 (w4196, in[31], n_6);
  or g4521 (w4199, in[28], n_5);
  or g4520 (w4198, in[29], n_10);
  nand g2737 (n_19, w4200, w4201);
  or g4523 (w4201, in[32], n_5);
  or g4522 (w4200, in[33], n_10);
  nor g2738 (n_18, in[46], n_13);
  nand g2739 (n_17, n_11, sky130_fd_sc_hd__inv_1_1_Y[0]);
  nor g2740 (n_16, in[51], n_6);
  not g2741 (n_12, n_13);
  not g2742 (n_10, n_11);
  nor g2743 (n_15, sram[2], sram[3]);
  nand g2744 (n_14, sram[3], sram[2]);
  nand g2745 (n_13, n_0, sram[0]);
  nor g2746 (n_11, n_0, sram[0]);
  not g2747 (n_6, n_7);
  not g2748 (n_4, n_5);
  nand g2749 (n_3, n_0, sky130_fd_sc_hd__inv_1_58_Y[0]);
  nand g2750 (n_9, n_1, sram[3]);
  nor g2751 (n_8, n_1, sram[3]);
  nor g2752 (n_7, sram[0], sram[1]);
  nand g2753 (n_5, sram[1], sram[0]);
  not g2754 (n_2, sram[4]);
  not g2755 (n_1, sram[2]);
  not g2756 (n_0, sram[1]);
  nand g1 (w4144, w4188, w4189, w4194, w4195);
  and g2 (w4133, w4154, w4155, w4156, n_17);
  nand g3 (w4138, w4167, w4168, w4159, w4160);
  nand g4 (w4139, w4157, w4158, w4169, w4170);
  nand g5 (w4141, w4198, w4199, w4196, w4197);
  nand g6 (w4143, w4190, w4191, w4180, w4181);
endmodule

module mux_tree_size60_37(in, sram, sram_inv, out);
  input [0:59] in;
  input [0:5] sram, sram_inv;
  output [0:0] out;
  wire [0:59] in;
  wire [0:5] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_55_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_48_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_5_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_1_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_2_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_3_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_6_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_7_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_47_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_50_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_52_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_53_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_58_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_56_Y;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_23, n_26, n_27, n_28;
  wire n_30, n_31, n_32, n_33, n_34, n_37, n_38, n_39;
  wire n_43, n_44, n_45, n_46, n_47, n_48, n_49, n_50;
  wire n_51, n_52, n_53, n_54, n_55, n_56, n_57, n_58;
  wire n_59, n_60, n_61, n_62, n_63, n_64, w4202, w4203;
  wire w4204, w4205, w4206, w4207, w4208, w4209, w4210, w4211;
  wire w4212, w4213, w4214, w4215, w4216, w4217, w4218, w4219;
  wire w4220, w4221, w4222, w4223, w4224, w4225, w4226, w4227;
  wire w4228, w4229, w4230, w4231, w4232, w4233, w4234, w4235;
  wire w4236, w4237, w4238, w4239, w4240, w4241, w4242, w4243;
  wire w4244, w4245, w4246, w4247, w4248, w4249, w4250, w4251;
  wire w4252, w4253, w4254, w4255, w4256, w4257, w4258, w4259;
  wire w4260, w4261, w4262, w4263, w4264, w4265, w4266, w4267;
  wire w4268, w4269, w4270, w4271, w4272, w4273, w4274, w4275;
  wire w4276, w4277, w4278;
  not g1413 (sky130_fd_sc_hd__inv_1_55_Y[0], in[55]);
  not g1417 (sky130_fd_sc_hd__inv_1_48_Y[0], in[48]);
  not g1421 (sky130_fd_sc_hd__inv_1_5_Y[0], in[5]);
  not g1418 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  not g1424 (sky130_fd_sc_hd__inv_1_1_Y[0], in[1]);
  not g1419 (sky130_fd_sc_hd__inv_1_2_Y[0], in[2]);
  not g1423 (sky130_fd_sc_hd__inv_1_3_Y[0], in[3]);
  not g1422 (sky130_fd_sc_hd__inv_1_6_Y[0], in[6]);
  not g1420 (sky130_fd_sc_hd__inv_1_7_Y[0], in[7]);
  not g1416 (sky130_fd_sc_hd__inv_1_47_Y[0], in[47]);
  not g1426 (sky130_fd_sc_hd__inv_1_50_Y[0], in[50]);
  not g1414 (sky130_fd_sc_hd__inv_1_52_Y[0], in[52]);
  not g1415 (sky130_fd_sc_hd__inv_1_53_Y[0], in[53]);
  not g1425 (sky130_fd_sc_hd__inv_1_58_Y[0], in[58]);
  not g1398 (sky130_fd_sc_hd__inv_1_56_Y[0], in[56]);
  nand g2691 (out, w4202, w4203);
  nand g4525 (w4203, sram[5], n_63);
  or g4524 (w4202, sram[5], n_64);
  nor g2692 (n_64, w4204, n_62);
  and g4526 (w4204, n_50, n_54, n_58, sram[4]);
  nand g2693 (n_63, w4205, w4206);
  or g4528 (w4206, sram[4], n_60);
  or g4527 (w4205, n_2, n_59, n_61);
  nor g2694 (n_62, w4207, sram[4], n_57, n_45);
  and g4529 (w4207, n_23, n_8);
  nand g2695 (n_61, w4208, n_56, n_55);
  or g4530 (w4208, n_9, n_44);
  nand g2696 (n_60, n_52, n_53, n_51, w4209);
  or g4531 (w4209, n_14, n_47);
  nor g2697 (n_59, w4210, n_14);
  and g2698 (n_58, w4211, w4212);
  nand g4534 (w4212, n_15, n_49);
  or g4533 (w4211, n_14, n_48);
  nand g2699 (n_57, w4213, w4214);
  or g4536 (w4214, n_9, n_43);
  or g4535 (w4213, n_14, n_46);
  nand g2700 (n_56, w4215, n_15);
  nand g2701 (n_55, w4216, n_8);
  or g2702 (n_54, w4217, n_9);
  nor g4539 (w4217, n_31, n_28);
  nand g2703 (n_53, w4218, n_15);
  or g2704 (n_52, w4219, n_9);
  nor g4541 (w4219, n_26, n_30);
  nand g2705 (n_51, w4220, n_8);
  nand g2706 (n_50, w4221, n_8);
  nand g2707 (n_49, w4222, w4223, n_34);
  or g4545 (w4223, in[44], n_5);
  or g4544 (w4222, in[45], n_10);
  nor g2708 (n_48, n_19, n_39);
  nor g2709 (n_47, n_33, n_32);
  nor g2710 (n_46, n_27, n_16, w4224);
  and g4546 (w4224, n_12, sky130_fd_sc_hd__inv_1_50_Y[0]);
  nor g2711 (n_45, w4225, sram[3], w4226);
  and g4548 (w4226, sram[1], in[59]);
  and g4547 (w4225, n_3, sram[2]);
  nor g2712 (n_44, w4227, n_38, w4228);
  and g4550 (w4228, n_12, sky130_fd_sc_hd__inv_1_6_Y[0]);
  and g4549 (w4227, n_7, sky130_fd_sc_hd__inv_1_7_Y[0]);
  nor g2713 (n_43, w4229, n_37, w4230);
  and g4552 (w4230, n_4, sky130_fd_sc_hd__inv_1_52_Y[0]);
  and g4551 (w4229, n_11, sky130_fd_sc_hd__inv_1_53_Y[0]);
  nand g4555 (w4233, n_7, sky130_fd_sc_hd__inv_1_3_Y[0]);
  nand g4554 (w4232, n_4, sky130_fd_sc_hd__inv_1_0_Y[0]);
  nand g4553 (w4231, sky130_fd_sc_hd__inv_1_2_Y[0], n_12);
  or g4557 (w4235, in[8], n_5);
  or g4556 (w4234, in[9], n_10);
  or g4559 (w4237, in[14], n_13);
  or g4558 (w4236, in[15], n_6);
  nand g2717 (n_39, w4238, w4239);
  or g4561 (w4239, in[34], n_13);
  or g4560 (w4238, in[35], n_6);
  nand g2718 (n_38, w4240, w4241);
  nand g4563 (w4241, sky130_fd_sc_hd__inv_1_5_Y[0], n_11);
  or g4562 (w4240, in[4], n_5);
  nand g2719 (n_37, w4242, w4243);
  nand g4565 (w4243, sky130_fd_sc_hd__inv_1_55_Y[0], n_7);
  or g4564 (w4242, in[54], n_13);
  or g4567 (w4245, in[12], n_5);
  or g4566 (w4244, in[13], n_10);
  or g4569 (w4247, in[10], n_13);
  or g4568 (w4246, in[11], n_6);
  nor g2722 (n_34, w4248, n_18);
  and g4570 (w4248, n_7, sky130_fd_sc_hd__inv_1_47_Y[0]);
  nand g2723 (n_33, w4249, w4250);
  or g4572 (w4250, in[16], n_5);
  or g4571 (w4249, in[17], n_10);
  nand g2724 (n_32, w4251, w4252);
  or g4574 (w4252, in[18], n_13);
  or g4573 (w4251, in[19], n_6);
  nand g2725 (n_31, w4253, w4254);
  or g4576 (w4254, in[36], n_5);
  or g4575 (w4253, in[37], n_10);
  nand g2726 (n_30, w4255, w4256);
  or g4578 (w4256, in[22], n_13);
  or g4577 (w4255, in[23], n_6);
  or g4580 (w4258, in[26], n_13);
  or g4579 (w4257, in[27], n_6);
  nand g2728 (n_28, w4259, w4260);
  or g4582 (w4260, in[38], n_13);
  or g4581 (w4259, in[39], n_6);
  nand g2729 (n_27, w4261, w4262);
  nand g4584 (w4262, sky130_fd_sc_hd__inv_1_48_Y[0], n_4);
  or g4583 (w4261, in[49], n_10);
  nand g2730 (n_26, w4263, w4264);
  or g4586 (w4264, in[20], n_5);
  or g4585 (w4263, in[21], n_10);
  or g4588 (w4266, in[40], n_5);
  or g4587 (w4265, in[41], n_10);
  or g4590 (w4268, in[24], n_5);
  or g4589 (w4267, in[25], n_10);
  nand g2733 (n_23, w4269, w4270);
  nand g4592 (w4270, sky130_fd_sc_hd__inv_1_56_Y[0], n_4);
  or g4591 (w4269, in[57], n_10);
  or g4594 (w4272, in[42], n_13);
  or g4593 (w4271, in[43], n_6);
  or g4596 (w4274, in[30], n_13);
  or g4595 (w4273, in[31], n_6);
  or g4598 (w4276, in[28], n_5);
  or g4597 (w4275, in[29], n_10);
  nand g2737 (n_19, w4277, w4278);
  or g4600 (w4278, in[32], n_5);
  or g4599 (w4277, in[33], n_10);
  nor g2738 (n_18, in[46], n_13);
  nand g2739 (n_17, n_11, sky130_fd_sc_hd__inv_1_1_Y[0]);
  nor g2740 (n_16, in[51], n_6);
  not g2741 (n_12, n_13);
  not g2742 (n_10, n_11);
  nor g2743 (n_15, sram[2], sram[3]);
  nand g2744 (n_14, sram[3], sram[2]);
  nand g2745 (n_13, n_0, sram[0]);
  nor g2746 (n_11, n_0, sram[0]);
  not g2747 (n_6, n_7);
  not g2748 (n_4, n_5);
  nand g2749 (n_3, n_0, sky130_fd_sc_hd__inv_1_58_Y[0]);
  nand g2750 (n_9, n_1, sram[3]);
  nor g2751 (n_8, n_1, sram[3]);
  nor g2752 (n_7, sram[0], sram[1]);
  nand g2753 (n_5, sram[1], sram[0]);
  not g2754 (n_2, sram[4]);
  not g2755 (n_1, sram[2]);
  not g2756 (n_0, sram[1]);
  nand g1 (w4221, w4265, w4266, w4271, w4272);
  and g2 (w4210, w4231, w4232, w4233, n_17);
  nand g3 (w4215, w4244, w4245, w4236, w4237);
  nand g4 (w4216, w4234, w4235, w4246, w4247);
  nand g5 (w4218, w4275, w4276, w4273, w4274);
  nand g6 (w4220, w4267, w4268, w4257, w4258);
endmodule

module mux_tree_size60_38(in, sram, sram_inv, out);
  input [0:59] in;
  input [0:5] sram, sram_inv;
  output [0:0] out;
  wire [0:59] in;
  wire [0:5] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_58_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_1_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_53_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_6_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_2_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_3_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_5_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_7_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_47_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_48_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_50_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_52_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_55_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_56_Y;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_23, n_26, n_27, n_28;
  wire n_30, n_31, n_32, n_33, n_34, n_37, n_38, n_39;
  wire n_43, n_44, n_45, n_46, n_47, n_48, n_49, n_50;
  wire n_51, n_52, n_53, n_54, n_55, n_56, n_57, n_58;
  wire n_59, n_60, n_61, n_62, n_63, n_64, w4279, w4280;
  wire w4281, w4282, w4283, w4284, w4285, w4286, w4287, w4288;
  wire w4289, w4290, w4291, w4292, w4293, w4294, w4295, w4296;
  wire w4297, w4298, w4299, w4300, w4301, w4302, w4303, w4304;
  wire w4305, w4306, w4307, w4308, w4309, w4310, w4311, w4312;
  wire w4313, w4314, w4315, w4316, w4317, w4318, w4319, w4320;
  wire w4321, w4322, w4323, w4324, w4325, w4326, w4327, w4328;
  wire w4329, w4330, w4331, w4332, w4333, w4334, w4335, w4336;
  wire w4337, w4338, w4339, w4340, w4341, w4342, w4343, w4344;
  wire w4345, w4346, w4347, w4348, w4349, w4350, w4351, w4352;
  wire w4353, w4354, w4355;
  not g1424 (sky130_fd_sc_hd__inv_1_58_Y[0], in[58]);
  not g1425 (sky130_fd_sc_hd__inv_1_1_Y[0], in[1]);
  not g1417 (sky130_fd_sc_hd__inv_1_53_Y[0], in[53]);
  not g1422 (sky130_fd_sc_hd__inv_1_6_Y[0], in[6]);
  not g1418 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  not g1426 (sky130_fd_sc_hd__inv_1_2_Y[0], in[2]);
  not g1423 (sky130_fd_sc_hd__inv_1_3_Y[0], in[3]);
  not g1415 (sky130_fd_sc_hd__inv_1_5_Y[0], in[5]);
  not g1421 (sky130_fd_sc_hd__inv_1_7_Y[0], in[7]);
  not g1419 (sky130_fd_sc_hd__inv_1_47_Y[0], in[47]);
  not g1414 (sky130_fd_sc_hd__inv_1_48_Y[0], in[48]);
  not g1413 (sky130_fd_sc_hd__inv_1_50_Y[0], in[50]);
  not g1416 (sky130_fd_sc_hd__inv_1_52_Y[0], in[52]);
  not g1420 (sky130_fd_sc_hd__inv_1_55_Y[0], in[55]);
  not g1398 (sky130_fd_sc_hd__inv_1_56_Y[0], in[56]);
  nand g2691 (out, w4279, w4280);
  nand g4602 (w4280, sram[5], n_63);
  or g4601 (w4279, sram[5], n_64);
  nor g2692 (n_64, w4281, n_62);
  and g4603 (w4281, n_50, n_54, n_58, sram[4]);
  nand g2693 (n_63, w4282, w4283);
  or g4605 (w4283, sram[4], n_60);
  or g4604 (w4282, n_2, n_59, n_61);
  nor g2694 (n_62, w4284, sram[4], n_57, n_45);
  and g4606 (w4284, n_23, n_8);
  nand g2695 (n_61, w4285, n_56, n_55);
  or g4607 (w4285, n_9, n_44);
  nand g2696 (n_60, n_52, n_53, n_51, w4286);
  or g4608 (w4286, n_14, n_47);
  nor g2697 (n_59, w4287, n_14);
  and g2698 (n_58, w4288, w4289);
  nand g4611 (w4289, n_15, n_49);
  or g4610 (w4288, n_14, n_48);
  nand g2699 (n_57, w4290, w4291);
  or g4613 (w4291, n_9, n_43);
  or g4612 (w4290, n_14, n_46);
  nand g2700 (n_56, w4292, n_15);
  nand g2701 (n_55, w4293, n_8);
  or g2702 (n_54, w4294, n_9);
  nor g4616 (w4294, n_31, n_28);
  nand g2703 (n_53, w4295, n_15);
  or g2704 (n_52, w4296, n_9);
  nor g4618 (w4296, n_26, n_30);
  nand g2705 (n_51, w4297, n_8);
  nand g2706 (n_50, w4298, n_8);
  nand g2707 (n_49, w4299, w4300, n_34);
  or g4622 (w4300, in[44], n_5);
  or g4621 (w4299, in[45], n_10);
  nor g2708 (n_48, n_19, n_39);
  nor g2709 (n_47, n_33, n_32);
  nor g2710 (n_46, n_27, n_16, w4301);
  and g4623 (w4301, n_12, sky130_fd_sc_hd__inv_1_50_Y[0]);
  nor g2711 (n_45, w4302, sram[3], w4303);
  and g4625 (w4303, sram[1], in[59]);
  and g4624 (w4302, n_3, sram[2]);
  nor g2712 (n_44, w4304, n_38, w4305);
  and g4627 (w4305, n_12, sky130_fd_sc_hd__inv_1_6_Y[0]);
  and g4626 (w4304, n_7, sky130_fd_sc_hd__inv_1_7_Y[0]);
  nor g2713 (n_43, w4306, n_37, w4307);
  and g4629 (w4307, n_4, sky130_fd_sc_hd__inv_1_52_Y[0]);
  and g4628 (w4306, n_11, sky130_fd_sc_hd__inv_1_53_Y[0]);
  nand g4632 (w4310, n_7, sky130_fd_sc_hd__inv_1_3_Y[0]);
  nand g4631 (w4309, n_4, sky130_fd_sc_hd__inv_1_0_Y[0]);
  nand g4630 (w4308, sky130_fd_sc_hd__inv_1_2_Y[0], n_12);
  or g4634 (w4312, in[8], n_5);
  or g4633 (w4311, in[9], n_10);
  or g4636 (w4314, in[14], n_13);
  or g4635 (w4313, in[15], n_6);
  nand g2717 (n_39, w4315, w4316);
  or g4638 (w4316, in[34], n_13);
  or g4637 (w4315, in[35], n_6);
  nand g2718 (n_38, w4317, w4318);
  nand g4640 (w4318, sky130_fd_sc_hd__inv_1_5_Y[0], n_11);
  or g4639 (w4317, in[4], n_5);
  nand g2719 (n_37, w4319, w4320);
  nand g4642 (w4320, sky130_fd_sc_hd__inv_1_55_Y[0], n_7);
  or g4641 (w4319, in[54], n_13);
  or g4644 (w4322, in[12], n_5);
  or g4643 (w4321, in[13], n_10);
  or g4646 (w4324, in[10], n_13);
  or g4645 (w4323, in[11], n_6);
  nor g2722 (n_34, w4325, n_18);
  and g4647 (w4325, n_7, sky130_fd_sc_hd__inv_1_47_Y[0]);
  nand g2723 (n_33, w4326, w4327);
  or g4649 (w4327, in[16], n_5);
  or g4648 (w4326, in[17], n_10);
  nand g2724 (n_32, w4328, w4329);
  or g4651 (w4329, in[18], n_13);
  or g4650 (w4328, in[19], n_6);
  nand g2725 (n_31, w4330, w4331);
  or g4653 (w4331, in[36], n_5);
  or g4652 (w4330, in[37], n_10);
  nand g2726 (n_30, w4332, w4333);
  or g4655 (w4333, in[22], n_13);
  or g4654 (w4332, in[23], n_6);
  or g4657 (w4335, in[26], n_13);
  or g4656 (w4334, in[27], n_6);
  nand g2728 (n_28, w4336, w4337);
  or g4659 (w4337, in[38], n_13);
  or g4658 (w4336, in[39], n_6);
  nand g2729 (n_27, w4338, w4339);
  nand g4661 (w4339, sky130_fd_sc_hd__inv_1_48_Y[0], n_4);
  or g4660 (w4338, in[49], n_10);
  nand g2730 (n_26, w4340, w4341);
  or g4663 (w4341, in[20], n_5);
  or g4662 (w4340, in[21], n_10);
  or g4665 (w4343, in[40], n_5);
  or g4664 (w4342, in[41], n_10);
  or g4667 (w4345, in[24], n_5);
  or g4666 (w4344, in[25], n_10);
  nand g2733 (n_23, w4346, w4347);
  nand g4669 (w4347, sky130_fd_sc_hd__inv_1_56_Y[0], n_4);
  or g4668 (w4346, in[57], n_10);
  or g4671 (w4349, in[42], n_13);
  or g4670 (w4348, in[43], n_6);
  or g4673 (w4351, in[30], n_13);
  or g4672 (w4350, in[31], n_6);
  or g4675 (w4353, in[28], n_5);
  or g4674 (w4352, in[29], n_10);
  nand g2737 (n_19, w4354, w4355);
  or g4677 (w4355, in[32], n_5);
  or g4676 (w4354, in[33], n_10);
  nor g2738 (n_18, in[46], n_13);
  nand g2739 (n_17, n_11, sky130_fd_sc_hd__inv_1_1_Y[0]);
  nor g2740 (n_16, in[51], n_6);
  not g2741 (n_12, n_13);
  not g2742 (n_10, n_11);
  nor g2743 (n_15, sram[2], sram[3]);
  nand g2744 (n_14, sram[3], sram[2]);
  nand g2745 (n_13, n_0, sram[0]);
  nor g2746 (n_11, n_0, sram[0]);
  not g2747 (n_6, n_7);
  not g2748 (n_4, n_5);
  nand g2749 (n_3, n_0, sky130_fd_sc_hd__inv_1_58_Y[0]);
  nand g2750 (n_9, n_1, sram[3]);
  nor g2751 (n_8, n_1, sram[3]);
  nor g2752 (n_7, sram[0], sram[1]);
  nand g2753 (n_5, sram[1], sram[0]);
  not g2754 (n_2, sram[4]);
  not g2755 (n_1, sram[2]);
  not g2756 (n_0, sram[1]);
  nand g1 (w4298, w4342, w4343, w4348, w4349);
  and g2 (w4287, w4308, w4309, w4310, n_17);
  nand g3 (w4292, w4321, w4322, w4313, w4314);
  nand g4 (w4293, w4311, w4312, w4323, w4324);
  nand g5 (w4295, w4352, w4353, w4350, w4351);
  nand g6 (w4297, w4344, w4345, w4334, w4335);
endmodule

module mux_tree_size60_39(in, sram, sram_inv, out);
  input [0:59] in;
  input [0:5] sram, sram_inv;
  output [0:0] out;
  wire [0:59] in;
  wire [0:5] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_1_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_2_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_3_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_5_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_6_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_7_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_47_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_50_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_52_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_53_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_48_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_58_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_55_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_56_Y;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_23, n_26, n_27, n_28;
  wire n_30, n_31, n_32, n_33, n_34, n_37, n_38, n_39;
  wire n_43, n_44, n_45, n_46, n_47, n_48, n_49, n_50;
  wire n_51, n_52, n_53, n_54, n_55, n_56, n_57, n_58;
  wire n_59, n_60, n_61, n_62, n_63, n_64, w4356, w4357;
  wire w4358, w4359, w4360, w4361, w4362, w4363, w4364, w4365;
  wire w4366, w4367, w4368, w4369, w4370, w4371, w4372, w4373;
  wire w4374, w4375, w4376, w4377, w4378, w4379, w4380, w4381;
  wire w4382, w4383, w4384, w4385, w4386, w4387, w4388, w4389;
  wire w4390, w4391, w4392, w4393, w4394, w4395, w4396, w4397;
  wire w4398, w4399, w4400, w4401, w4402, w4403, w4404, w4405;
  wire w4406, w4407, w4408, w4409, w4410, w4411, w4412, w4413;
  wire w4414, w4415, w4416, w4417, w4418, w4419, w4420, w4421;
  wire w4422, w4423, w4424, w4425, w4426, w4427, w4428, w4429;
  wire w4430, w4431, w4432;
  not g1416 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  not g1426 (sky130_fd_sc_hd__inv_1_1_Y[0], in[1]);
  not g1419 (sky130_fd_sc_hd__inv_1_2_Y[0], in[2]);
  not g1413 (sky130_fd_sc_hd__inv_1_3_Y[0], in[3]);
  not g1425 (sky130_fd_sc_hd__inv_1_5_Y[0], in[5]);
  not g1417 (sky130_fd_sc_hd__inv_1_6_Y[0], in[6]);
  not g1414 (sky130_fd_sc_hd__inv_1_7_Y[0], in[7]);
  not g1424 (sky130_fd_sc_hd__inv_1_47_Y[0], in[47]);
  not g1423 (sky130_fd_sc_hd__inv_1_50_Y[0], in[50]);
  not g1415 (sky130_fd_sc_hd__inv_1_52_Y[0], in[52]);
  not g1421 (sky130_fd_sc_hd__inv_1_53_Y[0], in[53]);
  not g1422 (sky130_fd_sc_hd__inv_1_48_Y[0], in[48]);
  not g1420 (sky130_fd_sc_hd__inv_1_58_Y[0], in[58]);
  not g1418 (sky130_fd_sc_hd__inv_1_55_Y[0], in[55]);
  not g1398 (sky130_fd_sc_hd__inv_1_56_Y[0], in[56]);
  nand g2691 (out, w4356, w4357);
  nand g4679 (w4357, sram[5], n_63);
  or g4678 (w4356, sram[5], n_64);
  nor g2692 (n_64, w4358, n_62);
  and g4680 (w4358, n_50, n_54, n_58, sram[4]);
  nand g2693 (n_63, w4359, w4360);
  or g4682 (w4360, sram[4], n_60);
  or g4681 (w4359, n_2, n_59, n_61);
  nor g2694 (n_62, w4361, sram[4], n_57, n_45);
  and g4683 (w4361, n_23, n_8);
  nand g2695 (n_61, w4362, n_56, n_55);
  or g4684 (w4362, n_9, n_44);
  nand g2696 (n_60, n_52, n_53, n_51, w4363);
  or g4685 (w4363, n_14, n_47);
  nor g2697 (n_59, w4364, n_14);
  and g2698 (n_58, w4365, w4366);
  nand g4688 (w4366, n_15, n_49);
  or g4687 (w4365, n_14, n_48);
  nand g2699 (n_57, w4367, w4368);
  or g4690 (w4368, n_9, n_43);
  or g4689 (w4367, n_14, n_46);
  nand g2700 (n_56, w4369, n_15);
  nand g2701 (n_55, w4370, n_8);
  or g2702 (n_54, w4371, n_9);
  nor g4693 (w4371, n_31, n_28);
  nand g2703 (n_53, w4372, n_15);
  or g2704 (n_52, w4373, n_9);
  nor g4695 (w4373, n_26, n_30);
  nand g2705 (n_51, w4374, n_8);
  nand g2706 (n_50, w4375, n_8);
  nand g2707 (n_49, w4376, w4377, n_34);
  or g4699 (w4377, in[44], n_5);
  or g4698 (w4376, in[45], n_10);
  nor g2708 (n_48, n_19, n_39);
  nor g2709 (n_47, n_33, n_32);
  nor g2710 (n_46, n_27, n_16, w4378);
  and g4700 (w4378, n_12, sky130_fd_sc_hd__inv_1_50_Y[0]);
  nor g2711 (n_45, w4379, sram[3], w4380);
  and g4702 (w4380, sram[1], in[59]);
  and g4701 (w4379, n_3, sram[2]);
  nor g2712 (n_44, w4381, n_38, w4382);
  and g4704 (w4382, n_12, sky130_fd_sc_hd__inv_1_6_Y[0]);
  and g4703 (w4381, n_7, sky130_fd_sc_hd__inv_1_7_Y[0]);
  nor g2713 (n_43, w4383, n_37, w4384);
  and g4706 (w4384, n_4, sky130_fd_sc_hd__inv_1_52_Y[0]);
  and g4705 (w4383, n_11, sky130_fd_sc_hd__inv_1_53_Y[0]);
  nand g4709 (w4387, n_7, sky130_fd_sc_hd__inv_1_3_Y[0]);
  nand g4708 (w4386, n_4, sky130_fd_sc_hd__inv_1_0_Y[0]);
  nand g4707 (w4385, sky130_fd_sc_hd__inv_1_2_Y[0], n_12);
  or g4711 (w4389, in[8], n_5);
  or g4710 (w4388, in[9], n_10);
  or g4713 (w4391, in[14], n_13);
  or g4712 (w4390, in[15], n_6);
  nand g2717 (n_39, w4392, w4393);
  or g4715 (w4393, in[34], n_13);
  or g4714 (w4392, in[35], n_6);
  nand g2718 (n_38, w4394, w4395);
  nand g4717 (w4395, sky130_fd_sc_hd__inv_1_5_Y[0], n_11);
  or g4716 (w4394, in[4], n_5);
  nand g2719 (n_37, w4396, w4397);
  nand g4719 (w4397, sky130_fd_sc_hd__inv_1_55_Y[0], n_7);
  or g4718 (w4396, in[54], n_13);
  or g4721 (w4399, in[12], n_5);
  or g4720 (w4398, in[13], n_10);
  or g4723 (w4401, in[10], n_13);
  or g4722 (w4400, in[11], n_6);
  nor g2722 (n_34, w4402, n_18);
  and g4724 (w4402, n_7, sky130_fd_sc_hd__inv_1_47_Y[0]);
  nand g2723 (n_33, w4403, w4404);
  or g4726 (w4404, in[16], n_5);
  or g4725 (w4403, in[17], n_10);
  nand g2724 (n_32, w4405, w4406);
  or g4728 (w4406, in[18], n_13);
  or g4727 (w4405, in[19], n_6);
  nand g2725 (n_31, w4407, w4408);
  or g4730 (w4408, in[36], n_5);
  or g4729 (w4407, in[37], n_10);
  nand g2726 (n_30, w4409, w4410);
  or g4732 (w4410, in[22], n_13);
  or g4731 (w4409, in[23], n_6);
  or g4734 (w4412, in[26], n_13);
  or g4733 (w4411, in[27], n_6);
  nand g2728 (n_28, w4413, w4414);
  or g4736 (w4414, in[38], n_13);
  or g4735 (w4413, in[39], n_6);
  nand g2729 (n_27, w4415, w4416);
  nand g4738 (w4416, sky130_fd_sc_hd__inv_1_48_Y[0], n_4);
  or g4737 (w4415, in[49], n_10);
  nand g2730 (n_26, w4417, w4418);
  or g4740 (w4418, in[20], n_5);
  or g4739 (w4417, in[21], n_10);
  or g4742 (w4420, in[40], n_5);
  or g4741 (w4419, in[41], n_10);
  or g4744 (w4422, in[24], n_5);
  or g4743 (w4421, in[25], n_10);
  nand g2733 (n_23, w4423, w4424);
  nand g4746 (w4424, sky130_fd_sc_hd__inv_1_56_Y[0], n_4);
  or g4745 (w4423, in[57], n_10);
  or g4748 (w4426, in[42], n_13);
  or g4747 (w4425, in[43], n_6);
  or g4750 (w4428, in[30], n_13);
  or g4749 (w4427, in[31], n_6);
  or g4752 (w4430, in[28], n_5);
  or g4751 (w4429, in[29], n_10);
  nand g2737 (n_19, w4431, w4432);
  or g4754 (w4432, in[32], n_5);
  or g4753 (w4431, in[33], n_10);
  nor g2738 (n_18, in[46], n_13);
  nand g2739 (n_17, n_11, sky130_fd_sc_hd__inv_1_1_Y[0]);
  nor g2740 (n_16, in[51], n_6);
  not g2741 (n_12, n_13);
  not g2742 (n_10, n_11);
  nor g2743 (n_15, sram[2], sram[3]);
  nand g2744 (n_14, sram[3], sram[2]);
  nand g2745 (n_13, n_0, sram[0]);
  nor g2746 (n_11, n_0, sram[0]);
  not g2747 (n_6, n_7);
  not g2748 (n_4, n_5);
  nand g2749 (n_3, n_0, sky130_fd_sc_hd__inv_1_58_Y[0]);
  nand g2750 (n_9, n_1, sram[3]);
  nor g2751 (n_8, n_1, sram[3]);
  nor g2752 (n_7, sram[0], sram[1]);
  nand g2753 (n_5, sram[1], sram[0]);
  not g2754 (n_2, sram[4]);
  not g2755 (n_1, sram[2]);
  not g2756 (n_0, sram[1]);
  nand g1 (w4375, w4419, w4420, w4425, w4426);
  and g2 (w4364, w4385, w4386, w4387, n_17);
  nand g3 (w4369, w4398, w4399, w4390, w4391);
  nand g4 (w4370, w4388, w4389, w4400, w4401);
  nand g5 (w4372, w4429, w4430, w4427, w4428);
  nand g6 (w4374, w4421, w4422, w4411, w4412);
endmodule

module mux_tree_size60_40(in, sram, sram_inv, out);
  input [0:59] in;
  input [0:5] sram, sram_inv;
  output [0:0] out;
  wire [0:59] in;
  wire [0:5] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_58_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_1_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_2_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_3_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_5_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_6_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_7_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_47_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_48_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_50_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_52_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_53_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_55_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_56_Y;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_23, n_26, n_27, n_28;
  wire n_30, n_31, n_32, n_33, n_34, n_37, n_38, n_39;
  wire n_43, n_44, n_45, n_46, n_47, n_48, n_49, n_50;
  wire n_51, n_52, n_53, n_54, n_55, n_56, n_57, n_58;
  wire n_59, n_60, n_61, n_62, n_63, n_64, w4433, w4434;
  wire w4435, w4436, w4437, w4438, w4439, w4440, w4441, w4442;
  wire w4443, w4444, w4445, w4446, w4447, w4448, w4449, w4450;
  wire w4451, w4452, w4453, w4454, w4455, w4456, w4457, w4458;
  wire w4459, w4460, w4461, w4462, w4463, w4464, w4465, w4466;
  wire w4467, w4468, w4469, w4470, w4471, w4472, w4473, w4474;
  wire w4475, w4476, w4477, w4478, w4479, w4480, w4481, w4482;
  wire w4483, w4484, w4485, w4486, w4487, w4488, w4489, w4490;
  wire w4491, w4492, w4493, w4494, w4495, w4496, w4497, w4498;
  wire w4499, w4500, w4501, w4502, w4503, w4504, w4505, w4506;
  wire w4507, w4508, w4509;
  not g1414 (sky130_fd_sc_hd__inv_1_58_Y[0], in[58]);
  not g1413 (sky130_fd_sc_hd__inv_1_1_Y[0], in[1]);
  not g1425 (sky130_fd_sc_hd__inv_1_2_Y[0], in[2]);
  not g1418 (sky130_fd_sc_hd__inv_1_3_Y[0], in[3]);
  not g1419 (sky130_fd_sc_hd__inv_1_5_Y[0], in[5]);
  not g1426 (sky130_fd_sc_hd__inv_1_6_Y[0], in[6]);
  not g1420 (sky130_fd_sc_hd__inv_1_7_Y[0], in[7]);
  not g1423 (sky130_fd_sc_hd__inv_1_47_Y[0], in[47]);
  not g1424 (sky130_fd_sc_hd__inv_1_48_Y[0], in[48]);
  not g1421 (sky130_fd_sc_hd__inv_1_50_Y[0], in[50]);
  not g1415 (sky130_fd_sc_hd__inv_1_52_Y[0], in[52]);
  not g1416 (sky130_fd_sc_hd__inv_1_53_Y[0], in[53]);
  not g1422 (sky130_fd_sc_hd__inv_1_55_Y[0], in[55]);
  not g1417 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  not g1398 (sky130_fd_sc_hd__inv_1_56_Y[0], in[56]);
  nand g2691 (out, w4433, w4434);
  nand g4756 (w4434, sram[5], n_63);
  or g4755 (w4433, n_64, sram[5]);
  nor g2692 (n_64, w4435, n_62);
  and g4757 (w4435, n_50, n_54, n_58, sram[4]);
  nand g2693 (n_63, w4436, w4437);
  or g4759 (w4437, sram[4], n_60);
  or g4758 (w4436, n_2, n_59, n_61);
  nor g2694 (n_62, w4438, n_45, n_57, sram[4]);
  and g4760 (w4438, n_23, n_8);
  nand g2695 (n_61, w4439, n_56, n_55);
  or g4761 (w4439, n_9, n_44);
  nand g2696 (n_60, n_52, n_53, n_51, w4440);
  or g4762 (w4440, n_14, n_47);
  nor g2697 (n_59, w4441, n_14);
  and g2698 (n_58, w4442, w4443);
  nand g4765 (w4443, n_15, n_49);
  or g4764 (w4442, n_14, n_48);
  nand g2699 (n_57, w4444, w4445);
  or g4767 (w4445, n_9, n_43);
  or g4766 (w4444, n_14, n_46);
  nand g2700 (n_56, w4446, n_15);
  nand g2701 (n_55, w4447, n_8);
  or g2702 (n_54, w4448, n_9);
  nor g4770 (w4448, n_31, n_28);
  nand g2703 (n_53, w4449, n_15);
  or g2704 (n_52, w4450, n_9);
  nor g4772 (w4450, n_26, n_30);
  nand g2705 (n_51, w4451, n_8);
  nand g2706 (n_50, w4452, n_8);
  nand g2707 (n_49, w4453, w4454, n_34);
  or g4776 (w4454, in[44], n_5);
  or g4775 (w4453, in[45], n_10);
  nor g2708 (n_48, n_19, n_39);
  nor g2709 (n_47, n_33, n_32);
  nor g2710 (n_46, n_27, n_16, w4455);
  and g4777 (w4455, n_12, sky130_fd_sc_hd__inv_1_50_Y[0]);
  nor g2711 (n_45, w4456, sram[3], w4457);
  and g4779 (w4457, sram[1], in[59]);
  and g4778 (w4456, sram[2], n_3);
  nor g2712 (n_44, w4458, n_38, w4459);
  and g4781 (w4459, n_12, sky130_fd_sc_hd__inv_1_6_Y[0]);
  and g4780 (w4458, n_7, sky130_fd_sc_hd__inv_1_7_Y[0]);
  nor g2713 (n_43, w4460, n_37, w4461);
  and g4783 (w4461, n_4, sky130_fd_sc_hd__inv_1_52_Y[0]);
  and g4782 (w4460, n_11, sky130_fd_sc_hd__inv_1_53_Y[0]);
  nand g4786 (w4464, n_7, sky130_fd_sc_hd__inv_1_3_Y[0]);
  nand g4785 (w4463, n_4, sky130_fd_sc_hd__inv_1_0_Y[0]);
  nand g4784 (w4462, sky130_fd_sc_hd__inv_1_2_Y[0], n_12);
  or g4788 (w4466, in[8], n_5);
  or g4787 (w4465, in[9], n_10);
  or g4790 (w4468, in[14], n_13);
  or g4789 (w4467, in[15], n_6);
  nand g2717 (n_39, w4469, w4470);
  or g4792 (w4470, in[34], n_13);
  or g4791 (w4469, in[35], n_6);
  nand g2718 (n_38, w4471, w4472);
  nand g4794 (w4472, sky130_fd_sc_hd__inv_1_5_Y[0], n_11);
  or g4793 (w4471, in[4], n_5);
  nand g2719 (n_37, w4473, w4474);
  nand g4796 (w4474, sky130_fd_sc_hd__inv_1_55_Y[0], n_7);
  or g4795 (w4473, in[54], n_13);
  or g4798 (w4476, in[12], n_5);
  or g4797 (w4475, in[13], n_10);
  or g4800 (w4478, in[10], n_13);
  or g4799 (w4477, in[11], n_6);
  nor g2722 (n_34, w4479, n_18);
  and g4801 (w4479, n_7, sky130_fd_sc_hd__inv_1_47_Y[0]);
  nand g2723 (n_33, w4480, w4481);
  or g4803 (w4481, in[16], n_5);
  or g4802 (w4480, in[17], n_10);
  nand g2724 (n_32, w4482, w4483);
  or g4805 (w4483, in[18], n_13);
  or g4804 (w4482, in[19], n_6);
  nand g2725 (n_31, w4484, w4485);
  or g4807 (w4485, in[36], n_5);
  or g4806 (w4484, in[37], n_10);
  nand g2726 (n_30, w4486, w4487);
  or g4809 (w4487, in[22], n_13);
  or g4808 (w4486, in[23], n_6);
  or g4811 (w4489, in[26], n_13);
  or g4810 (w4488, in[27], n_6);
  nand g2728 (n_28, w4490, w4491);
  or g4813 (w4491, in[38], n_13);
  or g4812 (w4490, in[39], n_6);
  nand g2729 (n_27, w4492, w4493);
  nand g4815 (w4493, sky130_fd_sc_hd__inv_1_48_Y[0], n_4);
  or g4814 (w4492, in[49], n_10);
  nand g2730 (n_26, w4494, w4495);
  or g4817 (w4495, in[20], n_5);
  or g4816 (w4494, in[21], n_10);
  or g4819 (w4497, in[40], n_5);
  or g4818 (w4496, in[41], n_10);
  or g4821 (w4499, in[24], n_5);
  or g4820 (w4498, in[25], n_10);
  nand g2733 (n_23, w4500, w4501);
  nand g4823 (w4501, sky130_fd_sc_hd__inv_1_56_Y[0], n_4);
  or g4822 (w4500, in[57], n_10);
  or g4825 (w4503, in[42], n_13);
  or g4824 (w4502, in[43], n_6);
  or g4827 (w4505, in[30], n_13);
  or g4826 (w4504, in[31], n_6);
  or g4829 (w4507, in[28], n_5);
  or g4828 (w4506, in[29], n_10);
  nand g2737 (n_19, w4508, w4509);
  or g4831 (w4509, in[32], n_5);
  or g4830 (w4508, in[33], n_10);
  nor g2738 (n_18, in[46], n_13);
  nand g2739 (n_17, n_11, sky130_fd_sc_hd__inv_1_1_Y[0]);
  nor g2740 (n_16, in[51], n_6);
  not g2741 (n_12, n_13);
  not g2742 (n_10, n_11);
  nor g2743 (n_15, sram[2], sram[3]);
  nand g2744 (n_14, sram[3], sram[2]);
  nand g2745 (n_13, n_0, sram[0]);
  nor g2746 (n_11, n_0, sram[0]);
  not g2747 (n_6, n_7);
  not g2748 (n_4, n_5);
  nand g2749 (n_3, n_0, sky130_fd_sc_hd__inv_1_58_Y[0]);
  nand g2750 (n_9, n_1, sram[3]);
  nor g2751 (n_8, n_1, sram[3]);
  nor g2752 (n_7, sram[0], sram[1]);
  nand g2753 (n_5, sram[1], sram[0]);
  not g2754 (n_2, sram[4]);
  not g2755 (n_1, sram[2]);
  not g2756 (n_0, sram[1]);
  nand g1 (w4452, w4496, w4497, w4502, w4503);
  and g2 (w4441, w4462, w4463, w4464, n_17);
  nand g3 (w4446, w4475, w4476, w4467, w4468);
  nand g4 (w4447, w4465, w4466, w4477, w4478);
  nand g5 (w4449, w4506, w4507, w4504, w4505);
  nand g6 (w4451, w4498, w4499, w4488, w4489);
endmodule

module mux_tree_size60_41(in, sram, sram_inv, out);
  input [0:59] in;
  input [0:5] sram, sram_inv;
  output [0:0] out;
  wire [0:59] in;
  wire [0:5] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_47_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_55_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_58_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_1_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_2_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_5_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_3_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_48_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_52_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_56_Y;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_17, n_18, n_21, n_26, n_27, n_31, n_32, n_33;
  wire n_34, n_35, n_36, n_41, n_42, n_43, n_44, n_45;
  wire n_46, n_47, n_48, n_49, n_50, n_51, n_52, n_53;
  wire n_54, n_55, n_56, n_57, n_58, n_59, n_60, n_61;
  wire n_62, n_63, w4510, w4511, w4512, w4513, w4514, w4515;
  wire w4516, w4517, w4518, w4519, w4520, w4521, w4522, w4523;
  wire w4524, w4525, w4526, w4527, w4528, w4529, w4530, w4531;
  wire w4532, w4533, w4534, w4535, w4536, w4537, w4538, w4539;
  wire w4540, w4541, w4542, w4543, w4544, w4545, w4546, w4547;
  wire w4548, w4549, w4550, w4551, w4552, w4553, w4554, w4555;
  wire w4556, w4557, w4558, w4559, w4560, w4561, w4562, w4563;
  wire w4564, w4565, w4566, w4567, w4568, w4569, w4570, w4571;
  wire w4572, w4573, w4574, w4575, w4576, w4577, w4578, w4579;
  wire w4580, w4581, w4582, w4583, w4584, w4585, w4586, w4587;
  wire w4588, w4589;
  not g1415 (sky130_fd_sc_hd__inv_1_47_Y[0], in[47]);
  not g1413 (sky130_fd_sc_hd__inv_1_55_Y[0], in[55]);
  not g1414 (sky130_fd_sc_hd__inv_1_58_Y[0], in[58]);
  not g1406 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  not g1407 (sky130_fd_sc_hd__inv_1_1_Y[0], in[1]);
  not g1408 (sky130_fd_sc_hd__inv_1_2_Y[0], in[2]);
  not g1410 (sky130_fd_sc_hd__inv_1_5_Y[0], in[5]);
  not g1409 (sky130_fd_sc_hd__inv_1_3_Y[0], in[3]);
  not g1411 (sky130_fd_sc_hd__inv_1_48_Y[0], in[48]);
  not g1412 (sky130_fd_sc_hd__inv_1_52_Y[0], in[52]);
  not g1395 (sky130_fd_sc_hd__inv_1_56_Y[0], in[56]);
  nand g2662 (out, w4510, w4511);
  nand g4833 (w4511, sram[5], n_63);
  or g4832 (w4510, n_62, sram[5]);
  nand g2663 (n_63, w4512, n_61);
  or g4834 (w4512, sram[4], n_60);
  nand g2664 (n_62, w4513, w4514);
  nand g4836 (w4514, n_58, sram[4]);
  or g4835 (w4513, n_59, sram[4]);
  nand g2665 (n_61, sram[4], n_55, n_52, w4515);
  or g4837 (w4515, n_3, n_43);
  nand g2666 (n_60, n_53, n_51, n_48, w4516);
  or g4838 (w4516, n_3, n_44);
  nor g2667 (n_59, w4517, n_57);
  and g4839 (w4517, n_0, n_21);
  nand g2668 (n_58, n_49, n_56, n_54, w4518);
  or g4840 (w4518, n_3, n_46);
  nand g2669 (n_57, w4519, w4520, n_47);
  or g4842 (w4520, n_41, n_3);
  or g4841 (w4519, n_34, sram[3]);
  nand g2670 (n_56, n_4, n_50);
  and g2671 (n_55, w4521, w4522);
  nand g4844 (w4522, n_42, n_1);
  nand g4843 (w4521, n_45, n_4);
  nand g2672 (n_54, w4523, n_1);
  nand g2673 (n_53, w4524, n_4);
  nand g2674 (n_52, w4525, n_0);
  nand g2675 (n_51, w4526, n_1);
  nand g2676 (n_50, w4527, w4528, n_36);
  or g4850 (w4528, in[46], n_12);
  or g4849 (w4527, in[45], n_5);
  nand g2677 (n_49, w4529, n_0);
  nand g2678 (n_48, w4530, n_0);
  nand g2679 (n_47, w4531, n_1);
  nor g2680 (n_46, n_33, n_31);
  nand g2681 (n_45, w4532, w4533, n_32);
  or g4855 (w4533, in[12], n_8);
  or g4854 (w4532, in[13], n_5);
  nor g2682 (n_44, n_27, n_26);
  nor g2683 (n_43, w4534, n_17, w4535);
  and g4857 (w4535, n_11, sky130_fd_sc_hd__inv_1_2_Y[0]);
  and g4856 (w4534, n_10, sky130_fd_sc_hd__inv_1_3_Y[0]);
  nand g2684 (n_42, w4536, w4537, n_35);
  or g4859 (w4537, in[4], n_8);
  or g4858 (w4536, in[6], n_12);
  nor g2685 (n_41, n_18, n_14, w4538);
  and g4860 (w4538, n_7, sky130_fd_sc_hd__inv_1_48_Y[0]);
  nand g4862 (w4540, sky130_fd_sc_hd__inv_1_55_Y[0], n_10);
  or g4861 (w4539, in[54], n_12);
  or g4864 (w4542, in[8], n_8);
  or g4863 (w4541, in[9], n_5);
  nand g4866 (w4544, sky130_fd_sc_hd__inv_1_52_Y[0], n_7);
  or g4865 (w4543, in[53], n_5);
  or g4868 (w4546, in[10], n_12);
  or g4867 (w4545, in[11], n_9);
  and g2690 (n_36, w4547, w4548);
  nand g4870 (w4548, sky130_fd_sc_hd__inv_1_47_Y[0], n_10);
  or g4869 (w4547, in[44], n_8);
  nor g2691 (n_35, w4549, n_15);
  and g4871 (w4549, n_6, sky130_fd_sc_hd__inv_1_5_Y[0]);
  nor g2692 (n_34, w4550, n_13);
  and g4872 (w4550, n_2, sky130_fd_sc_hd__inv_1_58_Y[0]);
  nand g2693 (n_33, w4551, w4552);
  or g4874 (w4552, in[32], n_8);
  or g4873 (w4551, in[33], n_5);
  and g2694 (n_32, w4553, w4554);
  or g4876 (w4554, in[14], n_12);
  or g4875 (w4553, in[15], n_9);
  nand g2695 (n_31, w4555, w4556);
  or g4878 (w4556, in[34], n_12);
  or g4877 (w4555, in[35], n_9);
  or g4880 (w4558, in[28], n_8);
  or g4879 (w4557, in[29], n_5);
  or g4882 (w4560, in[30], n_12);
  or g4881 (w4559, in[31], n_9);
  or g4884 (w4562, in[36], n_8);
  or g4883 (w4561, in[37], n_5);
  nand g2699 (n_27, w4563, w4564);
  or g4886 (w4564, in[16], n_8);
  or g4885 (w4563, in[17], n_5);
  nand g2700 (n_26, w4565, w4566);
  or g4888 (w4566, in[18], n_12);
  or g4887 (w4565, in[19], n_9);
  or g4890 (w4568, in[38], n_12);
  or g4889 (w4567, in[39], n_9);
  or g4892 (w4570, in[20], n_8);
  or g4891 (w4569, in[21], n_5);
  or g4894 (w4572, in[40], n_8);
  or g4893 (w4571, in[41], n_5);
  or g4896 (w4574, in[22], n_12);
  or g4895 (w4573, in[23], n_9);
  nand g2705 (n_21, w4575, w4576);
  nand g4898 (w4576, sky130_fd_sc_hd__inv_1_56_Y[0], n_7);
  or g4897 (w4575, in[57], n_5);
  or g4900 (w4578, in[42], n_12);
  or g4899 (w4577, in[43], n_9);
  or g4902 (w4580, in[26], n_12);
  or g4901 (w4579, in[27], n_9);
  nand g2708 (n_18, w4581, w4582);
  or g4904 (w4582, in[50], n_12);
  or g4903 (w4581, in[51], n_9);
  nand g2709 (n_17, w4583, w4584);
  nand g4906 (w4584, n_7, sky130_fd_sc_hd__inv_1_0_Y[0]);
  nand g4905 (w4583, n_6, sky130_fd_sc_hd__inv_1_1_Y[0]);
  or g4908 (w4586, in[24], n_8);
  or g4907 (w4585, in[25], n_5);
  nor g2711 (n_15, in[7], n_9);
  nor g2712 (n_14, in[49], n_5);
  nor g2713 (n_13, w4587, sram[2]);
  and g4909 (w4587, sram[1], in[59]);
  not g2714 (n_11, n_12);
  not g2715 (n_9, n_10);
  not g2716 (n_7, n_8);
  not g2717 (n_5, n_6);
  nand g2718 (n_12, n_2, sram[0]);
  nor g2719 (n_10, sram[0], sram[1]);
  nand g2720 (n_8, sram[1], sram[0]);
  nor g2721 (n_6, n_2, sram[0]);
  nor g2722 (n_4, sram[2], sram[3]);
  nand g2724 (n_3, sram[3], sram[2]);
  not g2728 (n_2, sram[1]);
  and g2 (n_1, w4588, sram[3]);
  not g4910 (w4588, sram[2]);
  and g2729 (n_0, w4589, sram[2]);
  not g4911 (w4589, sram[3]);
  nand g1 (w4529, w4571, w4572, w4577, w4578);
  nand g3 (w4523, w4561, w4562, w4567, w4568);
  nand g4 (w4524, w4557, w4558, w4559, w4560);
  nand g5 (w4526, w4569, w4570, w4573, w4574);
  nand g6 (w4530, w4585, w4586, w4579, w4580);
  nand g7 (w4525, w4541, w4542, w4545, w4546);
  nand g8 (w4531, w4539, w4540, w4543, w4544);
endmodule

module mux_tree_size60_42(in, sram, sram_inv, out);
  input [0:59] in;
  input [0:5] sram, sram_inv;
  output [0:0] out;
  wire [0:59] in;
  wire [0:5] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_2_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_3_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_47_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_55_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_58_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_1_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_48_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_56_Y;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_19, n_20, n_21, n_22, n_23, n_24, n_28;
  wire n_35, n_36, n_39, n_40, n_41, n_42, n_43, n_44;
  wire n_45, n_46, n_47, n_48, n_49, n_50, n_51, n_52;
  wire n_53, n_54, n_55, n_56, n_57, n_58, n_59, n_60;
  wire w4590, w4591, w4592, w4593, w4594, w4596, w4597, w4598;
  wire w4599, w4600, w4601, w4602, w4603, w4604, w4605, w4606;
  wire w4607, w4608, w4609, w4610, w4611, w4612, w4613, w4614;
  wire w4615, w4616, w4617, w4618, w4619, w4620, w4621, w4622;
  wire w4623, w4624, w4625, w4626, w4627, w4628, w4629, w4630;
  wire w4631, w4632, w4633, w4634, w4635, w4636, w4637, w4638;
  wire w4639, w4640, w4641, w4642, w4643, w4644, w4645, w4646;
  wire w4647, w4648, w4649, w4650, w4651, w4652, w4653, w4654;
  wire w4655, w4656, w4657, w4658, w4659, w4660, w4661, w4662;
  wire w4663, w4664, w4665, w4666, w4667, w4668, w4669, w4670;
  wire w4671, w4672, w4673, w4674, w4675;
  not g1365 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  not g1364 (sky130_fd_sc_hd__inv_1_2_Y[0], in[2]);
  not g1362 (sky130_fd_sc_hd__inv_1_3_Y[0], in[3]);
  not g1366 (sky130_fd_sc_hd__inv_1_47_Y[0], in[47]);
  not g1367 (sky130_fd_sc_hd__inv_1_55_Y[0], in[55]);
  not g1369 (sky130_fd_sc_hd__inv_1_58_Y[0], in[58]);
  not g1363 (sky130_fd_sc_hd__inv_1_1_Y[0], in[1]);
  not g1368 (sky130_fd_sc_hd__inv_1_48_Y[0], in[48]);
  not g1353 (sky130_fd_sc_hd__inv_1_56_Y[0], in[56]);
  nand g2612 (out, w4594, w4599);
  nand g4921 (w4599, w4598, sram[5]);
  nand g4920 (w4598, w4596, w4597);
  nand g4919 (w4597, n_58, sram[4]);
  nand g4918 (w4596, w4590, n_57);
  or g4916 (w4594, w4593, sram[5]);
  and g4915 (w4593, w4591, w4592);
  nand g4914 (w4592, n_56, sram[4]);
  nand g4913 (w4591, w4590, n_60);
  not g4912 (w4590, sram[4]);
  nor g2613 (n_60, w4600, n_59);
  and g4922 (w4600, n_44, n_13);
  nand g2614 (n_59, w4601, n_55);
  or g4923 (w4601, n_5, n_39);
  and g2615 (n_58, n_54, n_46, n_53, w4602);
  or g4924 (w4602, n_7, n_40);
  and g2616 (n_57, n_50, n_49, n_48, w4603);
  or g4925 (w4603, n_7, n_42);
  and g2617 (n_56, n_51, n_47, n_52, w4604);
  or g4926 (w4604, n_7, n_41);
  and g2618 (n_55, w4605, w4606);
  nand g4928 (w4606, n_8, n_6);
  or g4927 (w4605, n_7, n_45);
  nand g2619 (n_54, w4607, n_43);
  not g4929 (w4607, n_5);
  nand g2620 (n_53, w4608, n_13);
  nand g2621 (n_52, w4609, n_13);
  nand g2622 (n_51, w4610, n_6);
  nand g2623 (n_50, w4611, n_13);
  or g2624 (n_49, w4612, n_5);
  nor g4934 (w4612, n_20, n_24);
  nand g2625 (n_48, w4613, n_6);
  or g2626 (n_47, w4614, n_5);
  nor g4936 (w4614, n_21, n_19);
  nand g2627 (n_46, w4615, n_6);
  or g4939 (w4617, in[49], n_2);
  or g4938 (w4616, in[51], n_3);
  nand g2629 (n_44, w4618, w4619, n_28);
  or g4941 (w4619, in[54], n_12);
  or g4940 (w4618, in[53], n_2);
  nand g2630 (n_43, w4620, w4621, n_16);
  or g4943 (w4621, in[10], n_12);
  or g4942 (w4620, in[8], n_10);
  nor g2631 (n_42, n_23, n_22);
  nor g2632 (n_41, n_15, n_36);
  nor g2633 (n_40, w4622, n_35, w4623);
  and g4945 (w4623, n_9, sky130_fd_sc_hd__inv_1_0_Y[0]);
  and g4944 (w4622, n_1, sky130_fd_sc_hd__inv_1_1_Y[0]);
  nor g2634 (n_39, w4624, n_14, w4625);
  and g4947 (w4625, n_0, sky130_fd_sc_hd__inv_1_58_Y[0]);
  and g4946 (w4624, n_9, sky130_fd_sc_hd__inv_1_56_Y[0]);
  or g4949 (w4627, in[6], n_12);
  or g4948 (w4626, in[7], n_3);
  or g4951 (w4629, in[14], n_12);
  or g4950 (w4628, in[15], n_3);
  nand g2637 (n_36, w4630, w4631);
  or g4953 (w4631, in[34], n_12);
  or g4952 (w4630, in[35], n_3);
  nand g2638 (n_35, w4632, w4633);
  nand g4955 (w4633, n_11, sky130_fd_sc_hd__inv_1_2_Y[0]);
  nand g4954 (w4632, n_4, sky130_fd_sc_hd__inv_1_3_Y[0]);
  or g4957 (w4635, in[36], n_10);
  or g4956 (w4634, in[37], n_2);
  or g4959 (w4637, in[4], n_10);
  or g4958 (w4636, in[5], n_2);
  or g4961 (w4639, in[12], n_10);
  or g4960 (w4638, in[13], n_2);
  or g4963 (w4641, in[38], n_12);
  or g4962 (w4640, in[39], n_3);
  or g4965 (w4643, in[20], n_10);
  or g4964 (w4642, in[21], n_2);
  or g4967 (w4645, in[22], n_12);
  or g4966 (w4644, in[23], n_3);
  and g2645 (n_28, w4646, w4647);
  nand g4969 (w4647, sky130_fd_sc_hd__inv_1_55_Y[0], n_4);
  or g4968 (w4646, in[52], n_10);
  or g4971 (w4649, in[44], n_10);
  or g4970 (w4648, in[45], n_2);
  or g4973 (w4651, in[28], n_10);
  or g4972 (w4650, in[29], n_2);
  nand g4975 (w4653, sky130_fd_sc_hd__inv_1_47_Y[0], n_4);
  or g4974 (w4652, in[46], n_12);
  nand g2649 (n_24, w4654, w4655);
  or g4977 (w4655, in[26], n_12);
  or g4976 (w4654, in[27], n_3);
  nand g2650 (n_23, w4656, w4657);
  or g4979 (w4657, in[16], n_10);
  or g4978 (w4656, in[17], n_2);
  nand g2651 (n_22, w4658, w4659);
  or g4981 (w4659, in[18], n_12);
  or g4980 (w4658, in[19], n_3);
  nand g2652 (n_21, w4660, w4661);
  or g4983 (w4661, in[40], n_10);
  or g4982 (w4660, in[41], n_2);
  nand g2653 (n_20, w4662, w4663);
  or g4985 (w4663, in[24], n_10);
  or g4984 (w4662, in[25], n_2);
  nand g2654 (n_19, w4664, w4665);
  or g4987 (w4665, in[42], n_12);
  or g4986 (w4664, in[43], n_3);
  or g4989 (w4667, in[30], n_12);
  or g4988 (w4666, in[31], n_3);
  nand g4991 (w4669, sky130_fd_sc_hd__inv_1_48_Y[0], n_9);
  or g4990 (w4668, in[50], n_12);
  and g2657 (n_16, w4670, w4671);
  or g4993 (w4671, in[9], n_2);
  or g4992 (w4670, in[11], n_3);
  nand g2658 (n_15, w4672, w4673);
  or g4995 (w4673, in[32], n_10);
  or g4994 (w4672, in[33], n_2);
  nor g2659 (n_14, in[57], n_2);
  not g2660 (n_11, n_12);
  not g2661 (n_9, n_10);
  nand g2662 (n_8, sram[1], in[59]);
  and g2663 (n_13, w4674, sram[3]);
  not g4996 (w4674, sram[2]);
  nand g2664 (n_12, n_0, sram[0]);
  nand g2665 (n_10, sram[1], sram[0]);
  not g2666 (n_3, n_4);
  not g2667 (n_2, n_1);
  nand g2668 (n_7, sram[3], sram[2]);
  nor g2669 (n_6, sram[2], sram[3]);
  nand g2670 (n_5, w4675, sram[2]);
  not g4997 (w4675, sram[3]);
  nor g2671 (n_4, sram[0], sram[1]);
  nor g2672 (n_1, n_0, sram[0]);
  not g2673 (n_0, sram[1]);
  nand g1 (w4610, w4648, w4649, w4652, w4653);
  nand g2 (w4609, w4634, w4635, w4640, w4641);
  nand g3 (w4611, w4642, w4643, w4644, w4645);
  nand g4 (w4613, w4650, w4651, w4666, w4667);
  nand g5 (w4615, w4638, w4639, w4628, w4629);
  nand g6 (w4608, w4636, w4637, w4626, w4627);
  and g7 (n_45, w4616, w4668, w4669, w4617);
endmodule

module mux_tree_size60_43(in, sram, sram_inv, out);
  input [0:59] in;
  input [0:5] sram, sram_inv;
  output [0:0] out;
  wire [0:59] in;
  wire [0:5] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_1_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_3_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_48_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_58_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_55_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_47_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_2_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_56_Y;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_19, n_20, n_21, n_22, n_23, n_24, n_28;
  wire n_35, n_36, n_39, n_40, n_41, n_42, n_43, n_44;
  wire n_45, n_46, n_47, n_48, n_49, n_50, n_51, n_52;
  wire n_53, n_54, n_55, n_56, n_57, n_58, n_59, n_60;
  wire w4676, w4677, w4678, w4679, w4680, w4682, w4683, w4684;
  wire w4685, w4686, w4687, w4688, w4689, w4690, w4691, w4692;
  wire w4693, w4694, w4695, w4696, w4697, w4698, w4699, w4700;
  wire w4701, w4702, w4703, w4704, w4705, w4706, w4707, w4708;
  wire w4709, w4710, w4711, w4712, w4713, w4714, w4715, w4716;
  wire w4717, w4718, w4719, w4720, w4721, w4722, w4723, w4724;
  wire w4725, w4726, w4727, w4728, w4729, w4730, w4731, w4732;
  wire w4733, w4734, w4735, w4736, w4737, w4738, w4739, w4740;
  wire w4741, w4742, w4743, w4744, w4745, w4746, w4747, w4748;
  wire w4749, w4750, w4751, w4752, w4753, w4754, w4755, w4756;
  wire w4757, w4758, w4759, w4760, w4761;
  not g1362 (sky130_fd_sc_hd__inv_1_1_Y[0], in[1]);
  not g1367 (sky130_fd_sc_hd__inv_1_3_Y[0], in[3]);
  not g1365 (sky130_fd_sc_hd__inv_1_48_Y[0], in[48]);
  not g1369 (sky130_fd_sc_hd__inv_1_58_Y[0], in[58]);
  not g1368 (sky130_fd_sc_hd__inv_1_55_Y[0], in[55]);
  not g1364 (sky130_fd_sc_hd__inv_1_47_Y[0], in[47]);
  not g1363 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  not g1366 (sky130_fd_sc_hd__inv_1_2_Y[0], in[2]);
  not g1353 (sky130_fd_sc_hd__inv_1_56_Y[0], in[56]);
  nand g2612 (out, w4680, w4685);
  nand g5007 (w4685, w4684, sram[5]);
  nand g5006 (w4684, w4682, w4683);
  nand g5005 (w4683, n_58, sram[4]);
  nand g5004 (w4682, w4676, n_57);
  or g5002 (w4680, w4679, sram[5]);
  and g5001 (w4679, w4677, w4678);
  nand g5000 (w4678, n_56, sram[4]);
  nand g4999 (w4677, w4676, n_60);
  not g4998 (w4676, sram[4]);
  nor g2613 (n_60, w4686, n_59);
  and g5008 (w4686, n_44, n_13);
  nand g2614 (n_59, w4687, n_55);
  or g5009 (w4687, n_5, n_39);
  and g2615 (n_58, n_54, n_46, n_53, w4688);
  or g5010 (w4688, n_7, n_40);
  and g2616 (n_57, n_50, n_49, n_48, w4689);
  or g5011 (w4689, n_7, n_42);
  and g2617 (n_56, n_51, n_47, n_52, w4690);
  or g5012 (w4690, n_7, n_41);
  and g2618 (n_55, w4691, w4692);
  nand g5014 (w4692, n_8, n_6);
  or g5013 (w4691, n_7, n_45);
  nand g2619 (n_54, w4693, n_43);
  not g5015 (w4693, n_5);
  nand g2620 (n_53, w4694, n_13);
  nand g2621 (n_52, w4695, n_13);
  nand g2622 (n_51, w4696, n_6);
  nand g2623 (n_50, w4697, n_13);
  or g2624 (n_49, w4698, n_5);
  nor g5020 (w4698, n_20, n_24);
  nand g2625 (n_48, w4699, n_6);
  or g2626 (n_47, w4700, n_5);
  nor g5022 (w4700, n_21, n_19);
  nand g2627 (n_46, w4701, n_6);
  or g5025 (w4703, in[49], n_2);
  or g5024 (w4702, in[51], n_3);
  nand g2629 (n_44, w4704, w4705, n_28);
  or g5027 (w4705, in[54], n_12);
  or g5026 (w4704, in[53], n_2);
  nand g2630 (n_43, w4706, w4707, n_16);
  or g5029 (w4707, in[10], n_12);
  or g5028 (w4706, in[8], n_10);
  nor g2631 (n_42, n_23, n_22);
  nor g2632 (n_41, n_15, n_36);
  nor g2633 (n_40, w4708, n_35, w4709);
  and g5031 (w4709, n_9, sky130_fd_sc_hd__inv_1_0_Y[0]);
  and g5030 (w4708, n_1, sky130_fd_sc_hd__inv_1_1_Y[0]);
  nor g2634 (n_39, w4710, n_14, w4711);
  and g5033 (w4711, n_0, sky130_fd_sc_hd__inv_1_58_Y[0]);
  and g5032 (w4710, n_9, sky130_fd_sc_hd__inv_1_56_Y[0]);
  or g5035 (w4713, in[6], n_12);
  or g5034 (w4712, in[7], n_3);
  or g5037 (w4715, in[14], n_12);
  or g5036 (w4714, in[15], n_3);
  nand g2637 (n_36, w4716, w4717);
  or g5039 (w4717, in[34], n_12);
  or g5038 (w4716, in[35], n_3);
  nand g2638 (n_35, w4718, w4719);
  nand g5041 (w4719, n_11, sky130_fd_sc_hd__inv_1_2_Y[0]);
  nand g5040 (w4718, n_4, sky130_fd_sc_hd__inv_1_3_Y[0]);
  or g5043 (w4721, in[36], n_10);
  or g5042 (w4720, in[37], n_2);
  or g5045 (w4723, in[4], n_10);
  or g5044 (w4722, in[5], n_2);
  or g5047 (w4725, in[12], n_10);
  or g5046 (w4724, in[13], n_2);
  or g5049 (w4727, in[38], n_12);
  or g5048 (w4726, in[39], n_3);
  or g5051 (w4729, in[20], n_10);
  or g5050 (w4728, in[21], n_2);
  or g5053 (w4731, in[22], n_12);
  or g5052 (w4730, in[23], n_3);
  and g2645 (n_28, w4732, w4733);
  nand g5055 (w4733, sky130_fd_sc_hd__inv_1_55_Y[0], n_4);
  or g5054 (w4732, in[52], n_10);
  or g5057 (w4735, in[44], n_10);
  or g5056 (w4734, in[45], n_2);
  or g5059 (w4737, in[28], n_10);
  or g5058 (w4736, in[29], n_2);
  nand g5061 (w4739, sky130_fd_sc_hd__inv_1_47_Y[0], n_4);
  or g5060 (w4738, in[46], n_12);
  nand g2649 (n_24, w4740, w4741);
  or g5063 (w4741, in[26], n_12);
  or g5062 (w4740, in[27], n_3);
  nand g2650 (n_23, w4742, w4743);
  or g5065 (w4743, in[16], n_10);
  or g5064 (w4742, in[17], n_2);
  nand g2651 (n_22, w4744, w4745);
  or g5067 (w4745, in[18], n_12);
  or g5066 (w4744, in[19], n_3);
  nand g2652 (n_21, w4746, w4747);
  or g5069 (w4747, in[40], n_10);
  or g5068 (w4746, in[41], n_2);
  nand g2653 (n_20, w4748, w4749);
  or g5071 (w4749, in[24], n_10);
  or g5070 (w4748, in[25], n_2);
  nand g2654 (n_19, w4750, w4751);
  or g5073 (w4751, in[42], n_12);
  or g5072 (w4750, in[43], n_3);
  or g5075 (w4753, in[30], n_12);
  or g5074 (w4752, in[31], n_3);
  nand g5077 (w4755, sky130_fd_sc_hd__inv_1_48_Y[0], n_9);
  or g5076 (w4754, in[50], n_12);
  and g2657 (n_16, w4756, w4757);
  or g5079 (w4757, in[9], n_2);
  or g5078 (w4756, in[11], n_3);
  nand g2658 (n_15, w4758, w4759);
  or g5081 (w4759, in[32], n_10);
  or g5080 (w4758, in[33], n_2);
  nor g2659 (n_14, in[57], n_2);
  not g2660 (n_11, n_12);
  not g2661 (n_9, n_10);
  nand g2662 (n_8, sram[1], in[59]);
  and g2663 (n_13, w4760, sram[3]);
  not g5082 (w4760, sram[2]);
  nand g2664 (n_12, n_0, sram[0]);
  nand g2665 (n_10, sram[1], sram[0]);
  not g2666 (n_3, n_4);
  not g2667 (n_2, n_1);
  nand g2668 (n_7, sram[3], sram[2]);
  nor g2669 (n_6, sram[2], sram[3]);
  nand g2670 (n_5, w4761, sram[2]);
  not g5083 (w4761, sram[3]);
  nor g2671 (n_4, sram[0], sram[1]);
  nor g2672 (n_1, n_0, sram[0]);
  not g2673 (n_0, sram[1]);
  nand g1 (w4696, w4734, w4735, w4738, w4739);
  nand g2 (w4695, w4720, w4721, w4726, w4727);
  nand g3 (w4697, w4728, w4729, w4730, w4731);
  nand g4 (w4699, w4736, w4737, w4752, w4753);
  nand g5 (w4701, w4724, w4725, w4714, w4715);
  nand g6 (w4694, w4722, w4723, w4712, w4713);
  and g7 (n_45, w4702, w4754, w4755, w4703);
endmodule

module mux_tree_size60_44(in, sram, sram_inv, out);
  input [0:59] in;
  input [0:5] sram, sram_inv;
  output [0:0] out;
  wire [0:59] in;
  wire [0:5] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_1_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_2_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_3_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_47_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_48_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_55_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_58_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_56_Y;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_19, n_20, n_21, n_22, n_23, n_24, n_28;
  wire n_35, n_36, n_39, n_40, n_41, n_42, n_43, n_44;
  wire n_45, n_46, n_47, n_48, n_49, n_50, n_51, n_52;
  wire n_53, n_54, n_55, n_56, n_57, n_58, n_59, n_60;
  wire w4762, w4763, w4764, w4765, w4766, w4768, w4769, w4770;
  wire w4771, w4772, w4773, w4774, w4775, w4776, w4777, w4778;
  wire w4779, w4780, w4781, w4782, w4783, w4784, w4785, w4786;
  wire w4787, w4788, w4789, w4790, w4791, w4792, w4793, w4794;
  wire w4795, w4796, w4797, w4798, w4799, w4800, w4801, w4802;
  wire w4803, w4804, w4805, w4806, w4807, w4808, w4809, w4810;
  wire w4811, w4812, w4813, w4814, w4815, w4816, w4817, w4818;
  wire w4819, w4820, w4821, w4822, w4823, w4824, w4825, w4826;
  wire w4827, w4828, w4829, w4830, w4831, w4832, w4833, w4834;
  wire w4835, w4836, w4837, w4838, w4839, w4840, w4841, w4842;
  wire w4843, w4844, w4845, w4846, w4847;
  not g1369 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  not g1363 (sky130_fd_sc_hd__inv_1_1_Y[0], in[1]);
  not g1368 (sky130_fd_sc_hd__inv_1_2_Y[0], in[2]);
  not g1362 (sky130_fd_sc_hd__inv_1_3_Y[0], in[3]);
  not g1366 (sky130_fd_sc_hd__inv_1_47_Y[0], in[47]);
  not g1365 (sky130_fd_sc_hd__inv_1_48_Y[0], in[48]);
  not g1367 (sky130_fd_sc_hd__inv_1_55_Y[0], in[55]);
  not g1364 (sky130_fd_sc_hd__inv_1_58_Y[0], in[58]);
  not g1353 (sky130_fd_sc_hd__inv_1_56_Y[0], in[56]);
  nand g2612 (out, w4766, w4771);
  nand g5093 (w4771, w4770, sram[5]);
  nand g5092 (w4770, w4768, w4769);
  nand g5091 (w4769, n_58, sram[4]);
  nand g5090 (w4768, w4762, n_57);
  or g5088 (w4766, w4765, sram[5]);
  and g5087 (w4765, w4763, w4764);
  nand g5086 (w4764, n_56, sram[4]);
  nand g5085 (w4763, w4762, n_60);
  not g5084 (w4762, sram[4]);
  nor g2613 (n_60, w4772, n_59);
  and g5094 (w4772, n_44, n_13);
  nand g2614 (n_59, w4773, n_55);
  or g5095 (w4773, n_5, n_39);
  and g2615 (n_58, n_54, n_46, n_53, w4774);
  or g5096 (w4774, n_7, n_40);
  and g2616 (n_57, n_50, n_49, n_48, w4775);
  or g5097 (w4775, n_7, n_42);
  and g2617 (n_56, n_51, n_47, n_52, w4776);
  or g5098 (w4776, n_7, n_41);
  and g2618 (n_55, w4777, w4778);
  nand g5100 (w4778, n_8, n_6);
  or g5099 (w4777, n_7, n_45);
  nand g2619 (n_54, w4779, n_43);
  not g5101 (w4779, n_5);
  nand g2620 (n_53, w4780, n_13);
  nand g2621 (n_52, w4781, n_13);
  nand g2622 (n_51, w4782, n_6);
  nand g2623 (n_50, w4783, n_13);
  or g2624 (n_49, w4784, n_5);
  nor g5106 (w4784, n_20, n_24);
  nand g2625 (n_48, w4785, n_6);
  or g2626 (n_47, w4786, n_5);
  nor g5108 (w4786, n_21, n_19);
  nand g2627 (n_46, w4787, n_6);
  or g5111 (w4789, in[49], n_2);
  or g5110 (w4788, in[51], n_3);
  nand g2629 (n_44, w4790, w4791, n_28);
  or g5113 (w4791, in[54], n_12);
  or g5112 (w4790, in[53], n_2);
  nand g2630 (n_43, w4792, w4793, n_16);
  or g5115 (w4793, in[10], n_12);
  or g5114 (w4792, in[8], n_10);
  nor g2631 (n_42, n_23, n_22);
  nor g2632 (n_41, n_15, n_36);
  nor g2633 (n_40, w4794, n_35, w4795);
  and g5117 (w4795, n_9, sky130_fd_sc_hd__inv_1_0_Y[0]);
  and g5116 (w4794, n_1, sky130_fd_sc_hd__inv_1_1_Y[0]);
  nor g2634 (n_39, w4796, n_14, w4797);
  and g5119 (w4797, n_0, sky130_fd_sc_hd__inv_1_58_Y[0]);
  and g5118 (w4796, n_9, sky130_fd_sc_hd__inv_1_56_Y[0]);
  or g5121 (w4799, in[6], n_12);
  or g5120 (w4798, in[7], n_3);
  or g5123 (w4801, in[14], n_12);
  or g5122 (w4800, in[15], n_3);
  nand g2637 (n_36, w4802, w4803);
  or g5125 (w4803, in[34], n_12);
  or g5124 (w4802, in[35], n_3);
  nand g2638 (n_35, w4804, w4805);
  nand g5127 (w4805, n_11, sky130_fd_sc_hd__inv_1_2_Y[0]);
  nand g5126 (w4804, n_4, sky130_fd_sc_hd__inv_1_3_Y[0]);
  or g5129 (w4807, in[36], n_10);
  or g5128 (w4806, in[37], n_2);
  or g5131 (w4809, in[4], n_10);
  or g5130 (w4808, in[5], n_2);
  or g5133 (w4811, in[12], n_10);
  or g5132 (w4810, in[13], n_2);
  or g5135 (w4813, in[38], n_12);
  or g5134 (w4812, in[39], n_3);
  or g5137 (w4815, in[20], n_10);
  or g5136 (w4814, in[21], n_2);
  or g5139 (w4817, in[22], n_12);
  or g5138 (w4816, in[23], n_3);
  and g2645 (n_28, w4818, w4819);
  nand g5141 (w4819, sky130_fd_sc_hd__inv_1_55_Y[0], n_4);
  or g5140 (w4818, in[52], n_10);
  or g5143 (w4821, in[44], n_10);
  or g5142 (w4820, in[45], n_2);
  or g5145 (w4823, in[28], n_10);
  or g5144 (w4822, in[29], n_2);
  nand g5147 (w4825, sky130_fd_sc_hd__inv_1_47_Y[0], n_4);
  or g5146 (w4824, in[46], n_12);
  nand g2649 (n_24, w4826, w4827);
  or g5149 (w4827, in[26], n_12);
  or g5148 (w4826, in[27], n_3);
  nand g2650 (n_23, w4828, w4829);
  or g5151 (w4829, in[16], n_10);
  or g5150 (w4828, in[17], n_2);
  nand g2651 (n_22, w4830, w4831);
  or g5153 (w4831, in[18], n_12);
  or g5152 (w4830, in[19], n_3);
  nand g2652 (n_21, w4832, w4833);
  or g5155 (w4833, in[40], n_10);
  or g5154 (w4832, in[41], n_2);
  nand g2653 (n_20, w4834, w4835);
  or g5157 (w4835, in[24], n_10);
  or g5156 (w4834, in[25], n_2);
  nand g2654 (n_19, w4836, w4837);
  or g5159 (w4837, in[42], n_12);
  or g5158 (w4836, in[43], n_3);
  or g5161 (w4839, in[30], n_12);
  or g5160 (w4838, in[31], n_3);
  nand g5163 (w4841, sky130_fd_sc_hd__inv_1_48_Y[0], n_9);
  or g5162 (w4840, in[50], n_12);
  and g2657 (n_16, w4842, w4843);
  or g5165 (w4843, in[9], n_2);
  or g5164 (w4842, in[11], n_3);
  nand g2658 (n_15, w4844, w4845);
  or g5167 (w4845, in[32], n_10);
  or g5166 (w4844, in[33], n_2);
  nor g2659 (n_14, in[57], n_2);
  not g2660 (n_11, n_12);
  not g2661 (n_9, n_10);
  nand g2662 (n_8, sram[1], in[59]);
  and g2663 (n_13, w4846, sram[3]);
  not g5168 (w4846, sram[2]);
  nand g2664 (n_12, n_0, sram[0]);
  nand g2665 (n_10, sram[1], sram[0]);
  not g2666 (n_3, n_4);
  not g2667 (n_2, n_1);
  nand g2668 (n_7, sram[3], sram[2]);
  nor g2669 (n_6, sram[2], sram[3]);
  nand g2670 (n_5, w4847, sram[2]);
  not g5169 (w4847, sram[3]);
  nor g2671 (n_4, sram[0], sram[1]);
  nor g2672 (n_1, n_0, sram[0]);
  not g2673 (n_0, sram[1]);
  nand g1 (w4782, w4820, w4821, w4824, w4825);
  nand g2 (w4781, w4806, w4807, w4812, w4813);
  nand g3 (w4783, w4814, w4815, w4816, w4817);
  nand g4 (w4785, w4822, w4823, w4838, w4839);
  nand g5 (w4787, w4810, w4811, w4800, w4801);
  nand g6 (w4780, w4808, w4809, w4798, w4799);
  and g7 (n_45, w4788, w4840, w4841, w4789);
endmodule

module mux_tree_size60_45(in, sram, sram_inv, out);
  input [0:59] in;
  input [0:5] sram, sram_inv;
  output [0:0] out;
  wire [0:59] in;
  wire [0:5] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_1_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_2_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_3_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_47_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_48_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_55_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_58_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_56_Y;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_19, n_20, n_21, n_22, n_23, n_24, n_28;
  wire n_35, n_36, n_39, n_40, n_41, n_42, n_43, n_44;
  wire n_45, n_46, n_47, n_48, n_49, n_50, n_51, n_52;
  wire n_53, n_54, n_55, n_56, n_57, n_58, n_59, n_60;
  wire w4848, w4849, w4850, w4851, w4852, w4854, w4855, w4856;
  wire w4857, w4858, w4859, w4860, w4861, w4862, w4863, w4864;
  wire w4865, w4866, w4867, w4868, w4869, w4870, w4871, w4872;
  wire w4873, w4874, w4875, w4876, w4877, w4878, w4879, w4880;
  wire w4881, w4882, w4883, w4884, w4885, w4886, w4887, w4888;
  wire w4889, w4890, w4891, w4892, w4893, w4894, w4895, w4896;
  wire w4897, w4898, w4899, w4900, w4901, w4902, w4903, w4904;
  wire w4905, w4906, w4907, w4908, w4909, w4910, w4911, w4912;
  wire w4913, w4914, w4915, w4916, w4917, w4918, w4919, w4920;
  wire w4921, w4922, w4923, w4924, w4925, w4926, w4927, w4928;
  wire w4929, w4930, w4931, w4932, w4933;
  not g1364 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  not g1365 (sky130_fd_sc_hd__inv_1_1_Y[0], in[1]);
  not g1368 (sky130_fd_sc_hd__inv_1_2_Y[0], in[2]);
  not g1369 (sky130_fd_sc_hd__inv_1_3_Y[0], in[3]);
  not g1367 (sky130_fd_sc_hd__inv_1_47_Y[0], in[47]);
  not g1366 (sky130_fd_sc_hd__inv_1_48_Y[0], in[48]);
  not g1363 (sky130_fd_sc_hd__inv_1_55_Y[0], in[55]);
  not g1362 (sky130_fd_sc_hd__inv_1_58_Y[0], in[58]);
  not g1353 (sky130_fd_sc_hd__inv_1_56_Y[0], in[56]);
  nand g2612 (out, w4852, w4857);
  nand g5179 (w4857, w4856, sram[5]);
  nand g5178 (w4856, w4854, w4855);
  nand g5177 (w4855, n_58, sram[4]);
  nand g5176 (w4854, w4848, n_57);
  or g5174 (w4852, w4851, sram[5]);
  and g5173 (w4851, w4849, w4850);
  nand g5172 (w4850, n_56, sram[4]);
  nand g5171 (w4849, w4848, n_60);
  not g5170 (w4848, sram[4]);
  nor g2613 (n_60, w4858, n_59);
  and g5180 (w4858, n_44, n_13);
  nand g2614 (n_59, w4859, n_55);
  or g5181 (w4859, n_5, n_39);
  and g2615 (n_58, n_54, n_46, n_53, w4860);
  or g5182 (w4860, n_7, n_40);
  and g2616 (n_57, n_50, n_49, n_48, w4861);
  or g5183 (w4861, n_7, n_42);
  and g2617 (n_56, n_51, n_47, n_52, w4862);
  or g5184 (w4862, n_7, n_41);
  and g2618 (n_55, w4863, w4864);
  nand g5186 (w4864, n_8, n_6);
  or g5185 (w4863, n_7, n_45);
  nand g2619 (n_54, w4865, n_43);
  not g5187 (w4865, n_5);
  nand g2620 (n_53, w4866, n_13);
  nand g2621 (n_52, w4867, n_13);
  nand g2622 (n_51, w4868, n_6);
  nand g2623 (n_50, w4869, n_13);
  or g2624 (n_49, w4870, n_5);
  nor g5192 (w4870, n_20, n_24);
  nand g2625 (n_48, w4871, n_6);
  or g2626 (n_47, w4872, n_5);
  nor g5194 (w4872, n_21, n_19);
  nand g2627 (n_46, w4873, n_6);
  or g5197 (w4875, in[49], n_2);
  or g5196 (w4874, in[51], n_3);
  nand g2629 (n_44, w4876, w4877, n_28);
  or g5199 (w4877, in[54], n_12);
  or g5198 (w4876, in[53], n_2);
  nand g2630 (n_43, w4878, w4879, n_16);
  or g5201 (w4879, in[10], n_12);
  or g5200 (w4878, in[8], n_10);
  nor g2631 (n_42, n_23, n_22);
  nor g2632 (n_41, n_15, n_36);
  nor g2633 (n_40, w4880, n_35, w4881);
  and g5203 (w4881, n_9, sky130_fd_sc_hd__inv_1_0_Y[0]);
  and g5202 (w4880, n_1, sky130_fd_sc_hd__inv_1_1_Y[0]);
  nor g2634 (n_39, w4882, n_14, w4883);
  and g5205 (w4883, n_0, sky130_fd_sc_hd__inv_1_58_Y[0]);
  and g5204 (w4882, n_9, sky130_fd_sc_hd__inv_1_56_Y[0]);
  or g5207 (w4885, in[6], n_12);
  or g5206 (w4884, in[7], n_3);
  or g5209 (w4887, in[14], n_12);
  or g5208 (w4886, in[15], n_3);
  nand g2637 (n_36, w4888, w4889);
  or g5211 (w4889, in[34], n_12);
  or g5210 (w4888, in[35], n_3);
  nand g2638 (n_35, w4890, w4891);
  nand g5213 (w4891, n_11, sky130_fd_sc_hd__inv_1_2_Y[0]);
  nand g5212 (w4890, n_4, sky130_fd_sc_hd__inv_1_3_Y[0]);
  or g5215 (w4893, in[36], n_10);
  or g5214 (w4892, in[37], n_2);
  or g5217 (w4895, in[4], n_10);
  or g5216 (w4894, in[5], n_2);
  or g5219 (w4897, in[12], n_10);
  or g5218 (w4896, in[13], n_2);
  or g5221 (w4899, in[38], n_12);
  or g5220 (w4898, in[39], n_3);
  or g5223 (w4901, in[20], n_10);
  or g5222 (w4900, in[21], n_2);
  or g5225 (w4903, in[22], n_12);
  or g5224 (w4902, in[23], n_3);
  and g2645 (n_28, w4904, w4905);
  nand g5227 (w4905, sky130_fd_sc_hd__inv_1_55_Y[0], n_4);
  or g5226 (w4904, in[52], n_10);
  or g5229 (w4907, in[44], n_10);
  or g5228 (w4906, in[45], n_2);
  or g5231 (w4909, in[28], n_10);
  or g5230 (w4908, in[29], n_2);
  nand g5233 (w4911, sky130_fd_sc_hd__inv_1_47_Y[0], n_4);
  or g5232 (w4910, in[46], n_12);
  nand g2649 (n_24, w4912, w4913);
  or g5235 (w4913, in[26], n_12);
  or g5234 (w4912, in[27], n_3);
  nand g2650 (n_23, w4914, w4915);
  or g5237 (w4915, in[16], n_10);
  or g5236 (w4914, in[17], n_2);
  nand g2651 (n_22, w4916, w4917);
  or g5239 (w4917, in[18], n_12);
  or g5238 (w4916, in[19], n_3);
  nand g2652 (n_21, w4918, w4919);
  or g5241 (w4919, in[40], n_10);
  or g5240 (w4918, in[41], n_2);
  nand g2653 (n_20, w4920, w4921);
  or g5243 (w4921, in[24], n_10);
  or g5242 (w4920, in[25], n_2);
  nand g2654 (n_19, w4922, w4923);
  or g5245 (w4923, in[42], n_12);
  or g5244 (w4922, in[43], n_3);
  or g5247 (w4925, in[30], n_12);
  or g5246 (w4924, in[31], n_3);
  nand g5249 (w4927, sky130_fd_sc_hd__inv_1_48_Y[0], n_9);
  or g5248 (w4926, in[50], n_12);
  and g2657 (n_16, w4928, w4929);
  or g5251 (w4929, in[9], n_2);
  or g5250 (w4928, in[11], n_3);
  nand g2658 (n_15, w4930, w4931);
  or g5253 (w4931, in[32], n_10);
  or g5252 (w4930, in[33], n_2);
  nor g2659 (n_14, in[57], n_2);
  not g2660 (n_11, n_12);
  not g2661 (n_9, n_10);
  nand g2662 (n_8, sram[1], in[59]);
  and g2663 (n_13, w4932, sram[3]);
  not g5254 (w4932, sram[2]);
  nand g2664 (n_12, n_0, sram[0]);
  nand g2665 (n_10, sram[1], sram[0]);
  not g2666 (n_3, n_4);
  not g2667 (n_2, n_1);
  nand g2668 (n_7, sram[3], sram[2]);
  nor g2669 (n_6, sram[2], sram[3]);
  nand g2670 (n_5, w4933, sram[2]);
  not g5255 (w4933, sram[3]);
  nor g2671 (n_4, sram[0], sram[1]);
  nor g2672 (n_1, n_0, sram[0]);
  not g2673 (n_0, sram[1]);
  nand g1 (w4868, w4906, w4907, w4910, w4911);
  nand g2 (w4867, w4892, w4893, w4898, w4899);
  nand g3 (w4869, w4900, w4901, w4902, w4903);
  nand g4 (w4871, w4908, w4909, w4924, w4925);
  nand g5 (w4873, w4896, w4897, w4886, w4887);
  nand g6 (w4866, w4894, w4895, w4884, w4885);
  and g7 (n_45, w4874, w4926, w4927, w4875);
endmodule

module mux_tree_size60_46(in, sram, sram_inv, out);
  input [0:59] in;
  input [0:5] sram, sram_inv;
  output [0:0] out;
  wire [0:59] in;
  wire [0:5] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_58_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_1_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_2_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_3_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_47_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_48_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_55_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_56_Y;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_19, n_20, n_21, n_22, n_23, n_24, n_28;
  wire n_35, n_36, n_39, n_40, n_41, n_42, n_43, n_44;
  wire n_45, n_46, n_47, n_48, n_49, n_50, n_51, n_52;
  wire n_53, n_54, n_55, n_56, n_57, n_58, n_59, n_60;
  wire w4934, w4935, w4936, w4937, w4938, w4940, w4941, w4942;
  wire w4943, w4944, w4945, w4946, w4947, w4948, w4949, w4950;
  wire w4951, w4952, w4953, w4954, w4955, w4956, w4957, w4958;
  wire w4959, w4960, w4961, w4962, w4963, w4964, w4965, w4966;
  wire w4967, w4968, w4969, w4970, w4971, w4972, w4973, w4974;
  wire w4975, w4976, w4977, w4978, w4979, w4980, w4981, w4982;
  wire w4983, w4984, w4985, w4986, w4987, w4988, w4989, w4990;
  wire w4991, w4992, w4993, w4994, w4995, w4996, w4997, w4998;
  wire w4999, w5000, w5001, w5002, w5003, w5004, w5005, w5006;
  wire w5007, w5008, w5009, w5010, w5011, w5012, w5013, w5014;
  wire w5015, w5016, w5017, w5018, w5019;
  not g1369 (sky130_fd_sc_hd__inv_1_58_Y[0], in[58]);
  not g1364 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  not g1365 (sky130_fd_sc_hd__inv_1_1_Y[0], in[1]);
  not g1362 (sky130_fd_sc_hd__inv_1_2_Y[0], in[2]);
  not g1366 (sky130_fd_sc_hd__inv_1_3_Y[0], in[3]);
  not g1367 (sky130_fd_sc_hd__inv_1_47_Y[0], in[47]);
  not g1363 (sky130_fd_sc_hd__inv_1_48_Y[0], in[48]);
  not g1368 (sky130_fd_sc_hd__inv_1_55_Y[0], in[55]);
  not g1353 (sky130_fd_sc_hd__inv_1_56_Y[0], in[56]);
  nand g2612 (out, w4938, w4943);
  nand g5265 (w4943, w4942, sram[5]);
  nand g5264 (w4942, w4940, w4941);
  nand g5263 (w4941, n_58, sram[4]);
  nand g5262 (w4940, w4934, n_57);
  or g5260 (w4938, w4937, sram[5]);
  and g5259 (w4937, w4935, w4936);
  nand g5258 (w4936, n_56, sram[4]);
  nand g5257 (w4935, w4934, n_60);
  not g5256 (w4934, sram[4]);
  nor g2613 (n_60, w4944, n_59);
  and g5266 (w4944, n_44, n_13);
  nand g2614 (n_59, w4945, n_55);
  or g5267 (w4945, n_39, n_5);
  and g2615 (n_58, n_54, n_46, n_53, w4946);
  or g5268 (w4946, n_7, n_40);
  and g2616 (n_57, n_50, n_49, n_48, w4947);
  or g5269 (w4947, n_7, n_42);
  and g2617 (n_56, n_51, n_47, n_52, w4948);
  or g5270 (w4948, n_7, n_41);
  and g2618 (n_55, w4949, w4950);
  nand g5272 (w4950, n_8, n_6);
  or g5271 (w4949, n_7, n_45);
  nand g2619 (n_54, w4951, n_43);
  not g5273 (w4951, n_5);
  nand g2620 (n_53, w4952, n_13);
  nand g2621 (n_52, w4953, n_13);
  nand g2622 (n_51, w4954, n_6);
  nand g2623 (n_50, w4955, n_13);
  or g2624 (n_49, w4956, n_5);
  nor g5278 (w4956, n_20, n_24);
  nand g2625 (n_48, w4957, n_6);
  or g2626 (n_47, w4958, n_5);
  nor g5280 (w4958, n_21, n_19);
  nand g2627 (n_46, w4959, n_6);
  or g5283 (w4961, in[49], n_2);
  or g5282 (w4960, in[51], n_3);
  nand g2629 (n_44, w4962, w4963, n_28);
  or g5285 (w4963, in[54], n_12);
  or g5284 (w4962, in[53], n_2);
  nand g2630 (n_43, w4964, w4965, n_16);
  or g5287 (w4965, in[10], n_12);
  or g5286 (w4964, in[8], n_10);
  nor g2631 (n_42, n_23, n_22);
  nor g2632 (n_41, n_15, n_36);
  nor g2633 (n_40, w4966, n_35, w4967);
  and g5289 (w4967, n_9, sky130_fd_sc_hd__inv_1_0_Y[0]);
  and g5288 (w4966, n_1, sky130_fd_sc_hd__inv_1_1_Y[0]);
  nor g2634 (n_39, w4968, n_14, w4969);
  and g5291 (w4969, n_9, sky130_fd_sc_hd__inv_1_56_Y[0]);
  and g5290 (w4968, n_0, sky130_fd_sc_hd__inv_1_58_Y[0]);
  or g5293 (w4971, in[6], n_12);
  or g5292 (w4970, in[7], n_3);
  or g5295 (w4973, in[14], n_12);
  or g5294 (w4972, in[15], n_3);
  nand g2637 (n_36, w4974, w4975);
  or g5297 (w4975, in[34], n_12);
  or g5296 (w4974, in[35], n_3);
  nand g2638 (n_35, w4976, w4977);
  nand g5299 (w4977, n_11, sky130_fd_sc_hd__inv_1_2_Y[0]);
  nand g5298 (w4976, n_4, sky130_fd_sc_hd__inv_1_3_Y[0]);
  or g5301 (w4979, in[36], n_10);
  or g5300 (w4978, in[37], n_2);
  or g5303 (w4981, in[4], n_10);
  or g5302 (w4980, in[5], n_2);
  or g5305 (w4983, in[12], n_10);
  or g5304 (w4982, in[13], n_2);
  or g5307 (w4985, in[38], n_12);
  or g5306 (w4984, in[39], n_3);
  or g5309 (w4987, in[20], n_10);
  or g5308 (w4986, in[21], n_2);
  or g5311 (w4989, in[22], n_12);
  or g5310 (w4988, in[23], n_3);
  and g2645 (n_28, w4990, w4991);
  nand g5313 (w4991, sky130_fd_sc_hd__inv_1_55_Y[0], n_4);
  or g5312 (w4990, in[52], n_10);
  or g5315 (w4993, in[44], n_10);
  or g5314 (w4992, in[45], n_2);
  or g5317 (w4995, in[28], n_10);
  or g5316 (w4994, in[29], n_2);
  nand g5319 (w4997, sky130_fd_sc_hd__inv_1_47_Y[0], n_4);
  or g5318 (w4996, in[46], n_12);
  nand g2649 (n_24, w4998, w4999);
  or g5321 (w4999, in[26], n_12);
  or g5320 (w4998, in[27], n_3);
  nand g2650 (n_23, w5000, w5001);
  or g5323 (w5001, in[16], n_10);
  or g5322 (w5000, in[17], n_2);
  nand g2651 (n_22, w5002, w5003);
  or g5325 (w5003, in[18], n_12);
  or g5324 (w5002, in[19], n_3);
  nand g2652 (n_21, w5004, w5005);
  or g5327 (w5005, in[40], n_10);
  or g5326 (w5004, in[41], n_2);
  nand g2653 (n_20, w5006, w5007);
  or g5329 (w5007, in[24], n_10);
  or g5328 (w5006, in[25], n_2);
  nand g2654 (n_19, w5008, w5009);
  or g5331 (w5009, in[42], n_12);
  or g5330 (w5008, in[43], n_3);
  or g5333 (w5011, in[30], n_12);
  or g5332 (w5010, in[31], n_3);
  nand g5335 (w5013, sky130_fd_sc_hd__inv_1_48_Y[0], n_9);
  or g5334 (w5012, in[50], n_12);
  and g2657 (n_16, w5014, w5015);
  or g5337 (w5015, in[9], n_2);
  or g5336 (w5014, in[11], n_3);
  nand g2658 (n_15, w5016, w5017);
  or g5339 (w5017, in[32], n_10);
  or g5338 (w5016, in[33], n_2);
  nor g2659 (n_14, in[57], n_2);
  not g2660 (n_11, n_12);
  not g2661 (n_9, n_10);
  nand g2662 (n_8, sram[1], in[59]);
  and g2663 (n_13, w5018, sram[3]);
  not g5340 (w5018, sram[2]);
  nand g2664 (n_12, n_0, sram[0]);
  nand g2665 (n_10, sram[1], sram[0]);
  not g2666 (n_3, n_4);
  not g2667 (n_2, n_1);
  nand g2668 (n_7, sram[3], sram[2]);
  nor g2669 (n_6, sram[2], sram[3]);
  nand g2670 (n_5, w5019, sram[2]);
  not g5341 (w5019, sram[3]);
  nor g2671 (n_4, sram[0], sram[1]);
  nor g2672 (n_1, n_0, sram[0]);
  not g2673 (n_0, sram[1]);
  nand g1 (w4954, w4992, w4993, w4996, w4997);
  nand g2 (w4953, w4978, w4979, w4984, w4985);
  nand g3 (w4955, w4986, w4987, w4988, w4989);
  nand g4 (w4957, w4994, w4995, w5010, w5011);
  nand g5 (w4959, w4982, w4983, w4972, w4973);
  nand g6 (w4952, w4980, w4981, w4970, w4971);
  and g7 (n_45, w4960, w5012, w5013, w4961);
endmodule

module mux_tree_size60_47(in, sram, sram_inv, out);
  input [0:59] in;
  input [0:5] sram, sram_inv;
  output [0:0] out;
  wire [0:59] in;
  wire [0:5] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_1_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_2_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_3_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_5_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_6_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_7_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_8_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_9_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_10_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_11_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_14_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_15_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_17_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_18_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_19_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_22_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_39_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_40_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_41_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_42_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_44_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_45_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_46_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_47_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_48_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_49_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_50_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_51_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_52_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_53_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_54_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_55_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_56_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_57_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_59_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_58_Y;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_19, n_21, n_23, n_24, n_25, n_28;
  wire n_31, n_32, n_33, n_34, n_35, n_36, n_37, n_39;
  wire n_40, n_41, n_42, n_43, n_44, n_45, n_46, n_47;
  wire n_48, n_49, n_50, n_52, n_53, n_55, n_56, n_57;
  wire n_58, n_59, n_127, n_128, n_129, n_130, n_131, n_132;
  wire n_133, w5020, w5021, w5022, w5023, w5024, w5025, w5026;
  wire w5027, w5028, w5029, w5030, w5031, w5032, w5033, w5034;
  wire w5035, w5036, w5037, w5038, w5039, w5040, w5041, w5042;
  wire w5043, w5044, w5045, w5046, w5047, w5048, w5049, w5050;
  wire w5051, w5052, w5053, w5054, w5055, w5056, w5057, w5058;
  wire w5059, w5060, w5061, w5062, w5063, w5064, w5065, w5066;
  wire w5067, w5068, w5069, w5070, w5071, w5072, w5073, w5074;
  wire w5075, w5076, w5077, w5078, w5079, w5080, w5081, w5082;
  wire w5083, w5084, w5085, w5086, w5087, w5088, w5089, w5090;
  wire w5091, w5092, w5093, w5094, w5095, w5096, w5097, w5098;
  not g1469 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  not g1473 (sky130_fd_sc_hd__inv_1_1_Y[0], in[1]);
  not g1439 (sky130_fd_sc_hd__inv_1_2_Y[0], in[2]);
  not g1440 (sky130_fd_sc_hd__inv_1_3_Y[0], in[3]);
  not g1474 (sky130_fd_sc_hd__inv_1_5_Y[0], in[5]);
  not g1442 (sky130_fd_sc_hd__inv_1_6_Y[0], in[6]);
  not g1446 (sky130_fd_sc_hd__inv_1_7_Y[0], in[7]);
  not g1448 (sky130_fd_sc_hd__inv_1_8_Y[0], in[8]);
  not g1462 (sky130_fd_sc_hd__inv_1_9_Y[0], in[9]);
  not g1443 (sky130_fd_sc_hd__inv_1_10_Y[0], in[10]);
  not g1471 (sky130_fd_sc_hd__inv_1_11_Y[0], in[11]);
  not g1470 (sky130_fd_sc_hd__inv_1_14_Y[0], in[14]);
  not g1472 (sky130_fd_sc_hd__inv_1_15_Y[0], in[15]);
  not g1464 (sky130_fd_sc_hd__inv_1_17_Y[0], in[17]);
  not g1441 (sky130_fd_sc_hd__inv_1_18_Y[0], in[18]);
  not g1447 (sky130_fd_sc_hd__inv_1_19_Y[0], in[19]);
  not g1465 (sky130_fd_sc_hd__inv_1_22_Y[0], in[22]);
  not g1456 (sky130_fd_sc_hd__inv_1_39_Y[0], in[39]);
  not g1459 (sky130_fd_sc_hd__inv_1_40_Y[0], in[40]);
  not g1458 (sky130_fd_sc_hd__inv_1_41_Y[0], in[41]);
  not g1457 (sky130_fd_sc_hd__inv_1_42_Y[0], in[42]);
  not g1449 (sky130_fd_sc_hd__inv_1_44_Y[0], in[44]);
  not g1466 (sky130_fd_sc_hd__inv_1_45_Y[0], in[45]);
  not g1444 (sky130_fd_sc_hd__inv_1_46_Y[0], in[46]);
  not g1454 (sky130_fd_sc_hd__inv_1_47_Y[0], in[47]);
  not g1460 (sky130_fd_sc_hd__inv_1_48_Y[0], in[48]);
  not g1463 (sky130_fd_sc_hd__inv_1_49_Y[0], in[49]);
  not g1455 (sky130_fd_sc_hd__inv_1_50_Y[0], in[50]);
  not g1461 (sky130_fd_sc_hd__inv_1_51_Y[0], in[51]);
  not g1445 (sky130_fd_sc_hd__inv_1_52_Y[0], in[52]);
  not g1450 (sky130_fd_sc_hd__inv_1_53_Y[0], in[53]);
  not g1452 (sky130_fd_sc_hd__inv_1_54_Y[0], in[54]);
  not g1467 (sky130_fd_sc_hd__inv_1_55_Y[0], in[55]);
  not g1468 (sky130_fd_sc_hd__inv_1_56_Y[0], in[56]);
  not g1453 (sky130_fd_sc_hd__inv_1_57_Y[0], in[57]);
  not g1451 (sky130_fd_sc_hd__inv_1_59_Y[0], in[59]);
  not g1402 (sky130_fd_sc_hd__inv_1_58_Y[0], in[58]);
  nand g2695 (out, w5020, w5021);
  nand g5343 (w5021, sram[5], n_57);
  or g5342 (w5020, sram[5], n_59);
  nor g2696 (n_59, w5022, n_58);
  nor g2697 (n_58, sram[4], n_52, n_55);
  nand g2698 (n_57, w5023, w5024);
  nand g5346 (w5024, sram[4], n_56);
  or g5345 (w5023, sram[4], n_53);
  nor g2699 (n_56, w5025, n_50, w5026);
  and g5348 (w5026, n_47, n_6);
  and g5347 (w5025, n_39, n_7);
  nand g2700 (n_55, w5027, w5028, n_14);
  or g5350 (w5028, n_12, n_48);
  or g5349 (w5027, n_5, n_40);
  and g5352 (w5030, n_44, n_7);
  and g5351 (w5029, n_37, n_6);
  nand g2702 (n_53, n_49, n_45, n_46, w5031);
  or g5353 (w5031, n_12, n_35);
  nor g2703 (n_52, w5032, n_13);
  or g5356 (w5034, n_13, n_41);
  or g5355 (w5033, n_12, n_42);
  nand g2705 (n_50, w5035, w5036);
  or g5358 (w5036, n_12, n_43);
  or g5357 (w5035, n_13, n_36);
  or g2706 (n_49, w5037, n_13);
  nor g5359 (w5037, n_21, n_24);
  nor g2707 (n_48, w5038, n_19, w5039);
  and g5361 (w5039, n_2, sky130_fd_sc_hd__inv_1_49_Y[0]);
  and g5360 (w5038, n_4, sky130_fd_sc_hd__inv_1_51_Y[0]);
  nand g2708 (n_47, n_34, n_15);
  nand g2709 (n_46, w5040, n_7);
  nand g2710 (n_45, w5041, n_6);
  and g5365 (w5043, n_10, sky130_fd_sc_hd__inv_1_46_Y[0]);
  and g5364 (w5042, n_4, sky130_fd_sc_hd__inv_1_47_Y[0]);
  nor g2712 (n_43, w5044, n_32, w5045);
  and g5367 (w5045, n_10, sky130_fd_sc_hd__inv_1_2_Y[0]);
  and g5366 (w5044, n_4, sky130_fd_sc_hd__inv_1_3_Y[0]);
  nor g2713 (n_42, n_23, n_25);
  nor g2714 (n_41, n_28, n_17, w5046);
  and g5368 (w5046, n_4, sky130_fd_sc_hd__inv_1_39_Y[0]);
  and g2715 (n_40, w5047, w5048, w5049);
  nand g5371 (w5049, n_0, sky130_fd_sc_hd__inv_1_58_Y[0]);
  nand g5370 (w5048, n_8, sky130_fd_sc_hd__inv_1_56_Y[0]);
  nand g5369 (w5047, sky130_fd_sc_hd__inv_1_57_Y[0], n_2);
  and g5373 (w5051, n_10, sky130_fd_sc_hd__inv_1_14_Y[0]);
  and g5372 (w5050, n_4, sky130_fd_sc_hd__inv_1_15_Y[0]);
  nand g5376 (w5054, n_10, sky130_fd_sc_hd__inv_1_54_Y[0]);
  nand g5375 (w5053, n_8, sky130_fd_sc_hd__inv_1_52_Y[0]);
  nand g5374 (w5052, sky130_fd_sc_hd__inv_1_55_Y[0], n_4);
  and g5378 (w5056, n_8, sky130_fd_sc_hd__inv_1_40_Y[0]);
  and g5377 (w5055, n_2, sky130_fd_sc_hd__inv_1_41_Y[0]);
  nor g2719 (n_36, w5057, n_31, w5058);
  and g5380 (w5058, n_10, sky130_fd_sc_hd__inv_1_6_Y[0]);
  and g5379 (w5057, n_4, sky130_fd_sc_hd__inv_1_7_Y[0]);
  nor g2720 (n_35, w5059, n_33, w5060);
  and g5382 (w5060, n_10, sky130_fd_sc_hd__inv_1_18_Y[0]);
  and g5381 (w5059, n_4, sky130_fd_sc_hd__inv_1_19_Y[0]);
  and g2721 (n_34, w5061, w5062, w5063);
  nand g5385 (w5063, n_10, sky130_fd_sc_hd__inv_1_10_Y[0]);
  nand g5384 (w5062, n_2, sky130_fd_sc_hd__inv_1_9_Y[0]);
  nand g5383 (w5061, sky130_fd_sc_hd__inv_1_11_Y[0], n_4);
  nand g2722 (n_33, w5064, w5065);
  nand g5387 (w5065, sky130_fd_sc_hd__inv_1_17_Y[0], n_2);
  or g5386 (w5064, in[16], n_9);
  nand g2723 (n_32, w5066, w5067);
  nand g5389 (w5067, n_8, sky130_fd_sc_hd__inv_1_0_Y[0]);
  nand g5388 (w5066, n_2, sky130_fd_sc_hd__inv_1_1_Y[0]);
  nand g2724 (n_31, w5068, w5069);
  nand g5391 (w5069, sky130_fd_sc_hd__inv_1_5_Y[0], n_2);
  or g5390 (w5068, in[4], n_9);
  nand g5393 (w5071, sky130_fd_sc_hd__inv_1_42_Y[0], n_10);
  or g5392 (w5070, in[43], n_3);
  or g5395 (w5073, in[12], n_9);
  or g5394 (w5072, in[13], n_1);
  nand g2727 (n_28, w5074, w5075);
  or g5397 (w5075, in[36], n_9);
  or g5396 (w5074, in[37], n_1);
  or g5399 (w5077, in[28], n_9);
  or g5398 (w5076, in[29], n_1);
  or g5401 (w5079, in[30], n_11);
  or g5400 (w5078, in[31], n_3);
  nand g2730 (n_25, w5080, w5081);
  or g5403 (w5081, in[34], n_11);
  or g5402 (w5080, in[35], n_3);
  nand g2731 (n_24, w5082, w5083);
  nand g5405 (w5083, sky130_fd_sc_hd__inv_1_22_Y[0], n_10);
  or g5404 (w5082, in[23], n_3);
  nand g2732 (n_23, w5084, w5085);
  or g5407 (w5085, in[32], n_9);
  or g5406 (w5084, in[33], n_1);
  or g5409 (w5087, in[24], n_9);
  or g5408 (w5086, in[25], n_1);
  nand g2734 (n_21, w5088, w5089);
  or g5411 (w5089, in[20], n_9);
  or g5410 (w5088, in[21], n_1);
  or g5413 (w5091, in[26], n_11);
  or g5412 (w5090, in[27], n_3);
  nand g2736 (n_19, w5092, w5093);
  nand g5415 (w5093, n_8, sky130_fd_sc_hd__inv_1_48_Y[0]);
  nand g5414 (w5092, n_10, sky130_fd_sc_hd__inv_1_50_Y[0]);
  nand g5417 (w5095, n_8, sky130_fd_sc_hd__inv_1_44_Y[0]);
  nand g5416 (w5094, n_2, sky130_fd_sc_hd__inv_1_45_Y[0]);
  nor g2738 (n_17, in[38], n_11);
  nand g2739 (n_16, n_2, sky130_fd_sc_hd__inv_1_53_Y[0]);
  nand g2740 (n_15, n_8, sky130_fd_sc_hd__inv_1_8_Y[0]);
  nand g2741 (n_14, w5096, n_7);
  or g5418 (w5096, n_0, sky130_fd_sc_hd__inv_1_59_Y[0]);
  not g2742 (n_10, n_11);
  not g2743 (n_8, n_9);
  nand g2744 (n_13, w5097, sram[3]);
  not g5419 (w5097, sram[2]);
  nand g2745 (n_12, sram[3], sram[2]);
  nand g2746 (n_11, n_0, sram[0]);
  nand g2747 (n_9, sram[1], sram[0]);
  not g2748 (n_5, n_6);
  not g2749 (n_3, n_4);
  not g2750 (n_1, n_2);
  nor g2751 (n_7, sram[2], sram[3]);
  and g2752 (n_6, w5098, sram[2]);
  not g5420 (w5098, sram[3]);
  nor g2753 (n_4, sram[0], sram[1]);
  nor g2754 (n_2, n_0, sram[0]);
  not g2755 (n_0, sram[1]);
  nor g1 (n_127, w5029, w5030);
  and g2 (w5022, w5033, w5034, sram[4], n_127);
  or g3 (n_37, n_128, n_129, w5055, w5056);
  not g4 (n_128, w5070);
  not g5 (n_129, w5071);
  or g6 (n_44, n_130, n_131, w5042, w5043);
  not g7 (n_130, w5094);
  not g8 (n_131, w5095);
  and g9 (w5032, w5052, w5053, w5054, n_16);
  nand g10 (w5041, w5086, w5087, w5090, w5091);
  nand g11 (w5040, w5076, w5077, w5078, w5079);
  or g12 (n_39, n_132, n_133, w5050, w5051);
  not g13 (n_132, w5072);
  not g14 (n_133, w5073);
endmodule

module mux_tree_size60_48(in, sram, sram_inv, out);
  input [0:59] in;
  input [0:5] sram, sram_inv;
  output [0:0] out;
  wire [0:59] in;
  wire [0:5] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_1_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_2_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_3_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_6_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_8_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_9_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_10_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_14_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_15_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_17_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_40_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_42_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_45_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_46_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_48_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_50_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_51_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_52_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_55_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_56_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_58_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_53_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_49_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_47_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_41_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_18_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_7_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_11_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_5_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_57_Y;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_19, n_20, n_21, n_22, n_23, n_28;
  wire n_29, n_30, n_31, n_33, n_36, n_38, n_39, n_40;
  wire n_41, n_42, n_43, n_44, n_45, n_46, n_47, n_48;
  wire n_49, n_50, n_51, n_52, n_53, n_55, n_56, n_58;
  wire n_59, n_60, n_61, n_129, n_130, n_131, n_132, n_133;
  wire n_134, n_135, n_136, n_137, w5099, w5100, w5101, w5102;
  wire w5103, w5104, w5105, w5106, w5107, w5108, w5109, w5110;
  wire w5111, w5112, w5113, w5114, w5115, w5116, w5117, w5118;
  wire w5119, w5120, w5121, w5122, w5123, w5124, w5125, w5126;
  wire w5127, w5128, w5129, w5130, w5131, w5132, w5133, w5134;
  wire w5135, w5136, w5137, w5138, w5139, w5140, w5141, w5142;
  wire w5143, w5144, w5145, w5146, w5147, w5148, w5149, w5150;
  wire w5151, w5152, w5153, w5154, w5155, w5156, w5157, w5158;
  wire w5159, w5160, w5161, w5162, w5163, w5164, w5165, w5166;
  wire w5167, w5168, w5169, w5170, w5171, w5172, w5173, w5174;
  wire w5175;
  not g1472 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  not g1461 (sky130_fd_sc_hd__inv_1_1_Y[0], in[1]);
  not g1474 (sky130_fd_sc_hd__inv_1_2_Y[0], in[2]);
  not g1477 (sky130_fd_sc_hd__inv_1_3_Y[0], in[3]);
  not g1471 (sky130_fd_sc_hd__inv_1_6_Y[0], in[6]);
  not g1467 (sky130_fd_sc_hd__inv_1_8_Y[0], in[8]);
  not g1476 (sky130_fd_sc_hd__inv_1_9_Y[0], in[9]);
  not g1481 (sky130_fd_sc_hd__inv_1_10_Y[0], in[10]);
  not g1465 (sky130_fd_sc_hd__inv_1_14_Y[0], in[14]);
  not g1463 (sky130_fd_sc_hd__inv_1_15_Y[0], in[15]);
  not g1478 (sky130_fd_sc_hd__inv_1_17_Y[0], in[17]);
  not g1484 (sky130_fd_sc_hd__inv_1_40_Y[0], in[40]);
  not g1486 (sky130_fd_sc_hd__inv_1_42_Y[0], in[42]);
  not g1460 (sky130_fd_sc_hd__inv_1_45_Y[0], in[45]);
  not g1475 (sky130_fd_sc_hd__inv_1_46_Y[0], in[46]);
  not g1457 (sky130_fd_sc_hd__inv_1_48_Y[0], in[48]);
  not g1483 (sky130_fd_sc_hd__inv_1_50_Y[0], in[50]);
  not g1485 (sky130_fd_sc_hd__inv_1_51_Y[0], in[51]);
  not g1458 (sky130_fd_sc_hd__inv_1_52_Y[0], in[52]);
  not g1468 (sky130_fd_sc_hd__inv_1_55_Y[0], in[55]);
  not g1459 (sky130_fd_sc_hd__inv_1_56_Y[0], in[56]);
  not g1464 (sky130_fd_sc_hd__inv_1_58_Y[0], in[58]);
  not g1482 (sky130_fd_sc_hd__inv_1_53_Y[0], in[53]);
  not g1462 (sky130_fd_sc_hd__inv_1_49_Y[0], in[49]);
  not g1469 (sky130_fd_sc_hd__inv_1_47_Y[0], in[47]);
  not g1480 (sky130_fd_sc_hd__inv_1_41_Y[0], in[41]);
  not g1466 (sky130_fd_sc_hd__inv_1_18_Y[0], in[18]);
  not g1470 (sky130_fd_sc_hd__inv_1_7_Y[0], in[7]);
  not g1479 (sky130_fd_sc_hd__inv_1_11_Y[0], in[11]);
  not g1473 (sky130_fd_sc_hd__inv_1_5_Y[0], in[5]);
  not g1426 (sky130_fd_sc_hd__inv_1_57_Y[0], in[57]);
  nand g2736 (out, w5099, w5100);
  nand g5422 (w5100, sram[5], n_60);
  or g5421 (w5099, sram[5], n_61);
  nor g2737 (n_61, w5101, n_59);
  nand g2738 (n_60, w5102, w5103);
  nand g5425 (w5103, sram[4], n_58);
  or g5424 (w5102, sram[4], n_56);
  nor g2739 (n_59, w5104, sram[4], n_52, n_39);
  and g5426 (w5104, n_20, n_4);
  nor g2740 (n_58, n_55, n_53, w5105);
  and g5427 (w5105, n_42, n_7);
  and g5428 (w5106, n_36, n_7);
  nand g2742 (n_56, n_49, n_48, n_50, w5107);
  or g5429 (w5107, n_6, n_43);
  nor g2743 (n_55, w5108, n_6);
  nand g5432 (w5110, n_4, n_40);
  or g5431 (w5109, n_5, n_46);
  nand g2745 (n_53, w5111, w5112);
  nand g5434 (w5112, n_4, n_44);
  or g5433 (w5111, n_5, n_41);
  nand g2746 (n_52, w5113, w5114);
  or g5436 (w5114, n_6, n_45);
  or g5435 (w5113, n_5, n_38);
  nor g2747 (n_51, n_6, n_47);
  nand g2748 (n_50, w5115, n_4);
  or g2749 (n_49, w5116, n_5);
  nor g5438 (w5116, n_23, n_21);
  nand g2750 (n_48, w5117, n_7);
  nor g2751 (n_47, n_31, n_29);
  nor g2752 (n_46, n_22, n_19);
  nor g2753 (n_45, w5118, n_33, w5119);
  and g5441 (w5119, n_13, sky130_fd_sc_hd__inv_1_50_Y[0]);
  and g5440 (w5118, n_12, sky130_fd_sc_hd__inv_1_51_Y[0]);
  and g5443 (w5121, n_13, sky130_fd_sc_hd__inv_1_10_Y[0]);
  and g5442 (w5120, n_12, sky130_fd_sc_hd__inv_1_11_Y[0]);
  nor g2755 (n_43, n_28, n_16, w5122);
  and g5444 (w5122, n_13, sky130_fd_sc_hd__inv_1_18_Y[0]);
  and g5446 (w5124, n_13, sky130_fd_sc_hd__inv_1_14_Y[0]);
  and g5445 (w5123, n_12, sky130_fd_sc_hd__inv_1_15_Y[0]);
  nor g2757 (n_41, w5125, n_30, w5126);
  and g5448 (w5126, n_13, sky130_fd_sc_hd__inv_1_6_Y[0]);
  and g5447 (w5125, n_12, sky130_fd_sc_hd__inv_1_7_Y[0]);
  and g5450 (w5128, n_2, sky130_fd_sc_hd__inv_1_40_Y[0]);
  and g5449 (w5127, n_10, sky130_fd_sc_hd__inv_1_41_Y[0]);
  nor g2759 (n_39, w5129, sram[3], w5130);
  and g5452 (w5130, sram[1], in[59]);
  and g5451 (w5129, n_8, sram[2]);
  nor g2760 (n_38, w5131, n_17, w5132);
  and g5454 (w5132, n_2, sky130_fd_sc_hd__inv_1_52_Y[0]);
  and g5453 (w5131, n_10, sky130_fd_sc_hd__inv_1_53_Y[0]);
  nand g5457 (w5135, n_12, sky130_fd_sc_hd__inv_1_3_Y[0]);
  nand g5456 (w5134, n_2, sky130_fd_sc_hd__inv_1_0_Y[0]);
  nand g5455 (w5133, sky130_fd_sc_hd__inv_1_2_Y[0], n_13);
  and g5459 (w5137, n_13, sky130_fd_sc_hd__inv_1_46_Y[0]);
  and g5458 (w5136, n_12, sky130_fd_sc_hd__inv_1_47_Y[0]);
  or g5461 (w5139, in[28], n_3);
  or g5460 (w5138, in[29], n_9);
  or g5463 (w5141, in[12], n_3);
  or g5462 (w5140, in[13], n_9);
  nand g2765 (n_33, w5142, w5143);
  nand g5465 (w5143, n_2, sky130_fd_sc_hd__inv_1_48_Y[0]);
  nand g5464 (w5142, n_10, sky130_fd_sc_hd__inv_1_49_Y[0]);
  nand g5467 (w5145, n_2, sky130_fd_sc_hd__inv_1_8_Y[0]);
  nand g5466 (w5144, n_10, sky130_fd_sc_hd__inv_1_9_Y[0]);
  nand g2767 (n_31, w5146, w5147);
  or g5469 (w5147, in[32], n_3);
  or g5468 (w5146, in[33], n_9);
  nand g2768 (n_30, w5148, w5149);
  nand g5471 (w5149, sky130_fd_sc_hd__inv_1_5_Y[0], n_10);
  or g5470 (w5148, in[4], n_3);
  nand g2769 (n_29, w5150, w5151);
  or g5473 (w5151, in[34], n_14);
  or g5472 (w5150, in[35], n_11);
  nand g2770 (n_28, w5152, w5153);
  nand g5475 (w5153, sky130_fd_sc_hd__inv_1_17_Y[0], n_10);
  or g5474 (w5152, in[16], n_3);
  nand g5477 (w5155, sky130_fd_sc_hd__inv_1_45_Y[0], n_10);
  or g5476 (w5154, in[44], n_3);
  or g5479 (w5157, in[24], n_3);
  or g5478 (w5156, in[25], n_9);
  or g5481 (w5159, in[26], n_14);
  or g5480 (w5158, in[27], n_11);
  nand g5483 (w5161, sky130_fd_sc_hd__inv_1_42_Y[0], n_13);
  or g5482 (w5160, in[43], n_11);
  nand g2775 (n_23, w5162, w5163);
  or g5485 (w5163, in[20], n_3);
  or g5484 (w5162, in[21], n_9);
  nand g2776 (n_22, w5164, w5165);
  or g5487 (w5165, in[36], n_3);
  or g5486 (w5164, in[37], n_9);
  nand g2777 (n_21, w5166, w5167);
  or g5489 (w5167, in[22], n_14);
  or g5488 (w5166, in[23], n_11);
  nand g2778 (n_20, w5168, w5169);
  nand g5491 (w5169, n_2, sky130_fd_sc_hd__inv_1_56_Y[0]);
  nand g5490 (w5168, n_10, sky130_fd_sc_hd__inv_1_57_Y[0]);
  nand g2779 (n_19, w5170, w5171);
  or g5493 (w5171, in[38], n_14);
  or g5492 (w5170, in[39], n_11);
  or g5495 (w5173, in[30], n_14);
  or g5494 (w5172, in[31], n_11);
  nand g2781 (n_17, w5174, w5175);
  nand g5497 (w5175, sky130_fd_sc_hd__inv_1_55_Y[0], n_12);
  or g5496 (w5174, in[54], n_14);
  nor g2782 (n_16, in[19], n_11);
  nand g2783 (n_15, n_10, sky130_fd_sc_hd__inv_1_1_Y[0]);
  not g2784 (n_13, n_14);
  not g2785 (n_11, n_12);
  not g2786 (n_9, n_10);
  nand g2787 (n_8, n_0, sky130_fd_sc_hd__inv_1_58_Y[0]);
  nand g2788 (n_14, n_0, sram[0]);
  nor g2789 (n_12, sram[0], sram[1]);
  nor g2790 (n_10, n_0, sram[0]);
  not g2791 (n_2, n_3);
  nor g2792 (n_7, sram[2], sram[3]);
  nand g2793 (n_6, sram[3], sram[2]);
  nand g2794 (n_5, n_1, sram[3]);
  nor g2795 (n_4, n_1, sram[3]);
  nand g2796 (n_3, sram[1], sram[0]);
  not g2797 (n_1, sram[2]);
  not g2798 (n_0, sram[1]);
  nor g1 (n_129, n_51, w5106);
  and g2 (w5101, w5109, w5110, sram[4], n_129);
  or g3 (n_40, n_130, n_131, w5127, w5128);
  not g4 (n_130, w5160);
  not g5 (n_131, w5161);
  or g6 (n_36, n_132, n_133, w5136, w5137);
  not g7 (n_132, w5154);
  not g8 (n_133, w5155);
  nand g9 (w5117, w5138, w5139, w5172, w5173);
  nand g10 (w5115, w5156, w5157, w5158, w5159);
  and g11 (w5108, w5133, w5134, w5135, n_15);
  or g12 (n_42, n_134, n_135, w5123, w5124);
  not g13 (n_134, w5140);
  not g14 (n_135, w5141);
  or g15 (n_44, n_136, n_137, w5120, w5121);
  not g16 (n_136, w5144);
  not g17 (n_137, w5145);
endmodule

module mux_tree_size60_49(in, sram, sram_inv, out);
  input [0:59] in;
  input [0:5] sram, sram_inv;
  output [0:0] out;
  wire [0:59] in;
  wire [0:5] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_1_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_2_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_3_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_5_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_6_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_7_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_8_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_9_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_10_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_11_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_14_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_15_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_17_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_18_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_40_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_41_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_42_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_45_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_46_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_48_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_49_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_50_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_51_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_52_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_53_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_55_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_56_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_58_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_47_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_57_Y;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_19, n_20, n_21, n_22, n_23, n_28;
  wire n_29, n_30, n_31, n_33, n_36, n_38, n_39, n_40;
  wire n_41, n_42, n_43, n_44, n_45, n_46, n_47, n_48;
  wire n_49, n_50, n_51, n_52, n_53, n_55, n_56, n_58;
  wire n_59, n_60, n_61, n_129, n_130, n_131, n_132, n_133;
  wire n_134, n_135, n_136, n_137, w5176, w5177, w5178, w5179;
  wire w5180, w5181, w5182, w5183, w5184, w5185, w5186, w5187;
  wire w5188, w5189, w5190, w5191, w5192, w5193, w5194, w5195;
  wire w5196, w5197, w5198, w5199, w5200, w5201, w5202, w5203;
  wire w5204, w5205, w5206, w5207, w5208, w5209, w5210, w5211;
  wire w5212, w5213, w5214, w5215, w5216, w5217, w5218, w5219;
  wire w5220, w5221, w5222, w5223, w5224, w5225, w5226, w5227;
  wire w5228, w5229, w5230, w5231, w5232, w5233, w5234, w5235;
  wire w5236, w5237, w5238, w5239, w5240, w5241, w5242, w5243;
  wire w5244, w5245, w5246, w5247, w5248, w5249, w5250, w5251;
  wire w5252;
  not g1475 (sky130_fd_sc_hd__inv_1_1_Y[0], in[1]);
  not g1465 (sky130_fd_sc_hd__inv_1_2_Y[0], in[2]);
  not g1474 (sky130_fd_sc_hd__inv_1_3_Y[0], in[3]);
  not g1460 (sky130_fd_sc_hd__inv_1_5_Y[0], in[5]);
  not g1462 (sky130_fd_sc_hd__inv_1_6_Y[0], in[6]);
  not g1473 (sky130_fd_sc_hd__inv_1_7_Y[0], in[7]);
  not g1463 (sky130_fd_sc_hd__inv_1_8_Y[0], in[8]);
  not g1478 (sky130_fd_sc_hd__inv_1_9_Y[0], in[9]);
  not g1477 (sky130_fd_sc_hd__inv_1_10_Y[0], in[10]);
  not g1472 (sky130_fd_sc_hd__inv_1_11_Y[0], in[11]);
  not g1461 (sky130_fd_sc_hd__inv_1_14_Y[0], in[14]);
  not g1470 (sky130_fd_sc_hd__inv_1_15_Y[0], in[15]);
  not g1469 (sky130_fd_sc_hd__inv_1_17_Y[0], in[17]);
  not g1486 (sky130_fd_sc_hd__inv_1_18_Y[0], in[18]);
  not g1466 (sky130_fd_sc_hd__inv_1_40_Y[0], in[40]);
  not g1476 (sky130_fd_sc_hd__inv_1_41_Y[0], in[41]);
  not g1471 (sky130_fd_sc_hd__inv_1_42_Y[0], in[42]);
  not g1485 (sky130_fd_sc_hd__inv_1_45_Y[0], in[45]);
  not g1467 (sky130_fd_sc_hd__inv_1_46_Y[0], in[46]);
  not g1459 (sky130_fd_sc_hd__inv_1_48_Y[0], in[48]);
  not g1482 (sky130_fd_sc_hd__inv_1_49_Y[0], in[49]);
  not g1483 (sky130_fd_sc_hd__inv_1_50_Y[0], in[50]);
  not g1484 (sky130_fd_sc_hd__inv_1_51_Y[0], in[51]);
  not g1468 (sky130_fd_sc_hd__inv_1_52_Y[0], in[52]);
  not g1479 (sky130_fd_sc_hd__inv_1_53_Y[0], in[53]);
  not g1481 (sky130_fd_sc_hd__inv_1_55_Y[0], in[55]);
  not g1480 (sky130_fd_sc_hd__inv_1_56_Y[0], in[56]);
  not g1457 (sky130_fd_sc_hd__inv_1_58_Y[0], in[58]);
  not g1458 (sky130_fd_sc_hd__inv_1_47_Y[0], in[47]);
  not g1464 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  not g1426 (sky130_fd_sc_hd__inv_1_57_Y[0], in[57]);
  nand g2736 (out, w5176, w5177);
  nand g5499 (w5177, sram[5], n_60);
  or g5498 (w5176, sram[5], n_61);
  nor g2737 (n_61, w5178, n_59);
  nand g2738 (n_60, w5179, w5180);
  nand g5502 (w5180, sram[4], n_58);
  or g5501 (w5179, sram[4], n_56);
  nor g2739 (n_59, w5181, sram[4], n_52, n_39);
  and g5503 (w5181, n_20, n_4);
  nor g2740 (n_58, n_55, n_53, w5182);
  and g5504 (w5182, n_42, n_7);
  and g5505 (w5183, n_36, n_7);
  nand g2742 (n_56, n_49, n_48, n_50, w5184);
  or g5506 (w5184, n_6, n_43);
  nor g2743 (n_55, w5185, n_6);
  nand g5509 (w5187, n_4, n_40);
  or g5508 (w5186, n_5, n_46);
  nand g2745 (n_53, w5188, w5189);
  nand g5511 (w5189, n_4, n_44);
  or g5510 (w5188, n_5, n_41);
  nand g2746 (n_52, w5190, w5191);
  or g5513 (w5191, n_6, n_45);
  or g5512 (w5190, n_5, n_38);
  nor g2747 (n_51, n_6, n_47);
  nand g2748 (n_50, w5192, n_4);
  or g2749 (n_49, w5193, n_5);
  nor g5515 (w5193, n_23, n_21);
  nand g2750 (n_48, w5194, n_7);
  nor g2751 (n_47, n_31, n_29);
  nor g2752 (n_46, n_22, n_19);
  nor g2753 (n_45, w5195, n_33, w5196);
  and g5518 (w5196, n_13, sky130_fd_sc_hd__inv_1_50_Y[0]);
  and g5517 (w5195, n_12, sky130_fd_sc_hd__inv_1_51_Y[0]);
  and g5520 (w5198, n_13, sky130_fd_sc_hd__inv_1_10_Y[0]);
  and g5519 (w5197, n_12, sky130_fd_sc_hd__inv_1_11_Y[0]);
  nor g2755 (n_43, n_28, n_16, w5199);
  and g5521 (w5199, n_13, sky130_fd_sc_hd__inv_1_18_Y[0]);
  and g5523 (w5201, n_13, sky130_fd_sc_hd__inv_1_14_Y[0]);
  and g5522 (w5200, n_12, sky130_fd_sc_hd__inv_1_15_Y[0]);
  nor g2757 (n_41, w5202, n_30, w5203);
  and g5525 (w5203, n_13, sky130_fd_sc_hd__inv_1_6_Y[0]);
  and g5524 (w5202, n_12, sky130_fd_sc_hd__inv_1_7_Y[0]);
  and g5527 (w5205, n_2, sky130_fd_sc_hd__inv_1_40_Y[0]);
  and g5526 (w5204, n_10, sky130_fd_sc_hd__inv_1_41_Y[0]);
  nor g2759 (n_39, w5206, sram[3], w5207);
  and g5529 (w5207, sram[1], in[59]);
  and g5528 (w5206, n_8, sram[2]);
  nor g2760 (n_38, w5208, n_17, w5209);
  and g5531 (w5209, n_2, sky130_fd_sc_hd__inv_1_52_Y[0]);
  and g5530 (w5208, n_10, sky130_fd_sc_hd__inv_1_53_Y[0]);
  nand g5534 (w5212, n_12, sky130_fd_sc_hd__inv_1_3_Y[0]);
  nand g5533 (w5211, n_2, sky130_fd_sc_hd__inv_1_0_Y[0]);
  nand g5532 (w5210, sky130_fd_sc_hd__inv_1_2_Y[0], n_13);
  and g5536 (w5214, n_13, sky130_fd_sc_hd__inv_1_46_Y[0]);
  and g5535 (w5213, n_12, sky130_fd_sc_hd__inv_1_47_Y[0]);
  or g5538 (w5216, in[28], n_3);
  or g5537 (w5215, in[29], n_9);
  or g5540 (w5218, in[12], n_3);
  or g5539 (w5217, in[13], n_9);
  nand g2765 (n_33, w5219, w5220);
  nand g5542 (w5220, n_2, sky130_fd_sc_hd__inv_1_48_Y[0]);
  nand g5541 (w5219, n_10, sky130_fd_sc_hd__inv_1_49_Y[0]);
  nand g5544 (w5222, n_2, sky130_fd_sc_hd__inv_1_8_Y[0]);
  nand g5543 (w5221, n_10, sky130_fd_sc_hd__inv_1_9_Y[0]);
  nand g2767 (n_31, w5223, w5224);
  or g5546 (w5224, in[32], n_3);
  or g5545 (w5223, in[33], n_9);
  nand g2768 (n_30, w5225, w5226);
  nand g5548 (w5226, sky130_fd_sc_hd__inv_1_5_Y[0], n_10);
  or g5547 (w5225, in[4], n_3);
  nand g2769 (n_29, w5227, w5228);
  or g5550 (w5228, in[34], n_14);
  or g5549 (w5227, in[35], n_11);
  nand g2770 (n_28, w5229, w5230);
  nand g5552 (w5230, sky130_fd_sc_hd__inv_1_17_Y[0], n_10);
  or g5551 (w5229, in[16], n_3);
  nand g5554 (w5232, sky130_fd_sc_hd__inv_1_45_Y[0], n_10);
  or g5553 (w5231, in[44], n_3);
  or g5556 (w5234, in[24], n_3);
  or g5555 (w5233, in[25], n_9);
  or g5558 (w5236, in[26], n_14);
  or g5557 (w5235, in[27], n_11);
  nand g5560 (w5238, sky130_fd_sc_hd__inv_1_42_Y[0], n_13);
  or g5559 (w5237, in[43], n_11);
  nand g2775 (n_23, w5239, w5240);
  or g5562 (w5240, in[20], n_3);
  or g5561 (w5239, in[21], n_9);
  nand g2776 (n_22, w5241, w5242);
  or g5564 (w5242, in[36], n_3);
  or g5563 (w5241, in[37], n_9);
  nand g2777 (n_21, w5243, w5244);
  or g5566 (w5244, in[22], n_14);
  or g5565 (w5243, in[23], n_11);
  nand g2778 (n_20, w5245, w5246);
  nand g5568 (w5246, n_2, sky130_fd_sc_hd__inv_1_56_Y[0]);
  nand g5567 (w5245, n_10, sky130_fd_sc_hd__inv_1_57_Y[0]);
  nand g2779 (n_19, w5247, w5248);
  or g5570 (w5248, in[38], n_14);
  or g5569 (w5247, in[39], n_11);
  or g5572 (w5250, in[30], n_14);
  or g5571 (w5249, in[31], n_11);
  nand g2781 (n_17, w5251, w5252);
  nand g5574 (w5252, sky130_fd_sc_hd__inv_1_55_Y[0], n_12);
  or g5573 (w5251, in[54], n_14);
  nor g2782 (n_16, in[19], n_11);
  nand g2783 (n_15, n_10, sky130_fd_sc_hd__inv_1_1_Y[0]);
  not g2784 (n_13, n_14);
  not g2785 (n_11, n_12);
  not g2786 (n_9, n_10);
  nand g2787 (n_8, n_0, sky130_fd_sc_hd__inv_1_58_Y[0]);
  nand g2788 (n_14, n_0, sram[0]);
  nor g2789 (n_12, sram[0], sram[1]);
  nor g2790 (n_10, n_0, sram[0]);
  not g2791 (n_2, n_3);
  nor g2792 (n_7, sram[2], sram[3]);
  nand g2793 (n_6, sram[3], sram[2]);
  nand g2794 (n_5, n_1, sram[3]);
  nor g2795 (n_4, n_1, sram[3]);
  nand g2796 (n_3, sram[1], sram[0]);
  not g2797 (n_1, sram[2]);
  not g2798 (n_0, sram[1]);
  nor g1 (n_129, n_51, w5183);
  and g2 (w5178, w5186, w5187, sram[4], n_129);
  or g3 (n_40, n_130, n_131, w5204, w5205);
  not g4 (n_130, w5237);
  not g5 (n_131, w5238);
  or g6 (n_36, n_132, n_133, w5213, w5214);
  not g7 (n_132, w5231);
  not g8 (n_133, w5232);
  nand g9 (w5194, w5215, w5216, w5249, w5250);
  nand g10 (w5192, w5233, w5234, w5235, w5236);
  and g11 (w5185, w5210, w5211, w5212, n_15);
  or g12 (n_42, n_134, n_135, w5200, w5201);
  not g13 (n_134, w5217);
  not g14 (n_135, w5218);
  or g15 (n_44, n_136, n_137, w5197, w5198);
  not g16 (n_136, w5221);
  not g17 (n_137, w5222);
endmodule

module mux_tree_size60_50(in, sram, sram_inv, out);
  input [0:59] in;
  input [0:5] sram, sram_inv;
  output [0:0] out;
  wire [0:59] in;
  wire [0:5] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_1_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_2_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_3_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_5_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_6_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_7_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_8_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_9_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_10_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_11_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_14_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_15_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_17_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_18_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_40_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_41_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_45_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_46_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_47_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_48_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_49_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_50_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_51_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_52_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_53_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_55_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_56_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_58_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_42_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_57_Y;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_19, n_20, n_21, n_22, n_23, n_28;
  wire n_29, n_30, n_31, n_33, n_36, n_38, n_39, n_40;
  wire n_41, n_42, n_43, n_44, n_45, n_46, n_47, n_48;
  wire n_49, n_50, n_51, n_52, n_53, n_55, n_56, n_58;
  wire n_59, n_60, n_61, n_129, n_130, n_131, n_132, n_133;
  wire n_134, n_135, n_136, n_137, w5253, w5254, w5255, w5256;
  wire w5257, w5258, w5259, w5260, w5261, w5262, w5263, w5264;
  wire w5265, w5266, w5267, w5268, w5269, w5270, w5271, w5272;
  wire w5273, w5274, w5275, w5276, w5277, w5278, w5279, w5280;
  wire w5281, w5282, w5283, w5284, w5285, w5286, w5287, w5288;
  wire w5289, w5290, w5291, w5292, w5293, w5294, w5295, w5296;
  wire w5297, w5298, w5299, w5300, w5301, w5302, w5303, w5304;
  wire w5305, w5306, w5307, w5308, w5309, w5310, w5311, w5312;
  wire w5313, w5314, w5315, w5316, w5317, w5318, w5319, w5320;
  wire w5321, w5322, w5323, w5324, w5325, w5326, w5327, w5328;
  wire w5329;
  not g1466 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  not g1475 (sky130_fd_sc_hd__inv_1_1_Y[0], in[1]);
  not g1467 (sky130_fd_sc_hd__inv_1_2_Y[0], in[2]);
  not g1484 (sky130_fd_sc_hd__inv_1_3_Y[0], in[3]);
  not g1481 (sky130_fd_sc_hd__inv_1_5_Y[0], in[5]);
  not g1465 (sky130_fd_sc_hd__inv_1_6_Y[0], in[6]);
  not g1459 (sky130_fd_sc_hd__inv_1_7_Y[0], in[7]);
  not g1476 (sky130_fd_sc_hd__inv_1_8_Y[0], in[8]);
  not g1480 (sky130_fd_sc_hd__inv_1_9_Y[0], in[9]);
  not g1477 (sky130_fd_sc_hd__inv_1_10_Y[0], in[10]);
  not g1458 (sky130_fd_sc_hd__inv_1_11_Y[0], in[11]);
  not g1483 (sky130_fd_sc_hd__inv_1_14_Y[0], in[14]);
  not g1468 (sky130_fd_sc_hd__inv_1_15_Y[0], in[15]);
  not g1486 (sky130_fd_sc_hd__inv_1_17_Y[0], in[17]);
  not g1463 (sky130_fd_sc_hd__inv_1_18_Y[0], in[18]);
  not g1478 (sky130_fd_sc_hd__inv_1_40_Y[0], in[40]);
  not g1479 (sky130_fd_sc_hd__inv_1_41_Y[0], in[41]);
  not g1474 (sky130_fd_sc_hd__inv_1_45_Y[0], in[45]);
  not g1470 (sky130_fd_sc_hd__inv_1_46_Y[0], in[46]);
  not g1460 (sky130_fd_sc_hd__inv_1_47_Y[0], in[47]);
  not g1469 (sky130_fd_sc_hd__inv_1_48_Y[0], in[48]);
  not g1471 (sky130_fd_sc_hd__inv_1_49_Y[0], in[49]);
  not g1472 (sky130_fd_sc_hd__inv_1_50_Y[0], in[50]);
  not g1461 (sky130_fd_sc_hd__inv_1_51_Y[0], in[51]);
  not g1485 (sky130_fd_sc_hd__inv_1_52_Y[0], in[52]);
  not g1462 (sky130_fd_sc_hd__inv_1_53_Y[0], in[53]);
  not g1482 (sky130_fd_sc_hd__inv_1_55_Y[0], in[55]);
  not g1473 (sky130_fd_sc_hd__inv_1_56_Y[0], in[56]);
  not g1464 (sky130_fd_sc_hd__inv_1_58_Y[0], in[58]);
  not g1457 (sky130_fd_sc_hd__inv_1_42_Y[0], in[42]);
  not g1426 (sky130_fd_sc_hd__inv_1_57_Y[0], in[57]);
  nand g2736 (out, w5253, w5254);
  nand g5576 (w5254, sram[5], n_60);
  or g5575 (w5253, sram[5], n_61);
  nor g2737 (n_61, w5255, n_59);
  nand g2738 (n_60, w5256, w5257);
  nand g5579 (w5257, sram[4], n_58);
  or g5578 (w5256, sram[4], n_56);
  nor g2739 (n_59, w5258, sram[4], n_52, n_39);
  and g5580 (w5258, n_20, n_4);
  nor g2740 (n_58, n_55, n_53, w5259);
  and g5581 (w5259, n_42, n_7);
  and g5582 (w5260, n_36, n_7);
  nand g2742 (n_56, n_49, n_48, n_50, w5261);
  or g5583 (w5261, n_6, n_43);
  nor g2743 (n_55, w5262, n_6);
  nand g5586 (w5264, n_4, n_40);
  or g5585 (w5263, n_5, n_46);
  nand g2745 (n_53, w5265, w5266);
  nand g5588 (w5266, n_4, n_44);
  or g5587 (w5265, n_5, n_41);
  nand g2746 (n_52, w5267, w5268);
  or g5590 (w5268, n_6, n_45);
  or g5589 (w5267, n_5, n_38);
  nor g2747 (n_51, n_6, n_47);
  nand g2748 (n_50, w5269, n_4);
  or g2749 (n_49, w5270, n_5);
  nor g5592 (w5270, n_23, n_21);
  nand g2750 (n_48, w5271, n_7);
  nor g2751 (n_47, n_31, n_29);
  nor g2752 (n_46, n_22, n_19);
  nor g2753 (n_45, w5272, n_33, w5273);
  and g5595 (w5273, n_13, sky130_fd_sc_hd__inv_1_50_Y[0]);
  and g5594 (w5272, n_12, sky130_fd_sc_hd__inv_1_51_Y[0]);
  and g5597 (w5275, n_13, sky130_fd_sc_hd__inv_1_10_Y[0]);
  and g5596 (w5274, n_12, sky130_fd_sc_hd__inv_1_11_Y[0]);
  nor g2755 (n_43, n_28, n_16, w5276);
  and g5598 (w5276, n_13, sky130_fd_sc_hd__inv_1_18_Y[0]);
  and g5600 (w5278, n_13, sky130_fd_sc_hd__inv_1_14_Y[0]);
  and g5599 (w5277, n_12, sky130_fd_sc_hd__inv_1_15_Y[0]);
  nor g2757 (n_41, w5279, n_30, w5280);
  and g5602 (w5280, n_13, sky130_fd_sc_hd__inv_1_6_Y[0]);
  and g5601 (w5279, n_12, sky130_fd_sc_hd__inv_1_7_Y[0]);
  and g5604 (w5282, n_2, sky130_fd_sc_hd__inv_1_40_Y[0]);
  and g5603 (w5281, n_10, sky130_fd_sc_hd__inv_1_41_Y[0]);
  nor g2759 (n_39, w5283, sram[3], w5284);
  and g5606 (w5284, sram[1], in[59]);
  and g5605 (w5283, n_8, sram[2]);
  nor g2760 (n_38, w5285, n_17, w5286);
  and g5608 (w5286, n_2, sky130_fd_sc_hd__inv_1_52_Y[0]);
  and g5607 (w5285, n_10, sky130_fd_sc_hd__inv_1_53_Y[0]);
  nand g5611 (w5289, n_12, sky130_fd_sc_hd__inv_1_3_Y[0]);
  nand g5610 (w5288, n_2, sky130_fd_sc_hd__inv_1_0_Y[0]);
  nand g5609 (w5287, sky130_fd_sc_hd__inv_1_2_Y[0], n_13);
  and g5613 (w5291, n_13, sky130_fd_sc_hd__inv_1_46_Y[0]);
  and g5612 (w5290, n_12, sky130_fd_sc_hd__inv_1_47_Y[0]);
  or g5615 (w5293, in[28], n_3);
  or g5614 (w5292, in[29], n_9);
  or g5617 (w5295, in[12], n_3);
  or g5616 (w5294, in[13], n_9);
  nand g2765 (n_33, w5296, w5297);
  nand g5619 (w5297, n_2, sky130_fd_sc_hd__inv_1_48_Y[0]);
  nand g5618 (w5296, n_10, sky130_fd_sc_hd__inv_1_49_Y[0]);
  nand g5621 (w5299, n_2, sky130_fd_sc_hd__inv_1_8_Y[0]);
  nand g5620 (w5298, n_10, sky130_fd_sc_hd__inv_1_9_Y[0]);
  nand g2767 (n_31, w5300, w5301);
  or g5623 (w5301, in[32], n_3);
  or g5622 (w5300, in[33], n_9);
  nand g2768 (n_30, w5302, w5303);
  nand g5625 (w5303, sky130_fd_sc_hd__inv_1_5_Y[0], n_10);
  or g5624 (w5302, in[4], n_3);
  nand g2769 (n_29, w5304, w5305);
  or g5627 (w5305, in[34], n_14);
  or g5626 (w5304, in[35], n_11);
  nand g2770 (n_28, w5306, w5307);
  nand g5629 (w5307, sky130_fd_sc_hd__inv_1_17_Y[0], n_10);
  or g5628 (w5306, in[16], n_3);
  nand g5631 (w5309, sky130_fd_sc_hd__inv_1_45_Y[0], n_10);
  or g5630 (w5308, in[44], n_3);
  or g5633 (w5311, in[24], n_3);
  or g5632 (w5310, in[25], n_9);
  or g5635 (w5313, in[26], n_14);
  or g5634 (w5312, in[27], n_11);
  nand g5637 (w5315, sky130_fd_sc_hd__inv_1_42_Y[0], n_13);
  or g5636 (w5314, in[43], n_11);
  nand g2775 (n_23, w5316, w5317);
  or g5639 (w5317, in[20], n_3);
  or g5638 (w5316, in[21], n_9);
  nand g2776 (n_22, w5318, w5319);
  or g5641 (w5319, in[36], n_3);
  or g5640 (w5318, in[37], n_9);
  nand g2777 (n_21, w5320, w5321);
  or g5643 (w5321, in[22], n_14);
  or g5642 (w5320, in[23], n_11);
  nand g2778 (n_20, w5322, w5323);
  nand g5645 (w5323, n_2, sky130_fd_sc_hd__inv_1_56_Y[0]);
  nand g5644 (w5322, n_10, sky130_fd_sc_hd__inv_1_57_Y[0]);
  nand g2779 (n_19, w5324, w5325);
  or g5647 (w5325, in[38], n_14);
  or g5646 (w5324, in[39], n_11);
  or g5649 (w5327, in[30], n_14);
  or g5648 (w5326, in[31], n_11);
  nand g2781 (n_17, w5328, w5329);
  nand g5651 (w5329, sky130_fd_sc_hd__inv_1_55_Y[0], n_12);
  or g5650 (w5328, in[54], n_14);
  nor g2782 (n_16, in[19], n_11);
  nand g2783 (n_15, n_10, sky130_fd_sc_hd__inv_1_1_Y[0]);
  not g2784 (n_13, n_14);
  not g2785 (n_11, n_12);
  not g2786 (n_9, n_10);
  nand g2787 (n_8, n_0, sky130_fd_sc_hd__inv_1_58_Y[0]);
  nand g2788 (n_14, n_0, sram[0]);
  nor g2789 (n_12, sram[0], sram[1]);
  nor g2790 (n_10, n_0, sram[0]);
  not g2791 (n_2, n_3);
  nor g2792 (n_7, sram[2], sram[3]);
  nand g2793 (n_6, sram[3], sram[2]);
  nand g2794 (n_5, n_1, sram[3]);
  nor g2795 (n_4, n_1, sram[3]);
  nand g2796 (n_3, sram[1], sram[0]);
  not g2797 (n_1, sram[2]);
  not g2798 (n_0, sram[1]);
  nor g1 (n_129, n_51, w5260);
  and g2 (w5255, w5263, w5264, sram[4], n_129);
  or g3 (n_40, n_130, n_131, w5281, w5282);
  not g4 (n_130, w5314);
  not g5 (n_131, w5315);
  or g6 (n_36, n_132, n_133, w5290, w5291);
  not g7 (n_132, w5308);
  not g8 (n_133, w5309);
  nand g9 (w5271, w5292, w5293, w5326, w5327);
  nand g10 (w5269, w5310, w5311, w5312, w5313);
  and g11 (w5262, w5287, w5288, w5289, n_15);
  or g12 (n_42, n_134, n_135, w5277, w5278);
  not g13 (n_134, w5294);
  not g14 (n_135, w5295);
  or g15 (n_44, n_136, n_137, w5274, w5275);
  not g16 (n_136, w5298);
  not g17 (n_137, w5299);
endmodule

module mux_tree_size60_51(in, sram, sram_inv, out);
  input [0:59] in;
  input [0:5] sram, sram_inv;
  output [0:0] out;
  wire [0:59] in;
  wire [0:5] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_40_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_1_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_2_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_3_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_5_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_6_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_7_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_8_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_9_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_10_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_11_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_14_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_15_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_17_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_18_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_41_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_42_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_45_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_46_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_47_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_48_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_49_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_50_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_51_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_52_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_53_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_55_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_58_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_56_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_57_Y;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_19, n_20, n_21, n_22, n_23, n_28;
  wire n_29, n_30, n_31, n_33, n_36, n_38, n_39, n_40;
  wire n_41, n_42, n_43, n_44, n_45, n_46, n_47, n_48;
  wire n_49, n_50, n_51, n_52, n_53, n_55, n_56, n_58;
  wire n_59, n_60, n_61, n_129, n_130, n_131, n_132, n_133;
  wire n_134, n_135, n_136, n_137, w5330, w5331, w5332, w5333;
  wire w5334, w5335, w5336, w5337, w5338, w5339, w5340, w5341;
  wire w5342, w5343, w5344, w5345, w5346, w5347, w5348, w5349;
  wire w5350, w5351, w5352, w5353, w5354, w5355, w5356, w5357;
  wire w5358, w5359, w5360, w5361, w5362, w5363, w5364, w5365;
  wire w5366, w5367, w5368, w5369, w5370, w5371, w5372, w5373;
  wire w5374, w5375, w5376, w5377, w5378, w5379, w5380, w5381;
  wire w5382, w5383, w5384, w5385, w5386, w5387, w5388, w5389;
  wire w5390, w5391, w5392, w5393, w5394, w5395, w5396, w5397;
  wire w5398, w5399, w5400, w5401, w5402, w5403, w5404, w5405;
  wire w5406;
  not g1465 (sky130_fd_sc_hd__inv_1_40_Y[0], in[40]);
  not g1463 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  not g1478 (sky130_fd_sc_hd__inv_1_1_Y[0], in[1]);
  not g1479 (sky130_fd_sc_hd__inv_1_2_Y[0], in[2]);
  not g1480 (sky130_fd_sc_hd__inv_1_3_Y[0], in[3]);
  not g1471 (sky130_fd_sc_hd__inv_1_5_Y[0], in[5]);
  not g1469 (sky130_fd_sc_hd__inv_1_6_Y[0], in[6]);
  not g1460 (sky130_fd_sc_hd__inv_1_7_Y[0], in[7]);
  not g1464 (sky130_fd_sc_hd__inv_1_8_Y[0], in[8]);
  not g1477 (sky130_fd_sc_hd__inv_1_9_Y[0], in[9]);
  not g1486 (sky130_fd_sc_hd__inv_1_10_Y[0], in[10]);
  not g1485 (sky130_fd_sc_hd__inv_1_11_Y[0], in[11]);
  not g1457 (sky130_fd_sc_hd__inv_1_14_Y[0], in[14]);
  not g1470 (sky130_fd_sc_hd__inv_1_15_Y[0], in[15]);
  not g1472 (sky130_fd_sc_hd__inv_1_17_Y[0], in[17]);
  not g1481 (sky130_fd_sc_hd__inv_1_18_Y[0], in[18]);
  not g1482 (sky130_fd_sc_hd__inv_1_41_Y[0], in[41]);
  not g1466 (sky130_fd_sc_hd__inv_1_42_Y[0], in[42]);
  not g1476 (sky130_fd_sc_hd__inv_1_45_Y[0], in[45]);
  not g1473 (sky130_fd_sc_hd__inv_1_46_Y[0], in[46]);
  not g1483 (sky130_fd_sc_hd__inv_1_47_Y[0], in[47]);
  not g1467 (sky130_fd_sc_hd__inv_1_48_Y[0], in[48]);
  not g1475 (sky130_fd_sc_hd__inv_1_49_Y[0], in[49]);
  not g1474 (sky130_fd_sc_hd__inv_1_50_Y[0], in[50]);
  not g1461 (sky130_fd_sc_hd__inv_1_51_Y[0], in[51]);
  not g1468 (sky130_fd_sc_hd__inv_1_52_Y[0], in[52]);
  not g1462 (sky130_fd_sc_hd__inv_1_53_Y[0], in[53]);
  not g1459 (sky130_fd_sc_hd__inv_1_55_Y[0], in[55]);
  not g1484 (sky130_fd_sc_hd__inv_1_58_Y[0], in[58]);
  not g1458 (sky130_fd_sc_hd__inv_1_56_Y[0], in[56]);
  not g1426 (sky130_fd_sc_hd__inv_1_57_Y[0], in[57]);
  nand g2736 (out, w5330, w5331);
  nand g5653 (w5331, sram[5], n_60);
  or g5652 (w5330, sram[5], n_61);
  nor g2737 (n_61, w5332, n_59);
  nand g2738 (n_60, w5333, w5334);
  nand g5656 (w5334, sram[4], n_58);
  or g5655 (w5333, sram[4], n_56);
  nor g2739 (n_59, w5335, sram[4], n_52, n_39);
  and g5657 (w5335, n_20, n_4);
  nor g2740 (n_58, n_55, n_53, w5336);
  and g5658 (w5336, n_42, n_7);
  and g5659 (w5337, n_36, n_7);
  nand g2742 (n_56, n_49, n_48, n_50, w5338);
  or g5660 (w5338, n_6, n_43);
  nor g2743 (n_55, w5339, n_6);
  nand g5663 (w5341, n_4, n_40);
  or g5662 (w5340, n_5, n_46);
  nand g2745 (n_53, w5342, w5343);
  nand g5665 (w5343, n_4, n_44);
  or g5664 (w5342, n_5, n_41);
  nand g2746 (n_52, w5344, w5345);
  or g5667 (w5345, n_6, n_45);
  or g5666 (w5344, n_5, n_38);
  nor g2747 (n_51, n_6, n_47);
  nand g2748 (n_50, w5346, n_4);
  or g2749 (n_49, w5347, n_5);
  nor g5669 (w5347, n_23, n_21);
  nand g2750 (n_48, w5348, n_7);
  nor g2751 (n_47, n_31, n_29);
  nor g2752 (n_46, n_22, n_19);
  nor g2753 (n_45, w5349, n_33, w5350);
  and g5672 (w5350, n_13, sky130_fd_sc_hd__inv_1_50_Y[0]);
  and g5671 (w5349, n_12, sky130_fd_sc_hd__inv_1_51_Y[0]);
  and g5674 (w5352, n_13, sky130_fd_sc_hd__inv_1_10_Y[0]);
  and g5673 (w5351, n_12, sky130_fd_sc_hd__inv_1_11_Y[0]);
  nor g2755 (n_43, n_28, n_16, w5353);
  and g5675 (w5353, n_13, sky130_fd_sc_hd__inv_1_18_Y[0]);
  and g5677 (w5355, n_13, sky130_fd_sc_hd__inv_1_14_Y[0]);
  and g5676 (w5354, n_12, sky130_fd_sc_hd__inv_1_15_Y[0]);
  nor g2757 (n_41, w5356, n_30, w5357);
  and g5679 (w5357, n_13, sky130_fd_sc_hd__inv_1_6_Y[0]);
  and g5678 (w5356, n_12, sky130_fd_sc_hd__inv_1_7_Y[0]);
  and g5681 (w5359, n_2, sky130_fd_sc_hd__inv_1_40_Y[0]);
  and g5680 (w5358, n_10, sky130_fd_sc_hd__inv_1_41_Y[0]);
  nor g2759 (n_39, w5360, sram[3], w5361);
  and g5683 (w5361, sram[1], in[59]);
  and g5682 (w5360, n_8, sram[2]);
  nor g2760 (n_38, w5362, n_17, w5363);
  and g5685 (w5363, n_2, sky130_fd_sc_hd__inv_1_52_Y[0]);
  and g5684 (w5362, n_10, sky130_fd_sc_hd__inv_1_53_Y[0]);
  nand g5688 (w5366, n_12, sky130_fd_sc_hd__inv_1_3_Y[0]);
  nand g5687 (w5365, n_2, sky130_fd_sc_hd__inv_1_0_Y[0]);
  nand g5686 (w5364, sky130_fd_sc_hd__inv_1_2_Y[0], n_13);
  and g5690 (w5368, n_13, sky130_fd_sc_hd__inv_1_46_Y[0]);
  and g5689 (w5367, n_12, sky130_fd_sc_hd__inv_1_47_Y[0]);
  or g5692 (w5370, in[28], n_3);
  or g5691 (w5369, in[29], n_9);
  or g5694 (w5372, in[12], n_3);
  or g5693 (w5371, in[13], n_9);
  nand g2765 (n_33, w5373, w5374);
  nand g5696 (w5374, n_2, sky130_fd_sc_hd__inv_1_48_Y[0]);
  nand g5695 (w5373, n_10, sky130_fd_sc_hd__inv_1_49_Y[0]);
  nand g5698 (w5376, n_2, sky130_fd_sc_hd__inv_1_8_Y[0]);
  nand g5697 (w5375, n_10, sky130_fd_sc_hd__inv_1_9_Y[0]);
  nand g2767 (n_31, w5377, w5378);
  or g5700 (w5378, in[32], n_3);
  or g5699 (w5377, in[33], n_9);
  nand g2768 (n_30, w5379, w5380);
  nand g5702 (w5380, sky130_fd_sc_hd__inv_1_5_Y[0], n_10);
  or g5701 (w5379, in[4], n_3);
  nand g2769 (n_29, w5381, w5382);
  or g5704 (w5382, in[34], n_14);
  or g5703 (w5381, in[35], n_11);
  nand g2770 (n_28, w5383, w5384);
  nand g5706 (w5384, sky130_fd_sc_hd__inv_1_17_Y[0], n_10);
  or g5705 (w5383, in[16], n_3);
  nand g5708 (w5386, sky130_fd_sc_hd__inv_1_45_Y[0], n_10);
  or g5707 (w5385, in[44], n_3);
  or g5710 (w5388, in[24], n_3);
  or g5709 (w5387, in[25], n_9);
  or g5712 (w5390, in[26], n_14);
  or g5711 (w5389, in[27], n_11);
  nand g5714 (w5392, sky130_fd_sc_hd__inv_1_42_Y[0], n_13);
  or g5713 (w5391, in[43], n_11);
  nand g2775 (n_23, w5393, w5394);
  or g5716 (w5394, in[20], n_3);
  or g5715 (w5393, in[21], n_9);
  nand g2776 (n_22, w5395, w5396);
  or g5718 (w5396, in[36], n_3);
  or g5717 (w5395, in[37], n_9);
  nand g2777 (n_21, w5397, w5398);
  or g5720 (w5398, in[22], n_14);
  or g5719 (w5397, in[23], n_11);
  nand g2778 (n_20, w5399, w5400);
  nand g5722 (w5400, n_2, sky130_fd_sc_hd__inv_1_56_Y[0]);
  nand g5721 (w5399, n_10, sky130_fd_sc_hd__inv_1_57_Y[0]);
  nand g2779 (n_19, w5401, w5402);
  or g5724 (w5402, in[38], n_14);
  or g5723 (w5401, in[39], n_11);
  or g5726 (w5404, in[30], n_14);
  or g5725 (w5403, in[31], n_11);
  nand g2781 (n_17, w5405, w5406);
  nand g5728 (w5406, sky130_fd_sc_hd__inv_1_55_Y[0], n_12);
  or g5727 (w5405, in[54], n_14);
  nor g2782 (n_16, in[19], n_11);
  nand g2783 (n_15, n_10, sky130_fd_sc_hd__inv_1_1_Y[0]);
  not g2784 (n_13, n_14);
  not g2785 (n_11, n_12);
  not g2786 (n_9, n_10);
  nand g2787 (n_8, n_0, sky130_fd_sc_hd__inv_1_58_Y[0]);
  nand g2788 (n_14, n_0, sram[0]);
  nor g2789 (n_12, sram[0], sram[1]);
  nor g2790 (n_10, n_0, sram[0]);
  not g2791 (n_2, n_3);
  nor g2792 (n_7, sram[2], sram[3]);
  nand g2793 (n_6, sram[3], sram[2]);
  nand g2794 (n_5, n_1, sram[3]);
  nor g2795 (n_4, n_1, sram[3]);
  nand g2796 (n_3, sram[1], sram[0]);
  not g2797 (n_1, sram[2]);
  not g2798 (n_0, sram[1]);
  nor g1 (n_129, n_51, w5337);
  and g2 (w5332, w5340, w5341, sram[4], n_129);
  or g3 (n_40, n_130, n_131, w5358, w5359);
  not g4 (n_130, w5391);
  not g5 (n_131, w5392);
  or g6 (n_36, n_132, n_133, w5367, w5368);
  not g7 (n_132, w5385);
  not g8 (n_133, w5386);
  nand g9 (w5348, w5369, w5370, w5403, w5404);
  nand g10 (w5346, w5387, w5388, w5389, w5390);
  and g11 (w5339, w5364, w5365, w5366, n_15);
  or g12 (n_42, n_134, n_135, w5354, w5355);
  not g13 (n_134, w5371);
  not g14 (n_135, w5372);
  or g15 (n_44, n_136, n_137, w5351, w5352);
  not g16 (n_136, w5375);
  not g17 (n_137, w5376);
endmodule

module mux_tree_size60_52(in, sram, sram_inv, out);
  input [0:59] in;
  input [0:5] sram, sram_inv;
  output [0:0] out;
  wire [0:59] in;
  wire [0:5] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_58_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_56_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_1_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_2_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_3_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_5_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_6_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_7_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_8_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_9_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_10_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_11_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_14_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_15_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_17_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_18_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_40_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_41_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_42_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_45_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_46_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_47_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_48_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_49_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_50_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_51_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_53_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_52_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_55_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_57_Y;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_19, n_20, n_21, n_22, n_23, n_28;
  wire n_29, n_30, n_31, n_33, n_36, n_38, n_39, n_40;
  wire n_41, n_42, n_43, n_44, n_45, n_46, n_47, n_48;
  wire n_49, n_50, n_51, n_52, n_53, n_55, n_56, n_58;
  wire n_59, n_60, n_61, n_129, n_130, n_131, n_132, n_133;
  wire n_134, n_135, n_136, n_137, w5407, w5408, w5409, w5410;
  wire w5411, w5412, w5413, w5414, w5415, w5416, w5417, w5418;
  wire w5419, w5420, w5421, w5422, w5423, w5424, w5425, w5426;
  wire w5427, w5428, w5429, w5430, w5431, w5432, w5433, w5434;
  wire w5435, w5436, w5437, w5438, w5439, w5440, w5441, w5442;
  wire w5443, w5444, w5445, w5446, w5447, w5448, w5449, w5450;
  wire w5451, w5452, w5453, w5454, w5455, w5456, w5457, w5458;
  wire w5459, w5460, w5461, w5462, w5463, w5464, w5465, w5466;
  wire w5467, w5468, w5469, w5470, w5471, w5472, w5473, w5474;
  wire w5475, w5476, w5477, w5478, w5479, w5480, w5481, w5482;
  wire w5483;
  not g1482 (sky130_fd_sc_hd__inv_1_58_Y[0], in[58]);
  not g1483 (sky130_fd_sc_hd__inv_1_56_Y[0], in[56]);
  not g1457 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  not g1458 (sky130_fd_sc_hd__inv_1_1_Y[0], in[1]);
  not g1459 (sky130_fd_sc_hd__inv_1_2_Y[0], in[2]);
  not g1460 (sky130_fd_sc_hd__inv_1_3_Y[0], in[3]);
  not g1461 (sky130_fd_sc_hd__inv_1_5_Y[0], in[5]);
  not g1462 (sky130_fd_sc_hd__inv_1_6_Y[0], in[6]);
  not g1463 (sky130_fd_sc_hd__inv_1_7_Y[0], in[7]);
  not g1486 (sky130_fd_sc_hd__inv_1_8_Y[0], in[8]);
  not g1464 (sky130_fd_sc_hd__inv_1_9_Y[0], in[9]);
  not g1465 (sky130_fd_sc_hd__inv_1_10_Y[0], in[10]);
  not g1466 (sky130_fd_sc_hd__inv_1_11_Y[0], in[11]);
  not g1467 (sky130_fd_sc_hd__inv_1_14_Y[0], in[14]);
  not g1468 (sky130_fd_sc_hd__inv_1_15_Y[0], in[15]);
  not g1480 (sky130_fd_sc_hd__inv_1_17_Y[0], in[17]);
  not g1469 (sky130_fd_sc_hd__inv_1_18_Y[0], in[18]);
  not g1470 (sky130_fd_sc_hd__inv_1_40_Y[0], in[40]);
  not g1485 (sky130_fd_sc_hd__inv_1_41_Y[0], in[41]);
  not g1471 (sky130_fd_sc_hd__inv_1_42_Y[0], in[42]);
  not g1472 (sky130_fd_sc_hd__inv_1_45_Y[0], in[45]);
  not g1473 (sky130_fd_sc_hd__inv_1_46_Y[0], in[46]);
  not g1474 (sky130_fd_sc_hd__inv_1_47_Y[0], in[47]);
  not g1481 (sky130_fd_sc_hd__inv_1_48_Y[0], in[48]);
  not g1475 (sky130_fd_sc_hd__inv_1_49_Y[0], in[49]);
  not g1476 (sky130_fd_sc_hd__inv_1_50_Y[0], in[50]);
  not g1477 (sky130_fd_sc_hd__inv_1_51_Y[0], in[51]);
  not g1478 (sky130_fd_sc_hd__inv_1_53_Y[0], in[53]);
  not g1484 (sky130_fd_sc_hd__inv_1_52_Y[0], in[52]);
  not g1479 (sky130_fd_sc_hd__inv_1_55_Y[0], in[55]);
  not g1426 (sky130_fd_sc_hd__inv_1_57_Y[0], in[57]);
  nand g2736 (out, w5407, w5408);
  nand g5730 (w5408, sram[5], n_60);
  or g5729 (w5407, n_61, sram[5]);
  nor g2737 (n_61, w5409, n_59);
  nand g2738 (n_60, w5410, w5411);
  nand g5733 (w5411, sram[4], n_58);
  or g5732 (w5410, sram[4], n_56);
  nor g2739 (n_59, w5412, n_39, n_52, sram[4]);
  and g5734 (w5412, n_20, n_4);
  nor g2740 (n_58, n_55, n_53, w5413);
  and g5735 (w5413, n_42, n_7);
  and g5736 (w5414, n_36, n_7);
  nand g2742 (n_56, n_49, n_48, n_50, w5415);
  or g5737 (w5415, n_6, n_43);
  nor g2743 (n_55, w5416, n_6);
  nand g5740 (w5418, n_4, n_40);
  or g5739 (w5417, n_5, n_46);
  nand g2745 (n_53, w5419, w5420);
  nand g5742 (w5420, n_4, n_44);
  or g5741 (w5419, n_5, n_41);
  nand g2746 (n_52, w5421, w5422);
  or g5744 (w5422, n_6, n_45);
  or g5743 (w5421, n_5, n_38);
  nor g2747 (n_51, n_6, n_47);
  nand g2748 (n_50, w5423, n_4);
  or g2749 (n_49, w5424, n_5);
  nor g5746 (w5424, n_23, n_21);
  nand g2750 (n_48, w5425, n_7);
  nor g2751 (n_47, n_31, n_29);
  nor g2752 (n_46, n_22, n_19);
  nor g2753 (n_45, w5426, n_33, w5427);
  and g5749 (w5427, n_13, sky130_fd_sc_hd__inv_1_50_Y[0]);
  and g5748 (w5426, n_12, sky130_fd_sc_hd__inv_1_51_Y[0]);
  and g5751 (w5429, n_13, sky130_fd_sc_hd__inv_1_10_Y[0]);
  and g5750 (w5428, n_12, sky130_fd_sc_hd__inv_1_11_Y[0]);
  nor g2755 (n_43, n_28, n_16, w5430);
  and g5752 (w5430, n_13, sky130_fd_sc_hd__inv_1_18_Y[0]);
  and g5754 (w5432, n_13, sky130_fd_sc_hd__inv_1_14_Y[0]);
  and g5753 (w5431, n_12, sky130_fd_sc_hd__inv_1_15_Y[0]);
  nor g2757 (n_41, w5433, n_30, w5434);
  and g5756 (w5434, n_13, sky130_fd_sc_hd__inv_1_6_Y[0]);
  and g5755 (w5433, n_12, sky130_fd_sc_hd__inv_1_7_Y[0]);
  and g5758 (w5436, n_2, sky130_fd_sc_hd__inv_1_40_Y[0]);
  and g5757 (w5435, n_10, sky130_fd_sc_hd__inv_1_41_Y[0]);
  nor g2759 (n_39, w5437, sram[3], w5438);
  and g5760 (w5438, sram[1], in[59]);
  and g5759 (w5437, sram[2], n_8);
  nor g2760 (n_38, w5439, n_17, w5440);
  and g5762 (w5440, n_2, sky130_fd_sc_hd__inv_1_52_Y[0]);
  and g5761 (w5439, n_10, sky130_fd_sc_hd__inv_1_53_Y[0]);
  nand g5765 (w5443, n_12, sky130_fd_sc_hd__inv_1_3_Y[0]);
  nand g5764 (w5442, n_2, sky130_fd_sc_hd__inv_1_0_Y[0]);
  nand g5763 (w5441, sky130_fd_sc_hd__inv_1_2_Y[0], n_13);
  and g5767 (w5445, n_13, sky130_fd_sc_hd__inv_1_46_Y[0]);
  and g5766 (w5444, n_12, sky130_fd_sc_hd__inv_1_47_Y[0]);
  or g5769 (w5447, in[28], n_3);
  or g5768 (w5446, in[29], n_9);
  or g5771 (w5449, in[12], n_3);
  or g5770 (w5448, in[13], n_9);
  nand g2765 (n_33, w5450, w5451);
  nand g5773 (w5451, n_2, sky130_fd_sc_hd__inv_1_48_Y[0]);
  nand g5772 (w5450, n_10, sky130_fd_sc_hd__inv_1_49_Y[0]);
  nand g5775 (w5453, n_2, sky130_fd_sc_hd__inv_1_8_Y[0]);
  nand g5774 (w5452, n_10, sky130_fd_sc_hd__inv_1_9_Y[0]);
  nand g2767 (n_31, w5454, w5455);
  or g5777 (w5455, in[32], n_3);
  or g5776 (w5454, in[33], n_9);
  nand g2768 (n_30, w5456, w5457);
  nand g5779 (w5457, sky130_fd_sc_hd__inv_1_5_Y[0], n_10);
  or g5778 (w5456, in[4], n_3);
  nand g2769 (n_29, w5458, w5459);
  or g5781 (w5459, in[34], n_14);
  or g5780 (w5458, in[35], n_11);
  nand g2770 (n_28, w5460, w5461);
  nand g5783 (w5461, sky130_fd_sc_hd__inv_1_17_Y[0], n_10);
  or g5782 (w5460, in[16], n_3);
  nand g5785 (w5463, sky130_fd_sc_hd__inv_1_45_Y[0], n_10);
  or g5784 (w5462, in[44], n_3);
  or g5787 (w5465, in[24], n_3);
  or g5786 (w5464, in[25], n_9);
  or g5789 (w5467, in[26], n_14);
  or g5788 (w5466, in[27], n_11);
  nand g5791 (w5469, sky130_fd_sc_hd__inv_1_42_Y[0], n_13);
  or g5790 (w5468, in[43], n_11);
  nand g2775 (n_23, w5470, w5471);
  or g5793 (w5471, in[20], n_3);
  or g5792 (w5470, in[21], n_9);
  nand g2776 (n_22, w5472, w5473);
  or g5795 (w5473, in[36], n_3);
  or g5794 (w5472, in[37], n_9);
  nand g2777 (n_21, w5474, w5475);
  or g5797 (w5475, in[22], n_14);
  or g5796 (w5474, in[23], n_11);
  nand g2778 (n_20, w5476, w5477);
  nand g5799 (w5477, n_2, sky130_fd_sc_hd__inv_1_56_Y[0]);
  nand g5798 (w5476, n_10, sky130_fd_sc_hd__inv_1_57_Y[0]);
  nand g2779 (n_19, w5478, w5479);
  or g5801 (w5479, in[38], n_14);
  or g5800 (w5478, in[39], n_11);
  or g5803 (w5481, in[30], n_14);
  or g5802 (w5480, in[31], n_11);
  nand g2781 (n_17, w5482, w5483);
  nand g5805 (w5483, sky130_fd_sc_hd__inv_1_55_Y[0], n_12);
  or g5804 (w5482, in[54], n_14);
  nor g2782 (n_16, in[19], n_11);
  nand g2783 (n_15, n_10, sky130_fd_sc_hd__inv_1_1_Y[0]);
  not g2784 (n_13, n_14);
  not g2785 (n_11, n_12);
  not g2786 (n_9, n_10);
  nand g2787 (n_8, n_0, sky130_fd_sc_hd__inv_1_58_Y[0]);
  nand g2788 (n_14, n_0, sram[0]);
  nor g2789 (n_12, sram[0], sram[1]);
  nor g2790 (n_10, n_0, sram[0]);
  not g2791 (n_2, n_3);
  nor g2792 (n_7, sram[2], sram[3]);
  nand g2793 (n_6, sram[3], sram[2]);
  nand g2794 (n_5, n_1, sram[3]);
  nor g2795 (n_4, n_1, sram[3]);
  nand g2796 (n_3, sram[1], sram[0]);
  not g2797 (n_1, sram[2]);
  not g2798 (n_0, sram[1]);
  nor g1 (n_129, n_51, w5414);
  and g2 (w5409, w5417, w5418, sram[4], n_129);
  or g3 (n_40, n_130, n_131, w5435, w5436);
  not g4 (n_130, w5468);
  not g5 (n_131, w5469);
  or g6 (n_36, n_132, n_133, w5444, w5445);
  not g7 (n_132, w5462);
  not g8 (n_133, w5463);
  nand g9 (w5425, w5446, w5447, w5480, w5481);
  nand g10 (w5423, w5464, w5465, w5466, w5467);
  and g11 (w5416, w5441, w5442, w5443, n_15);
  or g12 (n_42, n_134, n_135, w5431, w5432);
  not g13 (n_134, w5448);
  not g14 (n_135, w5449);
  or g15 (n_44, n_136, n_137, w5428, w5429);
  not g16 (n_136, w5452);
  not g17 (n_137, w5453);
endmodule

module mux_tree_size60_53(in, sram, sram_inv, out);
  input [0:59] in;
  input [0:5] sram, sram_inv;
  output [0:0] out;
  wire [0:59] in;
  wire [0:5] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_56_Y;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_23, n_25, n_27, n_28, n_29, n_30, n_32;
  wire n_33, n_34, n_35, n_36, n_37, n_39, n_40, n_41;
  wire n_42, n_43, n_44, n_45, n_46, n_47, n_48, n_49;
  wire n_50, n_51, n_52, n_53, n_54, n_55, n_56, n_57;
  wire n_58, n_59, n_60, w5484, w5485, w5486, w5487, w5488;
  wire w5490, w5491, w5492, w5493, w5494, w5495, w5496, w5497;
  wire w5498, w5499, w5500, w5501, w5502, w5503, w5504, w5505;
  wire w5506, w5507, w5508, w5509, w5510, w5511, w5512, w5513;
  wire w5514, w5515, w5516, w5517, w5518, w5519, w5520, w5521;
  wire w5522, w5523, w5524, w5525, w5526, w5527, w5528, w5529;
  wire w5530, w5531, w5532, w5533, w5534, w5535, w5536, w5537;
  wire w5538, w5539, w5540, w5541, w5542, w5543, w5544, w5545;
  wire w5546, w5547, w5548, w5549, w5550, w5551, w5552, w5553;
  wire w5554, w5555, w5556, w5557, w5558, w5559, w5560, w5561;
  wire w5562, w5563, w5564, w5565, w5566, w5567;
  not g1334 (sky130_fd_sc_hd__inv_1_56_Y[0], in[56]);
  not g2585 (out, n_60);
  nand g2586 (n_60, w5488, w5493);
  nand g5815 (w5493, w5492, sram[5]);
  nand g5814 (w5492, w5490, w5491);
  nand g5813 (w5491, n_57, sram[4]);
  nand g5812 (w5490, w5484, n_56);
  or g5810 (w5488, w5487, sram[5]);
  and g5809 (w5487, w5485, w5486);
  nand g5808 (w5486, n_55, sram[4]);
  nand g5807 (w5485, w5484, n_59);
  not g5806 (w5484, sram[4]);
  nand g2587 (n_59, w5494, n_58);
  or g5816 (w5494, n_44, n_11);
  and g2588 (n_58, w5495, w5496, w5497);
  nand g5819 (w5497, n_4, n_39);
  nand g5818 (w5496, n_5, n_8);
  nand g5817 (w5495, n_45, n_6);
  nand g2589 (n_57, n_54, n_46, n_52, w5498);
  or g5820 (w5498, n_7, n_42);
  nand g2590 (n_56, n_49, n_48, n_50, w5499);
  or g5821 (w5499, n_7, n_41);
  nand g2591 (n_55, n_53, n_47, n_51, w5500);
  or g5822 (w5500, n_7, n_40);
  nand g2592 (n_54, n_43, n_4);
  nand g2593 (n_53, w5501, n_4);
  nand g2594 (n_52, w5502, n_5);
  or g2595 (n_51, w5503, n_11);
  nor g5825 (w5503, n_33, n_30);
  or g2596 (n_50, w5504, n_11);
  nor g5826 (w5504, n_25, n_23);
  nand g2597 (n_49, w5505, n_4);
  nand g2598 (n_48, w5506, n_5);
  nand g2599 (n_47, w5507, n_5);
  or g2600 (n_46, w5508, n_11);
  nor g5830 (w5508, n_32, n_37);
  nand g2601 (n_45, w5509, w5510, n_16);
  or g5832 (w5510, in[50], n_10);
  or g5831 (w5509, in[48], n_9);
  nor g2602 (n_44, n_27, n_13, n_12);
  nand g2603 (n_43, w5511, w5512, n_15);
  or g5834 (w5512, in[10], n_10);
  or g5833 (w5511, in[8], n_9);
  nor g2604 (n_42, n_35, n_34);
  nor g2605 (n_41, n_29, n_28);
  nor g2606 (n_40, n_14, n_36);
  nand g2607 (n_39, w5513, w5514, n_0);
  or g5836 (w5514, in[57], n_2);
  or g5835 (w5513, in[58], sram[1]);
  or g5838 (w5516, in[12], n_9);
  or g5837 (w5515, in[13], n_2);
  nand g2609 (n_37, w5517, w5518);
  or g5840 (w5518, in[6], n_10);
  or g5839 (w5517, in[7], n_3);
  nand g2610 (n_36, w5519, w5520);
  or g5842 (w5520, in[34], n_10);
  or g5841 (w5519, in[35], n_3);
  nand g2611 (n_35, w5521, w5522);
  or g5844 (w5522, in[0], n_9);
  or g5843 (w5521, in[1], n_2);
  nand g2612 (n_34, w5523, w5524);
  or g5846 (w5524, in[2], n_10);
  or g5845 (w5523, in[3], n_3);
  nand g2613 (n_33, w5525, w5526);
  or g5848 (w5526, in[36], n_9);
  or g5847 (w5525, in[37], n_2);
  nand g2614 (n_32, w5527, w5528);
  or g5850 (w5528, in[4], n_9);
  or g5849 (w5527, in[5], n_2);
  or g5852 (w5530, in[14], n_10);
  or g5851 (w5529, in[15], n_3);
  nand g2616 (n_30, w5531, w5532);
  or g5854 (w5532, in[38], n_10);
  or g5853 (w5531, in[39], n_3);
  nand g2617 (n_29, w5533, w5534);
  or g5856 (w5534, in[16], n_9);
  or g5855 (w5533, in[17], n_2);
  nand g2618 (n_28, w5535, w5536);
  or g5858 (w5536, in[18], n_10);
  or g5857 (w5535, in[19], n_3);
  nand g2619 (n_27, w5537, w5538);
  or g5860 (w5538, in[52], n_9);
  or g5859 (w5537, in[55], n_3);
  or g5862 (w5540, in[40], n_9);
  or g5861 (w5539, in[41], n_2);
  nand g2621 (n_25, w5541, w5542);
  or g5864 (w5542, in[20], n_9);
  or g5863 (w5541, in[21], n_2);
  or g5866 (w5544, in[42], n_10);
  or g5865 (w5543, in[43], n_3);
  nand g2623 (n_23, w5545, w5546);
  or g5868 (w5546, in[22], n_10);
  or g5867 (w5545, in[23], n_3);
  or g5870 (w5548, in[24], n_9);
  or g5869 (w5547, in[25], n_2);
  or g5872 (w5550, in[26], n_10);
  or g5871 (w5549, in[27], n_3);
  or g5874 (w5552, in[44], n_9);
  or g5873 (w5551, in[45], n_2);
  or g5876 (w5554, in[28], n_9);
  or g5875 (w5553, in[29], n_2);
  or g5878 (w5556, in[46], n_10);
  or g5877 (w5555, in[47], n_3);
  or g5880 (w5558, in[30], n_10);
  or g5879 (w5557, in[31], n_3);
  and g2630 (n_16, w5559, w5560);
  or g5882 (w5560, in[49], n_2);
  or g5881 (w5559, in[51], n_3);
  and g2631 (n_15, w5561, w5562);
  or g5884 (w5562, in[9], n_2);
  or g5883 (w5561, in[11], n_3);
  nand g2632 (n_14, w5563, w5564);
  or g5886 (w5564, in[32], n_9);
  or g5885 (w5563, in[33], n_2);
  nor g2634 (n_13, in[54], n_10);
  nor g2635 (n_12, in[53], n_2);
  nand g2637 (n_8, sram[1], in[59]);
  nand g2638 (n_11, w5565, sram[3]);
  not g5887 (w5565, sram[2]);
  nand g2639 (n_10, n_1, sram[0]);
  nand g2640 (n_9, sram[1], sram[0]);
  not g2641 (n_6, n_7);
  nand g2642 (n_7, sram[3], sram[2]);
  nor g2643 (n_5, sram[2], sram[3]);
  and g2644 (n_4, w5566, sram[2]);
  not g5888 (w5566, sram[3]);
  or g2645 (n_3, sram[0], sram[1]);
  or g2646 (n_2, n_1, sram[0]);
  not g2647 (n_1, sram[1]);
  nand g2 (n_0, w5567, sky130_fd_sc_hd__inv_1_56_Y[0]);
  not g5889 (w5567, n_9);
  nand g1 (w5501, w5543, w5544, w5539, w5540);
  nand g3 (w5507, w5551, w5552, w5555, w5556);
  nand g4 (w5505, w5547, w5548, w5549, w5550);
  nand g5 (w5506, w5553, w5554, w5557, w5558);
  nand g6 (w5502, w5515, w5516, w5529, w5530);
endmodule

module mux_tree_size60_54(in, sram, sram_inv, out);
  input [0:59] in;
  input [0:5] sram, sram_inv;
  output [0:0] out;
  wire [0:59] in;
  wire [0:5] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_1_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_2_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_3_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_5_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_6_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_7_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_8_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_9_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_10_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_11_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_14_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_15_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_17_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_18_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_19_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_40_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_41_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_42_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_45_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_46_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_47_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_48_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_49_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_50_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_52_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_53_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_55_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_51_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_57_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_56_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_58_Y;
  wire n_0, n_1, n_3, n_4, n_5, n_6, n_7, n_8;
  wire n_9, n_10, n_11, n_12, n_13, n_14, n_15, n_16;
  wire n_17, n_19, n_20, n_21, n_22, n_23, n_29, n_30;
  wire n_31, n_33, n_35, n_36, n_38, n_39, n_40, n_41;
  wire n_42, n_43, n_44, n_45, n_46, n_47, n_48, n_49;
  wire n_50, n_51, n_52, n_53, n_55, n_56, n_58, n_59;
  wire n_60, n_61, n_129, n_130, n_131, n_132, n_133, n_134;
  wire n_135, n_136, n_137, w5568, w5569, w5570, w5571, w5572;
  wire w5573, w5574, w5575, w5576, w5577, w5578, w5579, w5580;
  wire w5581, w5582, w5583, w5584, w5585, w5586, w5587, w5588;
  wire w5589, w5590, w5591, w5592, w5593, w5594, w5595, w5596;
  wire w5597, w5598, w5599, w5600, w5601, w5602, w5603, w5604;
  wire w5605, w5606, w5607, w5608, w5609, w5610, w5611, w5612;
  wire w5613, w5614, w5615, w5616, w5617, w5618, w5619, w5620;
  wire w5621, w5622, w5623, w5624, w5625, w5626, w5627, w5628;
  wire w5629, w5630, w5631, w5632, w5633, w5634, w5635, w5636;
  wire w5637, w5638, w5639, w5640, w5641, w5642, w5643, w5644;
  wire w5645;
  not g1478 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  not g1491 (sky130_fd_sc_hd__inv_1_1_Y[0], in[1]);
  not g1483 (sky130_fd_sc_hd__inv_1_2_Y[0], in[2]);
  not g1493 (sky130_fd_sc_hd__inv_1_3_Y[0], in[3]);
  not g1470 (sky130_fd_sc_hd__inv_1_5_Y[0], in[5]);
  not g1473 (sky130_fd_sc_hd__inv_1_6_Y[0], in[6]);
  not g1492 (sky130_fd_sc_hd__inv_1_7_Y[0], in[7]);
  not g1479 (sky130_fd_sc_hd__inv_1_8_Y[0], in[8]);
  not g1477 (sky130_fd_sc_hd__inv_1_9_Y[0], in[9]);
  not g1489 (sky130_fd_sc_hd__inv_1_10_Y[0], in[10]);
  not g1482 (sky130_fd_sc_hd__inv_1_11_Y[0], in[11]);
  not g1469 (sky130_fd_sc_hd__inv_1_14_Y[0], in[14]);
  not g1490 (sky130_fd_sc_hd__inv_1_15_Y[0], in[15]);
  not g1488 (sky130_fd_sc_hd__inv_1_17_Y[0], in[17]);
  not g1467 (sky130_fd_sc_hd__inv_1_18_Y[0], in[18]);
  not g1468 (sky130_fd_sc_hd__inv_1_19_Y[0], in[19]);
  not g1480 (sky130_fd_sc_hd__inv_1_40_Y[0], in[40]);
  not g1472 (sky130_fd_sc_hd__inv_1_41_Y[0], in[41]);
  not g1476 (sky130_fd_sc_hd__inv_1_42_Y[0], in[42]);
  not g1465 (sky130_fd_sc_hd__inv_1_45_Y[0], in[45]);
  not g1474 (sky130_fd_sc_hd__inv_1_46_Y[0], in[46]);
  not g1466 (sky130_fd_sc_hd__inv_1_47_Y[0], in[47]);
  not g1484 (sky130_fd_sc_hd__inv_1_48_Y[0], in[48]);
  not g1481 (sky130_fd_sc_hd__inv_1_49_Y[0], in[49]);
  not g1486 (sky130_fd_sc_hd__inv_1_50_Y[0], in[50]);
  not g1487 (sky130_fd_sc_hd__inv_1_52_Y[0], in[52]);
  not g1496 (sky130_fd_sc_hd__inv_1_53_Y[0], in[53]);
  not g1494 (sky130_fd_sc_hd__inv_1_55_Y[0], in[55]);
  not g1495 (sky130_fd_sc_hd__inv_1_51_Y[0], in[51]);
  not g1471 (sky130_fd_sc_hd__inv_1_57_Y[0], in[57]);
  not g1485 (sky130_fd_sc_hd__inv_1_56_Y[0], in[56]);
  not g1432 (sky130_fd_sc_hd__inv_1_58_Y[0], in[58]);
  nand g2743 (out, w5568, w5569);
  nand g5891 (w5569, sram[5], n_60);
  or g5890 (w5568, sram[5], n_61);
  nor g2744 (n_61, w5570, n_59);
  nand g2745 (n_60, w5571, w5572);
  nand g5894 (w5572, sram[4], n_58);
  or g5893 (w5571, sram[4], n_56);
  nor g2746 (n_59, w5573, sram[4], n_52, n_43);
  and g5895 (w5573, n_20, n_5);
  nor g2747 (n_58, n_55, n_53, w5574);
  and g5896 (w5574, n_42, n_8);
  and g5897 (w5575, n_36, n_8);
  nand g2749 (n_56, n_49, n_48, n_50, w5576);
  or g5898 (w5576, n_7, n_40);
  nor g2750 (n_55, w5577, n_7);
  nand g5901 (w5579, n_5, n_39);
  or g5900 (w5578, n_6, n_46);
  nand g2752 (n_53, w5580, w5581);
  nand g5903 (w5581, n_5, n_44);
  or g5902 (w5580, n_6, n_41);
  nand g2753 (n_52, w5582, w5583);
  or g5905 (w5583, n_7, n_45);
  or g5904 (w5582, n_6, n_38);
  nor g2754 (n_51, n_7, n_47);
  nand g2755 (n_50, w5584, n_5);
  or g2756 (n_49, w5585, n_6);
  nor g5907 (w5585, n_23, n_21);
  nand g2757 (n_48, w5586, n_8);
  nor g2758 (n_47, n_31, n_29);
  nor g2759 (n_46, n_22, n_19);
  nor g2760 (n_45, w5587, n_33, w5588);
  and g5910 (w5588, n_12, sky130_fd_sc_hd__inv_1_50_Y[0]);
  and g5909 (w5587, n_15, sky130_fd_sc_hd__inv_1_51_Y[0]);
  and g5912 (w5590, n_12, sky130_fd_sc_hd__inv_1_10_Y[0]);
  and g5911 (w5589, n_15, sky130_fd_sc_hd__inv_1_11_Y[0]);
  nor g2762 (n_43, w5591, sram[3], w5592);
  and g5914 (w5592, in[59], sram[1]);
  and g5913 (w5591, n_9, sram[2]);
  and g5916 (w5594, n_12, sky130_fd_sc_hd__inv_1_14_Y[0]);
  and g5915 (w5593, n_15, sky130_fd_sc_hd__inv_1_15_Y[0]);
  nor g2764 (n_41, w5595, n_30, w5596);
  and g5918 (w5596, n_12, sky130_fd_sc_hd__inv_1_6_Y[0]);
  and g5917 (w5595, n_15, sky130_fd_sc_hd__inv_1_7_Y[0]);
  nor g2765 (n_40, w5597, n_35, w5598);
  and g5920 (w5598, n_12, sky130_fd_sc_hd__inv_1_18_Y[0]);
  and g5919 (w5597, n_15, sky130_fd_sc_hd__inv_1_19_Y[0]);
  and g5922 (w5600, n_10, sky130_fd_sc_hd__inv_1_40_Y[0]);
  and g5921 (w5599, n_4, sky130_fd_sc_hd__inv_1_41_Y[0]);
  nor g2767 (n_38, w5601, n_17, w5602);
  and g5924 (w5602, n_10, sky130_fd_sc_hd__inv_1_52_Y[0]);
  and g5923 (w5601, n_4, sky130_fd_sc_hd__inv_1_53_Y[0]);
  nand g5927 (w5605, n_15, sky130_fd_sc_hd__inv_1_3_Y[0]);
  nand g5926 (w5604, n_10, sky130_fd_sc_hd__inv_1_0_Y[0]);
  nand g5925 (w5603, sky130_fd_sc_hd__inv_1_2_Y[0], n_12);
  and g5929 (w5607, n_12, sky130_fd_sc_hd__inv_1_46_Y[0]);
  and g5928 (w5606, n_15, sky130_fd_sc_hd__inv_1_47_Y[0]);
  nand g2770 (n_35, w5608, w5609);
  nand g5931 (w5609, sky130_fd_sc_hd__inv_1_17_Y[0], n_4);
  or g5930 (w5608, in[16], n_11);
  or g5933 (w5611, in[12], n_11);
  or g5932 (w5610, in[13], n_3);
  nand g2772 (n_33, w5612, w5613);
  nand g5935 (w5613, n_10, sky130_fd_sc_hd__inv_1_48_Y[0]);
  nand g5934 (w5612, n_4, sky130_fd_sc_hd__inv_1_49_Y[0]);
  nand g5937 (w5615, n_10, sky130_fd_sc_hd__inv_1_8_Y[0]);
  nand g5936 (w5614, n_4, sky130_fd_sc_hd__inv_1_9_Y[0]);
  nand g2774 (n_31, w5616, w5617);
  or g5939 (w5617, in[32], n_11);
  or g5938 (w5616, in[33], n_3);
  nand g2775 (n_30, w5618, w5619);
  nand g5941 (w5619, sky130_fd_sc_hd__inv_1_5_Y[0], n_4);
  or g5940 (w5618, in[4], n_11);
  nand g2776 (n_29, w5620, w5621);
  or g5943 (w5621, in[34], n_13);
  or g5942 (w5620, in[35], n_14);
  or g5945 (w5623, in[28], n_11);
  or g5944 (w5622, in[29], n_3);
  nand g5947 (w5625, sky130_fd_sc_hd__inv_1_45_Y[0], n_4);
  or g5946 (w5624, in[44], n_11);
  or g5949 (w5627, in[24], n_11);
  or g5948 (w5626, in[25], n_3);
  or g5951 (w5629, in[26], n_13);
  or g5950 (w5628, in[27], n_14);
  nand g5953 (w5631, sky130_fd_sc_hd__inv_1_42_Y[0], n_12);
  or g5952 (w5630, in[43], n_14);
  nand g2782 (n_23, w5632, w5633);
  or g5955 (w5633, in[20], n_11);
  or g5954 (w5632, in[21], n_3);
  nand g2783 (n_22, w5634, w5635);
  or g5957 (w5635, in[36], n_11);
  or g5956 (w5634, in[37], n_3);
  nand g2784 (n_21, w5636, w5637);
  or g5959 (w5637, in[22], n_13);
  or g5958 (w5636, in[23], n_14);
  nand g2785 (n_20, w5638, w5639);
  nand g5961 (w5639, n_10, sky130_fd_sc_hd__inv_1_56_Y[0]);
  nand g5960 (w5638, n_4, sky130_fd_sc_hd__inv_1_57_Y[0]);
  nand g2786 (n_19, w5640, w5641);
  or g5963 (w5641, in[38], n_13);
  or g5962 (w5640, in[39], n_14);
  or g5965 (w5643, in[30], n_13);
  or g5964 (w5642, in[31], n_14);
  nand g2788 (n_17, w5644, w5645);
  nand g5967 (w5645, sky130_fd_sc_hd__inv_1_55_Y[0], n_15);
  or g5966 (w5644, in[54], n_13);
  nand g2789 (n_16, n_4, sky130_fd_sc_hd__inv_1_1_Y[0]);
  not g2790 (n_14, n_15);
  not g2791 (n_12, n_13);
  not g2792 (n_10, n_11);
  nand g2793 (n_9, n_1, sky130_fd_sc_hd__inv_1_58_Y[0]);
  nor g2794 (n_15, sram[0], sram[1]);
  nand g2795 (n_13, n_1, sram[0]);
  nand g2796 (n_11, sram[1], sram[0]);
  not g2797 (n_3, n_4);
  nor g2798 (n_8, sram[2], sram[3]);
  nand g2799 (n_7, sram[3], sram[2]);
  nand g2800 (n_6, n_0, sram[3]);
  nor g2801 (n_5, n_0, sram[3]);
  nor g2802 (n_4, n_1, sram[0]);
  not g2804 (n_1, sram[1]);
  not g2805 (n_0, sram[2]);
  nor g1 (n_129, n_51, w5575);
  and g2 (w5570, w5578, w5579, sram[4], n_129);
  or g3 (n_39, n_130, n_131, w5599, w5600);
  not g4 (n_130, w5630);
  not g5 (n_131, w5631);
  or g6 (n_36, n_132, n_133, w5606, w5607);
  not g7 (n_132, w5624);
  not g8 (n_133, w5625);
  nand g9 (w5586, w5622, w5623, w5642, w5643);
  nand g10 (w5584, w5626, w5627, w5628, w5629);
  and g11 (w5577, w5603, w5604, w5605, n_16);
  or g12 (n_42, n_134, n_135, w5593, w5594);
  not g13 (n_134, w5610);
  not g14 (n_135, w5611);
  or g15 (n_44, n_136, n_137, w5589, w5590);
  not g16 (n_136, w5614);
  not g17 (n_137, w5615);
endmodule

module mux_tree_size60_55(in, sram, sram_inv, out);
  input [0:59] in;
  input [0:5] sram, sram_inv;
  output [0:0] out;
  wire [0:59] in;
  wire [0:5] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_1_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_2_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_3_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_5_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_6_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_7_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_8_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_9_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_10_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_11_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_14_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_15_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_17_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_18_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_19_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_40_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_41_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_42_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_45_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_46_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_47_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_48_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_49_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_50_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_51_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_52_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_53_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_55_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_56_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_57_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_58_Y;
  wire n_0, n_1, n_3, n_4, n_5, n_6, n_7, n_8;
  wire n_9, n_10, n_11, n_12, n_13, n_14, n_15, n_16;
  wire n_17, n_19, n_20, n_21, n_22, n_23, n_29, n_30;
  wire n_31, n_33, n_35, n_36, n_38, n_39, n_40, n_41;
  wire n_42, n_43, n_44, n_45, n_46, n_47, n_48, n_49;
  wire n_50, n_51, n_52, n_53, n_55, n_56, n_58, n_59;
  wire n_60, n_61, n_129, n_130, n_131, n_132, n_133, n_134;
  wire n_135, n_136, n_137, w5646, w5647, w5648, w5649, w5650;
  wire w5651, w5652, w5653, w5654, w5655, w5656, w5657, w5658;
  wire w5659, w5660, w5661, w5662, w5663, w5664, w5665, w5666;
  wire w5667, w5668, w5669, w5670, w5671, w5672, w5673, w5674;
  wire w5675, w5676, w5677, w5678, w5679, w5680, w5681, w5682;
  wire w5683, w5684, w5685, w5686, w5687, w5688, w5689, w5690;
  wire w5691, w5692, w5693, w5694, w5695, w5696, w5697, w5698;
  wire w5699, w5700, w5701, w5702, w5703, w5704, w5705, w5706;
  wire w5707, w5708, w5709, w5710, w5711, w5712, w5713, w5714;
  wire w5715, w5716, w5717, w5718, w5719, w5720, w5721, w5722;
  wire w5723;
  not g1473 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  not g1466 (sky130_fd_sc_hd__inv_1_1_Y[0], in[1]);
  not g1488 (sky130_fd_sc_hd__inv_1_2_Y[0], in[2]);
  not g1487 (sky130_fd_sc_hd__inv_1_3_Y[0], in[3]);
  not g1495 (sky130_fd_sc_hd__inv_1_5_Y[0], in[5]);
  not g1470 (sky130_fd_sc_hd__inv_1_6_Y[0], in[6]);
  not g1492 (sky130_fd_sc_hd__inv_1_7_Y[0], in[7]);
  not g1474 (sky130_fd_sc_hd__inv_1_8_Y[0], in[8]);
  not g1496 (sky130_fd_sc_hd__inv_1_9_Y[0], in[9]);
  not g1471 (sky130_fd_sc_hd__inv_1_10_Y[0], in[10]);
  not g1472 (sky130_fd_sc_hd__inv_1_11_Y[0], in[11]);
  not g1475 (sky130_fd_sc_hd__inv_1_14_Y[0], in[14]);
  not g1486 (sky130_fd_sc_hd__inv_1_15_Y[0], in[15]);
  not g1491 (sky130_fd_sc_hd__inv_1_17_Y[0], in[17]);
  not g1469 (sky130_fd_sc_hd__inv_1_18_Y[0], in[18]);
  not g1483 (sky130_fd_sc_hd__inv_1_19_Y[0], in[19]);
  not g1468 (sky130_fd_sc_hd__inv_1_40_Y[0], in[40]);
  not g1494 (sky130_fd_sc_hd__inv_1_41_Y[0], in[41]);
  not g1480 (sky130_fd_sc_hd__inv_1_42_Y[0], in[42]);
  not g1481 (sky130_fd_sc_hd__inv_1_45_Y[0], in[45]);
  not g1477 (sky130_fd_sc_hd__inv_1_46_Y[0], in[46]);
  not g1493 (sky130_fd_sc_hd__inv_1_47_Y[0], in[47]);
  not g1489 (sky130_fd_sc_hd__inv_1_48_Y[0], in[48]);
  not g1467 (sky130_fd_sc_hd__inv_1_49_Y[0], in[49]);
  not g1482 (sky130_fd_sc_hd__inv_1_50_Y[0], in[50]);
  not g1465 (sky130_fd_sc_hd__inv_1_51_Y[0], in[51]);
  not g1478 (sky130_fd_sc_hd__inv_1_52_Y[0], in[52]);
  not g1484 (sky130_fd_sc_hd__inv_1_53_Y[0], in[53]);
  not g1490 (sky130_fd_sc_hd__inv_1_55_Y[0], in[55]);
  not g1476 (sky130_fd_sc_hd__inv_1_56_Y[0], in[56]);
  not g1479 (sky130_fd_sc_hd__inv_1_57_Y[0], in[57]);
  not g1432 (sky130_fd_sc_hd__inv_1_58_Y[0], in[58]);
  nand g2743 (out, w5646, w5647);
  nand g5969 (w5647, sram[5], n_60);
  or g5968 (w5646, sram[5], n_61);
  nor g2744 (n_61, w5648, n_59);
  nand g2745 (n_60, w5649, w5650);
  nand g5972 (w5650, sram[4], n_58);
  or g5971 (w5649, sram[4], n_56);
  nor g2746 (n_59, w5651, sram[4], n_52, n_43);
  and g5973 (w5651, n_20, n_5);
  nor g2747 (n_58, n_55, n_53, w5652);
  and g5974 (w5652, n_42, n_8);
  and g5975 (w5653, n_36, n_8);
  nand g2749 (n_56, n_49, n_48, n_50, w5654);
  or g5976 (w5654, n_7, n_40);
  nor g2750 (n_55, w5655, n_7);
  nand g5979 (w5657, n_5, n_39);
  or g5978 (w5656, n_6, n_46);
  nand g2752 (n_53, w5658, w5659);
  nand g5981 (w5659, n_5, n_44);
  or g5980 (w5658, n_6, n_41);
  nand g2753 (n_52, w5660, w5661);
  or g5983 (w5661, n_7, n_45);
  or g5982 (w5660, n_6, n_38);
  nor g2754 (n_51, n_7, n_47);
  nand g2755 (n_50, w5662, n_5);
  or g2756 (n_49, w5663, n_6);
  nor g5985 (w5663, n_23, n_21);
  nand g2757 (n_48, w5664, n_8);
  nor g2758 (n_47, n_31, n_29);
  nor g2759 (n_46, n_22, n_19);
  nor g2760 (n_45, w5665, n_33, w5666);
  and g5988 (w5666, n_12, sky130_fd_sc_hd__inv_1_50_Y[0]);
  and g5987 (w5665, n_15, sky130_fd_sc_hd__inv_1_51_Y[0]);
  and g5990 (w5668, n_12, sky130_fd_sc_hd__inv_1_10_Y[0]);
  and g5989 (w5667, n_15, sky130_fd_sc_hd__inv_1_11_Y[0]);
  nor g2762 (n_43, w5669, sram[3], w5670);
  and g5992 (w5670, in[59], sram[1]);
  and g5991 (w5669, n_9, sram[2]);
  and g5994 (w5672, n_12, sky130_fd_sc_hd__inv_1_14_Y[0]);
  and g5993 (w5671, n_15, sky130_fd_sc_hd__inv_1_15_Y[0]);
  nor g2764 (n_41, w5673, n_30, w5674);
  and g5996 (w5674, n_12, sky130_fd_sc_hd__inv_1_6_Y[0]);
  and g5995 (w5673, n_15, sky130_fd_sc_hd__inv_1_7_Y[0]);
  nor g2765 (n_40, w5675, n_35, w5676);
  and g5998 (w5676, n_12, sky130_fd_sc_hd__inv_1_18_Y[0]);
  and g5997 (w5675, n_15, sky130_fd_sc_hd__inv_1_19_Y[0]);
  and g6000 (w5678, n_10, sky130_fd_sc_hd__inv_1_40_Y[0]);
  and g5999 (w5677, n_4, sky130_fd_sc_hd__inv_1_41_Y[0]);
  nor g2767 (n_38, w5679, n_17, w5680);
  and g6002 (w5680, n_10, sky130_fd_sc_hd__inv_1_52_Y[0]);
  and g6001 (w5679, n_4, sky130_fd_sc_hd__inv_1_53_Y[0]);
  nand g6005 (w5683, n_15, sky130_fd_sc_hd__inv_1_3_Y[0]);
  nand g6004 (w5682, n_10, sky130_fd_sc_hd__inv_1_0_Y[0]);
  nand g6003 (w5681, sky130_fd_sc_hd__inv_1_2_Y[0], n_12);
  and g6007 (w5685, n_12, sky130_fd_sc_hd__inv_1_46_Y[0]);
  and g6006 (w5684, n_15, sky130_fd_sc_hd__inv_1_47_Y[0]);
  nand g2770 (n_35, w5686, w5687);
  nand g6009 (w5687, sky130_fd_sc_hd__inv_1_17_Y[0], n_4);
  or g6008 (w5686, in[16], n_11);
  or g6011 (w5689, in[12], n_11);
  or g6010 (w5688, in[13], n_3);
  nand g2772 (n_33, w5690, w5691);
  nand g6013 (w5691, n_10, sky130_fd_sc_hd__inv_1_48_Y[0]);
  nand g6012 (w5690, n_4, sky130_fd_sc_hd__inv_1_49_Y[0]);
  nand g6015 (w5693, n_10, sky130_fd_sc_hd__inv_1_8_Y[0]);
  nand g6014 (w5692, n_4, sky130_fd_sc_hd__inv_1_9_Y[0]);
  nand g2774 (n_31, w5694, w5695);
  or g6017 (w5695, in[32], n_11);
  or g6016 (w5694, in[33], n_3);
  nand g2775 (n_30, w5696, w5697);
  nand g6019 (w5697, sky130_fd_sc_hd__inv_1_5_Y[0], n_4);
  or g6018 (w5696, in[4], n_11);
  nand g2776 (n_29, w5698, w5699);
  or g6021 (w5699, in[34], n_13);
  or g6020 (w5698, in[35], n_14);
  or g6023 (w5701, in[28], n_11);
  or g6022 (w5700, in[29], n_3);
  nand g6025 (w5703, sky130_fd_sc_hd__inv_1_45_Y[0], n_4);
  or g6024 (w5702, in[44], n_11);
  or g6027 (w5705, in[24], n_11);
  or g6026 (w5704, in[25], n_3);
  or g6029 (w5707, in[26], n_13);
  or g6028 (w5706, in[27], n_14);
  nand g6031 (w5709, sky130_fd_sc_hd__inv_1_42_Y[0], n_12);
  or g6030 (w5708, in[43], n_14);
  nand g2782 (n_23, w5710, w5711);
  or g6033 (w5711, in[20], n_11);
  or g6032 (w5710, in[21], n_3);
  nand g2783 (n_22, w5712, w5713);
  or g6035 (w5713, in[36], n_11);
  or g6034 (w5712, in[37], n_3);
  nand g2784 (n_21, w5714, w5715);
  or g6037 (w5715, in[22], n_13);
  or g6036 (w5714, in[23], n_14);
  nand g2785 (n_20, w5716, w5717);
  nand g6039 (w5717, n_10, sky130_fd_sc_hd__inv_1_56_Y[0]);
  nand g6038 (w5716, n_4, sky130_fd_sc_hd__inv_1_57_Y[0]);
  nand g2786 (n_19, w5718, w5719);
  or g6041 (w5719, in[38], n_13);
  or g6040 (w5718, in[39], n_14);
  or g6043 (w5721, in[30], n_13);
  or g6042 (w5720, in[31], n_14);
  nand g2788 (n_17, w5722, w5723);
  nand g6045 (w5723, sky130_fd_sc_hd__inv_1_55_Y[0], n_15);
  or g6044 (w5722, in[54], n_13);
  nand g2789 (n_16, n_4, sky130_fd_sc_hd__inv_1_1_Y[0]);
  not g2790 (n_14, n_15);
  not g2791 (n_12, n_13);
  not g2792 (n_10, n_11);
  nand g2793 (n_9, n_1, sky130_fd_sc_hd__inv_1_58_Y[0]);
  nor g2794 (n_15, sram[0], sram[1]);
  nand g2795 (n_13, n_1, sram[0]);
  nand g2796 (n_11, sram[1], sram[0]);
  not g2797 (n_3, n_4);
  nor g2798 (n_8, sram[2], sram[3]);
  nand g2799 (n_7, sram[3], sram[2]);
  nand g2800 (n_6, n_0, sram[3]);
  nor g2801 (n_5, n_0, sram[3]);
  nor g2802 (n_4, n_1, sram[0]);
  not g2804 (n_1, sram[1]);
  not g2805 (n_0, sram[2]);
  nor g1 (n_129, n_51, w5653);
  and g2 (w5648, w5656, w5657, sram[4], n_129);
  or g3 (n_39, n_130, n_131, w5677, w5678);
  not g4 (n_130, w5708);
  not g5 (n_131, w5709);
  or g6 (n_36, n_132, n_133, w5684, w5685);
  not g7 (n_132, w5702);
  not g8 (n_133, w5703);
  nand g9 (w5664, w5700, w5701, w5720, w5721);
  nand g10 (w5662, w5704, w5705, w5706, w5707);
  and g11 (w5655, w5681, w5682, w5683, n_16);
  or g12 (n_42, n_134, n_135, w5671, w5672);
  not g13 (n_134, w5688);
  not g14 (n_135, w5689);
  or g15 (n_44, n_136, n_137, w5667, w5668);
  not g16 (n_136, w5692);
  not g17 (n_137, w5693);
endmodule

module mux_tree_size60_56(in, sram, sram_inv, out);
  input [0:59] in;
  input [0:5] sram, sram_inv;
  output [0:0] out;
  wire [0:59] in;
  wire [0:5] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_17_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_47_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_41_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_10_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_6_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_1_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_2_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_3_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_5_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_7_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_8_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_9_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_11_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_14_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_15_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_18_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_19_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_40_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_42_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_45_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_46_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_48_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_49_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_50_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_51_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_52_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_53_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_55_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_56_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_57_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_58_Y;
  wire n_0, n_1, n_3, n_4, n_5, n_6, n_7, n_8;
  wire n_9, n_10, n_11, n_12, n_13, n_14, n_15, n_16;
  wire n_17, n_19, n_20, n_21, n_22, n_23, n_29, n_30;
  wire n_31, n_33, n_35, n_36, n_38, n_39, n_40, n_41;
  wire n_42, n_43, n_44, n_45, n_46, n_47, n_48, n_49;
  wire n_50, n_51, n_52, n_53, n_55, n_56, n_58, n_59;
  wire n_60, n_61, n_129, n_130, n_131, n_132, n_133, n_134;
  wire n_135, n_136, n_137, w5724, w5725, w5726, w5727, w5728;
  wire w5729, w5730, w5731, w5732, w5733, w5734, w5735, w5736;
  wire w5737, w5738, w5739, w5740, w5741, w5742, w5743, w5744;
  wire w5745, w5746, w5747, w5748, w5749, w5750, w5751, w5752;
  wire w5753, w5754, w5755, w5756, w5757, w5758, w5759, w5760;
  wire w5761, w5762, w5763, w5764, w5765, w5766, w5767, w5768;
  wire w5769, w5770, w5771, w5772, w5773, w5774, w5775, w5776;
  wire w5777, w5778, w5779, w5780, w5781, w5782, w5783, w5784;
  wire w5785, w5786, w5787, w5788, w5789, w5790, w5791, w5792;
  wire w5793, w5794, w5795, w5796, w5797, w5798, w5799, w5800;
  wire w5801;
  not g1476 (sky130_fd_sc_hd__inv_1_17_Y[0], in[17]);
  not g1491 (sky130_fd_sc_hd__inv_1_47_Y[0], in[47]);
  not g1479 (sky130_fd_sc_hd__inv_1_41_Y[0], in[41]);
  not g1487 (sky130_fd_sc_hd__inv_1_10_Y[0], in[10]);
  not g1470 (sky130_fd_sc_hd__inv_1_6_Y[0], in[6]);
  not g1466 (sky130_fd_sc_hd__inv_1_1_Y[0], in[1]);
  not g1465 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  not g1486 (sky130_fd_sc_hd__inv_1_2_Y[0], in[2]);
  not g1485 (sky130_fd_sc_hd__inv_1_3_Y[0], in[3]);
  not g1469 (sky130_fd_sc_hd__inv_1_5_Y[0], in[5]);
  not g1495 (sky130_fd_sc_hd__inv_1_7_Y[0], in[7]);
  not g1472 (sky130_fd_sc_hd__inv_1_8_Y[0], in[8]);
  not g1471 (sky130_fd_sc_hd__inv_1_9_Y[0], in[9]);
  not g1496 (sky130_fd_sc_hd__inv_1_11_Y[0], in[11]);
  not g1468 (sky130_fd_sc_hd__inv_1_14_Y[0], in[14]);
  not g1467 (sky130_fd_sc_hd__inv_1_15_Y[0], in[15]);
  not g1488 (sky130_fd_sc_hd__inv_1_18_Y[0], in[18]);
  not g1489 (sky130_fd_sc_hd__inv_1_19_Y[0], in[19]);
  not g1484 (sky130_fd_sc_hd__inv_1_40_Y[0], in[40]);
  not g1478 (sky130_fd_sc_hd__inv_1_42_Y[0], in[42]);
  not g1494 (sky130_fd_sc_hd__inv_1_45_Y[0], in[45]);
  not g1481 (sky130_fd_sc_hd__inv_1_46_Y[0], in[46]);
  not g1483 (sky130_fd_sc_hd__inv_1_48_Y[0], in[48]);
  not g1473 (sky130_fd_sc_hd__inv_1_49_Y[0], in[49]);
  not g1482 (sky130_fd_sc_hd__inv_1_50_Y[0], in[50]);
  not g1474 (sky130_fd_sc_hd__inv_1_51_Y[0], in[51]);
  not g1477 (sky130_fd_sc_hd__inv_1_52_Y[0], in[52]);
  not g1492 (sky130_fd_sc_hd__inv_1_53_Y[0], in[53]);
  not g1475 (sky130_fd_sc_hd__inv_1_55_Y[0], in[55]);
  not g1490 (sky130_fd_sc_hd__inv_1_56_Y[0], in[56]);
  not g1493 (sky130_fd_sc_hd__inv_1_57_Y[0], in[57]);
  not g1432 (sky130_fd_sc_hd__inv_1_58_Y[0], in[58]);
  nand g2743 (out, w5724, w5725);
  nand g6047 (w5725, sram[5], n_60);
  or g6046 (w5724, sram[5], n_61);
  nor g2744 (n_61, w5726, n_59);
  nand g2745 (n_60, w5727, w5728);
  nand g6050 (w5728, sram[4], n_58);
  or g6049 (w5727, sram[4], n_56);
  nor g2746 (n_59, w5729, sram[4], n_52, n_43);
  and g6051 (w5729, n_20, n_5);
  nor g2747 (n_58, n_55, n_53, w5730);
  and g6052 (w5730, n_42, n_8);
  and g6053 (w5731, n_36, n_8);
  nand g2749 (n_56, n_49, n_48, n_50, w5732);
  or g6054 (w5732, n_7, n_40);
  nor g2750 (n_55, w5733, n_7);
  nand g6057 (w5735, n_5, n_39);
  or g6056 (w5734, n_6, n_46);
  nand g2752 (n_53, w5736, w5737);
  nand g6059 (w5737, n_5, n_44);
  or g6058 (w5736, n_6, n_41);
  nand g2753 (n_52, w5738, w5739);
  or g6061 (w5739, n_7, n_45);
  or g6060 (w5738, n_6, n_38);
  nor g2754 (n_51, n_7, n_47);
  nand g2755 (n_50, w5740, n_5);
  or g2756 (n_49, w5741, n_6);
  nor g6063 (w5741, n_23, n_21);
  nand g2757 (n_48, w5742, n_8);
  nor g2758 (n_47, n_31, n_29);
  nor g2759 (n_46, n_22, n_19);
  nor g2760 (n_45, w5743, n_33, w5744);
  and g6066 (w5744, n_12, sky130_fd_sc_hd__inv_1_50_Y[0]);
  and g6065 (w5743, n_15, sky130_fd_sc_hd__inv_1_51_Y[0]);
  and g6068 (w5746, n_12, sky130_fd_sc_hd__inv_1_10_Y[0]);
  and g6067 (w5745, n_15, sky130_fd_sc_hd__inv_1_11_Y[0]);
  nor g2762 (n_43, w5747, sram[3], w5748);
  and g6070 (w5748, in[59], sram[1]);
  and g6069 (w5747, n_9, sram[2]);
  and g6072 (w5750, n_12, sky130_fd_sc_hd__inv_1_14_Y[0]);
  and g6071 (w5749, n_15, sky130_fd_sc_hd__inv_1_15_Y[0]);
  nor g2764 (n_41, w5751, n_30, w5752);
  and g6074 (w5752, n_12, sky130_fd_sc_hd__inv_1_6_Y[0]);
  and g6073 (w5751, n_15, sky130_fd_sc_hd__inv_1_7_Y[0]);
  nor g2765 (n_40, w5753, n_35, w5754);
  and g6076 (w5754, n_12, sky130_fd_sc_hd__inv_1_18_Y[0]);
  and g6075 (w5753, n_15, sky130_fd_sc_hd__inv_1_19_Y[0]);
  and g6078 (w5756, n_10, sky130_fd_sc_hd__inv_1_40_Y[0]);
  and g6077 (w5755, n_4, sky130_fd_sc_hd__inv_1_41_Y[0]);
  nor g2767 (n_38, w5757, n_17, w5758);
  and g6080 (w5758, n_10, sky130_fd_sc_hd__inv_1_52_Y[0]);
  and g6079 (w5757, n_4, sky130_fd_sc_hd__inv_1_53_Y[0]);
  nand g6083 (w5761, n_15, sky130_fd_sc_hd__inv_1_3_Y[0]);
  nand g6082 (w5760, n_10, sky130_fd_sc_hd__inv_1_0_Y[0]);
  nand g6081 (w5759, sky130_fd_sc_hd__inv_1_2_Y[0], n_12);
  and g6085 (w5763, n_12, sky130_fd_sc_hd__inv_1_46_Y[0]);
  and g6084 (w5762, n_15, sky130_fd_sc_hd__inv_1_47_Y[0]);
  nand g2770 (n_35, w5764, w5765);
  nand g6087 (w5765, sky130_fd_sc_hd__inv_1_17_Y[0], n_4);
  or g6086 (w5764, in[16], n_11);
  or g6089 (w5767, in[12], n_11);
  or g6088 (w5766, in[13], n_3);
  nand g2772 (n_33, w5768, w5769);
  nand g6091 (w5769, n_10, sky130_fd_sc_hd__inv_1_48_Y[0]);
  nand g6090 (w5768, n_4, sky130_fd_sc_hd__inv_1_49_Y[0]);
  nand g6093 (w5771, n_10, sky130_fd_sc_hd__inv_1_8_Y[0]);
  nand g6092 (w5770, n_4, sky130_fd_sc_hd__inv_1_9_Y[0]);
  nand g2774 (n_31, w5772, w5773);
  or g6095 (w5773, in[32], n_11);
  or g6094 (w5772, in[33], n_3);
  nand g2775 (n_30, w5774, w5775);
  nand g6097 (w5775, sky130_fd_sc_hd__inv_1_5_Y[0], n_4);
  or g6096 (w5774, in[4], n_11);
  nand g2776 (n_29, w5776, w5777);
  or g6099 (w5777, in[34], n_13);
  or g6098 (w5776, in[35], n_14);
  or g6101 (w5779, in[28], n_11);
  or g6100 (w5778, in[29], n_3);
  nand g6103 (w5781, sky130_fd_sc_hd__inv_1_45_Y[0], n_4);
  or g6102 (w5780, in[44], n_11);
  or g6105 (w5783, in[24], n_11);
  or g6104 (w5782, in[25], n_3);
  or g6107 (w5785, in[26], n_13);
  or g6106 (w5784, in[27], n_14);
  nand g6109 (w5787, sky130_fd_sc_hd__inv_1_42_Y[0], n_12);
  or g6108 (w5786, in[43], n_14);
  nand g2782 (n_23, w5788, w5789);
  or g6111 (w5789, in[20], n_11);
  or g6110 (w5788, in[21], n_3);
  nand g2783 (n_22, w5790, w5791);
  or g6113 (w5791, in[36], n_11);
  or g6112 (w5790, in[37], n_3);
  nand g2784 (n_21, w5792, w5793);
  or g6115 (w5793, in[22], n_13);
  or g6114 (w5792, in[23], n_14);
  nand g2785 (n_20, w5794, w5795);
  nand g6117 (w5795, n_10, sky130_fd_sc_hd__inv_1_56_Y[0]);
  nand g6116 (w5794, n_4, sky130_fd_sc_hd__inv_1_57_Y[0]);
  nand g2786 (n_19, w5796, w5797);
  or g6119 (w5797, in[38], n_13);
  or g6118 (w5796, in[39], n_14);
  or g6121 (w5799, in[30], n_13);
  or g6120 (w5798, in[31], n_14);
  nand g2788 (n_17, w5800, w5801);
  nand g6123 (w5801, sky130_fd_sc_hd__inv_1_55_Y[0], n_15);
  or g6122 (w5800, in[54], n_13);
  nand g2789 (n_16, n_4, sky130_fd_sc_hd__inv_1_1_Y[0]);
  not g2790 (n_14, n_15);
  not g2791 (n_12, n_13);
  not g2792 (n_10, n_11);
  nand g2793 (n_9, n_1, sky130_fd_sc_hd__inv_1_58_Y[0]);
  nor g2794 (n_15, sram[0], sram[1]);
  nand g2795 (n_13, n_1, sram[0]);
  nand g2796 (n_11, sram[1], sram[0]);
  not g2797 (n_3, n_4);
  nor g2798 (n_8, sram[2], sram[3]);
  nand g2799 (n_7, sram[3], sram[2]);
  nand g2800 (n_6, n_0, sram[3]);
  nor g2801 (n_5, n_0, sram[3]);
  nor g2802 (n_4, n_1, sram[0]);
  not g2804 (n_1, sram[1]);
  not g2805 (n_0, sram[2]);
  nor g1 (n_129, n_51, w5731);
  and g2 (w5726, w5734, w5735, sram[4], n_129);
  or g3 (n_39, n_130, n_131, w5755, w5756);
  not g4 (n_130, w5786);
  not g5 (n_131, w5787);
  or g6 (n_36, n_132, n_133, w5762, w5763);
  not g7 (n_132, w5780);
  not g8 (n_133, w5781);
  nand g9 (w5742, w5778, w5779, w5798, w5799);
  nand g10 (w5740, w5782, w5783, w5784, w5785);
  and g11 (w5733, w5759, w5760, w5761, n_16);
  or g12 (n_42, n_134, n_135, w5749, w5750);
  not g13 (n_134, w5766);
  not g14 (n_135, w5767);
  or g15 (n_44, n_136, n_137, w5745, w5746);
  not g16 (n_136, w5770);
  not g17 (n_137, w5771);
endmodule

module mux_tree_size60_57(in, sram, sram_inv, out);
  input [0:59] in;
  input [0:5] sram, sram_inv;
  output [0:0] out;
  wire [0:59] in;
  wire [0:5] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_1_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_2_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_3_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_5_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_6_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_7_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_8_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_9_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_10_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_11_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_14_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_15_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_17_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_18_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_19_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_40_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_41_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_42_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_45_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_46_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_47_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_48_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_49_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_50_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_52_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_53_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_55_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_51_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_57_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_56_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_58_Y;
  wire n_0, n_1, n_3, n_4, n_5, n_6, n_7, n_8;
  wire n_9, n_10, n_11, n_12, n_13, n_14, n_15, n_16;
  wire n_17, n_19, n_20, n_21, n_22, n_23, n_29, n_30;
  wire n_31, n_33, n_35, n_36, n_38, n_39, n_40, n_41;
  wire n_42, n_43, n_44, n_45, n_46, n_47, n_48, n_49;
  wire n_50, n_51, n_52, n_53, n_55, n_56, n_58, n_59;
  wire n_60, n_61, n_129, n_130, n_131, n_132, n_133, n_134;
  wire n_135, n_136, n_137, w5802, w5803, w5804, w5805, w5806;
  wire w5807, w5808, w5809, w5810, w5811, w5812, w5813, w5814;
  wire w5815, w5816, w5817, w5818, w5819, w5820, w5821, w5822;
  wire w5823, w5824, w5825, w5826, w5827, w5828, w5829, w5830;
  wire w5831, w5832, w5833, w5834, w5835, w5836, w5837, w5838;
  wire w5839, w5840, w5841, w5842, w5843, w5844, w5845, w5846;
  wire w5847, w5848, w5849, w5850, w5851, w5852, w5853, w5854;
  wire w5855, w5856, w5857, w5858, w5859, w5860, w5861, w5862;
  wire w5863, w5864, w5865, w5866, w5867, w5868, w5869, w5870;
  wire w5871, w5872, w5873, w5874, w5875, w5876, w5877, w5878;
  wire w5879;
  not g1496 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  not g1469 (sky130_fd_sc_hd__inv_1_1_Y[0], in[1]);
  not g1468 (sky130_fd_sc_hd__inv_1_2_Y[0], in[2]);
  not g1488 (sky130_fd_sc_hd__inv_1_3_Y[0], in[3]);
  not g1475 (sky130_fd_sc_hd__inv_1_5_Y[0], in[5]);
  not g1494 (sky130_fd_sc_hd__inv_1_6_Y[0], in[6]);
  not g1481 (sky130_fd_sc_hd__inv_1_7_Y[0], in[7]);
  not g1482 (sky130_fd_sc_hd__inv_1_8_Y[0], in[8]);
  not g1484 (sky130_fd_sc_hd__inv_1_9_Y[0], in[9]);
  not g1495 (sky130_fd_sc_hd__inv_1_10_Y[0], in[10]);
  not g1478 (sky130_fd_sc_hd__inv_1_11_Y[0], in[11]);
  not g1483 (sky130_fd_sc_hd__inv_1_14_Y[0], in[14]);
  not g1476 (sky130_fd_sc_hd__inv_1_15_Y[0], in[15]);
  not g1490 (sky130_fd_sc_hd__inv_1_17_Y[0], in[17]);
  not g1477 (sky130_fd_sc_hd__inv_1_18_Y[0], in[18]);
  not g1491 (sky130_fd_sc_hd__inv_1_19_Y[0], in[19]);
  not g1470 (sky130_fd_sc_hd__inv_1_40_Y[0], in[40]);
  not g1479 (sky130_fd_sc_hd__inv_1_41_Y[0], in[41]);
  not g1489 (sky130_fd_sc_hd__inv_1_42_Y[0], in[42]);
  not g1466 (sky130_fd_sc_hd__inv_1_45_Y[0], in[45]);
  not g1493 (sky130_fd_sc_hd__inv_1_46_Y[0], in[46]);
  not g1485 (sky130_fd_sc_hd__inv_1_47_Y[0], in[47]);
  not g1472 (sky130_fd_sc_hd__inv_1_48_Y[0], in[48]);
  not g1492 (sky130_fd_sc_hd__inv_1_49_Y[0], in[49]);
  not g1467 (sky130_fd_sc_hd__inv_1_50_Y[0], in[50]);
  not g1480 (sky130_fd_sc_hd__inv_1_52_Y[0], in[52]);
  not g1474 (sky130_fd_sc_hd__inv_1_53_Y[0], in[53]);
  not g1486 (sky130_fd_sc_hd__inv_1_55_Y[0], in[55]);
  not g1487 (sky130_fd_sc_hd__inv_1_51_Y[0], in[51]);
  not g1465 (sky130_fd_sc_hd__inv_1_57_Y[0], in[57]);
  not g1473 (sky130_fd_sc_hd__inv_1_56_Y[0], in[56]);
  not g1432 (sky130_fd_sc_hd__inv_1_58_Y[0], in[58]);
  nand g2743 (out, w5802, w5803);
  nand g6125 (w5803, sram[5], n_60);
  or g6124 (w5802, sram[5], n_61);
  nor g2744 (n_61, w5804, n_59);
  nand g2745 (n_60, w5805, w5806);
  nand g6128 (w5806, sram[4], n_58);
  or g6127 (w5805, sram[4], n_56);
  nor g2746 (n_59, w5807, sram[4], n_52, n_43);
  and g6129 (w5807, n_20, n_5);
  nor g2747 (n_58, n_55, n_53, w5808);
  and g6130 (w5808, n_42, n_8);
  and g6131 (w5809, n_36, n_8);
  nand g2749 (n_56, n_49, n_48, n_50, w5810);
  or g6132 (w5810, n_7, n_40);
  nor g2750 (n_55, w5811, n_7);
  nand g6135 (w5813, n_5, n_39);
  or g6134 (w5812, n_6, n_46);
  nand g2752 (n_53, w5814, w5815);
  nand g6137 (w5815, n_5, n_44);
  or g6136 (w5814, n_6, n_41);
  nand g2753 (n_52, w5816, w5817);
  or g6139 (w5817, n_7, n_45);
  or g6138 (w5816, n_6, n_38);
  nor g2754 (n_51, n_7, n_47);
  nand g2755 (n_50, w5818, n_5);
  or g2756 (n_49, w5819, n_6);
  nor g6141 (w5819, n_23, n_21);
  nand g2757 (n_48, w5820, n_8);
  nor g2758 (n_47, n_31, n_29);
  nor g2759 (n_46, n_22, n_19);
  nor g2760 (n_45, w5821, n_33, w5822);
  and g6144 (w5822, n_12, sky130_fd_sc_hd__inv_1_50_Y[0]);
  and g6143 (w5821, n_15, sky130_fd_sc_hd__inv_1_51_Y[0]);
  and g6146 (w5824, n_12, sky130_fd_sc_hd__inv_1_10_Y[0]);
  and g6145 (w5823, n_15, sky130_fd_sc_hd__inv_1_11_Y[0]);
  nor g2762 (n_43, w5825, sram[3], w5826);
  and g6148 (w5826, in[59], sram[1]);
  and g6147 (w5825, n_9, sram[2]);
  and g6150 (w5828, n_12, sky130_fd_sc_hd__inv_1_14_Y[0]);
  and g6149 (w5827, n_15, sky130_fd_sc_hd__inv_1_15_Y[0]);
  nor g2764 (n_41, w5829, n_30, w5830);
  and g6152 (w5830, n_12, sky130_fd_sc_hd__inv_1_6_Y[0]);
  and g6151 (w5829, n_15, sky130_fd_sc_hd__inv_1_7_Y[0]);
  nor g2765 (n_40, w5831, n_35, w5832);
  and g6154 (w5832, n_12, sky130_fd_sc_hd__inv_1_18_Y[0]);
  and g6153 (w5831, n_15, sky130_fd_sc_hd__inv_1_19_Y[0]);
  and g6156 (w5834, n_10, sky130_fd_sc_hd__inv_1_40_Y[0]);
  and g6155 (w5833, n_4, sky130_fd_sc_hd__inv_1_41_Y[0]);
  nor g2767 (n_38, w5835, n_17, w5836);
  and g6158 (w5836, n_10, sky130_fd_sc_hd__inv_1_52_Y[0]);
  and g6157 (w5835, n_4, sky130_fd_sc_hd__inv_1_53_Y[0]);
  nand g6161 (w5839, n_15, sky130_fd_sc_hd__inv_1_3_Y[0]);
  nand g6160 (w5838, n_10, sky130_fd_sc_hd__inv_1_0_Y[0]);
  nand g6159 (w5837, sky130_fd_sc_hd__inv_1_2_Y[0], n_12);
  and g6163 (w5841, n_12, sky130_fd_sc_hd__inv_1_46_Y[0]);
  and g6162 (w5840, n_15, sky130_fd_sc_hd__inv_1_47_Y[0]);
  nand g2770 (n_35, w5842, w5843);
  nand g6165 (w5843, sky130_fd_sc_hd__inv_1_17_Y[0], n_4);
  or g6164 (w5842, in[16], n_11);
  or g6167 (w5845, in[12], n_11);
  or g6166 (w5844, in[13], n_3);
  nand g2772 (n_33, w5846, w5847);
  nand g6169 (w5847, n_10, sky130_fd_sc_hd__inv_1_48_Y[0]);
  nand g6168 (w5846, n_4, sky130_fd_sc_hd__inv_1_49_Y[0]);
  nand g6171 (w5849, n_10, sky130_fd_sc_hd__inv_1_8_Y[0]);
  nand g6170 (w5848, n_4, sky130_fd_sc_hd__inv_1_9_Y[0]);
  nand g2774 (n_31, w5850, w5851);
  or g6173 (w5851, in[32], n_11);
  or g6172 (w5850, in[33], n_3);
  nand g2775 (n_30, w5852, w5853);
  nand g6175 (w5853, sky130_fd_sc_hd__inv_1_5_Y[0], n_4);
  or g6174 (w5852, in[4], n_11);
  nand g2776 (n_29, w5854, w5855);
  or g6177 (w5855, in[34], n_13);
  or g6176 (w5854, in[35], n_14);
  or g6179 (w5857, in[28], n_11);
  or g6178 (w5856, in[29], n_3);
  nand g6181 (w5859, sky130_fd_sc_hd__inv_1_45_Y[0], n_4);
  or g6180 (w5858, in[44], n_11);
  or g6183 (w5861, in[24], n_11);
  or g6182 (w5860, in[25], n_3);
  or g6185 (w5863, in[26], n_13);
  or g6184 (w5862, in[27], n_14);
  nand g6187 (w5865, sky130_fd_sc_hd__inv_1_42_Y[0], n_12);
  or g6186 (w5864, in[43], n_14);
  nand g2782 (n_23, w5866, w5867);
  or g6189 (w5867, in[20], n_11);
  or g6188 (w5866, in[21], n_3);
  nand g2783 (n_22, w5868, w5869);
  or g6191 (w5869, in[36], n_11);
  or g6190 (w5868, in[37], n_3);
  nand g2784 (n_21, w5870, w5871);
  or g6193 (w5871, in[22], n_13);
  or g6192 (w5870, in[23], n_14);
  nand g2785 (n_20, w5872, w5873);
  nand g6195 (w5873, n_10, sky130_fd_sc_hd__inv_1_56_Y[0]);
  nand g6194 (w5872, n_4, sky130_fd_sc_hd__inv_1_57_Y[0]);
  nand g2786 (n_19, w5874, w5875);
  or g6197 (w5875, in[38], n_13);
  or g6196 (w5874, in[39], n_14);
  or g6199 (w5877, in[30], n_13);
  or g6198 (w5876, in[31], n_14);
  nand g2788 (n_17, w5878, w5879);
  nand g6201 (w5879, sky130_fd_sc_hd__inv_1_55_Y[0], n_15);
  or g6200 (w5878, in[54], n_13);
  nand g2789 (n_16, n_4, sky130_fd_sc_hd__inv_1_1_Y[0]);
  not g2790 (n_14, n_15);
  not g2791 (n_12, n_13);
  not g2792 (n_10, n_11);
  nand g2793 (n_9, n_1, sky130_fd_sc_hd__inv_1_58_Y[0]);
  nor g2794 (n_15, sram[0], sram[1]);
  nand g2795 (n_13, n_1, sram[0]);
  nand g2796 (n_11, sram[1], sram[0]);
  not g2797 (n_3, n_4);
  nor g2798 (n_8, sram[2], sram[3]);
  nand g2799 (n_7, sram[3], sram[2]);
  nand g2800 (n_6, n_0, sram[3]);
  nor g2801 (n_5, n_0, sram[3]);
  nor g2802 (n_4, n_1, sram[0]);
  not g2804 (n_1, sram[1]);
  not g2805 (n_0, sram[2]);
  nor g1 (n_129, n_51, w5809);
  and g2 (w5804, w5812, w5813, sram[4], n_129);
  or g3 (n_39, n_130, n_131, w5833, w5834);
  not g4 (n_130, w5864);
  not g5 (n_131, w5865);
  or g6 (n_36, n_132, n_133, w5840, w5841);
  not g7 (n_132, w5858);
  not g8 (n_133, w5859);
  nand g9 (w5820, w5856, w5857, w5876, w5877);
  nand g10 (w5818, w5860, w5861, w5862, w5863);
  and g11 (w5811, w5837, w5838, w5839, n_16);
  or g12 (n_42, n_134, n_135, w5827, w5828);
  not g13 (n_134, w5844);
  not g14 (n_135, w5845);
  or g15 (n_44, n_136, n_137, w5823, w5824);
  not g16 (n_136, w5848);
  not g17 (n_137, w5849);
endmodule

module mux_tree_size60_58(in, sram, sram_inv, out);
  input [0:59] in;
  input [0:5] sram, sram_inv;
  output [0:0] out;
  wire [0:59] in;
  wire [0:5] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_1_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_2_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_3_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_5_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_6_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_7_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_8_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_9_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_10_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_11_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_14_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_15_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_17_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_18_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_19_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_40_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_41_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_42_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_45_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_46_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_47_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_48_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_49_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_50_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_51_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_52_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_53_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_55_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_56_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_57_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_58_Y;
  wire n_0, n_1, n_3, n_4, n_5, n_6, n_7, n_8;
  wire n_9, n_10, n_11, n_12, n_13, n_14, n_15, n_16;
  wire n_17, n_19, n_20, n_21, n_22, n_23, n_29, n_30;
  wire n_31, n_33, n_35, n_36, n_38, n_39, n_40, n_41;
  wire n_42, n_43, n_44, n_45, n_46, n_47, n_48, n_49;
  wire n_50, n_51, n_52, n_53, n_55, n_56, n_58, n_59;
  wire n_60, n_61, n_129, n_130, n_131, n_132, n_133, n_134;
  wire n_135, n_136, n_137, w5880, w5881, w5882, w5883, w5884;
  wire w5885, w5886, w5887, w5888, w5889, w5890, w5891, w5892;
  wire w5893, w5894, w5895, w5896, w5897, w5898, w5899, w5900;
  wire w5901, w5902, w5903, w5904, w5905, w5906, w5907, w5908;
  wire w5909, w5910, w5911, w5912, w5913, w5914, w5915, w5916;
  wire w5917, w5918, w5919, w5920, w5921, w5922, w5923, w5924;
  wire w5925, w5926, w5927, w5928, w5929, w5930, w5931, w5932;
  wire w5933, w5934, w5935, w5936, w5937, w5938, w5939, w5940;
  wire w5941, w5942, w5943, w5944, w5945, w5946, w5947, w5948;
  wire w5949, w5950, w5951, w5952, w5953, w5954, w5955, w5956;
  wire w5957;
  not g1496 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  not g1468 (sky130_fd_sc_hd__inv_1_1_Y[0], in[1]);
  not g1483 (sky130_fd_sc_hd__inv_1_2_Y[0], in[2]);
  not g1480 (sky130_fd_sc_hd__inv_1_3_Y[0], in[3]);
  not g1478 (sky130_fd_sc_hd__inv_1_5_Y[0], in[5]);
  not g1484 (sky130_fd_sc_hd__inv_1_6_Y[0], in[6]);
  not g1471 (sky130_fd_sc_hd__inv_1_7_Y[0], in[7]);
  not g1469 (sky130_fd_sc_hd__inv_1_8_Y[0], in[8]);
  not g1488 (sky130_fd_sc_hd__inv_1_9_Y[0], in[9]);
  not g1465 (sky130_fd_sc_hd__inv_1_10_Y[0], in[10]);
  not g1491 (sky130_fd_sc_hd__inv_1_11_Y[0], in[11]);
  not g1475 (sky130_fd_sc_hd__inv_1_14_Y[0], in[14]);
  not g1494 (sky130_fd_sc_hd__inv_1_15_Y[0], in[15]);
  not g1485 (sky130_fd_sc_hd__inv_1_17_Y[0], in[17]);
  not g1489 (sky130_fd_sc_hd__inv_1_18_Y[0], in[18]);
  not g1482 (sky130_fd_sc_hd__inv_1_19_Y[0], in[19]);
  not g1466 (sky130_fd_sc_hd__inv_1_40_Y[0], in[40]);
  not g1493 (sky130_fd_sc_hd__inv_1_41_Y[0], in[41]);
  not g1492 (sky130_fd_sc_hd__inv_1_42_Y[0], in[42]);
  not g1486 (sky130_fd_sc_hd__inv_1_45_Y[0], in[45]);
  not g1479 (sky130_fd_sc_hd__inv_1_46_Y[0], in[46]);
  not g1472 (sky130_fd_sc_hd__inv_1_47_Y[0], in[47]);
  not g1487 (sky130_fd_sc_hd__inv_1_48_Y[0], in[48]);
  not g1481 (sky130_fd_sc_hd__inv_1_49_Y[0], in[49]);
  not g1477 (sky130_fd_sc_hd__inv_1_50_Y[0], in[50]);
  not g1473 (sky130_fd_sc_hd__inv_1_51_Y[0], in[51]);
  not g1476 (sky130_fd_sc_hd__inv_1_52_Y[0], in[52]);
  not g1474 (sky130_fd_sc_hd__inv_1_53_Y[0], in[53]);
  not g1495 (sky130_fd_sc_hd__inv_1_55_Y[0], in[55]);
  not g1470 (sky130_fd_sc_hd__inv_1_56_Y[0], in[56]);
  not g1467 (sky130_fd_sc_hd__inv_1_57_Y[0], in[57]);
  not g1432 (sky130_fd_sc_hd__inv_1_58_Y[0], in[58]);
  nand g2743 (out, w5880, w5881);
  nand g6203 (w5881, sram[5], n_60);
  or g6202 (w5880, sram[5], n_61);
  nor g2744 (n_61, w5882, n_59);
  nand g2745 (n_60, w5883, w5884);
  nand g6206 (w5884, sram[4], n_58);
  or g6205 (w5883, sram[4], n_56);
  nor g2746 (n_59, w5885, sram[4], n_52, n_43);
  and g6207 (w5885, n_20, n_5);
  nor g2747 (n_58, n_55, n_53, w5886);
  and g6208 (w5886, n_42, n_8);
  and g6209 (w5887, n_36, n_8);
  nand g2749 (n_56, n_49, n_48, n_50, w5888);
  or g6210 (w5888, n_7, n_40);
  nor g2750 (n_55, w5889, n_7);
  nand g6213 (w5891, n_5, n_39);
  or g6212 (w5890, n_6, n_46);
  nand g2752 (n_53, w5892, w5893);
  nand g6215 (w5893, n_5, n_44);
  or g6214 (w5892, n_6, n_41);
  nand g2753 (n_52, w5894, w5895);
  or g6217 (w5895, n_7, n_45);
  or g6216 (w5894, n_6, n_38);
  nor g2754 (n_51, n_7, n_47);
  nand g2755 (n_50, w5896, n_5);
  or g2756 (n_49, w5897, n_6);
  nor g6219 (w5897, n_23, n_21);
  nand g2757 (n_48, w5898, n_8);
  nor g2758 (n_47, n_31, n_29);
  nor g2759 (n_46, n_22, n_19);
  nor g2760 (n_45, w5899, n_33, w5900);
  and g6222 (w5900, n_12, sky130_fd_sc_hd__inv_1_50_Y[0]);
  and g6221 (w5899, n_15, sky130_fd_sc_hd__inv_1_51_Y[0]);
  and g6224 (w5902, n_12, sky130_fd_sc_hd__inv_1_10_Y[0]);
  and g6223 (w5901, n_15, sky130_fd_sc_hd__inv_1_11_Y[0]);
  nor g2762 (n_43, w5903, sram[3], w5904);
  and g6226 (w5904, in[59], sram[1]);
  and g6225 (w5903, n_9, sram[2]);
  and g6228 (w5906, n_12, sky130_fd_sc_hd__inv_1_14_Y[0]);
  and g6227 (w5905, n_15, sky130_fd_sc_hd__inv_1_15_Y[0]);
  nor g2764 (n_41, w5907, n_30, w5908);
  and g6230 (w5908, n_12, sky130_fd_sc_hd__inv_1_6_Y[0]);
  and g6229 (w5907, n_15, sky130_fd_sc_hd__inv_1_7_Y[0]);
  nor g2765 (n_40, w5909, n_35, w5910);
  and g6232 (w5910, n_12, sky130_fd_sc_hd__inv_1_18_Y[0]);
  and g6231 (w5909, n_15, sky130_fd_sc_hd__inv_1_19_Y[0]);
  and g6234 (w5912, n_10, sky130_fd_sc_hd__inv_1_40_Y[0]);
  and g6233 (w5911, n_4, sky130_fd_sc_hd__inv_1_41_Y[0]);
  nor g2767 (n_38, w5913, n_17, w5914);
  and g6236 (w5914, n_10, sky130_fd_sc_hd__inv_1_52_Y[0]);
  and g6235 (w5913, n_4, sky130_fd_sc_hd__inv_1_53_Y[0]);
  nand g6239 (w5917, n_15, sky130_fd_sc_hd__inv_1_3_Y[0]);
  nand g6238 (w5916, n_10, sky130_fd_sc_hd__inv_1_0_Y[0]);
  nand g6237 (w5915, sky130_fd_sc_hd__inv_1_2_Y[0], n_12);
  and g6241 (w5919, n_12, sky130_fd_sc_hd__inv_1_46_Y[0]);
  and g6240 (w5918, n_15, sky130_fd_sc_hd__inv_1_47_Y[0]);
  nand g2770 (n_35, w5920, w5921);
  nand g6243 (w5921, sky130_fd_sc_hd__inv_1_17_Y[0], n_4);
  or g6242 (w5920, in[16], n_11);
  or g6245 (w5923, in[12], n_11);
  or g6244 (w5922, in[13], n_3);
  nand g2772 (n_33, w5924, w5925);
  nand g6247 (w5925, n_10, sky130_fd_sc_hd__inv_1_48_Y[0]);
  nand g6246 (w5924, n_4, sky130_fd_sc_hd__inv_1_49_Y[0]);
  nand g6249 (w5927, n_10, sky130_fd_sc_hd__inv_1_8_Y[0]);
  nand g6248 (w5926, n_4, sky130_fd_sc_hd__inv_1_9_Y[0]);
  nand g2774 (n_31, w5928, w5929);
  or g6251 (w5929, in[32], n_11);
  or g6250 (w5928, in[33], n_3);
  nand g2775 (n_30, w5930, w5931);
  nand g6253 (w5931, sky130_fd_sc_hd__inv_1_5_Y[0], n_4);
  or g6252 (w5930, in[4], n_11);
  nand g2776 (n_29, w5932, w5933);
  or g6255 (w5933, in[34], n_13);
  or g6254 (w5932, in[35], n_14);
  or g6257 (w5935, in[28], n_11);
  or g6256 (w5934, in[29], n_3);
  nand g6259 (w5937, sky130_fd_sc_hd__inv_1_45_Y[0], n_4);
  or g6258 (w5936, in[44], n_11);
  or g6261 (w5939, in[24], n_11);
  or g6260 (w5938, in[25], n_3);
  or g6263 (w5941, in[26], n_13);
  or g6262 (w5940, in[27], n_14);
  nand g6265 (w5943, sky130_fd_sc_hd__inv_1_42_Y[0], n_12);
  or g6264 (w5942, in[43], n_14);
  nand g2782 (n_23, w5944, w5945);
  or g6267 (w5945, in[20], n_11);
  or g6266 (w5944, in[21], n_3);
  nand g2783 (n_22, w5946, w5947);
  or g6269 (w5947, in[36], n_11);
  or g6268 (w5946, in[37], n_3);
  nand g2784 (n_21, w5948, w5949);
  or g6271 (w5949, in[22], n_13);
  or g6270 (w5948, in[23], n_14);
  nand g2785 (n_20, w5950, w5951);
  nand g6273 (w5951, n_10, sky130_fd_sc_hd__inv_1_56_Y[0]);
  nand g6272 (w5950, n_4, sky130_fd_sc_hd__inv_1_57_Y[0]);
  nand g2786 (n_19, w5952, w5953);
  or g6275 (w5953, in[38], n_13);
  or g6274 (w5952, in[39], n_14);
  or g6277 (w5955, in[30], n_13);
  or g6276 (w5954, in[31], n_14);
  nand g2788 (n_17, w5956, w5957);
  nand g6279 (w5957, sky130_fd_sc_hd__inv_1_55_Y[0], n_15);
  or g6278 (w5956, in[54], n_13);
  nand g2789 (n_16, n_4, sky130_fd_sc_hd__inv_1_1_Y[0]);
  not g2790 (n_14, n_15);
  not g2791 (n_12, n_13);
  not g2792 (n_10, n_11);
  nand g2793 (n_9, n_1, sky130_fd_sc_hd__inv_1_58_Y[0]);
  nor g2794 (n_15, sram[0], sram[1]);
  nand g2795 (n_13, n_1, sram[0]);
  nand g2796 (n_11, sram[1], sram[0]);
  not g2797 (n_3, n_4);
  nor g2798 (n_8, sram[2], sram[3]);
  nand g2799 (n_7, sram[3], sram[2]);
  nand g2800 (n_6, n_0, sram[3]);
  nor g2801 (n_5, n_0, sram[3]);
  nor g2802 (n_4, n_1, sram[0]);
  not g2804 (n_1, sram[1]);
  not g2805 (n_0, sram[2]);
  nor g1 (n_129, n_51, w5887);
  and g2 (w5882, w5890, w5891, sram[4], n_129);
  or g3 (n_39, n_130, n_131, w5911, w5912);
  not g4 (n_130, w5942);
  not g5 (n_131, w5943);
  or g6 (n_36, n_132, n_133, w5918, w5919);
  not g7 (n_132, w5936);
  not g8 (n_133, w5937);
  nand g9 (w5898, w5934, w5935, w5954, w5955);
  nand g10 (w5896, w5938, w5939, w5940, w5941);
  and g11 (w5889, w5915, w5916, w5917, n_16);
  or g12 (n_42, n_134, n_135, w5905, w5906);
  not g13 (n_134, w5922);
  not g14 (n_135, w5923);
  or g15 (n_44, n_136, n_137, w5901, w5902);
  not g16 (n_136, w5926);
  not g17 (n_137, w5927);
endmodule

module mux_tree_size60_59(in, sram, sram_inv, out);
  input [0:59] in;
  input [0:5] sram, sram_inv;
  output [0:0] out;
  wire [0:59] in;
  wire [0:5] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_56_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_58_Y;
  wire n_0, n_1, n_2, n_3, n_4, n_5, n_6, n_7;
  wire n_8, n_9, n_10, n_11, n_12, n_13, n_14, n_15;
  wire n_16, n_17, n_18, n_19, n_22, n_24, n_25, n_26;
  wire n_27, n_29, n_30, n_31, n_32, n_33, n_35, n_36;
  wire n_37, n_38, n_40, n_41, n_42, n_43, n_44, n_45;
  wire n_46, n_47, n_48, n_49, n_50, n_51, n_52, n_53;
  wire n_54, n_55, n_56, n_57, n_58, n_59, n_60, n_61;
  wire n_62, w5958, w5959, w5960, w5961, w5962, w5964, w5965;
  wire w5966, w5967, w5968, w5969, w5970, w5971, w5972, w5973;
  wire w5974, w5975, w5976, w5977, w5978, w5979, w5980, w5981;
  wire w5982, w5983, w5984, w5985, w5986, w5987, w5988, w5989;
  wire w5990, w5991, w5992, w5993, w5994, w5995, w5996, w5997;
  wire w5998, w5999, w6000, w6001, w6002, w6003, w6004, w6005;
  wire w6006, w6007, w6008, w6009, w6010, w6011, w6012, w6013;
  wire w6014, w6015, w6016, w6017, w6018, w6019, w6020, w6021;
  wire w6022, w6023, w6024, w6025, w6026, w6027, w6028, w6029;
  wire w6030, w6031, w6032, w6033, w6034, w6035, w6036, w6037;
  wire w6038;
  not g1344 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  not g1343 (sky130_fd_sc_hd__inv_1_56_Y[0], in[56]);
  not g1340 (sky130_fd_sc_hd__inv_1_58_Y[0], in[58]);
  not g2593 (out, n_62);
  nand g2594 (n_62, w5962, w5967);
  nand g6289 (w5967, w5966, sram[5]);
  nand g6288 (w5966, w5964, w5965);
  nand g6287 (w5965, n_60, sram[4]);
  nand g6286 (w5964, w5958, n_59);
  or g6284 (w5962, w5961, sram[5]);
  and g6283 (w5961, w5959, w5960);
  nand g6282 (w5960, n_58, sram[4]);
  nand g6281 (w5959, w5958, n_61);
  not g6280 (w5958, sram[4]);
  nand g2595 (n_61, w5968, w5969, n_57);
  or g6291 (w5969, n_3, n_41);
  or g6290 (w5968, n_10, n_46);
  nand g2596 (n_60, n_56, n_48, n_54, w5970);
  or g6292 (w5970, n_5, n_42);
  nand g2597 (n_59, n_55, n_51, n_50, w5971);
  or g6293 (w5971, n_5, n_44);
  nand g2598 (n_58, n_52, n_49, n_53, w5972);
  or g6294 (w5972, n_5, n_43);
  and g2599 (n_57, w5973, w5974);
  nand g6296 (w5974, n_6, n_4);
  or g6295 (w5973, n_5, n_47);
  nand g2600 (n_56, w5975, n_45);
  not g6297 (w5975, n_3);
  or g2601 (n_55, w5976, n_10);
  nor g6298 (w5976, n_32, n_31);
  or g2602 (n_54, w5977, n_10);
  nor g6299 (w5977, n_35, n_40);
  or g2603 (n_53, w5978, n_10);
  nor g6300 (w5978, n_36, n_33);
  or g2604 (n_52, w5979, n_3);
  nor g6301 (w5979, n_29, n_27);
  or g2605 (n_51, w5980, n_3);
  nor g6302 (w5980, n_22, n_26);
  nand g2606 (n_50, w5981, n_4);
  nand g2607 (n_49, w5982, n_4);
  nand g2608 (n_48, w5983, n_4);
  nor g2609 (n_47, n_13, n_12, n_19);
  nor g2610 (n_46, n_11, n_15, n_30);
  nand g2611 (n_45, w5984, w5985, n_18);
  or g6307 (w5985, in[10], n_9);
  or g6306 (w5984, in[8], n_8);
  nor g2612 (n_44, n_25, n_24);
  nor g2613 (n_43, n_17, n_38);
  nor g2614 (n_42, n_37, n_16, w5986);
  and g6308 (w5986, n_7, sky130_fd_sc_hd__inv_1_0_Y[0]);
  nor g2615 (n_41, w5987, n_14, w5988);
  and g6310 (w5988, n_0, sky130_fd_sc_hd__inv_1_58_Y[0]);
  and g6309 (w5987, n_7, sky130_fd_sc_hd__inv_1_56_Y[0]);
  nand g2616 (n_40, w5989, w5990);
  or g6312 (w5990, in[6], n_9);
  or g6311 (w5989, in[7], n_2);
  or g6314 (w5992, in[14], n_9);
  or g6313 (w5991, in[15], n_2);
  nand g2618 (n_38, w5993, w5994);
  or g6316 (w5994, in[34], n_9);
  or g6315 (w5993, in[35], n_2);
  nand g2619 (n_37, w5995, w5996);
  or g6318 (w5996, in[2], n_9);
  or g6317 (w5995, in[3], n_2);
  nand g2620 (n_36, w5997, w5998);
  or g6320 (w5998, in[36], n_8);
  or g6319 (w5997, in[37], n_1);
  nand g2621 (n_35, w5999, w6000);
  or g6322 (w6000, in[4], n_8);
  or g6321 (w5999, in[5], n_1);
  or g6324 (w6002, in[12], n_8);
  or g6323 (w6001, in[13], n_1);
  nand g2623 (n_33, w6003, w6004);
  or g6326 (w6004, in[38], n_9);
  or g6325 (w6003, in[39], n_2);
  nand g2624 (n_32, w6005, w6006);
  or g6328 (w6006, in[20], n_8);
  or g6327 (w6005, in[21], n_1);
  nand g2625 (n_31, w6007, w6008);
  or g6330 (w6008, in[22], n_9);
  or g6329 (w6007, in[23], n_2);
  nand g2626 (n_30, w6009, w6010);
  or g6332 (w6010, in[52], n_8);
  or g6331 (w6009, in[55], n_2);
  nand g2627 (n_29, w6011, w6012);
  or g6334 (w6012, in[40], n_8);
  or g6333 (w6011, in[41], n_1);
  or g6336 (w6014, in[28], n_8);
  or g6335 (w6013, in[29], n_1);
  nand g2629 (n_27, w6015, w6016);
  or g6338 (w6016, in[42], n_9);
  or g6337 (w6015, in[43], n_2);
  nand g2630 (n_26, w6017, w6018);
  or g6340 (w6018, in[26], n_9);
  or g6339 (w6017, in[27], n_2);
  nand g2631 (n_25, w6019, w6020);
  or g6342 (w6020, in[16], n_8);
  or g6341 (w6019, in[17], n_1);
  nand g2632 (n_24, w6021, w6022);
  or g6344 (w6022, in[18], n_9);
  or g6343 (w6021, in[19], n_2);
  or g6346 (w6024, in[44], n_8);
  or g6345 (w6023, in[45], n_1);
  nand g2634 (n_22, w6025, w6026);
  or g6348 (w6026, in[24], n_8);
  or g6347 (w6025, in[25], n_1);
  or g6350 (w6028, in[46], n_9);
  or g6349 (w6027, in[47], n_2);
  or g6352 (w6030, in[30], n_9);
  or g6351 (w6029, in[31], n_2);
  nand g2637 (n_19, w6031, w6032);
  or g6354 (w6032, in[49], n_1);
  or g6353 (w6031, in[51], n_2);
  and g2638 (n_18, w6033, w6034);
  or g6356 (w6034, in[9], n_1);
  or g6355 (w6033, in[11], n_2);
  nand g2639 (n_17, w6035, w6036);
  or g6358 (w6036, in[32], n_8);
  or g6357 (w6035, in[33], n_1);
  nor g2640 (n_16, in[1], n_1);
  nor g2641 (n_15, in[54], n_9);
  nor g2642 (n_14, in[57], n_1);
  nor g2643 (n_13, in[48], n_8);
  nor g2644 (n_12, in[50], n_9);
  nor g2645 (n_11, in[53], n_1);
  not g2646 (n_7, n_8);
  nand g2647 (n_6, sram[1], in[59]);
  nand g2648 (n_10, w6037, sram[3]);
  not g6359 (w6037, sram[2]);
  nand g2649 (n_9, n_0, sram[0]);
  nand g2650 (n_8, sram[1], sram[0]);
  nand g2651 (n_5, sram[3], sram[2]);
  nor g2652 (n_4, sram[2], sram[3]);
  nand g2653 (n_3, w6038, sram[2]);
  not g6360 (w6038, sram[3]);
  or g2654 (n_2, sram[0], sram[1]);
  or g2655 (n_1, n_0, sram[0]);
  not g2656 (n_0, sram[1]);
  nand g1 (w5982, w6023, w6024, w6027, w6028);
  nand g2 (w5981, w6013, w6014, w6029, w6030);
  nand g3 (w5983, w6001, w6002, w5991, w5992);
endmodule

module logical_tile_clb_mode_clb_(pReset, prog_clk, set, reset, clk,
     clb_I, clb_clk, ccff_head, clb_O, ccff_tail);
  input [0:0] pReset, prog_clk, set, reset, clk, clb_clk, ccff_head;
  input [0:39] clb_I;
  output [0:19] clb_O;
  output [0:0] ccff_tail;
  wire [0:0] pReset, prog_clk, set, reset, clk, clb_clk, ccff_head;
  wire [0:39] clb_I;
  wire [0:19] clb_O;
  wire [0:0] ccff_tail;
  wire [0:0] mux_tree_size60_0_out;
  wire [0:0] mux_tree_size60_1_out;
  wire [0:0] mux_tree_size60_2_out;
  wire [0:0] mux_tree_size60_3_out;
  wire [0:0] mux_tree_size60_4_out;
  wire [0:0] mux_tree_size60_5_out;
  wire [0:0] logical_tile_clb_mode_default__fle_0_ccff_tail;
  wire [0:0] mux_tree_size60_6_out;
  wire [0:0] mux_tree_size60_7_out;
  wire [0:0] mux_tree_size60_8_out;
  wire [0:0] mux_tree_size60_9_out;
  wire [0:0] mux_tree_size60_10_out;
  wire [0:0] mux_tree_size60_11_out;
  wire [0:0] logical_tile_clb_mode_default__fle_1_ccff_tail;
  wire [0:0] mux_tree_size60_12_out;
  wire [0:0] mux_tree_size60_13_out;
  wire [0:0] mux_tree_size60_14_out;
  wire [0:0] mux_tree_size60_15_out;
  wire [0:0] mux_tree_size60_16_out;
  wire [0:0] mux_tree_size60_17_out;
  wire [0:0] logical_tile_clb_mode_default__fle_2_ccff_tail;
  wire [0:0] mux_tree_size60_18_out;
  wire [0:0] mux_tree_size60_19_out;
  wire [0:0] mux_tree_size60_20_out;
  wire [0:0] mux_tree_size60_21_out;
  wire [0:0] mux_tree_size60_22_out;
  wire [0:0] mux_tree_size60_23_out;
  wire [0:0] logical_tile_clb_mode_default__fle_3_ccff_tail;
  wire [0:0] mux_tree_size60_24_out;
  wire [0:0] mux_tree_size60_25_out;
  wire [0:0] mux_tree_size60_26_out;
  wire [0:0] mux_tree_size60_27_out;
  wire [0:0] mux_tree_size60_28_out;
  wire [0:0] mux_tree_size60_29_out;
  wire [0:0] logical_tile_clb_mode_default__fle_4_ccff_tail;
  wire [0:0] mux_tree_size60_30_out;
  wire [0:0] mux_tree_size60_31_out;
  wire [0:0] mux_tree_size60_32_out;
  wire [0:0] mux_tree_size60_33_out;
  wire [0:0] mux_tree_size60_34_out;
  wire [0:0] mux_tree_size60_35_out;
  wire [0:0] logical_tile_clb_mode_default__fle_5_ccff_tail;
  wire [0:0] mux_tree_size60_36_out;
  wire [0:0] mux_tree_size60_37_out;
  wire [0:0] mux_tree_size60_38_out;
  wire [0:0] mux_tree_size60_39_out;
  wire [0:0] mux_tree_size60_40_out;
  wire [0:0] mux_tree_size60_41_out;
  wire [0:0] logical_tile_clb_mode_default__fle_6_ccff_tail;
  wire [0:0] mux_tree_size60_42_out;
  wire [0:0] mux_tree_size60_43_out;
  wire [0:0] mux_tree_size60_44_out;
  wire [0:0] mux_tree_size60_45_out;
  wire [0:0] mux_tree_size60_46_out;
  wire [0:0] mux_tree_size60_47_out;
  wire [0:0] logical_tile_clb_mode_default__fle_7_ccff_tail;
  wire [0:0] mux_tree_size60_48_out;
  wire [0:0] mux_tree_size60_49_out;
  wire [0:0] mux_tree_size60_50_out;
  wire [0:0] mux_tree_size60_51_out;
  wire [0:0] mux_tree_size60_52_out;
  wire [0:0] mux_tree_size60_53_out;
  wire [0:0] logical_tile_clb_mode_default__fle_8_ccff_tail;
  wire [0:0] mux_tree_size60_54_out;
  wire [0:0] mux_tree_size60_55_out;
  wire [0:0] mux_tree_size60_56_out;
  wire [0:0] mux_tree_size60_57_out;
  wire [0:0] mux_tree_size60_58_out;
  wire [0:0] mux_tree_size60_59_out;
  wire [0:0] logical_tile_clb_mode_default__fle_9_ccff_tail;
  wire [0:0] mux_tree_size60_mem_0_ccff_tail;
  wire [0:5] mux_tree_size60_0_sram;
  wire [0:5] mux_tree_size60_0_sram_inv;
  wire [0:0] mux_tree_size60_mem_1_ccff_tail;
  wire [0:5] mux_tree_size60_1_sram;
  wire [0:5] mux_tree_size60_1_sram_inv;
  wire [0:0] mux_tree_size60_mem_2_ccff_tail;
  wire [0:5] mux_tree_size60_2_sram;
  wire [0:5] mux_tree_size60_2_sram_inv;
  wire [0:0] mux_tree_size60_mem_3_ccff_tail;
  wire [0:5] mux_tree_size60_3_sram;
  wire [0:5] mux_tree_size60_3_sram_inv;
  wire [0:0] mux_tree_size60_mem_4_ccff_tail;
  wire [0:5] mux_tree_size60_4_sram;
  wire [0:5] mux_tree_size60_4_sram_inv;
  wire [0:0] mux_tree_size60_mem_5_ccff_tail;
  wire [0:5] mux_tree_size60_5_sram;
  wire [0:5] mux_tree_size60_5_sram_inv;
  wire [0:0] mux_tree_size60_mem_6_ccff_tail;
  wire [0:5] mux_tree_size60_6_sram;
  wire [0:5] mux_tree_size60_6_sram_inv;
  wire [0:0] mux_tree_size60_mem_7_ccff_tail;
  wire [0:5] mux_tree_size60_7_sram;
  wire [0:5] mux_tree_size60_7_sram_inv;
  wire [0:0] mux_tree_size60_mem_8_ccff_tail;
  wire [0:5] mux_tree_size60_8_sram;
  wire [0:5] mux_tree_size60_8_sram_inv;
  wire [0:0] mux_tree_size60_mem_9_ccff_tail;
  wire [0:5] mux_tree_size60_9_sram;
  wire [0:5] mux_tree_size60_9_sram_inv;
  wire [0:0] mux_tree_size60_mem_10_ccff_tail;
  wire [0:5] mux_tree_size60_10_sram;
  wire [0:5] mux_tree_size60_10_sram_inv;
  wire [0:0] mux_tree_size60_mem_11_ccff_tail;
  wire [0:5] mux_tree_size60_11_sram;
  wire [0:5] mux_tree_size60_11_sram_inv;
  wire [0:0] mux_tree_size60_mem_12_ccff_tail;
  wire [0:5] mux_tree_size60_12_sram;
  wire [0:5] mux_tree_size60_12_sram_inv;
  wire [0:0] mux_tree_size60_mem_13_ccff_tail;
  wire [0:5] mux_tree_size60_13_sram;
  wire [0:5] mux_tree_size60_13_sram_inv;
  wire [0:0] mux_tree_size60_mem_14_ccff_tail;
  wire [0:5] mux_tree_size60_14_sram;
  wire [0:5] mux_tree_size60_14_sram_inv;
  wire [0:0] mux_tree_size60_mem_15_ccff_tail;
  wire [0:5] mux_tree_size60_15_sram;
  wire [0:5] mux_tree_size60_15_sram_inv;
  wire [0:0] mux_tree_size60_mem_16_ccff_tail;
  wire [0:5] mux_tree_size60_16_sram;
  wire [0:5] mux_tree_size60_16_sram_inv;
  wire [0:0] mux_tree_size60_mem_17_ccff_tail;
  wire [0:5] mux_tree_size60_17_sram;
  wire [0:5] mux_tree_size60_17_sram_inv;
  wire [0:0] mux_tree_size60_mem_18_ccff_tail;
  wire [0:5] mux_tree_size60_18_sram;
  wire [0:5] mux_tree_size60_18_sram_inv;
  wire [0:0] mux_tree_size60_mem_19_ccff_tail;
  wire [0:5] mux_tree_size60_19_sram;
  wire [0:5] mux_tree_size60_19_sram_inv;
  wire [0:0] mux_tree_size60_mem_20_ccff_tail;
  wire [0:5] mux_tree_size60_20_sram;
  wire [0:5] mux_tree_size60_20_sram_inv;
  wire [0:0] mux_tree_size60_mem_21_ccff_tail;
  wire [0:5] mux_tree_size60_21_sram;
  wire [0:5] mux_tree_size60_21_sram_inv;
  wire [0:0] mux_tree_size60_mem_22_ccff_tail;
  wire [0:5] mux_tree_size60_22_sram;
  wire [0:5] mux_tree_size60_22_sram_inv;
  wire [0:0] mux_tree_size60_mem_23_ccff_tail;
  wire [0:5] mux_tree_size60_23_sram;
  wire [0:5] mux_tree_size60_23_sram_inv;
  wire [0:0] mux_tree_size60_mem_24_ccff_tail;
  wire [0:5] mux_tree_size60_24_sram;
  wire [0:5] mux_tree_size60_24_sram_inv;
  wire [0:0] mux_tree_size60_mem_25_ccff_tail;
  wire [0:5] mux_tree_size60_25_sram;
  wire [0:5] mux_tree_size60_25_sram_inv;
  wire [0:0] mux_tree_size60_mem_26_ccff_tail;
  wire [0:5] mux_tree_size60_26_sram;
  wire [0:5] mux_tree_size60_26_sram_inv;
  wire [0:0] mux_tree_size60_mem_27_ccff_tail;
  wire [0:5] mux_tree_size60_27_sram;
  wire [0:5] mux_tree_size60_27_sram_inv;
  wire [0:0] mux_tree_size60_mem_28_ccff_tail;
  wire [0:5] mux_tree_size60_28_sram;
  wire [0:5] mux_tree_size60_28_sram_inv;
  wire [0:0] mux_tree_size60_mem_29_ccff_tail;
  wire [0:5] mux_tree_size60_29_sram;
  wire [0:5] mux_tree_size60_29_sram_inv;
  wire [0:0] mux_tree_size60_mem_30_ccff_tail;
  wire [0:5] mux_tree_size60_30_sram;
  wire [0:5] mux_tree_size60_30_sram_inv;
  wire [0:0] mux_tree_size60_mem_31_ccff_tail;
  wire [0:5] mux_tree_size60_31_sram;
  wire [0:5] mux_tree_size60_31_sram_inv;
  wire [0:0] mux_tree_size60_mem_32_ccff_tail;
  wire [0:5] mux_tree_size60_32_sram;
  wire [0:5] mux_tree_size60_32_sram_inv;
  wire [0:0] mux_tree_size60_mem_33_ccff_tail;
  wire [0:5] mux_tree_size60_33_sram;
  wire [0:5] mux_tree_size60_33_sram_inv;
  wire [0:0] mux_tree_size60_mem_34_ccff_tail;
  wire [0:5] mux_tree_size60_34_sram;
  wire [0:5] mux_tree_size60_34_sram_inv;
  wire [0:0] mux_tree_size60_mem_35_ccff_tail;
  wire [0:5] mux_tree_size60_35_sram;
  wire [0:5] mux_tree_size60_35_sram_inv;
  wire [0:0] mux_tree_size60_mem_36_ccff_tail;
  wire [0:5] mux_tree_size60_36_sram;
  wire [0:5] mux_tree_size60_36_sram_inv;
  wire [0:0] mux_tree_size60_mem_37_ccff_tail;
  wire [0:5] mux_tree_size60_37_sram;
  wire [0:5] mux_tree_size60_37_sram_inv;
  wire [0:0] mux_tree_size60_mem_38_ccff_tail;
  wire [0:5] mux_tree_size60_38_sram;
  wire [0:5] mux_tree_size60_38_sram_inv;
  wire [0:0] mux_tree_size60_mem_39_ccff_tail;
  wire [0:5] mux_tree_size60_39_sram;
  wire [0:5] mux_tree_size60_39_sram_inv;
  wire [0:0] mux_tree_size60_mem_40_ccff_tail;
  wire [0:5] mux_tree_size60_40_sram;
  wire [0:5] mux_tree_size60_40_sram_inv;
  wire [0:0] mux_tree_size60_mem_41_ccff_tail;
  wire [0:5] mux_tree_size60_41_sram;
  wire [0:5] mux_tree_size60_41_sram_inv;
  wire [0:0] mux_tree_size60_mem_42_ccff_tail;
  wire [0:5] mux_tree_size60_42_sram;
  wire [0:5] mux_tree_size60_42_sram_inv;
  wire [0:0] mux_tree_size60_mem_43_ccff_tail;
  wire [0:5] mux_tree_size60_43_sram;
  wire [0:5] mux_tree_size60_43_sram_inv;
  wire [0:0] mux_tree_size60_mem_44_ccff_tail;
  wire [0:5] mux_tree_size60_44_sram;
  wire [0:5] mux_tree_size60_44_sram_inv;
  wire [0:0] mux_tree_size60_mem_45_ccff_tail;
  wire [0:5] mux_tree_size60_45_sram;
  wire [0:5] mux_tree_size60_45_sram_inv;
  wire [0:0] mux_tree_size60_mem_46_ccff_tail;
  wire [0:5] mux_tree_size60_46_sram;
  wire [0:5] mux_tree_size60_46_sram_inv;
  wire [0:0] mux_tree_size60_mem_47_ccff_tail;
  wire [0:5] mux_tree_size60_47_sram;
  wire [0:5] mux_tree_size60_47_sram_inv;
  wire [0:0] mux_tree_size60_mem_48_ccff_tail;
  wire [0:5] mux_tree_size60_48_sram;
  wire [0:5] mux_tree_size60_48_sram_inv;
  wire [0:0] mux_tree_size60_mem_49_ccff_tail;
  wire [0:5] mux_tree_size60_49_sram;
  wire [0:5] mux_tree_size60_49_sram_inv;
  wire [0:0] mux_tree_size60_mem_50_ccff_tail;
  wire [0:5] mux_tree_size60_50_sram;
  wire [0:5] mux_tree_size60_50_sram_inv;
  wire [0:0] mux_tree_size60_mem_51_ccff_tail;
  wire [0:5] mux_tree_size60_51_sram;
  wire [0:5] mux_tree_size60_51_sram_inv;
  wire [0:0] mux_tree_size60_mem_52_ccff_tail;
  wire [0:5] mux_tree_size60_52_sram;
  wire [0:5] mux_tree_size60_52_sram_inv;
  wire [0:0] mux_tree_size60_mem_53_ccff_tail;
  wire [0:5] mux_tree_size60_53_sram;
  wire [0:5] mux_tree_size60_53_sram_inv;
  wire [0:0] mux_tree_size60_mem_54_ccff_tail;
  wire [0:5] mux_tree_size60_54_sram;
  wire [0:5] mux_tree_size60_54_sram_inv;
  wire [0:0] mux_tree_size60_mem_55_ccff_tail;
  wire [0:5] mux_tree_size60_55_sram;
  wire [0:5] mux_tree_size60_55_sram_inv;
  wire [0:0] mux_tree_size60_mem_56_ccff_tail;
  wire [0:5] mux_tree_size60_56_sram;
  wire [0:5] mux_tree_size60_56_sram_inv;
  wire [0:0] mux_tree_size60_mem_57_ccff_tail;
  wire [0:5] mux_tree_size60_57_sram;
  wire [0:5] mux_tree_size60_57_sram_inv;
  wire [0:0] mux_tree_size60_mem_58_ccff_tail;
  wire [0:5] mux_tree_size60_58_sram;
  wire [0:5] mux_tree_size60_58_sram_inv;
  wire [0:5] mux_tree_size60_59_sram;
  wire [0:5] mux_tree_size60_59_sram_inv;
  wire UNCONNECTED763, UNCONNECTED764, UNCONNECTED765, UNCONNECTED766,
       UNCONNECTED767, UNCONNECTED768, UNCONNECTED769, UNCONNECTED770;
  wire UNCONNECTED771, UNCONNECTED772, UNCONNECTED773, UNCONNECTED774,
       UNCONNECTED775, UNCONNECTED776, UNCONNECTED777, UNCONNECTED778;
  wire UNCONNECTED779, UNCONNECTED780, UNCONNECTED781, UNCONNECTED782,
       UNCONNECTED783, UNCONNECTED784, UNCONNECTED785, UNCONNECTED786;
  wire UNCONNECTED787, UNCONNECTED788, UNCONNECTED789, UNCONNECTED790,
       UNCONNECTED791, UNCONNECTED792, UNCONNECTED793, UNCONNECTED794;
  wire UNCONNECTED795, UNCONNECTED796, UNCONNECTED797, UNCONNECTED798,
       UNCONNECTED799, UNCONNECTED800, UNCONNECTED801, UNCONNECTED802;
  wire UNCONNECTED803, UNCONNECTED804, UNCONNECTED805, UNCONNECTED806,
       UNCONNECTED807, UNCONNECTED808, UNCONNECTED809, UNCONNECTED810;
  wire UNCONNECTED811, UNCONNECTED812, UNCONNECTED813, UNCONNECTED814,
       UNCONNECTED815, UNCONNECTED816, UNCONNECTED817, UNCONNECTED818;
  wire UNCONNECTED819, UNCONNECTED820, UNCONNECTED821, UNCONNECTED822,
       UNCONNECTED_HIER_Z995, UNCONNECTED_HIER_Z996,
       UNCONNECTED_HIER_Z997, UNCONNECTED_HIER_Z998;
  wire UNCONNECTED_HIER_Z999, UNCONNECTED_HIER_Z1000,
       UNCONNECTED_HIER_Z1001, UNCONNECTED_HIER_Z1002,
       UNCONNECTED_HIER_Z1003, UNCONNECTED_HIER_Z1004,
       UNCONNECTED_HIER_Z1005, UNCONNECTED_HIER_Z1006;
  wire UNCONNECTED_HIER_Z1007, UNCONNECTED_HIER_Z1008,
       UNCONNECTED_HIER_Z1009, UNCONNECTED_HIER_Z1010,
       UNCONNECTED_HIER_Z1011, UNCONNECTED_HIER_Z1012,
       UNCONNECTED_HIER_Z1013, UNCONNECTED_HIER_Z1014;
  wire UNCONNECTED_HIER_Z1015, UNCONNECTED_HIER_Z1016,
       UNCONNECTED_HIER_Z1017, UNCONNECTED_HIER_Z1018,
       UNCONNECTED_HIER_Z1019, UNCONNECTED_HIER_Z1020,
       UNCONNECTED_HIER_Z1021, UNCONNECTED_HIER_Z1022;
  wire UNCONNECTED_HIER_Z1023, UNCONNECTED_HIER_Z1024,
       UNCONNECTED_HIER_Z1025, UNCONNECTED_HIER_Z1026,
       UNCONNECTED_HIER_Z1027, UNCONNECTED_HIER_Z1028,
       UNCONNECTED_HIER_Z1029, UNCONNECTED_HIER_Z1030;
  wire UNCONNECTED_HIER_Z1031, UNCONNECTED_HIER_Z1032,
       UNCONNECTED_HIER_Z1033, UNCONNECTED_HIER_Z1034,
       UNCONNECTED_HIER_Z1035, UNCONNECTED_HIER_Z1036,
       UNCONNECTED_HIER_Z1037, UNCONNECTED_HIER_Z1038;
  wire UNCONNECTED_HIER_Z1039, UNCONNECTED_HIER_Z1040,
       UNCONNECTED_HIER_Z1041, UNCONNECTED_HIER_Z1042,
       UNCONNECTED_HIER_Z1043, UNCONNECTED_HIER_Z1044,
       UNCONNECTED_HIER_Z1045, UNCONNECTED_HIER_Z1046;
  wire UNCONNECTED_HIER_Z1047, UNCONNECTED_HIER_Z1048,
       UNCONNECTED_HIER_Z1049, UNCONNECTED_HIER_Z1050,
       UNCONNECTED_HIER_Z1051, UNCONNECTED_HIER_Z1052,
       UNCONNECTED_HIER_Z1053, UNCONNECTED_HIER_Z1054;
  wire UNCONNECTED_HIER_Z1055, UNCONNECTED_HIER_Z1056,
       UNCONNECTED_HIER_Z1057, UNCONNECTED_HIER_Z1058,
       UNCONNECTED_HIER_Z1059, UNCONNECTED_HIER_Z1060,
       UNCONNECTED_HIER_Z1061, UNCONNECTED_HIER_Z1062;
  wire UNCONNECTED_HIER_Z1063, UNCONNECTED_HIER_Z1064,
       UNCONNECTED_HIER_Z1065, UNCONNECTED_HIER_Z1066,
       UNCONNECTED_HIER_Z1067, UNCONNECTED_HIER_Z1068,
       UNCONNECTED_HIER_Z1069, UNCONNECTED_HIER_Z1070;
  wire UNCONNECTED_HIER_Z1071, UNCONNECTED_HIER_Z1072,
       UNCONNECTED_HIER_Z1073, UNCONNECTED_HIER_Z1074,
       UNCONNECTED_HIER_Z1075, UNCONNECTED_HIER_Z1076,
       UNCONNECTED_HIER_Z1077, UNCONNECTED_HIER_Z1078;
  wire UNCONNECTED_HIER_Z1079, UNCONNECTED_HIER_Z1080,
       UNCONNECTED_HIER_Z1081, UNCONNECTED_HIER_Z1082,
       UNCONNECTED_HIER_Z1083, UNCONNECTED_HIER_Z1084,
       UNCONNECTED_HIER_Z1085, UNCONNECTED_HIER_Z1086;
  wire UNCONNECTED_HIER_Z1087, UNCONNECTED_HIER_Z1088,
       UNCONNECTED_HIER_Z1089, UNCONNECTED_HIER_Z1090,
       UNCONNECTED_HIER_Z1091, UNCONNECTED_HIER_Z1092,
       UNCONNECTED_HIER_Z1093, UNCONNECTED_HIER_Z1094;
  wire UNCONNECTED_HIER_Z1095, UNCONNECTED_HIER_Z1096,
       UNCONNECTED_HIER_Z1097, UNCONNECTED_HIER_Z1098,
       UNCONNECTED_HIER_Z1099, UNCONNECTED_HIER_Z1100,
       UNCONNECTED_HIER_Z1101, UNCONNECTED_HIER_Z1102;
  wire UNCONNECTED_HIER_Z1103, UNCONNECTED_HIER_Z1104,
       UNCONNECTED_HIER_Z1105, UNCONNECTED_HIER_Z1106,
       UNCONNECTED_HIER_Z1107, UNCONNECTED_HIER_Z1108,
       UNCONNECTED_HIER_Z1109, UNCONNECTED_HIER_Z1110;
  wire UNCONNECTED_HIER_Z1111, UNCONNECTED_HIER_Z1112,
       UNCONNECTED_HIER_Z1113, UNCONNECTED_HIER_Z1114,
       UNCONNECTED_HIER_Z1115, UNCONNECTED_HIER_Z1116,
       UNCONNECTED_HIER_Z1117, UNCONNECTED_HIER_Z1118;
  wire UNCONNECTED_HIER_Z1119, UNCONNECTED_HIER_Z1120,
       UNCONNECTED_HIER_Z1121, UNCONNECTED_HIER_Z1122,
       UNCONNECTED_HIER_Z1123, UNCONNECTED_HIER_Z1124,
       UNCONNECTED_HIER_Z1125, UNCONNECTED_HIER_Z1126;
  wire UNCONNECTED_HIER_Z1127, UNCONNECTED_HIER_Z1128,
       UNCONNECTED_HIER_Z1129, UNCONNECTED_HIER_Z1130,
       UNCONNECTED_HIER_Z1131, UNCONNECTED_HIER_Z1132,
       UNCONNECTED_HIER_Z1133, UNCONNECTED_HIER_Z1134;
  wire UNCONNECTED_HIER_Z1135, UNCONNECTED_HIER_Z1136,
       UNCONNECTED_HIER_Z1137, UNCONNECTED_HIER_Z1138,
       UNCONNECTED_HIER_Z1139, UNCONNECTED_HIER_Z1140,
       UNCONNECTED_HIER_Z1141, UNCONNECTED_HIER_Z1142;
  wire UNCONNECTED_HIER_Z1143, UNCONNECTED_HIER_Z1144,
       UNCONNECTED_HIER_Z1145, UNCONNECTED_HIER_Z1146,
       UNCONNECTED_HIER_Z1147, UNCONNECTED_HIER_Z1148,
       UNCONNECTED_HIER_Z1149, UNCONNECTED_HIER_Z1150;
  wire UNCONNECTED_HIER_Z1151, UNCONNECTED_HIER_Z1152,
       UNCONNECTED_HIER_Z1153, UNCONNECTED_HIER_Z1154,
       UNCONNECTED_HIER_Z1155, UNCONNECTED_HIER_Z1156,
       UNCONNECTED_HIER_Z1157, UNCONNECTED_HIER_Z1158;
  wire UNCONNECTED_HIER_Z1159, UNCONNECTED_HIER_Z1160,
       UNCONNECTED_HIER_Z1161, UNCONNECTED_HIER_Z1162,
       UNCONNECTED_HIER_Z1163, UNCONNECTED_HIER_Z1164,
       UNCONNECTED_HIER_Z1165, UNCONNECTED_HIER_Z1166;
  wire UNCONNECTED_HIER_Z1167, UNCONNECTED_HIER_Z1168,
       UNCONNECTED_HIER_Z1169, UNCONNECTED_HIER_Z1170,
       UNCONNECTED_HIER_Z1171, UNCONNECTED_HIER_Z1172,
       UNCONNECTED_HIER_Z1173, UNCONNECTED_HIER_Z1174;
  wire UNCONNECTED_HIER_Z1175, UNCONNECTED_HIER_Z1176,
       UNCONNECTED_HIER_Z1177, UNCONNECTED_HIER_Z1178,
       UNCONNECTED_HIER_Z1179, UNCONNECTED_HIER_Z1180,
       UNCONNECTED_HIER_Z1181, UNCONNECTED_HIER_Z1182;
  wire UNCONNECTED_HIER_Z1183, UNCONNECTED_HIER_Z1184,
       UNCONNECTED_HIER_Z1185, UNCONNECTED_HIER_Z1186,
       UNCONNECTED_HIER_Z1187, UNCONNECTED_HIER_Z1188,
       UNCONNECTED_HIER_Z1189, UNCONNECTED_HIER_Z1190;
  wire UNCONNECTED_HIER_Z1191, UNCONNECTED_HIER_Z1192,
       UNCONNECTED_HIER_Z1193, UNCONNECTED_HIER_Z1194,
       UNCONNECTED_HIER_Z1195, UNCONNECTED_HIER_Z1196,
       UNCONNECTED_HIER_Z1197, UNCONNECTED_HIER_Z1198;
  wire UNCONNECTED_HIER_Z1199, UNCONNECTED_HIER_Z1200,
       UNCONNECTED_HIER_Z1201, UNCONNECTED_HIER_Z1202,
       UNCONNECTED_HIER_Z1203, UNCONNECTED_HIER_Z1204,
       UNCONNECTED_HIER_Z1205, UNCONNECTED_HIER_Z1206;
  wire UNCONNECTED_HIER_Z1207, UNCONNECTED_HIER_Z1208,
       UNCONNECTED_HIER_Z1209, UNCONNECTED_HIER_Z1210,
       UNCONNECTED_HIER_Z1211, UNCONNECTED_HIER_Z1212,
       UNCONNECTED_HIER_Z1213, UNCONNECTED_HIER_Z1214;
  wire UNCONNECTED_HIER_Z1215, UNCONNECTED_HIER_Z1216,
       UNCONNECTED_HIER_Z1217, UNCONNECTED_HIER_Z1218,
       UNCONNECTED_HIER_Z1219, UNCONNECTED_HIER_Z1220,
       UNCONNECTED_HIER_Z1221, UNCONNECTED_HIER_Z1222;
  wire UNCONNECTED_HIER_Z1223, UNCONNECTED_HIER_Z1224,
       UNCONNECTED_HIER_Z1225, UNCONNECTED_HIER_Z1226,
       UNCONNECTED_HIER_Z1227, UNCONNECTED_HIER_Z1228,
       UNCONNECTED_HIER_Z1229, UNCONNECTED_HIER_Z1230;
  wire UNCONNECTED_HIER_Z1231, UNCONNECTED_HIER_Z1232,
       UNCONNECTED_HIER_Z1233, UNCONNECTED_HIER_Z1234,
       UNCONNECTED_HIER_Z1235, UNCONNECTED_HIER_Z1236,
       UNCONNECTED_HIER_Z1237, UNCONNECTED_HIER_Z1238;
  wire UNCONNECTED_HIER_Z1239, UNCONNECTED_HIER_Z1240,
       UNCONNECTED_HIER_Z1241, UNCONNECTED_HIER_Z1242,
       UNCONNECTED_HIER_Z1243, UNCONNECTED_HIER_Z1244,
       UNCONNECTED_HIER_Z1245, UNCONNECTED_HIER_Z1246;
  wire UNCONNECTED_HIER_Z1247, UNCONNECTED_HIER_Z1248,
       UNCONNECTED_HIER_Z1249, UNCONNECTED_HIER_Z1250,
       UNCONNECTED_HIER_Z1251, UNCONNECTED_HIER_Z1252,
       UNCONNECTED_HIER_Z1253, UNCONNECTED_HIER_Z1254;
  wire UNCONNECTED_HIER_Z1255, UNCONNECTED_HIER_Z1256,
       UNCONNECTED_HIER_Z1257, UNCONNECTED_HIER_Z1258,
       UNCONNECTED_HIER_Z1259, UNCONNECTED_HIER_Z1260,
       UNCONNECTED_HIER_Z1261, UNCONNECTED_HIER_Z1262;
  wire UNCONNECTED_HIER_Z1263, UNCONNECTED_HIER_Z1264,
       UNCONNECTED_HIER_Z1265, UNCONNECTED_HIER_Z1266,
       UNCONNECTED_HIER_Z1267, UNCONNECTED_HIER_Z1268,
       UNCONNECTED_HIER_Z1269, UNCONNECTED_HIER_Z1270;
  wire UNCONNECTED_HIER_Z1271, UNCONNECTED_HIER_Z1272,
       UNCONNECTED_HIER_Z1273, UNCONNECTED_HIER_Z1274,
       UNCONNECTED_HIER_Z1275, UNCONNECTED_HIER_Z1276,
       UNCONNECTED_HIER_Z1277, UNCONNECTED_HIER_Z1278;
  wire UNCONNECTED_HIER_Z1279, UNCONNECTED_HIER_Z1280,
       UNCONNECTED_HIER_Z1281, UNCONNECTED_HIER_Z1282,
       UNCONNECTED_HIER_Z1283, UNCONNECTED_HIER_Z1284,
       UNCONNECTED_HIER_Z1285, UNCONNECTED_HIER_Z1286;
  wire UNCONNECTED_HIER_Z1287, UNCONNECTED_HIER_Z1288,
       UNCONNECTED_HIER_Z1289, UNCONNECTED_HIER_Z1290,
       UNCONNECTED_HIER_Z1291, UNCONNECTED_HIER_Z1292,
       UNCONNECTED_HIER_Z1293, UNCONNECTED_HIER_Z1294;
  wire UNCONNECTED_HIER_Z1295, UNCONNECTED_HIER_Z1296,
       UNCONNECTED_HIER_Z1297, UNCONNECTED_HIER_Z1298,
       UNCONNECTED_HIER_Z1299, UNCONNECTED_HIER_Z1300,
       UNCONNECTED_HIER_Z1301, UNCONNECTED_HIER_Z1302;
  wire UNCONNECTED_HIER_Z1303, UNCONNECTED_HIER_Z1304,
       UNCONNECTED_HIER_Z1305, UNCONNECTED_HIER_Z1306,
       UNCONNECTED_HIER_Z1307, UNCONNECTED_HIER_Z1308,
       UNCONNECTED_HIER_Z1309, UNCONNECTED_HIER_Z1310;
  wire UNCONNECTED_HIER_Z1311, UNCONNECTED_HIER_Z1312,
       UNCONNECTED_HIER_Z1313, UNCONNECTED_HIER_Z1314,
       UNCONNECTED_HIER_Z1315, UNCONNECTED_HIER_Z1316,
       UNCONNECTED_HIER_Z1317, UNCONNECTED_HIER_Z1318;
  wire UNCONNECTED_HIER_Z1319, UNCONNECTED_HIER_Z1320,
       UNCONNECTED_HIER_Z1321, UNCONNECTED_HIER_Z1322,
       UNCONNECTED_HIER_Z1323, UNCONNECTED_HIER_Z1324,
       UNCONNECTED_HIER_Z1325, UNCONNECTED_HIER_Z1326;
  wire UNCONNECTED_HIER_Z1327, UNCONNECTED_HIER_Z1328,
       UNCONNECTED_HIER_Z1329, UNCONNECTED_HIER_Z1330,
       UNCONNECTED_HIER_Z1331, UNCONNECTED_HIER_Z1332,
       UNCONNECTED_HIER_Z1333, UNCONNECTED_HIER_Z1334;
  wire UNCONNECTED_HIER_Z1335, UNCONNECTED_HIER_Z1336,
       UNCONNECTED_HIER_Z1337, UNCONNECTED_HIER_Z1338,
       UNCONNECTED_HIER_Z1339, UNCONNECTED_HIER_Z1340,
       UNCONNECTED_HIER_Z1341, UNCONNECTED_HIER_Z1342;
  wire UNCONNECTED_HIER_Z1343, UNCONNECTED_HIER_Z1344,
       UNCONNECTED_HIER_Z1345, UNCONNECTED_HIER_Z1346,
       UNCONNECTED_HIER_Z1347, UNCONNECTED_HIER_Z1348,
       UNCONNECTED_HIER_Z1349, UNCONNECTED_HIER_Z1350;
  wire UNCONNECTED_HIER_Z1351, UNCONNECTED_HIER_Z1352,
       UNCONNECTED_HIER_Z1353, UNCONNECTED_HIER_Z1354,
       UNCONNECTED_HIER_Z1355, UNCONNECTED_HIER_Z1356,
       UNCONNECTED_HIER_Z1357, UNCONNECTED_HIER_Z1358;
  wire UNCONNECTED_HIER_Z1359, UNCONNECTED_HIER_Z1360,
       UNCONNECTED_HIER_Z1361, UNCONNECTED_HIER_Z1362,
       UNCONNECTED_HIER_Z1363, UNCONNECTED_HIER_Z1364;
  logical_tile_clb_mode_default__fle
       logical_tile_clb_mode_default__fle_0(.pReset (pReset), .prog_clk
       (prog_clk), .set (set), .reset (reset), .clk (clk), .fle_in
       ({mux_tree_size60_0_out, mux_tree_size60_1_out,
       mux_tree_size60_2_out, mux_tree_size60_3_out,
       mux_tree_size60_4_out, mux_tree_size60_5_out}), .fle_clk
       (UNCONNECTED_HIER_Z995), .ccff_head (ccff_head), .fle_out
       ({clb_O[0], clb_O[10]}), .ccff_tail
       (logical_tile_clb_mode_default__fle_0_ccff_tail));
  logical_tile_clb_mode_default__fle_1
       logical_tile_clb_mode_default__fle_1(.pReset (pReset), .prog_clk
       (prog_clk), .set (set), .reset (reset), .clk (clk), .fle_in
       ({mux_tree_size60_6_out, mux_tree_size60_7_out,
       mux_tree_size60_8_out, mux_tree_size60_9_out,
       mux_tree_size60_10_out, mux_tree_size60_11_out}), .fle_clk
       (UNCONNECTED_HIER_Z996), .ccff_head
       (logical_tile_clb_mode_default__fle_0_ccff_tail), .fle_out
       ({clb_O[1], clb_O[11]}), .ccff_tail
       (logical_tile_clb_mode_default__fle_1_ccff_tail));
  logical_tile_clb_mode_default__fle_2
       logical_tile_clb_mode_default__fle_2(.pReset (pReset), .prog_clk
       (prog_clk), .set (set), .reset (reset), .clk (clk), .fle_in
       ({mux_tree_size60_12_out, mux_tree_size60_13_out,
       mux_tree_size60_14_out, mux_tree_size60_15_out,
       mux_tree_size60_16_out, mux_tree_size60_17_out}), .fle_clk
       (UNCONNECTED_HIER_Z997), .ccff_head
       (logical_tile_clb_mode_default__fle_1_ccff_tail), .fle_out
       ({clb_O[2], clb_O[12]}), .ccff_tail
       (logical_tile_clb_mode_default__fle_2_ccff_tail));
  logical_tile_clb_mode_default__fle_3
       logical_tile_clb_mode_default__fle_3(.pReset (pReset), .prog_clk
       (prog_clk), .set (set), .reset (reset), .clk (clk), .fle_in
       ({mux_tree_size60_18_out, mux_tree_size60_19_out,
       mux_tree_size60_20_out, mux_tree_size60_21_out,
       mux_tree_size60_22_out, mux_tree_size60_23_out}), .fle_clk
       (UNCONNECTED_HIER_Z998), .ccff_head
       (logical_tile_clb_mode_default__fle_2_ccff_tail), .fle_out
       ({clb_O[3], clb_O[13]}), .ccff_tail
       (logical_tile_clb_mode_default__fle_3_ccff_tail));
  logical_tile_clb_mode_default__fle_4
       logical_tile_clb_mode_default__fle_4(.pReset (pReset), .prog_clk
       (prog_clk), .set (set), .reset (reset), .clk (clk), .fle_in
       ({mux_tree_size60_24_out, mux_tree_size60_25_out,
       mux_tree_size60_26_out, mux_tree_size60_27_out,
       mux_tree_size60_28_out, mux_tree_size60_29_out}), .fle_clk
       (UNCONNECTED_HIER_Z999), .ccff_head
       (logical_tile_clb_mode_default__fle_3_ccff_tail), .fle_out
       ({clb_O[4], clb_O[14]}), .ccff_tail
       (logical_tile_clb_mode_default__fle_4_ccff_tail));
  logical_tile_clb_mode_default__fle_5
       logical_tile_clb_mode_default__fle_5(.pReset (pReset), .prog_clk
       (prog_clk), .set (set), .reset (reset), .clk (clk), .fle_in
       ({mux_tree_size60_30_out, mux_tree_size60_31_out,
       mux_tree_size60_32_out, mux_tree_size60_33_out,
       mux_tree_size60_34_out, mux_tree_size60_35_out}), .fle_clk
       (UNCONNECTED_HIER_Z1000), .ccff_head
       (logical_tile_clb_mode_default__fle_4_ccff_tail), .fle_out
       ({clb_O[5], clb_O[15]}), .ccff_tail
       (logical_tile_clb_mode_default__fle_5_ccff_tail));
  logical_tile_clb_mode_default__fle_6
       logical_tile_clb_mode_default__fle_6(.pReset (pReset), .prog_clk
       (prog_clk), .set (set), .reset (reset), .clk (clk), .fle_in
       ({mux_tree_size60_36_out, mux_tree_size60_37_out,
       mux_tree_size60_38_out, mux_tree_size60_39_out,
       mux_tree_size60_40_out, mux_tree_size60_41_out}), .fle_clk
       (UNCONNECTED_HIER_Z1001), .ccff_head
       (logical_tile_clb_mode_default__fle_5_ccff_tail), .fle_out
       ({clb_O[6], clb_O[16]}), .ccff_tail
       (logical_tile_clb_mode_default__fle_6_ccff_tail));
  logical_tile_clb_mode_default__fle_7
       logical_tile_clb_mode_default__fle_7(.pReset (pReset), .prog_clk
       (prog_clk), .set (set), .reset (reset), .clk (clk), .fle_in
       ({mux_tree_size60_42_out, mux_tree_size60_43_out,
       mux_tree_size60_44_out, mux_tree_size60_45_out,
       mux_tree_size60_46_out, mux_tree_size60_47_out}), .fle_clk
       (UNCONNECTED_HIER_Z1002), .ccff_head
       (logical_tile_clb_mode_default__fle_6_ccff_tail), .fle_out
       ({clb_O[7], clb_O[17]}), .ccff_tail
       (logical_tile_clb_mode_default__fle_7_ccff_tail));
  logical_tile_clb_mode_default__fle_8
       logical_tile_clb_mode_default__fle_8(.pReset (pReset), .prog_clk
       (prog_clk), .set (set), .reset (reset), .clk (clk), .fle_in
       ({mux_tree_size60_48_out, mux_tree_size60_49_out,
       mux_tree_size60_50_out, mux_tree_size60_51_out,
       mux_tree_size60_52_out, mux_tree_size60_53_out}), .fle_clk
       (UNCONNECTED_HIER_Z1003), .ccff_head
       (logical_tile_clb_mode_default__fle_7_ccff_tail), .fle_out
       ({clb_O[8], clb_O[18]}), .ccff_tail
       (logical_tile_clb_mode_default__fle_8_ccff_tail));
  logical_tile_clb_mode_default__fle_9
       logical_tile_clb_mode_default__fle_9(.pReset (pReset), .prog_clk
       (prog_clk), .set (set), .reset (reset), .clk (clk), .fle_in
       ({mux_tree_size60_54_out, mux_tree_size60_55_out,
       mux_tree_size60_56_out, mux_tree_size60_57_out,
       mux_tree_size60_58_out, mux_tree_size60_59_out}), .fle_clk
       (UNCONNECTED_HIER_Z1004), .ccff_head
       (logical_tile_clb_mode_default__fle_8_ccff_tail), .fle_out
       ({clb_O[9], clb_O[19]}), .ccff_tail
       (logical_tile_clb_mode_default__fle_9_ccff_tail));
  mux_tree_size60_mem mem_fle_0_in_0(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head
       (logical_tile_clb_mode_default__fle_9_ccff_tail), .ccff_tail
       (mux_tree_size60_mem_0_ccff_tail), .mem_out
       ({mux_tree_size60_0_sram[0:4], UNCONNECTED763}), .mem_outb
       (mux_tree_size60_0_sram_inv));
  mux_tree_size60_mem_1 mem_fle_0_in_1(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_0_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_1_ccff_tail), .mem_out
       ({mux_tree_size60_1_sram[0:4], UNCONNECTED764}), .mem_outb
       (mux_tree_size60_1_sram_inv));
  mux_tree_size60_mem_2 mem_fle_0_in_2(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_1_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_2_ccff_tail), .mem_out
       ({mux_tree_size60_2_sram[0:4], UNCONNECTED765}), .mem_outb
       (mux_tree_size60_2_sram_inv));
  mux_tree_size60_mem_3 mem_fle_0_in_3(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_2_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_3_ccff_tail), .mem_out
       ({mux_tree_size60_3_sram[0:4], UNCONNECTED766}), .mem_outb
       (mux_tree_size60_3_sram_inv));
  mux_tree_size60_mem_4 mem_fle_0_in_4(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_3_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_4_ccff_tail), .mem_out
       ({mux_tree_size60_4_sram[0:4], UNCONNECTED767}), .mem_outb
       (mux_tree_size60_4_sram_inv));
  mux_tree_size60_mem_5 mem_fle_0_in_5(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_4_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_5_ccff_tail), .mem_out
       ({mux_tree_size60_5_sram[0:4], UNCONNECTED768}), .mem_outb
       (mux_tree_size60_5_sram_inv));
  mux_tree_size60_mem_6 mem_fle_1_in_0(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_5_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_6_ccff_tail), .mem_out
       ({mux_tree_size60_6_sram[0:4], UNCONNECTED769}), .mem_outb
       (mux_tree_size60_6_sram_inv));
  mux_tree_size60_mem_7 mem_fle_1_in_1(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_6_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_7_ccff_tail), .mem_out
       ({mux_tree_size60_7_sram[0:4], UNCONNECTED770}), .mem_outb
       (mux_tree_size60_7_sram_inv));
  mux_tree_size60_mem_8 mem_fle_1_in_2(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_7_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_8_ccff_tail), .mem_out
       ({mux_tree_size60_8_sram[0:4], UNCONNECTED771}), .mem_outb
       (mux_tree_size60_8_sram_inv));
  mux_tree_size60_mem_9 mem_fle_1_in_3(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_8_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_9_ccff_tail), .mem_out
       ({mux_tree_size60_9_sram[0:4], UNCONNECTED772}), .mem_outb
       (mux_tree_size60_9_sram_inv));
  mux_tree_size60_mem_10 mem_fle_1_in_4(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_9_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_10_ccff_tail), .mem_out
       ({mux_tree_size60_10_sram[0:4], UNCONNECTED773}), .mem_outb
       (mux_tree_size60_10_sram_inv));
  mux_tree_size60_mem_11 mem_fle_1_in_5(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_10_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_11_ccff_tail), .mem_out
       ({mux_tree_size60_11_sram[0:4], UNCONNECTED774}), .mem_outb
       (mux_tree_size60_11_sram_inv));
  mux_tree_size60_mem_12 mem_fle_2_in_0(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_11_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_12_ccff_tail), .mem_out
       ({mux_tree_size60_12_sram[0:4], UNCONNECTED775}), .mem_outb
       (mux_tree_size60_12_sram_inv));
  mux_tree_size60_mem_13 mem_fle_2_in_1(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_12_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_13_ccff_tail), .mem_out
       ({mux_tree_size60_13_sram[0:4], UNCONNECTED776}), .mem_outb
       (mux_tree_size60_13_sram_inv));
  mux_tree_size60_mem_14 mem_fle_2_in_2(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_13_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_14_ccff_tail), .mem_out
       ({mux_tree_size60_14_sram[0:4], UNCONNECTED777}), .mem_outb
       (mux_tree_size60_14_sram_inv));
  mux_tree_size60_mem_15 mem_fle_2_in_3(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_14_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_15_ccff_tail), .mem_out
       ({mux_tree_size60_15_sram[0:4], UNCONNECTED778}), .mem_outb
       (mux_tree_size60_15_sram_inv));
  mux_tree_size60_mem_16 mem_fle_2_in_4(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_15_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_16_ccff_tail), .mem_out
       ({mux_tree_size60_16_sram[0:4], UNCONNECTED779}), .mem_outb
       (mux_tree_size60_16_sram_inv));
  mux_tree_size60_mem_17 mem_fle_2_in_5(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_16_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_17_ccff_tail), .mem_out
       ({mux_tree_size60_17_sram[0:4], UNCONNECTED780}), .mem_outb
       (mux_tree_size60_17_sram_inv));
  mux_tree_size60_mem_18 mem_fle_3_in_0(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_17_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_18_ccff_tail), .mem_out
       ({mux_tree_size60_18_sram[0:4], UNCONNECTED781}), .mem_outb
       (mux_tree_size60_18_sram_inv));
  mux_tree_size60_mem_19 mem_fle_3_in_1(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_18_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_19_ccff_tail), .mem_out
       ({mux_tree_size60_19_sram[0:4], UNCONNECTED782}), .mem_outb
       (mux_tree_size60_19_sram_inv));
  mux_tree_size60_mem_20 mem_fle_3_in_2(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_19_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_20_ccff_tail), .mem_out
       ({mux_tree_size60_20_sram[0:4], UNCONNECTED783}), .mem_outb
       (mux_tree_size60_20_sram_inv));
  mux_tree_size60_mem_21 mem_fle_3_in_3(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_20_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_21_ccff_tail), .mem_out
       ({mux_tree_size60_21_sram[0:4], UNCONNECTED784}), .mem_outb
       (mux_tree_size60_21_sram_inv));
  mux_tree_size60_mem_22 mem_fle_3_in_4(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_21_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_22_ccff_tail), .mem_out
       ({mux_tree_size60_22_sram[0:4], UNCONNECTED785}), .mem_outb
       (mux_tree_size60_22_sram_inv));
  mux_tree_size60_mem_23 mem_fle_3_in_5(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_22_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_23_ccff_tail), .mem_out
       ({mux_tree_size60_23_sram[0:4], UNCONNECTED786}), .mem_outb
       (mux_tree_size60_23_sram_inv));
  mux_tree_size60_mem_24 mem_fle_4_in_0(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_23_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_24_ccff_tail), .mem_out
       ({mux_tree_size60_24_sram[0:4], UNCONNECTED787}), .mem_outb
       (mux_tree_size60_24_sram_inv));
  mux_tree_size60_mem_25 mem_fle_4_in_1(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_24_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_25_ccff_tail), .mem_out
       ({mux_tree_size60_25_sram[0:4], UNCONNECTED788}), .mem_outb
       (mux_tree_size60_25_sram_inv));
  mux_tree_size60_mem_26 mem_fle_4_in_2(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_25_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_26_ccff_tail), .mem_out
       ({mux_tree_size60_26_sram[0:4], UNCONNECTED789}), .mem_outb
       (mux_tree_size60_26_sram_inv));
  mux_tree_size60_mem_27 mem_fle_4_in_3(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_26_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_27_ccff_tail), .mem_out
       ({mux_tree_size60_27_sram[0:4], UNCONNECTED790}), .mem_outb
       (mux_tree_size60_27_sram_inv));
  mux_tree_size60_mem_28 mem_fle_4_in_4(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_27_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_28_ccff_tail), .mem_out
       ({mux_tree_size60_28_sram[0:4], UNCONNECTED791}), .mem_outb
       (mux_tree_size60_28_sram_inv));
  mux_tree_size60_mem_29 mem_fle_4_in_5(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_28_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_29_ccff_tail), .mem_out
       ({mux_tree_size60_29_sram[0:4], UNCONNECTED792}), .mem_outb
       (mux_tree_size60_29_sram_inv));
  mux_tree_size60_mem_30 mem_fle_5_in_0(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_29_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_30_ccff_tail), .mem_out
       ({mux_tree_size60_30_sram[0:4], UNCONNECTED793}), .mem_outb
       (mux_tree_size60_30_sram_inv));
  mux_tree_size60_mem_31 mem_fle_5_in_1(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_30_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_31_ccff_tail), .mem_out
       ({mux_tree_size60_31_sram[0:4], UNCONNECTED794}), .mem_outb
       (mux_tree_size60_31_sram_inv));
  mux_tree_size60_mem_32 mem_fle_5_in_2(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_31_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_32_ccff_tail), .mem_out
       ({mux_tree_size60_32_sram[0:4], UNCONNECTED795}), .mem_outb
       (mux_tree_size60_32_sram_inv));
  mux_tree_size60_mem_33 mem_fle_5_in_3(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_32_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_33_ccff_tail), .mem_out
       ({mux_tree_size60_33_sram[0:4], UNCONNECTED796}), .mem_outb
       (mux_tree_size60_33_sram_inv));
  mux_tree_size60_mem_34 mem_fle_5_in_4(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_33_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_34_ccff_tail), .mem_out
       ({mux_tree_size60_34_sram[0:4], UNCONNECTED797}), .mem_outb
       (mux_tree_size60_34_sram_inv));
  mux_tree_size60_mem_35 mem_fle_5_in_5(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_34_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_35_ccff_tail), .mem_out
       ({mux_tree_size60_35_sram[0:4], UNCONNECTED798}), .mem_outb
       (mux_tree_size60_35_sram_inv));
  mux_tree_size60_mem_36 mem_fle_6_in_0(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_35_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_36_ccff_tail), .mem_out
       ({mux_tree_size60_36_sram[0:4], UNCONNECTED799}), .mem_outb
       (mux_tree_size60_36_sram_inv));
  mux_tree_size60_mem_37 mem_fle_6_in_1(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_36_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_37_ccff_tail), .mem_out
       ({mux_tree_size60_37_sram[0:4], UNCONNECTED800}), .mem_outb
       (mux_tree_size60_37_sram_inv));
  mux_tree_size60_mem_38 mem_fle_6_in_2(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_37_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_38_ccff_tail), .mem_out
       ({mux_tree_size60_38_sram[0:4], UNCONNECTED801}), .mem_outb
       (mux_tree_size60_38_sram_inv));
  mux_tree_size60_mem_39 mem_fle_6_in_3(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_38_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_39_ccff_tail), .mem_out
       ({mux_tree_size60_39_sram[0:4], UNCONNECTED802}), .mem_outb
       (mux_tree_size60_39_sram_inv));
  mux_tree_size60_mem_40 mem_fle_6_in_4(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_39_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_40_ccff_tail), .mem_out
       ({mux_tree_size60_40_sram[0:4], UNCONNECTED803}), .mem_outb
       (mux_tree_size60_40_sram_inv));
  mux_tree_size60_mem_41 mem_fle_6_in_5(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_40_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_41_ccff_tail), .mem_out
       ({mux_tree_size60_41_sram[0:4], UNCONNECTED804}), .mem_outb
       (mux_tree_size60_41_sram_inv));
  mux_tree_size60_mem_42 mem_fle_7_in_0(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_41_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_42_ccff_tail), .mem_out
       ({mux_tree_size60_42_sram[0:4], UNCONNECTED805}), .mem_outb
       (mux_tree_size60_42_sram_inv));
  mux_tree_size60_mem_43 mem_fle_7_in_1(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_42_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_43_ccff_tail), .mem_out
       ({mux_tree_size60_43_sram[0:4], UNCONNECTED806}), .mem_outb
       (mux_tree_size60_43_sram_inv));
  mux_tree_size60_mem_44 mem_fle_7_in_2(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_43_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_44_ccff_tail), .mem_out
       ({mux_tree_size60_44_sram[0:4], UNCONNECTED807}), .mem_outb
       (mux_tree_size60_44_sram_inv));
  mux_tree_size60_mem_45 mem_fle_7_in_3(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_44_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_45_ccff_tail), .mem_out
       ({mux_tree_size60_45_sram[0:4], UNCONNECTED808}), .mem_outb
       (mux_tree_size60_45_sram_inv));
  mux_tree_size60_mem_46 mem_fle_7_in_4(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_45_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_46_ccff_tail), .mem_out
       ({mux_tree_size60_46_sram[0:4], UNCONNECTED809}), .mem_outb
       (mux_tree_size60_46_sram_inv));
  mux_tree_size60_mem_47 mem_fle_7_in_5(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_46_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_47_ccff_tail), .mem_out
       ({mux_tree_size60_47_sram[0:4], UNCONNECTED810}), .mem_outb
       (mux_tree_size60_47_sram_inv));
  mux_tree_size60_mem_48 mem_fle_8_in_0(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_47_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_48_ccff_tail), .mem_out
       ({mux_tree_size60_48_sram[0:4], UNCONNECTED811}), .mem_outb
       (mux_tree_size60_48_sram_inv));
  mux_tree_size60_mem_49 mem_fle_8_in_1(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_48_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_49_ccff_tail), .mem_out
       ({mux_tree_size60_49_sram[0:4], UNCONNECTED812}), .mem_outb
       (mux_tree_size60_49_sram_inv));
  mux_tree_size60_mem_50 mem_fle_8_in_2(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_49_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_50_ccff_tail), .mem_out
       ({mux_tree_size60_50_sram[0:4], UNCONNECTED813}), .mem_outb
       (mux_tree_size60_50_sram_inv));
  mux_tree_size60_mem_51 mem_fle_8_in_3(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_50_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_51_ccff_tail), .mem_out
       ({mux_tree_size60_51_sram[0:4], UNCONNECTED814}), .mem_outb
       (mux_tree_size60_51_sram_inv));
  mux_tree_size60_mem_52 mem_fle_8_in_4(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_51_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_52_ccff_tail), .mem_out
       ({mux_tree_size60_52_sram[0:4], UNCONNECTED815}), .mem_outb
       (mux_tree_size60_52_sram_inv));
  mux_tree_size60_mem_53 mem_fle_8_in_5(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_52_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_53_ccff_tail), .mem_out
       ({mux_tree_size60_53_sram[0:4], UNCONNECTED816}), .mem_outb
       (mux_tree_size60_53_sram_inv));
  mux_tree_size60_mem_54 mem_fle_9_in_0(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_53_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_54_ccff_tail), .mem_out
       ({mux_tree_size60_54_sram[0:4], UNCONNECTED817}), .mem_outb
       (mux_tree_size60_54_sram_inv));
  mux_tree_size60_mem_55 mem_fle_9_in_1(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_54_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_55_ccff_tail), .mem_out
       ({mux_tree_size60_55_sram[0:4], UNCONNECTED818}), .mem_outb
       (mux_tree_size60_55_sram_inv));
  mux_tree_size60_mem_56 mem_fle_9_in_2(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_55_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_56_ccff_tail), .mem_out
       ({mux_tree_size60_56_sram[0:4], UNCONNECTED819}), .mem_outb
       (mux_tree_size60_56_sram_inv));
  mux_tree_size60_mem_57 mem_fle_9_in_3(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_56_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_57_ccff_tail), .mem_out
       ({mux_tree_size60_57_sram[0:4], UNCONNECTED820}), .mem_outb
       (mux_tree_size60_57_sram_inv));
  mux_tree_size60_mem_58 mem_fle_9_in_4(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_57_ccff_tail),
       .ccff_tail (mux_tree_size60_mem_58_ccff_tail), .mem_out
       ({mux_tree_size60_58_sram[0:4], UNCONNECTED821}), .mem_outb
       (mux_tree_size60_58_sram_inv));
  mux_tree_size60_mem_59 mem_fle_9_in_5(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_size60_mem_58_ccff_tail),
       .ccff_tail (ccff_tail), .mem_out ({mux_tree_size60_59_sram[0:4],
       UNCONNECTED822}), .mem_outb (mux_tree_size60_59_sram_inv));
  mux_tree_size60 mux_fle_0_in_0(.in ({clb_I, clb_O[0], clb_O[10],
       clb_O[1], clb_O[11], clb_O[2], clb_O[12], clb_O[3], clb_O[13],
       clb_O[4], clb_O[14], clb_O[5], clb_O[15], clb_O[6], clb_O[16],
       clb_O[7], clb_O[17], clb_O[8], clb_O[18], clb_O[9], clb_O[19]}),
       .sram ({mux_tree_size60_0_sram[0:4],
       mux_tree_size60_mem_0_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1005, UNCONNECTED_HIER_Z1006,
       UNCONNECTED_HIER_Z1007, UNCONNECTED_HIER_Z1008,
       UNCONNECTED_HIER_Z1009, UNCONNECTED_HIER_Z1010}), .out
       (mux_tree_size60_0_out));
  mux_tree_size60_1 mux_fle_0_in_1(.in ({clb_I, clb_O[0], clb_O[10],
       clb_O[1], clb_O[11], clb_O[2], clb_O[12], clb_O[3], clb_O[13],
       clb_O[4], clb_O[14], clb_O[5], clb_O[15], clb_O[6], clb_O[16],
       clb_O[7], clb_O[17], clb_O[8], clb_O[18], clb_O[9], clb_O[19]}),
       .sram ({mux_tree_size60_1_sram[0:4],
       mux_tree_size60_mem_1_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1011, UNCONNECTED_HIER_Z1012,
       UNCONNECTED_HIER_Z1013, UNCONNECTED_HIER_Z1014,
       UNCONNECTED_HIER_Z1015, UNCONNECTED_HIER_Z1016}), .out
       (mux_tree_size60_1_out));
  mux_tree_size60_2 mux_fle_0_in_2(.in ({clb_I, clb_O[0], clb_O[10],
       clb_O[1], clb_O[11], clb_O[2], clb_O[12], clb_O[3], clb_O[13],
       clb_O[4], clb_O[14], clb_O[5], clb_O[15], clb_O[6], clb_O[16],
       clb_O[7], clb_O[17], clb_O[8], clb_O[18], clb_O[9], clb_O[19]}),
       .sram ({mux_tree_size60_2_sram[0:4],
       mux_tree_size60_mem_2_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1017, UNCONNECTED_HIER_Z1018,
       UNCONNECTED_HIER_Z1019, UNCONNECTED_HIER_Z1020,
       UNCONNECTED_HIER_Z1021, UNCONNECTED_HIER_Z1022}), .out
       (mux_tree_size60_2_out));
  mux_tree_size60_3 mux_fle_0_in_3(.in ({clb_I, clb_O[0], clb_O[10],
       clb_O[1], clb_O[11], clb_O[2], clb_O[12], clb_O[3], clb_O[13],
       clb_O[4], clb_O[14], clb_O[5], clb_O[15], clb_O[6], clb_O[16],
       clb_O[7], clb_O[17], clb_O[8], clb_O[18], clb_O[9], clb_O[19]}),
       .sram ({mux_tree_size60_3_sram[0:4],
       mux_tree_size60_mem_3_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1023, UNCONNECTED_HIER_Z1024,
       UNCONNECTED_HIER_Z1025, UNCONNECTED_HIER_Z1026,
       UNCONNECTED_HIER_Z1027, UNCONNECTED_HIER_Z1028}), .out
       (mux_tree_size60_3_out));
  mux_tree_size60_4 mux_fle_0_in_4(.in ({clb_I, clb_O[0], clb_O[10],
       clb_O[1], clb_O[11], clb_O[2], clb_O[12], clb_O[3], clb_O[13],
       clb_O[4], clb_O[14], clb_O[5], clb_O[15], clb_O[6], clb_O[16],
       clb_O[7], clb_O[17], clb_O[8], clb_O[18], clb_O[9], clb_O[19]}),
       .sram ({mux_tree_size60_4_sram[0:4],
       mux_tree_size60_mem_4_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1029, UNCONNECTED_HIER_Z1030,
       UNCONNECTED_HIER_Z1031, UNCONNECTED_HIER_Z1032,
       UNCONNECTED_HIER_Z1033, UNCONNECTED_HIER_Z1034}), .out
       (mux_tree_size60_4_out));
  mux_tree_size60_5 mux_fle_0_in_5(.in ({clb_I, clb_O[0], clb_O[10],
       clb_O[1], clb_O[11], clb_O[2], clb_O[12], clb_O[3], clb_O[13],
       clb_O[4], clb_O[14], clb_O[5], clb_O[15], clb_O[6], clb_O[16],
       clb_O[7], clb_O[17], clb_O[8], clb_O[18], clb_O[9], clb_O[19]}),
       .sram ({mux_tree_size60_5_sram[0:4],
       mux_tree_size60_mem_5_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1035, UNCONNECTED_HIER_Z1036,
       UNCONNECTED_HIER_Z1037, UNCONNECTED_HIER_Z1038,
       UNCONNECTED_HIER_Z1039, UNCONNECTED_HIER_Z1040}), .out
       (mux_tree_size60_5_out));
  mux_tree_size60_6 mux_fle_1_in_0(.in ({clb_I, clb_O[0], clb_O[10],
       clb_O[1], clb_O[11], clb_O[2], clb_O[12], clb_O[3], clb_O[13],
       clb_O[4], clb_O[14], clb_O[5], clb_O[15], clb_O[6], clb_O[16],
       clb_O[7], clb_O[17], clb_O[8], clb_O[18], clb_O[9], clb_O[19]}),
       .sram ({mux_tree_size60_6_sram[0:4],
       mux_tree_size60_mem_6_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1041, UNCONNECTED_HIER_Z1042,
       UNCONNECTED_HIER_Z1043, UNCONNECTED_HIER_Z1044,
       UNCONNECTED_HIER_Z1045, UNCONNECTED_HIER_Z1046}), .out
       (mux_tree_size60_6_out));
  mux_tree_size60_7 mux_fle_1_in_1(.in ({clb_I, clb_O[0], clb_O[10],
       clb_O[1], clb_O[11], clb_O[2], clb_O[12], clb_O[3], clb_O[13],
       clb_O[4], clb_O[14], clb_O[5], clb_O[15], clb_O[6], clb_O[16],
       clb_O[7], clb_O[17], clb_O[8], clb_O[18], clb_O[9], clb_O[19]}),
       .sram ({mux_tree_size60_7_sram[0:4],
       mux_tree_size60_mem_7_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1047, UNCONNECTED_HIER_Z1048,
       UNCONNECTED_HIER_Z1049, UNCONNECTED_HIER_Z1050,
       UNCONNECTED_HIER_Z1051, UNCONNECTED_HIER_Z1052}), .out
       (mux_tree_size60_7_out));
  mux_tree_size60_8 mux_fle_1_in_2(.in ({clb_I, clb_O[0], clb_O[10],
       clb_O[1], clb_O[11], clb_O[2], clb_O[12], clb_O[3], clb_O[13],
       clb_O[4], clb_O[14], clb_O[5], clb_O[15], clb_O[6], clb_O[16],
       clb_O[7], clb_O[17], clb_O[8], clb_O[18], clb_O[9], clb_O[19]}),
       .sram ({mux_tree_size60_8_sram[0:4],
       mux_tree_size60_mem_8_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1053, UNCONNECTED_HIER_Z1054,
       UNCONNECTED_HIER_Z1055, UNCONNECTED_HIER_Z1056,
       UNCONNECTED_HIER_Z1057, UNCONNECTED_HIER_Z1058}), .out
       (mux_tree_size60_8_out));
  mux_tree_size60_9 mux_fle_1_in_3(.in ({clb_I, clb_O[0], clb_O[10],
       clb_O[1], clb_O[11], clb_O[2], clb_O[12], clb_O[3], clb_O[13],
       clb_O[4], clb_O[14], clb_O[5], clb_O[15], clb_O[6], clb_O[16],
       clb_O[7], clb_O[17], clb_O[8], clb_O[18], clb_O[9], clb_O[19]}),
       .sram ({mux_tree_size60_9_sram[0:4],
       mux_tree_size60_mem_9_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1059, UNCONNECTED_HIER_Z1060,
       UNCONNECTED_HIER_Z1061, UNCONNECTED_HIER_Z1062,
       UNCONNECTED_HIER_Z1063, UNCONNECTED_HIER_Z1064}), .out
       (mux_tree_size60_9_out));
  mux_tree_size60_10 mux_fle_1_in_4(.in ({clb_I, clb_O[0], clb_O[10],
       clb_O[1], clb_O[11], clb_O[2], clb_O[12], clb_O[3], clb_O[13],
       clb_O[4], clb_O[14], clb_O[5], clb_O[15], clb_O[6], clb_O[16],
       clb_O[7], clb_O[17], clb_O[8], clb_O[18], clb_O[9], clb_O[19]}),
       .sram ({mux_tree_size60_10_sram[0:4],
       mux_tree_size60_mem_10_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1065, UNCONNECTED_HIER_Z1066,
       UNCONNECTED_HIER_Z1067, UNCONNECTED_HIER_Z1068,
       UNCONNECTED_HIER_Z1069, UNCONNECTED_HIER_Z1070}), .out
       (mux_tree_size60_10_out));
  mux_tree_size60_11 mux_fle_1_in_5(.in ({clb_I, clb_O[0], clb_O[10],
       clb_O[1], clb_O[11], clb_O[2], clb_O[12], clb_O[3], clb_O[13],
       clb_O[4], clb_O[14], clb_O[5], clb_O[15], clb_O[6], clb_O[16],
       clb_O[7], clb_O[17], clb_O[8], clb_O[18], clb_O[9], clb_O[19]}),
       .sram ({mux_tree_size60_11_sram[0:4],
       mux_tree_size60_mem_11_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1071, UNCONNECTED_HIER_Z1072,
       UNCONNECTED_HIER_Z1073, UNCONNECTED_HIER_Z1074,
       UNCONNECTED_HIER_Z1075, UNCONNECTED_HIER_Z1076}), .out
       (mux_tree_size60_11_out));
  mux_tree_size60_12 mux_fle_2_in_0(.in ({clb_I, clb_O[0], clb_O[10],
       clb_O[1], clb_O[11], clb_O[2], clb_O[12], clb_O[3], clb_O[13],
       clb_O[4], clb_O[14], clb_O[5], clb_O[15], clb_O[6], clb_O[16],
       clb_O[7], clb_O[17], clb_O[8], clb_O[18], clb_O[9], clb_O[19]}),
       .sram ({mux_tree_size60_12_sram[0:4],
       mux_tree_size60_mem_12_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1077, UNCONNECTED_HIER_Z1078,
       UNCONNECTED_HIER_Z1079, UNCONNECTED_HIER_Z1080,
       UNCONNECTED_HIER_Z1081, UNCONNECTED_HIER_Z1082}), .out
       (mux_tree_size60_12_out));
  mux_tree_size60_13 mux_fle_2_in_1(.in ({clb_I, clb_O[0], clb_O[10],
       clb_O[1], clb_O[11], clb_O[2], clb_O[12], clb_O[3], clb_O[13],
       clb_O[4], clb_O[14], clb_O[5], clb_O[15], clb_O[6], clb_O[16],
       clb_O[7], clb_O[17], clb_O[8], clb_O[18], clb_O[9], clb_O[19]}),
       .sram ({mux_tree_size60_13_sram[0:4],
       mux_tree_size60_mem_13_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1083, UNCONNECTED_HIER_Z1084,
       UNCONNECTED_HIER_Z1085, UNCONNECTED_HIER_Z1086,
       UNCONNECTED_HIER_Z1087, UNCONNECTED_HIER_Z1088}), .out
       (mux_tree_size60_13_out));
  mux_tree_size60_14 mux_fle_2_in_2(.in ({clb_I, clb_O[0], clb_O[10],
       clb_O[1], clb_O[11], clb_O[2], clb_O[12], clb_O[3], clb_O[13],
       clb_O[4], clb_O[14], clb_O[5], clb_O[15], clb_O[6], clb_O[16],
       clb_O[7], clb_O[17], clb_O[8], clb_O[18], clb_O[9], clb_O[19]}),
       .sram ({mux_tree_size60_14_sram[0:4],
       mux_tree_size60_mem_14_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1089, UNCONNECTED_HIER_Z1090,
       UNCONNECTED_HIER_Z1091, UNCONNECTED_HIER_Z1092,
       UNCONNECTED_HIER_Z1093, UNCONNECTED_HIER_Z1094}), .out
       (mux_tree_size60_14_out));
  mux_tree_size60_15 mux_fle_2_in_3(.in ({clb_I, clb_O[0], clb_O[10],
       clb_O[1], clb_O[11], clb_O[2], clb_O[12], clb_O[3], clb_O[13],
       clb_O[4], clb_O[14], clb_O[5], clb_O[15], clb_O[6], clb_O[16],
       clb_O[7], clb_O[17], clb_O[8], clb_O[18], clb_O[9], clb_O[19]}),
       .sram ({mux_tree_size60_15_sram[0:4],
       mux_tree_size60_mem_15_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1095, UNCONNECTED_HIER_Z1096,
       UNCONNECTED_HIER_Z1097, UNCONNECTED_HIER_Z1098,
       UNCONNECTED_HIER_Z1099, UNCONNECTED_HIER_Z1100}), .out
       (mux_tree_size60_15_out));
  mux_tree_size60_16 mux_fle_2_in_4(.in ({clb_I, clb_O[0], clb_O[10],
       clb_O[1], clb_O[11], clb_O[2], clb_O[12], clb_O[3], clb_O[13],
       clb_O[4], clb_O[14], clb_O[5], clb_O[15], clb_O[6], clb_O[16],
       clb_O[7], clb_O[17], clb_O[8], clb_O[18], clb_O[9], clb_O[19]}),
       .sram ({mux_tree_size60_16_sram[0:4],
       mux_tree_size60_mem_16_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1101, UNCONNECTED_HIER_Z1102,
       UNCONNECTED_HIER_Z1103, UNCONNECTED_HIER_Z1104,
       UNCONNECTED_HIER_Z1105, UNCONNECTED_HIER_Z1106}), .out
       (mux_tree_size60_16_out));
  mux_tree_size60_17 mux_fle_2_in_5(.in ({clb_I, clb_O[0], clb_O[10],
       clb_O[1], clb_O[11], clb_O[2], clb_O[12], clb_O[3], clb_O[13],
       clb_O[4], clb_O[14], clb_O[5], clb_O[15], clb_O[6], clb_O[16],
       clb_O[7], clb_O[17], clb_O[8], clb_O[18], clb_O[9], clb_O[19]}),
       .sram ({mux_tree_size60_17_sram[0:4],
       mux_tree_size60_mem_17_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1107, UNCONNECTED_HIER_Z1108,
       UNCONNECTED_HIER_Z1109, UNCONNECTED_HIER_Z1110,
       UNCONNECTED_HIER_Z1111, UNCONNECTED_HIER_Z1112}), .out
       (mux_tree_size60_17_out));
  mux_tree_size60_18 mux_fle_3_in_0(.in ({clb_I, clb_O[0], clb_O[10],
       clb_O[1], clb_O[11], clb_O[2], clb_O[12], clb_O[3], clb_O[13],
       clb_O[4], clb_O[14], clb_O[5], clb_O[15], clb_O[6], clb_O[16],
       clb_O[7], clb_O[17], clb_O[8], clb_O[18], clb_O[9], clb_O[19]}),
       .sram ({mux_tree_size60_18_sram[0:4],
       mux_tree_size60_mem_18_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1113, UNCONNECTED_HIER_Z1114,
       UNCONNECTED_HIER_Z1115, UNCONNECTED_HIER_Z1116,
       UNCONNECTED_HIER_Z1117, UNCONNECTED_HIER_Z1118}), .out
       (mux_tree_size60_18_out));
  mux_tree_size60_19 mux_fle_3_in_1(.in ({clb_I, clb_O[0], clb_O[10],
       clb_O[1], clb_O[11], clb_O[2], clb_O[12], clb_O[3], clb_O[13],
       clb_O[4], clb_O[14], clb_O[5], clb_O[15], clb_O[6], clb_O[16],
       clb_O[7], clb_O[17], clb_O[8], clb_O[18], clb_O[9], clb_O[19]}),
       .sram ({mux_tree_size60_19_sram[0:4],
       mux_tree_size60_mem_19_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1119, UNCONNECTED_HIER_Z1120,
       UNCONNECTED_HIER_Z1121, UNCONNECTED_HIER_Z1122,
       UNCONNECTED_HIER_Z1123, UNCONNECTED_HIER_Z1124}), .out
       (mux_tree_size60_19_out));
  mux_tree_size60_20 mux_fle_3_in_2(.in ({clb_I, clb_O[0], clb_O[10],
       clb_O[1], clb_O[11], clb_O[2], clb_O[12], clb_O[3], clb_O[13],
       clb_O[4], clb_O[14], clb_O[5], clb_O[15], clb_O[6], clb_O[16],
       clb_O[7], clb_O[17], clb_O[8], clb_O[18], clb_O[9], clb_O[19]}),
       .sram ({mux_tree_size60_20_sram[0:4],
       mux_tree_size60_mem_20_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1125, UNCONNECTED_HIER_Z1126,
       UNCONNECTED_HIER_Z1127, UNCONNECTED_HIER_Z1128,
       UNCONNECTED_HIER_Z1129, UNCONNECTED_HIER_Z1130}), .out
       (mux_tree_size60_20_out));
  mux_tree_size60_21 mux_fle_3_in_3(.in ({clb_I, clb_O[0], clb_O[10],
       clb_O[1], clb_O[11], clb_O[2], clb_O[12], clb_O[3], clb_O[13],
       clb_O[4], clb_O[14], clb_O[5], clb_O[15], clb_O[6], clb_O[16],
       clb_O[7], clb_O[17], clb_O[8], clb_O[18], clb_O[9], clb_O[19]}),
       .sram ({mux_tree_size60_21_sram[0:4],
       mux_tree_size60_mem_21_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1131, UNCONNECTED_HIER_Z1132,
       UNCONNECTED_HIER_Z1133, UNCONNECTED_HIER_Z1134,
       UNCONNECTED_HIER_Z1135, UNCONNECTED_HIER_Z1136}), .out
       (mux_tree_size60_21_out));
  mux_tree_size60_22 mux_fle_3_in_4(.in ({clb_I, clb_O[0], clb_O[10],
       clb_O[1], clb_O[11], clb_O[2], clb_O[12], clb_O[3], clb_O[13],
       clb_O[4], clb_O[14], clb_O[5], clb_O[15], clb_O[6], clb_O[16],
       clb_O[7], clb_O[17], clb_O[8], clb_O[18], clb_O[9], clb_O[19]}),
       .sram ({mux_tree_size60_22_sram[0:4],
       mux_tree_size60_mem_22_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1137, UNCONNECTED_HIER_Z1138,
       UNCONNECTED_HIER_Z1139, UNCONNECTED_HIER_Z1140,
       UNCONNECTED_HIER_Z1141, UNCONNECTED_HIER_Z1142}), .out
       (mux_tree_size60_22_out));
  mux_tree_size60_23 mux_fle_3_in_5(.in ({clb_I, clb_O[0], clb_O[10],
       clb_O[1], clb_O[11], clb_O[2], clb_O[12], clb_O[3], clb_O[13],
       clb_O[4], clb_O[14], clb_O[5], clb_O[15], clb_O[6], clb_O[16],
       clb_O[7], clb_O[17], clb_O[8], clb_O[18], clb_O[9], clb_O[19]}),
       .sram ({mux_tree_size60_23_sram[0:4],
       mux_tree_size60_mem_23_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1143, UNCONNECTED_HIER_Z1144,
       UNCONNECTED_HIER_Z1145, UNCONNECTED_HIER_Z1146,
       UNCONNECTED_HIER_Z1147, UNCONNECTED_HIER_Z1148}), .out
       (mux_tree_size60_23_out));
  mux_tree_size60_24 mux_fle_4_in_0(.in ({clb_I, clb_O[0], clb_O[10],
       clb_O[1], clb_O[11], clb_O[2], clb_O[12], clb_O[3], clb_O[13],
       clb_O[4], clb_O[14], clb_O[5], clb_O[15], clb_O[6], clb_O[16],
       clb_O[7], clb_O[17], clb_O[8], clb_O[18], clb_O[9], clb_O[19]}),
       .sram ({mux_tree_size60_24_sram[0:4],
       mux_tree_size60_mem_24_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1149, UNCONNECTED_HIER_Z1150,
       UNCONNECTED_HIER_Z1151, UNCONNECTED_HIER_Z1152,
       UNCONNECTED_HIER_Z1153, UNCONNECTED_HIER_Z1154}), .out
       (mux_tree_size60_24_out));
  mux_tree_size60_25 mux_fle_4_in_1(.in ({clb_I, clb_O[0], clb_O[10],
       clb_O[1], clb_O[11], clb_O[2], clb_O[12], clb_O[3], clb_O[13],
       clb_O[4], clb_O[14], clb_O[5], clb_O[15], clb_O[6], clb_O[16],
       clb_O[7], clb_O[17], clb_O[8], clb_O[18], clb_O[9], clb_O[19]}),
       .sram ({mux_tree_size60_25_sram[0:4],
       mux_tree_size60_mem_25_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1155, UNCONNECTED_HIER_Z1156,
       UNCONNECTED_HIER_Z1157, UNCONNECTED_HIER_Z1158,
       UNCONNECTED_HIER_Z1159, UNCONNECTED_HIER_Z1160}), .out
       (mux_tree_size60_25_out));
  mux_tree_size60_26 mux_fle_4_in_2(.in ({clb_I, clb_O[0], clb_O[10],
       clb_O[1], clb_O[11], clb_O[2], clb_O[12], clb_O[3], clb_O[13],
       clb_O[4], clb_O[14], clb_O[5], clb_O[15], clb_O[6], clb_O[16],
       clb_O[7], clb_O[17], clb_O[8], clb_O[18], clb_O[9], clb_O[19]}),
       .sram ({mux_tree_size60_26_sram[0:4],
       mux_tree_size60_mem_26_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1161, UNCONNECTED_HIER_Z1162,
       UNCONNECTED_HIER_Z1163, UNCONNECTED_HIER_Z1164,
       UNCONNECTED_HIER_Z1165, UNCONNECTED_HIER_Z1166}), .out
       (mux_tree_size60_26_out));
  mux_tree_size60_27 mux_fle_4_in_3(.in ({clb_I, clb_O[0], clb_O[10],
       clb_O[1], clb_O[11], clb_O[2], clb_O[12], clb_O[3], clb_O[13],
       clb_O[4], clb_O[14], clb_O[5], clb_O[15], clb_O[6], clb_O[16],
       clb_O[7], clb_O[17], clb_O[8], clb_O[18], clb_O[9], clb_O[19]}),
       .sram ({mux_tree_size60_27_sram[0:4],
       mux_tree_size60_mem_27_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1167, UNCONNECTED_HIER_Z1168,
       UNCONNECTED_HIER_Z1169, UNCONNECTED_HIER_Z1170,
       UNCONNECTED_HIER_Z1171, UNCONNECTED_HIER_Z1172}), .out
       (mux_tree_size60_27_out));
  mux_tree_size60_28 mux_fle_4_in_4(.in ({clb_I, clb_O[0], clb_O[10],
       clb_O[1], clb_O[11], clb_O[2], clb_O[12], clb_O[3], clb_O[13],
       clb_O[4], clb_O[14], clb_O[5], clb_O[15], clb_O[6], clb_O[16],
       clb_O[7], clb_O[17], clb_O[8], clb_O[18], clb_O[9], clb_O[19]}),
       .sram ({mux_tree_size60_28_sram[0:4],
       mux_tree_size60_mem_28_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1173, UNCONNECTED_HIER_Z1174,
       UNCONNECTED_HIER_Z1175, UNCONNECTED_HIER_Z1176,
       UNCONNECTED_HIER_Z1177, UNCONNECTED_HIER_Z1178}), .out
       (mux_tree_size60_28_out));
  mux_tree_size60_29 mux_fle_4_in_5(.in ({clb_I, clb_O[0], clb_O[10],
       clb_O[1], clb_O[11], clb_O[2], clb_O[12], clb_O[3], clb_O[13],
       clb_O[4], clb_O[14], clb_O[5], clb_O[15], clb_O[6], clb_O[16],
       clb_O[7], clb_O[17], clb_O[8], clb_O[18], clb_O[9], clb_O[19]}),
       .sram ({mux_tree_size60_29_sram[0:4],
       mux_tree_size60_mem_29_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1179, UNCONNECTED_HIER_Z1180,
       UNCONNECTED_HIER_Z1181, UNCONNECTED_HIER_Z1182,
       UNCONNECTED_HIER_Z1183, UNCONNECTED_HIER_Z1184}), .out
       (mux_tree_size60_29_out));
  mux_tree_size60_30 mux_fle_5_in_0(.in ({clb_I, clb_O[0], clb_O[10],
       clb_O[1], clb_O[11], clb_O[2], clb_O[12], clb_O[3], clb_O[13],
       clb_O[4], clb_O[14], clb_O[5], clb_O[15], clb_O[6], clb_O[16],
       clb_O[7], clb_O[17], clb_O[8], clb_O[18], clb_O[9], clb_O[19]}),
       .sram ({mux_tree_size60_30_sram[0:4],
       mux_tree_size60_mem_30_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1185, UNCONNECTED_HIER_Z1186,
       UNCONNECTED_HIER_Z1187, UNCONNECTED_HIER_Z1188,
       UNCONNECTED_HIER_Z1189, UNCONNECTED_HIER_Z1190}), .out
       (mux_tree_size60_30_out));
  mux_tree_size60_31 mux_fle_5_in_1(.in ({clb_I, clb_O[0], clb_O[10],
       clb_O[1], clb_O[11], clb_O[2], clb_O[12], clb_O[3], clb_O[13],
       clb_O[4], clb_O[14], clb_O[5], clb_O[15], clb_O[6], clb_O[16],
       clb_O[7], clb_O[17], clb_O[8], clb_O[18], clb_O[9], clb_O[19]}),
       .sram ({mux_tree_size60_31_sram[0:4],
       mux_tree_size60_mem_31_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1191, UNCONNECTED_HIER_Z1192,
       UNCONNECTED_HIER_Z1193, UNCONNECTED_HIER_Z1194,
       UNCONNECTED_HIER_Z1195, UNCONNECTED_HIER_Z1196}), .out
       (mux_tree_size60_31_out));
  mux_tree_size60_32 mux_fle_5_in_2(.in ({clb_I, clb_O[0], clb_O[10],
       clb_O[1], clb_O[11], clb_O[2], clb_O[12], clb_O[3], clb_O[13],
       clb_O[4], clb_O[14], clb_O[5], clb_O[15], clb_O[6], clb_O[16],
       clb_O[7], clb_O[17], clb_O[8], clb_O[18], clb_O[9], clb_O[19]}),
       .sram ({mux_tree_size60_32_sram[0:4],
       mux_tree_size60_mem_32_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1197, UNCONNECTED_HIER_Z1198,
       UNCONNECTED_HIER_Z1199, UNCONNECTED_HIER_Z1200,
       UNCONNECTED_HIER_Z1201, UNCONNECTED_HIER_Z1202}), .out
       (mux_tree_size60_32_out));
  mux_tree_size60_33 mux_fle_5_in_3(.in ({clb_I, clb_O[0], clb_O[10],
       clb_O[1], clb_O[11], clb_O[2], clb_O[12], clb_O[3], clb_O[13],
       clb_O[4], clb_O[14], clb_O[5], clb_O[15], clb_O[6], clb_O[16],
       clb_O[7], clb_O[17], clb_O[8], clb_O[18], clb_O[9], clb_O[19]}),
       .sram ({mux_tree_size60_33_sram[0:4],
       mux_tree_size60_mem_33_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1203, UNCONNECTED_HIER_Z1204,
       UNCONNECTED_HIER_Z1205, UNCONNECTED_HIER_Z1206,
       UNCONNECTED_HIER_Z1207, UNCONNECTED_HIER_Z1208}), .out
       (mux_tree_size60_33_out));
  mux_tree_size60_34 mux_fle_5_in_4(.in ({clb_I, clb_O[0], clb_O[10],
       clb_O[1], clb_O[11], clb_O[2], clb_O[12], clb_O[3], clb_O[13],
       clb_O[4], clb_O[14], clb_O[5], clb_O[15], clb_O[6], clb_O[16],
       clb_O[7], clb_O[17], clb_O[8], clb_O[18], clb_O[9], clb_O[19]}),
       .sram ({mux_tree_size60_34_sram[0:4],
       mux_tree_size60_mem_34_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1209, UNCONNECTED_HIER_Z1210,
       UNCONNECTED_HIER_Z1211, UNCONNECTED_HIER_Z1212,
       UNCONNECTED_HIER_Z1213, UNCONNECTED_HIER_Z1214}), .out
       (mux_tree_size60_34_out));
  mux_tree_size60_35 mux_fle_5_in_5(.in ({clb_I, clb_O[0], clb_O[10],
       clb_O[1], clb_O[11], clb_O[2], clb_O[12], clb_O[3], clb_O[13],
       clb_O[4], clb_O[14], clb_O[5], clb_O[15], clb_O[6], clb_O[16],
       clb_O[7], clb_O[17], clb_O[8], clb_O[18], clb_O[9], clb_O[19]}),
       .sram ({mux_tree_size60_35_sram[0:4],
       mux_tree_size60_mem_35_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1215, UNCONNECTED_HIER_Z1216,
       UNCONNECTED_HIER_Z1217, UNCONNECTED_HIER_Z1218,
       UNCONNECTED_HIER_Z1219, UNCONNECTED_HIER_Z1220}), .out
       (mux_tree_size60_35_out));
  mux_tree_size60_36 mux_fle_6_in_0(.in ({clb_I, clb_O[0], clb_O[10],
       clb_O[1], clb_O[11], clb_O[2], clb_O[12], clb_O[3], clb_O[13],
       clb_O[4], clb_O[14], clb_O[5], clb_O[15], clb_O[6], clb_O[16],
       clb_O[7], clb_O[17], clb_O[8], clb_O[18], clb_O[9], clb_O[19]}),
       .sram ({mux_tree_size60_36_sram[0:4],
       mux_tree_size60_mem_36_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1221, UNCONNECTED_HIER_Z1222,
       UNCONNECTED_HIER_Z1223, UNCONNECTED_HIER_Z1224,
       UNCONNECTED_HIER_Z1225, UNCONNECTED_HIER_Z1226}), .out
       (mux_tree_size60_36_out));
  mux_tree_size60_37 mux_fle_6_in_1(.in ({clb_I, clb_O[0], clb_O[10],
       clb_O[1], clb_O[11], clb_O[2], clb_O[12], clb_O[3], clb_O[13],
       clb_O[4], clb_O[14], clb_O[5], clb_O[15], clb_O[6], clb_O[16],
       clb_O[7], clb_O[17], clb_O[8], clb_O[18], clb_O[9], clb_O[19]}),
       .sram ({mux_tree_size60_37_sram[0:4],
       mux_tree_size60_mem_37_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1227, UNCONNECTED_HIER_Z1228,
       UNCONNECTED_HIER_Z1229, UNCONNECTED_HIER_Z1230,
       UNCONNECTED_HIER_Z1231, UNCONNECTED_HIER_Z1232}), .out
       (mux_tree_size60_37_out));
  mux_tree_size60_38 mux_fle_6_in_2(.in ({clb_I, clb_O[0], clb_O[10],
       clb_O[1], clb_O[11], clb_O[2], clb_O[12], clb_O[3], clb_O[13],
       clb_O[4], clb_O[14], clb_O[5], clb_O[15], clb_O[6], clb_O[16],
       clb_O[7], clb_O[17], clb_O[8], clb_O[18], clb_O[9], clb_O[19]}),
       .sram ({mux_tree_size60_38_sram[0:4],
       mux_tree_size60_mem_38_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1233, UNCONNECTED_HIER_Z1234,
       UNCONNECTED_HIER_Z1235, UNCONNECTED_HIER_Z1236,
       UNCONNECTED_HIER_Z1237, UNCONNECTED_HIER_Z1238}), .out
       (mux_tree_size60_38_out));
  mux_tree_size60_39 mux_fle_6_in_3(.in ({clb_I, clb_O[0], clb_O[10],
       clb_O[1], clb_O[11], clb_O[2], clb_O[12], clb_O[3], clb_O[13],
       clb_O[4], clb_O[14], clb_O[5], clb_O[15], clb_O[6], clb_O[16],
       clb_O[7], clb_O[17], clb_O[8], clb_O[18], clb_O[9], clb_O[19]}),
       .sram ({mux_tree_size60_39_sram[0:4],
       mux_tree_size60_mem_39_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1239, UNCONNECTED_HIER_Z1240,
       UNCONNECTED_HIER_Z1241, UNCONNECTED_HIER_Z1242,
       UNCONNECTED_HIER_Z1243, UNCONNECTED_HIER_Z1244}), .out
       (mux_tree_size60_39_out));
  mux_tree_size60_40 mux_fle_6_in_4(.in ({clb_I, clb_O[0], clb_O[10],
       clb_O[1], clb_O[11], clb_O[2], clb_O[12], clb_O[3], clb_O[13],
       clb_O[4], clb_O[14], clb_O[5], clb_O[15], clb_O[6], clb_O[16],
       clb_O[7], clb_O[17], clb_O[8], clb_O[18], clb_O[9], clb_O[19]}),
       .sram ({mux_tree_size60_40_sram[0:4],
       mux_tree_size60_mem_40_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1245, UNCONNECTED_HIER_Z1246,
       UNCONNECTED_HIER_Z1247, UNCONNECTED_HIER_Z1248,
       UNCONNECTED_HIER_Z1249, UNCONNECTED_HIER_Z1250}), .out
       (mux_tree_size60_40_out));
  mux_tree_size60_41 mux_fle_6_in_5(.in ({clb_I, clb_O[0], clb_O[10],
       clb_O[1], clb_O[11], clb_O[2], clb_O[12], clb_O[3], clb_O[13],
       clb_O[4], clb_O[14], clb_O[5], clb_O[15], clb_O[6], clb_O[16],
       clb_O[7], clb_O[17], clb_O[8], clb_O[18], clb_O[9], clb_O[19]}),
       .sram ({mux_tree_size60_41_sram[0:4],
       mux_tree_size60_mem_41_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1251, UNCONNECTED_HIER_Z1252,
       UNCONNECTED_HIER_Z1253, UNCONNECTED_HIER_Z1254,
       UNCONNECTED_HIER_Z1255, UNCONNECTED_HIER_Z1256}), .out
       (mux_tree_size60_41_out));
  mux_tree_size60_42 mux_fle_7_in_0(.in ({clb_I, clb_O[0], clb_O[10],
       clb_O[1], clb_O[11], clb_O[2], clb_O[12], clb_O[3], clb_O[13],
       clb_O[4], clb_O[14], clb_O[5], clb_O[15], clb_O[6], clb_O[16],
       clb_O[7], clb_O[17], clb_O[8], clb_O[18], clb_O[9], clb_O[19]}),
       .sram ({mux_tree_size60_42_sram[0:4],
       mux_tree_size60_mem_42_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1257, UNCONNECTED_HIER_Z1258,
       UNCONNECTED_HIER_Z1259, UNCONNECTED_HIER_Z1260,
       UNCONNECTED_HIER_Z1261, UNCONNECTED_HIER_Z1262}), .out
       (mux_tree_size60_42_out));
  mux_tree_size60_43 mux_fle_7_in_1(.in ({clb_I, clb_O[0], clb_O[10],
       clb_O[1], clb_O[11], clb_O[2], clb_O[12], clb_O[3], clb_O[13],
       clb_O[4], clb_O[14], clb_O[5], clb_O[15], clb_O[6], clb_O[16],
       clb_O[7], clb_O[17], clb_O[8], clb_O[18], clb_O[9], clb_O[19]}),
       .sram ({mux_tree_size60_43_sram[0:4],
       mux_tree_size60_mem_43_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1263, UNCONNECTED_HIER_Z1264,
       UNCONNECTED_HIER_Z1265, UNCONNECTED_HIER_Z1266,
       UNCONNECTED_HIER_Z1267, UNCONNECTED_HIER_Z1268}), .out
       (mux_tree_size60_43_out));
  mux_tree_size60_44 mux_fle_7_in_2(.in ({clb_I, clb_O[0], clb_O[10],
       clb_O[1], clb_O[11], clb_O[2], clb_O[12], clb_O[3], clb_O[13],
       clb_O[4], clb_O[14], clb_O[5], clb_O[15], clb_O[6], clb_O[16],
       clb_O[7], clb_O[17], clb_O[8], clb_O[18], clb_O[9], clb_O[19]}),
       .sram ({mux_tree_size60_44_sram[0:4],
       mux_tree_size60_mem_44_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1269, UNCONNECTED_HIER_Z1270,
       UNCONNECTED_HIER_Z1271, UNCONNECTED_HIER_Z1272,
       UNCONNECTED_HIER_Z1273, UNCONNECTED_HIER_Z1274}), .out
       (mux_tree_size60_44_out));
  mux_tree_size60_45 mux_fle_7_in_3(.in ({clb_I, clb_O[0], clb_O[10],
       clb_O[1], clb_O[11], clb_O[2], clb_O[12], clb_O[3], clb_O[13],
       clb_O[4], clb_O[14], clb_O[5], clb_O[15], clb_O[6], clb_O[16],
       clb_O[7], clb_O[17], clb_O[8], clb_O[18], clb_O[9], clb_O[19]}),
       .sram ({mux_tree_size60_45_sram[0:4],
       mux_tree_size60_mem_45_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1275, UNCONNECTED_HIER_Z1276,
       UNCONNECTED_HIER_Z1277, UNCONNECTED_HIER_Z1278,
       UNCONNECTED_HIER_Z1279, UNCONNECTED_HIER_Z1280}), .out
       (mux_tree_size60_45_out));
  mux_tree_size60_46 mux_fle_7_in_4(.in ({clb_I, clb_O[0], clb_O[10],
       clb_O[1], clb_O[11], clb_O[2], clb_O[12], clb_O[3], clb_O[13],
       clb_O[4], clb_O[14], clb_O[5], clb_O[15], clb_O[6], clb_O[16],
       clb_O[7], clb_O[17], clb_O[8], clb_O[18], clb_O[9], clb_O[19]}),
       .sram ({mux_tree_size60_46_sram[0:4],
       mux_tree_size60_mem_46_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1281, UNCONNECTED_HIER_Z1282,
       UNCONNECTED_HIER_Z1283, UNCONNECTED_HIER_Z1284,
       UNCONNECTED_HIER_Z1285, UNCONNECTED_HIER_Z1286}), .out
       (mux_tree_size60_46_out));
  mux_tree_size60_47 mux_fle_7_in_5(.in ({clb_I, clb_O[0], clb_O[10],
       clb_O[1], clb_O[11], clb_O[2], clb_O[12], clb_O[3], clb_O[13],
       clb_O[4], clb_O[14], clb_O[5], clb_O[15], clb_O[6], clb_O[16],
       clb_O[7], clb_O[17], clb_O[8], clb_O[18], clb_O[9], clb_O[19]}),
       .sram ({mux_tree_size60_47_sram[0:4],
       mux_tree_size60_mem_47_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1287, UNCONNECTED_HIER_Z1288,
       UNCONNECTED_HIER_Z1289, UNCONNECTED_HIER_Z1290,
       UNCONNECTED_HIER_Z1291, UNCONNECTED_HIER_Z1292}), .out
       (mux_tree_size60_47_out));
  mux_tree_size60_48 mux_fle_8_in_0(.in ({clb_I, clb_O[0], clb_O[10],
       clb_O[1], clb_O[11], clb_O[2], clb_O[12], clb_O[3], clb_O[13],
       clb_O[4], clb_O[14], clb_O[5], clb_O[15], clb_O[6], clb_O[16],
       clb_O[7], clb_O[17], clb_O[8], clb_O[18], clb_O[9], clb_O[19]}),
       .sram ({mux_tree_size60_48_sram[0:4],
       mux_tree_size60_mem_48_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1293, UNCONNECTED_HIER_Z1294,
       UNCONNECTED_HIER_Z1295, UNCONNECTED_HIER_Z1296,
       UNCONNECTED_HIER_Z1297, UNCONNECTED_HIER_Z1298}), .out
       (mux_tree_size60_48_out));
  mux_tree_size60_49 mux_fle_8_in_1(.in ({clb_I, clb_O[0], clb_O[10],
       clb_O[1], clb_O[11], clb_O[2], clb_O[12], clb_O[3], clb_O[13],
       clb_O[4], clb_O[14], clb_O[5], clb_O[15], clb_O[6], clb_O[16],
       clb_O[7], clb_O[17], clb_O[8], clb_O[18], clb_O[9], clb_O[19]}),
       .sram ({mux_tree_size60_49_sram[0:4],
       mux_tree_size60_mem_49_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1299, UNCONNECTED_HIER_Z1300,
       UNCONNECTED_HIER_Z1301, UNCONNECTED_HIER_Z1302,
       UNCONNECTED_HIER_Z1303, UNCONNECTED_HIER_Z1304}), .out
       (mux_tree_size60_49_out));
  mux_tree_size60_50 mux_fle_8_in_2(.in ({clb_I, clb_O[0], clb_O[10],
       clb_O[1], clb_O[11], clb_O[2], clb_O[12], clb_O[3], clb_O[13],
       clb_O[4], clb_O[14], clb_O[5], clb_O[15], clb_O[6], clb_O[16],
       clb_O[7], clb_O[17], clb_O[8], clb_O[18], clb_O[9], clb_O[19]}),
       .sram ({mux_tree_size60_50_sram[0:4],
       mux_tree_size60_mem_50_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1305, UNCONNECTED_HIER_Z1306,
       UNCONNECTED_HIER_Z1307, UNCONNECTED_HIER_Z1308,
       UNCONNECTED_HIER_Z1309, UNCONNECTED_HIER_Z1310}), .out
       (mux_tree_size60_50_out));
  mux_tree_size60_51 mux_fle_8_in_3(.in ({clb_I, clb_O[0], clb_O[10],
       clb_O[1], clb_O[11], clb_O[2], clb_O[12], clb_O[3], clb_O[13],
       clb_O[4], clb_O[14], clb_O[5], clb_O[15], clb_O[6], clb_O[16],
       clb_O[7], clb_O[17], clb_O[8], clb_O[18], clb_O[9], clb_O[19]}),
       .sram ({mux_tree_size60_51_sram[0:4],
       mux_tree_size60_mem_51_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1311, UNCONNECTED_HIER_Z1312,
       UNCONNECTED_HIER_Z1313, UNCONNECTED_HIER_Z1314,
       UNCONNECTED_HIER_Z1315, UNCONNECTED_HIER_Z1316}), .out
       (mux_tree_size60_51_out));
  mux_tree_size60_52 mux_fle_8_in_4(.in ({clb_I, clb_O[0], clb_O[10],
       clb_O[1], clb_O[11], clb_O[2], clb_O[12], clb_O[3], clb_O[13],
       clb_O[4], clb_O[14], clb_O[5], clb_O[15], clb_O[6], clb_O[16],
       clb_O[7], clb_O[17], clb_O[8], clb_O[18], clb_O[9], clb_O[19]}),
       .sram ({mux_tree_size60_52_sram[0:4],
       mux_tree_size60_mem_52_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1317, UNCONNECTED_HIER_Z1318,
       UNCONNECTED_HIER_Z1319, UNCONNECTED_HIER_Z1320,
       UNCONNECTED_HIER_Z1321, UNCONNECTED_HIER_Z1322}), .out
       (mux_tree_size60_52_out));
  mux_tree_size60_53 mux_fle_8_in_5(.in ({clb_I, clb_O[0], clb_O[10],
       clb_O[1], clb_O[11], clb_O[2], clb_O[12], clb_O[3], clb_O[13],
       clb_O[4], clb_O[14], clb_O[5], clb_O[15], clb_O[6], clb_O[16],
       clb_O[7], clb_O[17], clb_O[8], clb_O[18], clb_O[9], clb_O[19]}),
       .sram ({mux_tree_size60_53_sram[0:4],
       mux_tree_size60_mem_53_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1323, UNCONNECTED_HIER_Z1324,
       UNCONNECTED_HIER_Z1325, UNCONNECTED_HIER_Z1326,
       UNCONNECTED_HIER_Z1327, UNCONNECTED_HIER_Z1328}), .out
       (mux_tree_size60_53_out));
  mux_tree_size60_54 mux_fle_9_in_0(.in ({clb_I, clb_O[0], clb_O[10],
       clb_O[1], clb_O[11], clb_O[2], clb_O[12], clb_O[3], clb_O[13],
       clb_O[4], clb_O[14], clb_O[5], clb_O[15], clb_O[6], clb_O[16],
       clb_O[7], clb_O[17], clb_O[8], clb_O[18], clb_O[9], clb_O[19]}),
       .sram ({mux_tree_size60_54_sram[0:4],
       mux_tree_size60_mem_54_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1329, UNCONNECTED_HIER_Z1330,
       UNCONNECTED_HIER_Z1331, UNCONNECTED_HIER_Z1332,
       UNCONNECTED_HIER_Z1333, UNCONNECTED_HIER_Z1334}), .out
       (mux_tree_size60_54_out));
  mux_tree_size60_55 mux_fle_9_in_1(.in ({clb_I, clb_O[0], clb_O[10],
       clb_O[1], clb_O[11], clb_O[2], clb_O[12], clb_O[3], clb_O[13],
       clb_O[4], clb_O[14], clb_O[5], clb_O[15], clb_O[6], clb_O[16],
       clb_O[7], clb_O[17], clb_O[8], clb_O[18], clb_O[9], clb_O[19]}),
       .sram ({mux_tree_size60_55_sram[0:4],
       mux_tree_size60_mem_55_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1335, UNCONNECTED_HIER_Z1336,
       UNCONNECTED_HIER_Z1337, UNCONNECTED_HIER_Z1338,
       UNCONNECTED_HIER_Z1339, UNCONNECTED_HIER_Z1340}), .out
       (mux_tree_size60_55_out));
  mux_tree_size60_56 mux_fle_9_in_2(.in ({clb_I, clb_O[0], clb_O[10],
       clb_O[1], clb_O[11], clb_O[2], clb_O[12], clb_O[3], clb_O[13],
       clb_O[4], clb_O[14], clb_O[5], clb_O[15], clb_O[6], clb_O[16],
       clb_O[7], clb_O[17], clb_O[8], clb_O[18], clb_O[9], clb_O[19]}),
       .sram ({mux_tree_size60_56_sram[0:4],
       mux_tree_size60_mem_56_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1341, UNCONNECTED_HIER_Z1342,
       UNCONNECTED_HIER_Z1343, UNCONNECTED_HIER_Z1344,
       UNCONNECTED_HIER_Z1345, UNCONNECTED_HIER_Z1346}), .out
       (mux_tree_size60_56_out));
  mux_tree_size60_57 mux_fle_9_in_3(.in ({clb_I, clb_O[0], clb_O[10],
       clb_O[1], clb_O[11], clb_O[2], clb_O[12], clb_O[3], clb_O[13],
       clb_O[4], clb_O[14], clb_O[5], clb_O[15], clb_O[6], clb_O[16],
       clb_O[7], clb_O[17], clb_O[8], clb_O[18], clb_O[9], clb_O[19]}),
       .sram ({mux_tree_size60_57_sram[0:4],
       mux_tree_size60_mem_57_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1347, UNCONNECTED_HIER_Z1348,
       UNCONNECTED_HIER_Z1349, UNCONNECTED_HIER_Z1350,
       UNCONNECTED_HIER_Z1351, UNCONNECTED_HIER_Z1352}), .out
       (mux_tree_size60_57_out));
  mux_tree_size60_58 mux_fle_9_in_4(.in ({clb_I, clb_O[0], clb_O[10],
       clb_O[1], clb_O[11], clb_O[2], clb_O[12], clb_O[3], clb_O[13],
       clb_O[4], clb_O[14], clb_O[5], clb_O[15], clb_O[6], clb_O[16],
       clb_O[7], clb_O[17], clb_O[8], clb_O[18], clb_O[9], clb_O[19]}),
       .sram ({mux_tree_size60_58_sram[0:4],
       mux_tree_size60_mem_58_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1353, UNCONNECTED_HIER_Z1354,
       UNCONNECTED_HIER_Z1355, UNCONNECTED_HIER_Z1356,
       UNCONNECTED_HIER_Z1357, UNCONNECTED_HIER_Z1358}), .out
       (mux_tree_size60_58_out));
  mux_tree_size60_59 mux_fle_9_in_5(.in ({clb_I, clb_O[0], clb_O[10],
       clb_O[1], clb_O[11], clb_O[2], clb_O[12], clb_O[3], clb_O[13],
       clb_O[4], clb_O[14], clb_O[5], clb_O[15], clb_O[6], clb_O[16],
       clb_O[7], clb_O[17], clb_O[8], clb_O[18], clb_O[9], clb_O[19]}),
       .sram ({mux_tree_size60_59_sram[0:4], ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1359, UNCONNECTED_HIER_Z1360,
       UNCONNECTED_HIER_Z1361, UNCONNECTED_HIER_Z1362,
       UNCONNECTED_HIER_Z1363, UNCONNECTED_HIER_Z1364}), .out
       (mux_tree_size60_59_out));
endmodule

module grid_clb(pReset, prog_clk, set, reset, clk,
     top_width_0_height_0_subtile_0__pin_I_0_,
     top_width_0_height_0_subtile_0__pin_I_4_,
     top_width_0_height_0_subtile_0__pin_I_8_,
     top_width_0_height_0_subtile_0__pin_I_12_,
     top_width_0_height_0_subtile_0__pin_I_16_,
     top_width_0_height_0_subtile_0__pin_I_20_,
     top_width_0_height_0_subtile_0__pin_I_24_,
     top_width_0_height_0_subtile_0__pin_I_28_,
     top_width_0_height_0_subtile_0__pin_I_32_,
     top_width_0_height_0_subtile_0__pin_I_36_,
     top_width_0_height_0_subtile_0__pin_clk_0_,
     right_width_0_height_0_subtile_0__pin_I_1_,
     right_width_0_height_0_subtile_0__pin_I_5_,
     right_width_0_height_0_subtile_0__pin_I_9_,
     right_width_0_height_0_subtile_0__pin_I_13_,
     right_width_0_height_0_subtile_0__pin_I_17_,
     right_width_0_height_0_subtile_0__pin_I_21_,
     right_width_0_height_0_subtile_0__pin_I_25_,
     right_width_0_height_0_subtile_0__pin_I_29_,
     right_width_0_height_0_subtile_0__pin_I_33_,
     right_width_0_height_0_subtile_0__pin_I_37_,
     bottom_width_0_height_0_subtile_0__pin_I_2_,
     bottom_width_0_height_0_subtile_0__pin_I_6_,
     bottom_width_0_height_0_subtile_0__pin_I_10_,
     bottom_width_0_height_0_subtile_0__pin_I_14_,
     bottom_width_0_height_0_subtile_0__pin_I_18_,
     bottom_width_0_height_0_subtile_0__pin_I_22_,
     bottom_width_0_height_0_subtile_0__pin_I_26_,
     bottom_width_0_height_0_subtile_0__pin_I_30_,
     bottom_width_0_height_0_subtile_0__pin_I_34_,
     bottom_width_0_height_0_subtile_0__pin_I_38_,
     left_width_0_height_0_subtile_0__pin_I_3_,
     left_width_0_height_0_subtile_0__pin_I_7_,
     left_width_0_height_0_subtile_0__pin_I_11_,
     left_width_0_height_0_subtile_0__pin_I_15_,
     left_width_0_height_0_subtile_0__pin_I_19_,
     left_width_0_height_0_subtile_0__pin_I_23_,
     left_width_0_height_0_subtile_0__pin_I_27_,
     left_width_0_height_0_subtile_0__pin_I_31_,
     left_width_0_height_0_subtile_0__pin_I_35_,
     left_width_0_height_0_subtile_0__pin_I_39_, ccff_head,
     top_width_0_height_0_subtile_0__pin_O_0_,
     top_width_0_height_0_subtile_0__pin_O_4_,
     top_width_0_height_0_subtile_0__pin_O_8_,
     top_width_0_height_0_subtile_0__pin_O_12_,
     top_width_0_height_0_subtile_0__pin_O_16_,
     right_width_0_height_0_subtile_0__pin_O_1_,
     right_width_0_height_0_subtile_0__pin_O_5_,
     right_width_0_height_0_subtile_0__pin_O_9_,
     right_width_0_height_0_subtile_0__pin_O_13_,
     right_width_0_height_0_subtile_0__pin_O_17_,
     bottom_width_0_height_0_subtile_0__pin_O_2_,
     bottom_width_0_height_0_subtile_0__pin_O_6_,
     bottom_width_0_height_0_subtile_0__pin_O_10_,
     bottom_width_0_height_0_subtile_0__pin_O_14_,
     bottom_width_0_height_0_subtile_0__pin_O_18_,
     left_width_0_height_0_subtile_0__pin_O_3_,
     left_width_0_height_0_subtile_0__pin_O_7_,
     left_width_0_height_0_subtile_0__pin_O_11_,
     left_width_0_height_0_subtile_0__pin_O_15_,
     left_width_0_height_0_subtile_0__pin_O_19_, ccff_tail);
  input [0:0] pReset, prog_clk, set, reset, clk,
       top_width_0_height_0_subtile_0__pin_I_0_,
       top_width_0_height_0_subtile_0__pin_I_4_,
       top_width_0_height_0_subtile_0__pin_I_8_,
       top_width_0_height_0_subtile_0__pin_I_12_,
       top_width_0_height_0_subtile_0__pin_I_16_,
       top_width_0_height_0_subtile_0__pin_I_20_,
       top_width_0_height_0_subtile_0__pin_I_24_,
       top_width_0_height_0_subtile_0__pin_I_28_,
       top_width_0_height_0_subtile_0__pin_I_32_,
       top_width_0_height_0_subtile_0__pin_I_36_,
       top_width_0_height_0_subtile_0__pin_clk_0_,
       right_width_0_height_0_subtile_0__pin_I_1_,
       right_width_0_height_0_subtile_0__pin_I_5_,
       right_width_0_height_0_subtile_0__pin_I_9_,
       right_width_0_height_0_subtile_0__pin_I_13_,
       right_width_0_height_0_subtile_0__pin_I_17_,
       right_width_0_height_0_subtile_0__pin_I_21_,
       right_width_0_height_0_subtile_0__pin_I_25_,
       right_width_0_height_0_subtile_0__pin_I_29_,
       right_width_0_height_0_subtile_0__pin_I_33_,
       right_width_0_height_0_subtile_0__pin_I_37_,
       bottom_width_0_height_0_subtile_0__pin_I_2_,
       bottom_width_0_height_0_subtile_0__pin_I_6_,
       bottom_width_0_height_0_subtile_0__pin_I_10_,
       bottom_width_0_height_0_subtile_0__pin_I_14_,
       bottom_width_0_height_0_subtile_0__pin_I_18_,
       bottom_width_0_height_0_subtile_0__pin_I_22_,
       bottom_width_0_height_0_subtile_0__pin_I_26_,
       bottom_width_0_height_0_subtile_0__pin_I_30_,
       bottom_width_0_height_0_subtile_0__pin_I_34_,
       bottom_width_0_height_0_subtile_0__pin_I_38_,
       left_width_0_height_0_subtile_0__pin_I_3_,
       left_width_0_height_0_subtile_0__pin_I_7_,
       left_width_0_height_0_subtile_0__pin_I_11_,
       left_width_0_height_0_subtile_0__pin_I_15_,
       left_width_0_height_0_subtile_0__pin_I_19_,
       left_width_0_height_0_subtile_0__pin_I_23_,
       left_width_0_height_0_subtile_0__pin_I_27_,
       left_width_0_height_0_subtile_0__pin_I_31_,
       left_width_0_height_0_subtile_0__pin_I_35_,
       left_width_0_height_0_subtile_0__pin_I_39_, ccff_head;
  output [0:0] top_width_0_height_0_subtile_0__pin_O_0_,
       top_width_0_height_0_subtile_0__pin_O_4_,
       top_width_0_height_0_subtile_0__pin_O_8_,
       top_width_0_height_0_subtile_0__pin_O_12_,
       top_width_0_height_0_subtile_0__pin_O_16_,
       right_width_0_height_0_subtile_0__pin_O_1_,
       right_width_0_height_0_subtile_0__pin_O_5_,
       right_width_0_height_0_subtile_0__pin_O_9_,
       right_width_0_height_0_subtile_0__pin_O_13_,
       right_width_0_height_0_subtile_0__pin_O_17_,
       bottom_width_0_height_0_subtile_0__pin_O_2_,
       bottom_width_0_height_0_subtile_0__pin_O_6_,
       bottom_width_0_height_0_subtile_0__pin_O_10_,
       bottom_width_0_height_0_subtile_0__pin_O_14_,
       bottom_width_0_height_0_subtile_0__pin_O_18_,
       left_width_0_height_0_subtile_0__pin_O_3_,
       left_width_0_height_0_subtile_0__pin_O_7_,
       left_width_0_height_0_subtile_0__pin_O_11_,
       left_width_0_height_0_subtile_0__pin_O_15_,
       left_width_0_height_0_subtile_0__pin_O_19_, ccff_tail;
  wire [0:0] pReset, prog_clk, set, reset, clk,
       top_width_0_height_0_subtile_0__pin_I_0_,
       top_width_0_height_0_subtile_0__pin_I_4_,
       top_width_0_height_0_subtile_0__pin_I_8_,
       top_width_0_height_0_subtile_0__pin_I_12_,
       top_width_0_height_0_subtile_0__pin_I_16_,
       top_width_0_height_0_subtile_0__pin_I_20_,
       top_width_0_height_0_subtile_0__pin_I_24_,
       top_width_0_height_0_subtile_0__pin_I_28_,
       top_width_0_height_0_subtile_0__pin_I_32_,
       top_width_0_height_0_subtile_0__pin_I_36_,
       top_width_0_height_0_subtile_0__pin_clk_0_,
       right_width_0_height_0_subtile_0__pin_I_1_,
       right_width_0_height_0_subtile_0__pin_I_5_,
       right_width_0_height_0_subtile_0__pin_I_9_,
       right_width_0_height_0_subtile_0__pin_I_13_,
       right_width_0_height_0_subtile_0__pin_I_17_,
       right_width_0_height_0_subtile_0__pin_I_21_,
       right_width_0_height_0_subtile_0__pin_I_25_,
       right_width_0_height_0_subtile_0__pin_I_29_,
       right_width_0_height_0_subtile_0__pin_I_33_,
       right_width_0_height_0_subtile_0__pin_I_37_,
       bottom_width_0_height_0_subtile_0__pin_I_2_,
       bottom_width_0_height_0_subtile_0__pin_I_6_,
       bottom_width_0_height_0_subtile_0__pin_I_10_,
       bottom_width_0_height_0_subtile_0__pin_I_14_,
       bottom_width_0_height_0_subtile_0__pin_I_18_,
       bottom_width_0_height_0_subtile_0__pin_I_22_,
       bottom_width_0_height_0_subtile_0__pin_I_26_,
       bottom_width_0_height_0_subtile_0__pin_I_30_,
       bottom_width_0_height_0_subtile_0__pin_I_34_,
       bottom_width_0_height_0_subtile_0__pin_I_38_,
       left_width_0_height_0_subtile_0__pin_I_3_,
       left_width_0_height_0_subtile_0__pin_I_7_,
       left_width_0_height_0_subtile_0__pin_I_11_,
       left_width_0_height_0_subtile_0__pin_I_15_,
       left_width_0_height_0_subtile_0__pin_I_19_,
       left_width_0_height_0_subtile_0__pin_I_23_,
       left_width_0_height_0_subtile_0__pin_I_27_,
       left_width_0_height_0_subtile_0__pin_I_31_,
       left_width_0_height_0_subtile_0__pin_I_35_,
       left_width_0_height_0_subtile_0__pin_I_39_, ccff_head;
  wire [0:0] top_width_0_height_0_subtile_0__pin_O_0_,
       top_width_0_height_0_subtile_0__pin_O_4_,
       top_width_0_height_0_subtile_0__pin_O_8_,
       top_width_0_height_0_subtile_0__pin_O_12_,
       top_width_0_height_0_subtile_0__pin_O_16_,
       right_width_0_height_0_subtile_0__pin_O_1_,
       right_width_0_height_0_subtile_0__pin_O_5_,
       right_width_0_height_0_subtile_0__pin_O_9_,
       right_width_0_height_0_subtile_0__pin_O_13_,
       right_width_0_height_0_subtile_0__pin_O_17_,
       bottom_width_0_height_0_subtile_0__pin_O_2_,
       bottom_width_0_height_0_subtile_0__pin_O_6_,
       bottom_width_0_height_0_subtile_0__pin_O_10_,
       bottom_width_0_height_0_subtile_0__pin_O_14_,
       bottom_width_0_height_0_subtile_0__pin_O_18_,
       left_width_0_height_0_subtile_0__pin_O_3_,
       left_width_0_height_0_subtile_0__pin_O_7_,
       left_width_0_height_0_subtile_0__pin_O_11_,
       left_width_0_height_0_subtile_0__pin_O_15_,
       left_width_0_height_0_subtile_0__pin_O_19_, ccff_tail;
  wire UNCONNECTED_HIER_Z1365;
  logical_tile_clb_mode_clb_ logical_tile_clb_mode_clb__0(.pReset
       (pReset), .prog_clk (prog_clk), .set (set), .reset (reset), .clk
       (clk), .clb_I ({top_width_0_height_0_subtile_0__pin_I_0_,
       right_width_0_height_0_subtile_0__pin_I_1_,
       bottom_width_0_height_0_subtile_0__pin_I_2_,
       left_width_0_height_0_subtile_0__pin_I_3_,
       top_width_0_height_0_subtile_0__pin_I_4_,
       right_width_0_height_0_subtile_0__pin_I_5_,
       bottom_width_0_height_0_subtile_0__pin_I_6_,
       left_width_0_height_0_subtile_0__pin_I_7_,
       top_width_0_height_0_subtile_0__pin_I_8_,
       right_width_0_height_0_subtile_0__pin_I_9_,
       bottom_width_0_height_0_subtile_0__pin_I_10_,
       left_width_0_height_0_subtile_0__pin_I_11_,
       top_width_0_height_0_subtile_0__pin_I_12_,
       right_width_0_height_0_subtile_0__pin_I_13_,
       bottom_width_0_height_0_subtile_0__pin_I_14_,
       left_width_0_height_0_subtile_0__pin_I_15_,
       top_width_0_height_0_subtile_0__pin_I_16_,
       right_width_0_height_0_subtile_0__pin_I_17_,
       bottom_width_0_height_0_subtile_0__pin_I_18_,
       left_width_0_height_0_subtile_0__pin_I_19_,
       top_width_0_height_0_subtile_0__pin_I_20_,
       right_width_0_height_0_subtile_0__pin_I_21_,
       bottom_width_0_height_0_subtile_0__pin_I_22_,
       left_width_0_height_0_subtile_0__pin_I_23_,
       top_width_0_height_0_subtile_0__pin_I_24_,
       right_width_0_height_0_subtile_0__pin_I_25_,
       bottom_width_0_height_0_subtile_0__pin_I_26_,
       left_width_0_height_0_subtile_0__pin_I_27_,
       top_width_0_height_0_subtile_0__pin_I_28_,
       right_width_0_height_0_subtile_0__pin_I_29_,
       bottom_width_0_height_0_subtile_0__pin_I_30_,
       left_width_0_height_0_subtile_0__pin_I_31_,
       top_width_0_height_0_subtile_0__pin_I_32_,
       right_width_0_height_0_subtile_0__pin_I_33_,
       bottom_width_0_height_0_subtile_0__pin_I_34_,
       left_width_0_height_0_subtile_0__pin_I_35_,
       top_width_0_height_0_subtile_0__pin_I_36_,
       right_width_0_height_0_subtile_0__pin_I_37_,
       bottom_width_0_height_0_subtile_0__pin_I_38_,
       left_width_0_height_0_subtile_0__pin_I_39_}), .clb_clk
       (UNCONNECTED_HIER_Z1365), .ccff_head (ccff_head), .clb_O
       ({top_width_0_height_0_subtile_0__pin_O_0_,
       right_width_0_height_0_subtile_0__pin_O_1_,
       bottom_width_0_height_0_subtile_0__pin_O_2_,
       left_width_0_height_0_subtile_0__pin_O_3_,
       top_width_0_height_0_subtile_0__pin_O_4_,
       right_width_0_height_0_subtile_0__pin_O_5_,
       bottom_width_0_height_0_subtile_0__pin_O_6_,
       left_width_0_height_0_subtile_0__pin_O_7_,
       top_width_0_height_0_subtile_0__pin_O_8_,
       right_width_0_height_0_subtile_0__pin_O_9_,
       bottom_width_0_height_0_subtile_0__pin_O_10_,
       left_width_0_height_0_subtile_0__pin_O_11_,
       top_width_0_height_0_subtile_0__pin_O_12_,
       right_width_0_height_0_subtile_0__pin_O_13_,
       bottom_width_0_height_0_subtile_0__pin_O_14_,
       left_width_0_height_0_subtile_0__pin_O_15_,
       top_width_0_height_0_subtile_0__pin_O_16_,
       right_width_0_height_0_subtile_0__pin_O_17_,
       bottom_width_0_height_0_subtile_0__pin_O_18_,
       left_width_0_height_0_subtile_0__pin_O_19_}), .ccff_tail
       (ccff_tail));
endmodule

module GPIO_16(A, Y, PAD, DIR);
  input A, DIR;
  output Y;
  inout PAD;
  wire A, DIR;
  wire Y;
  wire PAD;
  wire w6040;
  bufif1 g1__2398_tri (Y, PAD, DIR);
  bufif1 g2__5107_tri (PAD, A, w6040);
  not g6362 (w6040, DIR);
endmodule

module GPIO_sky130_fd_sc_hd__dfrbp_1_mem_16(pReset, prog_clk,
     ccff_head, ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail, mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail, mem_out, mem_outb;
  wire n_1;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_1));
endmodule

module logical_tile_io_mode_physical__iopad_16(pReset, prog_clk,
     gfpga_pad_GPIO_PAD, iopad_outpad, ccff_head, iopad_inpad,
     ccff_tail);
  input [0:0] pReset, prog_clk, iopad_outpad, ccff_head;
  output [0:0] iopad_inpad, ccff_tail;
  inout [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] pReset, prog_clk, iopad_outpad, ccff_head;
  wire [0:0] iopad_inpad, ccff_tail;
  wire [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] GPIO_sky130_fd_sc_hd__dfrbp_1_mem_undriven_mem_outb;
  wire UNCONNECTED191;
  GPIO_16 GPIO_0_(.A (iopad_outpad), .Y (iopad_inpad), .PAD
       (gfpga_pad_GPIO_PAD), .DIR (ccff_tail));
  GPIO_sky130_fd_sc_hd__dfrbp_1_mem_16
       GPIO_sky130_fd_sc_hd__dfrbp_1_mem(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (ccff_head), .ccff_tail (ccff_tail),
       .mem_out (UNCONNECTED191), .mem_outb
       (GPIO_sky130_fd_sc_hd__dfrbp_1_mem_undriven_mem_outb));
endmodule

module logical_tile_io_mode_io__16(pReset, prog_clk,
     gfpga_pad_GPIO_PAD, io_outpad, ccff_head, io_inpad, ccff_tail);
  input [0:0] pReset, prog_clk, io_outpad, ccff_head;
  output [0:0] io_inpad, ccff_tail;
  inout [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] pReset, prog_clk, io_outpad, ccff_head;
  wire [0:0] io_inpad, ccff_tail;
  wire [0:0] gfpga_pad_GPIO_PAD;
  logical_tile_io_mode_physical__iopad_16
       logical_tile_io_mode_physical__iopad_0(.pReset (pReset),
       .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD (gfpga_pad_GPIO_PAD),
       .iopad_outpad (io_outpad), .ccff_head (ccff_head), .iopad_inpad
       (io_inpad), .ccff_tail (ccff_tail));
endmodule

module GPIO_17(A, Y, PAD, DIR);
  input A, DIR;
  output Y;
  inout PAD;
  wire A, DIR;
  wire Y;
  wire PAD;
  wire w6043;
  bufif1 g1__2398_tri (Y, PAD, DIR);
  bufif1 g2__5107_tri (PAD, A, w6043);
  not g6365 (w6043, DIR);
endmodule

module GPIO_sky130_fd_sc_hd__dfrbp_1_mem_17(pReset, prog_clk,
     ccff_head, ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail, mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail, mem_out, mem_outb;
  wire n_1;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_1));
endmodule

module logical_tile_io_mode_physical__iopad_17(pReset, prog_clk,
     gfpga_pad_GPIO_PAD, iopad_outpad, ccff_head, iopad_inpad,
     ccff_tail);
  input [0:0] pReset, prog_clk, iopad_outpad, ccff_head;
  output [0:0] iopad_inpad, ccff_tail;
  inout [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] pReset, prog_clk, iopad_outpad, ccff_head;
  wire [0:0] iopad_inpad, ccff_tail;
  wire [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] GPIO_sky130_fd_sc_hd__dfrbp_1_mem_undriven_mem_outb;
  wire UNCONNECTED192;
  GPIO_17 GPIO_0_(.A (iopad_outpad), .Y (iopad_inpad), .PAD
       (gfpga_pad_GPIO_PAD), .DIR (ccff_tail));
  GPIO_sky130_fd_sc_hd__dfrbp_1_mem_17
       GPIO_sky130_fd_sc_hd__dfrbp_1_mem(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (ccff_head), .ccff_tail (ccff_tail),
       .mem_out (UNCONNECTED192), .mem_outb
       (GPIO_sky130_fd_sc_hd__dfrbp_1_mem_undriven_mem_outb));
endmodule

module logical_tile_io_mode_io__17(pReset, prog_clk,
     gfpga_pad_GPIO_PAD, io_outpad, ccff_head, io_inpad, ccff_tail);
  input [0:0] pReset, prog_clk, io_outpad, ccff_head;
  output [0:0] io_inpad, ccff_tail;
  inout [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] pReset, prog_clk, io_outpad, ccff_head;
  wire [0:0] io_inpad, ccff_tail;
  wire [0:0] gfpga_pad_GPIO_PAD;
  logical_tile_io_mode_physical__iopad_17
       logical_tile_io_mode_physical__iopad_0(.pReset (pReset),
       .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD (gfpga_pad_GPIO_PAD),
       .iopad_outpad (io_outpad), .ccff_head (ccff_head), .iopad_inpad
       (io_inpad), .ccff_tail (ccff_tail));
endmodule

module GPIO_18(A, Y, PAD, DIR);
  input A, DIR;
  output Y;
  inout PAD;
  wire A, DIR;
  wire Y;
  wire PAD;
  wire w6046;
  bufif1 g1__2398_tri (Y, PAD, DIR);
  bufif1 g2__5107_tri (PAD, A, w6046);
  not g6368 (w6046, DIR);
endmodule

module GPIO_sky130_fd_sc_hd__dfrbp_1_mem_18(pReset, prog_clk,
     ccff_head, ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail, mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail, mem_out, mem_outb;
  wire n_1;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_1));
endmodule

module logical_tile_io_mode_physical__iopad_18(pReset, prog_clk,
     gfpga_pad_GPIO_PAD, iopad_outpad, ccff_head, iopad_inpad,
     ccff_tail);
  input [0:0] pReset, prog_clk, iopad_outpad, ccff_head;
  output [0:0] iopad_inpad, ccff_tail;
  inout [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] pReset, prog_clk, iopad_outpad, ccff_head;
  wire [0:0] iopad_inpad, ccff_tail;
  wire [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] GPIO_sky130_fd_sc_hd__dfrbp_1_mem_undriven_mem_outb;
  wire UNCONNECTED193;
  GPIO_18 GPIO_0_(.A (iopad_outpad), .Y (iopad_inpad), .PAD
       (gfpga_pad_GPIO_PAD), .DIR (ccff_tail));
  GPIO_sky130_fd_sc_hd__dfrbp_1_mem_18
       GPIO_sky130_fd_sc_hd__dfrbp_1_mem(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (ccff_head), .ccff_tail (ccff_tail),
       .mem_out (UNCONNECTED193), .mem_outb
       (GPIO_sky130_fd_sc_hd__dfrbp_1_mem_undriven_mem_outb));
endmodule

module logical_tile_io_mode_io__18(pReset, prog_clk,
     gfpga_pad_GPIO_PAD, io_outpad, ccff_head, io_inpad, ccff_tail);
  input [0:0] pReset, prog_clk, io_outpad, ccff_head;
  output [0:0] io_inpad, ccff_tail;
  inout [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] pReset, prog_clk, io_outpad, ccff_head;
  wire [0:0] io_inpad, ccff_tail;
  wire [0:0] gfpga_pad_GPIO_PAD;
  logical_tile_io_mode_physical__iopad_18
       logical_tile_io_mode_physical__iopad_0(.pReset (pReset),
       .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD (gfpga_pad_GPIO_PAD),
       .iopad_outpad (io_outpad), .ccff_head (ccff_head), .iopad_inpad
       (io_inpad), .ccff_tail (ccff_tail));
endmodule

module GPIO_19(A, Y, PAD, DIR);
  input A, DIR;
  output Y;
  inout PAD;
  wire A, DIR;
  wire Y;
  wire PAD;
  wire w6049;
  bufif1 g1__2398_tri (Y, PAD, DIR);
  bufif1 g2__5107_tri (PAD, A, w6049);
  not g6371 (w6049, DIR);
endmodule

module GPIO_sky130_fd_sc_hd__dfrbp_1_mem_19(pReset, prog_clk,
     ccff_head, ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail, mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail, mem_out, mem_outb;
  wire n_1;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_1));
endmodule

module logical_tile_io_mode_physical__iopad_19(pReset, prog_clk,
     gfpga_pad_GPIO_PAD, iopad_outpad, ccff_head, iopad_inpad,
     ccff_tail);
  input [0:0] pReset, prog_clk, iopad_outpad, ccff_head;
  output [0:0] iopad_inpad, ccff_tail;
  inout [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] pReset, prog_clk, iopad_outpad, ccff_head;
  wire [0:0] iopad_inpad, ccff_tail;
  wire [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] GPIO_sky130_fd_sc_hd__dfrbp_1_mem_undriven_mem_outb;
  wire UNCONNECTED194;
  GPIO_19 GPIO_0_(.A (iopad_outpad), .Y (iopad_inpad), .PAD
       (gfpga_pad_GPIO_PAD), .DIR (ccff_tail));
  GPIO_sky130_fd_sc_hd__dfrbp_1_mem_19
       GPIO_sky130_fd_sc_hd__dfrbp_1_mem(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (ccff_head), .ccff_tail (ccff_tail),
       .mem_out (UNCONNECTED194), .mem_outb
       (GPIO_sky130_fd_sc_hd__dfrbp_1_mem_undriven_mem_outb));
endmodule

module logical_tile_io_mode_io__19(pReset, prog_clk,
     gfpga_pad_GPIO_PAD, io_outpad, ccff_head, io_inpad, ccff_tail);
  input [0:0] pReset, prog_clk, io_outpad, ccff_head;
  output [0:0] io_inpad, ccff_tail;
  inout [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] pReset, prog_clk, io_outpad, ccff_head;
  wire [0:0] io_inpad, ccff_tail;
  wire [0:0] gfpga_pad_GPIO_PAD;
  logical_tile_io_mode_physical__iopad_19
       logical_tile_io_mode_physical__iopad_0(.pReset (pReset),
       .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD (gfpga_pad_GPIO_PAD),
       .iopad_outpad (io_outpad), .ccff_head (ccff_head), .iopad_inpad
       (io_inpad), .ccff_tail (ccff_tail));
endmodule

module GPIO_20(A, Y, PAD, DIR);
  input A, DIR;
  output Y;
  inout PAD;
  wire A, DIR;
  wire Y;
  wire PAD;
  wire w6052;
  bufif1 g1__2398_tri (Y, PAD, DIR);
  bufif1 g2__5107_tri (PAD, A, w6052);
  not g6374 (w6052, DIR);
endmodule

module GPIO_sky130_fd_sc_hd__dfrbp_1_mem_20(pReset, prog_clk,
     ccff_head, ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail, mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail, mem_out, mem_outb;
  wire n_1;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_1));
endmodule

module logical_tile_io_mode_physical__iopad_20(pReset, prog_clk,
     gfpga_pad_GPIO_PAD, iopad_outpad, ccff_head, iopad_inpad,
     ccff_tail);
  input [0:0] pReset, prog_clk, iopad_outpad, ccff_head;
  output [0:0] iopad_inpad, ccff_tail;
  inout [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] pReset, prog_clk, iopad_outpad, ccff_head;
  wire [0:0] iopad_inpad, ccff_tail;
  wire [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] GPIO_sky130_fd_sc_hd__dfrbp_1_mem_undriven_mem_outb;
  wire UNCONNECTED195;
  GPIO_20 GPIO_0_(.A (iopad_outpad), .Y (iopad_inpad), .PAD
       (gfpga_pad_GPIO_PAD), .DIR (ccff_tail));
  GPIO_sky130_fd_sc_hd__dfrbp_1_mem_20
       GPIO_sky130_fd_sc_hd__dfrbp_1_mem(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (ccff_head), .ccff_tail (ccff_tail),
       .mem_out (UNCONNECTED195), .mem_outb
       (GPIO_sky130_fd_sc_hd__dfrbp_1_mem_undriven_mem_outb));
endmodule

module logical_tile_io_mode_io__20(pReset, prog_clk,
     gfpga_pad_GPIO_PAD, io_outpad, ccff_head, io_inpad, ccff_tail);
  input [0:0] pReset, prog_clk, io_outpad, ccff_head;
  output [0:0] io_inpad, ccff_tail;
  inout [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] pReset, prog_clk, io_outpad, ccff_head;
  wire [0:0] io_inpad, ccff_tail;
  wire [0:0] gfpga_pad_GPIO_PAD;
  logical_tile_io_mode_physical__iopad_20
       logical_tile_io_mode_physical__iopad_0(.pReset (pReset),
       .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD (gfpga_pad_GPIO_PAD),
       .iopad_outpad (io_outpad), .ccff_head (ccff_head), .iopad_inpad
       (io_inpad), .ccff_tail (ccff_tail));
endmodule

module GPIO_21(A, Y, PAD, DIR);
  input A, DIR;
  output Y;
  inout PAD;
  wire A, DIR;
  wire Y;
  wire PAD;
  wire w6055;
  bufif1 g1__2398_tri (Y, PAD, DIR);
  bufif1 g2__5107_tri (PAD, A, w6055);
  not g6377 (w6055, DIR);
endmodule

module GPIO_sky130_fd_sc_hd__dfrbp_1_mem_21(pReset, prog_clk,
     ccff_head, ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail, mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail, mem_out, mem_outb;
  wire n_1;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_1));
endmodule

module logical_tile_io_mode_physical__iopad_21(pReset, prog_clk,
     gfpga_pad_GPIO_PAD, iopad_outpad, ccff_head, iopad_inpad,
     ccff_tail);
  input [0:0] pReset, prog_clk, iopad_outpad, ccff_head;
  output [0:0] iopad_inpad, ccff_tail;
  inout [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] pReset, prog_clk, iopad_outpad, ccff_head;
  wire [0:0] iopad_inpad, ccff_tail;
  wire [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] GPIO_sky130_fd_sc_hd__dfrbp_1_mem_undriven_mem_outb;
  wire UNCONNECTED196;
  GPIO_21 GPIO_0_(.A (iopad_outpad), .Y (iopad_inpad), .PAD
       (gfpga_pad_GPIO_PAD), .DIR (ccff_tail));
  GPIO_sky130_fd_sc_hd__dfrbp_1_mem_21
       GPIO_sky130_fd_sc_hd__dfrbp_1_mem(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (ccff_head), .ccff_tail (ccff_tail),
       .mem_out (UNCONNECTED196), .mem_outb
       (GPIO_sky130_fd_sc_hd__dfrbp_1_mem_undriven_mem_outb));
endmodule

module logical_tile_io_mode_io__21(pReset, prog_clk,
     gfpga_pad_GPIO_PAD, io_outpad, ccff_head, io_inpad, ccff_tail);
  input [0:0] pReset, prog_clk, io_outpad, ccff_head;
  output [0:0] io_inpad, ccff_tail;
  inout [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] pReset, prog_clk, io_outpad, ccff_head;
  wire [0:0] io_inpad, ccff_tail;
  wire [0:0] gfpga_pad_GPIO_PAD;
  logical_tile_io_mode_physical__iopad_21
       logical_tile_io_mode_physical__iopad_0(.pReset (pReset),
       .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD (gfpga_pad_GPIO_PAD),
       .iopad_outpad (io_outpad), .ccff_head (ccff_head), .iopad_inpad
       (io_inpad), .ccff_tail (ccff_tail));
endmodule

module GPIO_22(A, Y, PAD, DIR);
  input A, DIR;
  output Y;
  inout PAD;
  wire A, DIR;
  wire Y;
  wire PAD;
  wire w6058;
  bufif1 g1__2398_tri (Y, PAD, DIR);
  bufif1 g2__5107_tri (PAD, A, w6058);
  not g6380 (w6058, DIR);
endmodule

module GPIO_sky130_fd_sc_hd__dfrbp_1_mem_22(pReset, prog_clk,
     ccff_head, ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail, mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail, mem_out, mem_outb;
  wire n_1;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_1));
endmodule

module logical_tile_io_mode_physical__iopad_22(pReset, prog_clk,
     gfpga_pad_GPIO_PAD, iopad_outpad, ccff_head, iopad_inpad,
     ccff_tail);
  input [0:0] pReset, prog_clk, iopad_outpad, ccff_head;
  output [0:0] iopad_inpad, ccff_tail;
  inout [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] pReset, prog_clk, iopad_outpad, ccff_head;
  wire [0:0] iopad_inpad, ccff_tail;
  wire [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] GPIO_sky130_fd_sc_hd__dfrbp_1_mem_undriven_mem_outb;
  wire UNCONNECTED197;
  GPIO_22 GPIO_0_(.A (iopad_outpad), .Y (iopad_inpad), .PAD
       (gfpga_pad_GPIO_PAD), .DIR (ccff_tail));
  GPIO_sky130_fd_sc_hd__dfrbp_1_mem_22
       GPIO_sky130_fd_sc_hd__dfrbp_1_mem(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (ccff_head), .ccff_tail (ccff_tail),
       .mem_out (UNCONNECTED197), .mem_outb
       (GPIO_sky130_fd_sc_hd__dfrbp_1_mem_undriven_mem_outb));
endmodule

module logical_tile_io_mode_io__22(pReset, prog_clk,
     gfpga_pad_GPIO_PAD, io_outpad, ccff_head, io_inpad, ccff_tail);
  input [0:0] pReset, prog_clk, io_outpad, ccff_head;
  output [0:0] io_inpad, ccff_tail;
  inout [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] pReset, prog_clk, io_outpad, ccff_head;
  wire [0:0] io_inpad, ccff_tail;
  wire [0:0] gfpga_pad_GPIO_PAD;
  logical_tile_io_mode_physical__iopad_22
       logical_tile_io_mode_physical__iopad_0(.pReset (pReset),
       .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD (gfpga_pad_GPIO_PAD),
       .iopad_outpad (io_outpad), .ccff_head (ccff_head), .iopad_inpad
       (io_inpad), .ccff_tail (ccff_tail));
endmodule

module GPIO_23(A, Y, PAD, DIR);
  input A, DIR;
  output Y;
  inout PAD;
  wire A, DIR;
  wire Y;
  wire PAD;
  wire w6061;
  bufif1 g1__2398_tri (Y, PAD, DIR);
  bufif1 g2__5107_tri (PAD, A, w6061);
  not g6383 (w6061, DIR);
endmodule

module GPIO_sky130_fd_sc_hd__dfrbp_1_mem_23(pReset, prog_clk,
     ccff_head, ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail, mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail, mem_out, mem_outb;
  wire n_1;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_1));
endmodule

module logical_tile_io_mode_physical__iopad_23(pReset, prog_clk,
     gfpga_pad_GPIO_PAD, iopad_outpad, ccff_head, iopad_inpad,
     ccff_tail);
  input [0:0] pReset, prog_clk, iopad_outpad, ccff_head;
  output [0:0] iopad_inpad, ccff_tail;
  inout [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] pReset, prog_clk, iopad_outpad, ccff_head;
  wire [0:0] iopad_inpad, ccff_tail;
  wire [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] GPIO_sky130_fd_sc_hd__dfrbp_1_mem_undriven_mem_outb;
  wire UNCONNECTED198;
  GPIO_23 GPIO_0_(.A (iopad_outpad), .Y (iopad_inpad), .PAD
       (gfpga_pad_GPIO_PAD), .DIR (ccff_tail));
  GPIO_sky130_fd_sc_hd__dfrbp_1_mem_23
       GPIO_sky130_fd_sc_hd__dfrbp_1_mem(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (ccff_head), .ccff_tail (ccff_tail),
       .mem_out (UNCONNECTED198), .mem_outb
       (GPIO_sky130_fd_sc_hd__dfrbp_1_mem_undriven_mem_outb));
endmodule

module logical_tile_io_mode_io__23(pReset, prog_clk,
     gfpga_pad_GPIO_PAD, io_outpad, ccff_head, io_inpad, ccff_tail);
  input [0:0] pReset, prog_clk, io_outpad, ccff_head;
  output [0:0] io_inpad, ccff_tail;
  inout [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] pReset, prog_clk, io_outpad, ccff_head;
  wire [0:0] io_inpad, ccff_tail;
  wire [0:0] gfpga_pad_GPIO_PAD;
  logical_tile_io_mode_physical__iopad_23
       logical_tile_io_mode_physical__iopad_0(.pReset (pReset),
       .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD (gfpga_pad_GPIO_PAD),
       .iopad_outpad (io_outpad), .ccff_head (ccff_head), .iopad_inpad
       (io_inpad), .ccff_tail (ccff_tail));
endmodule

module grid_io_bottom(pReset, prog_clk, gfpga_pad_GPIO_PAD,
     top_width_0_height_0_subtile_0__pin_outpad_0_,
     top_width_0_height_0_subtile_1__pin_outpad_0_,
     top_width_0_height_0_subtile_2__pin_outpad_0_,
     top_width_0_height_0_subtile_3__pin_outpad_0_,
     top_width_0_height_0_subtile_4__pin_outpad_0_,
     top_width_0_height_0_subtile_5__pin_outpad_0_,
     top_width_0_height_0_subtile_6__pin_outpad_0_,
     top_width_0_height_0_subtile_7__pin_outpad_0_, ccff_head,
     top_width_0_height_0_subtile_0__pin_inpad_0_,
     top_width_0_height_0_subtile_1__pin_inpad_0_,
     top_width_0_height_0_subtile_2__pin_inpad_0_,
     top_width_0_height_0_subtile_3__pin_inpad_0_,
     top_width_0_height_0_subtile_4__pin_inpad_0_,
     top_width_0_height_0_subtile_5__pin_inpad_0_,
     top_width_0_height_0_subtile_6__pin_inpad_0_,
     top_width_0_height_0_subtile_7__pin_inpad_0_, ccff_tail);
  input [0:0] pReset, prog_clk,
       top_width_0_height_0_subtile_0__pin_outpad_0_,
       top_width_0_height_0_subtile_1__pin_outpad_0_,
       top_width_0_height_0_subtile_2__pin_outpad_0_,
       top_width_0_height_0_subtile_3__pin_outpad_0_,
       top_width_0_height_0_subtile_4__pin_outpad_0_,
       top_width_0_height_0_subtile_5__pin_outpad_0_,
       top_width_0_height_0_subtile_6__pin_outpad_0_,
       top_width_0_height_0_subtile_7__pin_outpad_0_, ccff_head;
  output [0:0] top_width_0_height_0_subtile_0__pin_inpad_0_,
       top_width_0_height_0_subtile_1__pin_inpad_0_,
       top_width_0_height_0_subtile_2__pin_inpad_0_,
       top_width_0_height_0_subtile_3__pin_inpad_0_,
       top_width_0_height_0_subtile_4__pin_inpad_0_,
       top_width_0_height_0_subtile_5__pin_inpad_0_,
       top_width_0_height_0_subtile_6__pin_inpad_0_,
       top_width_0_height_0_subtile_7__pin_inpad_0_, ccff_tail;
  inout [0:7] gfpga_pad_GPIO_PAD;
  wire [0:0] pReset, prog_clk,
       top_width_0_height_0_subtile_0__pin_outpad_0_,
       top_width_0_height_0_subtile_1__pin_outpad_0_,
       top_width_0_height_0_subtile_2__pin_outpad_0_,
       top_width_0_height_0_subtile_3__pin_outpad_0_,
       top_width_0_height_0_subtile_4__pin_outpad_0_,
       top_width_0_height_0_subtile_5__pin_outpad_0_,
       top_width_0_height_0_subtile_6__pin_outpad_0_,
       top_width_0_height_0_subtile_7__pin_outpad_0_, ccff_head;
  wire [0:0] top_width_0_height_0_subtile_0__pin_inpad_0_,
       top_width_0_height_0_subtile_1__pin_inpad_0_,
       top_width_0_height_0_subtile_2__pin_inpad_0_,
       top_width_0_height_0_subtile_3__pin_inpad_0_,
       top_width_0_height_0_subtile_4__pin_inpad_0_,
       top_width_0_height_0_subtile_5__pin_inpad_0_,
       top_width_0_height_0_subtile_6__pin_inpad_0_,
       top_width_0_height_0_subtile_7__pin_inpad_0_, ccff_tail;
  wire [0:7] gfpga_pad_GPIO_PAD;
  wire [0:0] logical_tile_io_mode_io__0_ccff_tail;
  wire [0:0] logical_tile_io_mode_io__1_ccff_tail;
  wire [0:0] logical_tile_io_mode_io__2_ccff_tail;
  wire [0:0] logical_tile_io_mode_io__3_ccff_tail;
  wire [0:0] logical_tile_io_mode_io__4_ccff_tail;
  wire [0:0] logical_tile_io_mode_io__5_ccff_tail;
  wire [0:0] logical_tile_io_mode_io__6_ccff_tail;
  logical_tile_io_mode_io__16 logical_tile_io_mode_io__0(.pReset
       (pReset), .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD
       (gfpga_pad_GPIO_PAD[0]), .io_outpad
       (top_width_0_height_0_subtile_0__pin_outpad_0_), .ccff_head
       (ccff_head), .io_inpad
       (top_width_0_height_0_subtile_0__pin_inpad_0_), .ccff_tail
       (logical_tile_io_mode_io__0_ccff_tail));
  logical_tile_io_mode_io__17 logical_tile_io_mode_io__1(.pReset
       (pReset), .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD
       (gfpga_pad_GPIO_PAD[1]), .io_outpad
       (top_width_0_height_0_subtile_1__pin_outpad_0_), .ccff_head
       (logical_tile_io_mode_io__0_ccff_tail), .io_inpad
       (top_width_0_height_0_subtile_1__pin_inpad_0_), .ccff_tail
       (logical_tile_io_mode_io__1_ccff_tail));
  logical_tile_io_mode_io__18 logical_tile_io_mode_io__2(.pReset
       (pReset), .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD
       (gfpga_pad_GPIO_PAD[2]), .io_outpad
       (top_width_0_height_0_subtile_2__pin_outpad_0_), .ccff_head
       (logical_tile_io_mode_io__1_ccff_tail), .io_inpad
       (top_width_0_height_0_subtile_2__pin_inpad_0_), .ccff_tail
       (logical_tile_io_mode_io__2_ccff_tail));
  logical_tile_io_mode_io__19 logical_tile_io_mode_io__3(.pReset
       (pReset), .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD
       (gfpga_pad_GPIO_PAD[3]), .io_outpad
       (top_width_0_height_0_subtile_3__pin_outpad_0_), .ccff_head
       (logical_tile_io_mode_io__2_ccff_tail), .io_inpad
       (top_width_0_height_0_subtile_3__pin_inpad_0_), .ccff_tail
       (logical_tile_io_mode_io__3_ccff_tail));
  logical_tile_io_mode_io__20 logical_tile_io_mode_io__4(.pReset
       (pReset), .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD
       (gfpga_pad_GPIO_PAD[4]), .io_outpad
       (top_width_0_height_0_subtile_4__pin_outpad_0_), .ccff_head
       (logical_tile_io_mode_io__3_ccff_tail), .io_inpad
       (top_width_0_height_0_subtile_4__pin_inpad_0_), .ccff_tail
       (logical_tile_io_mode_io__4_ccff_tail));
  logical_tile_io_mode_io__21 logical_tile_io_mode_io__5(.pReset
       (pReset), .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD
       (gfpga_pad_GPIO_PAD[5]), .io_outpad
       (top_width_0_height_0_subtile_5__pin_outpad_0_), .ccff_head
       (logical_tile_io_mode_io__4_ccff_tail), .io_inpad
       (top_width_0_height_0_subtile_5__pin_inpad_0_), .ccff_tail
       (logical_tile_io_mode_io__5_ccff_tail));
  logical_tile_io_mode_io__22 logical_tile_io_mode_io__6(.pReset
       (pReset), .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD
       (gfpga_pad_GPIO_PAD[6]), .io_outpad
       (top_width_0_height_0_subtile_6__pin_outpad_0_), .ccff_head
       (logical_tile_io_mode_io__5_ccff_tail), .io_inpad
       (top_width_0_height_0_subtile_6__pin_inpad_0_), .ccff_tail
       (logical_tile_io_mode_io__6_ccff_tail));
  logical_tile_io_mode_io__23 logical_tile_io_mode_io__7(.pReset
       (pReset), .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD
       (gfpga_pad_GPIO_PAD[7]), .io_outpad
       (top_width_0_height_0_subtile_7__pin_outpad_0_), .ccff_head
       (logical_tile_io_mode_io__6_ccff_tail), .io_inpad
       (top_width_0_height_0_subtile_7__pin_inpad_0_), .ccff_tail
       (ccff_tail));
endmodule

module GPIO_24(A, Y, PAD, DIR);
  input A, DIR;
  output Y;
  inout PAD;
  wire A, DIR;
  wire Y;
  wire PAD;
  wire w6064;
  bufif1 g1__2398_tri (Y, PAD, DIR);
  bufif1 g2__5107_tri (PAD, A, w6064);
  not g6386 (w6064, DIR);
endmodule

module GPIO_sky130_fd_sc_hd__dfrbp_1_mem_24(pReset, prog_clk,
     ccff_head, ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail, mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail, mem_out, mem_outb;
  wire n_1;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_1));
endmodule

module logical_tile_io_mode_physical__iopad_24(pReset, prog_clk,
     gfpga_pad_GPIO_PAD, iopad_outpad, ccff_head, iopad_inpad,
     ccff_tail);
  input [0:0] pReset, prog_clk, iopad_outpad, ccff_head;
  output [0:0] iopad_inpad, ccff_tail;
  inout [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] pReset, prog_clk, iopad_outpad, ccff_head;
  wire [0:0] iopad_inpad, ccff_tail;
  wire [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] GPIO_sky130_fd_sc_hd__dfrbp_1_mem_undriven_mem_outb;
  wire UNCONNECTED199;
  GPIO_24 GPIO_0_(.A (iopad_outpad), .Y (iopad_inpad), .PAD
       (gfpga_pad_GPIO_PAD), .DIR (ccff_tail));
  GPIO_sky130_fd_sc_hd__dfrbp_1_mem_24
       GPIO_sky130_fd_sc_hd__dfrbp_1_mem(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (ccff_head), .ccff_tail (ccff_tail),
       .mem_out (UNCONNECTED199), .mem_outb
       (GPIO_sky130_fd_sc_hd__dfrbp_1_mem_undriven_mem_outb));
endmodule

module logical_tile_io_mode_io__24(pReset, prog_clk,
     gfpga_pad_GPIO_PAD, io_outpad, ccff_head, io_inpad, ccff_tail);
  input [0:0] pReset, prog_clk, io_outpad, ccff_head;
  output [0:0] io_inpad, ccff_tail;
  inout [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] pReset, prog_clk, io_outpad, ccff_head;
  wire [0:0] io_inpad, ccff_tail;
  wire [0:0] gfpga_pad_GPIO_PAD;
  logical_tile_io_mode_physical__iopad_24
       logical_tile_io_mode_physical__iopad_0(.pReset (pReset),
       .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD (gfpga_pad_GPIO_PAD),
       .iopad_outpad (io_outpad), .ccff_head (ccff_head), .iopad_inpad
       (io_inpad), .ccff_tail (ccff_tail));
endmodule

module GPIO_25(A, Y, PAD, DIR);
  input A, DIR;
  output Y;
  inout PAD;
  wire A, DIR;
  wire Y;
  wire PAD;
  wire w6067;
  bufif1 g1__2398_tri (Y, PAD, DIR);
  bufif1 g2__5107_tri (PAD, A, w6067);
  not g6389 (w6067, DIR);
endmodule

module GPIO_sky130_fd_sc_hd__dfrbp_1_mem_25(pReset, prog_clk,
     ccff_head, ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail, mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail, mem_out, mem_outb;
  wire n_1;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_1));
endmodule

module logical_tile_io_mode_physical__iopad_25(pReset, prog_clk,
     gfpga_pad_GPIO_PAD, iopad_outpad, ccff_head, iopad_inpad,
     ccff_tail);
  input [0:0] pReset, prog_clk, iopad_outpad, ccff_head;
  output [0:0] iopad_inpad, ccff_tail;
  inout [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] pReset, prog_clk, iopad_outpad, ccff_head;
  wire [0:0] iopad_inpad, ccff_tail;
  wire [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] GPIO_sky130_fd_sc_hd__dfrbp_1_mem_undriven_mem_outb;
  wire UNCONNECTED200;
  GPIO_25 GPIO_0_(.A (iopad_outpad), .Y (iopad_inpad), .PAD
       (gfpga_pad_GPIO_PAD), .DIR (ccff_tail));
  GPIO_sky130_fd_sc_hd__dfrbp_1_mem_25
       GPIO_sky130_fd_sc_hd__dfrbp_1_mem(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (ccff_head), .ccff_tail (ccff_tail),
       .mem_out (UNCONNECTED200), .mem_outb
       (GPIO_sky130_fd_sc_hd__dfrbp_1_mem_undriven_mem_outb));
endmodule

module logical_tile_io_mode_io__25(pReset, prog_clk,
     gfpga_pad_GPIO_PAD, io_outpad, ccff_head, io_inpad, ccff_tail);
  input [0:0] pReset, prog_clk, io_outpad, ccff_head;
  output [0:0] io_inpad, ccff_tail;
  inout [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] pReset, prog_clk, io_outpad, ccff_head;
  wire [0:0] io_inpad, ccff_tail;
  wire [0:0] gfpga_pad_GPIO_PAD;
  logical_tile_io_mode_physical__iopad_25
       logical_tile_io_mode_physical__iopad_0(.pReset (pReset),
       .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD (gfpga_pad_GPIO_PAD),
       .iopad_outpad (io_outpad), .ccff_head (ccff_head), .iopad_inpad
       (io_inpad), .ccff_tail (ccff_tail));
endmodule

module GPIO_26(A, Y, PAD, DIR);
  input A, DIR;
  output Y;
  inout PAD;
  wire A, DIR;
  wire Y;
  wire PAD;
  wire w6070;
  bufif1 g1__2398_tri (Y, PAD, DIR);
  bufif1 g2__5107_tri (PAD, A, w6070);
  not g6392 (w6070, DIR);
endmodule

module GPIO_sky130_fd_sc_hd__dfrbp_1_mem_26(pReset, prog_clk,
     ccff_head, ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail, mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail, mem_out, mem_outb;
  wire n_1;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_1));
endmodule

module logical_tile_io_mode_physical__iopad_26(pReset, prog_clk,
     gfpga_pad_GPIO_PAD, iopad_outpad, ccff_head, iopad_inpad,
     ccff_tail);
  input [0:0] pReset, prog_clk, iopad_outpad, ccff_head;
  output [0:0] iopad_inpad, ccff_tail;
  inout [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] pReset, prog_clk, iopad_outpad, ccff_head;
  wire [0:0] iopad_inpad, ccff_tail;
  wire [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] GPIO_sky130_fd_sc_hd__dfrbp_1_mem_undriven_mem_outb;
  wire UNCONNECTED201;
  GPIO_26 GPIO_0_(.A (iopad_outpad), .Y (iopad_inpad), .PAD
       (gfpga_pad_GPIO_PAD), .DIR (ccff_tail));
  GPIO_sky130_fd_sc_hd__dfrbp_1_mem_26
       GPIO_sky130_fd_sc_hd__dfrbp_1_mem(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (ccff_head), .ccff_tail (ccff_tail),
       .mem_out (UNCONNECTED201), .mem_outb
       (GPIO_sky130_fd_sc_hd__dfrbp_1_mem_undriven_mem_outb));
endmodule

module logical_tile_io_mode_io__26(pReset, prog_clk,
     gfpga_pad_GPIO_PAD, io_outpad, ccff_head, io_inpad, ccff_tail);
  input [0:0] pReset, prog_clk, io_outpad, ccff_head;
  output [0:0] io_inpad, ccff_tail;
  inout [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] pReset, prog_clk, io_outpad, ccff_head;
  wire [0:0] io_inpad, ccff_tail;
  wire [0:0] gfpga_pad_GPIO_PAD;
  logical_tile_io_mode_physical__iopad_26
       logical_tile_io_mode_physical__iopad_0(.pReset (pReset),
       .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD (gfpga_pad_GPIO_PAD),
       .iopad_outpad (io_outpad), .ccff_head (ccff_head), .iopad_inpad
       (io_inpad), .ccff_tail (ccff_tail));
endmodule

module GPIO_27(A, Y, PAD, DIR);
  input A, DIR;
  output Y;
  inout PAD;
  wire A, DIR;
  wire Y;
  wire PAD;
  wire w6073;
  bufif1 g1__2398_tri (Y, PAD, DIR);
  bufif1 g2__5107_tri (PAD, A, w6073);
  not g6395 (w6073, DIR);
endmodule

module GPIO_sky130_fd_sc_hd__dfrbp_1_mem_27(pReset, prog_clk,
     ccff_head, ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail, mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail, mem_out, mem_outb;
  wire n_1;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_1));
endmodule

module logical_tile_io_mode_physical__iopad_27(pReset, prog_clk,
     gfpga_pad_GPIO_PAD, iopad_outpad, ccff_head, iopad_inpad,
     ccff_tail);
  input [0:0] pReset, prog_clk, iopad_outpad, ccff_head;
  output [0:0] iopad_inpad, ccff_tail;
  inout [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] pReset, prog_clk, iopad_outpad, ccff_head;
  wire [0:0] iopad_inpad, ccff_tail;
  wire [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] GPIO_sky130_fd_sc_hd__dfrbp_1_mem_undriven_mem_outb;
  wire UNCONNECTED202;
  GPIO_27 GPIO_0_(.A (iopad_outpad), .Y (iopad_inpad), .PAD
       (gfpga_pad_GPIO_PAD), .DIR (ccff_tail));
  GPIO_sky130_fd_sc_hd__dfrbp_1_mem_27
       GPIO_sky130_fd_sc_hd__dfrbp_1_mem(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (ccff_head), .ccff_tail (ccff_tail),
       .mem_out (UNCONNECTED202), .mem_outb
       (GPIO_sky130_fd_sc_hd__dfrbp_1_mem_undriven_mem_outb));
endmodule

module logical_tile_io_mode_io__27(pReset, prog_clk,
     gfpga_pad_GPIO_PAD, io_outpad, ccff_head, io_inpad, ccff_tail);
  input [0:0] pReset, prog_clk, io_outpad, ccff_head;
  output [0:0] io_inpad, ccff_tail;
  inout [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] pReset, prog_clk, io_outpad, ccff_head;
  wire [0:0] io_inpad, ccff_tail;
  wire [0:0] gfpga_pad_GPIO_PAD;
  logical_tile_io_mode_physical__iopad_27
       logical_tile_io_mode_physical__iopad_0(.pReset (pReset),
       .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD (gfpga_pad_GPIO_PAD),
       .iopad_outpad (io_outpad), .ccff_head (ccff_head), .iopad_inpad
       (io_inpad), .ccff_tail (ccff_tail));
endmodule

module GPIO_28(A, Y, PAD, DIR);
  input A, DIR;
  output Y;
  inout PAD;
  wire A, DIR;
  wire Y;
  wire PAD;
  wire w6076;
  bufif1 g1__2398_tri (Y, PAD, DIR);
  bufif1 g2__5107_tri (PAD, A, w6076);
  not g6398 (w6076, DIR);
endmodule

module GPIO_sky130_fd_sc_hd__dfrbp_1_mem_28(pReset, prog_clk,
     ccff_head, ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail, mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail, mem_out, mem_outb;
  wire n_1;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_1));
endmodule

module logical_tile_io_mode_physical__iopad_28(pReset, prog_clk,
     gfpga_pad_GPIO_PAD, iopad_outpad, ccff_head, iopad_inpad,
     ccff_tail);
  input [0:0] pReset, prog_clk, iopad_outpad, ccff_head;
  output [0:0] iopad_inpad, ccff_tail;
  inout [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] pReset, prog_clk, iopad_outpad, ccff_head;
  wire [0:0] iopad_inpad, ccff_tail;
  wire [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] GPIO_sky130_fd_sc_hd__dfrbp_1_mem_undriven_mem_outb;
  wire UNCONNECTED203;
  GPIO_28 GPIO_0_(.A (iopad_outpad), .Y (iopad_inpad), .PAD
       (gfpga_pad_GPIO_PAD), .DIR (ccff_tail));
  GPIO_sky130_fd_sc_hd__dfrbp_1_mem_28
       GPIO_sky130_fd_sc_hd__dfrbp_1_mem(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (ccff_head), .ccff_tail (ccff_tail),
       .mem_out (UNCONNECTED203), .mem_outb
       (GPIO_sky130_fd_sc_hd__dfrbp_1_mem_undriven_mem_outb));
endmodule

module logical_tile_io_mode_io__28(pReset, prog_clk,
     gfpga_pad_GPIO_PAD, io_outpad, ccff_head, io_inpad, ccff_tail);
  input [0:0] pReset, prog_clk, io_outpad, ccff_head;
  output [0:0] io_inpad, ccff_tail;
  inout [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] pReset, prog_clk, io_outpad, ccff_head;
  wire [0:0] io_inpad, ccff_tail;
  wire [0:0] gfpga_pad_GPIO_PAD;
  logical_tile_io_mode_physical__iopad_28
       logical_tile_io_mode_physical__iopad_0(.pReset (pReset),
       .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD (gfpga_pad_GPIO_PAD),
       .iopad_outpad (io_outpad), .ccff_head (ccff_head), .iopad_inpad
       (io_inpad), .ccff_tail (ccff_tail));
endmodule

module GPIO_29(A, Y, PAD, DIR);
  input A, DIR;
  output Y;
  inout PAD;
  wire A, DIR;
  wire Y;
  wire PAD;
  wire w6079;
  bufif1 g1__2398_tri (Y, PAD, DIR);
  bufif1 g2__5107_tri (PAD, A, w6079);
  not g6401 (w6079, DIR);
endmodule

module GPIO_sky130_fd_sc_hd__dfrbp_1_mem_29(pReset, prog_clk,
     ccff_head, ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail, mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail, mem_out, mem_outb;
  wire n_1;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_1));
endmodule

module logical_tile_io_mode_physical__iopad_29(pReset, prog_clk,
     gfpga_pad_GPIO_PAD, iopad_outpad, ccff_head, iopad_inpad,
     ccff_tail);
  input [0:0] pReset, prog_clk, iopad_outpad, ccff_head;
  output [0:0] iopad_inpad, ccff_tail;
  inout [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] pReset, prog_clk, iopad_outpad, ccff_head;
  wire [0:0] iopad_inpad, ccff_tail;
  wire [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] GPIO_sky130_fd_sc_hd__dfrbp_1_mem_undriven_mem_outb;
  wire UNCONNECTED204;
  GPIO_29 GPIO_0_(.A (iopad_outpad), .Y (iopad_inpad), .PAD
       (gfpga_pad_GPIO_PAD), .DIR (ccff_tail));
  GPIO_sky130_fd_sc_hd__dfrbp_1_mem_29
       GPIO_sky130_fd_sc_hd__dfrbp_1_mem(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (ccff_head), .ccff_tail (ccff_tail),
       .mem_out (UNCONNECTED204), .mem_outb
       (GPIO_sky130_fd_sc_hd__dfrbp_1_mem_undriven_mem_outb));
endmodule

module logical_tile_io_mode_io__29(pReset, prog_clk,
     gfpga_pad_GPIO_PAD, io_outpad, ccff_head, io_inpad, ccff_tail);
  input [0:0] pReset, prog_clk, io_outpad, ccff_head;
  output [0:0] io_inpad, ccff_tail;
  inout [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] pReset, prog_clk, io_outpad, ccff_head;
  wire [0:0] io_inpad, ccff_tail;
  wire [0:0] gfpga_pad_GPIO_PAD;
  logical_tile_io_mode_physical__iopad_29
       logical_tile_io_mode_physical__iopad_0(.pReset (pReset),
       .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD (gfpga_pad_GPIO_PAD),
       .iopad_outpad (io_outpad), .ccff_head (ccff_head), .iopad_inpad
       (io_inpad), .ccff_tail (ccff_tail));
endmodule

module GPIO_30(A, Y, PAD, DIR);
  input A, DIR;
  output Y;
  inout PAD;
  wire A, DIR;
  wire Y;
  wire PAD;
  wire w6082;
  bufif1 g1__2398_tri (Y, PAD, DIR);
  bufif1 g2__5107_tri (PAD, A, w6082);
  not g6404 (w6082, DIR);
endmodule

module GPIO_sky130_fd_sc_hd__dfrbp_1_mem_30(pReset, prog_clk,
     ccff_head, ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail, mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail, mem_out, mem_outb;
  wire n_1;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_1));
endmodule

module logical_tile_io_mode_physical__iopad_30(pReset, prog_clk,
     gfpga_pad_GPIO_PAD, iopad_outpad, ccff_head, iopad_inpad,
     ccff_tail);
  input [0:0] pReset, prog_clk, iopad_outpad, ccff_head;
  output [0:0] iopad_inpad, ccff_tail;
  inout [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] pReset, prog_clk, iopad_outpad, ccff_head;
  wire [0:0] iopad_inpad, ccff_tail;
  wire [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] GPIO_sky130_fd_sc_hd__dfrbp_1_mem_undriven_mem_outb;
  wire UNCONNECTED205;
  GPIO_30 GPIO_0_(.A (iopad_outpad), .Y (iopad_inpad), .PAD
       (gfpga_pad_GPIO_PAD), .DIR (ccff_tail));
  GPIO_sky130_fd_sc_hd__dfrbp_1_mem_30
       GPIO_sky130_fd_sc_hd__dfrbp_1_mem(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (ccff_head), .ccff_tail (ccff_tail),
       .mem_out (UNCONNECTED205), .mem_outb
       (GPIO_sky130_fd_sc_hd__dfrbp_1_mem_undriven_mem_outb));
endmodule

module logical_tile_io_mode_io__30(pReset, prog_clk,
     gfpga_pad_GPIO_PAD, io_outpad, ccff_head, io_inpad, ccff_tail);
  input [0:0] pReset, prog_clk, io_outpad, ccff_head;
  output [0:0] io_inpad, ccff_tail;
  inout [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] pReset, prog_clk, io_outpad, ccff_head;
  wire [0:0] io_inpad, ccff_tail;
  wire [0:0] gfpga_pad_GPIO_PAD;
  logical_tile_io_mode_physical__iopad_30
       logical_tile_io_mode_physical__iopad_0(.pReset (pReset),
       .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD (gfpga_pad_GPIO_PAD),
       .iopad_outpad (io_outpad), .ccff_head (ccff_head), .iopad_inpad
       (io_inpad), .ccff_tail (ccff_tail));
endmodule

module GPIO_31(A, Y, PAD, DIR);
  input A, DIR;
  output Y;
  inout PAD;
  wire A, DIR;
  wire Y;
  wire PAD;
  wire w6085;
  bufif1 g1__2398_tri (Y, PAD, DIR);
  bufif1 g2__5107_tri (PAD, A, w6085);
  not g6407 (w6085, DIR);
endmodule

module GPIO_sky130_fd_sc_hd__dfrbp_1_mem_31(pReset, prog_clk,
     ccff_head, ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail, mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail, mem_out, mem_outb;
  wire n_1;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_1));
endmodule

module logical_tile_io_mode_physical__iopad_31(pReset, prog_clk,
     gfpga_pad_GPIO_PAD, iopad_outpad, ccff_head, iopad_inpad,
     ccff_tail);
  input [0:0] pReset, prog_clk, iopad_outpad, ccff_head;
  output [0:0] iopad_inpad, ccff_tail;
  inout [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] pReset, prog_clk, iopad_outpad, ccff_head;
  wire [0:0] iopad_inpad, ccff_tail;
  wire [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] GPIO_sky130_fd_sc_hd__dfrbp_1_mem_undriven_mem_outb;
  wire UNCONNECTED206;
  GPIO_31 GPIO_0_(.A (iopad_outpad), .Y (iopad_inpad), .PAD
       (gfpga_pad_GPIO_PAD), .DIR (ccff_tail));
  GPIO_sky130_fd_sc_hd__dfrbp_1_mem_31
       GPIO_sky130_fd_sc_hd__dfrbp_1_mem(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (ccff_head), .ccff_tail (ccff_tail),
       .mem_out (UNCONNECTED206), .mem_outb
       (GPIO_sky130_fd_sc_hd__dfrbp_1_mem_undriven_mem_outb));
endmodule

module logical_tile_io_mode_io__31(pReset, prog_clk,
     gfpga_pad_GPIO_PAD, io_outpad, ccff_head, io_inpad, ccff_tail);
  input [0:0] pReset, prog_clk, io_outpad, ccff_head;
  output [0:0] io_inpad, ccff_tail;
  inout [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] pReset, prog_clk, io_outpad, ccff_head;
  wire [0:0] io_inpad, ccff_tail;
  wire [0:0] gfpga_pad_GPIO_PAD;
  logical_tile_io_mode_physical__iopad_31
       logical_tile_io_mode_physical__iopad_0(.pReset (pReset),
       .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD (gfpga_pad_GPIO_PAD),
       .iopad_outpad (io_outpad), .ccff_head (ccff_head), .iopad_inpad
       (io_inpad), .ccff_tail (ccff_tail));
endmodule

module grid_io_left(pReset, prog_clk, gfpga_pad_GPIO_PAD,
     right_width_0_height_0_subtile_0__pin_outpad_0_,
     right_width_0_height_0_subtile_1__pin_outpad_0_,
     right_width_0_height_0_subtile_2__pin_outpad_0_,
     right_width_0_height_0_subtile_3__pin_outpad_0_,
     right_width_0_height_0_subtile_4__pin_outpad_0_,
     right_width_0_height_0_subtile_5__pin_outpad_0_,
     right_width_0_height_0_subtile_6__pin_outpad_0_,
     right_width_0_height_0_subtile_7__pin_outpad_0_, ccff_head,
     right_width_0_height_0_subtile_0__pin_inpad_0_,
     right_width_0_height_0_subtile_1__pin_inpad_0_,
     right_width_0_height_0_subtile_2__pin_inpad_0_,
     right_width_0_height_0_subtile_3__pin_inpad_0_,
     right_width_0_height_0_subtile_4__pin_inpad_0_,
     right_width_0_height_0_subtile_5__pin_inpad_0_,
     right_width_0_height_0_subtile_6__pin_inpad_0_,
     right_width_0_height_0_subtile_7__pin_inpad_0_, ccff_tail);
  input [0:0] pReset, prog_clk,
       right_width_0_height_0_subtile_0__pin_outpad_0_,
       right_width_0_height_0_subtile_1__pin_outpad_0_,
       right_width_0_height_0_subtile_2__pin_outpad_0_,
       right_width_0_height_0_subtile_3__pin_outpad_0_,
       right_width_0_height_0_subtile_4__pin_outpad_0_,
       right_width_0_height_0_subtile_5__pin_outpad_0_,
       right_width_0_height_0_subtile_6__pin_outpad_0_,
       right_width_0_height_0_subtile_7__pin_outpad_0_, ccff_head;
  output [0:0] right_width_0_height_0_subtile_0__pin_inpad_0_,
       right_width_0_height_0_subtile_1__pin_inpad_0_,
       right_width_0_height_0_subtile_2__pin_inpad_0_,
       right_width_0_height_0_subtile_3__pin_inpad_0_,
       right_width_0_height_0_subtile_4__pin_inpad_0_,
       right_width_0_height_0_subtile_5__pin_inpad_0_,
       right_width_0_height_0_subtile_6__pin_inpad_0_,
       right_width_0_height_0_subtile_7__pin_inpad_0_, ccff_tail;
  inout [0:7] gfpga_pad_GPIO_PAD;
  wire [0:0] pReset, prog_clk,
       right_width_0_height_0_subtile_0__pin_outpad_0_,
       right_width_0_height_0_subtile_1__pin_outpad_0_,
       right_width_0_height_0_subtile_2__pin_outpad_0_,
       right_width_0_height_0_subtile_3__pin_outpad_0_,
       right_width_0_height_0_subtile_4__pin_outpad_0_,
       right_width_0_height_0_subtile_5__pin_outpad_0_,
       right_width_0_height_0_subtile_6__pin_outpad_0_,
       right_width_0_height_0_subtile_7__pin_outpad_0_, ccff_head;
  wire [0:0] right_width_0_height_0_subtile_0__pin_inpad_0_,
       right_width_0_height_0_subtile_1__pin_inpad_0_,
       right_width_0_height_0_subtile_2__pin_inpad_0_,
       right_width_0_height_0_subtile_3__pin_inpad_0_,
       right_width_0_height_0_subtile_4__pin_inpad_0_,
       right_width_0_height_0_subtile_5__pin_inpad_0_,
       right_width_0_height_0_subtile_6__pin_inpad_0_,
       right_width_0_height_0_subtile_7__pin_inpad_0_, ccff_tail;
  wire [0:7] gfpga_pad_GPIO_PAD;
  wire [0:0] logical_tile_io_mode_io__0_ccff_tail;
  wire [0:0] logical_tile_io_mode_io__1_ccff_tail;
  wire [0:0] logical_tile_io_mode_io__2_ccff_tail;
  wire [0:0] logical_tile_io_mode_io__3_ccff_tail;
  wire [0:0] logical_tile_io_mode_io__4_ccff_tail;
  wire [0:0] logical_tile_io_mode_io__5_ccff_tail;
  wire [0:0] logical_tile_io_mode_io__6_ccff_tail;
  logical_tile_io_mode_io__24 logical_tile_io_mode_io__0(.pReset
       (pReset), .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD
       (gfpga_pad_GPIO_PAD[0]), .io_outpad
       (right_width_0_height_0_subtile_0__pin_outpad_0_), .ccff_head
       (ccff_head), .io_inpad
       (right_width_0_height_0_subtile_0__pin_inpad_0_), .ccff_tail
       (logical_tile_io_mode_io__0_ccff_tail));
  logical_tile_io_mode_io__25 logical_tile_io_mode_io__1(.pReset
       (pReset), .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD
       (gfpga_pad_GPIO_PAD[1]), .io_outpad
       (right_width_0_height_0_subtile_1__pin_outpad_0_), .ccff_head
       (logical_tile_io_mode_io__0_ccff_tail), .io_inpad
       (right_width_0_height_0_subtile_1__pin_inpad_0_), .ccff_tail
       (logical_tile_io_mode_io__1_ccff_tail));
  logical_tile_io_mode_io__26 logical_tile_io_mode_io__2(.pReset
       (pReset), .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD
       (gfpga_pad_GPIO_PAD[2]), .io_outpad
       (right_width_0_height_0_subtile_2__pin_outpad_0_), .ccff_head
       (logical_tile_io_mode_io__1_ccff_tail), .io_inpad
       (right_width_0_height_0_subtile_2__pin_inpad_0_), .ccff_tail
       (logical_tile_io_mode_io__2_ccff_tail));
  logical_tile_io_mode_io__27 logical_tile_io_mode_io__3(.pReset
       (pReset), .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD
       (gfpga_pad_GPIO_PAD[3]), .io_outpad
       (right_width_0_height_0_subtile_3__pin_outpad_0_), .ccff_head
       (logical_tile_io_mode_io__2_ccff_tail), .io_inpad
       (right_width_0_height_0_subtile_3__pin_inpad_0_), .ccff_tail
       (logical_tile_io_mode_io__3_ccff_tail));
  logical_tile_io_mode_io__28 logical_tile_io_mode_io__4(.pReset
       (pReset), .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD
       (gfpga_pad_GPIO_PAD[4]), .io_outpad
       (right_width_0_height_0_subtile_4__pin_outpad_0_), .ccff_head
       (logical_tile_io_mode_io__3_ccff_tail), .io_inpad
       (right_width_0_height_0_subtile_4__pin_inpad_0_), .ccff_tail
       (logical_tile_io_mode_io__4_ccff_tail));
  logical_tile_io_mode_io__29 logical_tile_io_mode_io__5(.pReset
       (pReset), .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD
       (gfpga_pad_GPIO_PAD[5]), .io_outpad
       (right_width_0_height_0_subtile_5__pin_outpad_0_), .ccff_head
       (logical_tile_io_mode_io__4_ccff_tail), .io_inpad
       (right_width_0_height_0_subtile_5__pin_inpad_0_), .ccff_tail
       (logical_tile_io_mode_io__5_ccff_tail));
  logical_tile_io_mode_io__30 logical_tile_io_mode_io__6(.pReset
       (pReset), .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD
       (gfpga_pad_GPIO_PAD[6]), .io_outpad
       (right_width_0_height_0_subtile_6__pin_outpad_0_), .ccff_head
       (logical_tile_io_mode_io__5_ccff_tail), .io_inpad
       (right_width_0_height_0_subtile_6__pin_inpad_0_), .ccff_tail
       (logical_tile_io_mode_io__6_ccff_tail));
  logical_tile_io_mode_io__31 logical_tile_io_mode_io__7(.pReset
       (pReset), .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD
       (gfpga_pad_GPIO_PAD[7]), .io_outpad
       (right_width_0_height_0_subtile_7__pin_outpad_0_), .ccff_head
       (logical_tile_io_mode_io__6_ccff_tail), .io_inpad
       (right_width_0_height_0_subtile_7__pin_inpad_0_), .ccff_tail
       (ccff_tail));
endmodule

module GPIO_8(A, Y, PAD, DIR);
  input A, DIR;
  output Y;
  inout PAD;
  wire A, DIR;
  wire Y;
  wire PAD;
  wire w6088;
  bufif1 g1__2398_tri (Y, PAD, DIR);
  bufif1 g2__5107_tri (PAD, A, w6088);
  not g6410 (w6088, DIR);
endmodule

module GPIO_sky130_fd_sc_hd__dfrbp_1_mem_8(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail, mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail, mem_out, mem_outb;
  wire n_1;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_1));
endmodule

module logical_tile_io_mode_physical__iopad_8(pReset, prog_clk,
     gfpga_pad_GPIO_PAD, iopad_outpad, ccff_head, iopad_inpad,
     ccff_tail);
  input [0:0] pReset, prog_clk, iopad_outpad, ccff_head;
  output [0:0] iopad_inpad, ccff_tail;
  inout [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] pReset, prog_clk, iopad_outpad, ccff_head;
  wire [0:0] iopad_inpad, ccff_tail;
  wire [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] GPIO_sky130_fd_sc_hd__dfrbp_1_mem_undriven_mem_outb;
  wire UNCONNECTED207;
  GPIO_8 GPIO_0_(.A (iopad_outpad), .Y (iopad_inpad), .PAD
       (gfpga_pad_GPIO_PAD), .DIR (ccff_tail));
  GPIO_sky130_fd_sc_hd__dfrbp_1_mem_8
       GPIO_sky130_fd_sc_hd__dfrbp_1_mem(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (ccff_head), .ccff_tail (ccff_tail),
       .mem_out (UNCONNECTED207), .mem_outb
       (GPIO_sky130_fd_sc_hd__dfrbp_1_mem_undriven_mem_outb));
endmodule

module logical_tile_io_mode_io__8(pReset, prog_clk, gfpga_pad_GPIO_PAD,
     io_outpad, ccff_head, io_inpad, ccff_tail);
  input [0:0] pReset, prog_clk, io_outpad, ccff_head;
  output [0:0] io_inpad, ccff_tail;
  inout [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] pReset, prog_clk, io_outpad, ccff_head;
  wire [0:0] io_inpad, ccff_tail;
  wire [0:0] gfpga_pad_GPIO_PAD;
  logical_tile_io_mode_physical__iopad_8
       logical_tile_io_mode_physical__iopad_0(.pReset (pReset),
       .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD (gfpga_pad_GPIO_PAD),
       .iopad_outpad (io_outpad), .ccff_head (ccff_head), .iopad_inpad
       (io_inpad), .ccff_tail (ccff_tail));
endmodule

module GPIO_9(A, Y, PAD, DIR);
  input A, DIR;
  output Y;
  inout PAD;
  wire A, DIR;
  wire Y;
  wire PAD;
  wire w6091;
  bufif1 g1__2398_tri (Y, PAD, DIR);
  bufif1 g2__5107_tri (PAD, A, w6091);
  not g6413 (w6091, DIR);
endmodule

module GPIO_sky130_fd_sc_hd__dfrbp_1_mem_9(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail, mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail, mem_out, mem_outb;
  wire n_1;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_1));
endmodule

module logical_tile_io_mode_physical__iopad_9(pReset, prog_clk,
     gfpga_pad_GPIO_PAD, iopad_outpad, ccff_head, iopad_inpad,
     ccff_tail);
  input [0:0] pReset, prog_clk, iopad_outpad, ccff_head;
  output [0:0] iopad_inpad, ccff_tail;
  inout [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] pReset, prog_clk, iopad_outpad, ccff_head;
  wire [0:0] iopad_inpad, ccff_tail;
  wire [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] GPIO_sky130_fd_sc_hd__dfrbp_1_mem_undriven_mem_outb;
  wire UNCONNECTED208;
  GPIO_9 GPIO_0_(.A (iopad_outpad), .Y (iopad_inpad), .PAD
       (gfpga_pad_GPIO_PAD), .DIR (ccff_tail));
  GPIO_sky130_fd_sc_hd__dfrbp_1_mem_9
       GPIO_sky130_fd_sc_hd__dfrbp_1_mem(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (ccff_head), .ccff_tail (ccff_tail),
       .mem_out (UNCONNECTED208), .mem_outb
       (GPIO_sky130_fd_sc_hd__dfrbp_1_mem_undriven_mem_outb));
endmodule

module logical_tile_io_mode_io__9(pReset, prog_clk, gfpga_pad_GPIO_PAD,
     io_outpad, ccff_head, io_inpad, ccff_tail);
  input [0:0] pReset, prog_clk, io_outpad, ccff_head;
  output [0:0] io_inpad, ccff_tail;
  inout [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] pReset, prog_clk, io_outpad, ccff_head;
  wire [0:0] io_inpad, ccff_tail;
  wire [0:0] gfpga_pad_GPIO_PAD;
  logical_tile_io_mode_physical__iopad_9
       logical_tile_io_mode_physical__iopad_0(.pReset (pReset),
       .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD (gfpga_pad_GPIO_PAD),
       .iopad_outpad (io_outpad), .ccff_head (ccff_head), .iopad_inpad
       (io_inpad), .ccff_tail (ccff_tail));
endmodule

module GPIO_10(A, Y, PAD, DIR);
  input A, DIR;
  output Y;
  inout PAD;
  wire A, DIR;
  wire Y;
  wire PAD;
  wire w6094;
  bufif1 g1__2398_tri (Y, PAD, DIR);
  bufif1 g2__5107_tri (PAD, A, w6094);
  not g6416 (w6094, DIR);
endmodule

module GPIO_sky130_fd_sc_hd__dfrbp_1_mem_10(pReset, prog_clk,
     ccff_head, ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail, mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail, mem_out, mem_outb;
  wire n_1;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_1));
endmodule

module logical_tile_io_mode_physical__iopad_10(pReset, prog_clk,
     gfpga_pad_GPIO_PAD, iopad_outpad, ccff_head, iopad_inpad,
     ccff_tail);
  input [0:0] pReset, prog_clk, iopad_outpad, ccff_head;
  output [0:0] iopad_inpad, ccff_tail;
  inout [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] pReset, prog_clk, iopad_outpad, ccff_head;
  wire [0:0] iopad_inpad, ccff_tail;
  wire [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] GPIO_sky130_fd_sc_hd__dfrbp_1_mem_undriven_mem_outb;
  wire UNCONNECTED209;
  GPIO_10 GPIO_0_(.A (iopad_outpad), .Y (iopad_inpad), .PAD
       (gfpga_pad_GPIO_PAD), .DIR (ccff_tail));
  GPIO_sky130_fd_sc_hd__dfrbp_1_mem_10
       GPIO_sky130_fd_sc_hd__dfrbp_1_mem(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (ccff_head), .ccff_tail (ccff_tail),
       .mem_out (UNCONNECTED209), .mem_outb
       (GPIO_sky130_fd_sc_hd__dfrbp_1_mem_undriven_mem_outb));
endmodule

module logical_tile_io_mode_io__10(pReset, prog_clk,
     gfpga_pad_GPIO_PAD, io_outpad, ccff_head, io_inpad, ccff_tail);
  input [0:0] pReset, prog_clk, io_outpad, ccff_head;
  output [0:0] io_inpad, ccff_tail;
  inout [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] pReset, prog_clk, io_outpad, ccff_head;
  wire [0:0] io_inpad, ccff_tail;
  wire [0:0] gfpga_pad_GPIO_PAD;
  logical_tile_io_mode_physical__iopad_10
       logical_tile_io_mode_physical__iopad_0(.pReset (pReset),
       .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD (gfpga_pad_GPIO_PAD),
       .iopad_outpad (io_outpad), .ccff_head (ccff_head), .iopad_inpad
       (io_inpad), .ccff_tail (ccff_tail));
endmodule

module GPIO_11(A, Y, PAD, DIR);
  input A, DIR;
  output Y;
  inout PAD;
  wire A, DIR;
  wire Y;
  wire PAD;
  wire w6097;
  bufif1 g1__2398_tri (Y, PAD, DIR);
  bufif1 g2__5107_tri (PAD, A, w6097);
  not g6419 (w6097, DIR);
endmodule

module GPIO_sky130_fd_sc_hd__dfrbp_1_mem_11(pReset, prog_clk,
     ccff_head, ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail, mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail, mem_out, mem_outb;
  wire n_1;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_1));
endmodule

module logical_tile_io_mode_physical__iopad_11(pReset, prog_clk,
     gfpga_pad_GPIO_PAD, iopad_outpad, ccff_head, iopad_inpad,
     ccff_tail);
  input [0:0] pReset, prog_clk, iopad_outpad, ccff_head;
  output [0:0] iopad_inpad, ccff_tail;
  inout [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] pReset, prog_clk, iopad_outpad, ccff_head;
  wire [0:0] iopad_inpad, ccff_tail;
  wire [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] GPIO_sky130_fd_sc_hd__dfrbp_1_mem_undriven_mem_outb;
  wire UNCONNECTED210;
  GPIO_11 GPIO_0_(.A (iopad_outpad), .Y (iopad_inpad), .PAD
       (gfpga_pad_GPIO_PAD), .DIR (ccff_tail));
  GPIO_sky130_fd_sc_hd__dfrbp_1_mem_11
       GPIO_sky130_fd_sc_hd__dfrbp_1_mem(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (ccff_head), .ccff_tail (ccff_tail),
       .mem_out (UNCONNECTED210), .mem_outb
       (GPIO_sky130_fd_sc_hd__dfrbp_1_mem_undriven_mem_outb));
endmodule

module logical_tile_io_mode_io__11(pReset, prog_clk,
     gfpga_pad_GPIO_PAD, io_outpad, ccff_head, io_inpad, ccff_tail);
  input [0:0] pReset, prog_clk, io_outpad, ccff_head;
  output [0:0] io_inpad, ccff_tail;
  inout [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] pReset, prog_clk, io_outpad, ccff_head;
  wire [0:0] io_inpad, ccff_tail;
  wire [0:0] gfpga_pad_GPIO_PAD;
  logical_tile_io_mode_physical__iopad_11
       logical_tile_io_mode_physical__iopad_0(.pReset (pReset),
       .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD (gfpga_pad_GPIO_PAD),
       .iopad_outpad (io_outpad), .ccff_head (ccff_head), .iopad_inpad
       (io_inpad), .ccff_tail (ccff_tail));
endmodule

module GPIO_12(A, Y, PAD, DIR);
  input A, DIR;
  output Y;
  inout PAD;
  wire A, DIR;
  wire Y;
  wire PAD;
  wire w6100;
  bufif1 g1__2398_tri (Y, PAD, DIR);
  bufif1 g2__5107_tri (PAD, A, w6100);
  not g6422 (w6100, DIR);
endmodule

module GPIO_sky130_fd_sc_hd__dfrbp_1_mem_12(pReset, prog_clk,
     ccff_head, ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail, mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail, mem_out, mem_outb;
  wire n_1;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_1));
endmodule

module logical_tile_io_mode_physical__iopad_12(pReset, prog_clk,
     gfpga_pad_GPIO_PAD, iopad_outpad, ccff_head, iopad_inpad,
     ccff_tail);
  input [0:0] pReset, prog_clk, iopad_outpad, ccff_head;
  output [0:0] iopad_inpad, ccff_tail;
  inout [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] pReset, prog_clk, iopad_outpad, ccff_head;
  wire [0:0] iopad_inpad, ccff_tail;
  wire [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] GPIO_sky130_fd_sc_hd__dfrbp_1_mem_undriven_mem_outb;
  wire UNCONNECTED211;
  GPIO_12 GPIO_0_(.A (iopad_outpad), .Y (iopad_inpad), .PAD
       (gfpga_pad_GPIO_PAD), .DIR (ccff_tail));
  GPIO_sky130_fd_sc_hd__dfrbp_1_mem_12
       GPIO_sky130_fd_sc_hd__dfrbp_1_mem(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (ccff_head), .ccff_tail (ccff_tail),
       .mem_out (UNCONNECTED211), .mem_outb
       (GPIO_sky130_fd_sc_hd__dfrbp_1_mem_undriven_mem_outb));
endmodule

module logical_tile_io_mode_io__12(pReset, prog_clk,
     gfpga_pad_GPIO_PAD, io_outpad, ccff_head, io_inpad, ccff_tail);
  input [0:0] pReset, prog_clk, io_outpad, ccff_head;
  output [0:0] io_inpad, ccff_tail;
  inout [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] pReset, prog_clk, io_outpad, ccff_head;
  wire [0:0] io_inpad, ccff_tail;
  wire [0:0] gfpga_pad_GPIO_PAD;
  logical_tile_io_mode_physical__iopad_12
       logical_tile_io_mode_physical__iopad_0(.pReset (pReset),
       .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD (gfpga_pad_GPIO_PAD),
       .iopad_outpad (io_outpad), .ccff_head (ccff_head), .iopad_inpad
       (io_inpad), .ccff_tail (ccff_tail));
endmodule

module GPIO_13(A, Y, PAD, DIR);
  input A, DIR;
  output Y;
  inout PAD;
  wire A, DIR;
  wire Y;
  wire PAD;
  wire w6103;
  bufif1 g1__2398_tri (Y, PAD, DIR);
  bufif1 g2__5107_tri (PAD, A, w6103);
  not g6425 (w6103, DIR);
endmodule

module GPIO_sky130_fd_sc_hd__dfrbp_1_mem_13(pReset, prog_clk,
     ccff_head, ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail, mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail, mem_out, mem_outb;
  wire n_1;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_1));
endmodule

module logical_tile_io_mode_physical__iopad_13(pReset, prog_clk,
     gfpga_pad_GPIO_PAD, iopad_outpad, ccff_head, iopad_inpad,
     ccff_tail);
  input [0:0] pReset, prog_clk, iopad_outpad, ccff_head;
  output [0:0] iopad_inpad, ccff_tail;
  inout [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] pReset, prog_clk, iopad_outpad, ccff_head;
  wire [0:0] iopad_inpad, ccff_tail;
  wire [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] GPIO_sky130_fd_sc_hd__dfrbp_1_mem_undriven_mem_outb;
  wire UNCONNECTED212;
  GPIO_13 GPIO_0_(.A (iopad_outpad), .Y (iopad_inpad), .PAD
       (gfpga_pad_GPIO_PAD), .DIR (ccff_tail));
  GPIO_sky130_fd_sc_hd__dfrbp_1_mem_13
       GPIO_sky130_fd_sc_hd__dfrbp_1_mem(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (ccff_head), .ccff_tail (ccff_tail),
       .mem_out (UNCONNECTED212), .mem_outb
       (GPIO_sky130_fd_sc_hd__dfrbp_1_mem_undriven_mem_outb));
endmodule

module logical_tile_io_mode_io__13(pReset, prog_clk,
     gfpga_pad_GPIO_PAD, io_outpad, ccff_head, io_inpad, ccff_tail);
  input [0:0] pReset, prog_clk, io_outpad, ccff_head;
  output [0:0] io_inpad, ccff_tail;
  inout [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] pReset, prog_clk, io_outpad, ccff_head;
  wire [0:0] io_inpad, ccff_tail;
  wire [0:0] gfpga_pad_GPIO_PAD;
  logical_tile_io_mode_physical__iopad_13
       logical_tile_io_mode_physical__iopad_0(.pReset (pReset),
       .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD (gfpga_pad_GPIO_PAD),
       .iopad_outpad (io_outpad), .ccff_head (ccff_head), .iopad_inpad
       (io_inpad), .ccff_tail (ccff_tail));
endmodule

module GPIO_14(A, Y, PAD, DIR);
  input A, DIR;
  output Y;
  inout PAD;
  wire A, DIR;
  wire Y;
  wire PAD;
  wire w6106;
  bufif1 g1__2398_tri (Y, PAD, DIR);
  bufif1 g2__5107_tri (PAD, A, w6106);
  not g6428 (w6106, DIR);
endmodule

module GPIO_sky130_fd_sc_hd__dfrbp_1_mem_14(pReset, prog_clk,
     ccff_head, ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail, mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail, mem_out, mem_outb;
  wire n_1;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_1));
endmodule

module logical_tile_io_mode_physical__iopad_14(pReset, prog_clk,
     gfpga_pad_GPIO_PAD, iopad_outpad, ccff_head, iopad_inpad,
     ccff_tail);
  input [0:0] pReset, prog_clk, iopad_outpad, ccff_head;
  output [0:0] iopad_inpad, ccff_tail;
  inout [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] pReset, prog_clk, iopad_outpad, ccff_head;
  wire [0:0] iopad_inpad, ccff_tail;
  wire [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] GPIO_sky130_fd_sc_hd__dfrbp_1_mem_undriven_mem_outb;
  wire UNCONNECTED213;
  GPIO_14 GPIO_0_(.A (iopad_outpad), .Y (iopad_inpad), .PAD
       (gfpga_pad_GPIO_PAD), .DIR (ccff_tail));
  GPIO_sky130_fd_sc_hd__dfrbp_1_mem_14
       GPIO_sky130_fd_sc_hd__dfrbp_1_mem(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (ccff_head), .ccff_tail (ccff_tail),
       .mem_out (UNCONNECTED213), .mem_outb
       (GPIO_sky130_fd_sc_hd__dfrbp_1_mem_undriven_mem_outb));
endmodule

module logical_tile_io_mode_io__14(pReset, prog_clk,
     gfpga_pad_GPIO_PAD, io_outpad, ccff_head, io_inpad, ccff_tail);
  input [0:0] pReset, prog_clk, io_outpad, ccff_head;
  output [0:0] io_inpad, ccff_tail;
  inout [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] pReset, prog_clk, io_outpad, ccff_head;
  wire [0:0] io_inpad, ccff_tail;
  wire [0:0] gfpga_pad_GPIO_PAD;
  logical_tile_io_mode_physical__iopad_14
       logical_tile_io_mode_physical__iopad_0(.pReset (pReset),
       .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD (gfpga_pad_GPIO_PAD),
       .iopad_outpad (io_outpad), .ccff_head (ccff_head), .iopad_inpad
       (io_inpad), .ccff_tail (ccff_tail));
endmodule

module GPIO_15(A, Y, PAD, DIR);
  input A, DIR;
  output Y;
  inout PAD;
  wire A, DIR;
  wire Y;
  wire PAD;
  wire w6109;
  bufif1 g1__2398_tri (Y, PAD, DIR);
  bufif1 g2__5107_tri (PAD, A, w6109);
  not g6431 (w6109, DIR);
endmodule

module GPIO_sky130_fd_sc_hd__dfrbp_1_mem_15(pReset, prog_clk,
     ccff_head, ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail, mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail, mem_out, mem_outb;
  wire n_1;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_1));
endmodule

module logical_tile_io_mode_physical__iopad_15(pReset, prog_clk,
     gfpga_pad_GPIO_PAD, iopad_outpad, ccff_head, iopad_inpad,
     ccff_tail);
  input [0:0] pReset, prog_clk, iopad_outpad, ccff_head;
  output [0:0] iopad_inpad, ccff_tail;
  inout [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] pReset, prog_clk, iopad_outpad, ccff_head;
  wire [0:0] iopad_inpad, ccff_tail;
  wire [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] GPIO_sky130_fd_sc_hd__dfrbp_1_mem_undriven_mem_outb;
  wire UNCONNECTED214;
  GPIO_15 GPIO_0_(.A (iopad_outpad), .Y (iopad_inpad), .PAD
       (gfpga_pad_GPIO_PAD), .DIR (ccff_tail));
  GPIO_sky130_fd_sc_hd__dfrbp_1_mem_15
       GPIO_sky130_fd_sc_hd__dfrbp_1_mem(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (ccff_head), .ccff_tail (ccff_tail),
       .mem_out (UNCONNECTED214), .mem_outb
       (GPIO_sky130_fd_sc_hd__dfrbp_1_mem_undriven_mem_outb));
endmodule

module logical_tile_io_mode_io__15(pReset, prog_clk,
     gfpga_pad_GPIO_PAD, io_outpad, ccff_head, io_inpad, ccff_tail);
  input [0:0] pReset, prog_clk, io_outpad, ccff_head;
  output [0:0] io_inpad, ccff_tail;
  inout [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] pReset, prog_clk, io_outpad, ccff_head;
  wire [0:0] io_inpad, ccff_tail;
  wire [0:0] gfpga_pad_GPIO_PAD;
  logical_tile_io_mode_physical__iopad_15
       logical_tile_io_mode_physical__iopad_0(.pReset (pReset),
       .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD (gfpga_pad_GPIO_PAD),
       .iopad_outpad (io_outpad), .ccff_head (ccff_head), .iopad_inpad
       (io_inpad), .ccff_tail (ccff_tail));
endmodule

module grid_io_right(pReset, prog_clk, gfpga_pad_GPIO_PAD,
     left_width_0_height_0_subtile_0__pin_outpad_0_,
     left_width_0_height_0_subtile_1__pin_outpad_0_,
     left_width_0_height_0_subtile_2__pin_outpad_0_,
     left_width_0_height_0_subtile_3__pin_outpad_0_,
     left_width_0_height_0_subtile_4__pin_outpad_0_,
     left_width_0_height_0_subtile_5__pin_outpad_0_,
     left_width_0_height_0_subtile_6__pin_outpad_0_,
     left_width_0_height_0_subtile_7__pin_outpad_0_, ccff_head,
     left_width_0_height_0_subtile_0__pin_inpad_0_,
     left_width_0_height_0_subtile_1__pin_inpad_0_,
     left_width_0_height_0_subtile_2__pin_inpad_0_,
     left_width_0_height_0_subtile_3__pin_inpad_0_,
     left_width_0_height_0_subtile_4__pin_inpad_0_,
     left_width_0_height_0_subtile_5__pin_inpad_0_,
     left_width_0_height_0_subtile_6__pin_inpad_0_,
     left_width_0_height_0_subtile_7__pin_inpad_0_, ccff_tail);
  input [0:0] pReset, prog_clk,
       left_width_0_height_0_subtile_0__pin_outpad_0_,
       left_width_0_height_0_subtile_1__pin_outpad_0_,
       left_width_0_height_0_subtile_2__pin_outpad_0_,
       left_width_0_height_0_subtile_3__pin_outpad_0_,
       left_width_0_height_0_subtile_4__pin_outpad_0_,
       left_width_0_height_0_subtile_5__pin_outpad_0_,
       left_width_0_height_0_subtile_6__pin_outpad_0_,
       left_width_0_height_0_subtile_7__pin_outpad_0_, ccff_head;
  output [0:0] left_width_0_height_0_subtile_0__pin_inpad_0_,
       left_width_0_height_0_subtile_1__pin_inpad_0_,
       left_width_0_height_0_subtile_2__pin_inpad_0_,
       left_width_0_height_0_subtile_3__pin_inpad_0_,
       left_width_0_height_0_subtile_4__pin_inpad_0_,
       left_width_0_height_0_subtile_5__pin_inpad_0_,
       left_width_0_height_0_subtile_6__pin_inpad_0_,
       left_width_0_height_0_subtile_7__pin_inpad_0_, ccff_tail;
  inout [0:7] gfpga_pad_GPIO_PAD;
  wire [0:0] pReset, prog_clk,
       left_width_0_height_0_subtile_0__pin_outpad_0_,
       left_width_0_height_0_subtile_1__pin_outpad_0_,
       left_width_0_height_0_subtile_2__pin_outpad_0_,
       left_width_0_height_0_subtile_3__pin_outpad_0_,
       left_width_0_height_0_subtile_4__pin_outpad_0_,
       left_width_0_height_0_subtile_5__pin_outpad_0_,
       left_width_0_height_0_subtile_6__pin_outpad_0_,
       left_width_0_height_0_subtile_7__pin_outpad_0_, ccff_head;
  wire [0:0] left_width_0_height_0_subtile_0__pin_inpad_0_,
       left_width_0_height_0_subtile_1__pin_inpad_0_,
       left_width_0_height_0_subtile_2__pin_inpad_0_,
       left_width_0_height_0_subtile_3__pin_inpad_0_,
       left_width_0_height_0_subtile_4__pin_inpad_0_,
       left_width_0_height_0_subtile_5__pin_inpad_0_,
       left_width_0_height_0_subtile_6__pin_inpad_0_,
       left_width_0_height_0_subtile_7__pin_inpad_0_, ccff_tail;
  wire [0:7] gfpga_pad_GPIO_PAD;
  wire [0:0] logical_tile_io_mode_io__0_ccff_tail;
  wire [0:0] logical_tile_io_mode_io__1_ccff_tail;
  wire [0:0] logical_tile_io_mode_io__2_ccff_tail;
  wire [0:0] logical_tile_io_mode_io__3_ccff_tail;
  wire [0:0] logical_tile_io_mode_io__4_ccff_tail;
  wire [0:0] logical_tile_io_mode_io__5_ccff_tail;
  wire [0:0] logical_tile_io_mode_io__6_ccff_tail;
  logical_tile_io_mode_io__8 logical_tile_io_mode_io__0(.pReset
       (pReset), .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD
       (gfpga_pad_GPIO_PAD[0]), .io_outpad
       (left_width_0_height_0_subtile_0__pin_outpad_0_), .ccff_head
       (ccff_head), .io_inpad
       (left_width_0_height_0_subtile_0__pin_inpad_0_), .ccff_tail
       (logical_tile_io_mode_io__0_ccff_tail));
  logical_tile_io_mode_io__9 logical_tile_io_mode_io__1(.pReset
       (pReset), .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD
       (gfpga_pad_GPIO_PAD[1]), .io_outpad
       (left_width_0_height_0_subtile_1__pin_outpad_0_), .ccff_head
       (logical_tile_io_mode_io__0_ccff_tail), .io_inpad
       (left_width_0_height_0_subtile_1__pin_inpad_0_), .ccff_tail
       (logical_tile_io_mode_io__1_ccff_tail));
  logical_tile_io_mode_io__10 logical_tile_io_mode_io__2(.pReset
       (pReset), .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD
       (gfpga_pad_GPIO_PAD[2]), .io_outpad
       (left_width_0_height_0_subtile_2__pin_outpad_0_), .ccff_head
       (logical_tile_io_mode_io__1_ccff_tail), .io_inpad
       (left_width_0_height_0_subtile_2__pin_inpad_0_), .ccff_tail
       (logical_tile_io_mode_io__2_ccff_tail));
  logical_tile_io_mode_io__11 logical_tile_io_mode_io__3(.pReset
       (pReset), .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD
       (gfpga_pad_GPIO_PAD[3]), .io_outpad
       (left_width_0_height_0_subtile_3__pin_outpad_0_), .ccff_head
       (logical_tile_io_mode_io__2_ccff_tail), .io_inpad
       (left_width_0_height_0_subtile_3__pin_inpad_0_), .ccff_tail
       (logical_tile_io_mode_io__3_ccff_tail));
  logical_tile_io_mode_io__12 logical_tile_io_mode_io__4(.pReset
       (pReset), .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD
       (gfpga_pad_GPIO_PAD[4]), .io_outpad
       (left_width_0_height_0_subtile_4__pin_outpad_0_), .ccff_head
       (logical_tile_io_mode_io__3_ccff_tail), .io_inpad
       (left_width_0_height_0_subtile_4__pin_inpad_0_), .ccff_tail
       (logical_tile_io_mode_io__4_ccff_tail));
  logical_tile_io_mode_io__13 logical_tile_io_mode_io__5(.pReset
       (pReset), .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD
       (gfpga_pad_GPIO_PAD[5]), .io_outpad
       (left_width_0_height_0_subtile_5__pin_outpad_0_), .ccff_head
       (logical_tile_io_mode_io__4_ccff_tail), .io_inpad
       (left_width_0_height_0_subtile_5__pin_inpad_0_), .ccff_tail
       (logical_tile_io_mode_io__5_ccff_tail));
  logical_tile_io_mode_io__14 logical_tile_io_mode_io__6(.pReset
       (pReset), .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD
       (gfpga_pad_GPIO_PAD[6]), .io_outpad
       (left_width_0_height_0_subtile_6__pin_outpad_0_), .ccff_head
       (logical_tile_io_mode_io__5_ccff_tail), .io_inpad
       (left_width_0_height_0_subtile_6__pin_inpad_0_), .ccff_tail
       (logical_tile_io_mode_io__6_ccff_tail));
  logical_tile_io_mode_io__15 logical_tile_io_mode_io__7(.pReset
       (pReset), .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD
       (gfpga_pad_GPIO_PAD[7]), .io_outpad
       (left_width_0_height_0_subtile_7__pin_outpad_0_), .ccff_head
       (logical_tile_io_mode_io__6_ccff_tail), .io_inpad
       (left_width_0_height_0_subtile_7__pin_inpad_0_), .ccff_tail
       (ccff_tail));
endmodule

module GPIO(A, Y, PAD, DIR);
  input A, DIR;
  output Y;
  inout PAD;
  wire A, DIR;
  wire Y;
  wire PAD;
  wire w6112;
  bufif1 g1__2398_tri (Y, PAD, DIR);
  bufif1 g2__5107_tri (PAD, A, w6112);
  not g6434 (w6112, DIR);
endmodule

module GPIO_sky130_fd_sc_hd__dfrbp_1_mem(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail, mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail, mem_out, mem_outb;
  wire n_1;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_1));
endmodule

module logical_tile_io_mode_physical__iopad(pReset, prog_clk,
     gfpga_pad_GPIO_PAD, iopad_outpad, ccff_head, iopad_inpad,
     ccff_tail);
  input [0:0] pReset, prog_clk, iopad_outpad, ccff_head;
  output [0:0] iopad_inpad, ccff_tail;
  inout [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] pReset, prog_clk, iopad_outpad, ccff_head;
  wire [0:0] iopad_inpad, ccff_tail;
  wire [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] GPIO_sky130_fd_sc_hd__dfrbp_1_mem_undriven_mem_outb;
  wire UNCONNECTED215;
  GPIO GPIO_0_(.A (iopad_outpad), .Y (iopad_inpad), .PAD
       (gfpga_pad_GPIO_PAD), .DIR (ccff_tail));
  GPIO_sky130_fd_sc_hd__dfrbp_1_mem
       GPIO_sky130_fd_sc_hd__dfrbp_1_mem(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (ccff_head), .ccff_tail (ccff_tail),
       .mem_out (UNCONNECTED215), .mem_outb
       (GPIO_sky130_fd_sc_hd__dfrbp_1_mem_undriven_mem_outb));
endmodule

module logical_tile_io_mode_io_(pReset, prog_clk, gfpga_pad_GPIO_PAD,
     io_outpad, ccff_head, io_inpad, ccff_tail);
  input [0:0] pReset, prog_clk, io_outpad, ccff_head;
  output [0:0] io_inpad, ccff_tail;
  inout [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] pReset, prog_clk, io_outpad, ccff_head;
  wire [0:0] io_inpad, ccff_tail;
  wire [0:0] gfpga_pad_GPIO_PAD;
  logical_tile_io_mode_physical__iopad
       logical_tile_io_mode_physical__iopad_0(.pReset (pReset),
       .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD (gfpga_pad_GPIO_PAD),
       .iopad_outpad (io_outpad), .ccff_head (ccff_head), .iopad_inpad
       (io_inpad), .ccff_tail (ccff_tail));
endmodule

module GPIO_1(A, Y, PAD, DIR);
  input A, DIR;
  output Y;
  inout PAD;
  wire A, DIR;
  wire Y;
  wire PAD;
  wire w6115;
  bufif1 g1__2398_tri (Y, PAD, DIR);
  bufif1 g2__5107_tri (PAD, A, w6115);
  not g6437 (w6115, DIR);
endmodule

module GPIO_sky130_fd_sc_hd__dfrbp_1_mem_1(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail, mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail, mem_out, mem_outb;
  wire n_1;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_1));
endmodule

module logical_tile_io_mode_physical__iopad_1(pReset, prog_clk,
     gfpga_pad_GPIO_PAD, iopad_outpad, ccff_head, iopad_inpad,
     ccff_tail);
  input [0:0] pReset, prog_clk, iopad_outpad, ccff_head;
  output [0:0] iopad_inpad, ccff_tail;
  inout [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] pReset, prog_clk, iopad_outpad, ccff_head;
  wire [0:0] iopad_inpad, ccff_tail;
  wire [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] GPIO_sky130_fd_sc_hd__dfrbp_1_mem_undriven_mem_outb;
  wire UNCONNECTED216;
  GPIO_1 GPIO_0_(.A (iopad_outpad), .Y (iopad_inpad), .PAD
       (gfpga_pad_GPIO_PAD), .DIR (ccff_tail));
  GPIO_sky130_fd_sc_hd__dfrbp_1_mem_1
       GPIO_sky130_fd_sc_hd__dfrbp_1_mem(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (ccff_head), .ccff_tail (ccff_tail),
       .mem_out (UNCONNECTED216), .mem_outb
       (GPIO_sky130_fd_sc_hd__dfrbp_1_mem_undriven_mem_outb));
endmodule

module logical_tile_io_mode_io__1(pReset, prog_clk, gfpga_pad_GPIO_PAD,
     io_outpad, ccff_head, io_inpad, ccff_tail);
  input [0:0] pReset, prog_clk, io_outpad, ccff_head;
  output [0:0] io_inpad, ccff_tail;
  inout [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] pReset, prog_clk, io_outpad, ccff_head;
  wire [0:0] io_inpad, ccff_tail;
  wire [0:0] gfpga_pad_GPIO_PAD;
  logical_tile_io_mode_physical__iopad_1
       logical_tile_io_mode_physical__iopad_0(.pReset (pReset),
       .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD (gfpga_pad_GPIO_PAD),
       .iopad_outpad (io_outpad), .ccff_head (ccff_head), .iopad_inpad
       (io_inpad), .ccff_tail (ccff_tail));
endmodule

module GPIO_2(A, Y, PAD, DIR);
  input A, DIR;
  output Y;
  inout PAD;
  wire A, DIR;
  wire Y;
  wire PAD;
  wire w6118;
  bufif1 g1__2398_tri (Y, PAD, DIR);
  bufif1 g2__5107_tri (PAD, A, w6118);
  not g6440 (w6118, DIR);
endmodule

module GPIO_sky130_fd_sc_hd__dfrbp_1_mem_2(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail, mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail, mem_out, mem_outb;
  wire n_1;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_1));
endmodule

module logical_tile_io_mode_physical__iopad_2(pReset, prog_clk,
     gfpga_pad_GPIO_PAD, iopad_outpad, ccff_head, iopad_inpad,
     ccff_tail);
  input [0:0] pReset, prog_clk, iopad_outpad, ccff_head;
  output [0:0] iopad_inpad, ccff_tail;
  inout [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] pReset, prog_clk, iopad_outpad, ccff_head;
  wire [0:0] iopad_inpad, ccff_tail;
  wire [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] GPIO_sky130_fd_sc_hd__dfrbp_1_mem_undriven_mem_outb;
  wire UNCONNECTED217;
  GPIO_2 GPIO_0_(.A (iopad_outpad), .Y (iopad_inpad), .PAD
       (gfpga_pad_GPIO_PAD), .DIR (ccff_tail));
  GPIO_sky130_fd_sc_hd__dfrbp_1_mem_2
       GPIO_sky130_fd_sc_hd__dfrbp_1_mem(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (ccff_head), .ccff_tail (ccff_tail),
       .mem_out (UNCONNECTED217), .mem_outb
       (GPIO_sky130_fd_sc_hd__dfrbp_1_mem_undriven_mem_outb));
endmodule

module logical_tile_io_mode_io__2(pReset, prog_clk, gfpga_pad_GPIO_PAD,
     io_outpad, ccff_head, io_inpad, ccff_tail);
  input [0:0] pReset, prog_clk, io_outpad, ccff_head;
  output [0:0] io_inpad, ccff_tail;
  inout [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] pReset, prog_clk, io_outpad, ccff_head;
  wire [0:0] io_inpad, ccff_tail;
  wire [0:0] gfpga_pad_GPIO_PAD;
  logical_tile_io_mode_physical__iopad_2
       logical_tile_io_mode_physical__iopad_0(.pReset (pReset),
       .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD (gfpga_pad_GPIO_PAD),
       .iopad_outpad (io_outpad), .ccff_head (ccff_head), .iopad_inpad
       (io_inpad), .ccff_tail (ccff_tail));
endmodule

module GPIO_3(A, Y, PAD, DIR);
  input A, DIR;
  output Y;
  inout PAD;
  wire A, DIR;
  wire Y;
  wire PAD;
  wire w6121;
  bufif1 g1__2398_tri (Y, PAD, DIR);
  bufif1 g2__5107_tri (PAD, A, w6121);
  not g6443 (w6121, DIR);
endmodule

module GPIO_sky130_fd_sc_hd__dfrbp_1_mem_3(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail, mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail, mem_out, mem_outb;
  wire n_1;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_1));
endmodule

module logical_tile_io_mode_physical__iopad_3(pReset, prog_clk,
     gfpga_pad_GPIO_PAD, iopad_outpad, ccff_head, iopad_inpad,
     ccff_tail);
  input [0:0] pReset, prog_clk, iopad_outpad, ccff_head;
  output [0:0] iopad_inpad, ccff_tail;
  inout [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] pReset, prog_clk, iopad_outpad, ccff_head;
  wire [0:0] iopad_inpad, ccff_tail;
  wire [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] GPIO_sky130_fd_sc_hd__dfrbp_1_mem_undriven_mem_outb;
  wire UNCONNECTED218;
  GPIO_3 GPIO_0_(.A (iopad_outpad), .Y (iopad_inpad), .PAD
       (gfpga_pad_GPIO_PAD), .DIR (ccff_tail));
  GPIO_sky130_fd_sc_hd__dfrbp_1_mem_3
       GPIO_sky130_fd_sc_hd__dfrbp_1_mem(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (ccff_head), .ccff_tail (ccff_tail),
       .mem_out (UNCONNECTED218), .mem_outb
       (GPIO_sky130_fd_sc_hd__dfrbp_1_mem_undriven_mem_outb));
endmodule

module logical_tile_io_mode_io__3(pReset, prog_clk, gfpga_pad_GPIO_PAD,
     io_outpad, ccff_head, io_inpad, ccff_tail);
  input [0:0] pReset, prog_clk, io_outpad, ccff_head;
  output [0:0] io_inpad, ccff_tail;
  inout [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] pReset, prog_clk, io_outpad, ccff_head;
  wire [0:0] io_inpad, ccff_tail;
  wire [0:0] gfpga_pad_GPIO_PAD;
  logical_tile_io_mode_physical__iopad_3
       logical_tile_io_mode_physical__iopad_0(.pReset (pReset),
       .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD (gfpga_pad_GPIO_PAD),
       .iopad_outpad (io_outpad), .ccff_head (ccff_head), .iopad_inpad
       (io_inpad), .ccff_tail (ccff_tail));
endmodule

module GPIO_4(A, Y, PAD, DIR);
  input A, DIR;
  output Y;
  inout PAD;
  wire A, DIR;
  wire Y;
  wire PAD;
  wire w6124;
  bufif1 g1__2398_tri (Y, PAD, DIR);
  bufif1 g2__5107_tri (PAD, A, w6124);
  not g6446 (w6124, DIR);
endmodule

module GPIO_sky130_fd_sc_hd__dfrbp_1_mem_4(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail, mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail, mem_out, mem_outb;
  wire n_1;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_1));
endmodule

module logical_tile_io_mode_physical__iopad_4(pReset, prog_clk,
     gfpga_pad_GPIO_PAD, iopad_outpad, ccff_head, iopad_inpad,
     ccff_tail);
  input [0:0] pReset, prog_clk, iopad_outpad, ccff_head;
  output [0:0] iopad_inpad, ccff_tail;
  inout [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] pReset, prog_clk, iopad_outpad, ccff_head;
  wire [0:0] iopad_inpad, ccff_tail;
  wire [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] GPIO_sky130_fd_sc_hd__dfrbp_1_mem_undriven_mem_outb;
  wire UNCONNECTED219;
  GPIO_4 GPIO_0_(.A (iopad_outpad), .Y (iopad_inpad), .PAD
       (gfpga_pad_GPIO_PAD), .DIR (ccff_tail));
  GPIO_sky130_fd_sc_hd__dfrbp_1_mem_4
       GPIO_sky130_fd_sc_hd__dfrbp_1_mem(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (ccff_head), .ccff_tail (ccff_tail),
       .mem_out (UNCONNECTED219), .mem_outb
       (GPIO_sky130_fd_sc_hd__dfrbp_1_mem_undriven_mem_outb));
endmodule

module logical_tile_io_mode_io__4(pReset, prog_clk, gfpga_pad_GPIO_PAD,
     io_outpad, ccff_head, io_inpad, ccff_tail);
  input [0:0] pReset, prog_clk, io_outpad, ccff_head;
  output [0:0] io_inpad, ccff_tail;
  inout [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] pReset, prog_clk, io_outpad, ccff_head;
  wire [0:0] io_inpad, ccff_tail;
  wire [0:0] gfpga_pad_GPIO_PAD;
  logical_tile_io_mode_physical__iopad_4
       logical_tile_io_mode_physical__iopad_0(.pReset (pReset),
       .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD (gfpga_pad_GPIO_PAD),
       .iopad_outpad (io_outpad), .ccff_head (ccff_head), .iopad_inpad
       (io_inpad), .ccff_tail (ccff_tail));
endmodule

module GPIO_5(A, Y, PAD, DIR);
  input A, DIR;
  output Y;
  inout PAD;
  wire A, DIR;
  wire Y;
  wire PAD;
  wire w6127;
  bufif1 g1__2398_tri (Y, PAD, DIR);
  bufif1 g2__5107_tri (PAD, A, w6127);
  not g6449 (w6127, DIR);
endmodule

module GPIO_sky130_fd_sc_hd__dfrbp_1_mem_5(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail, mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail, mem_out, mem_outb;
  wire n_1;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_1));
endmodule

module logical_tile_io_mode_physical__iopad_5(pReset, prog_clk,
     gfpga_pad_GPIO_PAD, iopad_outpad, ccff_head, iopad_inpad,
     ccff_tail);
  input [0:0] pReset, prog_clk, iopad_outpad, ccff_head;
  output [0:0] iopad_inpad, ccff_tail;
  inout [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] pReset, prog_clk, iopad_outpad, ccff_head;
  wire [0:0] iopad_inpad, ccff_tail;
  wire [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] GPIO_sky130_fd_sc_hd__dfrbp_1_mem_undriven_mem_outb;
  wire UNCONNECTED220;
  GPIO_5 GPIO_0_(.A (iopad_outpad), .Y (iopad_inpad), .PAD
       (gfpga_pad_GPIO_PAD), .DIR (ccff_tail));
  GPIO_sky130_fd_sc_hd__dfrbp_1_mem_5
       GPIO_sky130_fd_sc_hd__dfrbp_1_mem(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (ccff_head), .ccff_tail (ccff_tail),
       .mem_out (UNCONNECTED220), .mem_outb
       (GPIO_sky130_fd_sc_hd__dfrbp_1_mem_undriven_mem_outb));
endmodule

module logical_tile_io_mode_io__5(pReset, prog_clk, gfpga_pad_GPIO_PAD,
     io_outpad, ccff_head, io_inpad, ccff_tail);
  input [0:0] pReset, prog_clk, io_outpad, ccff_head;
  output [0:0] io_inpad, ccff_tail;
  inout [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] pReset, prog_clk, io_outpad, ccff_head;
  wire [0:0] io_inpad, ccff_tail;
  wire [0:0] gfpga_pad_GPIO_PAD;
  logical_tile_io_mode_physical__iopad_5
       logical_tile_io_mode_physical__iopad_0(.pReset (pReset),
       .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD (gfpga_pad_GPIO_PAD),
       .iopad_outpad (io_outpad), .ccff_head (ccff_head), .iopad_inpad
       (io_inpad), .ccff_tail (ccff_tail));
endmodule

module GPIO_6(A, Y, PAD, DIR);
  input A, DIR;
  output Y;
  inout PAD;
  wire A, DIR;
  wire Y;
  wire PAD;
  wire w6130;
  bufif1 g1__2398_tri (Y, PAD, DIR);
  bufif1 g2__5107_tri (PAD, A, w6130);
  not g6452 (w6130, DIR);
endmodule

module GPIO_sky130_fd_sc_hd__dfrbp_1_mem_6(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail, mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail, mem_out, mem_outb;
  wire n_1;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_1));
endmodule

module logical_tile_io_mode_physical__iopad_6(pReset, prog_clk,
     gfpga_pad_GPIO_PAD, iopad_outpad, ccff_head, iopad_inpad,
     ccff_tail);
  input [0:0] pReset, prog_clk, iopad_outpad, ccff_head;
  output [0:0] iopad_inpad, ccff_tail;
  inout [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] pReset, prog_clk, iopad_outpad, ccff_head;
  wire [0:0] iopad_inpad, ccff_tail;
  wire [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] GPIO_sky130_fd_sc_hd__dfrbp_1_mem_undriven_mem_outb;
  wire UNCONNECTED221;
  GPIO_6 GPIO_0_(.A (iopad_outpad), .Y (iopad_inpad), .PAD
       (gfpga_pad_GPIO_PAD), .DIR (ccff_tail));
  GPIO_sky130_fd_sc_hd__dfrbp_1_mem_6
       GPIO_sky130_fd_sc_hd__dfrbp_1_mem(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (ccff_head), .ccff_tail (ccff_tail),
       .mem_out (UNCONNECTED221), .mem_outb
       (GPIO_sky130_fd_sc_hd__dfrbp_1_mem_undriven_mem_outb));
endmodule

module logical_tile_io_mode_io__6(pReset, prog_clk, gfpga_pad_GPIO_PAD,
     io_outpad, ccff_head, io_inpad, ccff_tail);
  input [0:0] pReset, prog_clk, io_outpad, ccff_head;
  output [0:0] io_inpad, ccff_tail;
  inout [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] pReset, prog_clk, io_outpad, ccff_head;
  wire [0:0] io_inpad, ccff_tail;
  wire [0:0] gfpga_pad_GPIO_PAD;
  logical_tile_io_mode_physical__iopad_6
       logical_tile_io_mode_physical__iopad_0(.pReset (pReset),
       .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD (gfpga_pad_GPIO_PAD),
       .iopad_outpad (io_outpad), .ccff_head (ccff_head), .iopad_inpad
       (io_inpad), .ccff_tail (ccff_tail));
endmodule

module GPIO_7(A, Y, PAD, DIR);
  input A, DIR;
  output Y;
  inout PAD;
  wire A, DIR;
  wire Y;
  wire PAD;
  wire w6133;
  bufif1 g1__2398_tri (Y, PAD, DIR);
  bufif1 g2__5107_tri (PAD, A, w6133);
  not g6455 (w6133, DIR);
endmodule

module GPIO_sky130_fd_sc_hd__dfrbp_1_mem_7(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail, mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail, mem_out, mem_outb;
  wire n_1;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_1));
endmodule

module logical_tile_io_mode_physical__iopad_7(pReset, prog_clk,
     gfpga_pad_GPIO_PAD, iopad_outpad, ccff_head, iopad_inpad,
     ccff_tail);
  input [0:0] pReset, prog_clk, iopad_outpad, ccff_head;
  output [0:0] iopad_inpad, ccff_tail;
  inout [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] pReset, prog_clk, iopad_outpad, ccff_head;
  wire [0:0] iopad_inpad, ccff_tail;
  wire [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] GPIO_sky130_fd_sc_hd__dfrbp_1_mem_undriven_mem_outb;
  wire UNCONNECTED222;
  GPIO_7 GPIO_0_(.A (iopad_outpad), .Y (iopad_inpad), .PAD
       (gfpga_pad_GPIO_PAD), .DIR (ccff_tail));
  GPIO_sky130_fd_sc_hd__dfrbp_1_mem_7
       GPIO_sky130_fd_sc_hd__dfrbp_1_mem(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (ccff_head), .ccff_tail (ccff_tail),
       .mem_out (UNCONNECTED222), .mem_outb
       (GPIO_sky130_fd_sc_hd__dfrbp_1_mem_undriven_mem_outb));
endmodule

module logical_tile_io_mode_io__7(pReset, prog_clk, gfpga_pad_GPIO_PAD,
     io_outpad, ccff_head, io_inpad, ccff_tail);
  input [0:0] pReset, prog_clk, io_outpad, ccff_head;
  output [0:0] io_inpad, ccff_tail;
  inout [0:0] gfpga_pad_GPIO_PAD;
  wire [0:0] pReset, prog_clk, io_outpad, ccff_head;
  wire [0:0] io_inpad, ccff_tail;
  wire [0:0] gfpga_pad_GPIO_PAD;
  logical_tile_io_mode_physical__iopad_7
       logical_tile_io_mode_physical__iopad_0(.pReset (pReset),
       .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD (gfpga_pad_GPIO_PAD),
       .iopad_outpad (io_outpad), .ccff_head (ccff_head), .iopad_inpad
       (io_inpad), .ccff_tail (ccff_tail));
endmodule

module grid_io_top(pReset, prog_clk, gfpga_pad_GPIO_PAD,
     bottom_width_0_height_0_subtile_0__pin_outpad_0_,
     bottom_width_0_height_0_subtile_1__pin_outpad_0_,
     bottom_width_0_height_0_subtile_2__pin_outpad_0_,
     bottom_width_0_height_0_subtile_3__pin_outpad_0_,
     bottom_width_0_height_0_subtile_4__pin_outpad_0_,
     bottom_width_0_height_0_subtile_5__pin_outpad_0_,
     bottom_width_0_height_0_subtile_6__pin_outpad_0_,
     bottom_width_0_height_0_subtile_7__pin_outpad_0_, ccff_head,
     bottom_width_0_height_0_subtile_0__pin_inpad_0_,
     bottom_width_0_height_0_subtile_1__pin_inpad_0_,
     bottom_width_0_height_0_subtile_2__pin_inpad_0_,
     bottom_width_0_height_0_subtile_3__pin_inpad_0_,
     bottom_width_0_height_0_subtile_4__pin_inpad_0_,
     bottom_width_0_height_0_subtile_5__pin_inpad_0_,
     bottom_width_0_height_0_subtile_6__pin_inpad_0_,
     bottom_width_0_height_0_subtile_7__pin_inpad_0_, ccff_tail);
  input [0:0] pReset, prog_clk,
       bottom_width_0_height_0_subtile_0__pin_outpad_0_,
       bottom_width_0_height_0_subtile_1__pin_outpad_0_,
       bottom_width_0_height_0_subtile_2__pin_outpad_0_,
       bottom_width_0_height_0_subtile_3__pin_outpad_0_,
       bottom_width_0_height_0_subtile_4__pin_outpad_0_,
       bottom_width_0_height_0_subtile_5__pin_outpad_0_,
       bottom_width_0_height_0_subtile_6__pin_outpad_0_,
       bottom_width_0_height_0_subtile_7__pin_outpad_0_, ccff_head;
  output [0:0] bottom_width_0_height_0_subtile_0__pin_inpad_0_,
       bottom_width_0_height_0_subtile_1__pin_inpad_0_,
       bottom_width_0_height_0_subtile_2__pin_inpad_0_,
       bottom_width_0_height_0_subtile_3__pin_inpad_0_,
       bottom_width_0_height_0_subtile_4__pin_inpad_0_,
       bottom_width_0_height_0_subtile_5__pin_inpad_0_,
       bottom_width_0_height_0_subtile_6__pin_inpad_0_,
       bottom_width_0_height_0_subtile_7__pin_inpad_0_, ccff_tail;
  inout [0:7] gfpga_pad_GPIO_PAD;
  wire [0:0] pReset, prog_clk,
       bottom_width_0_height_0_subtile_0__pin_outpad_0_,
       bottom_width_0_height_0_subtile_1__pin_outpad_0_,
       bottom_width_0_height_0_subtile_2__pin_outpad_0_,
       bottom_width_0_height_0_subtile_3__pin_outpad_0_,
       bottom_width_0_height_0_subtile_4__pin_outpad_0_,
       bottom_width_0_height_0_subtile_5__pin_outpad_0_,
       bottom_width_0_height_0_subtile_6__pin_outpad_0_,
       bottom_width_0_height_0_subtile_7__pin_outpad_0_, ccff_head;
  wire [0:0] bottom_width_0_height_0_subtile_0__pin_inpad_0_,
       bottom_width_0_height_0_subtile_1__pin_inpad_0_,
       bottom_width_0_height_0_subtile_2__pin_inpad_0_,
       bottom_width_0_height_0_subtile_3__pin_inpad_0_,
       bottom_width_0_height_0_subtile_4__pin_inpad_0_,
       bottom_width_0_height_0_subtile_5__pin_inpad_0_,
       bottom_width_0_height_0_subtile_6__pin_inpad_0_,
       bottom_width_0_height_0_subtile_7__pin_inpad_0_, ccff_tail;
  wire [0:7] gfpga_pad_GPIO_PAD;
  wire [0:0] logical_tile_io_mode_io__0_ccff_tail;
  wire [0:0] logical_tile_io_mode_io__1_ccff_tail;
  wire [0:0] logical_tile_io_mode_io__2_ccff_tail;
  wire [0:0] logical_tile_io_mode_io__3_ccff_tail;
  wire [0:0] logical_tile_io_mode_io__4_ccff_tail;
  wire [0:0] logical_tile_io_mode_io__5_ccff_tail;
  wire [0:0] logical_tile_io_mode_io__6_ccff_tail;
  logical_tile_io_mode_io_ logical_tile_io_mode_io__0(.pReset (pReset),
       .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD
       (gfpga_pad_GPIO_PAD[0]), .io_outpad
       (bottom_width_0_height_0_subtile_0__pin_outpad_0_), .ccff_head
       (ccff_head), .io_inpad
       (bottom_width_0_height_0_subtile_0__pin_inpad_0_), .ccff_tail
       (logical_tile_io_mode_io__0_ccff_tail));
  logical_tile_io_mode_io__1 logical_tile_io_mode_io__1(.pReset
       (pReset), .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD
       (gfpga_pad_GPIO_PAD[1]), .io_outpad
       (bottom_width_0_height_0_subtile_1__pin_outpad_0_), .ccff_head
       (logical_tile_io_mode_io__0_ccff_tail), .io_inpad
       (bottom_width_0_height_0_subtile_1__pin_inpad_0_), .ccff_tail
       (logical_tile_io_mode_io__1_ccff_tail));
  logical_tile_io_mode_io__2 logical_tile_io_mode_io__2(.pReset
       (pReset), .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD
       (gfpga_pad_GPIO_PAD[2]), .io_outpad
       (bottom_width_0_height_0_subtile_2__pin_outpad_0_), .ccff_head
       (logical_tile_io_mode_io__1_ccff_tail), .io_inpad
       (bottom_width_0_height_0_subtile_2__pin_inpad_0_), .ccff_tail
       (logical_tile_io_mode_io__2_ccff_tail));
  logical_tile_io_mode_io__3 logical_tile_io_mode_io__3(.pReset
       (pReset), .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD
       (gfpga_pad_GPIO_PAD[3]), .io_outpad
       (bottom_width_0_height_0_subtile_3__pin_outpad_0_), .ccff_head
       (logical_tile_io_mode_io__2_ccff_tail), .io_inpad
       (bottom_width_0_height_0_subtile_3__pin_inpad_0_), .ccff_tail
       (logical_tile_io_mode_io__3_ccff_tail));
  logical_tile_io_mode_io__4 logical_tile_io_mode_io__4(.pReset
       (pReset), .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD
       (gfpga_pad_GPIO_PAD[4]), .io_outpad
       (bottom_width_0_height_0_subtile_4__pin_outpad_0_), .ccff_head
       (logical_tile_io_mode_io__3_ccff_tail), .io_inpad
       (bottom_width_0_height_0_subtile_4__pin_inpad_0_), .ccff_tail
       (logical_tile_io_mode_io__4_ccff_tail));
  logical_tile_io_mode_io__5 logical_tile_io_mode_io__5(.pReset
       (pReset), .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD
       (gfpga_pad_GPIO_PAD[5]), .io_outpad
       (bottom_width_0_height_0_subtile_5__pin_outpad_0_), .ccff_head
       (logical_tile_io_mode_io__4_ccff_tail), .io_inpad
       (bottom_width_0_height_0_subtile_5__pin_inpad_0_), .ccff_tail
       (logical_tile_io_mode_io__5_ccff_tail));
  logical_tile_io_mode_io__6 logical_tile_io_mode_io__6(.pReset
       (pReset), .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD
       (gfpga_pad_GPIO_PAD[6]), .io_outpad
       (bottom_width_0_height_0_subtile_6__pin_outpad_0_), .ccff_head
       (logical_tile_io_mode_io__5_ccff_tail), .io_inpad
       (bottom_width_0_height_0_subtile_6__pin_inpad_0_), .ccff_tail
       (logical_tile_io_mode_io__6_ccff_tail));
  logical_tile_io_mode_io__7 logical_tile_io_mode_io__7(.pReset
       (pReset), .prog_clk (prog_clk), .gfpga_pad_GPIO_PAD
       (gfpga_pad_GPIO_PAD[7]), .io_outpad
       (bottom_width_0_height_0_subtile_7__pin_outpad_0_), .ccff_head
       (logical_tile_io_mode_io__6_ccff_tail), .io_inpad
       (bottom_width_0_height_0_subtile_7__pin_inpad_0_), .ccff_tail
       (ccff_tail));
endmodule

module mux_tree_tapbuf_size3_mem_3(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size3_mem_4(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size3_mem_5(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size2_mem_7(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size2_mem_8(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size2_mem_9(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size2_mem_10(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size2_mem_11(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size2_mem_12(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size2_mem_13(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size3_mem(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size3_mem_1(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size3_mem_2(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size2_mem(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size2_mem_1(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size2_mem_2(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size2_mem_3(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size2_mem_4(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size2_mem_5(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size2_mem_6(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size3_3(in, sram, sram_inv, out);
  input [0:2] in;
  input [0:1] sram, sram_inv;
  output [0:0] out;
  wire [0:2] in;
  wire [0:1] sram, sram_inv;
  wire [0:0] out;
  wire n_2, n_3, n_4, w6135, w6136;
  nand g300 (out, n_3, n_4, n_2);
  nand g301 (n_4, sram[0], in[2], w6135);
  not g6457 (w6135, sram[1]);
  nand g302 (n_3, sram[1], sram[0], in[0]);
  nand g303 (n_2, sram[1], in[1], w6136);
  not g6458 (w6136, sram[0]);
endmodule

module mux_tree_tapbuf_size3_4(in, sram, sram_inv, out);
  input [0:2] in;
  input [0:1] sram, sram_inv;
  output [0:0] out;
  wire [0:2] in;
  wire [0:1] sram, sram_inv;
  wire [0:0] out;
  wire n_3, n_4, n_5, n_6, w6137, w6138;
  nand g238 (out, n_4, n_6, n_5);
  nand g239 (n_6, n_3, in[0]);
  nand g240 (n_5, sram[1], in[1], w6137);
  not g6459 (w6137, sram[0]);
  nand g241 (n_4, sram[0], in[2], w6138);
  not g6460 (w6138, sram[1]);
  and g242 (n_3, sram[1], sram[0]);
endmodule

module mux_tree_tapbuf_size3_5(in, sram, sram_inv, out);
  input [0:2] in;
  input [0:1] sram, sram_inv;
  output [0:0] out;
  wire [0:2] in;
  wire [0:1] sram, sram_inv;
  wire [0:0] out;
  wire n_2, n_3, n_4, w6139, w6140;
  nand g241 (out, n_2, n_4, n_3);
  nand g242 (n_4, sram[1], sram[0], in[0]);
  nand g243 (n_3, sram[1], in[1], w6139);
  not g6461 (w6139, sram[0]);
  nand g244 (n_2, sram[0], in[2], w6140);
  not g6462 (w6140, sram[1]);
endmodule

module mux_tree_tapbuf_size2_7(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire n_2, n_3, w6141, w6142;
  not fopt (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  nand g125 (out, w6141, n_3);
  or g6463 (w6141, sky130_fd_sc_hd__inv_1_0_Y[0], n_2);
  nand g126 (n_3, sram[1], in[1], w6142);
  not g6464 (w6142, sram[0]);
  nand g127 (n_2, sram[1], sram[0]);
endmodule

module mux_tree_tapbuf_size2_8(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire n_2, n_3, w6143, w6144;
  not g79 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  nand g123 (out, w6143, n_3);
  or g6465 (w6143, sky130_fd_sc_hd__inv_1_0_Y[0], n_2);
  nand g124 (n_3, sram[1], in[1], w6144);
  not g6466 (w6144, sram[0]);
  nand g125 (n_2, sram[1], sram[0]);
endmodule

module mux_tree_tapbuf_size2_9(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire n_0, n_1, w6145, w6146;
  not g80 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  nand g123 (out, w6145, n_1);
  or g6467 (w6145, sky130_fd_sc_hd__inv_1_0_Y[0], n_0);
  nand g124 (n_1, sram[1], in[1], w6146);
  not g6468 (w6146, sram[0]);
  nand g125 (n_0, sram[1], sram[0]);
endmodule

module mux_tree_tapbuf_size2_10(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire n_0, n_1, n_2, w6147;
  nand g118 (out, n_1, n_2);
  nand g119 (n_2, sram[1], sram[0], in[0]);
  nand g120 (n_1, n_0, in[1]);
  and g121 (n_0, w6147, sram[1]);
  not g6469 (w6147, sram[0]);
endmodule

module mux_tree_tapbuf_size2_11(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire n_1, n_2, n_3, w6148;
  nand g124 (out, n_3, n_2);
  nand g125 (n_3, sram[1], sram[0], in[0]);
  nand g126 (n_2, n_1, in[1]);
  and g127 (n_1, w6148, sram[1]);
  not g6470 (w6148, sram[0]);
endmodule

module mux_tree_tapbuf_size2_12(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire n_1, n_2, n_3, w6149;
  nand g124 (out, n_3, n_2);
  nand g125 (n_3, sram[1], sram[0], in[0]);
  nand g126 (n_2, n_1, in[1]);
  and g127 (n_1, w6149, sram[1]);
  not g6471 (w6149, sram[0]);
endmodule

module mux_tree_tapbuf_size2_13(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire n_0, n_1, n_2, n_3, w6150;
  nand g118 (out, n_3, n_2);
  nand g119 (n_3, n_1, in[0]);
  nand g120 (n_2, n_0, in[1]);
  and g121 (n_1, sram[1], sram[0]);
  and g122 (n_0, w6150, sram[1]);
  not g6472 (w6150, sram[0]);
endmodule

module mux_tree_tapbuf_size3(in, sram, sram_inv, out);
  input [0:2] in;
  input [0:1] sram, sram_inv;
  output [0:0] out;
  wire [0:2] in;
  wire [0:1] sram, sram_inv;
  wire [0:0] out;
  wire n_2, n_3, n_4, n_5, n_6;
  nand g300 (out, n_5, n_6, n_4);
  nand g301 (n_6, n_3, in[2]);
  nand g302 (n_5, sram[1], sram[0], in[0]);
  nand g303 (n_4, n_2, sram[1], in[1]);
  nor g304 (n_3, n_2, sram[1]);
  not g305 (n_2, sram[0]);
endmodule

module mux_tree_tapbuf_size3_1(in, sram, sram_inv, out);
  input [0:2] in;
  input [0:1] sram, sram_inv;
  output [0:0] out;
  wire [0:2] in;
  wire [0:1] sram, sram_inv;
  wire [0:0] out;
  wire n_2, n_3, n_4, n_5, n_6;
  nand g300 (out, n_5, n_6, n_4);
  nand g301 (n_6, n_3, in[2]);
  nand g302 (n_5, sram[1], sram[0], in[0]);
  nand g303 (n_4, n_2, sram[1], in[1]);
  nor g304 (n_3, n_2, sram[1]);
  not g305 (n_2, sram[0]);
endmodule

module mux_tree_tapbuf_size3_2(in, sram, sram_inv, out);
  input [0:2] in;
  input [0:1] sram, sram_inv;
  output [0:0] out;
  wire [0:2] in;
  wire [0:1] sram, sram_inv;
  wire [0:0] out;
  wire n_2, n_3, n_4, n_5, n_6;
  nand g300 (out, n_5, n_6, n_4);
  nand g301 (n_6, n_3, in[2]);
  nand g302 (n_5, sram[1], sram[0], in[0]);
  nand g303 (n_4, n_2, sram[1], in[1]);
  nor g304 (n_3, n_2, sram[1]);
  not g305 (n_2, sram[0]);
endmodule

module mux_tree_tapbuf_size2(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire n_0, n_1, n_2, w6151;
  nand g120 (out, n_1, n_2);
  nand g121 (n_2, sram[1], sram[0], in[0]);
  nand g122 (n_1, n_0, in[1]);
  and g123 (n_0, w6151, sram[1]);
  not g6473 (w6151, sram[0]);
endmodule

module mux_tree_tapbuf_size2_1(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire n_0, n_1, w6152;
  nand g120 (out, n_0, n_1);
  nand g121 (n_1, sram[1], sram[0], in[0]);
  nand g122 (n_0, sram[1], in[1], w6152);
  not g6474 (w6152, sram[0]);
endmodule

module mux_tree_tapbuf_size2_2(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire n_0, n_1, n_2, n_3, w6153;
  nand g118 (out, n_2, n_3);
  nand g119 (n_3, n_1, in[0]);
  nand g120 (n_2, n_0, in[1]);
  and g121 (n_1, sram[1], sram[0]);
  and g122 (n_0, w6153, sram[1]);
  not g6475 (w6153, sram[0]);
endmodule

module mux_tree_tapbuf_size2_3(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire n_0, n_1, n_2, n_3, w6154;
  nand g118 (out, n_2, n_3);
  nand g119 (n_3, n_1, in[0]);
  nand g120 (n_2, n_0, in[1]);
  and g121 (n_1, sram[1], sram[0]);
  and g122 (n_0, w6154, sram[1]);
  not g6476 (w6154, sram[0]);
endmodule

module mux_tree_tapbuf_size2_4(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire n_0, n_1, n_2, n_3, w6155;
  nand g118 (out, n_3, n_2);
  nand g119 (n_3, n_1, in[0]);
  nand g120 (n_2, n_0, in[1]);
  and g121 (n_1, sram[1], sram[0]);
  and g122 (n_0, w6155, sram[1]);
  not g6477 (w6155, sram[0]);
endmodule

module mux_tree_tapbuf_size2_5(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire n_0, n_1, n_2, n_3, w6156;
  nand g118 (out, n_2, n_3);
  nand g119 (n_3, n_1, in[0]);
  nand g120 (n_2, n_0, in[1]);
  and g121 (n_1, sram[1], sram[0]);
  and g122 (n_0, w6156, sram[1]);
  not g6478 (w6156, sram[0]);
endmodule

module mux_tree_tapbuf_size2_6(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire n_1, n_2, n_3, n_4, w6157;
  nand g124 (out, n_3, n_4);
  nand g125 (n_4, n_2, in[0]);
  nand g126 (n_3, n_1, in[1]);
  and g127 (n_2, sram[1], sram[0]);
  and g128 (n_1, w6157, sram[1]);
  not g6479 (w6157, sram[0]);
endmodule

module sb_0__0_(pReset, prog_clk, chany_top_in,
     top_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_,
     top_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_,
     top_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_,
     top_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_,
     top_left_grid_right_width_0_height_0_subtile_4__pin_inpad_0_,
     top_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_,
     top_left_grid_right_width_0_height_0_subtile_6__pin_inpad_0_,
     top_left_grid_right_width_0_height_0_subtile_7__pin_inpad_0_,
     top_right_grid_left_width_0_height_0_subtile_0__pin_O_3_,
     top_right_grid_left_width_0_height_0_subtile_0__pin_O_7_,
     top_right_grid_left_width_0_height_0_subtile_0__pin_O_11_,
     top_right_grid_left_width_0_height_0_subtile_0__pin_O_15_,
     top_right_grid_left_width_0_height_0_subtile_0__pin_O_19_,
     chanx_right_in,
     right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_,
     right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_,
     right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_,
     right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_,
     right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_,
     right_bottom_grid_top_width_0_height_0_subtile_0__pin_inpad_0_,
     right_bottom_grid_top_width_0_height_0_subtile_1__pin_inpad_0_,
     right_bottom_grid_top_width_0_height_0_subtile_2__pin_inpad_0_,
     right_bottom_grid_top_width_0_height_0_subtile_3__pin_inpad_0_,
     right_bottom_grid_top_width_0_height_0_subtile_4__pin_inpad_0_,
     right_bottom_grid_top_width_0_height_0_subtile_5__pin_inpad_0_,
     right_bottom_grid_top_width_0_height_0_subtile_6__pin_inpad_0_,
     right_bottom_grid_top_width_0_height_0_subtile_7__pin_inpad_0_,
     ccff_head, chany_top_out, chanx_right_out, ccff_tail);
  input [0:0] pReset, prog_clk,
       top_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_,
       top_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_,
       top_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_,
       top_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_,
       top_left_grid_right_width_0_height_0_subtile_4__pin_inpad_0_,
       top_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_,
       top_left_grid_right_width_0_height_0_subtile_6__pin_inpad_0_,
       top_left_grid_right_width_0_height_0_subtile_7__pin_inpad_0_,
       top_right_grid_left_width_0_height_0_subtile_0__pin_O_3_,
       top_right_grid_left_width_0_height_0_subtile_0__pin_O_7_,
       top_right_grid_left_width_0_height_0_subtile_0__pin_O_11_,
       top_right_grid_left_width_0_height_0_subtile_0__pin_O_15_,
       top_right_grid_left_width_0_height_0_subtile_0__pin_O_19_,
       right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_,
       right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_,
       right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_,
       right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_,
       right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_,
       right_bottom_grid_top_width_0_height_0_subtile_0__pin_inpad_0_,
       right_bottom_grid_top_width_0_height_0_subtile_1__pin_inpad_0_,
       right_bottom_grid_top_width_0_height_0_subtile_2__pin_inpad_0_,
       right_bottom_grid_top_width_0_height_0_subtile_3__pin_inpad_0_,
       right_bottom_grid_top_width_0_height_0_subtile_4__pin_inpad_0_,
       right_bottom_grid_top_width_0_height_0_subtile_5__pin_inpad_0_,
       right_bottom_grid_top_width_0_height_0_subtile_6__pin_inpad_0_,
       right_bottom_grid_top_width_0_height_0_subtile_7__pin_inpad_0_,
       ccff_head;
  input [0:9] chany_top_in, chanx_right_in;
  output [0:9] chany_top_out, chanx_right_out;
  output [0:0] ccff_tail;
  wire [0:0] pReset, prog_clk,
       top_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_,
       top_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_,
       top_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_,
       top_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_,
       top_left_grid_right_width_0_height_0_subtile_4__pin_inpad_0_,
       top_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_,
       top_left_grid_right_width_0_height_0_subtile_6__pin_inpad_0_,
       top_left_grid_right_width_0_height_0_subtile_7__pin_inpad_0_,
       top_right_grid_left_width_0_height_0_subtile_0__pin_O_3_,
       top_right_grid_left_width_0_height_0_subtile_0__pin_O_7_,
       top_right_grid_left_width_0_height_0_subtile_0__pin_O_11_,
       top_right_grid_left_width_0_height_0_subtile_0__pin_O_15_,
       top_right_grid_left_width_0_height_0_subtile_0__pin_O_19_,
       right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_,
       right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_,
       right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_,
       right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_,
       right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_,
       right_bottom_grid_top_width_0_height_0_subtile_0__pin_inpad_0_,
       right_bottom_grid_top_width_0_height_0_subtile_1__pin_inpad_0_,
       right_bottom_grid_top_width_0_height_0_subtile_2__pin_inpad_0_,
       right_bottom_grid_top_width_0_height_0_subtile_3__pin_inpad_0_,
       right_bottom_grid_top_width_0_height_0_subtile_4__pin_inpad_0_,
       right_bottom_grid_top_width_0_height_0_subtile_5__pin_inpad_0_,
       right_bottom_grid_top_width_0_height_0_subtile_6__pin_inpad_0_,
       right_bottom_grid_top_width_0_height_0_subtile_7__pin_inpad_0_,
       ccff_head;
  wire [0:9] chany_top_in, chanx_right_in;
  wire [0:9] chany_top_out, chanx_right_out;
  wire [0:0] ccff_tail;
  wire [0:0] mux_tree_tapbuf_size2_mem_6_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size3_mem_3_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size3_3_sram;
  wire [0:1] mux_tree_tapbuf_size3_3_sram_inv;
  wire [0:0] mux_tree_tapbuf_size3_mem_4_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size3_4_sram;
  wire [0:1] mux_tree_tapbuf_size3_4_sram_inv;
  wire [0:0] mux_tree_tapbuf_size3_mem_5_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size3_5_sram;
  wire [0:1] mux_tree_tapbuf_size3_5_sram_inv;
  wire [0:0] mux_tree_tapbuf_size2_mem_7_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size2_7_sram;
  wire [0:1] mux_tree_tapbuf_size2_7_sram_inv;
  wire [0:0] mux_tree_tapbuf_size2_mem_8_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size2_8_sram;
  wire [0:1] mux_tree_tapbuf_size2_8_sram_inv;
  wire [0:0] mux_tree_tapbuf_size2_mem_9_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size2_9_sram;
  wire [0:1] mux_tree_tapbuf_size2_9_sram_inv;
  wire [0:0] mux_tree_tapbuf_size2_mem_10_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size2_10_sram;
  wire [0:1] mux_tree_tapbuf_size2_10_sram_inv;
  wire [0:0] mux_tree_tapbuf_size2_mem_11_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size2_11_sram;
  wire [0:1] mux_tree_tapbuf_size2_11_sram_inv;
  wire [0:0] mux_tree_tapbuf_size2_mem_12_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size2_12_sram;
  wire [0:1] mux_tree_tapbuf_size2_12_sram_inv;
  wire [0:1] mux_tree_tapbuf_size2_13_sram;
  wire [0:1] mux_tree_tapbuf_size2_13_sram_inv;
  wire [0:0] mux_tree_tapbuf_size3_mem_0_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size3_0_sram;
  wire [0:1] mux_tree_tapbuf_size3_0_sram_inv;
  wire [0:0] mux_tree_tapbuf_size3_mem_1_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size3_1_sram;
  wire [0:1] mux_tree_tapbuf_size3_1_sram_inv;
  wire [0:0] mux_tree_tapbuf_size3_mem_2_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size3_2_sram;
  wire [0:1] mux_tree_tapbuf_size3_2_sram_inv;
  wire [0:0] mux_tree_tapbuf_size2_mem_0_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size2_0_sram;
  wire [0:1] mux_tree_tapbuf_size2_0_sram_inv;
  wire [0:0] mux_tree_tapbuf_size2_mem_1_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size2_1_sram;
  wire [0:1] mux_tree_tapbuf_size2_1_sram_inv;
  wire [0:0] mux_tree_tapbuf_size2_mem_2_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size2_2_sram;
  wire [0:1] mux_tree_tapbuf_size2_2_sram_inv;
  wire [0:0] mux_tree_tapbuf_size2_mem_3_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size2_3_sram;
  wire [0:1] mux_tree_tapbuf_size2_3_sram_inv;
  wire [0:0] mux_tree_tapbuf_size2_mem_4_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size2_4_sram;
  wire [0:1] mux_tree_tapbuf_size2_4_sram_inv;
  wire [0:0] mux_tree_tapbuf_size2_mem_5_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size2_5_sram;
  wire [0:1] mux_tree_tapbuf_size2_5_sram_inv;
  wire [0:1] mux_tree_tapbuf_size2_6_sram;
  wire [0:1] mux_tree_tapbuf_size2_6_sram_inv;
  wire UNCONNECTED823, UNCONNECTED824, UNCONNECTED825, UNCONNECTED826,
       UNCONNECTED827, UNCONNECTED828, UNCONNECTED829, UNCONNECTED830;
  wire UNCONNECTED831, UNCONNECTED832, UNCONNECTED833, UNCONNECTED834,
       UNCONNECTED835, UNCONNECTED836, UNCONNECTED837, UNCONNECTED838;
  wire UNCONNECTED839, UNCONNECTED840, UNCONNECTED841, UNCONNECTED842,
       UNCONNECTED_HIER_Z1366, UNCONNECTED_HIER_Z1367,
       UNCONNECTED_HIER_Z1368, UNCONNECTED_HIER_Z1369;
  wire UNCONNECTED_HIER_Z1370, UNCONNECTED_HIER_Z1371,
       UNCONNECTED_HIER_Z1372, UNCONNECTED_HIER_Z1373,
       UNCONNECTED_HIER_Z1374, UNCONNECTED_HIER_Z1375,
       UNCONNECTED_HIER_Z1376, UNCONNECTED_HIER_Z1377;
  wire UNCONNECTED_HIER_Z1378, UNCONNECTED_HIER_Z1379,
       UNCONNECTED_HIER_Z1380, UNCONNECTED_HIER_Z1381,
       UNCONNECTED_HIER_Z1382, UNCONNECTED_HIER_Z1383,
       UNCONNECTED_HIER_Z1384, UNCONNECTED_HIER_Z1385;
  wire UNCONNECTED_HIER_Z1386, UNCONNECTED_HIER_Z1387,
       UNCONNECTED_HIER_Z1388, UNCONNECTED_HIER_Z1389,
       UNCONNECTED_HIER_Z1390, UNCONNECTED_HIER_Z1391,
       UNCONNECTED_HIER_Z1392, UNCONNECTED_HIER_Z1393;
  wire UNCONNECTED_HIER_Z1394, UNCONNECTED_HIER_Z1395,
       UNCONNECTED_HIER_Z1396, UNCONNECTED_HIER_Z1397,
       UNCONNECTED_HIER_Z1398, UNCONNECTED_HIER_Z1399,
       UNCONNECTED_HIER_Z1400, UNCONNECTED_HIER_Z1401;
  wire UNCONNECTED_HIER_Z1402, UNCONNECTED_HIER_Z1403,
       UNCONNECTED_HIER_Z1404, UNCONNECTED_HIER_Z1405;
  mux_tree_tapbuf_size3_mem_3 mem_right_track_0(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_6_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size3_mem_3_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size3_3_sram[0], UNCONNECTED823}), .mem_outb
       (mux_tree_tapbuf_size3_3_sram_inv));
  mux_tree_tapbuf_size3_mem_4 mem_right_track_2(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size3_mem_3_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size3_mem_4_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size3_4_sram[0], UNCONNECTED824}), .mem_outb
       (mux_tree_tapbuf_size3_4_sram_inv));
  mux_tree_tapbuf_size3_mem_5 mem_right_track_4(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size3_mem_4_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size3_mem_5_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size3_5_sram[0], UNCONNECTED825}), .mem_outb
       (mux_tree_tapbuf_size3_5_sram_inv));
  mux_tree_tapbuf_size2_mem_7 mem_right_track_6(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size3_mem_5_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_7_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size2_7_sram[0], UNCONNECTED826}), .mem_outb
       (mux_tree_tapbuf_size2_7_sram_inv));
  mux_tree_tapbuf_size2_mem_8 mem_right_track_8(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_7_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_8_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size2_8_sram[0], UNCONNECTED827}), .mem_outb
       (mux_tree_tapbuf_size2_8_sram_inv));
  mux_tree_tapbuf_size2_mem_9 mem_right_track_10(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_8_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_9_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size2_9_sram[0], UNCONNECTED828}), .mem_outb
       (mux_tree_tapbuf_size2_9_sram_inv));
  mux_tree_tapbuf_size2_mem_10 mem_right_track_12(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_9_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_10_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size2_10_sram[0], UNCONNECTED829}), .mem_outb
       (mux_tree_tapbuf_size2_10_sram_inv));
  mux_tree_tapbuf_size2_mem_11 mem_right_track_14(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_10_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_11_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size2_11_sram[0], UNCONNECTED830}), .mem_outb
       (mux_tree_tapbuf_size2_11_sram_inv));
  mux_tree_tapbuf_size2_mem_12 mem_right_track_16(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_11_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_12_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size2_12_sram[0], UNCONNECTED831}), .mem_outb
       (mux_tree_tapbuf_size2_12_sram_inv));
  mux_tree_tapbuf_size2_mem_13 mem_right_track_18(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_12_ccff_tail), .ccff_tail
       (ccff_tail), .mem_out ({mux_tree_tapbuf_size2_13_sram[0],
       UNCONNECTED832}), .mem_outb (mux_tree_tapbuf_size2_13_sram_inv));
  mux_tree_tapbuf_size3_mem mem_top_track_0(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (ccff_head), .ccff_tail
       (mux_tree_tapbuf_size3_mem_0_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size3_0_sram[0], UNCONNECTED833}), .mem_outb
       (mux_tree_tapbuf_size3_0_sram_inv));
  mux_tree_tapbuf_size3_mem_1 mem_top_track_2(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size3_mem_0_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size3_mem_1_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size3_1_sram[0], UNCONNECTED834}), .mem_outb
       (mux_tree_tapbuf_size3_1_sram_inv));
  mux_tree_tapbuf_size3_mem_2 mem_top_track_4(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size3_mem_1_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size3_mem_2_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size3_2_sram[0], UNCONNECTED835}), .mem_outb
       (mux_tree_tapbuf_size3_2_sram_inv));
  mux_tree_tapbuf_size2_mem mem_top_track_6(.pReset (pReset), .prog_clk
       (prog_clk), .ccff_head (mux_tree_tapbuf_size3_mem_2_ccff_tail),
       .ccff_tail (mux_tree_tapbuf_size2_mem_0_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size2_0_sram[0], UNCONNECTED836}), .mem_outb
       (mux_tree_tapbuf_size2_0_sram_inv));
  mux_tree_tapbuf_size2_mem_1 mem_top_track_8(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_0_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_1_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size2_1_sram[0], UNCONNECTED837}), .mem_outb
       (mux_tree_tapbuf_size2_1_sram_inv));
  mux_tree_tapbuf_size2_mem_2 mem_top_track_10(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_1_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_2_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size2_2_sram[0], UNCONNECTED838}), .mem_outb
       (mux_tree_tapbuf_size2_2_sram_inv));
  mux_tree_tapbuf_size2_mem_3 mem_top_track_12(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_2_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_3_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size2_3_sram[0], UNCONNECTED839}), .mem_outb
       (mux_tree_tapbuf_size2_3_sram_inv));
  mux_tree_tapbuf_size2_mem_4 mem_top_track_14(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_3_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_4_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size2_4_sram[0], UNCONNECTED840}), .mem_outb
       (mux_tree_tapbuf_size2_4_sram_inv));
  mux_tree_tapbuf_size2_mem_5 mem_top_track_16(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_4_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_5_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size2_5_sram[0], UNCONNECTED841}), .mem_outb
       (mux_tree_tapbuf_size2_5_sram_inv));
  mux_tree_tapbuf_size2_mem_6 mem_top_track_18(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_5_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_6_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size2_6_sram[0], UNCONNECTED842}), .mem_outb
       (mux_tree_tapbuf_size2_6_sram_inv));
  mux_tree_tapbuf_size3_3 mux_right_track_0(.in ({chany_top_in[9],
       right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_,
       right_bottom_grid_top_width_0_height_0_subtile_5__pin_inpad_0_}),
       .sram ({mux_tree_tapbuf_size3_3_sram[0],
       mux_tree_tapbuf_size3_mem_3_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1366, UNCONNECTED_HIER_Z1367}), .out
       (chanx_right_out[0]));
  mux_tree_tapbuf_size3_4 mux_right_track_2(.in ({chany_top_in[0],
       right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_,
       right_bottom_grid_top_width_0_height_0_subtile_6__pin_inpad_0_}),
       .sram ({mux_tree_tapbuf_size3_4_sram[0],
       mux_tree_tapbuf_size3_mem_4_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1368, UNCONNECTED_HIER_Z1369}), .out
       (chanx_right_out[1]));
  mux_tree_tapbuf_size3_5 mux_right_track_4(.in ({chany_top_in[1],
       right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_,
       right_bottom_grid_top_width_0_height_0_subtile_7__pin_inpad_0_}),
       .sram ({mux_tree_tapbuf_size3_5_sram[0],
       mux_tree_tapbuf_size3_mem_5_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1370, UNCONNECTED_HIER_Z1371}), .out
       (chanx_right_out[2]));
  mux_tree_tapbuf_size2_7 mux_right_track_6(.in ({chany_top_in[2],
       right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_}),
       .sram ({mux_tree_tapbuf_size2_7_sram[0],
       mux_tree_tapbuf_size2_mem_7_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1372, UNCONNECTED_HIER_Z1373}), .out
       (chanx_right_out[3]));
  mux_tree_tapbuf_size2_8 mux_right_track_8(.in ({chany_top_in[3],
       right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_}),
       .sram ({mux_tree_tapbuf_size2_8_sram[0],
       mux_tree_tapbuf_size2_mem_8_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1374, UNCONNECTED_HIER_Z1375}), .out
       (chanx_right_out[4]));
  mux_tree_tapbuf_size2_9 mux_right_track_10(.in ({chany_top_in[4],
       right_bottom_grid_top_width_0_height_0_subtile_0__pin_inpad_0_}),
       .sram ({mux_tree_tapbuf_size2_9_sram[0],
       mux_tree_tapbuf_size2_mem_9_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1376, UNCONNECTED_HIER_Z1377}), .out
       (chanx_right_out[5]));
  mux_tree_tapbuf_size2_10 mux_right_track_12(.in ({chany_top_in[5],
       right_bottom_grid_top_width_0_height_0_subtile_1__pin_inpad_0_}),
       .sram ({mux_tree_tapbuf_size2_10_sram[0],
       mux_tree_tapbuf_size2_mem_10_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1378, UNCONNECTED_HIER_Z1379}), .out
       (chanx_right_out[6]));
  mux_tree_tapbuf_size2_11 mux_right_track_14(.in ({chany_top_in[6],
       right_bottom_grid_top_width_0_height_0_subtile_2__pin_inpad_0_}),
       .sram ({mux_tree_tapbuf_size2_11_sram[0],
       mux_tree_tapbuf_size2_mem_11_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1380, UNCONNECTED_HIER_Z1381}), .out
       (chanx_right_out[7]));
  mux_tree_tapbuf_size2_12 mux_right_track_16(.in ({chany_top_in[7],
       right_bottom_grid_top_width_0_height_0_subtile_3__pin_inpad_0_}),
       .sram ({mux_tree_tapbuf_size2_12_sram[0],
       mux_tree_tapbuf_size2_mem_12_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1382, UNCONNECTED_HIER_Z1383}), .out
       (chanx_right_out[8]));
  mux_tree_tapbuf_size2_13 mux_right_track_18(.in ({chany_top_in[8],
       right_bottom_grid_top_width_0_height_0_subtile_4__pin_inpad_0_}),
       .sram ({mux_tree_tapbuf_size2_13_sram[0], ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1384, UNCONNECTED_HIER_Z1385}), .out
       (chanx_right_out[9]));
  mux_tree_tapbuf_size3 mux_top_track_0(.in
       ({top_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_,
       top_right_grid_left_width_0_height_0_subtile_0__pin_O_11_,
       chanx_right_in[1]}), .sram ({mux_tree_tapbuf_size3_0_sram[0],
       mux_tree_tapbuf_size3_mem_0_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1386, UNCONNECTED_HIER_Z1387}), .out
       (chany_top_out[0]));
  mux_tree_tapbuf_size3_1 mux_top_track_2(.in
       ({top_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_,
       top_right_grid_left_width_0_height_0_subtile_0__pin_O_15_,
       chanx_right_in[2]}), .sram ({mux_tree_tapbuf_size3_1_sram[0],
       mux_tree_tapbuf_size3_mem_1_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1388, UNCONNECTED_HIER_Z1389}), .out
       (chany_top_out[1]));
  mux_tree_tapbuf_size3_2 mux_top_track_4(.in
       ({top_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_,
       top_right_grid_left_width_0_height_0_subtile_0__pin_O_19_,
       chanx_right_in[3]}), .sram ({mux_tree_tapbuf_size3_2_sram[0],
       mux_tree_tapbuf_size3_mem_2_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1390, UNCONNECTED_HIER_Z1391}), .out
       (chany_top_out[2]));
  mux_tree_tapbuf_size2 mux_top_track_6(.in
       ({top_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_,
       chanx_right_in[4]}), .sram ({mux_tree_tapbuf_size2_0_sram[0],
       mux_tree_tapbuf_size2_mem_0_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1392, UNCONNECTED_HIER_Z1393}), .out
       (chany_top_out[3]));
  mux_tree_tapbuf_size2_1 mux_top_track_8(.in
       ({top_left_grid_right_width_0_height_0_subtile_4__pin_inpad_0_,
       chanx_right_in[5]}), .sram ({mux_tree_tapbuf_size2_1_sram[0],
       mux_tree_tapbuf_size2_mem_1_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1394, UNCONNECTED_HIER_Z1395}), .out
       (chany_top_out[4]));
  mux_tree_tapbuf_size2_2 mux_top_track_10(.in
       ({top_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_,
       chanx_right_in[6]}), .sram ({mux_tree_tapbuf_size2_2_sram[0],
       mux_tree_tapbuf_size2_mem_2_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1396, UNCONNECTED_HIER_Z1397}), .out
       (chany_top_out[5]));
  mux_tree_tapbuf_size2_3 mux_top_track_12(.in
       ({top_left_grid_right_width_0_height_0_subtile_6__pin_inpad_0_,
       chanx_right_in[7]}), .sram ({mux_tree_tapbuf_size2_3_sram[0],
       mux_tree_tapbuf_size2_mem_3_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1398, UNCONNECTED_HIER_Z1399}), .out
       (chany_top_out[6]));
  mux_tree_tapbuf_size2_4 mux_top_track_14(.in
       ({top_left_grid_right_width_0_height_0_subtile_7__pin_inpad_0_,
       chanx_right_in[8]}), .sram ({mux_tree_tapbuf_size2_4_sram[0],
       mux_tree_tapbuf_size2_mem_4_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1400, UNCONNECTED_HIER_Z1401}), .out
       (chany_top_out[7]));
  mux_tree_tapbuf_size2_5 mux_top_track_16(.in
       ({top_right_grid_left_width_0_height_0_subtile_0__pin_O_3_,
       chanx_right_in[9]}), .sram ({mux_tree_tapbuf_size2_5_sram[0],
       mux_tree_tapbuf_size2_mem_5_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1402, UNCONNECTED_HIER_Z1403}), .out
       (chany_top_out[8]));
  mux_tree_tapbuf_size2_6 mux_top_track_18(.in
       ({top_right_grid_left_width_0_height_0_subtile_0__pin_O_7_,
       chanx_right_in[0]}), .sram ({mux_tree_tapbuf_size2_6_sram[0],
       mux_tree_tapbuf_size2_mem_6_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1404, UNCONNECTED_HIER_Z1405}), .out
       (chany_top_out[9]));
endmodule

module mux_tree_tapbuf_size3_mem_9(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size3_mem_10(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size3_mem_11(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size2_mem_21(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size2_mem_22(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size2_mem_23(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size2_mem_24(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size2_mem_25(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size2_mem_26(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size2_mem_27(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size3_mem_6(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size3_mem_7(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size3_mem_8(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size2_mem_14(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size2_mem_15(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size2_mem_16(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size2_mem_17(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size2_mem_18(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size2_mem_19(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size2_mem_20(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size3_9(in, sram, sram_inv, out);
  input [0:2] in;
  input [0:1] sram, sram_inv;
  output [0:0] out;
  wire [0:2] in;
  wire [0:1] sram, sram_inv;
  wire [0:0] out;
  wire n_1, n_3, n_11, w6158, w6159;
  nand g300 (out, n_3, n_11, n_1);
  nand g302 (n_3, sram[1], sram[0], in[0]);
  nand g2 (n_1, sram[1], in[1], w6158);
  not g6480 (w6158, sram[0]);
  nand g309 (n_11, sram[0], in[2], w6159);
  not g6481 (w6159, sram[1]);
endmodule

module mux_tree_tapbuf_size3_10(in, sram, sram_inv, out);
  input [0:2] in;
  input [0:1] sram, sram_inv;
  output [0:0] out;
  wire [0:2] in;
  wire [0:1] sram, sram_inv;
  wire [0:0] out;
  wire n_2, n_3, n_4, w6160, w6161;
  nand g300 (out, n_3, n_4, n_2);
  nand g301 (n_4, sram[0], in[2], w6160);
  not g6482 (w6160, sram[1]);
  nand g302 (n_3, sram[1], sram[0], in[0]);
  nand g303 (n_2, sram[1], in[1], w6161);
  not g6483 (w6161, sram[0]);
endmodule

module mux_tree_tapbuf_size3_11(in, sram, sram_inv, out);
  input [0:2] in;
  input [0:1] sram, sram_inv;
  output [0:0] out;
  wire [0:2] in;
  wire [0:1] sram, sram_inv;
  wire [0:0] out;
  wire n_2, n_3, n_4, n_12, w6162;
  nand g300 (out, n_4, n_12, n_3);
  nand g302 (n_4, sram[1], sram[0], in[0]);
  nand g303 (n_3, n_2, sram[1], in[1]);
  not g304 (n_2, sram[0]);
  nand g2 (n_12, sram[0], in[2], w6162);
  not g6484 (w6162, sram[1]);
endmodule

module mux_tree_tapbuf_size2_21(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire n_0, n_1, n_2, w6163;
  nand g118 (out, n_2, n_1);
  nand g119 (n_2, sram[1], sram[0], in[0]);
  nand g120 (n_1, n_0, in[1]);
  and g121 (n_0, w6163, sram[1]);
  not g6485 (w6163, sram[0]);
endmodule

module mux_tree_tapbuf_size2_22(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire n_0, n_1, n_2;
  nand g118 (out, n_2, n_1);
  nand g119 (n_2, sram[1], sram[0], in[0]);
  nand g120 (n_1, n_0, sram[1], in[1]);
  not g121 (n_0, sram[0]);
endmodule

module mux_tree_tapbuf_size2_23(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_1_Y;
  wire n_1, n_2, n_3, w6164, w6165;
  not g88 (sky130_fd_sc_hd__inv_1_1_Y[0], in[1]);
  nand g130 (out, w6164, n_3);
  or g6486 (w6164, sky130_fd_sc_hd__inv_1_1_Y[0], n_1);
  nand g131 (n_3, n_2, in[0]);
  and g132 (n_2, sram[1], sram[0]);
  nand g133 (n_1, w6165, sram[1]);
  not g6487 (w6165, sram[0]);
endmodule

module mux_tree_tapbuf_size2_24(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire n_1, n_2, n_3, w6166, w6167;
  not g88 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  nand g130 (out, w6166, n_3);
  or g6488 (w6166, sky130_fd_sc_hd__inv_1_0_Y[0], n_2);
  nand g131 (n_3, n_1, in[1]);
  nand g132 (n_2, sram[1], sram[0]);
  and g133 (n_1, w6167, sram[1]);
  not g6489 (w6167, sram[0]);
endmodule

module mux_tree_tapbuf_size2_25(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire n_1, n_2, n_3, w6168, w6169;
  not g87 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  nand g130 (out, w6168, n_3);
  or g6490 (w6168, sky130_fd_sc_hd__inv_1_0_Y[0], n_2);
  nand g131 (n_3, n_1, in[1]);
  nand g132 (n_2, sram[1], sram[0]);
  and g133 (n_1, w6169, sram[1]);
  not g6491 (w6169, sram[0]);
endmodule

module mux_tree_tapbuf_size2_26(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_1_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire n_0, n_1, n_2, w6170, w6171;
  not g88 (sky130_fd_sc_hd__inv_1_1_Y[0], in[1]);
  not g87 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  or g130 (out, w6170, n_2);
  nor g6492 (w6170, sky130_fd_sc_hd__inv_1_0_Y[0], n_1);
  nor g131 (n_2, sky130_fd_sc_hd__inv_1_1_Y[0], n_0);
  nand g132 (n_1, sram[1], sram[0]);
  nand g133 (n_0, w6171, sram[1]);
  not g6493 (w6171, sram[0]);
endmodule

module mux_tree_tapbuf_size2_27(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire n_0, n_1, n_2, n_3, w6172;
  nand g118 (out, n_3, n_2);
  nand g119 (n_3, n_1, in[0]);
  nand g120 (n_2, n_0, in[1]);
  and g121 (n_1, sram[1], sram[0]);
  and g122 (n_0, w6172, sram[1]);
  not g6494 (w6172, sram[0]);
endmodule

module mux_tree_tapbuf_size3_6(in, sram, sram_inv, out);
  input [0:2] in;
  input [0:1] sram, sram_inv;
  output [0:0] out;
  wire [0:2] in;
  wire [0:1] sram, sram_inv;
  wire [0:0] out;
  wire n_2, n_3, n_4, w6173, w6174;
  nand g241 (out, n_2, n_4, n_3);
  nand g242 (n_4, sram[1], sram[0], in[0]);
  nand g243 (n_3, sram[1], in[1], w6173);
  not g6495 (w6173, sram[0]);
  nand g244 (n_2, sram[0], in[2], w6174);
  not g6496 (w6174, sram[1]);
endmodule

module mux_tree_tapbuf_size3_7(in, sram, sram_inv, out);
  input [0:2] in;
  input [0:1] sram, sram_inv;
  output [0:0] out;
  wire [0:2] in;
  wire [0:1] sram, sram_inv;
  wire [0:0] out;
  wire n_2, n_3, n_4, w6175, w6176;
  nand g300 (out, n_3, n_4, n_2);
  nand g301 (n_4, sram[0], in[2], w6175);
  not g6497 (w6175, sram[1]);
  nand g302 (n_3, sram[1], sram[0], in[0]);
  nand g303 (n_2, sram[1], in[1], w6176);
  not g6498 (w6176, sram[0]);
endmodule

module mux_tree_tapbuf_size3_8(in, sram, sram_inv, out);
  input [0:2] in;
  input [0:1] sram, sram_inv;
  output [0:0] out;
  wire [0:2] in;
  wire [0:1] sram, sram_inv;
  wire [0:0] out;
  wire n_1, n_2, n_3, n_4, w6177;
  nand g300 (out, n_2, n_4, n_3);
  nand g301 (n_4, n_1, sram[0], in[2]);
  nand g302 (n_3, sram[1], sram[0], in[0]);
  nand g303 (n_2, sram[1], in[1], w6177);
  not g6499 (w6177, sram[0]);
  not drc_bufs306 (n_1, sram[1]);
endmodule

module mux_tree_tapbuf_size2_14(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire n_0, n_1, n_2, n_3, w6178;
  nand g118 (out, n_2, n_3);
  nand g119 (n_3, n_1, in[0]);
  nand g120 (n_2, n_0, in[1]);
  and g121 (n_1, sram[1], sram[0]);
  and g122 (n_0, w6178, sram[1]);
  not g6500 (w6178, sram[0]);
endmodule

module mux_tree_tapbuf_size2_15(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire n_0, n_1, n_2, w6179;
  nand g118 (out, n_1, n_2);
  nand g119 (n_2, sram[1], sram[0], in[0]);
  nand g120 (n_1, n_0, in[1]);
  and g121 (n_0, w6179, sram[1]);
  not g6501 (w6179, sram[0]);
endmodule

module mux_tree_tapbuf_size2_16(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire n_0, n_1, n_2, n_3, w6180;
  nand g118 (out, n_2, n_3);
  nand g119 (n_3, n_1, in[0]);
  nand g120 (n_2, n_0, in[1]);
  and g121 (n_1, sram[1], sram[0]);
  and g122 (n_0, w6180, sram[1]);
  not g6502 (w6180, sram[0]);
endmodule

module mux_tree_tapbuf_size2_17(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire n_1, n_2, n_3, w6181;
  nand g124 (out, n_3, n_2);
  nand g125 (n_3, sram[1], sram[0], in[0]);
  nand g126 (n_2, n_1, in[1]);
  and g127 (n_1, w6181, sram[1]);
  not g6503 (w6181, sram[0]);
endmodule

module mux_tree_tapbuf_size2_18(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_1_Y;
  wire n_0, n_1, w6182, w6183;
  not fopt (sky130_fd_sc_hd__inv_1_1_Y[0], in[1]);
  nand g124 (out, w6182, n_1);
  or g6504 (w6182, sky130_fd_sc_hd__inv_1_1_Y[0], n_0);
  nand g125 (n_1, sram[1], sram[0], in[0]);
  nand g126 (n_0, w6183, sram[1]);
  not g6505 (w6183, sram[0]);
endmodule

module mux_tree_tapbuf_size2_19(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_1_Y;
  wire n_4, n_5, w6184, w6185;
  not g79 (sky130_fd_sc_hd__inv_1_1_Y[0], in[1]);
  nand g126 (out, w6184, n_5);
  or g6506 (w6184, sky130_fd_sc_hd__inv_1_1_Y[0], n_4);
  nand g127 (n_5, sram[1], sram[0], in[0]);
  nand g128 (n_4, w6185, sram[1]);
  not g6507 (w6185, sram[0]);
endmodule

module mux_tree_tapbuf_size2_20(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire n_0, n_1, n_2, w6186;
  nand g118 (out, n_1, n_2);
  nand g119 (n_2, sram[1], sram[0], in[0]);
  nand g120 (n_1, n_0, in[1]);
  and g121 (n_0, w6186, sram[1]);
  not g6508 (w6186, sram[0]);
endmodule

module sb_0__1_(pReset, prog_clk, chanx_right_in,
     right_top_grid_bottom_width_0_height_0_subtile_0__pin_inpad_0_,
     right_top_grid_bottom_width_0_height_0_subtile_1__pin_inpad_0_,
     right_top_grid_bottom_width_0_height_0_subtile_2__pin_inpad_0_,
     right_top_grid_bottom_width_0_height_0_subtile_3__pin_inpad_0_,
     right_top_grid_bottom_width_0_height_0_subtile_4__pin_inpad_0_,
     right_top_grid_bottom_width_0_height_0_subtile_5__pin_inpad_0_,
     right_top_grid_bottom_width_0_height_0_subtile_6__pin_inpad_0_,
     right_top_grid_bottom_width_0_height_0_subtile_7__pin_inpad_0_,
     right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_,
     right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_,
     right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_,
     right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_,
     right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_,
     chany_bottom_in,
     bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_3_,
     bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_7_,
     bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_11_,
     bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_15_,
     bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_19_,
     bottom_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_,
     bottom_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_,
     bottom_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_,
     bottom_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_,
     bottom_left_grid_right_width_0_height_0_subtile_4__pin_inpad_0_,
     bottom_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_,
     bottom_left_grid_right_width_0_height_0_subtile_6__pin_inpad_0_,
     bottom_left_grid_right_width_0_height_0_subtile_7__pin_inpad_0_,
     ccff_head, chanx_right_out, chany_bottom_out, ccff_tail);
  input [0:0] pReset, prog_clk,
       right_top_grid_bottom_width_0_height_0_subtile_0__pin_inpad_0_,
       right_top_grid_bottom_width_0_height_0_subtile_1__pin_inpad_0_,
       right_top_grid_bottom_width_0_height_0_subtile_2__pin_inpad_0_,
       right_top_grid_bottom_width_0_height_0_subtile_3__pin_inpad_0_,
       right_top_grid_bottom_width_0_height_0_subtile_4__pin_inpad_0_,
       right_top_grid_bottom_width_0_height_0_subtile_5__pin_inpad_0_,
       right_top_grid_bottom_width_0_height_0_subtile_6__pin_inpad_0_,
       right_top_grid_bottom_width_0_height_0_subtile_7__pin_inpad_0_,
       right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_,
       right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_,
       right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_,
       right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_,
       right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_,
       bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_3_,
       bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_7_,
       bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_11_,
       bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_15_,
       bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_19_,
       bottom_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_,
       bottom_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_,
       bottom_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_,
       bottom_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_,
       bottom_left_grid_right_width_0_height_0_subtile_4__pin_inpad_0_,
       bottom_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_,
       bottom_left_grid_right_width_0_height_0_subtile_6__pin_inpad_0_,
       bottom_left_grid_right_width_0_height_0_subtile_7__pin_inpad_0_,
       ccff_head;
  input [0:9] chanx_right_in, chany_bottom_in;
  output [0:9] chanx_right_out, chany_bottom_out;
  output [0:0] ccff_tail;
  wire [0:0] pReset, prog_clk,
       right_top_grid_bottom_width_0_height_0_subtile_0__pin_inpad_0_,
       right_top_grid_bottom_width_0_height_0_subtile_1__pin_inpad_0_,
       right_top_grid_bottom_width_0_height_0_subtile_2__pin_inpad_0_,
       right_top_grid_bottom_width_0_height_0_subtile_3__pin_inpad_0_,
       right_top_grid_bottom_width_0_height_0_subtile_4__pin_inpad_0_,
       right_top_grid_bottom_width_0_height_0_subtile_5__pin_inpad_0_,
       right_top_grid_bottom_width_0_height_0_subtile_6__pin_inpad_0_,
       right_top_grid_bottom_width_0_height_0_subtile_7__pin_inpad_0_,
       right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_,
       right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_,
       right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_,
       right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_,
       right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_,
       bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_3_,
       bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_7_,
       bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_11_,
       bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_15_,
       bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_19_,
       bottom_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_,
       bottom_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_,
       bottom_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_,
       bottom_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_,
       bottom_left_grid_right_width_0_height_0_subtile_4__pin_inpad_0_,
       bottom_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_,
       bottom_left_grid_right_width_0_height_0_subtile_6__pin_inpad_0_,
       bottom_left_grid_right_width_0_height_0_subtile_7__pin_inpad_0_,
       ccff_head;
  wire [0:9] chanx_right_in, chany_bottom_in;
  wire [0:9] chanx_right_out, chany_bottom_out;
  wire [0:0] ccff_tail;
  wire [0:0] mux_tree_tapbuf_size2_mem_6_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size3_mem_3_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size3_3_sram;
  wire [0:1] mux_tree_tapbuf_size3_3_sram_inv;
  wire [0:0] mux_tree_tapbuf_size3_mem_4_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size3_4_sram;
  wire [0:1] mux_tree_tapbuf_size3_4_sram_inv;
  wire [0:0] mux_tree_tapbuf_size3_mem_5_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size3_5_sram;
  wire [0:1] mux_tree_tapbuf_size3_5_sram_inv;
  wire [0:0] mux_tree_tapbuf_size2_mem_7_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size2_7_sram;
  wire [0:1] mux_tree_tapbuf_size2_7_sram_inv;
  wire [0:0] mux_tree_tapbuf_size2_mem_8_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size2_8_sram;
  wire [0:1] mux_tree_tapbuf_size2_8_sram_inv;
  wire [0:0] mux_tree_tapbuf_size2_mem_9_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size2_9_sram;
  wire [0:1] mux_tree_tapbuf_size2_9_sram_inv;
  wire [0:0] mux_tree_tapbuf_size2_mem_10_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size2_10_sram;
  wire [0:1] mux_tree_tapbuf_size2_10_sram_inv;
  wire [0:0] mux_tree_tapbuf_size2_mem_11_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size2_11_sram;
  wire [0:1] mux_tree_tapbuf_size2_11_sram_inv;
  wire [0:0] mux_tree_tapbuf_size2_mem_12_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size2_12_sram;
  wire [0:1] mux_tree_tapbuf_size2_12_sram_inv;
  wire [0:1] mux_tree_tapbuf_size2_13_sram;
  wire [0:1] mux_tree_tapbuf_size2_13_sram_inv;
  wire [0:0] mux_tree_tapbuf_size3_mem_0_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size3_0_sram;
  wire [0:1] mux_tree_tapbuf_size3_0_sram_inv;
  wire [0:0] mux_tree_tapbuf_size3_mem_1_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size3_1_sram;
  wire [0:1] mux_tree_tapbuf_size3_1_sram_inv;
  wire [0:0] mux_tree_tapbuf_size3_mem_2_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size3_2_sram;
  wire [0:1] mux_tree_tapbuf_size3_2_sram_inv;
  wire [0:0] mux_tree_tapbuf_size2_mem_0_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size2_0_sram;
  wire [0:1] mux_tree_tapbuf_size2_0_sram_inv;
  wire [0:0] mux_tree_tapbuf_size2_mem_1_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size2_1_sram;
  wire [0:1] mux_tree_tapbuf_size2_1_sram_inv;
  wire [0:0] mux_tree_tapbuf_size2_mem_2_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size2_2_sram;
  wire [0:1] mux_tree_tapbuf_size2_2_sram_inv;
  wire [0:0] mux_tree_tapbuf_size2_mem_3_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size2_3_sram;
  wire [0:1] mux_tree_tapbuf_size2_3_sram_inv;
  wire [0:0] mux_tree_tapbuf_size2_mem_4_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size2_4_sram;
  wire [0:1] mux_tree_tapbuf_size2_4_sram_inv;
  wire [0:0] mux_tree_tapbuf_size2_mem_5_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size2_5_sram;
  wire [0:1] mux_tree_tapbuf_size2_5_sram_inv;
  wire [0:1] mux_tree_tapbuf_size2_6_sram;
  wire [0:1] mux_tree_tapbuf_size2_6_sram_inv;
  wire UNCONNECTED843, UNCONNECTED844, UNCONNECTED845, UNCONNECTED846,
       UNCONNECTED847, UNCONNECTED848, UNCONNECTED849, UNCONNECTED850;
  wire UNCONNECTED851, UNCONNECTED852, UNCONNECTED853, UNCONNECTED854,
       UNCONNECTED855, UNCONNECTED856, UNCONNECTED857, UNCONNECTED858;
  wire UNCONNECTED859, UNCONNECTED860, UNCONNECTED861, UNCONNECTED862,
       UNCONNECTED_HIER_Z1406, UNCONNECTED_HIER_Z1407,
       UNCONNECTED_HIER_Z1408, UNCONNECTED_HIER_Z1409;
  wire UNCONNECTED_HIER_Z1410, UNCONNECTED_HIER_Z1411,
       UNCONNECTED_HIER_Z1412, UNCONNECTED_HIER_Z1413,
       UNCONNECTED_HIER_Z1414, UNCONNECTED_HIER_Z1415,
       UNCONNECTED_HIER_Z1416, UNCONNECTED_HIER_Z1417;
  wire UNCONNECTED_HIER_Z1418, UNCONNECTED_HIER_Z1419,
       UNCONNECTED_HIER_Z1420, UNCONNECTED_HIER_Z1421,
       UNCONNECTED_HIER_Z1422, UNCONNECTED_HIER_Z1423,
       UNCONNECTED_HIER_Z1424, UNCONNECTED_HIER_Z1425;
  wire UNCONNECTED_HIER_Z1426, UNCONNECTED_HIER_Z1427,
       UNCONNECTED_HIER_Z1428, UNCONNECTED_HIER_Z1429,
       UNCONNECTED_HIER_Z1430, UNCONNECTED_HIER_Z1431,
       UNCONNECTED_HIER_Z1432, UNCONNECTED_HIER_Z1433;
  wire UNCONNECTED_HIER_Z1434, UNCONNECTED_HIER_Z1435,
       UNCONNECTED_HIER_Z1436, UNCONNECTED_HIER_Z1437,
       UNCONNECTED_HIER_Z1438, UNCONNECTED_HIER_Z1439,
       UNCONNECTED_HIER_Z1440, UNCONNECTED_HIER_Z1441;
  wire UNCONNECTED_HIER_Z1442, UNCONNECTED_HIER_Z1443,
       UNCONNECTED_HIER_Z1444, UNCONNECTED_HIER_Z1445;
  mux_tree_tapbuf_size3_mem_9 mem_bottom_track_1(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_6_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size3_mem_3_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size3_3_sram[0], UNCONNECTED843}), .mem_outb
       (mux_tree_tapbuf_size3_3_sram_inv));
  mux_tree_tapbuf_size3_mem_10 mem_bottom_track_3(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size3_mem_3_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size3_mem_4_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size3_4_sram[0], UNCONNECTED844}), .mem_outb
       (mux_tree_tapbuf_size3_4_sram_inv));
  mux_tree_tapbuf_size3_mem_11 mem_bottom_track_5(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size3_mem_4_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size3_mem_5_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size3_5_sram[0], UNCONNECTED845}), .mem_outb
       (mux_tree_tapbuf_size3_5_sram_inv));
  mux_tree_tapbuf_size2_mem_21 mem_bottom_track_7(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size3_mem_5_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_7_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size2_7_sram[0], UNCONNECTED846}), .mem_outb
       (mux_tree_tapbuf_size2_7_sram_inv));
  mux_tree_tapbuf_size2_mem_22 mem_bottom_track_9(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_7_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_8_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size2_8_sram[0], UNCONNECTED847}), .mem_outb
       (mux_tree_tapbuf_size2_8_sram_inv));
  mux_tree_tapbuf_size2_mem_23 mem_bottom_track_11(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_8_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_9_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size2_9_sram[0], UNCONNECTED848}), .mem_outb
       (mux_tree_tapbuf_size2_9_sram_inv));
  mux_tree_tapbuf_size2_mem_24 mem_bottom_track_13(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_9_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_10_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size2_10_sram[0], UNCONNECTED849}), .mem_outb
       (mux_tree_tapbuf_size2_10_sram_inv));
  mux_tree_tapbuf_size2_mem_25 mem_bottom_track_15(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_10_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_11_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size2_11_sram[0], UNCONNECTED850}), .mem_outb
       (mux_tree_tapbuf_size2_11_sram_inv));
  mux_tree_tapbuf_size2_mem_26 mem_bottom_track_17(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_11_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_12_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size2_12_sram[0], UNCONNECTED851}), .mem_outb
       (mux_tree_tapbuf_size2_12_sram_inv));
  mux_tree_tapbuf_size2_mem_27 mem_bottom_track_19(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_12_ccff_tail), .ccff_tail
       (ccff_tail), .mem_out ({mux_tree_tapbuf_size2_13_sram[0],
       UNCONNECTED852}), .mem_outb (mux_tree_tapbuf_size2_13_sram_inv));
  mux_tree_tapbuf_size3_mem_6 mem_right_track_0(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head (ccff_head), .ccff_tail
       (mux_tree_tapbuf_size3_mem_0_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size3_0_sram[0], UNCONNECTED853}), .mem_outb
       (mux_tree_tapbuf_size3_0_sram_inv));
  mux_tree_tapbuf_size3_mem_7 mem_right_track_2(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size3_mem_0_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size3_mem_1_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size3_1_sram[0], UNCONNECTED854}), .mem_outb
       (mux_tree_tapbuf_size3_1_sram_inv));
  mux_tree_tapbuf_size3_mem_8 mem_right_track_4(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size3_mem_1_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size3_mem_2_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size3_2_sram[0], UNCONNECTED855}), .mem_outb
       (mux_tree_tapbuf_size3_2_sram_inv));
  mux_tree_tapbuf_size2_mem_14 mem_right_track_6(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size3_mem_2_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_0_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size2_0_sram[0], UNCONNECTED856}), .mem_outb
       (mux_tree_tapbuf_size2_0_sram_inv));
  mux_tree_tapbuf_size2_mem_15 mem_right_track_8(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_0_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_1_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size2_1_sram[0], UNCONNECTED857}), .mem_outb
       (mux_tree_tapbuf_size2_1_sram_inv));
  mux_tree_tapbuf_size2_mem_16 mem_right_track_10(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_1_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_2_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size2_2_sram[0], UNCONNECTED858}), .mem_outb
       (mux_tree_tapbuf_size2_2_sram_inv));
  mux_tree_tapbuf_size2_mem_17 mem_right_track_12(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_2_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_3_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size2_3_sram[0], UNCONNECTED859}), .mem_outb
       (mux_tree_tapbuf_size2_3_sram_inv));
  mux_tree_tapbuf_size2_mem_18 mem_right_track_14(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_3_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_4_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size2_4_sram[0], UNCONNECTED860}), .mem_outb
       (mux_tree_tapbuf_size2_4_sram_inv));
  mux_tree_tapbuf_size2_mem_19 mem_right_track_16(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_4_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_5_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size2_5_sram[0], UNCONNECTED861}), .mem_outb
       (mux_tree_tapbuf_size2_5_sram_inv));
  mux_tree_tapbuf_size2_mem_20 mem_right_track_18(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_5_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_6_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size2_6_sram[0], UNCONNECTED862}), .mem_outb
       (mux_tree_tapbuf_size2_6_sram_inv));
  mux_tree_tapbuf_size3_9 mux_bottom_track_1(.in ({chanx_right_in[8],
       bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_3_,
       bottom_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_}),
       .sram ({mux_tree_tapbuf_size3_3_sram[0],
       mux_tree_tapbuf_size3_mem_3_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1406, UNCONNECTED_HIER_Z1407}), .out
       (chany_bottom_out[0]));
  mux_tree_tapbuf_size3_10 mux_bottom_track_3(.in ({chanx_right_in[7],
       bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_7_,
       bottom_left_grid_right_width_0_height_0_subtile_6__pin_inpad_0_}),
       .sram ({mux_tree_tapbuf_size3_4_sram[0],
       mux_tree_tapbuf_size3_mem_4_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1408, UNCONNECTED_HIER_Z1409}), .out
       (chany_bottom_out[1]));
  mux_tree_tapbuf_size3_11 mux_bottom_track_5(.in ({chanx_right_in[6],
       bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_11_,
       bottom_left_grid_right_width_0_height_0_subtile_7__pin_inpad_0_}),
       .sram ({mux_tree_tapbuf_size3_5_sram[0],
       mux_tree_tapbuf_size3_mem_5_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1410, UNCONNECTED_HIER_Z1411}), .out
       (chany_bottom_out[2]));
  mux_tree_tapbuf_size2_21 mux_bottom_track_7(.in ({chanx_right_in[5],
       bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_15_}),
       .sram ({mux_tree_tapbuf_size2_7_sram[0],
       mux_tree_tapbuf_size2_mem_7_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1412, UNCONNECTED_HIER_Z1413}), .out
       (chany_bottom_out[3]));
  mux_tree_tapbuf_size2_22 mux_bottom_track_9(.in ({chanx_right_in[4],
       bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_19_}),
       .sram ({mux_tree_tapbuf_size2_8_sram[0],
       mux_tree_tapbuf_size2_mem_8_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1414, UNCONNECTED_HIER_Z1415}), .out
       (chany_bottom_out[4]));
  mux_tree_tapbuf_size2_23 mux_bottom_track_11(.in ({chanx_right_in[3],
       bottom_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_}),
       .sram ({mux_tree_tapbuf_size2_9_sram[0],
       mux_tree_tapbuf_size2_mem_9_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1416, UNCONNECTED_HIER_Z1417}), .out
       (chany_bottom_out[5]));
  mux_tree_tapbuf_size2_24 mux_bottom_track_13(.in ({chanx_right_in[2],
       bottom_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_}),
       .sram ({mux_tree_tapbuf_size2_10_sram[0],
       mux_tree_tapbuf_size2_mem_10_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1418, UNCONNECTED_HIER_Z1419}), .out
       (chany_bottom_out[6]));
  mux_tree_tapbuf_size2_25 mux_bottom_track_15(.in ({chanx_right_in[1],
       bottom_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_}),
       .sram ({mux_tree_tapbuf_size2_11_sram[0],
       mux_tree_tapbuf_size2_mem_11_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1420, UNCONNECTED_HIER_Z1421}), .out
       (chany_bottom_out[7]));
  mux_tree_tapbuf_size2_26 mux_bottom_track_17(.in ({chanx_right_in[0],
       bottom_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_}),
       .sram ({mux_tree_tapbuf_size2_12_sram[0],
       mux_tree_tapbuf_size2_mem_12_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1422, UNCONNECTED_HIER_Z1423}), .out
       (chany_bottom_out[8]));
  mux_tree_tapbuf_size2_27 mux_bottom_track_19(.in ({chanx_right_in[9],
       bottom_left_grid_right_width_0_height_0_subtile_4__pin_inpad_0_}),
       .sram ({mux_tree_tapbuf_size2_13_sram[0], ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1424, UNCONNECTED_HIER_Z1425}), .out
       (chany_bottom_out[9]));
  mux_tree_tapbuf_size3_6 mux_right_track_0(.in
       ({right_top_grid_bottom_width_0_height_0_subtile_0__pin_inpad_0_,
       right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_,
       chany_bottom_in[8]}), .sram ({mux_tree_tapbuf_size3_0_sram[0],
       mux_tree_tapbuf_size3_mem_0_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1426, UNCONNECTED_HIER_Z1427}), .out
       (chanx_right_out[0]));
  mux_tree_tapbuf_size3_7 mux_right_track_2(.in
       ({right_top_grid_bottom_width_0_height_0_subtile_1__pin_inpad_0_,
       right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_,
       chany_bottom_in[7]}), .sram ({mux_tree_tapbuf_size3_1_sram[0],
       mux_tree_tapbuf_size3_mem_1_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1428, UNCONNECTED_HIER_Z1429}), .out
       (chanx_right_out[1]));
  mux_tree_tapbuf_size3_8 mux_right_track_4(.in
       ({right_top_grid_bottom_width_0_height_0_subtile_2__pin_inpad_0_,
       right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_,
       chany_bottom_in[6]}), .sram ({mux_tree_tapbuf_size3_2_sram[0],
       mux_tree_tapbuf_size3_mem_2_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1430, UNCONNECTED_HIER_Z1431}), .out
       (chanx_right_out[2]));
  mux_tree_tapbuf_size2_14 mux_right_track_6(.in
       ({right_top_grid_bottom_width_0_height_0_subtile_3__pin_inpad_0_,
       chany_bottom_in[5]}), .sram ({mux_tree_tapbuf_size2_0_sram[0],
       mux_tree_tapbuf_size2_mem_0_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1432, UNCONNECTED_HIER_Z1433}), .out
       (chanx_right_out[3]));
  mux_tree_tapbuf_size2_15 mux_right_track_8(.in
       ({right_top_grid_bottom_width_0_height_0_subtile_4__pin_inpad_0_,
       chany_bottom_in[4]}), .sram ({mux_tree_tapbuf_size2_1_sram[0],
       mux_tree_tapbuf_size2_mem_1_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1434, UNCONNECTED_HIER_Z1435}), .out
       (chanx_right_out[4]));
  mux_tree_tapbuf_size2_16 mux_right_track_10(.in
       ({right_top_grid_bottom_width_0_height_0_subtile_5__pin_inpad_0_,
       chany_bottom_in[3]}), .sram ({mux_tree_tapbuf_size2_2_sram[0],
       mux_tree_tapbuf_size2_mem_2_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1436, UNCONNECTED_HIER_Z1437}), .out
       (chanx_right_out[5]));
  mux_tree_tapbuf_size2_17 mux_right_track_12(.in
       ({right_top_grid_bottom_width_0_height_0_subtile_6__pin_inpad_0_,
       chany_bottom_in[2]}), .sram ({mux_tree_tapbuf_size2_3_sram[0],
       mux_tree_tapbuf_size2_mem_3_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1438, UNCONNECTED_HIER_Z1439}), .out
       (chanx_right_out[6]));
  mux_tree_tapbuf_size2_18 mux_right_track_14(.in
       ({right_top_grid_bottom_width_0_height_0_subtile_7__pin_inpad_0_,
       chany_bottom_in[1]}), .sram ({mux_tree_tapbuf_size2_4_sram[0],
       mux_tree_tapbuf_size2_mem_4_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1440, UNCONNECTED_HIER_Z1441}), .out
       (chanx_right_out[7]));
  mux_tree_tapbuf_size2_19 mux_right_track_16(.in
       ({right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_,
       chany_bottom_in[0]}), .sram ({mux_tree_tapbuf_size2_5_sram[0],
       mux_tree_tapbuf_size2_mem_5_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1442, UNCONNECTED_HIER_Z1443}), .out
       (chanx_right_out[8]));
  mux_tree_tapbuf_size2_20 mux_right_track_18(.in
       ({right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_,
       chany_bottom_in[9]}), .sram ({mux_tree_tapbuf_size2_6_sram[0],
       mux_tree_tapbuf_size2_mem_6_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1444, UNCONNECTED_HIER_Z1445}), .out
       (chanx_right_out[9]));
endmodule

module mux_tree_tapbuf_size3_mem_15(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size3_mem_16(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size3_mem_17(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size2_mem_35(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size2_mem_36(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size2_mem_37(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size2_mem_38(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size2_mem_39(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size2_mem_40(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size2_mem_41(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size3_mem_12(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size3_mem_13(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size3_mem_14(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size2_mem_28(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size2_mem_29(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size2_mem_30(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size2_mem_31(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size2_mem_32(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size2_mem_33(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size2_mem_34(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size3_15(in, sram, sram_inv, out);
  input [0:2] in;
  input [0:1] sram, sram_inv;
  output [0:0] out;
  wire [0:2] in;
  wire [0:1] sram, sram_inv;
  wire [0:0] out;
  wire n_2, n_3, n_4, w6187, w6188;
  nand g241 (out, n_2, n_4, n_3);
  nand g242 (n_4, sram[1], sram[0], in[0]);
  nand g243 (n_3, sram[1], in[1], w6187);
  not g6509 (w6187, sram[0]);
  nand g244 (n_2, sram[0], in[2], w6188);
  not g6510 (w6188, sram[1]);
endmodule

module mux_tree_tapbuf_size3_16(in, sram, sram_inv, out);
  input [0:2] in;
  input [0:1] sram, sram_inv;
  output [0:0] out;
  wire [0:2] in;
  wire [0:1] sram, sram_inv;
  wire [0:0] out;
  wire n_0, n_1, n_2, n_3, w6190, w6191;
  nand g284 (out, n_1, n_2, n_3);
  nand g285 (n_3, in[1], n_0);
  nand g286 (n_2, sram[1], sram[0], in[0]);
  nand g287 (n_1, sram[0], in[2], w6190);
  not g6512 (w6190, sram[1]);
  and g288 (n_0, w6191, sram[1]);
  not g6513 (w6191, sram[0]);
endmodule

module mux_tree_tapbuf_size3_17(in, sram, sram_inv, out);
  input [0:2] in;
  input [0:1] sram, sram_inv;
  output [0:0] out;
  wire [0:2] in;
  wire [0:1] sram, sram_inv;
  wire [0:0] out;
  wire n_0, n_1, n_2, n_3, w6192, w6193, w6195, w6196;
  nand g284 (out, n_3, n_2);
  and g285 (n_3, w6192, w6193);
  nand g6515 (w6193, n_0, in[2]);
  nand g6514 (w6192, sram[1], sram[0], in[0]);
  nand g286 (n_2, in[1], n_1);
  and g287 (n_1, w6195, sram[1]);
  not g6517 (w6195, sram[0]);
  and g288 (n_0, w6196, sram[0]);
  not g6518 (w6196, sram[1]);
endmodule

module mux_tree_tapbuf_size2_35(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire [0:0] sky130_fd_sc_hd__inv_1_1_Y;
  wire n_0, n_1, w6197, w6198, w6199;
  not g87 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  not g88 (sky130_fd_sc_hd__inv_1_1_Y[0], in[1]);
  nand g130 (out, w6197, w6198);
  or g6520 (w6198, sky130_fd_sc_hd__inv_1_0_Y[0], n_1);
  or g6519 (w6197, sky130_fd_sc_hd__inv_1_1_Y[0], n_0);
  nand g131 (n_1, sram[1], sram[0]);
  nand g132 (n_0, w6199, sram[1]);
  not g6521 (w6199, sram[0]);
endmodule

module mux_tree_tapbuf_size2_36(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_1_Y;
  wire n_1, n_2, w6200, w6201;
  not g79 (sky130_fd_sc_hd__inv_1_1_Y[0], in[1]);
  nand g124 (out, w6200, n_2);
  or g6522 (w6200, sky130_fd_sc_hd__inv_1_1_Y[0], n_1);
  nand g125 (n_2, sram[1], sram[0], in[0]);
  nand g126 (n_1, w6201, sram[1]);
  not g6523 (w6201, sram[0]);
endmodule

module mux_tree_tapbuf_size2_37(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire n_1, n_2, n_3, w6202;
  nand g124 (out, n_3, n_2);
  nand g125 (n_3, sram[1], sram[0], in[0]);
  nand g126 (n_2, n_1, in[1]);
  and g127 (n_1, w6202, sram[1]);
  not g6524 (w6202, sram[0]);
endmodule

module mux_tree_tapbuf_size2_38(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire n_1, n_2, n_3, w6203, w6204;
  not g88 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  nand g130 (out, w6203, n_3);
  or g6525 (w6203, sky130_fd_sc_hd__inv_1_0_Y[0], n_2);
  nand g131 (n_3, n_1, in[1]);
  nand g132 (n_2, sram[1], sram[0]);
  and g133 (n_1, w6204, sram[1]);
  not g6526 (w6204, sram[0]);
endmodule

module mux_tree_tapbuf_size2_39(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire n_0, n_2, n_12, w6205;
  nand g123 (out, n_12, n_2);
  nand g125 (n_2, n_0, in[1]);
  and g127 (n_0, w6205, sram[1]);
  not g6527 (w6205, sram[0]);
  nand g2 (n_12, sram[1], sram[0], in[0]);
endmodule

module mux_tree_tapbuf_size2_40(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire n_0, n_1, w6206, w6207;
  not g80 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  nand g123 (out, w6206, n_0);
  or g6528 (w6206, sky130_fd_sc_hd__inv_1_0_Y[0], n_1);
  nand g125 (n_1, sram[1], sram[0]);
  nand g2 (n_0, sram[1], in[1], w6207);
  not g6529 (w6207, sram[0]);
endmodule

module mux_tree_tapbuf_size2_41(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire n_1, n_2, n_3, w6208, w6209;
  not g88 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  nand g130 (out, w6208, n_3);
  or g6530 (w6208, sky130_fd_sc_hd__inv_1_0_Y[0], n_2);
  nand g131 (n_3, n_1, in[1]);
  nand g132 (n_2, sram[1], sram[0]);
  and g133 (n_1, w6209, sram[1]);
  not g6531 (w6209, sram[0]);
endmodule

module mux_tree_tapbuf_size3_12(in, sram, sram_inv, out);
  input [0:2] in;
  input [0:1] sram, sram_inv;
  output [0:0] out;
  wire [0:2] in;
  wire [0:1] sram, sram_inv;
  wire [0:0] out;
  wire n_5, n_6, n_7, n_8, w6210, w6211;
  nand g282 (out, n_6, n_8, n_7);
  nand g283 (n_8, n_5, in[2]);
  nand g284 (n_7, sram[1], sram[0], in[0]);
  nand g285 (n_6, sram[1], in[1], w6210);
  not g6532 (w6210, sram[0]);
  and g286 (n_5, w6211, sram[0]);
  not g6533 (w6211, sram[1]);
endmodule

module mux_tree_tapbuf_size3_13(in, sram, sram_inv, out);
  input [0:2] in;
  input [0:1] sram, sram_inv;
  output [0:0] out;
  wire [0:2] in;
  wire [0:1] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire n_0, n_1, n_2, w6212, w6213, w6214;
  not g168 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  nand g238 (out, w6212, n_2, n_1);
  or g6534 (w6212, sky130_fd_sc_hd__inv_1_0_Y[0], n_0);
  nand g239 (n_2, sram[1], in[1], w6213);
  not g6535 (w6213, sram[0]);
  nand g240 (n_1, sram[0], in[2], w6214);
  not g6536 (w6214, sram[1]);
  nand g241 (n_0, sram[1], sram[0]);
endmodule

module mux_tree_tapbuf_size3_14(in, sram, sram_inv, out);
  input [0:2] in;
  input [0:1] sram, sram_inv;
  output [0:0] out;
  wire [0:2] in;
  wire [0:1] sram, sram_inv;
  wire [0:0] out;
  wire n_2, n_5, n_6, n_7, n_8;
  nand g300 (out, n_6, n_8, n_7);
  nand g301 (n_8, n_5, in[2]);
  nand g302 (n_7, sram[1], sram[0], in[0]);
  nand g303 (n_6, n_2, sram[1], in[1]);
  nor g304 (n_5, n_2, sram[1]);
  not drc_bufs307 (n_2, sram[0]);
endmodule

module mux_tree_tapbuf_size2_28(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire n_0, n_1, n_2, n_3, w6215;
  nand g118 (out, n_2, n_3);
  nand g119 (n_3, n_1, in[0]);
  nand g120 (n_2, n_0, in[1]);
  and g121 (n_1, sram[1], sram[0]);
  and g122 (n_0, w6215, sram[1]);
  not g6537 (w6215, sram[0]);
endmodule

module mux_tree_tapbuf_size2_29(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire n_0, n_1, w6216, w6217;
  not g79 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  nand g123 (out, w6216, n_1);
  or g6538 (w6216, sky130_fd_sc_hd__inv_1_0_Y[0], n_0);
  nand g124 (n_1, sram[1], in[1], w6217);
  not g6539 (w6217, sram[0]);
  nand g125 (n_0, sram[1], sram[0]);
endmodule

module mux_tree_tapbuf_size2_30(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire n_0, n_1, n_2, n_3;
  nand g118 (out, n_3, n_2);
  nand g119 (n_3, n_1, in[0]);
  nand g120 (n_2, n_0, sram[1], in[1]);
  and g121 (n_1, sram[1], sram[0]);
  not g122 (n_0, sram[0]);
endmodule

module mux_tree_tapbuf_size2_31(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire n_0, n_1, n_2, n_3, w6218;
  nand g118 (out, n_2, n_3);
  nand g119 (n_3, n_1, in[0]);
  nand g120 (n_2, n_0, in[1]);
  and g121 (n_1, sram[1], sram[0]);
  and g122 (n_0, w6218, sram[1]);
  not g6540 (w6218, sram[0]);
endmodule

module mux_tree_tapbuf_size2_32(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire n_0, n_1, n_2, n_3;
  nand g118 (out, n_3, n_2);
  nand g119 (n_3, n_1, in[0]);
  nand g120 (n_2, n_0, sram[1], in[1]);
  and g121 (n_1, sram[1], sram[0]);
  not g122 (n_0, sram[0]);
endmodule

module mux_tree_tapbuf_size2_33(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire n_0, n_1, n_2, w6219;
  nand g120 (out, n_1, n_2);
  nand g121 (n_2, sram[1], sram[0], in[0]);
  nand g122 (n_1, n_0, in[1]);
  and g123 (n_0, w6219, sram[1]);
  not g6541 (w6219, sram[0]);
endmodule

module mux_tree_tapbuf_size2_34(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire n_3, n_11, w6220;
  nand g126 (out, n_11, n_3);
  nand g127 (n_3, sram[1], sram[0], in[0]);
  nand g2 (n_11, sram[1], in[1], w6220);
  not g6542 (w6220, sram[0]);
endmodule

module sb_1__0_(pReset, prog_clk, chany_top_in,
     top_left_grid_right_width_0_height_0_subtile_0__pin_O_1_,
     top_left_grid_right_width_0_height_0_subtile_0__pin_O_5_,
     top_left_grid_right_width_0_height_0_subtile_0__pin_O_9_,
     top_left_grid_right_width_0_height_0_subtile_0__pin_O_13_,
     top_left_grid_right_width_0_height_0_subtile_0__pin_O_17_,
     top_right_grid_left_width_0_height_0_subtile_0__pin_inpad_0_,
     top_right_grid_left_width_0_height_0_subtile_1__pin_inpad_0_,
     top_right_grid_left_width_0_height_0_subtile_2__pin_inpad_0_,
     top_right_grid_left_width_0_height_0_subtile_3__pin_inpad_0_,
     top_right_grid_left_width_0_height_0_subtile_4__pin_inpad_0_,
     top_right_grid_left_width_0_height_0_subtile_5__pin_inpad_0_,
     top_right_grid_left_width_0_height_0_subtile_6__pin_inpad_0_,
     top_right_grid_left_width_0_height_0_subtile_7__pin_inpad_0_,
     chanx_left_in,
     left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_,
     left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_,
     left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_,
     left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_,
     left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_,
     left_bottom_grid_top_width_0_height_0_subtile_0__pin_inpad_0_,
     left_bottom_grid_top_width_0_height_0_subtile_1__pin_inpad_0_,
     left_bottom_grid_top_width_0_height_0_subtile_2__pin_inpad_0_,
     left_bottom_grid_top_width_0_height_0_subtile_3__pin_inpad_0_,
     left_bottom_grid_top_width_0_height_0_subtile_4__pin_inpad_0_,
     left_bottom_grid_top_width_0_height_0_subtile_5__pin_inpad_0_,
     left_bottom_grid_top_width_0_height_0_subtile_6__pin_inpad_0_,
     left_bottom_grid_top_width_0_height_0_subtile_7__pin_inpad_0_,
     ccff_head, chany_top_out, chanx_left_out, ccff_tail);
  input [0:0] pReset, prog_clk,
       top_left_grid_right_width_0_height_0_subtile_0__pin_O_1_,
       top_left_grid_right_width_0_height_0_subtile_0__pin_O_5_,
       top_left_grid_right_width_0_height_0_subtile_0__pin_O_9_,
       top_left_grid_right_width_0_height_0_subtile_0__pin_O_13_,
       top_left_grid_right_width_0_height_0_subtile_0__pin_O_17_,
       top_right_grid_left_width_0_height_0_subtile_0__pin_inpad_0_,
       top_right_grid_left_width_0_height_0_subtile_1__pin_inpad_0_,
       top_right_grid_left_width_0_height_0_subtile_2__pin_inpad_0_,
       top_right_grid_left_width_0_height_0_subtile_3__pin_inpad_0_,
       top_right_grid_left_width_0_height_0_subtile_4__pin_inpad_0_,
       top_right_grid_left_width_0_height_0_subtile_5__pin_inpad_0_,
       top_right_grid_left_width_0_height_0_subtile_6__pin_inpad_0_,
       top_right_grid_left_width_0_height_0_subtile_7__pin_inpad_0_,
       left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_,
       left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_,
       left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_,
       left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_,
       left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_,
       left_bottom_grid_top_width_0_height_0_subtile_0__pin_inpad_0_,
       left_bottom_grid_top_width_0_height_0_subtile_1__pin_inpad_0_,
       left_bottom_grid_top_width_0_height_0_subtile_2__pin_inpad_0_,
       left_bottom_grid_top_width_0_height_0_subtile_3__pin_inpad_0_,
       left_bottom_grid_top_width_0_height_0_subtile_4__pin_inpad_0_,
       left_bottom_grid_top_width_0_height_0_subtile_5__pin_inpad_0_,
       left_bottom_grid_top_width_0_height_0_subtile_6__pin_inpad_0_,
       left_bottom_grid_top_width_0_height_0_subtile_7__pin_inpad_0_,
       ccff_head;
  input [0:9] chany_top_in, chanx_left_in;
  output [0:9] chany_top_out, chanx_left_out;
  output [0:0] ccff_tail;
  wire [0:0] pReset, prog_clk,
       top_left_grid_right_width_0_height_0_subtile_0__pin_O_1_,
       top_left_grid_right_width_0_height_0_subtile_0__pin_O_5_,
       top_left_grid_right_width_0_height_0_subtile_0__pin_O_9_,
       top_left_grid_right_width_0_height_0_subtile_0__pin_O_13_,
       top_left_grid_right_width_0_height_0_subtile_0__pin_O_17_,
       top_right_grid_left_width_0_height_0_subtile_0__pin_inpad_0_,
       top_right_grid_left_width_0_height_0_subtile_1__pin_inpad_0_,
       top_right_grid_left_width_0_height_0_subtile_2__pin_inpad_0_,
       top_right_grid_left_width_0_height_0_subtile_3__pin_inpad_0_,
       top_right_grid_left_width_0_height_0_subtile_4__pin_inpad_0_,
       top_right_grid_left_width_0_height_0_subtile_5__pin_inpad_0_,
       top_right_grid_left_width_0_height_0_subtile_6__pin_inpad_0_,
       top_right_grid_left_width_0_height_0_subtile_7__pin_inpad_0_,
       left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_,
       left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_,
       left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_,
       left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_,
       left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_,
       left_bottom_grid_top_width_0_height_0_subtile_0__pin_inpad_0_,
       left_bottom_grid_top_width_0_height_0_subtile_1__pin_inpad_0_,
       left_bottom_grid_top_width_0_height_0_subtile_2__pin_inpad_0_,
       left_bottom_grid_top_width_0_height_0_subtile_3__pin_inpad_0_,
       left_bottom_grid_top_width_0_height_0_subtile_4__pin_inpad_0_,
       left_bottom_grid_top_width_0_height_0_subtile_5__pin_inpad_0_,
       left_bottom_grid_top_width_0_height_0_subtile_6__pin_inpad_0_,
       left_bottom_grid_top_width_0_height_0_subtile_7__pin_inpad_0_,
       ccff_head;
  wire [0:9] chany_top_in, chanx_left_in;
  wire [0:9] chany_top_out, chanx_left_out;
  wire [0:0] ccff_tail;
  wire [0:0] mux_tree_tapbuf_size2_mem_6_ccff_tail;
  wire [0:0] mux_tree_tapbuf_size3_mem_3_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size3_3_sram;
  wire [0:1] mux_tree_tapbuf_size3_3_sram_inv;
  wire [0:0] mux_tree_tapbuf_size3_mem_4_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size3_4_sram;
  wire [0:1] mux_tree_tapbuf_size3_4_sram_inv;
  wire [0:0] mux_tree_tapbuf_size3_mem_5_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size3_5_sram;
  wire [0:1] mux_tree_tapbuf_size3_5_sram_inv;
  wire [0:0] mux_tree_tapbuf_size2_mem_7_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size2_7_sram;
  wire [0:1] mux_tree_tapbuf_size2_7_sram_inv;
  wire [0:0] mux_tree_tapbuf_size2_mem_8_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size2_8_sram;
  wire [0:1] mux_tree_tapbuf_size2_8_sram_inv;
  wire [0:0] mux_tree_tapbuf_size2_mem_9_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size2_9_sram;
  wire [0:1] mux_tree_tapbuf_size2_9_sram_inv;
  wire [0:0] mux_tree_tapbuf_size2_mem_10_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size2_10_sram;
  wire [0:1] mux_tree_tapbuf_size2_10_sram_inv;
  wire [0:0] mux_tree_tapbuf_size2_mem_11_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size2_11_sram;
  wire [0:1] mux_tree_tapbuf_size2_11_sram_inv;
  wire [0:0] mux_tree_tapbuf_size2_mem_12_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size2_12_sram;
  wire [0:1] mux_tree_tapbuf_size2_12_sram_inv;
  wire [0:1] mux_tree_tapbuf_size2_13_sram;
  wire [0:1] mux_tree_tapbuf_size2_13_sram_inv;
  wire [0:0] mux_tree_tapbuf_size3_mem_0_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size3_0_sram;
  wire [0:1] mux_tree_tapbuf_size3_0_sram_inv;
  wire [0:0] mux_tree_tapbuf_size3_mem_1_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size3_1_sram;
  wire [0:1] mux_tree_tapbuf_size3_1_sram_inv;
  wire [0:0] mux_tree_tapbuf_size3_mem_2_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size3_2_sram;
  wire [0:1] mux_tree_tapbuf_size3_2_sram_inv;
  wire [0:0] mux_tree_tapbuf_size2_mem_0_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size2_0_sram;
  wire [0:1] mux_tree_tapbuf_size2_0_sram_inv;
  wire [0:0] mux_tree_tapbuf_size2_mem_1_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size2_1_sram;
  wire [0:1] mux_tree_tapbuf_size2_1_sram_inv;
  wire [0:0] mux_tree_tapbuf_size2_mem_2_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size2_2_sram;
  wire [0:1] mux_tree_tapbuf_size2_2_sram_inv;
  wire [0:0] mux_tree_tapbuf_size2_mem_3_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size2_3_sram;
  wire [0:1] mux_tree_tapbuf_size2_3_sram_inv;
  wire [0:0] mux_tree_tapbuf_size2_mem_4_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size2_4_sram;
  wire [0:1] mux_tree_tapbuf_size2_4_sram_inv;
  wire [0:0] mux_tree_tapbuf_size2_mem_5_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size2_5_sram;
  wire [0:1] mux_tree_tapbuf_size2_5_sram_inv;
  wire [0:1] mux_tree_tapbuf_size2_6_sram;
  wire [0:1] mux_tree_tapbuf_size2_6_sram_inv;
  wire UNCONNECTED863, UNCONNECTED864, UNCONNECTED865, UNCONNECTED866,
       UNCONNECTED867, UNCONNECTED868, UNCONNECTED869, UNCONNECTED870;
  wire UNCONNECTED871, UNCONNECTED872, UNCONNECTED873, UNCONNECTED874,
       UNCONNECTED875, UNCONNECTED876, UNCONNECTED877, UNCONNECTED878;
  wire UNCONNECTED879, UNCONNECTED880, UNCONNECTED881, UNCONNECTED882,
       UNCONNECTED_HIER_Z1446, UNCONNECTED_HIER_Z1447,
       UNCONNECTED_HIER_Z1448, UNCONNECTED_HIER_Z1449;
  wire UNCONNECTED_HIER_Z1450, UNCONNECTED_HIER_Z1451,
       UNCONNECTED_HIER_Z1452, UNCONNECTED_HIER_Z1453,
       UNCONNECTED_HIER_Z1454, UNCONNECTED_HIER_Z1455,
       UNCONNECTED_HIER_Z1456, UNCONNECTED_HIER_Z1457;
  wire UNCONNECTED_HIER_Z1458, UNCONNECTED_HIER_Z1459,
       UNCONNECTED_HIER_Z1460, UNCONNECTED_HIER_Z1461,
       UNCONNECTED_HIER_Z1462, UNCONNECTED_HIER_Z1463,
       UNCONNECTED_HIER_Z1464, UNCONNECTED_HIER_Z1465;
  wire UNCONNECTED_HIER_Z1466, UNCONNECTED_HIER_Z1467,
       UNCONNECTED_HIER_Z1468, UNCONNECTED_HIER_Z1469,
       UNCONNECTED_HIER_Z1470, UNCONNECTED_HIER_Z1471,
       UNCONNECTED_HIER_Z1472, UNCONNECTED_HIER_Z1473;
  wire UNCONNECTED_HIER_Z1474, UNCONNECTED_HIER_Z1475,
       UNCONNECTED_HIER_Z1476, UNCONNECTED_HIER_Z1477,
       UNCONNECTED_HIER_Z1478, UNCONNECTED_HIER_Z1479,
       UNCONNECTED_HIER_Z1480, UNCONNECTED_HIER_Z1481;
  wire UNCONNECTED_HIER_Z1482, UNCONNECTED_HIER_Z1483,
       UNCONNECTED_HIER_Z1484, UNCONNECTED_HIER_Z1485;
  mux_tree_tapbuf_size3_mem_15 mem_left_track_1(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_6_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size3_mem_3_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size3_3_sram[0], UNCONNECTED863}), .mem_outb
       (mux_tree_tapbuf_size3_3_sram_inv));
  mux_tree_tapbuf_size3_mem_16 mem_left_track_3(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size3_mem_3_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size3_mem_4_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size3_4_sram[0], UNCONNECTED864}), .mem_outb
       (mux_tree_tapbuf_size3_4_sram_inv));
  mux_tree_tapbuf_size3_mem_17 mem_left_track_5(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size3_mem_4_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size3_mem_5_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size3_5_sram[0], UNCONNECTED865}), .mem_outb
       (mux_tree_tapbuf_size3_5_sram_inv));
  mux_tree_tapbuf_size2_mem_35 mem_left_track_7(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size3_mem_5_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_7_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size2_7_sram[0], UNCONNECTED866}), .mem_outb
       (mux_tree_tapbuf_size2_7_sram_inv));
  mux_tree_tapbuf_size2_mem_36 mem_left_track_9(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_7_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_8_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size2_8_sram[0], UNCONNECTED867}), .mem_outb
       (mux_tree_tapbuf_size2_8_sram_inv));
  mux_tree_tapbuf_size2_mem_37 mem_left_track_11(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_8_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_9_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size2_9_sram[0], UNCONNECTED868}), .mem_outb
       (mux_tree_tapbuf_size2_9_sram_inv));
  mux_tree_tapbuf_size2_mem_38 mem_left_track_13(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_9_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_10_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size2_10_sram[0], UNCONNECTED869}), .mem_outb
       (mux_tree_tapbuf_size2_10_sram_inv));
  mux_tree_tapbuf_size2_mem_39 mem_left_track_15(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_10_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_11_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size2_11_sram[0], UNCONNECTED870}), .mem_outb
       (mux_tree_tapbuf_size2_11_sram_inv));
  mux_tree_tapbuf_size2_mem_40 mem_left_track_17(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_11_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_12_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size2_12_sram[0], UNCONNECTED871}), .mem_outb
       (mux_tree_tapbuf_size2_12_sram_inv));
  mux_tree_tapbuf_size2_mem_41 mem_left_track_19(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_12_ccff_tail), .ccff_tail
       (ccff_tail), .mem_out ({mux_tree_tapbuf_size2_13_sram[0],
       UNCONNECTED872}), .mem_outb (mux_tree_tapbuf_size2_13_sram_inv));
  mux_tree_tapbuf_size3_mem_12 mem_top_track_0(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head (ccff_head), .ccff_tail
       (mux_tree_tapbuf_size3_mem_0_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size3_0_sram[0], UNCONNECTED873}), .mem_outb
       (mux_tree_tapbuf_size3_0_sram_inv));
  mux_tree_tapbuf_size3_mem_13 mem_top_track_2(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size3_mem_0_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size3_mem_1_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size3_1_sram[0], UNCONNECTED874}), .mem_outb
       (mux_tree_tapbuf_size3_1_sram_inv));
  mux_tree_tapbuf_size3_mem_14 mem_top_track_4(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size3_mem_1_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size3_mem_2_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size3_2_sram[0], UNCONNECTED875}), .mem_outb
       (mux_tree_tapbuf_size3_2_sram_inv));
  mux_tree_tapbuf_size2_mem_28 mem_top_track_6(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size3_mem_2_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_0_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size2_0_sram[0], UNCONNECTED876}), .mem_outb
       (mux_tree_tapbuf_size2_0_sram_inv));
  mux_tree_tapbuf_size2_mem_29 mem_top_track_8(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_0_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_1_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size2_1_sram[0], UNCONNECTED877}), .mem_outb
       (mux_tree_tapbuf_size2_1_sram_inv));
  mux_tree_tapbuf_size2_mem_30 mem_top_track_10(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_1_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_2_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size2_2_sram[0], UNCONNECTED878}), .mem_outb
       (mux_tree_tapbuf_size2_2_sram_inv));
  mux_tree_tapbuf_size2_mem_31 mem_top_track_12(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_2_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_3_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size2_3_sram[0], UNCONNECTED879}), .mem_outb
       (mux_tree_tapbuf_size2_3_sram_inv));
  mux_tree_tapbuf_size2_mem_32 mem_top_track_14(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_3_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_4_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size2_4_sram[0], UNCONNECTED880}), .mem_outb
       (mux_tree_tapbuf_size2_4_sram_inv));
  mux_tree_tapbuf_size2_mem_33 mem_top_track_16(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_4_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_5_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size2_5_sram[0], UNCONNECTED881}), .mem_outb
       (mux_tree_tapbuf_size2_5_sram_inv));
  mux_tree_tapbuf_size2_mem_34 mem_top_track_18(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_5_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_6_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size2_6_sram[0], UNCONNECTED882}), .mem_outb
       (mux_tree_tapbuf_size2_6_sram_inv));
  mux_tree_tapbuf_size3_15 mux_left_track_1(.in ({chany_top_in[0],
       left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_,
       left_bottom_grid_top_width_0_height_0_subtile_5__pin_inpad_0_}),
       .sram ({mux_tree_tapbuf_size3_3_sram[0],
       mux_tree_tapbuf_size3_mem_3_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1446, UNCONNECTED_HIER_Z1447}), .out
       (chanx_left_out[0]));
  mux_tree_tapbuf_size3_16 mux_left_track_3(.in ({chany_top_in[9],
       left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_,
       left_bottom_grid_top_width_0_height_0_subtile_6__pin_inpad_0_}),
       .sram ({mux_tree_tapbuf_size3_4_sram[0],
       mux_tree_tapbuf_size3_mem_4_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1448, UNCONNECTED_HIER_Z1449}), .out
       (chanx_left_out[1]));
  mux_tree_tapbuf_size3_17 mux_left_track_5(.in ({chany_top_in[8],
       left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_,
       left_bottom_grid_top_width_0_height_0_subtile_7__pin_inpad_0_}),
       .sram ({mux_tree_tapbuf_size3_5_sram[0],
       mux_tree_tapbuf_size3_mem_5_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1450, UNCONNECTED_HIER_Z1451}), .out
       (chanx_left_out[2]));
  mux_tree_tapbuf_size2_35 mux_left_track_7(.in ({chany_top_in[7],
       left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_}),
       .sram ({mux_tree_tapbuf_size2_7_sram[0],
       mux_tree_tapbuf_size2_mem_7_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1452, UNCONNECTED_HIER_Z1453}), .out
       (chanx_left_out[3]));
  mux_tree_tapbuf_size2_36 mux_left_track_9(.in ({chany_top_in[6],
       left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_}),
       .sram ({mux_tree_tapbuf_size2_8_sram[0],
       mux_tree_tapbuf_size2_mem_8_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1454, UNCONNECTED_HIER_Z1455}), .out
       (chanx_left_out[4]));
  mux_tree_tapbuf_size2_37 mux_left_track_11(.in ({chany_top_in[5],
       left_bottom_grid_top_width_0_height_0_subtile_0__pin_inpad_0_}),
       .sram ({mux_tree_tapbuf_size2_9_sram[0],
       mux_tree_tapbuf_size2_mem_9_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1456, UNCONNECTED_HIER_Z1457}), .out
       (chanx_left_out[5]));
  mux_tree_tapbuf_size2_38 mux_left_track_13(.in ({chany_top_in[4],
       left_bottom_grid_top_width_0_height_0_subtile_1__pin_inpad_0_}),
       .sram ({mux_tree_tapbuf_size2_10_sram[0],
       mux_tree_tapbuf_size2_mem_10_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1458, UNCONNECTED_HIER_Z1459}), .out
       (chanx_left_out[6]));
  mux_tree_tapbuf_size2_39 mux_left_track_15(.in ({chany_top_in[3],
       left_bottom_grid_top_width_0_height_0_subtile_2__pin_inpad_0_}),
       .sram ({mux_tree_tapbuf_size2_11_sram[0],
       mux_tree_tapbuf_size2_mem_11_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1460, UNCONNECTED_HIER_Z1461}), .out
       (chanx_left_out[7]));
  mux_tree_tapbuf_size2_40 mux_left_track_17(.in ({chany_top_in[2],
       left_bottom_grid_top_width_0_height_0_subtile_3__pin_inpad_0_}),
       .sram ({mux_tree_tapbuf_size2_12_sram[0],
       mux_tree_tapbuf_size2_mem_12_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1462, UNCONNECTED_HIER_Z1463}), .out
       (chanx_left_out[8]));
  mux_tree_tapbuf_size2_41 mux_left_track_19(.in ({chany_top_in[1],
       left_bottom_grid_top_width_0_height_0_subtile_4__pin_inpad_0_}),
       .sram ({mux_tree_tapbuf_size2_13_sram[0], ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1464, UNCONNECTED_HIER_Z1465}), .out
       (chanx_left_out[9]));
  mux_tree_tapbuf_size3_12 mux_top_track_0(.in
       ({top_left_grid_right_width_0_height_0_subtile_0__pin_O_1_,
       top_right_grid_left_width_0_height_0_subtile_5__pin_inpad_0_,
       chanx_left_in[0]}), .sram ({mux_tree_tapbuf_size3_0_sram[0],
       mux_tree_tapbuf_size3_mem_0_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1466, UNCONNECTED_HIER_Z1467}), .out
       (chany_top_out[0]));
  mux_tree_tapbuf_size3_13 mux_top_track_2(.in
       ({top_left_grid_right_width_0_height_0_subtile_0__pin_O_5_,
       top_right_grid_left_width_0_height_0_subtile_6__pin_inpad_0_,
       chanx_left_in[9]}), .sram ({mux_tree_tapbuf_size3_1_sram[0],
       mux_tree_tapbuf_size3_mem_1_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1468, UNCONNECTED_HIER_Z1469}), .out
       (chany_top_out[1]));
  mux_tree_tapbuf_size3_14 mux_top_track_4(.in
       ({top_left_grid_right_width_0_height_0_subtile_0__pin_O_9_,
       top_right_grid_left_width_0_height_0_subtile_7__pin_inpad_0_,
       chanx_left_in[8]}), .sram ({mux_tree_tapbuf_size3_2_sram[0],
       mux_tree_tapbuf_size3_mem_2_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1470, UNCONNECTED_HIER_Z1471}), .out
       (chany_top_out[2]));
  mux_tree_tapbuf_size2_28 mux_top_track_6(.in
       ({top_left_grid_right_width_0_height_0_subtile_0__pin_O_13_,
       chanx_left_in[7]}), .sram ({mux_tree_tapbuf_size2_0_sram[0],
       mux_tree_tapbuf_size2_mem_0_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1472, UNCONNECTED_HIER_Z1473}), .out
       (chany_top_out[3]));
  mux_tree_tapbuf_size2_29 mux_top_track_8(.in
       ({top_left_grid_right_width_0_height_0_subtile_0__pin_O_17_,
       chanx_left_in[6]}), .sram ({mux_tree_tapbuf_size2_1_sram[0],
       mux_tree_tapbuf_size2_mem_1_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1474, UNCONNECTED_HIER_Z1475}), .out
       (chany_top_out[4]));
  mux_tree_tapbuf_size2_30 mux_top_track_10(.in
       ({top_right_grid_left_width_0_height_0_subtile_0__pin_inpad_0_,
       chanx_left_in[5]}), .sram ({mux_tree_tapbuf_size2_2_sram[0],
       mux_tree_tapbuf_size2_mem_2_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1476, UNCONNECTED_HIER_Z1477}), .out
       (chany_top_out[5]));
  mux_tree_tapbuf_size2_31 mux_top_track_12(.in
       ({top_right_grid_left_width_0_height_0_subtile_1__pin_inpad_0_,
       chanx_left_in[4]}), .sram ({mux_tree_tapbuf_size2_3_sram[0],
       mux_tree_tapbuf_size2_mem_3_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1478, UNCONNECTED_HIER_Z1479}), .out
       (chany_top_out[6]));
  mux_tree_tapbuf_size2_32 mux_top_track_14(.in
       ({top_right_grid_left_width_0_height_0_subtile_2__pin_inpad_0_,
       chanx_left_in[3]}), .sram ({mux_tree_tapbuf_size2_4_sram[0],
       mux_tree_tapbuf_size2_mem_4_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1480, UNCONNECTED_HIER_Z1481}), .out
       (chany_top_out[7]));
  mux_tree_tapbuf_size2_33 mux_top_track_16(.in
       ({top_right_grid_left_width_0_height_0_subtile_3__pin_inpad_0_,
       chanx_left_in[2]}), .sram ({mux_tree_tapbuf_size2_5_sram[0],
       mux_tree_tapbuf_size2_mem_5_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1482, UNCONNECTED_HIER_Z1483}), .out
       (chany_top_out[8]));
  mux_tree_tapbuf_size2_34 mux_top_track_18(.in
       ({top_right_grid_left_width_0_height_0_subtile_4__pin_inpad_0_,
       chanx_left_in[1]}), .sram ({mux_tree_tapbuf_size2_6_sram[0],
       mux_tree_tapbuf_size2_mem_6_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1484, UNCONNECTED_HIER_Z1485}), .out
       (chany_top_out[9]));
endmodule

module mux_tree_tapbuf_size3_mem_18(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size3_mem_19(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size3_mem_20(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size2_mem_42(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size2_mem_43(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size2_mem_44(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size2_mem_45(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size2_mem_46(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size2_mem_47(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size2_mem_48(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size3_mem_21(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size3_mem_22(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size3_mem_23(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size2_mem_49(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size2_mem_50(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size2_mem_51(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size2_mem_52(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size2_mem_53(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size2_mem_54(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size2_mem_55(pReset, prog_clk, ccff_head,
     ccff_tail, mem_out, mem_outb);
  input [0:0] pReset, prog_clk, ccff_head;
  output [0:0] ccff_tail;
  output [0:1] mem_out, mem_outb;
  wire [0:0] pReset, prog_clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:1] mem_out, mem_outb;
  wire n_1, n_2;
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_0_(.CLK (prog_clk),
       .D (ccff_head), .RESET_B (pReset), .Q (mem_out[0]), .Q_N (n_1));
  sky130_fd_sc_hd__dfrbp_1 sky130_fd_sc_hd__dfrbp_1_1_(.CLK (prog_clk),
       .D (mem_out[0]), .RESET_B (pReset), .Q (ccff_tail), .Q_N (n_2));
endmodule

module mux_tree_tapbuf_size3_18(in, sram, sram_inv, out);
  input [0:2] in;
  input [0:1] sram, sram_inv;
  output [0:0] out;
  wire [0:2] in;
  wire [0:1] sram, sram_inv;
  wire [0:0] out;
  wire n_1, n_2, n_3, n_4, w6222, w6223;
  nand g288 (out, n_2, n_4, n_3);
  nand g289 (n_4, sram[1], sram[0], in[0]);
  nand g290 (n_3, in[1], n_1);
  nand g291 (n_2, sram[0], in[2], w6222);
  not g6544 (w6222, sram[1]);
  and g292 (n_1, w6223, sram[1]);
  not g6545 (w6223, sram[0]);
endmodule

module mux_tree_tapbuf_size3_19(in, sram, sram_inv, out);
  input [0:2] in;
  input [0:1] sram, sram_inv;
  output [0:0] out;
  wire [0:2] in;
  wire [0:1] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire n_0, n_1, n_2, n_3, w6224, w6226, w6227;
  not g181 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  nand g301 (out, w6224, n_3, n_2);
  or g6546 (w6224, sky130_fd_sc_hd__inv_1_0_Y[0], n_0);
  nand g302 (n_3, in[1], n_1);
  nand g303 (n_2, sram[0], in[2], w6226);
  not g6548 (w6226, sram[1]);
  and g304 (n_1, w6227, sram[1]);
  not g6549 (w6227, sram[0]);
  nand g305 (n_0, sram[1], sram[0]);
endmodule

module mux_tree_tapbuf_size3_20(in, sram, sram_inv, out);
  input [0:2] in;
  input [0:1] sram, sram_inv;
  output [0:0] out;
  wire [0:2] in;
  wire [0:1] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire n_2, n_3, n_4, n_5, w6228, w6230, w6231;
  not g173 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  nand g285 (out, w6228, n_4, n_5);
  or g6550 (w6228, sky130_fd_sc_hd__inv_1_0_Y[0], n_2);
  nand g286 (n_5, in[2], n_3);
  nand g287 (n_4, sram[1], in[1], w6230);
  not g6552 (w6230, sram[0]);
  and g288 (n_3, w6231, sram[0]);
  not g6553 (w6231, sram[1]);
  nand g289 (n_2, sram[1], sram[0]);
endmodule

module mux_tree_tapbuf_size2_42(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire n_1, n_2, w6232;
  nand g123 (out, n_1, n_2);
  nand g124 (n_2, sram[1], sram[0], in[0]);
  nand g125 (n_1, sram[1], in[1], w6232);
  not g6554 (w6232, sram[0]);
endmodule

module mux_tree_tapbuf_size2_43(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire n_0, n_1, w6233, w6234;
  not g80 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  nand g123 (out, w6233, n_1);
  or g6555 (w6233, sky130_fd_sc_hd__inv_1_0_Y[0], n_0);
  nand g124 (n_1, sram[1], in[1], w6234);
  not g6556 (w6234, sram[0]);
  nand g125 (n_0, sram[1], sram[0]);
endmodule

module mux_tree_tapbuf_size2_44(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire n_0, n_1, n_2, w6235;
  nand g118 (out, n_1, n_2);
  nand g119 (n_2, sram[1], sram[0], in[0]);
  nand g120 (n_1, n_0, in[1]);
  and g121 (n_0, w6235, sram[1]);
  not g6557 (w6235, sram[0]);
endmodule

module mux_tree_tapbuf_size2_45(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire n_0, n_1, w6236, w6237;
  not g80 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  nand g123 (out, w6236, n_1);
  or g6558 (w6236, sky130_fd_sc_hd__inv_1_0_Y[0], n_0);
  nand g124 (n_1, sram[1], in[1], w6237);
  not g6559 (w6237, sram[0]);
  nand g125 (n_0, sram[1], sram[0]);
endmodule

module mux_tree_tapbuf_size2_46(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire n_0, n_1, n_2, n_3, w6238;
  nand g118 (out, n_2, n_3);
  nand g119 (n_3, n_1, in[0]);
  nand g120 (n_2, n_0, in[1]);
  and g121 (n_1, sram[1], sram[0]);
  and g122 (n_0, w6238, sram[1]);
  not g6560 (w6238, sram[0]);
endmodule

module mux_tree_tapbuf_size2_47(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire n_1, n_2, n_3, w6239, w6240;
  not g87 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  nand g130 (out, w6239, n_3);
  or g6561 (w6239, sky130_fd_sc_hd__inv_1_0_Y[0], n_2);
  nand g131 (n_3, n_1, in[1]);
  nand g132 (n_2, sram[1], sram[0]);
  and g133 (n_1, w6240, sram[1]);
  not g6562 (w6240, sram[0]);
endmodule

module mux_tree_tapbuf_size2_48(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_1_Y;
  wire n_4, n_5, w6241, w6242;
  not g80 (sky130_fd_sc_hd__inv_1_1_Y[0], in[1]);
  nand g126 (out, w6241, n_5);
  or g6563 (w6241, sky130_fd_sc_hd__inv_1_1_Y[0], n_4);
  nand g127 (n_5, sram[1], sram[0], in[0]);
  nand g128 (n_4, w6242, sram[1]);
  not g6564 (w6242, sram[0]);
endmodule

module mux_tree_tapbuf_size3_21(in, sram, sram_inv, out);
  input [0:2] in;
  input [0:1] sram, sram_inv;
  output [0:0] out;
  wire [0:2] in;
  wire [0:1] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_1_Y;
  wire n_0, n_1, n_2, n_5, n_17, w6244, w6245, w6246;
  not g175 (sky130_fd_sc_hd__inv_1_1_Y[0], in[1]);
  nand g266 (out, n_17, n_5);
  nand g268 (n_5, in[2], n_1);
  nor g271 (n_2, sky130_fd_sc_hd__inv_1_1_Y[0], n_0);
  and g272 (n_1, w6244, sram[0]);
  not g6566 (w6244, sram[1]);
  nand g273 (n_0, w6245, sram[1]);
  not g6567 (w6245, sram[0]);
  nor g2 (n_17, w6246, n_2);
  and g6568 (w6246, sram[1], sram[0], in[0]);
endmodule

module mux_tree_tapbuf_size3_22(in, sram, sram_inv, out);
  input [0:2] in;
  input [0:1] sram, sram_inv;
  output [0:0] out;
  wire [0:2] in;
  wire [0:1] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire n_0, n_2, n_3, n_4, w6247, w6248;
  not g184 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  nand g254 (out, w6247, n_4, n_0);
  or g6569 (w6247, sky130_fd_sc_hd__inv_1_0_Y[0], n_3);
  nand g255 (n_4, sram[0], in[2], w6248);
  not g6570 (w6248, sram[1]);
  nand g257 (n_3, sram[1], sram[0]);
  not drc_bufs261 (n_2, sram[0]);
  nand g2 (n_0, n_2, sram[1], in[1]);
endmodule

module mux_tree_tapbuf_size3_23(in, sram, sram_inv, out);
  input [0:2] in;
  input [0:1] sram, sram_inv;
  output [0:0] out;
  wire [0:2] in;
  wire [0:1] sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire n_0, n_2, n_3, n_4, w6250, w6251;
  not g184 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  nand g267 (out, w6250, n_4, n_0);
  or g6572 (w6250, sky130_fd_sc_hd__inv_1_0_Y[0], n_3);
  nand g268 (n_4, sram[0], in[2], w6251);
  not g6573 (w6251, sram[1]);
  nand g270 (n_3, sram[1], sram[0]);
  not drc_bufs274 (n_2, sram[0]);
  nand g2 (n_0, n_2, sram[1], in[1]);
endmodule

module mux_tree_tapbuf_size2_49(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_1_Y;
  wire n_0, n_1, w6253, w6254;
  not g80 (sky130_fd_sc_hd__inv_1_1_Y[0], in[1]);
  nand g124 (out, w6253, n_1);
  or g6575 (w6253, sky130_fd_sc_hd__inv_1_1_Y[0], n_0);
  nand g125 (n_1, sram[1], sram[0], in[0]);
  nand g126 (n_0, w6254, sram[1]);
  not g6576 (w6254, sram[0]);
endmodule

module mux_tree_tapbuf_size2_50(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire n_1, n_2, n_3, w6255, w6256;
  not g87 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  nand g130 (out, w6255, n_3);
  or g6577 (w6255, sky130_fd_sc_hd__inv_1_0_Y[0], n_2);
  nand g131 (n_3, n_1, in[1]);
  nand g132 (n_2, sram[1], sram[0]);
  and g133 (n_1, w6256, sram[1]);
  not g6578 (w6256, sram[0]);
endmodule

module mux_tree_tapbuf_size2_51(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire [0:0] sky130_fd_sc_hd__inv_1_0_Y;
  wire n_1, n_2, n_3, w6257, w6258;
  not g87 (sky130_fd_sc_hd__inv_1_0_Y[0], in[0]);
  nand g130 (out, w6257, n_3);
  or g6579 (w6257, sky130_fd_sc_hd__inv_1_0_Y[0], n_2);
  nand g131 (n_3, n_1, in[1]);
  nand g132 (n_2, sram[1], sram[0]);
  and g133 (n_1, w6258, sram[1]);
  not g6580 (w6258, sram[0]);
endmodule

module mux_tree_tapbuf_size2_52(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire n_0, n_1, n_2, n_3, w6259;
  nand g118 (out, n_3, n_2);
  nand g119 (n_3, n_1, in[0]);
  nand g120 (n_2, n_0, in[1]);
  and g121 (n_1, sram[1], sram[0]);
  and g122 (n_0, w6259, sram[1]);
  not g6581 (w6259, sram[0]);
endmodule

module mux_tree_tapbuf_size2_53(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire n_0, n_1, n_2, n_3, w6260;
  nand g118 (out, n_3, n_2);
  nand g119 (n_3, n_1, in[0]);
  nand g120 (n_2, n_0, in[1]);
  and g121 (n_1, sram[1], sram[0]);
  and g122 (n_0, w6260, sram[1]);
  not g6582 (w6260, sram[0]);
endmodule

module mux_tree_tapbuf_size2_54(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire n_0, n_1, n_2;
  nand g118 (out, n_2, n_1);
  nand g119 (n_2, sram[1], sram[0], in[0]);
  nand g120 (n_1, n_0, sram[1], in[1]);
  not g121 (n_0, sram[0]);
endmodule

module mux_tree_tapbuf_size2_55(in, sram, sram_inv, out);
  input [0:1] in, sram, sram_inv;
  output [0:0] out;
  wire [0:1] in, sram, sram_inv;
  wire [0:0] out;
  wire n_0, n_1, n_2, w6261;
  nand g118 (out, n_2, n_1);
  nand g119 (n_2, sram[1], sram[0], in[0]);
  nand g120 (n_1, n_0, in[1]);
  and g121 (n_0, w6261, sram[1]);
  not g6583 (w6261, sram[0]);
endmodule

module sb_1__1_(pReset, prog_clk, chany_bottom_in,
     bottom_right_grid_left_width_0_height_0_subtile_0__pin_inpad_0_,
     bottom_right_grid_left_width_0_height_0_subtile_1__pin_inpad_0_,
     bottom_right_grid_left_width_0_height_0_subtile_2__pin_inpad_0_,
     bottom_right_grid_left_width_0_height_0_subtile_3__pin_inpad_0_,
     bottom_right_grid_left_width_0_height_0_subtile_4__pin_inpad_0_,
     bottom_right_grid_left_width_0_height_0_subtile_5__pin_inpad_0_,
     bottom_right_grid_left_width_0_height_0_subtile_6__pin_inpad_0_,
     bottom_right_grid_left_width_0_height_0_subtile_7__pin_inpad_0_,
     bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_1_,
     bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_5_,
     bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_9_,
     bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_13_,
     bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_17_,
     chanx_left_in,
     left_top_grid_bottom_width_0_height_0_subtile_0__pin_inpad_0_,
     left_top_grid_bottom_width_0_height_0_subtile_1__pin_inpad_0_,
     left_top_grid_bottom_width_0_height_0_subtile_2__pin_inpad_0_,
     left_top_grid_bottom_width_0_height_0_subtile_3__pin_inpad_0_,
     left_top_grid_bottom_width_0_height_0_subtile_4__pin_inpad_0_,
     left_top_grid_bottom_width_0_height_0_subtile_5__pin_inpad_0_,
     left_top_grid_bottom_width_0_height_0_subtile_6__pin_inpad_0_,
     left_top_grid_bottom_width_0_height_0_subtile_7__pin_inpad_0_,
     left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_,
     left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_,
     left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_,
     left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_,
     left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_,
     ccff_head, chany_bottom_out, chanx_left_out, ccff_tail);
  input [0:0] pReset, prog_clk,
       bottom_right_grid_left_width_0_height_0_subtile_0__pin_inpad_0_,
       bottom_right_grid_left_width_0_height_0_subtile_1__pin_inpad_0_,
       bottom_right_grid_left_width_0_height_0_subtile_2__pin_inpad_0_,
       bottom_right_grid_left_width_0_height_0_subtile_3__pin_inpad_0_,
       bottom_right_grid_left_width_0_height_0_subtile_4__pin_inpad_0_,
       bottom_right_grid_left_width_0_height_0_subtile_5__pin_inpad_0_,
       bottom_right_grid_left_width_0_height_0_subtile_6__pin_inpad_0_,
       bottom_right_grid_left_width_0_height_0_subtile_7__pin_inpad_0_,
       bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_1_,
       bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_5_,
       bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_9_,
       bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_13_,
       bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_17_,
       left_top_grid_bottom_width_0_height_0_subtile_0__pin_inpad_0_,
       left_top_grid_bottom_width_0_height_0_subtile_1__pin_inpad_0_,
       left_top_grid_bottom_width_0_height_0_subtile_2__pin_inpad_0_,
       left_top_grid_bottom_width_0_height_0_subtile_3__pin_inpad_0_,
       left_top_grid_bottom_width_0_height_0_subtile_4__pin_inpad_0_,
       left_top_grid_bottom_width_0_height_0_subtile_5__pin_inpad_0_,
       left_top_grid_bottom_width_0_height_0_subtile_6__pin_inpad_0_,
       left_top_grid_bottom_width_0_height_0_subtile_7__pin_inpad_0_,
       left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_,
       left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_,
       left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_,
       left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_,
       left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_,
       ccff_head;
  input [0:9] chany_bottom_in, chanx_left_in;
  output [0:9] chany_bottom_out, chanx_left_out;
  output [0:0] ccff_tail;
  wire [0:0] pReset, prog_clk,
       bottom_right_grid_left_width_0_height_0_subtile_0__pin_inpad_0_,
       bottom_right_grid_left_width_0_height_0_subtile_1__pin_inpad_0_,
       bottom_right_grid_left_width_0_height_0_subtile_2__pin_inpad_0_,
       bottom_right_grid_left_width_0_height_0_subtile_3__pin_inpad_0_,
       bottom_right_grid_left_width_0_height_0_subtile_4__pin_inpad_0_,
       bottom_right_grid_left_width_0_height_0_subtile_5__pin_inpad_0_,
       bottom_right_grid_left_width_0_height_0_subtile_6__pin_inpad_0_,
       bottom_right_grid_left_width_0_height_0_subtile_7__pin_inpad_0_,
       bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_1_,
       bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_5_,
       bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_9_,
       bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_13_,
       bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_17_,
       left_top_grid_bottom_width_0_height_0_subtile_0__pin_inpad_0_,
       left_top_grid_bottom_width_0_height_0_subtile_1__pin_inpad_0_,
       left_top_grid_bottom_width_0_height_0_subtile_2__pin_inpad_0_,
       left_top_grid_bottom_width_0_height_0_subtile_3__pin_inpad_0_,
       left_top_grid_bottom_width_0_height_0_subtile_4__pin_inpad_0_,
       left_top_grid_bottom_width_0_height_0_subtile_5__pin_inpad_0_,
       left_top_grid_bottom_width_0_height_0_subtile_6__pin_inpad_0_,
       left_top_grid_bottom_width_0_height_0_subtile_7__pin_inpad_0_,
       left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_,
       left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_,
       left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_,
       left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_,
       left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_,
       ccff_head;
  wire [0:9] chany_bottom_in, chanx_left_in;
  wire [0:9] chany_bottom_out, chanx_left_out;
  wire [0:0] ccff_tail;
  wire [0:0] mux_tree_tapbuf_size3_mem_0_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size3_0_sram;
  wire [0:1] mux_tree_tapbuf_size3_0_sram_inv;
  wire [0:0] mux_tree_tapbuf_size3_mem_1_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size3_1_sram;
  wire [0:1] mux_tree_tapbuf_size3_1_sram_inv;
  wire [0:0] mux_tree_tapbuf_size3_mem_2_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size3_2_sram;
  wire [0:1] mux_tree_tapbuf_size3_2_sram_inv;
  wire [0:0] mux_tree_tapbuf_size2_mem_0_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size2_0_sram;
  wire [0:1] mux_tree_tapbuf_size2_0_sram_inv;
  wire [0:0] mux_tree_tapbuf_size2_mem_1_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size2_1_sram;
  wire [0:1] mux_tree_tapbuf_size2_1_sram_inv;
  wire [0:0] mux_tree_tapbuf_size2_mem_2_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size2_2_sram;
  wire [0:1] mux_tree_tapbuf_size2_2_sram_inv;
  wire [0:0] mux_tree_tapbuf_size2_mem_3_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size2_3_sram;
  wire [0:1] mux_tree_tapbuf_size2_3_sram_inv;
  wire [0:0] mux_tree_tapbuf_size2_mem_4_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size2_4_sram;
  wire [0:1] mux_tree_tapbuf_size2_4_sram_inv;
  wire [0:0] mux_tree_tapbuf_size2_mem_5_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size2_5_sram;
  wire [0:1] mux_tree_tapbuf_size2_5_sram_inv;
  wire [0:0] mux_tree_tapbuf_size2_mem_6_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size2_6_sram;
  wire [0:1] mux_tree_tapbuf_size2_6_sram_inv;
  wire [0:0] mux_tree_tapbuf_size3_mem_3_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size3_3_sram;
  wire [0:1] mux_tree_tapbuf_size3_3_sram_inv;
  wire [0:0] mux_tree_tapbuf_size3_mem_4_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size3_4_sram;
  wire [0:1] mux_tree_tapbuf_size3_4_sram_inv;
  wire [0:0] mux_tree_tapbuf_size3_mem_5_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size3_5_sram;
  wire [0:1] mux_tree_tapbuf_size3_5_sram_inv;
  wire [0:0] mux_tree_tapbuf_size2_mem_7_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size2_7_sram;
  wire [0:1] mux_tree_tapbuf_size2_7_sram_inv;
  wire [0:0] mux_tree_tapbuf_size2_mem_8_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size2_8_sram;
  wire [0:1] mux_tree_tapbuf_size2_8_sram_inv;
  wire [0:0] mux_tree_tapbuf_size2_mem_9_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size2_9_sram;
  wire [0:1] mux_tree_tapbuf_size2_9_sram_inv;
  wire [0:0] mux_tree_tapbuf_size2_mem_10_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size2_10_sram;
  wire [0:1] mux_tree_tapbuf_size2_10_sram_inv;
  wire [0:0] mux_tree_tapbuf_size2_mem_11_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size2_11_sram;
  wire [0:1] mux_tree_tapbuf_size2_11_sram_inv;
  wire [0:0] mux_tree_tapbuf_size2_mem_12_ccff_tail;
  wire [0:1] mux_tree_tapbuf_size2_12_sram;
  wire [0:1] mux_tree_tapbuf_size2_12_sram_inv;
  wire [0:1] mux_tree_tapbuf_size2_13_sram;
  wire [0:1] mux_tree_tapbuf_size2_13_sram_inv;
  wire UNCONNECTED883, UNCONNECTED884, UNCONNECTED885, UNCONNECTED886,
       UNCONNECTED887, UNCONNECTED888, UNCONNECTED889, UNCONNECTED890;
  wire UNCONNECTED891, UNCONNECTED892, UNCONNECTED893, UNCONNECTED894,
       UNCONNECTED895, UNCONNECTED896, UNCONNECTED897, UNCONNECTED898;
  wire UNCONNECTED899, UNCONNECTED900, UNCONNECTED901, UNCONNECTED902,
       UNCONNECTED_HIER_Z1486, UNCONNECTED_HIER_Z1487,
       UNCONNECTED_HIER_Z1488, UNCONNECTED_HIER_Z1489;
  wire UNCONNECTED_HIER_Z1490, UNCONNECTED_HIER_Z1491,
       UNCONNECTED_HIER_Z1492, UNCONNECTED_HIER_Z1493,
       UNCONNECTED_HIER_Z1494, UNCONNECTED_HIER_Z1495,
       UNCONNECTED_HIER_Z1496, UNCONNECTED_HIER_Z1497;
  wire UNCONNECTED_HIER_Z1498, UNCONNECTED_HIER_Z1499,
       UNCONNECTED_HIER_Z1500, UNCONNECTED_HIER_Z1501,
       UNCONNECTED_HIER_Z1502, UNCONNECTED_HIER_Z1503,
       UNCONNECTED_HIER_Z1504, UNCONNECTED_HIER_Z1505;
  wire UNCONNECTED_HIER_Z1506, UNCONNECTED_HIER_Z1507,
       UNCONNECTED_HIER_Z1508, UNCONNECTED_HIER_Z1509,
       UNCONNECTED_HIER_Z1510, UNCONNECTED_HIER_Z1511,
       UNCONNECTED_HIER_Z1512, UNCONNECTED_HIER_Z1513;
  wire UNCONNECTED_HIER_Z1514, UNCONNECTED_HIER_Z1515,
       UNCONNECTED_HIER_Z1516, UNCONNECTED_HIER_Z1517,
       UNCONNECTED_HIER_Z1518, UNCONNECTED_HIER_Z1519,
       UNCONNECTED_HIER_Z1520, UNCONNECTED_HIER_Z1521;
  wire UNCONNECTED_HIER_Z1522, UNCONNECTED_HIER_Z1523,
       UNCONNECTED_HIER_Z1524, UNCONNECTED_HIER_Z1525;
  mux_tree_tapbuf_size3_mem_18 mem_bottom_track_1(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head (ccff_head), .ccff_tail
       (mux_tree_tapbuf_size3_mem_0_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size3_0_sram[0], UNCONNECTED883}), .mem_outb
       (mux_tree_tapbuf_size3_0_sram_inv));
  mux_tree_tapbuf_size3_mem_19 mem_bottom_track_3(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size3_mem_0_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size3_mem_1_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size3_1_sram[0], UNCONNECTED884}), .mem_outb
       (mux_tree_tapbuf_size3_1_sram_inv));
  mux_tree_tapbuf_size3_mem_20 mem_bottom_track_5(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size3_mem_1_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size3_mem_2_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size3_2_sram[0], UNCONNECTED885}), .mem_outb
       (mux_tree_tapbuf_size3_2_sram_inv));
  mux_tree_tapbuf_size2_mem_42 mem_bottom_track_7(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size3_mem_2_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_0_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size2_0_sram[0], UNCONNECTED886}), .mem_outb
       (mux_tree_tapbuf_size2_0_sram_inv));
  mux_tree_tapbuf_size2_mem_43 mem_bottom_track_9(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_0_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_1_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size2_1_sram[0], UNCONNECTED887}), .mem_outb
       (mux_tree_tapbuf_size2_1_sram_inv));
  mux_tree_tapbuf_size2_mem_44 mem_bottom_track_11(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_1_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_2_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size2_2_sram[0], UNCONNECTED888}), .mem_outb
       (mux_tree_tapbuf_size2_2_sram_inv));
  mux_tree_tapbuf_size2_mem_45 mem_bottom_track_13(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_2_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_3_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size2_3_sram[0], UNCONNECTED889}), .mem_outb
       (mux_tree_tapbuf_size2_3_sram_inv));
  mux_tree_tapbuf_size2_mem_46 mem_bottom_track_15(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_3_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_4_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size2_4_sram[0], UNCONNECTED890}), .mem_outb
       (mux_tree_tapbuf_size2_4_sram_inv));
  mux_tree_tapbuf_size2_mem_47 mem_bottom_track_17(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_4_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_5_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size2_5_sram[0], UNCONNECTED891}), .mem_outb
       (mux_tree_tapbuf_size2_5_sram_inv));
  mux_tree_tapbuf_size2_mem_48 mem_bottom_track_19(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_5_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_6_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size2_6_sram[0], UNCONNECTED892}), .mem_outb
       (mux_tree_tapbuf_size2_6_sram_inv));
  mux_tree_tapbuf_size3_mem_21 mem_left_track_1(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_6_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size3_mem_3_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size3_3_sram[0], UNCONNECTED893}), .mem_outb
       (mux_tree_tapbuf_size3_3_sram_inv));
  mux_tree_tapbuf_size3_mem_22 mem_left_track_3(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size3_mem_3_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size3_mem_4_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size3_4_sram[0], UNCONNECTED894}), .mem_outb
       (mux_tree_tapbuf_size3_4_sram_inv));
  mux_tree_tapbuf_size3_mem_23 mem_left_track_5(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size3_mem_4_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size3_mem_5_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size3_5_sram[0], UNCONNECTED895}), .mem_outb
       (mux_tree_tapbuf_size3_5_sram_inv));
  mux_tree_tapbuf_size2_mem_49 mem_left_track_7(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size3_mem_5_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_7_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size2_7_sram[0], UNCONNECTED896}), .mem_outb
       (mux_tree_tapbuf_size2_7_sram_inv));
  mux_tree_tapbuf_size2_mem_50 mem_left_track_9(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_7_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_8_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size2_8_sram[0], UNCONNECTED897}), .mem_outb
       (mux_tree_tapbuf_size2_8_sram_inv));
  mux_tree_tapbuf_size2_mem_51 mem_left_track_11(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_8_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_9_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size2_9_sram[0], UNCONNECTED898}), .mem_outb
       (mux_tree_tapbuf_size2_9_sram_inv));
  mux_tree_tapbuf_size2_mem_52 mem_left_track_13(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_9_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_10_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size2_10_sram[0], UNCONNECTED899}), .mem_outb
       (mux_tree_tapbuf_size2_10_sram_inv));
  mux_tree_tapbuf_size2_mem_53 mem_left_track_15(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_10_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_11_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size2_11_sram[0], UNCONNECTED900}), .mem_outb
       (mux_tree_tapbuf_size2_11_sram_inv));
  mux_tree_tapbuf_size2_mem_54 mem_left_track_17(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_11_ccff_tail), .ccff_tail
       (mux_tree_tapbuf_size2_mem_12_ccff_tail), .mem_out
       ({mux_tree_tapbuf_size2_12_sram[0], UNCONNECTED901}), .mem_outb
       (mux_tree_tapbuf_size2_12_sram_inv));
  mux_tree_tapbuf_size2_mem_55 mem_left_track_19(.pReset (pReset),
       .prog_clk (prog_clk), .ccff_head
       (mux_tree_tapbuf_size2_mem_12_ccff_tail), .ccff_tail
       (ccff_tail), .mem_out ({mux_tree_tapbuf_size2_13_sram[0],
       UNCONNECTED902}), .mem_outb (mux_tree_tapbuf_size2_13_sram_inv));
  mux_tree_tapbuf_size3_18 mux_bottom_track_1(.in
       ({bottom_right_grid_left_width_0_height_0_subtile_0__pin_inpad_0_,
       bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_9_,
       chanx_left_in[1]}), .sram ({mux_tree_tapbuf_size3_0_sram[0],
       mux_tree_tapbuf_size3_mem_0_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1486, UNCONNECTED_HIER_Z1487}), .out
       (chany_bottom_out[0]));
  mux_tree_tapbuf_size3_19 mux_bottom_track_3(.in
       ({bottom_right_grid_left_width_0_height_0_subtile_1__pin_inpad_0_,
       bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_13_,
       chanx_left_in[2]}), .sram ({mux_tree_tapbuf_size3_1_sram[0],
       mux_tree_tapbuf_size3_mem_1_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1488, UNCONNECTED_HIER_Z1489}), .out
       (chany_bottom_out[1]));
  mux_tree_tapbuf_size3_20 mux_bottom_track_5(.in
       ({bottom_right_grid_left_width_0_height_0_subtile_2__pin_inpad_0_,
       bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_17_,
       chanx_left_in[3]}), .sram ({mux_tree_tapbuf_size3_2_sram[0],
       mux_tree_tapbuf_size3_mem_2_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1490, UNCONNECTED_HIER_Z1491}), .out
       (chany_bottom_out[2]));
  mux_tree_tapbuf_size2_42 mux_bottom_track_7(.in
       ({bottom_right_grid_left_width_0_height_0_subtile_3__pin_inpad_0_,
       chanx_left_in[4]}), .sram ({mux_tree_tapbuf_size2_0_sram[0],
       mux_tree_tapbuf_size2_mem_0_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1492, UNCONNECTED_HIER_Z1493}), .out
       (chany_bottom_out[3]));
  mux_tree_tapbuf_size2_43 mux_bottom_track_9(.in
       ({bottom_right_grid_left_width_0_height_0_subtile_4__pin_inpad_0_,
       chanx_left_in[5]}), .sram ({mux_tree_tapbuf_size2_1_sram[0],
       mux_tree_tapbuf_size2_mem_1_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1494, UNCONNECTED_HIER_Z1495}), .out
       (chany_bottom_out[4]));
  mux_tree_tapbuf_size2_44 mux_bottom_track_11(.in
       ({bottom_right_grid_left_width_0_height_0_subtile_5__pin_inpad_0_,
       chanx_left_in[6]}), .sram ({mux_tree_tapbuf_size2_2_sram[0],
       mux_tree_tapbuf_size2_mem_2_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1496, UNCONNECTED_HIER_Z1497}), .out
       (chany_bottom_out[5]));
  mux_tree_tapbuf_size2_45 mux_bottom_track_13(.in
       ({bottom_right_grid_left_width_0_height_0_subtile_6__pin_inpad_0_,
       chanx_left_in[7]}), .sram ({mux_tree_tapbuf_size2_3_sram[0],
       mux_tree_tapbuf_size2_mem_3_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1498, UNCONNECTED_HIER_Z1499}), .out
       (chany_bottom_out[6]));
  mux_tree_tapbuf_size2_46 mux_bottom_track_15(.in
       ({bottom_right_grid_left_width_0_height_0_subtile_7__pin_inpad_0_,
       chanx_left_in[8]}), .sram ({mux_tree_tapbuf_size2_4_sram[0],
       mux_tree_tapbuf_size2_mem_4_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1500, UNCONNECTED_HIER_Z1501}), .out
       (chany_bottom_out[7]));
  mux_tree_tapbuf_size2_47 mux_bottom_track_17(.in
       ({bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_1_,
       chanx_left_in[9]}), .sram ({mux_tree_tapbuf_size2_5_sram[0],
       mux_tree_tapbuf_size2_mem_5_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1502, UNCONNECTED_HIER_Z1503}), .out
       (chany_bottom_out[8]));
  mux_tree_tapbuf_size2_48 mux_bottom_track_19(.in
       ({bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_5_,
       chanx_left_in[0]}), .sram ({mux_tree_tapbuf_size2_6_sram[0],
       mux_tree_tapbuf_size2_mem_6_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1504, UNCONNECTED_HIER_Z1505}), .out
       (chany_bottom_out[9]));
  mux_tree_tapbuf_size3_21 mux_left_track_1(.in ({chany_bottom_in[9],
       left_top_grid_bottom_width_0_height_0_subtile_0__pin_inpad_0_,
       left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_}),
       .sram ({mux_tree_tapbuf_size3_3_sram[0],
       mux_tree_tapbuf_size3_mem_3_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1506, UNCONNECTED_HIER_Z1507}), .out
       (chanx_left_out[0]));
  mux_tree_tapbuf_size3_22 mux_left_track_3(.in ({chany_bottom_in[0],
       left_top_grid_bottom_width_0_height_0_subtile_1__pin_inpad_0_,
       left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_}),
       .sram ({mux_tree_tapbuf_size3_4_sram[0],
       mux_tree_tapbuf_size3_mem_4_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1508, UNCONNECTED_HIER_Z1509}), .out
       (chanx_left_out[1]));
  mux_tree_tapbuf_size3_23 mux_left_track_5(.in ({chany_bottom_in[1],
       left_top_grid_bottom_width_0_height_0_subtile_2__pin_inpad_0_,
       left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_}),
       .sram ({mux_tree_tapbuf_size3_5_sram[0],
       mux_tree_tapbuf_size3_mem_5_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1510, UNCONNECTED_HIER_Z1511}), .out
       (chanx_left_out[2]));
  mux_tree_tapbuf_size2_49 mux_left_track_7(.in ({chany_bottom_in[2],
       left_top_grid_bottom_width_0_height_0_subtile_3__pin_inpad_0_}),
       .sram ({mux_tree_tapbuf_size2_7_sram[0],
       mux_tree_tapbuf_size2_mem_7_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1512, UNCONNECTED_HIER_Z1513}), .out
       (chanx_left_out[3]));
  mux_tree_tapbuf_size2_50 mux_left_track_9(.in ({chany_bottom_in[3],
       left_top_grid_bottom_width_0_height_0_subtile_4__pin_inpad_0_}),
       .sram ({mux_tree_tapbuf_size2_8_sram[0],
       mux_tree_tapbuf_size2_mem_8_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1514, UNCONNECTED_HIER_Z1515}), .out
       (chanx_left_out[4]));
  mux_tree_tapbuf_size2_51 mux_left_track_11(.in ({chany_bottom_in[4],
       left_top_grid_bottom_width_0_height_0_subtile_5__pin_inpad_0_}),
       .sram ({mux_tree_tapbuf_size2_9_sram[0],
       mux_tree_tapbuf_size2_mem_9_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1516, UNCONNECTED_HIER_Z1517}), .out
       (chanx_left_out[5]));
  mux_tree_tapbuf_size2_52 mux_left_track_13(.in ({chany_bottom_in[5],
       left_top_grid_bottom_width_0_height_0_subtile_6__pin_inpad_0_}),
       .sram ({mux_tree_tapbuf_size2_10_sram[0],
       mux_tree_tapbuf_size2_mem_10_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1518, UNCONNECTED_HIER_Z1519}), .out
       (chanx_left_out[6]));
  mux_tree_tapbuf_size2_53 mux_left_track_15(.in ({chany_bottom_in[6],
       left_top_grid_bottom_width_0_height_0_subtile_7__pin_inpad_0_}),
       .sram ({mux_tree_tapbuf_size2_11_sram[0],
       mux_tree_tapbuf_size2_mem_11_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1520, UNCONNECTED_HIER_Z1521}), .out
       (chanx_left_out[7]));
  mux_tree_tapbuf_size2_54 mux_left_track_17(.in ({chany_bottom_in[7],
       left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_}),
       .sram ({mux_tree_tapbuf_size2_12_sram[0],
       mux_tree_tapbuf_size2_mem_12_ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1522, UNCONNECTED_HIER_Z1523}), .out
       (chanx_left_out[8]));
  mux_tree_tapbuf_size2_55 mux_left_track_19(.in ({chany_bottom_in[8],
       left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_}),
       .sram ({mux_tree_tapbuf_size2_13_sram[0], ccff_tail}), .sram_inv
       ({UNCONNECTED_HIER_Z1524, UNCONNECTED_HIER_Z1525}), .out
       (chanx_left_out[9]));
endmodule

module fpga_top(pReset, prog_clk, set, reset, clk, gfpga_pad_GPIO_PAD,
     ccff_head, ccff_tail);
  input [0:0] pReset, prog_clk, set, reset, clk, ccff_head;
  output [0:0] ccff_tail;
  inout [0:31] gfpga_pad_GPIO_PAD;
  wire [0:0] pReset, prog_clk, set, reset, clk, ccff_head;
  wire [0:0] ccff_tail;
  wire [0:31] gfpga_pad_GPIO_PAD;
  wire [0:9] sb_0__0__0_chanx_right_out;
  wire [0:9] sb_1__0__0_chanx_left_out;
  wire [0:0] sb_1__0__0_ccff_tail;
  wire [0:9] cbx_1__0__0_chanx_left_out;
  wire [0:9] cbx_1__0__0_chanx_right_out;
  wire [0:0]
       cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_2_;
  wire [0:0]
       cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_6_;
  wire [0:0]
       cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_10_;
  wire [0:0]
       cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_14_;
  wire [0:0]
       cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_18_;
  wire [0:0]
       cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_;
  wire [0:0]
       cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_;
  wire [0:0]
       cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_;
  wire [0:0]
       cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_;
  wire [0:0]
       cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_;
  wire [0:0]
       cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_0__pin_outpad_0_;
  wire [0:0]
       cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_1__pin_outpad_0_;
  wire [0:0]
       cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_2__pin_outpad_0_;
  wire [0:0]
       cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_3__pin_outpad_0_;
  wire [0:0]
       cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_4__pin_outpad_0_;
  wire [0:0]
       cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_5__pin_outpad_0_;
  wire [0:0]
       cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_6__pin_outpad_0_;
  wire [0:0]
       cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_7__pin_outpad_0_;
  wire [0:0] cbx_1__0__0_ccff_tail;
  wire [0:9] sb_0__1__0_chanx_right_out;
  wire [0:9] sb_1__1__0_chanx_left_out;
  wire [0:0] sb_1__1__0_ccff_tail;
  wire [0:9] cbx_1__1__0_chanx_left_out;
  wire [0:9] cbx_1__1__0_chanx_right_out;
  wire [0:0]
       cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_0__pin_outpad_0_;
  wire [0:0]
       cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_1__pin_outpad_0_;
  wire [0:0]
       cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_2__pin_outpad_0_;
  wire [0:0]
       cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_3__pin_outpad_0_;
  wire [0:0]
       cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_4__pin_outpad_0_;
  wire [0:0]
       cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_5__pin_outpad_0_;
  wire [0:0]
       cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_6__pin_outpad_0_;
  wire [0:0]
       cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_7__pin_outpad_0_;
  wire [0:0]
       cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_;
  wire [0:0]
       cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_;
  wire [0:0]
       cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_;
  wire [0:0]
       cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_;
  wire [0:0]
       cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_;
  wire [0:0]
       cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_;
  wire [0:0]
       cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_;
  wire [0:0]
       cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_;
  wire [0:0]
       cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_;
  wire [0:0]
       cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_;
  wire [0:0] cbx_1__1__0_ccff_tail;
  wire [0:9] sb_0__0__0_chany_top_out;
  wire [0:9] sb_0__1__0_chany_bottom_out;
  wire [0:0] sb_0__1__0_ccff_tail;
  wire [0:9] cby_0__1__0_chany_bottom_out;
  wire [0:9] cby_0__1__0_chany_top_out;
  wire [0:0]
       cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_3_;
  wire [0:0]
       cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_7_;
  wire [0:0]
       cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_11_;
  wire [0:0]
       cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_15_;
  wire [0:0]
       cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_19_;
  wire [0:0]
       cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_23_;
  wire [0:0]
       cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_27_;
  wire [0:0]
       cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_31_;
  wire [0:0]
       cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_35_;
  wire [0:0]
       cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_39_;
  wire [0:0]
       cby_0__1__0_left_grid_right_width_0_height_0_subtile_0__pin_outpad_0_;
  wire [0:0]
       cby_0__1__0_left_grid_right_width_0_height_0_subtile_1__pin_outpad_0_;
  wire [0:0]
       cby_0__1__0_left_grid_right_width_0_height_0_subtile_2__pin_outpad_0_;
  wire [0:0]
       cby_0__1__0_left_grid_right_width_0_height_0_subtile_3__pin_outpad_0_;
  wire [0:0]
       cby_0__1__0_left_grid_right_width_0_height_0_subtile_4__pin_outpad_0_;
  wire [0:0]
       cby_0__1__0_left_grid_right_width_0_height_0_subtile_5__pin_outpad_0_;
  wire [0:0]
       cby_0__1__0_left_grid_right_width_0_height_0_subtile_6__pin_outpad_0_;
  wire [0:0]
       cby_0__1__0_left_grid_right_width_0_height_0_subtile_7__pin_outpad_0_;
  wire [0:0] cby_0__1__0_ccff_tail;
  wire [0:9] sb_1__0__0_chany_top_out;
  wire [0:9] sb_1__1__0_chany_bottom_out;
  wire [0:9] cby_1__1__0_chany_bottom_out;
  wire [0:9] cby_1__1__0_chany_top_out;
  wire [0:0]
       cby_1__1__0_right_grid_left_width_0_height_0_subtile_0__pin_outpad_0_;
  wire [0:0]
       cby_1__1__0_right_grid_left_width_0_height_0_subtile_1__pin_outpad_0_;
  wire [0:0]
       cby_1__1__0_right_grid_left_width_0_height_0_subtile_2__pin_outpad_0_;
  wire [0:0]
       cby_1__1__0_right_grid_left_width_0_height_0_subtile_3__pin_outpad_0_;
  wire [0:0]
       cby_1__1__0_right_grid_left_width_0_height_0_subtile_4__pin_outpad_0_;
  wire [0:0]
       cby_1__1__0_right_grid_left_width_0_height_0_subtile_5__pin_outpad_0_;
  wire [0:0]
       cby_1__1__0_right_grid_left_width_0_height_0_subtile_6__pin_outpad_0_;
  wire [0:0]
       cby_1__1__0_right_grid_left_width_0_height_0_subtile_7__pin_outpad_0_;
  wire [0:0]
       cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_1_;
  wire [0:0]
       cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_5_;
  wire [0:0]
       cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_9_;
  wire [0:0]
       cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_13_;
  wire [0:0]
       cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_17_;
  wire [0:0]
       cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_21_;
  wire [0:0]
       cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_25_;
  wire [0:0]
       cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_29_;
  wire [0:0]
       cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_33_;
  wire [0:0]
       cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_37_;
  wire [0:0] cby_1__1__0_ccff_tail;
  wire [0:0] grid_clb_0_top_width_0_height_0_subtile_0__pin_O_0_;
  wire [0:0] grid_clb_0_top_width_0_height_0_subtile_0__pin_O_4_;
  wire [0:0] grid_clb_0_top_width_0_height_0_subtile_0__pin_O_8_;
  wire [0:0] grid_clb_0_top_width_0_height_0_subtile_0__pin_O_12_;
  wire [0:0] grid_clb_0_top_width_0_height_0_subtile_0__pin_O_16_;
  wire [0:0] grid_clb_0_right_width_0_height_0_subtile_0__pin_O_1_;
  wire [0:0] grid_clb_0_right_width_0_height_0_subtile_0__pin_O_5_;
  wire [0:0] grid_clb_0_right_width_0_height_0_subtile_0__pin_O_9_;
  wire [0:0] grid_clb_0_right_width_0_height_0_subtile_0__pin_O_13_;
  wire [0:0] grid_clb_0_right_width_0_height_0_subtile_0__pin_O_17_;
  wire [0:0] grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_2_;
  wire [0:0] grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_6_;
  wire [0:0] grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_10_;
  wire [0:0] grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_14_;
  wire [0:0] grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_18_;
  wire [0:0] grid_clb_0_left_width_0_height_0_subtile_0__pin_O_3_;
  wire [0:0] grid_clb_0_left_width_0_height_0_subtile_0__pin_O_7_;
  wire [0:0] grid_clb_0_left_width_0_height_0_subtile_0__pin_O_11_;
  wire [0:0] grid_clb_0_left_width_0_height_0_subtile_0__pin_O_15_;
  wire [0:0] grid_clb_0_left_width_0_height_0_subtile_0__pin_O_19_;
  wire [0:0]
       grid_io_bottom_0_top_width_0_height_0_subtile_0__pin_inpad_0_;
  wire [0:0]
       grid_io_bottom_0_top_width_0_height_0_subtile_1__pin_inpad_0_;
  wire [0:0]
       grid_io_bottom_0_top_width_0_height_0_subtile_2__pin_inpad_0_;
  wire [0:0]
       grid_io_bottom_0_top_width_0_height_0_subtile_3__pin_inpad_0_;
  wire [0:0]
       grid_io_bottom_0_top_width_0_height_0_subtile_4__pin_inpad_0_;
  wire [0:0]
       grid_io_bottom_0_top_width_0_height_0_subtile_5__pin_inpad_0_;
  wire [0:0]
       grid_io_bottom_0_top_width_0_height_0_subtile_6__pin_inpad_0_;
  wire [0:0]
       grid_io_bottom_0_top_width_0_height_0_subtile_7__pin_inpad_0_;
  wire [0:0] grid_io_bottom_0_ccff_tail;
  wire [0:0]
       grid_io_left_0_right_width_0_height_0_subtile_0__pin_inpad_0_;
  wire [0:0]
       grid_io_left_0_right_width_0_height_0_subtile_1__pin_inpad_0_;
  wire [0:0]
       grid_io_left_0_right_width_0_height_0_subtile_2__pin_inpad_0_;
  wire [0:0]
       grid_io_left_0_right_width_0_height_0_subtile_3__pin_inpad_0_;
  wire [0:0]
       grid_io_left_0_right_width_0_height_0_subtile_4__pin_inpad_0_;
  wire [0:0]
       grid_io_left_0_right_width_0_height_0_subtile_5__pin_inpad_0_;
  wire [0:0]
       grid_io_left_0_right_width_0_height_0_subtile_6__pin_inpad_0_;
  wire [0:0]
       grid_io_left_0_right_width_0_height_0_subtile_7__pin_inpad_0_;
  wire [0:0] grid_io_left_0_ccff_tail;
  wire [0:0]
       grid_io_right_0_left_width_0_height_0_subtile_0__pin_inpad_0_;
  wire [0:0]
       grid_io_right_0_left_width_0_height_0_subtile_1__pin_inpad_0_;
  wire [0:0]
       grid_io_right_0_left_width_0_height_0_subtile_2__pin_inpad_0_;
  wire [0:0]
       grid_io_right_0_left_width_0_height_0_subtile_3__pin_inpad_0_;
  wire [0:0]
       grid_io_right_0_left_width_0_height_0_subtile_4__pin_inpad_0_;
  wire [0:0]
       grid_io_right_0_left_width_0_height_0_subtile_5__pin_inpad_0_;
  wire [0:0]
       grid_io_right_0_left_width_0_height_0_subtile_6__pin_inpad_0_;
  wire [0:0]
       grid_io_right_0_left_width_0_height_0_subtile_7__pin_inpad_0_;
  wire [0:0] grid_io_right_0_ccff_tail;
  wire [0:0]
       grid_io_top_0_bottom_width_0_height_0_subtile_0__pin_inpad_0_;
  wire [0:0]
       grid_io_top_0_bottom_width_0_height_0_subtile_1__pin_inpad_0_;
  wire [0:0]
       grid_io_top_0_bottom_width_0_height_0_subtile_2__pin_inpad_0_;
  wire [0:0]
       grid_io_top_0_bottom_width_0_height_0_subtile_3__pin_inpad_0_;
  wire [0:0]
       grid_io_top_0_bottom_width_0_height_0_subtile_4__pin_inpad_0_;
  wire [0:0]
       grid_io_top_0_bottom_width_0_height_0_subtile_5__pin_inpad_0_;
  wire [0:0]
       grid_io_top_0_bottom_width_0_height_0_subtile_6__pin_inpad_0_;
  wire [0:0]
       grid_io_top_0_bottom_width_0_height_0_subtile_7__pin_inpad_0_;
  wire [0:0] grid_io_top_0_ccff_tail;
  wire [0:0] sb_0__0__0_ccff_tail;
  wire UNCONNECTED_HIER_Z1526;
  cbx_1__0_ cbx_1__0_(.pReset (pReset), .prog_clk (prog_clk),
       .chanx_left_in (sb_0__0__0_chanx_right_out), .chanx_right_in
       (sb_1__0__0_chanx_left_out), .ccff_head (sb_1__0__0_ccff_tail),
       .chanx_left_out (cbx_1__0__0_chanx_left_out), .chanx_right_out
       (cbx_1__0__0_chanx_right_out),
       .top_grid_bottom_width_0_height_0_subtile_0__pin_I_2_
       (cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_2_),
       .top_grid_bottom_width_0_height_0_subtile_0__pin_I_6_
       (cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_6_),
       .top_grid_bottom_width_0_height_0_subtile_0__pin_I_10_
       (cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_10_),
       .top_grid_bottom_width_0_height_0_subtile_0__pin_I_14_
       (cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_14_),
       .top_grid_bottom_width_0_height_0_subtile_0__pin_I_18_
       (cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_18_),
       .top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_
       (cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_),
       .top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_
       (cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_),
       .top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_
       (cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_),
       .top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_
       (cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_),
       .top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_
       (cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_),
       .bottom_grid_top_width_0_height_0_subtile_0__pin_outpad_0_
       (cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_0__pin_outpad_0_),
       .bottom_grid_top_width_0_height_0_subtile_1__pin_outpad_0_
       (cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_1__pin_outpad_0_),
       .bottom_grid_top_width_0_height_0_subtile_2__pin_outpad_0_
       (cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_2__pin_outpad_0_),
       .bottom_grid_top_width_0_height_0_subtile_3__pin_outpad_0_
       (cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_3__pin_outpad_0_),
       .bottom_grid_top_width_0_height_0_subtile_4__pin_outpad_0_
       (cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_4__pin_outpad_0_),
       .bottom_grid_top_width_0_height_0_subtile_5__pin_outpad_0_
       (cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_5__pin_outpad_0_),
       .bottom_grid_top_width_0_height_0_subtile_6__pin_outpad_0_
       (cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_6__pin_outpad_0_),
       .bottom_grid_top_width_0_height_0_subtile_7__pin_outpad_0_
       (cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_7__pin_outpad_0_),
       .ccff_tail (cbx_1__0__0_ccff_tail));
  cbx_1__1_ cbx_1__1_(.pReset (pReset), .prog_clk (prog_clk),
       .chanx_left_in (sb_0__1__0_chanx_right_out), .chanx_right_in
       (sb_1__1__0_chanx_left_out), .ccff_head (sb_1__1__0_ccff_tail),
       .chanx_left_out (cbx_1__1__0_chanx_left_out), .chanx_right_out
       (cbx_1__1__0_chanx_right_out),
       .top_grid_bottom_width_0_height_0_subtile_0__pin_outpad_0_
       (cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_0__pin_outpad_0_),
       .top_grid_bottom_width_0_height_0_subtile_1__pin_outpad_0_
       (cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_1__pin_outpad_0_),
       .top_grid_bottom_width_0_height_0_subtile_2__pin_outpad_0_
       (cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_2__pin_outpad_0_),
       .top_grid_bottom_width_0_height_0_subtile_3__pin_outpad_0_
       (cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_3__pin_outpad_0_),
       .top_grid_bottom_width_0_height_0_subtile_4__pin_outpad_0_
       (cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_4__pin_outpad_0_),
       .top_grid_bottom_width_0_height_0_subtile_5__pin_outpad_0_
       (cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_5__pin_outpad_0_),
       .top_grid_bottom_width_0_height_0_subtile_6__pin_outpad_0_
       (cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_6__pin_outpad_0_),
       .top_grid_bottom_width_0_height_0_subtile_7__pin_outpad_0_
       (cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_7__pin_outpad_0_),
       .bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_
       (cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_),
       .bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_
       (cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_),
       .bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_
       (cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_),
       .bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_
       (cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_),
       .bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_
       (cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_),
       .bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_
       (cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_),
       .bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_
       (cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_),
       .bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_
       (cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_),
       .bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_
       (cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_),
       .bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_
       (cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_),
       .ccff_tail (cbx_1__1__0_ccff_tail));
  cby_0__1_ cby_0__1_(.pReset (pReset), .prog_clk (prog_clk),
       .chany_bottom_in (sb_0__0__0_chany_top_out), .chany_top_in
       (sb_0__1__0_chany_bottom_out), .ccff_head
       (sb_0__1__0_ccff_tail), .chany_bottom_out
       (cby_0__1__0_chany_bottom_out), .chany_top_out
       (cby_0__1__0_chany_top_out),
       .right_grid_left_width_0_height_0_subtile_0__pin_I_3_
       (cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_3_),
       .right_grid_left_width_0_height_0_subtile_0__pin_I_7_
       (cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_7_),
       .right_grid_left_width_0_height_0_subtile_0__pin_I_11_
       (cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_11_),
       .right_grid_left_width_0_height_0_subtile_0__pin_I_15_
       (cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_15_),
       .right_grid_left_width_0_height_0_subtile_0__pin_I_19_
       (cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_19_),
       .right_grid_left_width_0_height_0_subtile_0__pin_I_23_
       (cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_23_),
       .right_grid_left_width_0_height_0_subtile_0__pin_I_27_
       (cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_27_),
       .right_grid_left_width_0_height_0_subtile_0__pin_I_31_
       (cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_31_),
       .right_grid_left_width_0_height_0_subtile_0__pin_I_35_
       (cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_35_),
       .right_grid_left_width_0_height_0_subtile_0__pin_I_39_
       (cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_39_),
       .left_grid_right_width_0_height_0_subtile_0__pin_outpad_0_
       (cby_0__1__0_left_grid_right_width_0_height_0_subtile_0__pin_outpad_0_),
       .left_grid_right_width_0_height_0_subtile_1__pin_outpad_0_
       (cby_0__1__0_left_grid_right_width_0_height_0_subtile_1__pin_outpad_0_),
       .left_grid_right_width_0_height_0_subtile_2__pin_outpad_0_
       (cby_0__1__0_left_grid_right_width_0_height_0_subtile_2__pin_outpad_0_),
       .left_grid_right_width_0_height_0_subtile_3__pin_outpad_0_
       (cby_0__1__0_left_grid_right_width_0_height_0_subtile_3__pin_outpad_0_),
       .left_grid_right_width_0_height_0_subtile_4__pin_outpad_0_
       (cby_0__1__0_left_grid_right_width_0_height_0_subtile_4__pin_outpad_0_),
       .left_grid_right_width_0_height_0_subtile_5__pin_outpad_0_
       (cby_0__1__0_left_grid_right_width_0_height_0_subtile_5__pin_outpad_0_),
       .left_grid_right_width_0_height_0_subtile_6__pin_outpad_0_
       (cby_0__1__0_left_grid_right_width_0_height_0_subtile_6__pin_outpad_0_),
       .left_grid_right_width_0_height_0_subtile_7__pin_outpad_0_
       (cby_0__1__0_left_grid_right_width_0_height_0_subtile_7__pin_outpad_0_),
       .ccff_tail (cby_0__1__0_ccff_tail));
  cby_1__1_ cby_1__1_(.pReset (pReset), .prog_clk (prog_clk),
       .chany_bottom_in (sb_1__0__0_chany_top_out), .chany_top_in
       (sb_1__1__0_chany_bottom_out), .ccff_head
       (cbx_1__1__0_ccff_tail), .chany_bottom_out
       (cby_1__1__0_chany_bottom_out), .chany_top_out
       (cby_1__1__0_chany_top_out),
       .right_grid_left_width_0_height_0_subtile_0__pin_outpad_0_
       (cby_1__1__0_right_grid_left_width_0_height_0_subtile_0__pin_outpad_0_),
       .right_grid_left_width_0_height_0_subtile_1__pin_outpad_0_
       (cby_1__1__0_right_grid_left_width_0_height_0_subtile_1__pin_outpad_0_),
       .right_grid_left_width_0_height_0_subtile_2__pin_outpad_0_
       (cby_1__1__0_right_grid_left_width_0_height_0_subtile_2__pin_outpad_0_),
       .right_grid_left_width_0_height_0_subtile_3__pin_outpad_0_
       (cby_1__1__0_right_grid_left_width_0_height_0_subtile_3__pin_outpad_0_),
       .right_grid_left_width_0_height_0_subtile_4__pin_outpad_0_
       (cby_1__1__0_right_grid_left_width_0_height_0_subtile_4__pin_outpad_0_),
       .right_grid_left_width_0_height_0_subtile_5__pin_outpad_0_
       (cby_1__1__0_right_grid_left_width_0_height_0_subtile_5__pin_outpad_0_),
       .right_grid_left_width_0_height_0_subtile_6__pin_outpad_0_
       (cby_1__1__0_right_grid_left_width_0_height_0_subtile_6__pin_outpad_0_),
       .right_grid_left_width_0_height_0_subtile_7__pin_outpad_0_
       (cby_1__1__0_right_grid_left_width_0_height_0_subtile_7__pin_outpad_0_),
       .left_grid_right_width_0_height_0_subtile_0__pin_I_1_
       (cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_1_),
       .left_grid_right_width_0_height_0_subtile_0__pin_I_5_
       (cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_5_),
       .left_grid_right_width_0_height_0_subtile_0__pin_I_9_
       (cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_9_),
       .left_grid_right_width_0_height_0_subtile_0__pin_I_13_
       (cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_13_),
       .left_grid_right_width_0_height_0_subtile_0__pin_I_17_
       (cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_17_),
       .left_grid_right_width_0_height_0_subtile_0__pin_I_21_
       (cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_21_),
       .left_grid_right_width_0_height_0_subtile_0__pin_I_25_
       (cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_25_),
       .left_grid_right_width_0_height_0_subtile_0__pin_I_29_
       (cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_29_),
       .left_grid_right_width_0_height_0_subtile_0__pin_I_33_
       (cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_33_),
       .left_grid_right_width_0_height_0_subtile_0__pin_I_37_
       (cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_37_),
       .ccff_tail (cby_1__1__0_ccff_tail));
  grid_clb grid_clb_1__1_(.pReset (pReset), .prog_clk (prog_clk), .set
       (set), .reset (reset), .clk (clk),
       .top_width_0_height_0_subtile_0__pin_I_0_
       (cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_0_),
       .top_width_0_height_0_subtile_0__pin_I_4_
       (cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_4_),
       .top_width_0_height_0_subtile_0__pin_I_8_
       (cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_8_),
       .top_width_0_height_0_subtile_0__pin_I_12_
       (cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_12_),
       .top_width_0_height_0_subtile_0__pin_I_16_
       (cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_16_),
       .top_width_0_height_0_subtile_0__pin_I_20_
       (cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_20_),
       .top_width_0_height_0_subtile_0__pin_I_24_
       (cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_24_),
       .top_width_0_height_0_subtile_0__pin_I_28_
       (cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_28_),
       .top_width_0_height_0_subtile_0__pin_I_32_
       (cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_32_),
       .top_width_0_height_0_subtile_0__pin_I_36_
       (cbx_1__1__0_bottom_grid_top_width_0_height_0_subtile_0__pin_I_36_),
       .top_width_0_height_0_subtile_0__pin_clk_0_
       (UNCONNECTED_HIER_Z1526),
       .right_width_0_height_0_subtile_0__pin_I_1_
       (cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_1_),
       .right_width_0_height_0_subtile_0__pin_I_5_
       (cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_5_),
       .right_width_0_height_0_subtile_0__pin_I_9_
       (cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_9_),
       .right_width_0_height_0_subtile_0__pin_I_13_
       (cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_13_),
       .right_width_0_height_0_subtile_0__pin_I_17_
       (cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_17_),
       .right_width_0_height_0_subtile_0__pin_I_21_
       (cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_21_),
       .right_width_0_height_0_subtile_0__pin_I_25_
       (cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_25_),
       .right_width_0_height_0_subtile_0__pin_I_29_
       (cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_29_),
       .right_width_0_height_0_subtile_0__pin_I_33_
       (cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_33_),
       .right_width_0_height_0_subtile_0__pin_I_37_
       (cby_1__1__0_left_grid_right_width_0_height_0_subtile_0__pin_I_37_),
       .bottom_width_0_height_0_subtile_0__pin_I_2_
       (cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_2_),
       .bottom_width_0_height_0_subtile_0__pin_I_6_
       (cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_6_),
       .bottom_width_0_height_0_subtile_0__pin_I_10_
       (cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_10_),
       .bottom_width_0_height_0_subtile_0__pin_I_14_
       (cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_14_),
       .bottom_width_0_height_0_subtile_0__pin_I_18_
       (cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_18_),
       .bottom_width_0_height_0_subtile_0__pin_I_22_
       (cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_22_),
       .bottom_width_0_height_0_subtile_0__pin_I_26_
       (cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_26_),
       .bottom_width_0_height_0_subtile_0__pin_I_30_
       (cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_30_),
       .bottom_width_0_height_0_subtile_0__pin_I_34_
       (cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_34_),
       .bottom_width_0_height_0_subtile_0__pin_I_38_
       (cbx_1__0__0_top_grid_bottom_width_0_height_0_subtile_0__pin_I_38_),
       .left_width_0_height_0_subtile_0__pin_I_3_
       (cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_3_),
       .left_width_0_height_0_subtile_0__pin_I_7_
       (cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_7_),
       .left_width_0_height_0_subtile_0__pin_I_11_
       (cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_11_),
       .left_width_0_height_0_subtile_0__pin_I_15_
       (cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_15_),
       .left_width_0_height_0_subtile_0__pin_I_19_
       (cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_19_),
       .left_width_0_height_0_subtile_0__pin_I_23_
       (cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_23_),
       .left_width_0_height_0_subtile_0__pin_I_27_
       (cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_27_),
       .left_width_0_height_0_subtile_0__pin_I_31_
       (cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_31_),
       .left_width_0_height_0_subtile_0__pin_I_35_
       (cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_35_),
       .left_width_0_height_0_subtile_0__pin_I_39_
       (cby_0__1__0_right_grid_left_width_0_height_0_subtile_0__pin_I_39_),
       .ccff_head (cby_1__1__0_ccff_tail),
       .top_width_0_height_0_subtile_0__pin_O_0_
       (grid_clb_0_top_width_0_height_0_subtile_0__pin_O_0_),
       .top_width_0_height_0_subtile_0__pin_O_4_
       (grid_clb_0_top_width_0_height_0_subtile_0__pin_O_4_),
       .top_width_0_height_0_subtile_0__pin_O_8_
       (grid_clb_0_top_width_0_height_0_subtile_0__pin_O_8_),
       .top_width_0_height_0_subtile_0__pin_O_12_
       (grid_clb_0_top_width_0_height_0_subtile_0__pin_O_12_),
       .top_width_0_height_0_subtile_0__pin_O_16_
       (grid_clb_0_top_width_0_height_0_subtile_0__pin_O_16_),
       .right_width_0_height_0_subtile_0__pin_O_1_
       (grid_clb_0_right_width_0_height_0_subtile_0__pin_O_1_),
       .right_width_0_height_0_subtile_0__pin_O_5_
       (grid_clb_0_right_width_0_height_0_subtile_0__pin_O_5_),
       .right_width_0_height_0_subtile_0__pin_O_9_
       (grid_clb_0_right_width_0_height_0_subtile_0__pin_O_9_),
       .right_width_0_height_0_subtile_0__pin_O_13_
       (grid_clb_0_right_width_0_height_0_subtile_0__pin_O_13_),
       .right_width_0_height_0_subtile_0__pin_O_17_
       (grid_clb_0_right_width_0_height_0_subtile_0__pin_O_17_),
       .bottom_width_0_height_0_subtile_0__pin_O_2_
       (grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_2_),
       .bottom_width_0_height_0_subtile_0__pin_O_6_
       (grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_6_),
       .bottom_width_0_height_0_subtile_0__pin_O_10_
       (grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_10_),
       .bottom_width_0_height_0_subtile_0__pin_O_14_
       (grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_14_),
       .bottom_width_0_height_0_subtile_0__pin_O_18_
       (grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_18_),
       .left_width_0_height_0_subtile_0__pin_O_3_
       (grid_clb_0_left_width_0_height_0_subtile_0__pin_O_3_),
       .left_width_0_height_0_subtile_0__pin_O_7_
       (grid_clb_0_left_width_0_height_0_subtile_0__pin_O_7_),
       .left_width_0_height_0_subtile_0__pin_O_11_
       (grid_clb_0_left_width_0_height_0_subtile_0__pin_O_11_),
       .left_width_0_height_0_subtile_0__pin_O_15_
       (grid_clb_0_left_width_0_height_0_subtile_0__pin_O_15_),
       .left_width_0_height_0_subtile_0__pin_O_19_
       (grid_clb_0_left_width_0_height_0_subtile_0__pin_O_19_),
       .ccff_tail (ccff_tail));
  grid_io_bottom grid_io_bottom_1__0_(.pReset (pReset), .prog_clk
       (prog_clk), .gfpga_pad_GPIO_PAD (gfpga_pad_GPIO_PAD[16:23]),
       .top_width_0_height_0_subtile_0__pin_outpad_0_
       (cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_0__pin_outpad_0_),
       .top_width_0_height_0_subtile_1__pin_outpad_0_
       (cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_1__pin_outpad_0_),
       .top_width_0_height_0_subtile_2__pin_outpad_0_
       (cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_2__pin_outpad_0_),
       .top_width_0_height_0_subtile_3__pin_outpad_0_
       (cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_3__pin_outpad_0_),
       .top_width_0_height_0_subtile_4__pin_outpad_0_
       (cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_4__pin_outpad_0_),
       .top_width_0_height_0_subtile_5__pin_outpad_0_
       (cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_5__pin_outpad_0_),
       .top_width_0_height_0_subtile_6__pin_outpad_0_
       (cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_6__pin_outpad_0_),
       .top_width_0_height_0_subtile_7__pin_outpad_0_
       (cbx_1__0__0_bottom_grid_top_width_0_height_0_subtile_7__pin_outpad_0_),
       .ccff_head (cbx_1__0__0_ccff_tail),
       .top_width_0_height_0_subtile_0__pin_inpad_0_
       (grid_io_bottom_0_top_width_0_height_0_subtile_0__pin_inpad_0_),
       .top_width_0_height_0_subtile_1__pin_inpad_0_
       (grid_io_bottom_0_top_width_0_height_0_subtile_1__pin_inpad_0_),
       .top_width_0_height_0_subtile_2__pin_inpad_0_
       (grid_io_bottom_0_top_width_0_height_0_subtile_2__pin_inpad_0_),
       .top_width_0_height_0_subtile_3__pin_inpad_0_
       (grid_io_bottom_0_top_width_0_height_0_subtile_3__pin_inpad_0_),
       .top_width_0_height_0_subtile_4__pin_inpad_0_
       (grid_io_bottom_0_top_width_0_height_0_subtile_4__pin_inpad_0_),
       .top_width_0_height_0_subtile_5__pin_inpad_0_
       (grid_io_bottom_0_top_width_0_height_0_subtile_5__pin_inpad_0_),
       .top_width_0_height_0_subtile_6__pin_inpad_0_
       (grid_io_bottom_0_top_width_0_height_0_subtile_6__pin_inpad_0_),
       .top_width_0_height_0_subtile_7__pin_inpad_0_
       (grid_io_bottom_0_top_width_0_height_0_subtile_7__pin_inpad_0_),
       .ccff_tail (grid_io_bottom_0_ccff_tail));
  grid_io_left grid_io_left_0__1_(.pReset (pReset), .prog_clk
       (prog_clk), .gfpga_pad_GPIO_PAD (gfpga_pad_GPIO_PAD[24:31]),
       .right_width_0_height_0_subtile_0__pin_outpad_0_
       (cby_0__1__0_left_grid_right_width_0_height_0_subtile_0__pin_outpad_0_),
       .right_width_0_height_0_subtile_1__pin_outpad_0_
       (cby_0__1__0_left_grid_right_width_0_height_0_subtile_1__pin_outpad_0_),
       .right_width_0_height_0_subtile_2__pin_outpad_0_
       (cby_0__1__0_left_grid_right_width_0_height_0_subtile_2__pin_outpad_0_),
       .right_width_0_height_0_subtile_3__pin_outpad_0_
       (cby_0__1__0_left_grid_right_width_0_height_0_subtile_3__pin_outpad_0_),
       .right_width_0_height_0_subtile_4__pin_outpad_0_
       (cby_0__1__0_left_grid_right_width_0_height_0_subtile_4__pin_outpad_0_),
       .right_width_0_height_0_subtile_5__pin_outpad_0_
       (cby_0__1__0_left_grid_right_width_0_height_0_subtile_5__pin_outpad_0_),
       .right_width_0_height_0_subtile_6__pin_outpad_0_
       (cby_0__1__0_left_grid_right_width_0_height_0_subtile_6__pin_outpad_0_),
       .right_width_0_height_0_subtile_7__pin_outpad_0_
       (cby_0__1__0_left_grid_right_width_0_height_0_subtile_7__pin_outpad_0_),
       .ccff_head (cby_0__1__0_ccff_tail),
       .right_width_0_height_0_subtile_0__pin_inpad_0_
       (grid_io_left_0_right_width_0_height_0_subtile_0__pin_inpad_0_),
       .right_width_0_height_0_subtile_1__pin_inpad_0_
       (grid_io_left_0_right_width_0_height_0_subtile_1__pin_inpad_0_),
       .right_width_0_height_0_subtile_2__pin_inpad_0_
       (grid_io_left_0_right_width_0_height_0_subtile_2__pin_inpad_0_),
       .right_width_0_height_0_subtile_3__pin_inpad_0_
       (grid_io_left_0_right_width_0_height_0_subtile_3__pin_inpad_0_),
       .right_width_0_height_0_subtile_4__pin_inpad_0_
       (grid_io_left_0_right_width_0_height_0_subtile_4__pin_inpad_0_),
       .right_width_0_height_0_subtile_5__pin_inpad_0_
       (grid_io_left_0_right_width_0_height_0_subtile_5__pin_inpad_0_),
       .right_width_0_height_0_subtile_6__pin_inpad_0_
       (grid_io_left_0_right_width_0_height_0_subtile_6__pin_inpad_0_),
       .right_width_0_height_0_subtile_7__pin_inpad_0_
       (grid_io_left_0_right_width_0_height_0_subtile_7__pin_inpad_0_),
       .ccff_tail (grid_io_left_0_ccff_tail));
  grid_io_right grid_io_right_2__1_(.pReset (pReset), .prog_clk
       (prog_clk), .gfpga_pad_GPIO_PAD (gfpga_pad_GPIO_PAD[8:15]),
       .left_width_0_height_0_subtile_0__pin_outpad_0_
       (cby_1__1__0_right_grid_left_width_0_height_0_subtile_0__pin_outpad_0_),
       .left_width_0_height_0_subtile_1__pin_outpad_0_
       (cby_1__1__0_right_grid_left_width_0_height_0_subtile_1__pin_outpad_0_),
       .left_width_0_height_0_subtile_2__pin_outpad_0_
       (cby_1__1__0_right_grid_left_width_0_height_0_subtile_2__pin_outpad_0_),
       .left_width_0_height_0_subtile_3__pin_outpad_0_
       (cby_1__1__0_right_grid_left_width_0_height_0_subtile_3__pin_outpad_0_),
       .left_width_0_height_0_subtile_4__pin_outpad_0_
       (cby_1__1__0_right_grid_left_width_0_height_0_subtile_4__pin_outpad_0_),
       .left_width_0_height_0_subtile_5__pin_outpad_0_
       (cby_1__1__0_right_grid_left_width_0_height_0_subtile_5__pin_outpad_0_),
       .left_width_0_height_0_subtile_6__pin_outpad_0_
       (cby_1__1__0_right_grid_left_width_0_height_0_subtile_6__pin_outpad_0_),
       .left_width_0_height_0_subtile_7__pin_outpad_0_
       (cby_1__1__0_right_grid_left_width_0_height_0_subtile_7__pin_outpad_0_),
       .ccff_head (grid_io_bottom_0_ccff_tail),
       .left_width_0_height_0_subtile_0__pin_inpad_0_
       (grid_io_right_0_left_width_0_height_0_subtile_0__pin_inpad_0_),
       .left_width_0_height_0_subtile_1__pin_inpad_0_
       (grid_io_right_0_left_width_0_height_0_subtile_1__pin_inpad_0_),
       .left_width_0_height_0_subtile_2__pin_inpad_0_
       (grid_io_right_0_left_width_0_height_0_subtile_2__pin_inpad_0_),
       .left_width_0_height_0_subtile_3__pin_inpad_0_
       (grid_io_right_0_left_width_0_height_0_subtile_3__pin_inpad_0_),
       .left_width_0_height_0_subtile_4__pin_inpad_0_
       (grid_io_right_0_left_width_0_height_0_subtile_4__pin_inpad_0_),
       .left_width_0_height_0_subtile_5__pin_inpad_0_
       (grid_io_right_0_left_width_0_height_0_subtile_5__pin_inpad_0_),
       .left_width_0_height_0_subtile_6__pin_inpad_0_
       (grid_io_right_0_left_width_0_height_0_subtile_6__pin_inpad_0_),
       .left_width_0_height_0_subtile_7__pin_inpad_0_
       (grid_io_right_0_left_width_0_height_0_subtile_7__pin_inpad_0_),
       .ccff_tail (grid_io_right_0_ccff_tail));
  grid_io_top grid_io_top_1__2_(.pReset (pReset), .prog_clk (prog_clk),
       .gfpga_pad_GPIO_PAD (gfpga_pad_GPIO_PAD[0:7]),
       .bottom_width_0_height_0_subtile_0__pin_outpad_0_
       (cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_0__pin_outpad_0_),
       .bottom_width_0_height_0_subtile_1__pin_outpad_0_
       (cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_1__pin_outpad_0_),
       .bottom_width_0_height_0_subtile_2__pin_outpad_0_
       (cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_2__pin_outpad_0_),
       .bottom_width_0_height_0_subtile_3__pin_outpad_0_
       (cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_3__pin_outpad_0_),
       .bottom_width_0_height_0_subtile_4__pin_outpad_0_
       (cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_4__pin_outpad_0_),
       .bottom_width_0_height_0_subtile_5__pin_outpad_0_
       (cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_5__pin_outpad_0_),
       .bottom_width_0_height_0_subtile_6__pin_outpad_0_
       (cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_6__pin_outpad_0_),
       .bottom_width_0_height_0_subtile_7__pin_outpad_0_
       (cbx_1__1__0_top_grid_bottom_width_0_height_0_subtile_7__pin_outpad_0_),
       .ccff_head (grid_io_right_0_ccff_tail),
       .bottom_width_0_height_0_subtile_0__pin_inpad_0_
       (grid_io_top_0_bottom_width_0_height_0_subtile_0__pin_inpad_0_),
       .bottom_width_0_height_0_subtile_1__pin_inpad_0_
       (grid_io_top_0_bottom_width_0_height_0_subtile_1__pin_inpad_0_),
       .bottom_width_0_height_0_subtile_2__pin_inpad_0_
       (grid_io_top_0_bottom_width_0_height_0_subtile_2__pin_inpad_0_),
       .bottom_width_0_height_0_subtile_3__pin_inpad_0_
       (grid_io_top_0_bottom_width_0_height_0_subtile_3__pin_inpad_0_),
       .bottom_width_0_height_0_subtile_4__pin_inpad_0_
       (grid_io_top_0_bottom_width_0_height_0_subtile_4__pin_inpad_0_),
       .bottom_width_0_height_0_subtile_5__pin_inpad_0_
       (grid_io_top_0_bottom_width_0_height_0_subtile_5__pin_inpad_0_),
       .bottom_width_0_height_0_subtile_6__pin_inpad_0_
       (grid_io_top_0_bottom_width_0_height_0_subtile_6__pin_inpad_0_),
       .bottom_width_0_height_0_subtile_7__pin_inpad_0_
       (grid_io_top_0_bottom_width_0_height_0_subtile_7__pin_inpad_0_),
       .ccff_tail (grid_io_top_0_ccff_tail));
  sb_0__0_ sb_0__0_(.pReset (pReset), .prog_clk (prog_clk),
       .chany_top_in (cby_0__1__0_chany_bottom_out),
       .top_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_
       (grid_io_left_0_right_width_0_height_0_subtile_0__pin_inpad_0_),
       .top_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_
       (grid_io_left_0_right_width_0_height_0_subtile_1__pin_inpad_0_),
       .top_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_
       (grid_io_left_0_right_width_0_height_0_subtile_2__pin_inpad_0_),
       .top_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_
       (grid_io_left_0_right_width_0_height_0_subtile_3__pin_inpad_0_),
       .top_left_grid_right_width_0_height_0_subtile_4__pin_inpad_0_
       (grid_io_left_0_right_width_0_height_0_subtile_4__pin_inpad_0_),
       .top_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_
       (grid_io_left_0_right_width_0_height_0_subtile_5__pin_inpad_0_),
       .top_left_grid_right_width_0_height_0_subtile_6__pin_inpad_0_
       (grid_io_left_0_right_width_0_height_0_subtile_6__pin_inpad_0_),
       .top_left_grid_right_width_0_height_0_subtile_7__pin_inpad_0_
       (grid_io_left_0_right_width_0_height_0_subtile_7__pin_inpad_0_),
       .top_right_grid_left_width_0_height_0_subtile_0__pin_O_3_
       (grid_clb_0_left_width_0_height_0_subtile_0__pin_O_3_),
       .top_right_grid_left_width_0_height_0_subtile_0__pin_O_7_
       (grid_clb_0_left_width_0_height_0_subtile_0__pin_O_7_),
       .top_right_grid_left_width_0_height_0_subtile_0__pin_O_11_
       (grid_clb_0_left_width_0_height_0_subtile_0__pin_O_11_),
       .top_right_grid_left_width_0_height_0_subtile_0__pin_O_15_
       (grid_clb_0_left_width_0_height_0_subtile_0__pin_O_15_),
       .top_right_grid_left_width_0_height_0_subtile_0__pin_O_19_
       (grid_clb_0_left_width_0_height_0_subtile_0__pin_O_19_),
       .chanx_right_in (cbx_1__0__0_chanx_left_out),
       .right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_
       (grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_2_),
       .right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_
       (grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_6_),
       .right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_
       (grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_10_),
       .right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_
       (grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_14_),
       .right_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_
       (grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_18_),
       .right_bottom_grid_top_width_0_height_0_subtile_0__pin_inpad_0_
       (grid_io_bottom_0_top_width_0_height_0_subtile_0__pin_inpad_0_),
       .right_bottom_grid_top_width_0_height_0_subtile_1__pin_inpad_0_
       (grid_io_bottom_0_top_width_0_height_0_subtile_1__pin_inpad_0_),
       .right_bottom_grid_top_width_0_height_0_subtile_2__pin_inpad_0_
       (grid_io_bottom_0_top_width_0_height_0_subtile_2__pin_inpad_0_),
       .right_bottom_grid_top_width_0_height_0_subtile_3__pin_inpad_0_
       (grid_io_bottom_0_top_width_0_height_0_subtile_3__pin_inpad_0_),
       .right_bottom_grid_top_width_0_height_0_subtile_4__pin_inpad_0_
       (grid_io_bottom_0_top_width_0_height_0_subtile_4__pin_inpad_0_),
       .right_bottom_grid_top_width_0_height_0_subtile_5__pin_inpad_0_
       (grid_io_bottom_0_top_width_0_height_0_subtile_5__pin_inpad_0_),
       .right_bottom_grid_top_width_0_height_0_subtile_6__pin_inpad_0_
       (grid_io_bottom_0_top_width_0_height_0_subtile_6__pin_inpad_0_),
       .right_bottom_grid_top_width_0_height_0_subtile_7__pin_inpad_0_
       (grid_io_bottom_0_top_width_0_height_0_subtile_7__pin_inpad_0_),
       .ccff_head (ccff_head), .chany_top_out
       (sb_0__0__0_chany_top_out), .chanx_right_out
       (sb_0__0__0_chanx_right_out), .ccff_tail (sb_0__0__0_ccff_tail));
  sb_0__1_ sb_0__1_(.pReset (pReset), .prog_clk (prog_clk),
       .chanx_right_in (cbx_1__1__0_chanx_left_out),
       .right_top_grid_bottom_width_0_height_0_subtile_0__pin_inpad_0_
       (grid_io_top_0_bottom_width_0_height_0_subtile_0__pin_inpad_0_),
       .right_top_grid_bottom_width_0_height_0_subtile_1__pin_inpad_0_
       (grid_io_top_0_bottom_width_0_height_0_subtile_1__pin_inpad_0_),
       .right_top_grid_bottom_width_0_height_0_subtile_2__pin_inpad_0_
       (grid_io_top_0_bottom_width_0_height_0_subtile_2__pin_inpad_0_),
       .right_top_grid_bottom_width_0_height_0_subtile_3__pin_inpad_0_
       (grid_io_top_0_bottom_width_0_height_0_subtile_3__pin_inpad_0_),
       .right_top_grid_bottom_width_0_height_0_subtile_4__pin_inpad_0_
       (grid_io_top_0_bottom_width_0_height_0_subtile_4__pin_inpad_0_),
       .right_top_grid_bottom_width_0_height_0_subtile_5__pin_inpad_0_
       (grid_io_top_0_bottom_width_0_height_0_subtile_5__pin_inpad_0_),
       .right_top_grid_bottom_width_0_height_0_subtile_6__pin_inpad_0_
       (grid_io_top_0_bottom_width_0_height_0_subtile_6__pin_inpad_0_),
       .right_top_grid_bottom_width_0_height_0_subtile_7__pin_inpad_0_
       (grid_io_top_0_bottom_width_0_height_0_subtile_7__pin_inpad_0_),
       .right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_
       (grid_clb_0_top_width_0_height_0_subtile_0__pin_O_0_),
       .right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_
       (grid_clb_0_top_width_0_height_0_subtile_0__pin_O_4_),
       .right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_
       (grid_clb_0_top_width_0_height_0_subtile_0__pin_O_8_),
       .right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_
       (grid_clb_0_top_width_0_height_0_subtile_0__pin_O_12_),
       .right_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_
       (grid_clb_0_top_width_0_height_0_subtile_0__pin_O_16_),
       .chany_bottom_in (cby_0__1__0_chany_top_out),
       .bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_3_
       (grid_clb_0_left_width_0_height_0_subtile_0__pin_O_3_),
       .bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_7_
       (grid_clb_0_left_width_0_height_0_subtile_0__pin_O_7_),
       .bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_11_
       (grid_clb_0_left_width_0_height_0_subtile_0__pin_O_11_),
       .bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_15_
       (grid_clb_0_left_width_0_height_0_subtile_0__pin_O_15_),
       .bottom_right_grid_left_width_0_height_0_subtile_0__pin_O_19_
       (grid_clb_0_left_width_0_height_0_subtile_0__pin_O_19_),
       .bottom_left_grid_right_width_0_height_0_subtile_0__pin_inpad_0_
       (grid_io_left_0_right_width_0_height_0_subtile_0__pin_inpad_0_),
       .bottom_left_grid_right_width_0_height_0_subtile_1__pin_inpad_0_
       (grid_io_left_0_right_width_0_height_0_subtile_1__pin_inpad_0_),
       .bottom_left_grid_right_width_0_height_0_subtile_2__pin_inpad_0_
       (grid_io_left_0_right_width_0_height_0_subtile_2__pin_inpad_0_),
       .bottom_left_grid_right_width_0_height_0_subtile_3__pin_inpad_0_
       (grid_io_left_0_right_width_0_height_0_subtile_3__pin_inpad_0_),
       .bottom_left_grid_right_width_0_height_0_subtile_4__pin_inpad_0_
       (grid_io_left_0_right_width_0_height_0_subtile_4__pin_inpad_0_),
       .bottom_left_grid_right_width_0_height_0_subtile_5__pin_inpad_0_
       (grid_io_left_0_right_width_0_height_0_subtile_5__pin_inpad_0_),
       .bottom_left_grid_right_width_0_height_0_subtile_6__pin_inpad_0_
       (grid_io_left_0_right_width_0_height_0_subtile_6__pin_inpad_0_),
       .bottom_left_grid_right_width_0_height_0_subtile_7__pin_inpad_0_
       (grid_io_left_0_right_width_0_height_0_subtile_7__pin_inpad_0_),
       .ccff_head (grid_io_top_0_ccff_tail), .chanx_right_out
       (sb_0__1__0_chanx_right_out), .chany_bottom_out
       (sb_0__1__0_chany_bottom_out), .ccff_tail
       (sb_0__1__0_ccff_tail));
  sb_1__0_ sb_1__0_(.pReset (pReset), .prog_clk (prog_clk),
       .chany_top_in (cby_1__1__0_chany_bottom_out),
       .top_left_grid_right_width_0_height_0_subtile_0__pin_O_1_
       (grid_clb_0_right_width_0_height_0_subtile_0__pin_O_1_),
       .top_left_grid_right_width_0_height_0_subtile_0__pin_O_5_
       (grid_clb_0_right_width_0_height_0_subtile_0__pin_O_5_),
       .top_left_grid_right_width_0_height_0_subtile_0__pin_O_9_
       (grid_clb_0_right_width_0_height_0_subtile_0__pin_O_9_),
       .top_left_grid_right_width_0_height_0_subtile_0__pin_O_13_
       (grid_clb_0_right_width_0_height_0_subtile_0__pin_O_13_),
       .top_left_grid_right_width_0_height_0_subtile_0__pin_O_17_
       (grid_clb_0_right_width_0_height_0_subtile_0__pin_O_17_),
       .top_right_grid_left_width_0_height_0_subtile_0__pin_inpad_0_
       (grid_io_right_0_left_width_0_height_0_subtile_0__pin_inpad_0_),
       .top_right_grid_left_width_0_height_0_subtile_1__pin_inpad_0_
       (grid_io_right_0_left_width_0_height_0_subtile_1__pin_inpad_0_),
       .top_right_grid_left_width_0_height_0_subtile_2__pin_inpad_0_
       (grid_io_right_0_left_width_0_height_0_subtile_2__pin_inpad_0_),
       .top_right_grid_left_width_0_height_0_subtile_3__pin_inpad_0_
       (grid_io_right_0_left_width_0_height_0_subtile_3__pin_inpad_0_),
       .top_right_grid_left_width_0_height_0_subtile_4__pin_inpad_0_
       (grid_io_right_0_left_width_0_height_0_subtile_4__pin_inpad_0_),
       .top_right_grid_left_width_0_height_0_subtile_5__pin_inpad_0_
       (grid_io_right_0_left_width_0_height_0_subtile_5__pin_inpad_0_),
       .top_right_grid_left_width_0_height_0_subtile_6__pin_inpad_0_
       (grid_io_right_0_left_width_0_height_0_subtile_6__pin_inpad_0_),
       .top_right_grid_left_width_0_height_0_subtile_7__pin_inpad_0_
       (grid_io_right_0_left_width_0_height_0_subtile_7__pin_inpad_0_),
       .chanx_left_in (cbx_1__0__0_chanx_right_out),
       .left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_2_
       (grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_2_),
       .left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_6_
       (grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_6_),
       .left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_10_
       (grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_10_),
       .left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_14_
       (grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_14_),
       .left_top_grid_bottom_width_0_height_0_subtile_0__pin_O_18_
       (grid_clb_0_bottom_width_0_height_0_subtile_0__pin_O_18_),
       .left_bottom_grid_top_width_0_height_0_subtile_0__pin_inpad_0_
       (grid_io_bottom_0_top_width_0_height_0_subtile_0__pin_inpad_0_),
       .left_bottom_grid_top_width_0_height_0_subtile_1__pin_inpad_0_
       (grid_io_bottom_0_top_width_0_height_0_subtile_1__pin_inpad_0_),
       .left_bottom_grid_top_width_0_height_0_subtile_2__pin_inpad_0_
       (grid_io_bottom_0_top_width_0_height_0_subtile_2__pin_inpad_0_),
       .left_bottom_grid_top_width_0_height_0_subtile_3__pin_inpad_0_
       (grid_io_bottom_0_top_width_0_height_0_subtile_3__pin_inpad_0_),
       .left_bottom_grid_top_width_0_height_0_subtile_4__pin_inpad_0_
       (grid_io_bottom_0_top_width_0_height_0_subtile_4__pin_inpad_0_),
       .left_bottom_grid_top_width_0_height_0_subtile_5__pin_inpad_0_
       (grid_io_bottom_0_top_width_0_height_0_subtile_5__pin_inpad_0_),
       .left_bottom_grid_top_width_0_height_0_subtile_6__pin_inpad_0_
       (grid_io_bottom_0_top_width_0_height_0_subtile_6__pin_inpad_0_),
       .left_bottom_grid_top_width_0_height_0_subtile_7__pin_inpad_0_
       (grid_io_bottom_0_top_width_0_height_0_subtile_7__pin_inpad_0_),
       .ccff_head (sb_0__0__0_ccff_tail), .chany_top_out
       (sb_1__0__0_chany_top_out), .chanx_left_out
       (sb_1__0__0_chanx_left_out), .ccff_tail (sb_1__0__0_ccff_tail));
  sb_1__1_ sb_1__1_(.pReset (pReset), .prog_clk (prog_clk),
       .chany_bottom_in (cby_1__1__0_chany_top_out),
       .bottom_right_grid_left_width_0_height_0_subtile_0__pin_inpad_0_
       (grid_io_right_0_left_width_0_height_0_subtile_0__pin_inpad_0_),
       .bottom_right_grid_left_width_0_height_0_subtile_1__pin_inpad_0_
       (grid_io_right_0_left_width_0_height_0_subtile_1__pin_inpad_0_),
       .bottom_right_grid_left_width_0_height_0_subtile_2__pin_inpad_0_
       (grid_io_right_0_left_width_0_height_0_subtile_2__pin_inpad_0_),
       .bottom_right_grid_left_width_0_height_0_subtile_3__pin_inpad_0_
       (grid_io_right_0_left_width_0_height_0_subtile_3__pin_inpad_0_),
       .bottom_right_grid_left_width_0_height_0_subtile_4__pin_inpad_0_
       (grid_io_right_0_left_width_0_height_0_subtile_4__pin_inpad_0_),
       .bottom_right_grid_left_width_0_height_0_subtile_5__pin_inpad_0_
       (grid_io_right_0_left_width_0_height_0_subtile_5__pin_inpad_0_),
       .bottom_right_grid_left_width_0_height_0_subtile_6__pin_inpad_0_
       (grid_io_right_0_left_width_0_height_0_subtile_6__pin_inpad_0_),
       .bottom_right_grid_left_width_0_height_0_subtile_7__pin_inpad_0_
       (grid_io_right_0_left_width_0_height_0_subtile_7__pin_inpad_0_),
       .bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_1_
       (grid_clb_0_right_width_0_height_0_subtile_0__pin_O_1_),
       .bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_5_
       (grid_clb_0_right_width_0_height_0_subtile_0__pin_O_5_),
       .bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_9_
       (grid_clb_0_right_width_0_height_0_subtile_0__pin_O_9_),
       .bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_13_
       (grid_clb_0_right_width_0_height_0_subtile_0__pin_O_13_),
       .bottom_left_grid_right_width_0_height_0_subtile_0__pin_O_17_
       (grid_clb_0_right_width_0_height_0_subtile_0__pin_O_17_),
       .chanx_left_in (cbx_1__1__0_chanx_right_out),
       .left_top_grid_bottom_width_0_height_0_subtile_0__pin_inpad_0_
       (grid_io_top_0_bottom_width_0_height_0_subtile_0__pin_inpad_0_),
       .left_top_grid_bottom_width_0_height_0_subtile_1__pin_inpad_0_
       (grid_io_top_0_bottom_width_0_height_0_subtile_1__pin_inpad_0_),
       .left_top_grid_bottom_width_0_height_0_subtile_2__pin_inpad_0_
       (grid_io_top_0_bottom_width_0_height_0_subtile_2__pin_inpad_0_),
       .left_top_grid_bottom_width_0_height_0_subtile_3__pin_inpad_0_
       (grid_io_top_0_bottom_width_0_height_0_subtile_3__pin_inpad_0_),
       .left_top_grid_bottom_width_0_height_0_subtile_4__pin_inpad_0_
       (grid_io_top_0_bottom_width_0_height_0_subtile_4__pin_inpad_0_),
       .left_top_grid_bottom_width_0_height_0_subtile_5__pin_inpad_0_
       (grid_io_top_0_bottom_width_0_height_0_subtile_5__pin_inpad_0_),
       .left_top_grid_bottom_width_0_height_0_subtile_6__pin_inpad_0_
       (grid_io_top_0_bottom_width_0_height_0_subtile_6__pin_inpad_0_),
       .left_top_grid_bottom_width_0_height_0_subtile_7__pin_inpad_0_
       (grid_io_top_0_bottom_width_0_height_0_subtile_7__pin_inpad_0_),
       .left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_0_
       (grid_clb_0_top_width_0_height_0_subtile_0__pin_O_0_),
       .left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_4_
       (grid_clb_0_top_width_0_height_0_subtile_0__pin_O_4_),
       .left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_8_
       (grid_clb_0_top_width_0_height_0_subtile_0__pin_O_8_),
       .left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_12_
       (grid_clb_0_top_width_0_height_0_subtile_0__pin_O_12_),
       .left_bottom_grid_top_width_0_height_0_subtile_0__pin_O_16_
       (grid_clb_0_top_width_0_height_0_subtile_0__pin_O_16_),
       .ccff_head (grid_io_left_0_ccff_tail), .chany_bottom_out
       (sb_1__1__0_chany_bottom_out), .chanx_left_out
       (sb_1__1__0_chanx_left_out), .ccff_tail (sb_1__1__0_ccff_tail));
endmodule

`ifdef RC_CDN_GENERIC_GATE
`else
module CDN_flop(clk, d, sena, aclr, apre, srl, srd, q);
  input clk, d, sena, aclr, apre, srl, srd;
  output q;
  wire clk, d, sena, aclr, apre, srl, srd;
  wire q;
  reg  qi;
  assign #1 q = qi;
  always 
    @(posedge clk or posedge apre or posedge aclr) 
      if (aclr) 
        qi <= 0;
      else if (apre) 
          qi <= 1;
        else if (srl) 
            qi <= srd;
          else begin
            if (sena) 
              qi <= d;
          end
  initial 
    qi <= 1'b0;
endmodule
`endif
