`timescale 1ns / 1ps


module inst_mem (
    input         clk,
    input  [31:0] pc,
    output [31:0] inst
);

  reg [31:0] mem[127:0];
  initial begin
     mem[0] = 32'h20090064;
mem[1] = 32'h200a0064;
mem[2] = 32'h200b00c8;
mem[3] = 32'h200c0000;
mem[4] = 32'h200dffff;
mem[5] = 32'h112a0002;
mem[6] = 32'h20080001;
mem[7] = 32'h20080000;
mem[8] = 32'h00000000;
mem[9] = 32'h112b0002;
mem[10] = 32'h20080001;
mem[11] = 32'h20080000;
mem[12] = 32'h00000000;
mem[13] = 32'h152a0002;
mem[14] = 32'h20080001;
mem[15] = 32'h20080000;
mem[16] = 32'h00000000;
mem[17] = 32'h152b0002;
mem[18] = 32'h20080001;
mem[19] = 32'h20080000;
mem[20] = 32'h00000000;
mem[21] = 32'h05610002;
mem[22] = 32'h20080001;
mem[23] = 32'h20080000;
mem[24] = 32'h00000000;
mem[25] = 32'h05810002;
mem[26] = 32'h20080001;
mem[27] = 32'h20080000;
mem[28] = 32'h00000000;
mem[29] = 32'h05a10002;
mem[30] = 32'h20080001;
mem[31] = 32'h20080000;
mem[32] = 32'h00000000;
mem[33] = 32'h05710002;
mem[34] = 32'h20080001;
mem[35] = 32'h20080000;
mem[36] = 32'h00000000;
mem[37] = 32'h05910002;
mem[38] = 32'h20080001;
mem[39] = 32'h20080000;
mem[40] = 32'h00000000;
mem[41] = 32'h05b10002;
mem[42] = 32'h20080001;
mem[43] = 32'h20080000;
mem[44] = 32'h00000000;
mem[45] = 32'h1d600002;
mem[46] = 32'h20080001;
mem[47] = 32'h20080000;
mem[48] = 32'h00000000;
mem[49] = 32'h1d800002;
mem[50] = 32'h20080001;
mem[51] = 32'h20080000;
mem[52] = 32'h00000000;
mem[53] = 32'h1da00002;
mem[54] = 32'h20080001;
mem[55] = 32'h20080000;
mem[56] = 32'h00000000;
mem[57] = 32'h19600002;
mem[58] = 32'h20080001;
mem[59] = 32'h20080000;
mem[60] = 32'h00000000;
mem[61] = 32'h19800002;
mem[62] = 32'h20080001;
mem[63] = 32'h20080000;
mem[64] = 32'h00000000;
mem[65] = 32'h19a00002;
mem[66] = 32'h20080001;
mem[67] = 32'h20080000;
mem[68] = 32'h00000000;
mem[69] = 32'h05600002;
mem[70] = 32'h20080001;
mem[71] = 32'h20080000;
mem[72] = 32'h00000000;
mem[73] = 32'h05800002;
mem[74] = 32'h20080001;
mem[75] = 32'h20080000;
mem[76] = 32'h00000000;
mem[77] = 32'h05a00002;
mem[78] = 32'h20080001;
mem[79] = 32'h20080000;
mem[80] = 32'h00000000;
mem[81] = 32'h05700002;
mem[82] = 32'h20080001;
mem[83] = 32'h20080000;
mem[84] = 32'h00000000;
mem[85] = 32'h05900002;
mem[86] = 32'h20080001;
mem[87] = 32'h20080000;
mem[88] = 32'h00000000;
mem[89] = 32'h05b00002;
mem[90] = 32'h20080001;
mem[91] = 32'h20080000;
mem[92] = 32'h00000000;
mem[93] = 32'h08000060;
mem[94] = 32'h20080001;
mem[95] = 32'h20080000;
mem[96] = 32'h0c000063;
mem[97] = 32'h20080000;
mem[98] = 32'h20080001;
mem[99] = 32'h01000008;
mem[100] = 32'h00000000;
end
  /* verilator lint_off WIDTH */
  assign inst = mem[pc[31:2]];
  /* verilator lint_on WIDTH */
endmodule
