INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Wiktor/Downloads/SR_projects/hdmi_vga_zybo_with_vp/hdmi_vga_zybo.gen/sources_1/ip/rgb2ycbcr_0_1/src/rgb2ycbcr.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2ycbcr
INFO: [VRFC 10-311] analyzing module delay_line
INFO: [VRFC 10-311] analyzing module delay_singular
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Wiktor/Downloads/SR_projects/hdmi_vga_zybo_with_vp/hdmi_vga_zybo.gen/sources_1/ip/rgb2ycbcr_0_1/sim/rgb2ycbcr_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module rgb2ycbcr_0
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Wiktor/Downloads/SR_projects/hdmi_vga_zybo_with_vp/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/hdmi_in.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_in
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Wiktor/Downloads/SR_projects/hdmi_vga_zybo_with_vp/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/hdmi_out.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module hdmi_out
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Wiktor/Downloads/SR_projects/hdmi_vga_zybo_with_vp/hdmi_vga_zybo.srcs/sources_1/new/thresholding.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module thresholding
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Wiktor/Downloads/SR_projects/hdmi_vga_zybo_with_vp/hdmi_vga_zybo.srcs/sources_1/imports/new/vp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/Wiktor/Downloads/SR_projects/hdmi_vga_zybo_with_vp/hdmi_vga_zybo.srcs/sim_1/imports/tb_src/tb_hdmi.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_hdmi
