{"raw":{},"required":["Filename","Size"],"package":"yosys","version":"0.23-6","section":"universe/electronics","priority":"optional","architecture":"amd64","depends":["libc6 (>= 2.35)","libffi8 (>= 3.4)","libgcc-s1 (>= 3.0)","libreadline8 (>= 6.0)","libstdc++6 (>= 11)","libtcl8.6 (>= 8.6.0)","zlib1g (>= 1:1.2.0)","python3:any","python3-click","berkeley-abc (>= 1.01+20221019git70cb339+dfsg-3)","xdot"],"installedSize":13792,"maintainer":"Ubuntu Developers <ubuntu-devel-discuss@lists.ubuntu.com>","description":"Framework for Verilog RTL synthesis","homepage":"https://github.com/YosysHQ/yosys","filename":"pool/universe/y/yosys/yosys_0.23-6_amd64.deb","size":3499582,"md5":"21507c1b05148ada7b936c79da6a9539","sha1":"ce5f1dcea154c3e04d4039f37b3ffcf772a45e2d","sha256":"d42d453189fa08627c4aca39e7c4e5725662e7ec236d4024bd3b6961b1e74b31","sha512":"b30bd25368c59f8c1ac9962946ad08e768325bad88c30b4c5ad786d0ab91a274011ff41ac0d8d7be772af0a69fbb93eebe3e2c33f520697de4d72042e3366a6f","descriptionMd5":"b4a38d1bfabb13bedbd16816bf4105ab"}