<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.11"/>
<title>Robobo: src/CMSIS/Device/ATMEL/sam3u/include/component/component_adc12b.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
  $(window).load(resizeHeight);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { init_search(); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">Robobo
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.11 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Classes</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="examples.html"><span>Examples</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>File&#160;Members</span></a></li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('a00887_source.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="headertitle">
<div class="title">component_adc12b.h</div>  </div>
</div><!--header-->
<div class="contents">
<div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/* ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> *         SAM Software Package License</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * Copyright (c) 2012, Atmel Corporation</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * modification, are permitted provided that the following condition is met:</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * - Redistributions of source code must retain the above copyright notice,</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * this list of conditions and the disclaimer below.</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * Atmel&#39;s name may not be used to endorse or promote products derived from</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> * DISCLAIMER: THIS SOFTWARE IS PROVIDED BY ATMEL &quot;AS IS&quot; AND ANY EXPRESS OR</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND NON-INFRINGEMENT ARE</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * DISCLAIMED. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT,</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA,</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY THEORY OF</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT (INCLUDING</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF THIS SOFTWARE,</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * ----------------------------------------------------------------------------</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;</div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="preprocessor">#ifndef _SAM3U_ADC12B_COMPONENT_</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="preprocessor">#define _SAM3U_ADC12B_COMPONENT_</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;</div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">/* ============================================================================= */</span></div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="comment">/* ============================================================================= */</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;</div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#if !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__))</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;</div><div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="a00034.html">   41</a></span>&#160;<span class="keyword">typedef</span> <span class="keyword">struct </span>{</div><div class="line"><a name="l00042"></a><span class="lineno"><a class="line" href="a00034.html#a8990bf9f4d99009e10e5cba6974a0e26">   42</a></span>&#160;  <a class="code" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> <a class="code" href="a00034.html#a8990bf9f4d99009e10e5cba6974a0e26">ADC12B_CR</a>;     </div><div class="line"><a name="l00043"></a><span class="lineno"><a class="line" href="a00034.html#a7304a8542f0d199626b81579c03a603b">   43</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="a00034.html#a7304a8542f0d199626b81579c03a603b">ADC12B_MR</a>;     </div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved1[2];</div><div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="a00034.html#a82c30b0d285db412a5b1f3496b25263d">   45</a></span>&#160;  <a class="code" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> <a class="code" href="a00034.html#a82c30b0d285db412a5b1f3496b25263d">ADC12B_CHER</a>;   </div><div class="line"><a name="l00046"></a><span class="lineno"><a class="line" href="a00034.html#a6dbfb524d7abf5759e6038a36a3e0de1">   46</a></span>&#160;  <a class="code" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> <a class="code" href="a00034.html#a6dbfb524d7abf5759e6038a36a3e0de1">ADC12B_CHDR</a>;   </div><div class="line"><a name="l00047"></a><span class="lineno"><a class="line" href="a00034.html#a6966a769c2286d4aff7eb2c2ac586c1e">   47</a></span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> <a class="code" href="a00034.html#a6966a769c2286d4aff7eb2c2ac586c1e">ADC12B_CHSR</a>;   </div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="a00034.html#a2958e1daaeeff0561c1db3b95086da7a">   48</a></span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> <a class="code" href="a00034.html#a2958e1daaeeff0561c1db3b95086da7a">ADC12B_SR</a>;     </div><div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="a00034.html#a1e570de23d0f6314ca068ecfa305b0bd">   49</a></span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> <a class="code" href="a00034.html#a1e570de23d0f6314ca068ecfa305b0bd">ADC12B_LCDR</a>;   </div><div class="line"><a name="l00050"></a><span class="lineno"><a class="line" href="a00034.html#a73e12ad4dbc90009f7208e07f6f8e89b">   50</a></span>&#160;  <a class="code" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> <a class="code" href="a00034.html#a73e12ad4dbc90009f7208e07f6f8e89b">ADC12B_IER</a>;    </div><div class="line"><a name="l00051"></a><span class="lineno"><a class="line" href="a00034.html#a2a85e18922e972a660280b67957b4b1c">   51</a></span>&#160;  <a class="code" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> <a class="code" href="a00034.html#a2a85e18922e972a660280b67957b4b1c">ADC12B_IDR</a>;    </div><div class="line"><a name="l00052"></a><span class="lineno"><a class="line" href="a00034.html#afebd95223148583fc2affab40efef6b9">   52</a></span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> <a class="code" href="a00034.html#afebd95223148583fc2affab40efef6b9">ADC12B_IMR</a>;    </div><div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="a00034.html#a49d358b28882f9505deb02e74aa6ed7e">   53</a></span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> ADC12B_CDR[8]; </div><div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved2[5];</div><div class="line"><a name="l00055"></a><span class="lineno"><a class="line" href="a00034.html#a808e4b23cd7cb4b87219448babb88741">   55</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="a00034.html#a808e4b23cd7cb4b87219448babb88741">ADC12B_ACR</a>;    </div><div class="line"><a name="l00056"></a><span class="lineno"><a class="line" href="a00034.html#a512d577d91a7fced01503a280518eb95">   56</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="a00034.html#a512d577d91a7fced01503a280518eb95">ADC12B_EMR</a>;    </div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved3[37];</div><div class="line"><a name="l00058"></a><span class="lineno"><a class="line" href="a00034.html#a8eb868d8adee528d3d029bdd4214ae48">   58</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="a00034.html#a8eb868d8adee528d3d029bdd4214ae48">ADC12B_RPR</a>;    </div><div class="line"><a name="l00059"></a><span class="lineno"><a class="line" href="a00034.html#a5f34cd68498ee1c24905f2f0161e251e">   59</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="a00034.html#a5f34cd68498ee1c24905f2f0161e251e">ADC12B_RCR</a>;    </div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved4[2];</div><div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="a00034.html#ae2abd8daae6829fd9a43c8b5b6d80d63">   61</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="a00034.html#ae2abd8daae6829fd9a43c8b5b6d80d63">ADC12B_RNPR</a>;   </div><div class="line"><a name="l00062"></a><span class="lineno"><a class="line" href="a00034.html#a852439391cda7be065223e771c1794b2">   62</a></span>&#160;  <a class="code" href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a> <a class="code" href="a00034.html#a852439391cda7be065223e771c1794b2">ADC12B_RNCR</a>;   </div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> Reserved5[2];</div><div class="line"><a name="l00064"></a><span class="lineno"><a class="line" href="a00034.html#a8f1b4bbdbdeeceee7724fe0b4efc0895">   64</a></span>&#160;  <a class="code" href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a> <a class="code" href="a00034.html#a8f1b4bbdbdeeceee7724fe0b4efc0895">ADC12B_PTCR</a>;   </div><div class="line"><a name="l00065"></a><span class="lineno"><a class="line" href="a00034.html#adda22ac78dcf6e27eba5ef47ad5a523f">   65</a></span>&#160;  <a class="code" href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a> <a class="code" href="a00034.html#adda22ac78dcf6e27eba5ef47ad5a523f">ADC12B_PTSR</a>;   </div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;} <a class="code" href="a00034.html">Adc12b</a>;</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* !(defined(__ASSEMBLY__) || defined(__IAR_SYSTEMS_ASM__)) */</span><span class="preprocessor"></span></div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">/* -------- ADC12B_CR : (ADC12B Offset: 0x00) Control Register -------- */</span></div><div class="line"><a name="l00069"></a><span class="lineno"><a class="line" href="a01542.html#ga24c5dc96f50693f846dd10f3f044b246">   69</a></span>&#160;<span class="preprocessor">#define ADC12B_CR_SWRST (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00070"></a><span class="lineno"><a class="line" href="a01542.html#ga70fc147e42822e6357aee02caa0cf84f">   70</a></span>&#160;<span class="preprocessor">#define ADC12B_CR_START (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- ADC12B_MR : (ADC12B Offset: 0x04) Mode Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00072"></a><span class="lineno"><a class="line" href="a01542.html#ga4d1793e6e05bcdbe99fc32c5099d702b">   72</a></span>&#160;<span class="preprocessor">#define ADC12B_MR_TRGEN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00073"></a><span class="lineno"><a class="line" href="a01542.html#gae5d82b7b4aae818e55c41d187965b30d">   73</a></span>&#160;<span class="preprocessor">#define   ADC12B_MR_TRGEN_DIS (0x0u &lt;&lt; 0) </span></div><div class="line"><a name="l00074"></a><span class="lineno"><a class="line" href="a01542.html#gafdaedadf2979ead113f999f4b2275e5a">   74</a></span>&#160;<span class="preprocessor">#define   ADC12B_MR_TRGEN_EN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="preprocessor">#define ADC12B_MR_TRGSEL_Pos 1</span></div><div class="line"><a name="l00076"></a><span class="lineno"><a class="line" href="a01542.html#ga9806299e3c5ce3c6906a15e49d585353">   76</a></span>&#160;<span class="preprocessor">#define ADC12B_MR_TRGSEL_Msk (0x7u &lt;&lt; ADC12B_MR_TRGSEL_Pos) </span></div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="preprocessor">#define ADC12B_MR_TRGSEL(value) ((ADC12B_MR_TRGSEL_Msk &amp; ((value) &lt;&lt; ADC12B_MR_TRGSEL_Pos)))</span></div><div class="line"><a name="l00078"></a><span class="lineno"><a class="line" href="a01542.html#gaa8a52827e9999f50309fd603c6ee5a06">   78</a></span>&#160;<span class="preprocessor">#define   ADC12B_MR_TRGSEL_ADC_TRIG0 (0x0u &lt;&lt; 1) </span></div><div class="line"><a name="l00079"></a><span class="lineno"><a class="line" href="a01542.html#ga3e945fc5056b047d05afb7e201719f71">   79</a></span>&#160;<span class="preprocessor">#define   ADC12B_MR_TRGSEL_ADC_TRIG1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="a01542.html#gaeebf1bdd771af419a417dd5df2b3c1b6">   80</a></span>&#160;<span class="preprocessor">#define   ADC12B_MR_TRGSEL_ADC_TRIG2 (0x2u &lt;&lt; 1) </span></div><div class="line"><a name="l00081"></a><span class="lineno"><a class="line" href="a01542.html#gad174bca869c21fe05c97d798351237fb">   81</a></span>&#160;<span class="preprocessor">#define   ADC12B_MR_TRGSEL_ADC_TRIG3 (0x3u &lt;&lt; 1) </span></div><div class="line"><a name="l00082"></a><span class="lineno"><a class="line" href="a01542.html#ga331d075305a76d63f770ef17b8301a0b">   82</a></span>&#160;<span class="preprocessor">#define   ADC12B_MR_TRGSEL_ADC_TRIG4 (0x4u &lt;&lt; 1) </span></div><div class="line"><a name="l00083"></a><span class="lineno"><a class="line" href="a01542.html#ga14ab9b02097731e37625af5b9a00db1a">   83</a></span>&#160;<span class="preprocessor">#define   ADC12B_MR_TRGSEL_ADC_TRIG5 (0x5u &lt;&lt; 1) </span></div><div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="a01542.html#ga2a752257db9f92c0f387ff6027744b66">   84</a></span>&#160;<span class="preprocessor">#define ADC12B_MR_LOWRES (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00085"></a><span class="lineno"><a class="line" href="a01542.html#ga7f9c51f8643136acf64f9ebd48d5b274">   85</a></span>&#160;<span class="preprocessor">#define   ADC12B_MR_LOWRES_BITS_12 (0x0u &lt;&lt; 4) </span></div><div class="line"><a name="l00086"></a><span class="lineno"><a class="line" href="a01542.html#ga3507d4accd568c664e4e1c9a2e34087a">   86</a></span>&#160;<span class="preprocessor">#define   ADC12B_MR_LOWRES_BITS_10 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="a01542.html#gad20d3fb18c3426073bd9abab77ebe6bd">   87</a></span>&#160;<span class="preprocessor">#define ADC12B_MR_SLEEP (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00088"></a><span class="lineno"><a class="line" href="a01542.html#ga9fe72b7d2fe1005949a18f5893d83a22">   88</a></span>&#160;<span class="preprocessor">#define   ADC12B_MR_SLEEP_NORMAL (0x0u &lt;&lt; 5) </span></div><div class="line"><a name="l00089"></a><span class="lineno"><a class="line" href="a01542.html#gaf13b04743c8debe4b687e4e4d4653ec1">   89</a></span>&#160;<span class="preprocessor">#define   ADC12B_MR_SLEEP_SLEEP (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;<span class="preprocessor">#define ADC12B_MR_PRESCAL_Pos 8</span></div><div class="line"><a name="l00091"></a><span class="lineno"><a class="line" href="a01542.html#gaa2145dc25f314f67eb07a931e1936024">   91</a></span>&#160;<span class="preprocessor">#define ADC12B_MR_PRESCAL_Msk (0xffu &lt;&lt; ADC12B_MR_PRESCAL_Pos) </span></div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="preprocessor">#define ADC12B_MR_PRESCAL(value) ((ADC12B_MR_PRESCAL_Msk &amp; ((value) &lt;&lt; ADC12B_MR_PRESCAL_Pos)))</span></div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;<span class="preprocessor">#define ADC12B_MR_STARTUP_Pos 16</span></div><div class="line"><a name="l00094"></a><span class="lineno"><a class="line" href="a01542.html#ga2eb6e13f49bd881de1cf3c9329e73623">   94</a></span>&#160;<span class="preprocessor">#define ADC12B_MR_STARTUP_Msk (0xffu &lt;&lt; ADC12B_MR_STARTUP_Pos) </span></div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="preprocessor">#define ADC12B_MR_STARTUP(value) ((ADC12B_MR_STARTUP_Msk &amp; ((value) &lt;&lt; ADC12B_MR_STARTUP_Pos)))</span></div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;<span class="preprocessor">#define ADC12B_MR_SHTIM_Pos 24</span></div><div class="line"><a name="l00097"></a><span class="lineno"><a class="line" href="a01542.html#gaadce3b86b1fc4d0628d0b8a36de387fe">   97</a></span>&#160;<span class="preprocessor">#define ADC12B_MR_SHTIM_Msk (0xfu &lt;&lt; ADC12B_MR_SHTIM_Pos) </span></div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="preprocessor">#define ADC12B_MR_SHTIM(value) ((ADC12B_MR_SHTIM_Msk &amp; ((value) &lt;&lt; ADC12B_MR_SHTIM_Pos)))</span></div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">/* -------- ADC12B_CHER : (ADC12B Offset: 0x10) Channel Enable Register -------- */</span></div><div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="a01542.html#ga3b190fba16561cd4b483ee0cbdcb326f">  100</a></span>&#160;<span class="preprocessor">#define ADC12B_CHER_CH0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00101"></a><span class="lineno"><a class="line" href="a01542.html#gadad41d63ef7576c0581bc2d3e070659b">  101</a></span>&#160;<span class="preprocessor">#define ADC12B_CHER_CH1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00102"></a><span class="lineno"><a class="line" href="a01542.html#gae5bec6e230e4d3122e4869b8abb9919f">  102</a></span>&#160;<span class="preprocessor">#define ADC12B_CHER_CH2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="a01542.html#ga8f87876f1feb6671b3ca4ace679f6666">  103</a></span>&#160;<span class="preprocessor">#define ADC12B_CHER_CH3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00104"></a><span class="lineno"><a class="line" href="a01542.html#ga69a6863ec592480567666a7f18409392">  104</a></span>&#160;<span class="preprocessor">#define ADC12B_CHER_CH4 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00105"></a><span class="lineno"><a class="line" href="a01542.html#gad2f7149763a28663ded5b15dbad2d119">  105</a></span>&#160;<span class="preprocessor">#define ADC12B_CHER_CH5 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00106"></a><span class="lineno"><a class="line" href="a01542.html#gac0d0fb99aabe21991d96ea5714c949bc">  106</a></span>&#160;<span class="preprocessor">#define ADC12B_CHER_CH6 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="a01542.html#ga5b5ef02388f22ca3bb3877a8a5ab5189">  107</a></span>&#160;<span class="preprocessor">#define ADC12B_CHER_CH7 (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- ADC12B_CHDR : (ADC12B Offset: 0x14) Channel Disable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00109"></a><span class="lineno"><a class="line" href="a01542.html#gacc6401af7f5ee7647ea34ae98582a50b">  109</a></span>&#160;<span class="preprocessor">#define ADC12B_CHDR_CH0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00110"></a><span class="lineno"><a class="line" href="a01542.html#ga721198ecc4ea09186cea4f784cc07154">  110</a></span>&#160;<span class="preprocessor">#define ADC12B_CHDR_CH1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00111"></a><span class="lineno"><a class="line" href="a01542.html#gac121647bd08fe586442b875b4a2241fc">  111</a></span>&#160;<span class="preprocessor">#define ADC12B_CHDR_CH2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="a01542.html#gaf87862bd975a1dc4065d2aff9ef8d580">  112</a></span>&#160;<span class="preprocessor">#define ADC12B_CHDR_CH3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00113"></a><span class="lineno"><a class="line" href="a01542.html#gafa5878358540941720aaa32a5dd16c2d">  113</a></span>&#160;<span class="preprocessor">#define ADC12B_CHDR_CH4 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00114"></a><span class="lineno"><a class="line" href="a01542.html#gac33aec8e5a537318d70a5f5eabe9b549">  114</a></span>&#160;<span class="preprocessor">#define ADC12B_CHDR_CH5 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00115"></a><span class="lineno"><a class="line" href="a01542.html#ga6ea6de804a9d8140f38546bfdb7469d4">  115</a></span>&#160;<span class="preprocessor">#define ADC12B_CHDR_CH6 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="a01542.html#gaa95133cc551b2489aaa83362cfd1165e">  116</a></span>&#160;<span class="preprocessor">#define ADC12B_CHDR_CH7 (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- ADC12B_CHSR : (ADC12B Offset: 0x18) Channel Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00118"></a><span class="lineno"><a class="line" href="a01542.html#ga7cffb628c4da8718cf7f798a617c3ff5">  118</a></span>&#160;<span class="preprocessor">#define ADC12B_CHSR_CH0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00119"></a><span class="lineno"><a class="line" href="a01542.html#ga5b80f123194f5ae834abd5ed3d331813">  119</a></span>&#160;<span class="preprocessor">#define ADC12B_CHSR_CH1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00120"></a><span class="lineno"><a class="line" href="a01542.html#ga2eca0dcdc4196281c5feea23fdd9a3e3">  120</a></span>&#160;<span class="preprocessor">#define ADC12B_CHSR_CH2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00121"></a><span class="lineno"><a class="line" href="a01542.html#ga7638c56461e3d138528f6a0c1cf58916">  121</a></span>&#160;<span class="preprocessor">#define ADC12B_CHSR_CH3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="a01542.html#gaf4c8a82c316f762ce5deccb8935c758d">  122</a></span>&#160;<span class="preprocessor">#define ADC12B_CHSR_CH4 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00123"></a><span class="lineno"><a class="line" href="a01542.html#ga4a4d0bbec0201e39b98ccff4f6426e49">  123</a></span>&#160;<span class="preprocessor">#define ADC12B_CHSR_CH5 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00124"></a><span class="lineno"><a class="line" href="a01542.html#gaa7a1c78012a157512ce8764853276681">  124</a></span>&#160;<span class="preprocessor">#define ADC12B_CHSR_CH6 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00125"></a><span class="lineno"><a class="line" href="a01542.html#ga670309bd665cde879382b3675e2f2f0a">  125</a></span>&#160;<span class="preprocessor">#define ADC12B_CHSR_CH7 (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- ADC12B_SR : (ADC12B Offset: 0x1C) Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00127"></a><span class="lineno"><a class="line" href="a01542.html#ga68ead5ad3b51d5f347880f57a5cbe1ae">  127</a></span>&#160;<span class="preprocessor">#define ADC12B_SR_EOC0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="a01542.html#ga5a00ac7a6e79ba2d2ea7f02b0084fa9d">  128</a></span>&#160;<span class="preprocessor">#define ADC12B_SR_EOC1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00129"></a><span class="lineno"><a class="line" href="a01542.html#ga1a9e0afaf93f810a113ff4469d64509d">  129</a></span>&#160;<span class="preprocessor">#define ADC12B_SR_EOC2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00130"></a><span class="lineno"><a class="line" href="a01542.html#ga8110f880a9d676f0890557e6f91bf788">  130</a></span>&#160;<span class="preprocessor">#define ADC12B_SR_EOC3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00131"></a><span class="lineno"><a class="line" href="a01542.html#ga2479eaa871dba423ce0d44bc4d3ea887">  131</a></span>&#160;<span class="preprocessor">#define ADC12B_SR_EOC4 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="a01542.html#gab10d5dfa845f69a69fe92a702fab3dda">  132</a></span>&#160;<span class="preprocessor">#define ADC12B_SR_EOC5 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00133"></a><span class="lineno"><a class="line" href="a01542.html#ga1a2652a9af5ac289ee82b92300bbcb65">  133</a></span>&#160;<span class="preprocessor">#define ADC12B_SR_EOC6 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00134"></a><span class="lineno"><a class="line" href="a01542.html#ga5b4083975c55a24a1215a23f237179be">  134</a></span>&#160;<span class="preprocessor">#define ADC12B_SR_EOC7 (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="a01542.html#gaa00056ccd78e5e00ee57413e5bb9c1ec">  135</a></span>&#160;<span class="preprocessor">#define ADC12B_SR_OVRE0 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00136"></a><span class="lineno"><a class="line" href="a01542.html#ga45a6f753c8e8a588d8c3fc12bfde184d">  136</a></span>&#160;<span class="preprocessor">#define ADC12B_SR_OVRE1 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00137"></a><span class="lineno"><a class="line" href="a01542.html#ga30dd021504d274152f758d2d0d3200d3">  137</a></span>&#160;<span class="preprocessor">#define ADC12B_SR_OVRE2 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="a01542.html#ga9bfc2cc17b1360daee9dbd24f270ea27">  138</a></span>&#160;<span class="preprocessor">#define ADC12B_SR_OVRE3 (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00139"></a><span class="lineno"><a class="line" href="a01542.html#gae242b8d34f1c8461d6f85ef6f135ed71">  139</a></span>&#160;<span class="preprocessor">#define ADC12B_SR_OVRE4 (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00140"></a><span class="lineno"><a class="line" href="a01542.html#ga1786f513f90f1df95b06662d14565c61">  140</a></span>&#160;<span class="preprocessor">#define ADC12B_SR_OVRE5 (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="a01542.html#gabcf0efdfb0c5af015f017d5450b4aaa5">  141</a></span>&#160;<span class="preprocessor">#define ADC12B_SR_OVRE6 (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="a01542.html#gae9d41b95aa115c1eb3a8a1ab1f72ad9b">  142</a></span>&#160;<span class="preprocessor">#define ADC12B_SR_OVRE7 (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00143"></a><span class="lineno"><a class="line" href="a01542.html#ga17fd6ec04892adb0c59e79c601a4d528">  143</a></span>&#160;<span class="preprocessor">#define ADC12B_SR_DRDY (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00144"></a><span class="lineno"><a class="line" href="a01542.html#gaa5bffa23c422e5e57e42065b129edd10">  144</a></span>&#160;<span class="preprocessor">#define ADC12B_SR_GOVRE (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00145"></a><span class="lineno"><a class="line" href="a01542.html#ga1811e15a491f0c920fb4fa0ccd569f6c">  145</a></span>&#160;<span class="preprocessor">#define ADC12B_SR_ENDRX (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="a01542.html#gaceb14909be48e2aab7c042647e279b46">  146</a></span>&#160;<span class="preprocessor">#define ADC12B_SR_RXBUFF (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- ADC12B_LCDR : (ADC12B Offset: 0x20) Last Converted Data Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="preprocessor">#define ADC12B_LCDR_LDATA_Pos 0</span></div><div class="line"><a name="l00149"></a><span class="lineno"><a class="line" href="a01542.html#ga3022fd6077316491db43c5b1804737ad">  149</a></span>&#160;<span class="preprocessor">#define ADC12B_LCDR_LDATA_Msk (0xfffu &lt;&lt; ADC12B_LCDR_LDATA_Pos) </span></div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- ADC12B_IER : (ADC12B Offset: 0x24) Interrupt Enable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00151"></a><span class="lineno"><a class="line" href="a01542.html#ga66efa4c1fa701520af98b3df490255a5">  151</a></span>&#160;<span class="preprocessor">#define ADC12B_IER_EOC0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00152"></a><span class="lineno"><a class="line" href="a01542.html#gaf1ebc0089aec63d319c9cc4361aa4fb4">  152</a></span>&#160;<span class="preprocessor">#define ADC12B_IER_EOC1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00153"></a><span class="lineno"><a class="line" href="a01542.html#ga98cfa672f04ddca295758d85628475da">  153</a></span>&#160;<span class="preprocessor">#define ADC12B_IER_EOC2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00154"></a><span class="lineno"><a class="line" href="a01542.html#ga870406d1aa42197ea167576b2e9ed396">  154</a></span>&#160;<span class="preprocessor">#define ADC12B_IER_EOC3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="a01542.html#ga4abb73498b40e3397fdf274f12568dac">  155</a></span>&#160;<span class="preprocessor">#define ADC12B_IER_EOC4 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="a01542.html#ga1c79b3f971ede116aba88806e60c30a8">  156</a></span>&#160;<span class="preprocessor">#define ADC12B_IER_EOC5 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00157"></a><span class="lineno"><a class="line" href="a01542.html#ga67e719480d4e067eb4bee589bc6504dd">  157</a></span>&#160;<span class="preprocessor">#define ADC12B_IER_EOC6 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00158"></a><span class="lineno"><a class="line" href="a01542.html#ga642ceef9f0af2ca3184bdf500684cabf">  158</a></span>&#160;<span class="preprocessor">#define ADC12B_IER_EOC7 (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="a01542.html#ga70b21e8b40be35429c4bf20dd4e66620">  159</a></span>&#160;<span class="preprocessor">#define ADC12B_IER_OVRE0 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00160"></a><span class="lineno"><a class="line" href="a01542.html#ga374387c104128f9b1b468aaa83c69d8f">  160</a></span>&#160;<span class="preprocessor">#define ADC12B_IER_OVRE1 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00161"></a><span class="lineno"><a class="line" href="a01542.html#gad125a08bf81aab04966939ee03177e37">  161</a></span>&#160;<span class="preprocessor">#define ADC12B_IER_OVRE2 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00162"></a><span class="lineno"><a class="line" href="a01542.html#gaa642880e9391cb62f08656f755957062">  162</a></span>&#160;<span class="preprocessor">#define ADC12B_IER_OVRE3 (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="a01542.html#ga7b02ecf431d4ad4ca17ee660957449fc">  163</a></span>&#160;<span class="preprocessor">#define ADC12B_IER_OVRE4 (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00164"></a><span class="lineno"><a class="line" href="a01542.html#gab009b4f29a0cd58d5f4433631aa3afbf">  164</a></span>&#160;<span class="preprocessor">#define ADC12B_IER_OVRE5 (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00165"></a><span class="lineno"><a class="line" href="a01542.html#ga14566285d8cd287b179e54a54c673da5">  165</a></span>&#160;<span class="preprocessor">#define ADC12B_IER_OVRE6 (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00166"></a><span class="lineno"><a class="line" href="a01542.html#gab4fe7c57284c13bf431bc3992e3d5bb5">  166</a></span>&#160;<span class="preprocessor">#define ADC12B_IER_OVRE7 (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="a01542.html#ga1596844c8d4a7fa71169dfd5f89ae950">  167</a></span>&#160;<span class="preprocessor">#define ADC12B_IER_DRDY (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00168"></a><span class="lineno"><a class="line" href="a01542.html#gae762c6f41dfa4753cd60bcafb5d3543f">  168</a></span>&#160;<span class="preprocessor">#define ADC12B_IER_GOVRE (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00169"></a><span class="lineno"><a class="line" href="a01542.html#ga8319982b8f203ff229a1f95be4da9cb8">  169</a></span>&#160;<span class="preprocessor">#define ADC12B_IER_ENDRX (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="a01542.html#gac5b0bb7bb0ac1cd5b6ae07e0f7db1637">  170</a></span>&#160;<span class="preprocessor">#define ADC12B_IER_RXBUFF (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- ADC12B_IDR : (ADC12B Offset: 0x28) Interrupt Disable Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00172"></a><span class="lineno"><a class="line" href="a01542.html#ga4ee4cdb74182844f7e6fda6bdf868fe2">  172</a></span>&#160;<span class="preprocessor">#define ADC12B_IDR_EOC0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00173"></a><span class="lineno"><a class="line" href="a01542.html#gaae35f65f9bacbbc9e4605fa4ac5d6def">  173</a></span>&#160;<span class="preprocessor">#define ADC12B_IDR_EOC1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00174"></a><span class="lineno"><a class="line" href="a01542.html#ga5ccf0ad03d54e7e6542d2d7d3ef1eccb">  174</a></span>&#160;<span class="preprocessor">#define ADC12B_IDR_EOC2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="a01542.html#gaa2b066269bad2cec4a29e9b230b0b19a">  175</a></span>&#160;<span class="preprocessor">#define ADC12B_IDR_EOC3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00176"></a><span class="lineno"><a class="line" href="a01542.html#gac7f56ec987e9a960b4cadae33ee4a399">  176</a></span>&#160;<span class="preprocessor">#define ADC12B_IDR_EOC4 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00177"></a><span class="lineno"><a class="line" href="a01542.html#ga09046b5137abdb4f7a362c78d02ba17b">  177</a></span>&#160;<span class="preprocessor">#define ADC12B_IDR_EOC5 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="a01542.html#ga78aaff2610a0fa2eca0c174212ae2599">  178</a></span>&#160;<span class="preprocessor">#define ADC12B_IDR_EOC6 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="a01542.html#gab287fef86d82e39b9c4e50fe3ce22947">  179</a></span>&#160;<span class="preprocessor">#define ADC12B_IDR_EOC7 (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00180"></a><span class="lineno"><a class="line" href="a01542.html#gab0961349d0d98d38b47f61240662256d">  180</a></span>&#160;<span class="preprocessor">#define ADC12B_IDR_OVRE0 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00181"></a><span class="lineno"><a class="line" href="a01542.html#gae860a063539c97b043f67dc108e90d0d">  181</a></span>&#160;<span class="preprocessor">#define ADC12B_IDR_OVRE1 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="a01542.html#gadb9c0bd43ddb212c5b4b13fb8dfd246e">  182</a></span>&#160;<span class="preprocessor">#define ADC12B_IDR_OVRE2 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00183"></a><span class="lineno"><a class="line" href="a01542.html#ga214ffe805128b73575f4636a6087695e">  183</a></span>&#160;<span class="preprocessor">#define ADC12B_IDR_OVRE3 (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00184"></a><span class="lineno"><a class="line" href="a01542.html#gaed6587e87bd948f6d884d3cde1f7a63a">  184</a></span>&#160;<span class="preprocessor">#define ADC12B_IDR_OVRE4 (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="a01542.html#ga77865ae9fae1dd83960b4504386d0691">  185</a></span>&#160;<span class="preprocessor">#define ADC12B_IDR_OVRE5 (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00186"></a><span class="lineno"><a class="line" href="a01542.html#gaae601a7da54420c3de389ad8565bf691">  186</a></span>&#160;<span class="preprocessor">#define ADC12B_IDR_OVRE6 (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00187"></a><span class="lineno"><a class="line" href="a01542.html#ga375e95f235edd81a042b9730d76e747b">  187</a></span>&#160;<span class="preprocessor">#define ADC12B_IDR_OVRE7 (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="a01542.html#gadb0f1401f3d9af25e86069a4da7d1173">  188</a></span>&#160;<span class="preprocessor">#define ADC12B_IDR_DRDY (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00189"></a><span class="lineno"><a class="line" href="a01542.html#gaf0117aa2706f68e008125885274a9423">  189</a></span>&#160;<span class="preprocessor">#define ADC12B_IDR_GOVRE (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00190"></a><span class="lineno"><a class="line" href="a01542.html#gaa3ca078ae4971d19141ab17dd0862224">  190</a></span>&#160;<span class="preprocessor">#define ADC12B_IDR_ENDRX (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="a01542.html#ga243d5d8e75ddf074c3448c6b01f3ff78">  191</a></span>&#160;<span class="preprocessor">#define ADC12B_IDR_RXBUFF (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- ADC12B_IMR : (ADC12B Offset: 0x2C) Interrupt Mask Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00193"></a><span class="lineno"><a class="line" href="a01542.html#gab9ae0c4af94572dbea54b0b53a2e413b">  193</a></span>&#160;<span class="preprocessor">#define ADC12B_IMR_EOC0 (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00194"></a><span class="lineno"><a class="line" href="a01542.html#ga15b9de7e6cbbdc5bff07ceb525ab2ead">  194</a></span>&#160;<span class="preprocessor">#define ADC12B_IMR_EOC1 (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00195"></a><span class="lineno"><a class="line" href="a01542.html#gabef06ef138315b49203969101d7ac78b">  195</a></span>&#160;<span class="preprocessor">#define ADC12B_IMR_EOC2 (0x1u &lt;&lt; 2) </span></div><div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="a01542.html#ga853c7f075e45c4a26182c276ac7cb467">  196</a></span>&#160;<span class="preprocessor">#define ADC12B_IMR_EOC3 (0x1u &lt;&lt; 3) </span></div><div class="line"><a name="l00197"></a><span class="lineno"><a class="line" href="a01542.html#ga206111348df318bb1e5dc8d5217a47e9">  197</a></span>&#160;<span class="preprocessor">#define ADC12B_IMR_EOC4 (0x1u &lt;&lt; 4) </span></div><div class="line"><a name="l00198"></a><span class="lineno"><a class="line" href="a01542.html#ga654eacb4e4ade698f8c9b78c5ae7c662">  198</a></span>&#160;<span class="preprocessor">#define ADC12B_IMR_EOC5 (0x1u &lt;&lt; 5) </span></div><div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="a01542.html#ga5e76f43874ccf227db53a45e8c36a48a">  199</a></span>&#160;<span class="preprocessor">#define ADC12B_IMR_EOC6 (0x1u &lt;&lt; 6) </span></div><div class="line"><a name="l00200"></a><span class="lineno"><a class="line" href="a01542.html#ga80c2d82f059a8fb77446bfccf681df58">  200</a></span>&#160;<span class="preprocessor">#define ADC12B_IMR_EOC7 (0x1u &lt;&lt; 7) </span></div><div class="line"><a name="l00201"></a><span class="lineno"><a class="line" href="a01542.html#ga332e4f5c1d7c0b0208a0d0a2917a7958">  201</a></span>&#160;<span class="preprocessor">#define ADC12B_IMR_OVRE0 (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="a01542.html#ga9fcb7c88c72a1a6e410b4e01d0ec7fcb">  202</a></span>&#160;<span class="preprocessor">#define ADC12B_IMR_OVRE1 (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00203"></a><span class="lineno"><a class="line" href="a01542.html#ga408e97cce88c9d236182b576680061f4">  203</a></span>&#160;<span class="preprocessor">#define ADC12B_IMR_OVRE2 (0x1u &lt;&lt; 10) </span></div><div class="line"><a name="l00204"></a><span class="lineno"><a class="line" href="a01542.html#gada2739bf1f1ed2300c74b7efc4661f65">  204</a></span>&#160;<span class="preprocessor">#define ADC12B_IMR_OVRE3 (0x1u &lt;&lt; 11) </span></div><div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="a01542.html#ga208b84fad150382073effe65f8bebd79">  205</a></span>&#160;<span class="preprocessor">#define ADC12B_IMR_OVRE4 (0x1u &lt;&lt; 12) </span></div><div class="line"><a name="l00206"></a><span class="lineno"><a class="line" href="a01542.html#ga033ac50ffbe522454d5b77e00c8386e1">  206</a></span>&#160;<span class="preprocessor">#define ADC12B_IMR_OVRE5 (0x1u &lt;&lt; 13) </span></div><div class="line"><a name="l00207"></a><span class="lineno"><a class="line" href="a01542.html#ga0681718eee24d5d91f2d140743430044">  207</a></span>&#160;<span class="preprocessor">#define ADC12B_IMR_OVRE6 (0x1u &lt;&lt; 14) </span></div><div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="a01542.html#gab3d0a664c094ce8713aa99ba932803d5">  208</a></span>&#160;<span class="preprocessor">#define ADC12B_IMR_OVRE7 (0x1u &lt;&lt; 15) </span></div><div class="line"><a name="l00209"></a><span class="lineno"><a class="line" href="a01542.html#gaeca778f16e7fc89c30826bc2800db187">  209</a></span>&#160;<span class="preprocessor">#define ADC12B_IMR_DRDY (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00210"></a><span class="lineno"><a class="line" href="a01542.html#ga389e1b679a1baf272d584da6d23399ab">  210</a></span>&#160;<span class="preprocessor">#define ADC12B_IMR_GOVRE (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="a01542.html#ga57ed49db2354b5809f925bab4cf18a85">  211</a></span>&#160;<span class="preprocessor">#define ADC12B_IMR_ENDRX (0x1u &lt;&lt; 18) </span></div><div class="line"><a name="l00212"></a><span class="lineno"><a class="line" href="a01542.html#ga0fceccb829b17a7da2d15a7e81d5efd6">  212</a></span>&#160;<span class="preprocessor">#define ADC12B_IMR_RXBUFF (0x1u &lt;&lt; 19) </span></div><div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- ADC12B_CDR[8] : (ADC12B Offset: 0x30) Channel Data Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00214"></a><span class="lineno">  214</span>&#160;<span class="preprocessor">#define ADC12B_CDR_DATA_Pos 0</span></div><div class="line"><a name="l00215"></a><span class="lineno"><a class="line" href="a01542.html#gae5694928e100819d18e2244877ca4374">  215</a></span>&#160;<span class="preprocessor">#define ADC12B_CDR_DATA_Msk (0xfffu &lt;&lt; ADC12B_CDR_DATA_Pos) </span></div><div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- ADC12B_ACR : (ADC12B Offset: 0x64) Analog Control Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00217"></a><span class="lineno">  217</span>&#160;<span class="preprocessor">#define ADC12B_ACR_GAIN_Pos 0</span></div><div class="line"><a name="l00218"></a><span class="lineno"><a class="line" href="a01542.html#ga74690c7280148c1b55506786fea495f1">  218</a></span>&#160;<span class="preprocessor">#define ADC12B_ACR_GAIN_Msk (0x3u &lt;&lt; ADC12B_ACR_GAIN_Pos) </span></div><div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="preprocessor">#define ADC12B_ACR_GAIN(value) ((ADC12B_ACR_GAIN_Msk &amp; ((value) &lt;&lt; ADC12B_ACR_GAIN_Pos)))</span></div><div class="line"><a name="l00220"></a><span class="lineno">  220</span>&#160;<span class="preprocessor">#define ADC12B_ACR_IBCTL_Pos 8</span></div><div class="line"><a name="l00221"></a><span class="lineno"><a class="line" href="a01542.html#ga93a5fd7a6a9a3fce7df5a65b388ef653">  221</a></span>&#160;<span class="preprocessor">#define ADC12B_ACR_IBCTL_Msk (0x3u &lt;&lt; ADC12B_ACR_IBCTL_Pos) </span></div><div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="preprocessor">#define ADC12B_ACR_IBCTL(value) ((ADC12B_ACR_IBCTL_Msk &amp; ((value) &lt;&lt; ADC12B_ACR_IBCTL_Pos)))</span></div><div class="line"><a name="l00223"></a><span class="lineno"><a class="line" href="a01542.html#gae510153895de34ed44b7a70de15fd080">  223</a></span>&#160;<span class="preprocessor">#define ADC12B_ACR_DIFF (0x1u &lt;&lt; 16) </span></div><div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="a01542.html#ga9d6c10159255ac7f6a2aafd1604f67e2">  224</a></span>&#160;<span class="preprocessor">#define ADC12B_ACR_OFFSET (0x1u &lt;&lt; 17) </span></div><div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- ADC12B_EMR : (ADC12B Offset: 0x68) Extended Mode Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00226"></a><span class="lineno"><a class="line" href="a01542.html#ga91078bf94bd7e5c90f595a6f98a368d4">  226</a></span>&#160;<span class="preprocessor">#define ADC12B_EMR_OFFMODES (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00227"></a><span class="lineno">  227</span>&#160;<span class="preprocessor">#define ADC12B_EMR_OFF_MODE_STARTUP_TIME_Pos 16</span></div><div class="line"><a name="l00228"></a><span class="lineno"><a class="line" href="a01542.html#gaccf8e6302ada11a4b94ac1c2d8f43238">  228</a></span>&#160;<span class="preprocessor">#define ADC12B_EMR_OFF_MODE_STARTUP_TIME_Msk (0xffu &lt;&lt; ADC12B_EMR_OFF_MODE_STARTUP_TIME_Pos) </span></div><div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="preprocessor">#define ADC12B_EMR_OFF_MODE_STARTUP_TIME(value) ((ADC12B_EMR_OFF_MODE_STARTUP_TIME_Msk &amp; ((value) &lt;&lt; ADC12B_EMR_OFF_MODE_STARTUP_TIME_Pos)))</span></div><div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment">/* -------- ADC12B_RPR : (ADC12B Offset: 0x100) Receive Pointer Register -------- */</span></div><div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="preprocessor">#define ADC12B_RPR_RXPTR_Pos 0</span></div><div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="a01542.html#ga9602cc7f2aff0b2b89a8b9468f62c05d">  232</a></span>&#160;<span class="preprocessor">#define ADC12B_RPR_RXPTR_Msk (0xffffffffu &lt;&lt; ADC12B_RPR_RXPTR_Pos) </span></div><div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;<span class="preprocessor">#define ADC12B_RPR_RXPTR(value) ((ADC12B_RPR_RXPTR_Msk &amp; ((value) &lt;&lt; ADC12B_RPR_RXPTR_Pos)))</span></div><div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;<span class="comment">/* -------- ADC12B_RCR : (ADC12B Offset: 0x104) Receive Counter Register -------- */</span></div><div class="line"><a name="l00235"></a><span class="lineno">  235</span>&#160;<span class="preprocessor">#define ADC12B_RCR_RXCTR_Pos 0</span></div><div class="line"><a name="l00236"></a><span class="lineno"><a class="line" href="a01542.html#ga9fd0de24330a3961187cf57f8da566fe">  236</a></span>&#160;<span class="preprocessor">#define ADC12B_RCR_RXCTR_Msk (0xffffu &lt;&lt; ADC12B_RCR_RXCTR_Pos) </span></div><div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;<span class="preprocessor">#define ADC12B_RCR_RXCTR(value) ((ADC12B_RCR_RXCTR_Msk &amp; ((value) &lt;&lt; ADC12B_RCR_RXCTR_Pos)))</span></div><div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;<span class="comment">/* -------- ADC12B_RNPR : (ADC12B Offset: 0x110) Receive Next Pointer Register -------- */</span></div><div class="line"><a name="l00239"></a><span class="lineno">  239</span>&#160;<span class="preprocessor">#define ADC12B_RNPR_RXNPTR_Pos 0</span></div><div class="line"><a name="l00240"></a><span class="lineno"><a class="line" href="a01542.html#ga8d86d288b8370a613b8470fe08b9d8ad">  240</a></span>&#160;<span class="preprocessor">#define ADC12B_RNPR_RXNPTR_Msk (0xffffffffu &lt;&lt; ADC12B_RNPR_RXNPTR_Pos) </span></div><div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;<span class="preprocessor">#define ADC12B_RNPR_RXNPTR(value) ((ADC12B_RNPR_RXNPTR_Msk &amp; ((value) &lt;&lt; ADC12B_RNPR_RXNPTR_Pos)))</span></div><div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;<span class="comment">/* -------- ADC12B_RNCR : (ADC12B Offset: 0x114) Receive Next Counter Register -------- */</span></div><div class="line"><a name="l00243"></a><span class="lineno">  243</span>&#160;<span class="preprocessor">#define ADC12B_RNCR_RXNCTR_Pos 0</span></div><div class="line"><a name="l00244"></a><span class="lineno"><a class="line" href="a01542.html#ga5e45f36f62181d7ae55d2f46ca98e17e">  244</a></span>&#160;<span class="preprocessor">#define ADC12B_RNCR_RXNCTR_Msk (0xffffu &lt;&lt; ADC12B_RNCR_RXNCTR_Pos) </span></div><div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;<span class="preprocessor">#define ADC12B_RNCR_RXNCTR(value) ((ADC12B_RNCR_RXNCTR_Msk &amp; ((value) &lt;&lt; ADC12B_RNCR_RXNCTR_Pos)))</span></div><div class="line"><a name="l00246"></a><span class="lineno">  246</span>&#160;<span class="comment">/* -------- ADC12B_PTCR : (ADC12B Offset: 0x120) Transfer Control Register -------- */</span></div><div class="line"><a name="l00247"></a><span class="lineno"><a class="line" href="a01542.html#ga2f01490fb5b6daeccd29d2a32552a737">  247</a></span>&#160;<span class="preprocessor">#define ADC12B_PTCR_RXTEN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00248"></a><span class="lineno"><a class="line" href="a01542.html#ga41d0c7a672d99dfcc992267322e29d6e">  248</a></span>&#160;<span class="preprocessor">#define ADC12B_PTCR_RXTDIS (0x1u &lt;&lt; 1) </span></div><div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="a01542.html#ga0721337e098a3def5cb6efe7b889af92">  249</a></span>&#160;<span class="preprocessor">#define ADC12B_PTCR_TXTEN (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00250"></a><span class="lineno"><a class="line" href="a01542.html#ga0016730c3af0c7aef1f8dc4633c5daf9">  250</a></span>&#160;<span class="preprocessor">#define ADC12B_PTCR_TXTDIS (0x1u &lt;&lt; 9) </span></div><div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;<span class="preprocessor"></span><span class="comment">/* -------- ADC12B_PTSR : (ADC12B Offset: 0x124) Transfer Status Register -------- */</span><span class="preprocessor"></span></div><div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="a01542.html#ga9a3502a749d4e12f6d4365600d25e623">  252</a></span>&#160;<span class="preprocessor">#define ADC12B_PTSR_RXTEN (0x1u &lt;&lt; 0) </span></div><div class="line"><a name="l00253"></a><span class="lineno"><a class="line" href="a01542.html#ga83b849d97dffe71cb1d3629a7a4c6399">  253</a></span>&#160;<span class="preprocessor">#define ADC12B_PTSR_TXTEN (0x1u &lt;&lt; 8) </span></div><div class="line"><a name="l00256"></a><span class="lineno">  256</span>&#160;<span class="preprocessor"></span></div><div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;</div><div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;<span class="preprocessor">#endif </span><span class="comment">/* _SAM3U_ADC12B_COMPONENT_ */</span><span class="preprocessor"></span></div><div class="ttc" id="a00034_html_a7304a8542f0d199626b81579c03a603b"><div class="ttname"><a href="a00034.html#a7304a8542f0d199626b81579c03a603b">Adc12b::ADC12B_MR</a></div><div class="ttdeci">RwReg ADC12B_MR</div><div class="ttdoc">(Adc12b Offset: 0x04) Mode Register </div><div class="ttdef"><b>Definition:</b> component_adc12b.h:43</div></div>
<div class="ttc" id="a00034_html_a73e12ad4dbc90009f7208e07f6f8e89b"><div class="ttname"><a href="a00034.html#a73e12ad4dbc90009f7208e07f6f8e89b">Adc12b::ADC12B_IER</a></div><div class="ttdeci">WoReg ADC12B_IER</div><div class="ttdoc">(Adc12b Offset: 0x24) Interrupt Enable Register </div><div class="ttdef"><b>Definition:</b> component_adc12b.h:50</div></div>
<div class="ttc" id="a00034_html_afebd95223148583fc2affab40efef6b9"><div class="ttname"><a href="a00034.html#afebd95223148583fc2affab40efef6b9">Adc12b::ADC12B_IMR</a></div><div class="ttdeci">RoReg ADC12B_IMR</div><div class="ttdoc">(Adc12b Offset: 0x2C) Interrupt Mask Register </div><div class="ttdef"><b>Definition:</b> component_adc12b.h:52</div></div>
<div class="ttc" id="a00034_html_a6966a769c2286d4aff7eb2c2ac586c1e"><div class="ttname"><a href="a00034.html#a6966a769c2286d4aff7eb2c2ac586c1e">Adc12b::ADC12B_CHSR</a></div><div class="ttdeci">RoReg ADC12B_CHSR</div><div class="ttdoc">(Adc12b Offset: 0x18) Channel Status Register </div><div class="ttdef"><b>Definition:</b> component_adc12b.h:47</div></div>
<div class="ttc" id="a01300_html_gacf1496e3bbe303e55f627fc7558a68c7"><div class="ttname"><a href="a01300.html#gacf1496e3bbe303e55f627fc7558a68c7">RwReg</a></div><div class="ttdeci">volatile uint32_t RwReg</div><div class="ttdef"><b>Definition:</b> sam3n00a.h:54</div></div>
<div class="ttc" id="a00034_html_a2a85e18922e972a660280b67957b4b1c"><div class="ttname"><a href="a00034.html#a2a85e18922e972a660280b67957b4b1c">Adc12b::ADC12B_IDR</a></div><div class="ttdeci">WoReg ADC12B_IDR</div><div class="ttdoc">(Adc12b Offset: 0x28) Interrupt Disable Register </div><div class="ttdef"><b>Definition:</b> component_adc12b.h:51</div></div>
<div class="ttc" id="a00034_html_adda22ac78dcf6e27eba5ef47ad5a523f"><div class="ttname"><a href="a00034.html#adda22ac78dcf6e27eba5ef47ad5a523f">Adc12b::ADC12B_PTSR</a></div><div class="ttdeci">RoReg ADC12B_PTSR</div><div class="ttdoc">(Adc12b Offset: 0x124) Transfer Status Register </div><div class="ttdef"><b>Definition:</b> component_adc12b.h:65</div></div>
<div class="ttc" id="a00034_html_a82c30b0d285db412a5b1f3496b25263d"><div class="ttname"><a href="a00034.html#a82c30b0d285db412a5b1f3496b25263d">Adc12b::ADC12B_CHER</a></div><div class="ttdeci">WoReg ADC12B_CHER</div><div class="ttdoc">(Adc12b Offset: 0x10) Channel Enable Register </div><div class="ttdef"><b>Definition:</b> component_adc12b.h:45</div></div>
<div class="ttc" id="a01300_html_gac0f96d4e8018367b38f527007cf0eafd"><div class="ttname"><a href="a01300.html#gac0f96d4e8018367b38f527007cf0eafd">WoReg</a></div><div class="ttdeci">volatile uint32_t WoReg</div><div class="ttdef"><b>Definition:</b> sam3n00a.h:53</div></div>
<div class="ttc" id="a00034_html_a8eb868d8adee528d3d029bdd4214ae48"><div class="ttname"><a href="a00034.html#a8eb868d8adee528d3d029bdd4214ae48">Adc12b::ADC12B_RPR</a></div><div class="ttdeci">RwReg ADC12B_RPR</div><div class="ttdoc">(Adc12b Offset: 0x100) Receive Pointer Register </div><div class="ttdef"><b>Definition:</b> component_adc12b.h:58</div></div>
<div class="ttc" id="a00034_html_a808e4b23cd7cb4b87219448babb88741"><div class="ttname"><a href="a00034.html#a808e4b23cd7cb4b87219448babb88741">Adc12b::ADC12B_ACR</a></div><div class="ttdeci">RwReg ADC12B_ACR</div><div class="ttdoc">(Adc12b Offset: 0x64) Analog Control Register </div><div class="ttdef"><b>Definition:</b> component_adc12b.h:55</div></div>
<div class="ttc" id="a00034_html_a852439391cda7be065223e771c1794b2"><div class="ttname"><a href="a00034.html#a852439391cda7be065223e771c1794b2">Adc12b::ADC12B_RNCR</a></div><div class="ttdeci">RwReg ADC12B_RNCR</div><div class="ttdoc">(Adc12b Offset: 0x114) Receive Next Counter Register </div><div class="ttdef"><b>Definition:</b> component_adc12b.h:62</div></div>
<div class="ttc" id="a00034_html_ae2abd8daae6829fd9a43c8b5b6d80d63"><div class="ttname"><a href="a00034.html#ae2abd8daae6829fd9a43c8b5b6d80d63">Adc12b::ADC12B_RNPR</a></div><div class="ttdeci">RwReg ADC12B_RNPR</div><div class="ttdoc">(Adc12b Offset: 0x110) Receive Next Pointer Register </div><div class="ttdef"><b>Definition:</b> component_adc12b.h:61</div></div>
<div class="ttc" id="a00034_html"><div class="ttname"><a href="a00034.html">Adc12b</a></div><div class="ttdoc">Adc12b hardware registers. </div><div class="ttdef"><b>Definition:</b> component_adc12b.h:41</div></div>
<div class="ttc" id="a00034_html_a5f34cd68498ee1c24905f2f0161e251e"><div class="ttname"><a href="a00034.html#a5f34cd68498ee1c24905f2f0161e251e">Adc12b::ADC12B_RCR</a></div><div class="ttdeci">RwReg ADC12B_RCR</div><div class="ttdoc">(Adc12b Offset: 0x104) Receive Counter Register </div><div class="ttdef"><b>Definition:</b> component_adc12b.h:59</div></div>
<div class="ttc" id="a00034_html_a512d577d91a7fced01503a280518eb95"><div class="ttname"><a href="a00034.html#a512d577d91a7fced01503a280518eb95">Adc12b::ADC12B_EMR</a></div><div class="ttdeci">RwReg ADC12B_EMR</div><div class="ttdoc">(Adc12b Offset: 0x68) Extended Mode Register </div><div class="ttdef"><b>Definition:</b> component_adc12b.h:56</div></div>
<div class="ttc" id="a00034_html_a2958e1daaeeff0561c1db3b95086da7a"><div class="ttname"><a href="a00034.html#a2958e1daaeeff0561c1db3b95086da7a">Adc12b::ADC12B_SR</a></div><div class="ttdeci">RoReg ADC12B_SR</div><div class="ttdoc">(Adc12b Offset: 0x1C) Status Register </div><div class="ttdef"><b>Definition:</b> component_adc12b.h:48</div></div>
<div class="ttc" id="a01300_html_ga5d556f8391af4141be23f7334ac9dd68"><div class="ttname"><a href="a01300.html#ga5d556f8391af4141be23f7334ac9dd68">RoReg</a></div><div class="ttdeci">volatile const uint32_t RoReg</div><div class="ttdef"><b>Definition:</b> sam3n00a.h:49</div></div>
<div class="ttc" id="a00034_html_a8f1b4bbdbdeeceee7724fe0b4efc0895"><div class="ttname"><a href="a00034.html#a8f1b4bbdbdeeceee7724fe0b4efc0895">Adc12b::ADC12B_PTCR</a></div><div class="ttdeci">WoReg ADC12B_PTCR</div><div class="ttdoc">(Adc12b Offset: 0x120) Transfer Control Register </div><div class="ttdef"><b>Definition:</b> component_adc12b.h:64</div></div>
<div class="ttc" id="a00034_html_a6dbfb524d7abf5759e6038a36a3e0de1"><div class="ttname"><a href="a00034.html#a6dbfb524d7abf5759e6038a36a3e0de1">Adc12b::ADC12B_CHDR</a></div><div class="ttdeci">WoReg ADC12B_CHDR</div><div class="ttdoc">(Adc12b Offset: 0x14) Channel Disable Register </div><div class="ttdef"><b>Definition:</b> component_adc12b.h:46</div></div>
<div class="ttc" id="a00034_html_a8990bf9f4d99009e10e5cba6974a0e26"><div class="ttname"><a href="a00034.html#a8990bf9f4d99009e10e5cba6974a0e26">Adc12b::ADC12B_CR</a></div><div class="ttdeci">WoReg ADC12B_CR</div><div class="ttdoc">(Adc12b Offset: 0x00) Control Register </div><div class="ttdef"><b>Definition:</b> component_adc12b.h:42</div></div>
<div class="ttc" id="a00034_html_a1e570de23d0f6314ca068ecfa305b0bd"><div class="ttname"><a href="a00034.html#a1e570de23d0f6314ca068ecfa305b0bd">Adc12b::ADC12B_LCDR</a></div><div class="ttdeci">RoReg ADC12B_LCDR</div><div class="ttdoc">(Adc12b Offset: 0x20) Last Converted Data Register </div><div class="ttdef"><b>Definition:</b> component_adc12b.h:49</div></div>
</div><!-- fragment --></div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="navelem"><a class="el" href="dir_68267d1309a1af8e8297ef4c3efbcdba.html">src</a></li><li class="navelem"><a class="el" href="dir_aa91b471be3929d389112c1a38461b52.html">CMSIS</a></li><li class="navelem"><a class="el" href="dir_229331c2a0f67b9540d04d63b18e09c4.html">Device</a></li><li class="navelem"><a class="el" href="dir_6611863d838e2554ab277020077e2f0c.html">ATMEL</a></li><li class="navelem"><a class="el" href="dir_981676299a672802ec931b28a1bc41bd.html">sam3u</a></li><li class="navelem"><a class="el" href="dir_1f00365237d0e4acfed0aed2e99cdca7.html">include</a></li><li class="navelem"><a class="el" href="dir_fac242330207623ba6b82fc4a86c9c02.html">component</a></li><li class="navelem"><b>component_adc12b.h</b></li>
    <li class="footer">Generated by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.11 </li>
  </ul>
</div>
</body>
</html>
