{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1628698543540 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Hierarchy Elaboration Quartus II 64-Bit " "Running Quartus II 64-Bit Hierarchy Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1628698543556 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 11 12:15:43 2021 " "Processing started: Wed Aug 11 12:15:43 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1628698543556 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1628698543556 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SPI -c SPIDAC --elaborate_hierarchy " "Command: quartus_map --read_settings_files=on --write_settings_files=off SPI -c SPIDAC --elaborate_hierarchy" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1628698543556 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1628698544083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spimaster.v 2 2 " "Found 2 design units, including 2 entities, in source file spimaster.v" { { "Info" "ISGN_ENTITY_NAME" "1 SPIMaster " "Found entity 1: SPIMaster" {  } { { "SPIMaster.v" "" { Text "G:/My Drive/FPGA Design/SPI Interface/SPI Verilog Projects/SPI for LTC2668 and LTC2494/SPI/SPIMaster.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628698544838 ""} { "Info" "ISGN_ENTITY_NAME" "2 SPIMasterCS " "Found entity 2: SPIMasterCS" {  } { { "SPIMaster.v" "" { Text "G:/My Drive/FPGA Design/SPI Interface/SPI Verilog Projects/SPI for LTC2668 and LTC2494/SPI/SPIMaster.v" 181 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628698544838 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628698544838 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "MODE mode SPIDAC.sv(13) " "Verilog HDL Declaration information at SPIDAC.sv(13): object \"MODE\" differs only in case from object \"mode\" in the same scope" {  } { { "SPIDAC.sv" "" { Text "G:/My Drive/FPGA Design/SPI Interface/SPI Verilog Projects/SPI for LTC2668 and LTC2494/SPI/SPIDAC.sv" 13 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1628698544866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "spidac.sv 1 1 " "Found 1 design units, including 1 entities, in source file spidac.sv" { { "Info" "ISGN_ENTITY_NAME" "1 SPIDAC " "Found entity 1: SPIDAC" {  } { { "SPIDAC.sv" "" { Text "G:/My Drive/FPGA Design/SPI Interface/SPI Verilog Projects/SPI for LTC2668 and LTC2494/SPI/SPIDAC.sv" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628698544866 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628698544866 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "masterdriver.v 1 1 " "Found 1 design units, including 1 entities, in source file masterdriver.v" { { "Info" "ISGN_ENTITY_NAME" "1 MasterDriver " "Found entity 1: MasterDriver" {  } { { "MasterDriver.v" "" { Text "G:/My Drive/FPGA Design/SPI Interface/SPI Verilog Projects/SPI for LTC2668 and LTC2494/SPI/MasterDriver.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628698545197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628698545197 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "blockwdriver.bdf 1 1 " "Found 1 design units, including 1 entities, in source file blockwdriver.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 BlockWDriver " "Found entity 1: BlockWDriver" {  } { { "BlockWDriver.bdf" "" { Schematic "G:/My Drive/FPGA Design/SPI Interface/SPI Verilog Projects/SPI for LTC2668 and LTC2494/SPI/BlockWDriver.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628698545240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628698545240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clock.v 1 1 " "Found 1 design units, including 1 entities, in source file clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 CLOCK " "Found entity 1: CLOCK" {  } { { "CLOCK.v" "" { Text "G:/My Drive/FPGA Design/SPI Interface/SPI Verilog Projects/SPI for LTC2668 and LTC2494/SPI/CLOCK.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628698545271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628698545271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datadriver.v 1 1 " "Found 1 design units, including 1 entities, in source file datadriver.v" { { "Info" "ISGN_ENTITY_NAME" "1 datadriver " "Found entity 1: datadriver" {  } { { "datadriver.v" "" { Text "G:/My Drive/FPGA Design/SPI Interface/SPI Verilog Projects/SPI for LTC2668 and LTC2494/SPI/datadriver.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628698545570 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628698545570 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "demux.v 1 1 " "Found 1 design units, including 1 entities, in source file demux.v" { { "Info" "ISGN_ENTITY_NAME" "1 demux1to4 " "Found entity 1: demux1to4" {  } { { "Demux.v" "" { Text "G:/My Drive/FPGA Design/SPI Interface/SPI Verilog Projects/SPI for LTC2668 and LTC2494/SPI/Demux.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628698546006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628698546006 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clockdivider.v 1 1 " "Found 1 design units, including 1 entities, in source file clockdivider.v" { { "Info" "ISGN_ENTITY_NAME" "1 Clock_divider " "Found entity 1: Clock_divider" {  } { { "ClockDivider.v" "" { Text "G:/My Drive/FPGA Design/SPI Interface/SPI Verilog Projects/SPI for LTC2668 and LTC2494/SPI/ClockDivider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1628698546288 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1628698546288 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "w_SPI_MISO SPIDAC.sv(70) " "Verilog HDL Implicit Net warning at SPIDAC.sv(70): created implicit net for \"w_SPI_MISO\"" {  } { { "SPIDAC.sv" "" { Text "G:/My Drive/FPGA Design/SPI Interface/SPI Verilog Projects/SPI for LTC2668 and LTC2494/SPI/SPIDAC.sv" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1628698546288 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "driverready SPIDAC.sv(87) " "Verilog HDL Implicit Net warning at SPIDAC.sv(87): created implicit net for \"driverready\"" {  } { { "SPIDAC.sv" "" { Text "G:/My Drive/FPGA Design/SPI Interface/SPI Verilog Projects/SPI for LTC2668 and LTC2494/SPI/SPIDAC.sv" 87 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1628698546288 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "datavalid SPIDAC.sv(88) " "Verilog HDL Implicit Net warning at SPIDAC.sv(88): created implicit net for \"datavalid\"" {  } { { "SPIDAC.sv" "" { Text "G:/My Drive/FPGA Design/SPI Interface/SPI Verilog Projects/SPI for LTC2668 and LTC2494/SPI/SPIDAC.sv" 88 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1628698546288 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "BlockWDriver " "Elaborating entity \"BlockWDriver\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1628698546698 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPIMasterCS SPIMasterCS:inst2 " "Elaborating entity \"SPIMasterCS\" for hierarchy \"SPIMasterCS:inst2\"" {  } { { "BlockWDriver.bdf" "inst2" { Schematic "G:/My Drive/FPGA Design/SPI Interface/SPI Verilog Projects/SPI for LTC2668 and LTC2494/SPI/BlockWDriver.bdf" { { 136 728 992 312 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1628698546776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPIMaster SPIMasterCS:inst2\|SPIMaster:SPIMaster_inst " "Elaborating entity \"SPIMaster\" for hierarchy \"SPIMasterCS:inst2\|SPIMaster:SPIMaster_inst\"" {  } { { "SPIMaster.v" "SPIMaster_inst" { Text "G:/My Drive/FPGA Design/SPI Interface/SPI Verilog Projects/SPI for LTC2668 and LTC2494/SPI/SPIMaster.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1628698546868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Clock_divider Clock_divider:inst3 " "Elaborating entity \"Clock_divider\" for hierarchy \"Clock_divider:inst3\"" {  } { { "BlockWDriver.bdf" "inst3" { Schematic "G:/My Drive/FPGA Design/SPI Interface/SPI Verilog Projects/SPI for LTC2668 and LTC2494/SPI/BlockWDriver.bdf" { { 88 -192 -24 168 "inst3" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1628698546930 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CLOCK CLOCK:inst7 " "Elaborating entity \"CLOCK\" for hierarchy \"CLOCK:inst7\"" {  } { { "BlockWDriver.bdf" "inst7" { Schematic "G:/My Drive/FPGA Design/SPI Interface/SPI Verilog Projects/SPI for LTC2668 and LTC2494/SPI/BlockWDriver.bdf" { { 56 -464 -224 208 "inst7" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1628698547024 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MasterDriver MasterDriver:inst " "Elaborating entity \"MasterDriver\" for hierarchy \"MasterDriver:inst\"" {  } { { "BlockWDriver.bdf" "inst" { Schematic "G:/My Drive/FPGA Design/SPI Interface/SPI Verilog Projects/SPI for LTC2668 and LTC2494/SPI/BlockWDriver.bdf" { { 168 336 608 312 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1628698547180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datadriver datadriver:inst9 " "Elaborating entity \"datadriver\" for hierarchy \"datadriver:inst9\"" {  } { { "BlockWDriver.bdf" "inst9" { Schematic "G:/My Drive/FPGA Design/SPI Interface/SPI Verilog Projects/SPI for LTC2668 and LTC2494/SPI/BlockWDriver.bdf" { { 216 32 232 360 "inst9" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1628698547243 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Hierarchy Elaboration 0 s 4 s Quartus II 64-Bit " "Quartus II 64-Bit Hierarchy Elaboration was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4562 " "Peak virtual memory: 4562 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1628698547861 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Aug 11 12:15:47 2021 " "Processing ended: Wed Aug 11 12:15:47 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1628698547861 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1628698547861 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1628698547861 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1628698547861 ""}
