<?xml version="1.0"?>
<!-- Release file -->

<sip_release>
  <version>8.4 November 13, 2013</version>
  <date>Fri Sep 25 14:01:26 PDT 2015</date>
  <user>vnandaku</user>
  <sip_name>31</sip_name>
  <sip_variation>147</sip_variation>
  <sip_variation_id>147</sip_variation_id>
  <sip_reldate>2015WW39</sip_reldate>
  <sip_milestone>1p0</sip_milestone>
  <sip_relver>PICr9</sip_relver>
  <sip_relname>ALL_2015WW39_R1p0_PICr9</sip_relname>
  <sip_owner>vnandaku</sip_owner>
  <sip_dist></sip_dist>
  <sip_fixed></sip_fixed>
  <sip_open></sip_open>
  <sip_attachment>
  </sip_attachment>
  <sip_customers>
  </sip_customers>
  <sip_base>1978</sip_base>
  <sip_features>
    <sip_feature>
<![CDATA[
HTML
      <h2>RTL Updates:</h2>
      <dl>
         <dt>HSDs: <dt>
         <dd>
            1. <a href="https://hsdes.intel.com/home/default.html#article?id=1404023713">1404023713, "FWD (PCR) Gen2.1 Agent interface of the EPs need to support 2.4GHz for 10nm server"</a>:
            Sideband Endpoint can now support 2.4GHz on 10nm (p1274 @0.65V) libraries 
          </dd>         
         <dd>
            2. <a href="https://hsdes.intel.com/home/default.html#article?id=1404394112">1404394112, "FWD (PCR) Migrate to questaCDC V10.4a for SIPs delivering to CNL CPU after 2015ww30"</a>:
            Updated Questa CDC version to be compliant with version 10.4a
          </dd>         
          <dd>
            3. <a href="https://hsdes.intel.com/home/default.html#article?id=1404431758">1404431758, "FWD (PCR) Add synchronizer to LCG control signal on SBR & SBE and to DFX control bits"</a>:
            Added synchronizers to the following DFX input pins jta_clkgate_ovrd, jta_force_idle, jta_force_notidle, jta_force_creditreq. 
            These clock gating signals are now unconditionally synchronized- cgctrl_idlecnt, cgctrl_clkgaten, cgctrl_clkgatedef.  
         </dd>
          <dd>
            4. <a href="https://hsdes.intel.com/home/default.html#article?id=1206201928 ">1206201928, "IOSF Sideband Endpoint Lintra violations"</a>:
            Fixed the lintra errors/warnings reported. Added waivers wherever applicable and necessary.
         </dd>
          <dd>
            5. <a href="https://hsdes.intel.com/home/default.html#article?id=1404435398">1404435398, "FWD (PCR) Migrate IPs to CDCLint from Onda for Endpoint"</a>:
            Enabled CDCLint for ACECDC runs.
         </dd>
      </dl>
      
      <h2>Backend Updates:</h2>
         <dt> General updates.</dt>
      <h2>Validation Updates:</h2>
         <dt> General updates.</dt>]]>    </sip_feature>
  </sip_features>
  <sip_knissues>
    <sip_knissue>
<![CDATA[
HTML
         <dt> None. </dt>]]>    </sip_knissue>
  </sip_knissues>
  <sip_speccons>
    <sip_speccon>
<![CDATA[
HTML
      <h2>Integration Notes:</h2>
    <dt>NOTE: The first Sideband Fabric  release with support for parity pins is IOSF_Sideband_Fabric_Compiler_ALL_2014WW38_R1p0_v5</dt> ]]>    </sip_speccon>
  </sip_speccons>
  <sip_specins>
    <sip_specin>
<![CDATA[
HTML
      <ul>
         <li>This SBE release uses the "IOSF_SVC_2015WW37"  version of SVC in IRR</li>
         <li>For support file an <b>HSD</b> at <a href="https://hsdes.intel.com/home/default.html#magazine?id=101846185&contentId=1012194360">https://hsdes.intel.com/home/default.html#magazine?id=101846185&contentId=1012194360</a></li>
         <li>Please note that Sideband Endpoint instantiations need to be uniquified in all IP's per the SEG POR instantiation and uniquification methodology to avoid module collisions with other instances of the endpoint with other IPs.</li>
         <li>Please read integration guide carefully for handling current clock request logic</li>
         <li>Please read integration guide carefully for conditions of locally clock gating the agent_clk in asynchronous endpoints.</li>
         <li>Please read integration guide carefully for any necessary power gating logic that may be needed.</li>
         <li>The Zircon scores are uploaded to the IPDS dashboard for the SBE IP at <a href="https://zircon.fm.intel.com/zircon/zircon/zirconReleaseDashboardTable.php?top_filter_checkbox=0&Proj_id=12686&IP_id=17324&milestone_filter=4&Ver_id=all&App_id=all&showlatest=0">https://zircon.fm.intel.com/zircon/zircon/zirconReleaseDashboardTable.php?top_filter_checkbox=0&Proj_id=12686&IP_id=17324&milestone_filter=4&Ver_id=all&App_id=all&showlatest=0</a></li>
      </ul>]]>    </sip_specin>
  </sip_specins>
  <sip_models>
  </sip_models>
</sip_release>
