
02_Non-Preemptive Event-Triggered Scheduling.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007d4c  08000110  08000110  00001110  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000003f4  08007e60  08007e60  00008e60  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08008254  08008254  0000a204  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  08008254  08008254  00009254  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800825c  0800825c  0000a204  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800825c  0800825c  0000925c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08008260  08008260  00009260  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000204  20000000  08008264  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000002e0  20000204  08008468  0000a204  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200004e4  08008468  0000a4e4  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  0000a204  2**0
                  CONTENTS, READONLY
 12 .debug_info   0001074c  00000000  00000000  0000a22d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000024d4  00000000  00000000  0001a979  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 000010d8  00000000  00000000  0001ce50  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000d47  00000000  00000000  0001df28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00019a0a  00000000  00000000  0001ec6f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00013474  00000000  00000000  00038679  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00094373  00000000  00000000  0004baed  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000dfe60  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00005a00  00000000  00000000  000dfea4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000007c  00000000  00000000  000e58a4  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000110 <__do_global_dtors_aux>:
 8000110:	b510      	push	{r4, lr}
 8000112:	4c05      	ldr	r4, [pc, #20]	@ (8000128 <__do_global_dtors_aux+0x18>)
 8000114:	7823      	ldrb	r3, [r4, #0]
 8000116:	b933      	cbnz	r3, 8000126 <__do_global_dtors_aux+0x16>
 8000118:	4b04      	ldr	r3, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x1c>)
 800011a:	b113      	cbz	r3, 8000122 <__do_global_dtors_aux+0x12>
 800011c:	4804      	ldr	r0, [pc, #16]	@ (8000130 <__do_global_dtors_aux+0x20>)
 800011e:	f3af 8000 	nop.w
 8000122:	2301      	movs	r3, #1
 8000124:	7023      	strb	r3, [r4, #0]
 8000126:	bd10      	pop	{r4, pc}
 8000128:	20000204 	.word	0x20000204
 800012c:	00000000 	.word	0x00000000
 8000130:	08007e44 	.word	0x08007e44

08000134 <frame_dummy>:
 8000134:	b508      	push	{r3, lr}
 8000136:	4b03      	ldr	r3, [pc, #12]	@ (8000144 <frame_dummy+0x10>)
 8000138:	b11b      	cbz	r3, 8000142 <frame_dummy+0xe>
 800013a:	4903      	ldr	r1, [pc, #12]	@ (8000148 <frame_dummy+0x14>)
 800013c:	4803      	ldr	r0, [pc, #12]	@ (800014c <frame_dummy+0x18>)
 800013e:	f3af 8000 	nop.w
 8000142:	bd08      	pop	{r3, pc}
 8000144:	00000000 	.word	0x00000000
 8000148:	20000208 	.word	0x20000208
 800014c:	08007e44 	.word	0x08007e44

08000150 <strlen>:
 8000150:	4603      	mov	r3, r0
 8000152:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000156:	2a00      	cmp	r2, #0
 8000158:	d1fb      	bne.n	8000152 <strlen+0x2>
 800015a:	1a18      	subs	r0, r3, r0
 800015c:	3801      	subs	r0, #1
 800015e:	4770      	bx	lr

08000160 <__aeabi_drsub>:
 8000160:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 8000164:	e002      	b.n	800016c <__adddf3>
 8000166:	bf00      	nop

08000168 <__aeabi_dsub>:
 8000168:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

0800016c <__adddf3>:
 800016c:	b530      	push	{r4, r5, lr}
 800016e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000172:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000176:	ea94 0f05 	teq	r4, r5
 800017a:	bf08      	it	eq
 800017c:	ea90 0f02 	teqeq	r0, r2
 8000180:	bf1f      	itttt	ne
 8000182:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000186:	ea55 0c02 	orrsne.w	ip, r5, r2
 800018a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800018e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000192:	f000 80e2 	beq.w	800035a <__adddf3+0x1ee>
 8000196:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800019a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800019e:	bfb8      	it	lt
 80001a0:	426d      	neglt	r5, r5
 80001a2:	dd0c      	ble.n	80001be <__adddf3+0x52>
 80001a4:	442c      	add	r4, r5
 80001a6:	ea80 0202 	eor.w	r2, r0, r2
 80001aa:	ea81 0303 	eor.w	r3, r1, r3
 80001ae:	ea82 0000 	eor.w	r0, r2, r0
 80001b2:	ea83 0101 	eor.w	r1, r3, r1
 80001b6:	ea80 0202 	eor.w	r2, r0, r2
 80001ba:	ea81 0303 	eor.w	r3, r1, r3
 80001be:	2d36      	cmp	r5, #54	@ 0x36
 80001c0:	bf88      	it	hi
 80001c2:	bd30      	pophi	{r4, r5, pc}
 80001c4:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 80001c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80001cc:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 80001d0:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 80001d4:	d002      	beq.n	80001dc <__adddf3+0x70>
 80001d6:	4240      	negs	r0, r0
 80001d8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80001dc:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 80001e0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80001e4:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 80001e8:	d002      	beq.n	80001f0 <__adddf3+0x84>
 80001ea:	4252      	negs	r2, r2
 80001ec:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 80001f0:	ea94 0f05 	teq	r4, r5
 80001f4:	f000 80a7 	beq.w	8000346 <__adddf3+0x1da>
 80001f8:	f1a4 0401 	sub.w	r4, r4, #1
 80001fc:	f1d5 0e20 	rsbs	lr, r5, #32
 8000200:	db0d      	blt.n	800021e <__adddf3+0xb2>
 8000202:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000206:	fa22 f205 	lsr.w	r2, r2, r5
 800020a:	1880      	adds	r0, r0, r2
 800020c:	f141 0100 	adc.w	r1, r1, #0
 8000210:	fa03 f20e 	lsl.w	r2, r3, lr
 8000214:	1880      	adds	r0, r0, r2
 8000216:	fa43 f305 	asr.w	r3, r3, r5
 800021a:	4159      	adcs	r1, r3
 800021c:	e00e      	b.n	800023c <__adddf3+0xd0>
 800021e:	f1a5 0520 	sub.w	r5, r5, #32
 8000222:	f10e 0e20 	add.w	lr, lr, #32
 8000226:	2a01      	cmp	r2, #1
 8000228:	fa03 fc0e 	lsl.w	ip, r3, lr
 800022c:	bf28      	it	cs
 800022e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000232:	fa43 f305 	asr.w	r3, r3, r5
 8000236:	18c0      	adds	r0, r0, r3
 8000238:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800023c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000240:	d507      	bpl.n	8000252 <__adddf3+0xe6>
 8000242:	f04f 0e00 	mov.w	lr, #0
 8000246:	f1dc 0c00 	rsbs	ip, ip, #0
 800024a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800024e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000252:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000256:	d31b      	bcc.n	8000290 <__adddf3+0x124>
 8000258:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800025c:	d30c      	bcc.n	8000278 <__adddf3+0x10c>
 800025e:	0849      	lsrs	r1, r1, #1
 8000260:	ea5f 0030 	movs.w	r0, r0, rrx
 8000264:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000268:	f104 0401 	add.w	r4, r4, #1
 800026c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000270:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000274:	f080 809a 	bcs.w	80003ac <__adddf3+0x240>
 8000278:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800027c:	bf08      	it	eq
 800027e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000282:	f150 0000 	adcs.w	r0, r0, #0
 8000286:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800028a:	ea41 0105 	orr.w	r1, r1, r5
 800028e:	bd30      	pop	{r4, r5, pc}
 8000290:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000294:	4140      	adcs	r0, r0
 8000296:	eb41 0101 	adc.w	r1, r1, r1
 800029a:	3c01      	subs	r4, #1
 800029c:	bf28      	it	cs
 800029e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80002a2:	d2e9      	bcs.n	8000278 <__adddf3+0x10c>
 80002a4:	f091 0f00 	teq	r1, #0
 80002a8:	bf04      	itt	eq
 80002aa:	4601      	moveq	r1, r0
 80002ac:	2000      	moveq	r0, #0
 80002ae:	fab1 f381 	clz	r3, r1
 80002b2:	bf08      	it	eq
 80002b4:	3320      	addeq	r3, #32
 80002b6:	f1a3 030b 	sub.w	r3, r3, #11
 80002ba:	f1b3 0220 	subs.w	r2, r3, #32
 80002be:	da0c      	bge.n	80002da <__adddf3+0x16e>
 80002c0:	320c      	adds	r2, #12
 80002c2:	dd08      	ble.n	80002d6 <__adddf3+0x16a>
 80002c4:	f102 0c14 	add.w	ip, r2, #20
 80002c8:	f1c2 020c 	rsb	r2, r2, #12
 80002cc:	fa01 f00c 	lsl.w	r0, r1, ip
 80002d0:	fa21 f102 	lsr.w	r1, r1, r2
 80002d4:	e00c      	b.n	80002f0 <__adddf3+0x184>
 80002d6:	f102 0214 	add.w	r2, r2, #20
 80002da:	bfd8      	it	le
 80002dc:	f1c2 0c20 	rsble	ip, r2, #32
 80002e0:	fa01 f102 	lsl.w	r1, r1, r2
 80002e4:	fa20 fc0c 	lsr.w	ip, r0, ip
 80002e8:	bfdc      	itt	le
 80002ea:	ea41 010c 	orrle.w	r1, r1, ip
 80002ee:	4090      	lslle	r0, r2
 80002f0:	1ae4      	subs	r4, r4, r3
 80002f2:	bfa2      	ittt	ge
 80002f4:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 80002f8:	4329      	orrge	r1, r5
 80002fa:	bd30      	popge	{r4, r5, pc}
 80002fc:	ea6f 0404 	mvn.w	r4, r4
 8000300:	3c1f      	subs	r4, #31
 8000302:	da1c      	bge.n	800033e <__adddf3+0x1d2>
 8000304:	340c      	adds	r4, #12
 8000306:	dc0e      	bgt.n	8000326 <__adddf3+0x1ba>
 8000308:	f104 0414 	add.w	r4, r4, #20
 800030c:	f1c4 0220 	rsb	r2, r4, #32
 8000310:	fa20 f004 	lsr.w	r0, r0, r4
 8000314:	fa01 f302 	lsl.w	r3, r1, r2
 8000318:	ea40 0003 	orr.w	r0, r0, r3
 800031c:	fa21 f304 	lsr.w	r3, r1, r4
 8000320:	ea45 0103 	orr.w	r1, r5, r3
 8000324:	bd30      	pop	{r4, r5, pc}
 8000326:	f1c4 040c 	rsb	r4, r4, #12
 800032a:	f1c4 0220 	rsb	r2, r4, #32
 800032e:	fa20 f002 	lsr.w	r0, r0, r2
 8000332:	fa01 f304 	lsl.w	r3, r1, r4
 8000336:	ea40 0003 	orr.w	r0, r0, r3
 800033a:	4629      	mov	r1, r5
 800033c:	bd30      	pop	{r4, r5, pc}
 800033e:	fa21 f004 	lsr.w	r0, r1, r4
 8000342:	4629      	mov	r1, r5
 8000344:	bd30      	pop	{r4, r5, pc}
 8000346:	f094 0f00 	teq	r4, #0
 800034a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800034e:	bf06      	itte	eq
 8000350:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000354:	3401      	addeq	r4, #1
 8000356:	3d01      	subne	r5, #1
 8000358:	e74e      	b.n	80001f8 <__adddf3+0x8c>
 800035a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800035e:	bf18      	it	ne
 8000360:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000364:	d029      	beq.n	80003ba <__adddf3+0x24e>
 8000366:	ea94 0f05 	teq	r4, r5
 800036a:	bf08      	it	eq
 800036c:	ea90 0f02 	teqeq	r0, r2
 8000370:	d005      	beq.n	800037e <__adddf3+0x212>
 8000372:	ea54 0c00 	orrs.w	ip, r4, r0
 8000376:	bf04      	itt	eq
 8000378:	4619      	moveq	r1, r3
 800037a:	4610      	moveq	r0, r2
 800037c:	bd30      	pop	{r4, r5, pc}
 800037e:	ea91 0f03 	teq	r1, r3
 8000382:	bf1e      	ittt	ne
 8000384:	2100      	movne	r1, #0
 8000386:	2000      	movne	r0, #0
 8000388:	bd30      	popne	{r4, r5, pc}
 800038a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800038e:	d105      	bne.n	800039c <__adddf3+0x230>
 8000390:	0040      	lsls	r0, r0, #1
 8000392:	4149      	adcs	r1, r1
 8000394:	bf28      	it	cs
 8000396:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800039a:	bd30      	pop	{r4, r5, pc}
 800039c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80003a0:	bf3c      	itt	cc
 80003a2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80003a6:	bd30      	popcc	{r4, r5, pc}
 80003a8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003ac:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80003b0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80003b4:	f04f 0000 	mov.w	r0, #0
 80003b8:	bd30      	pop	{r4, r5, pc}
 80003ba:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80003be:	bf1a      	itte	ne
 80003c0:	4619      	movne	r1, r3
 80003c2:	4610      	movne	r0, r2
 80003c4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80003c8:	bf1c      	itt	ne
 80003ca:	460b      	movne	r3, r1
 80003cc:	4602      	movne	r2, r0
 80003ce:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80003d2:	bf06      	itte	eq
 80003d4:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 80003d8:	ea91 0f03 	teqeq	r1, r3
 80003dc:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 80003e0:	bd30      	pop	{r4, r5, pc}
 80003e2:	bf00      	nop

080003e4 <__aeabi_ui2d>:
 80003e4:	f090 0f00 	teq	r0, #0
 80003e8:	bf04      	itt	eq
 80003ea:	2100      	moveq	r1, #0
 80003ec:	4770      	bxeq	lr
 80003ee:	b530      	push	{r4, r5, lr}
 80003f0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80003f4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80003f8:	f04f 0500 	mov.w	r5, #0
 80003fc:	f04f 0100 	mov.w	r1, #0
 8000400:	e750      	b.n	80002a4 <__adddf3+0x138>
 8000402:	bf00      	nop

08000404 <__aeabi_i2d>:
 8000404:	f090 0f00 	teq	r0, #0
 8000408:	bf04      	itt	eq
 800040a:	2100      	moveq	r1, #0
 800040c:	4770      	bxeq	lr
 800040e:	b530      	push	{r4, r5, lr}
 8000410:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000414:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000418:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800041c:	bf48      	it	mi
 800041e:	4240      	negmi	r0, r0
 8000420:	f04f 0100 	mov.w	r1, #0
 8000424:	e73e      	b.n	80002a4 <__adddf3+0x138>
 8000426:	bf00      	nop

08000428 <__aeabi_f2d>:
 8000428:	0042      	lsls	r2, r0, #1
 800042a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800042e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000432:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000436:	bf1f      	itttt	ne
 8000438:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800043c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000440:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000444:	4770      	bxne	lr
 8000446:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800044a:	bf08      	it	eq
 800044c:	4770      	bxeq	lr
 800044e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000452:	bf04      	itt	eq
 8000454:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000458:	4770      	bxeq	lr
 800045a:	b530      	push	{r4, r5, lr}
 800045c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 8000460:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000464:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000468:	e71c      	b.n	80002a4 <__adddf3+0x138>
 800046a:	bf00      	nop

0800046c <__aeabi_ul2d>:
 800046c:	ea50 0201 	orrs.w	r2, r0, r1
 8000470:	bf08      	it	eq
 8000472:	4770      	bxeq	lr
 8000474:	b530      	push	{r4, r5, lr}
 8000476:	f04f 0500 	mov.w	r5, #0
 800047a:	e00a      	b.n	8000492 <__aeabi_l2d+0x16>

0800047c <__aeabi_l2d>:
 800047c:	ea50 0201 	orrs.w	r2, r0, r1
 8000480:	bf08      	it	eq
 8000482:	4770      	bxeq	lr
 8000484:	b530      	push	{r4, r5, lr}
 8000486:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800048a:	d502      	bpl.n	8000492 <__aeabi_l2d+0x16>
 800048c:	4240      	negs	r0, r0
 800048e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000492:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000496:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800049a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800049e:	f43f aed8 	beq.w	8000252 <__adddf3+0xe6>
 80004a2:	f04f 0203 	mov.w	r2, #3
 80004a6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004aa:	bf18      	it	ne
 80004ac:	3203      	addne	r2, #3
 80004ae:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80004b2:	bf18      	it	ne
 80004b4:	3203      	addne	r2, #3
 80004b6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80004ba:	f1c2 0320 	rsb	r3, r2, #32
 80004be:	fa00 fc03 	lsl.w	ip, r0, r3
 80004c2:	fa20 f002 	lsr.w	r0, r0, r2
 80004c6:	fa01 fe03 	lsl.w	lr, r1, r3
 80004ca:	ea40 000e 	orr.w	r0, r0, lr
 80004ce:	fa21 f102 	lsr.w	r1, r1, r2
 80004d2:	4414      	add	r4, r2
 80004d4:	e6bd      	b.n	8000252 <__adddf3+0xe6>
 80004d6:	bf00      	nop

080004d8 <__aeabi_dmul>:
 80004d8:	b570      	push	{r4, r5, r6, lr}
 80004da:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80004de:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80004e2:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80004e6:	bf1d      	ittte	ne
 80004e8:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80004ec:	ea94 0f0c 	teqne	r4, ip
 80004f0:	ea95 0f0c 	teqne	r5, ip
 80004f4:	f000 f8de 	bleq	80006b4 <__aeabi_dmul+0x1dc>
 80004f8:	442c      	add	r4, r5
 80004fa:	ea81 0603 	eor.w	r6, r1, r3
 80004fe:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000502:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000506:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800050a:	bf18      	it	ne
 800050c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000510:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000514:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000518:	d038      	beq.n	800058c <__aeabi_dmul+0xb4>
 800051a:	fba0 ce02 	umull	ip, lr, r0, r2
 800051e:	f04f 0500 	mov.w	r5, #0
 8000522:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000526:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800052a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800052e:	f04f 0600 	mov.w	r6, #0
 8000532:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000536:	f09c 0f00 	teq	ip, #0
 800053a:	bf18      	it	ne
 800053c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000540:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000544:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000548:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800054c:	d204      	bcs.n	8000558 <__aeabi_dmul+0x80>
 800054e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000552:	416d      	adcs	r5, r5
 8000554:	eb46 0606 	adc.w	r6, r6, r6
 8000558:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800055c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000560:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000564:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000568:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800056c:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000570:	bf88      	it	hi
 8000572:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000576:	d81e      	bhi.n	80005b6 <__aeabi_dmul+0xde>
 8000578:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800057c:	bf08      	it	eq
 800057e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000582:	f150 0000 	adcs.w	r0, r0, #0
 8000586:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800058a:	bd70      	pop	{r4, r5, r6, pc}
 800058c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000590:	ea46 0101 	orr.w	r1, r6, r1
 8000594:	ea40 0002 	orr.w	r0, r0, r2
 8000598:	ea81 0103 	eor.w	r1, r1, r3
 800059c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80005a0:	bfc2      	ittt	gt
 80005a2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80005a6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80005aa:	bd70      	popgt	{r4, r5, r6, pc}
 80005ac:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80005b0:	f04f 0e00 	mov.w	lr, #0
 80005b4:	3c01      	subs	r4, #1
 80005b6:	f300 80ab 	bgt.w	8000710 <__aeabi_dmul+0x238>
 80005ba:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80005be:	bfde      	ittt	le
 80005c0:	2000      	movle	r0, #0
 80005c2:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 80005c6:	bd70      	pople	{r4, r5, r6, pc}
 80005c8:	f1c4 0400 	rsb	r4, r4, #0
 80005cc:	3c20      	subs	r4, #32
 80005ce:	da35      	bge.n	800063c <__aeabi_dmul+0x164>
 80005d0:	340c      	adds	r4, #12
 80005d2:	dc1b      	bgt.n	800060c <__aeabi_dmul+0x134>
 80005d4:	f104 0414 	add.w	r4, r4, #20
 80005d8:	f1c4 0520 	rsb	r5, r4, #32
 80005dc:	fa00 f305 	lsl.w	r3, r0, r5
 80005e0:	fa20 f004 	lsr.w	r0, r0, r4
 80005e4:	fa01 f205 	lsl.w	r2, r1, r5
 80005e8:	ea40 0002 	orr.w	r0, r0, r2
 80005ec:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 80005f0:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f4:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80005f8:	fa21 f604 	lsr.w	r6, r1, r4
 80005fc:	eb42 0106 	adc.w	r1, r2, r6
 8000600:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000604:	bf08      	it	eq
 8000606:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800060a:	bd70      	pop	{r4, r5, r6, pc}
 800060c:	f1c4 040c 	rsb	r4, r4, #12
 8000610:	f1c4 0520 	rsb	r5, r4, #32
 8000614:	fa00 f304 	lsl.w	r3, r0, r4
 8000618:	fa20 f005 	lsr.w	r0, r0, r5
 800061c:	fa01 f204 	lsl.w	r2, r1, r4
 8000620:	ea40 0002 	orr.w	r0, r0, r2
 8000624:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000628:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800062c:	f141 0100 	adc.w	r1, r1, #0
 8000630:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000634:	bf08      	it	eq
 8000636:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800063a:	bd70      	pop	{r4, r5, r6, pc}
 800063c:	f1c4 0520 	rsb	r5, r4, #32
 8000640:	fa00 f205 	lsl.w	r2, r0, r5
 8000644:	ea4e 0e02 	orr.w	lr, lr, r2
 8000648:	fa20 f304 	lsr.w	r3, r0, r4
 800064c:	fa01 f205 	lsl.w	r2, r1, r5
 8000650:	ea43 0302 	orr.w	r3, r3, r2
 8000654:	fa21 f004 	lsr.w	r0, r1, r4
 8000658:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800065c:	fa21 f204 	lsr.w	r2, r1, r4
 8000660:	ea20 0002 	bic.w	r0, r0, r2
 8000664:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000668:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800066c:	bf08      	it	eq
 800066e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000672:	bd70      	pop	{r4, r5, r6, pc}
 8000674:	f094 0f00 	teq	r4, #0
 8000678:	d10f      	bne.n	800069a <__aeabi_dmul+0x1c2>
 800067a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800067e:	0040      	lsls	r0, r0, #1
 8000680:	eb41 0101 	adc.w	r1, r1, r1
 8000684:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000688:	bf08      	it	eq
 800068a:	3c01      	subeq	r4, #1
 800068c:	d0f7      	beq.n	800067e <__aeabi_dmul+0x1a6>
 800068e:	ea41 0106 	orr.w	r1, r1, r6
 8000692:	f095 0f00 	teq	r5, #0
 8000696:	bf18      	it	ne
 8000698:	4770      	bxne	lr
 800069a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800069e:	0052      	lsls	r2, r2, #1
 80006a0:	eb43 0303 	adc.w	r3, r3, r3
 80006a4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80006a8:	bf08      	it	eq
 80006aa:	3d01      	subeq	r5, #1
 80006ac:	d0f7      	beq.n	800069e <__aeabi_dmul+0x1c6>
 80006ae:	ea43 0306 	orr.w	r3, r3, r6
 80006b2:	4770      	bx	lr
 80006b4:	ea94 0f0c 	teq	r4, ip
 80006b8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80006bc:	bf18      	it	ne
 80006be:	ea95 0f0c 	teqne	r5, ip
 80006c2:	d00c      	beq.n	80006de <__aeabi_dmul+0x206>
 80006c4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006c8:	bf18      	it	ne
 80006ca:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ce:	d1d1      	bne.n	8000674 <__aeabi_dmul+0x19c>
 80006d0:	ea81 0103 	eor.w	r1, r1, r3
 80006d4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80006d8:	f04f 0000 	mov.w	r0, #0
 80006dc:	bd70      	pop	{r4, r5, r6, pc}
 80006de:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80006e2:	bf06      	itte	eq
 80006e4:	4610      	moveq	r0, r2
 80006e6:	4619      	moveq	r1, r3
 80006e8:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80006ec:	d019      	beq.n	8000722 <__aeabi_dmul+0x24a>
 80006ee:	ea94 0f0c 	teq	r4, ip
 80006f2:	d102      	bne.n	80006fa <__aeabi_dmul+0x222>
 80006f4:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 80006f8:	d113      	bne.n	8000722 <__aeabi_dmul+0x24a>
 80006fa:	ea95 0f0c 	teq	r5, ip
 80006fe:	d105      	bne.n	800070c <__aeabi_dmul+0x234>
 8000700:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000704:	bf1c      	itt	ne
 8000706:	4610      	movne	r0, r2
 8000708:	4619      	movne	r1, r3
 800070a:	d10a      	bne.n	8000722 <__aeabi_dmul+0x24a>
 800070c:	ea81 0103 	eor.w	r1, r1, r3
 8000710:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000714:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000718:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800071c:	f04f 0000 	mov.w	r0, #0
 8000720:	bd70      	pop	{r4, r5, r6, pc}
 8000722:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000726:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800072a:	bd70      	pop	{r4, r5, r6, pc}

0800072c <__aeabi_ddiv>:
 800072c:	b570      	push	{r4, r5, r6, lr}
 800072e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000732:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000736:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800073a:	bf1d      	ittte	ne
 800073c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000740:	ea94 0f0c 	teqne	r4, ip
 8000744:	ea95 0f0c 	teqne	r5, ip
 8000748:	f000 f8a7 	bleq	800089a <__aeabi_ddiv+0x16e>
 800074c:	eba4 0405 	sub.w	r4, r4, r5
 8000750:	ea81 0e03 	eor.w	lr, r1, r3
 8000754:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000758:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800075c:	f000 8088 	beq.w	8000870 <__aeabi_ddiv+0x144>
 8000760:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000764:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 8000768:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800076c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000770:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000774:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000778:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800077c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000780:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000784:	429d      	cmp	r5, r3
 8000786:	bf08      	it	eq
 8000788:	4296      	cmpeq	r6, r2
 800078a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800078e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000792:	d202      	bcs.n	800079a <__aeabi_ddiv+0x6e>
 8000794:	085b      	lsrs	r3, r3, #1
 8000796:	ea4f 0232 	mov.w	r2, r2, rrx
 800079a:	1ab6      	subs	r6, r6, r2
 800079c:	eb65 0503 	sbc.w	r5, r5, r3
 80007a0:	085b      	lsrs	r3, r3, #1
 80007a2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007a6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80007aa:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80007ae:	ebb6 0e02 	subs.w	lr, r6, r2
 80007b2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007b6:	bf22      	ittt	cs
 80007b8:	1ab6      	subcs	r6, r6, r2
 80007ba:	4675      	movcs	r5, lr
 80007bc:	ea40 000c 	orrcs.w	r0, r0, ip
 80007c0:	085b      	lsrs	r3, r3, #1
 80007c2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007c6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007ca:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007ce:	bf22      	ittt	cs
 80007d0:	1ab6      	subcs	r6, r6, r2
 80007d2:	4675      	movcs	r5, lr
 80007d4:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 80007d8:	085b      	lsrs	r3, r3, #1
 80007da:	ea4f 0232 	mov.w	r2, r2, rrx
 80007de:	ebb6 0e02 	subs.w	lr, r6, r2
 80007e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007e6:	bf22      	ittt	cs
 80007e8:	1ab6      	subcs	r6, r6, r2
 80007ea:	4675      	movcs	r5, lr
 80007ec:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 80007f0:	085b      	lsrs	r3, r3, #1
 80007f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80007f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80007fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80007fe:	bf22      	ittt	cs
 8000800:	1ab6      	subcs	r6, r6, r2
 8000802:	4675      	movcs	r5, lr
 8000804:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000808:	ea55 0e06 	orrs.w	lr, r5, r6
 800080c:	d018      	beq.n	8000840 <__aeabi_ddiv+0x114>
 800080e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000812:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000816:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800081a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800081e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000822:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000826:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800082a:	d1c0      	bne.n	80007ae <__aeabi_ddiv+0x82>
 800082c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000830:	d10b      	bne.n	800084a <__aeabi_ddiv+0x11e>
 8000832:	ea41 0100 	orr.w	r1, r1, r0
 8000836:	f04f 0000 	mov.w	r0, #0
 800083a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800083e:	e7b6      	b.n	80007ae <__aeabi_ddiv+0x82>
 8000840:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000844:	bf04      	itt	eq
 8000846:	4301      	orreq	r1, r0
 8000848:	2000      	moveq	r0, #0
 800084a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800084e:	bf88      	it	hi
 8000850:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000854:	f63f aeaf 	bhi.w	80005b6 <__aeabi_dmul+0xde>
 8000858:	ebb5 0c03 	subs.w	ip, r5, r3
 800085c:	bf04      	itt	eq
 800085e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000862:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000866:	f150 0000 	adcs.w	r0, r0, #0
 800086a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800086e:	bd70      	pop	{r4, r5, r6, pc}
 8000870:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000874:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000878:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 800087c:	bfc2      	ittt	gt
 800087e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000882:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000886:	bd70      	popgt	{r4, r5, r6, pc}
 8000888:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 800088c:	f04f 0e00 	mov.w	lr, #0
 8000890:	3c01      	subs	r4, #1
 8000892:	e690      	b.n	80005b6 <__aeabi_dmul+0xde>
 8000894:	ea45 0e06 	orr.w	lr, r5, r6
 8000898:	e68d      	b.n	80005b6 <__aeabi_dmul+0xde>
 800089a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800089e:	ea94 0f0c 	teq	r4, ip
 80008a2:	bf08      	it	eq
 80008a4:	ea95 0f0c 	teqeq	r5, ip
 80008a8:	f43f af3b 	beq.w	8000722 <__aeabi_dmul+0x24a>
 80008ac:	ea94 0f0c 	teq	r4, ip
 80008b0:	d10a      	bne.n	80008c8 <__aeabi_ddiv+0x19c>
 80008b2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80008b6:	f47f af34 	bne.w	8000722 <__aeabi_dmul+0x24a>
 80008ba:	ea95 0f0c 	teq	r5, ip
 80008be:	f47f af25 	bne.w	800070c <__aeabi_dmul+0x234>
 80008c2:	4610      	mov	r0, r2
 80008c4:	4619      	mov	r1, r3
 80008c6:	e72c      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008c8:	ea95 0f0c 	teq	r5, ip
 80008cc:	d106      	bne.n	80008dc <__aeabi_ddiv+0x1b0>
 80008ce:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008d2:	f43f aefd 	beq.w	80006d0 <__aeabi_dmul+0x1f8>
 80008d6:	4610      	mov	r0, r2
 80008d8:	4619      	mov	r1, r3
 80008da:	e722      	b.n	8000722 <__aeabi_dmul+0x24a>
 80008dc:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80008e0:	bf18      	it	ne
 80008e2:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80008e6:	f47f aec5 	bne.w	8000674 <__aeabi_dmul+0x19c>
 80008ea:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 80008ee:	f47f af0d 	bne.w	800070c <__aeabi_dmul+0x234>
 80008f2:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 80008f6:	f47f aeeb 	bne.w	80006d0 <__aeabi_dmul+0x1f8>
 80008fa:	e712      	b.n	8000722 <__aeabi_dmul+0x24a>

080008fc <__gedf2>:
 80008fc:	f04f 3cff 	mov.w	ip, #4294967295
 8000900:	e006      	b.n	8000910 <__cmpdf2+0x4>
 8000902:	bf00      	nop

08000904 <__ledf2>:
 8000904:	f04f 0c01 	mov.w	ip, #1
 8000908:	e002      	b.n	8000910 <__cmpdf2+0x4>
 800090a:	bf00      	nop

0800090c <__cmpdf2>:
 800090c:	f04f 0c01 	mov.w	ip, #1
 8000910:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000914:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000918:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 800091c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000920:	bf18      	it	ne
 8000922:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000926:	d01b      	beq.n	8000960 <__cmpdf2+0x54>
 8000928:	b001      	add	sp, #4
 800092a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 800092e:	bf0c      	ite	eq
 8000930:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000934:	ea91 0f03 	teqne	r1, r3
 8000938:	bf02      	ittt	eq
 800093a:	ea90 0f02 	teqeq	r0, r2
 800093e:	2000      	moveq	r0, #0
 8000940:	4770      	bxeq	lr
 8000942:	f110 0f00 	cmn.w	r0, #0
 8000946:	ea91 0f03 	teq	r1, r3
 800094a:	bf58      	it	pl
 800094c:	4299      	cmppl	r1, r3
 800094e:	bf08      	it	eq
 8000950:	4290      	cmpeq	r0, r2
 8000952:	bf2c      	ite	cs
 8000954:	17d8      	asrcs	r0, r3, #31
 8000956:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 800095a:	f040 0001 	orr.w	r0, r0, #1
 800095e:	4770      	bx	lr
 8000960:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000964:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000968:	d102      	bne.n	8000970 <__cmpdf2+0x64>
 800096a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 800096e:	d107      	bne.n	8000980 <__cmpdf2+0x74>
 8000970:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000974:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000978:	d1d6      	bne.n	8000928 <__cmpdf2+0x1c>
 800097a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 800097e:	d0d3      	beq.n	8000928 <__cmpdf2+0x1c>
 8000980:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000984:	4770      	bx	lr
 8000986:	bf00      	nop

08000988 <__aeabi_cdrcmple>:
 8000988:	4684      	mov	ip, r0
 800098a:	4610      	mov	r0, r2
 800098c:	4662      	mov	r2, ip
 800098e:	468c      	mov	ip, r1
 8000990:	4619      	mov	r1, r3
 8000992:	4663      	mov	r3, ip
 8000994:	e000      	b.n	8000998 <__aeabi_cdcmpeq>
 8000996:	bf00      	nop

08000998 <__aeabi_cdcmpeq>:
 8000998:	b501      	push	{r0, lr}
 800099a:	f7ff ffb7 	bl	800090c <__cmpdf2>
 800099e:	2800      	cmp	r0, #0
 80009a0:	bf48      	it	mi
 80009a2:	f110 0f00 	cmnmi.w	r0, #0
 80009a6:	bd01      	pop	{r0, pc}

080009a8 <__aeabi_dcmpeq>:
 80009a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009ac:	f7ff fff4 	bl	8000998 <__aeabi_cdcmpeq>
 80009b0:	bf0c      	ite	eq
 80009b2:	2001      	moveq	r0, #1
 80009b4:	2000      	movne	r0, #0
 80009b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ba:	bf00      	nop

080009bc <__aeabi_dcmplt>:
 80009bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009c0:	f7ff ffea 	bl	8000998 <__aeabi_cdcmpeq>
 80009c4:	bf34      	ite	cc
 80009c6:	2001      	movcc	r0, #1
 80009c8:	2000      	movcs	r0, #0
 80009ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80009ce:	bf00      	nop

080009d0 <__aeabi_dcmple>:
 80009d0:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009d4:	f7ff ffe0 	bl	8000998 <__aeabi_cdcmpeq>
 80009d8:	bf94      	ite	ls
 80009da:	2001      	movls	r0, #1
 80009dc:	2000      	movhi	r0, #0
 80009de:	f85d fb08 	ldr.w	pc, [sp], #8
 80009e2:	bf00      	nop

080009e4 <__aeabi_dcmpge>:
 80009e4:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009e8:	f7ff ffce 	bl	8000988 <__aeabi_cdrcmple>
 80009ec:	bf94      	ite	ls
 80009ee:	2001      	movls	r0, #1
 80009f0:	2000      	movhi	r0, #0
 80009f2:	f85d fb08 	ldr.w	pc, [sp], #8
 80009f6:	bf00      	nop

080009f8 <__aeabi_dcmpgt>:
 80009f8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80009fc:	f7ff ffc4 	bl	8000988 <__aeabi_cdrcmple>
 8000a00:	bf34      	ite	cc
 8000a02:	2001      	movcc	r0, #1
 8000a04:	2000      	movcs	r0, #0
 8000a06:	f85d fb08 	ldr.w	pc, [sp], #8
 8000a0a:	bf00      	nop

08000a0c <__aeabi_dcmpun>:
 8000a0c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a10:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a14:	d102      	bne.n	8000a1c <__aeabi_dcmpun+0x10>
 8000a16:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a1a:	d10a      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a1c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a20:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a24:	d102      	bne.n	8000a2c <__aeabi_dcmpun+0x20>
 8000a26:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000a2a:	d102      	bne.n	8000a32 <__aeabi_dcmpun+0x26>
 8000a2c:	f04f 0000 	mov.w	r0, #0
 8000a30:	4770      	bx	lr
 8000a32:	f04f 0001 	mov.w	r0, #1
 8000a36:	4770      	bx	lr

08000a38 <__aeabi_d2iz>:
 8000a38:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a3c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000a40:	d215      	bcs.n	8000a6e <__aeabi_d2iz+0x36>
 8000a42:	d511      	bpl.n	8000a68 <__aeabi_d2iz+0x30>
 8000a44:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000a48:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000a4c:	d912      	bls.n	8000a74 <__aeabi_d2iz+0x3c>
 8000a4e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000a52:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000a56:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000a5a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000a5e:	fa23 f002 	lsr.w	r0, r3, r2
 8000a62:	bf18      	it	ne
 8000a64:	4240      	negne	r0, r0
 8000a66:	4770      	bx	lr
 8000a68:	f04f 0000 	mov.w	r0, #0
 8000a6c:	4770      	bx	lr
 8000a6e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000a72:	d105      	bne.n	8000a80 <__aeabi_d2iz+0x48>
 8000a74:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000a78:	bf08      	it	eq
 8000a7a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000a7e:	4770      	bx	lr
 8000a80:	f04f 0000 	mov.w	r0, #0
 8000a84:	4770      	bx	lr
 8000a86:	bf00      	nop

08000a88 <__aeabi_d2f>:
 8000a88:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000a8c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000a90:	bf24      	itt	cs
 8000a92:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000a96:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000a9a:	d90d      	bls.n	8000ab8 <__aeabi_d2f+0x30>
 8000a9c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000aa0:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000aa4:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000aa8:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000aac:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000ab0:	bf08      	it	eq
 8000ab2:	f020 0001 	biceq.w	r0, r0, #1
 8000ab6:	4770      	bx	lr
 8000ab8:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000abc:	d121      	bne.n	8000b02 <__aeabi_d2f+0x7a>
 8000abe:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000ac2:	bfbc      	itt	lt
 8000ac4:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000ac8:	4770      	bxlt	lr
 8000aca:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000ace:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ad2:	f1c2 0218 	rsb	r2, r2, #24
 8000ad6:	f1c2 0c20 	rsb	ip, r2, #32
 8000ada:	fa10 f30c 	lsls.w	r3, r0, ip
 8000ade:	fa20 f002 	lsr.w	r0, r0, r2
 8000ae2:	bf18      	it	ne
 8000ae4:	f040 0001 	orrne.w	r0, r0, #1
 8000ae8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000aec:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000af0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000af4:	ea40 000c 	orr.w	r0, r0, ip
 8000af8:	fa23 f302 	lsr.w	r3, r3, r2
 8000afc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000b00:	e7cc      	b.n	8000a9c <__aeabi_d2f+0x14>
 8000b02:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000b06:	d107      	bne.n	8000b18 <__aeabi_d2f+0x90>
 8000b08:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000b0c:	bf1e      	ittt	ne
 8000b0e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000b12:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000b16:	4770      	bxne	lr
 8000b18:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000b1c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000b20:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b24:	4770      	bx	lr
 8000b26:	bf00      	nop

08000b28 <__aeabi_frsub>:
 8000b28:	f080 4000 	eor.w	r0, r0, #2147483648	@ 0x80000000
 8000b2c:	e002      	b.n	8000b34 <__addsf3>
 8000b2e:	bf00      	nop

08000b30 <__aeabi_fsub>:
 8000b30:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000

08000b34 <__addsf3>:
 8000b34:	0042      	lsls	r2, r0, #1
 8000b36:	bf1f      	itttt	ne
 8000b38:	ea5f 0341 	movsne.w	r3, r1, lsl #1
 8000b3c:	ea92 0f03 	teqne	r2, r3
 8000b40:	ea7f 6c22 	mvnsne.w	ip, r2, asr #24
 8000b44:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000b48:	d06a      	beq.n	8000c20 <__addsf3+0xec>
 8000b4a:	ea4f 6212 	mov.w	r2, r2, lsr #24
 8000b4e:	ebd2 6313 	rsbs	r3, r2, r3, lsr #24
 8000b52:	bfc1      	itttt	gt
 8000b54:	18d2      	addgt	r2, r2, r3
 8000b56:	4041      	eorgt	r1, r0
 8000b58:	4048      	eorgt	r0, r1
 8000b5a:	4041      	eorgt	r1, r0
 8000b5c:	bfb8      	it	lt
 8000b5e:	425b      	neglt	r3, r3
 8000b60:	2b19      	cmp	r3, #25
 8000b62:	bf88      	it	hi
 8000b64:	4770      	bxhi	lr
 8000b66:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 8000b6a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000b6e:	f020 407f 	bic.w	r0, r0, #4278190080	@ 0xff000000
 8000b72:	bf18      	it	ne
 8000b74:	4240      	negne	r0, r0
 8000b76:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b7a:	f441 0100 	orr.w	r1, r1, #8388608	@ 0x800000
 8000b7e:	f021 417f 	bic.w	r1, r1, #4278190080	@ 0xff000000
 8000b82:	bf18      	it	ne
 8000b84:	4249      	negne	r1, r1
 8000b86:	ea92 0f03 	teq	r2, r3
 8000b8a:	d03f      	beq.n	8000c0c <__addsf3+0xd8>
 8000b8c:	f1a2 0201 	sub.w	r2, r2, #1
 8000b90:	fa41 fc03 	asr.w	ip, r1, r3
 8000b94:	eb10 000c 	adds.w	r0, r0, ip
 8000b98:	f1c3 0320 	rsb	r3, r3, #32
 8000b9c:	fa01 f103 	lsl.w	r1, r1, r3
 8000ba0:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000ba4:	d502      	bpl.n	8000bac <__addsf3+0x78>
 8000ba6:	4249      	negs	r1, r1
 8000ba8:	eb60 0040 	sbc.w	r0, r0, r0, lsl #1
 8000bac:	f5b0 0f00 	cmp.w	r0, #8388608	@ 0x800000
 8000bb0:	d313      	bcc.n	8000bda <__addsf3+0xa6>
 8000bb2:	f1b0 7f80 	cmp.w	r0, #16777216	@ 0x1000000
 8000bb6:	d306      	bcc.n	8000bc6 <__addsf3+0x92>
 8000bb8:	0840      	lsrs	r0, r0, #1
 8000bba:	ea4f 0131 	mov.w	r1, r1, rrx
 8000bbe:	f102 0201 	add.w	r2, r2, #1
 8000bc2:	2afe      	cmp	r2, #254	@ 0xfe
 8000bc4:	d251      	bcs.n	8000c6a <__addsf3+0x136>
 8000bc6:	f1b1 4f00 	cmp.w	r1, #2147483648	@ 0x80000000
 8000bca:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000bce:	bf08      	it	eq
 8000bd0:	f020 0001 	biceq.w	r0, r0, #1
 8000bd4:	ea40 0003 	orr.w	r0, r0, r3
 8000bd8:	4770      	bx	lr
 8000bda:	0049      	lsls	r1, r1, #1
 8000bdc:	eb40 0000 	adc.w	r0, r0, r0
 8000be0:	3a01      	subs	r2, #1
 8000be2:	bf28      	it	cs
 8000be4:	f5b0 0f00 	cmpcs.w	r0, #8388608	@ 0x800000
 8000be8:	d2ed      	bcs.n	8000bc6 <__addsf3+0x92>
 8000bea:	fab0 fc80 	clz	ip, r0
 8000bee:	f1ac 0c08 	sub.w	ip, ip, #8
 8000bf2:	ebb2 020c 	subs.w	r2, r2, ip
 8000bf6:	fa00 f00c 	lsl.w	r0, r0, ip
 8000bfa:	bfaa      	itet	ge
 8000bfc:	eb00 50c2 	addge.w	r0, r0, r2, lsl #23
 8000c00:	4252      	neglt	r2, r2
 8000c02:	4318      	orrge	r0, r3
 8000c04:	bfbc      	itt	lt
 8000c06:	40d0      	lsrlt	r0, r2
 8000c08:	4318      	orrlt	r0, r3
 8000c0a:	4770      	bx	lr
 8000c0c:	f092 0f00 	teq	r2, #0
 8000c10:	f481 0100 	eor.w	r1, r1, #8388608	@ 0x800000
 8000c14:	bf06      	itte	eq
 8000c16:	f480 0000 	eoreq.w	r0, r0, #8388608	@ 0x800000
 8000c1a:	3201      	addeq	r2, #1
 8000c1c:	3b01      	subne	r3, #1
 8000c1e:	e7b5      	b.n	8000b8c <__addsf3+0x58>
 8000c20:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8000c24:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8000c28:	bf18      	it	ne
 8000c2a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 8000c2e:	d021      	beq.n	8000c74 <__addsf3+0x140>
 8000c30:	ea92 0f03 	teq	r2, r3
 8000c34:	d004      	beq.n	8000c40 <__addsf3+0x10c>
 8000c36:	f092 0f00 	teq	r2, #0
 8000c3a:	bf08      	it	eq
 8000c3c:	4608      	moveq	r0, r1
 8000c3e:	4770      	bx	lr
 8000c40:	ea90 0f01 	teq	r0, r1
 8000c44:	bf1c      	itt	ne
 8000c46:	2000      	movne	r0, #0
 8000c48:	4770      	bxne	lr
 8000c4a:	f012 4f7f 	tst.w	r2, #4278190080	@ 0xff000000
 8000c4e:	d104      	bne.n	8000c5a <__addsf3+0x126>
 8000c50:	0040      	lsls	r0, r0, #1
 8000c52:	bf28      	it	cs
 8000c54:	f040 4000 	orrcs.w	r0, r0, #2147483648	@ 0x80000000
 8000c58:	4770      	bx	lr
 8000c5a:	f112 7200 	adds.w	r2, r2, #33554432	@ 0x2000000
 8000c5e:	bf3c      	itt	cc
 8000c60:	f500 0000 	addcc.w	r0, r0, #8388608	@ 0x800000
 8000c64:	4770      	bxcc	lr
 8000c66:	f000 4300 	and.w	r3, r0, #2147483648	@ 0x80000000
 8000c6a:	f043 40fe 	orr.w	r0, r3, #2130706432	@ 0x7f000000
 8000c6e:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000c72:	4770      	bx	lr
 8000c74:	ea7f 6222 	mvns.w	r2, r2, asr #24
 8000c78:	bf16      	itet	ne
 8000c7a:	4608      	movne	r0, r1
 8000c7c:	ea7f 6323 	mvnseq.w	r3, r3, asr #24
 8000c80:	4601      	movne	r1, r0
 8000c82:	0242      	lsls	r2, r0, #9
 8000c84:	bf06      	itte	eq
 8000c86:	ea5f 2341 	movseq.w	r3, r1, lsl #9
 8000c8a:	ea90 0f01 	teqeq	r0, r1
 8000c8e:	f440 0080 	orrne.w	r0, r0, #4194304	@ 0x400000
 8000c92:	4770      	bx	lr

08000c94 <__aeabi_ui2f>:
 8000c94:	f04f 0300 	mov.w	r3, #0
 8000c98:	e004      	b.n	8000ca4 <__aeabi_i2f+0x8>
 8000c9a:	bf00      	nop

08000c9c <__aeabi_i2f>:
 8000c9c:	f010 4300 	ands.w	r3, r0, #2147483648	@ 0x80000000
 8000ca0:	bf48      	it	mi
 8000ca2:	4240      	negmi	r0, r0
 8000ca4:	ea5f 0c00 	movs.w	ip, r0
 8000ca8:	bf08      	it	eq
 8000caa:	4770      	bxeq	lr
 8000cac:	f043 4396 	orr.w	r3, r3, #1258291200	@ 0x4b000000
 8000cb0:	4601      	mov	r1, r0
 8000cb2:	f04f 0000 	mov.w	r0, #0
 8000cb6:	e01c      	b.n	8000cf2 <__aeabi_l2f+0x2a>

08000cb8 <__aeabi_ul2f>:
 8000cb8:	ea50 0201 	orrs.w	r2, r0, r1
 8000cbc:	bf08      	it	eq
 8000cbe:	4770      	bxeq	lr
 8000cc0:	f04f 0300 	mov.w	r3, #0
 8000cc4:	e00a      	b.n	8000cdc <__aeabi_l2f+0x14>
 8000cc6:	bf00      	nop

08000cc8 <__aeabi_l2f>:
 8000cc8:	ea50 0201 	orrs.w	r2, r0, r1
 8000ccc:	bf08      	it	eq
 8000cce:	4770      	bxeq	lr
 8000cd0:	f011 4300 	ands.w	r3, r1, #2147483648	@ 0x80000000
 8000cd4:	d502      	bpl.n	8000cdc <__aeabi_l2f+0x14>
 8000cd6:	4240      	negs	r0, r0
 8000cd8:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cdc:	ea5f 0c01 	movs.w	ip, r1
 8000ce0:	bf02      	ittt	eq
 8000ce2:	4684      	moveq	ip, r0
 8000ce4:	4601      	moveq	r1, r0
 8000ce6:	2000      	moveq	r0, #0
 8000ce8:	f043 43b6 	orr.w	r3, r3, #1526726656	@ 0x5b000000
 8000cec:	bf08      	it	eq
 8000cee:	f1a3 5380 	subeq.w	r3, r3, #268435456	@ 0x10000000
 8000cf2:	f5a3 0300 	sub.w	r3, r3, #8388608	@ 0x800000
 8000cf6:	fabc f28c 	clz	r2, ip
 8000cfa:	3a08      	subs	r2, #8
 8000cfc:	eba3 53c2 	sub.w	r3, r3, r2, lsl #23
 8000d00:	db10      	blt.n	8000d24 <__aeabi_l2f+0x5c>
 8000d02:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d06:	4463      	add	r3, ip
 8000d08:	fa00 fc02 	lsl.w	ip, r0, r2
 8000d0c:	f1c2 0220 	rsb	r2, r2, #32
 8000d10:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 8000d14:	fa20 f202 	lsr.w	r2, r0, r2
 8000d18:	eb43 0002 	adc.w	r0, r3, r2
 8000d1c:	bf08      	it	eq
 8000d1e:	f020 0001 	biceq.w	r0, r0, #1
 8000d22:	4770      	bx	lr
 8000d24:	f102 0220 	add.w	r2, r2, #32
 8000d28:	fa01 fc02 	lsl.w	ip, r1, r2
 8000d2c:	f1c2 0220 	rsb	r2, r2, #32
 8000d30:	ea50 004c 	orrs.w	r0, r0, ip, lsl #1
 8000d34:	fa21 f202 	lsr.w	r2, r1, r2
 8000d38:	eb43 0002 	adc.w	r0, r3, r2
 8000d3c:	bf08      	it	eq
 8000d3e:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000d42:	4770      	bx	lr

08000d44 <__aeabi_fmul>:
 8000d44:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000d48:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000d4c:	bf1e      	ittt	ne
 8000d4e:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000d52:	ea92 0f0c 	teqne	r2, ip
 8000d56:	ea93 0f0c 	teqne	r3, ip
 8000d5a:	d06f      	beq.n	8000e3c <__aeabi_fmul+0xf8>
 8000d5c:	441a      	add	r2, r3
 8000d5e:	ea80 0c01 	eor.w	ip, r0, r1
 8000d62:	0240      	lsls	r0, r0, #9
 8000d64:	bf18      	it	ne
 8000d66:	ea5f 2141 	movsne.w	r1, r1, lsl #9
 8000d6a:	d01e      	beq.n	8000daa <__aeabi_fmul+0x66>
 8000d6c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8000d70:	ea43 1050 	orr.w	r0, r3, r0, lsr #5
 8000d74:	ea43 1151 	orr.w	r1, r3, r1, lsr #5
 8000d78:	fba0 3101 	umull	r3, r1, r0, r1
 8000d7c:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000d80:	f5b1 0f00 	cmp.w	r1, #8388608	@ 0x800000
 8000d84:	bf3e      	ittt	cc
 8000d86:	0049      	lslcc	r1, r1, #1
 8000d88:	ea41 71d3 	orrcc.w	r1, r1, r3, lsr #31
 8000d8c:	005b      	lslcc	r3, r3, #1
 8000d8e:	ea40 0001 	orr.w	r0, r0, r1
 8000d92:	f162 027f 	sbc.w	r2, r2, #127	@ 0x7f
 8000d96:	2afd      	cmp	r2, #253	@ 0xfd
 8000d98:	d81d      	bhi.n	8000dd6 <__aeabi_fmul+0x92>
 8000d9a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8000d9e:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000da2:	bf08      	it	eq
 8000da4:	f020 0001 	biceq.w	r0, r0, #1
 8000da8:	4770      	bx	lr
 8000daa:	f090 0f00 	teq	r0, #0
 8000dae:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000db2:	bf08      	it	eq
 8000db4:	0249      	lsleq	r1, r1, #9
 8000db6:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000dba:	ea40 2051 	orr.w	r0, r0, r1, lsr #9
 8000dbe:	3a7f      	subs	r2, #127	@ 0x7f
 8000dc0:	bfc2      	ittt	gt
 8000dc2:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000dc6:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000dca:	4770      	bxgt	lr
 8000dcc:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000dd0:	f04f 0300 	mov.w	r3, #0
 8000dd4:	3a01      	subs	r2, #1
 8000dd6:	dc5d      	bgt.n	8000e94 <__aeabi_fmul+0x150>
 8000dd8:	f112 0f19 	cmn.w	r2, #25
 8000ddc:	bfdc      	itt	le
 8000dde:	f000 4000 	andle.w	r0, r0, #2147483648	@ 0x80000000
 8000de2:	4770      	bxle	lr
 8000de4:	f1c2 0200 	rsb	r2, r2, #0
 8000de8:	0041      	lsls	r1, r0, #1
 8000dea:	fa21 f102 	lsr.w	r1, r1, r2
 8000dee:	f1c2 0220 	rsb	r2, r2, #32
 8000df2:	fa00 fc02 	lsl.w	ip, r0, r2
 8000df6:	ea5f 0031 	movs.w	r0, r1, rrx
 8000dfa:	f140 0000 	adc.w	r0, r0, #0
 8000dfe:	ea53 034c 	orrs.w	r3, r3, ip, lsl #1
 8000e02:	bf08      	it	eq
 8000e04:	ea20 70dc 	biceq.w	r0, r0, ip, lsr #31
 8000e08:	4770      	bx	lr
 8000e0a:	f092 0f00 	teq	r2, #0
 8000e0e:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000e12:	bf02      	ittt	eq
 8000e14:	0040      	lsleq	r0, r0, #1
 8000e16:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000e1a:	3a01      	subeq	r2, #1
 8000e1c:	d0f9      	beq.n	8000e12 <__aeabi_fmul+0xce>
 8000e1e:	ea40 000c 	orr.w	r0, r0, ip
 8000e22:	f093 0f00 	teq	r3, #0
 8000e26:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000e2a:	bf02      	ittt	eq
 8000e2c:	0049      	lsleq	r1, r1, #1
 8000e2e:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000e32:	3b01      	subeq	r3, #1
 8000e34:	d0f9      	beq.n	8000e2a <__aeabi_fmul+0xe6>
 8000e36:	ea41 010c 	orr.w	r1, r1, ip
 8000e3a:	e78f      	b.n	8000d5c <__aeabi_fmul+0x18>
 8000e3c:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000e40:	ea92 0f0c 	teq	r2, ip
 8000e44:	bf18      	it	ne
 8000e46:	ea93 0f0c 	teqne	r3, ip
 8000e4a:	d00a      	beq.n	8000e62 <__aeabi_fmul+0x11e>
 8000e4c:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000e50:	bf18      	it	ne
 8000e52:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000e56:	d1d8      	bne.n	8000e0a <__aeabi_fmul+0xc6>
 8000e58:	ea80 0001 	eor.w	r0, r0, r1
 8000e5c:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e60:	4770      	bx	lr
 8000e62:	f090 0f00 	teq	r0, #0
 8000e66:	bf17      	itett	ne
 8000e68:	f090 4f00 	teqne	r0, #2147483648	@ 0x80000000
 8000e6c:	4608      	moveq	r0, r1
 8000e6e:	f091 0f00 	teqne	r1, #0
 8000e72:	f091 4f00 	teqne	r1, #2147483648	@ 0x80000000
 8000e76:	d014      	beq.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e78:	ea92 0f0c 	teq	r2, ip
 8000e7c:	d101      	bne.n	8000e82 <__aeabi_fmul+0x13e>
 8000e7e:	0242      	lsls	r2, r0, #9
 8000e80:	d10f      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e82:	ea93 0f0c 	teq	r3, ip
 8000e86:	d103      	bne.n	8000e90 <__aeabi_fmul+0x14c>
 8000e88:	024b      	lsls	r3, r1, #9
 8000e8a:	bf18      	it	ne
 8000e8c:	4608      	movne	r0, r1
 8000e8e:	d108      	bne.n	8000ea2 <__aeabi_fmul+0x15e>
 8000e90:	ea80 0001 	eor.w	r0, r0, r1
 8000e94:	f000 4000 	and.w	r0, r0, #2147483648	@ 0x80000000
 8000e98:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000e9c:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ea0:	4770      	bx	lr
 8000ea2:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ea6:	f440 0040 	orr.w	r0, r0, #12582912	@ 0xc00000
 8000eaa:	4770      	bx	lr

08000eac <__aeabi_fdiv>:
 8000eac:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000eb0:	ea1c 52d0 	ands.w	r2, ip, r0, lsr #23
 8000eb4:	bf1e      	ittt	ne
 8000eb6:	ea1c 53d1 	andsne.w	r3, ip, r1, lsr #23
 8000eba:	ea92 0f0c 	teqne	r2, ip
 8000ebe:	ea93 0f0c 	teqne	r3, ip
 8000ec2:	d069      	beq.n	8000f98 <__aeabi_fdiv+0xec>
 8000ec4:	eba2 0203 	sub.w	r2, r2, r3
 8000ec8:	ea80 0c01 	eor.w	ip, r0, r1
 8000ecc:	0249      	lsls	r1, r1, #9
 8000ece:	ea4f 2040 	mov.w	r0, r0, lsl #9
 8000ed2:	d037      	beq.n	8000f44 <__aeabi_fdiv+0x98>
 8000ed4:	f04f 5380 	mov.w	r3, #268435456	@ 0x10000000
 8000ed8:	ea43 1111 	orr.w	r1, r3, r1, lsr #4
 8000edc:	ea43 1310 	orr.w	r3, r3, r0, lsr #4
 8000ee0:	f00c 4000 	and.w	r0, ip, #2147483648	@ 0x80000000
 8000ee4:	428b      	cmp	r3, r1
 8000ee6:	bf38      	it	cc
 8000ee8:	005b      	lslcc	r3, r3, #1
 8000eea:	f142 027d 	adc.w	r2, r2, #125	@ 0x7d
 8000eee:	f44f 0c00 	mov.w	ip, #8388608	@ 0x800000
 8000ef2:	428b      	cmp	r3, r1
 8000ef4:	bf24      	itt	cs
 8000ef6:	1a5b      	subcs	r3, r3, r1
 8000ef8:	ea40 000c 	orrcs.w	r0, r0, ip
 8000efc:	ebb3 0f51 	cmp.w	r3, r1, lsr #1
 8000f00:	bf24      	itt	cs
 8000f02:	eba3 0351 	subcs.w	r3, r3, r1, lsr #1
 8000f06:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000f0a:	ebb3 0f91 	cmp.w	r3, r1, lsr #2
 8000f0e:	bf24      	itt	cs
 8000f10:	eba3 0391 	subcs.w	r3, r3, r1, lsr #2
 8000f14:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000f18:	ebb3 0fd1 	cmp.w	r3, r1, lsr #3
 8000f1c:	bf24      	itt	cs
 8000f1e:	eba3 03d1 	subcs.w	r3, r3, r1, lsr #3
 8000f22:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000f26:	011b      	lsls	r3, r3, #4
 8000f28:	bf18      	it	ne
 8000f2a:	ea5f 1c1c 	movsne.w	ip, ip, lsr #4
 8000f2e:	d1e0      	bne.n	8000ef2 <__aeabi_fdiv+0x46>
 8000f30:	2afd      	cmp	r2, #253	@ 0xfd
 8000f32:	f63f af50 	bhi.w	8000dd6 <__aeabi_fmul+0x92>
 8000f36:	428b      	cmp	r3, r1
 8000f38:	eb40 50c2 	adc.w	r0, r0, r2, lsl #23
 8000f3c:	bf08      	it	eq
 8000f3e:	f020 0001 	biceq.w	r0, r0, #1
 8000f42:	4770      	bx	lr
 8000f44:	f00c 4c00 	and.w	ip, ip, #2147483648	@ 0x80000000
 8000f48:	ea4c 2050 	orr.w	r0, ip, r0, lsr #9
 8000f4c:	327f      	adds	r2, #127	@ 0x7f
 8000f4e:	bfc2      	ittt	gt
 8000f50:	f1d2 03ff 	rsbsgt	r3, r2, #255	@ 0xff
 8000f54:	ea40 50c2 	orrgt.w	r0, r0, r2, lsl #23
 8000f58:	4770      	bxgt	lr
 8000f5a:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000f5e:	f04f 0300 	mov.w	r3, #0
 8000f62:	3a01      	subs	r2, #1
 8000f64:	e737      	b.n	8000dd6 <__aeabi_fmul+0x92>
 8000f66:	f092 0f00 	teq	r2, #0
 8000f6a:	f000 4c00 	and.w	ip, r0, #2147483648	@ 0x80000000
 8000f6e:	bf02      	ittt	eq
 8000f70:	0040      	lsleq	r0, r0, #1
 8000f72:	f410 0f00 	tsteq.w	r0, #8388608	@ 0x800000
 8000f76:	3a01      	subeq	r2, #1
 8000f78:	d0f9      	beq.n	8000f6e <__aeabi_fdiv+0xc2>
 8000f7a:	ea40 000c 	orr.w	r0, r0, ip
 8000f7e:	f093 0f00 	teq	r3, #0
 8000f82:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000f86:	bf02      	ittt	eq
 8000f88:	0049      	lsleq	r1, r1, #1
 8000f8a:	f411 0f00 	tsteq.w	r1, #8388608	@ 0x800000
 8000f8e:	3b01      	subeq	r3, #1
 8000f90:	d0f9      	beq.n	8000f86 <__aeabi_fdiv+0xda>
 8000f92:	ea41 010c 	orr.w	r1, r1, ip
 8000f96:	e795      	b.n	8000ec4 <__aeabi_fdiv+0x18>
 8000f98:	ea0c 53d1 	and.w	r3, ip, r1, lsr #23
 8000f9c:	ea92 0f0c 	teq	r2, ip
 8000fa0:	d108      	bne.n	8000fb4 <__aeabi_fdiv+0x108>
 8000fa2:	0242      	lsls	r2, r0, #9
 8000fa4:	f47f af7d 	bne.w	8000ea2 <__aeabi_fmul+0x15e>
 8000fa8:	ea93 0f0c 	teq	r3, ip
 8000fac:	f47f af70 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fb0:	4608      	mov	r0, r1
 8000fb2:	e776      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fb4:	ea93 0f0c 	teq	r3, ip
 8000fb8:	d104      	bne.n	8000fc4 <__aeabi_fdiv+0x118>
 8000fba:	024b      	lsls	r3, r1, #9
 8000fbc:	f43f af4c 	beq.w	8000e58 <__aeabi_fmul+0x114>
 8000fc0:	4608      	mov	r0, r1
 8000fc2:	e76e      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fc4:	f030 4c00 	bics.w	ip, r0, #2147483648	@ 0x80000000
 8000fc8:	bf18      	it	ne
 8000fca:	f031 4c00 	bicsne.w	ip, r1, #2147483648	@ 0x80000000
 8000fce:	d1ca      	bne.n	8000f66 <__aeabi_fdiv+0xba>
 8000fd0:	f030 4200 	bics.w	r2, r0, #2147483648	@ 0x80000000
 8000fd4:	f47f af5c 	bne.w	8000e90 <__aeabi_fmul+0x14c>
 8000fd8:	f031 4300 	bics.w	r3, r1, #2147483648	@ 0x80000000
 8000fdc:	f47f af3c 	bne.w	8000e58 <__aeabi_fmul+0x114>
 8000fe0:	e75f      	b.n	8000ea2 <__aeabi_fmul+0x15e>
 8000fe2:	bf00      	nop

08000fe4 <__gesf2>:
 8000fe4:	f04f 3cff 	mov.w	ip, #4294967295
 8000fe8:	e006      	b.n	8000ff8 <__cmpsf2+0x4>
 8000fea:	bf00      	nop

08000fec <__lesf2>:
 8000fec:	f04f 0c01 	mov.w	ip, #1
 8000ff0:	e002      	b.n	8000ff8 <__cmpsf2+0x4>
 8000ff2:	bf00      	nop

08000ff4 <__cmpsf2>:
 8000ff4:	f04f 0c01 	mov.w	ip, #1
 8000ff8:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000ffc:	ea4f 0240 	mov.w	r2, r0, lsl #1
 8001000:	ea4f 0341 	mov.w	r3, r1, lsl #1
 8001004:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001008:	bf18      	it	ne
 800100a:	ea7f 6c23 	mvnsne.w	ip, r3, asr #24
 800100e:	d011      	beq.n	8001034 <__cmpsf2+0x40>
 8001010:	b001      	add	sp, #4
 8001012:	ea52 0c53 	orrs.w	ip, r2, r3, lsr #1
 8001016:	bf18      	it	ne
 8001018:	ea90 0f01 	teqne	r0, r1
 800101c:	bf58      	it	pl
 800101e:	ebb2 0003 	subspl.w	r0, r2, r3
 8001022:	bf88      	it	hi
 8001024:	17c8      	asrhi	r0, r1, #31
 8001026:	bf38      	it	cc
 8001028:	ea6f 70e1 	mvncc.w	r0, r1, asr #31
 800102c:	bf18      	it	ne
 800102e:	f040 0001 	orrne.w	r0, r0, #1
 8001032:	4770      	bx	lr
 8001034:	ea7f 6c22 	mvns.w	ip, r2, asr #24
 8001038:	d102      	bne.n	8001040 <__cmpsf2+0x4c>
 800103a:	ea5f 2c40 	movs.w	ip, r0, lsl #9
 800103e:	d105      	bne.n	800104c <__cmpsf2+0x58>
 8001040:	ea7f 6c23 	mvns.w	ip, r3, asr #24
 8001044:	d1e4      	bne.n	8001010 <__cmpsf2+0x1c>
 8001046:	ea5f 2c41 	movs.w	ip, r1, lsl #9
 800104a:	d0e1      	beq.n	8001010 <__cmpsf2+0x1c>
 800104c:	f85d 0b04 	ldr.w	r0, [sp], #4
 8001050:	4770      	bx	lr
 8001052:	bf00      	nop

08001054 <__aeabi_cfrcmple>:
 8001054:	4684      	mov	ip, r0
 8001056:	4608      	mov	r0, r1
 8001058:	4661      	mov	r1, ip
 800105a:	e7ff      	b.n	800105c <__aeabi_cfcmpeq>

0800105c <__aeabi_cfcmpeq>:
 800105c:	b50f      	push	{r0, r1, r2, r3, lr}
 800105e:	f7ff ffc9 	bl	8000ff4 <__cmpsf2>
 8001062:	2800      	cmp	r0, #0
 8001064:	bf48      	it	mi
 8001066:	f110 0f00 	cmnmi.w	r0, #0
 800106a:	bd0f      	pop	{r0, r1, r2, r3, pc}

0800106c <__aeabi_fcmpeq>:
 800106c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001070:	f7ff fff4 	bl	800105c <__aeabi_cfcmpeq>
 8001074:	bf0c      	ite	eq
 8001076:	2001      	moveq	r0, #1
 8001078:	2000      	movne	r0, #0
 800107a:	f85d fb08 	ldr.w	pc, [sp], #8
 800107e:	bf00      	nop

08001080 <__aeabi_fcmplt>:
 8001080:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001084:	f7ff ffea 	bl	800105c <__aeabi_cfcmpeq>
 8001088:	bf34      	ite	cc
 800108a:	2001      	movcc	r0, #1
 800108c:	2000      	movcs	r0, #0
 800108e:	f85d fb08 	ldr.w	pc, [sp], #8
 8001092:	bf00      	nop

08001094 <__aeabi_fcmple>:
 8001094:	f84d ed08 	str.w	lr, [sp, #-8]!
 8001098:	f7ff ffe0 	bl	800105c <__aeabi_cfcmpeq>
 800109c:	bf94      	ite	ls
 800109e:	2001      	movls	r0, #1
 80010a0:	2000      	movhi	r0, #0
 80010a2:	f85d fb08 	ldr.w	pc, [sp], #8
 80010a6:	bf00      	nop

080010a8 <__aeabi_fcmpge>:
 80010a8:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010ac:	f7ff ffd2 	bl	8001054 <__aeabi_cfrcmple>
 80010b0:	bf94      	ite	ls
 80010b2:	2001      	movls	r0, #1
 80010b4:	2000      	movhi	r0, #0
 80010b6:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ba:	bf00      	nop

080010bc <__aeabi_fcmpgt>:
 80010bc:	f84d ed08 	str.w	lr, [sp, #-8]!
 80010c0:	f7ff ffc8 	bl	8001054 <__aeabi_cfrcmple>
 80010c4:	bf34      	ite	cc
 80010c6:	2001      	movcc	r0, #1
 80010c8:	2000      	movcs	r0, #0
 80010ca:	f85d fb08 	ldr.w	pc, [sp], #8
 80010ce:	bf00      	nop

080010d0 <__aeabi_f2iz>:
 80010d0:	ea4f 0240 	mov.w	r2, r0, lsl #1
 80010d4:	f1b2 4ffe 	cmp.w	r2, #2130706432	@ 0x7f000000
 80010d8:	d30f      	bcc.n	80010fa <__aeabi_f2iz+0x2a>
 80010da:	f04f 039e 	mov.w	r3, #158	@ 0x9e
 80010de:	ebb3 6212 	subs.w	r2, r3, r2, lsr #24
 80010e2:	d90d      	bls.n	8001100 <__aeabi_f2iz+0x30>
 80010e4:	ea4f 2300 	mov.w	r3, r0, lsl #8
 80010e8:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80010ec:	f010 4f00 	tst.w	r0, #2147483648	@ 0x80000000
 80010f0:	fa23 f002 	lsr.w	r0, r3, r2
 80010f4:	bf18      	it	ne
 80010f6:	4240      	negne	r0, r0
 80010f8:	4770      	bx	lr
 80010fa:	f04f 0000 	mov.w	r0, #0
 80010fe:	4770      	bx	lr
 8001100:	f112 0f61 	cmn.w	r2, #97	@ 0x61
 8001104:	d101      	bne.n	800110a <__aeabi_f2iz+0x3a>
 8001106:	0242      	lsls	r2, r0, #9
 8001108:	d105      	bne.n	8001116 <__aeabi_f2iz+0x46>
 800110a:	f010 4000 	ands.w	r0, r0, #2147483648	@ 0x80000000
 800110e:	bf08      	it	eq
 8001110:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8001114:	4770      	bx	lr
 8001116:	f04f 0000 	mov.w	r0, #0
 800111a:	4770      	bx	lr

0800111c <CLCD_Delay>:
******************************************************************************************************************/
#include "CLCD_I2C.h"

//************************** Low Level Function ****************************************************************//
static void CLCD_Delay(uint16_t Time)
{
 800111c:	b580      	push	{r7, lr}
 800111e:	b082      	sub	sp, #8
 8001120:	af00      	add	r7, sp, #0
 8001122:	4603      	mov	r3, r0
 8001124:	80fb      	strh	r3, [r7, #6]
	HAL_Delay(Time);
 8001126:	88fb      	ldrh	r3, [r7, #6]
 8001128:	4618      	mov	r0, r3
 800112a:	f001 f8bf 	bl	80022ac <HAL_Delay>
}
 800112e:	bf00      	nop
 8001130:	3708      	adds	r7, #8
 8001132:	46bd      	mov	sp, r7
 8001134:	bd80      	pop	{r7, pc}

08001136 <CLCD_WriteI2C>:
static void CLCD_WriteI2C(CLCD_I2C_Name* LCD, uint8_t Data, uint8_t Mode)
{
 8001136:	b580      	push	{r7, lr}
 8001138:	b086      	sub	sp, #24
 800113a:	af02      	add	r7, sp, #8
 800113c:	6078      	str	r0, [r7, #4]
 800113e:	460b      	mov	r3, r1
 8001140:	70fb      	strb	r3, [r7, #3]
 8001142:	4613      	mov	r3, r2
 8001144:	70bb      	strb	r3, [r7, #2]
	char Data_H;
	char Data_L;
	uint8_t Data_I2C[4];
	Data_H = Data&0xF0;
 8001146:	78fb      	ldrb	r3, [r7, #3]
 8001148:	f023 030f 	bic.w	r3, r3, #15
 800114c:	73fb      	strb	r3, [r7, #15]
	Data_L = (Data<<4)&0xF0;
 800114e:	78fb      	ldrb	r3, [r7, #3]
 8001150:	011b      	lsls	r3, r3, #4
 8001152:	73bb      	strb	r3, [r7, #14]
	if(LCD->BACKLIGHT)
 8001154:	687b      	ldr	r3, [r7, #4]
 8001156:	7adb      	ldrb	r3, [r3, #11]
 8001158:	2b00      	cmp	r3, #0
 800115a:	d007      	beq.n	800116c <CLCD_WriteI2C+0x36>
	{
		Data_H |= LCD_BACKLIGHT; 
 800115c:	7bfb      	ldrb	r3, [r7, #15]
 800115e:	f043 0308 	orr.w	r3, r3, #8
 8001162:	73fb      	strb	r3, [r7, #15]
		Data_L |= LCD_BACKLIGHT; 
 8001164:	7bbb      	ldrb	r3, [r7, #14]
 8001166:	f043 0308 	orr.w	r3, r3, #8
 800116a:	73bb      	strb	r3, [r7, #14]
	}
	if(Mode == CLCD_DATA)
 800116c:	78bb      	ldrb	r3, [r7, #2]
 800116e:	2b01      	cmp	r3, #1
 8001170:	d108      	bne.n	8001184 <CLCD_WriteI2C+0x4e>
	{
		Data_H |= LCD_RS;
 8001172:	7bfb      	ldrb	r3, [r7, #15]
 8001174:	f043 0301 	orr.w	r3, r3, #1
 8001178:	73fb      	strb	r3, [r7, #15]
		Data_L |= LCD_RS;
 800117a:	7bbb      	ldrb	r3, [r7, #14]
 800117c:	f043 0301 	orr.w	r3, r3, #1
 8001180:	73bb      	strb	r3, [r7, #14]
 8001182:	e00a      	b.n	800119a <CLCD_WriteI2C+0x64>
	}
	else if(Mode == CLCD_COMMAND)
 8001184:	78bb      	ldrb	r3, [r7, #2]
 8001186:	2b00      	cmp	r3, #0
 8001188:	d107      	bne.n	800119a <CLCD_WriteI2C+0x64>
	{
		Data_H &= ~LCD_RS;
 800118a:	7bfb      	ldrb	r3, [r7, #15]
 800118c:	f023 0301 	bic.w	r3, r3, #1
 8001190:	73fb      	strb	r3, [r7, #15]
		Data_L &= ~LCD_RS;
 8001192:	7bbb      	ldrb	r3, [r7, #14]
 8001194:	f023 0301 	bic.w	r3, r3, #1
 8001198:	73bb      	strb	r3, [r7, #14]
	}
	Data_I2C[0] = Data_H|LCD_EN;
 800119a:	7bfb      	ldrb	r3, [r7, #15]
 800119c:	f043 0304 	orr.w	r3, r3, #4
 80011a0:	b2db      	uxtb	r3, r3
 80011a2:	723b      	strb	r3, [r7, #8]
	CLCD_Delay(1);
 80011a4:	2001      	movs	r0, #1
 80011a6:	f7ff ffb9 	bl	800111c <CLCD_Delay>
	Data_I2C[1] = Data_H;
 80011aa:	7bfb      	ldrb	r3, [r7, #15]
 80011ac:	727b      	strb	r3, [r7, #9]
	Data_I2C[2] = Data_L|LCD_EN;
 80011ae:	7bbb      	ldrb	r3, [r7, #14]
 80011b0:	f043 0304 	orr.w	r3, r3, #4
 80011b4:	b2db      	uxtb	r3, r3
 80011b6:	72bb      	strb	r3, [r7, #10]
	CLCD_Delay(1);
 80011b8:	2001      	movs	r0, #1
 80011ba:	f7ff ffaf 	bl	800111c <CLCD_Delay>
	Data_I2C[3] = Data_L;
 80011be:	7bbb      	ldrb	r3, [r7, #14]
 80011c0:	72fb      	strb	r3, [r7, #11]
	HAL_I2C_Master_Transmit(LCD->I2C, LCD->ADDRESS, (uint8_t *)Data_I2C, sizeof(Data_I2C), 1000);
 80011c2:	687b      	ldr	r3, [r7, #4]
 80011c4:	6818      	ldr	r0, [r3, #0]
 80011c6:	687b      	ldr	r3, [r7, #4]
 80011c8:	791b      	ldrb	r3, [r3, #4]
 80011ca:	4619      	mov	r1, r3
 80011cc:	f107 0208 	add.w	r2, r7, #8
 80011d0:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80011d4:	9300      	str	r3, [sp, #0]
 80011d6:	2304      	movs	r3, #4
 80011d8:	f002 f8ba 	bl	8003350 <HAL_I2C_Master_Transmit>
}
 80011dc:	bf00      	nop
 80011de:	3710      	adds	r7, #16
 80011e0:	46bd      	mov	sp, r7
 80011e2:	bd80      	pop	{r7, pc}

080011e4 <CLCD_I2C_Init>:


//************************** High Level Function ****************************************************************//
void CLCD_I2C_Init(CLCD_I2C_Name* LCD, I2C_HandleTypeDef* hi2c_CLCD, uint8_t Address, uint8_t Colums, uint8_t Rows)
{
 80011e4:	b580      	push	{r7, lr}
 80011e6:	b084      	sub	sp, #16
 80011e8:	af00      	add	r7, sp, #0
 80011ea:	60f8      	str	r0, [r7, #12]
 80011ec:	60b9      	str	r1, [r7, #8]
 80011ee:	4611      	mov	r1, r2
 80011f0:	461a      	mov	r2, r3
 80011f2:	460b      	mov	r3, r1
 80011f4:	71fb      	strb	r3, [r7, #7]
 80011f6:	4613      	mov	r3, r2
 80011f8:	71bb      	strb	r3, [r7, #6]
	LCD->I2C = hi2c_CLCD;
 80011fa:	68fb      	ldr	r3, [r7, #12]
 80011fc:	68ba      	ldr	r2, [r7, #8]
 80011fe:	601a      	str	r2, [r3, #0]
	LCD->ADDRESS = Address;
 8001200:	68fb      	ldr	r3, [r7, #12]
 8001202:	79fa      	ldrb	r2, [r7, #7]
 8001204:	711a      	strb	r2, [r3, #4]
	LCD->COLUMS = Colums;
 8001206:	68fb      	ldr	r3, [r7, #12]
 8001208:	79ba      	ldrb	r2, [r7, #6]
 800120a:	715a      	strb	r2, [r3, #5]
	LCD->ROWS = Rows;
 800120c:	68fb      	ldr	r3, [r7, #12]
 800120e:	7e3a      	ldrb	r2, [r7, #24]
 8001210:	719a      	strb	r2, [r3, #6]
	
	LCD->FUNCTIONSET = LCD_FUNCTIONSET|LCD_4BITMODE|LCD_2LINE|LCD_5x8DOTS;
 8001212:	68fb      	ldr	r3, [r7, #12]
 8001214:	2228      	movs	r2, #40	@ 0x28
 8001216:	729a      	strb	r2, [r3, #10]
	LCD->ENTRYMODE = LCD_ENTRYMODESET|LCD_ENTRYLEFT|LCD_ENTRYSHIFTDECREMENT;
 8001218:	68fb      	ldr	r3, [r7, #12]
 800121a:	2206      	movs	r2, #6
 800121c:	71da      	strb	r2, [r3, #7]
	LCD->DISPLAYCTRL = LCD_DISPLAYCONTROL|LCD_DISPLAYON|LCD_CURSOROFF|LCD_BLINKOFF;
 800121e:	68fb      	ldr	r3, [r7, #12]
 8001220:	220c      	movs	r2, #12
 8001222:	721a      	strb	r2, [r3, #8]
	LCD->CURSORSHIFT = LCD_CURSORSHIFT|LCD_CURSORMOVE|LCD_MOVERIGHT;
 8001224:	68fb      	ldr	r3, [r7, #12]
 8001226:	2214      	movs	r2, #20
 8001228:	725a      	strb	r2, [r3, #9]
	LCD->BACKLIGHT = LCD_BACKLIGHT;
 800122a:	68fb      	ldr	r3, [r7, #12]
 800122c:	2208      	movs	r2, #8
 800122e:	72da      	strb	r2, [r3, #11]

	CLCD_Delay(50);
 8001230:	2032      	movs	r0, #50	@ 0x32
 8001232:	f7ff ff73 	bl	800111c <CLCD_Delay>
	CLCD_WriteI2C(LCD, 0x33, CLCD_COMMAND);
 8001236:	2200      	movs	r2, #0
 8001238:	2133      	movs	r1, #51	@ 0x33
 800123a:	68f8      	ldr	r0, [r7, #12]
 800123c:	f7ff ff7b 	bl	8001136 <CLCD_WriteI2C>
//	CLCD_Delay(5);
	CLCD_WriteI2C(LCD, 0x33, CLCD_COMMAND);
 8001240:	2200      	movs	r2, #0
 8001242:	2133      	movs	r1, #51	@ 0x33
 8001244:	68f8      	ldr	r0, [r7, #12]
 8001246:	f7ff ff76 	bl	8001136 <CLCD_WriteI2C>
	CLCD_Delay(5);
 800124a:	2005      	movs	r0, #5
 800124c:	f7ff ff66 	bl	800111c <CLCD_Delay>
	CLCD_WriteI2C(LCD, 0x32, CLCD_COMMAND);
 8001250:	2200      	movs	r2, #0
 8001252:	2132      	movs	r1, #50	@ 0x32
 8001254:	68f8      	ldr	r0, [r7, #12]
 8001256:	f7ff ff6e 	bl	8001136 <CLCD_WriteI2C>
	CLCD_Delay(5);
 800125a:	2005      	movs	r0, #5
 800125c:	f7ff ff5e 	bl	800111c <CLCD_Delay>
	CLCD_WriteI2C(LCD, 0x20, CLCD_COMMAND);
 8001260:	2200      	movs	r2, #0
 8001262:	2120      	movs	r1, #32
 8001264:	68f8      	ldr	r0, [r7, #12]
 8001266:	f7ff ff66 	bl	8001136 <CLCD_WriteI2C>
	CLCD_Delay(5);
 800126a:	2005      	movs	r0, #5
 800126c:	f7ff ff56 	bl	800111c <CLCD_Delay>
	
	CLCD_WriteI2C(LCD, LCD->ENTRYMODE,CLCD_COMMAND);
 8001270:	68fb      	ldr	r3, [r7, #12]
 8001272:	79db      	ldrb	r3, [r3, #7]
 8001274:	2200      	movs	r2, #0
 8001276:	4619      	mov	r1, r3
 8001278:	68f8      	ldr	r0, [r7, #12]
 800127a:	f7ff ff5c 	bl	8001136 <CLCD_WriteI2C>
	CLCD_WriteI2C(LCD, LCD->DISPLAYCTRL,CLCD_COMMAND);
 800127e:	68fb      	ldr	r3, [r7, #12]
 8001280:	7a1b      	ldrb	r3, [r3, #8]
 8001282:	2200      	movs	r2, #0
 8001284:	4619      	mov	r1, r3
 8001286:	68f8      	ldr	r0, [r7, #12]
 8001288:	f7ff ff55 	bl	8001136 <CLCD_WriteI2C>
	CLCD_WriteI2C(LCD, LCD->CURSORSHIFT,CLCD_COMMAND);
 800128c:	68fb      	ldr	r3, [r7, #12]
 800128e:	7a5b      	ldrb	r3, [r3, #9]
 8001290:	2200      	movs	r2, #0
 8001292:	4619      	mov	r1, r3
 8001294:	68f8      	ldr	r0, [r7, #12]
 8001296:	f7ff ff4e 	bl	8001136 <CLCD_WriteI2C>
	CLCD_WriteI2C(LCD, LCD->FUNCTIONSET,CLCD_COMMAND);
 800129a:	68fb      	ldr	r3, [r7, #12]
 800129c:	7a9b      	ldrb	r3, [r3, #10]
 800129e:	2200      	movs	r2, #0
 80012a0:	4619      	mov	r1, r3
 80012a2:	68f8      	ldr	r0, [r7, #12]
 80012a4:	f7ff ff47 	bl	8001136 <CLCD_WriteI2C>
	
	CLCD_WriteI2C(LCD, LCD_CLEARDISPLAY,CLCD_COMMAND);
 80012a8:	2200      	movs	r2, #0
 80012aa:	2101      	movs	r1, #1
 80012ac:	68f8      	ldr	r0, [r7, #12]
 80012ae:	f7ff ff42 	bl	8001136 <CLCD_WriteI2C>
	CLCD_WriteI2C(LCD, LCD_RETURNHOME,CLCD_COMMAND);
 80012b2:	2200      	movs	r2, #0
 80012b4:	2102      	movs	r1, #2
 80012b6:	68f8      	ldr	r0, [r7, #12]
 80012b8:	f7ff ff3d 	bl	8001136 <CLCD_WriteI2C>
}
 80012bc:	bf00      	nop
 80012be:	3710      	adds	r7, #16
 80012c0:	46bd      	mov	sp, r7
 80012c2:	bd80      	pop	{r7, pc}

080012c4 <CLCD_I2C_SetCursor>:
void CLCD_I2C_SetCursor(CLCD_I2C_Name* LCD, uint8_t Xpos, uint8_t Ypos)
{
 80012c4:	b580      	push	{r7, lr}
 80012c6:	b084      	sub	sp, #16
 80012c8:	af00      	add	r7, sp, #0
 80012ca:	6078      	str	r0, [r7, #4]
 80012cc:	460b      	mov	r3, r1
 80012ce:	70fb      	strb	r3, [r7, #3]
 80012d0:	4613      	mov	r3, r2
 80012d2:	70bb      	strb	r3, [r7, #2]
	uint8_t DRAM_ADDRESS = 0x00;
 80012d4:	2300      	movs	r3, #0
 80012d6:	73fb      	strb	r3, [r7, #15]
	if(Xpos >= LCD->COLUMS)
 80012d8:	687b      	ldr	r3, [r7, #4]
 80012da:	795b      	ldrb	r3, [r3, #5]
 80012dc:	78fa      	ldrb	r2, [r7, #3]
 80012de:	429a      	cmp	r2, r3
 80012e0:	d303      	bcc.n	80012ea <CLCD_I2C_SetCursor+0x26>
	{
		Xpos = LCD->COLUMS - 1;
 80012e2:	687b      	ldr	r3, [r7, #4]
 80012e4:	795b      	ldrb	r3, [r3, #5]
 80012e6:	3b01      	subs	r3, #1
 80012e8:	70fb      	strb	r3, [r7, #3]
	}
	if(Ypos >= LCD->ROWS)
 80012ea:	687b      	ldr	r3, [r7, #4]
 80012ec:	799b      	ldrb	r3, [r3, #6]
 80012ee:	78ba      	ldrb	r2, [r7, #2]
 80012f0:	429a      	cmp	r2, r3
 80012f2:	d303      	bcc.n	80012fc <CLCD_I2C_SetCursor+0x38>
	{
		Ypos = LCD->ROWS -1;
 80012f4:	687b      	ldr	r3, [r7, #4]
 80012f6:	799b      	ldrb	r3, [r3, #6]
 80012f8:	3b01      	subs	r3, #1
 80012fa:	70bb      	strb	r3, [r7, #2]
	}
	if(Ypos == 0)
 80012fc:	78bb      	ldrb	r3, [r7, #2]
 80012fe:	2b00      	cmp	r3, #0
 8001300:	d102      	bne.n	8001308 <CLCD_I2C_SetCursor+0x44>
	{
		DRAM_ADDRESS = 0x00 + Xpos;
 8001302:	78fb      	ldrb	r3, [r7, #3]
 8001304:	73fb      	strb	r3, [r7, #15]
 8001306:	e013      	b.n	8001330 <CLCD_I2C_SetCursor+0x6c>
	}
	else if(Ypos == 1)
 8001308:	78bb      	ldrb	r3, [r7, #2]
 800130a:	2b01      	cmp	r3, #1
 800130c:	d103      	bne.n	8001316 <CLCD_I2C_SetCursor+0x52>
	{
		DRAM_ADDRESS = 0x40 + Xpos;
 800130e:	78fb      	ldrb	r3, [r7, #3]
 8001310:	3340      	adds	r3, #64	@ 0x40
 8001312:	73fb      	strb	r3, [r7, #15]
 8001314:	e00c      	b.n	8001330 <CLCD_I2C_SetCursor+0x6c>
	}
	else if(Ypos == 2)
 8001316:	78bb      	ldrb	r3, [r7, #2]
 8001318:	2b02      	cmp	r3, #2
 800131a:	d103      	bne.n	8001324 <CLCD_I2C_SetCursor+0x60>
	{
		DRAM_ADDRESS = 0x14 + Xpos;
 800131c:	78fb      	ldrb	r3, [r7, #3]
 800131e:	3314      	adds	r3, #20
 8001320:	73fb      	strb	r3, [r7, #15]
 8001322:	e005      	b.n	8001330 <CLCD_I2C_SetCursor+0x6c>
	}
	else if(Ypos == 3)
 8001324:	78bb      	ldrb	r3, [r7, #2]
 8001326:	2b03      	cmp	r3, #3
 8001328:	d102      	bne.n	8001330 <CLCD_I2C_SetCursor+0x6c>
	{
		DRAM_ADDRESS = 0x54 + Xpos;
 800132a:	78fb      	ldrb	r3, [r7, #3]
 800132c:	3354      	adds	r3, #84	@ 0x54
 800132e:	73fb      	strb	r3, [r7, #15]
	}
	CLCD_WriteI2C(LCD, LCD_SETDDRAMADDR|DRAM_ADDRESS, CLCD_COMMAND);
 8001330:	7bfb      	ldrb	r3, [r7, #15]
 8001332:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8001336:	b2db      	uxtb	r3, r3
 8001338:	2200      	movs	r2, #0
 800133a:	4619      	mov	r1, r3
 800133c:	6878      	ldr	r0, [r7, #4]
 800133e:	f7ff fefa 	bl	8001136 <CLCD_WriteI2C>
}
 8001342:	bf00      	nop
 8001344:	3710      	adds	r7, #16
 8001346:	46bd      	mov	sp, r7
 8001348:	bd80      	pop	{r7, pc}

0800134a <CLCD_I2C_WriteChar>:
void CLCD_I2C_WriteChar(CLCD_I2C_Name* LCD, char character)
{
 800134a:	b580      	push	{r7, lr}
 800134c:	b082      	sub	sp, #8
 800134e:	af00      	add	r7, sp, #0
 8001350:	6078      	str	r0, [r7, #4]
 8001352:	460b      	mov	r3, r1
 8001354:	70fb      	strb	r3, [r7, #3]
	CLCD_WriteI2C(LCD, character, CLCD_DATA);
 8001356:	78fb      	ldrb	r3, [r7, #3]
 8001358:	2201      	movs	r2, #1
 800135a:	4619      	mov	r1, r3
 800135c:	6878      	ldr	r0, [r7, #4]
 800135e:	f7ff feea 	bl	8001136 <CLCD_WriteI2C>
}
 8001362:	bf00      	nop
 8001364:	3708      	adds	r7, #8
 8001366:	46bd      	mov	sp, r7
 8001368:	bd80      	pop	{r7, pc}

0800136a <CLCD_I2C_WriteString>:
void CLCD_I2C_WriteString(CLCD_I2C_Name* LCD, char *String)
{
 800136a:	b580      	push	{r7, lr}
 800136c:	b082      	sub	sp, #8
 800136e:	af00      	add	r7, sp, #0
 8001370:	6078      	str	r0, [r7, #4]
 8001372:	6039      	str	r1, [r7, #0]
	while(*String)CLCD_I2C_WriteChar(LCD, *String++);
 8001374:	e007      	b.n	8001386 <CLCD_I2C_WriteString+0x1c>
 8001376:	683b      	ldr	r3, [r7, #0]
 8001378:	1c5a      	adds	r2, r3, #1
 800137a:	603a      	str	r2, [r7, #0]
 800137c:	781b      	ldrb	r3, [r3, #0]
 800137e:	4619      	mov	r1, r3
 8001380:	6878      	ldr	r0, [r7, #4]
 8001382:	f7ff ffe2 	bl	800134a <CLCD_I2C_WriteChar>
 8001386:	683b      	ldr	r3, [r7, #0]
 8001388:	781b      	ldrb	r3, [r3, #0]
 800138a:	2b00      	cmp	r3, #0
 800138c:	d1f3      	bne.n	8001376 <CLCD_I2C_WriteString+0xc>
}
 800138e:	bf00      	nop
 8001390:	bf00      	nop
 8001392:	3708      	adds	r7, #8
 8001394:	46bd      	mov	sp, r7
 8001396:	bd80      	pop	{r7, pc}

08001398 <CLCD_I2C_WriteNumber>:
{
	LCD->DISPLAYCTRL &= ~LCD_BLINKON;
	CLCD_WriteI2C(LCD, LCD->DISPLAYCTRL, CLCD_COMMAND);
}
void CLCD_I2C_WriteNumber(CLCD_I2C_Name* LCD, float num, int decimal_places)
{
 8001398:	b580      	push	{r7, lr}
 800139a:	b08e      	sub	sp, #56	@ 0x38
 800139c:	af00      	add	r7, sp, #0
 800139e:	60f8      	str	r0, [r7, #12]
 80013a0:	60b9      	str	r1, [r7, #8]
 80013a2:	607a      	str	r2, [r7, #4]
    int32_t int_part;
    float frac_part;
    int32_t divisor = 1;
 80013a4:	2301      	movs	r3, #1
 80013a6:	633b      	str	r3, [r7, #48]	@ 0x30

    if (num < 0)
 80013a8:	f04f 0100 	mov.w	r1, #0
 80013ac:	68b8      	ldr	r0, [r7, #8]
 80013ae:	f7ff fe67 	bl	8001080 <__aeabi_fcmplt>
 80013b2:	4603      	mov	r3, r0
 80013b4:	2b00      	cmp	r3, #0
 80013b6:	d007      	beq.n	80013c8 <CLCD_I2C_WriteNumber+0x30>
    {
        CLCD_I2C_WriteChar(LCD, '-');
 80013b8:	212d      	movs	r1, #45	@ 0x2d
 80013ba:	68f8      	ldr	r0, [r7, #12]
 80013bc:	f7ff ffc5 	bl	800134a <CLCD_I2C_WriteChar>
        num = -num;
 80013c0:	68bb      	ldr	r3, [r7, #8]
 80013c2:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000
 80013c6:	60bb      	str	r3, [r7, #8]
    }

    int_part = (int32_t)num;
 80013c8:	68b8      	ldr	r0, [r7, #8]
 80013ca:	f7ff fe81 	bl	80010d0 <__aeabi_f2iz>
 80013ce:	4603      	mov	r3, r0
 80013d0:	637b      	str	r3, [r7, #52]	@ 0x34
    if (int_part == 0)
 80013d2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80013d4:	2b00      	cmp	r3, #0
 80013d6:	d104      	bne.n	80013e2 <CLCD_I2C_WriteNumber+0x4a>
    {
        CLCD_I2C_WriteChar(LCD, '0');
 80013d8:	2130      	movs	r1, #48	@ 0x30
 80013da:	68f8      	ldr	r0, [r7, #12]
 80013dc:	f7ff ffb5 	bl	800134a <CLCD_I2C_WriteChar>
 80013e0:	e033      	b.n	800144a <CLCD_I2C_WriteNumber+0xb2>
    }
    else
    {
        char buf[10];
        int i = 0;
 80013e2:	2300      	movs	r3, #0
 80013e4:	62fb      	str	r3, [r7, #44]	@ 0x2c

        while (int_part > 0)
 80013e6:	e01d      	b.n	8001424 <CLCD_I2C_WriteNumber+0x8c>
        {
            buf[i++] = (int_part % 10) + '0';
 80013e8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80013ea:	4b49      	ldr	r3, [pc, #292]	@ (8001510 <CLCD_I2C_WriteNumber+0x178>)
 80013ec:	fb83 1302 	smull	r1, r3, r3, r2
 80013f0:	1099      	asrs	r1, r3, #2
 80013f2:	17d3      	asrs	r3, r2, #31
 80013f4:	1ac9      	subs	r1, r1, r3
 80013f6:	460b      	mov	r3, r1
 80013f8:	009b      	lsls	r3, r3, #2
 80013fa:	440b      	add	r3, r1
 80013fc:	005b      	lsls	r3, r3, #1
 80013fe:	1ad1      	subs	r1, r2, r3
 8001400:	b2ca      	uxtb	r2, r1
 8001402:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001404:	1c59      	adds	r1, r3, #1
 8001406:	62f9      	str	r1, [r7, #44]	@ 0x2c
 8001408:	3230      	adds	r2, #48	@ 0x30
 800140a:	b2d2      	uxtb	r2, r2
 800140c:	3338      	adds	r3, #56	@ 0x38
 800140e:	443b      	add	r3, r7
 8001410:	f803 2c28 	strb.w	r2, [r3, #-40]
            int_part /= 10;
 8001414:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001416:	4a3e      	ldr	r2, [pc, #248]	@ (8001510 <CLCD_I2C_WriteNumber+0x178>)
 8001418:	fb82 1203 	smull	r1, r2, r2, r3
 800141c:	1092      	asrs	r2, r2, #2
 800141e:	17db      	asrs	r3, r3, #31
 8001420:	1ad3      	subs	r3, r2, r3
 8001422:	637b      	str	r3, [r7, #52]	@ 0x34
        while (int_part > 0)
 8001424:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8001426:	2b00      	cmp	r3, #0
 8001428:	dcde      	bgt.n	80013e8 <CLCD_I2C_WriteNumber+0x50>
        }

        while (i > 0)
 800142a:	e00b      	b.n	8001444 <CLCD_I2C_WriteNumber+0xac>
        {
            CLCD_I2C_WriteChar(LCD, buf[--i]);
 800142c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800142e:	3b01      	subs	r3, #1
 8001430:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8001432:	f107 0210 	add.w	r2, r7, #16
 8001436:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001438:	4413      	add	r3, r2
 800143a:	781b      	ldrb	r3, [r3, #0]
 800143c:	4619      	mov	r1, r3
 800143e:	68f8      	ldr	r0, [r7, #12]
 8001440:	f7ff ff83 	bl	800134a <CLCD_I2C_WriteChar>
        while (i > 0)
 8001444:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8001446:	2b00      	cmp	r3, #0
 8001448:	dcf0      	bgt.n	800142c <CLCD_I2C_WriteNumber+0x94>
        }
    }

    if (decimal_places <= 0)
 800144a:	687b      	ldr	r3, [r7, #4]
 800144c:	2b00      	cmp	r3, #0
 800144e:	dd5a      	ble.n	8001506 <CLCD_I2C_WriteNumber+0x16e>
        return;
    CLCD_I2C_WriteChar(LCD, '.');
 8001450:	212e      	movs	r1, #46	@ 0x2e
 8001452:	68f8      	ldr	r0, [r7, #12]
 8001454:	f7ff ff79 	bl	800134a <CLCD_I2C_WriteChar>

    frac_part = num - (int32_t)num;
 8001458:	68b8      	ldr	r0, [r7, #8]
 800145a:	f7ff fe39 	bl	80010d0 <__aeabi_f2iz>
 800145e:	4603      	mov	r3, r0
 8001460:	4618      	mov	r0, r3
 8001462:	f7ff fc1b 	bl	8000c9c <__aeabi_i2f>
 8001466:	4603      	mov	r3, r0
 8001468:	4619      	mov	r1, r3
 800146a:	68b8      	ldr	r0, [r7, #8]
 800146c:	f7ff fb60 	bl	8000b30 <__aeabi_fsub>
 8001470:	4603      	mov	r3, r0
 8001472:	623b      	str	r3, [r7, #32]
    for (int i = 0; i < decimal_places; i++)
 8001474:	2300      	movs	r3, #0
 8001476:	62bb      	str	r3, [r7, #40]	@ 0x28
 8001478:	e008      	b.n	800148c <CLCD_I2C_WriteNumber+0xf4>
        divisor *= 10;
 800147a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800147c:	4613      	mov	r3, r2
 800147e:	009b      	lsls	r3, r3, #2
 8001480:	4413      	add	r3, r2
 8001482:	005b      	lsls	r3, r3, #1
 8001484:	633b      	str	r3, [r7, #48]	@ 0x30
    for (int i = 0; i < decimal_places; i++)
 8001486:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001488:	3301      	adds	r3, #1
 800148a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800148c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800148e:	687b      	ldr	r3, [r7, #4]
 8001490:	429a      	cmp	r2, r3
 8001492:	dbf2      	blt.n	800147a <CLCD_I2C_WriteNumber+0xe2>
    int32_t frac_int = (int32_t)(frac_part * divisor);
 8001494:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8001496:	f7ff fc01 	bl	8000c9c <__aeabi_i2f>
 800149a:	4603      	mov	r3, r0
 800149c:	6a39      	ldr	r1, [r7, #32]
 800149e:	4618      	mov	r0, r3
 80014a0:	f7ff fc50 	bl	8000d44 <__aeabi_fmul>
 80014a4:	4603      	mov	r3, r0
 80014a6:	4618      	mov	r0, r3
 80014a8:	f7ff fe12 	bl	80010d0 <__aeabi_f2iz>
 80014ac:	4603      	mov	r3, r0
 80014ae:	61fb      	str	r3, [r7, #28]
    for (int i = divisor / 10; i > 0; i /= 10)
 80014b0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80014b2:	4a17      	ldr	r2, [pc, #92]	@ (8001510 <CLCD_I2C_WriteNumber+0x178>)
 80014b4:	fb82 1203 	smull	r1, r2, r2, r3
 80014b8:	1092      	asrs	r2, r2, #2
 80014ba:	17db      	asrs	r3, r3, #31
 80014bc:	1ad3      	subs	r3, r2, r3
 80014be:	627b      	str	r3, [r7, #36]	@ 0x24
 80014c0:	e01d      	b.n	80014fe <CLCD_I2C_WriteNumber+0x166>
    {
        CLCD_I2C_WriteChar(LCD, (frac_int / i) % 10 + '0');
 80014c2:	69fa      	ldr	r2, [r7, #28]
 80014c4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014c6:	fb92 f2f3 	sdiv	r2, r2, r3
 80014ca:	4b11      	ldr	r3, [pc, #68]	@ (8001510 <CLCD_I2C_WriteNumber+0x178>)
 80014cc:	fb83 1302 	smull	r1, r3, r3, r2
 80014d0:	1099      	asrs	r1, r3, #2
 80014d2:	17d3      	asrs	r3, r2, #31
 80014d4:	1ac9      	subs	r1, r1, r3
 80014d6:	460b      	mov	r3, r1
 80014d8:	009b      	lsls	r3, r3, #2
 80014da:	440b      	add	r3, r1
 80014dc:	005b      	lsls	r3, r3, #1
 80014de:	1ad1      	subs	r1, r2, r3
 80014e0:	b2cb      	uxtb	r3, r1
 80014e2:	3330      	adds	r3, #48	@ 0x30
 80014e4:	b2db      	uxtb	r3, r3
 80014e6:	4619      	mov	r1, r3
 80014e8:	68f8      	ldr	r0, [r7, #12]
 80014ea:	f7ff ff2e 	bl	800134a <CLCD_I2C_WriteChar>
    for (int i = divisor / 10; i > 0; i /= 10)
 80014ee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80014f0:	4a07      	ldr	r2, [pc, #28]	@ (8001510 <CLCD_I2C_WriteNumber+0x178>)
 80014f2:	fb82 1203 	smull	r1, r2, r2, r3
 80014f6:	1092      	asrs	r2, r2, #2
 80014f8:	17db      	asrs	r3, r3, #31
 80014fa:	1ad3      	subs	r3, r2, r3
 80014fc:	627b      	str	r3, [r7, #36]	@ 0x24
 80014fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8001500:	2b00      	cmp	r3, #0
 8001502:	dcde      	bgt.n	80014c2 <CLCD_I2C_WriteNumber+0x12a>
 8001504:	e000      	b.n	8001508 <CLCD_I2C_WriteNumber+0x170>
        return;
 8001506:	bf00      	nop
    }
}
 8001508:	3738      	adds	r7, #56	@ 0x38
 800150a:	46bd      	mov	sp, r7
 800150c:	bd80      	pop	{r7, pc}
 800150e:	bf00      	nop
 8001510:	66666667 	.word	0x66666667

08001514 <push>:
} Queue;

Queue q = {0};

void push(EventType e)
{
 8001514:	b480      	push	{r7}
 8001516:	b085      	sub	sp, #20
 8001518:	af00      	add	r7, sp, #0
 800151a:	4603      	mov	r3, r0
 800151c:	71fb      	strb	r3, [r7, #7]
    uint8_t n = (q.head + 1) % QSIZE;
 800151e:	4b0f      	ldr	r3, [pc, #60]	@ (800155c <push+0x48>)
 8001520:	7c1b      	ldrb	r3, [r3, #16]
 8001522:	3301      	adds	r3, #1
 8001524:	425a      	negs	r2, r3
 8001526:	f003 030f 	and.w	r3, r3, #15
 800152a:	f002 020f 	and.w	r2, r2, #15
 800152e:	bf58      	it	pl
 8001530:	4253      	negpl	r3, r2
 8001532:	73fb      	strb	r3, [r7, #15]
    if(n != q.tail){
 8001534:	4b09      	ldr	r3, [pc, #36]	@ (800155c <push+0x48>)
 8001536:	7c5b      	ldrb	r3, [r3, #17]
 8001538:	7bfa      	ldrb	r2, [r7, #15]
 800153a:	429a      	cmp	r2, r3
 800153c:	d008      	beq.n	8001550 <push+0x3c>
        q.buf[q.head] = e;
 800153e:	4b07      	ldr	r3, [pc, #28]	@ (800155c <push+0x48>)
 8001540:	7c1b      	ldrb	r3, [r3, #16]
 8001542:	4619      	mov	r1, r3
 8001544:	4a05      	ldr	r2, [pc, #20]	@ (800155c <push+0x48>)
 8001546:	79fb      	ldrb	r3, [r7, #7]
 8001548:	5453      	strb	r3, [r2, r1]
        q.head = n;
 800154a:	4a04      	ldr	r2, [pc, #16]	@ (800155c <push+0x48>)
 800154c:	7bfb      	ldrb	r3, [r7, #15]
 800154e:	7413      	strb	r3, [r2, #16]
    }
}
 8001550:	bf00      	nop
 8001552:	3714      	adds	r7, #20
 8001554:	46bd      	mov	sp, r7
 8001556:	bc80      	pop	{r7}
 8001558:	4770      	bx	lr
 800155a:	bf00      	nop
 800155c:	20000228 	.word	0x20000228

08001560 <pop>:

EventType pop(void)
{
 8001560:	b480      	push	{r7}
 8001562:	b083      	sub	sp, #12
 8001564:	af00      	add	r7, sp, #0
    if(q.head == q.tail) return EV_NONE;
 8001566:	4b10      	ldr	r3, [pc, #64]	@ (80015a8 <pop+0x48>)
 8001568:	7c1a      	ldrb	r2, [r3, #16]
 800156a:	4b0f      	ldr	r3, [pc, #60]	@ (80015a8 <pop+0x48>)
 800156c:	7c5b      	ldrb	r3, [r3, #17]
 800156e:	429a      	cmp	r2, r3
 8001570:	d101      	bne.n	8001576 <pop+0x16>
 8001572:	2300      	movs	r3, #0
 8001574:	e013      	b.n	800159e <pop+0x3e>
    EventType e = q.buf[q.tail];
 8001576:	4b0c      	ldr	r3, [pc, #48]	@ (80015a8 <pop+0x48>)
 8001578:	7c5b      	ldrb	r3, [r3, #17]
 800157a:	461a      	mov	r2, r3
 800157c:	4b0a      	ldr	r3, [pc, #40]	@ (80015a8 <pop+0x48>)
 800157e:	5c9b      	ldrb	r3, [r3, r2]
 8001580:	71fb      	strb	r3, [r7, #7]
    q.tail=(q.tail + 1) % QSIZE;
 8001582:	4b09      	ldr	r3, [pc, #36]	@ (80015a8 <pop+0x48>)
 8001584:	7c5b      	ldrb	r3, [r3, #17]
 8001586:	3301      	adds	r3, #1
 8001588:	425a      	negs	r2, r3
 800158a:	f003 030f 	and.w	r3, r3, #15
 800158e:	f002 020f 	and.w	r2, r2, #15
 8001592:	bf58      	it	pl
 8001594:	4253      	negpl	r3, r2
 8001596:	b2da      	uxtb	r2, r3
 8001598:	4b03      	ldr	r3, [pc, #12]	@ (80015a8 <pop+0x48>)
 800159a:	745a      	strb	r2, [r3, #17]
    return e;
 800159c:	79fb      	ldrb	r3, [r7, #7]
}
 800159e:	4618      	mov	r0, r3
 80015a0:	370c      	adds	r7, #12
 80015a2:	46bd      	mov	sp, r7
 80015a4:	bc80      	pop	{r7}
 80015a6:	4770      	bx	lr
 80015a8:	20000228 	.word	0x20000228

080015ac <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int ch)
{
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b082      	sub	sp, #8
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t *)&ch, 1, 2);
 80015b4:	1d39      	adds	r1, r7, #4
 80015b6:	2302      	movs	r3, #2
 80015b8:	2201      	movs	r2, #1
 80015ba:	4804      	ldr	r0, [pc, #16]	@ (80015cc <__io_putchar+0x20>)
 80015bc:	f003 fbde 	bl	8004d7c <HAL_UART_Transmit>
    return ch;
 80015c0:	687b      	ldr	r3, [r7, #4]
}
 80015c2:	4618      	mov	r0, r3
 80015c4:	3708      	adds	r7, #8
 80015c6:	46bd      	mov	sp, r7
 80015c8:	bd80      	pop	{r7, pc}
 80015ca:	bf00      	nop
 80015cc:	2000033c 	.word	0x2000033c

080015d0 <HAL_TIM_PeriodElapsedCallback>:

void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80015d0:	b580      	push	{r7, lr}
 80015d2:	b084      	sub	sp, #16
 80015d4:	af00      	add	r7, sp, #0
 80015d6:	6078      	str	r0, [r7, #4]
    if(htim->Instance==TIM1)   // 1000ms tick
 80015d8:	687b      	ldr	r3, [r7, #4]
 80015da:	681b      	ldr	r3, [r3, #0]
 80015dc:	4a24      	ldr	r2, [pc, #144]	@ (8001670 <HAL_TIM_PeriodElapsedCallback+0xa0>)
 80015de:	4293      	cmp	r3, r2
 80015e0:	d141      	bne.n	8001666 <HAL_TIM_PeriodElapsedCallback+0x96>
    {
        tick++;
 80015e2:	4b24      	ldr	r3, [pc, #144]	@ (8001674 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 80015e4:	681b      	ldr	r3, [r3, #0]
 80015e6:	3301      	adds	r3, #1
 80015e8:	4a22      	ldr	r2, [pc, #136]	@ (8001674 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 80015ea:	6013      	str	r3, [r2, #0]

        for(int i = 0; i < 4; i++)
 80015ec:	2300      	movs	r3, #0
 80015ee:	60fb      	str	r3, [r7, #12]
 80015f0:	e036      	b.n	8001660 <HAL_TIM_PeriodElapsedCallback+0x90>
        {
            if(tick >= tasks[i].next){
 80015f2:	4921      	ldr	r1, [pc, #132]	@ (8001678 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 80015f4:	68fa      	ldr	r2, [r7, #12]
 80015f6:	4613      	mov	r3, r2
 80015f8:	005b      	lsls	r3, r3, #1
 80015fa:	4413      	add	r3, r2
 80015fc:	009b      	lsls	r3, r3, #2
 80015fe:	440b      	add	r3, r1
 8001600:	3304      	adds	r3, #4
 8001602:	681a      	ldr	r2, [r3, #0]
 8001604:	4b1b      	ldr	r3, [pc, #108]	@ (8001674 <HAL_TIM_PeriodElapsedCallback+0xa4>)
 8001606:	681b      	ldr	r3, [r3, #0]
 8001608:	429a      	cmp	r2, r3
 800160a:	d826      	bhi.n	800165a <HAL_TIM_PeriodElapsedCallback+0x8a>
                push(tasks[i].ev);
 800160c:	491a      	ldr	r1, [pc, #104]	@ (8001678 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 800160e:	68fa      	ldr	r2, [r7, #12]
 8001610:	4613      	mov	r3, r2
 8001612:	005b      	lsls	r3, r3, #1
 8001614:	4413      	add	r3, r2
 8001616:	009b      	lsls	r3, r3, #2
 8001618:	440b      	add	r3, r1
 800161a:	3308      	adds	r3, #8
 800161c:	781b      	ldrb	r3, [r3, #0]
 800161e:	4618      	mov	r0, r3
 8001620:	f7ff ff78 	bl	8001514 <push>
                tasks[i].next += tasks[i].period;
 8001624:	4914      	ldr	r1, [pc, #80]	@ (8001678 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001626:	68fa      	ldr	r2, [r7, #12]
 8001628:	4613      	mov	r3, r2
 800162a:	005b      	lsls	r3, r3, #1
 800162c:	4413      	add	r3, r2
 800162e:	009b      	lsls	r3, r3, #2
 8001630:	440b      	add	r3, r1
 8001632:	3304      	adds	r3, #4
 8001634:	6819      	ldr	r1, [r3, #0]
 8001636:	4810      	ldr	r0, [pc, #64]	@ (8001678 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 8001638:	68fa      	ldr	r2, [r7, #12]
 800163a:	4613      	mov	r3, r2
 800163c:	005b      	lsls	r3, r3, #1
 800163e:	4413      	add	r3, r2
 8001640:	009b      	lsls	r3, r3, #2
 8001642:	4403      	add	r3, r0
 8001644:	681b      	ldr	r3, [r3, #0]
 8001646:	4419      	add	r1, r3
 8001648:	480b      	ldr	r0, [pc, #44]	@ (8001678 <HAL_TIM_PeriodElapsedCallback+0xa8>)
 800164a:	68fa      	ldr	r2, [r7, #12]
 800164c:	4613      	mov	r3, r2
 800164e:	005b      	lsls	r3, r3, #1
 8001650:	4413      	add	r3, r2
 8001652:	009b      	lsls	r3, r3, #2
 8001654:	4403      	add	r3, r0
 8001656:	3304      	adds	r3, #4
 8001658:	6019      	str	r1, [r3, #0]
        for(int i = 0; i < 4; i++)
 800165a:	68fb      	ldr	r3, [r7, #12]
 800165c:	3301      	adds	r3, #1
 800165e:	60fb      	str	r3, [r7, #12]
 8001660:	68fb      	ldr	r3, [r7, #12]
 8001662:	2b03      	cmp	r3, #3
 8001664:	ddc5      	ble.n	80015f2 <HAL_TIM_PeriodElapsedCallback+0x22>
            }
        }
    }
}
 8001666:	bf00      	nop
 8001668:	3710      	adds	r7, #16
 800166a:	46bd      	mov	sp, r7
 800166c:	bd80      	pop	{r7, pc}
 800166e:	bf00      	nop
 8001670:	40012c00 	.word	0x40012c00
 8001674:	2000023c 	.word	0x2000023c
 8001678:	20000000 	.word	0x20000000

0800167c <Read_Humidity>:

void Read_Humidity() //T1 = 5 D1 = 4 C1 = 0.01
{
 800167c:	b580      	push	{r7, lr}
 800167e:	b082      	sub	sp, #8
 8001680:	af00      	add	r7, sp, #0
	HAL_ADC_Start(&hadc1);
 8001682:	4818      	ldr	r0, [pc, #96]	@ (80016e4 <Read_Humidity+0x68>)
 8001684:	f000 ff0e 	bl	80024a4 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc1, 1);
 8001688:	2101      	movs	r1, #1
 800168a:	4816      	ldr	r0, [pc, #88]	@ (80016e4 <Read_Humidity+0x68>)
 800168c:	f000 ffe4 	bl	8002658 <HAL_ADC_PollForConversion>
	uint16_t adc_in0 = HAL_ADC_GetValue(&hadc1);
 8001690:	4814      	ldr	r0, [pc, #80]	@ (80016e4 <Read_Humidity+0x68>)
 8001692:	f001 f8e7 	bl	8002864 <HAL_ADC_GetValue>
 8001696:	4603      	mov	r3, r0
 8001698:	80fb      	strh	r3, [r7, #6]
	HAL_ADC_Stop(&hadc1);
 800169a:	4812      	ldr	r0, [pc, #72]	@ (80016e4 <Read_Humidity+0x68>)
 800169c:	f000 ffb0 	bl	8002600 <HAL_ADC_Stop>

	float Vout = (adc_in0 * 3.3f) / 4095.0f;
 80016a0:	88fb      	ldrh	r3, [r7, #6]
 80016a2:	4618      	mov	r0, r3
 80016a4:	f7ff fafa 	bl	8000c9c <__aeabi_i2f>
 80016a8:	4603      	mov	r3, r0
 80016aa:	490f      	ldr	r1, [pc, #60]	@ (80016e8 <Read_Humidity+0x6c>)
 80016ac:	4618      	mov	r0, r3
 80016ae:	f7ff fb49 	bl	8000d44 <__aeabi_fmul>
 80016b2:	4603      	mov	r3, r0
 80016b4:	490d      	ldr	r1, [pc, #52]	@ (80016ec <Read_Humidity+0x70>)
 80016b6:	4618      	mov	r0, r3
 80016b8:	f7ff fbf8 	bl	8000eac <__aeabi_fdiv>
 80016bc:	4603      	mov	r3, r0
 80016be:	603b      	str	r3, [r7, #0]
	humidity = (Vout - 0.4f) / 0.031f;
 80016c0:	490b      	ldr	r1, [pc, #44]	@ (80016f0 <Read_Humidity+0x74>)
 80016c2:	6838      	ldr	r0, [r7, #0]
 80016c4:	f7ff fa34 	bl	8000b30 <__aeabi_fsub>
 80016c8:	4603      	mov	r3, r0
 80016ca:	490a      	ldr	r1, [pc, #40]	@ (80016f4 <Read_Humidity+0x78>)
 80016cc:	4618      	mov	r0, r3
 80016ce:	f7ff fbed 	bl	8000eac <__aeabi_fdiv>
 80016d2:	4603      	mov	r3, r0
 80016d4:	461a      	mov	r2, r3
 80016d6:	4b08      	ldr	r3, [pc, #32]	@ (80016f8 <Read_Humidity+0x7c>)
 80016d8:	601a      	str	r2, [r3, #0]
}
 80016da:	bf00      	nop
 80016dc:	3708      	adds	r7, #8
 80016de:	46bd      	mov	sp, r7
 80016e0:	bd80      	pop	{r7, pc}
 80016e2:	bf00      	nop
 80016e4:	20000240 	.word	0x20000240
 80016e8:	40533333 	.word	0x40533333
 80016ec:	457ff000 	.word	0x457ff000
 80016f0:	3ecccccd 	.word	0x3ecccccd
 80016f4:	3cfdf3b6 	.word	0x3cfdf3b6
 80016f8:	20000220 	.word	0x20000220

080016fc <Read_Temperature>:

void Read_Temperature() //T2 = 5 D2 = 4 D2 = 0.01
{
 80016fc:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 8001700:	b088      	sub	sp, #32
 8001702:	af00      	add	r7, sp, #0
	HAL_ADC_Start(&hadc2);
 8001704:	4843      	ldr	r0, [pc, #268]	@ (8001814 <Read_Temperature+0x118>)
 8001706:	f000 fecd 	bl	80024a4 <HAL_ADC_Start>
	HAL_ADC_PollForConversion(&hadc2, 1);
 800170a:	2101      	movs	r1, #1
 800170c:	4841      	ldr	r0, [pc, #260]	@ (8001814 <Read_Temperature+0x118>)
 800170e:	f000 ffa3 	bl	8002658 <HAL_ADC_PollForConversion>
	uint16_t adc_in1 = HAL_ADC_GetValue(&hadc2);
 8001712:	4840      	ldr	r0, [pc, #256]	@ (8001814 <Read_Temperature+0x118>)
 8001714:	f001 f8a6 	bl	8002864 <HAL_ADC_GetValue>
 8001718:	4603      	mov	r3, r0
 800171a:	83fb      	strh	r3, [r7, #30]
	HAL_ADC_Stop(&hadc2);
 800171c:	483d      	ldr	r0, [pc, #244]	@ (8001814 <Read_Temperature+0x118>)
 800171e:	f000 ff6f 	bl	8002600 <HAL_ADC_Stop>

	float Vout = (adc_in1 * 3.3f) / 4095.0f;
 8001722:	8bfb      	ldrh	r3, [r7, #30]
 8001724:	4618      	mov	r0, r3
 8001726:	f7ff fab9 	bl	8000c9c <__aeabi_i2f>
 800172a:	4603      	mov	r3, r0
 800172c:	493a      	ldr	r1, [pc, #232]	@ (8001818 <Read_Temperature+0x11c>)
 800172e:	4618      	mov	r0, r3
 8001730:	f7ff fb08 	bl	8000d44 <__aeabi_fmul>
 8001734:	4603      	mov	r3, r0
 8001736:	4939      	ldr	r1, [pc, #228]	@ (800181c <Read_Temperature+0x120>)
 8001738:	4618      	mov	r0, r3
 800173a:	f7ff fbb7 	bl	8000eac <__aeabi_fdiv>
 800173e:	4603      	mov	r3, r0
 8001740:	61bb      	str	r3, [r7, #24]
	        float R_pulldown = 10000.0f; // 10k Ohm
 8001742:	4b37      	ldr	r3, [pc, #220]	@ (8001820 <Read_Temperature+0x124>)
 8001744:	617b      	str	r3, [r7, #20]
	        float R_ntc = R_pulldown * ((5.3f / Vout) - 1.0f);
 8001746:	69b9      	ldr	r1, [r7, #24]
 8001748:	4836      	ldr	r0, [pc, #216]	@ (8001824 <Read_Temperature+0x128>)
 800174a:	f7ff fbaf 	bl	8000eac <__aeabi_fdiv>
 800174e:	4603      	mov	r3, r0
 8001750:	f04f 517e 	mov.w	r1, #1065353216	@ 0x3f800000
 8001754:	4618      	mov	r0, r3
 8001756:	f7ff f9eb 	bl	8000b30 <__aeabi_fsub>
 800175a:	4603      	mov	r3, r0
 800175c:	4619      	mov	r1, r3
 800175e:	6978      	ldr	r0, [r7, #20]
 8001760:	f7ff faf0 	bl	8000d44 <__aeabi_fmul>
 8001764:	4603      	mov	r3, r0
 8001766:	613b      	str	r3, [r7, #16]
	        float B = 3435.0f;
 8001768:	4b2f      	ldr	r3, [pc, #188]	@ (8001828 <Read_Temperature+0x12c>)
 800176a:	60fb      	str	r3, [r7, #12]
	        float R0 = 10000.0f;
 800176c:	4b2c      	ldr	r3, [pc, #176]	@ (8001820 <Read_Temperature+0x124>)
 800176e:	60bb      	str	r3, [r7, #8]
	        float T0 = 298.15f;
 8001770:	4b2e      	ldr	r3, [pc, #184]	@ (800182c <Read_Temperature+0x130>)
 8001772:	607b      	str	r3, [r7, #4]
	        float inv_T = (1.0f / T0) + (1.0f / B) * log(R_ntc / R0);
 8001774:	6879      	ldr	r1, [r7, #4]
 8001776:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 800177a:	f7ff fb97 	bl	8000eac <__aeabi_fdiv>
 800177e:	4603      	mov	r3, r0
 8001780:	4618      	mov	r0, r3
 8001782:	f7fe fe51 	bl	8000428 <__aeabi_f2d>
 8001786:	4604      	mov	r4, r0
 8001788:	460d      	mov	r5, r1
 800178a:	68f9      	ldr	r1, [r7, #12]
 800178c:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 8001790:	f7ff fb8c 	bl	8000eac <__aeabi_fdiv>
 8001794:	4603      	mov	r3, r0
 8001796:	4618      	mov	r0, r3
 8001798:	f7fe fe46 	bl	8000428 <__aeabi_f2d>
 800179c:	4680      	mov	r8, r0
 800179e:	4689      	mov	r9, r1
 80017a0:	68b9      	ldr	r1, [r7, #8]
 80017a2:	6938      	ldr	r0, [r7, #16]
 80017a4:	f7ff fb82 	bl	8000eac <__aeabi_fdiv>
 80017a8:	4603      	mov	r3, r0
 80017aa:	4618      	mov	r0, r3
 80017ac:	f7fe fe3c 	bl	8000428 <__aeabi_f2d>
 80017b0:	4602      	mov	r2, r0
 80017b2:	460b      	mov	r3, r1
 80017b4:	4610      	mov	r0, r2
 80017b6:	4619      	mov	r1, r3
 80017b8:	f006 f958 	bl	8007a6c <log>
 80017bc:	4602      	mov	r2, r0
 80017be:	460b      	mov	r3, r1
 80017c0:	4640      	mov	r0, r8
 80017c2:	4649      	mov	r1, r9
 80017c4:	f7fe fe88 	bl	80004d8 <__aeabi_dmul>
 80017c8:	4602      	mov	r2, r0
 80017ca:	460b      	mov	r3, r1
 80017cc:	4620      	mov	r0, r4
 80017ce:	4629      	mov	r1, r5
 80017d0:	f7fe fccc 	bl	800016c <__adddf3>
 80017d4:	4602      	mov	r2, r0
 80017d6:	460b      	mov	r3, r1
 80017d8:	4610      	mov	r0, r2
 80017da:	4619      	mov	r1, r3
 80017dc:	f7ff f954 	bl	8000a88 <__aeabi_d2f>
 80017e0:	4603      	mov	r3, r0
 80017e2:	603b      	str	r3, [r7, #0]
	        temperature = (1.0f / inv_T) - 273.15f - 12.0f; // Chuyn t Kelvin sang  C
 80017e4:	6839      	ldr	r1, [r7, #0]
 80017e6:	f04f 507e 	mov.w	r0, #1065353216	@ 0x3f800000
 80017ea:	f7ff fb5f 	bl	8000eac <__aeabi_fdiv>
 80017ee:	4603      	mov	r3, r0
 80017f0:	490f      	ldr	r1, [pc, #60]	@ (8001830 <Read_Temperature+0x134>)
 80017f2:	4618      	mov	r0, r3
 80017f4:	f7ff f99c 	bl	8000b30 <__aeabi_fsub>
 80017f8:	4603      	mov	r3, r0
 80017fa:	490e      	ldr	r1, [pc, #56]	@ (8001834 <Read_Temperature+0x138>)
 80017fc:	4618      	mov	r0, r3
 80017fe:	f7ff f997 	bl	8000b30 <__aeabi_fsub>
 8001802:	4603      	mov	r3, r0
 8001804:	461a      	mov	r2, r3
 8001806:	4b0c      	ldr	r3, [pc, #48]	@ (8001838 <Read_Temperature+0x13c>)
 8001808:	601a      	str	r2, [r3, #0]

}
 800180a:	bf00      	nop
 800180c:	3720      	adds	r7, #32
 800180e:	46bd      	mov	sp, r7
 8001810:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001814:	20000270 	.word	0x20000270
 8001818:	40533333 	.word	0x40533333
 800181c:	457ff000 	.word	0x457ff000
 8001820:	461c4000 	.word	0x461c4000
 8001824:	40a9999a 	.word	0x40a9999a
 8001828:	4556b000 	.word	0x4556b000
 800182c:	43951333 	.word	0x43951333
 8001830:	43889333 	.word	0x43889333
 8001834:	41400000 	.word	0x41400000
 8001838:	20000224 	.word	0x20000224

0800183c <Send_Uart>:

void Send_Uart() //T3 = 5 D3 = 4 C3 = 0.1
{
 800183c:	b580      	push	{r7, lr}
 800183e:	af00      	add	r7, sp, #0
	printf("Humidity: %.1f %%\r\n", humidity);
 8001840:	4b0a      	ldr	r3, [pc, #40]	@ (800186c <Send_Uart+0x30>)
 8001842:	681b      	ldr	r3, [r3, #0]
 8001844:	4618      	mov	r0, r3
 8001846:	f7fe fdef 	bl	8000428 <__aeabi_f2d>
 800184a:	4602      	mov	r2, r0
 800184c:	460b      	mov	r3, r1
 800184e:	4808      	ldr	r0, [pc, #32]	@ (8001870 <Send_Uart+0x34>)
 8001850:	f004 f984 	bl	8005b5c <iprintf>
	printf("Temperature: %.1f C\r\n", temperature);
 8001854:	4b07      	ldr	r3, [pc, #28]	@ (8001874 <Send_Uart+0x38>)
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	4618      	mov	r0, r3
 800185a:	f7fe fde5 	bl	8000428 <__aeabi_f2d>
 800185e:	4602      	mov	r2, r0
 8001860:	460b      	mov	r3, r1
 8001862:	4805      	ldr	r0, [pc, #20]	@ (8001878 <Send_Uart+0x3c>)
 8001864:	f004 f97a 	bl	8005b5c <iprintf>
}
 8001868:	bf00      	nop
 800186a:	bd80      	pop	{r7, pc}
 800186c:	20000220 	.word	0x20000220
 8001870:	08007e60 	.word	0x08007e60
 8001874:	20000224 	.word	0x20000224
 8001878:	08007e74 	.word	0x08007e74

0800187c <Display_LCD>:

void Display_LCD() //T4 = 1 D4 = 0.5 C4 = 0.3
{
 800187c:	b580      	push	{r7, lr}
 800187e:	af00      	add	r7, sp, #0
	CLCD_I2C_SetCursor(&LCD1, 0, 0);
 8001880:	2200      	movs	r2, #0
 8001882:	2100      	movs	r1, #0
 8001884:	4813      	ldr	r0, [pc, #76]	@ (80018d4 <Display_LCD+0x58>)
 8001886:	f7ff fd1d 	bl	80012c4 <CLCD_I2C_SetCursor>
	CLCD_I2C_WriteString(&LCD1, "Hum: ");
 800188a:	4913      	ldr	r1, [pc, #76]	@ (80018d8 <Display_LCD+0x5c>)
 800188c:	4811      	ldr	r0, [pc, #68]	@ (80018d4 <Display_LCD+0x58>)
 800188e:	f7ff fd6c 	bl	800136a <CLCD_I2C_WriteString>
	CLCD_I2C_WriteNumber(&LCD1, humidity, 1);
 8001892:	4b12      	ldr	r3, [pc, #72]	@ (80018dc <Display_LCD+0x60>)
 8001894:	681b      	ldr	r3, [r3, #0]
 8001896:	2201      	movs	r2, #1
 8001898:	4619      	mov	r1, r3
 800189a:	480e      	ldr	r0, [pc, #56]	@ (80018d4 <Display_LCD+0x58>)
 800189c:	f7ff fd7c 	bl	8001398 <CLCD_I2C_WriteNumber>
	CLCD_I2C_WriteString(&LCD1, " %");
 80018a0:	490f      	ldr	r1, [pc, #60]	@ (80018e0 <Display_LCD+0x64>)
 80018a2:	480c      	ldr	r0, [pc, #48]	@ (80018d4 <Display_LCD+0x58>)
 80018a4:	f7ff fd61 	bl	800136a <CLCD_I2C_WriteString>

	CLCD_I2C_SetCursor(&LCD1, 0, 1);
 80018a8:	2201      	movs	r2, #1
 80018aa:	2100      	movs	r1, #0
 80018ac:	4809      	ldr	r0, [pc, #36]	@ (80018d4 <Display_LCD+0x58>)
 80018ae:	f7ff fd09 	bl	80012c4 <CLCD_I2C_SetCursor>
	CLCD_I2C_WriteString(&LCD1, "Temp: ");
 80018b2:	490c      	ldr	r1, [pc, #48]	@ (80018e4 <Display_LCD+0x68>)
 80018b4:	4807      	ldr	r0, [pc, #28]	@ (80018d4 <Display_LCD+0x58>)
 80018b6:	f7ff fd58 	bl	800136a <CLCD_I2C_WriteString>
	CLCD_I2C_WriteNumber(&LCD1, temperature, 1);
 80018ba:	4b0b      	ldr	r3, [pc, #44]	@ (80018e8 <Display_LCD+0x6c>)
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	2201      	movs	r2, #1
 80018c0:	4619      	mov	r1, r3
 80018c2:	4804      	ldr	r0, [pc, #16]	@ (80018d4 <Display_LCD+0x58>)
 80018c4:	f7ff fd68 	bl	8001398 <CLCD_I2C_WriteNumber>
	CLCD_I2C_WriteString(&LCD1, " C");
 80018c8:	4908      	ldr	r1, [pc, #32]	@ (80018ec <Display_LCD+0x70>)
 80018ca:	4802      	ldr	r0, [pc, #8]	@ (80018d4 <Display_LCD+0x58>)
 80018cc:	f7ff fd4d 	bl	800136a <CLCD_I2C_WriteString>
}
 80018d0:	bf00      	nop
 80018d2:	bd80      	pop	{r7, pc}
 80018d4:	20000384 	.word	0x20000384
 80018d8:	08007e8c 	.word	0x08007e8c
 80018dc:	20000220 	.word	0x20000220
 80018e0:	08007e94 	.word	0x08007e94
 80018e4:	08007e98 	.word	0x08007e98
 80018e8:	20000224 	.word	0x20000224
 80018ec:	08007ea0 	.word	0x08007ea0

080018f0 <Handle>:

void Handle(EventType e)
{
 80018f0:	b580      	push	{r7, lr}
 80018f2:	b082      	sub	sp, #8
 80018f4:	af00      	add	r7, sp, #0
 80018f6:	4603      	mov	r3, r0
 80018f8:	71fb      	strb	r3, [r7, #7]
    switch(e)
 80018fa:	79fb      	ldrb	r3, [r7, #7]
 80018fc:	3b01      	subs	r3, #1
 80018fe:	2b03      	cmp	r3, #3
 8001900:	d816      	bhi.n	8001930 <Handle+0x40>
 8001902:	a201      	add	r2, pc, #4	@ (adr r2, 8001908 <Handle+0x18>)
 8001904:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001908:	08001919 	.word	0x08001919
 800190c:	0800191f 	.word	0x0800191f
 8001910:	08001925 	.word	0x08001925
 8001914:	0800192b 	.word	0x0800192b
    {
        case EV_HUM:  Read_Humidity(); break;
 8001918:	f7ff feb0 	bl	800167c <Read_Humidity>
 800191c:	e009      	b.n	8001932 <Handle+0x42>
        case EV_TEMP: Read_Temperature(); break;
 800191e:	f7ff feed 	bl	80016fc <Read_Temperature>
 8001922:	e006      	b.n	8001932 <Handle+0x42>
        case EV_UART: Send_Uart(); break;
 8001924:	f7ff ff8a 	bl	800183c <Send_Uart>
 8001928:	e003      	b.n	8001932 <Handle+0x42>
        case EV_LCD:  Display_LCD(); break;
 800192a:	f7ff ffa7 	bl	800187c <Display_LCD>
 800192e:	e000      	b.n	8001932 <Handle+0x42>
        default: break;
 8001930:	bf00      	nop
    }
}
 8001932:	bf00      	nop
 8001934:	3708      	adds	r7, #8
 8001936:	46bd      	mov	sp, r7
 8001938:	bd80      	pop	{r7, pc}
 800193a:	bf00      	nop

0800193c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	b084      	sub	sp, #16
 8001940:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001942:	f000 fc51 	bl	80021e8 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001946:	f000 f82d 	bl	80019a4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800194a:	f000 f9ad 	bl	8001ca8 <MX_GPIO_Init>
  MX_ADC1_Init();
 800194e:	f000 f885 	bl	8001a5c <MX_ADC1_Init>
  MX_I2C1_Init();
 8001952:	f000 f8ff 	bl	8001b54 <MX_I2C1_Init>
  MX_USART1_UART_Init();
 8001956:	f000 f97d 	bl	8001c54 <MX_USART1_UART_Init>
  MX_ADC2_Init();
 800195a:	f000 f8bd 	bl	8001ad8 <MX_ADC2_Init>
  MX_TIM1_Init();
 800195e:	f000 f927 	bl	8001bb0 <MX_TIM1_Init>
  /* USER CODE BEGIN 2 */
  HAL_TIM_Base_Start_IT(&htim1);
 8001962:	480d      	ldr	r0, [pc, #52]	@ (8001998 <main+0x5c>)
 8001964:	f002 fe18 	bl	8004598 <HAL_TIM_Base_Start_IT>
  CLCD_I2C_Init(&LCD1, &hi2c1, 0x4e, 16, 2);
 8001968:	2302      	movs	r3, #2
 800196a:	9300      	str	r3, [sp, #0]
 800196c:	2310      	movs	r3, #16
 800196e:	224e      	movs	r2, #78	@ 0x4e
 8001970:	490a      	ldr	r1, [pc, #40]	@ (800199c <main+0x60>)
 8001972:	480b      	ldr	r0, [pc, #44]	@ (80019a0 <main+0x64>)
 8001974:	f7ff fc36 	bl	80011e4 <CLCD_I2C_Init>
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001978:	b672      	cpsid	i
}
 800197a:	bf00      	nop
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  __disable_irq();
	  EventType e=pop();
 800197c:	f7ff fdf0 	bl	8001560 <pop>
 8001980:	4603      	mov	r3, r0
 8001982:	71fb      	strb	r3, [r7, #7]
  __ASM volatile ("cpsie i" : : : "memory");
 8001984:	b662      	cpsie	i
}
 8001986:	bf00      	nop
	  __enable_irq();
	  if(e != EV_NONE)
 8001988:	79fb      	ldrb	r3, [r7, #7]
 800198a:	2b00      	cmp	r3, #0
 800198c:	d0f4      	beq.n	8001978 <main+0x3c>
		  Handle(e);
 800198e:	79fb      	ldrb	r3, [r7, #7]
 8001990:	4618      	mov	r0, r3
 8001992:	f7ff ffad 	bl	80018f0 <Handle>
  {
 8001996:	e7ef      	b.n	8001978 <main+0x3c>
 8001998:	200002f4 	.word	0x200002f4
 800199c:	200002a0 	.word	0x200002a0
 80019a0:	20000384 	.word	0x20000384

080019a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80019a4:	b580      	push	{r7, lr}
 80019a6:	b094      	sub	sp, #80	@ 0x50
 80019a8:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 80019aa:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80019ae:	2228      	movs	r2, #40	@ 0x28
 80019b0:	2100      	movs	r1, #0
 80019b2:	4618      	mov	r0, r3
 80019b4:	f004 f927 	bl	8005c06 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80019b8:	f107 0314 	add.w	r3, r7, #20
 80019bc:	2200      	movs	r2, #0
 80019be:	601a      	str	r2, [r3, #0]
 80019c0:	605a      	str	r2, [r3, #4]
 80019c2:	609a      	str	r2, [r3, #8]
 80019c4:	60da      	str	r2, [r3, #12]
 80019c6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80019c8:	1d3b      	adds	r3, r7, #4
 80019ca:	2200      	movs	r2, #0
 80019cc:	601a      	str	r2, [r3, #0]
 80019ce:	605a      	str	r2, [r3, #4]
 80019d0:	609a      	str	r2, [r3, #8]
 80019d2:	60da      	str	r2, [r3, #12]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80019d4:	2301      	movs	r3, #1
 80019d6:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80019d8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80019dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
  RCC_OscInitStruct.HSEPredivValue = RCC_HSE_PREDIV_DIV1;
 80019de:	2300      	movs	r3, #0
 80019e0:	633b      	str	r3, [r7, #48]	@ 0x30
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80019e2:	2301      	movs	r3, #1
 80019e4:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80019e6:	2302      	movs	r3, #2
 80019e8:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80019ea:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80019ee:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLMUL = RCC_PLL_MUL9;
 80019f0:	f44f 13e0 	mov.w	r3, #1835008	@ 0x1c0000
 80019f4:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80019f6:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80019fa:	4618      	mov	r0, r3
 80019fc:	f002 f800 	bl	8003a00 <HAL_RCC_OscConfig>
 8001a00:	4603      	mov	r3, r0
 8001a02:	2b00      	cmp	r3, #0
 8001a04:	d001      	beq.n	8001a0a <SystemClock_Config+0x66>
  {
    Error_Handler();
 8001a06:	f000 f97d 	bl	8001d04 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001a0a:	230f      	movs	r3, #15
 8001a0c:	617b      	str	r3, [r7, #20]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001a0e:	2302      	movs	r3, #2
 8001a10:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001a12:	2300      	movs	r3, #0
 8001a14:	61fb      	str	r3, [r7, #28]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8001a16:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001a1a:	623b      	str	r3, [r7, #32]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8001a1c:	2300      	movs	r3, #0
 8001a1e:	627b      	str	r3, [r7, #36]	@ 0x24

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8001a20:	f107 0314 	add.w	r3, r7, #20
 8001a24:	2102      	movs	r1, #2
 8001a26:	4618      	mov	r0, r3
 8001a28:	f002 fa6c 	bl	8003f04 <HAL_RCC_ClockConfig>
 8001a2c:	4603      	mov	r3, r0
 8001a2e:	2b00      	cmp	r3, #0
 8001a30:	d001      	beq.n	8001a36 <SystemClock_Config+0x92>
  {
    Error_Handler();
 8001a32:	f000 f967 	bl	8001d04 <Error_Handler>
  }
  PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC;
 8001a36:	2302      	movs	r3, #2
 8001a38:	607b      	str	r3, [r7, #4]
  PeriphClkInit.AdcClockSelection = RCC_ADCPCLK2_DIV6;
 8001a3a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8001a3e:	60fb      	str	r3, [r7, #12]
  if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001a40:	1d3b      	adds	r3, r7, #4
 8001a42:	4618      	mov	r0, r3
 8001a44:	f002 fbec 	bl	8004220 <HAL_RCCEx_PeriphCLKConfig>
 8001a48:	4603      	mov	r3, r0
 8001a4a:	2b00      	cmp	r3, #0
 8001a4c:	d001      	beq.n	8001a52 <SystemClock_Config+0xae>
  {
    Error_Handler();
 8001a4e:	f000 f959 	bl	8001d04 <Error_Handler>
  }
}
 8001a52:	bf00      	nop
 8001a54:	3750      	adds	r7, #80	@ 0x50
 8001a56:	46bd      	mov	sp, r7
 8001a58:	bd80      	pop	{r7, pc}
	...

08001a5c <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001a5c:	b580      	push	{r7, lr}
 8001a5e:	b084      	sub	sp, #16
 8001a60:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001a62:	1d3b      	adds	r3, r7, #4
 8001a64:	2200      	movs	r2, #0
 8001a66:	601a      	str	r2, [r3, #0]
 8001a68:	605a      	str	r2, [r3, #4]
 8001a6a:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8001a6c:	4b18      	ldr	r3, [pc, #96]	@ (8001ad0 <MX_ADC1_Init+0x74>)
 8001a6e:	4a19      	ldr	r2, [pc, #100]	@ (8001ad4 <MX_ADC1_Init+0x78>)
 8001a70:	601a      	str	r2, [r3, #0]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001a72:	4b17      	ldr	r3, [pc, #92]	@ (8001ad0 <MX_ADC1_Init+0x74>)
 8001a74:	2200      	movs	r2, #0
 8001a76:	609a      	str	r2, [r3, #8]
  hadc1.Init.ContinuousConvMode = DISABLE;
 8001a78:	4b15      	ldr	r3, [pc, #84]	@ (8001ad0 <MX_ADC1_Init+0x74>)
 8001a7a:	2200      	movs	r2, #0
 8001a7c:	731a      	strb	r2, [r3, #12]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8001a7e:	4b14      	ldr	r3, [pc, #80]	@ (8001ad0 <MX_ADC1_Init+0x74>)
 8001a80:	2200      	movs	r2, #0
 8001a82:	751a      	strb	r2, [r3, #20]
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001a84:	4b12      	ldr	r3, [pc, #72]	@ (8001ad0 <MX_ADC1_Init+0x74>)
 8001a86:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8001a8a:	61da      	str	r2, [r3, #28]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001a8c:	4b10      	ldr	r3, [pc, #64]	@ (8001ad0 <MX_ADC1_Init+0x74>)
 8001a8e:	2200      	movs	r2, #0
 8001a90:	605a      	str	r2, [r3, #4]
  hadc1.Init.NbrOfConversion = 1;
 8001a92:	4b0f      	ldr	r3, [pc, #60]	@ (8001ad0 <MX_ADC1_Init+0x74>)
 8001a94:	2201      	movs	r2, #1
 8001a96:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8001a98:	480d      	ldr	r0, [pc, #52]	@ (8001ad0 <MX_ADC1_Init+0x74>)
 8001a9a:	f000 fc2b 	bl	80022f4 <HAL_ADC_Init>
 8001a9e:	4603      	mov	r3, r0
 8001aa0:	2b00      	cmp	r3, #0
 8001aa2:	d001      	beq.n	8001aa8 <MX_ADC1_Init+0x4c>
  {
    Error_Handler();
 8001aa4:	f000 f92e 	bl	8001d04 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_0;
 8001aa8:	2300      	movs	r3, #0
 8001aaa:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001aac:	2301      	movs	r3, #1
 8001aae:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001ab0:	2300      	movs	r3, #0
 8001ab2:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 8001ab4:	1d3b      	adds	r3, r7, #4
 8001ab6:	4619      	mov	r1, r3
 8001ab8:	4805      	ldr	r0, [pc, #20]	@ (8001ad0 <MX_ADC1_Init+0x74>)
 8001aba:	f000 fedf 	bl	800287c <HAL_ADC_ConfigChannel>
 8001abe:	4603      	mov	r3, r0
 8001ac0:	2b00      	cmp	r3, #0
 8001ac2:	d001      	beq.n	8001ac8 <MX_ADC1_Init+0x6c>
  {
    Error_Handler();
 8001ac4:	f000 f91e 	bl	8001d04 <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001ac8:	bf00      	nop
 8001aca:	3710      	adds	r7, #16
 8001acc:	46bd      	mov	sp, r7
 8001ace:	bd80      	pop	{r7, pc}
 8001ad0:	20000240 	.word	0x20000240
 8001ad4:	40012400 	.word	0x40012400

08001ad8 <MX_ADC2_Init>:
  * @brief ADC2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC2_Init(void)
{
 8001ad8:	b580      	push	{r7, lr}
 8001ada:	b084      	sub	sp, #16
 8001adc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC2_Init 0 */

  /* USER CODE END ADC2_Init 0 */

  ADC_ChannelConfTypeDef sConfig = {0};
 8001ade:	1d3b      	adds	r3, r7, #4
 8001ae0:	2200      	movs	r2, #0
 8001ae2:	601a      	str	r2, [r3, #0]
 8001ae4:	605a      	str	r2, [r3, #4]
 8001ae6:	609a      	str	r2, [r3, #8]

  /* USER CODE END ADC2_Init 1 */

  /** Common config
  */
  hadc2.Instance = ADC2;
 8001ae8:	4b18      	ldr	r3, [pc, #96]	@ (8001b4c <MX_ADC2_Init+0x74>)
 8001aea:	4a19      	ldr	r2, [pc, #100]	@ (8001b50 <MX_ADC2_Init+0x78>)
 8001aec:	601a      	str	r2, [r3, #0]
  hadc2.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8001aee:	4b17      	ldr	r3, [pc, #92]	@ (8001b4c <MX_ADC2_Init+0x74>)
 8001af0:	2200      	movs	r2, #0
 8001af2:	609a      	str	r2, [r3, #8]
  hadc2.Init.ContinuousConvMode = DISABLE;
 8001af4:	4b15      	ldr	r3, [pc, #84]	@ (8001b4c <MX_ADC2_Init+0x74>)
 8001af6:	2200      	movs	r2, #0
 8001af8:	731a      	strb	r2, [r3, #12]
  hadc2.Init.DiscontinuousConvMode = DISABLE;
 8001afa:	4b14      	ldr	r3, [pc, #80]	@ (8001b4c <MX_ADC2_Init+0x74>)
 8001afc:	2200      	movs	r2, #0
 8001afe:	751a      	strb	r2, [r3, #20]
  hadc2.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 8001b00:	4b12      	ldr	r3, [pc, #72]	@ (8001b4c <MX_ADC2_Init+0x74>)
 8001b02:	f44f 2260 	mov.w	r2, #917504	@ 0xe0000
 8001b06:	61da      	str	r2, [r3, #28]
  hadc2.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 8001b08:	4b10      	ldr	r3, [pc, #64]	@ (8001b4c <MX_ADC2_Init+0x74>)
 8001b0a:	2200      	movs	r2, #0
 8001b0c:	605a      	str	r2, [r3, #4]
  hadc2.Init.NbrOfConversion = 1;
 8001b0e:	4b0f      	ldr	r3, [pc, #60]	@ (8001b4c <MX_ADC2_Init+0x74>)
 8001b10:	2201      	movs	r2, #1
 8001b12:	611a      	str	r2, [r3, #16]
  if (HAL_ADC_Init(&hadc2) != HAL_OK)
 8001b14:	480d      	ldr	r0, [pc, #52]	@ (8001b4c <MX_ADC2_Init+0x74>)
 8001b16:	f000 fbed 	bl	80022f4 <HAL_ADC_Init>
 8001b1a:	4603      	mov	r3, r0
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d001      	beq.n	8001b24 <MX_ADC2_Init+0x4c>
  {
    Error_Handler();
 8001b20:	f000 f8f0 	bl	8001d04 <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_1;
 8001b24:	2301      	movs	r3, #1
 8001b26:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 8001b28:	2301      	movs	r3, #1
 8001b2a:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_1CYCLE_5;
 8001b2c:	2300      	movs	r3, #0
 8001b2e:	60fb      	str	r3, [r7, #12]
  if (HAL_ADC_ConfigChannel(&hadc2, &sConfig) != HAL_OK)
 8001b30:	1d3b      	adds	r3, r7, #4
 8001b32:	4619      	mov	r1, r3
 8001b34:	4805      	ldr	r0, [pc, #20]	@ (8001b4c <MX_ADC2_Init+0x74>)
 8001b36:	f000 fea1 	bl	800287c <HAL_ADC_ConfigChannel>
 8001b3a:	4603      	mov	r3, r0
 8001b3c:	2b00      	cmp	r3, #0
 8001b3e:	d001      	beq.n	8001b44 <MX_ADC2_Init+0x6c>
  {
    Error_Handler();
 8001b40:	f000 f8e0 	bl	8001d04 <Error_Handler>
  }
  /* USER CODE BEGIN ADC2_Init 2 */

  /* USER CODE END ADC2_Init 2 */

}
 8001b44:	bf00      	nop
 8001b46:	3710      	adds	r7, #16
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	bd80      	pop	{r7, pc}
 8001b4c:	20000270 	.word	0x20000270
 8001b50:	40012800 	.word	0x40012800

08001b54 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001b58:	4b12      	ldr	r3, [pc, #72]	@ (8001ba4 <MX_I2C1_Init+0x50>)
 8001b5a:	4a13      	ldr	r2, [pc, #76]	@ (8001ba8 <MX_I2C1_Init+0x54>)
 8001b5c:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 100000;
 8001b5e:	4b11      	ldr	r3, [pc, #68]	@ (8001ba4 <MX_I2C1_Init+0x50>)
 8001b60:	4a12      	ldr	r2, [pc, #72]	@ (8001bac <MX_I2C1_Init+0x58>)
 8001b62:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 8001b64:	4b0f      	ldr	r3, [pc, #60]	@ (8001ba4 <MX_I2C1_Init+0x50>)
 8001b66:	2200      	movs	r2, #0
 8001b68:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 8001b6a:	4b0e      	ldr	r3, [pc, #56]	@ (8001ba4 <MX_I2C1_Init+0x50>)
 8001b6c:	2200      	movs	r2, #0
 8001b6e:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001b70:	4b0c      	ldr	r3, [pc, #48]	@ (8001ba4 <MX_I2C1_Init+0x50>)
 8001b72:	f44f 4280 	mov.w	r2, #16384	@ 0x4000
 8001b76:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001b78:	4b0a      	ldr	r3, [pc, #40]	@ (8001ba4 <MX_I2C1_Init+0x50>)
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 8001b7e:	4b09      	ldr	r3, [pc, #36]	@ (8001ba4 <MX_I2C1_Init+0x50>)
 8001b80:	2200      	movs	r2, #0
 8001b82:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8001b84:	4b07      	ldr	r3, [pc, #28]	@ (8001ba4 <MX_I2C1_Init+0x50>)
 8001b86:	2200      	movs	r2, #0
 8001b88:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001b8a:	4b06      	ldr	r3, [pc, #24]	@ (8001ba4 <MX_I2C1_Init+0x50>)
 8001b8c:	2200      	movs	r2, #0
 8001b8e:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001b90:	4804      	ldr	r0, [pc, #16]	@ (8001ba4 <MX_I2C1_Init+0x50>)
 8001b92:	f001 fa99 	bl	80030c8 <HAL_I2C_Init>
 8001b96:	4603      	mov	r3, r0
 8001b98:	2b00      	cmp	r3, #0
 8001b9a:	d001      	beq.n	8001ba0 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8001b9c:	f000 f8b2 	bl	8001d04 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8001ba0:	bf00      	nop
 8001ba2:	bd80      	pop	{r7, pc}
 8001ba4:	200002a0 	.word	0x200002a0
 8001ba8:	40005400 	.word	0x40005400
 8001bac:	000186a0 	.word	0x000186a0

08001bb0 <MX_TIM1_Init>:
  * @brief TIM1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM1_Init(void)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b086      	sub	sp, #24
 8001bb4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001bb6:	f107 0308 	add.w	r3, r7, #8
 8001bba:	2200      	movs	r2, #0
 8001bbc:	601a      	str	r2, [r3, #0]
 8001bbe:	605a      	str	r2, [r3, #4]
 8001bc0:	609a      	str	r2, [r3, #8]
 8001bc2:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001bc4:	463b      	mov	r3, r7
 8001bc6:	2200      	movs	r2, #0
 8001bc8:	601a      	str	r2, [r3, #0]
 8001bca:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8001bcc:	4b1f      	ldr	r3, [pc, #124]	@ (8001c4c <MX_TIM1_Init+0x9c>)
 8001bce:	4a20      	ldr	r2, [pc, #128]	@ (8001c50 <MX_TIM1_Init+0xa0>)
 8001bd0:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 7199;
 8001bd2:	4b1e      	ldr	r3, [pc, #120]	@ (8001c4c <MX_TIM1_Init+0x9c>)
 8001bd4:	f641 421f 	movw	r2, #7199	@ 0x1c1f
 8001bd8:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 8001bda:	4b1c      	ldr	r3, [pc, #112]	@ (8001c4c <MX_TIM1_Init+0x9c>)
 8001bdc:	2200      	movs	r2, #0
 8001bde:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 9999;
 8001be0:	4b1a      	ldr	r3, [pc, #104]	@ (8001c4c <MX_TIM1_Init+0x9c>)
 8001be2:	f242 720f 	movw	r2, #9999	@ 0x270f
 8001be6:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001be8:	4b18      	ldr	r3, [pc, #96]	@ (8001c4c <MX_TIM1_Init+0x9c>)
 8001bea:	2200      	movs	r2, #0
 8001bec:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8001bee:	4b17      	ldr	r3, [pc, #92]	@ (8001c4c <MX_TIM1_Init+0x9c>)
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8001bf4:	4b15      	ldr	r3, [pc, #84]	@ (8001c4c <MX_TIM1_Init+0x9c>)
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim1) != HAL_OK)
 8001bfa:	4814      	ldr	r0, [pc, #80]	@ (8001c4c <MX_TIM1_Init+0x9c>)
 8001bfc:	f002 fc7c 	bl	80044f8 <HAL_TIM_Base_Init>
 8001c00:	4603      	mov	r3, r0
 8001c02:	2b00      	cmp	r3, #0
 8001c04:	d001      	beq.n	8001c0a <MX_TIM1_Init+0x5a>
  {
    Error_Handler();
 8001c06:	f000 f87d 	bl	8001d04 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8001c0a:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001c0e:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim1, &sClockSourceConfig) != HAL_OK)
 8001c10:	f107 0308 	add.w	r3, r7, #8
 8001c14:	4619      	mov	r1, r3
 8001c16:	480d      	ldr	r0, [pc, #52]	@ (8001c4c <MX_TIM1_Init+0x9c>)
 8001c18:	f002 fe00 	bl	800481c <HAL_TIM_ConfigClockSource>
 8001c1c:	4603      	mov	r3, r0
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d001      	beq.n	8001c26 <MX_TIM1_Init+0x76>
  {
    Error_Handler();
 8001c22:	f000 f86f 	bl	8001d04 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8001c26:	2300      	movs	r3, #0
 8001c28:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8001c2a:	2300      	movs	r3, #0
 8001c2c:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 8001c2e:	463b      	mov	r3, r7
 8001c30:	4619      	mov	r1, r3
 8001c32:	4806      	ldr	r0, [pc, #24]	@ (8001c4c <MX_TIM1_Init+0x9c>)
 8001c34:	f002 ffe2 	bl	8004bfc <HAL_TIMEx_MasterConfigSynchronization>
 8001c38:	4603      	mov	r3, r0
 8001c3a:	2b00      	cmp	r3, #0
 8001c3c:	d001      	beq.n	8001c42 <MX_TIM1_Init+0x92>
  {
    Error_Handler();
 8001c3e:	f000 f861 	bl	8001d04 <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 8001c42:	bf00      	nop
 8001c44:	3718      	adds	r7, #24
 8001c46:	46bd      	mov	sp, r7
 8001c48:	bd80      	pop	{r7, pc}
 8001c4a:	bf00      	nop
 8001c4c:	200002f4 	.word	0x200002f4
 8001c50:	40012c00 	.word	0x40012c00

08001c54 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001c54:	b580      	push	{r7, lr}
 8001c56:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001c58:	4b11      	ldr	r3, [pc, #68]	@ (8001ca0 <MX_USART1_UART_Init+0x4c>)
 8001c5a:	4a12      	ldr	r2, [pc, #72]	@ (8001ca4 <MX_USART1_UART_Init+0x50>)
 8001c5c:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8001c5e:	4b10      	ldr	r3, [pc, #64]	@ (8001ca0 <MX_USART1_UART_Init+0x4c>)
 8001c60:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8001c64:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001c66:	4b0e      	ldr	r3, [pc, #56]	@ (8001ca0 <MX_USART1_UART_Init+0x4c>)
 8001c68:	2200      	movs	r2, #0
 8001c6a:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001c6c:	4b0c      	ldr	r3, [pc, #48]	@ (8001ca0 <MX_USART1_UART_Init+0x4c>)
 8001c6e:	2200      	movs	r2, #0
 8001c70:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8001c72:	4b0b      	ldr	r3, [pc, #44]	@ (8001ca0 <MX_USART1_UART_Init+0x4c>)
 8001c74:	2200      	movs	r2, #0
 8001c76:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001c78:	4b09      	ldr	r3, [pc, #36]	@ (8001ca0 <MX_USART1_UART_Init+0x4c>)
 8001c7a:	220c      	movs	r2, #12
 8001c7c:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8001c7e:	4b08      	ldr	r3, [pc, #32]	@ (8001ca0 <MX_USART1_UART_Init+0x4c>)
 8001c80:	2200      	movs	r2, #0
 8001c82:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001c84:	4b06      	ldr	r3, [pc, #24]	@ (8001ca0 <MX_USART1_UART_Init+0x4c>)
 8001c86:	2200      	movs	r2, #0
 8001c88:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001c8a:	4805      	ldr	r0, [pc, #20]	@ (8001ca0 <MX_USART1_UART_Init+0x4c>)
 8001c8c:	f003 f826 	bl	8004cdc <HAL_UART_Init>
 8001c90:	4603      	mov	r3, r0
 8001c92:	2b00      	cmp	r3, #0
 8001c94:	d001      	beq.n	8001c9a <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8001c96:	f000 f835 	bl	8001d04 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8001c9a:	bf00      	nop
 8001c9c:	bd80      	pop	{r7, pc}
 8001c9e:	bf00      	nop
 8001ca0:	2000033c 	.word	0x2000033c
 8001ca4:	40013800 	.word	0x40013800

08001ca8 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001ca8:	b480      	push	{r7}
 8001caa:	b085      	sub	sp, #20
 8001cac:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8001cae:	4b14      	ldr	r3, [pc, #80]	@ (8001d00 <MX_GPIO_Init+0x58>)
 8001cb0:	699b      	ldr	r3, [r3, #24]
 8001cb2:	4a13      	ldr	r2, [pc, #76]	@ (8001d00 <MX_GPIO_Init+0x58>)
 8001cb4:	f043 0320 	orr.w	r3, r3, #32
 8001cb8:	6193      	str	r3, [r2, #24]
 8001cba:	4b11      	ldr	r3, [pc, #68]	@ (8001d00 <MX_GPIO_Init+0x58>)
 8001cbc:	699b      	ldr	r3, [r3, #24]
 8001cbe:	f003 0320 	and.w	r3, r3, #32
 8001cc2:	60fb      	str	r3, [r7, #12]
 8001cc4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001cc6:	4b0e      	ldr	r3, [pc, #56]	@ (8001d00 <MX_GPIO_Init+0x58>)
 8001cc8:	699b      	ldr	r3, [r3, #24]
 8001cca:	4a0d      	ldr	r2, [pc, #52]	@ (8001d00 <MX_GPIO_Init+0x58>)
 8001ccc:	f043 0304 	orr.w	r3, r3, #4
 8001cd0:	6193      	str	r3, [r2, #24]
 8001cd2:	4b0b      	ldr	r3, [pc, #44]	@ (8001d00 <MX_GPIO_Init+0x58>)
 8001cd4:	699b      	ldr	r3, [r3, #24]
 8001cd6:	f003 0304 	and.w	r3, r3, #4
 8001cda:	60bb      	str	r3, [r7, #8]
 8001cdc:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001cde:	4b08      	ldr	r3, [pc, #32]	@ (8001d00 <MX_GPIO_Init+0x58>)
 8001ce0:	699b      	ldr	r3, [r3, #24]
 8001ce2:	4a07      	ldr	r2, [pc, #28]	@ (8001d00 <MX_GPIO_Init+0x58>)
 8001ce4:	f043 0308 	orr.w	r3, r3, #8
 8001ce8:	6193      	str	r3, [r2, #24]
 8001cea:	4b05      	ldr	r3, [pc, #20]	@ (8001d00 <MX_GPIO_Init+0x58>)
 8001cec:	699b      	ldr	r3, [r3, #24]
 8001cee:	f003 0308 	and.w	r3, r3, #8
 8001cf2:	607b      	str	r3, [r7, #4]
 8001cf4:	687b      	ldr	r3, [r7, #4]

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8001cf6:	bf00      	nop
 8001cf8:	3714      	adds	r7, #20
 8001cfa:	46bd      	mov	sp, r7
 8001cfc:	bc80      	pop	{r7}
 8001cfe:	4770      	bx	lr
 8001d00:	40021000 	.word	0x40021000

08001d04 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001d04:	b480      	push	{r7}
 8001d06:	af00      	add	r7, sp, #0
  __ASM volatile ("cpsid i" : : : "memory");
 8001d08:	b672      	cpsid	i
}
 8001d0a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001d0c:	bf00      	nop
 8001d0e:	e7fd      	b.n	8001d0c <Error_Handler+0x8>

08001d10 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001d10:	b480      	push	{r7}
 8001d12:	b085      	sub	sp, #20
 8001d14:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 8001d16:	4b15      	ldr	r3, [pc, #84]	@ (8001d6c <HAL_MspInit+0x5c>)
 8001d18:	699b      	ldr	r3, [r3, #24]
 8001d1a:	4a14      	ldr	r2, [pc, #80]	@ (8001d6c <HAL_MspInit+0x5c>)
 8001d1c:	f043 0301 	orr.w	r3, r3, #1
 8001d20:	6193      	str	r3, [r2, #24]
 8001d22:	4b12      	ldr	r3, [pc, #72]	@ (8001d6c <HAL_MspInit+0x5c>)
 8001d24:	699b      	ldr	r3, [r3, #24]
 8001d26:	f003 0301 	and.w	r3, r3, #1
 8001d2a:	60bb      	str	r3, [r7, #8]
 8001d2c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001d2e:	4b0f      	ldr	r3, [pc, #60]	@ (8001d6c <HAL_MspInit+0x5c>)
 8001d30:	69db      	ldr	r3, [r3, #28]
 8001d32:	4a0e      	ldr	r2, [pc, #56]	@ (8001d6c <HAL_MspInit+0x5c>)
 8001d34:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001d38:	61d3      	str	r3, [r2, #28]
 8001d3a:	4b0c      	ldr	r3, [pc, #48]	@ (8001d6c <HAL_MspInit+0x5c>)
 8001d3c:	69db      	ldr	r3, [r3, #28]
 8001d3e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001d42:	607b      	str	r3, [r7, #4]
 8001d44:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** NOJTAG: JTAG-DP Disabled and SW-DP Enabled
  */
  __HAL_AFIO_REMAP_SWJ_NOJTAG();
 8001d46:	4b0a      	ldr	r3, [pc, #40]	@ (8001d70 <HAL_MspInit+0x60>)
 8001d48:	685b      	ldr	r3, [r3, #4]
 8001d4a:	60fb      	str	r3, [r7, #12]
 8001d4c:	68fb      	ldr	r3, [r7, #12]
 8001d4e:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 8001d52:	60fb      	str	r3, [r7, #12]
 8001d54:	68fb      	ldr	r3, [r7, #12]
 8001d56:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8001d5a:	60fb      	str	r3, [r7, #12]
 8001d5c:	4a04      	ldr	r2, [pc, #16]	@ (8001d70 <HAL_MspInit+0x60>)
 8001d5e:	68fb      	ldr	r3, [r7, #12]
 8001d60:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001d62:	bf00      	nop
 8001d64:	3714      	adds	r7, #20
 8001d66:	46bd      	mov	sp, r7
 8001d68:	bc80      	pop	{r7}
 8001d6a:	4770      	bx	lr
 8001d6c:	40021000 	.word	0x40021000
 8001d70:	40010000 	.word	0x40010000

08001d74 <HAL_ADC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hadc: ADC handle pointer
  * @retval None
  */
void HAL_ADC_MspInit(ADC_HandleTypeDef* hadc)
{
 8001d74:	b580      	push	{r7, lr}
 8001d76:	b08a      	sub	sp, #40	@ 0x28
 8001d78:	af00      	add	r7, sp, #0
 8001d7a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d7c:	f107 0318 	add.w	r3, r7, #24
 8001d80:	2200      	movs	r2, #0
 8001d82:	601a      	str	r2, [r3, #0]
 8001d84:	605a      	str	r2, [r3, #4]
 8001d86:	609a      	str	r2, [r3, #8]
 8001d88:	60da      	str	r2, [r3, #12]
  if(hadc->Instance==ADC1)
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	681b      	ldr	r3, [r3, #0]
 8001d8e:	4a28      	ldr	r2, [pc, #160]	@ (8001e30 <HAL_ADC_MspInit+0xbc>)
 8001d90:	4293      	cmp	r3, r2
 8001d92:	d122      	bne.n	8001dda <HAL_ADC_MspInit+0x66>
  {
    /* USER CODE BEGIN ADC1_MspInit 0 */

    /* USER CODE END ADC1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_ADC1_CLK_ENABLE();
 8001d94:	4b27      	ldr	r3, [pc, #156]	@ (8001e34 <HAL_ADC_MspInit+0xc0>)
 8001d96:	699b      	ldr	r3, [r3, #24]
 8001d98:	4a26      	ldr	r2, [pc, #152]	@ (8001e34 <HAL_ADC_MspInit+0xc0>)
 8001d9a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8001d9e:	6193      	str	r3, [r2, #24]
 8001da0:	4b24      	ldr	r3, [pc, #144]	@ (8001e34 <HAL_ADC_MspInit+0xc0>)
 8001da2:	699b      	ldr	r3, [r3, #24]
 8001da4:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8001da8:	617b      	str	r3, [r7, #20]
 8001daa:	697b      	ldr	r3, [r7, #20]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dac:	4b21      	ldr	r3, [pc, #132]	@ (8001e34 <HAL_ADC_MspInit+0xc0>)
 8001dae:	699b      	ldr	r3, [r3, #24]
 8001db0:	4a20      	ldr	r2, [pc, #128]	@ (8001e34 <HAL_ADC_MspInit+0xc0>)
 8001db2:	f043 0304 	orr.w	r3, r3, #4
 8001db6:	6193      	str	r3, [r2, #24]
 8001db8:	4b1e      	ldr	r3, [pc, #120]	@ (8001e34 <HAL_ADC_MspInit+0xc0>)
 8001dba:	699b      	ldr	r3, [r3, #24]
 8001dbc:	f003 0304 	and.w	r3, r3, #4
 8001dc0:	613b      	str	r3, [r7, #16]
 8001dc2:	693b      	ldr	r3, [r7, #16]
    /**ADC1 GPIO Configuration
    PA0-WKUP     ------> ADC1_IN0
    */
    GPIO_InitStruct.Pin = GPIO_PIN_0;
 8001dc4:	2301      	movs	r3, #1
 8001dc6:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001dc8:	2303      	movs	r3, #3
 8001dca:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001dcc:	f107 0318 	add.w	r3, r7, #24
 8001dd0:	4619      	mov	r1, r3
 8001dd2:	4819      	ldr	r0, [pc, #100]	@ (8001e38 <HAL_ADC_MspInit+0xc4>)
 8001dd4:	f000 fff4 	bl	8002dc0 <HAL_GPIO_Init>
    /* USER CODE BEGIN ADC2_MspInit 1 */

    /* USER CODE END ADC2_MspInit 1 */
  }

}
 8001dd8:	e026      	b.n	8001e28 <HAL_ADC_MspInit+0xb4>
  else if(hadc->Instance==ADC2)
 8001dda:	687b      	ldr	r3, [r7, #4]
 8001ddc:	681b      	ldr	r3, [r3, #0]
 8001dde:	4a17      	ldr	r2, [pc, #92]	@ (8001e3c <HAL_ADC_MspInit+0xc8>)
 8001de0:	4293      	cmp	r3, r2
 8001de2:	d121      	bne.n	8001e28 <HAL_ADC_MspInit+0xb4>
    __HAL_RCC_ADC2_CLK_ENABLE();
 8001de4:	4b13      	ldr	r3, [pc, #76]	@ (8001e34 <HAL_ADC_MspInit+0xc0>)
 8001de6:	699b      	ldr	r3, [r3, #24]
 8001de8:	4a12      	ldr	r2, [pc, #72]	@ (8001e34 <HAL_ADC_MspInit+0xc0>)
 8001dea:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8001dee:	6193      	str	r3, [r2, #24]
 8001df0:	4b10      	ldr	r3, [pc, #64]	@ (8001e34 <HAL_ADC_MspInit+0xc0>)
 8001df2:	699b      	ldr	r3, [r3, #24]
 8001df4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8001df8:	60fb      	str	r3, [r7, #12]
 8001dfa:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001dfc:	4b0d      	ldr	r3, [pc, #52]	@ (8001e34 <HAL_ADC_MspInit+0xc0>)
 8001dfe:	699b      	ldr	r3, [r3, #24]
 8001e00:	4a0c      	ldr	r2, [pc, #48]	@ (8001e34 <HAL_ADC_MspInit+0xc0>)
 8001e02:	f043 0304 	orr.w	r3, r3, #4
 8001e06:	6193      	str	r3, [r2, #24]
 8001e08:	4b0a      	ldr	r3, [pc, #40]	@ (8001e34 <HAL_ADC_MspInit+0xc0>)
 8001e0a:	699b      	ldr	r3, [r3, #24]
 8001e0c:	f003 0304 	and.w	r3, r3, #4
 8001e10:	60bb      	str	r3, [r7, #8]
 8001e12:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8001e14:	2302      	movs	r3, #2
 8001e16:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8001e18:	2303      	movs	r3, #3
 8001e1a:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001e1c:	f107 0318 	add.w	r3, r7, #24
 8001e20:	4619      	mov	r1, r3
 8001e22:	4805      	ldr	r0, [pc, #20]	@ (8001e38 <HAL_ADC_MspInit+0xc4>)
 8001e24:	f000 ffcc 	bl	8002dc0 <HAL_GPIO_Init>
}
 8001e28:	bf00      	nop
 8001e2a:	3728      	adds	r7, #40	@ 0x28
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	bd80      	pop	{r7, pc}
 8001e30:	40012400 	.word	0x40012400
 8001e34:	40021000 	.word	0x40021000
 8001e38:	40010800 	.word	0x40010800
 8001e3c:	40012800 	.word	0x40012800

08001e40 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001e40:	b580      	push	{r7, lr}
 8001e42:	b088      	sub	sp, #32
 8001e44:	af00      	add	r7, sp, #0
 8001e46:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001e48:	f107 0310 	add.w	r3, r7, #16
 8001e4c:	2200      	movs	r2, #0
 8001e4e:	601a      	str	r2, [r3, #0]
 8001e50:	605a      	str	r2, [r3, #4]
 8001e52:	609a      	str	r2, [r3, #8]
 8001e54:	60da      	str	r2, [r3, #12]
  if(hi2c->Instance==I2C1)
 8001e56:	687b      	ldr	r3, [r7, #4]
 8001e58:	681b      	ldr	r3, [r3, #0]
 8001e5a:	4a15      	ldr	r2, [pc, #84]	@ (8001eb0 <HAL_I2C_MspInit+0x70>)
 8001e5c:	4293      	cmp	r3, r2
 8001e5e:	d123      	bne.n	8001ea8 <HAL_I2C_MspInit+0x68>
  {
    /* USER CODE BEGIN I2C1_MspInit 0 */

    /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001e60:	4b14      	ldr	r3, [pc, #80]	@ (8001eb4 <HAL_I2C_MspInit+0x74>)
 8001e62:	699b      	ldr	r3, [r3, #24]
 8001e64:	4a13      	ldr	r2, [pc, #76]	@ (8001eb4 <HAL_I2C_MspInit+0x74>)
 8001e66:	f043 0308 	orr.w	r3, r3, #8
 8001e6a:	6193      	str	r3, [r2, #24]
 8001e6c:	4b11      	ldr	r3, [pc, #68]	@ (8001eb4 <HAL_I2C_MspInit+0x74>)
 8001e6e:	699b      	ldr	r3, [r3, #24]
 8001e70:	f003 0308 	and.w	r3, r3, #8
 8001e74:	60fb      	str	r3, [r7, #12]
 8001e76:	68fb      	ldr	r3, [r7, #12]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001e78:	23c0      	movs	r3, #192	@ 0xc0
 8001e7a:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001e7c:	2312      	movs	r3, #18
 8001e7e:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001e80:	2303      	movs	r3, #3
 8001e82:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001e84:	f107 0310 	add.w	r3, r7, #16
 8001e88:	4619      	mov	r1, r3
 8001e8a:	480b      	ldr	r0, [pc, #44]	@ (8001eb8 <HAL_I2C_MspInit+0x78>)
 8001e8c:	f000 ff98 	bl	8002dc0 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8001e90:	4b08      	ldr	r3, [pc, #32]	@ (8001eb4 <HAL_I2C_MspInit+0x74>)
 8001e92:	69db      	ldr	r3, [r3, #28]
 8001e94:	4a07      	ldr	r2, [pc, #28]	@ (8001eb4 <HAL_I2C_MspInit+0x74>)
 8001e96:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001e9a:	61d3      	str	r3, [r2, #28]
 8001e9c:	4b05      	ldr	r3, [pc, #20]	@ (8001eb4 <HAL_I2C_MspInit+0x74>)
 8001e9e:	69db      	ldr	r3, [r3, #28]
 8001ea0:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001ea4:	60bb      	str	r3, [r7, #8]
 8001ea6:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C1_MspInit 1 */

  }

}
 8001ea8:	bf00      	nop
 8001eaa:	3720      	adds	r7, #32
 8001eac:	46bd      	mov	sp, r7
 8001eae:	bd80      	pop	{r7, pc}
 8001eb0:	40005400 	.word	0x40005400
 8001eb4:	40021000 	.word	0x40021000
 8001eb8:	40010c00 	.word	0x40010c00

08001ebc <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 8001ebc:	b580      	push	{r7, lr}
 8001ebe:	b084      	sub	sp, #16
 8001ec0:	af00      	add	r7, sp, #0
 8001ec2:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM1)
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	681b      	ldr	r3, [r3, #0]
 8001ec8:	4a0d      	ldr	r2, [pc, #52]	@ (8001f00 <HAL_TIM_Base_MspInit+0x44>)
 8001eca:	4293      	cmp	r3, r2
 8001ecc:	d113      	bne.n	8001ef6 <HAL_TIM_Base_MspInit+0x3a>
  {
    /* USER CODE BEGIN TIM1_MspInit 0 */

    /* USER CODE END TIM1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8001ece:	4b0d      	ldr	r3, [pc, #52]	@ (8001f04 <HAL_TIM_Base_MspInit+0x48>)
 8001ed0:	699b      	ldr	r3, [r3, #24]
 8001ed2:	4a0c      	ldr	r2, [pc, #48]	@ (8001f04 <HAL_TIM_Base_MspInit+0x48>)
 8001ed4:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8001ed8:	6193      	str	r3, [r2, #24]
 8001eda:	4b0a      	ldr	r3, [pc, #40]	@ (8001f04 <HAL_TIM_Base_MspInit+0x48>)
 8001edc:	699b      	ldr	r3, [r3, #24]
 8001ede:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8001ee2:	60fb      	str	r3, [r7, #12]
 8001ee4:	68fb      	ldr	r3, [r7, #12]
    /* TIM1 interrupt Init */
    HAL_NVIC_SetPriority(TIM1_UP_IRQn, 0, 0);
 8001ee6:	2200      	movs	r2, #0
 8001ee8:	2100      	movs	r1, #0
 8001eea:	2019      	movs	r0, #25
 8001eec:	f000 ff31 	bl	8002d52 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_IRQn);
 8001ef0:	2019      	movs	r0, #25
 8001ef2:	f000 ff4a 	bl	8002d8a <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM1_MspInit 1 */

  }

}
 8001ef6:	bf00      	nop
 8001ef8:	3710      	adds	r7, #16
 8001efa:	46bd      	mov	sp, r7
 8001efc:	bd80      	pop	{r7, pc}
 8001efe:	bf00      	nop
 8001f00:	40012c00 	.word	0x40012c00
 8001f04:	40021000 	.word	0x40021000

08001f08 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001f08:	b580      	push	{r7, lr}
 8001f0a:	b088      	sub	sp, #32
 8001f0c:	af00      	add	r7, sp, #0
 8001f0e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001f10:	f107 0310 	add.w	r3, r7, #16
 8001f14:	2200      	movs	r2, #0
 8001f16:	601a      	str	r2, [r3, #0]
 8001f18:	605a      	str	r2, [r3, #4]
 8001f1a:	609a      	str	r2, [r3, #8]
 8001f1c:	60da      	str	r2, [r3, #12]
  if(huart->Instance==USART1)
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	681b      	ldr	r3, [r3, #0]
 8001f22:	4a1c      	ldr	r2, [pc, #112]	@ (8001f94 <HAL_UART_MspInit+0x8c>)
 8001f24:	4293      	cmp	r3, r2
 8001f26:	d131      	bne.n	8001f8c <HAL_UART_MspInit+0x84>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001f28:	4b1b      	ldr	r3, [pc, #108]	@ (8001f98 <HAL_UART_MspInit+0x90>)
 8001f2a:	699b      	ldr	r3, [r3, #24]
 8001f2c:	4a1a      	ldr	r2, [pc, #104]	@ (8001f98 <HAL_UART_MspInit+0x90>)
 8001f2e:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001f32:	6193      	str	r3, [r2, #24]
 8001f34:	4b18      	ldr	r3, [pc, #96]	@ (8001f98 <HAL_UART_MspInit+0x90>)
 8001f36:	699b      	ldr	r3, [r3, #24]
 8001f38:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001f3c:	60fb      	str	r3, [r7, #12]
 8001f3e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001f40:	4b15      	ldr	r3, [pc, #84]	@ (8001f98 <HAL_UART_MspInit+0x90>)
 8001f42:	699b      	ldr	r3, [r3, #24]
 8001f44:	4a14      	ldr	r2, [pc, #80]	@ (8001f98 <HAL_UART_MspInit+0x90>)
 8001f46:	f043 0304 	orr.w	r3, r3, #4
 8001f4a:	6193      	str	r3, [r2, #24]
 8001f4c:	4b12      	ldr	r3, [pc, #72]	@ (8001f98 <HAL_UART_MspInit+0x90>)
 8001f4e:	699b      	ldr	r3, [r3, #24]
 8001f50:	f003 0304 	and.w	r3, r3, #4
 8001f54:	60bb      	str	r3, [r7, #8]
 8001f56:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA9     ------> USART1_TX
    PA10     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9;
 8001f58:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8001f5c:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001f5e:	2302      	movs	r3, #2
 8001f60:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 8001f62:	2303      	movs	r3, #3
 8001f64:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f66:	f107 0310 	add.w	r3, r7, #16
 8001f6a:	4619      	mov	r1, r3
 8001f6c:	480b      	ldr	r0, [pc, #44]	@ (8001f9c <HAL_UART_MspInit+0x94>)
 8001f6e:	f000 ff27 	bl	8002dc0 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_10;
 8001f72:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8001f76:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001f78:	2300      	movs	r3, #0
 8001f7a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001f7c:	2300      	movs	r3, #0
 8001f7e:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001f80:	f107 0310 	add.w	r3, r7, #16
 8001f84:	4619      	mov	r1, r3
 8001f86:	4805      	ldr	r0, [pc, #20]	@ (8001f9c <HAL_UART_MspInit+0x94>)
 8001f88:	f000 ff1a 	bl	8002dc0 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8001f8c:	bf00      	nop
 8001f8e:	3720      	adds	r7, #32
 8001f90:	46bd      	mov	sp, r7
 8001f92:	bd80      	pop	{r7, pc}
 8001f94:	40013800 	.word	0x40013800
 8001f98:	40021000 	.word	0x40021000
 8001f9c:	40010800 	.word	0x40010800

08001fa0 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001fa0:	b480      	push	{r7}
 8001fa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001fa4:	bf00      	nop
 8001fa6:	e7fd      	b.n	8001fa4 <NMI_Handler+0x4>

08001fa8 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001fa8:	b480      	push	{r7}
 8001faa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001fac:	bf00      	nop
 8001fae:	e7fd      	b.n	8001fac <HardFault_Handler+0x4>

08001fb0 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001fb0:	b480      	push	{r7}
 8001fb2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001fb4:	bf00      	nop
 8001fb6:	e7fd      	b.n	8001fb4 <MemManage_Handler+0x4>

08001fb8 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001fb8:	b480      	push	{r7}
 8001fba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001fbc:	bf00      	nop
 8001fbe:	e7fd      	b.n	8001fbc <BusFault_Handler+0x4>

08001fc0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001fc0:	b480      	push	{r7}
 8001fc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001fc4:	bf00      	nop
 8001fc6:	e7fd      	b.n	8001fc4 <UsageFault_Handler+0x4>

08001fc8 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001fc8:	b480      	push	{r7}
 8001fca:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001fcc:	bf00      	nop
 8001fce:	46bd      	mov	sp, r7
 8001fd0:	bc80      	pop	{r7}
 8001fd2:	4770      	bx	lr

08001fd4 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001fd8:	bf00      	nop
 8001fda:	46bd      	mov	sp, r7
 8001fdc:	bc80      	pop	{r7}
 8001fde:	4770      	bx	lr

08001fe0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001fe0:	b480      	push	{r7}
 8001fe2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001fe4:	bf00      	nop
 8001fe6:	46bd      	mov	sp, r7
 8001fe8:	bc80      	pop	{r7}
 8001fea:	4770      	bx	lr

08001fec <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001fec:	b580      	push	{r7, lr}
 8001fee:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001ff0:	f000 f940 	bl	8002274 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001ff4:	bf00      	nop
 8001ff6:	bd80      	pop	{r7, pc}

08001ff8 <TIM1_UP_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt.
  */
void TIM1_UP_IRQHandler(void)
{
 8001ff8:	b580      	push	{r7, lr}
 8001ffa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_IRQn 0 */

  /* USER CODE END TIM1_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim1);
 8001ffc:	4802      	ldr	r0, [pc, #8]	@ (8002008 <TIM1_UP_IRQHandler+0x10>)
 8001ffe:	f002 fb1d 	bl	800463c <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_IRQn 1 */

  /* USER CODE END TIM1_UP_IRQn 1 */
}
 8002002:	bf00      	nop
 8002004:	bd80      	pop	{r7, pc}
 8002006:	bf00      	nop
 8002008:	200002f4 	.word	0x200002f4

0800200c <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 800200c:	b480      	push	{r7}
 800200e:	af00      	add	r7, sp, #0
  return 1;
 8002010:	2301      	movs	r3, #1
}
 8002012:	4618      	mov	r0, r3
 8002014:	46bd      	mov	sp, r7
 8002016:	bc80      	pop	{r7}
 8002018:	4770      	bx	lr

0800201a <_kill>:

int _kill(int pid, int sig)
{
 800201a:	b580      	push	{r7, lr}
 800201c:	b082      	sub	sp, #8
 800201e:	af00      	add	r7, sp, #0
 8002020:	6078      	str	r0, [r7, #4]
 8002022:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 8002024:	f003 fe42 	bl	8005cac <__errno>
 8002028:	4603      	mov	r3, r0
 800202a:	2216      	movs	r2, #22
 800202c:	601a      	str	r2, [r3, #0]
  return -1;
 800202e:	f04f 33ff 	mov.w	r3, #4294967295
}
 8002032:	4618      	mov	r0, r3
 8002034:	3708      	adds	r7, #8
 8002036:	46bd      	mov	sp, r7
 8002038:	bd80      	pop	{r7, pc}

0800203a <_exit>:

void _exit (int status)
{
 800203a:	b580      	push	{r7, lr}
 800203c:	b082      	sub	sp, #8
 800203e:	af00      	add	r7, sp, #0
 8002040:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002042:	f04f 31ff 	mov.w	r1, #4294967295
 8002046:	6878      	ldr	r0, [r7, #4]
 8002048:	f7ff ffe7 	bl	800201a <_kill>
  while (1) {}    /* Make sure we hang here */
 800204c:	bf00      	nop
 800204e:	e7fd      	b.n	800204c <_exit+0x12>

08002050 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002050:	b580      	push	{r7, lr}
 8002052:	b086      	sub	sp, #24
 8002054:	af00      	add	r7, sp, #0
 8002056:	60f8      	str	r0, [r7, #12]
 8002058:	60b9      	str	r1, [r7, #8]
 800205a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800205c:	2300      	movs	r3, #0
 800205e:	617b      	str	r3, [r7, #20]
 8002060:	e00a      	b.n	8002078 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002062:	f3af 8000 	nop.w
 8002066:	4601      	mov	r1, r0
 8002068:	68bb      	ldr	r3, [r7, #8]
 800206a:	1c5a      	adds	r2, r3, #1
 800206c:	60ba      	str	r2, [r7, #8]
 800206e:	b2ca      	uxtb	r2, r1
 8002070:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002072:	697b      	ldr	r3, [r7, #20]
 8002074:	3301      	adds	r3, #1
 8002076:	617b      	str	r3, [r7, #20]
 8002078:	697a      	ldr	r2, [r7, #20]
 800207a:	687b      	ldr	r3, [r7, #4]
 800207c:	429a      	cmp	r2, r3
 800207e:	dbf0      	blt.n	8002062 <_read+0x12>
  }

  return len;
 8002080:	687b      	ldr	r3, [r7, #4]
}
 8002082:	4618      	mov	r0, r3
 8002084:	3718      	adds	r7, #24
 8002086:	46bd      	mov	sp, r7
 8002088:	bd80      	pop	{r7, pc}

0800208a <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800208a:	b580      	push	{r7, lr}
 800208c:	b086      	sub	sp, #24
 800208e:	af00      	add	r7, sp, #0
 8002090:	60f8      	str	r0, [r7, #12]
 8002092:	60b9      	str	r1, [r7, #8]
 8002094:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002096:	2300      	movs	r3, #0
 8002098:	617b      	str	r3, [r7, #20]
 800209a:	e009      	b.n	80020b0 <_write+0x26>
  {
    __io_putchar(*ptr++);
 800209c:	68bb      	ldr	r3, [r7, #8]
 800209e:	1c5a      	adds	r2, r3, #1
 80020a0:	60ba      	str	r2, [r7, #8]
 80020a2:	781b      	ldrb	r3, [r3, #0]
 80020a4:	4618      	mov	r0, r3
 80020a6:	f7ff fa81 	bl	80015ac <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80020aa:	697b      	ldr	r3, [r7, #20]
 80020ac:	3301      	adds	r3, #1
 80020ae:	617b      	str	r3, [r7, #20]
 80020b0:	697a      	ldr	r2, [r7, #20]
 80020b2:	687b      	ldr	r3, [r7, #4]
 80020b4:	429a      	cmp	r2, r3
 80020b6:	dbf1      	blt.n	800209c <_write+0x12>
  }
  return len;
 80020b8:	687b      	ldr	r3, [r7, #4]
}
 80020ba:	4618      	mov	r0, r3
 80020bc:	3718      	adds	r7, #24
 80020be:	46bd      	mov	sp, r7
 80020c0:	bd80      	pop	{r7, pc}

080020c2 <_close>:

int _close(int file)
{
 80020c2:	b480      	push	{r7}
 80020c4:	b083      	sub	sp, #12
 80020c6:	af00      	add	r7, sp, #0
 80020c8:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80020ca:	f04f 33ff 	mov.w	r3, #4294967295
}
 80020ce:	4618      	mov	r0, r3
 80020d0:	370c      	adds	r7, #12
 80020d2:	46bd      	mov	sp, r7
 80020d4:	bc80      	pop	{r7}
 80020d6:	4770      	bx	lr

080020d8 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80020d8:	b480      	push	{r7}
 80020da:	b083      	sub	sp, #12
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]
 80020e0:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80020e2:	683b      	ldr	r3, [r7, #0]
 80020e4:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80020e8:	605a      	str	r2, [r3, #4]
  return 0;
 80020ea:	2300      	movs	r3, #0
}
 80020ec:	4618      	mov	r0, r3
 80020ee:	370c      	adds	r7, #12
 80020f0:	46bd      	mov	sp, r7
 80020f2:	bc80      	pop	{r7}
 80020f4:	4770      	bx	lr

080020f6 <_isatty>:

int _isatty(int file)
{
 80020f6:	b480      	push	{r7}
 80020f8:	b083      	sub	sp, #12
 80020fa:	af00      	add	r7, sp, #0
 80020fc:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80020fe:	2301      	movs	r3, #1
}
 8002100:	4618      	mov	r0, r3
 8002102:	370c      	adds	r7, #12
 8002104:	46bd      	mov	sp, r7
 8002106:	bc80      	pop	{r7}
 8002108:	4770      	bx	lr

0800210a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800210a:	b480      	push	{r7}
 800210c:	b085      	sub	sp, #20
 800210e:	af00      	add	r7, sp, #0
 8002110:	60f8      	str	r0, [r7, #12]
 8002112:	60b9      	str	r1, [r7, #8]
 8002114:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002116:	2300      	movs	r3, #0
}
 8002118:	4618      	mov	r0, r3
 800211a:	3714      	adds	r7, #20
 800211c:	46bd      	mov	sp, r7
 800211e:	bc80      	pop	{r7}
 8002120:	4770      	bx	lr
	...

08002124 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002124:	b580      	push	{r7, lr}
 8002126:	b086      	sub	sp, #24
 8002128:	af00      	add	r7, sp, #0
 800212a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800212c:	4a14      	ldr	r2, [pc, #80]	@ (8002180 <_sbrk+0x5c>)
 800212e:	4b15      	ldr	r3, [pc, #84]	@ (8002184 <_sbrk+0x60>)
 8002130:	1ad3      	subs	r3, r2, r3
 8002132:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002134:	697b      	ldr	r3, [r7, #20]
 8002136:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002138:	4b13      	ldr	r3, [pc, #76]	@ (8002188 <_sbrk+0x64>)
 800213a:	681b      	ldr	r3, [r3, #0]
 800213c:	2b00      	cmp	r3, #0
 800213e:	d102      	bne.n	8002146 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8002140:	4b11      	ldr	r3, [pc, #68]	@ (8002188 <_sbrk+0x64>)
 8002142:	4a12      	ldr	r2, [pc, #72]	@ (800218c <_sbrk+0x68>)
 8002144:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002146:	4b10      	ldr	r3, [pc, #64]	@ (8002188 <_sbrk+0x64>)
 8002148:	681a      	ldr	r2, [r3, #0]
 800214a:	687b      	ldr	r3, [r7, #4]
 800214c:	4413      	add	r3, r2
 800214e:	693a      	ldr	r2, [r7, #16]
 8002150:	429a      	cmp	r2, r3
 8002152:	d207      	bcs.n	8002164 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002154:	f003 fdaa 	bl	8005cac <__errno>
 8002158:	4603      	mov	r3, r0
 800215a:	220c      	movs	r2, #12
 800215c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800215e:	f04f 33ff 	mov.w	r3, #4294967295
 8002162:	e009      	b.n	8002178 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002164:	4b08      	ldr	r3, [pc, #32]	@ (8002188 <_sbrk+0x64>)
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 800216a:	4b07      	ldr	r3, [pc, #28]	@ (8002188 <_sbrk+0x64>)
 800216c:	681a      	ldr	r2, [r3, #0]
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	4413      	add	r3, r2
 8002172:	4a05      	ldr	r2, [pc, #20]	@ (8002188 <_sbrk+0x64>)
 8002174:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002176:	68fb      	ldr	r3, [r7, #12]
}
 8002178:	4618      	mov	r0, r3
 800217a:	3718      	adds	r7, #24
 800217c:	46bd      	mov	sp, r7
 800217e:	bd80      	pop	{r7, pc}
 8002180:	20005000 	.word	0x20005000
 8002184:	00000400 	.word	0x00000400
 8002188:	20000390 	.word	0x20000390
 800218c:	200004e8 	.word	0x200004e8

08002190 <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8002190:	b480      	push	{r7}
 8002192:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002194:	bf00      	nop
 8002196:	46bd      	mov	sp, r7
 8002198:	bc80      	pop	{r7}
 800219a:	4770      	bx	lr

0800219c <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 800219c:	f7ff fff8 	bl	8002190 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 80021a0:	480b      	ldr	r0, [pc, #44]	@ (80021d0 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 80021a2:	490c      	ldr	r1, [pc, #48]	@ (80021d4 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 80021a4:	4a0c      	ldr	r2, [pc, #48]	@ (80021d8 <LoopFillZerobss+0x16>)
  movs r3, #0
 80021a6:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80021a8:	e002      	b.n	80021b0 <LoopCopyDataInit>

080021aa <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80021aa:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80021ac:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80021ae:	3304      	adds	r3, #4

080021b0 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80021b0:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80021b2:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80021b4:	d3f9      	bcc.n	80021aa <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80021b6:	4a09      	ldr	r2, [pc, #36]	@ (80021dc <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 80021b8:	4c09      	ldr	r4, [pc, #36]	@ (80021e0 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80021ba:	2300      	movs	r3, #0
  b LoopFillZerobss
 80021bc:	e001      	b.n	80021c2 <LoopFillZerobss>

080021be <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80021be:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80021c0:	3204      	adds	r2, #4

080021c2 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80021c2:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80021c4:	d3fb      	bcc.n	80021be <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 80021c6:	f003 fd77 	bl	8005cb8 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 80021ca:	f7ff fbb7 	bl	800193c <main>
  bx lr
 80021ce:	4770      	bx	lr
  ldr r0, =_sdata
 80021d0:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80021d4:	20000204 	.word	0x20000204
  ldr r2, =_sidata
 80021d8:	08008264 	.word	0x08008264
  ldr r2, =_sbss
 80021dc:	20000204 	.word	0x20000204
  ldr r4, =_ebss
 80021e0:	200004e4 	.word	0x200004e4

080021e4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 80021e4:	e7fe      	b.n	80021e4 <ADC1_2_IRQHandler>
	...

080021e8 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80021e8:	b580      	push	{r7, lr}
 80021ea:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80021ec:	4b08      	ldr	r3, [pc, #32]	@ (8002210 <HAL_Init+0x28>)
 80021ee:	681b      	ldr	r3, [r3, #0]
 80021f0:	4a07      	ldr	r2, [pc, #28]	@ (8002210 <HAL_Init+0x28>)
 80021f2:	f043 0310 	orr.w	r3, r3, #16
 80021f6:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80021f8:	2003      	movs	r0, #3
 80021fa:	f000 fd9f 	bl	8002d3c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80021fe:	200f      	movs	r0, #15
 8002200:	f000 f808 	bl	8002214 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002204:	f7ff fd84 	bl	8001d10 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002208:	2300      	movs	r3, #0
}
 800220a:	4618      	mov	r0, r3
 800220c:	bd80      	pop	{r7, pc}
 800220e:	bf00      	nop
 8002210:	40022000 	.word	0x40022000

08002214 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002214:	b580      	push	{r7, lr}
 8002216:	b082      	sub	sp, #8
 8002218:	af00      	add	r7, sp, #0
 800221a:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 800221c:	4b12      	ldr	r3, [pc, #72]	@ (8002268 <HAL_InitTick+0x54>)
 800221e:	681a      	ldr	r2, [r3, #0]
 8002220:	4b12      	ldr	r3, [pc, #72]	@ (800226c <HAL_InitTick+0x58>)
 8002222:	781b      	ldrb	r3, [r3, #0]
 8002224:	4619      	mov	r1, r3
 8002226:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800222a:	fbb3 f3f1 	udiv	r3, r3, r1
 800222e:	fbb2 f3f3 	udiv	r3, r2, r3
 8002232:	4618      	mov	r0, r3
 8002234:	f000 fdb7 	bl	8002da6 <HAL_SYSTICK_Config>
 8002238:	4603      	mov	r3, r0
 800223a:	2b00      	cmp	r3, #0
 800223c:	d001      	beq.n	8002242 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800223e:	2301      	movs	r3, #1
 8002240:	e00e      	b.n	8002260 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002242:	687b      	ldr	r3, [r7, #4]
 8002244:	2b0f      	cmp	r3, #15
 8002246:	d80a      	bhi.n	800225e <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002248:	2200      	movs	r2, #0
 800224a:	6879      	ldr	r1, [r7, #4]
 800224c:	f04f 30ff 	mov.w	r0, #4294967295
 8002250:	f000 fd7f 	bl	8002d52 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002254:	4a06      	ldr	r2, [pc, #24]	@ (8002270 <HAL_InitTick+0x5c>)
 8002256:	687b      	ldr	r3, [r7, #4]
 8002258:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 800225a:	2300      	movs	r3, #0
 800225c:	e000      	b.n	8002260 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800225e:	2301      	movs	r3, #1
}
 8002260:	4618      	mov	r0, r3
 8002262:	3708      	adds	r7, #8
 8002264:	46bd      	mov	sp, r7
 8002266:	bd80      	pop	{r7, pc}
 8002268:	20000030 	.word	0x20000030
 800226c:	20000038 	.word	0x20000038
 8002270:	20000034 	.word	0x20000034

08002274 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002274:	b480      	push	{r7}
 8002276:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002278:	4b05      	ldr	r3, [pc, #20]	@ (8002290 <HAL_IncTick+0x1c>)
 800227a:	781b      	ldrb	r3, [r3, #0]
 800227c:	461a      	mov	r2, r3
 800227e:	4b05      	ldr	r3, [pc, #20]	@ (8002294 <HAL_IncTick+0x20>)
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	4413      	add	r3, r2
 8002284:	4a03      	ldr	r2, [pc, #12]	@ (8002294 <HAL_IncTick+0x20>)
 8002286:	6013      	str	r3, [r2, #0]
}
 8002288:	bf00      	nop
 800228a:	46bd      	mov	sp, r7
 800228c:	bc80      	pop	{r7}
 800228e:	4770      	bx	lr
 8002290:	20000038 	.word	0x20000038
 8002294:	20000394 	.word	0x20000394

08002298 <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002298:	b480      	push	{r7}
 800229a:	af00      	add	r7, sp, #0
  return uwTick;
 800229c:	4b02      	ldr	r3, [pc, #8]	@ (80022a8 <HAL_GetTick+0x10>)
 800229e:	681b      	ldr	r3, [r3, #0]
}
 80022a0:	4618      	mov	r0, r3
 80022a2:	46bd      	mov	sp, r7
 80022a4:	bc80      	pop	{r7}
 80022a6:	4770      	bx	lr
 80022a8:	20000394 	.word	0x20000394

080022ac <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80022ac:	b580      	push	{r7, lr}
 80022ae:	b084      	sub	sp, #16
 80022b0:	af00      	add	r7, sp, #0
 80022b2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80022b4:	f7ff fff0 	bl	8002298 <HAL_GetTick>
 80022b8:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80022c4:	d005      	beq.n	80022d2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80022c6:	4b0a      	ldr	r3, [pc, #40]	@ (80022f0 <HAL_Delay+0x44>)
 80022c8:	781b      	ldrb	r3, [r3, #0]
 80022ca:	461a      	mov	r2, r3
 80022cc:	68fb      	ldr	r3, [r7, #12]
 80022ce:	4413      	add	r3, r2
 80022d0:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80022d2:	bf00      	nop
 80022d4:	f7ff ffe0 	bl	8002298 <HAL_GetTick>
 80022d8:	4602      	mov	r2, r0
 80022da:	68bb      	ldr	r3, [r7, #8]
 80022dc:	1ad3      	subs	r3, r2, r3
 80022de:	68fa      	ldr	r2, [r7, #12]
 80022e0:	429a      	cmp	r2, r3
 80022e2:	d8f7      	bhi.n	80022d4 <HAL_Delay+0x28>
  {
  }
}
 80022e4:	bf00      	nop
 80022e6:	bf00      	nop
 80022e8:	3710      	adds	r7, #16
 80022ea:	46bd      	mov	sp, r7
 80022ec:	bd80      	pop	{r7, pc}
 80022ee:	bf00      	nop
 80022f0:	20000038 	.word	0x20000038

080022f4 <HAL_ADC_Init>:
  *         of structure "ADC_InitTypeDef".
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef* hadc)
{
 80022f4:	b580      	push	{r7, lr}
 80022f6:	b086      	sub	sp, #24
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80022fc:	2300      	movs	r3, #0
 80022fe:	75fb      	strb	r3, [r7, #23]
  uint32_t tmp_cr1 = 0U;
 8002300:	2300      	movs	r3, #0
 8002302:	613b      	str	r3, [r7, #16]
  uint32_t tmp_cr2 = 0U;
 8002304:	2300      	movs	r3, #0
 8002306:	60bb      	str	r3, [r7, #8]
  uint32_t tmp_sqr1 = 0U;
 8002308:	2300      	movs	r3, #0
 800230a:	60fb      	str	r3, [r7, #12]
  
  /* Check ADC handle */
  if(hadc == NULL)
 800230c:	687b      	ldr	r3, [r7, #4]
 800230e:	2b00      	cmp	r3, #0
 8002310:	d101      	bne.n	8002316 <HAL_ADC_Init+0x22>
  {
    return HAL_ERROR;
 8002312:	2301      	movs	r3, #1
 8002314:	e0be      	b.n	8002494 <HAL_ADC_Init+0x1a0>
  assert_param(IS_ADC_DATA_ALIGN(hadc->Init.DataAlign));
  assert_param(IS_ADC_SCAN_MODE(hadc->Init.ScanConvMode));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.ContinuousConvMode));
  assert_param(IS_ADC_EXTTRIG(hadc->Init.ExternalTrigConv));
  
  if(hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 8002316:	687b      	ldr	r3, [r7, #4]
 8002318:	689b      	ldr	r3, [r3, #8]
 800231a:	2b00      	cmp	r3, #0
  /* Refer to header of this file for more details on clock enabling          */
  /* procedure.                                                               */

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 800231c:	687b      	ldr	r3, [r7, #4]
 800231e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002320:	2b00      	cmp	r3, #0
 8002322:	d109      	bne.n	8002338 <HAL_ADC_Init+0x44>
  {
    /* Initialize ADC error code */
    ADC_CLEAR_ERRORCODE(hadc);
 8002324:	687b      	ldr	r3, [r7, #4]
 8002326:	2200      	movs	r2, #0
 8002328:	62da      	str	r2, [r3, #44]	@ 0x2c
    
    /* Allocate lock resource and initialize it */
    hadc->Lock = HAL_UNLOCKED;
 800232a:	687b      	ldr	r3, [r7, #4]
 800232c:	2200      	movs	r2, #0
 800232e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 8002332:	6878      	ldr	r0, [r7, #4]
 8002334:	f7ff fd1e 	bl	8001d74 <HAL_ADC_MspInit>
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  /* Note: In case of ADC already enabled, precaution to not launch an        */
  /*       unwanted conversion while modifying register CR2 by writing 1 to   */
  /*       bit ADON.                                                          */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002338:	6878      	ldr	r0, [r7, #4]
 800233a:	f000 fbf1 	bl	8002b20 <ADC_ConversionStop_Disable>
 800233e:	4603      	mov	r3, r0
 8002340:	75fb      	strb	r3, [r7, #23]
  
  
  /* Configuration of ADC parameters if previous preliminary actions are      */ 
  /* correctly completed.                                                     */
  if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL) &&
 8002342:	687b      	ldr	r3, [r7, #4]
 8002344:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002346:	f003 0310 	and.w	r3, r3, #16
 800234a:	2b00      	cmp	r3, #0
 800234c:	f040 8099 	bne.w	8002482 <HAL_ADC_Init+0x18e>
 8002350:	7dfb      	ldrb	r3, [r7, #23]
 8002352:	2b00      	cmp	r3, #0
 8002354:	f040 8095 	bne.w	8002482 <HAL_ADC_Init+0x18e>
      (tmp_hal_status == HAL_OK)                                  )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800235c:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 8002360:	f023 0302 	bic.w	r3, r3, #2
 8002364:	f043 0202 	orr.w	r2, r3, #2
 8002368:	687b      	ldr	r3, [r7, #4]
 800236a:	629a      	str	r2, [r3, #40]	@ 0x28
    /*  - continuous conversion mode                                          */
    /* Note: External trigger polarity (ADC_CR2_EXTTRIG) is set into          */
    /*       HAL_ADC_Start_xxx functions because if set in this function,     */
    /*       a conversion on injected group would start a conversion also on  */
    /*       regular group after ADC enabling.                                */
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800236c:	687b      	ldr	r3, [r7, #4]
 800236e:	685a      	ldr	r2, [r3, #4]
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	69db      	ldr	r3, [r3, #28]
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 8002374:	431a      	orrs	r2, r3
                ADC_CR2_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)   );
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	7b1b      	ldrb	r3, [r3, #12]
 800237a:	005b      	lsls	r3, r3, #1
                ADC_CFGR_EXTSEL(hadc, hadc->Init.ExternalTrigConv)            |
 800237c:	4313      	orrs	r3, r2
    tmp_cr2 |= (hadc->Init.DataAlign                                          |
 800237e:	68ba      	ldr	r2, [r7, #8]
 8002380:	4313      	orrs	r3, r2
 8002382:	60bb      	str	r3, [r7, #8]

    /* Configuration of ADC:                                                  */
    /*  - scan mode                                                           */
    /*  - discontinuous mode disable/enable                                   */
    /*  - discontinuous mode number of conversions                            */
    tmp_cr1 |= (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode));
 8002384:	687b      	ldr	r3, [r7, #4]
 8002386:	689b      	ldr	r3, [r3, #8]
 8002388:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800238c:	d003      	beq.n	8002396 <HAL_ADC_Init+0xa2>
 800238e:	687b      	ldr	r3, [r7, #4]
 8002390:	689b      	ldr	r3, [r3, #8]
 8002392:	2b01      	cmp	r3, #1
 8002394:	d102      	bne.n	800239c <HAL_ADC_Init+0xa8>
 8002396:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800239a:	e000      	b.n	800239e <HAL_ADC_Init+0xaa>
 800239c:	2300      	movs	r3, #0
 800239e:	693a      	ldr	r2, [r7, #16]
 80023a0:	4313      	orrs	r3, r2
 80023a2:	613b      	str	r3, [r7, #16]
    
    /* Enable discontinuous mode only if continuous mode is disabled */
    /* Note: If parameter "Init.ScanConvMode" is set to disable, parameter    */
    /*       discontinuous is set anyway, but will have no effect on ADC HW.  */
    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	7d1b      	ldrb	r3, [r3, #20]
 80023a8:	2b01      	cmp	r3, #1
 80023aa:	d119      	bne.n	80023e0 <HAL_ADC_Init+0xec>
    {
      if (hadc->Init.ContinuousConvMode == DISABLE)
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	7b1b      	ldrb	r3, [r3, #12]
 80023b0:	2b00      	cmp	r3, #0
 80023b2:	d109      	bne.n	80023c8 <HAL_ADC_Init+0xd4>
      {
        /* Enable the selected ADC regular discontinuous mode */
        /* Set the number of channels to be converted in discontinuous mode */
        SET_BIT(tmp_cr1, ADC_CR1_DISCEN                                            |
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	699b      	ldr	r3, [r3, #24]
 80023b8:	3b01      	subs	r3, #1
 80023ba:	035a      	lsls	r2, r3, #13
 80023bc:	693b      	ldr	r3, [r7, #16]
 80023be:	4313      	orrs	r3, r2
 80023c0:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 80023c4:	613b      	str	r3, [r7, #16]
 80023c6:	e00b      	b.n	80023e0 <HAL_ADC_Init+0xec>
      {
        /* ADC regular group settings continuous and sequencer discontinuous*/
        /* cannot be enabled simultaneously.                                */
        
        /* Update ADC state machine to error */
        SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80023cc:	f043 0220 	orr.w	r2, r3, #32
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	629a      	str	r2, [r3, #40]	@ 0x28
        
        /* Set ADC error code to ADC IP internal error */
        SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80023d8:	f043 0201 	orr.w	r2, r3, #1
 80023dc:	687b      	ldr	r3, [r7, #4]
 80023de:	62da      	str	r2, [r3, #44]	@ 0x2c
      }
    }
    
    /* Update ADC configuration register CR1 with previous settings */
      MODIFY_REG(hadc->Instance->CR1,
 80023e0:	687b      	ldr	r3, [r7, #4]
 80023e2:	681b      	ldr	r3, [r3, #0]
 80023e4:	685b      	ldr	r3, [r3, #4]
 80023e6:	f423 4169 	bic.w	r1, r3, #59648	@ 0xe900
 80023ea:	687b      	ldr	r3, [r7, #4]
 80023ec:	681b      	ldr	r3, [r3, #0]
 80023ee:	693a      	ldr	r2, [r7, #16]
 80023f0:	430a      	orrs	r2, r1
 80023f2:	605a      	str	r2, [r3, #4]
                 ADC_CR1_DISCEN  |
                 ADC_CR1_DISCNUM    ,
                 tmp_cr1             );
    
    /* Update ADC configuration register CR2 with previous settings */
      MODIFY_REG(hadc->Instance->CR2,
 80023f4:	687b      	ldr	r3, [r7, #4]
 80023f6:	681b      	ldr	r3, [r3, #0]
 80023f8:	689a      	ldr	r2, [r3, #8]
 80023fa:	4b28      	ldr	r3, [pc, #160]	@ (800249c <HAL_ADC_Init+0x1a8>)
 80023fc:	4013      	ands	r3, r2
 80023fe:	687a      	ldr	r2, [r7, #4]
 8002400:	6812      	ldr	r2, [r2, #0]
 8002402:	68b9      	ldr	r1, [r7, #8]
 8002404:	430b      	orrs	r3, r1
 8002406:	6093      	str	r3, [r2, #8]
    /*   Note: Scan mode is present by hardware on this device and, if        */
    /*   disabled, discards automatically nb of conversions. Anyway, nb of    */
    /*   conversions is forced to 0x00 for alignment over all STM32 devices.  */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion"                                          */
    if (ADC_CR1_SCAN_SET(hadc->Init.ScanConvMode) == ADC_SCAN_ENABLE)
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	689b      	ldr	r3, [r3, #8]
 800240c:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8002410:	d003      	beq.n	800241a <HAL_ADC_Init+0x126>
 8002412:	687b      	ldr	r3, [r7, #4]
 8002414:	689b      	ldr	r3, [r3, #8]
 8002416:	2b01      	cmp	r3, #1
 8002418:	d104      	bne.n	8002424 <HAL_ADC_Init+0x130>
    {
      tmp_sqr1 = ADC_SQR1_L_SHIFT(hadc->Init.NbrOfConversion);
 800241a:	687b      	ldr	r3, [r7, #4]
 800241c:	691b      	ldr	r3, [r3, #16]
 800241e:	3b01      	subs	r3, #1
 8002420:	051b      	lsls	r3, r3, #20
 8002422:	60fb      	str	r3, [r7, #12]
    }
      
    MODIFY_REG(hadc->Instance->SQR1,
 8002424:	687b      	ldr	r3, [r7, #4]
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800242a:	f423 0170 	bic.w	r1, r3, #15728640	@ 0xf00000
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	681b      	ldr	r3, [r3, #0]
 8002432:	68fa      	ldr	r2, [r7, #12]
 8002434:	430a      	orrs	r2, r1
 8002436:	62da      	str	r2, [r3, #44]	@ 0x2c
    /* ensure of no potential problem of ADC core IP clocking.                */
    /* Check through register CR2 (excluding bits set in other functions:     */
    /* execution control bits (ADON, JSWSTART, SWSTART), regular group bits   */
    /* (DMA), injected group bits (JEXTTRIG and JEXTSEL), channel internal    */
    /* measurement path bit (TSVREFE).                                        */
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002438:	687b      	ldr	r3, [r7, #4]
 800243a:	681b      	ldr	r3, [r3, #0]
 800243c:	689a      	ldr	r2, [r3, #8]
 800243e:	4b18      	ldr	r3, [pc, #96]	@ (80024a0 <HAL_ADC_Init+0x1ac>)
 8002440:	4013      	ands	r3, r2
 8002442:	68ba      	ldr	r2, [r7, #8]
 8002444:	429a      	cmp	r2, r3
 8002446:	d10b      	bne.n	8002460 <HAL_ADC_Init+0x16c>
                                        ADC_CR2_JEXTTRIG | ADC_CR2_JEXTSEL |
                                        ADC_CR2_TSVREFE                     ))
         == tmp_cr2)
    {
      /* Set ADC error code to none */
      ADC_CLEAR_ERRORCODE(hadc);
 8002448:	687b      	ldr	r3, [r7, #4]
 800244a:	2200      	movs	r2, #0
 800244c:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      /* Set the ADC state */
      ADC_STATE_CLR_SET(hadc->State,
 800244e:	687b      	ldr	r3, [r7, #4]
 8002450:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002452:	f023 0303 	bic.w	r3, r3, #3
 8002456:	f043 0201 	orr.w	r2, r3, #1
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	629a      	str	r2, [r3, #40]	@ 0x28
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 800245e:	e018      	b.n	8002492 <HAL_ADC_Init+0x19e>
                        HAL_ADC_STATE_READY);
    }
    else
    {
      /* Update ADC state machine to error */
      ADC_STATE_CLR_SET(hadc->State,
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002464:	f023 0312 	bic.w	r3, r3, #18
 8002468:	f043 0210 	orr.w	r2, r3, #16
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_ADC_STATE_BUSY_INTERNAL,
                        HAL_ADC_STATE_ERROR_INTERNAL);
      
      /* Set ADC error code to ADC IP internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002470:	687b      	ldr	r3, [r7, #4]
 8002472:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002474:	f043 0201 	orr.w	r2, r3, #1
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	62da      	str	r2, [r3, #44]	@ 0x2c
      
      tmp_hal_status = HAL_ERROR;
 800247c:	2301      	movs	r3, #1
 800247e:	75fb      	strb	r3, [r7, #23]
    if (READ_BIT(hadc->Instance->CR2, ~(ADC_CR2_ADON | ADC_CR2_DMA |
 8002480:	e007      	b.n	8002492 <HAL_ADC_Init+0x19e>
  
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002482:	687b      	ldr	r3, [r7, #4]
 8002484:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002486:	f043 0210 	orr.w	r2, r3, #16
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	629a      	str	r2, [r3, #40]	@ 0x28
        
    tmp_hal_status = HAL_ERROR;
 800248e:	2301      	movs	r3, #1
 8002490:	75fb      	strb	r3, [r7, #23]
  }
  
  /* Return function status */
  return tmp_hal_status;
 8002492:	7dfb      	ldrb	r3, [r7, #23]
}
 8002494:	4618      	mov	r0, r3
 8002496:	3718      	adds	r7, #24
 8002498:	46bd      	mov	sp, r7
 800249a:	bd80      	pop	{r7, pc}
 800249c:	ffe1f7fd 	.word	0xffe1f7fd
 80024a0:	ff1f0efe 	.word	0xff1f0efe

080024a4 <HAL_ADC_Start>:
  *         Interruptions enabled in this function: None.
  * @param  hadc: ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Start(ADC_HandleTypeDef* hadc)
{
 80024a4:	b580      	push	{r7, lr}
 80024a6:	b084      	sub	sp, #16
 80024a8:	af00      	add	r7, sp, #0
 80024aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80024ac:	2300      	movs	r3, #0
 80024ae:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80024b6:	2b01      	cmp	r3, #1
 80024b8:	d101      	bne.n	80024be <HAL_ADC_Start+0x1a>
 80024ba:	2302      	movs	r3, #2
 80024bc:	e098      	b.n	80025f0 <HAL_ADC_Start+0x14c>
 80024be:	687b      	ldr	r3, [r7, #4]
 80024c0:	2201      	movs	r2, #1
 80024c2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
   
  /* Enable the ADC peripheral */
  tmp_hal_status = ADC_Enable(hadc);
 80024c6:	6878      	ldr	r0, [r7, #4]
 80024c8:	f000 fad0 	bl	8002a6c <ADC_Enable>
 80024cc:	4603      	mov	r3, r0
 80024ce:	73fb      	strb	r3, [r7, #15]
  
  /* Start conversion if ADC is effectively enabled */
  if (tmp_hal_status == HAL_OK)
 80024d0:	7bfb      	ldrb	r3, [r7, #15]
 80024d2:	2b00      	cmp	r3, #0
 80024d4:	f040 8087 	bne.w	80025e6 <HAL_ADC_Start+0x142>
  {
    /* Set ADC state                                                          */
    /* - Clear state bitfield related to regular group conversion results     */
    /* - Set state bitfield related to regular operation                      */
    ADC_STATE_CLR_SET(hadc->State,
 80024d8:	687b      	ldr	r3, [r7, #4]
 80024da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80024dc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80024e0:	f023 0301 	bic.w	r3, r3, #1
 80024e4:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY);
    
    /* Set group injected state (from auto-injection) and multimode state     */
    /* for all cases of multimode: independent mode, multimode ADC master     */
    /* or multimode ADC slave (for devices with several ADCs):                */
    if (ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc))
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	681b      	ldr	r3, [r3, #0]
 80024f0:	4a41      	ldr	r2, [pc, #260]	@ (80025f8 <HAL_ADC_Start+0x154>)
 80024f2:	4293      	cmp	r3, r2
 80024f4:	d105      	bne.n	8002502 <HAL_ADC_Start+0x5e>
 80024f6:	4b41      	ldr	r3, [pc, #260]	@ (80025fc <HAL_ADC_Start+0x158>)
 80024f8:	685b      	ldr	r3, [r3, #4]
 80024fa:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
 80024fe:	2b00      	cmp	r3, #0
 8002500:	d115      	bne.n	800252e <HAL_ADC_Start+0x8a>
    {
      /* Set ADC state (ADC independent or master) */
      CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002506:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800250e:	687b      	ldr	r3, [r7, #4]
 8002510:	681b      	ldr	r3, [r3, #0]
 8002512:	685b      	ldr	r3, [r3, #4]
 8002514:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002518:	2b00      	cmp	r3, #0
 800251a:	d026      	beq.n	800256a <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);  
 800251c:	687b      	ldr	r3, [r7, #4]
 800251e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002520:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002524:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002528:	687b      	ldr	r3, [r7, #4]
 800252a:	629a      	str	r2, [r3, #40]	@ 0x28
      if (READ_BIT(hadc->Instance->CR1, ADC_CR1_JAUTO) != RESET)
 800252c:	e01d      	b.n	800256a <HAL_ADC_Start+0xc6>
      }
    }
    else
    {
      /* Set ADC state (ADC slave) */
      SET_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002532:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8002536:	687b      	ldr	r3, [r7, #4]
 8002538:	629a      	str	r2, [r3, #40]	@ 0x28
      
      /* If conversions on group regular are also triggering group injected,  */
      /* update ADC state.                                                    */
      if (ADC_MULTIMODE_AUTO_INJECTED(hadc))
 800253a:	687b      	ldr	r3, [r7, #4]
 800253c:	681b      	ldr	r3, [r3, #0]
 800253e:	4a2f      	ldr	r2, [pc, #188]	@ (80025fc <HAL_ADC_Start+0x158>)
 8002540:	4293      	cmp	r3, r2
 8002542:	d004      	beq.n	800254e <HAL_ADC_Start+0xaa>
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	4a2b      	ldr	r2, [pc, #172]	@ (80025f8 <HAL_ADC_Start+0x154>)
 800254a:	4293      	cmp	r3, r2
 800254c:	d10d      	bne.n	800256a <HAL_ADC_Start+0xc6>
 800254e:	4b2b      	ldr	r3, [pc, #172]	@ (80025fc <HAL_ADC_Start+0x158>)
 8002550:	685b      	ldr	r3, [r3, #4]
 8002552:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002556:	2b00      	cmp	r3, #0
 8002558:	d007      	beq.n	800256a <HAL_ADC_Start+0xc6>
      {
        ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_INJ_EOC, HAL_ADC_STATE_INJ_BUSY);
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800255e:	f423 5340 	bic.w	r3, r3, #12288	@ 0x3000
 8002562:	f443 5280 	orr.w	r2, r3, #4096	@ 0x1000
 8002566:	687b      	ldr	r3, [r7, #4]
 8002568:	629a      	str	r2, [r3, #40]	@ 0x28
      }
    }
    
    /* State machine update: Check if an injected conversion is ongoing */
    if (HAL_IS_BIT_SET(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 800256a:	687b      	ldr	r3, [r7, #4]
 800256c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800256e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002572:	2b00      	cmp	r3, #0
 8002574:	d006      	beq.n	8002584 <HAL_ADC_Start+0xe0>
    {
      /* Reset ADC error code fields related to conversions on group regular */
      CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));         
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800257a:	f023 0206 	bic.w	r2, r3, #6
 800257e:	687b      	ldr	r3, [r7, #4]
 8002580:	62da      	str	r2, [r3, #44]	@ 0x2c
 8002582:	e002      	b.n	800258a <HAL_ADC_Start+0xe6>
    }
    else
    {
      /* Reset ADC all error code fields */
      ADC_CLEAR_ERRORCODE(hadc);
 8002584:	687b      	ldr	r3, [r7, #4]
 8002586:	2200      	movs	r2, #0
 8002588:	62da      	str	r2, [r3, #44]	@ 0x2c
    }
    
    /* Process unlocked */
    /* Unlock before starting ADC conversions: in case of potential           */
    /* interruption, to let the process to ADC IRQ Handler.                   */
    __HAL_UNLOCK(hadc);
 800258a:	687b      	ldr	r3, [r7, #4]
 800258c:	2200      	movs	r2, #0
 800258e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
    /* Clear regular group conversion flag */
    /* (To ensure of no unknown state from potential previous ADC operations) */
    __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_EOC);
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	681b      	ldr	r3, [r3, #0]
 8002596:	f06f 0202 	mvn.w	r2, #2
 800259a:	601a      	str	r2, [r3, #0]
    /*  - if ADC is slave, ADC is enabled only (conversion is not started).   */
    /*  - if ADC is master, ADC is enabled and conversion is started.         */
    /* If ADC is master, ADC is enabled and conversion is started.            */
    /* Note: Alternate trigger for single conversion could be to force an     */
    /*       additional set of bit ADON "hadc->Instance->CR2 |= ADC_CR2_ADON;"*/
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 800259c:	687b      	ldr	r3, [r7, #4]
 800259e:	681b      	ldr	r3, [r3, #0]
 80025a0:	689b      	ldr	r3, [r3, #8]
 80025a2:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 80025a6:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 80025aa:	d113      	bne.n	80025d4 <HAL_ADC_Start+0x130>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80025ac:	687b      	ldr	r3, [r7, #4]
 80025ae:	681b      	ldr	r3, [r3, #0]
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80025b0:	4a11      	ldr	r2, [pc, #68]	@ (80025f8 <HAL_ADC_Start+0x154>)
 80025b2:	4293      	cmp	r3, r2
 80025b4:	d105      	bne.n	80025c2 <HAL_ADC_Start+0x11e>
        ADC_NONMULTIMODE_OR_MULTIMODEMASTER(hadc)  )
 80025b6:	4b11      	ldr	r3, [pc, #68]	@ (80025fc <HAL_ADC_Start+0x158>)
 80025b8:	685b      	ldr	r3, [r3, #4]
 80025ba:	f403 2370 	and.w	r3, r3, #983040	@ 0xf0000
    if (ADC_IS_SOFTWARE_START_REGULAR(hadc)      &&
 80025be:	2b00      	cmp	r3, #0
 80025c0:	d108      	bne.n	80025d4 <HAL_ADC_Start+0x130>
    {
      /* Start ADC conversion on regular group with SW start */
      SET_BIT(hadc->Instance->CR2, (ADC_CR2_SWSTART | ADC_CR2_EXTTRIG));
 80025c2:	687b      	ldr	r3, [r7, #4]
 80025c4:	681b      	ldr	r3, [r3, #0]
 80025c6:	689a      	ldr	r2, [r3, #8]
 80025c8:	687b      	ldr	r3, [r7, #4]
 80025ca:	681b      	ldr	r3, [r3, #0]
 80025cc:	f442 02a0 	orr.w	r2, r2, #5242880	@ 0x500000
 80025d0:	609a      	str	r2, [r3, #8]
 80025d2:	e00c      	b.n	80025ee <HAL_ADC_Start+0x14a>
    }
    else
    {
      /* Start ADC conversion on regular group with external trigger */
      SET_BIT(hadc->Instance->CR2, ADC_CR2_EXTTRIG);
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	689a      	ldr	r2, [r3, #8]
 80025da:	687b      	ldr	r3, [r7, #4]
 80025dc:	681b      	ldr	r3, [r3, #0]
 80025de:	f442 1280 	orr.w	r2, r2, #1048576	@ 0x100000
 80025e2:	609a      	str	r2, [r3, #8]
 80025e4:	e003      	b.n	80025ee <HAL_ADC_Start+0x14a>
    }
  }
  else
  {
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 80025e6:	687b      	ldr	r3, [r7, #4]
 80025e8:	2200      	movs	r2, #0
 80025ea:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  }
    
  /* Return function status */
  return tmp_hal_status;
 80025ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80025f0:	4618      	mov	r0, r3
 80025f2:	3710      	adds	r7, #16
 80025f4:	46bd      	mov	sp, r7
 80025f6:	bd80      	pop	{r7, pc}
 80025f8:	40012800 	.word	0x40012800
 80025fc:	40012400 	.word	0x40012400

08002600 <HAL_ADC_Stop>:
  *         should be preliminarily stopped using HAL_ADCEx_InjectedStop function.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Stop(ADC_HandleTypeDef* hadc)
{
 8002600:	b580      	push	{r7, lr}
 8002602:	b084      	sub	sp, #16
 8002604:	af00      	add	r7, sp, #0
 8002606:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002608:	2300      	movs	r3, #0
 800260a:	73fb      	strb	r3, [r7, #15]
  
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
     
  /* Process locked */
  __HAL_LOCK(hadc);
 800260c:	687b      	ldr	r3, [r7, #4]
 800260e:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002612:	2b01      	cmp	r3, #1
 8002614:	d101      	bne.n	800261a <HAL_ADC_Stop+0x1a>
 8002616:	2302      	movs	r3, #2
 8002618:	e01a      	b.n	8002650 <HAL_ADC_Stop+0x50>
 800261a:	687b      	ldr	r3, [r7, #4]
 800261c:	2201      	movs	r2, #1
 800261e:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Stop potential conversion on going, on regular and injected groups */
  /* Disable ADC peripheral */
  tmp_hal_status = ADC_ConversionStop_Disable(hadc);
 8002622:	6878      	ldr	r0, [r7, #4]
 8002624:	f000 fa7c 	bl	8002b20 <ADC_ConversionStop_Disable>
 8002628:	4603      	mov	r3, r0
 800262a:	73fb      	strb	r3, [r7, #15]
  
  /* Check if ADC is effectively disabled */
  if (tmp_hal_status == HAL_OK)
 800262c:	7bfb      	ldrb	r3, [r7, #15]
 800262e:	2b00      	cmp	r3, #0
 8002630:	d109      	bne.n	8002646 <HAL_ADC_Stop+0x46>
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002636:	f423 5388 	bic.w	r3, r3, #4352	@ 0x1100
 800263a:	f023 0301 	bic.w	r3, r3, #1
 800263e:	f043 0201 	orr.w	r2, r3, #1
 8002642:	687b      	ldr	r3, [r7, #4]
 8002644:	629a      	str	r2, [r3, #40]	@ 0x28
                      HAL_ADC_STATE_REG_BUSY | HAL_ADC_STATE_INJ_BUSY,
                      HAL_ADC_STATE_READY);
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002646:	687b      	ldr	r3, [r7, #4]
 8002648:	2200      	movs	r2, #0
 800264a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 800264e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002650:	4618      	mov	r0, r3
 8002652:	3710      	adds	r7, #16
 8002654:	46bd      	mov	sp, r7
 8002656:	bd80      	pop	{r7, pc}

08002658 <HAL_ADC_PollForConversion>:
  * @param  hadc: ADC handle
  * @param  Timeout: Timeout value in millisecond.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_PollForConversion(ADC_HandleTypeDef* hadc, uint32_t Timeout)
{
 8002658:	b590      	push	{r4, r7, lr}
 800265a:	b087      	sub	sp, #28
 800265c:	af00      	add	r7, sp, #0
 800265e:	6078      	str	r0, [r7, #4]
 8002660:	6039      	str	r1, [r7, #0]
  uint32_t tickstart = 0U;
 8002662:	2300      	movs	r3, #0
 8002664:	617b      	str	r3, [r7, #20]
  
  /* Variables for polling in case of scan mode enabled and polling for each  */
  /* conversion.                                                              */
  __IO uint32_t Conversion_Timeout_CPU_cycles = 0U;
 8002666:	2300      	movs	r3, #0
 8002668:	60fb      	str	r3, [r7, #12]
  uint32_t Conversion_Timeout_CPU_cycles_max = 0U;
 800266a:	2300      	movs	r3, #0
 800266c:	613b      	str	r3, [r7, #16]
 
  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));
  
  /* Get tick count */
  tickstart = HAL_GetTick();
 800266e:	f7ff fe13 	bl	8002298 <HAL_GetTick>
 8002672:	6178      	str	r0, [r7, #20]
  
  /* Verification that ADC configuration is compliant with polling for        */
  /* each conversion:                                                         */
  /* Particular case is ADC configured in DMA mode                            */
  if (HAL_IS_BIT_SET(hadc->Instance->CR2, ADC_CR2_DMA))
 8002674:	687b      	ldr	r3, [r7, #4]
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	689b      	ldr	r3, [r3, #8]
 800267a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800267e:	2b00      	cmp	r3, #0
 8002680:	d00b      	beq.n	800269a <HAL_ADC_PollForConversion+0x42>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002686:	f043 0220 	orr.w	r2, r3, #32
 800268a:	687b      	ldr	r3, [r7, #4]
 800268c:	629a      	str	r2, [r3, #40]	@ 0x28
    
    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	2200      	movs	r2, #0
 8002692:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
    
    return HAL_ERROR;
 8002696:	2301      	movs	r3, #1
 8002698:	e0d3      	b.n	8002842 <HAL_ADC_PollForConversion+0x1ea>
  /*    from ADC conversion time (selected sampling time + conversion time of */
  /*    12.5 ADC clock cycles) and APB2/ADC clock prescalers (depending on    */
  /*    settings, conversion time range can be from 28 to 32256 CPU cycles).  */
  /*    As flag EOC is not set after each conversion, no timeout status can   */
  /*    be set.                                                               */
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800269a:	687b      	ldr	r3, [r7, #4]
 800269c:	681b      	ldr	r3, [r3, #0]
 800269e:	685b      	ldr	r3, [r3, #4]
 80026a0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80026a4:	2b00      	cmp	r3, #0
 80026a6:	d131      	bne.n	800270c <HAL_ADC_PollForConversion+0xb4>
      HAL_IS_BIT_CLR(hadc->Instance->SQR1, ADC_SQR1_L)    )
 80026a8:	687b      	ldr	r3, [r7, #4]
 80026aa:	681b      	ldr	r3, [r3, #0]
 80026ac:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80026ae:	f403 0370 	and.w	r3, r3, #15728640	@ 0xf00000
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 80026b2:	2b00      	cmp	r3, #0
 80026b4:	d12a      	bne.n	800270c <HAL_ADC_PollForConversion+0xb4>
  {
    /* Wait until End of Conversion flag is raised */
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80026b6:	e021      	b.n	80026fc <HAL_ADC_PollForConversion+0xa4>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80026b8:	683b      	ldr	r3, [r7, #0]
 80026ba:	f1b3 3fff 	cmp.w	r3, #4294967295
 80026be:	d01d      	beq.n	80026fc <HAL_ADC_PollForConversion+0xa4>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart ) > Timeout))
 80026c0:	683b      	ldr	r3, [r7, #0]
 80026c2:	2b00      	cmp	r3, #0
 80026c4:	d007      	beq.n	80026d6 <HAL_ADC_PollForConversion+0x7e>
 80026c6:	f7ff fde7 	bl	8002298 <HAL_GetTick>
 80026ca:	4602      	mov	r2, r0
 80026cc:	697b      	ldr	r3, [r7, #20]
 80026ce:	1ad3      	subs	r3, r2, r3
 80026d0:	683a      	ldr	r2, [r7, #0]
 80026d2:	429a      	cmp	r2, r3
 80026d4:	d212      	bcs.n	80026fc <HAL_ADC_PollForConversion+0xa4>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80026d6:	687b      	ldr	r3, [r7, #4]
 80026d8:	681b      	ldr	r3, [r3, #0]
 80026da:	681b      	ldr	r3, [r3, #0]
 80026dc:	f003 0302 	and.w	r3, r3, #2
 80026e0:	2b00      	cmp	r3, #0
 80026e2:	d10b      	bne.n	80026fc <HAL_ADC_PollForConversion+0xa4>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80026e4:	687b      	ldr	r3, [r7, #4]
 80026e6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80026e8:	f043 0204 	orr.w	r2, r3, #4
 80026ec:	687b      	ldr	r3, [r7, #4]
 80026ee:	629a      	str	r2, [r3, #40]	@ 0x28
            
            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 80026f0:	687b      	ldr	r3, [r7, #4]
 80026f2:	2200      	movs	r2, #0
 80026f4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            
            return HAL_TIMEOUT;
 80026f8:	2303      	movs	r3, #3
 80026fa:	e0a2      	b.n	8002842 <HAL_ADC_PollForConversion+0x1ea>
    while(HAL_IS_BIT_CLR(hadc->Instance->SR, ADC_FLAG_EOC))
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	f003 0302 	and.w	r3, r3, #2
 8002706:	2b00      	cmp	r3, #0
 8002708:	d0d6      	beq.n	80026b8 <HAL_ADC_PollForConversion+0x60>
  if (HAL_IS_BIT_CLR(hadc->Instance->CR1, ADC_CR1_SCAN) &&
 800270a:	e070      	b.n	80027ee <HAL_ADC_PollForConversion+0x196>
    /* Replace polling by wait for maximum conversion time */
    /*  - Computation of CPU clock cycles corresponding to ADC clock cycles   */
    /*    and ADC maximum conversion cycles on all channels.                  */
    /*  - Wait for the expected ADC clock cycles delay                        */
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
                                          / HAL_RCCEx_GetPeriphCLKFreq(RCC_PERIPHCLK_ADC))
 800270c:	4b4f      	ldr	r3, [pc, #316]	@ (800284c <HAL_ADC_PollForConversion+0x1f4>)
 800270e:	681c      	ldr	r4, [r3, #0]
 8002710:	2002      	movs	r0, #2
 8002712:	f001 fe3b 	bl	800438c <HAL_RCCEx_GetPeriphCLKFreq>
 8002716:	4603      	mov	r3, r0
 8002718:	fbb4 f2f3 	udiv	r2, r4, r3
                                         * ADC_CONVCYCLES_MAX_RANGE(hadc)                 );
 800271c:	687b      	ldr	r3, [r7, #4]
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	6919      	ldr	r1, [r3, #16]
 8002722:	4b4b      	ldr	r3, [pc, #300]	@ (8002850 <HAL_ADC_PollForConversion+0x1f8>)
 8002724:	400b      	ands	r3, r1
 8002726:	2b00      	cmp	r3, #0
 8002728:	d118      	bne.n	800275c <HAL_ADC_PollForConversion+0x104>
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	681b      	ldr	r3, [r3, #0]
 800272e:	68d9      	ldr	r1, [r3, #12]
 8002730:	4b48      	ldr	r3, [pc, #288]	@ (8002854 <HAL_ADC_PollForConversion+0x1fc>)
 8002732:	400b      	ands	r3, r1
 8002734:	2b00      	cmp	r3, #0
 8002736:	d111      	bne.n	800275c <HAL_ADC_PollForConversion+0x104>
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	681b      	ldr	r3, [r3, #0]
 800273c:	6919      	ldr	r1, [r3, #16]
 800273e:	4b46      	ldr	r3, [pc, #280]	@ (8002858 <HAL_ADC_PollForConversion+0x200>)
 8002740:	400b      	ands	r3, r1
 8002742:	2b00      	cmp	r3, #0
 8002744:	d108      	bne.n	8002758 <HAL_ADC_PollForConversion+0x100>
 8002746:	687b      	ldr	r3, [r7, #4]
 8002748:	681b      	ldr	r3, [r3, #0]
 800274a:	68d9      	ldr	r1, [r3, #12]
 800274c:	4b43      	ldr	r3, [pc, #268]	@ (800285c <HAL_ADC_PollForConversion+0x204>)
 800274e:	400b      	ands	r3, r1
 8002750:	2b00      	cmp	r3, #0
 8002752:	d101      	bne.n	8002758 <HAL_ADC_PollForConversion+0x100>
 8002754:	2314      	movs	r3, #20
 8002756:	e020      	b.n	800279a <HAL_ADC_PollForConversion+0x142>
 8002758:	2329      	movs	r3, #41	@ 0x29
 800275a:	e01e      	b.n	800279a <HAL_ADC_PollForConversion+0x142>
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	681b      	ldr	r3, [r3, #0]
 8002760:	6919      	ldr	r1, [r3, #16]
 8002762:	4b3d      	ldr	r3, [pc, #244]	@ (8002858 <HAL_ADC_PollForConversion+0x200>)
 8002764:	400b      	ands	r3, r1
 8002766:	2b00      	cmp	r3, #0
 8002768:	d106      	bne.n	8002778 <HAL_ADC_PollForConversion+0x120>
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	68d9      	ldr	r1, [r3, #12]
 8002770:	4b3a      	ldr	r3, [pc, #232]	@ (800285c <HAL_ADC_PollForConversion+0x204>)
 8002772:	400b      	ands	r3, r1
 8002774:	2b00      	cmp	r3, #0
 8002776:	d00d      	beq.n	8002794 <HAL_ADC_PollForConversion+0x13c>
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	681b      	ldr	r3, [r3, #0]
 800277c:	6919      	ldr	r1, [r3, #16]
 800277e:	4b38      	ldr	r3, [pc, #224]	@ (8002860 <HAL_ADC_PollForConversion+0x208>)
 8002780:	400b      	ands	r3, r1
 8002782:	2b00      	cmp	r3, #0
 8002784:	d108      	bne.n	8002798 <HAL_ADC_PollForConversion+0x140>
 8002786:	687b      	ldr	r3, [r7, #4]
 8002788:	681b      	ldr	r3, [r3, #0]
 800278a:	68d9      	ldr	r1, [r3, #12]
 800278c:	4b34      	ldr	r3, [pc, #208]	@ (8002860 <HAL_ADC_PollForConversion+0x208>)
 800278e:	400b      	ands	r3, r1
 8002790:	2b00      	cmp	r3, #0
 8002792:	d101      	bne.n	8002798 <HAL_ADC_PollForConversion+0x140>
 8002794:	2354      	movs	r3, #84	@ 0x54
 8002796:	e000      	b.n	800279a <HAL_ADC_PollForConversion+0x142>
 8002798:	23fc      	movs	r3, #252	@ 0xfc
    Conversion_Timeout_CPU_cycles_max = ((SystemCoreClock
 800279a:	fb02 f303 	mul.w	r3, r2, r3
 800279e:	613b      	str	r3, [r7, #16]
    
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80027a0:	e021      	b.n	80027e6 <HAL_ADC_PollForConversion+0x18e>
    {
      /* Check if timeout is disabled (set to infinite wait) */
      if(Timeout != HAL_MAX_DELAY)
 80027a2:	683b      	ldr	r3, [r7, #0]
 80027a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80027a8:	d01a      	beq.n	80027e0 <HAL_ADC_PollForConversion+0x188>
      {
        if((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 80027aa:	683b      	ldr	r3, [r7, #0]
 80027ac:	2b00      	cmp	r3, #0
 80027ae:	d007      	beq.n	80027c0 <HAL_ADC_PollForConversion+0x168>
 80027b0:	f7ff fd72 	bl	8002298 <HAL_GetTick>
 80027b4:	4602      	mov	r2, r0
 80027b6:	697b      	ldr	r3, [r7, #20]
 80027b8:	1ad3      	subs	r3, r2, r3
 80027ba:	683a      	ldr	r2, [r7, #0]
 80027bc:	429a      	cmp	r2, r3
 80027be:	d20f      	bcs.n	80027e0 <HAL_ADC_PollForConversion+0x188>
        {
          /* New check to avoid false timeout detection in case of preemption */
          if(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80027c0:	68fb      	ldr	r3, [r7, #12]
 80027c2:	693a      	ldr	r2, [r7, #16]
 80027c4:	429a      	cmp	r2, r3
 80027c6:	d90b      	bls.n	80027e0 <HAL_ADC_PollForConversion+0x188>
          {
            /* Update ADC state machine to timeout */
            SET_BIT(hadc->State, HAL_ADC_STATE_TIMEOUT);
 80027c8:	687b      	ldr	r3, [r7, #4]
 80027ca:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027cc:	f043 0204 	orr.w	r2, r3, #4
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	629a      	str	r2, [r3, #40]	@ 0x28

            /* Process unlocked */
            __HAL_UNLOCK(hadc);
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	2200      	movs	r2, #0
 80027d8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

            return HAL_TIMEOUT;
 80027dc:	2303      	movs	r3, #3
 80027de:	e030      	b.n	8002842 <HAL_ADC_PollForConversion+0x1ea>
          }
        }
      }
      Conversion_Timeout_CPU_cycles ++;
 80027e0:	68fb      	ldr	r3, [r7, #12]
 80027e2:	3301      	adds	r3, #1
 80027e4:	60fb      	str	r3, [r7, #12]
    while(Conversion_Timeout_CPU_cycles < Conversion_Timeout_CPU_cycles_max)
 80027e6:	68fb      	ldr	r3, [r7, #12]
 80027e8:	693a      	ldr	r2, [r7, #16]
 80027ea:	429a      	cmp	r2, r3
 80027ec:	d8d9      	bhi.n	80027a2 <HAL_ADC_PollForConversion+0x14a>
    }
  }
  
  /* Clear regular group conversion flag */
  __HAL_ADC_CLEAR_FLAG(hadc, ADC_FLAG_STRT | ADC_FLAG_EOC);
 80027ee:	687b      	ldr	r3, [r7, #4]
 80027f0:	681b      	ldr	r3, [r3, #0]
 80027f2:	f06f 0212 	mvn.w	r2, #18
 80027f6:	601a      	str	r2, [r3, #0]
  
  /* Update ADC state machine */
  SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 80027f8:	687b      	ldr	r3, [r7, #4]
 80027fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80027fc:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 8002800:	687b      	ldr	r3, [r7, #4]
 8002802:	629a      	str	r2, [r3, #40]	@ 0x28
  /* Determine whether any further conversion upcoming on group regular       */
  /* by external trigger, continuous mode or scan sequence on going.          */
  /* Note: On STM32F1 devices, in case of sequencer enabled                   */
  /*       (several ranks selected), end of conversion flag is raised         */
  /*       at the end of the sequence.                                        */
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002804:	687b      	ldr	r3, [r7, #4]
 8002806:	681b      	ldr	r3, [r3, #0]
 8002808:	689b      	ldr	r3, [r3, #8]
 800280a:	f403 2360 	and.w	r3, r3, #917504	@ 0xe0000
 800280e:	f5b3 2f60 	cmp.w	r3, #917504	@ 0xe0000
 8002812:	d115      	bne.n	8002840 <HAL_ADC_PollForConversion+0x1e8>
     (hadc->Init.ContinuousConvMode == DISABLE)   )
 8002814:	687b      	ldr	r3, [r7, #4]
 8002816:	7b1b      	ldrb	r3, [r3, #12]
  if(ADC_IS_SOFTWARE_START_REGULAR(hadc)        && 
 8002818:	2b00      	cmp	r3, #0
 800281a:	d111      	bne.n	8002840 <HAL_ADC_PollForConversion+0x1e8>
  {   
    /* Set ADC state */
    CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);   
 800281c:	687b      	ldr	r3, [r7, #4]
 800281e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002820:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8002824:	687b      	ldr	r3, [r7, #4]
 8002826:	629a      	str	r2, [r3, #40]	@ 0x28

    if (HAL_IS_BIT_CLR(hadc->State, HAL_ADC_STATE_INJ_BUSY))
 8002828:	687b      	ldr	r3, [r7, #4]
 800282a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800282c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8002830:	2b00      	cmp	r3, #0
 8002832:	d105      	bne.n	8002840 <HAL_ADC_PollForConversion+0x1e8>
    { 
      SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8002834:	687b      	ldr	r3, [r7, #4]
 8002836:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002838:	f043 0201 	orr.w	r2, r3, #1
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	629a      	str	r2, [r3, #40]	@ 0x28
    }
  }
  
  /* Return ADC state */
  return HAL_OK;
 8002840:	2300      	movs	r3, #0
}
 8002842:	4618      	mov	r0, r3
 8002844:	371c      	adds	r7, #28
 8002846:	46bd      	mov	sp, r7
 8002848:	bd90      	pop	{r4, r7, pc}
 800284a:	bf00      	nop
 800284c:	20000030 	.word	0x20000030
 8002850:	24924924 	.word	0x24924924
 8002854:	00924924 	.word	0x00924924
 8002858:	12492492 	.word	0x12492492
 800285c:	00492492 	.word	0x00492492
 8002860:	00249249 	.word	0x00249249

08002864 <HAL_ADC_GetValue>:
  *         or @ref __HAL_ADC_CLEAR_FLAG(&hadc, ADC_FLAG_EOS).
  * @param  hadc: ADC handle
  * @retval ADC group regular conversion data
  */
uint32_t HAL_ADC_GetValue(ADC_HandleTypeDef* hadc)
{
 8002864:	b480      	push	{r7}
 8002866:	b083      	sub	sp, #12
 8002868:	af00      	add	r7, sp, #0
 800286a:	6078      	str	r0, [r7, #4]

  /* Note: EOC flag is not cleared here by software because automatically     */
  /*       cleared by hardware when reading register DR.                      */
  
  /* Return ADC converted value */ 
  return hadc->Instance->DR;
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
}
 8002872:	4618      	mov	r0, r3
 8002874:	370c      	adds	r7, #12
 8002876:	46bd      	mov	sp, r7
 8002878:	bc80      	pop	{r7}
 800287a:	4770      	bx	lr

0800287c <HAL_ADC_ConfigChannel>:
  * @param  hadc: ADC handle
  * @param  sConfig: Structure of ADC channel for regular group.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef* hadc, ADC_ChannelConfTypeDef* sConfig)
{ 
 800287c:	b480      	push	{r7}
 800287e:	b085      	sub	sp, #20
 8002880:	af00      	add	r7, sp, #0
 8002882:	6078      	str	r0, [r7, #4]
 8002884:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8002886:	2300      	movs	r3, #0
 8002888:	73fb      	strb	r3, [r7, #15]
  __IO uint32_t wait_loop_index = 0U;
 800288a:	2300      	movs	r3, #0
 800288c:	60bb      	str	r3, [r7, #8]
  assert_param(IS_ADC_CHANNEL(sConfig->Channel));
  assert_param(IS_ADC_REGULAR_RANK(sConfig->Rank));
  assert_param(IS_ADC_SAMPLE_TIME(sConfig->SamplingTime));
  
  /* Process locked */
  __HAL_LOCK(hadc);
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002894:	2b01      	cmp	r3, #1
 8002896:	d101      	bne.n	800289c <HAL_ADC_ConfigChannel+0x20>
 8002898:	2302      	movs	r3, #2
 800289a:	e0dc      	b.n	8002a56 <HAL_ADC_ConfigChannel+0x1da>
 800289c:	687b      	ldr	r3, [r7, #4]
 800289e:	2201      	movs	r2, #1
 80028a0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  
  /* Regular sequence configuration */
  /* For Rank 1 to 6 */
  if (sConfig->Rank < 7U)
 80028a4:	683b      	ldr	r3, [r7, #0]
 80028a6:	685b      	ldr	r3, [r3, #4]
 80028a8:	2b06      	cmp	r3, #6
 80028aa:	d81c      	bhi.n	80028e6 <HAL_ADC_ConfigChannel+0x6a>
  {
    MODIFY_REG(hadc->Instance->SQR3                        ,
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	6b59      	ldr	r1, [r3, #52]	@ 0x34
 80028b2:	683b      	ldr	r3, [r7, #0]
 80028b4:	685a      	ldr	r2, [r3, #4]
 80028b6:	4613      	mov	r3, r2
 80028b8:	009b      	lsls	r3, r3, #2
 80028ba:	4413      	add	r3, r2
 80028bc:	3b05      	subs	r3, #5
 80028be:	221f      	movs	r2, #31
 80028c0:	fa02 f303 	lsl.w	r3, r2, r3
 80028c4:	43db      	mvns	r3, r3
 80028c6:	4019      	ands	r1, r3
 80028c8:	683b      	ldr	r3, [r7, #0]
 80028ca:	6818      	ldr	r0, [r3, #0]
 80028cc:	683b      	ldr	r3, [r7, #0]
 80028ce:	685a      	ldr	r2, [r3, #4]
 80028d0:	4613      	mov	r3, r2
 80028d2:	009b      	lsls	r3, r3, #2
 80028d4:	4413      	add	r3, r2
 80028d6:	3b05      	subs	r3, #5
 80028d8:	fa00 f203 	lsl.w	r2, r0, r3
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	681b      	ldr	r3, [r3, #0]
 80028e0:	430a      	orrs	r2, r1
 80028e2:	635a      	str	r2, [r3, #52]	@ 0x34
 80028e4:	e03c      	b.n	8002960 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR3_RK(ADC_SQR3_SQ1, sConfig->Rank)    ,
               ADC_SQR3_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 7 to 12 */
  else if (sConfig->Rank < 13U)
 80028e6:	683b      	ldr	r3, [r7, #0]
 80028e8:	685b      	ldr	r3, [r3, #4]
 80028ea:	2b0c      	cmp	r3, #12
 80028ec:	d81c      	bhi.n	8002928 <HAL_ADC_ConfigChannel+0xac>
  {
    MODIFY_REG(hadc->Instance->SQR2                        ,
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	6b19      	ldr	r1, [r3, #48]	@ 0x30
 80028f4:	683b      	ldr	r3, [r7, #0]
 80028f6:	685a      	ldr	r2, [r3, #4]
 80028f8:	4613      	mov	r3, r2
 80028fa:	009b      	lsls	r3, r3, #2
 80028fc:	4413      	add	r3, r2
 80028fe:	3b23      	subs	r3, #35	@ 0x23
 8002900:	221f      	movs	r2, #31
 8002902:	fa02 f303 	lsl.w	r3, r2, r3
 8002906:	43db      	mvns	r3, r3
 8002908:	4019      	ands	r1, r3
 800290a:	683b      	ldr	r3, [r7, #0]
 800290c:	6818      	ldr	r0, [r3, #0]
 800290e:	683b      	ldr	r3, [r7, #0]
 8002910:	685a      	ldr	r2, [r3, #4]
 8002912:	4613      	mov	r3, r2
 8002914:	009b      	lsls	r3, r3, #2
 8002916:	4413      	add	r3, r2
 8002918:	3b23      	subs	r3, #35	@ 0x23
 800291a:	fa00 f203 	lsl.w	r2, r0, r3
 800291e:	687b      	ldr	r3, [r7, #4]
 8002920:	681b      	ldr	r3, [r3, #0]
 8002922:	430a      	orrs	r2, r1
 8002924:	631a      	str	r2, [r3, #48]	@ 0x30
 8002926:	e01b      	b.n	8002960 <HAL_ADC_ConfigChannel+0xe4>
               ADC_SQR2_RK(sConfig->Channel, sConfig->Rank) );
  }
  /* For Rank 13 to 16 */
  else
  {
    MODIFY_REG(hadc->Instance->SQR1                        ,
 8002928:	687b      	ldr	r3, [r7, #4]
 800292a:	681b      	ldr	r3, [r3, #0]
 800292c:	6ad9      	ldr	r1, [r3, #44]	@ 0x2c
 800292e:	683b      	ldr	r3, [r7, #0]
 8002930:	685a      	ldr	r2, [r3, #4]
 8002932:	4613      	mov	r3, r2
 8002934:	009b      	lsls	r3, r3, #2
 8002936:	4413      	add	r3, r2
 8002938:	3b41      	subs	r3, #65	@ 0x41
 800293a:	221f      	movs	r2, #31
 800293c:	fa02 f303 	lsl.w	r3, r2, r3
 8002940:	43db      	mvns	r3, r3
 8002942:	4019      	ands	r1, r3
 8002944:	683b      	ldr	r3, [r7, #0]
 8002946:	6818      	ldr	r0, [r3, #0]
 8002948:	683b      	ldr	r3, [r7, #0]
 800294a:	685a      	ldr	r2, [r3, #4]
 800294c:	4613      	mov	r3, r2
 800294e:	009b      	lsls	r3, r3, #2
 8002950:	4413      	add	r3, r2
 8002952:	3b41      	subs	r3, #65	@ 0x41
 8002954:	fa00 f203 	lsl.w	r2, r0, r3
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	681b      	ldr	r3, [r3, #0]
 800295c:	430a      	orrs	r2, r1
 800295e:	62da      	str	r2, [r3, #44]	@ 0x2c
  }
  
  
  /* Channel sampling time configuration */
  /* For channels 10 to 17 */
  if (sConfig->Channel >= ADC_CHANNEL_10)
 8002960:	683b      	ldr	r3, [r7, #0]
 8002962:	681b      	ldr	r3, [r3, #0]
 8002964:	2b09      	cmp	r3, #9
 8002966:	d91c      	bls.n	80029a2 <HAL_ADC_ConfigChannel+0x126>
  {
    MODIFY_REG(hadc->Instance->SMPR1                             ,
 8002968:	687b      	ldr	r3, [r7, #4]
 800296a:	681b      	ldr	r3, [r3, #0]
 800296c:	68d9      	ldr	r1, [r3, #12]
 800296e:	683b      	ldr	r3, [r7, #0]
 8002970:	681a      	ldr	r2, [r3, #0]
 8002972:	4613      	mov	r3, r2
 8002974:	005b      	lsls	r3, r3, #1
 8002976:	4413      	add	r3, r2
 8002978:	3b1e      	subs	r3, #30
 800297a:	2207      	movs	r2, #7
 800297c:	fa02 f303 	lsl.w	r3, r2, r3
 8002980:	43db      	mvns	r3, r3
 8002982:	4019      	ands	r1, r3
 8002984:	683b      	ldr	r3, [r7, #0]
 8002986:	6898      	ldr	r0, [r3, #8]
 8002988:	683b      	ldr	r3, [r7, #0]
 800298a:	681a      	ldr	r2, [r3, #0]
 800298c:	4613      	mov	r3, r2
 800298e:	005b      	lsls	r3, r3, #1
 8002990:	4413      	add	r3, r2
 8002992:	3b1e      	subs	r3, #30
 8002994:	fa00 f203 	lsl.w	r2, r0, r3
 8002998:	687b      	ldr	r3, [r7, #4]
 800299a:	681b      	ldr	r3, [r3, #0]
 800299c:	430a      	orrs	r2, r1
 800299e:	60da      	str	r2, [r3, #12]
 80029a0:	e019      	b.n	80029d6 <HAL_ADC_ConfigChannel+0x15a>
               ADC_SMPR1(ADC_SMPR1_SMP10, sConfig->Channel)      ,
               ADC_SMPR1(sConfig->SamplingTime, sConfig->Channel) );
  }
  else /* For channels 0 to 9 */
  {
    MODIFY_REG(hadc->Instance->SMPR2                             ,
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	681b      	ldr	r3, [r3, #0]
 80029a6:	6919      	ldr	r1, [r3, #16]
 80029a8:	683b      	ldr	r3, [r7, #0]
 80029aa:	681a      	ldr	r2, [r3, #0]
 80029ac:	4613      	mov	r3, r2
 80029ae:	005b      	lsls	r3, r3, #1
 80029b0:	4413      	add	r3, r2
 80029b2:	2207      	movs	r2, #7
 80029b4:	fa02 f303 	lsl.w	r3, r2, r3
 80029b8:	43db      	mvns	r3, r3
 80029ba:	4019      	ands	r1, r3
 80029bc:	683b      	ldr	r3, [r7, #0]
 80029be:	6898      	ldr	r0, [r3, #8]
 80029c0:	683b      	ldr	r3, [r7, #0]
 80029c2:	681a      	ldr	r2, [r3, #0]
 80029c4:	4613      	mov	r3, r2
 80029c6:	005b      	lsls	r3, r3, #1
 80029c8:	4413      	add	r3, r2
 80029ca:	fa00 f203 	lsl.w	r2, r0, r3
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	681b      	ldr	r3, [r3, #0]
 80029d2:	430a      	orrs	r2, r1
 80029d4:	611a      	str	r2, [r3, #16]
               ADC_SMPR2(sConfig->SamplingTime, sConfig->Channel) );
  }
  
  /* If ADC1 Channel_16 or Channel_17 is selected, enable Temperature sensor  */
  /* and VREFINT measurement path.                                            */
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80029d6:	683b      	ldr	r3, [r7, #0]
 80029d8:	681b      	ldr	r3, [r3, #0]
 80029da:	2b10      	cmp	r3, #16
 80029dc:	d003      	beq.n	80029e6 <HAL_ADC_ConfigChannel+0x16a>
      (sConfig->Channel == ADC_CHANNEL_VREFINT)      )
 80029de:	683b      	ldr	r3, [r7, #0]
 80029e0:	681b      	ldr	r3, [r3, #0]
  if ((sConfig->Channel == ADC_CHANNEL_TEMPSENSOR) ||
 80029e2:	2b11      	cmp	r3, #17
 80029e4:	d132      	bne.n	8002a4c <HAL_ADC_ConfigChannel+0x1d0>
  {
    /* For STM32F1 devices with several ADC: Only ADC1 can access internal    */
    /* measurement channels (VrefInt/TempSensor). If these channels are       */
    /* intended to be set on other ADC instances, an error is reported.       */
    if (hadc->Instance == ADC1)
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	4a1d      	ldr	r2, [pc, #116]	@ (8002a60 <HAL_ADC_ConfigChannel+0x1e4>)
 80029ec:	4293      	cmp	r3, r2
 80029ee:	d125      	bne.n	8002a3c <HAL_ADC_ConfigChannel+0x1c0>
    {
      if (READ_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE) == RESET)
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	681b      	ldr	r3, [r3, #0]
 80029f4:	689b      	ldr	r3, [r3, #8]
 80029f6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d126      	bne.n	8002a4c <HAL_ADC_ConfigChannel+0x1d0>
      {
        SET_BIT(hadc->Instance->CR2, ADC_CR2_TSVREFE);
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	681b      	ldr	r3, [r3, #0]
 8002a02:	689a      	ldr	r2, [r3, #8]
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	f442 0200 	orr.w	r2, r2, #8388608	@ 0x800000
 8002a0c:	609a      	str	r2, [r3, #8]
        
        if (sConfig->Channel == ADC_CHANNEL_TEMPSENSOR)
 8002a0e:	683b      	ldr	r3, [r7, #0]
 8002a10:	681b      	ldr	r3, [r3, #0]
 8002a12:	2b10      	cmp	r3, #16
 8002a14:	d11a      	bne.n	8002a4c <HAL_ADC_ConfigChannel+0x1d0>
        {
          /* Delay for temperature sensor stabilization time */
          /* Compute number of CPU cycles to wait for */
          wait_loop_index = (ADC_TEMPSENSOR_DELAY_US * (SystemCoreClock / 1000000U));
 8002a16:	4b13      	ldr	r3, [pc, #76]	@ (8002a64 <HAL_ADC_ConfigChannel+0x1e8>)
 8002a18:	681b      	ldr	r3, [r3, #0]
 8002a1a:	4a13      	ldr	r2, [pc, #76]	@ (8002a68 <HAL_ADC_ConfigChannel+0x1ec>)
 8002a1c:	fba2 2303 	umull	r2, r3, r2, r3
 8002a20:	0c9a      	lsrs	r2, r3, #18
 8002a22:	4613      	mov	r3, r2
 8002a24:	009b      	lsls	r3, r3, #2
 8002a26:	4413      	add	r3, r2
 8002a28:	005b      	lsls	r3, r3, #1
 8002a2a:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002a2c:	e002      	b.n	8002a34 <HAL_ADC_ConfigChannel+0x1b8>
          {
            wait_loop_index--;
 8002a2e:	68bb      	ldr	r3, [r7, #8]
 8002a30:	3b01      	subs	r3, #1
 8002a32:	60bb      	str	r3, [r7, #8]
          while(wait_loop_index != 0U)
 8002a34:	68bb      	ldr	r3, [r7, #8]
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d1f9      	bne.n	8002a2e <HAL_ADC_ConfigChannel+0x1b2>
 8002a3a:	e007      	b.n	8002a4c <HAL_ADC_ConfigChannel+0x1d0>
      }
    }
    else
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 8002a3c:	687b      	ldr	r3, [r7, #4]
 8002a3e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002a40:	f043 0220 	orr.w	r2, r3, #32
 8002a44:	687b      	ldr	r3, [r7, #4]
 8002a46:	629a      	str	r2, [r3, #40]	@ 0x28
      
      tmp_hal_status = HAL_ERROR;
 8002a48:	2301      	movs	r3, #1
 8002a4a:	73fb      	strb	r3, [r7, #15]
    }
  }
  
  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8002a4c:	687b      	ldr	r3, [r7, #4]
 8002a4e:	2200      	movs	r2, #0
 8002a50:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  
  /* Return function status */
  return tmp_hal_status;
 8002a54:	7bfb      	ldrb	r3, [r7, #15]
}
 8002a56:	4618      	mov	r0, r3
 8002a58:	3714      	adds	r7, #20
 8002a5a:	46bd      	mov	sp, r7
 8002a5c:	bc80      	pop	{r7}
 8002a5e:	4770      	bx	lr
 8002a60:	40012400 	.word	0x40012400
 8002a64:	20000030 	.word	0x20000030
 8002a68:	431bde83 	.word	0x431bde83

08002a6c <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef* hadc)
{
 8002a6c:	b580      	push	{r7, lr}
 8002a6e:	b084      	sub	sp, #16
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002a74:	2300      	movs	r3, #0
 8002a76:	60fb      	str	r3, [r7, #12]
  __IO uint32_t wait_loop_index = 0U;
 8002a78:	2300      	movs	r3, #0
 8002a7a:	60bb      	str	r3, [r7, #8]
  
  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (ADC_IS_ENABLE(hadc) == RESET)
 8002a7c:	687b      	ldr	r3, [r7, #4]
 8002a7e:	681b      	ldr	r3, [r3, #0]
 8002a80:	689b      	ldr	r3, [r3, #8]
 8002a82:	f003 0301 	and.w	r3, r3, #1
 8002a86:	2b01      	cmp	r3, #1
 8002a88:	d040      	beq.n	8002b0c <ADC_Enable+0xa0>
  {
    /* Enable the Peripheral */
    __HAL_ADC_ENABLE(hadc);
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	681b      	ldr	r3, [r3, #0]
 8002a8e:	689a      	ldr	r2, [r3, #8]
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	f042 0201 	orr.w	r2, r2, #1
 8002a98:	609a      	str	r2, [r3, #8]
    
    /* Delay for ADC stabilization time */
    /* Compute number of CPU cycles to wait for */
    wait_loop_index = (ADC_STAB_DELAY_US * (SystemCoreClock / 1000000U));
 8002a9a:	4b1f      	ldr	r3, [pc, #124]	@ (8002b18 <ADC_Enable+0xac>)
 8002a9c:	681b      	ldr	r3, [r3, #0]
 8002a9e:	4a1f      	ldr	r2, [pc, #124]	@ (8002b1c <ADC_Enable+0xb0>)
 8002aa0:	fba2 2303 	umull	r2, r3, r2, r3
 8002aa4:	0c9b      	lsrs	r3, r3, #18
 8002aa6:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002aa8:	e002      	b.n	8002ab0 <ADC_Enable+0x44>
    {
      wait_loop_index--;
 8002aaa:	68bb      	ldr	r3, [r7, #8]
 8002aac:	3b01      	subs	r3, #1
 8002aae:	60bb      	str	r3, [r7, #8]
    while(wait_loop_index != 0U)
 8002ab0:	68bb      	ldr	r3, [r7, #8]
 8002ab2:	2b00      	cmp	r3, #0
 8002ab4:	d1f9      	bne.n	8002aaa <ADC_Enable+0x3e>
    }
    
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002ab6:	f7ff fbef 	bl	8002298 <HAL_GetTick>
 8002aba:	60f8      	str	r0, [r7, #12]

    /* Wait for ADC effectively enabled */
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002abc:	e01f      	b.n	8002afe <ADC_Enable+0x92>
    {
      if((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 8002abe:	f7ff fbeb 	bl	8002298 <HAL_GetTick>
 8002ac2:	4602      	mov	r2, r0
 8002ac4:	68fb      	ldr	r3, [r7, #12]
 8002ac6:	1ad3      	subs	r3, r2, r3
 8002ac8:	2b02      	cmp	r3, #2
 8002aca:	d918      	bls.n	8002afe <ADC_Enable+0x92>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) == RESET)
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	689b      	ldr	r3, [r3, #8]
 8002ad2:	f003 0301 	and.w	r3, r3, #1
 8002ad6:	2b01      	cmp	r3, #1
 8002ad8:	d011      	beq.n	8002afe <ADC_Enable+0x92>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002ada:	687b      	ldr	r3, [r7, #4]
 8002adc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002ade:	f043 0210 	orr.w	r2, r3, #16
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002aea:	f043 0201 	orr.w	r2, r3, #1
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	62da      	str	r2, [r3, #44]	@ 0x2c

          /* Process unlocked */
          __HAL_UNLOCK(hadc);
 8002af2:	687b      	ldr	r3, [r7, #4]
 8002af4:	2200      	movs	r2, #0
 8002af6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

          return HAL_ERROR;
 8002afa:	2301      	movs	r3, #1
 8002afc:	e007      	b.n	8002b0e <ADC_Enable+0xa2>
    while(ADC_IS_ENABLE(hadc) == RESET)
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	681b      	ldr	r3, [r3, #0]
 8002b02:	689b      	ldr	r3, [r3, #8]
 8002b04:	f003 0301 	and.w	r3, r3, #1
 8002b08:	2b01      	cmp	r3, #1
 8002b0a:	d1d8      	bne.n	8002abe <ADC_Enable+0x52>
      }
    }
  }
   
  /* Return HAL status */
  return HAL_OK;
 8002b0c:	2300      	movs	r3, #0
}
 8002b0e:	4618      	mov	r0, r3
 8002b10:	3710      	adds	r7, #16
 8002b12:	46bd      	mov	sp, r7
 8002b14:	bd80      	pop	{r7, pc}
 8002b16:	bf00      	nop
 8002b18:	20000030 	.word	0x20000030
 8002b1c:	431bde83 	.word	0x431bde83

08002b20 <ADC_ConversionStop_Disable>:
  *         stopped to disable the ADC.
  * @param  hadc: ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_ConversionStop_Disable(ADC_HandleTypeDef* hadc)
{
 8002b20:	b580      	push	{r7, lr}
 8002b22:	b084      	sub	sp, #16
 8002b24:	af00      	add	r7, sp, #0
 8002b26:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8002b28:	2300      	movs	r3, #0
 8002b2a:	60fb      	str	r3, [r7, #12]
  
  /* Verification if ADC is not already disabled */
  if (ADC_IS_ENABLE(hadc) != RESET)
 8002b2c:	687b      	ldr	r3, [r7, #4]
 8002b2e:	681b      	ldr	r3, [r3, #0]
 8002b30:	689b      	ldr	r3, [r3, #8]
 8002b32:	f003 0301 	and.w	r3, r3, #1
 8002b36:	2b01      	cmp	r3, #1
 8002b38:	d12e      	bne.n	8002b98 <ADC_ConversionStop_Disable+0x78>
  {
    /* Disable the ADC peripheral */
    __HAL_ADC_DISABLE(hadc);
 8002b3a:	687b      	ldr	r3, [r7, #4]
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	689a      	ldr	r2, [r3, #8]
 8002b40:	687b      	ldr	r3, [r7, #4]
 8002b42:	681b      	ldr	r3, [r3, #0]
 8002b44:	f022 0201 	bic.w	r2, r2, #1
 8002b48:	609a      	str	r2, [r3, #8]
     
    /* Get tick count */
    tickstart = HAL_GetTick();
 8002b4a:	f7ff fba5 	bl	8002298 <HAL_GetTick>
 8002b4e:	60f8      	str	r0, [r7, #12]
    
    /* Wait for ADC effectively disabled */
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002b50:	e01b      	b.n	8002b8a <ADC_ConversionStop_Disable+0x6a>
    {
      if((HAL_GetTick() - tickstart) > ADC_DISABLE_TIMEOUT)
 8002b52:	f7ff fba1 	bl	8002298 <HAL_GetTick>
 8002b56:	4602      	mov	r2, r0
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	1ad3      	subs	r3, r2, r3
 8002b5c:	2b02      	cmp	r3, #2
 8002b5e:	d914      	bls.n	8002b8a <ADC_ConversionStop_Disable+0x6a>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if(ADC_IS_ENABLE(hadc) != RESET)
 8002b60:	687b      	ldr	r3, [r7, #4]
 8002b62:	681b      	ldr	r3, [r3, #0]
 8002b64:	689b      	ldr	r3, [r3, #8]
 8002b66:	f003 0301 	and.w	r3, r3, #1
 8002b6a:	2b01      	cmp	r3, #1
 8002b6c:	d10d      	bne.n	8002b8a <ADC_ConversionStop_Disable+0x6a>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8002b6e:	687b      	ldr	r3, [r7, #4]
 8002b70:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002b72:	f043 0210 	orr.w	r2, r3, #16
 8002b76:	687b      	ldr	r3, [r7, #4]
 8002b78:	629a      	str	r2, [r3, #40]	@ 0x28

          /* Set ADC error code to ADC IP internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8002b7a:	687b      	ldr	r3, [r7, #4]
 8002b7c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002b7e:	f043 0201 	orr.w	r2, r3, #1
 8002b82:	687b      	ldr	r3, [r7, #4]
 8002b84:	62da      	str	r2, [r3, #44]	@ 0x2c

          return HAL_ERROR;
 8002b86:	2301      	movs	r3, #1
 8002b88:	e007      	b.n	8002b9a <ADC_ConversionStop_Disable+0x7a>
    while(ADC_IS_ENABLE(hadc) != RESET)
 8002b8a:	687b      	ldr	r3, [r7, #4]
 8002b8c:	681b      	ldr	r3, [r3, #0]
 8002b8e:	689b      	ldr	r3, [r3, #8]
 8002b90:	f003 0301 	and.w	r3, r3, #1
 8002b94:	2b01      	cmp	r3, #1
 8002b96:	d0dc      	beq.n	8002b52 <ADC_ConversionStop_Disable+0x32>
      }
    }
  }
  
  /* Return HAL status */
  return HAL_OK;
 8002b98:	2300      	movs	r3, #0
}
 8002b9a:	4618      	mov	r0, r3
 8002b9c:	3710      	adds	r7, #16
 8002b9e:	46bd      	mov	sp, r7
 8002ba0:	bd80      	pop	{r7, pc}
	...

08002ba4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002ba4:	b480      	push	{r7}
 8002ba6:	b085      	sub	sp, #20
 8002ba8:	af00      	add	r7, sp, #0
 8002baa:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	f003 0307 	and.w	r3, r3, #7
 8002bb2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002bb4:	4b0c      	ldr	r3, [pc, #48]	@ (8002be8 <__NVIC_SetPriorityGrouping+0x44>)
 8002bb6:	68db      	ldr	r3, [r3, #12]
 8002bb8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002bba:	68ba      	ldr	r2, [r7, #8]
 8002bbc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8002bc0:	4013      	ands	r3, r2
 8002bc2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8002bc4:	68fb      	ldr	r3, [r7, #12]
 8002bc6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002bc8:	68bb      	ldr	r3, [r7, #8]
 8002bca:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002bcc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8002bd0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002bd4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002bd6:	4a04      	ldr	r2, [pc, #16]	@ (8002be8 <__NVIC_SetPriorityGrouping+0x44>)
 8002bd8:	68bb      	ldr	r3, [r7, #8]
 8002bda:	60d3      	str	r3, [r2, #12]
}
 8002bdc:	bf00      	nop
 8002bde:	3714      	adds	r7, #20
 8002be0:	46bd      	mov	sp, r7
 8002be2:	bc80      	pop	{r7}
 8002be4:	4770      	bx	lr
 8002be6:	bf00      	nop
 8002be8:	e000ed00 	.word	0xe000ed00

08002bec <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002bec:	b480      	push	{r7}
 8002bee:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002bf0:	4b04      	ldr	r3, [pc, #16]	@ (8002c04 <__NVIC_GetPriorityGrouping+0x18>)
 8002bf2:	68db      	ldr	r3, [r3, #12]
 8002bf4:	0a1b      	lsrs	r3, r3, #8
 8002bf6:	f003 0307 	and.w	r3, r3, #7
}
 8002bfa:	4618      	mov	r0, r3
 8002bfc:	46bd      	mov	sp, r7
 8002bfe:	bc80      	pop	{r7}
 8002c00:	4770      	bx	lr
 8002c02:	bf00      	nop
 8002c04:	e000ed00 	.word	0xe000ed00

08002c08 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002c08:	b480      	push	{r7}
 8002c0a:	b083      	sub	sp, #12
 8002c0c:	af00      	add	r7, sp, #0
 8002c0e:	4603      	mov	r3, r0
 8002c10:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c12:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c16:	2b00      	cmp	r3, #0
 8002c18:	db0b      	blt.n	8002c32 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002c1a:	79fb      	ldrb	r3, [r7, #7]
 8002c1c:	f003 021f 	and.w	r2, r3, #31
 8002c20:	4906      	ldr	r1, [pc, #24]	@ (8002c3c <__NVIC_EnableIRQ+0x34>)
 8002c22:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c26:	095b      	lsrs	r3, r3, #5
 8002c28:	2001      	movs	r0, #1
 8002c2a:	fa00 f202 	lsl.w	r2, r0, r2
 8002c2e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8002c32:	bf00      	nop
 8002c34:	370c      	adds	r7, #12
 8002c36:	46bd      	mov	sp, r7
 8002c38:	bc80      	pop	{r7}
 8002c3a:	4770      	bx	lr
 8002c3c:	e000e100 	.word	0xe000e100

08002c40 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002c40:	b480      	push	{r7}
 8002c42:	b083      	sub	sp, #12
 8002c44:	af00      	add	r7, sp, #0
 8002c46:	4603      	mov	r3, r0
 8002c48:	6039      	str	r1, [r7, #0]
 8002c4a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c4c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c50:	2b00      	cmp	r3, #0
 8002c52:	db0a      	blt.n	8002c6a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c54:	683b      	ldr	r3, [r7, #0]
 8002c56:	b2da      	uxtb	r2, r3
 8002c58:	490c      	ldr	r1, [pc, #48]	@ (8002c8c <__NVIC_SetPriority+0x4c>)
 8002c5a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c5e:	0112      	lsls	r2, r2, #4
 8002c60:	b2d2      	uxtb	r2, r2
 8002c62:	440b      	add	r3, r1
 8002c64:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002c68:	e00a      	b.n	8002c80 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c6a:	683b      	ldr	r3, [r7, #0]
 8002c6c:	b2da      	uxtb	r2, r3
 8002c6e:	4908      	ldr	r1, [pc, #32]	@ (8002c90 <__NVIC_SetPriority+0x50>)
 8002c70:	79fb      	ldrb	r3, [r7, #7]
 8002c72:	f003 030f 	and.w	r3, r3, #15
 8002c76:	3b04      	subs	r3, #4
 8002c78:	0112      	lsls	r2, r2, #4
 8002c7a:	b2d2      	uxtb	r2, r2
 8002c7c:	440b      	add	r3, r1
 8002c7e:	761a      	strb	r2, [r3, #24]
}
 8002c80:	bf00      	nop
 8002c82:	370c      	adds	r7, #12
 8002c84:	46bd      	mov	sp, r7
 8002c86:	bc80      	pop	{r7}
 8002c88:	4770      	bx	lr
 8002c8a:	bf00      	nop
 8002c8c:	e000e100 	.word	0xe000e100
 8002c90:	e000ed00 	.word	0xe000ed00

08002c94 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c94:	b480      	push	{r7}
 8002c96:	b089      	sub	sp, #36	@ 0x24
 8002c98:	af00      	add	r7, sp, #0
 8002c9a:	60f8      	str	r0, [r7, #12]
 8002c9c:	60b9      	str	r1, [r7, #8]
 8002c9e:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002ca0:	68fb      	ldr	r3, [r7, #12]
 8002ca2:	f003 0307 	and.w	r3, r3, #7
 8002ca6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002ca8:	69fb      	ldr	r3, [r7, #28]
 8002caa:	f1c3 0307 	rsb	r3, r3, #7
 8002cae:	2b04      	cmp	r3, #4
 8002cb0:	bf28      	it	cs
 8002cb2:	2304      	movcs	r3, #4
 8002cb4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002cb6:	69fb      	ldr	r3, [r7, #28]
 8002cb8:	3304      	adds	r3, #4
 8002cba:	2b06      	cmp	r3, #6
 8002cbc:	d902      	bls.n	8002cc4 <NVIC_EncodePriority+0x30>
 8002cbe:	69fb      	ldr	r3, [r7, #28]
 8002cc0:	3b03      	subs	r3, #3
 8002cc2:	e000      	b.n	8002cc6 <NVIC_EncodePriority+0x32>
 8002cc4:	2300      	movs	r3, #0
 8002cc6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002cc8:	f04f 32ff 	mov.w	r2, #4294967295
 8002ccc:	69bb      	ldr	r3, [r7, #24]
 8002cce:	fa02 f303 	lsl.w	r3, r2, r3
 8002cd2:	43da      	mvns	r2, r3
 8002cd4:	68bb      	ldr	r3, [r7, #8]
 8002cd6:	401a      	ands	r2, r3
 8002cd8:	697b      	ldr	r3, [r7, #20]
 8002cda:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002cdc:	f04f 31ff 	mov.w	r1, #4294967295
 8002ce0:	697b      	ldr	r3, [r7, #20]
 8002ce2:	fa01 f303 	lsl.w	r3, r1, r3
 8002ce6:	43d9      	mvns	r1, r3
 8002ce8:	687b      	ldr	r3, [r7, #4]
 8002cea:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002cec:	4313      	orrs	r3, r2
         );
}
 8002cee:	4618      	mov	r0, r3
 8002cf0:	3724      	adds	r7, #36	@ 0x24
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	bc80      	pop	{r7}
 8002cf6:	4770      	bx	lr

08002cf8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002cf8:	b580      	push	{r7, lr}
 8002cfa:	b082      	sub	sp, #8
 8002cfc:	af00      	add	r7, sp, #0
 8002cfe:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	3b01      	subs	r3, #1
 8002d04:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002d08:	d301      	bcc.n	8002d0e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002d0a:	2301      	movs	r3, #1
 8002d0c:	e00f      	b.n	8002d2e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002d0e:	4a0a      	ldr	r2, [pc, #40]	@ (8002d38 <SysTick_Config+0x40>)
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	3b01      	subs	r3, #1
 8002d14:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002d16:	210f      	movs	r1, #15
 8002d18:	f04f 30ff 	mov.w	r0, #4294967295
 8002d1c:	f7ff ff90 	bl	8002c40 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002d20:	4b05      	ldr	r3, [pc, #20]	@ (8002d38 <SysTick_Config+0x40>)
 8002d22:	2200      	movs	r2, #0
 8002d24:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002d26:	4b04      	ldr	r3, [pc, #16]	@ (8002d38 <SysTick_Config+0x40>)
 8002d28:	2207      	movs	r2, #7
 8002d2a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002d2c:	2300      	movs	r3, #0
}
 8002d2e:	4618      	mov	r0, r3
 8002d30:	3708      	adds	r7, #8
 8002d32:	46bd      	mov	sp, r7
 8002d34:	bd80      	pop	{r7, pc}
 8002d36:	bf00      	nop
 8002d38:	e000e010 	.word	0xe000e010

08002d3c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d3c:	b580      	push	{r7, lr}
 8002d3e:	b082      	sub	sp, #8
 8002d40:	af00      	add	r7, sp, #0
 8002d42:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002d44:	6878      	ldr	r0, [r7, #4]
 8002d46:	f7ff ff2d 	bl	8002ba4 <__NVIC_SetPriorityGrouping>
}
 8002d4a:	bf00      	nop
 8002d4c:	3708      	adds	r7, #8
 8002d4e:	46bd      	mov	sp, r7
 8002d50:	bd80      	pop	{r7, pc}

08002d52 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002d52:	b580      	push	{r7, lr}
 8002d54:	b086      	sub	sp, #24
 8002d56:	af00      	add	r7, sp, #0
 8002d58:	4603      	mov	r3, r0
 8002d5a:	60b9      	str	r1, [r7, #8]
 8002d5c:	607a      	str	r2, [r7, #4]
 8002d5e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002d60:	2300      	movs	r3, #0
 8002d62:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002d64:	f7ff ff42 	bl	8002bec <__NVIC_GetPriorityGrouping>
 8002d68:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002d6a:	687a      	ldr	r2, [r7, #4]
 8002d6c:	68b9      	ldr	r1, [r7, #8]
 8002d6e:	6978      	ldr	r0, [r7, #20]
 8002d70:	f7ff ff90 	bl	8002c94 <NVIC_EncodePriority>
 8002d74:	4602      	mov	r2, r0
 8002d76:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d7a:	4611      	mov	r1, r2
 8002d7c:	4618      	mov	r0, r3
 8002d7e:	f7ff ff5f 	bl	8002c40 <__NVIC_SetPriority>
}
 8002d82:	bf00      	nop
 8002d84:	3718      	adds	r7, #24
 8002d86:	46bd      	mov	sp, r7
 8002d88:	bd80      	pop	{r7, pc}

08002d8a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002d8a:	b580      	push	{r7, lr}
 8002d8c:	b082      	sub	sp, #8
 8002d8e:	af00      	add	r7, sp, #0
 8002d90:	4603      	mov	r3, r0
 8002d92:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8002d94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002d98:	4618      	mov	r0, r3
 8002d9a:	f7ff ff35 	bl	8002c08 <__NVIC_EnableIRQ>
}
 8002d9e:	bf00      	nop
 8002da0:	3708      	adds	r7, #8
 8002da2:	46bd      	mov	sp, r7
 8002da4:	bd80      	pop	{r7, pc}

08002da6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002da6:	b580      	push	{r7, lr}
 8002da8:	b082      	sub	sp, #8
 8002daa:	af00      	add	r7, sp, #0
 8002dac:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002dae:	6878      	ldr	r0, [r7, #4]
 8002db0:	f7ff ffa2 	bl	8002cf8 <SysTick_Config>
 8002db4:	4603      	mov	r3, r0
}
 8002db6:	4618      	mov	r0, r3
 8002db8:	3708      	adds	r7, #8
 8002dba:	46bd      	mov	sp, r7
 8002dbc:	bd80      	pop	{r7, pc}
	...

08002dc0 <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002dc0:	b480      	push	{r7}
 8002dc2:	b08b      	sub	sp, #44	@ 0x2c
 8002dc4:	af00      	add	r7, sp, #0
 8002dc6:	6078      	str	r0, [r7, #4]
 8002dc8:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002dca:	2300      	movs	r3, #0
 8002dcc:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 8002dce:	2300      	movs	r3, #0
 8002dd0:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 8002dd2:	e169      	b.n	80030a8 <HAL_GPIO_Init+0x2e8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002dd4:	2201      	movs	r2, #1
 8002dd6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002dd8:	fa02 f303 	lsl.w	r3, r2, r3
 8002ddc:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002dde:	683b      	ldr	r3, [r7, #0]
 8002de0:	681b      	ldr	r3, [r3, #0]
 8002de2:	69fa      	ldr	r2, [r7, #28]
 8002de4:	4013      	ands	r3, r2
 8002de6:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002de8:	69ba      	ldr	r2, [r7, #24]
 8002dea:	69fb      	ldr	r3, [r7, #28]
 8002dec:	429a      	cmp	r2, r3
 8002dee:	f040 8158 	bne.w	80030a2 <HAL_GPIO_Init+0x2e2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 8002df2:	683b      	ldr	r3, [r7, #0]
 8002df4:	685b      	ldr	r3, [r3, #4]
 8002df6:	4a9a      	ldr	r2, [pc, #616]	@ (8003060 <HAL_GPIO_Init+0x2a0>)
 8002df8:	4293      	cmp	r3, r2
 8002dfa:	d05e      	beq.n	8002eba <HAL_GPIO_Init+0xfa>
 8002dfc:	4a98      	ldr	r2, [pc, #608]	@ (8003060 <HAL_GPIO_Init+0x2a0>)
 8002dfe:	4293      	cmp	r3, r2
 8002e00:	d875      	bhi.n	8002eee <HAL_GPIO_Init+0x12e>
 8002e02:	4a98      	ldr	r2, [pc, #608]	@ (8003064 <HAL_GPIO_Init+0x2a4>)
 8002e04:	4293      	cmp	r3, r2
 8002e06:	d058      	beq.n	8002eba <HAL_GPIO_Init+0xfa>
 8002e08:	4a96      	ldr	r2, [pc, #600]	@ (8003064 <HAL_GPIO_Init+0x2a4>)
 8002e0a:	4293      	cmp	r3, r2
 8002e0c:	d86f      	bhi.n	8002eee <HAL_GPIO_Init+0x12e>
 8002e0e:	4a96      	ldr	r2, [pc, #600]	@ (8003068 <HAL_GPIO_Init+0x2a8>)
 8002e10:	4293      	cmp	r3, r2
 8002e12:	d052      	beq.n	8002eba <HAL_GPIO_Init+0xfa>
 8002e14:	4a94      	ldr	r2, [pc, #592]	@ (8003068 <HAL_GPIO_Init+0x2a8>)
 8002e16:	4293      	cmp	r3, r2
 8002e18:	d869      	bhi.n	8002eee <HAL_GPIO_Init+0x12e>
 8002e1a:	4a94      	ldr	r2, [pc, #592]	@ (800306c <HAL_GPIO_Init+0x2ac>)
 8002e1c:	4293      	cmp	r3, r2
 8002e1e:	d04c      	beq.n	8002eba <HAL_GPIO_Init+0xfa>
 8002e20:	4a92      	ldr	r2, [pc, #584]	@ (800306c <HAL_GPIO_Init+0x2ac>)
 8002e22:	4293      	cmp	r3, r2
 8002e24:	d863      	bhi.n	8002eee <HAL_GPIO_Init+0x12e>
 8002e26:	4a92      	ldr	r2, [pc, #584]	@ (8003070 <HAL_GPIO_Init+0x2b0>)
 8002e28:	4293      	cmp	r3, r2
 8002e2a:	d046      	beq.n	8002eba <HAL_GPIO_Init+0xfa>
 8002e2c:	4a90      	ldr	r2, [pc, #576]	@ (8003070 <HAL_GPIO_Init+0x2b0>)
 8002e2e:	4293      	cmp	r3, r2
 8002e30:	d85d      	bhi.n	8002eee <HAL_GPIO_Init+0x12e>
 8002e32:	2b12      	cmp	r3, #18
 8002e34:	d82a      	bhi.n	8002e8c <HAL_GPIO_Init+0xcc>
 8002e36:	2b12      	cmp	r3, #18
 8002e38:	d859      	bhi.n	8002eee <HAL_GPIO_Init+0x12e>
 8002e3a:	a201      	add	r2, pc, #4	@ (adr r2, 8002e40 <HAL_GPIO_Init+0x80>)
 8002e3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8002e40:	08002ebb 	.word	0x08002ebb
 8002e44:	08002e95 	.word	0x08002e95
 8002e48:	08002ea7 	.word	0x08002ea7
 8002e4c:	08002ee9 	.word	0x08002ee9
 8002e50:	08002eef 	.word	0x08002eef
 8002e54:	08002eef 	.word	0x08002eef
 8002e58:	08002eef 	.word	0x08002eef
 8002e5c:	08002eef 	.word	0x08002eef
 8002e60:	08002eef 	.word	0x08002eef
 8002e64:	08002eef 	.word	0x08002eef
 8002e68:	08002eef 	.word	0x08002eef
 8002e6c:	08002eef 	.word	0x08002eef
 8002e70:	08002eef 	.word	0x08002eef
 8002e74:	08002eef 	.word	0x08002eef
 8002e78:	08002eef 	.word	0x08002eef
 8002e7c:	08002eef 	.word	0x08002eef
 8002e80:	08002eef 	.word	0x08002eef
 8002e84:	08002e9d 	.word	0x08002e9d
 8002e88:	08002eb1 	.word	0x08002eb1
 8002e8c:	4a79      	ldr	r2, [pc, #484]	@ (8003074 <HAL_GPIO_Init+0x2b4>)
 8002e8e:	4293      	cmp	r3, r2
 8002e90:	d013      	beq.n	8002eba <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 8002e92:	e02c      	b.n	8002eee <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 8002e94:	683b      	ldr	r3, [r7, #0]
 8002e96:	68db      	ldr	r3, [r3, #12]
 8002e98:	623b      	str	r3, [r7, #32]
          break;
 8002e9a:	e029      	b.n	8002ef0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 8002e9c:	683b      	ldr	r3, [r7, #0]
 8002e9e:	68db      	ldr	r3, [r3, #12]
 8002ea0:	3304      	adds	r3, #4
 8002ea2:	623b      	str	r3, [r7, #32]
          break;
 8002ea4:	e024      	b.n	8002ef0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 8002ea6:	683b      	ldr	r3, [r7, #0]
 8002ea8:	68db      	ldr	r3, [r3, #12]
 8002eaa:	3308      	adds	r3, #8
 8002eac:	623b      	str	r3, [r7, #32]
          break;
 8002eae:	e01f      	b.n	8002ef0 <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 8002eb0:	683b      	ldr	r3, [r7, #0]
 8002eb2:	68db      	ldr	r3, [r3, #12]
 8002eb4:	330c      	adds	r3, #12
 8002eb6:	623b      	str	r3, [r7, #32]
          break;
 8002eb8:	e01a      	b.n	8002ef0 <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 8002eba:	683b      	ldr	r3, [r7, #0]
 8002ebc:	689b      	ldr	r3, [r3, #8]
 8002ebe:	2b00      	cmp	r3, #0
 8002ec0:	d102      	bne.n	8002ec8 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 8002ec2:	2304      	movs	r3, #4
 8002ec4:	623b      	str	r3, [r7, #32]
          break;
 8002ec6:	e013      	b.n	8002ef0 <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002ec8:	683b      	ldr	r3, [r7, #0]
 8002eca:	689b      	ldr	r3, [r3, #8]
 8002ecc:	2b01      	cmp	r3, #1
 8002ece:	d105      	bne.n	8002edc <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002ed0:	2308      	movs	r3, #8
 8002ed2:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002ed4:	687b      	ldr	r3, [r7, #4]
 8002ed6:	69fa      	ldr	r2, [r7, #28]
 8002ed8:	611a      	str	r2, [r3, #16]
          break;
 8002eda:	e009      	b.n	8002ef0 <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002edc:	2308      	movs	r3, #8
 8002ede:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 8002ee0:	687b      	ldr	r3, [r7, #4]
 8002ee2:	69fa      	ldr	r2, [r7, #28]
 8002ee4:	615a      	str	r2, [r3, #20]
          break;
 8002ee6:	e003      	b.n	8002ef0 <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002ee8:	2300      	movs	r3, #0
 8002eea:	623b      	str	r3, [r7, #32]
          break;
 8002eec:	e000      	b.n	8002ef0 <HAL_GPIO_Init+0x130>
          break;
 8002eee:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 8002ef0:	69bb      	ldr	r3, [r7, #24]
 8002ef2:	2bff      	cmp	r3, #255	@ 0xff
 8002ef4:	d801      	bhi.n	8002efa <HAL_GPIO_Init+0x13a>
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	e001      	b.n	8002efe <HAL_GPIO_Init+0x13e>
 8002efa:	687b      	ldr	r3, [r7, #4]
 8002efc:	3304      	adds	r3, #4
 8002efe:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 8002f00:	69bb      	ldr	r3, [r7, #24]
 8002f02:	2bff      	cmp	r3, #255	@ 0xff
 8002f04:	d802      	bhi.n	8002f0c <HAL_GPIO_Init+0x14c>
 8002f06:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f08:	009b      	lsls	r3, r3, #2
 8002f0a:	e002      	b.n	8002f12 <HAL_GPIO_Init+0x152>
 8002f0c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f0e:	3b08      	subs	r3, #8
 8002f10:	009b      	lsls	r3, r3, #2
 8002f12:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002f14:	697b      	ldr	r3, [r7, #20]
 8002f16:	681a      	ldr	r2, [r3, #0]
 8002f18:	210f      	movs	r1, #15
 8002f1a:	693b      	ldr	r3, [r7, #16]
 8002f1c:	fa01 f303 	lsl.w	r3, r1, r3
 8002f20:	43db      	mvns	r3, r3
 8002f22:	401a      	ands	r2, r3
 8002f24:	6a39      	ldr	r1, [r7, #32]
 8002f26:	693b      	ldr	r3, [r7, #16]
 8002f28:	fa01 f303 	lsl.w	r3, r1, r3
 8002f2c:	431a      	orrs	r2, r3
 8002f2e:	697b      	ldr	r3, [r7, #20]
 8002f30:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002f32:	683b      	ldr	r3, [r7, #0]
 8002f34:	685b      	ldr	r3, [r3, #4]
 8002f36:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002f3a:	2b00      	cmp	r3, #0
 8002f3c:	f000 80b1 	beq.w	80030a2 <HAL_GPIO_Init+0x2e2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 8002f40:	4b4d      	ldr	r3, [pc, #308]	@ (8003078 <HAL_GPIO_Init+0x2b8>)
 8002f42:	699b      	ldr	r3, [r3, #24]
 8002f44:	4a4c      	ldr	r2, [pc, #304]	@ (8003078 <HAL_GPIO_Init+0x2b8>)
 8002f46:	f043 0301 	orr.w	r3, r3, #1
 8002f4a:	6193      	str	r3, [r2, #24]
 8002f4c:	4b4a      	ldr	r3, [pc, #296]	@ (8003078 <HAL_GPIO_Init+0x2b8>)
 8002f4e:	699b      	ldr	r3, [r3, #24]
 8002f50:	f003 0301 	and.w	r3, r3, #1
 8002f54:	60bb      	str	r3, [r7, #8]
 8002f56:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002f58:	4a48      	ldr	r2, [pc, #288]	@ (800307c <HAL_GPIO_Init+0x2bc>)
 8002f5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f5c:	089b      	lsrs	r3, r3, #2
 8002f5e:	3302      	adds	r3, #2
 8002f60:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f64:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 8002f66:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002f68:	f003 0303 	and.w	r3, r3, #3
 8002f6c:	009b      	lsls	r3, r3, #2
 8002f6e:	220f      	movs	r2, #15
 8002f70:	fa02 f303 	lsl.w	r3, r2, r3
 8002f74:	43db      	mvns	r3, r3
 8002f76:	68fa      	ldr	r2, [r7, #12]
 8002f78:	4013      	ands	r3, r2
 8002f7a:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 8002f7c:	687b      	ldr	r3, [r7, #4]
 8002f7e:	4a40      	ldr	r2, [pc, #256]	@ (8003080 <HAL_GPIO_Init+0x2c0>)
 8002f80:	4293      	cmp	r3, r2
 8002f82:	d013      	beq.n	8002fac <HAL_GPIO_Init+0x1ec>
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	4a3f      	ldr	r2, [pc, #252]	@ (8003084 <HAL_GPIO_Init+0x2c4>)
 8002f88:	4293      	cmp	r3, r2
 8002f8a:	d00d      	beq.n	8002fa8 <HAL_GPIO_Init+0x1e8>
 8002f8c:	687b      	ldr	r3, [r7, #4]
 8002f8e:	4a3e      	ldr	r2, [pc, #248]	@ (8003088 <HAL_GPIO_Init+0x2c8>)
 8002f90:	4293      	cmp	r3, r2
 8002f92:	d007      	beq.n	8002fa4 <HAL_GPIO_Init+0x1e4>
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	4a3d      	ldr	r2, [pc, #244]	@ (800308c <HAL_GPIO_Init+0x2cc>)
 8002f98:	4293      	cmp	r3, r2
 8002f9a:	d101      	bne.n	8002fa0 <HAL_GPIO_Init+0x1e0>
 8002f9c:	2303      	movs	r3, #3
 8002f9e:	e006      	b.n	8002fae <HAL_GPIO_Init+0x1ee>
 8002fa0:	2304      	movs	r3, #4
 8002fa2:	e004      	b.n	8002fae <HAL_GPIO_Init+0x1ee>
 8002fa4:	2302      	movs	r3, #2
 8002fa6:	e002      	b.n	8002fae <HAL_GPIO_Init+0x1ee>
 8002fa8:	2301      	movs	r3, #1
 8002faa:	e000      	b.n	8002fae <HAL_GPIO_Init+0x1ee>
 8002fac:	2300      	movs	r3, #0
 8002fae:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8002fb0:	f002 0203 	and.w	r2, r2, #3
 8002fb4:	0092      	lsls	r2, r2, #2
 8002fb6:	4093      	lsls	r3, r2
 8002fb8:	68fa      	ldr	r2, [r7, #12]
 8002fba:	4313      	orrs	r3, r2
 8002fbc:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 8002fbe:	492f      	ldr	r1, [pc, #188]	@ (800307c <HAL_GPIO_Init+0x2bc>)
 8002fc0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002fc2:	089b      	lsrs	r3, r3, #2
 8002fc4:	3302      	adds	r3, #2
 8002fc6:	68fa      	ldr	r2, [r7, #12]
 8002fc8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 8002fcc:	683b      	ldr	r3, [r7, #0]
 8002fce:	685b      	ldr	r3, [r3, #4]
 8002fd0:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002fd4:	2b00      	cmp	r3, #0
 8002fd6:	d006      	beq.n	8002fe6 <HAL_GPIO_Init+0x226>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002fd8:	4b2d      	ldr	r3, [pc, #180]	@ (8003090 <HAL_GPIO_Init+0x2d0>)
 8002fda:	689a      	ldr	r2, [r3, #8]
 8002fdc:	492c      	ldr	r1, [pc, #176]	@ (8003090 <HAL_GPIO_Init+0x2d0>)
 8002fde:	69bb      	ldr	r3, [r7, #24]
 8002fe0:	4313      	orrs	r3, r2
 8002fe2:	608b      	str	r3, [r1, #8]
 8002fe4:	e006      	b.n	8002ff4 <HAL_GPIO_Init+0x234>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002fe6:	4b2a      	ldr	r3, [pc, #168]	@ (8003090 <HAL_GPIO_Init+0x2d0>)
 8002fe8:	689a      	ldr	r2, [r3, #8]
 8002fea:	69bb      	ldr	r3, [r7, #24]
 8002fec:	43db      	mvns	r3, r3
 8002fee:	4928      	ldr	r1, [pc, #160]	@ (8003090 <HAL_GPIO_Init+0x2d0>)
 8002ff0:	4013      	ands	r3, r2
 8002ff2:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002ff4:	683b      	ldr	r3, [r7, #0]
 8002ff6:	685b      	ldr	r3, [r3, #4]
 8002ff8:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8002ffc:	2b00      	cmp	r3, #0
 8002ffe:	d006      	beq.n	800300e <HAL_GPIO_Init+0x24e>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8003000:	4b23      	ldr	r3, [pc, #140]	@ (8003090 <HAL_GPIO_Init+0x2d0>)
 8003002:	68da      	ldr	r2, [r3, #12]
 8003004:	4922      	ldr	r1, [pc, #136]	@ (8003090 <HAL_GPIO_Init+0x2d0>)
 8003006:	69bb      	ldr	r3, [r7, #24]
 8003008:	4313      	orrs	r3, r2
 800300a:	60cb      	str	r3, [r1, #12]
 800300c:	e006      	b.n	800301c <HAL_GPIO_Init+0x25c>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800300e:	4b20      	ldr	r3, [pc, #128]	@ (8003090 <HAL_GPIO_Init+0x2d0>)
 8003010:	68da      	ldr	r2, [r3, #12]
 8003012:	69bb      	ldr	r3, [r7, #24]
 8003014:	43db      	mvns	r3, r3
 8003016:	491e      	ldr	r1, [pc, #120]	@ (8003090 <HAL_GPIO_Init+0x2d0>)
 8003018:	4013      	ands	r3, r2
 800301a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800301c:	683b      	ldr	r3, [r7, #0]
 800301e:	685b      	ldr	r3, [r3, #4]
 8003020:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003024:	2b00      	cmp	r3, #0
 8003026:	d006      	beq.n	8003036 <HAL_GPIO_Init+0x276>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8003028:	4b19      	ldr	r3, [pc, #100]	@ (8003090 <HAL_GPIO_Init+0x2d0>)
 800302a:	685a      	ldr	r2, [r3, #4]
 800302c:	4918      	ldr	r1, [pc, #96]	@ (8003090 <HAL_GPIO_Init+0x2d0>)
 800302e:	69bb      	ldr	r3, [r7, #24]
 8003030:	4313      	orrs	r3, r2
 8003032:	604b      	str	r3, [r1, #4]
 8003034:	e006      	b.n	8003044 <HAL_GPIO_Init+0x284>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8003036:	4b16      	ldr	r3, [pc, #88]	@ (8003090 <HAL_GPIO_Init+0x2d0>)
 8003038:	685a      	ldr	r2, [r3, #4]
 800303a:	69bb      	ldr	r3, [r7, #24]
 800303c:	43db      	mvns	r3, r3
 800303e:	4914      	ldr	r1, [pc, #80]	@ (8003090 <HAL_GPIO_Init+0x2d0>)
 8003040:	4013      	ands	r3, r2
 8003042:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8003044:	683b      	ldr	r3, [r7, #0]
 8003046:	685b      	ldr	r3, [r3, #4]
 8003048:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800304c:	2b00      	cmp	r3, #0
 800304e:	d021      	beq.n	8003094 <HAL_GPIO_Init+0x2d4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8003050:	4b0f      	ldr	r3, [pc, #60]	@ (8003090 <HAL_GPIO_Init+0x2d0>)
 8003052:	681a      	ldr	r2, [r3, #0]
 8003054:	490e      	ldr	r1, [pc, #56]	@ (8003090 <HAL_GPIO_Init+0x2d0>)
 8003056:	69bb      	ldr	r3, [r7, #24]
 8003058:	4313      	orrs	r3, r2
 800305a:	600b      	str	r3, [r1, #0]
 800305c:	e021      	b.n	80030a2 <HAL_GPIO_Init+0x2e2>
 800305e:	bf00      	nop
 8003060:	10320000 	.word	0x10320000
 8003064:	10310000 	.word	0x10310000
 8003068:	10220000 	.word	0x10220000
 800306c:	10210000 	.word	0x10210000
 8003070:	10120000 	.word	0x10120000
 8003074:	10110000 	.word	0x10110000
 8003078:	40021000 	.word	0x40021000
 800307c:	40010000 	.word	0x40010000
 8003080:	40010800 	.word	0x40010800
 8003084:	40010c00 	.word	0x40010c00
 8003088:	40011000 	.word	0x40011000
 800308c:	40011400 	.word	0x40011400
 8003090:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 8003094:	4b0b      	ldr	r3, [pc, #44]	@ (80030c4 <HAL_GPIO_Init+0x304>)
 8003096:	681a      	ldr	r2, [r3, #0]
 8003098:	69bb      	ldr	r3, [r7, #24]
 800309a:	43db      	mvns	r3, r3
 800309c:	4909      	ldr	r1, [pc, #36]	@ (80030c4 <HAL_GPIO_Init+0x304>)
 800309e:	4013      	ands	r3, r2
 80030a0:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80030a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030a4:	3301      	adds	r3, #1
 80030a6:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80030a8:	683b      	ldr	r3, [r7, #0]
 80030aa:	681a      	ldr	r2, [r3, #0]
 80030ac:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80030ae:	fa22 f303 	lsr.w	r3, r2, r3
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	f47f ae8e 	bne.w	8002dd4 <HAL_GPIO_Init+0x14>
  }
}
 80030b8:	bf00      	nop
 80030ba:	bf00      	nop
 80030bc:	372c      	adds	r7, #44	@ 0x2c
 80030be:	46bd      	mov	sp, r7
 80030c0:	bc80      	pop	{r7}
 80030c2:	4770      	bx	lr
 80030c4:	40010400 	.word	0x40010400

080030c8 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80030c8:	b580      	push	{r7, lr}
 80030ca:	b084      	sub	sp, #16
 80030cc:	af00      	add	r7, sp, #0
 80030ce:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80030d0:	687b      	ldr	r3, [r7, #4]
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d101      	bne.n	80030da <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80030d6:	2301      	movs	r3, #1
 80030d8:	e12b      	b.n	8003332 <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80030e0:	b2db      	uxtb	r3, r3
 80030e2:	2b00      	cmp	r3, #0
 80030e4:	d106      	bne.n	80030f4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	2200      	movs	r2, #0
 80030ea:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80030ee:	6878      	ldr	r0, [r7, #4]
 80030f0:	f7fe fea6 	bl	8001e40 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	2224      	movs	r2, #36	@ 0x24
 80030f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	681b      	ldr	r3, [r3, #0]
 8003100:	681a      	ldr	r2, [r3, #0]
 8003102:	687b      	ldr	r3, [r7, #4]
 8003104:	681b      	ldr	r3, [r3, #0]
 8003106:	f022 0201 	bic.w	r2, r2, #1
 800310a:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	681a      	ldr	r2, [r3, #0]
 8003112:	687b      	ldr	r3, [r7, #4]
 8003114:	681b      	ldr	r3, [r3, #0]
 8003116:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800311a:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 800311c:	687b      	ldr	r3, [r7, #4]
 800311e:	681b      	ldr	r3, [r3, #0]
 8003120:	681a      	ldr	r2, [r3, #0]
 8003122:	687b      	ldr	r3, [r7, #4]
 8003124:	681b      	ldr	r3, [r3, #0]
 8003126:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800312a:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 800312c:	f001 f832 	bl	8004194 <HAL_RCC_GetPCLK1Freq>
 8003130:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	685b      	ldr	r3, [r3, #4]
 8003136:	4a81      	ldr	r2, [pc, #516]	@ (800333c <HAL_I2C_Init+0x274>)
 8003138:	4293      	cmp	r3, r2
 800313a:	d807      	bhi.n	800314c <HAL_I2C_Init+0x84>
 800313c:	68fb      	ldr	r3, [r7, #12]
 800313e:	4a80      	ldr	r2, [pc, #512]	@ (8003340 <HAL_I2C_Init+0x278>)
 8003140:	4293      	cmp	r3, r2
 8003142:	bf94      	ite	ls
 8003144:	2301      	movls	r3, #1
 8003146:	2300      	movhi	r3, #0
 8003148:	b2db      	uxtb	r3, r3
 800314a:	e006      	b.n	800315a <HAL_I2C_Init+0x92>
 800314c:	68fb      	ldr	r3, [r7, #12]
 800314e:	4a7d      	ldr	r2, [pc, #500]	@ (8003344 <HAL_I2C_Init+0x27c>)
 8003150:	4293      	cmp	r3, r2
 8003152:	bf94      	ite	ls
 8003154:	2301      	movls	r3, #1
 8003156:	2300      	movhi	r3, #0
 8003158:	b2db      	uxtb	r3, r3
 800315a:	2b00      	cmp	r3, #0
 800315c:	d001      	beq.n	8003162 <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 800315e:	2301      	movs	r3, #1
 8003160:	e0e7      	b.n	8003332 <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 8003162:	68fb      	ldr	r3, [r7, #12]
 8003164:	4a78      	ldr	r2, [pc, #480]	@ (8003348 <HAL_I2C_Init+0x280>)
 8003166:	fba2 2303 	umull	r2, r3, r2, r3
 800316a:	0c9b      	lsrs	r3, r3, #18
 800316c:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 800316e:	687b      	ldr	r3, [r7, #4]
 8003170:	681b      	ldr	r3, [r3, #0]
 8003172:	685b      	ldr	r3, [r3, #4]
 8003174:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 8003178:	687b      	ldr	r3, [r7, #4]
 800317a:	681b      	ldr	r3, [r3, #0]
 800317c:	68ba      	ldr	r2, [r7, #8]
 800317e:	430a      	orrs	r2, r1
 8003180:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 8003182:	687b      	ldr	r3, [r7, #4]
 8003184:	681b      	ldr	r3, [r3, #0]
 8003186:	6a1b      	ldr	r3, [r3, #32]
 8003188:	f023 013f 	bic.w	r1, r3, #63	@ 0x3f
 800318c:	687b      	ldr	r3, [r7, #4]
 800318e:	685b      	ldr	r3, [r3, #4]
 8003190:	4a6a      	ldr	r2, [pc, #424]	@ (800333c <HAL_I2C_Init+0x274>)
 8003192:	4293      	cmp	r3, r2
 8003194:	d802      	bhi.n	800319c <HAL_I2C_Init+0xd4>
 8003196:	68bb      	ldr	r3, [r7, #8]
 8003198:	3301      	adds	r3, #1
 800319a:	e009      	b.n	80031b0 <HAL_I2C_Init+0xe8>
 800319c:	68bb      	ldr	r3, [r7, #8]
 800319e:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 80031a2:	fb02 f303 	mul.w	r3, r2, r3
 80031a6:	4a69      	ldr	r2, [pc, #420]	@ (800334c <HAL_I2C_Init+0x284>)
 80031a8:	fba2 2303 	umull	r2, r3, r2, r3
 80031ac:	099b      	lsrs	r3, r3, #6
 80031ae:	3301      	adds	r3, #1
 80031b0:	687a      	ldr	r2, [r7, #4]
 80031b2:	6812      	ldr	r2, [r2, #0]
 80031b4:	430b      	orrs	r3, r1
 80031b6:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	69db      	ldr	r3, [r3, #28]
 80031be:	f423 424f 	bic.w	r2, r3, #52992	@ 0xcf00
 80031c2:	f022 02ff 	bic.w	r2, r2, #255	@ 0xff
 80031c6:	687b      	ldr	r3, [r7, #4]
 80031c8:	685b      	ldr	r3, [r3, #4]
 80031ca:	495c      	ldr	r1, [pc, #368]	@ (800333c <HAL_I2C_Init+0x274>)
 80031cc:	428b      	cmp	r3, r1
 80031ce:	d819      	bhi.n	8003204 <HAL_I2C_Init+0x13c>
 80031d0:	68fb      	ldr	r3, [r7, #12]
 80031d2:	1e59      	subs	r1, r3, #1
 80031d4:	687b      	ldr	r3, [r7, #4]
 80031d6:	685b      	ldr	r3, [r3, #4]
 80031d8:	005b      	lsls	r3, r3, #1
 80031da:	fbb1 f3f3 	udiv	r3, r1, r3
 80031de:	1c59      	adds	r1, r3, #1
 80031e0:	f640 73fc 	movw	r3, #4092	@ 0xffc
 80031e4:	400b      	ands	r3, r1
 80031e6:	2b00      	cmp	r3, #0
 80031e8:	d00a      	beq.n	8003200 <HAL_I2C_Init+0x138>
 80031ea:	68fb      	ldr	r3, [r7, #12]
 80031ec:	1e59      	subs	r1, r3, #1
 80031ee:	687b      	ldr	r3, [r7, #4]
 80031f0:	685b      	ldr	r3, [r3, #4]
 80031f2:	005b      	lsls	r3, r3, #1
 80031f4:	fbb1 f3f3 	udiv	r3, r1, r3
 80031f8:	3301      	adds	r3, #1
 80031fa:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031fe:	e051      	b.n	80032a4 <HAL_I2C_Init+0x1dc>
 8003200:	2304      	movs	r3, #4
 8003202:	e04f      	b.n	80032a4 <HAL_I2C_Init+0x1dc>
 8003204:	687b      	ldr	r3, [r7, #4]
 8003206:	689b      	ldr	r3, [r3, #8]
 8003208:	2b00      	cmp	r3, #0
 800320a:	d111      	bne.n	8003230 <HAL_I2C_Init+0x168>
 800320c:	68fb      	ldr	r3, [r7, #12]
 800320e:	1e58      	subs	r0, r3, #1
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	6859      	ldr	r1, [r3, #4]
 8003214:	460b      	mov	r3, r1
 8003216:	005b      	lsls	r3, r3, #1
 8003218:	440b      	add	r3, r1
 800321a:	fbb0 f3f3 	udiv	r3, r0, r3
 800321e:	3301      	adds	r3, #1
 8003220:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003224:	2b00      	cmp	r3, #0
 8003226:	bf0c      	ite	eq
 8003228:	2301      	moveq	r3, #1
 800322a:	2300      	movne	r3, #0
 800322c:	b2db      	uxtb	r3, r3
 800322e:	e012      	b.n	8003256 <HAL_I2C_Init+0x18e>
 8003230:	68fb      	ldr	r3, [r7, #12]
 8003232:	1e58      	subs	r0, r3, #1
 8003234:	687b      	ldr	r3, [r7, #4]
 8003236:	6859      	ldr	r1, [r3, #4]
 8003238:	460b      	mov	r3, r1
 800323a:	009b      	lsls	r3, r3, #2
 800323c:	440b      	add	r3, r1
 800323e:	0099      	lsls	r1, r3, #2
 8003240:	440b      	add	r3, r1
 8003242:	fbb0 f3f3 	udiv	r3, r0, r3
 8003246:	3301      	adds	r3, #1
 8003248:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800324c:	2b00      	cmp	r3, #0
 800324e:	bf0c      	ite	eq
 8003250:	2301      	moveq	r3, #1
 8003252:	2300      	movne	r3, #0
 8003254:	b2db      	uxtb	r3, r3
 8003256:	2b00      	cmp	r3, #0
 8003258:	d001      	beq.n	800325e <HAL_I2C_Init+0x196>
 800325a:	2301      	movs	r3, #1
 800325c:	e022      	b.n	80032a4 <HAL_I2C_Init+0x1dc>
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	689b      	ldr	r3, [r3, #8]
 8003262:	2b00      	cmp	r3, #0
 8003264:	d10e      	bne.n	8003284 <HAL_I2C_Init+0x1bc>
 8003266:	68fb      	ldr	r3, [r7, #12]
 8003268:	1e58      	subs	r0, r3, #1
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	6859      	ldr	r1, [r3, #4]
 800326e:	460b      	mov	r3, r1
 8003270:	005b      	lsls	r3, r3, #1
 8003272:	440b      	add	r3, r1
 8003274:	fbb0 f3f3 	udiv	r3, r0, r3
 8003278:	3301      	adds	r3, #1
 800327a:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800327e:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003282:	e00f      	b.n	80032a4 <HAL_I2C_Init+0x1dc>
 8003284:	68fb      	ldr	r3, [r7, #12]
 8003286:	1e58      	subs	r0, r3, #1
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	6859      	ldr	r1, [r3, #4]
 800328c:	460b      	mov	r3, r1
 800328e:	009b      	lsls	r3, r3, #2
 8003290:	440b      	add	r3, r1
 8003292:	0099      	lsls	r1, r3, #2
 8003294:	440b      	add	r3, r1
 8003296:	fbb0 f3f3 	udiv	r3, r0, r3
 800329a:	3301      	adds	r3, #1
 800329c:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80032a0:	f443 4340 	orr.w	r3, r3, #49152	@ 0xc000
 80032a4:	6879      	ldr	r1, [r7, #4]
 80032a6:	6809      	ldr	r1, [r1, #0]
 80032a8:	4313      	orrs	r3, r2
 80032aa:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80032ac:	687b      	ldr	r3, [r7, #4]
 80032ae:	681b      	ldr	r3, [r3, #0]
 80032b0:	681b      	ldr	r3, [r3, #0]
 80032b2:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	69da      	ldr	r2, [r3, #28]
 80032ba:	687b      	ldr	r3, [r7, #4]
 80032bc:	6a1b      	ldr	r3, [r3, #32]
 80032be:	431a      	orrs	r2, r3
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	430a      	orrs	r2, r1
 80032c6:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	681b      	ldr	r3, [r3, #0]
 80032cc:	689b      	ldr	r3, [r3, #8]
 80032ce:	f423 4303 	bic.w	r3, r3, #33536	@ 0x8300
 80032d2:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 80032d6:	687a      	ldr	r2, [r7, #4]
 80032d8:	6911      	ldr	r1, [r2, #16]
 80032da:	687a      	ldr	r2, [r7, #4]
 80032dc:	68d2      	ldr	r2, [r2, #12]
 80032de:	4311      	orrs	r1, r2
 80032e0:	687a      	ldr	r2, [r7, #4]
 80032e2:	6812      	ldr	r2, [r2, #0]
 80032e4:	430b      	orrs	r3, r1
 80032e6:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80032e8:	687b      	ldr	r3, [r7, #4]
 80032ea:	681b      	ldr	r3, [r3, #0]
 80032ec:	68db      	ldr	r3, [r3, #12]
 80032ee:	f023 01ff 	bic.w	r1, r3, #255	@ 0xff
 80032f2:	687b      	ldr	r3, [r7, #4]
 80032f4:	695a      	ldr	r2, [r3, #20]
 80032f6:	687b      	ldr	r3, [r7, #4]
 80032f8:	699b      	ldr	r3, [r3, #24]
 80032fa:	431a      	orrs	r2, r3
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	430a      	orrs	r2, r1
 8003302:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003304:	687b      	ldr	r3, [r7, #4]
 8003306:	681b      	ldr	r3, [r3, #0]
 8003308:	681a      	ldr	r2, [r3, #0]
 800330a:	687b      	ldr	r3, [r7, #4]
 800330c:	681b      	ldr	r3, [r3, #0]
 800330e:	f042 0201 	orr.w	r2, r2, #1
 8003312:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	2200      	movs	r2, #0
 8003318:	641a      	str	r2, [r3, #64]	@ 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	2220      	movs	r2, #32
 800331e:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 8003322:	687b      	ldr	r3, [r7, #4]
 8003324:	2200      	movs	r2, #0
 8003326:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003328:	687b      	ldr	r3, [r7, #4]
 800332a:	2200      	movs	r2, #0
 800332c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

  return HAL_OK;
 8003330:	2300      	movs	r3, #0
}
 8003332:	4618      	mov	r0, r3
 8003334:	3710      	adds	r7, #16
 8003336:	46bd      	mov	sp, r7
 8003338:	bd80      	pop	{r7, pc}
 800333a:	bf00      	nop
 800333c:	000186a0 	.word	0x000186a0
 8003340:	001e847f 	.word	0x001e847f
 8003344:	003d08ff 	.word	0x003d08ff
 8003348:	431bde83 	.word	0x431bde83
 800334c:	10624dd3 	.word	0x10624dd3

08003350 <HAL_I2C_Master_Transmit>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003350:	b580      	push	{r7, lr}
 8003352:	b088      	sub	sp, #32
 8003354:	af02      	add	r7, sp, #8
 8003356:	60f8      	str	r0, [r7, #12]
 8003358:	607a      	str	r2, [r7, #4]
 800335a:	461a      	mov	r2, r3
 800335c:	460b      	mov	r3, r1
 800335e:	817b      	strh	r3, [r7, #10]
 8003360:	4613      	mov	r3, r2
 8003362:	813b      	strh	r3, [r7, #8]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003364:	f7fe ff98 	bl	8002298 <HAL_GetTick>
 8003368:	6178      	str	r0, [r7, #20]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8003370:	b2db      	uxtb	r3, r3
 8003372:	2b20      	cmp	r3, #32
 8003374:	f040 80e0 	bne.w	8003538 <HAL_I2C_Master_Transmit+0x1e8>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003378:	697b      	ldr	r3, [r7, #20]
 800337a:	9300      	str	r3, [sp, #0]
 800337c:	2319      	movs	r3, #25
 800337e:	2201      	movs	r2, #1
 8003380:	4970      	ldr	r1, [pc, #448]	@ (8003544 <HAL_I2C_Master_Transmit+0x1f4>)
 8003382:	68f8      	ldr	r0, [r7, #12]
 8003384:	f000 f964 	bl	8003650 <I2C_WaitOnFlagUntilTimeout>
 8003388:	4603      	mov	r3, r0
 800338a:	2b00      	cmp	r3, #0
 800338c:	d001      	beq.n	8003392 <HAL_I2C_Master_Transmit+0x42>
    {
      return HAL_BUSY;
 800338e:	2302      	movs	r3, #2
 8003390:	e0d3      	b.n	800353a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003392:	68fb      	ldr	r3, [r7, #12]
 8003394:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003398:	2b01      	cmp	r3, #1
 800339a:	d101      	bne.n	80033a0 <HAL_I2C_Master_Transmit+0x50>
 800339c:	2302      	movs	r3, #2
 800339e:	e0cc      	b.n	800353a <HAL_I2C_Master_Transmit+0x1ea>
 80033a0:	68fb      	ldr	r3, [r7, #12]
 80033a2:	2201      	movs	r2, #1
 80033a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80033a8:	68fb      	ldr	r3, [r7, #12]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	f003 0301 	and.w	r3, r3, #1
 80033b2:	2b01      	cmp	r3, #1
 80033b4:	d007      	beq.n	80033c6 <HAL_I2C_Master_Transmit+0x76>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80033b6:	68fb      	ldr	r3, [r7, #12]
 80033b8:	681b      	ldr	r3, [r3, #0]
 80033ba:	681a      	ldr	r2, [r3, #0]
 80033bc:	68fb      	ldr	r3, [r7, #12]
 80033be:	681b      	ldr	r3, [r3, #0]
 80033c0:	f042 0201 	orr.w	r2, r2, #1
 80033c4:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80033c6:	68fb      	ldr	r3, [r7, #12]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	681a      	ldr	r2, [r3, #0]
 80033cc:	68fb      	ldr	r3, [r7, #12]
 80033ce:	681b      	ldr	r3, [r3, #0]
 80033d0:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 80033d4:	601a      	str	r2, [r3, #0]

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 80033d6:	68fb      	ldr	r3, [r7, #12]
 80033d8:	2221      	movs	r2, #33	@ 0x21
 80033da:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 80033de:	68fb      	ldr	r3, [r7, #12]
 80033e0:	2210      	movs	r2, #16
 80033e2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 80033e6:	68fb      	ldr	r3, [r7, #12]
 80033e8:	2200      	movs	r2, #0
 80033ea:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80033ec:	68fb      	ldr	r3, [r7, #12]
 80033ee:	687a      	ldr	r2, [r7, #4]
 80033f0:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 80033f2:	68fb      	ldr	r3, [r7, #12]
 80033f4:	893a      	ldrh	r2, [r7, #8]
 80033f6:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80033f8:	68fb      	ldr	r3, [r7, #12]
 80033fa:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80033fc:	b29a      	uxth	r2, r3
 80033fe:	68fb      	ldr	r3, [r7, #12]
 8003400:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003402:	68fb      	ldr	r3, [r7, #12]
 8003404:	4a50      	ldr	r2, [pc, #320]	@ (8003548 <HAL_I2C_Master_Transmit+0x1f8>)
 8003406:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Send Slave Address */
    if (I2C_MasterRequestWrite(hi2c, DevAddress, Timeout, tickstart) != HAL_OK)
 8003408:	8979      	ldrh	r1, [r7, #10]
 800340a:	697b      	ldr	r3, [r7, #20]
 800340c:	6a3a      	ldr	r2, [r7, #32]
 800340e:	68f8      	ldr	r0, [r7, #12]
 8003410:	f000 f89c 	bl	800354c <I2C_MasterRequestWrite>
 8003414:	4603      	mov	r3, r0
 8003416:	2b00      	cmp	r3, #0
 8003418:	d001      	beq.n	800341e <HAL_I2C_Master_Transmit+0xce>
    {
      return HAL_ERROR;
 800341a:	2301      	movs	r3, #1
 800341c:	e08d      	b.n	800353a <HAL_I2C_Master_Transmit+0x1ea>
    }

    /* Clear ADDR flag */
    __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 800341e:	2300      	movs	r3, #0
 8003420:	613b      	str	r3, [r7, #16]
 8003422:	68fb      	ldr	r3, [r7, #12]
 8003424:	681b      	ldr	r3, [r3, #0]
 8003426:	695b      	ldr	r3, [r3, #20]
 8003428:	613b      	str	r3, [r7, #16]
 800342a:	68fb      	ldr	r3, [r7, #12]
 800342c:	681b      	ldr	r3, [r3, #0]
 800342e:	699b      	ldr	r3, [r3, #24]
 8003430:	613b      	str	r3, [r7, #16]
 8003432:	693b      	ldr	r3, [r7, #16]

    while (hi2c->XferSize > 0U)
 8003434:	e066      	b.n	8003504 <HAL_I2C_Master_Transmit+0x1b4>
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003436:	697a      	ldr	r2, [r7, #20]
 8003438:	6a39      	ldr	r1, [r7, #32]
 800343a:	68f8      	ldr	r0, [r7, #12]
 800343c:	f000 fa22 	bl	8003884 <I2C_WaitOnTXEFlagUntilTimeout>
 8003440:	4603      	mov	r3, r0
 8003442:	2b00      	cmp	r3, #0
 8003444:	d00d      	beq.n	8003462 <HAL_I2C_Master_Transmit+0x112>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003446:	68fb      	ldr	r3, [r7, #12]
 8003448:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800344a:	2b04      	cmp	r3, #4
 800344c:	d107      	bne.n	800345e <HAL_I2C_Master_Transmit+0x10e>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800344e:	68fb      	ldr	r3, [r7, #12]
 8003450:	681b      	ldr	r3, [r3, #0]
 8003452:	681a      	ldr	r2, [r3, #0]
 8003454:	68fb      	ldr	r3, [r7, #12]
 8003456:	681b      	ldr	r3, [r3, #0]
 8003458:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800345c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800345e:	2301      	movs	r3, #1
 8003460:	e06b      	b.n	800353a <HAL_I2C_Master_Transmit+0x1ea>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003462:	68fb      	ldr	r3, [r7, #12]
 8003464:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003466:	781a      	ldrb	r2, [r3, #0]
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	681b      	ldr	r3, [r3, #0]
 800346c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800346e:	68fb      	ldr	r3, [r7, #12]
 8003470:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003472:	1c5a      	adds	r2, r3, #1
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	625a      	str	r2, [r3, #36]	@ 0x24

      /* Update counter */
      hi2c->XferCount--;
 8003478:	68fb      	ldr	r3, [r7, #12]
 800347a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800347c:	b29b      	uxth	r3, r3
 800347e:	3b01      	subs	r3, #1
 8003480:	b29a      	uxth	r2, r3
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8003486:	68fb      	ldr	r3, [r7, #12]
 8003488:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800348a:	3b01      	subs	r3, #1
 800348c:	b29a      	uxth	r2, r3
 800348e:	68fb      	ldr	r3, [r7, #12]
 8003490:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003492:	68fb      	ldr	r3, [r7, #12]
 8003494:	681b      	ldr	r3, [r3, #0]
 8003496:	695b      	ldr	r3, [r3, #20]
 8003498:	f003 0304 	and.w	r3, r3, #4
 800349c:	2b04      	cmp	r3, #4
 800349e:	d11b      	bne.n	80034d8 <HAL_I2C_Master_Transmit+0x188>
 80034a0:	68fb      	ldr	r3, [r7, #12]
 80034a2:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034a4:	2b00      	cmp	r3, #0
 80034a6:	d017      	beq.n	80034d8 <HAL_I2C_Master_Transmit+0x188>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034ac:	781a      	ldrb	r2, [r3, #0]
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	681b      	ldr	r3, [r3, #0]
 80034b2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80034b4:	68fb      	ldr	r3, [r7, #12]
 80034b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80034b8:	1c5a      	adds	r2, r3, #1
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	625a      	str	r2, [r3, #36]	@ 0x24

        /* Update counter */
        hi2c->XferCount--;
 80034be:	68fb      	ldr	r3, [r7, #12]
 80034c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80034c2:	b29b      	uxth	r3, r3
 80034c4:	3b01      	subs	r3, #1
 80034c6:	b29a      	uxth	r2, r3
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	855a      	strh	r2, [r3, #42]	@ 0x2a
        hi2c->XferSize--;
 80034cc:	68fb      	ldr	r3, [r7, #12]
 80034ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80034d0:	3b01      	subs	r3, #1
 80034d2:	b29a      	uxth	r2, r3
 80034d4:	68fb      	ldr	r3, [r7, #12]
 80034d6:	851a      	strh	r2, [r3, #40]	@ 0x28
      }

      /* Wait until BTF flag is set */
      if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80034d8:	697a      	ldr	r2, [r7, #20]
 80034da:	6a39      	ldr	r1, [r7, #32]
 80034dc:	68f8      	ldr	r0, [r7, #12]
 80034de:	f000 fa19 	bl	8003914 <I2C_WaitOnBTFFlagUntilTimeout>
 80034e2:	4603      	mov	r3, r0
 80034e4:	2b00      	cmp	r3, #0
 80034e6:	d00d      	beq.n	8003504 <HAL_I2C_Master_Transmit+0x1b4>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80034ec:	2b04      	cmp	r3, #4
 80034ee:	d107      	bne.n	8003500 <HAL_I2C_Master_Transmit+0x1b0>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	681b      	ldr	r3, [r3, #0]
 80034f4:	681a      	ldr	r2, [r3, #0]
 80034f6:	68fb      	ldr	r3, [r7, #12]
 80034f8:	681b      	ldr	r3, [r3, #0]
 80034fa:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 80034fe:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 8003500:	2301      	movs	r3, #1
 8003502:	e01a      	b.n	800353a <HAL_I2C_Master_Transmit+0x1ea>
    while (hi2c->XferSize > 0U)
 8003504:	68fb      	ldr	r3, [r7, #12]
 8003506:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003508:	2b00      	cmp	r3, #0
 800350a:	d194      	bne.n	8003436 <HAL_I2C_Master_Transmit+0xe6>
      }
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	681b      	ldr	r3, [r3, #0]
 8003510:	681a      	ldr	r2, [r3, #0]
 8003512:	68fb      	ldr	r3, [r7, #12]
 8003514:	681b      	ldr	r3, [r3, #0]
 8003516:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 800351a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	2220      	movs	r2, #32
 8003520:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003524:	68fb      	ldr	r3, [r7, #12]
 8003526:	2200      	movs	r2, #0
 8003528:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	2200      	movs	r2, #0
 8003530:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_OK;
 8003534:	2300      	movs	r3, #0
 8003536:	e000      	b.n	800353a <HAL_I2C_Master_Transmit+0x1ea>
  }
  else
  {
    return HAL_BUSY;
 8003538:	2302      	movs	r3, #2
  }
}
 800353a:	4618      	mov	r0, r3
 800353c:	3718      	adds	r7, #24
 800353e:	46bd      	mov	sp, r7
 8003540:	bd80      	pop	{r7, pc}
 8003542:	bf00      	nop
 8003544:	00100002 	.word	0x00100002
 8003548:	ffff0000 	.word	0xffff0000

0800354c <I2C_MasterRequestWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_MasterRequestWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint32_t Timeout, uint32_t Tickstart)
{
 800354c:	b580      	push	{r7, lr}
 800354e:	b088      	sub	sp, #32
 8003550:	af02      	add	r7, sp, #8
 8003552:	60f8      	str	r0, [r7, #12]
 8003554:	607a      	str	r2, [r7, #4]
 8003556:	603b      	str	r3, [r7, #0]
 8003558:	460b      	mov	r3, r1
 800355a:	817b      	strh	r3, [r7, #10]
  /* Declaration of temporary variable to prevent undefined behavior of volatile usage */
  uint32_t CurrentXferOptions = hi2c->XferOptions;
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003560:	617b      	str	r3, [r7, #20]

  /* Generate Start condition if first transfer */
  if ((CurrentXferOptions == I2C_FIRST_AND_LAST_FRAME) || (CurrentXferOptions == I2C_FIRST_FRAME) || (CurrentXferOptions == I2C_NO_OPTION_FRAME))
 8003562:	697b      	ldr	r3, [r7, #20]
 8003564:	2b08      	cmp	r3, #8
 8003566:	d006      	beq.n	8003576 <I2C_MasterRequestWrite+0x2a>
 8003568:	697b      	ldr	r3, [r7, #20]
 800356a:	2b01      	cmp	r3, #1
 800356c:	d003      	beq.n	8003576 <I2C_MasterRequestWrite+0x2a>
 800356e:	697b      	ldr	r3, [r7, #20]
 8003570:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003574:	d108      	bne.n	8003588 <I2C_MasterRequestWrite+0x3c>
  {
    /* Generate Start */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003576:	68fb      	ldr	r3, [r7, #12]
 8003578:	681b      	ldr	r3, [r3, #0]
 800357a:	681a      	ldr	r2, [r3, #0]
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8003584:	601a      	str	r2, [r3, #0]
 8003586:	e00b      	b.n	80035a0 <I2C_MasterRequestWrite+0x54>
  }
  else if (hi2c->PreviousState == I2C_STATE_MASTER_BUSY_RX)
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800358c:	2b12      	cmp	r3, #18
 800358e:	d107      	bne.n	80035a0 <I2C_MasterRequestWrite+0x54>
  {
    /* Generate ReStart */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	681b      	ldr	r3, [r3, #0]
 8003594:	681a      	ldr	r2, [r3, #0]
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 800359e:	601a      	str	r2, [r3, #0]
  {
    /* Do nothing */
  }

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 80035a0:	683b      	ldr	r3, [r7, #0]
 80035a2:	9300      	str	r3, [sp, #0]
 80035a4:	687b      	ldr	r3, [r7, #4]
 80035a6:	2200      	movs	r2, #0
 80035a8:	f04f 1101 	mov.w	r1, #65537	@ 0x10001
 80035ac:	68f8      	ldr	r0, [r7, #12]
 80035ae:	f000 f84f 	bl	8003650 <I2C_WaitOnFlagUntilTimeout>
 80035b2:	4603      	mov	r3, r0
 80035b4:	2b00      	cmp	r3, #0
 80035b6:	d00d      	beq.n	80035d4 <I2C_MasterRequestWrite+0x88>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 80035b8:	68fb      	ldr	r3, [r7, #12]
 80035ba:	681b      	ldr	r3, [r3, #0]
 80035bc:	681b      	ldr	r3, [r3, #0]
 80035be:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80035c2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80035c6:	d103      	bne.n	80035d0 <I2C_MasterRequestWrite+0x84>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 80035c8:	68fb      	ldr	r3, [r7, #12]
 80035ca:	f44f 7200 	mov.w	r2, #512	@ 0x200
 80035ce:	641a      	str	r2, [r3, #64]	@ 0x40
    }
    return HAL_TIMEOUT;
 80035d0:	2303      	movs	r3, #3
 80035d2:	e035      	b.n	8003640 <I2C_MasterRequestWrite+0xf4>
  }

  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	691b      	ldr	r3, [r3, #16]
 80035d8:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80035dc:	d108      	bne.n	80035f0 <I2C_MasterRequestWrite+0xa4>
  {
    /* Send slave address */
    hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 80035de:	897b      	ldrh	r3, [r7, #10]
 80035e0:	b2db      	uxtb	r3, r3
 80035e2:	461a      	mov	r2, r3
 80035e4:	68fb      	ldr	r3, [r7, #12]
 80035e6:	681b      	ldr	r3, [r3, #0]
 80035e8:	f002 02fe 	and.w	r2, r2, #254	@ 0xfe
 80035ec:	611a      	str	r2, [r3, #16]
 80035ee:	e01b      	b.n	8003628 <I2C_MasterRequestWrite+0xdc>
  }
  else
  {
    /* Send header of slave address */
    hi2c->Instance->DR = I2C_10BIT_HEADER_WRITE(DevAddress);
 80035f0:	897b      	ldrh	r3, [r7, #10]
 80035f2:	11db      	asrs	r3, r3, #7
 80035f4:	b2db      	uxtb	r3, r3
 80035f6:	f003 0306 	and.w	r3, r3, #6
 80035fa:	b2db      	uxtb	r3, r3
 80035fc:	f063 030f 	orn	r3, r3, #15
 8003600:	b2da      	uxtb	r2, r3
 8003602:	68fb      	ldr	r3, [r7, #12]
 8003604:	681b      	ldr	r3, [r3, #0]
 8003606:	611a      	str	r2, [r3, #16]

    /* Wait until ADD10 flag is set */
    if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADD10, Timeout, Tickstart) != HAL_OK)
 8003608:	683b      	ldr	r3, [r7, #0]
 800360a:	687a      	ldr	r2, [r7, #4]
 800360c:	490e      	ldr	r1, [pc, #56]	@ (8003648 <I2C_MasterRequestWrite+0xfc>)
 800360e:	68f8      	ldr	r0, [r7, #12]
 8003610:	f000 f898 	bl	8003744 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003614:	4603      	mov	r3, r0
 8003616:	2b00      	cmp	r3, #0
 8003618:	d001      	beq.n	800361e <I2C_MasterRequestWrite+0xd2>
    {
      return HAL_ERROR;
 800361a:	2301      	movs	r3, #1
 800361c:	e010      	b.n	8003640 <I2C_MasterRequestWrite+0xf4>
    }

    /* Send slave address */
    hi2c->Instance->DR = I2C_10BIT_ADDRESS(DevAddress);
 800361e:	897b      	ldrh	r3, [r7, #10]
 8003620:	b2da      	uxtb	r2, r3
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	681b      	ldr	r3, [r3, #0]
 8003626:	611a      	str	r2, [r3, #16]
  }

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 8003628:	683b      	ldr	r3, [r7, #0]
 800362a:	687a      	ldr	r2, [r7, #4]
 800362c:	4907      	ldr	r1, [pc, #28]	@ (800364c <I2C_MasterRequestWrite+0x100>)
 800362e:	68f8      	ldr	r0, [r7, #12]
 8003630:	f000 f888 	bl	8003744 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 8003634:	4603      	mov	r3, r0
 8003636:	2b00      	cmp	r3, #0
 8003638:	d001      	beq.n	800363e <I2C_MasterRequestWrite+0xf2>
  {
    return HAL_ERROR;
 800363a:	2301      	movs	r3, #1
 800363c:	e000      	b.n	8003640 <I2C_MasterRequestWrite+0xf4>
  }

  return HAL_OK;
 800363e:	2300      	movs	r3, #0
}
 8003640:	4618      	mov	r0, r3
 8003642:	3718      	adds	r7, #24
 8003644:	46bd      	mov	sp, r7
 8003646:	bd80      	pop	{r7, pc}
 8003648:	00010008 	.word	0x00010008
 800364c:	00010002 	.word	0x00010002

08003650 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003650:	b580      	push	{r7, lr}
 8003652:	b084      	sub	sp, #16
 8003654:	af00      	add	r7, sp, #0
 8003656:	60f8      	str	r0, [r7, #12]
 8003658:	60b9      	str	r1, [r7, #8]
 800365a:	603b      	str	r3, [r7, #0]
 800365c:	4613      	mov	r3, r2
 800365e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003660:	e048      	b.n	80036f4 <I2C_WaitOnFlagUntilTimeout+0xa4>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003662:	683b      	ldr	r3, [r7, #0]
 8003664:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003668:	d044      	beq.n	80036f4 <I2C_WaitOnFlagUntilTimeout+0xa4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800366a:	f7fe fe15 	bl	8002298 <HAL_GetTick>
 800366e:	4602      	mov	r2, r0
 8003670:	69bb      	ldr	r3, [r7, #24]
 8003672:	1ad3      	subs	r3, r2, r3
 8003674:	683a      	ldr	r2, [r7, #0]
 8003676:	429a      	cmp	r2, r3
 8003678:	d302      	bcc.n	8003680 <I2C_WaitOnFlagUntilTimeout+0x30>
 800367a:	683b      	ldr	r3, [r7, #0]
 800367c:	2b00      	cmp	r3, #0
 800367e:	d139      	bne.n	80036f4 <I2C_WaitOnFlagUntilTimeout+0xa4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8003680:	68bb      	ldr	r3, [r7, #8]
 8003682:	0c1b      	lsrs	r3, r3, #16
 8003684:	b2db      	uxtb	r3, r3
 8003686:	2b01      	cmp	r3, #1
 8003688:	d10d      	bne.n	80036a6 <I2C_WaitOnFlagUntilTimeout+0x56>
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	695b      	ldr	r3, [r3, #20]
 8003690:	43da      	mvns	r2, r3
 8003692:	68bb      	ldr	r3, [r7, #8]
 8003694:	4013      	ands	r3, r2
 8003696:	b29b      	uxth	r3, r3
 8003698:	2b00      	cmp	r3, #0
 800369a:	bf0c      	ite	eq
 800369c:	2301      	moveq	r3, #1
 800369e:	2300      	movne	r3, #0
 80036a0:	b2db      	uxtb	r3, r3
 80036a2:	461a      	mov	r2, r3
 80036a4:	e00c      	b.n	80036c0 <I2C_WaitOnFlagUntilTimeout+0x70>
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	681b      	ldr	r3, [r3, #0]
 80036aa:	699b      	ldr	r3, [r3, #24]
 80036ac:	43da      	mvns	r2, r3
 80036ae:	68bb      	ldr	r3, [r7, #8]
 80036b0:	4013      	ands	r3, r2
 80036b2:	b29b      	uxth	r3, r3
 80036b4:	2b00      	cmp	r3, #0
 80036b6:	bf0c      	ite	eq
 80036b8:	2301      	moveq	r3, #1
 80036ba:	2300      	movne	r3, #0
 80036bc:	b2db      	uxtb	r3, r3
 80036be:	461a      	mov	r2, r3
 80036c0:	79fb      	ldrb	r3, [r7, #7]
 80036c2:	429a      	cmp	r2, r3
 80036c4:	d116      	bne.n	80036f4 <I2C_WaitOnFlagUntilTimeout+0xa4>
        {
          hi2c->PreviousState     = I2C_STATE_NONE;
 80036c6:	68fb      	ldr	r3, [r7, #12]
 80036c8:	2200      	movs	r2, #0
 80036ca:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State             = HAL_I2C_STATE_READY;
 80036cc:	68fb      	ldr	r3, [r7, #12]
 80036ce:	2220      	movs	r2, #32
 80036d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode              = HAL_I2C_MODE_NONE;
 80036d4:	68fb      	ldr	r3, [r7, #12]
 80036d6:	2200      	movs	r2, #0
 80036d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80036dc:	68fb      	ldr	r3, [r7, #12]
 80036de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80036e0:	f043 0220 	orr.w	r2, r3, #32
 80036e4:	68fb      	ldr	r3, [r7, #12]
 80036e6:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80036e8:	68fb      	ldr	r3, [r7, #12]
 80036ea:	2200      	movs	r2, #0
 80036ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80036f0:	2301      	movs	r3, #1
 80036f2:	e023      	b.n	800373c <I2C_WaitOnFlagUntilTimeout+0xec>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80036f4:	68bb      	ldr	r3, [r7, #8]
 80036f6:	0c1b      	lsrs	r3, r3, #16
 80036f8:	b2db      	uxtb	r3, r3
 80036fa:	2b01      	cmp	r3, #1
 80036fc:	d10d      	bne.n	800371a <I2C_WaitOnFlagUntilTimeout+0xca>
 80036fe:	68fb      	ldr	r3, [r7, #12]
 8003700:	681b      	ldr	r3, [r3, #0]
 8003702:	695b      	ldr	r3, [r3, #20]
 8003704:	43da      	mvns	r2, r3
 8003706:	68bb      	ldr	r3, [r7, #8]
 8003708:	4013      	ands	r3, r2
 800370a:	b29b      	uxth	r3, r3
 800370c:	2b00      	cmp	r3, #0
 800370e:	bf0c      	ite	eq
 8003710:	2301      	moveq	r3, #1
 8003712:	2300      	movne	r3, #0
 8003714:	b2db      	uxtb	r3, r3
 8003716:	461a      	mov	r2, r3
 8003718:	e00c      	b.n	8003734 <I2C_WaitOnFlagUntilTimeout+0xe4>
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	681b      	ldr	r3, [r3, #0]
 800371e:	699b      	ldr	r3, [r3, #24]
 8003720:	43da      	mvns	r2, r3
 8003722:	68bb      	ldr	r3, [r7, #8]
 8003724:	4013      	ands	r3, r2
 8003726:	b29b      	uxth	r3, r3
 8003728:	2b00      	cmp	r3, #0
 800372a:	bf0c      	ite	eq
 800372c:	2301      	moveq	r3, #1
 800372e:	2300      	movne	r3, #0
 8003730:	b2db      	uxtb	r3, r3
 8003732:	461a      	mov	r2, r3
 8003734:	79fb      	ldrb	r3, [r7, #7]
 8003736:	429a      	cmp	r2, r3
 8003738:	d093      	beq.n	8003662 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800373a:	2300      	movs	r3, #0
}
 800373c:	4618      	mov	r0, r3
 800373e:	3710      	adds	r7, #16
 8003740:	46bd      	mov	sp, r7
 8003742:	bd80      	pop	{r7, pc}

08003744 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003744:	b580      	push	{r7, lr}
 8003746:	b084      	sub	sp, #16
 8003748:	af00      	add	r7, sp, #0
 800374a:	60f8      	str	r0, [r7, #12]
 800374c:	60b9      	str	r1, [r7, #8]
 800374e:	607a      	str	r2, [r7, #4]
 8003750:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003752:	e071      	b.n	8003838 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	681b      	ldr	r3, [r3, #0]
 8003758:	695b      	ldr	r3, [r3, #20]
 800375a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800375e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8003762:	d123      	bne.n	80037ac <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003764:	68fb      	ldr	r3, [r7, #12]
 8003766:	681b      	ldr	r3, [r3, #0]
 8003768:	681a      	ldr	r2, [r3, #0]
 800376a:	68fb      	ldr	r3, [r7, #12]
 800376c:	681b      	ldr	r3, [r3, #0]
 800376e:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8003772:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003774:	68fb      	ldr	r3, [r7, #12]
 8003776:	681b      	ldr	r3, [r3, #0]
 8003778:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 800377c:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 800377e:	68fb      	ldr	r3, [r7, #12]
 8003780:	2200      	movs	r2, #0
 8003782:	631a      	str	r2, [r3, #48]	@ 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	2220      	movs	r2, #32
 8003788:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800378c:	68fb      	ldr	r3, [r7, #12]
 800378e:	2200      	movs	r2, #0
 8003790:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003794:	68fb      	ldr	r3, [r7, #12]
 8003796:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003798:	f043 0204 	orr.w	r2, r3, #4
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	641a      	str	r2, [r3, #64]	@ 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80037a0:	68fb      	ldr	r3, [r7, #12]
 80037a2:	2200      	movs	r2, #0
 80037a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

      return HAL_ERROR;
 80037a8:	2301      	movs	r3, #1
 80037aa:	e067      	b.n	800387c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80037ac:	687b      	ldr	r3, [r7, #4]
 80037ae:	f1b3 3fff 	cmp.w	r3, #4294967295
 80037b2:	d041      	beq.n	8003838 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80037b4:	f7fe fd70 	bl	8002298 <HAL_GetTick>
 80037b8:	4602      	mov	r2, r0
 80037ba:	683b      	ldr	r3, [r7, #0]
 80037bc:	1ad3      	subs	r3, r2, r3
 80037be:	687a      	ldr	r2, [r7, #4]
 80037c0:	429a      	cmp	r2, r3
 80037c2:	d302      	bcc.n	80037ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 80037c4:	687b      	ldr	r3, [r7, #4]
 80037c6:	2b00      	cmp	r3, #0
 80037c8:	d136      	bne.n	8003838 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET))
 80037ca:	68bb      	ldr	r3, [r7, #8]
 80037cc:	0c1b      	lsrs	r3, r3, #16
 80037ce:	b2db      	uxtb	r3, r3
 80037d0:	2b01      	cmp	r3, #1
 80037d2:	d10c      	bne.n	80037ee <I2C_WaitOnMasterAddressFlagUntilTimeout+0xaa>
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	695b      	ldr	r3, [r3, #20]
 80037da:	43da      	mvns	r2, r3
 80037dc:	68bb      	ldr	r3, [r7, #8]
 80037de:	4013      	ands	r3, r2
 80037e0:	b29b      	uxth	r3, r3
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	bf14      	ite	ne
 80037e6:	2301      	movne	r3, #1
 80037e8:	2300      	moveq	r3, #0
 80037ea:	b2db      	uxtb	r3, r3
 80037ec:	e00b      	b.n	8003806 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xc2>
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	699b      	ldr	r3, [r3, #24]
 80037f4:	43da      	mvns	r2, r3
 80037f6:	68bb      	ldr	r3, [r7, #8]
 80037f8:	4013      	ands	r3, r2
 80037fa:	b29b      	uxth	r3, r3
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	bf14      	ite	ne
 8003800:	2301      	movne	r3, #1
 8003802:	2300      	moveq	r3, #0
 8003804:	b2db      	uxtb	r3, r3
 8003806:	2b00      	cmp	r3, #0
 8003808:	d016      	beq.n	8003838 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf4>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800380a:	68fb      	ldr	r3, [r7, #12]
 800380c:	2200      	movs	r2, #0
 800380e:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003810:	68fb      	ldr	r3, [r7, #12]
 8003812:	2220      	movs	r2, #32
 8003814:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003818:	68fb      	ldr	r3, [r7, #12]
 800381a:	2200      	movs	r2, #0
 800381c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003820:	68fb      	ldr	r3, [r7, #12]
 8003822:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003824:	f043 0220 	orr.w	r2, r3, #32
 8003828:	68fb      	ldr	r3, [r7, #12]
 800382a:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	2200      	movs	r2, #0
 8003830:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003834:	2301      	movs	r3, #1
 8003836:	e021      	b.n	800387c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x138>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003838:	68bb      	ldr	r3, [r7, #8]
 800383a:	0c1b      	lsrs	r3, r3, #16
 800383c:	b2db      	uxtb	r3, r3
 800383e:	2b01      	cmp	r3, #1
 8003840:	d10c      	bne.n	800385c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x118>
 8003842:	68fb      	ldr	r3, [r7, #12]
 8003844:	681b      	ldr	r3, [r3, #0]
 8003846:	695b      	ldr	r3, [r3, #20]
 8003848:	43da      	mvns	r2, r3
 800384a:	68bb      	ldr	r3, [r7, #8]
 800384c:	4013      	ands	r3, r2
 800384e:	b29b      	uxth	r3, r3
 8003850:	2b00      	cmp	r3, #0
 8003852:	bf14      	ite	ne
 8003854:	2301      	movne	r3, #1
 8003856:	2300      	moveq	r3, #0
 8003858:	b2db      	uxtb	r3, r3
 800385a:	e00b      	b.n	8003874 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x130>
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	681b      	ldr	r3, [r3, #0]
 8003860:	699b      	ldr	r3, [r3, #24]
 8003862:	43da      	mvns	r2, r3
 8003864:	68bb      	ldr	r3, [r7, #8]
 8003866:	4013      	ands	r3, r2
 8003868:	b29b      	uxth	r3, r3
 800386a:	2b00      	cmp	r3, #0
 800386c:	bf14      	ite	ne
 800386e:	2301      	movne	r3, #1
 8003870:	2300      	moveq	r3, #0
 8003872:	b2db      	uxtb	r3, r3
 8003874:	2b00      	cmp	r3, #0
 8003876:	f47f af6d 	bne.w	8003754 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
        }
      }
    }
  }
  return HAL_OK;
 800387a:	2300      	movs	r3, #0
}
 800387c:	4618      	mov	r0, r3
 800387e:	3710      	adds	r7, #16
 8003880:	46bd      	mov	sp, r7
 8003882:	bd80      	pop	{r7, pc}

08003884 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003884:	b580      	push	{r7, lr}
 8003886:	b084      	sub	sp, #16
 8003888:	af00      	add	r7, sp, #0
 800388a:	60f8      	str	r0, [r7, #12]
 800388c:	60b9      	str	r1, [r7, #8]
 800388e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003890:	e034      	b.n	80038fc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003892:	68f8      	ldr	r0, [r7, #12]
 8003894:	f000 f886 	bl	80039a4 <I2C_IsAcknowledgeFailed>
 8003898:	4603      	mov	r3, r0
 800389a:	2b00      	cmp	r3, #0
 800389c:	d001      	beq.n	80038a2 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800389e:	2301      	movs	r3, #1
 80038a0:	e034      	b.n	800390c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80038a2:	68bb      	ldr	r3, [r7, #8]
 80038a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038a8:	d028      	beq.n	80038fc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80038aa:	f7fe fcf5 	bl	8002298 <HAL_GetTick>
 80038ae:	4602      	mov	r2, r0
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	1ad3      	subs	r3, r2, r3
 80038b4:	68ba      	ldr	r2, [r7, #8]
 80038b6:	429a      	cmp	r2, r3
 80038b8:	d302      	bcc.n	80038c0 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 80038ba:	68bb      	ldr	r3, [r7, #8]
 80038bc:	2b00      	cmp	r3, #0
 80038be:	d11d      	bne.n	80038fc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET))
 80038c0:	68fb      	ldr	r3, [r7, #12]
 80038c2:	681b      	ldr	r3, [r3, #0]
 80038c4:	695b      	ldr	r3, [r3, #20]
 80038c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80038ca:	2b80      	cmp	r3, #128	@ 0x80
 80038cc:	d016      	beq.n	80038fc <I2C_WaitOnTXEFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	2200      	movs	r2, #0
 80038d2:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 80038d4:	68fb      	ldr	r3, [r7, #12]
 80038d6:	2220      	movs	r2, #32
 80038d8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	2200      	movs	r2, #0
 80038e0:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80038e8:	f043 0220 	orr.w	r2, r3, #32
 80038ec:	68fb      	ldr	r3, [r7, #12]
 80038ee:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	2200      	movs	r2, #0
 80038f4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 80038f8:	2301      	movs	r3, #1
 80038fa:	e007      	b.n	800390c <I2C_WaitOnTXEFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80038fc:	68fb      	ldr	r3, [r7, #12]
 80038fe:	681b      	ldr	r3, [r3, #0]
 8003900:	695b      	ldr	r3, [r3, #20]
 8003902:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003906:	2b80      	cmp	r3, #128	@ 0x80
 8003908:	d1c3      	bne.n	8003892 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800390a:	2300      	movs	r3, #0
}
 800390c:	4618      	mov	r0, r3
 800390e:	3710      	adds	r7, #16
 8003910:	46bd      	mov	sp, r7
 8003912:	bd80      	pop	{r7, pc}

08003914 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003914:	b580      	push	{r7, lr}
 8003916:	b084      	sub	sp, #16
 8003918:	af00      	add	r7, sp, #0
 800391a:	60f8      	str	r0, [r7, #12]
 800391c:	60b9      	str	r1, [r7, #8]
 800391e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003920:	e034      	b.n	800398c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003922:	68f8      	ldr	r0, [r7, #12]
 8003924:	f000 f83e 	bl	80039a4 <I2C_IsAcknowledgeFailed>
 8003928:	4603      	mov	r3, r0
 800392a:	2b00      	cmp	r3, #0
 800392c:	d001      	beq.n	8003932 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800392e:	2301      	movs	r3, #1
 8003930:	e034      	b.n	800399c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003932:	68bb      	ldr	r3, [r7, #8]
 8003934:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003938:	d028      	beq.n	800398c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800393a:	f7fe fcad 	bl	8002298 <HAL_GetTick>
 800393e:	4602      	mov	r2, r0
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	1ad3      	subs	r3, r2, r3
 8003944:	68ba      	ldr	r2, [r7, #8]
 8003946:	429a      	cmp	r2, r3
 8003948:	d302      	bcc.n	8003950 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 800394a:	68bb      	ldr	r3, [r7, #8]
 800394c:	2b00      	cmp	r3, #0
 800394e:	d11d      	bne.n	800398c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET))
 8003950:	68fb      	ldr	r3, [r7, #12]
 8003952:	681b      	ldr	r3, [r3, #0]
 8003954:	695b      	ldr	r3, [r3, #20]
 8003956:	f003 0304 	and.w	r3, r3, #4
 800395a:	2b04      	cmp	r3, #4
 800395c:	d016      	beq.n	800398c <I2C_WaitOnBTFFlagUntilTimeout+0x78>
        {
          hi2c->PreviousState       = I2C_STATE_NONE;
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	2200      	movs	r2, #0
 8003962:	631a      	str	r2, [r3, #48]	@ 0x30
          hi2c->State               = HAL_I2C_STATE_READY;
 8003964:	68fb      	ldr	r3, [r7, #12]
 8003966:	2220      	movs	r2, #32
 8003968:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
          hi2c->Mode                = HAL_I2C_MODE_NONE;
 800396c:	68fb      	ldr	r3, [r7, #12]
 800396e:	2200      	movs	r2, #0
 8003970:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
          hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003974:	68fb      	ldr	r3, [r7, #12]
 8003976:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003978:	f043 0220 	orr.w	r2, r3, #32
 800397c:	68fb      	ldr	r3, [r7, #12]
 800397e:	641a      	str	r2, [r3, #64]	@ 0x40

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8003980:	68fb      	ldr	r3, [r7, #12]
 8003982:	2200      	movs	r2, #0
 8003984:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

          return HAL_ERROR;
 8003988:	2301      	movs	r3, #1
 800398a:	e007      	b.n	800399c <I2C_WaitOnBTFFlagUntilTimeout+0x88>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	681b      	ldr	r3, [r3, #0]
 8003990:	695b      	ldr	r3, [r3, #20]
 8003992:	f003 0304 	and.w	r3, r3, #4
 8003996:	2b04      	cmp	r3, #4
 8003998:	d1c3      	bne.n	8003922 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 800399a:	2300      	movs	r3, #0
}
 800399c:	4618      	mov	r0, r3
 800399e:	3710      	adds	r7, #16
 80039a0:	46bd      	mov	sp, r7
 80039a2:	bd80      	pop	{r7, pc}

080039a4 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 80039a4:	b480      	push	{r7}
 80039a6:	b083      	sub	sp, #12
 80039a8:	af00      	add	r7, sp, #0
 80039aa:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	681b      	ldr	r3, [r3, #0]
 80039b0:	695b      	ldr	r3, [r3, #20]
 80039b2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80039b6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80039ba:	d11b      	bne.n	80039f4 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80039bc:	687b      	ldr	r3, [r7, #4]
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f46f 6280 	mvn.w	r2, #1024	@ 0x400
 80039c4:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 80039c6:	687b      	ldr	r3, [r7, #4]
 80039c8:	2200      	movs	r2, #0
 80039ca:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 80039cc:	687b      	ldr	r3, [r7, #4]
 80039ce:	2220      	movs	r2, #32
 80039d0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	2200      	movs	r2, #0
 80039d8:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 80039dc:	687b      	ldr	r3, [r7, #4]
 80039de:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80039e0:	f043 0204 	orr.w	r2, r3, #4
 80039e4:	687b      	ldr	r3, [r7, #4]
 80039e6:	641a      	str	r2, [r3, #64]	@ 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80039e8:	687b      	ldr	r3, [r7, #4]
 80039ea:	2200      	movs	r2, #0
 80039ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

    return HAL_ERROR;
 80039f0:	2301      	movs	r3, #1
 80039f2:	e000      	b.n	80039f6 <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 80039f4:	2300      	movs	r3, #0
}
 80039f6:	4618      	mov	r0, r3
 80039f8:	370c      	adds	r7, #12
 80039fa:	46bd      	mov	sp, r7
 80039fc:	bc80      	pop	{r7}
 80039fe:	4770      	bx	lr

08003a00 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003a00:	b580      	push	{r7, lr}
 8003a02:	b086      	sub	sp, #24
 8003a04:	af00      	add	r7, sp, #0
 8003a06:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	2b00      	cmp	r3, #0
 8003a0c:	d101      	bne.n	8003a12 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003a0e:	2301      	movs	r3, #1
 8003a10:	e272      	b.n	8003ef8 <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003a12:	687b      	ldr	r3, [r7, #4]
 8003a14:	681b      	ldr	r3, [r3, #0]
 8003a16:	f003 0301 	and.w	r3, r3, #1
 8003a1a:	2b00      	cmp	r3, #0
 8003a1c:	f000 8087 	beq.w	8003b2e <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003a20:	4b92      	ldr	r3, [pc, #584]	@ (8003c6c <HAL_RCC_OscConfig+0x26c>)
 8003a22:	685b      	ldr	r3, [r3, #4]
 8003a24:	f003 030c 	and.w	r3, r3, #12
 8003a28:	2b04      	cmp	r3, #4
 8003a2a:	d00c      	beq.n	8003a46 <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 8003a2c:	4b8f      	ldr	r3, [pc, #572]	@ (8003c6c <HAL_RCC_OscConfig+0x26c>)
 8003a2e:	685b      	ldr	r3, [r3, #4]
 8003a30:	f003 030c 	and.w	r3, r3, #12
 8003a34:	2b08      	cmp	r3, #8
 8003a36:	d112      	bne.n	8003a5e <HAL_RCC_OscConfig+0x5e>
 8003a38:	4b8c      	ldr	r3, [pc, #560]	@ (8003c6c <HAL_RCC_OscConfig+0x26c>)
 8003a3a:	685b      	ldr	r3, [r3, #4]
 8003a3c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003a40:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a44:	d10b      	bne.n	8003a5e <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a46:	4b89      	ldr	r3, [pc, #548]	@ (8003c6c <HAL_RCC_OscConfig+0x26c>)
 8003a48:	681b      	ldr	r3, [r3, #0]
 8003a4a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003a4e:	2b00      	cmp	r3, #0
 8003a50:	d06c      	beq.n	8003b2c <HAL_RCC_OscConfig+0x12c>
 8003a52:	687b      	ldr	r3, [r7, #4]
 8003a54:	685b      	ldr	r3, [r3, #4]
 8003a56:	2b00      	cmp	r3, #0
 8003a58:	d168      	bne.n	8003b2c <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 8003a5a:	2301      	movs	r3, #1
 8003a5c:	e24c      	b.n	8003ef8 <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003a5e:	687b      	ldr	r3, [r7, #4]
 8003a60:	685b      	ldr	r3, [r3, #4]
 8003a62:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003a66:	d106      	bne.n	8003a76 <HAL_RCC_OscConfig+0x76>
 8003a68:	4b80      	ldr	r3, [pc, #512]	@ (8003c6c <HAL_RCC_OscConfig+0x26c>)
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	4a7f      	ldr	r2, [pc, #508]	@ (8003c6c <HAL_RCC_OscConfig+0x26c>)
 8003a6e:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003a72:	6013      	str	r3, [r2, #0]
 8003a74:	e02e      	b.n	8003ad4 <HAL_RCC_OscConfig+0xd4>
 8003a76:	687b      	ldr	r3, [r7, #4]
 8003a78:	685b      	ldr	r3, [r3, #4]
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d10c      	bne.n	8003a98 <HAL_RCC_OscConfig+0x98>
 8003a7e:	4b7b      	ldr	r3, [pc, #492]	@ (8003c6c <HAL_RCC_OscConfig+0x26c>)
 8003a80:	681b      	ldr	r3, [r3, #0]
 8003a82:	4a7a      	ldr	r2, [pc, #488]	@ (8003c6c <HAL_RCC_OscConfig+0x26c>)
 8003a84:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003a88:	6013      	str	r3, [r2, #0]
 8003a8a:	4b78      	ldr	r3, [pc, #480]	@ (8003c6c <HAL_RCC_OscConfig+0x26c>)
 8003a8c:	681b      	ldr	r3, [r3, #0]
 8003a8e:	4a77      	ldr	r2, [pc, #476]	@ (8003c6c <HAL_RCC_OscConfig+0x26c>)
 8003a90:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003a94:	6013      	str	r3, [r2, #0]
 8003a96:	e01d      	b.n	8003ad4 <HAL_RCC_OscConfig+0xd4>
 8003a98:	687b      	ldr	r3, [r7, #4]
 8003a9a:	685b      	ldr	r3, [r3, #4]
 8003a9c:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8003aa0:	d10c      	bne.n	8003abc <HAL_RCC_OscConfig+0xbc>
 8003aa2:	4b72      	ldr	r3, [pc, #456]	@ (8003c6c <HAL_RCC_OscConfig+0x26c>)
 8003aa4:	681b      	ldr	r3, [r3, #0]
 8003aa6:	4a71      	ldr	r2, [pc, #452]	@ (8003c6c <HAL_RCC_OscConfig+0x26c>)
 8003aa8:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8003aac:	6013      	str	r3, [r2, #0]
 8003aae:	4b6f      	ldr	r3, [pc, #444]	@ (8003c6c <HAL_RCC_OscConfig+0x26c>)
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	4a6e      	ldr	r2, [pc, #440]	@ (8003c6c <HAL_RCC_OscConfig+0x26c>)
 8003ab4:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ab8:	6013      	str	r3, [r2, #0]
 8003aba:	e00b      	b.n	8003ad4 <HAL_RCC_OscConfig+0xd4>
 8003abc:	4b6b      	ldr	r3, [pc, #428]	@ (8003c6c <HAL_RCC_OscConfig+0x26c>)
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	4a6a      	ldr	r2, [pc, #424]	@ (8003c6c <HAL_RCC_OscConfig+0x26c>)
 8003ac2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8003ac6:	6013      	str	r3, [r2, #0]
 8003ac8:	4b68      	ldr	r3, [pc, #416]	@ (8003c6c <HAL_RCC_OscConfig+0x26c>)
 8003aca:	681b      	ldr	r3, [r3, #0]
 8003acc:	4a67      	ldr	r2, [pc, #412]	@ (8003c6c <HAL_RCC_OscConfig+0x26c>)
 8003ace:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8003ad2:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003ad4:	687b      	ldr	r3, [r7, #4]
 8003ad6:	685b      	ldr	r3, [r3, #4]
 8003ad8:	2b00      	cmp	r3, #0
 8003ada:	d013      	beq.n	8003b04 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003adc:	f7fe fbdc 	bl	8002298 <HAL_GetTick>
 8003ae0:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003ae2:	e008      	b.n	8003af6 <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003ae4:	f7fe fbd8 	bl	8002298 <HAL_GetTick>
 8003ae8:	4602      	mov	r2, r0
 8003aea:	693b      	ldr	r3, [r7, #16]
 8003aec:	1ad3      	subs	r3, r2, r3
 8003aee:	2b64      	cmp	r3, #100	@ 0x64
 8003af0:	d901      	bls.n	8003af6 <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8003af2:	2303      	movs	r3, #3
 8003af4:	e200      	b.n	8003ef8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003af6:	4b5d      	ldr	r3, [pc, #372]	@ (8003c6c <HAL_RCC_OscConfig+0x26c>)
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003afe:	2b00      	cmp	r3, #0
 8003b00:	d0f0      	beq.n	8003ae4 <HAL_RCC_OscConfig+0xe4>
 8003b02:	e014      	b.n	8003b2e <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b04:	f7fe fbc8 	bl	8002298 <HAL_GetTick>
 8003b08:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b0a:	e008      	b.n	8003b1e <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8003b0c:	f7fe fbc4 	bl	8002298 <HAL_GetTick>
 8003b10:	4602      	mov	r2, r0
 8003b12:	693b      	ldr	r3, [r7, #16]
 8003b14:	1ad3      	subs	r3, r2, r3
 8003b16:	2b64      	cmp	r3, #100	@ 0x64
 8003b18:	d901      	bls.n	8003b1e <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 8003b1a:	2303      	movs	r3, #3
 8003b1c:	e1ec      	b.n	8003ef8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003b1e:	4b53      	ldr	r3, [pc, #332]	@ (8003c6c <HAL_RCC_OscConfig+0x26c>)
 8003b20:	681b      	ldr	r3, [r3, #0]
 8003b22:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003b26:	2b00      	cmp	r3, #0
 8003b28:	d1f0      	bne.n	8003b0c <HAL_RCC_OscConfig+0x10c>
 8003b2a:	e000      	b.n	8003b2e <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003b2c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003b2e:	687b      	ldr	r3, [r7, #4]
 8003b30:	681b      	ldr	r3, [r3, #0]
 8003b32:	f003 0302 	and.w	r3, r3, #2
 8003b36:	2b00      	cmp	r3, #0
 8003b38:	d063      	beq.n	8003c02 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003b3a:	4b4c      	ldr	r3, [pc, #304]	@ (8003c6c <HAL_RCC_OscConfig+0x26c>)
 8003b3c:	685b      	ldr	r3, [r3, #4]
 8003b3e:	f003 030c 	and.w	r3, r3, #12
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	d00b      	beq.n	8003b5e <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 8003b46:	4b49      	ldr	r3, [pc, #292]	@ (8003c6c <HAL_RCC_OscConfig+0x26c>)
 8003b48:	685b      	ldr	r3, [r3, #4]
 8003b4a:	f003 030c 	and.w	r3, r3, #12
 8003b4e:	2b08      	cmp	r3, #8
 8003b50:	d11c      	bne.n	8003b8c <HAL_RCC_OscConfig+0x18c>
 8003b52:	4b46      	ldr	r3, [pc, #280]	@ (8003c6c <HAL_RCC_OscConfig+0x26c>)
 8003b54:	685b      	ldr	r3, [r3, #4]
 8003b56:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003b5a:	2b00      	cmp	r3, #0
 8003b5c:	d116      	bne.n	8003b8c <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b5e:	4b43      	ldr	r3, [pc, #268]	@ (8003c6c <HAL_RCC_OscConfig+0x26c>)
 8003b60:	681b      	ldr	r3, [r3, #0]
 8003b62:	f003 0302 	and.w	r3, r3, #2
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d005      	beq.n	8003b76 <HAL_RCC_OscConfig+0x176>
 8003b6a:	687b      	ldr	r3, [r7, #4]
 8003b6c:	691b      	ldr	r3, [r3, #16]
 8003b6e:	2b01      	cmp	r3, #1
 8003b70:	d001      	beq.n	8003b76 <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 8003b72:	2301      	movs	r3, #1
 8003b74:	e1c0      	b.n	8003ef8 <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b76:	4b3d      	ldr	r3, [pc, #244]	@ (8003c6c <HAL_RCC_OscConfig+0x26c>)
 8003b78:	681b      	ldr	r3, [r3, #0]
 8003b7a:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003b7e:	687b      	ldr	r3, [r7, #4]
 8003b80:	695b      	ldr	r3, [r3, #20]
 8003b82:	00db      	lsls	r3, r3, #3
 8003b84:	4939      	ldr	r1, [pc, #228]	@ (8003c6c <HAL_RCC_OscConfig+0x26c>)
 8003b86:	4313      	orrs	r3, r2
 8003b88:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003b8a:	e03a      	b.n	8003c02 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8003b8c:	687b      	ldr	r3, [r7, #4]
 8003b8e:	691b      	ldr	r3, [r3, #16]
 8003b90:	2b00      	cmp	r3, #0
 8003b92:	d020      	beq.n	8003bd6 <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003b94:	4b36      	ldr	r3, [pc, #216]	@ (8003c70 <HAL_RCC_OscConfig+0x270>)
 8003b96:	2201      	movs	r2, #1
 8003b98:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003b9a:	f7fe fb7d 	bl	8002298 <HAL_GetTick>
 8003b9e:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003ba0:	e008      	b.n	8003bb4 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003ba2:	f7fe fb79 	bl	8002298 <HAL_GetTick>
 8003ba6:	4602      	mov	r2, r0
 8003ba8:	693b      	ldr	r3, [r7, #16]
 8003baa:	1ad3      	subs	r3, r2, r3
 8003bac:	2b02      	cmp	r3, #2
 8003bae:	d901      	bls.n	8003bb4 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8003bb0:	2303      	movs	r3, #3
 8003bb2:	e1a1      	b.n	8003ef8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003bb4:	4b2d      	ldr	r3, [pc, #180]	@ (8003c6c <HAL_RCC_OscConfig+0x26c>)
 8003bb6:	681b      	ldr	r3, [r3, #0]
 8003bb8:	f003 0302 	and.w	r3, r3, #2
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d0f0      	beq.n	8003ba2 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003bc0:	4b2a      	ldr	r3, [pc, #168]	@ (8003c6c <HAL_RCC_OscConfig+0x26c>)
 8003bc2:	681b      	ldr	r3, [r3, #0]
 8003bc4:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8003bc8:	687b      	ldr	r3, [r7, #4]
 8003bca:	695b      	ldr	r3, [r3, #20]
 8003bcc:	00db      	lsls	r3, r3, #3
 8003bce:	4927      	ldr	r1, [pc, #156]	@ (8003c6c <HAL_RCC_OscConfig+0x26c>)
 8003bd0:	4313      	orrs	r3, r2
 8003bd2:	600b      	str	r3, [r1, #0]
 8003bd4:	e015      	b.n	8003c02 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003bd6:	4b26      	ldr	r3, [pc, #152]	@ (8003c70 <HAL_RCC_OscConfig+0x270>)
 8003bd8:	2200      	movs	r2, #0
 8003bda:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003bdc:	f7fe fb5c 	bl	8002298 <HAL_GetTick>
 8003be0:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003be2:	e008      	b.n	8003bf6 <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8003be4:	f7fe fb58 	bl	8002298 <HAL_GetTick>
 8003be8:	4602      	mov	r2, r0
 8003bea:	693b      	ldr	r3, [r7, #16]
 8003bec:	1ad3      	subs	r3, r2, r3
 8003bee:	2b02      	cmp	r3, #2
 8003bf0:	d901      	bls.n	8003bf6 <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8003bf2:	2303      	movs	r3, #3
 8003bf4:	e180      	b.n	8003ef8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003bf6:	4b1d      	ldr	r3, [pc, #116]	@ (8003c6c <HAL_RCC_OscConfig+0x26c>)
 8003bf8:	681b      	ldr	r3, [r3, #0]
 8003bfa:	f003 0302 	and.w	r3, r3, #2
 8003bfe:	2b00      	cmp	r3, #0
 8003c00:	d1f0      	bne.n	8003be4 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003c02:	687b      	ldr	r3, [r7, #4]
 8003c04:	681b      	ldr	r3, [r3, #0]
 8003c06:	f003 0308 	and.w	r3, r3, #8
 8003c0a:	2b00      	cmp	r3, #0
 8003c0c:	d03a      	beq.n	8003c84 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8003c0e:	687b      	ldr	r3, [r7, #4]
 8003c10:	699b      	ldr	r3, [r3, #24]
 8003c12:	2b00      	cmp	r3, #0
 8003c14:	d019      	beq.n	8003c4a <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003c16:	4b17      	ldr	r3, [pc, #92]	@ (8003c74 <HAL_RCC_OscConfig+0x274>)
 8003c18:	2201      	movs	r2, #1
 8003c1a:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c1c:	f7fe fb3c 	bl	8002298 <HAL_GetTick>
 8003c20:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c22:	e008      	b.n	8003c36 <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c24:	f7fe fb38 	bl	8002298 <HAL_GetTick>
 8003c28:	4602      	mov	r2, r0
 8003c2a:	693b      	ldr	r3, [r7, #16]
 8003c2c:	1ad3      	subs	r3, r2, r3
 8003c2e:	2b02      	cmp	r3, #2
 8003c30:	d901      	bls.n	8003c36 <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 8003c32:	2303      	movs	r3, #3
 8003c34:	e160      	b.n	8003ef8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003c36:	4b0d      	ldr	r3, [pc, #52]	@ (8003c6c <HAL_RCC_OscConfig+0x26c>)
 8003c38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c3a:	f003 0302 	and.w	r3, r3, #2
 8003c3e:	2b00      	cmp	r3, #0
 8003c40:	d0f0      	beq.n	8003c24 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 8003c42:	2001      	movs	r0, #1
 8003c44:	f000 face 	bl	80041e4 <RCC_Delay>
 8003c48:	e01c      	b.n	8003c84 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003c4a:	4b0a      	ldr	r3, [pc, #40]	@ (8003c74 <HAL_RCC_OscConfig+0x274>)
 8003c4c:	2200      	movs	r2, #0
 8003c4e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003c50:	f7fe fb22 	bl	8002298 <HAL_GetTick>
 8003c54:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c56:	e00f      	b.n	8003c78 <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8003c58:	f7fe fb1e 	bl	8002298 <HAL_GetTick>
 8003c5c:	4602      	mov	r2, r0
 8003c5e:	693b      	ldr	r3, [r7, #16]
 8003c60:	1ad3      	subs	r3, r2, r3
 8003c62:	2b02      	cmp	r3, #2
 8003c64:	d908      	bls.n	8003c78 <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 8003c66:	2303      	movs	r3, #3
 8003c68:	e146      	b.n	8003ef8 <HAL_RCC_OscConfig+0x4f8>
 8003c6a:	bf00      	nop
 8003c6c:	40021000 	.word	0x40021000
 8003c70:	42420000 	.word	0x42420000
 8003c74:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003c78:	4b92      	ldr	r3, [pc, #584]	@ (8003ec4 <HAL_RCC_OscConfig+0x4c4>)
 8003c7a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c7c:	f003 0302 	and.w	r3, r3, #2
 8003c80:	2b00      	cmp	r3, #0
 8003c82:	d1e9      	bne.n	8003c58 <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003c84:	687b      	ldr	r3, [r7, #4]
 8003c86:	681b      	ldr	r3, [r3, #0]
 8003c88:	f003 0304 	and.w	r3, r3, #4
 8003c8c:	2b00      	cmp	r3, #0
 8003c8e:	f000 80a6 	beq.w	8003dde <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003c92:	2300      	movs	r3, #0
 8003c94:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003c96:	4b8b      	ldr	r3, [pc, #556]	@ (8003ec4 <HAL_RCC_OscConfig+0x4c4>)
 8003c98:	69db      	ldr	r3, [r3, #28]
 8003c9a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003c9e:	2b00      	cmp	r3, #0
 8003ca0:	d10d      	bne.n	8003cbe <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003ca2:	4b88      	ldr	r3, [pc, #544]	@ (8003ec4 <HAL_RCC_OscConfig+0x4c4>)
 8003ca4:	69db      	ldr	r3, [r3, #28]
 8003ca6:	4a87      	ldr	r2, [pc, #540]	@ (8003ec4 <HAL_RCC_OscConfig+0x4c4>)
 8003ca8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8003cac:	61d3      	str	r3, [r2, #28]
 8003cae:	4b85      	ldr	r3, [pc, #532]	@ (8003ec4 <HAL_RCC_OscConfig+0x4c4>)
 8003cb0:	69db      	ldr	r3, [r3, #28]
 8003cb2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8003cb6:	60bb      	str	r3, [r7, #8]
 8003cb8:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003cba:	2301      	movs	r3, #1
 8003cbc:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cbe:	4b82      	ldr	r3, [pc, #520]	@ (8003ec8 <HAL_RCC_OscConfig+0x4c8>)
 8003cc0:	681b      	ldr	r3, [r3, #0]
 8003cc2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cc6:	2b00      	cmp	r3, #0
 8003cc8:	d118      	bne.n	8003cfc <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003cca:	4b7f      	ldr	r3, [pc, #508]	@ (8003ec8 <HAL_RCC_OscConfig+0x4c8>)
 8003ccc:	681b      	ldr	r3, [r3, #0]
 8003cce:	4a7e      	ldr	r2, [pc, #504]	@ (8003ec8 <HAL_RCC_OscConfig+0x4c8>)
 8003cd0:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003cd4:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003cd6:	f7fe fadf 	bl	8002298 <HAL_GetTick>
 8003cda:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cdc:	e008      	b.n	8003cf0 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003cde:	f7fe fadb 	bl	8002298 <HAL_GetTick>
 8003ce2:	4602      	mov	r2, r0
 8003ce4:	693b      	ldr	r3, [r7, #16]
 8003ce6:	1ad3      	subs	r3, r2, r3
 8003ce8:	2b64      	cmp	r3, #100	@ 0x64
 8003cea:	d901      	bls.n	8003cf0 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8003cec:	2303      	movs	r3, #3
 8003cee:	e103      	b.n	8003ef8 <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003cf0:	4b75      	ldr	r3, [pc, #468]	@ (8003ec8 <HAL_RCC_OscConfig+0x4c8>)
 8003cf2:	681b      	ldr	r3, [r3, #0]
 8003cf4:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8003cf8:	2b00      	cmp	r3, #0
 8003cfa:	d0f0      	beq.n	8003cde <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	68db      	ldr	r3, [r3, #12]
 8003d00:	2b01      	cmp	r3, #1
 8003d02:	d106      	bne.n	8003d12 <HAL_RCC_OscConfig+0x312>
 8003d04:	4b6f      	ldr	r3, [pc, #444]	@ (8003ec4 <HAL_RCC_OscConfig+0x4c4>)
 8003d06:	6a1b      	ldr	r3, [r3, #32]
 8003d08:	4a6e      	ldr	r2, [pc, #440]	@ (8003ec4 <HAL_RCC_OscConfig+0x4c4>)
 8003d0a:	f043 0301 	orr.w	r3, r3, #1
 8003d0e:	6213      	str	r3, [r2, #32]
 8003d10:	e02d      	b.n	8003d6e <HAL_RCC_OscConfig+0x36e>
 8003d12:	687b      	ldr	r3, [r7, #4]
 8003d14:	68db      	ldr	r3, [r3, #12]
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	d10c      	bne.n	8003d34 <HAL_RCC_OscConfig+0x334>
 8003d1a:	4b6a      	ldr	r3, [pc, #424]	@ (8003ec4 <HAL_RCC_OscConfig+0x4c4>)
 8003d1c:	6a1b      	ldr	r3, [r3, #32]
 8003d1e:	4a69      	ldr	r2, [pc, #420]	@ (8003ec4 <HAL_RCC_OscConfig+0x4c4>)
 8003d20:	f023 0301 	bic.w	r3, r3, #1
 8003d24:	6213      	str	r3, [r2, #32]
 8003d26:	4b67      	ldr	r3, [pc, #412]	@ (8003ec4 <HAL_RCC_OscConfig+0x4c4>)
 8003d28:	6a1b      	ldr	r3, [r3, #32]
 8003d2a:	4a66      	ldr	r2, [pc, #408]	@ (8003ec4 <HAL_RCC_OscConfig+0x4c4>)
 8003d2c:	f023 0304 	bic.w	r3, r3, #4
 8003d30:	6213      	str	r3, [r2, #32]
 8003d32:	e01c      	b.n	8003d6e <HAL_RCC_OscConfig+0x36e>
 8003d34:	687b      	ldr	r3, [r7, #4]
 8003d36:	68db      	ldr	r3, [r3, #12]
 8003d38:	2b05      	cmp	r3, #5
 8003d3a:	d10c      	bne.n	8003d56 <HAL_RCC_OscConfig+0x356>
 8003d3c:	4b61      	ldr	r3, [pc, #388]	@ (8003ec4 <HAL_RCC_OscConfig+0x4c4>)
 8003d3e:	6a1b      	ldr	r3, [r3, #32]
 8003d40:	4a60      	ldr	r2, [pc, #384]	@ (8003ec4 <HAL_RCC_OscConfig+0x4c4>)
 8003d42:	f043 0304 	orr.w	r3, r3, #4
 8003d46:	6213      	str	r3, [r2, #32]
 8003d48:	4b5e      	ldr	r3, [pc, #376]	@ (8003ec4 <HAL_RCC_OscConfig+0x4c4>)
 8003d4a:	6a1b      	ldr	r3, [r3, #32]
 8003d4c:	4a5d      	ldr	r2, [pc, #372]	@ (8003ec4 <HAL_RCC_OscConfig+0x4c4>)
 8003d4e:	f043 0301 	orr.w	r3, r3, #1
 8003d52:	6213      	str	r3, [r2, #32]
 8003d54:	e00b      	b.n	8003d6e <HAL_RCC_OscConfig+0x36e>
 8003d56:	4b5b      	ldr	r3, [pc, #364]	@ (8003ec4 <HAL_RCC_OscConfig+0x4c4>)
 8003d58:	6a1b      	ldr	r3, [r3, #32]
 8003d5a:	4a5a      	ldr	r2, [pc, #360]	@ (8003ec4 <HAL_RCC_OscConfig+0x4c4>)
 8003d5c:	f023 0301 	bic.w	r3, r3, #1
 8003d60:	6213      	str	r3, [r2, #32]
 8003d62:	4b58      	ldr	r3, [pc, #352]	@ (8003ec4 <HAL_RCC_OscConfig+0x4c4>)
 8003d64:	6a1b      	ldr	r3, [r3, #32]
 8003d66:	4a57      	ldr	r2, [pc, #348]	@ (8003ec4 <HAL_RCC_OscConfig+0x4c4>)
 8003d68:	f023 0304 	bic.w	r3, r3, #4
 8003d6c:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	68db      	ldr	r3, [r3, #12]
 8003d72:	2b00      	cmp	r3, #0
 8003d74:	d015      	beq.n	8003da2 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003d76:	f7fe fa8f 	bl	8002298 <HAL_GetTick>
 8003d7a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d7c:	e00a      	b.n	8003d94 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003d7e:	f7fe fa8b 	bl	8002298 <HAL_GetTick>
 8003d82:	4602      	mov	r2, r0
 8003d84:	693b      	ldr	r3, [r7, #16]
 8003d86:	1ad3      	subs	r3, r2, r3
 8003d88:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003d8c:	4293      	cmp	r3, r2
 8003d8e:	d901      	bls.n	8003d94 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8003d90:	2303      	movs	r3, #3
 8003d92:	e0b1      	b.n	8003ef8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003d94:	4b4b      	ldr	r3, [pc, #300]	@ (8003ec4 <HAL_RCC_OscConfig+0x4c4>)
 8003d96:	6a1b      	ldr	r3, [r3, #32]
 8003d98:	f003 0302 	and.w	r3, r3, #2
 8003d9c:	2b00      	cmp	r3, #0
 8003d9e:	d0ee      	beq.n	8003d7e <HAL_RCC_OscConfig+0x37e>
 8003da0:	e014      	b.n	8003dcc <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003da2:	f7fe fa79 	bl	8002298 <HAL_GetTick>
 8003da6:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003da8:	e00a      	b.n	8003dc0 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003daa:	f7fe fa75 	bl	8002298 <HAL_GetTick>
 8003dae:	4602      	mov	r2, r0
 8003db0:	693b      	ldr	r3, [r7, #16]
 8003db2:	1ad3      	subs	r3, r2, r3
 8003db4:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003db8:	4293      	cmp	r3, r2
 8003dba:	d901      	bls.n	8003dc0 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8003dbc:	2303      	movs	r3, #3
 8003dbe:	e09b      	b.n	8003ef8 <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003dc0:	4b40      	ldr	r3, [pc, #256]	@ (8003ec4 <HAL_RCC_OscConfig+0x4c4>)
 8003dc2:	6a1b      	ldr	r3, [r3, #32]
 8003dc4:	f003 0302 	and.w	r3, r3, #2
 8003dc8:	2b00      	cmp	r3, #0
 8003dca:	d1ee      	bne.n	8003daa <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8003dcc:	7dfb      	ldrb	r3, [r7, #23]
 8003dce:	2b01      	cmp	r3, #1
 8003dd0:	d105      	bne.n	8003dde <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003dd2:	4b3c      	ldr	r3, [pc, #240]	@ (8003ec4 <HAL_RCC_OscConfig+0x4c4>)
 8003dd4:	69db      	ldr	r3, [r3, #28]
 8003dd6:	4a3b      	ldr	r2, [pc, #236]	@ (8003ec4 <HAL_RCC_OscConfig+0x4c4>)
 8003dd8:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8003ddc:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	69db      	ldr	r3, [r3, #28]
 8003de2:	2b00      	cmp	r3, #0
 8003de4:	f000 8087 	beq.w	8003ef6 <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003de8:	4b36      	ldr	r3, [pc, #216]	@ (8003ec4 <HAL_RCC_OscConfig+0x4c4>)
 8003dea:	685b      	ldr	r3, [r3, #4]
 8003dec:	f003 030c 	and.w	r3, r3, #12
 8003df0:	2b08      	cmp	r3, #8
 8003df2:	d061      	beq.n	8003eb8 <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003df4:	687b      	ldr	r3, [r7, #4]
 8003df6:	69db      	ldr	r3, [r3, #28]
 8003df8:	2b02      	cmp	r3, #2
 8003dfa:	d146      	bne.n	8003e8a <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003dfc:	4b33      	ldr	r3, [pc, #204]	@ (8003ecc <HAL_RCC_OscConfig+0x4cc>)
 8003dfe:	2200      	movs	r2, #0
 8003e00:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e02:	f7fe fa49 	bl	8002298 <HAL_GetTick>
 8003e06:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003e08:	e008      	b.n	8003e1c <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e0a:	f7fe fa45 	bl	8002298 <HAL_GetTick>
 8003e0e:	4602      	mov	r2, r0
 8003e10:	693b      	ldr	r3, [r7, #16]
 8003e12:	1ad3      	subs	r3, r2, r3
 8003e14:	2b02      	cmp	r3, #2
 8003e16:	d901      	bls.n	8003e1c <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 8003e18:	2303      	movs	r3, #3
 8003e1a:	e06d      	b.n	8003ef8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003e1c:	4b29      	ldr	r3, [pc, #164]	@ (8003ec4 <HAL_RCC_OscConfig+0x4c4>)
 8003e1e:	681b      	ldr	r3, [r3, #0]
 8003e20:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e24:	2b00      	cmp	r3, #0
 8003e26:	d1f0      	bne.n	8003e0a <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 8003e28:	687b      	ldr	r3, [r7, #4]
 8003e2a:	6a1b      	ldr	r3, [r3, #32]
 8003e2c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003e30:	d108      	bne.n	8003e44 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 8003e32:	4b24      	ldr	r3, [pc, #144]	@ (8003ec4 <HAL_RCC_OscConfig+0x4c4>)
 8003e34:	685b      	ldr	r3, [r3, #4]
 8003e36:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 8003e3a:	687b      	ldr	r3, [r7, #4]
 8003e3c:	689b      	ldr	r3, [r3, #8]
 8003e3e:	4921      	ldr	r1, [pc, #132]	@ (8003ec4 <HAL_RCC_OscConfig+0x4c4>)
 8003e40:	4313      	orrs	r3, r2
 8003e42:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8003e44:	4b1f      	ldr	r3, [pc, #124]	@ (8003ec4 <HAL_RCC_OscConfig+0x4c4>)
 8003e46:	685b      	ldr	r3, [r3, #4]
 8003e48:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 8003e4c:	687b      	ldr	r3, [r7, #4]
 8003e4e:	6a19      	ldr	r1, [r3, #32]
 8003e50:	687b      	ldr	r3, [r7, #4]
 8003e52:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e54:	430b      	orrs	r3, r1
 8003e56:	491b      	ldr	r1, [pc, #108]	@ (8003ec4 <HAL_RCC_OscConfig+0x4c4>)
 8003e58:	4313      	orrs	r3, r2
 8003e5a:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003e5c:	4b1b      	ldr	r3, [pc, #108]	@ (8003ecc <HAL_RCC_OscConfig+0x4cc>)
 8003e5e:	2201      	movs	r2, #1
 8003e60:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e62:	f7fe fa19 	bl	8002298 <HAL_GetTick>
 8003e66:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003e68:	e008      	b.n	8003e7c <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e6a:	f7fe fa15 	bl	8002298 <HAL_GetTick>
 8003e6e:	4602      	mov	r2, r0
 8003e70:	693b      	ldr	r3, [r7, #16]
 8003e72:	1ad3      	subs	r3, r2, r3
 8003e74:	2b02      	cmp	r3, #2
 8003e76:	d901      	bls.n	8003e7c <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 8003e78:	2303      	movs	r3, #3
 8003e7a:	e03d      	b.n	8003ef8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8003e7c:	4b11      	ldr	r3, [pc, #68]	@ (8003ec4 <HAL_RCC_OscConfig+0x4c4>)
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003e84:	2b00      	cmp	r3, #0
 8003e86:	d0f0      	beq.n	8003e6a <HAL_RCC_OscConfig+0x46a>
 8003e88:	e035      	b.n	8003ef6 <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003e8a:	4b10      	ldr	r3, [pc, #64]	@ (8003ecc <HAL_RCC_OscConfig+0x4cc>)
 8003e8c:	2200      	movs	r2, #0
 8003e8e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003e90:	f7fe fa02 	bl	8002298 <HAL_GetTick>
 8003e94:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003e96:	e008      	b.n	8003eaa <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8003e98:	f7fe f9fe 	bl	8002298 <HAL_GetTick>
 8003e9c:	4602      	mov	r2, r0
 8003e9e:	693b      	ldr	r3, [r7, #16]
 8003ea0:	1ad3      	subs	r3, r2, r3
 8003ea2:	2b02      	cmp	r3, #2
 8003ea4:	d901      	bls.n	8003eaa <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8003ea6:	2303      	movs	r3, #3
 8003ea8:	e026      	b.n	8003ef8 <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 8003eaa:	4b06      	ldr	r3, [pc, #24]	@ (8003ec4 <HAL_RCC_OscConfig+0x4c4>)
 8003eac:	681b      	ldr	r3, [r3, #0]
 8003eae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003eb2:	2b00      	cmp	r3, #0
 8003eb4:	d1f0      	bne.n	8003e98 <HAL_RCC_OscConfig+0x498>
 8003eb6:	e01e      	b.n	8003ef6 <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003eb8:	687b      	ldr	r3, [r7, #4]
 8003eba:	69db      	ldr	r3, [r3, #28]
 8003ebc:	2b01      	cmp	r3, #1
 8003ebe:	d107      	bne.n	8003ed0 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8003ec0:	2301      	movs	r3, #1
 8003ec2:	e019      	b.n	8003ef8 <HAL_RCC_OscConfig+0x4f8>
 8003ec4:	40021000 	.word	0x40021000
 8003ec8:	40007000 	.word	0x40007000
 8003ecc:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8003ed0:	4b0b      	ldr	r3, [pc, #44]	@ (8003f00 <HAL_RCC_OscConfig+0x500>)
 8003ed2:	685b      	ldr	r3, [r3, #4]
 8003ed4:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8003edc:	687b      	ldr	r3, [r7, #4]
 8003ede:	6a1b      	ldr	r3, [r3, #32]
 8003ee0:	429a      	cmp	r2, r3
 8003ee2:	d106      	bne.n	8003ef2 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8003ee4:	68fb      	ldr	r3, [r7, #12]
 8003ee6:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003eee:	429a      	cmp	r2, r3
 8003ef0:	d001      	beq.n	8003ef6 <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8003ef2:	2301      	movs	r3, #1
 8003ef4:	e000      	b.n	8003ef8 <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 8003ef6:	2300      	movs	r3, #0
}
 8003ef8:	4618      	mov	r0, r3
 8003efa:	3718      	adds	r7, #24
 8003efc:	46bd      	mov	sp, r7
 8003efe:	bd80      	pop	{r7, pc}
 8003f00:	40021000 	.word	0x40021000

08003f04 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003f04:	b580      	push	{r7, lr}
 8003f06:	b084      	sub	sp, #16
 8003f08:	af00      	add	r7, sp, #0
 8003f0a:	6078      	str	r0, [r7, #4]
 8003f0c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8003f0e:	687b      	ldr	r3, [r7, #4]
 8003f10:	2b00      	cmp	r3, #0
 8003f12:	d101      	bne.n	8003f18 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003f14:	2301      	movs	r3, #1
 8003f16:	e0d0      	b.n	80040ba <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8003f18:	4b6a      	ldr	r3, [pc, #424]	@ (80040c4 <HAL_RCC_ClockConfig+0x1c0>)
 8003f1a:	681b      	ldr	r3, [r3, #0]
 8003f1c:	f003 0307 	and.w	r3, r3, #7
 8003f20:	683a      	ldr	r2, [r7, #0]
 8003f22:	429a      	cmp	r2, r3
 8003f24:	d910      	bls.n	8003f48 <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f26:	4b67      	ldr	r3, [pc, #412]	@ (80040c4 <HAL_RCC_ClockConfig+0x1c0>)
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f023 0207 	bic.w	r2, r3, #7
 8003f2e:	4965      	ldr	r1, [pc, #404]	@ (80040c4 <HAL_RCC_ClockConfig+0x1c0>)
 8003f30:	683b      	ldr	r3, [r7, #0]
 8003f32:	4313      	orrs	r3, r2
 8003f34:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f36:	4b63      	ldr	r3, [pc, #396]	@ (80040c4 <HAL_RCC_ClockConfig+0x1c0>)
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	f003 0307 	and.w	r3, r3, #7
 8003f3e:	683a      	ldr	r2, [r7, #0]
 8003f40:	429a      	cmp	r2, r3
 8003f42:	d001      	beq.n	8003f48 <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 8003f44:	2301      	movs	r3, #1
 8003f46:	e0b8      	b.n	80040ba <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003f48:	687b      	ldr	r3, [r7, #4]
 8003f4a:	681b      	ldr	r3, [r3, #0]
 8003f4c:	f003 0302 	and.w	r3, r3, #2
 8003f50:	2b00      	cmp	r3, #0
 8003f52:	d020      	beq.n	8003f96 <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	681b      	ldr	r3, [r3, #0]
 8003f58:	f003 0304 	and.w	r3, r3, #4
 8003f5c:	2b00      	cmp	r3, #0
 8003f5e:	d005      	beq.n	8003f6c <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003f60:	4b59      	ldr	r3, [pc, #356]	@ (80040c8 <HAL_RCC_ClockConfig+0x1c4>)
 8003f62:	685b      	ldr	r3, [r3, #4]
 8003f64:	4a58      	ldr	r2, [pc, #352]	@ (80040c8 <HAL_RCC_ClockConfig+0x1c4>)
 8003f66:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8003f6a:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003f6c:	687b      	ldr	r3, [r7, #4]
 8003f6e:	681b      	ldr	r3, [r3, #0]
 8003f70:	f003 0308 	and.w	r3, r3, #8
 8003f74:	2b00      	cmp	r3, #0
 8003f76:	d005      	beq.n	8003f84 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003f78:	4b53      	ldr	r3, [pc, #332]	@ (80040c8 <HAL_RCC_ClockConfig+0x1c4>)
 8003f7a:	685b      	ldr	r3, [r3, #4]
 8003f7c:	4a52      	ldr	r2, [pc, #328]	@ (80040c8 <HAL_RCC_ClockConfig+0x1c4>)
 8003f7e:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8003f82:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003f84:	4b50      	ldr	r3, [pc, #320]	@ (80040c8 <HAL_RCC_ClockConfig+0x1c4>)
 8003f86:	685b      	ldr	r3, [r3, #4]
 8003f88:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	689b      	ldr	r3, [r3, #8]
 8003f90:	494d      	ldr	r1, [pc, #308]	@ (80040c8 <HAL_RCC_ClockConfig+0x1c4>)
 8003f92:	4313      	orrs	r3, r2
 8003f94:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	681b      	ldr	r3, [r3, #0]
 8003f9a:	f003 0301 	and.w	r3, r3, #1
 8003f9e:	2b00      	cmp	r3, #0
 8003fa0:	d040      	beq.n	8004024 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003fa2:	687b      	ldr	r3, [r7, #4]
 8003fa4:	685b      	ldr	r3, [r3, #4]
 8003fa6:	2b01      	cmp	r3, #1
 8003fa8:	d107      	bne.n	8003fba <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003faa:	4b47      	ldr	r3, [pc, #284]	@ (80040c8 <HAL_RCC_ClockConfig+0x1c4>)
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003fb2:	2b00      	cmp	r3, #0
 8003fb4:	d115      	bne.n	8003fe2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003fb6:	2301      	movs	r3, #1
 8003fb8:	e07f      	b.n	80040ba <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003fba:	687b      	ldr	r3, [r7, #4]
 8003fbc:	685b      	ldr	r3, [r3, #4]
 8003fbe:	2b02      	cmp	r3, #2
 8003fc0:	d107      	bne.n	8003fd2 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003fc2:	4b41      	ldr	r3, [pc, #260]	@ (80040c8 <HAL_RCC_ClockConfig+0x1c4>)
 8003fc4:	681b      	ldr	r3, [r3, #0]
 8003fc6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003fca:	2b00      	cmp	r3, #0
 8003fcc:	d109      	bne.n	8003fe2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003fce:	2301      	movs	r3, #1
 8003fd0:	e073      	b.n	80040ba <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003fd2:	4b3d      	ldr	r3, [pc, #244]	@ (80040c8 <HAL_RCC_ClockConfig+0x1c4>)
 8003fd4:	681b      	ldr	r3, [r3, #0]
 8003fd6:	f003 0302 	and.w	r3, r3, #2
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d101      	bne.n	8003fe2 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003fde:	2301      	movs	r3, #1
 8003fe0:	e06b      	b.n	80040ba <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003fe2:	4b39      	ldr	r3, [pc, #228]	@ (80040c8 <HAL_RCC_ClockConfig+0x1c4>)
 8003fe4:	685b      	ldr	r3, [r3, #4]
 8003fe6:	f023 0203 	bic.w	r2, r3, #3
 8003fea:	687b      	ldr	r3, [r7, #4]
 8003fec:	685b      	ldr	r3, [r3, #4]
 8003fee:	4936      	ldr	r1, [pc, #216]	@ (80040c8 <HAL_RCC_ClockConfig+0x1c4>)
 8003ff0:	4313      	orrs	r3, r2
 8003ff2:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003ff4:	f7fe f950 	bl	8002298 <HAL_GetTick>
 8003ff8:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003ffa:	e00a      	b.n	8004012 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003ffc:	f7fe f94c 	bl	8002298 <HAL_GetTick>
 8004000:	4602      	mov	r2, r0
 8004002:	68fb      	ldr	r3, [r7, #12]
 8004004:	1ad3      	subs	r3, r2, r3
 8004006:	f241 3288 	movw	r2, #5000	@ 0x1388
 800400a:	4293      	cmp	r3, r2
 800400c:	d901      	bls.n	8004012 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800400e:	2303      	movs	r3, #3
 8004010:	e053      	b.n	80040ba <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8004012:	4b2d      	ldr	r3, [pc, #180]	@ (80040c8 <HAL_RCC_ClockConfig+0x1c4>)
 8004014:	685b      	ldr	r3, [r3, #4]
 8004016:	f003 020c 	and.w	r2, r3, #12
 800401a:	687b      	ldr	r3, [r7, #4]
 800401c:	685b      	ldr	r3, [r3, #4]
 800401e:	009b      	lsls	r3, r3, #2
 8004020:	429a      	cmp	r2, r3
 8004022:	d1eb      	bne.n	8003ffc <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8004024:	4b27      	ldr	r3, [pc, #156]	@ (80040c4 <HAL_RCC_ClockConfig+0x1c0>)
 8004026:	681b      	ldr	r3, [r3, #0]
 8004028:	f003 0307 	and.w	r3, r3, #7
 800402c:	683a      	ldr	r2, [r7, #0]
 800402e:	429a      	cmp	r2, r3
 8004030:	d210      	bcs.n	8004054 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004032:	4b24      	ldr	r3, [pc, #144]	@ (80040c4 <HAL_RCC_ClockConfig+0x1c0>)
 8004034:	681b      	ldr	r3, [r3, #0]
 8004036:	f023 0207 	bic.w	r2, r3, #7
 800403a:	4922      	ldr	r1, [pc, #136]	@ (80040c4 <HAL_RCC_ClockConfig+0x1c0>)
 800403c:	683b      	ldr	r3, [r7, #0]
 800403e:	4313      	orrs	r3, r2
 8004040:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8004042:	4b20      	ldr	r3, [pc, #128]	@ (80040c4 <HAL_RCC_ClockConfig+0x1c0>)
 8004044:	681b      	ldr	r3, [r3, #0]
 8004046:	f003 0307 	and.w	r3, r3, #7
 800404a:	683a      	ldr	r2, [r7, #0]
 800404c:	429a      	cmp	r2, r3
 800404e:	d001      	beq.n	8004054 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 8004050:	2301      	movs	r3, #1
 8004052:	e032      	b.n	80040ba <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004054:	687b      	ldr	r3, [r7, #4]
 8004056:	681b      	ldr	r3, [r3, #0]
 8004058:	f003 0304 	and.w	r3, r3, #4
 800405c:	2b00      	cmp	r3, #0
 800405e:	d008      	beq.n	8004072 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004060:	4b19      	ldr	r3, [pc, #100]	@ (80040c8 <HAL_RCC_ClockConfig+0x1c4>)
 8004062:	685b      	ldr	r3, [r3, #4]
 8004064:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8004068:	687b      	ldr	r3, [r7, #4]
 800406a:	68db      	ldr	r3, [r3, #12]
 800406c:	4916      	ldr	r1, [pc, #88]	@ (80040c8 <HAL_RCC_ClockConfig+0x1c4>)
 800406e:	4313      	orrs	r3, r2
 8004070:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	681b      	ldr	r3, [r3, #0]
 8004076:	f003 0308 	and.w	r3, r3, #8
 800407a:	2b00      	cmp	r3, #0
 800407c:	d009      	beq.n	8004092 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 800407e:	4b12      	ldr	r3, [pc, #72]	@ (80040c8 <HAL_RCC_ClockConfig+0x1c4>)
 8004080:	685b      	ldr	r3, [r3, #4]
 8004082:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	691b      	ldr	r3, [r3, #16]
 800408a:	00db      	lsls	r3, r3, #3
 800408c:	490e      	ldr	r1, [pc, #56]	@ (80040c8 <HAL_RCC_ClockConfig+0x1c4>)
 800408e:	4313      	orrs	r3, r2
 8004090:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8004092:	f000 f821 	bl	80040d8 <HAL_RCC_GetSysClockFreq>
 8004096:	4602      	mov	r2, r0
 8004098:	4b0b      	ldr	r3, [pc, #44]	@ (80040c8 <HAL_RCC_ClockConfig+0x1c4>)
 800409a:	685b      	ldr	r3, [r3, #4]
 800409c:	091b      	lsrs	r3, r3, #4
 800409e:	f003 030f 	and.w	r3, r3, #15
 80040a2:	490a      	ldr	r1, [pc, #40]	@ (80040cc <HAL_RCC_ClockConfig+0x1c8>)
 80040a4:	5ccb      	ldrb	r3, [r1, r3]
 80040a6:	fa22 f303 	lsr.w	r3, r2, r3
 80040aa:	4a09      	ldr	r2, [pc, #36]	@ (80040d0 <HAL_RCC_ClockConfig+0x1cc>)
 80040ac:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 80040ae:	4b09      	ldr	r3, [pc, #36]	@ (80040d4 <HAL_RCC_ClockConfig+0x1d0>)
 80040b0:	681b      	ldr	r3, [r3, #0]
 80040b2:	4618      	mov	r0, r3
 80040b4:	f7fe f8ae 	bl	8002214 <HAL_InitTick>

  return HAL_OK;
 80040b8:	2300      	movs	r3, #0
}
 80040ba:	4618      	mov	r0, r3
 80040bc:	3710      	adds	r7, #16
 80040be:	46bd      	mov	sp, r7
 80040c0:	bd80      	pop	{r7, pc}
 80040c2:	bf00      	nop
 80040c4:	40022000 	.word	0x40022000
 80040c8:	40021000 	.word	0x40021000
 80040cc:	08007ea4 	.word	0x08007ea4
 80040d0:	20000030 	.word	0x20000030
 80040d4:	20000034 	.word	0x20000034

080040d8 <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80040d8:	b480      	push	{r7}
 80040da:	b087      	sub	sp, #28
 80040dc:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 80040de:	2300      	movs	r3, #0
 80040e0:	60fb      	str	r3, [r7, #12]
 80040e2:	2300      	movs	r3, #0
 80040e4:	60bb      	str	r3, [r7, #8]
 80040e6:	2300      	movs	r3, #0
 80040e8:	617b      	str	r3, [r7, #20]
 80040ea:	2300      	movs	r3, #0
 80040ec:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 80040ee:	2300      	movs	r3, #0
 80040f0:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 80040f2:	4b1e      	ldr	r3, [pc, #120]	@ (800416c <HAL_RCC_GetSysClockFreq+0x94>)
 80040f4:	685b      	ldr	r3, [r3, #4]
 80040f6:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	f003 030c 	and.w	r3, r3, #12
 80040fe:	2b04      	cmp	r3, #4
 8004100:	d002      	beq.n	8004108 <HAL_RCC_GetSysClockFreq+0x30>
 8004102:	2b08      	cmp	r3, #8
 8004104:	d003      	beq.n	800410e <HAL_RCC_GetSysClockFreq+0x36>
 8004106:	e027      	b.n	8004158 <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8004108:	4b19      	ldr	r3, [pc, #100]	@ (8004170 <HAL_RCC_GetSysClockFreq+0x98>)
 800410a:	613b      	str	r3, [r7, #16]
      break;
 800410c:	e027      	b.n	800415e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 800410e:	68fb      	ldr	r3, [r7, #12]
 8004110:	0c9b      	lsrs	r3, r3, #18
 8004112:	f003 030f 	and.w	r3, r3, #15
 8004116:	4a17      	ldr	r2, [pc, #92]	@ (8004174 <HAL_RCC_GetSysClockFreq+0x9c>)
 8004118:	5cd3      	ldrb	r3, [r2, r3]
 800411a:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004122:	2b00      	cmp	r3, #0
 8004124:	d010      	beq.n	8004148 <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8004126:	4b11      	ldr	r3, [pc, #68]	@ (800416c <HAL_RCC_GetSysClockFreq+0x94>)
 8004128:	685b      	ldr	r3, [r3, #4]
 800412a:	0c5b      	lsrs	r3, r3, #17
 800412c:	f003 0301 	and.w	r3, r3, #1
 8004130:	4a11      	ldr	r2, [pc, #68]	@ (8004178 <HAL_RCC_GetSysClockFreq+0xa0>)
 8004132:	5cd3      	ldrb	r3, [r2, r3]
 8004134:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8004136:	687b      	ldr	r3, [r7, #4]
 8004138:	4a0d      	ldr	r2, [pc, #52]	@ (8004170 <HAL_RCC_GetSysClockFreq+0x98>)
 800413a:	fb03 f202 	mul.w	r2, r3, r2
 800413e:	68bb      	ldr	r3, [r7, #8]
 8004140:	fbb2 f3f3 	udiv	r3, r2, r3
 8004144:	617b      	str	r3, [r7, #20]
 8004146:	e004      	b.n	8004152 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8004148:	687b      	ldr	r3, [r7, #4]
 800414a:	4a0c      	ldr	r2, [pc, #48]	@ (800417c <HAL_RCC_GetSysClockFreq+0xa4>)
 800414c:	fb02 f303 	mul.w	r3, r2, r3
 8004150:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8004152:	697b      	ldr	r3, [r7, #20]
 8004154:	613b      	str	r3, [r7, #16]
      break;
 8004156:	e002      	b.n	800415e <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8004158:	4b05      	ldr	r3, [pc, #20]	@ (8004170 <HAL_RCC_GetSysClockFreq+0x98>)
 800415a:	613b      	str	r3, [r7, #16]
      break;
 800415c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800415e:	693b      	ldr	r3, [r7, #16]
}
 8004160:	4618      	mov	r0, r3
 8004162:	371c      	adds	r7, #28
 8004164:	46bd      	mov	sp, r7
 8004166:	bc80      	pop	{r7}
 8004168:	4770      	bx	lr
 800416a:	bf00      	nop
 800416c:	40021000 	.word	0x40021000
 8004170:	007a1200 	.word	0x007a1200
 8004174:	08007ebc 	.word	0x08007ebc
 8004178:	08007ecc 	.word	0x08007ecc
 800417c:	003d0900 	.word	0x003d0900

08004180 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004180:	b480      	push	{r7}
 8004182:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004184:	4b02      	ldr	r3, [pc, #8]	@ (8004190 <HAL_RCC_GetHCLKFreq+0x10>)
 8004186:	681b      	ldr	r3, [r3, #0]
}
 8004188:	4618      	mov	r0, r3
 800418a:	46bd      	mov	sp, r7
 800418c:	bc80      	pop	{r7}
 800418e:	4770      	bx	lr
 8004190:	20000030 	.word	0x20000030

08004194 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004194:	b580      	push	{r7, lr}
 8004196:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8004198:	f7ff fff2 	bl	8004180 <HAL_RCC_GetHCLKFreq>
 800419c:	4602      	mov	r2, r0
 800419e:	4b05      	ldr	r3, [pc, #20]	@ (80041b4 <HAL_RCC_GetPCLK1Freq+0x20>)
 80041a0:	685b      	ldr	r3, [r3, #4]
 80041a2:	0a1b      	lsrs	r3, r3, #8
 80041a4:	f003 0307 	and.w	r3, r3, #7
 80041a8:	4903      	ldr	r1, [pc, #12]	@ (80041b8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80041aa:	5ccb      	ldrb	r3, [r1, r3]
 80041ac:	fa22 f303 	lsr.w	r3, r2, r3
}
 80041b0:	4618      	mov	r0, r3
 80041b2:	bd80      	pop	{r7, pc}
 80041b4:	40021000 	.word	0x40021000
 80041b8:	08007eb4 	.word	0x08007eb4

080041bc <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80041bc:	b580      	push	{r7, lr}
 80041be:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 80041c0:	f7ff ffde 	bl	8004180 <HAL_RCC_GetHCLKFreq>
 80041c4:	4602      	mov	r2, r0
 80041c6:	4b05      	ldr	r3, [pc, #20]	@ (80041dc <HAL_RCC_GetPCLK2Freq+0x20>)
 80041c8:	685b      	ldr	r3, [r3, #4]
 80041ca:	0adb      	lsrs	r3, r3, #11
 80041cc:	f003 0307 	and.w	r3, r3, #7
 80041d0:	4903      	ldr	r1, [pc, #12]	@ (80041e0 <HAL_RCC_GetPCLK2Freq+0x24>)
 80041d2:	5ccb      	ldrb	r3, [r1, r3]
 80041d4:	fa22 f303 	lsr.w	r3, r2, r3
}
 80041d8:	4618      	mov	r0, r3
 80041da:	bd80      	pop	{r7, pc}
 80041dc:	40021000 	.word	0x40021000
 80041e0:	08007eb4 	.word	0x08007eb4

080041e4 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 80041e4:	b480      	push	{r7}
 80041e6:	b085      	sub	sp, #20
 80041e8:	af00      	add	r7, sp, #0
 80041ea:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 80041ec:	4b0a      	ldr	r3, [pc, #40]	@ (8004218 <RCC_Delay+0x34>)
 80041ee:	681b      	ldr	r3, [r3, #0]
 80041f0:	4a0a      	ldr	r2, [pc, #40]	@ (800421c <RCC_Delay+0x38>)
 80041f2:	fba2 2303 	umull	r2, r3, r2, r3
 80041f6:	0a5b      	lsrs	r3, r3, #9
 80041f8:	687a      	ldr	r2, [r7, #4]
 80041fa:	fb02 f303 	mul.w	r3, r2, r3
 80041fe:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8004200:	bf00      	nop
  }
  while (Delay --);
 8004202:	68fb      	ldr	r3, [r7, #12]
 8004204:	1e5a      	subs	r2, r3, #1
 8004206:	60fa      	str	r2, [r7, #12]
 8004208:	2b00      	cmp	r3, #0
 800420a:	d1f9      	bne.n	8004200 <RCC_Delay+0x1c>
}
 800420c:	bf00      	nop
 800420e:	bf00      	nop
 8004210:	3714      	adds	r7, #20
 8004212:	46bd      	mov	sp, r7
 8004214:	bc80      	pop	{r7}
 8004216:	4770      	bx	lr
 8004218:	20000030 	.word	0x20000030
 800421c:	10624dd3 	.word	0x10624dd3

08004220 <HAL_RCCEx_PeriphCLKConfig>:
  *         manually disable it.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004220:	b580      	push	{r7, lr}
 8004222:	b086      	sub	sp, #24
 8004224:	af00      	add	r7, sp, #0
 8004226:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U, temp_reg = 0U;
 8004228:	2300      	movs	r3, #0
 800422a:	613b      	str	r3, [r7, #16]
 800422c:	2300      	movs	r3, #0
 800422e:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*------------------------------- RTC/LCD Configuration ------------------------*/
  if ((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC))
 8004230:	687b      	ldr	r3, [r7, #4]
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	f003 0301 	and.w	r3, r3, #1
 8004238:	2b00      	cmp	r3, #0
 800423a:	d07d      	beq.n	8004338 <HAL_RCCEx_PeriphCLKConfig+0x118>
  {
    FlagStatus pwrclkchanged = RESET;
 800423c:	2300      	movs	r3, #0
 800423e:	75fb      	strb	r3, [r7, #23]
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* As soon as function is called to change RTC clock source, activation of the
       power domain is done. */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8004240:	4b4f      	ldr	r3, [pc, #316]	@ (8004380 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004242:	69db      	ldr	r3, [r3, #28]
 8004244:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004248:	2b00      	cmp	r3, #0
 800424a:	d10d      	bne.n	8004268 <HAL_RCCEx_PeriphCLKConfig+0x48>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800424c:	4b4c      	ldr	r3, [pc, #304]	@ (8004380 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800424e:	69db      	ldr	r3, [r3, #28]
 8004250:	4a4b      	ldr	r2, [pc, #300]	@ (8004380 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004252:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004256:	61d3      	str	r3, [r2, #28]
 8004258:	4b49      	ldr	r3, [pc, #292]	@ (8004380 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800425a:	69db      	ldr	r3, [r3, #28]
 800425c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8004260:	60bb      	str	r3, [r7, #8]
 8004262:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004264:	2301      	movs	r3, #1
 8004266:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004268:	4b46      	ldr	r3, [pc, #280]	@ (8004384 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800426a:	681b      	ldr	r3, [r3, #0]
 800426c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8004270:	2b00      	cmp	r3, #0
 8004272:	d118      	bne.n	80042a6 <HAL_RCCEx_PeriphCLKConfig+0x86>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8004274:	4b43      	ldr	r3, [pc, #268]	@ (8004384 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 8004276:	681b      	ldr	r3, [r3, #0]
 8004278:	4a42      	ldr	r2, [pc, #264]	@ (8004384 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800427a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800427e:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8004280:	f7fe f80a 	bl	8002298 <HAL_GetTick>
 8004284:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8004286:	e008      	b.n	800429a <HAL_RCCEx_PeriphCLKConfig+0x7a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004288:	f7fe f806 	bl	8002298 <HAL_GetTick>
 800428c:	4602      	mov	r2, r0
 800428e:	693b      	ldr	r3, [r7, #16]
 8004290:	1ad3      	subs	r3, r2, r3
 8004292:	2b64      	cmp	r3, #100	@ 0x64
 8004294:	d901      	bls.n	800429a <HAL_RCCEx_PeriphCLKConfig+0x7a>
        {
          return HAL_TIMEOUT;
 8004296:	2303      	movs	r3, #3
 8004298:	e06d      	b.n	8004376 <HAL_RCCEx_PeriphCLKConfig+0x156>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800429a:	4b3a      	ldr	r3, [pc, #232]	@ (8004384 <HAL_RCCEx_PeriphCLKConfig+0x164>)
 800429c:	681b      	ldr	r3, [r3, #0]
 800429e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80042a2:	2b00      	cmp	r3, #0
 80042a4:	d0f0      	beq.n	8004288 <HAL_RCCEx_PeriphCLKConfig+0x68>
        }
      }
    }

    /* Reset the Backup domain only if the RTC Clock source selection is modified from reset value */
    temp_reg = (RCC->BDCR & RCC_BDCR_RTCSEL);
 80042a6:	4b36      	ldr	r3, [pc, #216]	@ (8004380 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80042a8:	6a1b      	ldr	r3, [r3, #32]
 80042aa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80042ae:	60fb      	str	r3, [r7, #12]
    if ((temp_reg != 0x00000000U) && (temp_reg != (PeriphClkInit->RTCClockSelection & RCC_BDCR_RTCSEL)))
 80042b0:	68fb      	ldr	r3, [r7, #12]
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d02e      	beq.n	8004314 <HAL_RCCEx_PeriphCLKConfig+0xf4>
 80042b6:	687b      	ldr	r3, [r7, #4]
 80042b8:	685b      	ldr	r3, [r3, #4]
 80042ba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80042be:	68fa      	ldr	r2, [r7, #12]
 80042c0:	429a      	cmp	r2, r3
 80042c2:	d027      	beq.n	8004314 <HAL_RCCEx_PeriphCLKConfig+0xf4>
    {
      /* Store the content of BDCR register before the reset of Backup Domain */
      temp_reg = (RCC->BDCR & ~(RCC_BDCR_RTCSEL));
 80042c4:	4b2e      	ldr	r3, [pc, #184]	@ (8004380 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80042c6:	6a1b      	ldr	r3, [r3, #32]
 80042c8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80042cc:	60fb      	str	r3, [r7, #12]
      /* RTC Clock selection can be changed only if the Backup Domain is reset */
      __HAL_RCC_BACKUPRESET_FORCE();
 80042ce:	4b2e      	ldr	r3, [pc, #184]	@ (8004388 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80042d0:	2201      	movs	r2, #1
 80042d2:	601a      	str	r2, [r3, #0]
      __HAL_RCC_BACKUPRESET_RELEASE();
 80042d4:	4b2c      	ldr	r3, [pc, #176]	@ (8004388 <HAL_RCCEx_PeriphCLKConfig+0x168>)
 80042d6:	2200      	movs	r2, #0
 80042d8:	601a      	str	r2, [r3, #0]
      /* Restore the Content of BDCR register */
      RCC->BDCR = temp_reg;
 80042da:	4a29      	ldr	r2, [pc, #164]	@ (8004380 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 80042dc:	68fb      	ldr	r3, [r7, #12]
 80042de:	6213      	str	r3, [r2, #32]

      /* Wait for LSERDY if LSE was enabled */
      if (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSEON))
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	f003 0301 	and.w	r3, r3, #1
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d014      	beq.n	8004314 <HAL_RCCEx_PeriphCLKConfig+0xf4>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80042ea:	f7fd ffd5 	bl	8002298 <HAL_GetTick>
 80042ee:	6138      	str	r0, [r7, #16]

        /* Wait till LSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80042f0:	e00a      	b.n	8004308 <HAL_RCCEx_PeriphCLKConfig+0xe8>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80042f2:	f7fd ffd1 	bl	8002298 <HAL_GetTick>
 80042f6:	4602      	mov	r2, r0
 80042f8:	693b      	ldr	r3, [r7, #16]
 80042fa:	1ad3      	subs	r3, r2, r3
 80042fc:	f241 3288 	movw	r2, #5000	@ 0x1388
 8004300:	4293      	cmp	r3, r2
 8004302:	d901      	bls.n	8004308 <HAL_RCCEx_PeriphCLKConfig+0xe8>
          {
            return HAL_TIMEOUT;
 8004304:	2303      	movs	r3, #3
 8004306:	e036      	b.n	8004376 <HAL_RCCEx_PeriphCLKConfig+0x156>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8004308:	4b1d      	ldr	r3, [pc, #116]	@ (8004380 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800430a:	6a1b      	ldr	r3, [r3, #32]
 800430c:	f003 0302 	and.w	r3, r3, #2
 8004310:	2b00      	cmp	r3, #0
 8004312:	d0ee      	beq.n	80042f2 <HAL_RCCEx_PeriphCLKConfig+0xd2>
          }
        }
      }
    }
    __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004314:	4b1a      	ldr	r3, [pc, #104]	@ (8004380 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004316:	6a1b      	ldr	r3, [r3, #32]
 8004318:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	685b      	ldr	r3, [r3, #4]
 8004320:	4917      	ldr	r1, [pc, #92]	@ (8004380 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004322:	4313      	orrs	r3, r2
 8004324:	620b      	str	r3, [r1, #32]

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8004326:	7dfb      	ldrb	r3, [r7, #23]
 8004328:	2b01      	cmp	r3, #1
 800432a:	d105      	bne.n	8004338 <HAL_RCCEx_PeriphCLKConfig+0x118>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800432c:	4b14      	ldr	r3, [pc, #80]	@ (8004380 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 800432e:	69db      	ldr	r3, [r3, #28]
 8004330:	4a13      	ldr	r2, [pc, #76]	@ (8004380 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004332:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8004336:	61d3      	str	r3, [r2, #28]
    }
  }

  /*------------------------------ ADC clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 8004338:	687b      	ldr	r3, [r7, #4]
 800433a:	681b      	ldr	r3, [r3, #0]
 800433c:	f003 0302 	and.w	r3, r3, #2
 8004340:	2b00      	cmp	r3, #0
 8004342:	d008      	beq.n	8004356 <HAL_RCCEx_PeriphCLKConfig+0x136>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCPLLCLK_DIV(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 8004344:	4b0e      	ldr	r3, [pc, #56]	@ (8004380 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004346:	685b      	ldr	r3, [r3, #4]
 8004348:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	689b      	ldr	r3, [r3, #8]
 8004350:	490b      	ldr	r1, [pc, #44]	@ (8004380 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004352:	4313      	orrs	r3, r2
 8004354:	604b      	str	r3, [r1, #4]

#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6)\
 || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)\
 || defined(STM32F105xC) || defined(STM32F107xC)
  /*------------------------------ USB clock Configuration ------------------*/
  if (((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == RCC_PERIPHCLK_USB)
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	f003 0310 	and.w	r3, r3, #16
 800435e:	2b00      	cmp	r3, #0
 8004360:	d008      	beq.n	8004374 <HAL_RCCEx_PeriphCLKConfig+0x154>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USBPLLCLK_DIV(PeriphClkInit->UsbClockSelection));

    /* Configure the USB clock source */
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004362:	4b07      	ldr	r3, [pc, #28]	@ (8004380 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004364:	685b      	ldr	r3, [r3, #4]
 8004366:	f423 0280 	bic.w	r2, r3, #4194304	@ 0x400000
 800436a:	687b      	ldr	r3, [r7, #4]
 800436c:	68db      	ldr	r3, [r3, #12]
 800436e:	4904      	ldr	r1, [pc, #16]	@ (8004380 <HAL_RCCEx_PeriphCLKConfig+0x160>)
 8004370:	4313      	orrs	r3, r2
 8004372:	604b      	str	r3, [r1, #4]
  }
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG || STM32F105xC || STM32F107xC */

  return HAL_OK;
 8004374:	2300      	movs	r3, #0
}
 8004376:	4618      	mov	r0, r3
 8004378:	3718      	adds	r7, #24
 800437a:	46bd      	mov	sp, r7
 800437c:	bd80      	pop	{r7, pc}
 800437e:	bf00      	nop
 8004380:	40021000 	.word	0x40021000
 8004384:	40007000 	.word	0x40007000
 8004388:	42420440 	.word	0x42420440

0800438c <HAL_RCCEx_GetPeriphCLKFreq>:
  *            @arg @ref RCC_PERIPHCLK_USB  USB peripheral clock
  @endif
  * @retval Frequency in Hz (0: means that no available frequency for the peripheral)
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint32_t PeriphClk)
{
 800438c:	b580      	push	{r7, lr}
 800438e:	b088      	sub	sp, #32
 8004390:	af00      	add	r7, sp, #0
 8004392:	6078      	str	r0, [r7, #4]
#if defined(STM32F102x6) || defined(STM32F102xB) || defined(STM32F103x6) || \
    defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG)
  static const uint8_t aPLLMULFactorTable[16U] = {2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 16};
  static const uint8_t aPredivFactorTable[2U] = {1, 2};

  uint32_t prediv1 = 0U, pllclk = 0U, pllmul = 0U;
 8004394:	2300      	movs	r3, #0
 8004396:	617b      	str	r3, [r7, #20]
 8004398:	2300      	movs	r3, #0
 800439a:	61fb      	str	r3, [r7, #28]
 800439c:	2300      	movs	r3, #0
 800439e:	613b      	str	r3, [r7, #16]
#endif /* STM32F102x6 || STM32F102xB || STM32F103x6 || STM32F103xB || STM32F103xE || STM32F103xG */
  uint32_t temp_reg = 0U, frequency = 0U;
 80043a0:	2300      	movs	r3, #0
 80043a2:	60fb      	str	r3, [r7, #12]
 80043a4:	2300      	movs	r3, #0
 80043a6:	61bb      	str	r3, [r7, #24]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  switch (PeriphClk)
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	2b10      	cmp	r3, #16
 80043ac:	d00a      	beq.n	80043c4 <HAL_RCCEx_GetPeriphCLKFreq+0x38>
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	2b10      	cmp	r3, #16
 80043b2:	f200 808a 	bhi.w	80044ca <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	2b01      	cmp	r3, #1
 80043ba:	d045      	beq.n	8004448 <HAL_RCCEx_GetPeriphCLKFreq+0xbc>
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	2b02      	cmp	r3, #2
 80043c0:	d075      	beq.n	80044ae <HAL_RCCEx_GetPeriphCLKFreq+0x122>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
      break;
    }
    default:
    {
      break;
 80043c2:	e082      	b.n	80044ca <HAL_RCCEx_GetPeriphCLKFreq+0x13e>
      temp_reg = RCC->CFGR;
 80043c4:	4b46      	ldr	r3, [pc, #280]	@ (80044e0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80043c6:	685b      	ldr	r3, [r3, #4]
 80043c8:	60fb      	str	r3, [r7, #12]
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_PLLON))
 80043ca:	4b45      	ldr	r3, [pc, #276]	@ (80044e0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80043cc:	681b      	ldr	r3, [r3, #0]
 80043ce:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d07b      	beq.n	80044ce <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        pllmul = aPLLMULFactorTable[(uint32_t)(temp_reg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 80043d6:	68fb      	ldr	r3, [r7, #12]
 80043d8:	0c9b      	lsrs	r3, r3, #18
 80043da:	f003 030f 	and.w	r3, r3, #15
 80043de:	4a41      	ldr	r2, [pc, #260]	@ (80044e4 <HAL_RCCEx_GetPeriphCLKFreq+0x158>)
 80043e0:	5cd3      	ldrb	r3, [r2, r3]
 80043e2:	613b      	str	r3, [r7, #16]
        if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80043e4:	68fb      	ldr	r3, [r7, #12]
 80043e6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80043ea:	2b00      	cmp	r3, #0
 80043ec:	d015      	beq.n	800441a <HAL_RCCEx_GetPeriphCLKFreq+0x8e>
          prediv1 = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 80043ee:	4b3c      	ldr	r3, [pc, #240]	@ (80044e0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80043f0:	685b      	ldr	r3, [r3, #4]
 80043f2:	0c5b      	lsrs	r3, r3, #17
 80043f4:	f003 0301 	and.w	r3, r3, #1
 80043f8:	4a3b      	ldr	r2, [pc, #236]	@ (80044e8 <HAL_RCCEx_GetPeriphCLKFreq+0x15c>)
 80043fa:	5cd3      	ldrb	r3, [r2, r3]
 80043fc:	617b      	str	r3, [r7, #20]
          if ((temp_reg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 80043fe:	68fb      	ldr	r3, [r7, #12]
 8004400:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004404:	2b00      	cmp	r3, #0
 8004406:	d00d      	beq.n	8004424 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
            pllclk = (uint32_t)((HSE_VALUE / prediv1) * pllmul);
 8004408:	4a38      	ldr	r2, [pc, #224]	@ (80044ec <HAL_RCCEx_GetPeriphCLKFreq+0x160>)
 800440a:	697b      	ldr	r3, [r7, #20]
 800440c:	fbb2 f2f3 	udiv	r2, r2, r3
 8004410:	693b      	ldr	r3, [r7, #16]
 8004412:	fb02 f303 	mul.w	r3, r2, r3
 8004416:	61fb      	str	r3, [r7, #28]
 8004418:	e004      	b.n	8004424 <HAL_RCCEx_GetPeriphCLKFreq+0x98>
          pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 800441a:	693b      	ldr	r3, [r7, #16]
 800441c:	4a34      	ldr	r2, [pc, #208]	@ (80044f0 <HAL_RCCEx_GetPeriphCLKFreq+0x164>)
 800441e:	fb02 f303 	mul.w	r3, r2, r3
 8004422:	61fb      	str	r3, [r7, #28]
        if (__HAL_RCC_GET_USB_SOURCE() == RCC_USBCLKSOURCE_PLL)
 8004424:	4b2e      	ldr	r3, [pc, #184]	@ (80044e0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 8004426:	685b      	ldr	r3, [r3, #4]
 8004428:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800442c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8004430:	d102      	bne.n	8004438 <HAL_RCCEx_GetPeriphCLKFreq+0xac>
          frequency = pllclk;
 8004432:	69fb      	ldr	r3, [r7, #28]
 8004434:	61bb      	str	r3, [r7, #24]
      break;
 8004436:	e04a      	b.n	80044ce <HAL_RCCEx_GetPeriphCLKFreq+0x142>
          frequency = (pllclk * 2) / 3;
 8004438:	69fb      	ldr	r3, [r7, #28]
 800443a:	005b      	lsls	r3, r3, #1
 800443c:	4a2d      	ldr	r2, [pc, #180]	@ (80044f4 <HAL_RCCEx_GetPeriphCLKFreq+0x168>)
 800443e:	fba2 2303 	umull	r2, r3, r2, r3
 8004442:	085b      	lsrs	r3, r3, #1
 8004444:	61bb      	str	r3, [r7, #24]
      break;
 8004446:	e042      	b.n	80044ce <HAL_RCCEx_GetPeriphCLKFreq+0x142>
      temp_reg = RCC->BDCR;
 8004448:	4b25      	ldr	r3, [pc, #148]	@ (80044e0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800444a:	6a1b      	ldr	r3, [r3, #32]
 800444c:	60fb      	str	r3, [r7, #12]
      if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSE) && (HAL_IS_BIT_SET(temp_reg, RCC_BDCR_LSERDY)))
 800444e:	68fb      	ldr	r3, [r7, #12]
 8004450:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004454:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004458:	d108      	bne.n	800446c <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
 800445a:	68fb      	ldr	r3, [r7, #12]
 800445c:	f003 0302 	and.w	r3, r3, #2
 8004460:	2b00      	cmp	r3, #0
 8004462:	d003      	beq.n	800446c <HAL_RCCEx_GetPeriphCLKFreq+0xe0>
        frequency = LSE_VALUE;
 8004464:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8004468:	61bb      	str	r3, [r7, #24]
 800446a:	e01f      	b.n	80044ac <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_LSI) && (HAL_IS_BIT_SET(RCC->CSR, RCC_CSR_LSIRDY)))
 800446c:	68fb      	ldr	r3, [r7, #12]
 800446e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004472:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004476:	d109      	bne.n	800448c <HAL_RCCEx_GetPeriphCLKFreq+0x100>
 8004478:	4b19      	ldr	r3, [pc, #100]	@ (80044e0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800447a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800447c:	f003 0302 	and.w	r3, r3, #2
 8004480:	2b00      	cmp	r3, #0
 8004482:	d003      	beq.n	800448c <HAL_RCCEx_GetPeriphCLKFreq+0x100>
        frequency = LSI_VALUE;
 8004484:	f649 4340 	movw	r3, #40000	@ 0x9c40
 8004488:	61bb      	str	r3, [r7, #24]
 800448a:	e00f      	b.n	80044ac <HAL_RCCEx_GetPeriphCLKFreq+0x120>
      else if (((temp_reg & RCC_BDCR_RTCSEL) == RCC_RTCCLKSOURCE_HSE_DIV128) && (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)))
 800448c:	68fb      	ldr	r3, [r7, #12]
 800448e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004492:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004496:	d11c      	bne.n	80044d2 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 8004498:	4b11      	ldr	r3, [pc, #68]	@ (80044e0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 800449a:	681b      	ldr	r3, [r3, #0]
 800449c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d016      	beq.n	80044d2 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
        frequency = HSE_VALUE / 128U;
 80044a4:	f24f 4324 	movw	r3, #62500	@ 0xf424
 80044a8:	61bb      	str	r3, [r7, #24]
      break;
 80044aa:	e012      	b.n	80044d2 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
 80044ac:	e011      	b.n	80044d2 <HAL_RCCEx_GetPeriphCLKFreq+0x146>
      frequency = HAL_RCC_GetPCLK2Freq() / (((__HAL_RCC_GET_ADC_SOURCE() >> RCC_CFGR_ADCPRE_Pos) + 1) * 2);
 80044ae:	f7ff fe85 	bl	80041bc <HAL_RCC_GetPCLK2Freq>
 80044b2:	4602      	mov	r2, r0
 80044b4:	4b0a      	ldr	r3, [pc, #40]	@ (80044e0 <HAL_RCCEx_GetPeriphCLKFreq+0x154>)
 80044b6:	685b      	ldr	r3, [r3, #4]
 80044b8:	0b9b      	lsrs	r3, r3, #14
 80044ba:	f003 0303 	and.w	r3, r3, #3
 80044be:	3301      	adds	r3, #1
 80044c0:	005b      	lsls	r3, r3, #1
 80044c2:	fbb2 f3f3 	udiv	r3, r2, r3
 80044c6:	61bb      	str	r3, [r7, #24]
      break;
 80044c8:	e004      	b.n	80044d4 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80044ca:	bf00      	nop
 80044cc:	e002      	b.n	80044d4 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80044ce:	bf00      	nop
 80044d0:	e000      	b.n	80044d4 <HAL_RCCEx_GetPeriphCLKFreq+0x148>
      break;
 80044d2:	bf00      	nop
    }
  }
  return (frequency);
 80044d4:	69bb      	ldr	r3, [r7, #24]
}
 80044d6:	4618      	mov	r0, r3
 80044d8:	3720      	adds	r7, #32
 80044da:	46bd      	mov	sp, r7
 80044dc:	bd80      	pop	{r7, pc}
 80044de:	bf00      	nop
 80044e0:	40021000 	.word	0x40021000
 80044e4:	08007ed0 	.word	0x08007ed0
 80044e8:	08007ee0 	.word	0x08007ee0
 80044ec:	007a1200 	.word	0x007a1200
 80044f0:	003d0900 	.word	0x003d0900
 80044f4:	aaaaaaab 	.word	0xaaaaaaab

080044f8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80044f8:	b580      	push	{r7, lr}
 80044fa:	b082      	sub	sp, #8
 80044fc:	af00      	add	r7, sp, #0
 80044fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8004500:	687b      	ldr	r3, [r7, #4]
 8004502:	2b00      	cmp	r3, #0
 8004504:	d101      	bne.n	800450a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8004506:	2301      	movs	r3, #1
 8004508:	e041      	b.n	800458e <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800450a:	687b      	ldr	r3, [r7, #4]
 800450c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8004510:	b2db      	uxtb	r3, r3
 8004512:	2b00      	cmp	r3, #0
 8004514:	d106      	bne.n	8004524 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	2200      	movs	r2, #0
 800451a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800451e:	6878      	ldr	r0, [r7, #4]
 8004520:	f7fd fccc 	bl	8001ebc <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004524:	687b      	ldr	r3, [r7, #4]
 8004526:	2202      	movs	r2, #2
 8004528:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	681a      	ldr	r2, [r3, #0]
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	3304      	adds	r3, #4
 8004534:	4619      	mov	r1, r3
 8004536:	4610      	mov	r0, r2
 8004538:	f000 fa5c 	bl	80049f4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	2201      	movs	r2, #1
 8004540:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	2201      	movs	r2, #1
 8004548:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800454c:	687b      	ldr	r3, [r7, #4]
 800454e:	2201      	movs	r2, #1
 8004550:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	2201      	movs	r2, #1
 8004558:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800455c:	687b      	ldr	r3, [r7, #4]
 800455e:	2201      	movs	r2, #1
 8004560:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8004564:	687b      	ldr	r3, [r7, #4]
 8004566:	2201      	movs	r2, #1
 8004568:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800456c:	687b      	ldr	r3, [r7, #4]
 800456e:	2201      	movs	r2, #1
 8004570:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8004574:	687b      	ldr	r3, [r7, #4]
 8004576:	2201      	movs	r2, #1
 8004578:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800457c:	687b      	ldr	r3, [r7, #4]
 800457e:	2201      	movs	r2, #1
 8004580:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8004584:	687b      	ldr	r3, [r7, #4]
 8004586:	2201      	movs	r2, #1
 8004588:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800458c:	2300      	movs	r3, #0
}
 800458e:	4618      	mov	r0, r3
 8004590:	3708      	adds	r7, #8
 8004592:	46bd      	mov	sp, r7
 8004594:	bd80      	pop	{r7, pc}
	...

08004598 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8004598:	b480      	push	{r7}
 800459a:	b085      	sub	sp, #20
 800459c:	af00      	add	r7, sp, #0
 800459e:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80045a0:	687b      	ldr	r3, [r7, #4]
 80045a2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80045a6:	b2db      	uxtb	r3, r3
 80045a8:	2b01      	cmp	r3, #1
 80045aa:	d001      	beq.n	80045b0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80045ac:	2301      	movs	r3, #1
 80045ae:	e03a      	b.n	8004626 <HAL_TIM_Base_Start_IT+0x8e>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80045b0:	687b      	ldr	r3, [r7, #4]
 80045b2:	2202      	movs	r2, #2
 80045b4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80045b8:	687b      	ldr	r3, [r7, #4]
 80045ba:	681b      	ldr	r3, [r3, #0]
 80045bc:	68da      	ldr	r2, [r3, #12]
 80045be:	687b      	ldr	r3, [r7, #4]
 80045c0:	681b      	ldr	r3, [r3, #0]
 80045c2:	f042 0201 	orr.w	r2, r2, #1
 80045c6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80045c8:	687b      	ldr	r3, [r7, #4]
 80045ca:	681b      	ldr	r3, [r3, #0]
 80045cc:	4a18      	ldr	r2, [pc, #96]	@ (8004630 <HAL_TIM_Base_Start_IT+0x98>)
 80045ce:	4293      	cmp	r3, r2
 80045d0:	d00e      	beq.n	80045f0 <HAL_TIM_Base_Start_IT+0x58>
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80045da:	d009      	beq.n	80045f0 <HAL_TIM_Base_Start_IT+0x58>
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	681b      	ldr	r3, [r3, #0]
 80045e0:	4a14      	ldr	r2, [pc, #80]	@ (8004634 <HAL_TIM_Base_Start_IT+0x9c>)
 80045e2:	4293      	cmp	r3, r2
 80045e4:	d004      	beq.n	80045f0 <HAL_TIM_Base_Start_IT+0x58>
 80045e6:	687b      	ldr	r3, [r7, #4]
 80045e8:	681b      	ldr	r3, [r3, #0]
 80045ea:	4a13      	ldr	r2, [pc, #76]	@ (8004638 <HAL_TIM_Base_Start_IT+0xa0>)
 80045ec:	4293      	cmp	r3, r2
 80045ee:	d111      	bne.n	8004614 <HAL_TIM_Base_Start_IT+0x7c>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80045f0:	687b      	ldr	r3, [r7, #4]
 80045f2:	681b      	ldr	r3, [r3, #0]
 80045f4:	689b      	ldr	r3, [r3, #8]
 80045f6:	f003 0307 	and.w	r3, r3, #7
 80045fa:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80045fc:	68fb      	ldr	r3, [r7, #12]
 80045fe:	2b06      	cmp	r3, #6
 8004600:	d010      	beq.n	8004624 <HAL_TIM_Base_Start_IT+0x8c>
    {
      __HAL_TIM_ENABLE(htim);
 8004602:	687b      	ldr	r3, [r7, #4]
 8004604:	681b      	ldr	r3, [r3, #0]
 8004606:	681a      	ldr	r2, [r3, #0]
 8004608:	687b      	ldr	r3, [r7, #4]
 800460a:	681b      	ldr	r3, [r3, #0]
 800460c:	f042 0201 	orr.w	r2, r2, #1
 8004610:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8004612:	e007      	b.n	8004624 <HAL_TIM_Base_Start_IT+0x8c>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8004614:	687b      	ldr	r3, [r7, #4]
 8004616:	681b      	ldr	r3, [r3, #0]
 8004618:	681a      	ldr	r2, [r3, #0]
 800461a:	687b      	ldr	r3, [r7, #4]
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f042 0201 	orr.w	r2, r2, #1
 8004622:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8004624:	2300      	movs	r3, #0
}
 8004626:	4618      	mov	r0, r3
 8004628:	3714      	adds	r7, #20
 800462a:	46bd      	mov	sp, r7
 800462c:	bc80      	pop	{r7}
 800462e:	4770      	bx	lr
 8004630:	40012c00 	.word	0x40012c00
 8004634:	40000400 	.word	0x40000400
 8004638:	40000800 	.word	0x40000800

0800463c <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800463c:	b580      	push	{r7, lr}
 800463e:	b084      	sub	sp, #16
 8004640:	af00      	add	r7, sp, #0
 8004642:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8004644:	687b      	ldr	r3, [r7, #4]
 8004646:	681b      	ldr	r3, [r3, #0]
 8004648:	68db      	ldr	r3, [r3, #12]
 800464a:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	681b      	ldr	r3, [r3, #0]
 8004650:	691b      	ldr	r3, [r3, #16]
 8004652:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8004654:	68bb      	ldr	r3, [r7, #8]
 8004656:	f003 0302 	and.w	r3, r3, #2
 800465a:	2b00      	cmp	r3, #0
 800465c:	d020      	beq.n	80046a0 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800465e:	68fb      	ldr	r3, [r7, #12]
 8004660:	f003 0302 	and.w	r3, r3, #2
 8004664:	2b00      	cmp	r3, #0
 8004666:	d01b      	beq.n	80046a0 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	f06f 0202 	mvn.w	r2, #2
 8004670:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	2201      	movs	r2, #1
 8004676:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	699b      	ldr	r3, [r3, #24]
 800467e:	f003 0303 	and.w	r3, r3, #3
 8004682:	2b00      	cmp	r3, #0
 8004684:	d003      	beq.n	800468e <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8004686:	6878      	ldr	r0, [r7, #4]
 8004688:	f000 f998 	bl	80049bc <HAL_TIM_IC_CaptureCallback>
 800468c:	e005      	b.n	800469a <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800468e:	6878      	ldr	r0, [r7, #4]
 8004690:	f000 f98b 	bl	80049aa <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004694:	6878      	ldr	r0, [r7, #4]
 8004696:	f000 f99a 	bl	80049ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800469a:	687b      	ldr	r3, [r7, #4]
 800469c:	2200      	movs	r2, #0
 800469e:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80046a0:	68bb      	ldr	r3, [r7, #8]
 80046a2:	f003 0304 	and.w	r3, r3, #4
 80046a6:	2b00      	cmp	r3, #0
 80046a8:	d020      	beq.n	80046ec <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80046aa:	68fb      	ldr	r3, [r7, #12]
 80046ac:	f003 0304 	and.w	r3, r3, #4
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	d01b      	beq.n	80046ec <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80046b4:	687b      	ldr	r3, [r7, #4]
 80046b6:	681b      	ldr	r3, [r3, #0]
 80046b8:	f06f 0204 	mvn.w	r2, #4
 80046bc:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80046be:	687b      	ldr	r3, [r7, #4]
 80046c0:	2202      	movs	r2, #2
 80046c2:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80046c4:	687b      	ldr	r3, [r7, #4]
 80046c6:	681b      	ldr	r3, [r3, #0]
 80046c8:	699b      	ldr	r3, [r3, #24]
 80046ca:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80046ce:	2b00      	cmp	r3, #0
 80046d0:	d003      	beq.n	80046da <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80046d2:	6878      	ldr	r0, [r7, #4]
 80046d4:	f000 f972 	bl	80049bc <HAL_TIM_IC_CaptureCallback>
 80046d8:	e005      	b.n	80046e6 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80046da:	6878      	ldr	r0, [r7, #4]
 80046dc:	f000 f965 	bl	80049aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80046e0:	6878      	ldr	r0, [r7, #4]
 80046e2:	f000 f974 	bl	80049ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80046e6:	687b      	ldr	r3, [r7, #4]
 80046e8:	2200      	movs	r2, #0
 80046ea:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80046ec:	68bb      	ldr	r3, [r7, #8]
 80046ee:	f003 0308 	and.w	r3, r3, #8
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d020      	beq.n	8004738 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80046f6:	68fb      	ldr	r3, [r7, #12]
 80046f8:	f003 0308 	and.w	r3, r3, #8
 80046fc:	2b00      	cmp	r3, #0
 80046fe:	d01b      	beq.n	8004738 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8004700:	687b      	ldr	r3, [r7, #4]
 8004702:	681b      	ldr	r3, [r3, #0]
 8004704:	f06f 0208 	mvn.w	r2, #8
 8004708:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	2204      	movs	r2, #4
 800470e:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8004710:	687b      	ldr	r3, [r7, #4]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	69db      	ldr	r3, [r3, #28]
 8004716:	f003 0303 	and.w	r3, r3, #3
 800471a:	2b00      	cmp	r3, #0
 800471c:	d003      	beq.n	8004726 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800471e:	6878      	ldr	r0, [r7, #4]
 8004720:	f000 f94c 	bl	80049bc <HAL_TIM_IC_CaptureCallback>
 8004724:	e005      	b.n	8004732 <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004726:	6878      	ldr	r0, [r7, #4]
 8004728:	f000 f93f 	bl	80049aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800472c:	6878      	ldr	r0, [r7, #4]
 800472e:	f000 f94e 	bl	80049ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8004732:	687b      	ldr	r3, [r7, #4]
 8004734:	2200      	movs	r2, #0
 8004736:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8004738:	68bb      	ldr	r3, [r7, #8]
 800473a:	f003 0310 	and.w	r3, r3, #16
 800473e:	2b00      	cmp	r3, #0
 8004740:	d020      	beq.n	8004784 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8004742:	68fb      	ldr	r3, [r7, #12]
 8004744:	f003 0310 	and.w	r3, r3, #16
 8004748:	2b00      	cmp	r3, #0
 800474a:	d01b      	beq.n	8004784 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800474c:	687b      	ldr	r3, [r7, #4]
 800474e:	681b      	ldr	r3, [r3, #0]
 8004750:	f06f 0210 	mvn.w	r2, #16
 8004754:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8004756:	687b      	ldr	r3, [r7, #4]
 8004758:	2208      	movs	r2, #8
 800475a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800475c:	687b      	ldr	r3, [r7, #4]
 800475e:	681b      	ldr	r3, [r3, #0]
 8004760:	69db      	ldr	r3, [r3, #28]
 8004762:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8004766:	2b00      	cmp	r3, #0
 8004768:	d003      	beq.n	8004772 <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800476a:	6878      	ldr	r0, [r7, #4]
 800476c:	f000 f926 	bl	80049bc <HAL_TIM_IC_CaptureCallback>
 8004770:	e005      	b.n	800477e <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8004772:	6878      	ldr	r0, [r7, #4]
 8004774:	f000 f919 	bl	80049aa <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8004778:	6878      	ldr	r0, [r7, #4]
 800477a:	f000 f928 	bl	80049ce <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800477e:	687b      	ldr	r3, [r7, #4]
 8004780:	2200      	movs	r2, #0
 8004782:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8004784:	68bb      	ldr	r3, [r7, #8]
 8004786:	f003 0301 	and.w	r3, r3, #1
 800478a:	2b00      	cmp	r3, #0
 800478c:	d00c      	beq.n	80047a8 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800478e:	68fb      	ldr	r3, [r7, #12]
 8004790:	f003 0301 	and.w	r3, r3, #1
 8004794:	2b00      	cmp	r3, #0
 8004796:	d007      	beq.n	80047a8 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8004798:	687b      	ldr	r3, [r7, #4]
 800479a:	681b      	ldr	r3, [r3, #0]
 800479c:	f06f 0201 	mvn.w	r2, #1
 80047a0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80047a2:	6878      	ldr	r0, [r7, #4]
 80047a4:	f7fc ff14 	bl	80015d0 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80047a8:	68bb      	ldr	r3, [r7, #8]
 80047aa:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80047ae:	2b00      	cmp	r3, #0
 80047b0:	d00c      	beq.n	80047cc <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80047b2:	68fb      	ldr	r3, [r7, #12]
 80047b4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80047b8:	2b00      	cmp	r3, #0
 80047ba:	d007      	beq.n	80047cc <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80047bc:	687b      	ldr	r3, [r7, #4]
 80047be:	681b      	ldr	r3, [r3, #0]
 80047c0:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80047c4:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80047c6:	6878      	ldr	r0, [r7, #4]
 80047c8:	f000 fa7f 	bl	8004cca <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80047cc:	68bb      	ldr	r3, [r7, #8]
 80047ce:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047d2:	2b00      	cmp	r3, #0
 80047d4:	d00c      	beq.n	80047f0 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80047d6:	68fb      	ldr	r3, [r7, #12]
 80047d8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80047dc:	2b00      	cmp	r3, #0
 80047de:	d007      	beq.n	80047f0 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80047e8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80047ea:	6878      	ldr	r0, [r7, #4]
 80047ec:	f000 f8f8 	bl	80049e0 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80047f0:	68bb      	ldr	r3, [r7, #8]
 80047f2:	f003 0320 	and.w	r3, r3, #32
 80047f6:	2b00      	cmp	r3, #0
 80047f8:	d00c      	beq.n	8004814 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 80047fa:	68fb      	ldr	r3, [r7, #12]
 80047fc:	f003 0320 	and.w	r3, r3, #32
 8004800:	2b00      	cmp	r3, #0
 8004802:	d007      	beq.n	8004814 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8004804:	687b      	ldr	r3, [r7, #4]
 8004806:	681b      	ldr	r3, [r3, #0]
 8004808:	f06f 0220 	mvn.w	r2, #32
 800480c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800480e:	6878      	ldr	r0, [r7, #4]
 8004810:	f000 fa52 	bl	8004cb8 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8004814:	bf00      	nop
 8004816:	3710      	adds	r7, #16
 8004818:	46bd      	mov	sp, r7
 800481a:	bd80      	pop	{r7, pc}

0800481c <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800481c:	b580      	push	{r7, lr}
 800481e:	b084      	sub	sp, #16
 8004820:	af00      	add	r7, sp, #0
 8004822:	6078      	str	r0, [r7, #4]
 8004824:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8004826:	2300      	movs	r3, #0
 8004828:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800482a:	687b      	ldr	r3, [r7, #4]
 800482c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004830:	2b01      	cmp	r3, #1
 8004832:	d101      	bne.n	8004838 <HAL_TIM_ConfigClockSource+0x1c>
 8004834:	2302      	movs	r3, #2
 8004836:	e0b4      	b.n	80049a2 <HAL_TIM_ConfigClockSource+0x186>
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	2201      	movs	r2, #1
 800483c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8004840:	687b      	ldr	r3, [r7, #4]
 8004842:	2202      	movs	r2, #2
 8004844:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	689b      	ldr	r3, [r3, #8]
 800484e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8004850:	68bb      	ldr	r3, [r7, #8]
 8004852:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8004856:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004858:	68bb      	ldr	r3, [r7, #8]
 800485a:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800485e:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8004860:	687b      	ldr	r3, [r7, #4]
 8004862:	681b      	ldr	r3, [r3, #0]
 8004864:	68ba      	ldr	r2, [r7, #8]
 8004866:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8004868:	683b      	ldr	r3, [r7, #0]
 800486a:	681b      	ldr	r3, [r3, #0]
 800486c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004870:	d03e      	beq.n	80048f0 <HAL_TIM_ConfigClockSource+0xd4>
 8004872:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004876:	f200 8087 	bhi.w	8004988 <HAL_TIM_ConfigClockSource+0x16c>
 800487a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800487e:	f000 8086 	beq.w	800498e <HAL_TIM_ConfigClockSource+0x172>
 8004882:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004886:	d87f      	bhi.n	8004988 <HAL_TIM_ConfigClockSource+0x16c>
 8004888:	2b70      	cmp	r3, #112	@ 0x70
 800488a:	d01a      	beq.n	80048c2 <HAL_TIM_ConfigClockSource+0xa6>
 800488c:	2b70      	cmp	r3, #112	@ 0x70
 800488e:	d87b      	bhi.n	8004988 <HAL_TIM_ConfigClockSource+0x16c>
 8004890:	2b60      	cmp	r3, #96	@ 0x60
 8004892:	d050      	beq.n	8004936 <HAL_TIM_ConfigClockSource+0x11a>
 8004894:	2b60      	cmp	r3, #96	@ 0x60
 8004896:	d877      	bhi.n	8004988 <HAL_TIM_ConfigClockSource+0x16c>
 8004898:	2b50      	cmp	r3, #80	@ 0x50
 800489a:	d03c      	beq.n	8004916 <HAL_TIM_ConfigClockSource+0xfa>
 800489c:	2b50      	cmp	r3, #80	@ 0x50
 800489e:	d873      	bhi.n	8004988 <HAL_TIM_ConfigClockSource+0x16c>
 80048a0:	2b40      	cmp	r3, #64	@ 0x40
 80048a2:	d058      	beq.n	8004956 <HAL_TIM_ConfigClockSource+0x13a>
 80048a4:	2b40      	cmp	r3, #64	@ 0x40
 80048a6:	d86f      	bhi.n	8004988 <HAL_TIM_ConfigClockSource+0x16c>
 80048a8:	2b30      	cmp	r3, #48	@ 0x30
 80048aa:	d064      	beq.n	8004976 <HAL_TIM_ConfigClockSource+0x15a>
 80048ac:	2b30      	cmp	r3, #48	@ 0x30
 80048ae:	d86b      	bhi.n	8004988 <HAL_TIM_ConfigClockSource+0x16c>
 80048b0:	2b20      	cmp	r3, #32
 80048b2:	d060      	beq.n	8004976 <HAL_TIM_ConfigClockSource+0x15a>
 80048b4:	2b20      	cmp	r3, #32
 80048b6:	d867      	bhi.n	8004988 <HAL_TIM_ConfigClockSource+0x16c>
 80048b8:	2b00      	cmp	r3, #0
 80048ba:	d05c      	beq.n	8004976 <HAL_TIM_ConfigClockSource+0x15a>
 80048bc:	2b10      	cmp	r3, #16
 80048be:	d05a      	beq.n	8004976 <HAL_TIM_ConfigClockSource+0x15a>
 80048c0:	e062      	b.n	8004988 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80048c2:	687b      	ldr	r3, [r7, #4]
 80048c4:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80048c6:	683b      	ldr	r3, [r7, #0]
 80048c8:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80048ca:	683b      	ldr	r3, [r7, #0]
 80048cc:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80048ce:	683b      	ldr	r3, [r7, #0]
 80048d0:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80048d2:	f000 f974 	bl	8004bbe <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80048d6:	687b      	ldr	r3, [r7, #4]
 80048d8:	681b      	ldr	r3, [r3, #0]
 80048da:	689b      	ldr	r3, [r3, #8]
 80048dc:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80048de:	68bb      	ldr	r3, [r7, #8]
 80048e0:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80048e4:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80048e6:	687b      	ldr	r3, [r7, #4]
 80048e8:	681b      	ldr	r3, [r3, #0]
 80048ea:	68ba      	ldr	r2, [r7, #8]
 80048ec:	609a      	str	r2, [r3, #8]
      break;
 80048ee:	e04f      	b.n	8004990 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80048f0:	687b      	ldr	r3, [r7, #4]
 80048f2:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80048f4:	683b      	ldr	r3, [r7, #0]
 80048f6:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80048f8:	683b      	ldr	r3, [r7, #0]
 80048fa:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80048fc:	683b      	ldr	r3, [r7, #0]
 80048fe:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8004900:	f000 f95d 	bl	8004bbe <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	681b      	ldr	r3, [r3, #0]
 8004908:	689a      	ldr	r2, [r3, #8]
 800490a:	687b      	ldr	r3, [r7, #4]
 800490c:	681b      	ldr	r3, [r3, #0]
 800490e:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004912:	609a      	str	r2, [r3, #8]
      break;
 8004914:	e03c      	b.n	8004990 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004916:	687b      	ldr	r3, [r7, #4]
 8004918:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800491a:	683b      	ldr	r3, [r7, #0]
 800491c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800491e:	683b      	ldr	r3, [r7, #0]
 8004920:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004922:	461a      	mov	r2, r3
 8004924:	f000 f8d4 	bl	8004ad0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8004928:	687b      	ldr	r3, [r7, #4]
 800492a:	681b      	ldr	r3, [r3, #0]
 800492c:	2150      	movs	r1, #80	@ 0x50
 800492e:	4618      	mov	r0, r3
 8004930:	f000 f92b 	bl	8004b8a <TIM_ITRx_SetConfig>
      break;
 8004934:	e02c      	b.n	8004990 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8004936:	687b      	ldr	r3, [r7, #4]
 8004938:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800493a:	683b      	ldr	r3, [r7, #0]
 800493c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800493e:	683b      	ldr	r3, [r7, #0]
 8004940:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8004942:	461a      	mov	r2, r3
 8004944:	f000 f8f2 	bl	8004b2c <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8004948:	687b      	ldr	r3, [r7, #4]
 800494a:	681b      	ldr	r3, [r3, #0]
 800494c:	2160      	movs	r1, #96	@ 0x60
 800494e:	4618      	mov	r0, r3
 8004950:	f000 f91b 	bl	8004b8a <TIM_ITRx_SetConfig>
      break;
 8004954:	e01c      	b.n	8004990 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8004956:	687b      	ldr	r3, [r7, #4]
 8004958:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800495a:	683b      	ldr	r3, [r7, #0]
 800495c:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800495e:	683b      	ldr	r3, [r7, #0]
 8004960:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8004962:	461a      	mov	r2, r3
 8004964:	f000 f8b4 	bl	8004ad0 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8004968:	687b      	ldr	r3, [r7, #4]
 800496a:	681b      	ldr	r3, [r3, #0]
 800496c:	2140      	movs	r1, #64	@ 0x40
 800496e:	4618      	mov	r0, r3
 8004970:	f000 f90b 	bl	8004b8a <TIM_ITRx_SetConfig>
      break;
 8004974:	e00c      	b.n	8004990 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8004976:	687b      	ldr	r3, [r7, #4]
 8004978:	681a      	ldr	r2, [r3, #0]
 800497a:	683b      	ldr	r3, [r7, #0]
 800497c:	681b      	ldr	r3, [r3, #0]
 800497e:	4619      	mov	r1, r3
 8004980:	4610      	mov	r0, r2
 8004982:	f000 f902 	bl	8004b8a <TIM_ITRx_SetConfig>
      break;
 8004986:	e003      	b.n	8004990 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8004988:	2301      	movs	r3, #1
 800498a:	73fb      	strb	r3, [r7, #15]
      break;
 800498c:	e000      	b.n	8004990 <HAL_TIM_ConfigClockSource+0x174>
      break;
 800498e:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2201      	movs	r2, #1
 8004994:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	2200      	movs	r2, #0
 800499c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80049a0:	7bfb      	ldrb	r3, [r7, #15]
}
 80049a2:	4618      	mov	r0, r3
 80049a4:	3710      	adds	r7, #16
 80049a6:	46bd      	mov	sp, r7
 80049a8:	bd80      	pop	{r7, pc}

080049aa <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80049aa:	b480      	push	{r7}
 80049ac:	b083      	sub	sp, #12
 80049ae:	af00      	add	r7, sp, #0
 80049b0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80049b2:	bf00      	nop
 80049b4:	370c      	adds	r7, #12
 80049b6:	46bd      	mov	sp, r7
 80049b8:	bc80      	pop	{r7}
 80049ba:	4770      	bx	lr

080049bc <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80049bc:	b480      	push	{r7}
 80049be:	b083      	sub	sp, #12
 80049c0:	af00      	add	r7, sp, #0
 80049c2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80049c4:	bf00      	nop
 80049c6:	370c      	adds	r7, #12
 80049c8:	46bd      	mov	sp, r7
 80049ca:	bc80      	pop	{r7}
 80049cc:	4770      	bx	lr

080049ce <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80049ce:	b480      	push	{r7}
 80049d0:	b083      	sub	sp, #12
 80049d2:	af00      	add	r7, sp, #0
 80049d4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80049d6:	bf00      	nop
 80049d8:	370c      	adds	r7, #12
 80049da:	46bd      	mov	sp, r7
 80049dc:	bc80      	pop	{r7}
 80049de:	4770      	bx	lr

080049e0 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 80049e0:	b480      	push	{r7}
 80049e2:	b083      	sub	sp, #12
 80049e4:	af00      	add	r7, sp, #0
 80049e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 80049e8:	bf00      	nop
 80049ea:	370c      	adds	r7, #12
 80049ec:	46bd      	mov	sp, r7
 80049ee:	bc80      	pop	{r7}
 80049f0:	4770      	bx	lr
	...

080049f4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 80049f4:	b480      	push	{r7}
 80049f6:	b085      	sub	sp, #20
 80049f8:	af00      	add	r7, sp, #0
 80049fa:	6078      	str	r0, [r7, #4]
 80049fc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 80049fe:	687b      	ldr	r3, [r7, #4]
 8004a00:	681b      	ldr	r3, [r3, #0]
 8004a02:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	4a2f      	ldr	r2, [pc, #188]	@ (8004ac4 <TIM_Base_SetConfig+0xd0>)
 8004a08:	4293      	cmp	r3, r2
 8004a0a:	d00b      	beq.n	8004a24 <TIM_Base_SetConfig+0x30>
 8004a0c:	687b      	ldr	r3, [r7, #4]
 8004a0e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a12:	d007      	beq.n	8004a24 <TIM_Base_SetConfig+0x30>
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	4a2c      	ldr	r2, [pc, #176]	@ (8004ac8 <TIM_Base_SetConfig+0xd4>)
 8004a18:	4293      	cmp	r3, r2
 8004a1a:	d003      	beq.n	8004a24 <TIM_Base_SetConfig+0x30>
 8004a1c:	687b      	ldr	r3, [r7, #4]
 8004a1e:	4a2b      	ldr	r2, [pc, #172]	@ (8004acc <TIM_Base_SetConfig+0xd8>)
 8004a20:	4293      	cmp	r3, r2
 8004a22:	d108      	bne.n	8004a36 <TIM_Base_SetConfig+0x42>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8004a24:	68fb      	ldr	r3, [r7, #12]
 8004a26:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004a2a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8004a2c:	683b      	ldr	r3, [r7, #0]
 8004a2e:	685b      	ldr	r3, [r3, #4]
 8004a30:	68fa      	ldr	r2, [r7, #12]
 8004a32:	4313      	orrs	r3, r2
 8004a34:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	4a22      	ldr	r2, [pc, #136]	@ (8004ac4 <TIM_Base_SetConfig+0xd0>)
 8004a3a:	4293      	cmp	r3, r2
 8004a3c:	d00b      	beq.n	8004a56 <TIM_Base_SetConfig+0x62>
 8004a3e:	687b      	ldr	r3, [r7, #4]
 8004a40:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004a44:	d007      	beq.n	8004a56 <TIM_Base_SetConfig+0x62>
 8004a46:	687b      	ldr	r3, [r7, #4]
 8004a48:	4a1f      	ldr	r2, [pc, #124]	@ (8004ac8 <TIM_Base_SetConfig+0xd4>)
 8004a4a:	4293      	cmp	r3, r2
 8004a4c:	d003      	beq.n	8004a56 <TIM_Base_SetConfig+0x62>
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	4a1e      	ldr	r2, [pc, #120]	@ (8004acc <TIM_Base_SetConfig+0xd8>)
 8004a52:	4293      	cmp	r3, r2
 8004a54:	d108      	bne.n	8004a68 <TIM_Base_SetConfig+0x74>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004a5c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8004a5e:	683b      	ldr	r3, [r7, #0]
 8004a60:	68db      	ldr	r3, [r3, #12]
 8004a62:	68fa      	ldr	r2, [r7, #12]
 8004a64:	4313      	orrs	r3, r2
 8004a66:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8004a6e:	683b      	ldr	r3, [r7, #0]
 8004a70:	695b      	ldr	r3, [r3, #20]
 8004a72:	4313      	orrs	r3, r2
 8004a74:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	68fa      	ldr	r2, [r7, #12]
 8004a7a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8004a7c:	683b      	ldr	r3, [r7, #0]
 8004a7e:	689a      	ldr	r2, [r3, #8]
 8004a80:	687b      	ldr	r3, [r7, #4]
 8004a82:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8004a84:	683b      	ldr	r3, [r7, #0]
 8004a86:	681a      	ldr	r2, [r3, #0]
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8004a8c:	687b      	ldr	r3, [r7, #4]
 8004a8e:	4a0d      	ldr	r2, [pc, #52]	@ (8004ac4 <TIM_Base_SetConfig+0xd0>)
 8004a90:	4293      	cmp	r3, r2
 8004a92:	d103      	bne.n	8004a9c <TIM_Base_SetConfig+0xa8>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8004a94:	683b      	ldr	r3, [r7, #0]
 8004a96:	691a      	ldr	r2, [r3, #16]
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8004a9c:	687b      	ldr	r3, [r7, #4]
 8004a9e:	2201      	movs	r2, #1
 8004aa0:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	691b      	ldr	r3, [r3, #16]
 8004aa6:	f003 0301 	and.w	r3, r3, #1
 8004aaa:	2b00      	cmp	r3, #0
 8004aac:	d005      	beq.n	8004aba <TIM_Base_SetConfig+0xc6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	691b      	ldr	r3, [r3, #16]
 8004ab2:	f023 0201 	bic.w	r2, r3, #1
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	611a      	str	r2, [r3, #16]
  }
}
 8004aba:	bf00      	nop
 8004abc:	3714      	adds	r7, #20
 8004abe:	46bd      	mov	sp, r7
 8004ac0:	bc80      	pop	{r7}
 8004ac2:	4770      	bx	lr
 8004ac4:	40012c00 	.word	0x40012c00
 8004ac8:	40000400 	.word	0x40000400
 8004acc:	40000800 	.word	0x40000800

08004ad0 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004ad0:	b480      	push	{r7}
 8004ad2:	b087      	sub	sp, #28
 8004ad4:	af00      	add	r7, sp, #0
 8004ad6:	60f8      	str	r0, [r7, #12]
 8004ad8:	60b9      	str	r1, [r7, #8]
 8004ada:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004adc:	68fb      	ldr	r3, [r7, #12]
 8004ade:	6a1b      	ldr	r3, [r3, #32]
 8004ae0:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8004ae2:	68fb      	ldr	r3, [r7, #12]
 8004ae4:	6a1b      	ldr	r3, [r3, #32]
 8004ae6:	f023 0201 	bic.w	r2, r3, #1
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004aee:	68fb      	ldr	r3, [r7, #12]
 8004af0:	699b      	ldr	r3, [r3, #24]
 8004af2:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8004af4:	693b      	ldr	r3, [r7, #16]
 8004af6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8004afa:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	011b      	lsls	r3, r3, #4
 8004b00:	693a      	ldr	r2, [r7, #16]
 8004b02:	4313      	orrs	r3, r2
 8004b04:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8004b06:	697b      	ldr	r3, [r7, #20]
 8004b08:	f023 030a 	bic.w	r3, r3, #10
 8004b0c:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8004b0e:	697a      	ldr	r2, [r7, #20]
 8004b10:	68bb      	ldr	r3, [r7, #8]
 8004b12:	4313      	orrs	r3, r2
 8004b14:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	693a      	ldr	r2, [r7, #16]
 8004b1a:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004b1c:	68fb      	ldr	r3, [r7, #12]
 8004b1e:	697a      	ldr	r2, [r7, #20]
 8004b20:	621a      	str	r2, [r3, #32]
}
 8004b22:	bf00      	nop
 8004b24:	371c      	adds	r7, #28
 8004b26:	46bd      	mov	sp, r7
 8004b28:	bc80      	pop	{r7}
 8004b2a:	4770      	bx	lr

08004b2c <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8004b2c:	b480      	push	{r7}
 8004b2e:	b087      	sub	sp, #28
 8004b30:	af00      	add	r7, sp, #0
 8004b32:	60f8      	str	r0, [r7, #12]
 8004b34:	60b9      	str	r1, [r7, #8]
 8004b36:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8004b38:	68fb      	ldr	r3, [r7, #12]
 8004b3a:	6a1b      	ldr	r3, [r3, #32]
 8004b3c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8004b3e:	68fb      	ldr	r3, [r7, #12]
 8004b40:	6a1b      	ldr	r3, [r3, #32]
 8004b42:	f023 0210 	bic.w	r2, r3, #16
 8004b46:	68fb      	ldr	r3, [r7, #12]
 8004b48:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8004b4a:	68fb      	ldr	r3, [r7, #12]
 8004b4c:	699b      	ldr	r3, [r3, #24]
 8004b4e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8004b50:	693b      	ldr	r3, [r7, #16]
 8004b52:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8004b56:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004b58:	687b      	ldr	r3, [r7, #4]
 8004b5a:	031b      	lsls	r3, r3, #12
 8004b5c:	693a      	ldr	r2, [r7, #16]
 8004b5e:	4313      	orrs	r3, r2
 8004b60:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004b62:	697b      	ldr	r3, [r7, #20]
 8004b64:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8004b68:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004b6a:	68bb      	ldr	r3, [r7, #8]
 8004b6c:	011b      	lsls	r3, r3, #4
 8004b6e:	697a      	ldr	r2, [r7, #20]
 8004b70:	4313      	orrs	r3, r2
 8004b72:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004b74:	68fb      	ldr	r3, [r7, #12]
 8004b76:	693a      	ldr	r2, [r7, #16]
 8004b78:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004b7a:	68fb      	ldr	r3, [r7, #12]
 8004b7c:	697a      	ldr	r2, [r7, #20]
 8004b7e:	621a      	str	r2, [r3, #32]
}
 8004b80:	bf00      	nop
 8004b82:	371c      	adds	r7, #28
 8004b84:	46bd      	mov	sp, r7
 8004b86:	bc80      	pop	{r7}
 8004b88:	4770      	bx	lr

08004b8a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8004b8a:	b480      	push	{r7}
 8004b8c:	b085      	sub	sp, #20
 8004b8e:	af00      	add	r7, sp, #0
 8004b90:	6078      	str	r0, [r7, #4]
 8004b92:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	689b      	ldr	r3, [r3, #8]
 8004b98:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8004b9a:	68fb      	ldr	r3, [r7, #12]
 8004b9c:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004ba0:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004ba2:	683a      	ldr	r2, [r7, #0]
 8004ba4:	68fb      	ldr	r3, [r7, #12]
 8004ba6:	4313      	orrs	r3, r2
 8004ba8:	f043 0307 	orr.w	r3, r3, #7
 8004bac:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004bae:	687b      	ldr	r3, [r7, #4]
 8004bb0:	68fa      	ldr	r2, [r7, #12]
 8004bb2:	609a      	str	r2, [r3, #8]
}
 8004bb4:	bf00      	nop
 8004bb6:	3714      	adds	r7, #20
 8004bb8:	46bd      	mov	sp, r7
 8004bba:	bc80      	pop	{r7}
 8004bbc:	4770      	bx	lr

08004bbe <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004bbe:	b480      	push	{r7}
 8004bc0:	b087      	sub	sp, #28
 8004bc2:	af00      	add	r7, sp, #0
 8004bc4:	60f8      	str	r0, [r7, #12]
 8004bc6:	60b9      	str	r1, [r7, #8]
 8004bc8:	607a      	str	r2, [r7, #4]
 8004bca:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8004bcc:	68fb      	ldr	r3, [r7, #12]
 8004bce:	689b      	ldr	r3, [r3, #8]
 8004bd0:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004bd2:	697b      	ldr	r3, [r7, #20]
 8004bd4:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8004bd8:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8004bda:	683b      	ldr	r3, [r7, #0]
 8004bdc:	021a      	lsls	r2, r3, #8
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	431a      	orrs	r2, r3
 8004be2:	68bb      	ldr	r3, [r7, #8]
 8004be4:	4313      	orrs	r3, r2
 8004be6:	697a      	ldr	r2, [r7, #20]
 8004be8:	4313      	orrs	r3, r2
 8004bea:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8004bec:	68fb      	ldr	r3, [r7, #12]
 8004bee:	697a      	ldr	r2, [r7, #20]
 8004bf0:	609a      	str	r2, [r3, #8]
}
 8004bf2:	bf00      	nop
 8004bf4:	371c      	adds	r7, #28
 8004bf6:	46bd      	mov	sp, r7
 8004bf8:	bc80      	pop	{r7}
 8004bfa:	4770      	bx	lr

08004bfc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8004bfc:	b480      	push	{r7}
 8004bfe:	b085      	sub	sp, #20
 8004c00:	af00      	add	r7, sp, #0
 8004c02:	6078      	str	r0, [r7, #4]
 8004c04:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004c06:	687b      	ldr	r3, [r7, #4]
 8004c08:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8004c0c:	2b01      	cmp	r3, #1
 8004c0e:	d101      	bne.n	8004c14 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004c10:	2302      	movs	r3, #2
 8004c12:	e046      	b.n	8004ca2 <HAL_TIMEx_MasterConfigSynchronization+0xa6>
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	2201      	movs	r2, #1
 8004c18:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8004c1c:	687b      	ldr	r3, [r7, #4]
 8004c1e:	2202      	movs	r2, #2
 8004c20:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004c24:	687b      	ldr	r3, [r7, #4]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	685b      	ldr	r3, [r3, #4]
 8004c2a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8004c2c:	687b      	ldr	r3, [r7, #4]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	689b      	ldr	r3, [r3, #8]
 8004c32:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004c34:	68fb      	ldr	r3, [r7, #12]
 8004c36:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8004c3a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8004c3c:	683b      	ldr	r3, [r7, #0]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	68fa      	ldr	r2, [r7, #12]
 8004c42:	4313      	orrs	r3, r2
 8004c44:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	68fa      	ldr	r2, [r7, #12]
 8004c4c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8004c4e:	687b      	ldr	r3, [r7, #4]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	4a16      	ldr	r2, [pc, #88]	@ (8004cac <HAL_TIMEx_MasterConfigSynchronization+0xb0>)
 8004c54:	4293      	cmp	r3, r2
 8004c56:	d00e      	beq.n	8004c76 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	681b      	ldr	r3, [r3, #0]
 8004c5c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004c60:	d009      	beq.n	8004c76 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004c62:	687b      	ldr	r3, [r7, #4]
 8004c64:	681b      	ldr	r3, [r3, #0]
 8004c66:	4a12      	ldr	r2, [pc, #72]	@ (8004cb0 <HAL_TIMEx_MasterConfigSynchronization+0xb4>)
 8004c68:	4293      	cmp	r3, r2
 8004c6a:	d004      	beq.n	8004c76 <HAL_TIMEx_MasterConfigSynchronization+0x7a>
 8004c6c:	687b      	ldr	r3, [r7, #4]
 8004c6e:	681b      	ldr	r3, [r3, #0]
 8004c70:	4a10      	ldr	r2, [pc, #64]	@ (8004cb4 <HAL_TIMEx_MasterConfigSynchronization+0xb8>)
 8004c72:	4293      	cmp	r3, r2
 8004c74:	d10c      	bne.n	8004c90 <HAL_TIMEx_MasterConfigSynchronization+0x94>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8004c76:	68bb      	ldr	r3, [r7, #8]
 8004c78:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8004c7c:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8004c7e:	683b      	ldr	r3, [r7, #0]
 8004c80:	685b      	ldr	r3, [r3, #4]
 8004c82:	68ba      	ldr	r2, [r7, #8]
 8004c84:	4313      	orrs	r3, r2
 8004c86:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	68ba      	ldr	r2, [r7, #8]
 8004c8e:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	2201      	movs	r2, #1
 8004c94:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8004c98:	687b      	ldr	r3, [r7, #4]
 8004c9a:	2200      	movs	r2, #0
 8004c9c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8004ca0:	2300      	movs	r3, #0
}
 8004ca2:	4618      	mov	r0, r3
 8004ca4:	3714      	adds	r7, #20
 8004ca6:	46bd      	mov	sp, r7
 8004ca8:	bc80      	pop	{r7}
 8004caa:	4770      	bx	lr
 8004cac:	40012c00 	.word	0x40012c00
 8004cb0:	40000400 	.word	0x40000400
 8004cb4:	40000800 	.word	0x40000800

08004cb8 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8004cb8:	b480      	push	{r7}
 8004cba:	b083      	sub	sp, #12
 8004cbc:	af00      	add	r7, sp, #0
 8004cbe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8004cc0:	bf00      	nop
 8004cc2:	370c      	adds	r7, #12
 8004cc4:	46bd      	mov	sp, r7
 8004cc6:	bc80      	pop	{r7}
 8004cc8:	4770      	bx	lr

08004cca <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8004cca:	b480      	push	{r7}
 8004ccc:	b083      	sub	sp, #12
 8004cce:	af00      	add	r7, sp, #0
 8004cd0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8004cd2:	bf00      	nop
 8004cd4:	370c      	adds	r7, #12
 8004cd6:	46bd      	mov	sp, r7
 8004cd8:	bc80      	pop	{r7}
 8004cda:	4770      	bx	lr

08004cdc <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8004cdc:	b580      	push	{r7, lr}
 8004cde:	b082      	sub	sp, #8
 8004ce0:	af00      	add	r7, sp, #0
 8004ce2:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8004ce4:	687b      	ldr	r3, [r7, #4]
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d101      	bne.n	8004cee <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004cea:	2301      	movs	r3, #1
 8004cec:	e042      	b.n	8004d74 <HAL_UART_Init+0x98>
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
#if defined(USART_CR1_OVER8)
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));
#endif /* USART_CR1_OVER8 */

  if (huart->gState == HAL_UART_STATE_RESET)
 8004cee:	687b      	ldr	r3, [r7, #4]
 8004cf0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004cf4:	b2db      	uxtb	r3, r3
 8004cf6:	2b00      	cmp	r3, #0
 8004cf8:	d106      	bne.n	8004d08 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004cfa:	687b      	ldr	r3, [r7, #4]
 8004cfc:	2200      	movs	r2, #0
 8004cfe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8004d02:	6878      	ldr	r0, [r7, #4]
 8004d04:	f7fd f900 	bl	8001f08 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004d08:	687b      	ldr	r3, [r7, #4]
 8004d0a:	2224      	movs	r2, #36	@ 0x24
 8004d0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004d10:	687b      	ldr	r3, [r7, #4]
 8004d12:	681b      	ldr	r3, [r3, #0]
 8004d14:	68da      	ldr	r2, [r3, #12]
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	681b      	ldr	r3, [r3, #0]
 8004d1a:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8004d1e:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004d20:	6878      	ldr	r0, [r7, #4]
 8004d22:	f000 f971 	bl	8005008 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	691a      	ldr	r2, [r3, #16]
 8004d2c:	687b      	ldr	r3, [r7, #4]
 8004d2e:	681b      	ldr	r3, [r3, #0]
 8004d30:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8004d34:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004d36:	687b      	ldr	r3, [r7, #4]
 8004d38:	681b      	ldr	r3, [r3, #0]
 8004d3a:	695a      	ldr	r2, [r3, #20]
 8004d3c:	687b      	ldr	r3, [r7, #4]
 8004d3e:	681b      	ldr	r3, [r3, #0]
 8004d40:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8004d44:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004d46:	687b      	ldr	r3, [r7, #4]
 8004d48:	681b      	ldr	r3, [r3, #0]
 8004d4a:	68da      	ldr	r2, [r3, #12]
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8004d54:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004d56:	687b      	ldr	r3, [r7, #4]
 8004d58:	2200      	movs	r2, #0
 8004d5a:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	2220      	movs	r2, #32
 8004d60:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8004d64:	687b      	ldr	r3, [r7, #4]
 8004d66:	2220      	movs	r2, #32
 8004d68:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004d6c:	687b      	ldr	r3, [r7, #4]
 8004d6e:	2200      	movs	r2, #0
 8004d70:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8004d72:	2300      	movs	r3, #0
}
 8004d74:	4618      	mov	r0, r3
 8004d76:	3708      	adds	r7, #8
 8004d78:	46bd      	mov	sp, r7
 8004d7a:	bd80      	pop	{r7, pc}

08004d7c <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004d7c:	b580      	push	{r7, lr}
 8004d7e:	b08a      	sub	sp, #40	@ 0x28
 8004d80:	af02      	add	r7, sp, #8
 8004d82:	60f8      	str	r0, [r7, #12]
 8004d84:	60b9      	str	r1, [r7, #8]
 8004d86:	603b      	str	r3, [r7, #0]
 8004d88:	4613      	mov	r3, r2
 8004d8a:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8004d8c:	2300      	movs	r3, #0
 8004d8e:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8004d90:	68fb      	ldr	r3, [r7, #12]
 8004d92:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004d96:	b2db      	uxtb	r3, r3
 8004d98:	2b20      	cmp	r3, #32
 8004d9a:	d175      	bne.n	8004e88 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8004d9c:	68bb      	ldr	r3, [r7, #8]
 8004d9e:	2b00      	cmp	r3, #0
 8004da0:	d002      	beq.n	8004da8 <HAL_UART_Transmit+0x2c>
 8004da2:	88fb      	ldrh	r3, [r7, #6]
 8004da4:	2b00      	cmp	r3, #0
 8004da6:	d101      	bne.n	8004dac <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8004da8:	2301      	movs	r3, #1
 8004daa:	e06e      	b.n	8004e8a <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004dac:	68fb      	ldr	r3, [r7, #12]
 8004dae:	2200      	movs	r2, #0
 8004db0:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8004db2:	68fb      	ldr	r3, [r7, #12]
 8004db4:	2221      	movs	r2, #33	@ 0x21
 8004db6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8004dba:	f7fd fa6d 	bl	8002298 <HAL_GetTick>
 8004dbe:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8004dc0:	68fb      	ldr	r3, [r7, #12]
 8004dc2:	88fa      	ldrh	r2, [r7, #6]
 8004dc4:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8004dc6:	68fb      	ldr	r3, [r7, #12]
 8004dc8:	88fa      	ldrh	r2, [r7, #6]
 8004dca:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004dcc:	68fb      	ldr	r3, [r7, #12]
 8004dce:	689b      	ldr	r3, [r3, #8]
 8004dd0:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004dd4:	d108      	bne.n	8004de8 <HAL_UART_Transmit+0x6c>
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	691b      	ldr	r3, [r3, #16]
 8004dda:	2b00      	cmp	r3, #0
 8004ddc:	d104      	bne.n	8004de8 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8004dde:	2300      	movs	r3, #0
 8004de0:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8004de2:	68bb      	ldr	r3, [r7, #8]
 8004de4:	61bb      	str	r3, [r7, #24]
 8004de6:	e003      	b.n	8004df0 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004de8:	68bb      	ldr	r3, [r7, #8]
 8004dea:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004dec:	2300      	movs	r3, #0
 8004dee:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004df0:	e02e      	b.n	8004e50 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8004df2:	683b      	ldr	r3, [r7, #0]
 8004df4:	9300      	str	r3, [sp, #0]
 8004df6:	697b      	ldr	r3, [r7, #20]
 8004df8:	2200      	movs	r2, #0
 8004dfa:	2180      	movs	r1, #128	@ 0x80
 8004dfc:	68f8      	ldr	r0, [r7, #12]
 8004dfe:	f000 f848 	bl	8004e92 <UART_WaitOnFlagUntilTimeout>
 8004e02:	4603      	mov	r3, r0
 8004e04:	2b00      	cmp	r3, #0
 8004e06:	d005      	beq.n	8004e14 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004e08:	68fb      	ldr	r3, [r7, #12]
 8004e0a:	2220      	movs	r2, #32
 8004e0c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8004e10:	2303      	movs	r3, #3
 8004e12:	e03a      	b.n	8004e8a <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8004e14:	69fb      	ldr	r3, [r7, #28]
 8004e16:	2b00      	cmp	r3, #0
 8004e18:	d10b      	bne.n	8004e32 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004e1a:	69bb      	ldr	r3, [r7, #24]
 8004e1c:	881b      	ldrh	r3, [r3, #0]
 8004e1e:	461a      	mov	r2, r3
 8004e20:	68fb      	ldr	r3, [r7, #12]
 8004e22:	681b      	ldr	r3, [r3, #0]
 8004e24:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004e28:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004e2a:	69bb      	ldr	r3, [r7, #24]
 8004e2c:	3302      	adds	r3, #2
 8004e2e:	61bb      	str	r3, [r7, #24]
 8004e30:	e007      	b.n	8004e42 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8004e32:	69fb      	ldr	r3, [r7, #28]
 8004e34:	781a      	ldrb	r2, [r3, #0]
 8004e36:	68fb      	ldr	r3, [r7, #12]
 8004e38:	681b      	ldr	r3, [r3, #0]
 8004e3a:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004e3c:	69fb      	ldr	r3, [r7, #28]
 8004e3e:	3301      	adds	r3, #1
 8004e40:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8004e42:	68fb      	ldr	r3, [r7, #12]
 8004e44:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004e46:	b29b      	uxth	r3, r3
 8004e48:	3b01      	subs	r3, #1
 8004e4a:	b29a      	uxth	r2, r3
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8004e50:	68fb      	ldr	r3, [r7, #12]
 8004e52:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8004e54:	b29b      	uxth	r3, r3
 8004e56:	2b00      	cmp	r3, #0
 8004e58:	d1cb      	bne.n	8004df2 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004e5a:	683b      	ldr	r3, [r7, #0]
 8004e5c:	9300      	str	r3, [sp, #0]
 8004e5e:	697b      	ldr	r3, [r7, #20]
 8004e60:	2200      	movs	r2, #0
 8004e62:	2140      	movs	r1, #64	@ 0x40
 8004e64:	68f8      	ldr	r0, [r7, #12]
 8004e66:	f000 f814 	bl	8004e92 <UART_WaitOnFlagUntilTimeout>
 8004e6a:	4603      	mov	r3, r0
 8004e6c:	2b00      	cmp	r3, #0
 8004e6e:	d005      	beq.n	8004e7c <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004e70:	68fb      	ldr	r3, [r7, #12]
 8004e72:	2220      	movs	r2, #32
 8004e74:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8004e78:	2303      	movs	r3, #3
 8004e7a:	e006      	b.n	8004e8a <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004e7c:	68fb      	ldr	r3, [r7, #12]
 8004e7e:	2220      	movs	r2, #32
 8004e80:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8004e84:	2300      	movs	r3, #0
 8004e86:	e000      	b.n	8004e8a <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8004e88:	2302      	movs	r3, #2
  }
}
 8004e8a:	4618      	mov	r0, r3
 8004e8c:	3720      	adds	r7, #32
 8004e8e:	46bd      	mov	sp, r7
 8004e90:	bd80      	pop	{r7, pc}

08004e92 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004e92:	b580      	push	{r7, lr}
 8004e94:	b086      	sub	sp, #24
 8004e96:	af00      	add	r7, sp, #0
 8004e98:	60f8      	str	r0, [r7, #12]
 8004e9a:	60b9      	str	r1, [r7, #8]
 8004e9c:	603b      	str	r3, [r7, #0]
 8004e9e:	4613      	mov	r3, r2
 8004ea0:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004ea2:	e03b      	b.n	8004f1c <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004ea4:	6a3b      	ldr	r3, [r7, #32]
 8004ea6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004eaa:	d037      	beq.n	8004f1c <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004eac:	f7fd f9f4 	bl	8002298 <HAL_GetTick>
 8004eb0:	4602      	mov	r2, r0
 8004eb2:	683b      	ldr	r3, [r7, #0]
 8004eb4:	1ad3      	subs	r3, r2, r3
 8004eb6:	6a3a      	ldr	r2, [r7, #32]
 8004eb8:	429a      	cmp	r2, r3
 8004eba:	d302      	bcc.n	8004ec2 <UART_WaitOnFlagUntilTimeout+0x30>
 8004ebc:	6a3b      	ldr	r3, [r7, #32]
 8004ebe:	2b00      	cmp	r3, #0
 8004ec0:	d101      	bne.n	8004ec6 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004ec2:	2303      	movs	r3, #3
 8004ec4:	e03a      	b.n	8004f3c <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004ec6:	68fb      	ldr	r3, [r7, #12]
 8004ec8:	681b      	ldr	r3, [r3, #0]
 8004eca:	68db      	ldr	r3, [r3, #12]
 8004ecc:	f003 0304 	and.w	r3, r3, #4
 8004ed0:	2b00      	cmp	r3, #0
 8004ed2:	d023      	beq.n	8004f1c <UART_WaitOnFlagUntilTimeout+0x8a>
 8004ed4:	68bb      	ldr	r3, [r7, #8]
 8004ed6:	2b80      	cmp	r3, #128	@ 0x80
 8004ed8:	d020      	beq.n	8004f1c <UART_WaitOnFlagUntilTimeout+0x8a>
 8004eda:	68bb      	ldr	r3, [r7, #8]
 8004edc:	2b40      	cmp	r3, #64	@ 0x40
 8004ede:	d01d      	beq.n	8004f1c <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004ee0:	68fb      	ldr	r3, [r7, #12]
 8004ee2:	681b      	ldr	r3, [r3, #0]
 8004ee4:	681b      	ldr	r3, [r3, #0]
 8004ee6:	f003 0308 	and.w	r3, r3, #8
 8004eea:	2b08      	cmp	r3, #8
 8004eec:	d116      	bne.n	8004f1c <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004eee:	2300      	movs	r3, #0
 8004ef0:	617b      	str	r3, [r7, #20]
 8004ef2:	68fb      	ldr	r3, [r7, #12]
 8004ef4:	681b      	ldr	r3, [r3, #0]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	617b      	str	r3, [r7, #20]
 8004efa:	68fb      	ldr	r3, [r7, #12]
 8004efc:	681b      	ldr	r3, [r3, #0]
 8004efe:	685b      	ldr	r3, [r3, #4]
 8004f00:	617b      	str	r3, [r7, #20]
 8004f02:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004f04:	68f8      	ldr	r0, [r7, #12]
 8004f06:	f000 f81d 	bl	8004f44 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004f0a:	68fb      	ldr	r3, [r7, #12]
 8004f0c:	2208      	movs	r2, #8
 8004f0e:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004f10:	68fb      	ldr	r3, [r7, #12]
 8004f12:	2200      	movs	r2, #0
 8004f14:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8004f18:	2301      	movs	r3, #1
 8004f1a:	e00f      	b.n	8004f3c <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004f1c:	68fb      	ldr	r3, [r7, #12]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	681a      	ldr	r2, [r3, #0]
 8004f22:	68bb      	ldr	r3, [r7, #8]
 8004f24:	4013      	ands	r3, r2
 8004f26:	68ba      	ldr	r2, [r7, #8]
 8004f28:	429a      	cmp	r2, r3
 8004f2a:	bf0c      	ite	eq
 8004f2c:	2301      	moveq	r3, #1
 8004f2e:	2300      	movne	r3, #0
 8004f30:	b2db      	uxtb	r3, r3
 8004f32:	461a      	mov	r2, r3
 8004f34:	79fb      	ldrb	r3, [r7, #7]
 8004f36:	429a      	cmp	r2, r3
 8004f38:	d0b4      	beq.n	8004ea4 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004f3a:	2300      	movs	r3, #0
}
 8004f3c:	4618      	mov	r0, r3
 8004f3e:	3718      	adds	r7, #24
 8004f40:	46bd      	mov	sp, r7
 8004f42:	bd80      	pop	{r7, pc}

08004f44 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004f44:	b480      	push	{r7}
 8004f46:	b095      	sub	sp, #84	@ 0x54
 8004f48:	af00      	add	r7, sp, #0
 8004f4a:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	681b      	ldr	r3, [r3, #0]
 8004f50:	330c      	adds	r3, #12
 8004f52:	637b      	str	r3, [r7, #52]	@ 0x34
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f54:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8004f56:	e853 3f00 	ldrex	r3, [r3]
 8004f5a:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8004f5c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8004f5e:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8004f62:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	681b      	ldr	r3, [r3, #0]
 8004f68:	330c      	adds	r3, #12
 8004f6a:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8004f6c:	643a      	str	r2, [r7, #64]	@ 0x40
 8004f6e:	63fb      	str	r3, [r7, #60]	@ 0x3c
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004f70:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8004f72:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8004f74:	e841 2300 	strex	r3, r2, [r1]
 8004f78:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8004f7a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8004f7c:	2b00      	cmp	r3, #0
 8004f7e:	d1e5      	bne.n	8004f4c <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	3314      	adds	r3, #20
 8004f86:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004f88:	6a3b      	ldr	r3, [r7, #32]
 8004f8a:	e853 3f00 	ldrex	r3, [r3]
 8004f8e:	61fb      	str	r3, [r7, #28]
   return(result);
 8004f90:	69fb      	ldr	r3, [r7, #28]
 8004f92:	f023 0301 	bic.w	r3, r3, #1
 8004f96:	64bb      	str	r3, [r7, #72]	@ 0x48
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	681b      	ldr	r3, [r3, #0]
 8004f9c:	3314      	adds	r3, #20
 8004f9e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8004fa0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8004fa2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fa4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004fa6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8004fa8:	e841 2300 	strex	r3, r2, [r1]
 8004fac:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8004fae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8004fb0:	2b00      	cmp	r3, #0
 8004fb2:	d1e5      	bne.n	8004f80 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004fb8:	2b01      	cmp	r3, #1
 8004fba:	d119      	bne.n	8004ff0 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004fbc:	687b      	ldr	r3, [r7, #4]
 8004fbe:	681b      	ldr	r3, [r3, #0]
 8004fc0:	330c      	adds	r3, #12
 8004fc2:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	e853 3f00 	ldrex	r3, [r3]
 8004fca:	60bb      	str	r3, [r7, #8]
   return(result);
 8004fcc:	68bb      	ldr	r3, [r7, #8]
 8004fce:	f023 0310 	bic.w	r3, r3, #16
 8004fd2:	647b      	str	r3, [r7, #68]	@ 0x44
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	330c      	adds	r3, #12
 8004fda:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8004fdc:	61ba      	str	r2, [r7, #24]
 8004fde:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fe0:	6979      	ldr	r1, [r7, #20]
 8004fe2:	69ba      	ldr	r2, [r7, #24]
 8004fe4:	e841 2300 	strex	r3, r2, [r1]
 8004fe8:	613b      	str	r3, [r7, #16]
   return(result);
 8004fea:	693b      	ldr	r3, [r7, #16]
 8004fec:	2b00      	cmp	r3, #0
 8004fee:	d1e5      	bne.n	8004fbc <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	2220      	movs	r2, #32
 8004ff4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ff8:	687b      	ldr	r3, [r7, #4]
 8004ffa:	2200      	movs	r2, #0
 8004ffc:	631a      	str	r2, [r3, #48]	@ 0x30
}
 8004ffe:	bf00      	nop
 8005000:	3754      	adds	r7, #84	@ 0x54
 8005002:	46bd      	mov	sp, r7
 8005004:	bc80      	pop	{r7}
 8005006:	4770      	bx	lr

08005008 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005008:	b580      	push	{r7, lr}
 800500a:	b084      	sub	sp, #16
 800500c:	af00      	add	r7, sp, #0
 800500e:	6078      	str	r0, [r7, #4]
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	691b      	ldr	r3, [r3, #16]
 8005016:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800501a:	687b      	ldr	r3, [r7, #4]
 800501c:	68da      	ldr	r2, [r3, #12]
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	681b      	ldr	r3, [r3, #0]
 8005022:	430a      	orrs	r2, r1
 8005024:	611a      	str	r2, [r3, #16]
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
  MODIFY_REG(huart->Instance->CR1,
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);
#else
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode;
 8005026:	687b      	ldr	r3, [r7, #4]
 8005028:	689a      	ldr	r2, [r3, #8]
 800502a:	687b      	ldr	r3, [r7, #4]
 800502c:	691b      	ldr	r3, [r3, #16]
 800502e:	431a      	orrs	r2, r3
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	695b      	ldr	r3, [r3, #20]
 8005034:	4313      	orrs	r3, r2
 8005036:	60bb      	str	r3, [r7, #8]
  MODIFY_REG(huart->Instance->CR1,
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	68db      	ldr	r3, [r3, #12]
 800503e:	f423 53b0 	bic.w	r3, r3, #5632	@ 0x1600
 8005042:	f023 030c 	bic.w	r3, r3, #12
 8005046:	687a      	ldr	r2, [r7, #4]
 8005048:	6812      	ldr	r2, [r2, #0]
 800504a:	68b9      	ldr	r1, [r7, #8]
 800504c:	430b      	orrs	r3, r1
 800504e:	60d3      	str	r3, [r2, #12]
             tmpreg);
#endif /* USART_CR1_OVER8 */

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8005050:	687b      	ldr	r3, [r7, #4]
 8005052:	681b      	ldr	r3, [r3, #0]
 8005054:	695b      	ldr	r3, [r3, #20]
 8005056:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	699a      	ldr	r2, [r3, #24]
 800505e:	687b      	ldr	r3, [r7, #4]
 8005060:	681b      	ldr	r3, [r3, #0]
 8005062:	430a      	orrs	r2, r1
 8005064:	615a      	str	r2, [r3, #20]


  if(huart->Instance == USART1)
 8005066:	687b      	ldr	r3, [r7, #4]
 8005068:	681b      	ldr	r3, [r3, #0]
 800506a:	4a2c      	ldr	r2, [pc, #176]	@ (800511c <UART_SetConfig+0x114>)
 800506c:	4293      	cmp	r3, r2
 800506e:	d103      	bne.n	8005078 <UART_SetConfig+0x70>
  {
    pclk = HAL_RCC_GetPCLK2Freq();
 8005070:	f7ff f8a4 	bl	80041bc <HAL_RCC_GetPCLK2Freq>
 8005074:	60f8      	str	r0, [r7, #12]
 8005076:	e002      	b.n	800507e <UART_SetConfig+0x76>
  }
  else
  {
    pclk = HAL_RCC_GetPCLK1Freq();
 8005078:	f7ff f88c 	bl	8004194 <HAL_RCC_GetPCLK1Freq>
 800507c:	60f8      	str	r0, [r7, #12]
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
#else
  huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800507e:	68fa      	ldr	r2, [r7, #12]
 8005080:	4613      	mov	r3, r2
 8005082:	009b      	lsls	r3, r3, #2
 8005084:	4413      	add	r3, r2
 8005086:	009a      	lsls	r2, r3, #2
 8005088:	441a      	add	r2, r3
 800508a:	687b      	ldr	r3, [r7, #4]
 800508c:	685b      	ldr	r3, [r3, #4]
 800508e:	009b      	lsls	r3, r3, #2
 8005090:	fbb2 f3f3 	udiv	r3, r2, r3
 8005094:	4a22      	ldr	r2, [pc, #136]	@ (8005120 <UART_SetConfig+0x118>)
 8005096:	fba2 2303 	umull	r2, r3, r2, r3
 800509a:	095b      	lsrs	r3, r3, #5
 800509c:	0119      	lsls	r1, r3, #4
 800509e:	68fa      	ldr	r2, [r7, #12]
 80050a0:	4613      	mov	r3, r2
 80050a2:	009b      	lsls	r3, r3, #2
 80050a4:	4413      	add	r3, r2
 80050a6:	009a      	lsls	r2, r3, #2
 80050a8:	441a      	add	r2, r3
 80050aa:	687b      	ldr	r3, [r7, #4]
 80050ac:	685b      	ldr	r3, [r3, #4]
 80050ae:	009b      	lsls	r3, r3, #2
 80050b0:	fbb2 f2f3 	udiv	r2, r2, r3
 80050b4:	4b1a      	ldr	r3, [pc, #104]	@ (8005120 <UART_SetConfig+0x118>)
 80050b6:	fba3 0302 	umull	r0, r3, r3, r2
 80050ba:	095b      	lsrs	r3, r3, #5
 80050bc:	2064      	movs	r0, #100	@ 0x64
 80050be:	fb00 f303 	mul.w	r3, r0, r3
 80050c2:	1ad3      	subs	r3, r2, r3
 80050c4:	011b      	lsls	r3, r3, #4
 80050c6:	3332      	adds	r3, #50	@ 0x32
 80050c8:	4a15      	ldr	r2, [pc, #84]	@ (8005120 <UART_SetConfig+0x118>)
 80050ca:	fba2 2303 	umull	r2, r3, r2, r3
 80050ce:	095b      	lsrs	r3, r3, #5
 80050d0:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 80050d4:	4419      	add	r1, r3
 80050d6:	68fa      	ldr	r2, [r7, #12]
 80050d8:	4613      	mov	r3, r2
 80050da:	009b      	lsls	r3, r3, #2
 80050dc:	4413      	add	r3, r2
 80050de:	009a      	lsls	r2, r3, #2
 80050e0:	441a      	add	r2, r3
 80050e2:	687b      	ldr	r3, [r7, #4]
 80050e4:	685b      	ldr	r3, [r3, #4]
 80050e6:	009b      	lsls	r3, r3, #2
 80050e8:	fbb2 f2f3 	udiv	r2, r2, r3
 80050ec:	4b0c      	ldr	r3, [pc, #48]	@ (8005120 <UART_SetConfig+0x118>)
 80050ee:	fba3 0302 	umull	r0, r3, r3, r2
 80050f2:	095b      	lsrs	r3, r3, #5
 80050f4:	2064      	movs	r0, #100	@ 0x64
 80050f6:	fb00 f303 	mul.w	r3, r0, r3
 80050fa:	1ad3      	subs	r3, r2, r3
 80050fc:	011b      	lsls	r3, r3, #4
 80050fe:	3332      	adds	r3, #50	@ 0x32
 8005100:	4a07      	ldr	r2, [pc, #28]	@ (8005120 <UART_SetConfig+0x118>)
 8005102:	fba2 2303 	umull	r2, r3, r2, r3
 8005106:	095b      	lsrs	r3, r3, #5
 8005108:	f003 020f 	and.w	r2, r3, #15
 800510c:	687b      	ldr	r3, [r7, #4]
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	440a      	add	r2, r1
 8005112:	609a      	str	r2, [r3, #8]
#endif /* USART_CR1_OVER8 */
}
 8005114:	bf00      	nop
 8005116:	3710      	adds	r7, #16
 8005118:	46bd      	mov	sp, r7
 800511a:	bd80      	pop	{r7, pc}
 800511c:	40013800 	.word	0x40013800
 8005120:	51eb851f 	.word	0x51eb851f

08005124 <__cvt>:
 8005124:	2b00      	cmp	r3, #0
 8005126:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800512a:	461d      	mov	r5, r3
 800512c:	bfbb      	ittet	lt
 800512e:	f103 4300 	addlt.w	r3, r3, #2147483648	@ 0x80000000
 8005132:	461d      	movlt	r5, r3
 8005134:	2300      	movge	r3, #0
 8005136:	232d      	movlt	r3, #45	@ 0x2d
 8005138:	b088      	sub	sp, #32
 800513a:	4614      	mov	r4, r2
 800513c:	bfb8      	it	lt
 800513e:	4614      	movlt	r4, r2
 8005140:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8005142:	9e10      	ldr	r6, [sp, #64]	@ 0x40
 8005144:	7013      	strb	r3, [r2, #0]
 8005146:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005148:	f8dd a04c 	ldr.w	sl, [sp, #76]	@ 0x4c
 800514c:	f023 0820 	bic.w	r8, r3, #32
 8005150:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8005154:	d005      	beq.n	8005162 <__cvt+0x3e>
 8005156:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800515a:	d100      	bne.n	800515e <__cvt+0x3a>
 800515c:	3601      	adds	r6, #1
 800515e:	2302      	movs	r3, #2
 8005160:	e000      	b.n	8005164 <__cvt+0x40>
 8005162:	2303      	movs	r3, #3
 8005164:	aa07      	add	r2, sp, #28
 8005166:	9204      	str	r2, [sp, #16]
 8005168:	aa06      	add	r2, sp, #24
 800516a:	e9cd a202 	strd	sl, r2, [sp, #8]
 800516e:	e9cd 3600 	strd	r3, r6, [sp]
 8005172:	4622      	mov	r2, r4
 8005174:	462b      	mov	r3, r5
 8005176:	f000 fe5f 	bl	8005e38 <_dtoa_r>
 800517a:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800517e:	4607      	mov	r7, r0
 8005180:	d119      	bne.n	80051b6 <__cvt+0x92>
 8005182:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8005184:	07db      	lsls	r3, r3, #31
 8005186:	d50e      	bpl.n	80051a6 <__cvt+0x82>
 8005188:	eb00 0906 	add.w	r9, r0, r6
 800518c:	2200      	movs	r2, #0
 800518e:	2300      	movs	r3, #0
 8005190:	4620      	mov	r0, r4
 8005192:	4629      	mov	r1, r5
 8005194:	f7fb fc08 	bl	80009a8 <__aeabi_dcmpeq>
 8005198:	b108      	cbz	r0, 800519e <__cvt+0x7a>
 800519a:	f8cd 901c 	str.w	r9, [sp, #28]
 800519e:	2230      	movs	r2, #48	@ 0x30
 80051a0:	9b07      	ldr	r3, [sp, #28]
 80051a2:	454b      	cmp	r3, r9
 80051a4:	d31e      	bcc.n	80051e4 <__cvt+0xc0>
 80051a6:	4638      	mov	r0, r7
 80051a8:	9b07      	ldr	r3, [sp, #28]
 80051aa:	9a15      	ldr	r2, [sp, #84]	@ 0x54
 80051ac:	1bdb      	subs	r3, r3, r7
 80051ae:	6013      	str	r3, [r2, #0]
 80051b0:	b008      	add	sp, #32
 80051b2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80051b6:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 80051ba:	eb00 0906 	add.w	r9, r0, r6
 80051be:	d1e5      	bne.n	800518c <__cvt+0x68>
 80051c0:	7803      	ldrb	r3, [r0, #0]
 80051c2:	2b30      	cmp	r3, #48	@ 0x30
 80051c4:	d10a      	bne.n	80051dc <__cvt+0xb8>
 80051c6:	2200      	movs	r2, #0
 80051c8:	2300      	movs	r3, #0
 80051ca:	4620      	mov	r0, r4
 80051cc:	4629      	mov	r1, r5
 80051ce:	f7fb fbeb 	bl	80009a8 <__aeabi_dcmpeq>
 80051d2:	b918      	cbnz	r0, 80051dc <__cvt+0xb8>
 80051d4:	f1c6 0601 	rsb	r6, r6, #1
 80051d8:	f8ca 6000 	str.w	r6, [sl]
 80051dc:	f8da 3000 	ldr.w	r3, [sl]
 80051e0:	4499      	add	r9, r3
 80051e2:	e7d3      	b.n	800518c <__cvt+0x68>
 80051e4:	1c59      	adds	r1, r3, #1
 80051e6:	9107      	str	r1, [sp, #28]
 80051e8:	701a      	strb	r2, [r3, #0]
 80051ea:	e7d9      	b.n	80051a0 <__cvt+0x7c>

080051ec <__exponent>:
 80051ec:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80051ee:	2900      	cmp	r1, #0
 80051f0:	bfb6      	itet	lt
 80051f2:	232d      	movlt	r3, #45	@ 0x2d
 80051f4:	232b      	movge	r3, #43	@ 0x2b
 80051f6:	4249      	neglt	r1, r1
 80051f8:	2909      	cmp	r1, #9
 80051fa:	7002      	strb	r2, [r0, #0]
 80051fc:	7043      	strb	r3, [r0, #1]
 80051fe:	dd29      	ble.n	8005254 <__exponent+0x68>
 8005200:	f10d 0307 	add.w	r3, sp, #7
 8005204:	461d      	mov	r5, r3
 8005206:	270a      	movs	r7, #10
 8005208:	fbb1 f6f7 	udiv	r6, r1, r7
 800520c:	461a      	mov	r2, r3
 800520e:	fb07 1416 	mls	r4, r7, r6, r1
 8005212:	3430      	adds	r4, #48	@ 0x30
 8005214:	f802 4c01 	strb.w	r4, [r2, #-1]
 8005218:	460c      	mov	r4, r1
 800521a:	2c63      	cmp	r4, #99	@ 0x63
 800521c:	4631      	mov	r1, r6
 800521e:	f103 33ff 	add.w	r3, r3, #4294967295
 8005222:	dcf1      	bgt.n	8005208 <__exponent+0x1c>
 8005224:	3130      	adds	r1, #48	@ 0x30
 8005226:	1e94      	subs	r4, r2, #2
 8005228:	f803 1c01 	strb.w	r1, [r3, #-1]
 800522c:	4623      	mov	r3, r4
 800522e:	1c41      	adds	r1, r0, #1
 8005230:	42ab      	cmp	r3, r5
 8005232:	d30a      	bcc.n	800524a <__exponent+0x5e>
 8005234:	f10d 0309 	add.w	r3, sp, #9
 8005238:	1a9b      	subs	r3, r3, r2
 800523a:	42ac      	cmp	r4, r5
 800523c:	bf88      	it	hi
 800523e:	2300      	movhi	r3, #0
 8005240:	3302      	adds	r3, #2
 8005242:	4403      	add	r3, r0
 8005244:	1a18      	subs	r0, r3, r0
 8005246:	b003      	add	sp, #12
 8005248:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800524a:	f813 6b01 	ldrb.w	r6, [r3], #1
 800524e:	f801 6f01 	strb.w	r6, [r1, #1]!
 8005252:	e7ed      	b.n	8005230 <__exponent+0x44>
 8005254:	2330      	movs	r3, #48	@ 0x30
 8005256:	3130      	adds	r1, #48	@ 0x30
 8005258:	7083      	strb	r3, [r0, #2]
 800525a:	70c1      	strb	r1, [r0, #3]
 800525c:	1d03      	adds	r3, r0, #4
 800525e:	e7f1      	b.n	8005244 <__exponent+0x58>

08005260 <_printf_float>:
 8005260:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005264:	b091      	sub	sp, #68	@ 0x44
 8005266:	460c      	mov	r4, r1
 8005268:	f8dd 8068 	ldr.w	r8, [sp, #104]	@ 0x68
 800526c:	4616      	mov	r6, r2
 800526e:	461f      	mov	r7, r3
 8005270:	4605      	mov	r5, r0
 8005272:	f000 fcd1 	bl	8005c18 <_localeconv_r>
 8005276:	6803      	ldr	r3, [r0, #0]
 8005278:	4618      	mov	r0, r3
 800527a:	9308      	str	r3, [sp, #32]
 800527c:	f7fa ff68 	bl	8000150 <strlen>
 8005280:	2300      	movs	r3, #0
 8005282:	930e      	str	r3, [sp, #56]	@ 0x38
 8005284:	f8d8 3000 	ldr.w	r3, [r8]
 8005288:	9009      	str	r0, [sp, #36]	@ 0x24
 800528a:	3307      	adds	r3, #7
 800528c:	f023 0307 	bic.w	r3, r3, #7
 8005290:	f103 0208 	add.w	r2, r3, #8
 8005294:	f894 a018 	ldrb.w	sl, [r4, #24]
 8005298:	f8d4 b000 	ldr.w	fp, [r4]
 800529c:	f8c8 2000 	str.w	r2, [r8]
 80052a0:	e9d3 8900 	ldrd	r8, r9, [r3]
 80052a4:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 80052a8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80052aa:	f8cd 8028 	str.w	r8, [sp, #40]	@ 0x28
 80052ae:	f04f 32ff 	mov.w	r2, #4294967295
 80052b2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80052b6:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 80052ba:	4b9c      	ldr	r3, [pc, #624]	@ (800552c <_printf_float+0x2cc>)
 80052bc:	f7fb fba6 	bl	8000a0c <__aeabi_dcmpun>
 80052c0:	bb70      	cbnz	r0, 8005320 <_printf_float+0xc0>
 80052c2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80052c6:	f04f 32ff 	mov.w	r2, #4294967295
 80052ca:	4b98      	ldr	r3, [pc, #608]	@ (800552c <_printf_float+0x2cc>)
 80052cc:	f7fb fb80 	bl	80009d0 <__aeabi_dcmple>
 80052d0:	bb30      	cbnz	r0, 8005320 <_printf_float+0xc0>
 80052d2:	2200      	movs	r2, #0
 80052d4:	2300      	movs	r3, #0
 80052d6:	4640      	mov	r0, r8
 80052d8:	4649      	mov	r1, r9
 80052da:	f7fb fb6f 	bl	80009bc <__aeabi_dcmplt>
 80052de:	b110      	cbz	r0, 80052e6 <_printf_float+0x86>
 80052e0:	232d      	movs	r3, #45	@ 0x2d
 80052e2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80052e6:	4a92      	ldr	r2, [pc, #584]	@ (8005530 <_printf_float+0x2d0>)
 80052e8:	4b92      	ldr	r3, [pc, #584]	@ (8005534 <_printf_float+0x2d4>)
 80052ea:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80052ee:	bf8c      	ite	hi
 80052f0:	4690      	movhi	r8, r2
 80052f2:	4698      	movls	r8, r3
 80052f4:	2303      	movs	r3, #3
 80052f6:	f04f 0900 	mov.w	r9, #0
 80052fa:	6123      	str	r3, [r4, #16]
 80052fc:	f02b 0304 	bic.w	r3, fp, #4
 8005300:	6023      	str	r3, [r4, #0]
 8005302:	4633      	mov	r3, r6
 8005304:	4621      	mov	r1, r4
 8005306:	4628      	mov	r0, r5
 8005308:	9700      	str	r7, [sp, #0]
 800530a:	aa0f      	add	r2, sp, #60	@ 0x3c
 800530c:	f000 f9d4 	bl	80056b8 <_printf_common>
 8005310:	3001      	adds	r0, #1
 8005312:	f040 8090 	bne.w	8005436 <_printf_float+0x1d6>
 8005316:	f04f 30ff 	mov.w	r0, #4294967295
 800531a:	b011      	add	sp, #68	@ 0x44
 800531c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005320:	4642      	mov	r2, r8
 8005322:	464b      	mov	r3, r9
 8005324:	4640      	mov	r0, r8
 8005326:	4649      	mov	r1, r9
 8005328:	f7fb fb70 	bl	8000a0c <__aeabi_dcmpun>
 800532c:	b148      	cbz	r0, 8005342 <_printf_float+0xe2>
 800532e:	464b      	mov	r3, r9
 8005330:	2b00      	cmp	r3, #0
 8005332:	bfb8      	it	lt
 8005334:	232d      	movlt	r3, #45	@ 0x2d
 8005336:	4a80      	ldr	r2, [pc, #512]	@ (8005538 <_printf_float+0x2d8>)
 8005338:	bfb8      	it	lt
 800533a:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800533e:	4b7f      	ldr	r3, [pc, #508]	@ (800553c <_printf_float+0x2dc>)
 8005340:	e7d3      	b.n	80052ea <_printf_float+0x8a>
 8005342:	6863      	ldr	r3, [r4, #4]
 8005344:	f00a 01df 	and.w	r1, sl, #223	@ 0xdf
 8005348:	1c5a      	adds	r2, r3, #1
 800534a:	d13f      	bne.n	80053cc <_printf_float+0x16c>
 800534c:	2306      	movs	r3, #6
 800534e:	6063      	str	r3, [r4, #4]
 8005350:	2200      	movs	r2, #0
 8005352:	f44b 6380 	orr.w	r3, fp, #1024	@ 0x400
 8005356:	6023      	str	r3, [r4, #0]
 8005358:	9206      	str	r2, [sp, #24]
 800535a:	aa0e      	add	r2, sp, #56	@ 0x38
 800535c:	e9cd a204 	strd	sl, r2, [sp, #16]
 8005360:	aa0d      	add	r2, sp, #52	@ 0x34
 8005362:	9203      	str	r2, [sp, #12]
 8005364:	f10d 0233 	add.w	r2, sp, #51	@ 0x33
 8005368:	e9cd 3201 	strd	r3, r2, [sp, #4]
 800536c:	6863      	ldr	r3, [r4, #4]
 800536e:	4642      	mov	r2, r8
 8005370:	9300      	str	r3, [sp, #0]
 8005372:	4628      	mov	r0, r5
 8005374:	464b      	mov	r3, r9
 8005376:	910a      	str	r1, [sp, #40]	@ 0x28
 8005378:	f7ff fed4 	bl	8005124 <__cvt>
 800537c:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800537e:	4680      	mov	r8, r0
 8005380:	2947      	cmp	r1, #71	@ 0x47
 8005382:	990d      	ldr	r1, [sp, #52]	@ 0x34
 8005384:	d128      	bne.n	80053d8 <_printf_float+0x178>
 8005386:	1cc8      	adds	r0, r1, #3
 8005388:	db02      	blt.n	8005390 <_printf_float+0x130>
 800538a:	6863      	ldr	r3, [r4, #4]
 800538c:	4299      	cmp	r1, r3
 800538e:	dd40      	ble.n	8005412 <_printf_float+0x1b2>
 8005390:	f1aa 0a02 	sub.w	sl, sl, #2
 8005394:	fa5f fa8a 	uxtb.w	sl, sl
 8005398:	4652      	mov	r2, sl
 800539a:	3901      	subs	r1, #1
 800539c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 80053a0:	910d      	str	r1, [sp, #52]	@ 0x34
 80053a2:	f7ff ff23 	bl	80051ec <__exponent>
 80053a6:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80053a8:	4681      	mov	r9, r0
 80053aa:	1813      	adds	r3, r2, r0
 80053ac:	2a01      	cmp	r2, #1
 80053ae:	6123      	str	r3, [r4, #16]
 80053b0:	dc02      	bgt.n	80053b8 <_printf_float+0x158>
 80053b2:	6822      	ldr	r2, [r4, #0]
 80053b4:	07d2      	lsls	r2, r2, #31
 80053b6:	d501      	bpl.n	80053bc <_printf_float+0x15c>
 80053b8:	3301      	adds	r3, #1
 80053ba:	6123      	str	r3, [r4, #16]
 80053bc:	f89d 3033 	ldrb.w	r3, [sp, #51]	@ 0x33
 80053c0:	2b00      	cmp	r3, #0
 80053c2:	d09e      	beq.n	8005302 <_printf_float+0xa2>
 80053c4:	232d      	movs	r3, #45	@ 0x2d
 80053c6:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80053ca:	e79a      	b.n	8005302 <_printf_float+0xa2>
 80053cc:	2947      	cmp	r1, #71	@ 0x47
 80053ce:	d1bf      	bne.n	8005350 <_printf_float+0xf0>
 80053d0:	2b00      	cmp	r3, #0
 80053d2:	d1bd      	bne.n	8005350 <_printf_float+0xf0>
 80053d4:	2301      	movs	r3, #1
 80053d6:	e7ba      	b.n	800534e <_printf_float+0xee>
 80053d8:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 80053dc:	d9dc      	bls.n	8005398 <_printf_float+0x138>
 80053de:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80053e2:	d118      	bne.n	8005416 <_printf_float+0x1b6>
 80053e4:	2900      	cmp	r1, #0
 80053e6:	6863      	ldr	r3, [r4, #4]
 80053e8:	dd0b      	ble.n	8005402 <_printf_float+0x1a2>
 80053ea:	6121      	str	r1, [r4, #16]
 80053ec:	b913      	cbnz	r3, 80053f4 <_printf_float+0x194>
 80053ee:	6822      	ldr	r2, [r4, #0]
 80053f0:	07d0      	lsls	r0, r2, #31
 80053f2:	d502      	bpl.n	80053fa <_printf_float+0x19a>
 80053f4:	3301      	adds	r3, #1
 80053f6:	440b      	add	r3, r1
 80053f8:	6123      	str	r3, [r4, #16]
 80053fa:	f04f 0900 	mov.w	r9, #0
 80053fe:	65a1      	str	r1, [r4, #88]	@ 0x58
 8005400:	e7dc      	b.n	80053bc <_printf_float+0x15c>
 8005402:	b913      	cbnz	r3, 800540a <_printf_float+0x1aa>
 8005404:	6822      	ldr	r2, [r4, #0]
 8005406:	07d2      	lsls	r2, r2, #31
 8005408:	d501      	bpl.n	800540e <_printf_float+0x1ae>
 800540a:	3302      	adds	r3, #2
 800540c:	e7f4      	b.n	80053f8 <_printf_float+0x198>
 800540e:	2301      	movs	r3, #1
 8005410:	e7f2      	b.n	80053f8 <_printf_float+0x198>
 8005412:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 8005416:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8005418:	4299      	cmp	r1, r3
 800541a:	db05      	blt.n	8005428 <_printf_float+0x1c8>
 800541c:	6823      	ldr	r3, [r4, #0]
 800541e:	6121      	str	r1, [r4, #16]
 8005420:	07d8      	lsls	r0, r3, #31
 8005422:	d5ea      	bpl.n	80053fa <_printf_float+0x19a>
 8005424:	1c4b      	adds	r3, r1, #1
 8005426:	e7e7      	b.n	80053f8 <_printf_float+0x198>
 8005428:	2900      	cmp	r1, #0
 800542a:	bfcc      	ite	gt
 800542c:	2201      	movgt	r2, #1
 800542e:	f1c1 0202 	rsble	r2, r1, #2
 8005432:	4413      	add	r3, r2
 8005434:	e7e0      	b.n	80053f8 <_printf_float+0x198>
 8005436:	6823      	ldr	r3, [r4, #0]
 8005438:	055a      	lsls	r2, r3, #21
 800543a:	d407      	bmi.n	800544c <_printf_float+0x1ec>
 800543c:	6923      	ldr	r3, [r4, #16]
 800543e:	4642      	mov	r2, r8
 8005440:	4631      	mov	r1, r6
 8005442:	4628      	mov	r0, r5
 8005444:	47b8      	blx	r7
 8005446:	3001      	adds	r0, #1
 8005448:	d12b      	bne.n	80054a2 <_printf_float+0x242>
 800544a:	e764      	b.n	8005316 <_printf_float+0xb6>
 800544c:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8005450:	f240 80dc 	bls.w	800560c <_printf_float+0x3ac>
 8005454:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8005458:	2200      	movs	r2, #0
 800545a:	2300      	movs	r3, #0
 800545c:	f7fb faa4 	bl	80009a8 <__aeabi_dcmpeq>
 8005460:	2800      	cmp	r0, #0
 8005462:	d033      	beq.n	80054cc <_printf_float+0x26c>
 8005464:	2301      	movs	r3, #1
 8005466:	4631      	mov	r1, r6
 8005468:	4628      	mov	r0, r5
 800546a:	4a35      	ldr	r2, [pc, #212]	@ (8005540 <_printf_float+0x2e0>)
 800546c:	47b8      	blx	r7
 800546e:	3001      	adds	r0, #1
 8005470:	f43f af51 	beq.w	8005316 <_printf_float+0xb6>
 8005474:	e9dd 380d 	ldrd	r3, r8, [sp, #52]	@ 0x34
 8005478:	4543      	cmp	r3, r8
 800547a:	db02      	blt.n	8005482 <_printf_float+0x222>
 800547c:	6823      	ldr	r3, [r4, #0]
 800547e:	07d8      	lsls	r0, r3, #31
 8005480:	d50f      	bpl.n	80054a2 <_printf_float+0x242>
 8005482:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 8005486:	4631      	mov	r1, r6
 8005488:	4628      	mov	r0, r5
 800548a:	47b8      	blx	r7
 800548c:	3001      	adds	r0, #1
 800548e:	f43f af42 	beq.w	8005316 <_printf_float+0xb6>
 8005492:	f04f 0900 	mov.w	r9, #0
 8005496:	f108 38ff 	add.w	r8, r8, #4294967295
 800549a:	f104 0a1a 	add.w	sl, r4, #26
 800549e:	45c8      	cmp	r8, r9
 80054a0:	dc09      	bgt.n	80054b6 <_printf_float+0x256>
 80054a2:	6823      	ldr	r3, [r4, #0]
 80054a4:	079b      	lsls	r3, r3, #30
 80054a6:	f100 8102 	bmi.w	80056ae <_printf_float+0x44e>
 80054aa:	68e0      	ldr	r0, [r4, #12]
 80054ac:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80054ae:	4298      	cmp	r0, r3
 80054b0:	bfb8      	it	lt
 80054b2:	4618      	movlt	r0, r3
 80054b4:	e731      	b.n	800531a <_printf_float+0xba>
 80054b6:	2301      	movs	r3, #1
 80054b8:	4652      	mov	r2, sl
 80054ba:	4631      	mov	r1, r6
 80054bc:	4628      	mov	r0, r5
 80054be:	47b8      	blx	r7
 80054c0:	3001      	adds	r0, #1
 80054c2:	f43f af28 	beq.w	8005316 <_printf_float+0xb6>
 80054c6:	f109 0901 	add.w	r9, r9, #1
 80054ca:	e7e8      	b.n	800549e <_printf_float+0x23e>
 80054cc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80054ce:	2b00      	cmp	r3, #0
 80054d0:	dc38      	bgt.n	8005544 <_printf_float+0x2e4>
 80054d2:	2301      	movs	r3, #1
 80054d4:	4631      	mov	r1, r6
 80054d6:	4628      	mov	r0, r5
 80054d8:	4a19      	ldr	r2, [pc, #100]	@ (8005540 <_printf_float+0x2e0>)
 80054da:	47b8      	blx	r7
 80054dc:	3001      	adds	r0, #1
 80054de:	f43f af1a 	beq.w	8005316 <_printf_float+0xb6>
 80054e2:	e9dd 390d 	ldrd	r3, r9, [sp, #52]	@ 0x34
 80054e6:	ea59 0303 	orrs.w	r3, r9, r3
 80054ea:	d102      	bne.n	80054f2 <_printf_float+0x292>
 80054ec:	6823      	ldr	r3, [r4, #0]
 80054ee:	07d9      	lsls	r1, r3, #31
 80054f0:	d5d7      	bpl.n	80054a2 <_printf_float+0x242>
 80054f2:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80054f6:	4631      	mov	r1, r6
 80054f8:	4628      	mov	r0, r5
 80054fa:	47b8      	blx	r7
 80054fc:	3001      	adds	r0, #1
 80054fe:	f43f af0a 	beq.w	8005316 <_printf_float+0xb6>
 8005502:	f04f 0a00 	mov.w	sl, #0
 8005506:	f104 0b1a 	add.w	fp, r4, #26
 800550a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800550c:	425b      	negs	r3, r3
 800550e:	4553      	cmp	r3, sl
 8005510:	dc01      	bgt.n	8005516 <_printf_float+0x2b6>
 8005512:	464b      	mov	r3, r9
 8005514:	e793      	b.n	800543e <_printf_float+0x1de>
 8005516:	2301      	movs	r3, #1
 8005518:	465a      	mov	r2, fp
 800551a:	4631      	mov	r1, r6
 800551c:	4628      	mov	r0, r5
 800551e:	47b8      	blx	r7
 8005520:	3001      	adds	r0, #1
 8005522:	f43f aef8 	beq.w	8005316 <_printf_float+0xb6>
 8005526:	f10a 0a01 	add.w	sl, sl, #1
 800552a:	e7ee      	b.n	800550a <_printf_float+0x2aa>
 800552c:	7fefffff 	.word	0x7fefffff
 8005530:	08007ee6 	.word	0x08007ee6
 8005534:	08007ee2 	.word	0x08007ee2
 8005538:	08007eee 	.word	0x08007eee
 800553c:	08007eea 	.word	0x08007eea
 8005540:	08007ef2 	.word	0x08007ef2
 8005544:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005546:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 800554a:	4553      	cmp	r3, sl
 800554c:	bfa8      	it	ge
 800554e:	4653      	movge	r3, sl
 8005550:	2b00      	cmp	r3, #0
 8005552:	4699      	mov	r9, r3
 8005554:	dc36      	bgt.n	80055c4 <_printf_float+0x364>
 8005556:	f04f 0b00 	mov.w	fp, #0
 800555a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800555e:	f104 021a 	add.w	r2, r4, #26
 8005562:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8005564:	930a      	str	r3, [sp, #40]	@ 0x28
 8005566:	eba3 0309 	sub.w	r3, r3, r9
 800556a:	455b      	cmp	r3, fp
 800556c:	dc31      	bgt.n	80055d2 <_printf_float+0x372>
 800556e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005570:	459a      	cmp	sl, r3
 8005572:	dc3a      	bgt.n	80055ea <_printf_float+0x38a>
 8005574:	6823      	ldr	r3, [r4, #0]
 8005576:	07da      	lsls	r2, r3, #31
 8005578:	d437      	bmi.n	80055ea <_printf_float+0x38a>
 800557a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800557c:	ebaa 0903 	sub.w	r9, sl, r3
 8005580:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8005582:	ebaa 0303 	sub.w	r3, sl, r3
 8005586:	4599      	cmp	r9, r3
 8005588:	bfa8      	it	ge
 800558a:	4699      	movge	r9, r3
 800558c:	f1b9 0f00 	cmp.w	r9, #0
 8005590:	dc33      	bgt.n	80055fa <_printf_float+0x39a>
 8005592:	f04f 0800 	mov.w	r8, #0
 8005596:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800559a:	f104 0b1a 	add.w	fp, r4, #26
 800559e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80055a0:	ebaa 0303 	sub.w	r3, sl, r3
 80055a4:	eba3 0309 	sub.w	r3, r3, r9
 80055a8:	4543      	cmp	r3, r8
 80055aa:	f77f af7a 	ble.w	80054a2 <_printf_float+0x242>
 80055ae:	2301      	movs	r3, #1
 80055b0:	465a      	mov	r2, fp
 80055b2:	4631      	mov	r1, r6
 80055b4:	4628      	mov	r0, r5
 80055b6:	47b8      	blx	r7
 80055b8:	3001      	adds	r0, #1
 80055ba:	f43f aeac 	beq.w	8005316 <_printf_float+0xb6>
 80055be:	f108 0801 	add.w	r8, r8, #1
 80055c2:	e7ec      	b.n	800559e <_printf_float+0x33e>
 80055c4:	4642      	mov	r2, r8
 80055c6:	4631      	mov	r1, r6
 80055c8:	4628      	mov	r0, r5
 80055ca:	47b8      	blx	r7
 80055cc:	3001      	adds	r0, #1
 80055ce:	d1c2      	bne.n	8005556 <_printf_float+0x2f6>
 80055d0:	e6a1      	b.n	8005316 <_printf_float+0xb6>
 80055d2:	2301      	movs	r3, #1
 80055d4:	4631      	mov	r1, r6
 80055d6:	4628      	mov	r0, r5
 80055d8:	920a      	str	r2, [sp, #40]	@ 0x28
 80055da:	47b8      	blx	r7
 80055dc:	3001      	adds	r0, #1
 80055de:	f43f ae9a 	beq.w	8005316 <_printf_float+0xb6>
 80055e2:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80055e4:	f10b 0b01 	add.w	fp, fp, #1
 80055e8:	e7bb      	b.n	8005562 <_printf_float+0x302>
 80055ea:	4631      	mov	r1, r6
 80055ec:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 80055f0:	4628      	mov	r0, r5
 80055f2:	47b8      	blx	r7
 80055f4:	3001      	adds	r0, #1
 80055f6:	d1c0      	bne.n	800557a <_printf_float+0x31a>
 80055f8:	e68d      	b.n	8005316 <_printf_float+0xb6>
 80055fa:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80055fc:	464b      	mov	r3, r9
 80055fe:	4631      	mov	r1, r6
 8005600:	4628      	mov	r0, r5
 8005602:	4442      	add	r2, r8
 8005604:	47b8      	blx	r7
 8005606:	3001      	adds	r0, #1
 8005608:	d1c3      	bne.n	8005592 <_printf_float+0x332>
 800560a:	e684      	b.n	8005316 <_printf_float+0xb6>
 800560c:	f8dd a038 	ldr.w	sl, [sp, #56]	@ 0x38
 8005610:	f1ba 0f01 	cmp.w	sl, #1
 8005614:	dc01      	bgt.n	800561a <_printf_float+0x3ba>
 8005616:	07db      	lsls	r3, r3, #31
 8005618:	d536      	bpl.n	8005688 <_printf_float+0x428>
 800561a:	2301      	movs	r3, #1
 800561c:	4642      	mov	r2, r8
 800561e:	4631      	mov	r1, r6
 8005620:	4628      	mov	r0, r5
 8005622:	47b8      	blx	r7
 8005624:	3001      	adds	r0, #1
 8005626:	f43f ae76 	beq.w	8005316 <_printf_float+0xb6>
 800562a:	e9dd 2308 	ldrd	r2, r3, [sp, #32]
 800562e:	4631      	mov	r1, r6
 8005630:	4628      	mov	r0, r5
 8005632:	47b8      	blx	r7
 8005634:	3001      	adds	r0, #1
 8005636:	f43f ae6e 	beq.w	8005316 <_printf_float+0xb6>
 800563a:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800563e:	2200      	movs	r2, #0
 8005640:	2300      	movs	r3, #0
 8005642:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005646:	f7fb f9af 	bl	80009a8 <__aeabi_dcmpeq>
 800564a:	b9c0      	cbnz	r0, 800567e <_printf_float+0x41e>
 800564c:	4653      	mov	r3, sl
 800564e:	f108 0201 	add.w	r2, r8, #1
 8005652:	4631      	mov	r1, r6
 8005654:	4628      	mov	r0, r5
 8005656:	47b8      	blx	r7
 8005658:	3001      	adds	r0, #1
 800565a:	d10c      	bne.n	8005676 <_printf_float+0x416>
 800565c:	e65b      	b.n	8005316 <_printf_float+0xb6>
 800565e:	2301      	movs	r3, #1
 8005660:	465a      	mov	r2, fp
 8005662:	4631      	mov	r1, r6
 8005664:	4628      	mov	r0, r5
 8005666:	47b8      	blx	r7
 8005668:	3001      	adds	r0, #1
 800566a:	f43f ae54 	beq.w	8005316 <_printf_float+0xb6>
 800566e:	f108 0801 	add.w	r8, r8, #1
 8005672:	45d0      	cmp	r8, sl
 8005674:	dbf3      	blt.n	800565e <_printf_float+0x3fe>
 8005676:	464b      	mov	r3, r9
 8005678:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800567c:	e6e0      	b.n	8005440 <_printf_float+0x1e0>
 800567e:	f04f 0800 	mov.w	r8, #0
 8005682:	f104 0b1a 	add.w	fp, r4, #26
 8005686:	e7f4      	b.n	8005672 <_printf_float+0x412>
 8005688:	2301      	movs	r3, #1
 800568a:	4642      	mov	r2, r8
 800568c:	e7e1      	b.n	8005652 <_printf_float+0x3f2>
 800568e:	2301      	movs	r3, #1
 8005690:	464a      	mov	r2, r9
 8005692:	4631      	mov	r1, r6
 8005694:	4628      	mov	r0, r5
 8005696:	47b8      	blx	r7
 8005698:	3001      	adds	r0, #1
 800569a:	f43f ae3c 	beq.w	8005316 <_printf_float+0xb6>
 800569e:	f108 0801 	add.w	r8, r8, #1
 80056a2:	68e3      	ldr	r3, [r4, #12]
 80056a4:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 80056a6:	1a5b      	subs	r3, r3, r1
 80056a8:	4543      	cmp	r3, r8
 80056aa:	dcf0      	bgt.n	800568e <_printf_float+0x42e>
 80056ac:	e6fd      	b.n	80054aa <_printf_float+0x24a>
 80056ae:	f04f 0800 	mov.w	r8, #0
 80056b2:	f104 0919 	add.w	r9, r4, #25
 80056b6:	e7f4      	b.n	80056a2 <_printf_float+0x442>

080056b8 <_printf_common>:
 80056b8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80056bc:	4616      	mov	r6, r2
 80056be:	4698      	mov	r8, r3
 80056c0:	688a      	ldr	r2, [r1, #8]
 80056c2:	690b      	ldr	r3, [r1, #16]
 80056c4:	4607      	mov	r7, r0
 80056c6:	4293      	cmp	r3, r2
 80056c8:	bfb8      	it	lt
 80056ca:	4613      	movlt	r3, r2
 80056cc:	6033      	str	r3, [r6, #0]
 80056ce:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 80056d2:	460c      	mov	r4, r1
 80056d4:	f8dd 9020 	ldr.w	r9, [sp, #32]
 80056d8:	b10a      	cbz	r2, 80056de <_printf_common+0x26>
 80056da:	3301      	adds	r3, #1
 80056dc:	6033      	str	r3, [r6, #0]
 80056de:	6823      	ldr	r3, [r4, #0]
 80056e0:	0699      	lsls	r1, r3, #26
 80056e2:	bf42      	ittt	mi
 80056e4:	6833      	ldrmi	r3, [r6, #0]
 80056e6:	3302      	addmi	r3, #2
 80056e8:	6033      	strmi	r3, [r6, #0]
 80056ea:	6825      	ldr	r5, [r4, #0]
 80056ec:	f015 0506 	ands.w	r5, r5, #6
 80056f0:	d106      	bne.n	8005700 <_printf_common+0x48>
 80056f2:	f104 0a19 	add.w	sl, r4, #25
 80056f6:	68e3      	ldr	r3, [r4, #12]
 80056f8:	6832      	ldr	r2, [r6, #0]
 80056fa:	1a9b      	subs	r3, r3, r2
 80056fc:	42ab      	cmp	r3, r5
 80056fe:	dc2b      	bgt.n	8005758 <_printf_common+0xa0>
 8005700:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8005704:	6822      	ldr	r2, [r4, #0]
 8005706:	3b00      	subs	r3, #0
 8005708:	bf18      	it	ne
 800570a:	2301      	movne	r3, #1
 800570c:	0692      	lsls	r2, r2, #26
 800570e:	d430      	bmi.n	8005772 <_printf_common+0xba>
 8005710:	4641      	mov	r1, r8
 8005712:	4638      	mov	r0, r7
 8005714:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8005718:	47c8      	blx	r9
 800571a:	3001      	adds	r0, #1
 800571c:	d023      	beq.n	8005766 <_printf_common+0xae>
 800571e:	6823      	ldr	r3, [r4, #0]
 8005720:	6922      	ldr	r2, [r4, #16]
 8005722:	f003 0306 	and.w	r3, r3, #6
 8005726:	2b04      	cmp	r3, #4
 8005728:	bf14      	ite	ne
 800572a:	2500      	movne	r5, #0
 800572c:	6833      	ldreq	r3, [r6, #0]
 800572e:	f04f 0600 	mov.w	r6, #0
 8005732:	bf08      	it	eq
 8005734:	68e5      	ldreq	r5, [r4, #12]
 8005736:	f104 041a 	add.w	r4, r4, #26
 800573a:	bf08      	it	eq
 800573c:	1aed      	subeq	r5, r5, r3
 800573e:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8005742:	bf08      	it	eq
 8005744:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8005748:	4293      	cmp	r3, r2
 800574a:	bfc4      	itt	gt
 800574c:	1a9b      	subgt	r3, r3, r2
 800574e:	18ed      	addgt	r5, r5, r3
 8005750:	42b5      	cmp	r5, r6
 8005752:	d11a      	bne.n	800578a <_printf_common+0xd2>
 8005754:	2000      	movs	r0, #0
 8005756:	e008      	b.n	800576a <_printf_common+0xb2>
 8005758:	2301      	movs	r3, #1
 800575a:	4652      	mov	r2, sl
 800575c:	4641      	mov	r1, r8
 800575e:	4638      	mov	r0, r7
 8005760:	47c8      	blx	r9
 8005762:	3001      	adds	r0, #1
 8005764:	d103      	bne.n	800576e <_printf_common+0xb6>
 8005766:	f04f 30ff 	mov.w	r0, #4294967295
 800576a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800576e:	3501      	adds	r5, #1
 8005770:	e7c1      	b.n	80056f6 <_printf_common+0x3e>
 8005772:	2030      	movs	r0, #48	@ 0x30
 8005774:	18e1      	adds	r1, r4, r3
 8005776:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800577a:	1c5a      	adds	r2, r3, #1
 800577c:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8005780:	4422      	add	r2, r4
 8005782:	3302      	adds	r3, #2
 8005784:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8005788:	e7c2      	b.n	8005710 <_printf_common+0x58>
 800578a:	2301      	movs	r3, #1
 800578c:	4622      	mov	r2, r4
 800578e:	4641      	mov	r1, r8
 8005790:	4638      	mov	r0, r7
 8005792:	47c8      	blx	r9
 8005794:	3001      	adds	r0, #1
 8005796:	d0e6      	beq.n	8005766 <_printf_common+0xae>
 8005798:	3601      	adds	r6, #1
 800579a:	e7d9      	b.n	8005750 <_printf_common+0x98>

0800579c <_printf_i>:
 800579c:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80057a0:	7e0f      	ldrb	r7, [r1, #24]
 80057a2:	4691      	mov	r9, r2
 80057a4:	2f78      	cmp	r7, #120	@ 0x78
 80057a6:	4680      	mov	r8, r0
 80057a8:	460c      	mov	r4, r1
 80057aa:	469a      	mov	sl, r3
 80057ac:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 80057ae:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 80057b2:	d807      	bhi.n	80057c4 <_printf_i+0x28>
 80057b4:	2f62      	cmp	r7, #98	@ 0x62
 80057b6:	d80a      	bhi.n	80057ce <_printf_i+0x32>
 80057b8:	2f00      	cmp	r7, #0
 80057ba:	f000 80d1 	beq.w	8005960 <_printf_i+0x1c4>
 80057be:	2f58      	cmp	r7, #88	@ 0x58
 80057c0:	f000 80b8 	beq.w	8005934 <_printf_i+0x198>
 80057c4:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 80057c8:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 80057cc:	e03a      	b.n	8005844 <_printf_i+0xa8>
 80057ce:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 80057d2:	2b15      	cmp	r3, #21
 80057d4:	d8f6      	bhi.n	80057c4 <_printf_i+0x28>
 80057d6:	a101      	add	r1, pc, #4	@ (adr r1, 80057dc <_printf_i+0x40>)
 80057d8:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80057dc:	08005835 	.word	0x08005835
 80057e0:	08005849 	.word	0x08005849
 80057e4:	080057c5 	.word	0x080057c5
 80057e8:	080057c5 	.word	0x080057c5
 80057ec:	080057c5 	.word	0x080057c5
 80057f0:	080057c5 	.word	0x080057c5
 80057f4:	08005849 	.word	0x08005849
 80057f8:	080057c5 	.word	0x080057c5
 80057fc:	080057c5 	.word	0x080057c5
 8005800:	080057c5 	.word	0x080057c5
 8005804:	080057c5 	.word	0x080057c5
 8005808:	08005947 	.word	0x08005947
 800580c:	08005873 	.word	0x08005873
 8005810:	08005901 	.word	0x08005901
 8005814:	080057c5 	.word	0x080057c5
 8005818:	080057c5 	.word	0x080057c5
 800581c:	08005969 	.word	0x08005969
 8005820:	080057c5 	.word	0x080057c5
 8005824:	08005873 	.word	0x08005873
 8005828:	080057c5 	.word	0x080057c5
 800582c:	080057c5 	.word	0x080057c5
 8005830:	08005909 	.word	0x08005909
 8005834:	6833      	ldr	r3, [r6, #0]
 8005836:	1d1a      	adds	r2, r3, #4
 8005838:	681b      	ldr	r3, [r3, #0]
 800583a:	6032      	str	r2, [r6, #0]
 800583c:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8005840:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8005844:	2301      	movs	r3, #1
 8005846:	e09c      	b.n	8005982 <_printf_i+0x1e6>
 8005848:	6833      	ldr	r3, [r6, #0]
 800584a:	6820      	ldr	r0, [r4, #0]
 800584c:	1d19      	adds	r1, r3, #4
 800584e:	6031      	str	r1, [r6, #0]
 8005850:	0606      	lsls	r6, r0, #24
 8005852:	d501      	bpl.n	8005858 <_printf_i+0xbc>
 8005854:	681d      	ldr	r5, [r3, #0]
 8005856:	e003      	b.n	8005860 <_printf_i+0xc4>
 8005858:	0645      	lsls	r5, r0, #25
 800585a:	d5fb      	bpl.n	8005854 <_printf_i+0xb8>
 800585c:	f9b3 5000 	ldrsh.w	r5, [r3]
 8005860:	2d00      	cmp	r5, #0
 8005862:	da03      	bge.n	800586c <_printf_i+0xd0>
 8005864:	232d      	movs	r3, #45	@ 0x2d
 8005866:	426d      	negs	r5, r5
 8005868:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800586c:	230a      	movs	r3, #10
 800586e:	4858      	ldr	r0, [pc, #352]	@ (80059d0 <_printf_i+0x234>)
 8005870:	e011      	b.n	8005896 <_printf_i+0xfa>
 8005872:	6821      	ldr	r1, [r4, #0]
 8005874:	6833      	ldr	r3, [r6, #0]
 8005876:	0608      	lsls	r0, r1, #24
 8005878:	f853 5b04 	ldr.w	r5, [r3], #4
 800587c:	d402      	bmi.n	8005884 <_printf_i+0xe8>
 800587e:	0649      	lsls	r1, r1, #25
 8005880:	bf48      	it	mi
 8005882:	b2ad      	uxthmi	r5, r5
 8005884:	2f6f      	cmp	r7, #111	@ 0x6f
 8005886:	6033      	str	r3, [r6, #0]
 8005888:	bf14      	ite	ne
 800588a:	230a      	movne	r3, #10
 800588c:	2308      	moveq	r3, #8
 800588e:	4850      	ldr	r0, [pc, #320]	@ (80059d0 <_printf_i+0x234>)
 8005890:	2100      	movs	r1, #0
 8005892:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8005896:	6866      	ldr	r6, [r4, #4]
 8005898:	2e00      	cmp	r6, #0
 800589a:	60a6      	str	r6, [r4, #8]
 800589c:	db05      	blt.n	80058aa <_printf_i+0x10e>
 800589e:	6821      	ldr	r1, [r4, #0]
 80058a0:	432e      	orrs	r6, r5
 80058a2:	f021 0104 	bic.w	r1, r1, #4
 80058a6:	6021      	str	r1, [r4, #0]
 80058a8:	d04b      	beq.n	8005942 <_printf_i+0x1a6>
 80058aa:	4616      	mov	r6, r2
 80058ac:	fbb5 f1f3 	udiv	r1, r5, r3
 80058b0:	fb03 5711 	mls	r7, r3, r1, r5
 80058b4:	5dc7      	ldrb	r7, [r0, r7]
 80058b6:	f806 7d01 	strb.w	r7, [r6, #-1]!
 80058ba:	462f      	mov	r7, r5
 80058bc:	42bb      	cmp	r3, r7
 80058be:	460d      	mov	r5, r1
 80058c0:	d9f4      	bls.n	80058ac <_printf_i+0x110>
 80058c2:	2b08      	cmp	r3, #8
 80058c4:	d10b      	bne.n	80058de <_printf_i+0x142>
 80058c6:	6823      	ldr	r3, [r4, #0]
 80058c8:	07df      	lsls	r7, r3, #31
 80058ca:	d508      	bpl.n	80058de <_printf_i+0x142>
 80058cc:	6923      	ldr	r3, [r4, #16]
 80058ce:	6861      	ldr	r1, [r4, #4]
 80058d0:	4299      	cmp	r1, r3
 80058d2:	bfde      	ittt	le
 80058d4:	2330      	movle	r3, #48	@ 0x30
 80058d6:	f806 3c01 	strble.w	r3, [r6, #-1]
 80058da:	f106 36ff 	addle.w	r6, r6, #4294967295
 80058de:	1b92      	subs	r2, r2, r6
 80058e0:	6122      	str	r2, [r4, #16]
 80058e2:	464b      	mov	r3, r9
 80058e4:	4621      	mov	r1, r4
 80058e6:	4640      	mov	r0, r8
 80058e8:	f8cd a000 	str.w	sl, [sp]
 80058ec:	aa03      	add	r2, sp, #12
 80058ee:	f7ff fee3 	bl	80056b8 <_printf_common>
 80058f2:	3001      	adds	r0, #1
 80058f4:	d14a      	bne.n	800598c <_printf_i+0x1f0>
 80058f6:	f04f 30ff 	mov.w	r0, #4294967295
 80058fa:	b004      	add	sp, #16
 80058fc:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005900:	6823      	ldr	r3, [r4, #0]
 8005902:	f043 0320 	orr.w	r3, r3, #32
 8005906:	6023      	str	r3, [r4, #0]
 8005908:	2778      	movs	r7, #120	@ 0x78
 800590a:	4832      	ldr	r0, [pc, #200]	@ (80059d4 <_printf_i+0x238>)
 800590c:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8005910:	6823      	ldr	r3, [r4, #0]
 8005912:	6831      	ldr	r1, [r6, #0]
 8005914:	061f      	lsls	r7, r3, #24
 8005916:	f851 5b04 	ldr.w	r5, [r1], #4
 800591a:	d402      	bmi.n	8005922 <_printf_i+0x186>
 800591c:	065f      	lsls	r7, r3, #25
 800591e:	bf48      	it	mi
 8005920:	b2ad      	uxthmi	r5, r5
 8005922:	6031      	str	r1, [r6, #0]
 8005924:	07d9      	lsls	r1, r3, #31
 8005926:	bf44      	itt	mi
 8005928:	f043 0320 	orrmi.w	r3, r3, #32
 800592c:	6023      	strmi	r3, [r4, #0]
 800592e:	b11d      	cbz	r5, 8005938 <_printf_i+0x19c>
 8005930:	2310      	movs	r3, #16
 8005932:	e7ad      	b.n	8005890 <_printf_i+0xf4>
 8005934:	4826      	ldr	r0, [pc, #152]	@ (80059d0 <_printf_i+0x234>)
 8005936:	e7e9      	b.n	800590c <_printf_i+0x170>
 8005938:	6823      	ldr	r3, [r4, #0]
 800593a:	f023 0320 	bic.w	r3, r3, #32
 800593e:	6023      	str	r3, [r4, #0]
 8005940:	e7f6      	b.n	8005930 <_printf_i+0x194>
 8005942:	4616      	mov	r6, r2
 8005944:	e7bd      	b.n	80058c2 <_printf_i+0x126>
 8005946:	6833      	ldr	r3, [r6, #0]
 8005948:	6825      	ldr	r5, [r4, #0]
 800594a:	1d18      	adds	r0, r3, #4
 800594c:	6961      	ldr	r1, [r4, #20]
 800594e:	6030      	str	r0, [r6, #0]
 8005950:	062e      	lsls	r6, r5, #24
 8005952:	681b      	ldr	r3, [r3, #0]
 8005954:	d501      	bpl.n	800595a <_printf_i+0x1be>
 8005956:	6019      	str	r1, [r3, #0]
 8005958:	e002      	b.n	8005960 <_printf_i+0x1c4>
 800595a:	0668      	lsls	r0, r5, #25
 800595c:	d5fb      	bpl.n	8005956 <_printf_i+0x1ba>
 800595e:	8019      	strh	r1, [r3, #0]
 8005960:	2300      	movs	r3, #0
 8005962:	4616      	mov	r6, r2
 8005964:	6123      	str	r3, [r4, #16]
 8005966:	e7bc      	b.n	80058e2 <_printf_i+0x146>
 8005968:	6833      	ldr	r3, [r6, #0]
 800596a:	2100      	movs	r1, #0
 800596c:	1d1a      	adds	r2, r3, #4
 800596e:	6032      	str	r2, [r6, #0]
 8005970:	681e      	ldr	r6, [r3, #0]
 8005972:	6862      	ldr	r2, [r4, #4]
 8005974:	4630      	mov	r0, r6
 8005976:	f000 f9c6 	bl	8005d06 <memchr>
 800597a:	b108      	cbz	r0, 8005980 <_printf_i+0x1e4>
 800597c:	1b80      	subs	r0, r0, r6
 800597e:	6060      	str	r0, [r4, #4]
 8005980:	6863      	ldr	r3, [r4, #4]
 8005982:	6123      	str	r3, [r4, #16]
 8005984:	2300      	movs	r3, #0
 8005986:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800598a:	e7aa      	b.n	80058e2 <_printf_i+0x146>
 800598c:	4632      	mov	r2, r6
 800598e:	4649      	mov	r1, r9
 8005990:	4640      	mov	r0, r8
 8005992:	6923      	ldr	r3, [r4, #16]
 8005994:	47d0      	blx	sl
 8005996:	3001      	adds	r0, #1
 8005998:	d0ad      	beq.n	80058f6 <_printf_i+0x15a>
 800599a:	6823      	ldr	r3, [r4, #0]
 800599c:	079b      	lsls	r3, r3, #30
 800599e:	d413      	bmi.n	80059c8 <_printf_i+0x22c>
 80059a0:	68e0      	ldr	r0, [r4, #12]
 80059a2:	9b03      	ldr	r3, [sp, #12]
 80059a4:	4298      	cmp	r0, r3
 80059a6:	bfb8      	it	lt
 80059a8:	4618      	movlt	r0, r3
 80059aa:	e7a6      	b.n	80058fa <_printf_i+0x15e>
 80059ac:	2301      	movs	r3, #1
 80059ae:	4632      	mov	r2, r6
 80059b0:	4649      	mov	r1, r9
 80059b2:	4640      	mov	r0, r8
 80059b4:	47d0      	blx	sl
 80059b6:	3001      	adds	r0, #1
 80059b8:	d09d      	beq.n	80058f6 <_printf_i+0x15a>
 80059ba:	3501      	adds	r5, #1
 80059bc:	68e3      	ldr	r3, [r4, #12]
 80059be:	9903      	ldr	r1, [sp, #12]
 80059c0:	1a5b      	subs	r3, r3, r1
 80059c2:	42ab      	cmp	r3, r5
 80059c4:	dcf2      	bgt.n	80059ac <_printf_i+0x210>
 80059c6:	e7eb      	b.n	80059a0 <_printf_i+0x204>
 80059c8:	2500      	movs	r5, #0
 80059ca:	f104 0619 	add.w	r6, r4, #25
 80059ce:	e7f5      	b.n	80059bc <_printf_i+0x220>
 80059d0:	08007ef4 	.word	0x08007ef4
 80059d4:	08007f05 	.word	0x08007f05

080059d8 <std>:
 80059d8:	2300      	movs	r3, #0
 80059da:	b510      	push	{r4, lr}
 80059dc:	4604      	mov	r4, r0
 80059de:	e9c0 3300 	strd	r3, r3, [r0]
 80059e2:	e9c0 3304 	strd	r3, r3, [r0, #16]
 80059e6:	6083      	str	r3, [r0, #8]
 80059e8:	8181      	strh	r1, [r0, #12]
 80059ea:	6643      	str	r3, [r0, #100]	@ 0x64
 80059ec:	81c2      	strh	r2, [r0, #14]
 80059ee:	6183      	str	r3, [r0, #24]
 80059f0:	4619      	mov	r1, r3
 80059f2:	2208      	movs	r2, #8
 80059f4:	305c      	adds	r0, #92	@ 0x5c
 80059f6:	f000 f906 	bl	8005c06 <memset>
 80059fa:	4b0d      	ldr	r3, [pc, #52]	@ (8005a30 <std+0x58>)
 80059fc:	6224      	str	r4, [r4, #32]
 80059fe:	6263      	str	r3, [r4, #36]	@ 0x24
 8005a00:	4b0c      	ldr	r3, [pc, #48]	@ (8005a34 <std+0x5c>)
 8005a02:	62a3      	str	r3, [r4, #40]	@ 0x28
 8005a04:	4b0c      	ldr	r3, [pc, #48]	@ (8005a38 <std+0x60>)
 8005a06:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8005a08:	4b0c      	ldr	r3, [pc, #48]	@ (8005a3c <std+0x64>)
 8005a0a:	6323      	str	r3, [r4, #48]	@ 0x30
 8005a0c:	4b0c      	ldr	r3, [pc, #48]	@ (8005a40 <std+0x68>)
 8005a0e:	429c      	cmp	r4, r3
 8005a10:	d006      	beq.n	8005a20 <std+0x48>
 8005a12:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8005a16:	4294      	cmp	r4, r2
 8005a18:	d002      	beq.n	8005a20 <std+0x48>
 8005a1a:	33d0      	adds	r3, #208	@ 0xd0
 8005a1c:	429c      	cmp	r4, r3
 8005a1e:	d105      	bne.n	8005a2c <std+0x54>
 8005a20:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8005a24:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005a28:	f000 b96a 	b.w	8005d00 <__retarget_lock_init_recursive>
 8005a2c:	bd10      	pop	{r4, pc}
 8005a2e:	bf00      	nop
 8005a30:	08005b81 	.word	0x08005b81
 8005a34:	08005ba3 	.word	0x08005ba3
 8005a38:	08005bdb 	.word	0x08005bdb
 8005a3c:	08005bff 	.word	0x08005bff
 8005a40:	20000398 	.word	0x20000398

08005a44 <stdio_exit_handler>:
 8005a44:	4a02      	ldr	r2, [pc, #8]	@ (8005a50 <stdio_exit_handler+0xc>)
 8005a46:	4903      	ldr	r1, [pc, #12]	@ (8005a54 <stdio_exit_handler+0x10>)
 8005a48:	4803      	ldr	r0, [pc, #12]	@ (8005a58 <stdio_exit_handler+0x14>)
 8005a4a:	f000 b869 	b.w	8005b20 <_fwalk_sglue>
 8005a4e:	bf00      	nop
 8005a50:	2000003c 	.word	0x2000003c
 8005a54:	08007651 	.word	0x08007651
 8005a58:	2000004c 	.word	0x2000004c

08005a5c <cleanup_stdio>:
 8005a5c:	6841      	ldr	r1, [r0, #4]
 8005a5e:	4b0c      	ldr	r3, [pc, #48]	@ (8005a90 <cleanup_stdio+0x34>)
 8005a60:	b510      	push	{r4, lr}
 8005a62:	4299      	cmp	r1, r3
 8005a64:	4604      	mov	r4, r0
 8005a66:	d001      	beq.n	8005a6c <cleanup_stdio+0x10>
 8005a68:	f001 fdf2 	bl	8007650 <_fflush_r>
 8005a6c:	68a1      	ldr	r1, [r4, #8]
 8005a6e:	4b09      	ldr	r3, [pc, #36]	@ (8005a94 <cleanup_stdio+0x38>)
 8005a70:	4299      	cmp	r1, r3
 8005a72:	d002      	beq.n	8005a7a <cleanup_stdio+0x1e>
 8005a74:	4620      	mov	r0, r4
 8005a76:	f001 fdeb 	bl	8007650 <_fflush_r>
 8005a7a:	68e1      	ldr	r1, [r4, #12]
 8005a7c:	4b06      	ldr	r3, [pc, #24]	@ (8005a98 <cleanup_stdio+0x3c>)
 8005a7e:	4299      	cmp	r1, r3
 8005a80:	d004      	beq.n	8005a8c <cleanup_stdio+0x30>
 8005a82:	4620      	mov	r0, r4
 8005a84:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005a88:	f001 bde2 	b.w	8007650 <_fflush_r>
 8005a8c:	bd10      	pop	{r4, pc}
 8005a8e:	bf00      	nop
 8005a90:	20000398 	.word	0x20000398
 8005a94:	20000400 	.word	0x20000400
 8005a98:	20000468 	.word	0x20000468

08005a9c <global_stdio_init.part.0>:
 8005a9c:	b510      	push	{r4, lr}
 8005a9e:	4b0b      	ldr	r3, [pc, #44]	@ (8005acc <global_stdio_init.part.0+0x30>)
 8005aa0:	4c0b      	ldr	r4, [pc, #44]	@ (8005ad0 <global_stdio_init.part.0+0x34>)
 8005aa2:	4a0c      	ldr	r2, [pc, #48]	@ (8005ad4 <global_stdio_init.part.0+0x38>)
 8005aa4:	4620      	mov	r0, r4
 8005aa6:	601a      	str	r2, [r3, #0]
 8005aa8:	2104      	movs	r1, #4
 8005aaa:	2200      	movs	r2, #0
 8005aac:	f7ff ff94 	bl	80059d8 <std>
 8005ab0:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8005ab4:	2201      	movs	r2, #1
 8005ab6:	2109      	movs	r1, #9
 8005ab8:	f7ff ff8e 	bl	80059d8 <std>
 8005abc:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 8005ac0:	2202      	movs	r2, #2
 8005ac2:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005ac6:	2112      	movs	r1, #18
 8005ac8:	f7ff bf86 	b.w	80059d8 <std>
 8005acc:	200004d0 	.word	0x200004d0
 8005ad0:	20000398 	.word	0x20000398
 8005ad4:	08005a45 	.word	0x08005a45

08005ad8 <__sfp_lock_acquire>:
 8005ad8:	4801      	ldr	r0, [pc, #4]	@ (8005ae0 <__sfp_lock_acquire+0x8>)
 8005ada:	f000 b912 	b.w	8005d02 <__retarget_lock_acquire_recursive>
 8005ade:	bf00      	nop
 8005ae0:	200004d9 	.word	0x200004d9

08005ae4 <__sfp_lock_release>:
 8005ae4:	4801      	ldr	r0, [pc, #4]	@ (8005aec <__sfp_lock_release+0x8>)
 8005ae6:	f000 b90d 	b.w	8005d04 <__retarget_lock_release_recursive>
 8005aea:	bf00      	nop
 8005aec:	200004d9 	.word	0x200004d9

08005af0 <__sinit>:
 8005af0:	b510      	push	{r4, lr}
 8005af2:	4604      	mov	r4, r0
 8005af4:	f7ff fff0 	bl	8005ad8 <__sfp_lock_acquire>
 8005af8:	6a23      	ldr	r3, [r4, #32]
 8005afa:	b11b      	cbz	r3, 8005b04 <__sinit+0x14>
 8005afc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005b00:	f7ff bff0 	b.w	8005ae4 <__sfp_lock_release>
 8005b04:	4b04      	ldr	r3, [pc, #16]	@ (8005b18 <__sinit+0x28>)
 8005b06:	6223      	str	r3, [r4, #32]
 8005b08:	4b04      	ldr	r3, [pc, #16]	@ (8005b1c <__sinit+0x2c>)
 8005b0a:	681b      	ldr	r3, [r3, #0]
 8005b0c:	2b00      	cmp	r3, #0
 8005b0e:	d1f5      	bne.n	8005afc <__sinit+0xc>
 8005b10:	f7ff ffc4 	bl	8005a9c <global_stdio_init.part.0>
 8005b14:	e7f2      	b.n	8005afc <__sinit+0xc>
 8005b16:	bf00      	nop
 8005b18:	08005a5d 	.word	0x08005a5d
 8005b1c:	200004d0 	.word	0x200004d0

08005b20 <_fwalk_sglue>:
 8005b20:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005b24:	4607      	mov	r7, r0
 8005b26:	4688      	mov	r8, r1
 8005b28:	4614      	mov	r4, r2
 8005b2a:	2600      	movs	r6, #0
 8005b2c:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005b30:	f1b9 0901 	subs.w	r9, r9, #1
 8005b34:	d505      	bpl.n	8005b42 <_fwalk_sglue+0x22>
 8005b36:	6824      	ldr	r4, [r4, #0]
 8005b38:	2c00      	cmp	r4, #0
 8005b3a:	d1f7      	bne.n	8005b2c <_fwalk_sglue+0xc>
 8005b3c:	4630      	mov	r0, r6
 8005b3e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005b42:	89ab      	ldrh	r3, [r5, #12]
 8005b44:	2b01      	cmp	r3, #1
 8005b46:	d907      	bls.n	8005b58 <_fwalk_sglue+0x38>
 8005b48:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005b4c:	3301      	adds	r3, #1
 8005b4e:	d003      	beq.n	8005b58 <_fwalk_sglue+0x38>
 8005b50:	4629      	mov	r1, r5
 8005b52:	4638      	mov	r0, r7
 8005b54:	47c0      	blx	r8
 8005b56:	4306      	orrs	r6, r0
 8005b58:	3568      	adds	r5, #104	@ 0x68
 8005b5a:	e7e9      	b.n	8005b30 <_fwalk_sglue+0x10>

08005b5c <iprintf>:
 8005b5c:	b40f      	push	{r0, r1, r2, r3}
 8005b5e:	b507      	push	{r0, r1, r2, lr}
 8005b60:	4906      	ldr	r1, [pc, #24]	@ (8005b7c <iprintf+0x20>)
 8005b62:	ab04      	add	r3, sp, #16
 8005b64:	6808      	ldr	r0, [r1, #0]
 8005b66:	f853 2b04 	ldr.w	r2, [r3], #4
 8005b6a:	6881      	ldr	r1, [r0, #8]
 8005b6c:	9301      	str	r3, [sp, #4]
 8005b6e:	f001 fbd7 	bl	8007320 <_vfiprintf_r>
 8005b72:	b003      	add	sp, #12
 8005b74:	f85d eb04 	ldr.w	lr, [sp], #4
 8005b78:	b004      	add	sp, #16
 8005b7a:	4770      	bx	lr
 8005b7c:	20000048 	.word	0x20000048

08005b80 <__sread>:
 8005b80:	b510      	push	{r4, lr}
 8005b82:	460c      	mov	r4, r1
 8005b84:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005b88:	f000 f86c 	bl	8005c64 <_read_r>
 8005b8c:	2800      	cmp	r0, #0
 8005b8e:	bfab      	itete	ge
 8005b90:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 8005b92:	89a3      	ldrhlt	r3, [r4, #12]
 8005b94:	181b      	addge	r3, r3, r0
 8005b96:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8005b9a:	bfac      	ite	ge
 8005b9c:	6563      	strge	r3, [r4, #84]	@ 0x54
 8005b9e:	81a3      	strhlt	r3, [r4, #12]
 8005ba0:	bd10      	pop	{r4, pc}

08005ba2 <__swrite>:
 8005ba2:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005ba6:	461f      	mov	r7, r3
 8005ba8:	898b      	ldrh	r3, [r1, #12]
 8005baa:	4605      	mov	r5, r0
 8005bac:	05db      	lsls	r3, r3, #23
 8005bae:	460c      	mov	r4, r1
 8005bb0:	4616      	mov	r6, r2
 8005bb2:	d505      	bpl.n	8005bc0 <__swrite+0x1e>
 8005bb4:	2302      	movs	r3, #2
 8005bb6:	2200      	movs	r2, #0
 8005bb8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005bbc:	f000 f840 	bl	8005c40 <_lseek_r>
 8005bc0:	89a3      	ldrh	r3, [r4, #12]
 8005bc2:	4632      	mov	r2, r6
 8005bc4:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8005bc8:	81a3      	strh	r3, [r4, #12]
 8005bca:	4628      	mov	r0, r5
 8005bcc:	463b      	mov	r3, r7
 8005bce:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005bd2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005bd6:	f000 b857 	b.w	8005c88 <_write_r>

08005bda <__sseek>:
 8005bda:	b510      	push	{r4, lr}
 8005bdc:	460c      	mov	r4, r1
 8005bde:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005be2:	f000 f82d 	bl	8005c40 <_lseek_r>
 8005be6:	1c43      	adds	r3, r0, #1
 8005be8:	89a3      	ldrh	r3, [r4, #12]
 8005bea:	bf15      	itete	ne
 8005bec:	6560      	strne	r0, [r4, #84]	@ 0x54
 8005bee:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 8005bf2:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 8005bf6:	81a3      	strheq	r3, [r4, #12]
 8005bf8:	bf18      	it	ne
 8005bfa:	81a3      	strhne	r3, [r4, #12]
 8005bfc:	bd10      	pop	{r4, pc}

08005bfe <__sclose>:
 8005bfe:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c02:	f000 b80d 	b.w	8005c20 <_close_r>

08005c06 <memset>:
 8005c06:	4603      	mov	r3, r0
 8005c08:	4402      	add	r2, r0
 8005c0a:	4293      	cmp	r3, r2
 8005c0c:	d100      	bne.n	8005c10 <memset+0xa>
 8005c0e:	4770      	bx	lr
 8005c10:	f803 1b01 	strb.w	r1, [r3], #1
 8005c14:	e7f9      	b.n	8005c0a <memset+0x4>
	...

08005c18 <_localeconv_r>:
 8005c18:	4800      	ldr	r0, [pc, #0]	@ (8005c1c <_localeconv_r+0x4>)
 8005c1a:	4770      	bx	lr
 8005c1c:	20000188 	.word	0x20000188

08005c20 <_close_r>:
 8005c20:	b538      	push	{r3, r4, r5, lr}
 8005c22:	2300      	movs	r3, #0
 8005c24:	4d05      	ldr	r5, [pc, #20]	@ (8005c3c <_close_r+0x1c>)
 8005c26:	4604      	mov	r4, r0
 8005c28:	4608      	mov	r0, r1
 8005c2a:	602b      	str	r3, [r5, #0]
 8005c2c:	f7fc fa49 	bl	80020c2 <_close>
 8005c30:	1c43      	adds	r3, r0, #1
 8005c32:	d102      	bne.n	8005c3a <_close_r+0x1a>
 8005c34:	682b      	ldr	r3, [r5, #0]
 8005c36:	b103      	cbz	r3, 8005c3a <_close_r+0x1a>
 8005c38:	6023      	str	r3, [r4, #0]
 8005c3a:	bd38      	pop	{r3, r4, r5, pc}
 8005c3c:	200004d4 	.word	0x200004d4

08005c40 <_lseek_r>:
 8005c40:	b538      	push	{r3, r4, r5, lr}
 8005c42:	4604      	mov	r4, r0
 8005c44:	4608      	mov	r0, r1
 8005c46:	4611      	mov	r1, r2
 8005c48:	2200      	movs	r2, #0
 8005c4a:	4d05      	ldr	r5, [pc, #20]	@ (8005c60 <_lseek_r+0x20>)
 8005c4c:	602a      	str	r2, [r5, #0]
 8005c4e:	461a      	mov	r2, r3
 8005c50:	f7fc fa5b 	bl	800210a <_lseek>
 8005c54:	1c43      	adds	r3, r0, #1
 8005c56:	d102      	bne.n	8005c5e <_lseek_r+0x1e>
 8005c58:	682b      	ldr	r3, [r5, #0]
 8005c5a:	b103      	cbz	r3, 8005c5e <_lseek_r+0x1e>
 8005c5c:	6023      	str	r3, [r4, #0]
 8005c5e:	bd38      	pop	{r3, r4, r5, pc}
 8005c60:	200004d4 	.word	0x200004d4

08005c64 <_read_r>:
 8005c64:	b538      	push	{r3, r4, r5, lr}
 8005c66:	4604      	mov	r4, r0
 8005c68:	4608      	mov	r0, r1
 8005c6a:	4611      	mov	r1, r2
 8005c6c:	2200      	movs	r2, #0
 8005c6e:	4d05      	ldr	r5, [pc, #20]	@ (8005c84 <_read_r+0x20>)
 8005c70:	602a      	str	r2, [r5, #0]
 8005c72:	461a      	mov	r2, r3
 8005c74:	f7fc f9ec 	bl	8002050 <_read>
 8005c78:	1c43      	adds	r3, r0, #1
 8005c7a:	d102      	bne.n	8005c82 <_read_r+0x1e>
 8005c7c:	682b      	ldr	r3, [r5, #0]
 8005c7e:	b103      	cbz	r3, 8005c82 <_read_r+0x1e>
 8005c80:	6023      	str	r3, [r4, #0]
 8005c82:	bd38      	pop	{r3, r4, r5, pc}
 8005c84:	200004d4 	.word	0x200004d4

08005c88 <_write_r>:
 8005c88:	b538      	push	{r3, r4, r5, lr}
 8005c8a:	4604      	mov	r4, r0
 8005c8c:	4608      	mov	r0, r1
 8005c8e:	4611      	mov	r1, r2
 8005c90:	2200      	movs	r2, #0
 8005c92:	4d05      	ldr	r5, [pc, #20]	@ (8005ca8 <_write_r+0x20>)
 8005c94:	602a      	str	r2, [r5, #0]
 8005c96:	461a      	mov	r2, r3
 8005c98:	f7fc f9f7 	bl	800208a <_write>
 8005c9c:	1c43      	adds	r3, r0, #1
 8005c9e:	d102      	bne.n	8005ca6 <_write_r+0x1e>
 8005ca0:	682b      	ldr	r3, [r5, #0]
 8005ca2:	b103      	cbz	r3, 8005ca6 <_write_r+0x1e>
 8005ca4:	6023      	str	r3, [r4, #0]
 8005ca6:	bd38      	pop	{r3, r4, r5, pc}
 8005ca8:	200004d4 	.word	0x200004d4

08005cac <__errno>:
 8005cac:	4b01      	ldr	r3, [pc, #4]	@ (8005cb4 <__errno+0x8>)
 8005cae:	6818      	ldr	r0, [r3, #0]
 8005cb0:	4770      	bx	lr
 8005cb2:	bf00      	nop
 8005cb4:	20000048 	.word	0x20000048

08005cb8 <__libc_init_array>:
 8005cb8:	b570      	push	{r4, r5, r6, lr}
 8005cba:	2600      	movs	r6, #0
 8005cbc:	4d0c      	ldr	r5, [pc, #48]	@ (8005cf0 <__libc_init_array+0x38>)
 8005cbe:	4c0d      	ldr	r4, [pc, #52]	@ (8005cf4 <__libc_init_array+0x3c>)
 8005cc0:	1b64      	subs	r4, r4, r5
 8005cc2:	10a4      	asrs	r4, r4, #2
 8005cc4:	42a6      	cmp	r6, r4
 8005cc6:	d109      	bne.n	8005cdc <__libc_init_array+0x24>
 8005cc8:	f002 f8bc 	bl	8007e44 <_init>
 8005ccc:	2600      	movs	r6, #0
 8005cce:	4d0a      	ldr	r5, [pc, #40]	@ (8005cf8 <__libc_init_array+0x40>)
 8005cd0:	4c0a      	ldr	r4, [pc, #40]	@ (8005cfc <__libc_init_array+0x44>)
 8005cd2:	1b64      	subs	r4, r4, r5
 8005cd4:	10a4      	asrs	r4, r4, #2
 8005cd6:	42a6      	cmp	r6, r4
 8005cd8:	d105      	bne.n	8005ce6 <__libc_init_array+0x2e>
 8005cda:	bd70      	pop	{r4, r5, r6, pc}
 8005cdc:	f855 3b04 	ldr.w	r3, [r5], #4
 8005ce0:	4798      	blx	r3
 8005ce2:	3601      	adds	r6, #1
 8005ce4:	e7ee      	b.n	8005cc4 <__libc_init_array+0xc>
 8005ce6:	f855 3b04 	ldr.w	r3, [r5], #4
 8005cea:	4798      	blx	r3
 8005cec:	3601      	adds	r6, #1
 8005cee:	e7f2      	b.n	8005cd6 <__libc_init_array+0x1e>
 8005cf0:	0800825c 	.word	0x0800825c
 8005cf4:	0800825c 	.word	0x0800825c
 8005cf8:	0800825c 	.word	0x0800825c
 8005cfc:	08008260 	.word	0x08008260

08005d00 <__retarget_lock_init_recursive>:
 8005d00:	4770      	bx	lr

08005d02 <__retarget_lock_acquire_recursive>:
 8005d02:	4770      	bx	lr

08005d04 <__retarget_lock_release_recursive>:
 8005d04:	4770      	bx	lr

08005d06 <memchr>:
 8005d06:	4603      	mov	r3, r0
 8005d08:	b510      	push	{r4, lr}
 8005d0a:	b2c9      	uxtb	r1, r1
 8005d0c:	4402      	add	r2, r0
 8005d0e:	4293      	cmp	r3, r2
 8005d10:	4618      	mov	r0, r3
 8005d12:	d101      	bne.n	8005d18 <memchr+0x12>
 8005d14:	2000      	movs	r0, #0
 8005d16:	e003      	b.n	8005d20 <memchr+0x1a>
 8005d18:	7804      	ldrb	r4, [r0, #0]
 8005d1a:	3301      	adds	r3, #1
 8005d1c:	428c      	cmp	r4, r1
 8005d1e:	d1f6      	bne.n	8005d0e <memchr+0x8>
 8005d20:	bd10      	pop	{r4, pc}

08005d22 <quorem>:
 8005d22:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005d26:	6903      	ldr	r3, [r0, #16]
 8005d28:	690c      	ldr	r4, [r1, #16]
 8005d2a:	4607      	mov	r7, r0
 8005d2c:	42a3      	cmp	r3, r4
 8005d2e:	db7e      	blt.n	8005e2e <quorem+0x10c>
 8005d30:	3c01      	subs	r4, #1
 8005d32:	00a3      	lsls	r3, r4, #2
 8005d34:	f100 0514 	add.w	r5, r0, #20
 8005d38:	f101 0814 	add.w	r8, r1, #20
 8005d3c:	9300      	str	r3, [sp, #0]
 8005d3e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005d42:	9301      	str	r3, [sp, #4]
 8005d44:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8005d48:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005d4c:	3301      	adds	r3, #1
 8005d4e:	429a      	cmp	r2, r3
 8005d50:	fbb2 f6f3 	udiv	r6, r2, r3
 8005d54:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8005d58:	d32e      	bcc.n	8005db8 <quorem+0x96>
 8005d5a:	f04f 0a00 	mov.w	sl, #0
 8005d5e:	46c4      	mov	ip, r8
 8005d60:	46ae      	mov	lr, r5
 8005d62:	46d3      	mov	fp, sl
 8005d64:	f85c 3b04 	ldr.w	r3, [ip], #4
 8005d68:	b298      	uxth	r0, r3
 8005d6a:	fb06 a000 	mla	r0, r6, r0, sl
 8005d6e:	0c1b      	lsrs	r3, r3, #16
 8005d70:	0c02      	lsrs	r2, r0, #16
 8005d72:	fb06 2303 	mla	r3, r6, r3, r2
 8005d76:	f8de 2000 	ldr.w	r2, [lr]
 8005d7a:	b280      	uxth	r0, r0
 8005d7c:	b292      	uxth	r2, r2
 8005d7e:	1a12      	subs	r2, r2, r0
 8005d80:	445a      	add	r2, fp
 8005d82:	f8de 0000 	ldr.w	r0, [lr]
 8005d86:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8005d8a:	b29b      	uxth	r3, r3
 8005d8c:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 8005d90:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 8005d94:	b292      	uxth	r2, r2
 8005d96:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8005d9a:	45e1      	cmp	r9, ip
 8005d9c:	ea4f 4b23 	mov.w	fp, r3, asr #16
 8005da0:	f84e 2b04 	str.w	r2, [lr], #4
 8005da4:	d2de      	bcs.n	8005d64 <quorem+0x42>
 8005da6:	9b00      	ldr	r3, [sp, #0]
 8005da8:	58eb      	ldr	r3, [r5, r3]
 8005daa:	b92b      	cbnz	r3, 8005db8 <quorem+0x96>
 8005dac:	9b01      	ldr	r3, [sp, #4]
 8005dae:	3b04      	subs	r3, #4
 8005db0:	429d      	cmp	r5, r3
 8005db2:	461a      	mov	r2, r3
 8005db4:	d32f      	bcc.n	8005e16 <quorem+0xf4>
 8005db6:	613c      	str	r4, [r7, #16]
 8005db8:	4638      	mov	r0, r7
 8005dba:	f001 f981 	bl	80070c0 <__mcmp>
 8005dbe:	2800      	cmp	r0, #0
 8005dc0:	db25      	blt.n	8005e0e <quorem+0xec>
 8005dc2:	4629      	mov	r1, r5
 8005dc4:	2000      	movs	r0, #0
 8005dc6:	f858 2b04 	ldr.w	r2, [r8], #4
 8005dca:	f8d1 c000 	ldr.w	ip, [r1]
 8005dce:	fa1f fe82 	uxth.w	lr, r2
 8005dd2:	fa1f f38c 	uxth.w	r3, ip
 8005dd6:	eba3 030e 	sub.w	r3, r3, lr
 8005dda:	4403      	add	r3, r0
 8005ddc:	0c12      	lsrs	r2, r2, #16
 8005dde:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 8005de2:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 8005de6:	b29b      	uxth	r3, r3
 8005de8:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8005dec:	45c1      	cmp	r9, r8
 8005dee:	ea4f 4022 	mov.w	r0, r2, asr #16
 8005df2:	f841 3b04 	str.w	r3, [r1], #4
 8005df6:	d2e6      	bcs.n	8005dc6 <quorem+0xa4>
 8005df8:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8005dfc:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8005e00:	b922      	cbnz	r2, 8005e0c <quorem+0xea>
 8005e02:	3b04      	subs	r3, #4
 8005e04:	429d      	cmp	r5, r3
 8005e06:	461a      	mov	r2, r3
 8005e08:	d30b      	bcc.n	8005e22 <quorem+0x100>
 8005e0a:	613c      	str	r4, [r7, #16]
 8005e0c:	3601      	adds	r6, #1
 8005e0e:	4630      	mov	r0, r6
 8005e10:	b003      	add	sp, #12
 8005e12:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005e16:	6812      	ldr	r2, [r2, #0]
 8005e18:	3b04      	subs	r3, #4
 8005e1a:	2a00      	cmp	r2, #0
 8005e1c:	d1cb      	bne.n	8005db6 <quorem+0x94>
 8005e1e:	3c01      	subs	r4, #1
 8005e20:	e7c6      	b.n	8005db0 <quorem+0x8e>
 8005e22:	6812      	ldr	r2, [r2, #0]
 8005e24:	3b04      	subs	r3, #4
 8005e26:	2a00      	cmp	r2, #0
 8005e28:	d1ef      	bne.n	8005e0a <quorem+0xe8>
 8005e2a:	3c01      	subs	r4, #1
 8005e2c:	e7ea      	b.n	8005e04 <quorem+0xe2>
 8005e2e:	2000      	movs	r0, #0
 8005e30:	e7ee      	b.n	8005e10 <quorem+0xee>
 8005e32:	0000      	movs	r0, r0
 8005e34:	0000      	movs	r0, r0
	...

08005e38 <_dtoa_r>:
 8005e38:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005e3c:	4614      	mov	r4, r2
 8005e3e:	461d      	mov	r5, r3
 8005e40:	69c7      	ldr	r7, [r0, #28]
 8005e42:	b097      	sub	sp, #92	@ 0x5c
 8005e44:	4681      	mov	r9, r0
 8005e46:	e9cd 4506 	strd	r4, r5, [sp, #24]
 8005e4a:	9e23      	ldr	r6, [sp, #140]	@ 0x8c
 8005e4c:	b97f      	cbnz	r7, 8005e6e <_dtoa_r+0x36>
 8005e4e:	2010      	movs	r0, #16
 8005e50:	f000 fe0e 	bl	8006a70 <malloc>
 8005e54:	4602      	mov	r2, r0
 8005e56:	f8c9 001c 	str.w	r0, [r9, #28]
 8005e5a:	b920      	cbnz	r0, 8005e66 <_dtoa_r+0x2e>
 8005e5c:	21ef      	movs	r1, #239	@ 0xef
 8005e5e:	4bac      	ldr	r3, [pc, #688]	@ (8006110 <_dtoa_r+0x2d8>)
 8005e60:	48ac      	ldr	r0, [pc, #688]	@ (8006114 <_dtoa_r+0x2dc>)
 8005e62:	f001 fccf 	bl	8007804 <__assert_func>
 8005e66:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8005e6a:	6007      	str	r7, [r0, #0]
 8005e6c:	60c7      	str	r7, [r0, #12]
 8005e6e:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005e72:	6819      	ldr	r1, [r3, #0]
 8005e74:	b159      	cbz	r1, 8005e8e <_dtoa_r+0x56>
 8005e76:	685a      	ldr	r2, [r3, #4]
 8005e78:	2301      	movs	r3, #1
 8005e7a:	4093      	lsls	r3, r2
 8005e7c:	604a      	str	r2, [r1, #4]
 8005e7e:	608b      	str	r3, [r1, #8]
 8005e80:	4648      	mov	r0, r9
 8005e82:	f000 feeb 	bl	8006c5c <_Bfree>
 8005e86:	2200      	movs	r2, #0
 8005e88:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8005e8c:	601a      	str	r2, [r3, #0]
 8005e8e:	1e2b      	subs	r3, r5, #0
 8005e90:	bfaf      	iteee	ge
 8005e92:	2300      	movge	r3, #0
 8005e94:	2201      	movlt	r2, #1
 8005e96:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 8005e9a:	9307      	strlt	r3, [sp, #28]
 8005e9c:	bfa8      	it	ge
 8005e9e:	6033      	strge	r3, [r6, #0]
 8005ea0:	f8dd 801c 	ldr.w	r8, [sp, #28]
 8005ea4:	4b9c      	ldr	r3, [pc, #624]	@ (8006118 <_dtoa_r+0x2e0>)
 8005ea6:	bfb8      	it	lt
 8005ea8:	6032      	strlt	r2, [r6, #0]
 8005eaa:	ea33 0308 	bics.w	r3, r3, r8
 8005eae:	d112      	bne.n	8005ed6 <_dtoa_r+0x9e>
 8005eb0:	f242 730f 	movw	r3, #9999	@ 0x270f
 8005eb4:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8005eb6:	6013      	str	r3, [r2, #0]
 8005eb8:	f3c8 0313 	ubfx	r3, r8, #0, #20
 8005ebc:	4323      	orrs	r3, r4
 8005ebe:	f000 855e 	beq.w	800697e <_dtoa_r+0xb46>
 8005ec2:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005ec4:	f8df a254 	ldr.w	sl, [pc, #596]	@ 800611c <_dtoa_r+0x2e4>
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	f000 8560 	beq.w	800698e <_dtoa_r+0xb56>
 8005ece:	f10a 0303 	add.w	r3, sl, #3
 8005ed2:	f000 bd5a 	b.w	800698a <_dtoa_r+0xb52>
 8005ed6:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8005eda:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 8005ede:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005ee2:	2200      	movs	r2, #0
 8005ee4:	2300      	movs	r3, #0
 8005ee6:	f7fa fd5f 	bl	80009a8 <__aeabi_dcmpeq>
 8005eea:	4607      	mov	r7, r0
 8005eec:	b158      	cbz	r0, 8005f06 <_dtoa_r+0xce>
 8005eee:	2301      	movs	r3, #1
 8005ef0:	9a22      	ldr	r2, [sp, #136]	@ 0x88
 8005ef2:	6013      	str	r3, [r2, #0]
 8005ef4:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8005ef6:	b113      	cbz	r3, 8005efe <_dtoa_r+0xc6>
 8005ef8:	4b89      	ldr	r3, [pc, #548]	@ (8006120 <_dtoa_r+0x2e8>)
 8005efa:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 8005efc:	6013      	str	r3, [r2, #0]
 8005efe:	f8df a224 	ldr.w	sl, [pc, #548]	@ 8006124 <_dtoa_r+0x2ec>
 8005f02:	f000 bd44 	b.w	800698e <_dtoa_r+0xb56>
 8005f06:	ab14      	add	r3, sp, #80	@ 0x50
 8005f08:	9301      	str	r3, [sp, #4]
 8005f0a:	ab15      	add	r3, sp, #84	@ 0x54
 8005f0c:	9300      	str	r3, [sp, #0]
 8005f0e:	4648      	mov	r0, r9
 8005f10:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 8005f14:	f001 f984 	bl	8007220 <__d2b>
 8005f18:	f3c8 560a 	ubfx	r6, r8, #20, #11
 8005f1c:	9003      	str	r0, [sp, #12]
 8005f1e:	2e00      	cmp	r6, #0
 8005f20:	d078      	beq.n	8006014 <_dtoa_r+0x1dc>
 8005f22:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005f26:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8005f28:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8005f2c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8005f30:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8005f34:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 8005f38:	9712      	str	r7, [sp, #72]	@ 0x48
 8005f3a:	4619      	mov	r1, r3
 8005f3c:	2200      	movs	r2, #0
 8005f3e:	4b7a      	ldr	r3, [pc, #488]	@ (8006128 <_dtoa_r+0x2f0>)
 8005f40:	f7fa f912 	bl	8000168 <__aeabi_dsub>
 8005f44:	a36c      	add	r3, pc, #432	@ (adr r3, 80060f8 <_dtoa_r+0x2c0>)
 8005f46:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f4a:	f7fa fac5 	bl	80004d8 <__aeabi_dmul>
 8005f4e:	a36c      	add	r3, pc, #432	@ (adr r3, 8006100 <_dtoa_r+0x2c8>)
 8005f50:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f54:	f7fa f90a 	bl	800016c <__adddf3>
 8005f58:	4604      	mov	r4, r0
 8005f5a:	4630      	mov	r0, r6
 8005f5c:	460d      	mov	r5, r1
 8005f5e:	f7fa fa51 	bl	8000404 <__aeabi_i2d>
 8005f62:	a369      	add	r3, pc, #420	@ (adr r3, 8006108 <_dtoa_r+0x2d0>)
 8005f64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005f68:	f7fa fab6 	bl	80004d8 <__aeabi_dmul>
 8005f6c:	4602      	mov	r2, r0
 8005f6e:	460b      	mov	r3, r1
 8005f70:	4620      	mov	r0, r4
 8005f72:	4629      	mov	r1, r5
 8005f74:	f7fa f8fa 	bl	800016c <__adddf3>
 8005f78:	4604      	mov	r4, r0
 8005f7a:	460d      	mov	r5, r1
 8005f7c:	f7fa fd5c 	bl	8000a38 <__aeabi_d2iz>
 8005f80:	2200      	movs	r2, #0
 8005f82:	4607      	mov	r7, r0
 8005f84:	2300      	movs	r3, #0
 8005f86:	4620      	mov	r0, r4
 8005f88:	4629      	mov	r1, r5
 8005f8a:	f7fa fd17 	bl	80009bc <__aeabi_dcmplt>
 8005f8e:	b140      	cbz	r0, 8005fa2 <_dtoa_r+0x16a>
 8005f90:	4638      	mov	r0, r7
 8005f92:	f7fa fa37 	bl	8000404 <__aeabi_i2d>
 8005f96:	4622      	mov	r2, r4
 8005f98:	462b      	mov	r3, r5
 8005f9a:	f7fa fd05 	bl	80009a8 <__aeabi_dcmpeq>
 8005f9e:	b900      	cbnz	r0, 8005fa2 <_dtoa_r+0x16a>
 8005fa0:	3f01      	subs	r7, #1
 8005fa2:	2f16      	cmp	r7, #22
 8005fa4:	d854      	bhi.n	8006050 <_dtoa_r+0x218>
 8005fa6:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8005faa:	4b60      	ldr	r3, [pc, #384]	@ (800612c <_dtoa_r+0x2f4>)
 8005fac:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8005fb0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005fb4:	f7fa fd02 	bl	80009bc <__aeabi_dcmplt>
 8005fb8:	2800      	cmp	r0, #0
 8005fba:	d04b      	beq.n	8006054 <_dtoa_r+0x21c>
 8005fbc:	2300      	movs	r3, #0
 8005fbe:	3f01      	subs	r7, #1
 8005fc0:	930f      	str	r3, [sp, #60]	@ 0x3c
 8005fc2:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8005fc4:	1b9b      	subs	r3, r3, r6
 8005fc6:	1e5a      	subs	r2, r3, #1
 8005fc8:	bf49      	itett	mi
 8005fca:	f1c3 0301 	rsbmi	r3, r3, #1
 8005fce:	2300      	movpl	r3, #0
 8005fd0:	9304      	strmi	r3, [sp, #16]
 8005fd2:	2300      	movmi	r3, #0
 8005fd4:	9209      	str	r2, [sp, #36]	@ 0x24
 8005fd6:	bf54      	ite	pl
 8005fd8:	9304      	strpl	r3, [sp, #16]
 8005fda:	9309      	strmi	r3, [sp, #36]	@ 0x24
 8005fdc:	2f00      	cmp	r7, #0
 8005fde:	db3b      	blt.n	8006058 <_dtoa_r+0x220>
 8005fe0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8005fe2:	970e      	str	r7, [sp, #56]	@ 0x38
 8005fe4:	443b      	add	r3, r7
 8005fe6:	9309      	str	r3, [sp, #36]	@ 0x24
 8005fe8:	2300      	movs	r3, #0
 8005fea:	930a      	str	r3, [sp, #40]	@ 0x28
 8005fec:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005fee:	2b09      	cmp	r3, #9
 8005ff0:	d865      	bhi.n	80060be <_dtoa_r+0x286>
 8005ff2:	2b05      	cmp	r3, #5
 8005ff4:	bfc4      	itt	gt
 8005ff6:	3b04      	subgt	r3, #4
 8005ff8:	9320      	strgt	r3, [sp, #128]	@ 0x80
 8005ffa:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8005ffc:	bfc8      	it	gt
 8005ffe:	2400      	movgt	r4, #0
 8006000:	f1a3 0302 	sub.w	r3, r3, #2
 8006004:	bfd8      	it	le
 8006006:	2401      	movle	r4, #1
 8006008:	2b03      	cmp	r3, #3
 800600a:	d864      	bhi.n	80060d6 <_dtoa_r+0x29e>
 800600c:	e8df f003 	tbb	[pc, r3]
 8006010:	2c385553 	.word	0x2c385553
 8006014:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8006018:	441e      	add	r6, r3
 800601a:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800601e:	2b20      	cmp	r3, #32
 8006020:	bfc1      	itttt	gt
 8006022:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8006026:	fa08 f803 	lslgt.w	r8, r8, r3
 800602a:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800602e:	fa24 f303 	lsrgt.w	r3, r4, r3
 8006032:	bfd6      	itet	le
 8006034:	f1c3 0320 	rsble	r3, r3, #32
 8006038:	ea48 0003 	orrgt.w	r0, r8, r3
 800603c:	fa04 f003 	lslle.w	r0, r4, r3
 8006040:	f7fa f9d0 	bl	80003e4 <__aeabi_ui2d>
 8006044:	2201      	movs	r2, #1
 8006046:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800604a:	3e01      	subs	r6, #1
 800604c:	9212      	str	r2, [sp, #72]	@ 0x48
 800604e:	e774      	b.n	8005f3a <_dtoa_r+0x102>
 8006050:	2301      	movs	r3, #1
 8006052:	e7b5      	b.n	8005fc0 <_dtoa_r+0x188>
 8006054:	900f      	str	r0, [sp, #60]	@ 0x3c
 8006056:	e7b4      	b.n	8005fc2 <_dtoa_r+0x18a>
 8006058:	9b04      	ldr	r3, [sp, #16]
 800605a:	1bdb      	subs	r3, r3, r7
 800605c:	9304      	str	r3, [sp, #16]
 800605e:	427b      	negs	r3, r7
 8006060:	930a      	str	r3, [sp, #40]	@ 0x28
 8006062:	2300      	movs	r3, #0
 8006064:	930e      	str	r3, [sp, #56]	@ 0x38
 8006066:	e7c1      	b.n	8005fec <_dtoa_r+0x1b4>
 8006068:	2301      	movs	r3, #1
 800606a:	930b      	str	r3, [sp, #44]	@ 0x2c
 800606c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800606e:	eb07 0b03 	add.w	fp, r7, r3
 8006072:	f10b 0301 	add.w	r3, fp, #1
 8006076:	2b01      	cmp	r3, #1
 8006078:	9308      	str	r3, [sp, #32]
 800607a:	bfb8      	it	lt
 800607c:	2301      	movlt	r3, #1
 800607e:	e006      	b.n	800608e <_dtoa_r+0x256>
 8006080:	2301      	movs	r3, #1
 8006082:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006084:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8006086:	2b00      	cmp	r3, #0
 8006088:	dd28      	ble.n	80060dc <_dtoa_r+0x2a4>
 800608a:	469b      	mov	fp, r3
 800608c:	9308      	str	r3, [sp, #32]
 800608e:	2100      	movs	r1, #0
 8006090:	2204      	movs	r2, #4
 8006092:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8006096:	f102 0514 	add.w	r5, r2, #20
 800609a:	429d      	cmp	r5, r3
 800609c:	d926      	bls.n	80060ec <_dtoa_r+0x2b4>
 800609e:	6041      	str	r1, [r0, #4]
 80060a0:	4648      	mov	r0, r9
 80060a2:	f000 fd9b 	bl	8006bdc <_Balloc>
 80060a6:	4682      	mov	sl, r0
 80060a8:	2800      	cmp	r0, #0
 80060aa:	d143      	bne.n	8006134 <_dtoa_r+0x2fc>
 80060ac:	4602      	mov	r2, r0
 80060ae:	f240 11af 	movw	r1, #431	@ 0x1af
 80060b2:	4b1f      	ldr	r3, [pc, #124]	@ (8006130 <_dtoa_r+0x2f8>)
 80060b4:	e6d4      	b.n	8005e60 <_dtoa_r+0x28>
 80060b6:	2300      	movs	r3, #0
 80060b8:	e7e3      	b.n	8006082 <_dtoa_r+0x24a>
 80060ba:	2300      	movs	r3, #0
 80060bc:	e7d5      	b.n	800606a <_dtoa_r+0x232>
 80060be:	2401      	movs	r4, #1
 80060c0:	2300      	movs	r3, #0
 80060c2:	940b      	str	r4, [sp, #44]	@ 0x2c
 80060c4:	9320      	str	r3, [sp, #128]	@ 0x80
 80060c6:	f04f 3bff 	mov.w	fp, #4294967295
 80060ca:	2200      	movs	r2, #0
 80060cc:	2312      	movs	r3, #18
 80060ce:	f8cd b020 	str.w	fp, [sp, #32]
 80060d2:	9221      	str	r2, [sp, #132]	@ 0x84
 80060d4:	e7db      	b.n	800608e <_dtoa_r+0x256>
 80060d6:	2301      	movs	r3, #1
 80060d8:	930b      	str	r3, [sp, #44]	@ 0x2c
 80060da:	e7f4      	b.n	80060c6 <_dtoa_r+0x28e>
 80060dc:	f04f 0b01 	mov.w	fp, #1
 80060e0:	465b      	mov	r3, fp
 80060e2:	f8cd b020 	str.w	fp, [sp, #32]
 80060e6:	f8cd b084 	str.w	fp, [sp, #132]	@ 0x84
 80060ea:	e7d0      	b.n	800608e <_dtoa_r+0x256>
 80060ec:	3101      	adds	r1, #1
 80060ee:	0052      	lsls	r2, r2, #1
 80060f0:	e7d1      	b.n	8006096 <_dtoa_r+0x25e>
 80060f2:	bf00      	nop
 80060f4:	f3af 8000 	nop.w
 80060f8:	636f4361 	.word	0x636f4361
 80060fc:	3fd287a7 	.word	0x3fd287a7
 8006100:	8b60c8b3 	.word	0x8b60c8b3
 8006104:	3fc68a28 	.word	0x3fc68a28
 8006108:	509f79fb 	.word	0x509f79fb
 800610c:	3fd34413 	.word	0x3fd34413
 8006110:	08007f23 	.word	0x08007f23
 8006114:	08007f3a 	.word	0x08007f3a
 8006118:	7ff00000 	.word	0x7ff00000
 800611c:	08007f1f 	.word	0x08007f1f
 8006120:	08007ef3 	.word	0x08007ef3
 8006124:	08007ef2 	.word	0x08007ef2
 8006128:	3ff80000 	.word	0x3ff80000
 800612c:	08008088 	.word	0x08008088
 8006130:	08007f92 	.word	0x08007f92
 8006134:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8006138:	6018      	str	r0, [r3, #0]
 800613a:	9b08      	ldr	r3, [sp, #32]
 800613c:	2b0e      	cmp	r3, #14
 800613e:	f200 80a1 	bhi.w	8006284 <_dtoa_r+0x44c>
 8006142:	2c00      	cmp	r4, #0
 8006144:	f000 809e 	beq.w	8006284 <_dtoa_r+0x44c>
 8006148:	2f00      	cmp	r7, #0
 800614a:	dd33      	ble.n	80061b4 <_dtoa_r+0x37c>
 800614c:	4b9c      	ldr	r3, [pc, #624]	@ (80063c0 <_dtoa_r+0x588>)
 800614e:	f007 020f 	and.w	r2, r7, #15
 8006152:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006156:	05f8      	lsls	r0, r7, #23
 8006158:	e9d3 3400 	ldrd	r3, r4, [r3]
 800615c:	e9cd 3410 	strd	r3, r4, [sp, #64]	@ 0x40
 8006160:	ea4f 1427 	mov.w	r4, r7, asr #4
 8006164:	d516      	bpl.n	8006194 <_dtoa_r+0x35c>
 8006166:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800616a:	4b96      	ldr	r3, [pc, #600]	@ (80063c4 <_dtoa_r+0x58c>)
 800616c:	2603      	movs	r6, #3
 800616e:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006172:	f7fa fadb 	bl	800072c <__aeabi_ddiv>
 8006176:	e9cd 0106 	strd	r0, r1, [sp, #24]
 800617a:	f004 040f 	and.w	r4, r4, #15
 800617e:	4d91      	ldr	r5, [pc, #580]	@ (80063c4 <_dtoa_r+0x58c>)
 8006180:	b954      	cbnz	r4, 8006198 <_dtoa_r+0x360>
 8006182:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006186:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800618a:	f7fa facf 	bl	800072c <__aeabi_ddiv>
 800618e:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006192:	e028      	b.n	80061e6 <_dtoa_r+0x3ae>
 8006194:	2602      	movs	r6, #2
 8006196:	e7f2      	b.n	800617e <_dtoa_r+0x346>
 8006198:	07e1      	lsls	r1, r4, #31
 800619a:	d508      	bpl.n	80061ae <_dtoa_r+0x376>
 800619c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80061a0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80061a4:	f7fa f998 	bl	80004d8 <__aeabi_dmul>
 80061a8:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80061ac:	3601      	adds	r6, #1
 80061ae:	1064      	asrs	r4, r4, #1
 80061b0:	3508      	adds	r5, #8
 80061b2:	e7e5      	b.n	8006180 <_dtoa_r+0x348>
 80061b4:	f000 80af 	beq.w	8006316 <_dtoa_r+0x4de>
 80061b8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80061bc:	427c      	negs	r4, r7
 80061be:	4b80      	ldr	r3, [pc, #512]	@ (80063c0 <_dtoa_r+0x588>)
 80061c0:	f004 020f 	and.w	r2, r4, #15
 80061c4:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80061c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80061cc:	f7fa f984 	bl	80004d8 <__aeabi_dmul>
 80061d0:	2602      	movs	r6, #2
 80061d2:	2300      	movs	r3, #0
 80061d4:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80061d8:	4d7a      	ldr	r5, [pc, #488]	@ (80063c4 <_dtoa_r+0x58c>)
 80061da:	1124      	asrs	r4, r4, #4
 80061dc:	2c00      	cmp	r4, #0
 80061de:	f040 808f 	bne.w	8006300 <_dtoa_r+0x4c8>
 80061e2:	2b00      	cmp	r3, #0
 80061e4:	d1d3      	bne.n	800618e <_dtoa_r+0x356>
 80061e6:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 80061ea:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80061ec:	2b00      	cmp	r3, #0
 80061ee:	f000 8094 	beq.w	800631a <_dtoa_r+0x4e2>
 80061f2:	2200      	movs	r2, #0
 80061f4:	4620      	mov	r0, r4
 80061f6:	4629      	mov	r1, r5
 80061f8:	4b73      	ldr	r3, [pc, #460]	@ (80063c8 <_dtoa_r+0x590>)
 80061fa:	f7fa fbdf 	bl	80009bc <__aeabi_dcmplt>
 80061fe:	2800      	cmp	r0, #0
 8006200:	f000 808b 	beq.w	800631a <_dtoa_r+0x4e2>
 8006204:	9b08      	ldr	r3, [sp, #32]
 8006206:	2b00      	cmp	r3, #0
 8006208:	f000 8087 	beq.w	800631a <_dtoa_r+0x4e2>
 800620c:	f1bb 0f00 	cmp.w	fp, #0
 8006210:	dd34      	ble.n	800627c <_dtoa_r+0x444>
 8006212:	4620      	mov	r0, r4
 8006214:	2200      	movs	r2, #0
 8006216:	4629      	mov	r1, r5
 8006218:	4b6c      	ldr	r3, [pc, #432]	@ (80063cc <_dtoa_r+0x594>)
 800621a:	f7fa f95d 	bl	80004d8 <__aeabi_dmul>
 800621e:	465c      	mov	r4, fp
 8006220:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006224:	f107 38ff 	add.w	r8, r7, #4294967295
 8006228:	3601      	adds	r6, #1
 800622a:	4630      	mov	r0, r6
 800622c:	f7fa f8ea 	bl	8000404 <__aeabi_i2d>
 8006230:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006234:	f7fa f950 	bl	80004d8 <__aeabi_dmul>
 8006238:	2200      	movs	r2, #0
 800623a:	4b65      	ldr	r3, [pc, #404]	@ (80063d0 <_dtoa_r+0x598>)
 800623c:	f7f9 ff96 	bl	800016c <__adddf3>
 8006240:	4605      	mov	r5, r0
 8006242:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8006246:	2c00      	cmp	r4, #0
 8006248:	d16a      	bne.n	8006320 <_dtoa_r+0x4e8>
 800624a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800624e:	2200      	movs	r2, #0
 8006250:	4b60      	ldr	r3, [pc, #384]	@ (80063d4 <_dtoa_r+0x59c>)
 8006252:	f7f9 ff89 	bl	8000168 <__aeabi_dsub>
 8006256:	4602      	mov	r2, r0
 8006258:	460b      	mov	r3, r1
 800625a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800625e:	462a      	mov	r2, r5
 8006260:	4633      	mov	r3, r6
 8006262:	f7fa fbc9 	bl	80009f8 <__aeabi_dcmpgt>
 8006266:	2800      	cmp	r0, #0
 8006268:	f040 8298 	bne.w	800679c <_dtoa_r+0x964>
 800626c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006270:	462a      	mov	r2, r5
 8006272:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8006276:	f7fa fba1 	bl	80009bc <__aeabi_dcmplt>
 800627a:	bb38      	cbnz	r0, 80062cc <_dtoa_r+0x494>
 800627c:	e9dd 340c 	ldrd	r3, r4, [sp, #48]	@ 0x30
 8006280:	e9cd 3406 	strd	r3, r4, [sp, #24]
 8006284:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8006286:	2b00      	cmp	r3, #0
 8006288:	f2c0 8157 	blt.w	800653a <_dtoa_r+0x702>
 800628c:	2f0e      	cmp	r7, #14
 800628e:	f300 8154 	bgt.w	800653a <_dtoa_r+0x702>
 8006292:	4b4b      	ldr	r3, [pc, #300]	@ (80063c0 <_dtoa_r+0x588>)
 8006294:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8006298:	e9d3 3400 	ldrd	r3, r4, [r3]
 800629c:	e9cd 3404 	strd	r3, r4, [sp, #16]
 80062a0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80062a2:	2b00      	cmp	r3, #0
 80062a4:	f280 80e5 	bge.w	8006472 <_dtoa_r+0x63a>
 80062a8:	9b08      	ldr	r3, [sp, #32]
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	f300 80e1 	bgt.w	8006472 <_dtoa_r+0x63a>
 80062b0:	d10c      	bne.n	80062cc <_dtoa_r+0x494>
 80062b2:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80062b6:	2200      	movs	r2, #0
 80062b8:	4b46      	ldr	r3, [pc, #280]	@ (80063d4 <_dtoa_r+0x59c>)
 80062ba:	f7fa f90d 	bl	80004d8 <__aeabi_dmul>
 80062be:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80062c2:	f7fa fb8f 	bl	80009e4 <__aeabi_dcmpge>
 80062c6:	2800      	cmp	r0, #0
 80062c8:	f000 8266 	beq.w	8006798 <_dtoa_r+0x960>
 80062cc:	2400      	movs	r4, #0
 80062ce:	4625      	mov	r5, r4
 80062d0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80062d2:	4656      	mov	r6, sl
 80062d4:	ea6f 0803 	mvn.w	r8, r3
 80062d8:	2700      	movs	r7, #0
 80062da:	4621      	mov	r1, r4
 80062dc:	4648      	mov	r0, r9
 80062de:	f000 fcbd 	bl	8006c5c <_Bfree>
 80062e2:	2d00      	cmp	r5, #0
 80062e4:	f000 80bd 	beq.w	8006462 <_dtoa_r+0x62a>
 80062e8:	b12f      	cbz	r7, 80062f6 <_dtoa_r+0x4be>
 80062ea:	42af      	cmp	r7, r5
 80062ec:	d003      	beq.n	80062f6 <_dtoa_r+0x4be>
 80062ee:	4639      	mov	r1, r7
 80062f0:	4648      	mov	r0, r9
 80062f2:	f000 fcb3 	bl	8006c5c <_Bfree>
 80062f6:	4629      	mov	r1, r5
 80062f8:	4648      	mov	r0, r9
 80062fa:	f000 fcaf 	bl	8006c5c <_Bfree>
 80062fe:	e0b0      	b.n	8006462 <_dtoa_r+0x62a>
 8006300:	07e2      	lsls	r2, r4, #31
 8006302:	d505      	bpl.n	8006310 <_dtoa_r+0x4d8>
 8006304:	e9d5 2300 	ldrd	r2, r3, [r5]
 8006308:	f7fa f8e6 	bl	80004d8 <__aeabi_dmul>
 800630c:	2301      	movs	r3, #1
 800630e:	3601      	adds	r6, #1
 8006310:	1064      	asrs	r4, r4, #1
 8006312:	3508      	adds	r5, #8
 8006314:	e762      	b.n	80061dc <_dtoa_r+0x3a4>
 8006316:	2602      	movs	r6, #2
 8006318:	e765      	b.n	80061e6 <_dtoa_r+0x3ae>
 800631a:	46b8      	mov	r8, r7
 800631c:	9c08      	ldr	r4, [sp, #32]
 800631e:	e784      	b.n	800622a <_dtoa_r+0x3f2>
 8006320:	4b27      	ldr	r3, [pc, #156]	@ (80063c0 <_dtoa_r+0x588>)
 8006322:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8006324:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8006328:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800632c:	4454      	add	r4, sl
 800632e:	2900      	cmp	r1, #0
 8006330:	d054      	beq.n	80063dc <_dtoa_r+0x5a4>
 8006332:	2000      	movs	r0, #0
 8006334:	4928      	ldr	r1, [pc, #160]	@ (80063d8 <_dtoa_r+0x5a0>)
 8006336:	f7fa f9f9 	bl	800072c <__aeabi_ddiv>
 800633a:	4633      	mov	r3, r6
 800633c:	462a      	mov	r2, r5
 800633e:	f7f9 ff13 	bl	8000168 <__aeabi_dsub>
 8006342:	4656      	mov	r6, sl
 8006344:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 8006348:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800634c:	f7fa fb74 	bl	8000a38 <__aeabi_d2iz>
 8006350:	4605      	mov	r5, r0
 8006352:	f7fa f857 	bl	8000404 <__aeabi_i2d>
 8006356:	4602      	mov	r2, r0
 8006358:	460b      	mov	r3, r1
 800635a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800635e:	f7f9 ff03 	bl	8000168 <__aeabi_dsub>
 8006362:	4602      	mov	r2, r0
 8006364:	460b      	mov	r3, r1
 8006366:	3530      	adds	r5, #48	@ 0x30
 8006368:	e9cd 2306 	strd	r2, r3, [sp, #24]
 800636c:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 8006370:	f806 5b01 	strb.w	r5, [r6], #1
 8006374:	f7fa fb22 	bl	80009bc <__aeabi_dcmplt>
 8006378:	2800      	cmp	r0, #0
 800637a:	d172      	bne.n	8006462 <_dtoa_r+0x62a>
 800637c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8006380:	2000      	movs	r0, #0
 8006382:	4911      	ldr	r1, [pc, #68]	@ (80063c8 <_dtoa_r+0x590>)
 8006384:	f7f9 fef0 	bl	8000168 <__aeabi_dsub>
 8006388:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800638c:	f7fa fb16 	bl	80009bc <__aeabi_dcmplt>
 8006390:	2800      	cmp	r0, #0
 8006392:	f040 80b4 	bne.w	80064fe <_dtoa_r+0x6c6>
 8006396:	42a6      	cmp	r6, r4
 8006398:	f43f af70 	beq.w	800627c <_dtoa_r+0x444>
 800639c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 80063a0:	2200      	movs	r2, #0
 80063a2:	4b0a      	ldr	r3, [pc, #40]	@ (80063cc <_dtoa_r+0x594>)
 80063a4:	f7fa f898 	bl	80004d8 <__aeabi_dmul>
 80063a8:	2200      	movs	r2, #0
 80063aa:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80063ae:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80063b2:	4b06      	ldr	r3, [pc, #24]	@ (80063cc <_dtoa_r+0x594>)
 80063b4:	f7fa f890 	bl	80004d8 <__aeabi_dmul>
 80063b8:	e9cd 0106 	strd	r0, r1, [sp, #24]
 80063bc:	e7c4      	b.n	8006348 <_dtoa_r+0x510>
 80063be:	bf00      	nop
 80063c0:	08008088 	.word	0x08008088
 80063c4:	08008060 	.word	0x08008060
 80063c8:	3ff00000 	.word	0x3ff00000
 80063cc:	40240000 	.word	0x40240000
 80063d0:	401c0000 	.word	0x401c0000
 80063d4:	40140000 	.word	0x40140000
 80063d8:	3fe00000 	.word	0x3fe00000
 80063dc:	4631      	mov	r1, r6
 80063de:	4628      	mov	r0, r5
 80063e0:	f7fa f87a 	bl	80004d8 <__aeabi_dmul>
 80063e4:	4656      	mov	r6, sl
 80063e6:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80063ea:	9413      	str	r4, [sp, #76]	@ 0x4c
 80063ec:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80063f0:	f7fa fb22 	bl	8000a38 <__aeabi_d2iz>
 80063f4:	4605      	mov	r5, r0
 80063f6:	f7fa f805 	bl	8000404 <__aeabi_i2d>
 80063fa:	4602      	mov	r2, r0
 80063fc:	460b      	mov	r3, r1
 80063fe:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8006402:	f7f9 feb1 	bl	8000168 <__aeabi_dsub>
 8006406:	4602      	mov	r2, r0
 8006408:	460b      	mov	r3, r1
 800640a:	3530      	adds	r5, #48	@ 0x30
 800640c:	f806 5b01 	strb.w	r5, [r6], #1
 8006410:	42a6      	cmp	r6, r4
 8006412:	e9cd 2306 	strd	r2, r3, [sp, #24]
 8006416:	f04f 0200 	mov.w	r2, #0
 800641a:	d124      	bne.n	8006466 <_dtoa_r+0x62e>
 800641c:	e9dd 0110 	ldrd	r0, r1, [sp, #64]	@ 0x40
 8006420:	4bae      	ldr	r3, [pc, #696]	@ (80066dc <_dtoa_r+0x8a4>)
 8006422:	f7f9 fea3 	bl	800016c <__adddf3>
 8006426:	4602      	mov	r2, r0
 8006428:	460b      	mov	r3, r1
 800642a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800642e:	f7fa fae3 	bl	80009f8 <__aeabi_dcmpgt>
 8006432:	2800      	cmp	r0, #0
 8006434:	d163      	bne.n	80064fe <_dtoa_r+0x6c6>
 8006436:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	@ 0x40
 800643a:	2000      	movs	r0, #0
 800643c:	49a7      	ldr	r1, [pc, #668]	@ (80066dc <_dtoa_r+0x8a4>)
 800643e:	f7f9 fe93 	bl	8000168 <__aeabi_dsub>
 8006442:	4602      	mov	r2, r0
 8006444:	460b      	mov	r3, r1
 8006446:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800644a:	f7fa fab7 	bl	80009bc <__aeabi_dcmplt>
 800644e:	2800      	cmp	r0, #0
 8006450:	f43f af14 	beq.w	800627c <_dtoa_r+0x444>
 8006454:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8006456:	1e73      	subs	r3, r6, #1
 8006458:	9313      	str	r3, [sp, #76]	@ 0x4c
 800645a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800645e:	2b30      	cmp	r3, #48	@ 0x30
 8006460:	d0f8      	beq.n	8006454 <_dtoa_r+0x61c>
 8006462:	4647      	mov	r7, r8
 8006464:	e03b      	b.n	80064de <_dtoa_r+0x6a6>
 8006466:	4b9e      	ldr	r3, [pc, #632]	@ (80066e0 <_dtoa_r+0x8a8>)
 8006468:	f7fa f836 	bl	80004d8 <__aeabi_dmul>
 800646c:	e9cd 0106 	strd	r0, r1, [sp, #24]
 8006470:	e7bc      	b.n	80063ec <_dtoa_r+0x5b4>
 8006472:	4656      	mov	r6, sl
 8006474:	e9dd 4506 	ldrd	r4, r5, [sp, #24]
 8006478:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800647c:	4620      	mov	r0, r4
 800647e:	4629      	mov	r1, r5
 8006480:	f7fa f954 	bl	800072c <__aeabi_ddiv>
 8006484:	f7fa fad8 	bl	8000a38 <__aeabi_d2iz>
 8006488:	4680      	mov	r8, r0
 800648a:	f7f9 ffbb 	bl	8000404 <__aeabi_i2d>
 800648e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8006492:	f7fa f821 	bl	80004d8 <__aeabi_dmul>
 8006496:	4602      	mov	r2, r0
 8006498:	460b      	mov	r3, r1
 800649a:	4620      	mov	r0, r4
 800649c:	4629      	mov	r1, r5
 800649e:	f7f9 fe63 	bl	8000168 <__aeabi_dsub>
 80064a2:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80064a6:	9d08      	ldr	r5, [sp, #32]
 80064a8:	f806 4b01 	strb.w	r4, [r6], #1
 80064ac:	eba6 040a 	sub.w	r4, r6, sl
 80064b0:	42a5      	cmp	r5, r4
 80064b2:	4602      	mov	r2, r0
 80064b4:	460b      	mov	r3, r1
 80064b6:	d133      	bne.n	8006520 <_dtoa_r+0x6e8>
 80064b8:	f7f9 fe58 	bl	800016c <__adddf3>
 80064bc:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80064c0:	4604      	mov	r4, r0
 80064c2:	460d      	mov	r5, r1
 80064c4:	f7fa fa98 	bl	80009f8 <__aeabi_dcmpgt>
 80064c8:	b9c0      	cbnz	r0, 80064fc <_dtoa_r+0x6c4>
 80064ca:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80064ce:	4620      	mov	r0, r4
 80064d0:	4629      	mov	r1, r5
 80064d2:	f7fa fa69 	bl	80009a8 <__aeabi_dcmpeq>
 80064d6:	b110      	cbz	r0, 80064de <_dtoa_r+0x6a6>
 80064d8:	f018 0f01 	tst.w	r8, #1
 80064dc:	d10e      	bne.n	80064fc <_dtoa_r+0x6c4>
 80064de:	4648      	mov	r0, r9
 80064e0:	9903      	ldr	r1, [sp, #12]
 80064e2:	f000 fbbb 	bl	8006c5c <_Bfree>
 80064e6:	2300      	movs	r3, #0
 80064e8:	7033      	strb	r3, [r6, #0]
 80064ea:	9b22      	ldr	r3, [sp, #136]	@ 0x88
 80064ec:	3701      	adds	r7, #1
 80064ee:	601f      	str	r7, [r3, #0]
 80064f0:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 80064f2:	2b00      	cmp	r3, #0
 80064f4:	f000 824b 	beq.w	800698e <_dtoa_r+0xb56>
 80064f8:	601e      	str	r6, [r3, #0]
 80064fa:	e248      	b.n	800698e <_dtoa_r+0xb56>
 80064fc:	46b8      	mov	r8, r7
 80064fe:	4633      	mov	r3, r6
 8006500:	461e      	mov	r6, r3
 8006502:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006506:	2a39      	cmp	r2, #57	@ 0x39
 8006508:	d106      	bne.n	8006518 <_dtoa_r+0x6e0>
 800650a:	459a      	cmp	sl, r3
 800650c:	d1f8      	bne.n	8006500 <_dtoa_r+0x6c8>
 800650e:	2230      	movs	r2, #48	@ 0x30
 8006510:	f108 0801 	add.w	r8, r8, #1
 8006514:	f88a 2000 	strb.w	r2, [sl]
 8006518:	781a      	ldrb	r2, [r3, #0]
 800651a:	3201      	adds	r2, #1
 800651c:	701a      	strb	r2, [r3, #0]
 800651e:	e7a0      	b.n	8006462 <_dtoa_r+0x62a>
 8006520:	2200      	movs	r2, #0
 8006522:	4b6f      	ldr	r3, [pc, #444]	@ (80066e0 <_dtoa_r+0x8a8>)
 8006524:	f7f9 ffd8 	bl	80004d8 <__aeabi_dmul>
 8006528:	2200      	movs	r2, #0
 800652a:	2300      	movs	r3, #0
 800652c:	4604      	mov	r4, r0
 800652e:	460d      	mov	r5, r1
 8006530:	f7fa fa3a 	bl	80009a8 <__aeabi_dcmpeq>
 8006534:	2800      	cmp	r0, #0
 8006536:	d09f      	beq.n	8006478 <_dtoa_r+0x640>
 8006538:	e7d1      	b.n	80064de <_dtoa_r+0x6a6>
 800653a:	9a0b      	ldr	r2, [sp, #44]	@ 0x2c
 800653c:	2a00      	cmp	r2, #0
 800653e:	f000 80ea 	beq.w	8006716 <_dtoa_r+0x8de>
 8006542:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 8006544:	2a01      	cmp	r2, #1
 8006546:	f300 80cd 	bgt.w	80066e4 <_dtoa_r+0x8ac>
 800654a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800654c:	2a00      	cmp	r2, #0
 800654e:	f000 80c1 	beq.w	80066d4 <_dtoa_r+0x89c>
 8006552:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8006556:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006558:	9e04      	ldr	r6, [sp, #16]
 800655a:	9a04      	ldr	r2, [sp, #16]
 800655c:	2101      	movs	r1, #1
 800655e:	441a      	add	r2, r3
 8006560:	9204      	str	r2, [sp, #16]
 8006562:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006564:	4648      	mov	r0, r9
 8006566:	441a      	add	r2, r3
 8006568:	9209      	str	r2, [sp, #36]	@ 0x24
 800656a:	f000 fc2b 	bl	8006dc4 <__i2b>
 800656e:	4605      	mov	r5, r0
 8006570:	b166      	cbz	r6, 800658c <_dtoa_r+0x754>
 8006572:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006574:	2b00      	cmp	r3, #0
 8006576:	dd09      	ble.n	800658c <_dtoa_r+0x754>
 8006578:	42b3      	cmp	r3, r6
 800657a:	bfa8      	it	ge
 800657c:	4633      	movge	r3, r6
 800657e:	9a04      	ldr	r2, [sp, #16]
 8006580:	1af6      	subs	r6, r6, r3
 8006582:	1ad2      	subs	r2, r2, r3
 8006584:	9204      	str	r2, [sp, #16]
 8006586:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8006588:	1ad3      	subs	r3, r2, r3
 800658a:	9309      	str	r3, [sp, #36]	@ 0x24
 800658c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800658e:	b30b      	cbz	r3, 80065d4 <_dtoa_r+0x79c>
 8006590:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006592:	2b00      	cmp	r3, #0
 8006594:	f000 80c6 	beq.w	8006724 <_dtoa_r+0x8ec>
 8006598:	2c00      	cmp	r4, #0
 800659a:	f000 80c0 	beq.w	800671e <_dtoa_r+0x8e6>
 800659e:	4629      	mov	r1, r5
 80065a0:	4622      	mov	r2, r4
 80065a2:	4648      	mov	r0, r9
 80065a4:	f000 fcc6 	bl	8006f34 <__pow5mult>
 80065a8:	9a03      	ldr	r2, [sp, #12]
 80065aa:	4601      	mov	r1, r0
 80065ac:	4605      	mov	r5, r0
 80065ae:	4648      	mov	r0, r9
 80065b0:	f000 fc1e 	bl	8006df0 <__multiply>
 80065b4:	9903      	ldr	r1, [sp, #12]
 80065b6:	4680      	mov	r8, r0
 80065b8:	4648      	mov	r0, r9
 80065ba:	f000 fb4f 	bl	8006c5c <_Bfree>
 80065be:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80065c0:	1b1b      	subs	r3, r3, r4
 80065c2:	930a      	str	r3, [sp, #40]	@ 0x28
 80065c4:	f000 80b1 	beq.w	800672a <_dtoa_r+0x8f2>
 80065c8:	4641      	mov	r1, r8
 80065ca:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80065cc:	4648      	mov	r0, r9
 80065ce:	f000 fcb1 	bl	8006f34 <__pow5mult>
 80065d2:	9003      	str	r0, [sp, #12]
 80065d4:	2101      	movs	r1, #1
 80065d6:	4648      	mov	r0, r9
 80065d8:	f000 fbf4 	bl	8006dc4 <__i2b>
 80065dc:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80065de:	4604      	mov	r4, r0
 80065e0:	2b00      	cmp	r3, #0
 80065e2:	f000 81d8 	beq.w	8006996 <_dtoa_r+0xb5e>
 80065e6:	461a      	mov	r2, r3
 80065e8:	4601      	mov	r1, r0
 80065ea:	4648      	mov	r0, r9
 80065ec:	f000 fca2 	bl	8006f34 <__pow5mult>
 80065f0:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80065f2:	4604      	mov	r4, r0
 80065f4:	2b01      	cmp	r3, #1
 80065f6:	f300 809f 	bgt.w	8006738 <_dtoa_r+0x900>
 80065fa:	9b06      	ldr	r3, [sp, #24]
 80065fc:	2b00      	cmp	r3, #0
 80065fe:	f040 8097 	bne.w	8006730 <_dtoa_r+0x8f8>
 8006602:	9b07      	ldr	r3, [sp, #28]
 8006604:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8006608:	2b00      	cmp	r3, #0
 800660a:	f040 8093 	bne.w	8006734 <_dtoa_r+0x8fc>
 800660e:	9b07      	ldr	r3, [sp, #28]
 8006610:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8006614:	0d1b      	lsrs	r3, r3, #20
 8006616:	051b      	lsls	r3, r3, #20
 8006618:	b133      	cbz	r3, 8006628 <_dtoa_r+0x7f0>
 800661a:	9b04      	ldr	r3, [sp, #16]
 800661c:	3301      	adds	r3, #1
 800661e:	9304      	str	r3, [sp, #16]
 8006620:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006622:	3301      	adds	r3, #1
 8006624:	9309      	str	r3, [sp, #36]	@ 0x24
 8006626:	2301      	movs	r3, #1
 8006628:	930a      	str	r3, [sp, #40]	@ 0x28
 800662a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800662c:	2b00      	cmp	r3, #0
 800662e:	f000 81b8 	beq.w	80069a2 <_dtoa_r+0xb6a>
 8006632:	6923      	ldr	r3, [r4, #16]
 8006634:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8006638:	6918      	ldr	r0, [r3, #16]
 800663a:	f000 fb77 	bl	8006d2c <__hi0bits>
 800663e:	f1c0 0020 	rsb	r0, r0, #32
 8006642:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006644:	4418      	add	r0, r3
 8006646:	f010 001f 	ands.w	r0, r0, #31
 800664a:	f000 8082 	beq.w	8006752 <_dtoa_r+0x91a>
 800664e:	f1c0 0320 	rsb	r3, r0, #32
 8006652:	2b04      	cmp	r3, #4
 8006654:	dd73      	ble.n	800673e <_dtoa_r+0x906>
 8006656:	9b04      	ldr	r3, [sp, #16]
 8006658:	f1c0 001c 	rsb	r0, r0, #28
 800665c:	4403      	add	r3, r0
 800665e:	9304      	str	r3, [sp, #16]
 8006660:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006662:	4406      	add	r6, r0
 8006664:	4403      	add	r3, r0
 8006666:	9309      	str	r3, [sp, #36]	@ 0x24
 8006668:	9b04      	ldr	r3, [sp, #16]
 800666a:	2b00      	cmp	r3, #0
 800666c:	dd05      	ble.n	800667a <_dtoa_r+0x842>
 800666e:	461a      	mov	r2, r3
 8006670:	4648      	mov	r0, r9
 8006672:	9903      	ldr	r1, [sp, #12]
 8006674:	f000 fcb8 	bl	8006fe8 <__lshift>
 8006678:	9003      	str	r0, [sp, #12]
 800667a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800667c:	2b00      	cmp	r3, #0
 800667e:	dd05      	ble.n	800668c <_dtoa_r+0x854>
 8006680:	4621      	mov	r1, r4
 8006682:	461a      	mov	r2, r3
 8006684:	4648      	mov	r0, r9
 8006686:	f000 fcaf 	bl	8006fe8 <__lshift>
 800668a:	4604      	mov	r4, r0
 800668c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800668e:	2b00      	cmp	r3, #0
 8006690:	d061      	beq.n	8006756 <_dtoa_r+0x91e>
 8006692:	4621      	mov	r1, r4
 8006694:	9803      	ldr	r0, [sp, #12]
 8006696:	f000 fd13 	bl	80070c0 <__mcmp>
 800669a:	2800      	cmp	r0, #0
 800669c:	da5b      	bge.n	8006756 <_dtoa_r+0x91e>
 800669e:	2300      	movs	r3, #0
 80066a0:	220a      	movs	r2, #10
 80066a2:	4648      	mov	r0, r9
 80066a4:	9903      	ldr	r1, [sp, #12]
 80066a6:	f000 fafb 	bl	8006ca0 <__multadd>
 80066aa:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80066ac:	f107 38ff 	add.w	r8, r7, #4294967295
 80066b0:	9003      	str	r0, [sp, #12]
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	f000 8177 	beq.w	80069a6 <_dtoa_r+0xb6e>
 80066b8:	4629      	mov	r1, r5
 80066ba:	2300      	movs	r3, #0
 80066bc:	220a      	movs	r2, #10
 80066be:	4648      	mov	r0, r9
 80066c0:	f000 faee 	bl	8006ca0 <__multadd>
 80066c4:	f1bb 0f00 	cmp.w	fp, #0
 80066c8:	4605      	mov	r5, r0
 80066ca:	dc6f      	bgt.n	80067ac <_dtoa_r+0x974>
 80066cc:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 80066ce:	2b02      	cmp	r3, #2
 80066d0:	dc49      	bgt.n	8006766 <_dtoa_r+0x92e>
 80066d2:	e06b      	b.n	80067ac <_dtoa_r+0x974>
 80066d4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80066d6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80066da:	e73c      	b.n	8006556 <_dtoa_r+0x71e>
 80066dc:	3fe00000 	.word	0x3fe00000
 80066e0:	40240000 	.word	0x40240000
 80066e4:	9b08      	ldr	r3, [sp, #32]
 80066e6:	1e5c      	subs	r4, r3, #1
 80066e8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80066ea:	42a3      	cmp	r3, r4
 80066ec:	db09      	blt.n	8006702 <_dtoa_r+0x8ca>
 80066ee:	1b1c      	subs	r4, r3, r4
 80066f0:	9b08      	ldr	r3, [sp, #32]
 80066f2:	2b00      	cmp	r3, #0
 80066f4:	f6bf af30 	bge.w	8006558 <_dtoa_r+0x720>
 80066f8:	9b04      	ldr	r3, [sp, #16]
 80066fa:	9a08      	ldr	r2, [sp, #32]
 80066fc:	1a9e      	subs	r6, r3, r2
 80066fe:	2300      	movs	r3, #0
 8006700:	e72b      	b.n	800655a <_dtoa_r+0x722>
 8006702:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8006704:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8006706:	1ae3      	subs	r3, r4, r3
 8006708:	441a      	add	r2, r3
 800670a:	940a      	str	r4, [sp, #40]	@ 0x28
 800670c:	9e04      	ldr	r6, [sp, #16]
 800670e:	2400      	movs	r4, #0
 8006710:	9b08      	ldr	r3, [sp, #32]
 8006712:	920e      	str	r2, [sp, #56]	@ 0x38
 8006714:	e721      	b.n	800655a <_dtoa_r+0x722>
 8006716:	9c0a      	ldr	r4, [sp, #40]	@ 0x28
 8006718:	9e04      	ldr	r6, [sp, #16]
 800671a:	9d0b      	ldr	r5, [sp, #44]	@ 0x2c
 800671c:	e728      	b.n	8006570 <_dtoa_r+0x738>
 800671e:	f8dd 800c 	ldr.w	r8, [sp, #12]
 8006722:	e751      	b.n	80065c8 <_dtoa_r+0x790>
 8006724:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8006726:	9903      	ldr	r1, [sp, #12]
 8006728:	e750      	b.n	80065cc <_dtoa_r+0x794>
 800672a:	f8cd 800c 	str.w	r8, [sp, #12]
 800672e:	e751      	b.n	80065d4 <_dtoa_r+0x79c>
 8006730:	2300      	movs	r3, #0
 8006732:	e779      	b.n	8006628 <_dtoa_r+0x7f0>
 8006734:	9b06      	ldr	r3, [sp, #24]
 8006736:	e777      	b.n	8006628 <_dtoa_r+0x7f0>
 8006738:	2300      	movs	r3, #0
 800673a:	930a      	str	r3, [sp, #40]	@ 0x28
 800673c:	e779      	b.n	8006632 <_dtoa_r+0x7fa>
 800673e:	d093      	beq.n	8006668 <_dtoa_r+0x830>
 8006740:	9a04      	ldr	r2, [sp, #16]
 8006742:	331c      	adds	r3, #28
 8006744:	441a      	add	r2, r3
 8006746:	9204      	str	r2, [sp, #16]
 8006748:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800674a:	441e      	add	r6, r3
 800674c:	441a      	add	r2, r3
 800674e:	9209      	str	r2, [sp, #36]	@ 0x24
 8006750:	e78a      	b.n	8006668 <_dtoa_r+0x830>
 8006752:	4603      	mov	r3, r0
 8006754:	e7f4      	b.n	8006740 <_dtoa_r+0x908>
 8006756:	9b08      	ldr	r3, [sp, #32]
 8006758:	46b8      	mov	r8, r7
 800675a:	2b00      	cmp	r3, #0
 800675c:	dc20      	bgt.n	80067a0 <_dtoa_r+0x968>
 800675e:	469b      	mov	fp, r3
 8006760:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006762:	2b02      	cmp	r3, #2
 8006764:	dd1e      	ble.n	80067a4 <_dtoa_r+0x96c>
 8006766:	f1bb 0f00 	cmp.w	fp, #0
 800676a:	f47f adb1 	bne.w	80062d0 <_dtoa_r+0x498>
 800676e:	4621      	mov	r1, r4
 8006770:	465b      	mov	r3, fp
 8006772:	2205      	movs	r2, #5
 8006774:	4648      	mov	r0, r9
 8006776:	f000 fa93 	bl	8006ca0 <__multadd>
 800677a:	4601      	mov	r1, r0
 800677c:	4604      	mov	r4, r0
 800677e:	9803      	ldr	r0, [sp, #12]
 8006780:	f000 fc9e 	bl	80070c0 <__mcmp>
 8006784:	2800      	cmp	r0, #0
 8006786:	f77f ada3 	ble.w	80062d0 <_dtoa_r+0x498>
 800678a:	4656      	mov	r6, sl
 800678c:	2331      	movs	r3, #49	@ 0x31
 800678e:	f108 0801 	add.w	r8, r8, #1
 8006792:	f806 3b01 	strb.w	r3, [r6], #1
 8006796:	e59f      	b.n	80062d8 <_dtoa_r+0x4a0>
 8006798:	46b8      	mov	r8, r7
 800679a:	9c08      	ldr	r4, [sp, #32]
 800679c:	4625      	mov	r5, r4
 800679e:	e7f4      	b.n	800678a <_dtoa_r+0x952>
 80067a0:	f8dd b020 	ldr.w	fp, [sp, #32]
 80067a4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 80067a6:	2b00      	cmp	r3, #0
 80067a8:	f000 8101 	beq.w	80069ae <_dtoa_r+0xb76>
 80067ac:	2e00      	cmp	r6, #0
 80067ae:	dd05      	ble.n	80067bc <_dtoa_r+0x984>
 80067b0:	4629      	mov	r1, r5
 80067b2:	4632      	mov	r2, r6
 80067b4:	4648      	mov	r0, r9
 80067b6:	f000 fc17 	bl	8006fe8 <__lshift>
 80067ba:	4605      	mov	r5, r0
 80067bc:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d05c      	beq.n	800687c <_dtoa_r+0xa44>
 80067c2:	4648      	mov	r0, r9
 80067c4:	6869      	ldr	r1, [r5, #4]
 80067c6:	f000 fa09 	bl	8006bdc <_Balloc>
 80067ca:	4606      	mov	r6, r0
 80067cc:	b928      	cbnz	r0, 80067da <_dtoa_r+0x9a2>
 80067ce:	4602      	mov	r2, r0
 80067d0:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80067d4:	4b80      	ldr	r3, [pc, #512]	@ (80069d8 <_dtoa_r+0xba0>)
 80067d6:	f7ff bb43 	b.w	8005e60 <_dtoa_r+0x28>
 80067da:	692a      	ldr	r2, [r5, #16]
 80067dc:	f105 010c 	add.w	r1, r5, #12
 80067e0:	3202      	adds	r2, #2
 80067e2:	0092      	lsls	r2, r2, #2
 80067e4:	300c      	adds	r0, #12
 80067e6:	f000 ffff 	bl	80077e8 <memcpy>
 80067ea:	2201      	movs	r2, #1
 80067ec:	4631      	mov	r1, r6
 80067ee:	4648      	mov	r0, r9
 80067f0:	f000 fbfa 	bl	8006fe8 <__lshift>
 80067f4:	462f      	mov	r7, r5
 80067f6:	4605      	mov	r5, r0
 80067f8:	f10a 0301 	add.w	r3, sl, #1
 80067fc:	9304      	str	r3, [sp, #16]
 80067fe:	eb0a 030b 	add.w	r3, sl, fp
 8006802:	930a      	str	r3, [sp, #40]	@ 0x28
 8006804:	9b06      	ldr	r3, [sp, #24]
 8006806:	f003 0301 	and.w	r3, r3, #1
 800680a:	9309      	str	r3, [sp, #36]	@ 0x24
 800680c:	9b04      	ldr	r3, [sp, #16]
 800680e:	4621      	mov	r1, r4
 8006810:	9803      	ldr	r0, [sp, #12]
 8006812:	f103 3bff 	add.w	fp, r3, #4294967295
 8006816:	f7ff fa84 	bl	8005d22 <quorem>
 800681a:	4603      	mov	r3, r0
 800681c:	4639      	mov	r1, r7
 800681e:	3330      	adds	r3, #48	@ 0x30
 8006820:	9006      	str	r0, [sp, #24]
 8006822:	9803      	ldr	r0, [sp, #12]
 8006824:	930b      	str	r3, [sp, #44]	@ 0x2c
 8006826:	f000 fc4b 	bl	80070c0 <__mcmp>
 800682a:	462a      	mov	r2, r5
 800682c:	9008      	str	r0, [sp, #32]
 800682e:	4621      	mov	r1, r4
 8006830:	4648      	mov	r0, r9
 8006832:	f000 fc61 	bl	80070f8 <__mdiff>
 8006836:	68c2      	ldr	r2, [r0, #12]
 8006838:	4606      	mov	r6, r0
 800683a:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800683c:	bb02      	cbnz	r2, 8006880 <_dtoa_r+0xa48>
 800683e:	4601      	mov	r1, r0
 8006840:	9803      	ldr	r0, [sp, #12]
 8006842:	f000 fc3d 	bl	80070c0 <__mcmp>
 8006846:	4602      	mov	r2, r0
 8006848:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800684a:	4631      	mov	r1, r6
 800684c:	4648      	mov	r0, r9
 800684e:	e9cd 320b 	strd	r3, r2, [sp, #44]	@ 0x2c
 8006852:	f000 fa03 	bl	8006c5c <_Bfree>
 8006856:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006858:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800685a:	9e04      	ldr	r6, [sp, #16]
 800685c:	ea42 0103 	orr.w	r1, r2, r3
 8006860:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8006862:	4319      	orrs	r1, r3
 8006864:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8006866:	d10d      	bne.n	8006884 <_dtoa_r+0xa4c>
 8006868:	2b39      	cmp	r3, #57	@ 0x39
 800686a:	d027      	beq.n	80068bc <_dtoa_r+0xa84>
 800686c:	9a08      	ldr	r2, [sp, #32]
 800686e:	2a00      	cmp	r2, #0
 8006870:	dd01      	ble.n	8006876 <_dtoa_r+0xa3e>
 8006872:	9b06      	ldr	r3, [sp, #24]
 8006874:	3331      	adds	r3, #49	@ 0x31
 8006876:	f88b 3000 	strb.w	r3, [fp]
 800687a:	e52e      	b.n	80062da <_dtoa_r+0x4a2>
 800687c:	4628      	mov	r0, r5
 800687e:	e7b9      	b.n	80067f4 <_dtoa_r+0x9bc>
 8006880:	2201      	movs	r2, #1
 8006882:	e7e2      	b.n	800684a <_dtoa_r+0xa12>
 8006884:	9908      	ldr	r1, [sp, #32]
 8006886:	2900      	cmp	r1, #0
 8006888:	db04      	blt.n	8006894 <_dtoa_r+0xa5c>
 800688a:	9820      	ldr	r0, [sp, #128]	@ 0x80
 800688c:	4301      	orrs	r1, r0
 800688e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8006890:	4301      	orrs	r1, r0
 8006892:	d120      	bne.n	80068d6 <_dtoa_r+0xa9e>
 8006894:	2a00      	cmp	r2, #0
 8006896:	ddee      	ble.n	8006876 <_dtoa_r+0xa3e>
 8006898:	2201      	movs	r2, #1
 800689a:	9903      	ldr	r1, [sp, #12]
 800689c:	4648      	mov	r0, r9
 800689e:	9304      	str	r3, [sp, #16]
 80068a0:	f000 fba2 	bl	8006fe8 <__lshift>
 80068a4:	4621      	mov	r1, r4
 80068a6:	9003      	str	r0, [sp, #12]
 80068a8:	f000 fc0a 	bl	80070c0 <__mcmp>
 80068ac:	2800      	cmp	r0, #0
 80068ae:	9b04      	ldr	r3, [sp, #16]
 80068b0:	dc02      	bgt.n	80068b8 <_dtoa_r+0xa80>
 80068b2:	d1e0      	bne.n	8006876 <_dtoa_r+0xa3e>
 80068b4:	07da      	lsls	r2, r3, #31
 80068b6:	d5de      	bpl.n	8006876 <_dtoa_r+0xa3e>
 80068b8:	2b39      	cmp	r3, #57	@ 0x39
 80068ba:	d1da      	bne.n	8006872 <_dtoa_r+0xa3a>
 80068bc:	2339      	movs	r3, #57	@ 0x39
 80068be:	f88b 3000 	strb.w	r3, [fp]
 80068c2:	4633      	mov	r3, r6
 80068c4:	461e      	mov	r6, r3
 80068c6:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80068ca:	3b01      	subs	r3, #1
 80068cc:	2a39      	cmp	r2, #57	@ 0x39
 80068ce:	d04e      	beq.n	800696e <_dtoa_r+0xb36>
 80068d0:	3201      	adds	r2, #1
 80068d2:	701a      	strb	r2, [r3, #0]
 80068d4:	e501      	b.n	80062da <_dtoa_r+0x4a2>
 80068d6:	2a00      	cmp	r2, #0
 80068d8:	dd03      	ble.n	80068e2 <_dtoa_r+0xaaa>
 80068da:	2b39      	cmp	r3, #57	@ 0x39
 80068dc:	d0ee      	beq.n	80068bc <_dtoa_r+0xa84>
 80068de:	3301      	adds	r3, #1
 80068e0:	e7c9      	b.n	8006876 <_dtoa_r+0xa3e>
 80068e2:	9a04      	ldr	r2, [sp, #16]
 80068e4:	990a      	ldr	r1, [sp, #40]	@ 0x28
 80068e6:	f802 3c01 	strb.w	r3, [r2, #-1]
 80068ea:	428a      	cmp	r2, r1
 80068ec:	d028      	beq.n	8006940 <_dtoa_r+0xb08>
 80068ee:	2300      	movs	r3, #0
 80068f0:	220a      	movs	r2, #10
 80068f2:	9903      	ldr	r1, [sp, #12]
 80068f4:	4648      	mov	r0, r9
 80068f6:	f000 f9d3 	bl	8006ca0 <__multadd>
 80068fa:	42af      	cmp	r7, r5
 80068fc:	9003      	str	r0, [sp, #12]
 80068fe:	f04f 0300 	mov.w	r3, #0
 8006902:	f04f 020a 	mov.w	r2, #10
 8006906:	4639      	mov	r1, r7
 8006908:	4648      	mov	r0, r9
 800690a:	d107      	bne.n	800691c <_dtoa_r+0xae4>
 800690c:	f000 f9c8 	bl	8006ca0 <__multadd>
 8006910:	4607      	mov	r7, r0
 8006912:	4605      	mov	r5, r0
 8006914:	9b04      	ldr	r3, [sp, #16]
 8006916:	3301      	adds	r3, #1
 8006918:	9304      	str	r3, [sp, #16]
 800691a:	e777      	b.n	800680c <_dtoa_r+0x9d4>
 800691c:	f000 f9c0 	bl	8006ca0 <__multadd>
 8006920:	4629      	mov	r1, r5
 8006922:	4607      	mov	r7, r0
 8006924:	2300      	movs	r3, #0
 8006926:	220a      	movs	r2, #10
 8006928:	4648      	mov	r0, r9
 800692a:	f000 f9b9 	bl	8006ca0 <__multadd>
 800692e:	4605      	mov	r5, r0
 8006930:	e7f0      	b.n	8006914 <_dtoa_r+0xadc>
 8006932:	f1bb 0f00 	cmp.w	fp, #0
 8006936:	bfcc      	ite	gt
 8006938:	465e      	movgt	r6, fp
 800693a:	2601      	movle	r6, #1
 800693c:	2700      	movs	r7, #0
 800693e:	4456      	add	r6, sl
 8006940:	2201      	movs	r2, #1
 8006942:	9903      	ldr	r1, [sp, #12]
 8006944:	4648      	mov	r0, r9
 8006946:	9304      	str	r3, [sp, #16]
 8006948:	f000 fb4e 	bl	8006fe8 <__lshift>
 800694c:	4621      	mov	r1, r4
 800694e:	9003      	str	r0, [sp, #12]
 8006950:	f000 fbb6 	bl	80070c0 <__mcmp>
 8006954:	2800      	cmp	r0, #0
 8006956:	dcb4      	bgt.n	80068c2 <_dtoa_r+0xa8a>
 8006958:	d102      	bne.n	8006960 <_dtoa_r+0xb28>
 800695a:	9b04      	ldr	r3, [sp, #16]
 800695c:	07db      	lsls	r3, r3, #31
 800695e:	d4b0      	bmi.n	80068c2 <_dtoa_r+0xa8a>
 8006960:	4633      	mov	r3, r6
 8006962:	461e      	mov	r6, r3
 8006964:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006968:	2a30      	cmp	r2, #48	@ 0x30
 800696a:	d0fa      	beq.n	8006962 <_dtoa_r+0xb2a>
 800696c:	e4b5      	b.n	80062da <_dtoa_r+0x4a2>
 800696e:	459a      	cmp	sl, r3
 8006970:	d1a8      	bne.n	80068c4 <_dtoa_r+0xa8c>
 8006972:	2331      	movs	r3, #49	@ 0x31
 8006974:	f108 0801 	add.w	r8, r8, #1
 8006978:	f88a 3000 	strb.w	r3, [sl]
 800697c:	e4ad      	b.n	80062da <_dtoa_r+0x4a2>
 800697e:	9b24      	ldr	r3, [sp, #144]	@ 0x90
 8006980:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80069dc <_dtoa_r+0xba4>
 8006984:	b11b      	cbz	r3, 800698e <_dtoa_r+0xb56>
 8006986:	f10a 0308 	add.w	r3, sl, #8
 800698a:	9a24      	ldr	r2, [sp, #144]	@ 0x90
 800698c:	6013      	str	r3, [r2, #0]
 800698e:	4650      	mov	r0, sl
 8006990:	b017      	add	sp, #92	@ 0x5c
 8006992:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006996:	9b20      	ldr	r3, [sp, #128]	@ 0x80
 8006998:	2b01      	cmp	r3, #1
 800699a:	f77f ae2e 	ble.w	80065fa <_dtoa_r+0x7c2>
 800699e:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80069a0:	930a      	str	r3, [sp, #40]	@ 0x28
 80069a2:	2001      	movs	r0, #1
 80069a4:	e64d      	b.n	8006642 <_dtoa_r+0x80a>
 80069a6:	f1bb 0f00 	cmp.w	fp, #0
 80069aa:	f77f aed9 	ble.w	8006760 <_dtoa_r+0x928>
 80069ae:	4656      	mov	r6, sl
 80069b0:	4621      	mov	r1, r4
 80069b2:	9803      	ldr	r0, [sp, #12]
 80069b4:	f7ff f9b5 	bl	8005d22 <quorem>
 80069b8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80069bc:	f806 3b01 	strb.w	r3, [r6], #1
 80069c0:	eba6 020a 	sub.w	r2, r6, sl
 80069c4:	4593      	cmp	fp, r2
 80069c6:	ddb4      	ble.n	8006932 <_dtoa_r+0xafa>
 80069c8:	2300      	movs	r3, #0
 80069ca:	220a      	movs	r2, #10
 80069cc:	4648      	mov	r0, r9
 80069ce:	9903      	ldr	r1, [sp, #12]
 80069d0:	f000 f966 	bl	8006ca0 <__multadd>
 80069d4:	9003      	str	r0, [sp, #12]
 80069d6:	e7eb      	b.n	80069b0 <_dtoa_r+0xb78>
 80069d8:	08007f92 	.word	0x08007f92
 80069dc:	08007f16 	.word	0x08007f16

080069e0 <_free_r>:
 80069e0:	b538      	push	{r3, r4, r5, lr}
 80069e2:	4605      	mov	r5, r0
 80069e4:	2900      	cmp	r1, #0
 80069e6:	d040      	beq.n	8006a6a <_free_r+0x8a>
 80069e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80069ec:	1f0c      	subs	r4, r1, #4
 80069ee:	2b00      	cmp	r3, #0
 80069f0:	bfb8      	it	lt
 80069f2:	18e4      	addlt	r4, r4, r3
 80069f4:	f000 f8e6 	bl	8006bc4 <__malloc_lock>
 80069f8:	4a1c      	ldr	r2, [pc, #112]	@ (8006a6c <_free_r+0x8c>)
 80069fa:	6813      	ldr	r3, [r2, #0]
 80069fc:	b933      	cbnz	r3, 8006a0c <_free_r+0x2c>
 80069fe:	6063      	str	r3, [r4, #4]
 8006a00:	6014      	str	r4, [r2, #0]
 8006a02:	4628      	mov	r0, r5
 8006a04:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006a08:	f000 b8e2 	b.w	8006bd0 <__malloc_unlock>
 8006a0c:	42a3      	cmp	r3, r4
 8006a0e:	d908      	bls.n	8006a22 <_free_r+0x42>
 8006a10:	6820      	ldr	r0, [r4, #0]
 8006a12:	1821      	adds	r1, r4, r0
 8006a14:	428b      	cmp	r3, r1
 8006a16:	bf01      	itttt	eq
 8006a18:	6819      	ldreq	r1, [r3, #0]
 8006a1a:	685b      	ldreq	r3, [r3, #4]
 8006a1c:	1809      	addeq	r1, r1, r0
 8006a1e:	6021      	streq	r1, [r4, #0]
 8006a20:	e7ed      	b.n	80069fe <_free_r+0x1e>
 8006a22:	461a      	mov	r2, r3
 8006a24:	685b      	ldr	r3, [r3, #4]
 8006a26:	b10b      	cbz	r3, 8006a2c <_free_r+0x4c>
 8006a28:	42a3      	cmp	r3, r4
 8006a2a:	d9fa      	bls.n	8006a22 <_free_r+0x42>
 8006a2c:	6811      	ldr	r1, [r2, #0]
 8006a2e:	1850      	adds	r0, r2, r1
 8006a30:	42a0      	cmp	r0, r4
 8006a32:	d10b      	bne.n	8006a4c <_free_r+0x6c>
 8006a34:	6820      	ldr	r0, [r4, #0]
 8006a36:	4401      	add	r1, r0
 8006a38:	1850      	adds	r0, r2, r1
 8006a3a:	4283      	cmp	r3, r0
 8006a3c:	6011      	str	r1, [r2, #0]
 8006a3e:	d1e0      	bne.n	8006a02 <_free_r+0x22>
 8006a40:	6818      	ldr	r0, [r3, #0]
 8006a42:	685b      	ldr	r3, [r3, #4]
 8006a44:	4408      	add	r0, r1
 8006a46:	6010      	str	r0, [r2, #0]
 8006a48:	6053      	str	r3, [r2, #4]
 8006a4a:	e7da      	b.n	8006a02 <_free_r+0x22>
 8006a4c:	d902      	bls.n	8006a54 <_free_r+0x74>
 8006a4e:	230c      	movs	r3, #12
 8006a50:	602b      	str	r3, [r5, #0]
 8006a52:	e7d6      	b.n	8006a02 <_free_r+0x22>
 8006a54:	6820      	ldr	r0, [r4, #0]
 8006a56:	1821      	adds	r1, r4, r0
 8006a58:	428b      	cmp	r3, r1
 8006a5a:	bf01      	itttt	eq
 8006a5c:	6819      	ldreq	r1, [r3, #0]
 8006a5e:	685b      	ldreq	r3, [r3, #4]
 8006a60:	1809      	addeq	r1, r1, r0
 8006a62:	6021      	streq	r1, [r4, #0]
 8006a64:	6063      	str	r3, [r4, #4]
 8006a66:	6054      	str	r4, [r2, #4]
 8006a68:	e7cb      	b.n	8006a02 <_free_r+0x22>
 8006a6a:	bd38      	pop	{r3, r4, r5, pc}
 8006a6c:	200004e0 	.word	0x200004e0

08006a70 <malloc>:
 8006a70:	4b02      	ldr	r3, [pc, #8]	@ (8006a7c <malloc+0xc>)
 8006a72:	4601      	mov	r1, r0
 8006a74:	6818      	ldr	r0, [r3, #0]
 8006a76:	f000 b825 	b.w	8006ac4 <_malloc_r>
 8006a7a:	bf00      	nop
 8006a7c:	20000048 	.word	0x20000048

08006a80 <sbrk_aligned>:
 8006a80:	b570      	push	{r4, r5, r6, lr}
 8006a82:	4e0f      	ldr	r6, [pc, #60]	@ (8006ac0 <sbrk_aligned+0x40>)
 8006a84:	460c      	mov	r4, r1
 8006a86:	6831      	ldr	r1, [r6, #0]
 8006a88:	4605      	mov	r5, r0
 8006a8a:	b911      	cbnz	r1, 8006a92 <sbrk_aligned+0x12>
 8006a8c:	f000 fe9c 	bl	80077c8 <_sbrk_r>
 8006a90:	6030      	str	r0, [r6, #0]
 8006a92:	4621      	mov	r1, r4
 8006a94:	4628      	mov	r0, r5
 8006a96:	f000 fe97 	bl	80077c8 <_sbrk_r>
 8006a9a:	1c43      	adds	r3, r0, #1
 8006a9c:	d103      	bne.n	8006aa6 <sbrk_aligned+0x26>
 8006a9e:	f04f 34ff 	mov.w	r4, #4294967295
 8006aa2:	4620      	mov	r0, r4
 8006aa4:	bd70      	pop	{r4, r5, r6, pc}
 8006aa6:	1cc4      	adds	r4, r0, #3
 8006aa8:	f024 0403 	bic.w	r4, r4, #3
 8006aac:	42a0      	cmp	r0, r4
 8006aae:	d0f8      	beq.n	8006aa2 <sbrk_aligned+0x22>
 8006ab0:	1a21      	subs	r1, r4, r0
 8006ab2:	4628      	mov	r0, r5
 8006ab4:	f000 fe88 	bl	80077c8 <_sbrk_r>
 8006ab8:	3001      	adds	r0, #1
 8006aba:	d1f2      	bne.n	8006aa2 <sbrk_aligned+0x22>
 8006abc:	e7ef      	b.n	8006a9e <sbrk_aligned+0x1e>
 8006abe:	bf00      	nop
 8006ac0:	200004dc 	.word	0x200004dc

08006ac4 <_malloc_r>:
 8006ac4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006ac8:	1ccd      	adds	r5, r1, #3
 8006aca:	f025 0503 	bic.w	r5, r5, #3
 8006ace:	3508      	adds	r5, #8
 8006ad0:	2d0c      	cmp	r5, #12
 8006ad2:	bf38      	it	cc
 8006ad4:	250c      	movcc	r5, #12
 8006ad6:	2d00      	cmp	r5, #0
 8006ad8:	4606      	mov	r6, r0
 8006ada:	db01      	blt.n	8006ae0 <_malloc_r+0x1c>
 8006adc:	42a9      	cmp	r1, r5
 8006ade:	d904      	bls.n	8006aea <_malloc_r+0x26>
 8006ae0:	230c      	movs	r3, #12
 8006ae2:	6033      	str	r3, [r6, #0]
 8006ae4:	2000      	movs	r0, #0
 8006ae6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006aea:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8006bc0 <_malloc_r+0xfc>
 8006aee:	f000 f869 	bl	8006bc4 <__malloc_lock>
 8006af2:	f8d8 3000 	ldr.w	r3, [r8]
 8006af6:	461c      	mov	r4, r3
 8006af8:	bb44      	cbnz	r4, 8006b4c <_malloc_r+0x88>
 8006afa:	4629      	mov	r1, r5
 8006afc:	4630      	mov	r0, r6
 8006afe:	f7ff ffbf 	bl	8006a80 <sbrk_aligned>
 8006b02:	1c43      	adds	r3, r0, #1
 8006b04:	4604      	mov	r4, r0
 8006b06:	d158      	bne.n	8006bba <_malloc_r+0xf6>
 8006b08:	f8d8 4000 	ldr.w	r4, [r8]
 8006b0c:	4627      	mov	r7, r4
 8006b0e:	2f00      	cmp	r7, #0
 8006b10:	d143      	bne.n	8006b9a <_malloc_r+0xd6>
 8006b12:	2c00      	cmp	r4, #0
 8006b14:	d04b      	beq.n	8006bae <_malloc_r+0xea>
 8006b16:	6823      	ldr	r3, [r4, #0]
 8006b18:	4639      	mov	r1, r7
 8006b1a:	4630      	mov	r0, r6
 8006b1c:	eb04 0903 	add.w	r9, r4, r3
 8006b20:	f000 fe52 	bl	80077c8 <_sbrk_r>
 8006b24:	4581      	cmp	r9, r0
 8006b26:	d142      	bne.n	8006bae <_malloc_r+0xea>
 8006b28:	6821      	ldr	r1, [r4, #0]
 8006b2a:	4630      	mov	r0, r6
 8006b2c:	1a6d      	subs	r5, r5, r1
 8006b2e:	4629      	mov	r1, r5
 8006b30:	f7ff ffa6 	bl	8006a80 <sbrk_aligned>
 8006b34:	3001      	adds	r0, #1
 8006b36:	d03a      	beq.n	8006bae <_malloc_r+0xea>
 8006b38:	6823      	ldr	r3, [r4, #0]
 8006b3a:	442b      	add	r3, r5
 8006b3c:	6023      	str	r3, [r4, #0]
 8006b3e:	f8d8 3000 	ldr.w	r3, [r8]
 8006b42:	685a      	ldr	r2, [r3, #4]
 8006b44:	bb62      	cbnz	r2, 8006ba0 <_malloc_r+0xdc>
 8006b46:	f8c8 7000 	str.w	r7, [r8]
 8006b4a:	e00f      	b.n	8006b6c <_malloc_r+0xa8>
 8006b4c:	6822      	ldr	r2, [r4, #0]
 8006b4e:	1b52      	subs	r2, r2, r5
 8006b50:	d420      	bmi.n	8006b94 <_malloc_r+0xd0>
 8006b52:	2a0b      	cmp	r2, #11
 8006b54:	d917      	bls.n	8006b86 <_malloc_r+0xc2>
 8006b56:	1961      	adds	r1, r4, r5
 8006b58:	42a3      	cmp	r3, r4
 8006b5a:	6025      	str	r5, [r4, #0]
 8006b5c:	bf18      	it	ne
 8006b5e:	6059      	strne	r1, [r3, #4]
 8006b60:	6863      	ldr	r3, [r4, #4]
 8006b62:	bf08      	it	eq
 8006b64:	f8c8 1000 	streq.w	r1, [r8]
 8006b68:	5162      	str	r2, [r4, r5]
 8006b6a:	604b      	str	r3, [r1, #4]
 8006b6c:	4630      	mov	r0, r6
 8006b6e:	f000 f82f 	bl	8006bd0 <__malloc_unlock>
 8006b72:	f104 000b 	add.w	r0, r4, #11
 8006b76:	1d23      	adds	r3, r4, #4
 8006b78:	f020 0007 	bic.w	r0, r0, #7
 8006b7c:	1ac2      	subs	r2, r0, r3
 8006b7e:	bf1c      	itt	ne
 8006b80:	1a1b      	subne	r3, r3, r0
 8006b82:	50a3      	strne	r3, [r4, r2]
 8006b84:	e7af      	b.n	8006ae6 <_malloc_r+0x22>
 8006b86:	6862      	ldr	r2, [r4, #4]
 8006b88:	42a3      	cmp	r3, r4
 8006b8a:	bf0c      	ite	eq
 8006b8c:	f8c8 2000 	streq.w	r2, [r8]
 8006b90:	605a      	strne	r2, [r3, #4]
 8006b92:	e7eb      	b.n	8006b6c <_malloc_r+0xa8>
 8006b94:	4623      	mov	r3, r4
 8006b96:	6864      	ldr	r4, [r4, #4]
 8006b98:	e7ae      	b.n	8006af8 <_malloc_r+0x34>
 8006b9a:	463c      	mov	r4, r7
 8006b9c:	687f      	ldr	r7, [r7, #4]
 8006b9e:	e7b6      	b.n	8006b0e <_malloc_r+0x4a>
 8006ba0:	461a      	mov	r2, r3
 8006ba2:	685b      	ldr	r3, [r3, #4]
 8006ba4:	42a3      	cmp	r3, r4
 8006ba6:	d1fb      	bne.n	8006ba0 <_malloc_r+0xdc>
 8006ba8:	2300      	movs	r3, #0
 8006baa:	6053      	str	r3, [r2, #4]
 8006bac:	e7de      	b.n	8006b6c <_malloc_r+0xa8>
 8006bae:	230c      	movs	r3, #12
 8006bb0:	4630      	mov	r0, r6
 8006bb2:	6033      	str	r3, [r6, #0]
 8006bb4:	f000 f80c 	bl	8006bd0 <__malloc_unlock>
 8006bb8:	e794      	b.n	8006ae4 <_malloc_r+0x20>
 8006bba:	6005      	str	r5, [r0, #0]
 8006bbc:	e7d6      	b.n	8006b6c <_malloc_r+0xa8>
 8006bbe:	bf00      	nop
 8006bc0:	200004e0 	.word	0x200004e0

08006bc4 <__malloc_lock>:
 8006bc4:	4801      	ldr	r0, [pc, #4]	@ (8006bcc <__malloc_lock+0x8>)
 8006bc6:	f7ff b89c 	b.w	8005d02 <__retarget_lock_acquire_recursive>
 8006bca:	bf00      	nop
 8006bcc:	200004d8 	.word	0x200004d8

08006bd0 <__malloc_unlock>:
 8006bd0:	4801      	ldr	r0, [pc, #4]	@ (8006bd8 <__malloc_unlock+0x8>)
 8006bd2:	f7ff b897 	b.w	8005d04 <__retarget_lock_release_recursive>
 8006bd6:	bf00      	nop
 8006bd8:	200004d8 	.word	0x200004d8

08006bdc <_Balloc>:
 8006bdc:	b570      	push	{r4, r5, r6, lr}
 8006bde:	69c6      	ldr	r6, [r0, #28]
 8006be0:	4604      	mov	r4, r0
 8006be2:	460d      	mov	r5, r1
 8006be4:	b976      	cbnz	r6, 8006c04 <_Balloc+0x28>
 8006be6:	2010      	movs	r0, #16
 8006be8:	f7ff ff42 	bl	8006a70 <malloc>
 8006bec:	4602      	mov	r2, r0
 8006bee:	61e0      	str	r0, [r4, #28]
 8006bf0:	b920      	cbnz	r0, 8006bfc <_Balloc+0x20>
 8006bf2:	216b      	movs	r1, #107	@ 0x6b
 8006bf4:	4b17      	ldr	r3, [pc, #92]	@ (8006c54 <_Balloc+0x78>)
 8006bf6:	4818      	ldr	r0, [pc, #96]	@ (8006c58 <_Balloc+0x7c>)
 8006bf8:	f000 fe04 	bl	8007804 <__assert_func>
 8006bfc:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006c00:	6006      	str	r6, [r0, #0]
 8006c02:	60c6      	str	r6, [r0, #12]
 8006c04:	69e6      	ldr	r6, [r4, #28]
 8006c06:	68f3      	ldr	r3, [r6, #12]
 8006c08:	b183      	cbz	r3, 8006c2c <_Balloc+0x50>
 8006c0a:	69e3      	ldr	r3, [r4, #28]
 8006c0c:	68db      	ldr	r3, [r3, #12]
 8006c0e:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 8006c12:	b9b8      	cbnz	r0, 8006c44 <_Balloc+0x68>
 8006c14:	2101      	movs	r1, #1
 8006c16:	fa01 f605 	lsl.w	r6, r1, r5
 8006c1a:	1d72      	adds	r2, r6, #5
 8006c1c:	4620      	mov	r0, r4
 8006c1e:	0092      	lsls	r2, r2, #2
 8006c20:	f000 fe0e 	bl	8007840 <_calloc_r>
 8006c24:	b160      	cbz	r0, 8006c40 <_Balloc+0x64>
 8006c26:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8006c2a:	e00e      	b.n	8006c4a <_Balloc+0x6e>
 8006c2c:	2221      	movs	r2, #33	@ 0x21
 8006c2e:	2104      	movs	r1, #4
 8006c30:	4620      	mov	r0, r4
 8006c32:	f000 fe05 	bl	8007840 <_calloc_r>
 8006c36:	69e3      	ldr	r3, [r4, #28]
 8006c38:	60f0      	str	r0, [r6, #12]
 8006c3a:	68db      	ldr	r3, [r3, #12]
 8006c3c:	2b00      	cmp	r3, #0
 8006c3e:	d1e4      	bne.n	8006c0a <_Balloc+0x2e>
 8006c40:	2000      	movs	r0, #0
 8006c42:	bd70      	pop	{r4, r5, r6, pc}
 8006c44:	6802      	ldr	r2, [r0, #0]
 8006c46:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8006c4a:	2300      	movs	r3, #0
 8006c4c:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8006c50:	e7f7      	b.n	8006c42 <_Balloc+0x66>
 8006c52:	bf00      	nop
 8006c54:	08007f23 	.word	0x08007f23
 8006c58:	08007fa3 	.word	0x08007fa3

08006c5c <_Bfree>:
 8006c5c:	b570      	push	{r4, r5, r6, lr}
 8006c5e:	69c6      	ldr	r6, [r0, #28]
 8006c60:	4605      	mov	r5, r0
 8006c62:	460c      	mov	r4, r1
 8006c64:	b976      	cbnz	r6, 8006c84 <_Bfree+0x28>
 8006c66:	2010      	movs	r0, #16
 8006c68:	f7ff ff02 	bl	8006a70 <malloc>
 8006c6c:	4602      	mov	r2, r0
 8006c6e:	61e8      	str	r0, [r5, #28]
 8006c70:	b920      	cbnz	r0, 8006c7c <_Bfree+0x20>
 8006c72:	218f      	movs	r1, #143	@ 0x8f
 8006c74:	4b08      	ldr	r3, [pc, #32]	@ (8006c98 <_Bfree+0x3c>)
 8006c76:	4809      	ldr	r0, [pc, #36]	@ (8006c9c <_Bfree+0x40>)
 8006c78:	f000 fdc4 	bl	8007804 <__assert_func>
 8006c7c:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8006c80:	6006      	str	r6, [r0, #0]
 8006c82:	60c6      	str	r6, [r0, #12]
 8006c84:	b13c      	cbz	r4, 8006c96 <_Bfree+0x3a>
 8006c86:	69eb      	ldr	r3, [r5, #28]
 8006c88:	6862      	ldr	r2, [r4, #4]
 8006c8a:	68db      	ldr	r3, [r3, #12]
 8006c8c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8006c90:	6021      	str	r1, [r4, #0]
 8006c92:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8006c96:	bd70      	pop	{r4, r5, r6, pc}
 8006c98:	08007f23 	.word	0x08007f23
 8006c9c:	08007fa3 	.word	0x08007fa3

08006ca0 <__multadd>:
 8006ca0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006ca4:	4607      	mov	r7, r0
 8006ca6:	460c      	mov	r4, r1
 8006ca8:	461e      	mov	r6, r3
 8006caa:	2000      	movs	r0, #0
 8006cac:	690d      	ldr	r5, [r1, #16]
 8006cae:	f101 0c14 	add.w	ip, r1, #20
 8006cb2:	f8dc 3000 	ldr.w	r3, [ip]
 8006cb6:	3001      	adds	r0, #1
 8006cb8:	b299      	uxth	r1, r3
 8006cba:	fb02 6101 	mla	r1, r2, r1, r6
 8006cbe:	0c1e      	lsrs	r6, r3, #16
 8006cc0:	0c0b      	lsrs	r3, r1, #16
 8006cc2:	fb02 3306 	mla	r3, r2, r6, r3
 8006cc6:	b289      	uxth	r1, r1
 8006cc8:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8006ccc:	4285      	cmp	r5, r0
 8006cce:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8006cd2:	f84c 1b04 	str.w	r1, [ip], #4
 8006cd6:	dcec      	bgt.n	8006cb2 <__multadd+0x12>
 8006cd8:	b30e      	cbz	r6, 8006d1e <__multadd+0x7e>
 8006cda:	68a3      	ldr	r3, [r4, #8]
 8006cdc:	42ab      	cmp	r3, r5
 8006cde:	dc19      	bgt.n	8006d14 <__multadd+0x74>
 8006ce0:	6861      	ldr	r1, [r4, #4]
 8006ce2:	4638      	mov	r0, r7
 8006ce4:	3101      	adds	r1, #1
 8006ce6:	f7ff ff79 	bl	8006bdc <_Balloc>
 8006cea:	4680      	mov	r8, r0
 8006cec:	b928      	cbnz	r0, 8006cfa <__multadd+0x5a>
 8006cee:	4602      	mov	r2, r0
 8006cf0:	21ba      	movs	r1, #186	@ 0xba
 8006cf2:	4b0c      	ldr	r3, [pc, #48]	@ (8006d24 <__multadd+0x84>)
 8006cf4:	480c      	ldr	r0, [pc, #48]	@ (8006d28 <__multadd+0x88>)
 8006cf6:	f000 fd85 	bl	8007804 <__assert_func>
 8006cfa:	6922      	ldr	r2, [r4, #16]
 8006cfc:	f104 010c 	add.w	r1, r4, #12
 8006d00:	3202      	adds	r2, #2
 8006d02:	0092      	lsls	r2, r2, #2
 8006d04:	300c      	adds	r0, #12
 8006d06:	f000 fd6f 	bl	80077e8 <memcpy>
 8006d0a:	4621      	mov	r1, r4
 8006d0c:	4638      	mov	r0, r7
 8006d0e:	f7ff ffa5 	bl	8006c5c <_Bfree>
 8006d12:	4644      	mov	r4, r8
 8006d14:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8006d18:	3501      	adds	r5, #1
 8006d1a:	615e      	str	r6, [r3, #20]
 8006d1c:	6125      	str	r5, [r4, #16]
 8006d1e:	4620      	mov	r0, r4
 8006d20:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006d24:	08007f92 	.word	0x08007f92
 8006d28:	08007fa3 	.word	0x08007fa3

08006d2c <__hi0bits>:
 8006d2c:	4603      	mov	r3, r0
 8006d2e:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8006d32:	bf3a      	itte	cc
 8006d34:	0403      	lslcc	r3, r0, #16
 8006d36:	2010      	movcc	r0, #16
 8006d38:	2000      	movcs	r0, #0
 8006d3a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006d3e:	bf3c      	itt	cc
 8006d40:	021b      	lslcc	r3, r3, #8
 8006d42:	3008      	addcc	r0, #8
 8006d44:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006d48:	bf3c      	itt	cc
 8006d4a:	011b      	lslcc	r3, r3, #4
 8006d4c:	3004      	addcc	r0, #4
 8006d4e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006d52:	bf3c      	itt	cc
 8006d54:	009b      	lslcc	r3, r3, #2
 8006d56:	3002      	addcc	r0, #2
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	db05      	blt.n	8006d68 <__hi0bits+0x3c>
 8006d5c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8006d60:	f100 0001 	add.w	r0, r0, #1
 8006d64:	bf08      	it	eq
 8006d66:	2020      	moveq	r0, #32
 8006d68:	4770      	bx	lr

08006d6a <__lo0bits>:
 8006d6a:	6803      	ldr	r3, [r0, #0]
 8006d6c:	4602      	mov	r2, r0
 8006d6e:	f013 0007 	ands.w	r0, r3, #7
 8006d72:	d00b      	beq.n	8006d8c <__lo0bits+0x22>
 8006d74:	07d9      	lsls	r1, r3, #31
 8006d76:	d421      	bmi.n	8006dbc <__lo0bits+0x52>
 8006d78:	0798      	lsls	r0, r3, #30
 8006d7a:	bf49      	itett	mi
 8006d7c:	085b      	lsrmi	r3, r3, #1
 8006d7e:	089b      	lsrpl	r3, r3, #2
 8006d80:	2001      	movmi	r0, #1
 8006d82:	6013      	strmi	r3, [r2, #0]
 8006d84:	bf5c      	itt	pl
 8006d86:	2002      	movpl	r0, #2
 8006d88:	6013      	strpl	r3, [r2, #0]
 8006d8a:	4770      	bx	lr
 8006d8c:	b299      	uxth	r1, r3
 8006d8e:	b909      	cbnz	r1, 8006d94 <__lo0bits+0x2a>
 8006d90:	2010      	movs	r0, #16
 8006d92:	0c1b      	lsrs	r3, r3, #16
 8006d94:	b2d9      	uxtb	r1, r3
 8006d96:	b909      	cbnz	r1, 8006d9c <__lo0bits+0x32>
 8006d98:	3008      	adds	r0, #8
 8006d9a:	0a1b      	lsrs	r3, r3, #8
 8006d9c:	0719      	lsls	r1, r3, #28
 8006d9e:	bf04      	itt	eq
 8006da0:	091b      	lsreq	r3, r3, #4
 8006da2:	3004      	addeq	r0, #4
 8006da4:	0799      	lsls	r1, r3, #30
 8006da6:	bf04      	itt	eq
 8006da8:	089b      	lsreq	r3, r3, #2
 8006daa:	3002      	addeq	r0, #2
 8006dac:	07d9      	lsls	r1, r3, #31
 8006dae:	d403      	bmi.n	8006db8 <__lo0bits+0x4e>
 8006db0:	085b      	lsrs	r3, r3, #1
 8006db2:	f100 0001 	add.w	r0, r0, #1
 8006db6:	d003      	beq.n	8006dc0 <__lo0bits+0x56>
 8006db8:	6013      	str	r3, [r2, #0]
 8006dba:	4770      	bx	lr
 8006dbc:	2000      	movs	r0, #0
 8006dbe:	4770      	bx	lr
 8006dc0:	2020      	movs	r0, #32
 8006dc2:	4770      	bx	lr

08006dc4 <__i2b>:
 8006dc4:	b510      	push	{r4, lr}
 8006dc6:	460c      	mov	r4, r1
 8006dc8:	2101      	movs	r1, #1
 8006dca:	f7ff ff07 	bl	8006bdc <_Balloc>
 8006dce:	4602      	mov	r2, r0
 8006dd0:	b928      	cbnz	r0, 8006dde <__i2b+0x1a>
 8006dd2:	f240 1145 	movw	r1, #325	@ 0x145
 8006dd6:	4b04      	ldr	r3, [pc, #16]	@ (8006de8 <__i2b+0x24>)
 8006dd8:	4804      	ldr	r0, [pc, #16]	@ (8006dec <__i2b+0x28>)
 8006dda:	f000 fd13 	bl	8007804 <__assert_func>
 8006dde:	2301      	movs	r3, #1
 8006de0:	6144      	str	r4, [r0, #20]
 8006de2:	6103      	str	r3, [r0, #16]
 8006de4:	bd10      	pop	{r4, pc}
 8006de6:	bf00      	nop
 8006de8:	08007f92 	.word	0x08007f92
 8006dec:	08007fa3 	.word	0x08007fa3

08006df0 <__multiply>:
 8006df0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006df4:	4617      	mov	r7, r2
 8006df6:	690a      	ldr	r2, [r1, #16]
 8006df8:	693b      	ldr	r3, [r7, #16]
 8006dfa:	4689      	mov	r9, r1
 8006dfc:	429a      	cmp	r2, r3
 8006dfe:	bfa2      	ittt	ge
 8006e00:	463b      	movge	r3, r7
 8006e02:	460f      	movge	r7, r1
 8006e04:	4699      	movge	r9, r3
 8006e06:	693d      	ldr	r5, [r7, #16]
 8006e08:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8006e0c:	68bb      	ldr	r3, [r7, #8]
 8006e0e:	6879      	ldr	r1, [r7, #4]
 8006e10:	eb05 060a 	add.w	r6, r5, sl
 8006e14:	42b3      	cmp	r3, r6
 8006e16:	b085      	sub	sp, #20
 8006e18:	bfb8      	it	lt
 8006e1a:	3101      	addlt	r1, #1
 8006e1c:	f7ff fede 	bl	8006bdc <_Balloc>
 8006e20:	b930      	cbnz	r0, 8006e30 <__multiply+0x40>
 8006e22:	4602      	mov	r2, r0
 8006e24:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8006e28:	4b40      	ldr	r3, [pc, #256]	@ (8006f2c <__multiply+0x13c>)
 8006e2a:	4841      	ldr	r0, [pc, #260]	@ (8006f30 <__multiply+0x140>)
 8006e2c:	f000 fcea 	bl	8007804 <__assert_func>
 8006e30:	f100 0414 	add.w	r4, r0, #20
 8006e34:	4623      	mov	r3, r4
 8006e36:	2200      	movs	r2, #0
 8006e38:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8006e3c:	4573      	cmp	r3, lr
 8006e3e:	d320      	bcc.n	8006e82 <__multiply+0x92>
 8006e40:	f107 0814 	add.w	r8, r7, #20
 8006e44:	f109 0114 	add.w	r1, r9, #20
 8006e48:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8006e4c:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8006e50:	9302      	str	r3, [sp, #8]
 8006e52:	1beb      	subs	r3, r5, r7
 8006e54:	3b15      	subs	r3, #21
 8006e56:	f023 0303 	bic.w	r3, r3, #3
 8006e5a:	3304      	adds	r3, #4
 8006e5c:	3715      	adds	r7, #21
 8006e5e:	42bd      	cmp	r5, r7
 8006e60:	bf38      	it	cc
 8006e62:	2304      	movcc	r3, #4
 8006e64:	9301      	str	r3, [sp, #4]
 8006e66:	9b02      	ldr	r3, [sp, #8]
 8006e68:	9103      	str	r1, [sp, #12]
 8006e6a:	428b      	cmp	r3, r1
 8006e6c:	d80c      	bhi.n	8006e88 <__multiply+0x98>
 8006e6e:	2e00      	cmp	r6, #0
 8006e70:	dd03      	ble.n	8006e7a <__multiply+0x8a>
 8006e72:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8006e76:	2b00      	cmp	r3, #0
 8006e78:	d055      	beq.n	8006f26 <__multiply+0x136>
 8006e7a:	6106      	str	r6, [r0, #16]
 8006e7c:	b005      	add	sp, #20
 8006e7e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006e82:	f843 2b04 	str.w	r2, [r3], #4
 8006e86:	e7d9      	b.n	8006e3c <__multiply+0x4c>
 8006e88:	f8b1 a000 	ldrh.w	sl, [r1]
 8006e8c:	f1ba 0f00 	cmp.w	sl, #0
 8006e90:	d01f      	beq.n	8006ed2 <__multiply+0xe2>
 8006e92:	46c4      	mov	ip, r8
 8006e94:	46a1      	mov	r9, r4
 8006e96:	2700      	movs	r7, #0
 8006e98:	f85c 2b04 	ldr.w	r2, [ip], #4
 8006e9c:	f8d9 3000 	ldr.w	r3, [r9]
 8006ea0:	fa1f fb82 	uxth.w	fp, r2
 8006ea4:	b29b      	uxth	r3, r3
 8006ea6:	fb0a 330b 	mla	r3, sl, fp, r3
 8006eaa:	443b      	add	r3, r7
 8006eac:	f8d9 7000 	ldr.w	r7, [r9]
 8006eb0:	0c12      	lsrs	r2, r2, #16
 8006eb2:	0c3f      	lsrs	r7, r7, #16
 8006eb4:	fb0a 7202 	mla	r2, sl, r2, r7
 8006eb8:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8006ebc:	b29b      	uxth	r3, r3
 8006ebe:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006ec2:	4565      	cmp	r5, ip
 8006ec4:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8006ec8:	f849 3b04 	str.w	r3, [r9], #4
 8006ecc:	d8e4      	bhi.n	8006e98 <__multiply+0xa8>
 8006ece:	9b01      	ldr	r3, [sp, #4]
 8006ed0:	50e7      	str	r7, [r4, r3]
 8006ed2:	9b03      	ldr	r3, [sp, #12]
 8006ed4:	3104      	adds	r1, #4
 8006ed6:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8006eda:	f1b9 0f00 	cmp.w	r9, #0
 8006ede:	d020      	beq.n	8006f22 <__multiply+0x132>
 8006ee0:	4647      	mov	r7, r8
 8006ee2:	46a4      	mov	ip, r4
 8006ee4:	f04f 0a00 	mov.w	sl, #0
 8006ee8:	6823      	ldr	r3, [r4, #0]
 8006eea:	f8b7 b000 	ldrh.w	fp, [r7]
 8006eee:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8006ef2:	b29b      	uxth	r3, r3
 8006ef4:	fb09 220b 	mla	r2, r9, fp, r2
 8006ef8:	4452      	add	r2, sl
 8006efa:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8006efe:	f84c 3b04 	str.w	r3, [ip], #4
 8006f02:	f857 3b04 	ldr.w	r3, [r7], #4
 8006f06:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006f0a:	f8bc 3000 	ldrh.w	r3, [ip]
 8006f0e:	42bd      	cmp	r5, r7
 8006f10:	fb09 330a 	mla	r3, r9, sl, r3
 8006f14:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8006f18:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8006f1c:	d8e5      	bhi.n	8006eea <__multiply+0xfa>
 8006f1e:	9a01      	ldr	r2, [sp, #4]
 8006f20:	50a3      	str	r3, [r4, r2]
 8006f22:	3404      	adds	r4, #4
 8006f24:	e79f      	b.n	8006e66 <__multiply+0x76>
 8006f26:	3e01      	subs	r6, #1
 8006f28:	e7a1      	b.n	8006e6e <__multiply+0x7e>
 8006f2a:	bf00      	nop
 8006f2c:	08007f92 	.word	0x08007f92
 8006f30:	08007fa3 	.word	0x08007fa3

08006f34 <__pow5mult>:
 8006f34:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8006f38:	4615      	mov	r5, r2
 8006f3a:	f012 0203 	ands.w	r2, r2, #3
 8006f3e:	4607      	mov	r7, r0
 8006f40:	460e      	mov	r6, r1
 8006f42:	d007      	beq.n	8006f54 <__pow5mult+0x20>
 8006f44:	4c25      	ldr	r4, [pc, #148]	@ (8006fdc <__pow5mult+0xa8>)
 8006f46:	3a01      	subs	r2, #1
 8006f48:	2300      	movs	r3, #0
 8006f4a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8006f4e:	f7ff fea7 	bl	8006ca0 <__multadd>
 8006f52:	4606      	mov	r6, r0
 8006f54:	10ad      	asrs	r5, r5, #2
 8006f56:	d03d      	beq.n	8006fd4 <__pow5mult+0xa0>
 8006f58:	69fc      	ldr	r4, [r7, #28]
 8006f5a:	b97c      	cbnz	r4, 8006f7c <__pow5mult+0x48>
 8006f5c:	2010      	movs	r0, #16
 8006f5e:	f7ff fd87 	bl	8006a70 <malloc>
 8006f62:	4602      	mov	r2, r0
 8006f64:	61f8      	str	r0, [r7, #28]
 8006f66:	b928      	cbnz	r0, 8006f74 <__pow5mult+0x40>
 8006f68:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8006f6c:	4b1c      	ldr	r3, [pc, #112]	@ (8006fe0 <__pow5mult+0xac>)
 8006f6e:	481d      	ldr	r0, [pc, #116]	@ (8006fe4 <__pow5mult+0xb0>)
 8006f70:	f000 fc48 	bl	8007804 <__assert_func>
 8006f74:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8006f78:	6004      	str	r4, [r0, #0]
 8006f7a:	60c4      	str	r4, [r0, #12]
 8006f7c:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8006f80:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8006f84:	b94c      	cbnz	r4, 8006f9a <__pow5mult+0x66>
 8006f86:	f240 2171 	movw	r1, #625	@ 0x271
 8006f8a:	4638      	mov	r0, r7
 8006f8c:	f7ff ff1a 	bl	8006dc4 <__i2b>
 8006f90:	2300      	movs	r3, #0
 8006f92:	4604      	mov	r4, r0
 8006f94:	f8c8 0008 	str.w	r0, [r8, #8]
 8006f98:	6003      	str	r3, [r0, #0]
 8006f9a:	f04f 0900 	mov.w	r9, #0
 8006f9e:	07eb      	lsls	r3, r5, #31
 8006fa0:	d50a      	bpl.n	8006fb8 <__pow5mult+0x84>
 8006fa2:	4631      	mov	r1, r6
 8006fa4:	4622      	mov	r2, r4
 8006fa6:	4638      	mov	r0, r7
 8006fa8:	f7ff ff22 	bl	8006df0 <__multiply>
 8006fac:	4680      	mov	r8, r0
 8006fae:	4631      	mov	r1, r6
 8006fb0:	4638      	mov	r0, r7
 8006fb2:	f7ff fe53 	bl	8006c5c <_Bfree>
 8006fb6:	4646      	mov	r6, r8
 8006fb8:	106d      	asrs	r5, r5, #1
 8006fba:	d00b      	beq.n	8006fd4 <__pow5mult+0xa0>
 8006fbc:	6820      	ldr	r0, [r4, #0]
 8006fbe:	b938      	cbnz	r0, 8006fd0 <__pow5mult+0x9c>
 8006fc0:	4622      	mov	r2, r4
 8006fc2:	4621      	mov	r1, r4
 8006fc4:	4638      	mov	r0, r7
 8006fc6:	f7ff ff13 	bl	8006df0 <__multiply>
 8006fca:	6020      	str	r0, [r4, #0]
 8006fcc:	f8c0 9000 	str.w	r9, [r0]
 8006fd0:	4604      	mov	r4, r0
 8006fd2:	e7e4      	b.n	8006f9e <__pow5mult+0x6a>
 8006fd4:	4630      	mov	r0, r6
 8006fd6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8006fda:	bf00      	nop
 8006fdc:	08008054 	.word	0x08008054
 8006fe0:	08007f23 	.word	0x08007f23
 8006fe4:	08007fa3 	.word	0x08007fa3

08006fe8 <__lshift>:
 8006fe8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006fec:	460c      	mov	r4, r1
 8006fee:	4607      	mov	r7, r0
 8006ff0:	4691      	mov	r9, r2
 8006ff2:	6923      	ldr	r3, [r4, #16]
 8006ff4:	6849      	ldr	r1, [r1, #4]
 8006ff6:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8006ffa:	68a3      	ldr	r3, [r4, #8]
 8006ffc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007000:	f108 0601 	add.w	r6, r8, #1
 8007004:	42b3      	cmp	r3, r6
 8007006:	db0b      	blt.n	8007020 <__lshift+0x38>
 8007008:	4638      	mov	r0, r7
 800700a:	f7ff fde7 	bl	8006bdc <_Balloc>
 800700e:	4605      	mov	r5, r0
 8007010:	b948      	cbnz	r0, 8007026 <__lshift+0x3e>
 8007012:	4602      	mov	r2, r0
 8007014:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8007018:	4b27      	ldr	r3, [pc, #156]	@ (80070b8 <__lshift+0xd0>)
 800701a:	4828      	ldr	r0, [pc, #160]	@ (80070bc <__lshift+0xd4>)
 800701c:	f000 fbf2 	bl	8007804 <__assert_func>
 8007020:	3101      	adds	r1, #1
 8007022:	005b      	lsls	r3, r3, #1
 8007024:	e7ee      	b.n	8007004 <__lshift+0x1c>
 8007026:	2300      	movs	r3, #0
 8007028:	f100 0114 	add.w	r1, r0, #20
 800702c:	f100 0210 	add.w	r2, r0, #16
 8007030:	4618      	mov	r0, r3
 8007032:	4553      	cmp	r3, sl
 8007034:	db33      	blt.n	800709e <__lshift+0xb6>
 8007036:	6920      	ldr	r0, [r4, #16]
 8007038:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800703c:	f104 0314 	add.w	r3, r4, #20
 8007040:	f019 091f 	ands.w	r9, r9, #31
 8007044:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007048:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800704c:	d02b      	beq.n	80070a6 <__lshift+0xbe>
 800704e:	468a      	mov	sl, r1
 8007050:	2200      	movs	r2, #0
 8007052:	f1c9 0e20 	rsb	lr, r9, #32
 8007056:	6818      	ldr	r0, [r3, #0]
 8007058:	fa00 f009 	lsl.w	r0, r0, r9
 800705c:	4310      	orrs	r0, r2
 800705e:	f84a 0b04 	str.w	r0, [sl], #4
 8007062:	f853 2b04 	ldr.w	r2, [r3], #4
 8007066:	459c      	cmp	ip, r3
 8007068:	fa22 f20e 	lsr.w	r2, r2, lr
 800706c:	d8f3      	bhi.n	8007056 <__lshift+0x6e>
 800706e:	ebac 0304 	sub.w	r3, ip, r4
 8007072:	3b15      	subs	r3, #21
 8007074:	f023 0303 	bic.w	r3, r3, #3
 8007078:	3304      	adds	r3, #4
 800707a:	f104 0015 	add.w	r0, r4, #21
 800707e:	4560      	cmp	r0, ip
 8007080:	bf88      	it	hi
 8007082:	2304      	movhi	r3, #4
 8007084:	50ca      	str	r2, [r1, r3]
 8007086:	b10a      	cbz	r2, 800708c <__lshift+0xa4>
 8007088:	f108 0602 	add.w	r6, r8, #2
 800708c:	3e01      	subs	r6, #1
 800708e:	4638      	mov	r0, r7
 8007090:	4621      	mov	r1, r4
 8007092:	612e      	str	r6, [r5, #16]
 8007094:	f7ff fde2 	bl	8006c5c <_Bfree>
 8007098:	4628      	mov	r0, r5
 800709a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800709e:	f842 0f04 	str.w	r0, [r2, #4]!
 80070a2:	3301      	adds	r3, #1
 80070a4:	e7c5      	b.n	8007032 <__lshift+0x4a>
 80070a6:	3904      	subs	r1, #4
 80070a8:	f853 2b04 	ldr.w	r2, [r3], #4
 80070ac:	459c      	cmp	ip, r3
 80070ae:	f841 2f04 	str.w	r2, [r1, #4]!
 80070b2:	d8f9      	bhi.n	80070a8 <__lshift+0xc0>
 80070b4:	e7ea      	b.n	800708c <__lshift+0xa4>
 80070b6:	bf00      	nop
 80070b8:	08007f92 	.word	0x08007f92
 80070bc:	08007fa3 	.word	0x08007fa3

080070c0 <__mcmp>:
 80070c0:	4603      	mov	r3, r0
 80070c2:	690a      	ldr	r2, [r1, #16]
 80070c4:	6900      	ldr	r0, [r0, #16]
 80070c6:	b530      	push	{r4, r5, lr}
 80070c8:	1a80      	subs	r0, r0, r2
 80070ca:	d10e      	bne.n	80070ea <__mcmp+0x2a>
 80070cc:	3314      	adds	r3, #20
 80070ce:	3114      	adds	r1, #20
 80070d0:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 80070d4:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 80070d8:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 80070dc:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 80070e0:	4295      	cmp	r5, r2
 80070e2:	d003      	beq.n	80070ec <__mcmp+0x2c>
 80070e4:	d205      	bcs.n	80070f2 <__mcmp+0x32>
 80070e6:	f04f 30ff 	mov.w	r0, #4294967295
 80070ea:	bd30      	pop	{r4, r5, pc}
 80070ec:	42a3      	cmp	r3, r4
 80070ee:	d3f3      	bcc.n	80070d8 <__mcmp+0x18>
 80070f0:	e7fb      	b.n	80070ea <__mcmp+0x2a>
 80070f2:	2001      	movs	r0, #1
 80070f4:	e7f9      	b.n	80070ea <__mcmp+0x2a>
	...

080070f8 <__mdiff>:
 80070f8:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80070fc:	4689      	mov	r9, r1
 80070fe:	4606      	mov	r6, r0
 8007100:	4611      	mov	r1, r2
 8007102:	4648      	mov	r0, r9
 8007104:	4614      	mov	r4, r2
 8007106:	f7ff ffdb 	bl	80070c0 <__mcmp>
 800710a:	1e05      	subs	r5, r0, #0
 800710c:	d112      	bne.n	8007134 <__mdiff+0x3c>
 800710e:	4629      	mov	r1, r5
 8007110:	4630      	mov	r0, r6
 8007112:	f7ff fd63 	bl	8006bdc <_Balloc>
 8007116:	4602      	mov	r2, r0
 8007118:	b928      	cbnz	r0, 8007126 <__mdiff+0x2e>
 800711a:	f240 2137 	movw	r1, #567	@ 0x237
 800711e:	4b3e      	ldr	r3, [pc, #248]	@ (8007218 <__mdiff+0x120>)
 8007120:	483e      	ldr	r0, [pc, #248]	@ (800721c <__mdiff+0x124>)
 8007122:	f000 fb6f 	bl	8007804 <__assert_func>
 8007126:	2301      	movs	r3, #1
 8007128:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800712c:	4610      	mov	r0, r2
 800712e:	b003      	add	sp, #12
 8007130:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007134:	bfbc      	itt	lt
 8007136:	464b      	movlt	r3, r9
 8007138:	46a1      	movlt	r9, r4
 800713a:	4630      	mov	r0, r6
 800713c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8007140:	bfba      	itte	lt
 8007142:	461c      	movlt	r4, r3
 8007144:	2501      	movlt	r5, #1
 8007146:	2500      	movge	r5, #0
 8007148:	f7ff fd48 	bl	8006bdc <_Balloc>
 800714c:	4602      	mov	r2, r0
 800714e:	b918      	cbnz	r0, 8007158 <__mdiff+0x60>
 8007150:	f240 2145 	movw	r1, #581	@ 0x245
 8007154:	4b30      	ldr	r3, [pc, #192]	@ (8007218 <__mdiff+0x120>)
 8007156:	e7e3      	b.n	8007120 <__mdiff+0x28>
 8007158:	f100 0b14 	add.w	fp, r0, #20
 800715c:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8007160:	f109 0310 	add.w	r3, r9, #16
 8007164:	60c5      	str	r5, [r0, #12]
 8007166:	f04f 0c00 	mov.w	ip, #0
 800716a:	f109 0514 	add.w	r5, r9, #20
 800716e:	46d9      	mov	r9, fp
 8007170:	6926      	ldr	r6, [r4, #16]
 8007172:	f104 0e14 	add.w	lr, r4, #20
 8007176:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800717a:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800717e:	9301      	str	r3, [sp, #4]
 8007180:	9b01      	ldr	r3, [sp, #4]
 8007182:	f85e 0b04 	ldr.w	r0, [lr], #4
 8007186:	f853 af04 	ldr.w	sl, [r3, #4]!
 800718a:	b281      	uxth	r1, r0
 800718c:	9301      	str	r3, [sp, #4]
 800718e:	fa1f f38a 	uxth.w	r3, sl
 8007192:	1a5b      	subs	r3, r3, r1
 8007194:	0c00      	lsrs	r0, r0, #16
 8007196:	4463      	add	r3, ip
 8007198:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800719c:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80071a0:	b29b      	uxth	r3, r3
 80071a2:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80071a6:	4576      	cmp	r6, lr
 80071a8:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80071ac:	f849 3b04 	str.w	r3, [r9], #4
 80071b0:	d8e6      	bhi.n	8007180 <__mdiff+0x88>
 80071b2:	1b33      	subs	r3, r6, r4
 80071b4:	3b15      	subs	r3, #21
 80071b6:	f023 0303 	bic.w	r3, r3, #3
 80071ba:	3415      	adds	r4, #21
 80071bc:	3304      	adds	r3, #4
 80071be:	42a6      	cmp	r6, r4
 80071c0:	bf38      	it	cc
 80071c2:	2304      	movcc	r3, #4
 80071c4:	441d      	add	r5, r3
 80071c6:	445b      	add	r3, fp
 80071c8:	461e      	mov	r6, r3
 80071ca:	462c      	mov	r4, r5
 80071cc:	4544      	cmp	r4, r8
 80071ce:	d30e      	bcc.n	80071ee <__mdiff+0xf6>
 80071d0:	f108 0103 	add.w	r1, r8, #3
 80071d4:	1b49      	subs	r1, r1, r5
 80071d6:	f021 0103 	bic.w	r1, r1, #3
 80071da:	3d03      	subs	r5, #3
 80071dc:	45a8      	cmp	r8, r5
 80071de:	bf38      	it	cc
 80071e0:	2100      	movcc	r1, #0
 80071e2:	440b      	add	r3, r1
 80071e4:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80071e8:	b199      	cbz	r1, 8007212 <__mdiff+0x11a>
 80071ea:	6117      	str	r7, [r2, #16]
 80071ec:	e79e      	b.n	800712c <__mdiff+0x34>
 80071ee:	46e6      	mov	lr, ip
 80071f0:	f854 1b04 	ldr.w	r1, [r4], #4
 80071f4:	fa1f fc81 	uxth.w	ip, r1
 80071f8:	44f4      	add	ip, lr
 80071fa:	0c08      	lsrs	r0, r1, #16
 80071fc:	4471      	add	r1, lr
 80071fe:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8007202:	b289      	uxth	r1, r1
 8007204:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8007208:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800720c:	f846 1b04 	str.w	r1, [r6], #4
 8007210:	e7dc      	b.n	80071cc <__mdiff+0xd4>
 8007212:	3f01      	subs	r7, #1
 8007214:	e7e6      	b.n	80071e4 <__mdiff+0xec>
 8007216:	bf00      	nop
 8007218:	08007f92 	.word	0x08007f92
 800721c:	08007fa3 	.word	0x08007fa3

08007220 <__d2b>:
 8007220:	e92d 4373 	stmdb	sp!, {r0, r1, r4, r5, r6, r8, r9, lr}
 8007224:	2101      	movs	r1, #1
 8007226:	4690      	mov	r8, r2
 8007228:	4699      	mov	r9, r3
 800722a:	9e08      	ldr	r6, [sp, #32]
 800722c:	f7ff fcd6 	bl	8006bdc <_Balloc>
 8007230:	4604      	mov	r4, r0
 8007232:	b930      	cbnz	r0, 8007242 <__d2b+0x22>
 8007234:	4602      	mov	r2, r0
 8007236:	f240 310f 	movw	r1, #783	@ 0x30f
 800723a:	4b23      	ldr	r3, [pc, #140]	@ (80072c8 <__d2b+0xa8>)
 800723c:	4823      	ldr	r0, [pc, #140]	@ (80072cc <__d2b+0xac>)
 800723e:	f000 fae1 	bl	8007804 <__assert_func>
 8007242:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8007246:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800724a:	b10d      	cbz	r5, 8007250 <__d2b+0x30>
 800724c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8007250:	9301      	str	r3, [sp, #4]
 8007252:	f1b8 0300 	subs.w	r3, r8, #0
 8007256:	d024      	beq.n	80072a2 <__d2b+0x82>
 8007258:	4668      	mov	r0, sp
 800725a:	9300      	str	r3, [sp, #0]
 800725c:	f7ff fd85 	bl	8006d6a <__lo0bits>
 8007260:	e9dd 1200 	ldrd	r1, r2, [sp]
 8007264:	b1d8      	cbz	r0, 800729e <__d2b+0x7e>
 8007266:	f1c0 0320 	rsb	r3, r0, #32
 800726a:	fa02 f303 	lsl.w	r3, r2, r3
 800726e:	430b      	orrs	r3, r1
 8007270:	40c2      	lsrs	r2, r0
 8007272:	6163      	str	r3, [r4, #20]
 8007274:	9201      	str	r2, [sp, #4]
 8007276:	9b01      	ldr	r3, [sp, #4]
 8007278:	2b00      	cmp	r3, #0
 800727a:	bf0c      	ite	eq
 800727c:	2201      	moveq	r2, #1
 800727e:	2202      	movne	r2, #2
 8007280:	61a3      	str	r3, [r4, #24]
 8007282:	6122      	str	r2, [r4, #16]
 8007284:	b1ad      	cbz	r5, 80072b2 <__d2b+0x92>
 8007286:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800728a:	4405      	add	r5, r0
 800728c:	6035      	str	r5, [r6, #0]
 800728e:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8007292:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8007294:	6018      	str	r0, [r3, #0]
 8007296:	4620      	mov	r0, r4
 8007298:	b002      	add	sp, #8
 800729a:	e8bd 8370 	ldmia.w	sp!, {r4, r5, r6, r8, r9, pc}
 800729e:	6161      	str	r1, [r4, #20]
 80072a0:	e7e9      	b.n	8007276 <__d2b+0x56>
 80072a2:	a801      	add	r0, sp, #4
 80072a4:	f7ff fd61 	bl	8006d6a <__lo0bits>
 80072a8:	9b01      	ldr	r3, [sp, #4]
 80072aa:	2201      	movs	r2, #1
 80072ac:	6163      	str	r3, [r4, #20]
 80072ae:	3020      	adds	r0, #32
 80072b0:	e7e7      	b.n	8007282 <__d2b+0x62>
 80072b2:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80072b6:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80072ba:	6030      	str	r0, [r6, #0]
 80072bc:	6918      	ldr	r0, [r3, #16]
 80072be:	f7ff fd35 	bl	8006d2c <__hi0bits>
 80072c2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80072c6:	e7e4      	b.n	8007292 <__d2b+0x72>
 80072c8:	08007f92 	.word	0x08007f92
 80072cc:	08007fa3 	.word	0x08007fa3

080072d0 <__sfputc_r>:
 80072d0:	6893      	ldr	r3, [r2, #8]
 80072d2:	b410      	push	{r4}
 80072d4:	3b01      	subs	r3, #1
 80072d6:	2b00      	cmp	r3, #0
 80072d8:	6093      	str	r3, [r2, #8]
 80072da:	da07      	bge.n	80072ec <__sfputc_r+0x1c>
 80072dc:	6994      	ldr	r4, [r2, #24]
 80072de:	42a3      	cmp	r3, r4
 80072e0:	db01      	blt.n	80072e6 <__sfputc_r+0x16>
 80072e2:	290a      	cmp	r1, #10
 80072e4:	d102      	bne.n	80072ec <__sfputc_r+0x1c>
 80072e6:	bc10      	pop	{r4}
 80072e8:	f000 b9da 	b.w	80076a0 <__swbuf_r>
 80072ec:	6813      	ldr	r3, [r2, #0]
 80072ee:	1c58      	adds	r0, r3, #1
 80072f0:	6010      	str	r0, [r2, #0]
 80072f2:	7019      	strb	r1, [r3, #0]
 80072f4:	4608      	mov	r0, r1
 80072f6:	bc10      	pop	{r4}
 80072f8:	4770      	bx	lr

080072fa <__sfputs_r>:
 80072fa:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80072fc:	4606      	mov	r6, r0
 80072fe:	460f      	mov	r7, r1
 8007300:	4614      	mov	r4, r2
 8007302:	18d5      	adds	r5, r2, r3
 8007304:	42ac      	cmp	r4, r5
 8007306:	d101      	bne.n	800730c <__sfputs_r+0x12>
 8007308:	2000      	movs	r0, #0
 800730a:	e007      	b.n	800731c <__sfputs_r+0x22>
 800730c:	463a      	mov	r2, r7
 800730e:	4630      	mov	r0, r6
 8007310:	f814 1b01 	ldrb.w	r1, [r4], #1
 8007314:	f7ff ffdc 	bl	80072d0 <__sfputc_r>
 8007318:	1c43      	adds	r3, r0, #1
 800731a:	d1f3      	bne.n	8007304 <__sfputs_r+0xa>
 800731c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08007320 <_vfiprintf_r>:
 8007320:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007324:	460d      	mov	r5, r1
 8007326:	4614      	mov	r4, r2
 8007328:	4698      	mov	r8, r3
 800732a:	4606      	mov	r6, r0
 800732c:	b09d      	sub	sp, #116	@ 0x74
 800732e:	b118      	cbz	r0, 8007338 <_vfiprintf_r+0x18>
 8007330:	6a03      	ldr	r3, [r0, #32]
 8007332:	b90b      	cbnz	r3, 8007338 <_vfiprintf_r+0x18>
 8007334:	f7fe fbdc 	bl	8005af0 <__sinit>
 8007338:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800733a:	07d9      	lsls	r1, r3, #31
 800733c:	d405      	bmi.n	800734a <_vfiprintf_r+0x2a>
 800733e:	89ab      	ldrh	r3, [r5, #12]
 8007340:	059a      	lsls	r2, r3, #22
 8007342:	d402      	bmi.n	800734a <_vfiprintf_r+0x2a>
 8007344:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007346:	f7fe fcdc 	bl	8005d02 <__retarget_lock_acquire_recursive>
 800734a:	89ab      	ldrh	r3, [r5, #12]
 800734c:	071b      	lsls	r3, r3, #28
 800734e:	d501      	bpl.n	8007354 <_vfiprintf_r+0x34>
 8007350:	692b      	ldr	r3, [r5, #16]
 8007352:	b99b      	cbnz	r3, 800737c <_vfiprintf_r+0x5c>
 8007354:	4629      	mov	r1, r5
 8007356:	4630      	mov	r0, r6
 8007358:	f000 f9e0 	bl	800771c <__swsetup_r>
 800735c:	b170      	cbz	r0, 800737c <_vfiprintf_r+0x5c>
 800735e:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8007360:	07dc      	lsls	r4, r3, #31
 8007362:	d504      	bpl.n	800736e <_vfiprintf_r+0x4e>
 8007364:	f04f 30ff 	mov.w	r0, #4294967295
 8007368:	b01d      	add	sp, #116	@ 0x74
 800736a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800736e:	89ab      	ldrh	r3, [r5, #12]
 8007370:	0598      	lsls	r0, r3, #22
 8007372:	d4f7      	bmi.n	8007364 <_vfiprintf_r+0x44>
 8007374:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8007376:	f7fe fcc5 	bl	8005d04 <__retarget_lock_release_recursive>
 800737a:	e7f3      	b.n	8007364 <_vfiprintf_r+0x44>
 800737c:	2300      	movs	r3, #0
 800737e:	9309      	str	r3, [sp, #36]	@ 0x24
 8007380:	2320      	movs	r3, #32
 8007382:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8007386:	2330      	movs	r3, #48	@ 0x30
 8007388:	f04f 0901 	mov.w	r9, #1
 800738c:	f8cd 800c 	str.w	r8, [sp, #12]
 8007390:	f8df 81a8 	ldr.w	r8, [pc, #424]	@ 800753c <_vfiprintf_r+0x21c>
 8007394:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8007398:	4623      	mov	r3, r4
 800739a:	469a      	mov	sl, r3
 800739c:	f813 2b01 	ldrb.w	r2, [r3], #1
 80073a0:	b10a      	cbz	r2, 80073a6 <_vfiprintf_r+0x86>
 80073a2:	2a25      	cmp	r2, #37	@ 0x25
 80073a4:	d1f9      	bne.n	800739a <_vfiprintf_r+0x7a>
 80073a6:	ebba 0b04 	subs.w	fp, sl, r4
 80073aa:	d00b      	beq.n	80073c4 <_vfiprintf_r+0xa4>
 80073ac:	465b      	mov	r3, fp
 80073ae:	4622      	mov	r2, r4
 80073b0:	4629      	mov	r1, r5
 80073b2:	4630      	mov	r0, r6
 80073b4:	f7ff ffa1 	bl	80072fa <__sfputs_r>
 80073b8:	3001      	adds	r0, #1
 80073ba:	f000 80a7 	beq.w	800750c <_vfiprintf_r+0x1ec>
 80073be:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80073c0:	445a      	add	r2, fp
 80073c2:	9209      	str	r2, [sp, #36]	@ 0x24
 80073c4:	f89a 3000 	ldrb.w	r3, [sl]
 80073c8:	2b00      	cmp	r3, #0
 80073ca:	f000 809f 	beq.w	800750c <_vfiprintf_r+0x1ec>
 80073ce:	2300      	movs	r3, #0
 80073d0:	f04f 32ff 	mov.w	r2, #4294967295
 80073d4:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80073d8:	f10a 0a01 	add.w	sl, sl, #1
 80073dc:	9304      	str	r3, [sp, #16]
 80073de:	9307      	str	r3, [sp, #28]
 80073e0:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 80073e4:	931a      	str	r3, [sp, #104]	@ 0x68
 80073e6:	4654      	mov	r4, sl
 80073e8:	2205      	movs	r2, #5
 80073ea:	f814 1b01 	ldrb.w	r1, [r4], #1
 80073ee:	4853      	ldr	r0, [pc, #332]	@ (800753c <_vfiprintf_r+0x21c>)
 80073f0:	f7fe fc89 	bl	8005d06 <memchr>
 80073f4:	9a04      	ldr	r2, [sp, #16]
 80073f6:	b9d8      	cbnz	r0, 8007430 <_vfiprintf_r+0x110>
 80073f8:	06d1      	lsls	r1, r2, #27
 80073fa:	bf44      	itt	mi
 80073fc:	2320      	movmi	r3, #32
 80073fe:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8007402:	0713      	lsls	r3, r2, #28
 8007404:	bf44      	itt	mi
 8007406:	232b      	movmi	r3, #43	@ 0x2b
 8007408:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800740c:	f89a 3000 	ldrb.w	r3, [sl]
 8007410:	2b2a      	cmp	r3, #42	@ 0x2a
 8007412:	d015      	beq.n	8007440 <_vfiprintf_r+0x120>
 8007414:	4654      	mov	r4, sl
 8007416:	2000      	movs	r0, #0
 8007418:	f04f 0c0a 	mov.w	ip, #10
 800741c:	9a07      	ldr	r2, [sp, #28]
 800741e:	4621      	mov	r1, r4
 8007420:	f811 3b01 	ldrb.w	r3, [r1], #1
 8007424:	3b30      	subs	r3, #48	@ 0x30
 8007426:	2b09      	cmp	r3, #9
 8007428:	d94b      	bls.n	80074c2 <_vfiprintf_r+0x1a2>
 800742a:	b1b0      	cbz	r0, 800745a <_vfiprintf_r+0x13a>
 800742c:	9207      	str	r2, [sp, #28]
 800742e:	e014      	b.n	800745a <_vfiprintf_r+0x13a>
 8007430:	eba0 0308 	sub.w	r3, r0, r8
 8007434:	fa09 f303 	lsl.w	r3, r9, r3
 8007438:	4313      	orrs	r3, r2
 800743a:	46a2      	mov	sl, r4
 800743c:	9304      	str	r3, [sp, #16]
 800743e:	e7d2      	b.n	80073e6 <_vfiprintf_r+0xc6>
 8007440:	9b03      	ldr	r3, [sp, #12]
 8007442:	1d19      	adds	r1, r3, #4
 8007444:	681b      	ldr	r3, [r3, #0]
 8007446:	9103      	str	r1, [sp, #12]
 8007448:	2b00      	cmp	r3, #0
 800744a:	bfbb      	ittet	lt
 800744c:	425b      	neglt	r3, r3
 800744e:	f042 0202 	orrlt.w	r2, r2, #2
 8007452:	9307      	strge	r3, [sp, #28]
 8007454:	9307      	strlt	r3, [sp, #28]
 8007456:	bfb8      	it	lt
 8007458:	9204      	strlt	r2, [sp, #16]
 800745a:	7823      	ldrb	r3, [r4, #0]
 800745c:	2b2e      	cmp	r3, #46	@ 0x2e
 800745e:	d10a      	bne.n	8007476 <_vfiprintf_r+0x156>
 8007460:	7863      	ldrb	r3, [r4, #1]
 8007462:	2b2a      	cmp	r3, #42	@ 0x2a
 8007464:	d132      	bne.n	80074cc <_vfiprintf_r+0x1ac>
 8007466:	9b03      	ldr	r3, [sp, #12]
 8007468:	3402      	adds	r4, #2
 800746a:	1d1a      	adds	r2, r3, #4
 800746c:	681b      	ldr	r3, [r3, #0]
 800746e:	9203      	str	r2, [sp, #12]
 8007470:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8007474:	9305      	str	r3, [sp, #20]
 8007476:	f8df a0c8 	ldr.w	sl, [pc, #200]	@ 8007540 <_vfiprintf_r+0x220>
 800747a:	2203      	movs	r2, #3
 800747c:	4650      	mov	r0, sl
 800747e:	7821      	ldrb	r1, [r4, #0]
 8007480:	f7fe fc41 	bl	8005d06 <memchr>
 8007484:	b138      	cbz	r0, 8007496 <_vfiprintf_r+0x176>
 8007486:	2240      	movs	r2, #64	@ 0x40
 8007488:	9b04      	ldr	r3, [sp, #16]
 800748a:	eba0 000a 	sub.w	r0, r0, sl
 800748e:	4082      	lsls	r2, r0
 8007490:	4313      	orrs	r3, r2
 8007492:	3401      	adds	r4, #1
 8007494:	9304      	str	r3, [sp, #16]
 8007496:	f814 1b01 	ldrb.w	r1, [r4], #1
 800749a:	2206      	movs	r2, #6
 800749c:	4829      	ldr	r0, [pc, #164]	@ (8007544 <_vfiprintf_r+0x224>)
 800749e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80074a2:	f7fe fc30 	bl	8005d06 <memchr>
 80074a6:	2800      	cmp	r0, #0
 80074a8:	d03f      	beq.n	800752a <_vfiprintf_r+0x20a>
 80074aa:	4b27      	ldr	r3, [pc, #156]	@ (8007548 <_vfiprintf_r+0x228>)
 80074ac:	bb1b      	cbnz	r3, 80074f6 <_vfiprintf_r+0x1d6>
 80074ae:	9b03      	ldr	r3, [sp, #12]
 80074b0:	3307      	adds	r3, #7
 80074b2:	f023 0307 	bic.w	r3, r3, #7
 80074b6:	3308      	adds	r3, #8
 80074b8:	9303      	str	r3, [sp, #12]
 80074ba:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80074bc:	443b      	add	r3, r7
 80074be:	9309      	str	r3, [sp, #36]	@ 0x24
 80074c0:	e76a      	b.n	8007398 <_vfiprintf_r+0x78>
 80074c2:	460c      	mov	r4, r1
 80074c4:	2001      	movs	r0, #1
 80074c6:	fb0c 3202 	mla	r2, ip, r2, r3
 80074ca:	e7a8      	b.n	800741e <_vfiprintf_r+0xfe>
 80074cc:	2300      	movs	r3, #0
 80074ce:	f04f 0c0a 	mov.w	ip, #10
 80074d2:	4619      	mov	r1, r3
 80074d4:	3401      	adds	r4, #1
 80074d6:	9305      	str	r3, [sp, #20]
 80074d8:	4620      	mov	r0, r4
 80074da:	f810 2b01 	ldrb.w	r2, [r0], #1
 80074de:	3a30      	subs	r2, #48	@ 0x30
 80074e0:	2a09      	cmp	r2, #9
 80074e2:	d903      	bls.n	80074ec <_vfiprintf_r+0x1cc>
 80074e4:	2b00      	cmp	r3, #0
 80074e6:	d0c6      	beq.n	8007476 <_vfiprintf_r+0x156>
 80074e8:	9105      	str	r1, [sp, #20]
 80074ea:	e7c4      	b.n	8007476 <_vfiprintf_r+0x156>
 80074ec:	4604      	mov	r4, r0
 80074ee:	2301      	movs	r3, #1
 80074f0:	fb0c 2101 	mla	r1, ip, r1, r2
 80074f4:	e7f0      	b.n	80074d8 <_vfiprintf_r+0x1b8>
 80074f6:	ab03      	add	r3, sp, #12
 80074f8:	9300      	str	r3, [sp, #0]
 80074fa:	462a      	mov	r2, r5
 80074fc:	4630      	mov	r0, r6
 80074fe:	4b13      	ldr	r3, [pc, #76]	@ (800754c <_vfiprintf_r+0x22c>)
 8007500:	a904      	add	r1, sp, #16
 8007502:	f7fd fead 	bl	8005260 <_printf_float>
 8007506:	4607      	mov	r7, r0
 8007508:	1c78      	adds	r0, r7, #1
 800750a:	d1d6      	bne.n	80074ba <_vfiprintf_r+0x19a>
 800750c:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800750e:	07d9      	lsls	r1, r3, #31
 8007510:	d405      	bmi.n	800751e <_vfiprintf_r+0x1fe>
 8007512:	89ab      	ldrh	r3, [r5, #12]
 8007514:	059a      	lsls	r2, r3, #22
 8007516:	d402      	bmi.n	800751e <_vfiprintf_r+0x1fe>
 8007518:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800751a:	f7fe fbf3 	bl	8005d04 <__retarget_lock_release_recursive>
 800751e:	89ab      	ldrh	r3, [r5, #12]
 8007520:	065b      	lsls	r3, r3, #25
 8007522:	f53f af1f 	bmi.w	8007364 <_vfiprintf_r+0x44>
 8007526:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8007528:	e71e      	b.n	8007368 <_vfiprintf_r+0x48>
 800752a:	ab03      	add	r3, sp, #12
 800752c:	9300      	str	r3, [sp, #0]
 800752e:	462a      	mov	r2, r5
 8007530:	4630      	mov	r0, r6
 8007532:	4b06      	ldr	r3, [pc, #24]	@ (800754c <_vfiprintf_r+0x22c>)
 8007534:	a904      	add	r1, sp, #16
 8007536:	f7fe f931 	bl	800579c <_printf_i>
 800753a:	e7e4      	b.n	8007506 <_vfiprintf_r+0x1e6>
 800753c:	08007ffc 	.word	0x08007ffc
 8007540:	08008002 	.word	0x08008002
 8007544:	08008006 	.word	0x08008006
 8007548:	08005261 	.word	0x08005261
 800754c:	080072fb 	.word	0x080072fb

08007550 <__sflush_r>:
 8007550:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8007554:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007556:	0716      	lsls	r6, r2, #28
 8007558:	4605      	mov	r5, r0
 800755a:	460c      	mov	r4, r1
 800755c:	d454      	bmi.n	8007608 <__sflush_r+0xb8>
 800755e:	684b      	ldr	r3, [r1, #4]
 8007560:	2b00      	cmp	r3, #0
 8007562:	dc02      	bgt.n	800756a <__sflush_r+0x1a>
 8007564:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8007566:	2b00      	cmp	r3, #0
 8007568:	dd48      	ble.n	80075fc <__sflush_r+0xac>
 800756a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800756c:	2e00      	cmp	r6, #0
 800756e:	d045      	beq.n	80075fc <__sflush_r+0xac>
 8007570:	2300      	movs	r3, #0
 8007572:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8007576:	682f      	ldr	r7, [r5, #0]
 8007578:	6a21      	ldr	r1, [r4, #32]
 800757a:	602b      	str	r3, [r5, #0]
 800757c:	d030      	beq.n	80075e0 <__sflush_r+0x90>
 800757e:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 8007580:	89a3      	ldrh	r3, [r4, #12]
 8007582:	0759      	lsls	r1, r3, #29
 8007584:	d505      	bpl.n	8007592 <__sflush_r+0x42>
 8007586:	6863      	ldr	r3, [r4, #4]
 8007588:	1ad2      	subs	r2, r2, r3
 800758a:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800758c:	b10b      	cbz	r3, 8007592 <__sflush_r+0x42>
 800758e:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8007590:	1ad2      	subs	r2, r2, r3
 8007592:	2300      	movs	r3, #0
 8007594:	4628      	mov	r0, r5
 8007596:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8007598:	6a21      	ldr	r1, [r4, #32]
 800759a:	47b0      	blx	r6
 800759c:	1c43      	adds	r3, r0, #1
 800759e:	89a3      	ldrh	r3, [r4, #12]
 80075a0:	d106      	bne.n	80075b0 <__sflush_r+0x60>
 80075a2:	6829      	ldr	r1, [r5, #0]
 80075a4:	291d      	cmp	r1, #29
 80075a6:	d82b      	bhi.n	8007600 <__sflush_r+0xb0>
 80075a8:	4a28      	ldr	r2, [pc, #160]	@ (800764c <__sflush_r+0xfc>)
 80075aa:	40ca      	lsrs	r2, r1
 80075ac:	07d6      	lsls	r6, r2, #31
 80075ae:	d527      	bpl.n	8007600 <__sflush_r+0xb0>
 80075b0:	2200      	movs	r2, #0
 80075b2:	6062      	str	r2, [r4, #4]
 80075b4:	6922      	ldr	r2, [r4, #16]
 80075b6:	04d9      	lsls	r1, r3, #19
 80075b8:	6022      	str	r2, [r4, #0]
 80075ba:	d504      	bpl.n	80075c6 <__sflush_r+0x76>
 80075bc:	1c42      	adds	r2, r0, #1
 80075be:	d101      	bne.n	80075c4 <__sflush_r+0x74>
 80075c0:	682b      	ldr	r3, [r5, #0]
 80075c2:	b903      	cbnz	r3, 80075c6 <__sflush_r+0x76>
 80075c4:	6560      	str	r0, [r4, #84]	@ 0x54
 80075c6:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 80075c8:	602f      	str	r7, [r5, #0]
 80075ca:	b1b9      	cbz	r1, 80075fc <__sflush_r+0xac>
 80075cc:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80075d0:	4299      	cmp	r1, r3
 80075d2:	d002      	beq.n	80075da <__sflush_r+0x8a>
 80075d4:	4628      	mov	r0, r5
 80075d6:	f7ff fa03 	bl	80069e0 <_free_r>
 80075da:	2300      	movs	r3, #0
 80075dc:	6363      	str	r3, [r4, #52]	@ 0x34
 80075de:	e00d      	b.n	80075fc <__sflush_r+0xac>
 80075e0:	2301      	movs	r3, #1
 80075e2:	4628      	mov	r0, r5
 80075e4:	47b0      	blx	r6
 80075e6:	4602      	mov	r2, r0
 80075e8:	1c50      	adds	r0, r2, #1
 80075ea:	d1c9      	bne.n	8007580 <__sflush_r+0x30>
 80075ec:	682b      	ldr	r3, [r5, #0]
 80075ee:	2b00      	cmp	r3, #0
 80075f0:	d0c6      	beq.n	8007580 <__sflush_r+0x30>
 80075f2:	2b1d      	cmp	r3, #29
 80075f4:	d001      	beq.n	80075fa <__sflush_r+0xaa>
 80075f6:	2b16      	cmp	r3, #22
 80075f8:	d11d      	bne.n	8007636 <__sflush_r+0xe6>
 80075fa:	602f      	str	r7, [r5, #0]
 80075fc:	2000      	movs	r0, #0
 80075fe:	e021      	b.n	8007644 <__sflush_r+0xf4>
 8007600:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007604:	b21b      	sxth	r3, r3
 8007606:	e01a      	b.n	800763e <__sflush_r+0xee>
 8007608:	690f      	ldr	r7, [r1, #16]
 800760a:	2f00      	cmp	r7, #0
 800760c:	d0f6      	beq.n	80075fc <__sflush_r+0xac>
 800760e:	0793      	lsls	r3, r2, #30
 8007610:	bf18      	it	ne
 8007612:	2300      	movne	r3, #0
 8007614:	680e      	ldr	r6, [r1, #0]
 8007616:	bf08      	it	eq
 8007618:	694b      	ldreq	r3, [r1, #20]
 800761a:	1bf6      	subs	r6, r6, r7
 800761c:	600f      	str	r7, [r1, #0]
 800761e:	608b      	str	r3, [r1, #8]
 8007620:	2e00      	cmp	r6, #0
 8007622:	ddeb      	ble.n	80075fc <__sflush_r+0xac>
 8007624:	4633      	mov	r3, r6
 8007626:	463a      	mov	r2, r7
 8007628:	4628      	mov	r0, r5
 800762a:	6a21      	ldr	r1, [r4, #32]
 800762c:	f8d4 c028 	ldr.w	ip, [r4, #40]	@ 0x28
 8007630:	47e0      	blx	ip
 8007632:	2800      	cmp	r0, #0
 8007634:	dc07      	bgt.n	8007646 <__sflush_r+0xf6>
 8007636:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800763a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800763e:	f04f 30ff 	mov.w	r0, #4294967295
 8007642:	81a3      	strh	r3, [r4, #12]
 8007644:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007646:	4407      	add	r7, r0
 8007648:	1a36      	subs	r6, r6, r0
 800764a:	e7e9      	b.n	8007620 <__sflush_r+0xd0>
 800764c:	20400001 	.word	0x20400001

08007650 <_fflush_r>:
 8007650:	b538      	push	{r3, r4, r5, lr}
 8007652:	690b      	ldr	r3, [r1, #16]
 8007654:	4605      	mov	r5, r0
 8007656:	460c      	mov	r4, r1
 8007658:	b913      	cbnz	r3, 8007660 <_fflush_r+0x10>
 800765a:	2500      	movs	r5, #0
 800765c:	4628      	mov	r0, r5
 800765e:	bd38      	pop	{r3, r4, r5, pc}
 8007660:	b118      	cbz	r0, 800766a <_fflush_r+0x1a>
 8007662:	6a03      	ldr	r3, [r0, #32]
 8007664:	b90b      	cbnz	r3, 800766a <_fflush_r+0x1a>
 8007666:	f7fe fa43 	bl	8005af0 <__sinit>
 800766a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800766e:	2b00      	cmp	r3, #0
 8007670:	d0f3      	beq.n	800765a <_fflush_r+0xa>
 8007672:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8007674:	07d0      	lsls	r0, r2, #31
 8007676:	d404      	bmi.n	8007682 <_fflush_r+0x32>
 8007678:	0599      	lsls	r1, r3, #22
 800767a:	d402      	bmi.n	8007682 <_fflush_r+0x32>
 800767c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800767e:	f7fe fb40 	bl	8005d02 <__retarget_lock_acquire_recursive>
 8007682:	4628      	mov	r0, r5
 8007684:	4621      	mov	r1, r4
 8007686:	f7ff ff63 	bl	8007550 <__sflush_r>
 800768a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800768c:	4605      	mov	r5, r0
 800768e:	07da      	lsls	r2, r3, #31
 8007690:	d4e4      	bmi.n	800765c <_fflush_r+0xc>
 8007692:	89a3      	ldrh	r3, [r4, #12]
 8007694:	059b      	lsls	r3, r3, #22
 8007696:	d4e1      	bmi.n	800765c <_fflush_r+0xc>
 8007698:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800769a:	f7fe fb33 	bl	8005d04 <__retarget_lock_release_recursive>
 800769e:	e7dd      	b.n	800765c <_fflush_r+0xc>

080076a0 <__swbuf_r>:
 80076a0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80076a2:	460e      	mov	r6, r1
 80076a4:	4614      	mov	r4, r2
 80076a6:	4605      	mov	r5, r0
 80076a8:	b118      	cbz	r0, 80076b2 <__swbuf_r+0x12>
 80076aa:	6a03      	ldr	r3, [r0, #32]
 80076ac:	b90b      	cbnz	r3, 80076b2 <__swbuf_r+0x12>
 80076ae:	f7fe fa1f 	bl	8005af0 <__sinit>
 80076b2:	69a3      	ldr	r3, [r4, #24]
 80076b4:	60a3      	str	r3, [r4, #8]
 80076b6:	89a3      	ldrh	r3, [r4, #12]
 80076b8:	071a      	lsls	r2, r3, #28
 80076ba:	d501      	bpl.n	80076c0 <__swbuf_r+0x20>
 80076bc:	6923      	ldr	r3, [r4, #16]
 80076be:	b943      	cbnz	r3, 80076d2 <__swbuf_r+0x32>
 80076c0:	4621      	mov	r1, r4
 80076c2:	4628      	mov	r0, r5
 80076c4:	f000 f82a 	bl	800771c <__swsetup_r>
 80076c8:	b118      	cbz	r0, 80076d2 <__swbuf_r+0x32>
 80076ca:	f04f 37ff 	mov.w	r7, #4294967295
 80076ce:	4638      	mov	r0, r7
 80076d0:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80076d2:	6823      	ldr	r3, [r4, #0]
 80076d4:	6922      	ldr	r2, [r4, #16]
 80076d6:	b2f6      	uxtb	r6, r6
 80076d8:	1a98      	subs	r0, r3, r2
 80076da:	6963      	ldr	r3, [r4, #20]
 80076dc:	4637      	mov	r7, r6
 80076de:	4283      	cmp	r3, r0
 80076e0:	dc05      	bgt.n	80076ee <__swbuf_r+0x4e>
 80076e2:	4621      	mov	r1, r4
 80076e4:	4628      	mov	r0, r5
 80076e6:	f7ff ffb3 	bl	8007650 <_fflush_r>
 80076ea:	2800      	cmp	r0, #0
 80076ec:	d1ed      	bne.n	80076ca <__swbuf_r+0x2a>
 80076ee:	68a3      	ldr	r3, [r4, #8]
 80076f0:	3b01      	subs	r3, #1
 80076f2:	60a3      	str	r3, [r4, #8]
 80076f4:	6823      	ldr	r3, [r4, #0]
 80076f6:	1c5a      	adds	r2, r3, #1
 80076f8:	6022      	str	r2, [r4, #0]
 80076fa:	701e      	strb	r6, [r3, #0]
 80076fc:	6962      	ldr	r2, [r4, #20]
 80076fe:	1c43      	adds	r3, r0, #1
 8007700:	429a      	cmp	r2, r3
 8007702:	d004      	beq.n	800770e <__swbuf_r+0x6e>
 8007704:	89a3      	ldrh	r3, [r4, #12]
 8007706:	07db      	lsls	r3, r3, #31
 8007708:	d5e1      	bpl.n	80076ce <__swbuf_r+0x2e>
 800770a:	2e0a      	cmp	r6, #10
 800770c:	d1df      	bne.n	80076ce <__swbuf_r+0x2e>
 800770e:	4621      	mov	r1, r4
 8007710:	4628      	mov	r0, r5
 8007712:	f7ff ff9d 	bl	8007650 <_fflush_r>
 8007716:	2800      	cmp	r0, #0
 8007718:	d0d9      	beq.n	80076ce <__swbuf_r+0x2e>
 800771a:	e7d6      	b.n	80076ca <__swbuf_r+0x2a>

0800771c <__swsetup_r>:
 800771c:	b538      	push	{r3, r4, r5, lr}
 800771e:	4b29      	ldr	r3, [pc, #164]	@ (80077c4 <__swsetup_r+0xa8>)
 8007720:	4605      	mov	r5, r0
 8007722:	6818      	ldr	r0, [r3, #0]
 8007724:	460c      	mov	r4, r1
 8007726:	b118      	cbz	r0, 8007730 <__swsetup_r+0x14>
 8007728:	6a03      	ldr	r3, [r0, #32]
 800772a:	b90b      	cbnz	r3, 8007730 <__swsetup_r+0x14>
 800772c:	f7fe f9e0 	bl	8005af0 <__sinit>
 8007730:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8007734:	0719      	lsls	r1, r3, #28
 8007736:	d422      	bmi.n	800777e <__swsetup_r+0x62>
 8007738:	06da      	lsls	r2, r3, #27
 800773a:	d407      	bmi.n	800774c <__swsetup_r+0x30>
 800773c:	2209      	movs	r2, #9
 800773e:	602a      	str	r2, [r5, #0]
 8007740:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007744:	f04f 30ff 	mov.w	r0, #4294967295
 8007748:	81a3      	strh	r3, [r4, #12]
 800774a:	e033      	b.n	80077b4 <__swsetup_r+0x98>
 800774c:	0758      	lsls	r0, r3, #29
 800774e:	d512      	bpl.n	8007776 <__swsetup_r+0x5a>
 8007750:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8007752:	b141      	cbz	r1, 8007766 <__swsetup_r+0x4a>
 8007754:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8007758:	4299      	cmp	r1, r3
 800775a:	d002      	beq.n	8007762 <__swsetup_r+0x46>
 800775c:	4628      	mov	r0, r5
 800775e:	f7ff f93f 	bl	80069e0 <_free_r>
 8007762:	2300      	movs	r3, #0
 8007764:	6363      	str	r3, [r4, #52]	@ 0x34
 8007766:	89a3      	ldrh	r3, [r4, #12]
 8007768:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800776c:	81a3      	strh	r3, [r4, #12]
 800776e:	2300      	movs	r3, #0
 8007770:	6063      	str	r3, [r4, #4]
 8007772:	6923      	ldr	r3, [r4, #16]
 8007774:	6023      	str	r3, [r4, #0]
 8007776:	89a3      	ldrh	r3, [r4, #12]
 8007778:	f043 0308 	orr.w	r3, r3, #8
 800777c:	81a3      	strh	r3, [r4, #12]
 800777e:	6923      	ldr	r3, [r4, #16]
 8007780:	b94b      	cbnz	r3, 8007796 <__swsetup_r+0x7a>
 8007782:	89a3      	ldrh	r3, [r4, #12]
 8007784:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8007788:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800778c:	d003      	beq.n	8007796 <__swsetup_r+0x7a>
 800778e:	4621      	mov	r1, r4
 8007790:	4628      	mov	r0, r5
 8007792:	f000 f8c0 	bl	8007916 <__smakebuf_r>
 8007796:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800779a:	f013 0201 	ands.w	r2, r3, #1
 800779e:	d00a      	beq.n	80077b6 <__swsetup_r+0x9a>
 80077a0:	2200      	movs	r2, #0
 80077a2:	60a2      	str	r2, [r4, #8]
 80077a4:	6962      	ldr	r2, [r4, #20]
 80077a6:	4252      	negs	r2, r2
 80077a8:	61a2      	str	r2, [r4, #24]
 80077aa:	6922      	ldr	r2, [r4, #16]
 80077ac:	b942      	cbnz	r2, 80077c0 <__swsetup_r+0xa4>
 80077ae:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 80077b2:	d1c5      	bne.n	8007740 <__swsetup_r+0x24>
 80077b4:	bd38      	pop	{r3, r4, r5, pc}
 80077b6:	0799      	lsls	r1, r3, #30
 80077b8:	bf58      	it	pl
 80077ba:	6962      	ldrpl	r2, [r4, #20]
 80077bc:	60a2      	str	r2, [r4, #8]
 80077be:	e7f4      	b.n	80077aa <__swsetup_r+0x8e>
 80077c0:	2000      	movs	r0, #0
 80077c2:	e7f7      	b.n	80077b4 <__swsetup_r+0x98>
 80077c4:	20000048 	.word	0x20000048

080077c8 <_sbrk_r>:
 80077c8:	b538      	push	{r3, r4, r5, lr}
 80077ca:	2300      	movs	r3, #0
 80077cc:	4d05      	ldr	r5, [pc, #20]	@ (80077e4 <_sbrk_r+0x1c>)
 80077ce:	4604      	mov	r4, r0
 80077d0:	4608      	mov	r0, r1
 80077d2:	602b      	str	r3, [r5, #0]
 80077d4:	f7fa fca6 	bl	8002124 <_sbrk>
 80077d8:	1c43      	adds	r3, r0, #1
 80077da:	d102      	bne.n	80077e2 <_sbrk_r+0x1a>
 80077dc:	682b      	ldr	r3, [r5, #0]
 80077de:	b103      	cbz	r3, 80077e2 <_sbrk_r+0x1a>
 80077e0:	6023      	str	r3, [r4, #0]
 80077e2:	bd38      	pop	{r3, r4, r5, pc}
 80077e4:	200004d4 	.word	0x200004d4

080077e8 <memcpy>:
 80077e8:	440a      	add	r2, r1
 80077ea:	4291      	cmp	r1, r2
 80077ec:	f100 33ff 	add.w	r3, r0, #4294967295
 80077f0:	d100      	bne.n	80077f4 <memcpy+0xc>
 80077f2:	4770      	bx	lr
 80077f4:	b510      	push	{r4, lr}
 80077f6:	f811 4b01 	ldrb.w	r4, [r1], #1
 80077fa:	4291      	cmp	r1, r2
 80077fc:	f803 4f01 	strb.w	r4, [r3, #1]!
 8007800:	d1f9      	bne.n	80077f6 <memcpy+0xe>
 8007802:	bd10      	pop	{r4, pc}

08007804 <__assert_func>:
 8007804:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8007806:	4614      	mov	r4, r2
 8007808:	461a      	mov	r2, r3
 800780a:	4b09      	ldr	r3, [pc, #36]	@ (8007830 <__assert_func+0x2c>)
 800780c:	4605      	mov	r5, r0
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	68d8      	ldr	r0, [r3, #12]
 8007812:	b14c      	cbz	r4, 8007828 <__assert_func+0x24>
 8007814:	4b07      	ldr	r3, [pc, #28]	@ (8007834 <__assert_func+0x30>)
 8007816:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800781a:	9100      	str	r1, [sp, #0]
 800781c:	462b      	mov	r3, r5
 800781e:	4906      	ldr	r1, [pc, #24]	@ (8007838 <__assert_func+0x34>)
 8007820:	f000 f842 	bl	80078a8 <fiprintf>
 8007824:	f000 f8d6 	bl	80079d4 <abort>
 8007828:	4b04      	ldr	r3, [pc, #16]	@ (800783c <__assert_func+0x38>)
 800782a:	461c      	mov	r4, r3
 800782c:	e7f3      	b.n	8007816 <__assert_func+0x12>
 800782e:	bf00      	nop
 8007830:	20000048 	.word	0x20000048
 8007834:	08008017 	.word	0x08008017
 8007838:	08008024 	.word	0x08008024
 800783c:	08008052 	.word	0x08008052

08007840 <_calloc_r>:
 8007840:	b570      	push	{r4, r5, r6, lr}
 8007842:	fba1 5402 	umull	r5, r4, r1, r2
 8007846:	b934      	cbnz	r4, 8007856 <_calloc_r+0x16>
 8007848:	4629      	mov	r1, r5
 800784a:	f7ff f93b 	bl	8006ac4 <_malloc_r>
 800784e:	4606      	mov	r6, r0
 8007850:	b928      	cbnz	r0, 800785e <_calloc_r+0x1e>
 8007852:	4630      	mov	r0, r6
 8007854:	bd70      	pop	{r4, r5, r6, pc}
 8007856:	220c      	movs	r2, #12
 8007858:	2600      	movs	r6, #0
 800785a:	6002      	str	r2, [r0, #0]
 800785c:	e7f9      	b.n	8007852 <_calloc_r+0x12>
 800785e:	462a      	mov	r2, r5
 8007860:	4621      	mov	r1, r4
 8007862:	f7fe f9d0 	bl	8005c06 <memset>
 8007866:	e7f4      	b.n	8007852 <_calloc_r+0x12>

08007868 <__ascii_mbtowc>:
 8007868:	b082      	sub	sp, #8
 800786a:	b901      	cbnz	r1, 800786e <__ascii_mbtowc+0x6>
 800786c:	a901      	add	r1, sp, #4
 800786e:	b142      	cbz	r2, 8007882 <__ascii_mbtowc+0x1a>
 8007870:	b14b      	cbz	r3, 8007886 <__ascii_mbtowc+0x1e>
 8007872:	7813      	ldrb	r3, [r2, #0]
 8007874:	600b      	str	r3, [r1, #0]
 8007876:	7812      	ldrb	r2, [r2, #0]
 8007878:	1e10      	subs	r0, r2, #0
 800787a:	bf18      	it	ne
 800787c:	2001      	movne	r0, #1
 800787e:	b002      	add	sp, #8
 8007880:	4770      	bx	lr
 8007882:	4610      	mov	r0, r2
 8007884:	e7fb      	b.n	800787e <__ascii_mbtowc+0x16>
 8007886:	f06f 0001 	mvn.w	r0, #1
 800788a:	e7f8      	b.n	800787e <__ascii_mbtowc+0x16>

0800788c <__ascii_wctomb>:
 800788c:	4603      	mov	r3, r0
 800788e:	4608      	mov	r0, r1
 8007890:	b141      	cbz	r1, 80078a4 <__ascii_wctomb+0x18>
 8007892:	2aff      	cmp	r2, #255	@ 0xff
 8007894:	d904      	bls.n	80078a0 <__ascii_wctomb+0x14>
 8007896:	228a      	movs	r2, #138	@ 0x8a
 8007898:	f04f 30ff 	mov.w	r0, #4294967295
 800789c:	601a      	str	r2, [r3, #0]
 800789e:	4770      	bx	lr
 80078a0:	2001      	movs	r0, #1
 80078a2:	700a      	strb	r2, [r1, #0]
 80078a4:	4770      	bx	lr
	...

080078a8 <fiprintf>:
 80078a8:	b40e      	push	{r1, r2, r3}
 80078aa:	b503      	push	{r0, r1, lr}
 80078ac:	4601      	mov	r1, r0
 80078ae:	ab03      	add	r3, sp, #12
 80078b0:	4805      	ldr	r0, [pc, #20]	@ (80078c8 <fiprintf+0x20>)
 80078b2:	f853 2b04 	ldr.w	r2, [r3], #4
 80078b6:	6800      	ldr	r0, [r0, #0]
 80078b8:	9301      	str	r3, [sp, #4]
 80078ba:	f7ff fd31 	bl	8007320 <_vfiprintf_r>
 80078be:	b002      	add	sp, #8
 80078c0:	f85d eb04 	ldr.w	lr, [sp], #4
 80078c4:	b003      	add	sp, #12
 80078c6:	4770      	bx	lr
 80078c8:	20000048 	.word	0x20000048

080078cc <__swhatbuf_r>:
 80078cc:	b570      	push	{r4, r5, r6, lr}
 80078ce:	460c      	mov	r4, r1
 80078d0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80078d4:	4615      	mov	r5, r2
 80078d6:	2900      	cmp	r1, #0
 80078d8:	461e      	mov	r6, r3
 80078da:	b096      	sub	sp, #88	@ 0x58
 80078dc:	da0c      	bge.n	80078f8 <__swhatbuf_r+0x2c>
 80078de:	89a3      	ldrh	r3, [r4, #12]
 80078e0:	2100      	movs	r1, #0
 80078e2:	f013 0f80 	tst.w	r3, #128	@ 0x80
 80078e6:	bf14      	ite	ne
 80078e8:	2340      	movne	r3, #64	@ 0x40
 80078ea:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 80078ee:	2000      	movs	r0, #0
 80078f0:	6031      	str	r1, [r6, #0]
 80078f2:	602b      	str	r3, [r5, #0]
 80078f4:	b016      	add	sp, #88	@ 0x58
 80078f6:	bd70      	pop	{r4, r5, r6, pc}
 80078f8:	466a      	mov	r2, sp
 80078fa:	f000 f849 	bl	8007990 <_fstat_r>
 80078fe:	2800      	cmp	r0, #0
 8007900:	dbed      	blt.n	80078de <__swhatbuf_r+0x12>
 8007902:	9901      	ldr	r1, [sp, #4]
 8007904:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8007908:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800790c:	4259      	negs	r1, r3
 800790e:	4159      	adcs	r1, r3
 8007910:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8007914:	e7eb      	b.n	80078ee <__swhatbuf_r+0x22>

08007916 <__smakebuf_r>:
 8007916:	898b      	ldrh	r3, [r1, #12]
 8007918:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800791a:	079d      	lsls	r5, r3, #30
 800791c:	4606      	mov	r6, r0
 800791e:	460c      	mov	r4, r1
 8007920:	d507      	bpl.n	8007932 <__smakebuf_r+0x1c>
 8007922:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8007926:	6023      	str	r3, [r4, #0]
 8007928:	6123      	str	r3, [r4, #16]
 800792a:	2301      	movs	r3, #1
 800792c:	6163      	str	r3, [r4, #20]
 800792e:	b003      	add	sp, #12
 8007930:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8007932:	466a      	mov	r2, sp
 8007934:	ab01      	add	r3, sp, #4
 8007936:	f7ff ffc9 	bl	80078cc <__swhatbuf_r>
 800793a:	9f00      	ldr	r7, [sp, #0]
 800793c:	4605      	mov	r5, r0
 800793e:	4639      	mov	r1, r7
 8007940:	4630      	mov	r0, r6
 8007942:	f7ff f8bf 	bl	8006ac4 <_malloc_r>
 8007946:	b948      	cbnz	r0, 800795c <__smakebuf_r+0x46>
 8007948:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800794c:	059a      	lsls	r2, r3, #22
 800794e:	d4ee      	bmi.n	800792e <__smakebuf_r+0x18>
 8007950:	f023 0303 	bic.w	r3, r3, #3
 8007954:	f043 0302 	orr.w	r3, r3, #2
 8007958:	81a3      	strh	r3, [r4, #12]
 800795a:	e7e2      	b.n	8007922 <__smakebuf_r+0xc>
 800795c:	89a3      	ldrh	r3, [r4, #12]
 800795e:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8007962:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8007966:	81a3      	strh	r3, [r4, #12]
 8007968:	9b01      	ldr	r3, [sp, #4]
 800796a:	6020      	str	r0, [r4, #0]
 800796c:	b15b      	cbz	r3, 8007986 <__smakebuf_r+0x70>
 800796e:	4630      	mov	r0, r6
 8007970:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8007974:	f000 f81e 	bl	80079b4 <_isatty_r>
 8007978:	b128      	cbz	r0, 8007986 <__smakebuf_r+0x70>
 800797a:	89a3      	ldrh	r3, [r4, #12]
 800797c:	f023 0303 	bic.w	r3, r3, #3
 8007980:	f043 0301 	orr.w	r3, r3, #1
 8007984:	81a3      	strh	r3, [r4, #12]
 8007986:	89a3      	ldrh	r3, [r4, #12]
 8007988:	431d      	orrs	r5, r3
 800798a:	81a5      	strh	r5, [r4, #12]
 800798c:	e7cf      	b.n	800792e <__smakebuf_r+0x18>
	...

08007990 <_fstat_r>:
 8007990:	b538      	push	{r3, r4, r5, lr}
 8007992:	2300      	movs	r3, #0
 8007994:	4d06      	ldr	r5, [pc, #24]	@ (80079b0 <_fstat_r+0x20>)
 8007996:	4604      	mov	r4, r0
 8007998:	4608      	mov	r0, r1
 800799a:	4611      	mov	r1, r2
 800799c:	602b      	str	r3, [r5, #0]
 800799e:	f7fa fb9b 	bl	80020d8 <_fstat>
 80079a2:	1c43      	adds	r3, r0, #1
 80079a4:	d102      	bne.n	80079ac <_fstat_r+0x1c>
 80079a6:	682b      	ldr	r3, [r5, #0]
 80079a8:	b103      	cbz	r3, 80079ac <_fstat_r+0x1c>
 80079aa:	6023      	str	r3, [r4, #0]
 80079ac:	bd38      	pop	{r3, r4, r5, pc}
 80079ae:	bf00      	nop
 80079b0:	200004d4 	.word	0x200004d4

080079b4 <_isatty_r>:
 80079b4:	b538      	push	{r3, r4, r5, lr}
 80079b6:	2300      	movs	r3, #0
 80079b8:	4d05      	ldr	r5, [pc, #20]	@ (80079d0 <_isatty_r+0x1c>)
 80079ba:	4604      	mov	r4, r0
 80079bc:	4608      	mov	r0, r1
 80079be:	602b      	str	r3, [r5, #0]
 80079c0:	f7fa fb99 	bl	80020f6 <_isatty>
 80079c4:	1c43      	adds	r3, r0, #1
 80079c6:	d102      	bne.n	80079ce <_isatty_r+0x1a>
 80079c8:	682b      	ldr	r3, [r5, #0]
 80079ca:	b103      	cbz	r3, 80079ce <_isatty_r+0x1a>
 80079cc:	6023      	str	r3, [r4, #0]
 80079ce:	bd38      	pop	{r3, r4, r5, pc}
 80079d0:	200004d4 	.word	0x200004d4

080079d4 <abort>:
 80079d4:	2006      	movs	r0, #6
 80079d6:	b508      	push	{r3, lr}
 80079d8:	f000 f82c 	bl	8007a34 <raise>
 80079dc:	2001      	movs	r0, #1
 80079de:	f7fa fb2c 	bl	800203a <_exit>

080079e2 <_raise_r>:
 80079e2:	291f      	cmp	r1, #31
 80079e4:	b538      	push	{r3, r4, r5, lr}
 80079e6:	4605      	mov	r5, r0
 80079e8:	460c      	mov	r4, r1
 80079ea:	d904      	bls.n	80079f6 <_raise_r+0x14>
 80079ec:	2316      	movs	r3, #22
 80079ee:	6003      	str	r3, [r0, #0]
 80079f0:	f04f 30ff 	mov.w	r0, #4294967295
 80079f4:	bd38      	pop	{r3, r4, r5, pc}
 80079f6:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 80079f8:	b112      	cbz	r2, 8007a00 <_raise_r+0x1e>
 80079fa:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 80079fe:	b94b      	cbnz	r3, 8007a14 <_raise_r+0x32>
 8007a00:	4628      	mov	r0, r5
 8007a02:	f000 f831 	bl	8007a68 <_getpid_r>
 8007a06:	4622      	mov	r2, r4
 8007a08:	4601      	mov	r1, r0
 8007a0a:	4628      	mov	r0, r5
 8007a0c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8007a10:	f000 b818 	b.w	8007a44 <_kill_r>
 8007a14:	2b01      	cmp	r3, #1
 8007a16:	d00a      	beq.n	8007a2e <_raise_r+0x4c>
 8007a18:	1c59      	adds	r1, r3, #1
 8007a1a:	d103      	bne.n	8007a24 <_raise_r+0x42>
 8007a1c:	2316      	movs	r3, #22
 8007a1e:	6003      	str	r3, [r0, #0]
 8007a20:	2001      	movs	r0, #1
 8007a22:	e7e7      	b.n	80079f4 <_raise_r+0x12>
 8007a24:	2100      	movs	r1, #0
 8007a26:	4620      	mov	r0, r4
 8007a28:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8007a2c:	4798      	blx	r3
 8007a2e:	2000      	movs	r0, #0
 8007a30:	e7e0      	b.n	80079f4 <_raise_r+0x12>
	...

08007a34 <raise>:
 8007a34:	4b02      	ldr	r3, [pc, #8]	@ (8007a40 <raise+0xc>)
 8007a36:	4601      	mov	r1, r0
 8007a38:	6818      	ldr	r0, [r3, #0]
 8007a3a:	f7ff bfd2 	b.w	80079e2 <_raise_r>
 8007a3e:	bf00      	nop
 8007a40:	20000048 	.word	0x20000048

08007a44 <_kill_r>:
 8007a44:	b538      	push	{r3, r4, r5, lr}
 8007a46:	2300      	movs	r3, #0
 8007a48:	4d06      	ldr	r5, [pc, #24]	@ (8007a64 <_kill_r+0x20>)
 8007a4a:	4604      	mov	r4, r0
 8007a4c:	4608      	mov	r0, r1
 8007a4e:	4611      	mov	r1, r2
 8007a50:	602b      	str	r3, [r5, #0]
 8007a52:	f7fa fae2 	bl	800201a <_kill>
 8007a56:	1c43      	adds	r3, r0, #1
 8007a58:	d102      	bne.n	8007a60 <_kill_r+0x1c>
 8007a5a:	682b      	ldr	r3, [r5, #0]
 8007a5c:	b103      	cbz	r3, 8007a60 <_kill_r+0x1c>
 8007a5e:	6023      	str	r3, [r4, #0]
 8007a60:	bd38      	pop	{r3, r4, r5, pc}
 8007a62:	bf00      	nop
 8007a64:	200004d4 	.word	0x200004d4

08007a68 <_getpid_r>:
 8007a68:	f7fa bad0 	b.w	800200c <_getpid>

08007a6c <log>:
 8007a6c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007a6e:	4604      	mov	r4, r0
 8007a70:	460d      	mov	r5, r1
 8007a72:	f000 f835 	bl	8007ae0 <__ieee754_log>
 8007a76:	4622      	mov	r2, r4
 8007a78:	4606      	mov	r6, r0
 8007a7a:	460f      	mov	r7, r1
 8007a7c:	462b      	mov	r3, r5
 8007a7e:	4620      	mov	r0, r4
 8007a80:	4629      	mov	r1, r5
 8007a82:	f7f8 ffc3 	bl	8000a0c <__aeabi_dcmpun>
 8007a86:	b998      	cbnz	r0, 8007ab0 <log+0x44>
 8007a88:	2200      	movs	r2, #0
 8007a8a:	2300      	movs	r3, #0
 8007a8c:	4620      	mov	r0, r4
 8007a8e:	4629      	mov	r1, r5
 8007a90:	f7f8 ffb2 	bl	80009f8 <__aeabi_dcmpgt>
 8007a94:	b960      	cbnz	r0, 8007ab0 <log+0x44>
 8007a96:	2200      	movs	r2, #0
 8007a98:	2300      	movs	r3, #0
 8007a9a:	4620      	mov	r0, r4
 8007a9c:	4629      	mov	r1, r5
 8007a9e:	f7f8 ff83 	bl	80009a8 <__aeabi_dcmpeq>
 8007aa2:	b140      	cbz	r0, 8007ab6 <log+0x4a>
 8007aa4:	f7fe f902 	bl	8005cac <__errno>
 8007aa8:	2322      	movs	r3, #34	@ 0x22
 8007aaa:	2600      	movs	r6, #0
 8007aac:	4f06      	ldr	r7, [pc, #24]	@ (8007ac8 <log+0x5c>)
 8007aae:	6003      	str	r3, [r0, #0]
 8007ab0:	4630      	mov	r0, r6
 8007ab2:	4639      	mov	r1, r7
 8007ab4:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8007ab6:	f7fe f8f9 	bl	8005cac <__errno>
 8007aba:	2321      	movs	r3, #33	@ 0x21
 8007abc:	6003      	str	r3, [r0, #0]
 8007abe:	4803      	ldr	r0, [pc, #12]	@ (8007acc <log+0x60>)
 8007ac0:	e8bd 40f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, lr}
 8007ac4:	f000 b804 	b.w	8007ad0 <nan>
 8007ac8:	fff00000 	.word	0xfff00000
 8007acc:	08008052 	.word	0x08008052

08007ad0 <nan>:
 8007ad0:	2000      	movs	r0, #0
 8007ad2:	4901      	ldr	r1, [pc, #4]	@ (8007ad8 <nan+0x8>)
 8007ad4:	4770      	bx	lr
 8007ad6:	bf00      	nop
 8007ad8:	7ff80000 	.word	0x7ff80000
 8007adc:	00000000 	.word	0x00000000

08007ae0 <__ieee754_log>:
 8007ae0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ae4:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8007ae8:	4602      	mov	r2, r0
 8007aea:	460b      	mov	r3, r1
 8007aec:	460d      	mov	r5, r1
 8007aee:	b087      	sub	sp, #28
 8007af0:	da24      	bge.n	8007b3c <__ieee754_log+0x5c>
 8007af2:	f021 4400 	bic.w	r4, r1, #2147483648	@ 0x80000000
 8007af6:	4304      	orrs	r4, r0
 8007af8:	d108      	bne.n	8007b0c <__ieee754_log+0x2c>
 8007afa:	2200      	movs	r2, #0
 8007afc:	2300      	movs	r3, #0
 8007afe:	2000      	movs	r0, #0
 8007b00:	49cb      	ldr	r1, [pc, #812]	@ (8007e30 <__ieee754_log+0x350>)
 8007b02:	f7f8 fe13 	bl	800072c <__aeabi_ddiv>
 8007b06:	b007      	add	sp, #28
 8007b08:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007b0c:	2900      	cmp	r1, #0
 8007b0e:	da04      	bge.n	8007b1a <__ieee754_log+0x3a>
 8007b10:	f7f8 fb2a 	bl	8000168 <__aeabi_dsub>
 8007b14:	2200      	movs	r2, #0
 8007b16:	2300      	movs	r3, #0
 8007b18:	e7f3      	b.n	8007b02 <__ieee754_log+0x22>
 8007b1a:	2200      	movs	r2, #0
 8007b1c:	4bc5      	ldr	r3, [pc, #788]	@ (8007e34 <__ieee754_log+0x354>)
 8007b1e:	f7f8 fcdb 	bl	80004d8 <__aeabi_dmul>
 8007b22:	460b      	mov	r3, r1
 8007b24:	460d      	mov	r5, r1
 8007b26:	4602      	mov	r2, r0
 8007b28:	f06f 0135 	mvn.w	r1, #53	@ 0x35
 8007b2c:	48c2      	ldr	r0, [pc, #776]	@ (8007e38 <__ieee754_log+0x358>)
 8007b2e:	4285      	cmp	r5, r0
 8007b30:	dd06      	ble.n	8007b40 <__ieee754_log+0x60>
 8007b32:	4610      	mov	r0, r2
 8007b34:	4619      	mov	r1, r3
 8007b36:	f7f8 fb19 	bl	800016c <__adddf3>
 8007b3a:	e7e4      	b.n	8007b06 <__ieee754_log+0x26>
 8007b3c:	2100      	movs	r1, #0
 8007b3e:	e7f5      	b.n	8007b2c <__ieee754_log+0x4c>
 8007b40:	152c      	asrs	r4, r5, #20
 8007b42:	f2a4 34ff 	subw	r4, r4, #1023	@ 0x3ff
 8007b46:	f3c5 0513 	ubfx	r5, r5, #0, #20
 8007b4a:	440c      	add	r4, r1
 8007b4c:	f505 2115 	add.w	r1, r5, #610304	@ 0x95000
 8007b50:	f601 7164 	addw	r1, r1, #3940	@ 0xf64
 8007b54:	f401 1680 	and.w	r6, r1, #1048576	@ 0x100000
 8007b58:	f086 517f 	eor.w	r1, r6, #1069547520	@ 0x3fc00000
 8007b5c:	f481 1140 	eor.w	r1, r1, #3145728	@ 0x300000
 8007b60:	ea41 0305 	orr.w	r3, r1, r5
 8007b64:	4610      	mov	r0, r2
 8007b66:	4619      	mov	r1, r3
 8007b68:	2200      	movs	r2, #0
 8007b6a:	4bb4      	ldr	r3, [pc, #720]	@ (8007e3c <__ieee754_log+0x35c>)
 8007b6c:	f7f8 fafc 	bl	8000168 <__aeabi_dsub>
 8007b70:	1cab      	adds	r3, r5, #2
 8007b72:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8007b76:	2b02      	cmp	r3, #2
 8007b78:	4682      	mov	sl, r0
 8007b7a:	468b      	mov	fp, r1
 8007b7c:	f04f 0200 	mov.w	r2, #0
 8007b80:	eb04 5416 	add.w	r4, r4, r6, lsr #20
 8007b84:	dc53      	bgt.n	8007c2e <__ieee754_log+0x14e>
 8007b86:	2300      	movs	r3, #0
 8007b88:	f7f8 ff0e 	bl	80009a8 <__aeabi_dcmpeq>
 8007b8c:	b1d0      	cbz	r0, 8007bc4 <__ieee754_log+0xe4>
 8007b8e:	2c00      	cmp	r4, #0
 8007b90:	f000 8120 	beq.w	8007dd4 <__ieee754_log+0x2f4>
 8007b94:	4620      	mov	r0, r4
 8007b96:	f7f8 fc35 	bl	8000404 <__aeabi_i2d>
 8007b9a:	a391      	add	r3, pc, #580	@ (adr r3, 8007de0 <__ieee754_log+0x300>)
 8007b9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ba0:	4606      	mov	r6, r0
 8007ba2:	460f      	mov	r7, r1
 8007ba4:	f7f8 fc98 	bl	80004d8 <__aeabi_dmul>
 8007ba8:	a38f      	add	r3, pc, #572	@ (adr r3, 8007de8 <__ieee754_log+0x308>)
 8007baa:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bae:	4604      	mov	r4, r0
 8007bb0:	460d      	mov	r5, r1
 8007bb2:	4630      	mov	r0, r6
 8007bb4:	4639      	mov	r1, r7
 8007bb6:	f7f8 fc8f 	bl	80004d8 <__aeabi_dmul>
 8007bba:	4602      	mov	r2, r0
 8007bbc:	460b      	mov	r3, r1
 8007bbe:	4620      	mov	r0, r4
 8007bc0:	4629      	mov	r1, r5
 8007bc2:	e7b8      	b.n	8007b36 <__ieee754_log+0x56>
 8007bc4:	a38a      	add	r3, pc, #552	@ (adr r3, 8007df0 <__ieee754_log+0x310>)
 8007bc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007bca:	4650      	mov	r0, sl
 8007bcc:	4659      	mov	r1, fp
 8007bce:	f7f8 fc83 	bl	80004d8 <__aeabi_dmul>
 8007bd2:	4602      	mov	r2, r0
 8007bd4:	460b      	mov	r3, r1
 8007bd6:	2000      	movs	r0, #0
 8007bd8:	4999      	ldr	r1, [pc, #612]	@ (8007e40 <__ieee754_log+0x360>)
 8007bda:	f7f8 fac5 	bl	8000168 <__aeabi_dsub>
 8007bde:	4652      	mov	r2, sl
 8007be0:	4606      	mov	r6, r0
 8007be2:	460f      	mov	r7, r1
 8007be4:	465b      	mov	r3, fp
 8007be6:	4650      	mov	r0, sl
 8007be8:	4659      	mov	r1, fp
 8007bea:	f7f8 fc75 	bl	80004d8 <__aeabi_dmul>
 8007bee:	4602      	mov	r2, r0
 8007bf0:	460b      	mov	r3, r1
 8007bf2:	4630      	mov	r0, r6
 8007bf4:	4639      	mov	r1, r7
 8007bf6:	f7f8 fc6f 	bl	80004d8 <__aeabi_dmul>
 8007bfa:	4606      	mov	r6, r0
 8007bfc:	460f      	mov	r7, r1
 8007bfe:	b914      	cbnz	r4, 8007c06 <__ieee754_log+0x126>
 8007c00:	4632      	mov	r2, r6
 8007c02:	463b      	mov	r3, r7
 8007c04:	e0a0      	b.n	8007d48 <__ieee754_log+0x268>
 8007c06:	4620      	mov	r0, r4
 8007c08:	f7f8 fbfc 	bl	8000404 <__aeabi_i2d>
 8007c0c:	a374      	add	r3, pc, #464	@ (adr r3, 8007de0 <__ieee754_log+0x300>)
 8007c0e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c12:	4680      	mov	r8, r0
 8007c14:	4689      	mov	r9, r1
 8007c16:	f7f8 fc5f 	bl	80004d8 <__aeabi_dmul>
 8007c1a:	a373      	add	r3, pc, #460	@ (adr r3, 8007de8 <__ieee754_log+0x308>)
 8007c1c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c20:	4604      	mov	r4, r0
 8007c22:	460d      	mov	r5, r1
 8007c24:	4640      	mov	r0, r8
 8007c26:	4649      	mov	r1, r9
 8007c28:	f7f8 fc56 	bl	80004d8 <__aeabi_dmul>
 8007c2c:	e0a5      	b.n	8007d7a <__ieee754_log+0x29a>
 8007c2e:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8007c32:	f7f8 fa9b 	bl	800016c <__adddf3>
 8007c36:	4602      	mov	r2, r0
 8007c38:	460b      	mov	r3, r1
 8007c3a:	4650      	mov	r0, sl
 8007c3c:	4659      	mov	r1, fp
 8007c3e:	f7f8 fd75 	bl	800072c <__aeabi_ddiv>
 8007c42:	e9cd 0100 	strd	r0, r1, [sp]
 8007c46:	4620      	mov	r0, r4
 8007c48:	f7f8 fbdc 	bl	8000404 <__aeabi_i2d>
 8007c4c:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007c50:	e9cd 0102 	strd	r0, r1, [sp, #8]
 8007c54:	4610      	mov	r0, r2
 8007c56:	4619      	mov	r1, r3
 8007c58:	f7f8 fc3e 	bl	80004d8 <__aeabi_dmul>
 8007c5c:	4602      	mov	r2, r0
 8007c5e:	460b      	mov	r3, r1
 8007c60:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8007c64:	f7f8 fc38 	bl	80004d8 <__aeabi_dmul>
 8007c68:	a363      	add	r3, pc, #396	@ (adr r3, 8007df8 <__ieee754_log+0x318>)
 8007c6a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c6e:	4680      	mov	r8, r0
 8007c70:	4689      	mov	r9, r1
 8007c72:	f7f8 fc31 	bl	80004d8 <__aeabi_dmul>
 8007c76:	a362      	add	r3, pc, #392	@ (adr r3, 8007e00 <__ieee754_log+0x320>)
 8007c78:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c7c:	f7f8 fa76 	bl	800016c <__adddf3>
 8007c80:	4642      	mov	r2, r8
 8007c82:	464b      	mov	r3, r9
 8007c84:	f7f8 fc28 	bl	80004d8 <__aeabi_dmul>
 8007c88:	a35f      	add	r3, pc, #380	@ (adr r3, 8007e08 <__ieee754_log+0x328>)
 8007c8a:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007c8e:	f7f8 fa6d 	bl	800016c <__adddf3>
 8007c92:	4642      	mov	r2, r8
 8007c94:	464b      	mov	r3, r9
 8007c96:	f7f8 fc1f 	bl	80004d8 <__aeabi_dmul>
 8007c9a:	a35d      	add	r3, pc, #372	@ (adr r3, 8007e10 <__ieee754_log+0x330>)
 8007c9c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007ca0:	f7f8 fa64 	bl	800016c <__adddf3>
 8007ca4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8007ca8:	f7f8 fc16 	bl	80004d8 <__aeabi_dmul>
 8007cac:	a35a      	add	r3, pc, #360	@ (adr r3, 8007e18 <__ieee754_log+0x338>)
 8007cae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cb2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8007cb6:	4640      	mov	r0, r8
 8007cb8:	4649      	mov	r1, r9
 8007cba:	f7f8 fc0d 	bl	80004d8 <__aeabi_dmul>
 8007cbe:	a358      	add	r3, pc, #352	@ (adr r3, 8007e20 <__ieee754_log+0x340>)
 8007cc0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cc4:	f7f8 fa52 	bl	800016c <__adddf3>
 8007cc8:	4642      	mov	r2, r8
 8007cca:	464b      	mov	r3, r9
 8007ccc:	f7f8 fc04 	bl	80004d8 <__aeabi_dmul>
 8007cd0:	a355      	add	r3, pc, #340	@ (adr r3, 8007e28 <__ieee754_log+0x348>)
 8007cd2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007cd6:	f7f8 fa49 	bl	800016c <__adddf3>
 8007cda:	4642      	mov	r2, r8
 8007cdc:	464b      	mov	r3, r9
 8007cde:	f7f8 fbfb 	bl	80004d8 <__aeabi_dmul>
 8007ce2:	4602      	mov	r2, r0
 8007ce4:	460b      	mov	r3, r1
 8007ce6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8007cea:	f7f8 fa3f 	bl	800016c <__adddf3>
 8007cee:	f5a5 26c2 	sub.w	r6, r5, #397312	@ 0x61000
 8007cf2:	f5c5 25d7 	rsb	r5, r5, #440320	@ 0x6b800
 8007cf6:	f2a6 467a 	subw	r6, r6, #1146	@ 0x47a
 8007cfa:	3551      	adds	r5, #81	@ 0x51
 8007cfc:	4335      	orrs	r5, r6
 8007cfe:	2d00      	cmp	r5, #0
 8007d00:	4680      	mov	r8, r0
 8007d02:	4689      	mov	r9, r1
 8007d04:	dd48      	ble.n	8007d98 <__ieee754_log+0x2b8>
 8007d06:	2200      	movs	r2, #0
 8007d08:	4b4d      	ldr	r3, [pc, #308]	@ (8007e40 <__ieee754_log+0x360>)
 8007d0a:	4650      	mov	r0, sl
 8007d0c:	4659      	mov	r1, fp
 8007d0e:	f7f8 fbe3 	bl	80004d8 <__aeabi_dmul>
 8007d12:	4652      	mov	r2, sl
 8007d14:	465b      	mov	r3, fp
 8007d16:	f7f8 fbdf 	bl	80004d8 <__aeabi_dmul>
 8007d1a:	4602      	mov	r2, r0
 8007d1c:	460b      	mov	r3, r1
 8007d1e:	4606      	mov	r6, r0
 8007d20:	460f      	mov	r7, r1
 8007d22:	4640      	mov	r0, r8
 8007d24:	4649      	mov	r1, r9
 8007d26:	f7f8 fa21 	bl	800016c <__adddf3>
 8007d2a:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007d2e:	f7f8 fbd3 	bl	80004d8 <__aeabi_dmul>
 8007d32:	4680      	mov	r8, r0
 8007d34:	4689      	mov	r9, r1
 8007d36:	b964      	cbnz	r4, 8007d52 <__ieee754_log+0x272>
 8007d38:	4602      	mov	r2, r0
 8007d3a:	460b      	mov	r3, r1
 8007d3c:	4630      	mov	r0, r6
 8007d3e:	4639      	mov	r1, r7
 8007d40:	f7f8 fa12 	bl	8000168 <__aeabi_dsub>
 8007d44:	4602      	mov	r2, r0
 8007d46:	460b      	mov	r3, r1
 8007d48:	4650      	mov	r0, sl
 8007d4a:	4659      	mov	r1, fp
 8007d4c:	f7f8 fa0c 	bl	8000168 <__aeabi_dsub>
 8007d50:	e6d9      	b.n	8007b06 <__ieee754_log+0x26>
 8007d52:	a323      	add	r3, pc, #140	@ (adr r3, 8007de0 <__ieee754_log+0x300>)
 8007d54:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d58:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007d5c:	f7f8 fbbc 	bl	80004d8 <__aeabi_dmul>
 8007d60:	a321      	add	r3, pc, #132	@ (adr r3, 8007de8 <__ieee754_log+0x308>)
 8007d62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007d66:	4604      	mov	r4, r0
 8007d68:	460d      	mov	r5, r1
 8007d6a:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007d6e:	f7f8 fbb3 	bl	80004d8 <__aeabi_dmul>
 8007d72:	4642      	mov	r2, r8
 8007d74:	464b      	mov	r3, r9
 8007d76:	f7f8 f9f9 	bl	800016c <__adddf3>
 8007d7a:	4602      	mov	r2, r0
 8007d7c:	460b      	mov	r3, r1
 8007d7e:	4630      	mov	r0, r6
 8007d80:	4639      	mov	r1, r7
 8007d82:	f7f8 f9f1 	bl	8000168 <__aeabi_dsub>
 8007d86:	4652      	mov	r2, sl
 8007d88:	465b      	mov	r3, fp
 8007d8a:	f7f8 f9ed 	bl	8000168 <__aeabi_dsub>
 8007d8e:	4602      	mov	r2, r0
 8007d90:	460b      	mov	r3, r1
 8007d92:	4620      	mov	r0, r4
 8007d94:	4629      	mov	r1, r5
 8007d96:	e7d9      	b.n	8007d4c <__ieee754_log+0x26c>
 8007d98:	4602      	mov	r2, r0
 8007d9a:	460b      	mov	r3, r1
 8007d9c:	4650      	mov	r0, sl
 8007d9e:	4659      	mov	r1, fp
 8007da0:	f7f8 f9e2 	bl	8000168 <__aeabi_dsub>
 8007da4:	e9dd 2300 	ldrd	r2, r3, [sp]
 8007da8:	f7f8 fb96 	bl	80004d8 <__aeabi_dmul>
 8007dac:	4606      	mov	r6, r0
 8007dae:	460f      	mov	r7, r1
 8007db0:	2c00      	cmp	r4, #0
 8007db2:	f43f af25 	beq.w	8007c00 <__ieee754_log+0x120>
 8007db6:	a30a      	add	r3, pc, #40	@ (adr r3, 8007de0 <__ieee754_log+0x300>)
 8007db8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007dbc:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007dc0:	f7f8 fb8a 	bl	80004d8 <__aeabi_dmul>
 8007dc4:	a308      	add	r3, pc, #32	@ (adr r3, 8007de8 <__ieee754_log+0x308>)
 8007dc6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8007dca:	4604      	mov	r4, r0
 8007dcc:	460d      	mov	r5, r1
 8007dce:	e9dd 0102 	ldrd	r0, r1, [sp, #8]
 8007dd2:	e729      	b.n	8007c28 <__ieee754_log+0x148>
 8007dd4:	2000      	movs	r0, #0
 8007dd6:	2100      	movs	r1, #0
 8007dd8:	e695      	b.n	8007b06 <__ieee754_log+0x26>
 8007dda:	bf00      	nop
 8007ddc:	f3af 8000 	nop.w
 8007de0:	fee00000 	.word	0xfee00000
 8007de4:	3fe62e42 	.word	0x3fe62e42
 8007de8:	35793c76 	.word	0x35793c76
 8007dec:	3dea39ef 	.word	0x3dea39ef
 8007df0:	55555555 	.word	0x55555555
 8007df4:	3fd55555 	.word	0x3fd55555
 8007df8:	df3e5244 	.word	0xdf3e5244
 8007dfc:	3fc2f112 	.word	0x3fc2f112
 8007e00:	96cb03de 	.word	0x96cb03de
 8007e04:	3fc74664 	.word	0x3fc74664
 8007e08:	94229359 	.word	0x94229359
 8007e0c:	3fd24924 	.word	0x3fd24924
 8007e10:	55555593 	.word	0x55555593
 8007e14:	3fe55555 	.word	0x3fe55555
 8007e18:	d078c69f 	.word	0xd078c69f
 8007e1c:	3fc39a09 	.word	0x3fc39a09
 8007e20:	1d8e78af 	.word	0x1d8e78af
 8007e24:	3fcc71c5 	.word	0x3fcc71c5
 8007e28:	9997fa04 	.word	0x9997fa04
 8007e2c:	3fd99999 	.word	0x3fd99999
 8007e30:	c3500000 	.word	0xc3500000
 8007e34:	43500000 	.word	0x43500000
 8007e38:	7fefffff 	.word	0x7fefffff
 8007e3c:	3ff00000 	.word	0x3ff00000
 8007e40:	3fe00000 	.word	0x3fe00000

08007e44 <_init>:
 8007e44:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e46:	bf00      	nop
 8007e48:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e4a:	bc08      	pop	{r3}
 8007e4c:	469e      	mov	lr, r3
 8007e4e:	4770      	bx	lr

08007e50 <_fini>:
 8007e50:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8007e52:	bf00      	nop
 8007e54:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8007e56:	bc08      	pop	{r3}
 8007e58:	469e      	mov	lr, r3
 8007e5a:	4770      	bx	lr
