INFO: [VRFC 10-2263] Analyzing Verilog file "/home/esteban/UNAL/AnalogElectrinicsII/labs/lab01-alu-grupo05/alu/alu.srcs/sources_1/imports/src/display/BCDtoSSeg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module BCDtoSSeg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/esteban/UNAL/AnalogElectrinicsII/labs/lab01-alu-grupo05/alu/alu.srcs/sources_1/imports/alu/alu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module alu
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/esteban/UNAL/AnalogElectrinicsII/labs/lab01-alu-grupo05/alu/alu.srcs/sources_1/imports/src/multiplicacion/multiplicador.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multiplicador
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/esteban/UNAL/AnalogElectrinicsII/labs/lab01-alu-grupo05/alu/alu.srcs/sources_1/imports/src/sum4bcc/sum4b.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sum4b
INFO: [VRFC 10-2458] undeclared symbol Cout, assumed default net type wire [/home/esteban/UNAL/AnalogElectrinicsII/labs/lab01-alu-grupo05/alu/alu.srcs/sources_1/imports/src/sum4bcc/sum4b.v:14]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/esteban/UNAL/AnalogElectrinicsII/labs/lab01-alu-grupo05/alu/alu.srcs/sim_1/imports/alu/testbench.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module testbench
