

================================================================
== Vitis HLS Report for 'histogram'
================================================================
* Date:           Sun Jun 23 03:41:49 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        histogram
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcvu35p-fsvh2104-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  3.354 ns|     1.35 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     8004|     8004|  40.020 us|  40.020 us|  8005|  8005|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_14_1  |     8002|     8002|        11|          8|          1|  1000|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+--------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT  | URAM|
+---------------------+---------+------+---------+--------+-----+
|DSP                  |        -|     -|        -|       -|    -|
|Expression           |        -|     -|        0|     119|    -|
|FIFO                 |        -|     -|        -|       -|    -|
|Instance             |        -|     3|      457|     701|    -|
|Memory               |        -|     -|        -|       -|    -|
|Multiplexer          |        -|     -|        -|     117|    -|
|Register             |        -|     -|      237|       -|    -|
+---------------------+---------+------+---------+--------+-----+
|Total                |        0|     3|      694|     937|    0|
+---------------------+---------+------+---------+--------+-----+
|Available SLR        |     1344|  2976|   871680|  435840|  320|
+---------------------+---------+------+---------+--------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+
|Available            |     2688|  5952|  1743360|  871680|  640|
+---------------------+---------+------+---------+--------+-----+
|Utilization (%)      |        0|    ~0|       ~0|      ~0|    0|
+---------------------+---------+------+---------+--------+-----+

+ Detail: 
    * Instance: 
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance             |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |dadd_64ns_64ns_64_5_full_dsp_1_U1  |dadd_64ns_64ns_64_5_full_dsp_1  |        0|   3|  457|  701|    0|
    |dcmp_64ns_64ns_1_2_no_dsp_1_U2     |dcmp_64ns_64ns_1_2_no_dsp_1     |        0|   0|    0|    0|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                              |                                |        0|   3|  457|  701|    0|
    +-----------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------+----------+----+---+----+------------+------------+
    |     Variable Name     | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------+----------+----+---+----+------------+------------+
    |add_ln14_fu_120_p2     |         +|   0|  0|  17|          10|           1|
    |and_ln16_fu_171_p2     |       and|   0|  0|   2|           1|           1|
    |ap_condition_189       |       and|   0|  0|   2|           1|           1|
    |icmp_ln14_fu_114_p2    |      icmp|   0|  0|  17|          10|           6|
    |icmp_ln16_1_fu_161_p2  |      icmp|   0|  0|  59|          52|           1|
    |icmp_ln16_fu_155_p2    |      icmp|   0|  0|  18|          11|           2|
    |or_ln16_fu_167_p2      |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0          |       xor|   0|  0|   2|           1|           2|
    +-----------------------+----------+----+---+----+------------+------------+
    |Total                  |          |   0|  0| 119|          87|          15|
    +-----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------------------------+----+-----------+-----+-----------+
    |             Name            | LUT| Input Size| Bits| Total Bits|
    +-----------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                    |  49|          9|    1|          9|
    |ap_done_int                  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0      |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1      |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_1         |   9|          2|   10|         20|
    |hist_address0                |  14|          3|   10|         30|
    |i_fu_54                      |   9|          2|   10|         20|
    +-----------------------------+----+-----------+-----+-----------+
    |Total                        | 117|         24|   35|         87|
    +-----------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |add_i_reg_251                |  64|   0|   64|          0|
    |and_ln16_reg_227             |   1|   0|    1|          0|
    |ap_CS_fsm                    |   8|   0|    8|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |hist_addr_reg_236            |  10|   0|   10|          0|
    |hist_load_reg_241            |  64|   0|   64|          0|
    |i_fu_54                      |  10|   0|   10|          0|
    |icmp_ln14_reg_197            |   1|   0|    1|          0|
    |icmp_ln16_1_reg_222          |   1|   0|    1|          0|
    |icmp_ln16_reg_217            |   1|   0|    1|          0|
    |temp_reg_211                 |  64|   0|   64|          0|
    |zext_ln14_reg_201            |  10|   0|   64|         54|
    +-----------------------------+----+----+-----+-----------+
    |Total                        | 237|   0|  291|         54|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+---------------+-----+-----+------------+--------------+--------------+
|   RTL Ports   | Dir | Bits|  Protocol  | Source Object|    C Type    |
+---------------+-----+-----+------------+--------------+--------------+
|ap_clk         |   in|    1|  ap_ctrl_hs|     histogram|  return value|
|ap_rst         |   in|    1|  ap_ctrl_hs|     histogram|  return value|
|ap_start       |   in|    1|  ap_ctrl_hs|     histogram|  return value|
|ap_done        |  out|    1|  ap_ctrl_hs|     histogram|  return value|
|ap_idle        |  out|    1|  ap_ctrl_hs|     histogram|  return value|
|ap_ready       |  out|    1|  ap_ctrl_hs|     histogram|  return value|
|f_address0     |  out|   10|   ap_memory|             f|         array|
|f_ce0          |  out|    1|   ap_memory|             f|         array|
|f_q0           |   in|   32|   ap_memory|             f|         array|
|w_address0     |  out|   10|   ap_memory|             w|         array|
|w_ce0          |  out|    1|   ap_memory|             w|         array|
|w_q0           |   in|   64|   ap_memory|             w|         array|
|hist_address0  |  out|   10|   ap_memory|          hist|         array|
|hist_ce0       |  out|    1|   ap_memory|          hist|         array|
|hist_we0       |  out|    1|   ap_memory|          hist|         array|
|hist_d0        |  out|   64|   ap_memory|          hist|         array|
|hist_q0        |   in|   64|   ap_memory|          hist|         array|
+---------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 8, depth = 11


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 11
* Pipeline : 1
  Pipeline-0 : II = 8, D = 11, States = { 1 2 3 4 5 6 7 8 9 10 11 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.85>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%i = alloca i32 1" [HLS-benchmarks/DSS/histogram/src/histogram.cpp:14]   --->   Operation 14 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%spectopmodule_ln12 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_1" [HLS-benchmarks/DSS/histogram/src/histogram.cpp:12]   --->   Operation 15 'spectopmodule' 'spectopmodule_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %f, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %f"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %w, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %w"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %hist, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i64 %hist"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.46ns)   --->   "%store_ln14 = store i10 0, i10 %i" [HLS-benchmarks/DSS/histogram/src/histogram.cpp:14]   --->   Operation 22 'store' 'store_ln14' <Predicate = true> <Delay = 0.46>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln14 = br void %for.body" [HLS-benchmarks/DSS/histogram/src/histogram.cpp:14]   --->   Operation 23 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%i_1 = load i10 %i" [HLS-benchmarks/DSS/histogram/src/histogram.cpp:14]   --->   Operation 24 'load' 'i_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.93ns)   --->   "%icmp_ln14 = icmp_eq  i10 %i_1, i10 1000" [HLS-benchmarks/DSS/histogram/src/histogram.cpp:14]   --->   Operation 25 'icmp' 'icmp_ln14' <Predicate = true> <Delay = 0.93> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.93ns)   --->   "%add_ln14 = add i10 %i_1, i10 1" [HLS-benchmarks/DSS/histogram/src/histogram.cpp:14]   --->   Operation 26 'add' 'add_ln14' <Predicate = true> <Delay = 0.93> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.93> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln14 = br i1 %icmp_ln14, void %for.body.split, void %for.end" [HLS-benchmarks/DSS/histogram/src/histogram.cpp:14]   --->   Operation 27 'br' 'br_ln14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%zext_ln14 = zext i10 %i_1" [HLS-benchmarks/DSS/histogram/src/histogram.cpp:14]   --->   Operation 28 'zext' 'zext_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%w_addr = getelementptr i64 %w, i64 0, i64 %zext_ln14" [HLS-benchmarks/DSS/histogram/src/histogram.cpp:15]   --->   Operation 29 'getelementptr' 'w_addr' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (1.29ns)   --->   "%w_load = load i10 %w_addr" [HLS-benchmarks/DSS/histogram/src/histogram.cpp:15]   --->   Operation 30 'load' 'w_load' <Predicate = (!icmp_ln14)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000> <RAM>
ST_1 : Operation 31 [1/1] (0.46ns)   --->   "%store_ln14 = store i10 %add_ln14, i10 %i" [HLS-benchmarks/DSS/histogram/src/histogram.cpp:14]   --->   Operation 31 'store' 'store_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.46>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln14 = br void %for.body" [HLS-benchmarks/DSS/histogram/src/histogram.cpp:14]   --->   Operation 32 'br' 'br_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 3.35>
ST_2 : Operation 33 [1/2] (1.29ns)   --->   "%w_load = load i10 %w_addr" [HLS-benchmarks/DSS/histogram/src/histogram.cpp:15]   --->   Operation 33 'load' 'w_load' <Predicate = (!icmp_ln14)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000> <RAM>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%temp = bitcast i64 %w_load" [HLS-benchmarks/DSS/histogram/src/histogram.cpp:15]   --->   Operation 34 'bitcast' 'temp' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%tmp = partselect i11 @_ssdm_op_PartSelect.i11.i64.i32.i32, i64 %w_load, i32 52, i32 62" [HLS-benchmarks/DSS/histogram/src/histogram.cpp:16]   --->   Operation 35 'partselect' 'tmp' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln16 = trunc i64 %w_load" [HLS-benchmarks/DSS/histogram/src/histogram.cpp:16]   --->   Operation 36 'trunc' 'trunc_ln16' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.96ns)   --->   "%icmp_ln16 = icmp_ne  i11 %tmp, i11 2047" [HLS-benchmarks/DSS/histogram/src/histogram.cpp:16]   --->   Operation 37 'icmp' 'icmp_ln16' <Predicate = (!icmp_ln14)> <Delay = 0.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (1.31ns)   --->   "%icmp_ln16_1 = icmp_eq  i52 %trunc_ln16, i52 0" [HLS-benchmarks/DSS/histogram/src/histogram.cpp:16]   --->   Operation 38 'icmp' 'icmp_ln16_1' <Predicate = (!icmp_ln14)> <Delay = 1.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 39 [2/2] (2.05ns)   --->   "%tmp_1 = fcmp_oge  i64 %temp, i64 0" [HLS-benchmarks/DSS/histogram/src/histogram.cpp:16]   --->   Operation 39 'dcmp' 'tmp_1' <Predicate = (!icmp_ln14)> <Delay = 2.05> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 2.20>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%specpipeline_ln14 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_0" [HLS-benchmarks/DSS/histogram/src/histogram.cpp:14]   --->   Operation 40 'specpipeline' 'specpipeline_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%speclooptripcount_ln14 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1000, i64 1000, i64 1000" [HLS-benchmarks/DSS/histogram/src/histogram.cpp:14]   --->   Operation 41 'speclooptripcount' 'speclooptripcount_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%specloopname_ln14 = specloopname void @_ssdm_op_SpecLoopName, void @empty_2" [HLS-benchmarks/DSS/histogram/src/histogram.cpp:14]   --->   Operation 42 'specloopname' 'specloopname_ln14' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (0.00ns) (grouped into LUT with out node and_ln16)   --->   "%or_ln16 = or i1 %icmp_ln16_1, i1 %icmp_ln16" [HLS-benchmarks/DSS/histogram/src/histogram.cpp:16]   --->   Operation 43 'or' 'or_ln16' <Predicate = (!icmp_ln14)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/2] (2.05ns)   --->   "%tmp_1 = fcmp_oge  i64 %temp, i64 0" [HLS-benchmarks/DSS/histogram/src/histogram.cpp:16]   --->   Operation 44 'dcmp' 'tmp_1' <Predicate = (!icmp_ln14)> <Delay = 2.05> <CoreInst = "DCompare">   --->   Core 38 'DCompare' <Latency = 1> <II = 1> <Delay = 2.05> <FuncUnit> <Opcode : 'dcmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 45 [1/1] (0.14ns) (out node of the LUT)   --->   "%and_ln16 = and i1 %or_ln16, i1 %tmp_1" [HLS-benchmarks/DSS/histogram/src/histogram.cpp:16]   --->   Operation 45 'and' 'and_ln16' <Predicate = (!icmp_ln14)> <Delay = 0.14> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.14> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln16 = br i1 %and_ln16, void %for.inc, void %if.then" [HLS-benchmarks/DSS/histogram/src/histogram.cpp:16]   --->   Operation 46 'br' 'br_ln16' <Predicate = (!icmp_ln14)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%f_addr = getelementptr i32 %f, i64 0, i64 %zext_ln14" [HLS-benchmarks/DSS/histogram/src/histogram.cpp:17]   --->   Operation 47 'getelementptr' 'f_addr' <Predicate = (!icmp_ln14 & and_ln16)> <Delay = 0.00>
ST_3 : Operation 48 [2/2] (1.29ns)   --->   "%f_load = load i10 %f_addr" [HLS-benchmarks/DSS/histogram/src/histogram.cpp:17]   --->   Operation 48 'load' 'f_load' <Predicate = (!icmp_ln14 & and_ln16)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%ret_ln25 = ret" [HLS-benchmarks/DSS/histogram/src/histogram.cpp:25]   --->   Operation 63 'ret' 'ret_ln25' <Predicate = (icmp_ln14)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 2.59>
ST_4 : Operation 49 [1/2] (1.29ns)   --->   "%f_load = load i10 %f_addr" [HLS-benchmarks/DSS/histogram/src/histogram.cpp:17]   --->   Operation 49 'load' 'f_load' <Predicate = (!icmp_ln14 & and_ln16)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 1000> <RAM>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%zext_ln17 = zext i32 %f_load" [HLS-benchmarks/DSS/histogram/src/histogram.cpp:17]   --->   Operation 50 'zext' 'zext_ln17' <Predicate = (!icmp_ln14 & and_ln16)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%hist_addr = getelementptr i64 %hist, i64 0, i64 %zext_ln17" [HLS-benchmarks/DSS/histogram/src/histogram.cpp:17]   --->   Operation 51 'getelementptr' 'hist_addr' <Predicate = (!icmp_ln14 & and_ln16)> <Delay = 0.00>
ST_4 : Operation 52 [2/2] (1.29ns)   --->   "%hist_load = load i10 %hist_addr" [HLS-benchmarks/DSS/histogram/src/histogram.cpp:17]   --->   Operation 52 'load' 'hist_load' <Predicate = (!icmp_ln14 & and_ln16)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000> <RAM>

State 5 <SV = 4> <Delay = 1.29>
ST_5 : Operation 53 [1/2] (1.29ns)   --->   "%hist_load = load i10 %hist_addr" [HLS-benchmarks/DSS/histogram/src/histogram.cpp:17]   --->   Operation 53 'load' 'hist_load' <Predicate = (!icmp_ln14 & and_ln16)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000> <RAM>

State 6 <SV = 5> <Delay = 3.17>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%x = bitcast i64 %hist_load" [HLS-benchmarks/DSS/histogram/src/histogram.cpp:17]   --->   Operation 54 'bitcast' 'x' <Predicate = (!icmp_ln14 & and_ln16)> <Delay = 0.00>
ST_6 : Operation 55 [5/5] (3.17ns)   --->   "%add_i = dadd i64 %x, i64 %temp" [HLS-benchmarks/DSS/histogram/src/g.cpp:16->HLS-benchmarks/DSS/histogram/src/histogram.cpp:21]   --->   Operation 55 'dadd' 'add_i' <Predicate = (!icmp_ln14 & and_ln16)> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 3.17>
ST_7 : Operation 56 [4/5] (3.17ns)   --->   "%add_i = dadd i64 %x, i64 %temp" [HLS-benchmarks/DSS/histogram/src/g.cpp:16->HLS-benchmarks/DSS/histogram/src/histogram.cpp:21]   --->   Operation 56 'dadd' 'add_i' <Predicate = (!icmp_ln14 & and_ln16)> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 3.17>
ST_8 : Operation 57 [3/5] (3.17ns)   --->   "%add_i = dadd i64 %x, i64 %temp" [HLS-benchmarks/DSS/histogram/src/g.cpp:16->HLS-benchmarks/DSS/histogram/src/histogram.cpp:21]   --->   Operation 57 'dadd' 'add_i' <Predicate = (!icmp_ln14 & and_ln16)> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 3.17>
ST_9 : Operation 58 [2/5] (3.17ns)   --->   "%add_i = dadd i64 %x, i64 %temp" [HLS-benchmarks/DSS/histogram/src/g.cpp:16->HLS-benchmarks/DSS/histogram/src/histogram.cpp:21]   --->   Operation 58 'dadd' 'add_i' <Predicate = (and_ln16)> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 3.17>
ST_10 : Operation 59 [1/5] (3.17ns)   --->   "%add_i = dadd i64 %x, i64 %temp" [HLS-benchmarks/DSS/histogram/src/g.cpp:16->HLS-benchmarks/DSS/histogram/src/histogram.cpp:21]   --->   Operation 59 'dadd' 'add_i' <Predicate = (and_ln16)> <Delay = 3.17> <CoreInst = "DAddSub_fulldsp">   --->   Core 37 'DAddSub_fulldsp' <Latency = 4> <II = 1> <Delay = 3.17> <FuncUnit> <Opcode : 'dadd' 'dsub'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 1.29>
ST_11 : Operation 60 [1/1] (0.00ns)   --->   "%bitcast_ln16 = bitcast i64 %add_i" [HLS-benchmarks/DSS/histogram/src/g.cpp:16->HLS-benchmarks/DSS/histogram/src/histogram.cpp:21]   --->   Operation 60 'bitcast' 'bitcast_ln16' <Predicate = (and_ln16)> <Delay = 0.00>
ST_11 : Operation 61 [1/1] (1.29ns)   --->   "%store_ln16 = store i64 %bitcast_ln16, i10 %hist_addr" [HLS-benchmarks/DSS/histogram/src/g.cpp:16->HLS-benchmarks/DSS/histogram/src/histogram.cpp:21]   --->   Operation 61 'store' 'store_ln16' <Predicate = (and_ln16)> <Delay = 1.29> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.29> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 64> <Depth = 1000> <RAM>
ST_11 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln23 = br void %for.inc" [HLS-benchmarks/DSS/histogram/src/histogram.cpp:23]   --->   Operation 62 'br' 'br_ln23' <Predicate = (and_ln16)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ f]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ w]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ hist]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[23]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
i                      (alloca           ) [ 010000000000]
spectopmodule_ln12     (spectopmodule    ) [ 000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000]
specinterface_ln0      (specinterface    ) [ 000000000000]
specbitsmap_ln0        (specbitsmap      ) [ 000000000000]
store_ln14             (store            ) [ 000000000000]
br_ln14                (br               ) [ 000000000000]
i_1                    (load             ) [ 000000000000]
icmp_ln14              (icmp             ) [ 011111111000]
add_ln14               (add              ) [ 000000000000]
br_ln14                (br               ) [ 000000000000]
zext_ln14              (zext             ) [ 001100000000]
w_addr                 (getelementptr    ) [ 001000000000]
store_ln14             (store            ) [ 000000000000]
br_ln14                (br               ) [ 000000000000]
w_load                 (load             ) [ 000000000000]
temp                   (bitcast          ) [ 011111111110]
tmp                    (partselect       ) [ 000000000000]
trunc_ln16             (trunc            ) [ 000000000000]
icmp_ln16              (icmp             ) [ 000100000000]
icmp_ln16_1            (icmp             ) [ 000100000000]
specpipeline_ln14      (specpipeline     ) [ 000000000000]
speclooptripcount_ln14 (speclooptripcount) [ 000000000000]
specloopname_ln14      (specloopname     ) [ 000000000000]
or_ln16                (or               ) [ 000000000000]
tmp_1                  (dcmp             ) [ 000000000000]
and_ln16               (and              ) [ 011111111111]
br_ln16                (br               ) [ 000000000000]
f_addr                 (getelementptr    ) [ 000010000000]
f_load                 (load             ) [ 000000000000]
zext_ln17              (zext             ) [ 000000000000]
hist_addr              (getelementptr    ) [ 011101111111]
hist_load              (load             ) [ 000000100000]
x                      (bitcast          ) [ 011000011110]
add_i                  (dadd             ) [ 000100000001]
bitcast_ln16           (bitcast          ) [ 000000000000]
store_ln16             (store            ) [ 000000000000]
br_ln23                (br               ) [ 000000000000]
ret_ln25               (ret              ) [ 000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="f">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="f"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="w">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="w"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="hist">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="hist"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i11.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="54" class="1004" name="i_fu_54">
<pin_list>
<pin id="55" dir="0" index="0" bw="1" slack="0"/>
<pin id="56" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="58" class="1004" name="w_addr_gep_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="64" slack="0"/>
<pin id="60" dir="0" index="1" bw="1" slack="0"/>
<pin id="61" dir="0" index="2" bw="10" slack="0"/>
<pin id="62" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="w_addr/1 "/>
</bind>
</comp>

<comp id="65" class="1004" name="grp_access_fu_65">
<pin_list>
<pin id="66" dir="0" index="0" bw="10" slack="0"/>
<pin id="67" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="68" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="69" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="w_load/1 "/>
</bind>
</comp>

<comp id="71" class="1004" name="f_addr_gep_fu_71">
<pin_list>
<pin id="72" dir="0" index="0" bw="32" slack="0"/>
<pin id="73" dir="0" index="1" bw="1" slack="0"/>
<pin id="74" dir="0" index="2" bw="10" slack="2"/>
<pin id="75" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="f_addr/3 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_access_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="10" slack="0"/>
<pin id="80" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="81" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="82" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_load/3 "/>
</bind>
</comp>

<comp id="84" class="1004" name="hist_addr_gep_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="64" slack="0"/>
<pin id="86" dir="0" index="1" bw="1" slack="0"/>
<pin id="87" dir="0" index="2" bw="32" slack="0"/>
<pin id="88" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="hist_addr/4 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="10" slack="0"/>
<pin id="93" dir="0" index="1" bw="64" slack="0"/>
<pin id="94" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="3" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="hist_load/4 store_ln16/11 "/>
</bind>
</comp>

<comp id="97" class="1004" name="grp_fu_97">
<pin_list>
<pin id="98" dir="0" index="0" bw="64" slack="0"/>
<pin id="99" dir="0" index="1" bw="64" slack="4"/>
<pin id="100" dir="1" index="2" bw="64" slack="1"/>
</pin_list>
<bind>
<opcode="dadd(508) " fcode="dadd"/>
<opset="add_i/6 "/>
</bind>
</comp>

<comp id="101" class="1004" name="grp_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="64" slack="0"/>
<pin id="103" dir="0" index="1" bw="64" slack="0"/>
<pin id="104" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="dcmp(513) " fcode="dcmp"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="store_ln14_store_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="0" index="1" bw="10" slack="0"/>
<pin id="109" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/1 "/>
</bind>
</comp>

<comp id="111" class="1004" name="i_1_load_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="10" slack="0"/>
<pin id="113" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_1/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="icmp_ln14_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="10" slack="0"/>
<pin id="116" dir="0" index="1" bw="10" slack="0"/>
<pin id="117" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln14/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="add_ln14_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="10" slack="0"/>
<pin id="122" dir="0" index="1" bw="1" slack="0"/>
<pin id="123" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln14/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="zext_ln14_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="10" slack="0"/>
<pin id="128" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln14/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="store_ln14_store_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="10" slack="0"/>
<pin id="133" dir="0" index="1" bw="10" slack="0"/>
<pin id="134" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln14/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="temp_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="64" slack="0"/>
<pin id="138" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="temp/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="tmp_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="11" slack="0"/>
<pin id="143" dir="0" index="1" bw="64" slack="0"/>
<pin id="144" dir="0" index="2" bw="7" slack="0"/>
<pin id="145" dir="0" index="3" bw="7" slack="0"/>
<pin id="146" dir="1" index="4" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="151" class="1004" name="trunc_ln16_fu_151">
<pin_list>
<pin id="152" dir="0" index="0" bw="64" slack="0"/>
<pin id="153" dir="1" index="1" bw="52" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln16/2 "/>
</bind>
</comp>

<comp id="155" class="1004" name="icmp_ln16_fu_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="11" slack="0"/>
<pin id="157" dir="0" index="1" bw="11" slack="0"/>
<pin id="158" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16/2 "/>
</bind>
</comp>

<comp id="161" class="1004" name="icmp_ln16_1_fu_161">
<pin_list>
<pin id="162" dir="0" index="0" bw="52" slack="0"/>
<pin id="163" dir="0" index="1" bw="52" slack="0"/>
<pin id="164" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln16_1/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="or_ln16_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="1" slack="1"/>
<pin id="169" dir="0" index="1" bw="1" slack="1"/>
<pin id="170" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln16/3 "/>
</bind>
</comp>

<comp id="171" class="1004" name="and_ln16_fu_171">
<pin_list>
<pin id="172" dir="0" index="0" bw="1" slack="0"/>
<pin id="173" dir="0" index="1" bw="1" slack="0"/>
<pin id="174" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln16/3 "/>
</bind>
</comp>

<comp id="177" class="1004" name="zext_ln17_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="32" slack="0"/>
<pin id="179" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln17/4 "/>
</bind>
</comp>

<comp id="182" class="1004" name="x_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="64" slack="1"/>
<pin id="184" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="x/6 "/>
</bind>
</comp>

<comp id="186" class="1004" name="bitcast_ln16_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="64" slack="1"/>
<pin id="188" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln16/11 "/>
</bind>
</comp>

<comp id="190" class="1005" name="i_reg_190">
<pin_list>
<pin id="191" dir="0" index="0" bw="10" slack="0"/>
<pin id="192" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="197" class="1005" name="icmp_ln14_reg_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="1" slack="1"/>
<pin id="199" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln14 "/>
</bind>
</comp>

<comp id="201" class="1005" name="zext_ln14_reg_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="64" slack="2"/>
<pin id="203" dir="1" index="1" bw="64" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln14 "/>
</bind>
</comp>

<comp id="206" class="1005" name="w_addr_reg_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="10" slack="1"/>
<pin id="208" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="w_addr "/>
</bind>
</comp>

<comp id="211" class="1005" name="temp_reg_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="64" slack="1"/>
<pin id="213" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="temp "/>
</bind>
</comp>

<comp id="217" class="1005" name="icmp_ln16_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="1" slack="1"/>
<pin id="219" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln16 "/>
</bind>
</comp>

<comp id="222" class="1005" name="icmp_ln16_1_reg_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="1" slack="1"/>
<pin id="224" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="icmp_ln16_1 "/>
</bind>
</comp>

<comp id="227" class="1005" name="and_ln16_reg_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="1" slack="1"/>
<pin id="229" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="and_ln16 "/>
</bind>
</comp>

<comp id="231" class="1005" name="f_addr_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="10" slack="1"/>
<pin id="233" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="f_addr "/>
</bind>
</comp>

<comp id="236" class="1005" name="hist_addr_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="10" slack="1"/>
<pin id="238" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="hist_addr "/>
</bind>
</comp>

<comp id="241" class="1005" name="hist_load_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="64" slack="1"/>
<pin id="243" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="hist_load "/>
</bind>
</comp>

<comp id="246" class="1005" name="x_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="64" slack="1"/>
<pin id="248" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="x "/>
</bind>
</comp>

<comp id="251" class="1005" name="add_i_reg_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="64" slack="1"/>
<pin id="253" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="add_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="57"><net_src comp="6" pin="0"/><net_sink comp="54" pin=0"/></net>

<net id="63"><net_src comp="2" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="64"><net_src comp="30" pin="0"/><net_sink comp="58" pin=1"/></net>

<net id="70"><net_src comp="58" pin="3"/><net_sink comp="65" pin=0"/></net>

<net id="76"><net_src comp="0" pin="0"/><net_sink comp="71" pin=0"/></net>

<net id="77"><net_src comp="30" pin="0"/><net_sink comp="71" pin=1"/></net>

<net id="83"><net_src comp="71" pin="3"/><net_sink comp="78" pin=0"/></net>

<net id="89"><net_src comp="4" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="90"><net_src comp="30" pin="0"/><net_sink comp="84" pin=1"/></net>

<net id="96"><net_src comp="84" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="105"><net_src comp="42" pin="0"/><net_sink comp="101" pin=1"/></net>

<net id="110"><net_src comp="24" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="118"><net_src comp="111" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="119"><net_src comp="26" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="124"><net_src comp="111" pin="1"/><net_sink comp="120" pin=0"/></net>

<net id="125"><net_src comp="28" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="129"><net_src comp="111" pin="1"/><net_sink comp="126" pin=0"/></net>

<net id="130"><net_src comp="126" pin="1"/><net_sink comp="58" pin=2"/></net>

<net id="135"><net_src comp="120" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="139"><net_src comp="65" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="140"><net_src comp="136" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="147"><net_src comp="32" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="148"><net_src comp="65" pin="3"/><net_sink comp="141" pin=1"/></net>

<net id="149"><net_src comp="34" pin="0"/><net_sink comp="141" pin=2"/></net>

<net id="150"><net_src comp="36" pin="0"/><net_sink comp="141" pin=3"/></net>

<net id="154"><net_src comp="65" pin="3"/><net_sink comp="151" pin=0"/></net>

<net id="159"><net_src comp="141" pin="4"/><net_sink comp="155" pin=0"/></net>

<net id="160"><net_src comp="38" pin="0"/><net_sink comp="155" pin=1"/></net>

<net id="165"><net_src comp="151" pin="1"/><net_sink comp="161" pin=0"/></net>

<net id="166"><net_src comp="40" pin="0"/><net_sink comp="161" pin=1"/></net>

<net id="175"><net_src comp="167" pin="2"/><net_sink comp="171" pin=0"/></net>

<net id="176"><net_src comp="101" pin="2"/><net_sink comp="171" pin=1"/></net>

<net id="180"><net_src comp="78" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="181"><net_src comp="177" pin="1"/><net_sink comp="84" pin=2"/></net>

<net id="185"><net_src comp="182" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="189"><net_src comp="186" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="193"><net_src comp="54" pin="1"/><net_sink comp="190" pin=0"/></net>

<net id="194"><net_src comp="190" pin="1"/><net_sink comp="106" pin=1"/></net>

<net id="195"><net_src comp="190" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="196"><net_src comp="190" pin="1"/><net_sink comp="131" pin=1"/></net>

<net id="200"><net_src comp="114" pin="2"/><net_sink comp="197" pin=0"/></net>

<net id="204"><net_src comp="126" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="205"><net_src comp="201" pin="1"/><net_sink comp="71" pin=2"/></net>

<net id="209"><net_src comp="58" pin="3"/><net_sink comp="206" pin=0"/></net>

<net id="210"><net_src comp="206" pin="1"/><net_sink comp="65" pin=0"/></net>

<net id="214"><net_src comp="136" pin="1"/><net_sink comp="211" pin=0"/></net>

<net id="215"><net_src comp="211" pin="1"/><net_sink comp="101" pin=0"/></net>

<net id="216"><net_src comp="211" pin="1"/><net_sink comp="97" pin=1"/></net>

<net id="220"><net_src comp="155" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="225"><net_src comp="161" pin="2"/><net_sink comp="222" pin=0"/></net>

<net id="226"><net_src comp="222" pin="1"/><net_sink comp="167" pin=0"/></net>

<net id="230"><net_src comp="171" pin="2"/><net_sink comp="227" pin=0"/></net>

<net id="234"><net_src comp="71" pin="3"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="78" pin=0"/></net>

<net id="239"><net_src comp="84" pin="3"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="91" pin=0"/></net>

<net id="244"><net_src comp="91" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="249"><net_src comp="182" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="97" pin=0"/></net>

<net id="254"><net_src comp="97" pin="2"/><net_sink comp="251" pin=0"/></net>

<net id="255"><net_src comp="251" pin="1"/><net_sink comp="186" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: hist | {11 }
 - Input state : 
	Port: histogram : f | {3 4 }
	Port: histogram : w | {1 2 }
	Port: histogram : hist | {4 5 }
  - Chain level:
	State 1
		store_ln14 : 1
		i_1 : 1
		icmp_ln14 : 2
		add_ln14 : 2
		br_ln14 : 3
		zext_ln14 : 2
		w_addr : 3
		w_load : 4
		store_ln14 : 3
	State 2
		temp : 1
		tmp : 1
		trunc_ln16 : 1
		icmp_ln16 : 2
		icmp_ln16_1 : 2
		tmp_1 : 2
	State 3
		and_ln16 : 1
		br_ln16 : 1
		f_load : 1
	State 4
		zext_ln17 : 1
		hist_addr : 2
		hist_load : 3
	State 5
	State 6
		add_i : 1
	State 7
	State 8
	State 9
	State 10
	State 11
		store_ln16 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|--------------------|---------|---------|---------|
| Operation|   Functional Unit  |   DSP   |    FF   |   LUT   |
|----------|--------------------|---------|---------|---------|
|   dadd   |      grp_fu_97     |    3    |   457   |   701   |
|----------|--------------------|---------|---------|---------|
|          |  icmp_ln14_fu_114  |    0    |    0    |    17   |
|   icmp   |  icmp_ln16_fu_155  |    0    |    0    |    18   |
|          | icmp_ln16_1_fu_161 |    0    |    0    |    59   |
|----------|--------------------|---------|---------|---------|
|    add   |   add_ln14_fu_120  |    0    |    0    |    17   |
|----------|--------------------|---------|---------|---------|
|    or    |   or_ln16_fu_167   |    0    |    0    |    2    |
|----------|--------------------|---------|---------|---------|
|    and   |   and_ln16_fu_171  |    0    |    0    |    2    |
|----------|--------------------|---------|---------|---------|
|   dcmp   |     grp_fu_101     |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   zext   |  zext_ln14_fu_126  |    0    |    0    |    0    |
|          |  zext_ln17_fu_177  |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|partselect|     tmp_fu_141     |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   trunc  |  trunc_ln16_fu_151 |    0    |    0    |    0    |
|----------|--------------------|---------|---------|---------|
|   Total  |                    |    3    |   457   |   816   |
|----------|--------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------+--------+
|                   |   FF   |
+-------------------+--------+
|   add_i_reg_251   |   64   |
|  and_ln16_reg_227 |    1   |
|   f_addr_reg_231  |   10   |
| hist_addr_reg_236 |   10   |
| hist_load_reg_241 |   64   |
|     i_reg_190     |   10   |
| icmp_ln14_reg_197 |    1   |
|icmp_ln16_1_reg_222|    1   |
| icmp_ln16_reg_217 |    1   |
|    temp_reg_211   |   64   |
|   w_addr_reg_206  |   10   |
|     x_reg_246     |   64   |
| zext_ln14_reg_201 |   64   |
+-------------------+--------+
|       Total       |   364  |
+-------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_65 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_78 |  p0  |   2  |  10  |   20   ||    9    |
| grp_access_fu_91 |  p0  |   2  |  10  |   20   ||    9    |
|     grp_fu_97    |  p0  |   2  |  64  |   128  ||    9    |
|    grp_fu_101    |  p0  |   2  |  64  |   128  ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   316  ||   2.3   ||    45   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    3   |    -   |   457  |   816  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    2   |    -   |   45   |
|  Register |    -   |    -   |   364  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    3   |    2   |   821  |   861  |
+-----------+--------+--------+--------+--------+
