DMA_DEV_TO_MEM,VAR_0
DMA_PREP_INTERRUPT,VAR_1
UARTDM_1P3,VAR_2
UARTDM_1P4,VAR_3
UARTDM_DMEN,VAR_4
UARTDM_DMRX,VAR_5
UARTDM_RX_SIZE,VAR_6
UART_CR,VAR_7
UART_CR_CMD_RESET_STALE_INT,VAR_8
UART_CR_CMD_STALE_EVENT_ENABLE,VAR_9
UART_IMR,VAR_10
UART_IMR_RXLEV,VAR_11
UART_IMR_RXSTALE,VAR_12
dma_async_issue_pending,FUNC_0
dma_map_single,FUNC_1
dma_mapping_error,FUNC_2
dma_submit_error,FUNC_3
dma_unmap_single,FUNC_4
dmaengine_prep_slave_single,FUNC_5
dmaengine_submit,FUNC_6
msm_complete_rx_dma,VAR_13
msm_read,FUNC_7
msm_write,FUNC_8
msm_start_rx_dma,FUNC_9
msm_port,VAR_14
dma,VAR_15
uart,VAR_16
val,VAR_17
ret,VAR_18
