// Seed: 1436424595
module module_0 (
    input wire id_0,
    output tri1 id_1,
    input wire id_2,
    input tri1 id_3,
    output wor id_4,
    input wand id_5,
    input tri id_6#(
        .id_10(1),
        .id_11(id_3 - 1)
    ),
    output supply1 id_7,
    input tri1 id_8
);
  wire id_12;
endmodule
module module_1 (
    input  wire  id_0,
    input  wor   id_1,
    input  tri1  id_2,
    input  tri0  id_3,
    output tri0  id_4,
    output tri1  id_5,
    output logic id_6,
    input  wand  id_7,
    input  tri0  id_8
);
  assign id_4 = 1'b0;
  module_0(
      id_3, id_5, id_1, id_8, id_5, id_3, id_7, id_4, id_3
  );
  always begin
    id_6 <= #1 "";
  end
  generate
    assign id_5 = id_3 ? id_8.id_3 : 1;
  endgenerate
  wire id_10;
  assign id_6 = 1;
  assign id_5 = 1;
endmodule
