// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
// Version: 2022.1
// Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module simulation_top_commit_control_top (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        gvt_stream8_dout,
        gvt_stream8_num_data_valid,
        gvt_stream8_fifo_cap,
        gvt_stream8_empty_n,
        gvt_stream8_read,
        lpcore_event_queue_full_stream_0_dout,
        lpcore_event_queue_full_stream_0_num_data_valid,
        lpcore_event_queue_full_stream_0_fifo_cap,
        lpcore_event_queue_full_stream_0_empty_n,
        lpcore_event_queue_full_stream_0_read,
        lpcore_event_queue_full_stream_1_dout,
        lpcore_event_queue_full_stream_1_num_data_valid,
        lpcore_event_queue_full_stream_1_fifo_cap,
        lpcore_event_queue_full_stream_1_empty_n,
        lpcore_event_queue_full_stream_1_read,
        lpcore_commit_time_stream_0_din,
        lpcore_commit_time_stream_0_num_data_valid,
        lpcore_commit_time_stream_0_fifo_cap,
        lpcore_commit_time_stream_0_full_n,
        lpcore_commit_time_stream_0_write,
        lpcore_commit_time_stream_1_din,
        lpcore_commit_time_stream_1_num_data_valid,
        lpcore_commit_time_stream_1_fifo_cap,
        lpcore_commit_time_stream_1_full_n,
        lpcore_commit_time_stream_1_write
);

parameter    ap_ST_fsm_state1 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [31:0] gvt_stream8_dout;
input  [1:0] gvt_stream8_num_data_valid;
input  [1:0] gvt_stream8_fifo_cap;
input   gvt_stream8_empty_n;
output   gvt_stream8_read;
input  [0:0] lpcore_event_queue_full_stream_0_dout;
input  [1:0] lpcore_event_queue_full_stream_0_num_data_valid;
input  [1:0] lpcore_event_queue_full_stream_0_fifo_cap;
input   lpcore_event_queue_full_stream_0_empty_n;
output   lpcore_event_queue_full_stream_0_read;
input  [0:0] lpcore_event_queue_full_stream_1_dout;
input  [1:0] lpcore_event_queue_full_stream_1_num_data_valid;
input  [1:0] lpcore_event_queue_full_stream_1_fifo_cap;
input   lpcore_event_queue_full_stream_1_empty_n;
output   lpcore_event_queue_full_stream_1_read;
output  [31:0] lpcore_commit_time_stream_0_din;
input  [1:0] lpcore_commit_time_stream_0_num_data_valid;
input  [1:0] lpcore_commit_time_stream_0_fifo_cap;
input   lpcore_commit_time_stream_0_full_n;
output   lpcore_commit_time_stream_0_write;
output  [31:0] lpcore_commit_time_stream_1_din;
input  [1:0] lpcore_commit_time_stream_1_num_data_valid;
input  [1:0] lpcore_commit_time_stream_1_fifo_cap;
input   lpcore_commit_time_stream_1_full_n;
output   lpcore_commit_time_stream_1_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg gvt_stream8_read;
reg lpcore_event_queue_full_stream_0_read;
reg lpcore_event_queue_full_stream_1_read;
reg lpcore_commit_time_stream_0_write;
reg lpcore_commit_time_stream_1_write;

reg    ap_done_reg;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_state1;
reg   [31:0] gvt;
reg    gvt_stream8_blk_n;
wire   [0:0] tmp_nbreadreq_fu_34_p3;
reg    lpcore_event_queue_full_stream_0_blk_n;
wire   [0:0] tmp_s_nbreadreq_fu_48_p3;
reg    lpcore_event_queue_full_stream_1_blk_n;
wire   [0:0] tmp_6_nbreadreq_fu_69_p3;
reg    lpcore_commit_time_stream_0_blk_n;
reg    lpcore_commit_time_stream_1_blk_n;
reg    ap_predicate_op17_write_state1;
reg    ap_predicate_op24_write_state1;
reg    ap_block_state1;
reg   [31:0] ap_sig_allocacmp_gvt_load;
reg   [0:0] ap_NS_fsm;
reg    ap_ST_fsm_state1_blk;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_done_reg = 1'b0;
#0 ap_CS_fsm = 1'd1;
#0 gvt = 32'd0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_state1;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((lpcore_commit_time_stream_1_full_n == 1'b0) & (ap_predicate_op24_write_state1 == 1'b1)) | ((ap_predicate_op17_write_state1 == 1'b1) & (lpcore_commit_time_stream_0_full_n == 1'b0)) | ((tmp_6_nbreadreq_fu_69_p3 == 1'd1) & (lpcore_event_queue_full_stream_1_empty_n == 1'b0)) | ((tmp_s_nbreadreq_fu_48_p3 == 1'd1) & (lpcore_event_queue_full_stream_0_empty_n == 1'b0)) | ((tmp_nbreadreq_fu_34_p3 == 1'd1) & (gvt_stream8_empty_n == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((lpcore_commit_time_stream_1_full_n == 1'b0) & (ap_predicate_op24_write_state1 == 1'b1)) | ((ap_predicate_op17_write_state1 == 1'b1) & (lpcore_commit_time_stream_0_full_n == 1'b0)) | ((tmp_6_nbreadreq_fu_69_p3 == 1'd1) & (lpcore_event_queue_full_stream_1_empty_n == 1'b0)) | ((tmp_s_nbreadreq_fu_48_p3 == 1'd1) & (lpcore_event_queue_full_stream_0_empty_n == 1'b0)) | ((tmp_nbreadreq_fu_34_p3 == 1'd1) & (gvt_stream8_empty_n == 1'b0))) & (tmp_nbreadreq_fu_34_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        gvt <= gvt_stream8_dout;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((lpcore_commit_time_stream_1_full_n == 1'b0) & (ap_predicate_op24_write_state1 == 1'b1)) | ((ap_predicate_op17_write_state1 == 1'b1) & (lpcore_commit_time_stream_0_full_n == 1'b0)) | ((tmp_6_nbreadreq_fu_69_p3 == 1'd1) & (lpcore_event_queue_full_stream_1_empty_n == 1'b0)) | ((tmp_s_nbreadreq_fu_48_p3 == 1'd1) & (lpcore_event_queue_full_stream_0_empty_n == 1'b0)) | ((tmp_nbreadreq_fu_34_p3 == 1'd1) & (gvt_stream8_empty_n == 1'b0)))) begin
        ap_ST_fsm_state1_blk = 1'b1;
    end else begin
        ap_ST_fsm_state1_blk = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((lpcore_commit_time_stream_1_full_n == 1'b0) & (ap_predicate_op24_write_state1 == 1'b1)) | ((ap_predicate_op17_write_state1 == 1'b1) & (lpcore_commit_time_stream_0_full_n == 1'b0)) | ((tmp_6_nbreadreq_fu_69_p3 == 1'd1) & (lpcore_event_queue_full_stream_1_empty_n == 1'b0)) | ((tmp_s_nbreadreq_fu_48_p3 == 1'd1) & (lpcore_event_queue_full_stream_0_empty_n == 1'b0)) | ((tmp_nbreadreq_fu_34_p3 == 1'd1) & (gvt_stream8_empty_n == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((lpcore_commit_time_stream_1_full_n == 1'b0) & (ap_predicate_op24_write_state1 == 1'b1)) | ((ap_predicate_op17_write_state1 == 1'b1) & (lpcore_commit_time_stream_0_full_n == 1'b0)) | ((tmp_6_nbreadreq_fu_69_p3 == 1'd1) & (lpcore_event_queue_full_stream_1_empty_n == 1'b0)) | ((tmp_s_nbreadreq_fu_48_p3 == 1'd1) & (lpcore_event_queue_full_stream_0_empty_n == 1'b0)) | ((tmp_nbreadreq_fu_34_p3 == 1'd1) & (gvt_stream8_empty_n == 1'b0))) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((tmp_nbreadreq_fu_34_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        ap_sig_allocacmp_gvt_load = gvt_stream8_dout;
    end else begin
        ap_sig_allocacmp_gvt_load = gvt;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (tmp_nbreadreq_fu_34_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        gvt_stream8_blk_n = gvt_stream8_empty_n;
    end else begin
        gvt_stream8_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((lpcore_commit_time_stream_1_full_n == 1'b0) & (ap_predicate_op24_write_state1 == 1'b1)) | ((ap_predicate_op17_write_state1 == 1'b1) & (lpcore_commit_time_stream_0_full_n == 1'b0)) | ((tmp_6_nbreadreq_fu_69_p3 == 1'd1) & (lpcore_event_queue_full_stream_1_empty_n == 1'b0)) | ((tmp_s_nbreadreq_fu_48_p3 == 1'd1) & (lpcore_event_queue_full_stream_0_empty_n == 1'b0)) | ((tmp_nbreadreq_fu_34_p3 == 1'd1) & (gvt_stream8_empty_n == 1'b0))) & (tmp_nbreadreq_fu_34_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        gvt_stream8_read = 1'b1;
    end else begin
        gvt_stream8_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (lpcore_event_queue_full_stream_0_dout == 1'd1) & (tmp_s_nbreadreq_fu_48_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        lpcore_commit_time_stream_0_blk_n = lpcore_commit_time_stream_0_full_n;
    end else begin
        lpcore_commit_time_stream_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((lpcore_commit_time_stream_1_full_n == 1'b0) & (ap_predicate_op24_write_state1 == 1'b1)) | ((ap_predicate_op17_write_state1 == 1'b1) & (lpcore_commit_time_stream_0_full_n == 1'b0)) | ((tmp_6_nbreadreq_fu_69_p3 == 1'd1) & (lpcore_event_queue_full_stream_1_empty_n == 1'b0)) | ((tmp_s_nbreadreq_fu_48_p3 == 1'd1) & (lpcore_event_queue_full_stream_0_empty_n == 1'b0)) | ((tmp_nbreadreq_fu_34_p3 == 1'd1) & (gvt_stream8_empty_n == 1'b0))) & (ap_predicate_op17_write_state1 == 1'b1) & (1'b1 == ap_CS_fsm_state1))) begin
        lpcore_commit_time_stream_0_write = 1'b1;
    end else begin
        lpcore_commit_time_stream_0_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (lpcore_event_queue_full_stream_1_dout == 1'd1) & (tmp_6_nbreadreq_fu_69_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        lpcore_commit_time_stream_1_blk_n = lpcore_commit_time_stream_1_full_n;
    end else begin
        lpcore_commit_time_stream_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((lpcore_commit_time_stream_1_full_n == 1'b0) & (ap_predicate_op24_write_state1 == 1'b1)) | ((ap_predicate_op17_write_state1 == 1'b1) & (lpcore_commit_time_stream_0_full_n == 1'b0)) | ((tmp_6_nbreadreq_fu_69_p3 == 1'd1) & (lpcore_event_queue_full_stream_1_empty_n == 1'b0)) | ((tmp_s_nbreadreq_fu_48_p3 == 1'd1) & (lpcore_event_queue_full_stream_0_empty_n == 1'b0)) | ((tmp_nbreadreq_fu_34_p3 == 1'd1) & (gvt_stream8_empty_n == 1'b0))) & (1'b1 == ap_CS_fsm_state1) & (ap_predicate_op24_write_state1 == 1'b1))) begin
        lpcore_commit_time_stream_1_write = 1'b1;
    end else begin
        lpcore_commit_time_stream_1_write = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (tmp_s_nbreadreq_fu_48_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        lpcore_event_queue_full_stream_0_blk_n = lpcore_event_queue_full_stream_0_empty_n;
    end else begin
        lpcore_event_queue_full_stream_0_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((lpcore_commit_time_stream_1_full_n == 1'b0) & (ap_predicate_op24_write_state1 == 1'b1)) | ((ap_predicate_op17_write_state1 == 1'b1) & (lpcore_commit_time_stream_0_full_n == 1'b0)) | ((tmp_6_nbreadreq_fu_69_p3 == 1'd1) & (lpcore_event_queue_full_stream_1_empty_n == 1'b0)) | ((tmp_s_nbreadreq_fu_48_p3 == 1'd1) & (lpcore_event_queue_full_stream_0_empty_n == 1'b0)) | ((tmp_nbreadreq_fu_34_p3 == 1'd1) & (gvt_stream8_empty_n == 1'b0))) & (tmp_s_nbreadreq_fu_48_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        lpcore_event_queue_full_stream_0_read = 1'b1;
    end else begin
        lpcore_event_queue_full_stream_0_read = 1'b0;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1)) & (tmp_6_nbreadreq_fu_69_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        lpcore_event_queue_full_stream_1_blk_n = lpcore_event_queue_full_stream_1_empty_n;
    end else begin
        lpcore_event_queue_full_stream_1_blk_n = 1'b1;
    end
end

always @ (*) begin
    if ((~((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((lpcore_commit_time_stream_1_full_n == 1'b0) & (ap_predicate_op24_write_state1 == 1'b1)) | ((ap_predicate_op17_write_state1 == 1'b1) & (lpcore_commit_time_stream_0_full_n == 1'b0)) | ((tmp_6_nbreadreq_fu_69_p3 == 1'd1) & (lpcore_event_queue_full_stream_1_empty_n == 1'b0)) | ((tmp_s_nbreadreq_fu_48_p3 == 1'd1) & (lpcore_event_queue_full_stream_0_empty_n == 1'b0)) | ((tmp_nbreadreq_fu_34_p3 == 1'd1) & (gvt_stream8_empty_n == 1'b0))) & (tmp_6_nbreadreq_fu_69_p3 == 1'd1) & (1'b1 == ap_CS_fsm_state1))) begin
        lpcore_event_queue_full_stream_1_read = 1'b1;
    end else begin
        lpcore_event_queue_full_stream_1_read = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_state1 : begin
            ap_NS_fsm = ap_ST_fsm_state1;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_CS_fsm_state1 = ap_CS_fsm[32'd0];

always @ (*) begin
    ap_block_state1 = ((ap_start == 1'b0) | (ap_done_reg == 1'b1) | ((lpcore_commit_time_stream_1_full_n == 1'b0) & (ap_predicate_op24_write_state1 == 1'b1)) | ((ap_predicate_op17_write_state1 == 1'b1) & (lpcore_commit_time_stream_0_full_n == 1'b0)) | ((tmp_6_nbreadreq_fu_69_p3 == 1'd1) & (lpcore_event_queue_full_stream_1_empty_n == 1'b0)) | ((tmp_s_nbreadreq_fu_48_p3 == 1'd1) & (lpcore_event_queue_full_stream_0_empty_n == 1'b0)) | ((tmp_nbreadreq_fu_34_p3 == 1'd1) & (gvt_stream8_empty_n == 1'b0)));
end

always @ (*) begin
    ap_predicate_op17_write_state1 = ((lpcore_event_queue_full_stream_0_dout == 1'd1) & (tmp_s_nbreadreq_fu_48_p3 == 1'd1));
end

always @ (*) begin
    ap_predicate_op24_write_state1 = ((lpcore_event_queue_full_stream_1_dout == 1'd1) & (tmp_6_nbreadreq_fu_69_p3 == 1'd1));
end

assign lpcore_commit_time_stream_0_din = ap_sig_allocacmp_gvt_load;

assign lpcore_commit_time_stream_1_din = ap_sig_allocacmp_gvt_load;

assign tmp_6_nbreadreq_fu_69_p3 = lpcore_event_queue_full_stream_1_empty_n;

assign tmp_nbreadreq_fu_34_p3 = gvt_stream8_empty_n;

assign tmp_s_nbreadreq_fu_48_p3 = lpcore_event_queue_full_stream_0_empty_n;

endmodule //simulation_top_commit_control_top
