// Seed: 912824995
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  wire id_7;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wor id_3;
  output wire id_2;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3,
      id_4
  );
  inout reg id_1;
  assign id_3 = -1;
  always @(id_1 or posedge 1'b0) begin : LABEL_0
    id_1 <= 1 | 1;
    assert (id_1 + -1);
  end
endmodule
