<!DOCTYPE html>





<html lang="zh-CN">
<head>
  <meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1, maximum-scale=2">
<meta name="theme-color" content="#222">
<meta name="generator" content="Hexo 3.9.0">
  <link rel="apple-touch-icon" sizes="180x180" href="/images/apple-touch-icon-next.png?v=7.4.1">
  <link rel="icon" type="image/png" sizes="32x32" href="/images/favicon-32x32-next.png?v=7.4.1">
  <link rel="icon" type="image/png" sizes="16x16" href="/images/favicon-16x16-next.png?v=7.4.1">
  <link rel="mask-icon" href="/images/logo.svg?v=7.4.1" color="#222">

<link rel="stylesheet" href="/css/main.css?v=7.4.1">

<link rel="stylesheet" href="https://fonts.loli.net/css?family=Lato:300,300italic,400,400italic,700,700italic&display=swap&subset=latin,latin-ext">
<link rel="stylesheet" href="/lib/font-awesome/css/font-awesome.min.css?v=4.7.0">


<script id="hexo-configurations">
  var NexT = window.NexT || {};
  var CONFIG = {
    root: '/',
    scheme: 'Mist',
    version: '7.4.1',
    exturl: false,
    sidebar: {"position":"right","display":"post","offset":12,"onmobile":false},
    copycode: {"enable":false,"show_result":false,"style":null},
    back2top: {"enable":true,"sidebar":false,"scrollpercent":false},
    bookmark: {"enable":false,"color":"#222","save":"auto"},
    fancybox: false,
    mediumzoom: false,
    lazyload: false,
    pangu: false,
    algolia: {
      appID: '',
      apiKey: '',
      indexName: '',
      hits: {"per_page":10},
      labels: {"input_placeholder":"Search for Posts","hits_empty":"We didn't find any results for the search: ${query}","hits_stats":"${hits} results found in ${time} ms"}
    },
    localsearch: {"enable":false,"trigger":"auto","top_n_per_article":1,"unescape":false,"preload":false},
    path: '',
    motion: {"enable":true,"async":false,"transition":{"post_block":"fadeIn","post_header":"slideDownIn","post_body":"slideDownIn","coll_header":"slideLeftIn","sidebar":"slideUpIn"}},
    translation: {
      copy_button: '复制',
      copy_success: '复制成功',
      copy_failure: '复制失败'
    },
    sidebarPadding: 40
  };
</script>

  <meta name="description" content="基于FPGA的简易频率计设计">
<meta name="keywords" content="FPGA ML">
<meta property="og:type" content="article">
<meta property="og:title" content="基于FPGA的简易频率计设计">
<meta property="og:url" content="https://blog.csdn.net/weixin_38071135/2019/02/06/基于FPGA的简易频率计设计/index.html">
<meta property="og:site_name" content="何伟宝的后花园">
<meta property="og:description" content="基于FPGA的简易频率计设计">
<meta property="og:locale" content="zh-CN">
<meta property="og:image" content="https://i.loli.net/2019/02/06/5c5af3f64abb6.png">
<meta property="og:image" content="https://i.loli.net/2019/02/06/5c5afd8a102a1.png">
<meta property="og:updated_time" content="2019-10-12T07:13:11.931Z">
<meta name="twitter:card" content="summary">
<meta name="twitter:title" content="基于FPGA的简易频率计设计">
<meta name="twitter:description" content="基于FPGA的简易频率计设计">
<meta name="twitter:image" content="https://i.loli.net/2019/02/06/5c5af3f64abb6.png">
  <link rel="canonical" href="https://blog.csdn.net/weixin_38071135/2019/02/06/基于FPGA的简易频率计设计/">


<script id="page-configurations">
  // https://hexo.io/docs/variables.html
  CONFIG.page = {
    sidebar: "",
    isHome: false,
    isPost: true,
    isPage: false,
    isArchive: false
  };
</script>

  <title>基于FPGA的简易频率计设计 | 何伟宝的后花园</title>
  


  <script>
    var _hmt = _hmt || [];
    (function() {
      var hm = document.createElement("script");
      hm.src = "https://hm.baidu.com/hm.js?a379268dd5f327d467ed17a9a9be106b";
      var s = document.getElementsByTagName("script")[0];
      s.parentNode.insertBefore(hm, s);
    })();
  </script>






  <noscript>
  <style>
  .use-motion .brand,
  .use-motion .menu-item,
  .sidebar-inner,
  .use-motion .post-block,
  .use-motion .pagination,
  .use-motion .comments,
  .use-motion .post-header,
  .use-motion .post-body,
  .use-motion .collection-header { opacity: initial; }

  .use-motion .logo,
  .use-motion .site-title,
  .use-motion .site-subtitle {
    opacity: initial;
    top: initial;
  }

  .use-motion .logo-line-before i { left: initial; }
  .use-motion .logo-line-after i { right: initial; }
  </style>
</noscript>

</head>

<body itemscope itemtype="http://schema.org/WebPage">
  <div class="container use-motion">
    <div class="headband"></div>

    <header class="header" itemscope itemtype="http://schema.org/WPHeader">
      <div class="header-inner"><div class="site-brand-container">
  <div class="site-meta">

    <div>
      <a href="/" class="brand" rel="start">
        <span class="logo-line-before"><i></i></span>
        <span class="site-title">何伟宝的后花园</span>
        <span class="logo-line-after"><i></i></span>
      </a>
    </div>
        <p class="site-subtitle">今日你学左米啊</p>
      
  </div>

  <div class="site-nav-toggle">
    <div class="toggle" aria-label="切换导航栏">
      <span class="toggle-line toggle-line-first"></span>
      <span class="toggle-line toggle-line-middle"></span>
      <span class="toggle-line toggle-line-last"></span>
    </div>
  </div>
</div>


<nav class="site-nav">
  
  <ul id="menu" class="menu">
      
      
        
        
        <li class="menu-item menu-item-home">
      
    

    <a href="/" rel="section"><i class="fa fa-fw fa-home"></i>首页</a>

  </li>
      
    
      
      
        
        
        <li class="menu-item menu-item-categories">
      
    

    <a href="/categories/" rel="section"><i class="fa fa-fw fa-th"></i>分类</a>

  </li>
      
    
      
      
        
        
        <li class="menu-item menu-item-archives">
      
    

    <a href="/archives/" rel="section"><i class="fa fa-fw fa-archive"></i>归档</a>

  </li>
      
    
  </ul>

    

</nav>
</div>
    </header>

    
  <div class="back-to-top">
    <i class="fa fa-arrow-up"></i>
    <span>0%</span>
  </div>


    <main class="main">
      <div class="main-inner">
        <div class="content-wrap">
          <div class="content">
            

  <div class="posts-expand">
      
  
  
  <article itemscope itemtype="http://schema.org/Article" class="post-block " lang="zh-CN">
    <link itemprop="mainEntityOfPage" href="https://blog.csdn.net/weixin_38071135/2019/02/06/基于FPGA的简易频率计设计/">

    <span hidden itemprop="author" itemscope itemtype="http://schema.org/Person">
      <meta itemprop="name" content="He Wei Bao">
      <meta itemprop="description" content="认识到了自己的无知,才能真正认识世界">
      <meta itemprop="image" content="/images/avatar.gif">
    </span>

    <span hidden itemprop="publisher" itemscope itemtype="http://schema.org/Organization">
      <meta itemprop="name" content="何伟宝的后花园">
    </span>
      <header class="post-header">
        <h1 class="post-title" itemprop="name headline">
          
            基于FPGA的简易频率计设计
            

          
        </h1>

        <div class="post-meta">
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="fa fa-calendar-o"></i>
              </span>
              <span class="post-meta-item-text">发表于</span>

              
                
              

              <time title="创建时间：2019-02-06 23:56:38" itemprop="dateCreated datePublished" datetime="2019-02-06T23:56:38+08:00">2019-02-06</time>
            </span>
          
            

            
              <span class="post-meta-item">
                <span class="post-meta-item-icon">
                  <i class="fa fa-calendar-check-o"></i>
                </span>
                <span class="post-meta-item-text">更新于</span>
                <time title="修改时间：2019-10-12 15:13:11" itemprop="dateModified" datetime="2019-10-12T15:13:11+08:00">2019-10-12</time>
              </span>
            
          
            <span class="post-meta-item">
              <span class="post-meta-item-icon">
                <i class="fa fa-folder-o"></i>
              </span>
              <span class="post-meta-item-text">分类于</span>
              
                <span itemprop="about" itemscope itemtype="http://schema.org/Thing">
                  <a href="/categories/FPGA/" itemprop="url" rel="index">
                    <span itemprop="name">FPGA</span>
                  </a>
                </span>

                
                
              
            </span>
          

          
            <div class="post-description">基于FPGA的简易频率计设计</div>
          

        </div>
      </header>

    
    
    
    <div class="post-body" itemprop="articleBody">

      
        <h1 id="基于FPGA的简易频率计设计"><a href="#基于FPGA的简易频率计设计" class="headerlink" title="基于FPGA的简易频率计设计"></a>基于FPGA的简易频率计设计</h1><p>假期著</p>
<p>[TOC]</p>
<p>小班的大作业之一.</p>
<p>之前做这个是因为这个是国赛题,然后上网找了半天的资料都是等精度测量,然后我就,手撸了一个不太一样的…</p>
<h2 id="测频原理"><a href="#测频原理" class="headerlink" title="测频原理"></a>测频原理</h2><p>常用的数字频率测量方法有三种</p>
<h3 id="直接测量法"><a href="#直接测量法" class="headerlink" title="直接测量法"></a>直接测量法</h3><p>在给定的闸门时间(常见为1s)内测量被测信号的脉冲个数，进行换算得出被测信号的频率。</p>
<h3 id="周期测量法"><a href="#周期测量法" class="headerlink" title="周期测量法"></a>周期测量法</h3><p>通过测量被测信号一个周期时间计时信号的脉冲个数，然后换算出被测信号的频率。</p>
<p>这两种测量法的精度都与被测信号有关，因而它们属于非等精度测量法。</p>
<h3 id="综合测量法"><a href="#综合测量法" class="headerlink" title="综合测量法"></a>综合测量法</h3><p>设实际闸门时间为t，被测信号周期数为Nx，则它通过测量被测信号数个周期的时间，然后换算得出被测信号的频率，克服了测量精度对被测信号的依赖性。算法核心思想是通过闸门信号与被测信号同步，将闸门时间t控制为被测信号周期长度的整数倍。测量时，先打开预置闸门，当检测到被测闸门关闭时，标准信号并不立即停止计数，而是等检测到的被测信号脉冲到达是才停止，完成被测信号的整数个周期的测量。测量的实际闸门时间与预置闸门时间可能不完全相同，但最大差值不超过被测信号的一个周期。</p>
<p>##测频过程<br>由于是小班的作业讲解之一(甚者他们数电还是虚空基础),所以这里实现前两种方法.(第三种可以联系我拿源码参考.</p>
<p>顺便也写写我用来跑2015国赛F题的流程</p>
<h3 id="整形电路"><a href="#整形电路" class="headerlink" title="整形电路"></a>整形电路</h3><p>就是将待测信号整形变成计数器可以识别到的脉冲信号(方波).里面有点讲究,很多人以为里面只需要实现一个高速比较器,但实际上为了测量各个幅值的信号,必须对信号进行限幅,AGC(自动增益控制),抬升再比较(听朱老师说是为了降低噪声).等各种操作啦,但是实际上硬件是由另一位小伙伴@渤儿来写的,所以没有太操心…好像也是有一块芯片就可以直接实现上面的处理了.</p>
<h3 id="FPGA整体框架"><a href="#FPGA整体框架" class="headerlink" title="FPGA整体框架"></a>FPGA整体框架</h3><p><img src="https://i.loli.net/2019/02/06/5c5af3f64abb6.png" alt></p>
<blockquote>
<p>事先声明:</p>
<ol>
<li>本设计用的串口模块从黑金大兄弟哪里改过来的…不是卖广告,就是声明一下…</li>
<li>放的代码版本是v0.1,可粗略实现但未优化未删调试信号版,优化会作为小班接下来的作业…</li>
<li>第一遍阅读不建议阅读源码</li>
</ol>
</blockquote>
<p>端口说明</p>
<ol>
<li>ensig是外部按键控制脚,用来开启闸门(调试用)</li>
<li>sig是信号输入脚</li>
<li>rx是32串口返回的控制信号</li>
<li>tx是输出的频率值</li>
</ol>
<h3 id="1s定时器"><a href="#1s定时器" class="headerlink" title="1s定时器"></a>1s定时器</h3><p>写得有点冗余,主要是比外头的做多了两个操作:</p>
<ol>
<li>没有用异步来触发这个定时器(不然用always @ensig 差不多就写完了,选择用三段式同步触发信号</li>
<li>隔离了两条控制线(信号),start_up和op_reg.<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br></pre></td><td class="code"><pre><span class="line"><span class="keyword">module</span> timer_1s(</span><br><span class="line">     clk,rst_n,en_sig,</span><br><span class="line">     gate_control      <span class="comment">//控制信号输出</span></span><br><span class="line">);</span><br><span class="line"><span class="keyword">input</span> 	 clk; </span><br><span class="line"><span class="keyword">input</span> 	 rst_n; </span><br><span class="line"><span class="keyword">input</span>  	 en_sig; </span><br><span class="line"></span><br><span class="line"><span class="keyword">output</span> 	 gate_control; </span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">1</span>:<span class="number">0</span>] en_sig_edge;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">1</span>:<span class="number">0</span>] en_sig_edge_n;</span><br><span class="line"><span class="keyword">reg</span> start_up;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>]  count;</span><br><span class="line"><span class="keyword">reg</span> op_reg;</span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">     <span class="keyword">if</span>(!rst_n)</span><br><span class="line">     <span class="keyword">begin</span></span><br><span class="line">        en_sig_edge  &lt;= <span class="number">2'b0</span>;</span><br><span class="line">     <span class="keyword">end</span></span><br><span class="line">     <span class="keyword">else</span></span><br><span class="line">     <span class="keyword">begin</span></span><br><span class="line">        en_sig_edge &lt;= en_sig_edge_n;</span><br><span class="line">     <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(*)</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">     <span class="keyword">if</span>(!rst_n)</span><br><span class="line">     <span class="keyword">begin</span></span><br><span class="line">       en_sig_edge_n = <span class="number">2'b0</span>;</span><br><span class="line">     <span class="keyword">end</span></span><br><span class="line">     <span class="keyword">else</span></span><br><span class="line">     <span class="keyword">begin</span></span><br><span class="line">        en_sig_edge_n = &#123;en_sig_edge[<span class="number">0</span>],en_sig&#125;;</span><br><span class="line">     <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">     <span class="keyword">if</span>(!rst_n)</span><br><span class="line">     <span class="keyword">begin</span></span><br><span class="line">         count &lt;= <span class="number">31'b0</span>;</span><br><span class="line">         op_reg &lt;= <span class="number">1'b0</span>;</span><br><span class="line">     <span class="keyword">end</span></span><br><span class="line">     <span class="keyword">else</span></span><br><span class="line">     <span class="keyword">begin</span></span><br><span class="line">         <span class="keyword">if</span>(start_up &amp;&amp; count!= <span class="number">31'd49999999</span>)   </span><br><span class="line">         <span class="keyword">begin</span></span><br><span class="line">           count  &lt;= count + <span class="number">1'b1</span>;</span><br><span class="line">           op_reg &lt;= <span class="number">1'b1</span>;</span><br><span class="line">         <span class="keyword">end</span></span><br><span class="line">         <span class="keyword">else</span></span><br><span class="line">         <span class="keyword">begin</span></span><br><span class="line">           count  &lt;= <span class="number">31'b0</span>;</span><br><span class="line">           op_reg &lt;= <span class="number">1'b0</span>;</span><br><span class="line">         <span class="keyword">end</span></span><br><span class="line">     <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">   <span class="keyword">if</span>(!rst_n)</span><br><span class="line">     <span class="keyword">begin</span></span><br><span class="line">         start_up &lt;= <span class="number">1'b0</span>;</span><br><span class="line">     <span class="keyword">end</span></span><br><span class="line">	<span class="keyword">else</span> <span class="keyword">if</span>(count == <span class="number">31'd49999999</span>)</span><br><span class="line">		<span class="keyword">begin</span> </span><br><span class="line">			start_up &lt;= <span class="number">1'b0</span>;</span><br><span class="line">		<span class="keyword">end</span></span><br><span class="line">   <span class="keyword">else</span> <span class="keyword">if</span>(start_up == <span class="number">1'b1</span>)</span><br><span class="line">     <span class="keyword">begin</span></span><br><span class="line">         start_up &lt;= start_up;</span><br><span class="line">     <span class="keyword">end</span></span><br><span class="line">   <span class="keyword">else</span> <span class="keyword">if</span>(count == <span class="number">31'b0</span>)</span><br><span class="line">     <span class="keyword">begin</span></span><br><span class="line">         start_up &lt;= en_sig_edge[<span class="number">0</span>]^en_sig_edge[<span class="number">1</span>];</span><br><span class="line">     <span class="keyword">end</span></span><br><span class="line">     <span class="keyword">else</span></span><br><span class="line">         <span class="keyword">begin</span></span><br><span class="line">         start_up &lt;= start_up;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span> gate_control = op_reg;</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

</li>
</ol>
<h3 id="测频模块"><a href="#测频模块" class="headerlink" title="测频模块"></a>测频模块</h3><p><img src="https://i.loli.net/2019/02/06/5c5afd8a102a1.png" alt><br>直接测量法过于简单,就不说了,就是一个计数器…<br>用双边沿其实就是想让大家多体会体会双边沿移位寄存器的写法这样子,实际上算单边沿就够了.</p>
<p>可以看到其实我的测频模块和闸门信号是可以不相关的,但是由于题目有要求,我就不断输出这些周期数,再给stm32做数据处理了,因为这样测频会多出很多结果用于处理.</p>
<p>主要做的工作有:</p>
<ol>
<li>用PLL例化了一个200M的时钟,用于计数和检测边沿</li>
<li>写了个双边沿触发的移位寄存器</li>
<li>用了二级流水线算周期(就是上面那条式子)</li>
<li>写了个占空比测量的demo(duty_count)</li>
</ol>
<figure class="highlight verilog"><table><tr><td class="gutter"><pre><span class="line">1</span><br><span class="line">2</span><br><span class="line">3</span><br><span class="line">4</span><br><span class="line">5</span><br><span class="line">6</span><br><span class="line">7</span><br><span class="line">8</span><br><span class="line">9</span><br><span class="line">10</span><br><span class="line">11</span><br><span class="line">12</span><br><span class="line">13</span><br><span class="line">14</span><br><span class="line">15</span><br><span class="line">16</span><br><span class="line">17</span><br><span class="line">18</span><br><span class="line">19</span><br><span class="line">20</span><br><span class="line">21</span><br><span class="line">22</span><br><span class="line">23</span><br><span class="line">24</span><br><span class="line">25</span><br><span class="line">26</span><br><span class="line">27</span><br><span class="line">28</span><br><span class="line">29</span><br><span class="line">30</span><br><span class="line">31</span><br><span class="line">32</span><br><span class="line">33</span><br><span class="line">34</span><br><span class="line">35</span><br><span class="line">36</span><br><span class="line">37</span><br><span class="line">38</span><br><span class="line">39</span><br><span class="line">40</span><br><span class="line">41</span><br><span class="line">42</span><br><span class="line">43</span><br><span class="line">44</span><br><span class="line">45</span><br><span class="line">46</span><br><span class="line">47</span><br><span class="line">48</span><br><span class="line">49</span><br><span class="line">50</span><br><span class="line">51</span><br><span class="line">52</span><br><span class="line">53</span><br><span class="line">54</span><br><span class="line">55</span><br><span class="line">56</span><br><span class="line">57</span><br><span class="line">58</span><br><span class="line">59</span><br><span class="line">60</span><br><span class="line">61</span><br><span class="line">62</span><br><span class="line">63</span><br><span class="line">64</span><br><span class="line">65</span><br><span class="line">66</span><br><span class="line">67</span><br><span class="line">68</span><br><span class="line">69</span><br><span class="line">70</span><br><span class="line">71</span><br><span class="line">72</span><br><span class="line">73</span><br><span class="line">74</span><br><span class="line">75</span><br><span class="line">76</span><br><span class="line">77</span><br><span class="line">78</span><br><span class="line">79</span><br><span class="line">80</span><br><span class="line">81</span><br><span class="line">82</span><br><span class="line">83</span><br><span class="line">84</span><br><span class="line">85</span><br><span class="line">86</span><br><span class="line">87</span><br><span class="line">88</span><br><span class="line">89</span><br><span class="line">90</span><br><span class="line">91</span><br><span class="line">92</span><br><span class="line">93</span><br><span class="line">94</span><br><span class="line">95</span><br><span class="line">96</span><br><span class="line">97</span><br><span class="line">98</span><br><span class="line">99</span><br><span class="line">100</span><br><span class="line">101</span><br><span class="line">102</span><br><span class="line">103</span><br><span class="line">104</span><br><span class="line">105</span><br><span class="line">106</span><br><span class="line">107</span><br><span class="line">108</span><br><span class="line">109</span><br><span class="line">110</span><br><span class="line">111</span><br><span class="line">112</span><br><span class="line">113</span><br><span class="line">114</span><br><span class="line">115</span><br><span class="line">116</span><br><span class="line">117</span><br><span class="line">118</span><br><span class="line">119</span><br><span class="line">120</span><br><span class="line">121</span><br><span class="line">122</span><br><span class="line">123</span><br><span class="line">124</span><br><span class="line">125</span><br><span class="line">126</span><br><span class="line">127</span><br><span class="line">128</span><br><span class="line">129</span><br><span class="line">130</span><br><span class="line">131</span><br><span class="line">132</span><br><span class="line">133</span><br><span class="line">134</span><br><span class="line">135</span><br><span class="line">136</span><br><span class="line">137</span><br><span class="line">138</span><br><span class="line">139</span><br><span class="line">140</span><br><span class="line">141</span><br><span class="line">142</span><br><span class="line">143</span><br><span class="line">144</span><br><span class="line">145</span><br><span class="line">146</span><br><span class="line">147</span><br><span class="line">148</span><br><span class="line">149</span><br><span class="line">150</span><br><span class="line">151</span><br><span class="line">152</span><br><span class="line">153</span><br><span class="line">154</span><br><span class="line">155</span><br><span class="line">156</span><br><span class="line">157</span><br><span class="line">158</span><br><span class="line">159</span><br><span class="line">160</span><br><span class="line">161</span><br><span class="line">162</span><br></pre></td><td class="code"><pre><span class="line"></span><br><span class="line"><span class="keyword">module</span> FRE_SINE_CHECK_MODULE(</span><br><span class="line">     clk,rst_n,gate,sig,</span><br><span class="line">     fre_count,duty_count</span><br><span class="line">);</span><br><span class="line"><span class="keyword">input</span> 	 clk; </span><br><span class="line"><span class="keyword">input</span> 	 rst_n; </span><br><span class="line"><span class="keyword">input</span> 	 	gate; </span><br><span class="line"><span class="keyword">input</span> 	 	sig; </span><br><span class="line"><span class="keyword">output</span> 	[<span class="number">31</span>:<span class="number">0</span>] 	fre_count; </span><br><span class="line"><span class="keyword">output</span>	[<span class="number">31</span>:<span class="number">0</span>]	duty_count;</span><br><span class="line"></span><br><span class="line"><span class="keyword">wire</span> clk_200;</span><br><span class="line"><span class="keyword">wire</span> locked;</span><br><span class="line"></span><br><span class="line">pll_200 pll_module(</span><br><span class="line">    <span class="variable">.areset</span>(!rst_n),</span><br><span class="line">    <span class="variable">.inclk0</span>(clk),</span><br><span class="line">    <span class="variable">.pfdena</span>(<span class="number">1'b1</span>),</span><br><span class="line">    <span class="variable">.c0</span>(clk_200)</span><br><span class="line">);</span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] counter;                         <span class="comment">//32位计数器</span></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk_200 <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">     <span class="keyword">if</span>(!rst_n)</span><br><span class="line">     <span class="keyword">begin</span></span><br><span class="line">        counter  &lt;= <span class="number">1'b0</span>;</span><br><span class="line">     <span class="keyword">end</span></span><br><span class="line">     <span class="keyword">else</span></span><br><span class="line">     <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(gate == <span class="number">1'b1</span>)</span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            counter &lt;= counter + <span class="number">1'b1</span>;</span><br><span class="line">        <span class="keyword">end</span>          </span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">        <span class="keyword">begin</span></span><br><span class="line">            counter &lt;= <span class="number">32'b0</span>;</span><br><span class="line">        <span class="keyword">end</span></span><br><span class="line">     <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">1</span>:<span class="number">0</span>] en_sig_edge;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">1</span>:<span class="number">0</span>] en_sig_edge_n;</span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk_200 <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">     <span class="keyword">if</span>(!rst_n)</span><br><span class="line">     <span class="keyword">begin</span></span><br><span class="line">        en_sig_edge  &lt;= <span class="number">2'b0</span>;</span><br><span class="line">     <span class="keyword">end</span></span><br><span class="line">     <span class="keyword">else</span></span><br><span class="line">     <span class="keyword">begin</span></span><br><span class="line">        en_sig_edge &lt;= en_sig_edge_n;</span><br><span class="line">     <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(*)</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">     <span class="keyword">if</span>(!rst_n)</span><br><span class="line">     <span class="keyword">begin</span></span><br><span class="line">       en_sig_edge_n = <span class="number">2'b0</span>;</span><br><span class="line">     <span class="keyword">end</span></span><br><span class="line">     <span class="keyword">else</span></span><br><span class="line">     <span class="keyword">begin</span></span><br><span class="line">        en_sig_edge_n = &#123;en_sig_edge[<span class="number">0</span>],sig&#125;;</span><br><span class="line">     <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"></span><br><span class="line"><span class="keyword">wire</span>    edge_turn;</span><br><span class="line"><span class="keyword">assign</span>  edge_turn = en_sig_edge[<span class="number">0</span>] ^ en_sig_edge[<span class="number">1</span>];        <span class="comment">//检测双边沿</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] time_record[<span class="number">3</span>:<span class="number">0</span>];</span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk_200 <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">    <span class="keyword">if</span>(!rst_n)</span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">        time_record[<span class="number">0</span>] &lt;= <span class="number">32'b0</span>;</span><br><span class="line">        time_record[<span class="number">1</span>] &lt;= <span class="number">32'b0</span>;</span><br><span class="line">        time_record[<span class="number">2</span>] &lt;= <span class="number">32'b0</span>;</span><br><span class="line">        time_record[<span class="number">3</span>] &lt;= <span class="number">32'b0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">else</span> <span class="keyword">if</span>(gate == <span class="number">1'b0</span> )</span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">        time_record[<span class="number">0</span>] &lt;= <span class="number">32'b0</span>;</span><br><span class="line">        time_record[<span class="number">1</span>] &lt;= <span class="number">32'b0</span>;</span><br><span class="line">        time_record[<span class="number">2</span>] &lt;= <span class="number">32'b0</span>;</span><br><span class="line">        time_record[<span class="number">3</span>] &lt;= <span class="number">32'b0</span>;</span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"></span><br><span class="line">    <span class="keyword">else</span></span><br><span class="line">    <span class="keyword">begin</span></span><br><span class="line">        <span class="keyword">if</span>(edge_turn)</span><br><span class="line">            <span class="keyword">begin</span></span><br><span class="line">            time_record[<span class="number">0</span>] &lt;= counter;</span><br><span class="line">            time_record[<span class="number">1</span>] &lt;= time_record[<span class="number">0</span>];</span><br><span class="line">            time_record[<span class="number">2</span>] &lt;= time_record[<span class="number">1</span>];</span><br><span class="line">            time_record[<span class="number">3</span>] &lt;= time_record[<span class="number">2</span>];</span><br><span class="line">            <span class="keyword">end</span> </span><br><span class="line">        <span class="keyword">else</span></span><br><span class="line">            <span class="keyword">begin</span></span><br><span class="line">            time_record[<span class="number">0</span>] &lt;= time_record[<span class="number">0</span>];</span><br><span class="line">            time_record[<span class="number">1</span>] &lt;= time_record[<span class="number">1</span>];</span><br><span class="line">            time_record[<span class="number">2</span>] &lt;= time_record[<span class="number">2</span>];</span><br><span class="line">            time_record[<span class="number">3</span>] &lt;= time_record[<span class="number">3</span>];</span><br><span class="line">            <span class="keyword">end</span></span><br><span class="line">    <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] pipe_add_1;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] pipe_add_2;</span><br><span class="line"><span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] pipe_result;</span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">     <span class="keyword">if</span>(!rst_n)</span><br><span class="line">     <span class="keyword">begin</span></span><br><span class="line">        pipe_add_1 &lt;= <span class="number">32'b0</span>;</span><br><span class="line">        pipe_add_2 &lt;= <span class="number">32'b0</span>;</span><br><span class="line">     <span class="keyword">end</span></span><br><span class="line">     <span class="keyword">else</span></span><br><span class="line">     <span class="keyword">begin</span></span><br><span class="line">        pipe_add_1 &lt;= time_record[<span class="number">0</span>] + time_record[<span class="number">1</span>];</span><br><span class="line">        pipe_add_2 &lt;= time_record[<span class="number">2</span>] + time_record[<span class="number">3</span>];</span><br><span class="line">     <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> clk <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">     <span class="keyword">if</span>(!rst_n)</span><br><span class="line">     <span class="keyword">begin</span></span><br><span class="line">        pipe_result  &lt;= <span class="number">32'b0</span> ;</span><br><span class="line">     <span class="keyword">end</span></span><br><span class="line">     <span class="keyword">else</span></span><br><span class="line">     <span class="keyword">begin</span></span><br><span class="line">        pipe_result &lt;= pipe_add_1 - pipe_add_2;</span><br><span class="line">     <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">reg</span> [<span class="number">31</span>:<span class="number">0</span>] duty_count_reg;</span><br><span class="line"><span class="keyword">always</span> @(<span class="keyword">posedge</span> sig <span class="keyword">or</span> <span class="keyword">negedge</span> rst_n)</span><br><span class="line"><span class="keyword">begin</span></span><br><span class="line">     <span class="keyword">if</span>(!rst_n)</span><br><span class="line">     <span class="keyword">begin</span></span><br><span class="line">        duty_count_reg  &lt;= <span class="number">32'b0</span> ;</span><br><span class="line">     <span class="keyword">end</span></span><br><span class="line">     <span class="keyword">else</span></span><br><span class="line">     <span class="keyword">begin</span></span><br><span class="line">			<span class="keyword">if</span>(gate == <span class="number">1'b1</span>)</span><br><span class="line">				duty_count_reg &lt;= time_record[<span class="number">0</span>] - time_record[<span class="number">1</span>];</span><br><span class="line">			<span class="keyword">else</span></span><br><span class="line">				duty_count_reg &lt;= <span class="number">32'b0</span>;</span><br><span class="line">     <span class="keyword">end</span></span><br><span class="line"><span class="keyword">end</span></span><br><span class="line"></span><br><span class="line"><span class="keyword">assign</span> duty_count = duty_count_reg;</span><br><span class="line"><span class="keyword">assign</span> fre_count = pipe_result;</span><br><span class="line"></span><br><span class="line"><span class="keyword">endmodule</span></span><br></pre></td></tr></table></figure>

<h3 id="串口-stm32部分"><a href="#串口-stm32部分" class="headerlink" title="串口 + stm32部分"></a>串口 + stm32部分</h3><p>负责显示屏显示和将fpga输出的周期转换成频率,由于串口使用黑金的,stm32不是我负责的,所以这里就不详述了.</p>
<h2 id="结语"><a href="#结语" class="headerlink" title="结语"></a>结语</h2><blockquote>
<p>如您是不小心看了源码,然后心烦意燥滑到最后的,不妨不看源码再看看字和图…毕竟是初代的源码,没精简过(甚至人为设计了语法错误)</p>
</blockquote>
<p>可以看到,其实他的原理极其简单,适合新手入门,和熟悉verilog语法,小班的同学和大三的老狗们好像都要开始学这门语言了,不妨结合夏宇闻教授的书来尝试一下</p>
<blockquote>
<p>小班进阶作业:理解源码(已贴心地为您删掉大部分源码),删去冗余逻辑和错误部分</p>
</blockquote>
<p>新年第一更,不过下年要考研,就可能要开始断更或者只发一些课外拓展咯.(无奈</p>
<p><a href="https://blog.csdn.net/weixin_38071135/article/details/83039402">赞赏通道</a></p>

    </div>

    
    
    
        
      

      <footer class="post-footer">

        

          <div class="post-nav">
            <div class="post-nav-next post-nav-item">
              
                <a href="/2018/12/19/FPGA-Verilog-设计FIR滤波器/" rel="next" title="FPGA-Verilog 设计FIR滤波器">
                  <i class="fa fa-chevron-left"></i> FPGA-Verilog 设计FIR滤波器
                </a>
              
            </div>

            <span class="post-nav-divider"></span>

            <div class="post-nav-prev post-nav-item">
              
                <a href="/2019/03/05/信号与系统笔记/" rel="prev" title="信号与系统笔记">
                  信号与系统笔记 <i class="fa fa-chevron-right"></i>
                </a>
              
            </div>
          </div>
        
      </footer>
    
  </article>
  
  
  

  </div>


          </div>
          

        </div>
          
  
  <div class="toggle sidebar-toggle">
    <span class="toggle-line toggle-line-first"></span>
    <span class="toggle-line toggle-line-middle"></span>
    <span class="toggle-line toggle-line-last"></span>
  </div>

  <aside class="sidebar">
    <div class="sidebar-inner">
        
        
        
        
      

      <ul class="sidebar-nav motion-element">
        <li class="sidebar-nav-toc">
          文章目录
        </li>
        <li class="sidebar-nav-overview">
          站点概览
        </li>
      </ul>

      <!--noindex-->
      <div class="post-toc-wrap sidebar-panel">
          <div class="post-toc motion-element"><ol class="nav"><li class="nav-item nav-level-1"><a class="nav-link" href="#基于FPGA的简易频率计设计"><span class="nav-number">1.</span> <span class="nav-text">基于FPGA的简易频率计设计</span></a><ol class="nav-child"><li class="nav-item nav-level-2"><a class="nav-link" href="#测频原理"><span class="nav-number">1.1.</span> <span class="nav-text">测频原理</span></a><ol class="nav-child"><li class="nav-item nav-level-3"><a class="nav-link" href="#直接测量法"><span class="nav-number">1.1.1.</span> <span class="nav-text">直接测量法</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#周期测量法"><span class="nav-number">1.1.2.</span> <span class="nav-text">周期测量法</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#综合测量法"><span class="nav-number">1.1.3.</span> <span class="nav-text">综合测量法</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#整形电路"><span class="nav-number">1.1.4.</span> <span class="nav-text">整形电路</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#FPGA整体框架"><span class="nav-number">1.1.5.</span> <span class="nav-text">FPGA整体框架</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#1s定时器"><span class="nav-number">1.1.6.</span> <span class="nav-text">1s定时器</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#测频模块"><span class="nav-number">1.1.7.</span> <span class="nav-text">测频模块</span></a></li><li class="nav-item nav-level-3"><a class="nav-link" href="#串口-stm32部分"><span class="nav-number">1.1.8.</span> <span class="nav-text">串口 + stm32部分</span></a></li></ol></li><li class="nav-item nav-level-2"><a class="nav-link" href="#结语"><span class="nav-number">1.2.</span> <span class="nav-text">结语</span></a></li></ol></li></ol></div>
        
      </div>
      <!--/noindex-->

      <div class="site-overview-wrap sidebar-panel">
        <div class="site-author motion-element" itemprop="author" itemscope itemtype="http://schema.org/Person">
  <p class="site-author-name" itemprop="name">He Wei Bao</p>
  <div class="site-description" itemprop="description">认识到了自己的无知,才能真正认识世界</div>
</div>
<div class="site-state-wrap motion-element">
  <nav class="site-state">
      <div class="site-state-item site-state-posts">
        
          <a href="/archives/">
        
          <span class="site-state-item-count">45</span>
          <span class="site-state-item-name">日志</span>
        </a>
      </div>
    
      
      
      <div class="site-state-item site-state-categories">
        
          
            <a href="/categories/">
          
        
        <span class="site-state-item-count">13</span>
        <span class="site-state-item-name">分类</span>
        </a>
      </div>
    
  </nav>
</div>
  <div class="links-of-author motion-element">
      <span class="links-of-author-item">
      
      
        
      
      
        
      
        <a href="https://github.com/HHHHorrible" title="GitHub &rarr; https://github.com/HHHHorrible" rel="noopener" target="_blank"><i class="fa fa-fw fa-github"></i>GitHub</a>
      </span>
    
  </div>


  <div class="links-of-blogroll motion-element">
    <div class="links-of-blogroll-title">
      <i class="fa fa-fw fa-link"></i>
      Links
    </div>
    <ul class="links-of-blogroll-list">
        <li class="links-of-blogroll-item">
          <a href="https://blog.csdn.net/weixin_38071135" title="https://blog.csdn.net/weixin_38071135">CSDN</a>
        </li>
      
    </ul>
  </div>

      </div>

    </div>
  </aside>
  <div id="sidebar-dimmer"></div>


      </div>
    </main>

    <footer class="footer">
      <div class="footer-inner">
        

<script async src="https://dn-lbstatics.qbox.me/busuanzi/2.3/busuanzi.pure.mini.js"></script>

<div class="copyright">
  &copy; 2016 – 
  <span itemprop="copyrightYear">2019</span>
  <span class="with-love">
    <i class="fa fa-user"></i>
  </span>
  <span class="author" itemprop="copyrightHolder">He Wei Bao</span>
</div>
  <div class="powered-by">由 <a href="https://hexo.io" class="theme-link" rel="noopener" target="_blank">Hexo</a> 强力驱动 v3.9.0
  </div>
      <span id="busuanzi_container_site_pv">
          本站总访问量<span id="busuanzi_value_site_pv"></span>次
      </span>
  <div class="powered-by">
      <i class="fa fa-user-md"></i><span id="busuanzi_container_site_uv">
  本站访客数:<span id="busuanzi_value_site_uv"></span>
    </span>
    </div>
  <span class="post-meta-divider">|</span>
  <div class="theme-info">
      
    主题 – <a href="https://mist.theme-next.org" class="theme-link" rel="noopener" target="_blank">NexT.Mist</a> v7.4.1
  </div>

<div class="theme-info">
  <div class="powered-by"></div>
  <span class="post-count">博客全站共70.5k字</span>
</div>

        












        
      </div>
    </footer>
  </div>

  
    
  
  <script color='0,0,255' opacity='0.5' zIndex='-1' count='99' src="/lib/canvas-nest/canvas-nest.min.js"></script>
  <script src="/lib/anime.min.js?v=3.1.0"></script>
  <script src="/lib/velocity/velocity.min.js?v=1.2.1"></script>
  <script src="/lib/velocity/velocity.ui.min.js?v=1.2.1"></script>
<script src="/js/utils.js?v=7.4.1"></script><script src="/js/motion.js?v=7.4.1"></script>
<script src="/js/schemes/muse.js?v=7.4.1"></script>

<script src="/js/next-boot.js?v=7.4.1"></script>



  





















  

  

  

  

</body>
</html>
