
*** Running vivado
    with args -log butterfly_ff.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source butterfly_ff.tcl


Режим вывода команд на экран (ECHO) отключен.
Режим вывода команд на экран (ECHO) отключен.

****** Vivado v2023.1 (64-bit)
  **** SW Build 3865809 on Sun May  7 15:05:29 MDT 2023
  **** IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
  **** SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

source butterfly_ff.tcl -notrace
Command: read_checkpoint -auto_incremental -incremental C:/Work_task/FFT/FFT_realisation/FFT_realisation.srcs/utils_1/imports/synth_1/butterfly_ff.dcp
INFO: [Vivado 12-5825] Read reference checkpoint from C:/Work_task/FFT/FFT_realisation/FFT_realisation.srcs/utils_1/imports/synth_1/butterfly_ff.dcp for incremental synthesis
INFO: [Vivado 12-7989] Please ensure there are no constraint changes
Command: synth_design -top butterfly_ff -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Designutils 20-5440] No compile time benefit to using incremental synthesis; A full resynthesis will be run
INFO: [Designutils 20-4379] Flow is switching to default flow due to incremental criteria not met. If you would like to alter this behaviour and have the flow terminate instead, please set the following parameter config_implementation {autoIncr.Synth.RejectBehavior Terminate}
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 5744
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 896.875 ; gain = 410.781
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'butterfly_ff' [C:/Work_task/FFT/src/butterfly_ff.sv:2]
INFO: [Synth 8-3876] $readmem data file 'coef_data.mem' is read successfully [C:/Work_task/FFT/src/butterfly_ff.sv:59]
WARNING: [Synth 8-6090] variable 'output_signal' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Work_task/FFT/src/butterfly_ff.sv:195]
WARNING: [Synth 8-6090] variable 'output_signal' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Work_task/FFT/src/butterfly_ff.sv:195]
WARNING: [Synth 8-6090] variable 'output_signal' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Work_task/FFT/src/butterfly_ff.sv:195]
WARNING: [Synth 8-6090] variable 'output_signal' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Work_task/FFT/src/butterfly_ff.sv:195]
WARNING: [Synth 8-6090] variable 'output_signal' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Work_task/FFT/src/butterfly_ff.sv:196]
WARNING: [Synth 8-6090] variable 'output_signal' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Work_task/FFT/src/butterfly_ff.sv:196]
WARNING: [Synth 8-6090] variable 'output_signal' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Work_task/FFT/src/butterfly_ff.sv:196]
WARNING: [Synth 8-6090] variable 'output_signal' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Work_task/FFT/src/butterfly_ff.sv:196]
WARNING: [Synth 8-6090] variable 'output_signal' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Work_task/FFT/src/butterfly_ff.sv:196]
WARNING: [Synth 8-6090] variable 'output_signal' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Work_task/FFT/src/butterfly_ff.sv:196]
WARNING: [Synth 8-6090] variable 'output_signal' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Work_task/FFT/src/butterfly_ff.sv:196]
WARNING: [Synth 8-6090] variable 'output_signal' is written by both blocking and non-blocking assignments, entire logic could be removed [C:/Work_task/FFT/src/butterfly_ff.sv:196]
INFO: [Synth 8-6155] done synthesizing module 'butterfly_ff' (0#1) [C:/Work_task/FFT/src/butterfly_ff.sv:2]
WARNING: [Synth 8-6014] Unused sequential element data_A_stage_3_ff_reg was removed.  [C:/Work_task/FFT/src/butterfly_ff.sv:81]
WARNING: [Synth 8-6014] Unused sequential element coef_stage_3_ff_reg was removed.  [C:/Work_task/FFT/src/butterfly_ff.sv:105]
WARNING: [Synth 8-6014] Unused sequential element coef_stage_4_ff_reg was removed.  [C:/Work_task/FFT/src/butterfly_ff.sv:106]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 987.000 ; gain = 500.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 987.000 ; gain = 500.906
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 987.000 ; gain = 500.906
---------------------------------------------------------------------------------
WARNING: [Synth 8-3936] Found unconnected internal register 'IM_part_stage4_ff_reg' and it is trimmed from '48' to '41' bits. [C:/Work_task/FFT/src/butterfly_ff.sv:162]
WARNING: [Synth 8-3936] Found unconnected internal register 'im2_stage_3_ff_reg' and it is trimmed from '43' to '41' bits. [C:/Work_task/FFT/src/butterfly_ff.sv:147]
WARNING: [Synth 8-3936] Found unconnected internal register 'RE_part_stage4_ff_reg' and it is trimmed from '48' to '41' bits. [C:/Work_task/FFT/src/butterfly_ff.sv:161]
WARNING: [Synth 8-3936] Found unconnected internal register 're2_stage_3_ff_reg' and it is trimmed from '43' to '41' bits. [C:/Work_task/FFT/src/butterfly_ff.sv:154]
WARNING: [Synth 8-3936] Found unconnected internal register 'im1_stage_3_ff_reg' and it is trimmed from '43' to '41' bits. [C:/Work_task/FFT/src/butterfly_ff.sv:130]
WARNING: [Synth 8-3936] Found unconnected internal register 'im1_stage_2_ff_reg' and it is trimmed from '43' to '41' bits. [C:/Work_task/FFT/src/butterfly_ff.sv:129]
WARNING: [Synth 8-3936] Found unconnected internal register 're1_stage_3_ff_reg' and it is trimmed from '43' to '41' bits. [C:/Work_task/FFT/src/butterfly_ff.sv:139]
WARNING: [Synth 8-3936] Found unconnected internal register 're1_stage_2_ff_reg' and it is trimmed from '43' to '41' bits. [C:/Work_task/FFT/src/butterfly_ff.sv:138]
WARNING: [Synth 8-6014] Unused sequential element re1_stage_2_ff_reg was removed.  [C:/Work_task/FFT/src/butterfly_ff.sv:79]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:08 . Memory (MB): peak = 987.000 ; gain = 500.906
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   25 Bit       Adders := 2     
	   3 Input   25 Bit       Adders := 2     
	   2 Input    2 Bit       Adders := 1     
+---Registers : 
	               50 Bit    Registers := 12    
	               36 Bit    Registers := 2     
	               18 Bit    Registers := 3     
	                2 Bit    Registers := 4     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input   50 Bit        Muxes := 4     
	   4 Input   50 Bit        Muxes := 2     
	   5 Input   36 Bit        Muxes := 1     
	   4 Input   25 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 13    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3936] Found unconnected internal register 'data_A_stage_1_ff_reg' and it is trimmed from '50' to '25' bits. [C:/Work_task/FFT/src/butterfly_ff.sv:79]
WARNING: [Synth 8-3936] Found unconnected internal register 'coef_stage_2_ff_reg' and it is trimmed from '36' to '18' bits. [C:/Work_task/FFT/src/butterfly_ff.sv:104]
WARNING: [Synth 8-3936] Found unconnected internal register 'coef_stage_1_ff_reg' and it is trimmed from '36' to '18' bits. [C:/Work_task/FFT/src/butterfly_ff.sv:103]
DSP Report: Generating DSP im2_stage_3_ff_reg, operation Mode is: (A''*B'')'.
DSP Report: register coef_stage_1_ff_reg is absorbed into DSP im2_stage_3_ff_reg.
DSP Report: register coef_stage_2_ff_reg is absorbed into DSP im2_stage_3_ff_reg.
DSP Report: register im2_stage_3_ff_reg is absorbed into DSP im2_stage_3_ff_reg.
DSP Report: register im2_stage_3_ff_reg is absorbed into DSP im2_stage_3_ff_reg.
DSP Report: register im2_stage_3_ff_reg is absorbed into DSP im2_stage_3_ff_reg.
DSP Report: operator im_2 is absorbed into DSP im2_stage_3_ff_reg.
DSP Report: Generating DSP IM_part_stage4_ff_reg, operation Mode is: (PCIN+(A''*B'')')'.
DSP Report: register IM_part_stage4_ff_reg is absorbed into DSP IM_part_stage4_ff_reg.
DSP Report: register im1_stage_2_ff_reg is absorbed into DSP IM_part_stage4_ff_reg.
DSP Report: register data_A_stage_1_ff_reg is absorbed into DSP IM_part_stage4_ff_reg.
DSP Report: register im1_stage_2_ff_reg is absorbed into DSP IM_part_stage4_ff_reg.
DSP Report: register IM_part_stage4_ff_reg is absorbed into DSP IM_part_stage4_ff_reg.
DSP Report: register im1_stage_3_ff_reg is absorbed into DSP IM_part_stage4_ff_reg.
DSP Report: operator IM_part is absorbed into DSP IM_part_stage4_ff_reg.
DSP Report: operator im_1 is absorbed into DSP IM_part_stage4_ff_reg.
DSP Report: Generating DSP re2_stage_3_ff_reg, operation Mode is: (A''*B'')'.
DSP Report: register IM_part_stage4_ff_reg is absorbed into DSP re2_stage_3_ff_reg.
DSP Report: register im2_stage_3_ff_reg is absorbed into DSP re2_stage_3_ff_reg.
DSP Report: register im1_stage_2_ff_reg is absorbed into DSP re2_stage_3_ff_reg.
DSP Report: register im2_stage_3_ff_reg is absorbed into DSP re2_stage_3_ff_reg.
DSP Report: register re2_stage_3_ff_reg is absorbed into DSP re2_stage_3_ff_reg.
DSP Report: operator re_2 is absorbed into DSP re2_stage_3_ff_reg.
DSP Report: Generating DSP RE_part_stage4_ff_reg, operation Mode is: (PCIN-(A''*B'')')'.
DSP Report: register coef_stage_1_ff_reg is absorbed into DSP RE_part_stage4_ff_reg.
DSP Report: register re1_stage_2_ff_reg is absorbed into DSP RE_part_stage4_ff_reg.
DSP Report: register data_A_stage_1_ff_reg is absorbed into DSP RE_part_stage4_ff_reg.
DSP Report: register im1_stage_2_ff_reg is absorbed into DSP RE_part_stage4_ff_reg.
DSP Report: register RE_part_stage4_ff_reg is absorbed into DSP RE_part_stage4_ff_reg.
DSP Report: register re1_stage_3_ff_reg is absorbed into DSP RE_part_stage4_ff_reg.
DSP Report: operator RE_part is absorbed into DSP RE_part_stage4_ff_reg.
DSP Report: operator re_1 is absorbed into DSP RE_part_stage4_ff_reg.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:20 . Memory (MB): peak = 1201.262 ; gain = 715.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping        | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|butterfly_ff | (A''*B'')'         | 25     | 18     | -      | -      | 43     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|butterfly_ff | (PCIN+(A''*B'')')' | 25     | 18     | -      | -      | 41     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|butterfly_ff | (A''*B'')'         | 25     | 18     | -      | -      | 43     | 2    | 2    | -    | -    | -     | 1    | 0    | 
|butterfly_ff | (PCIN-(A''*B'')')' | 25     | 18     | -      | -      | 41     | 2    | 2    | -    | -    | -     | 1    | 1    | 
+-------------+--------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 1201.262 ; gain = 715.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:10 ; elapsed = 00:00:21 . Memory (MB): peak = 1201.262 ; gain = 715.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 1201.262 ; gain = 715.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 1201.262 ; gain = 715.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 1201.262 ; gain = 715.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 1201.262 ; gain = 715.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 1201.262 ; gain = 715.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 1201.262 ; gain = 715.168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------+---------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name  | RTL Name                  | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------+---------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|butterfly_ff | counter_stage_4_ff_reg[1] | 4      | 2     | NO           | NO                 | YES               | 2      | 0       | 
|butterfly_ff | sum_stage_4_ff_reg[49]    | 4      | 50    | NO           | YES                | YES               | 50     | 0       | 
+-------------+---------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

DSP Final Report (the ' indicates corresponding REG is set)
+-------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name  | DSP Mapping          | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|butterfly_ff | (A''*B'')'           | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 0    | 1    | 
|butterfly_ff | (PCIN+(A''*B'')')'   | 30     | 18     | -      | -      | 41     | 2    | 2    | -    | -    | -     | 1    | 1    | 
|butterfly_ff | (A''*B'')'           | 30     | 18     | -      | -      | 0      | 2    | 2    | -    | -    | -     | 0    | 1    | 
|butterfly_ff | (PCIN-((A''*B'')'))' | 30     | 18     | -      | -      | 41     | 2    | 2    | -    | -    | -     | 1    | 1    | 
+-------------+----------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+


Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+--------+------+
|      |Cell    |Count |
+------+--------+------+
|1     |BUFG    |     1|
|2     |CARRY4  |    28|
|3     |DSP48E1 |     4|
|4     |LUT2    |   109|
|5     |LUT3    |     9|
|6     |LUT6    |   100|
|7     |SRL16E  |    52|
|8     |FDRE    |   504|
|9     |FDSE    |     1|
|10    |IBUF    |   402|
|11    |OBUF    |   401|
+------+--------+------+

Report Instance Areas: 
+------+---------+-------+------+
|      |Instance |Module |Cells |
+------+---------+-------+------+
|1     |top      |       |  1611|
+------+---------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 1201.262 ; gain = 715.168
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 28 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 1201.262 ; gain = 715.168
Synthesis Optimization Complete : Time (s): cpu = 00:00:14 ; elapsed = 00:00:24 . Memory (MB): peak = 1201.262 ; gain = 715.168
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 1211.031 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 32 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'butterfly_ff' is not ideal for floorplanning, since the cellview 'butterfly_ff' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1310.078 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: ce26378f
INFO: [Common 17-83] Releasing license: Synthesis
19 Infos, 29 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:26 . Memory (MB): peak = 1310.078 ; gain = 832.102
INFO: [Common 17-1381] The checkpoint 'C:/Work_task/FFT/FFT_realisation/FFT_realisation.runs/synth_1/butterfly_ff.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file butterfly_ff_utilization_synth.rpt -pb butterfly_ff_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Mon May  6 13:49:00 2024...
