

sim: ** simulation statistics **
sim_num_insn              100000000 # total number of instructions committed
sim_num_refs               47295225 # total number of loads and stores committed
sim_num_loads              29832504 # total number of loads committed
sim_num_stores         17462721.0000 # total number of stores committed
sim_num_branches           11455447 # total number of branches committed
sim_elapsed_time                 91 # total simulation time in seconds
sim_inst_rate          1098901.0989 # simulation speed (in insts/sec)
sim_total_insn            112109812 # total number of instructions executed
sim_total_refs             53214394 # total number of loads and stores executed
sim_total_loads            34220736 # total number of loads executed
sim_total_stores       18993658.0000 # total number of stores executed
sim_total_branches         12659456 # total number of branches executed
sim_cycle                  85524269 # total simulation time in cycles
sim_IPC                      1.1693 # instructions per cycle
sim_CPI                      0.8552 # cycles per instruction
sim_exec_BW                  1.3109 # total instructions (mis-spec + committed) per cycle
sim_IPB                      8.7295 # instruction per branch
IFQ_count                 251347184 # cumulative IFQ occupancy
IFQ_fcount                 58899883 # cumulative IFQ full count
ifq_occupancy                2.9389 # avg IFQ occupancy (insn's)
ifq_rate                     1.3109 # avg IFQ dispatch rate (insn/cycle)
ifq_latency                  2.2420 # avg IFQ occupant latency (cycle's)
ifq_full                     0.6887 # fraction of time (cycle's) IFQ was full
RUU_count                 936449282 # cumulative RUU occupancy
RUU_fcount                 22198902 # cumulative RUU full count
ruu_occupancy               10.9495 # avg RUU occupancy (insn's)
ruu_rate                     1.3109 # avg RUU dispatch rate (insn/cycle)
ruu_latency                  8.3530 # avg RUU occupant latency (cycle's)
ruu_full                     0.2596 # fraction of time (cycle's) RUU was full
LSQ_count                 446180778 # cumulative LSQ occupancy
LSQ_fcount                 28279690 # cumulative LSQ full count
lsq_occupancy                5.2170 # avg LSQ occupancy (insn's)
lsq_rate                     1.3109 # avg LSQ dispatch rate (insn/cycle)
lsq_latency                  3.9799 # avg LSQ occupant latency (cycle's)
lsq_full                     0.3307 # fraction of time (cycle's) LSQ was full
sim_slip                 1453236998 # total number of slip cycles
avg_sim_slip                14.5324 # the average slip between issue and retirement
bpred_bimod.lookups        13550429 # total number of bpred lookups
bpred_bimod.updates        11455447 # total number of updates
bpred_bimod.addr_hits       9508739 # total number of address-predicted hits
bpred_bimod.dir_hits        9937050 # total number of direction-predicted hits (includes addr-hits)
bpred_bimod.misses          1518397 # total number of misses
bpred_bimod.jr_hits         2050336 # total number of address-predicted hits for JR's
bpred_bimod.jr_seen         2478497 # total number of JR's seen
bpred_bimod.jr_non_ras_hits.PP       409721 # total number of address-predicted hits for non-RAS JR's
bpred_bimod.jr_non_ras_seen.PP       537368 # total number of non-RAS JR's seen
bpred_bimod.bpred_addr_rate    0.8301 # branch address-prediction rate (i.e., addr-hits/updates)
bpred_bimod.bpred_dir_rate    0.8675 # branch direction-prediction rate (i.e., all-hits/updates)
bpred_bimod.bpred_jr_rate    0.8272 # JR address-prediction rate (i.e., JR addr-hits/JRs seen)
bpred_bimod.bpred_jr_non_ras_rate.PP    0.7625 # non-RAS JR addr-pred rate (ie, non-RAS JR hits/JRs seen)
bpred_bimod.retstack_pushes      2276285 # total number of address pushed onto ret-addr stack
bpred_bimod.retstack_pops      2488671 # total number of address popped off of ret-addr stack
bpred_bimod.used_ras.PP      1941129 # total number of RAS predictions used
bpred_bimod.ras_hits.PP      1640615 # total number of RAS hits
bpred_bimod.ras_rate.PP    0.8452 # RAS prediction rate (i.e., RAS hits/used RAS)
il1.accesses              121230110 # total number of accesses
il1.hits                  118661643 # total number of hits
il1.misses                  2568467 # total number of misses
il1.replacements            2568069 # total number of replacements
il1.writebacks                    0 # total number of writebacks
il1.invalidations                 0 # total number of invalidations
il1.miss_rate                0.0212 # miss rate (i.e., misses/ref)
il1.repl_rate                0.0212 # replacement rate (i.e., repls/ref)
il1.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
il1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
dl1.accesses               48733557 # total number of accesses
dl1.hits                   44490901 # total number of hits
dl1.misses                  4242656 # total number of misses
dl1.replacements            4242528 # total number of replacements
dl1.writebacks              1352520 # total number of writebacks
dl1.invalidations                 0 # total number of invalidations
dl1.miss_rate                0.0871 # miss rate (i.e., misses/ref)
dl1.repl_rate                0.0871 # replacement rate (i.e., repls/ref)
dl1.wb_rate                  0.0278 # writeback rate (i.e., wrbks/ref)
dl1.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
ul2.accesses                8163643 # total number of accesses
ul2.hits                    8162317 # total number of hits
ul2.misses                     1326 # total number of misses
ul2.replacements                  0 # total number of replacements
ul2.writebacks                    0 # total number of writebacks
ul2.invalidations                 0 # total number of invalidations
ul2.miss_rate                0.0002 # miss rate (i.e., misses/ref)
ul2.repl_rate                0.0000 # replacement rate (i.e., repls/ref)
ul2.wb_rate                  0.0000 # writeback rate (i.e., wrbks/ref)
ul2.inv_rate                 0.0000 # invalidation rate (i.e., invs/ref)
itlb.accesses             121230110 # total number of accesses
itlb.hits                 121230078 # total number of hits
itlb.misses                      32 # total number of misses
itlb.replacements                 0 # total number of replacements
itlb.writebacks                   0 # total number of writebacks
itlb.invalidations                0 # total number of invalidations
itlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
itlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
itlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
itlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
dtlb.accesses              49454369 # total number of accesses
dtlb.hits                  49454314 # total number of hits
dtlb.misses                      55 # total number of misses
dtlb.replacements                 0 # total number of replacements
dtlb.writebacks                   0 # total number of writebacks
dtlb.invalidations                0 # total number of invalidations
dtlb.miss_rate               0.0000 # miss rate (i.e., misses/ref)
dtlb.repl_rate               0.0000 # replacement rate (i.e., repls/ref)
dtlb.wb_rate                 0.0000 # writeback rate (i.e., wrbks/ref)
dtlb.inv_rate                0.0000 # invalidation rate (i.e., invs/ref)
sim_invalid_addrs                 0 # total non-speculative bogus addresses seen (debug var)
ld_text_base           0x0120000000 # program text (code) segment base
ld_text_size                 794624 # program text (code) size in bytes
ld_data_base           0x0140000000 # program initialized data segment base
ld_data_size                 216592 # program init'ed `.data' and uninit'ed `.bss' size in bytes
ld_stack_base          0x011ff9b000 # program stack segment base (highest address in stack)
ld_stack_size                 16384 # program initial stack size
ld_prog_entry          0x012002d410 # program entry point (initial PC)
ld_environ_base        0x011ff97000 # program environment base address address
ld_target_big_endian              0 # target executable endian-ness, non-zero if big endian
mem.page_count                  148 # total number of pages allocated
mem.page_mem                  1184k # total size of memory pages allocated
mem.ptab_misses             1291780 # total first level page table misses
mem.ptab_accesses        1745057756 # total page table accesses
mem.ptab_miss_rate           0.0007 # first level page table miss rate

