(set-logic BV)

(synth-fun f ((x (_ BitVec 8)) (y (_ BitVec 8))) (_ BitVec 8)
  ((Start (_ BitVec 8)) (StartBool Bool) (Start_4 (_ BitVec 8)) (Start_6 (_ BitVec 8)) (Start_9 (_ BitVec 8)) (Start_5 (_ BitVec 8)) (StartBool_2 Bool) (StartBool_1 Bool) (Start_2 (_ BitVec 8)) (Start_1 (_ BitVec 8)) (Start_3 (_ BitVec 8)) (Start_7 (_ BitVec 8)) (Start_8 (_ BitVec 8)))
  ((Start (_ BitVec 8) (#b10100101 y (bvor Start_1 Start) (bvadd Start_1 Start) (bvudiv Start Start_1) (bvshl Start_1 Start_1)))
   (StartBool Bool (false))
   (Start_4 (_ BitVec 8) (#b10100101 (bvnot Start_9) (bvand Start_7 Start_8) (bvmul Start_3 Start_1) (bvshl Start_8 Start_2) (bvlshr Start_1 Start_4) (ite StartBool_2 Start_9 Start)))
   (Start_6 (_ BitVec 8) (#b00000001 (bvnot Start_5) (bvneg Start_9) (bvand Start_5 Start_8) (bvor Start_5 Start_2) (bvmul Start_2 Start_4) (bvudiv Start_4 Start_6) (bvlshr Start_3 Start) (ite StartBool_1 Start_4 Start_9)))
   (Start_9 (_ BitVec 8) (#b00000000 (bvnot Start) (bvand Start_7 Start_3) (bvor Start_9 Start_6) (bvmul Start_8 Start_3) (bvurem Start_5 Start_4) (ite StartBool Start_5 Start_8)))
   (Start_5 (_ BitVec 8) (x #b00000001 (bvnot Start_6) (bvneg Start_3) (bvand Start_2 Start_7) (bvadd Start_3 Start_7) (bvmul Start_4 Start_8) (bvurem Start_4 Start_7) (bvlshr Start_6 Start_7)))
   (StartBool_2 Bool (false (not StartBool_2) (and StartBool StartBool_1) (or StartBool_2 StartBool)))
   (StartBool_1 Bool (false true (or StartBool_1 StartBool_2) (bvult Start_1 Start)))
   (Start_2 (_ BitVec 8) (y #b00000000 (bvnot Start_3) (bvor Start_4 Start_2) (bvudiv Start_3 Start_5) (bvurem Start_4 Start_1) (bvshl Start_1 Start_3) (ite StartBool_1 Start Start_3)))
   (Start_1 (_ BitVec 8) (#b00000001 #b10100101 x #b00000000 (bvnot Start) (bvneg Start_2) (bvadd Start_1 Start_2) (bvurem Start Start)))
   (Start_3 (_ BitVec 8) (#b00000001 (bvadd Start_2 Start_2) (bvurem Start_4 Start_1) (bvshl Start_2 Start_2) (bvlshr Start Start_7) (ite StartBool Start_6 Start_4)))
   (Start_7 (_ BitVec 8) (#b10100101 (bvand Start_9 Start_8) (bvor Start_8 Start) (bvadd Start_4 Start_3) (bvmul Start_4 Start_4) (bvudiv Start_1 Start_7) (bvurem Start_1 Start_7)))
   (Start_8 (_ BitVec 8) (x (bvor Start_6 Start_3) (bvadd Start_7 Start_3) (bvmul Start_3 Start_9) (bvurem Start_9 Start_3) (bvlshr Start_6 Start_5)))))

(declare-var x (_ BitVec 8))
(declare-var y (_ BitVec 8))

(constraint (= (f x y) (bvand x (bvudiv #b00000000 (bvneg (bvurem #b00000001 x))))))

(check-synth)
