//////////@brief CFGR_ADEN Register Defintion
#define ADC_CFGR_ADEN_Pos                         (0)
#define ADC_CFGR_ADEN                             (0x1U << ADC_CFGR_ADEN_Pos)

//////////@brief CFGR_ADWEN Register Defintion
#define ADC_CFGR_ADWEN_Pos                        (1)
#define ADC_CFGR_ADWEN                            (0x1U << ADC_CFGR_ADWEN_Pos)

//////////@brief CFGR_TVSEN Register Defintion
#define ADC_CFGR_TVSEN_Pos                        (2)
#define ADC_CFGR_TVSEN                            (0x1U << ADC_CFGR_TVSEN_Pos)

//////////@brief CFGR_ADCPRE Register Defintion
#define ADC_CFGR_ADCPRE_Pos                       (4)
#define ADC_CFGR_ADCPRE                           (0x7U << ADC_CFGR_ADCPRE_Pos)

//////////@brief CFGR_RSLTCTL Register Defintion
#define ADC_CFGR_RSLTCTL_Pos                      (7)
#define ADC_CFGR_RSLTCTL                          (0x7U << ADC_CFGR_RSLTCTL_Pos)

//////////@brief CFGR_SAMCTL Register Defintion
#define ADC_CFGR_SAMCTL_Pos                       (10)
#define ADC_CFGR_SAMCTL                           (0x7U << ADC_CFGR_SAMCTL_Pos)

//////////@brief CHnDR_DATA Register Defintion
#define ADC_CHnDR_DATA_Pos                        (0)
#define ADC_CHnDR_DATA                            (0xffffU << ADC_CHnDR_DATA_Pos)

//////////@brief CHnDR_OVERRUN Register Defintion
#define ADC_CHnDR_OVERRUN_Pos                     (20)
#define ADC_CHnDR_OVERRUN                         (0x1U << ADC_CHnDR_OVERRUN_Pos)

//////////@brief CHnDR_VALID Register Defintion
#define ADC_CHnDR_VALID_Pos                       (21)
#define ADC_CHnDR_VALID                           (0x1U << ADC_CHnDR_VALID_Pos)

//////////@brief CHSR_CH0 Register Defintion
#define ADC_CHSR_CH0_Pos                          (0)
#define ADC_CHSR_CH0                              (0x1U << ADC_CHSR_CH0_Pos)

//////////@brief CHSR_CH1 Register Defintion
#define ADC_CHSR_CH1_Pos                          (1)
#define ADC_CHSR_CH1                              (0x1U << ADC_CHSR_CH1_Pos)

//////////@brief CHSR_CH2 Register Defintion
#define ADC_CHSR_CH2_Pos                          (2)
#define ADC_CHSR_CH2                              (0x1U << ADC_CHSR_CH2_Pos)

//////////@brief CHSR_CH3 Register Defintion
#define ADC_CHSR_CH3_Pos                          (3)
#define ADC_CHSR_CH3                              (0x1U << ADC_CHSR_CH3_Pos)

//////////@brief CHSR_CH4 Register Defintion
#define ADC_CHSR_CH4_Pos                          (4)
#define ADC_CHSR_CH4                              (0x1U << ADC_CHSR_CH4_Pos)

//////////@brief CHSR_CH5 Register Defintion
#define ADC_CHSR_CH5_Pos                          (5)
#define ADC_CHSR_CH5                              (0x1U << ADC_CHSR_CH5_Pos)

//////////@brief CHSR_CH6 Register Defintion
#define ADC_CHSR_CH6_Pos                          (6)
#define ADC_CHSR_CH6                              (0x1U << ADC_CHSR_CH6_Pos)

//////////@brief CHSR_CH7 Register Defintion
#define ADC_CHSR_CH7_Pos                          (7)
#define ADC_CHSR_CH7                              (0x1U << ADC_CHSR_CH7_Pos)

//////////@brief CHSR_CHTV Register Defintion
#define ADC_CHSR_CHTV_Pos                         (8)
#define ADC_CHSR_CHTV                             (0x1U << ADC_CHSR_CHTV_Pos)

//////////@brief CMPR_CMPLDATA Register Defintion
#define ADC_CMPR_CMPLDATA_Pos                     (0)
#define ADC_CMPR_CMPLDATA                         (0xfffU << ADC_CMPR_CMPLDATA_Pos)

//////////@brief CMPR_CMPHDATA Register Defintion
#define ADC_CMPR_CMPHDATA_Pos                     (16)
#define ADC_CMPR_CMPHDATA                         (0xfffU << ADC_CMPR_CMPHDATA_Pos)

//////////@brief CR_ADIE Register Defintion
#define ADC_CR_ADIE_Pos                           (0)
#define ADC_CR_ADIE                               (0x1U << ADC_CR_ADIE_Pos)

//////////@brief CR_ADWIE Register Defintion
#define ADC_CR_ADWIE_Pos                          (1)
#define ADC_CR_ADWIE                              (0x1U << ADC_CR_ADWIE_Pos)

//////////@brief CR_TRGEN Register Defintion
#define ADC_CR_TRGEN_Pos                          (2)
#define ADC_CR_TRGEN                              (0x1U << ADC_CR_TRGEN_Pos)

//////////@brief CR_DMAEN Register Defintion
#define ADC_CR_DMAEN_Pos                          (3)
#define ADC_CR_DMAEN                              (0x1U << ADC_CR_DMAEN_Pos)

//////////@brief CR_TRGSEL Register Defintion
#define ADC_CR_TRGSEL_Pos                         (4)
#define ADC_CR_TRGSEL                             (0x7U << ADC_CR_TRGSEL_Pos)

//////////@brief CR_SYNCEN Register Defintion
#define ADC_CR_SYNCEN_Pos                         (7)
#define ADC_CR_SYNCEN                             (0x1U << ADC_CR_SYNCEN_Pos)

//////////@brief CR_ADST Register Defintion
#define ADC_CR_ADST_Pos                           (8)
#define ADC_CR_ADST                               (0x1U << ADC_CR_ADST_Pos)

//////////@brief CR_MODE Register Defintion
#define ADC_CR_MODE_Pos                           (9)
#define ADC_CR_MODE                               (0x3U << ADC_CR_MODE_Pos)

//////////@brief CR_ALIGN Register Defintion
#define ADC_CR_ALIGN_Pos                          (11)
#define ADC_CR_ALIGN                              (0x1U << ADC_CR_ALIGN_Pos)

//////////@brief CR_CMPCH Register Defintion
#define ADC_CR_CMPCH_Pos                          (12)
#define ADC_CR_CMPCH                              (0xfU << ADC_CR_CMPCH_Pos)

//////////@brief DR_DATA Register Defintion
#define ADC_DR_DATA_Pos                           (0)
#define ADC_DR_DATA                               (0xffffU << ADC_DR_DATA_Pos)

//////////@brief DR_OVERRUN Register Defintion
#define ADC_DR_OVERRUN_Pos                        (20)
#define ADC_DR_OVERRUN                            (0x1U << ADC_DR_OVERRUN_Pos)

//////////@brief DR_VALID Register Defintion
#define ADC_DR_VALID_Pos                          (21)
#define ADC_DR_VALID                              (0x1U << ADC_DR_VALID_Pos)

//////////@brief SR_ADIF Register Defintion
#define ADC_SR_ADIF_Pos                           (0)
#define ADC_SR_ADIF                               (0x1U << ADC_SR_ADIF_Pos)

//////////@brief SR_ADWIF Register Defintion
#define ADC_SR_ADWIF_Pos                          (1)
#define ADC_SR_ADWIF                              (0x1U << ADC_SR_ADWIF_Pos)

//////////@brief SR_BUSY Register Defintion
#define ADC_SR_BUSY_Pos                           (2)
#define ADC_SR_BUSY                               (0x1U << ADC_SR_BUSY_Pos)

//////////@brief SR_CH Register Defintion
#define ADC_SR_CH_Pos                             (4)
#define ADC_SR_CH                                 (0xfU << ADC_SR_CH_Pos)

//////////@brief SR_VALID Register Defintion
#define ADC_SR_VALID_Pos                          (8)
#define ADC_SR_VALID                              (0x1ffU << ADC_SR_VALID_Pos)

//////////@brief SR_OVERRUN Register Defintion
#define ADC_SR_OVERRUN_Pos                        (20)
#define ADC_SR_OVERRUN                            (0x1ffU << ADC_SR_OVERRUN_Pos)

//////////@brief CR_EN Register Defintion
#define AES_CR_EN_Pos                             (0)
#define AES_CR_EN                                 (0x1U << AES_CR_EN_Pos)

//////////@brief CR_DATATYPE Register Defintion
#define AES_CR_DATATYPE_Pos                       (1)
#define AES_CR_DATATYPE                           (0x3U << AES_CR_DATATYPE_Pos)

//////////@brief CR_MODE Register Defintion
#define AES_CR_MODE_Pos                           (3)
#define AES_CR_MODE                               (0x3U << AES_CR_MODE_Pos)

//////////@brief CR_CHMOD Register Defintion
#define AES_CR_CHMOD_Pos                          (5)
#define AES_CR_CHMOD                              (0x3U << AES_CR_CHMOD_Pos)

//////////@brief CR_CCFC Register Defintion
#define AES_CR_CCFC_Pos                           (7)
#define AES_CR_CCFC                               (0x1U << AES_CR_CCFC_Pos)

//////////@brief CR_ERRC Register Defintion
#define AES_CR_ERRC_Pos                           (8)
#define AES_CR_ERRC                               (0x1U << AES_CR_ERRC_Pos)

//////////@brief CR_CCFIE Register Defintion
#define AES_CR_CCFIE_Pos                          (9)
#define AES_CR_CCFIE                              (0x1U << AES_CR_CCFIE_Pos)

//////////@brief CR_ERRIE Register Defintion
#define AES_CR_ERRIE_Pos                          (10)
#define AES_CR_ERRIE                              (0x1U << AES_CR_ERRIE_Pos)

//////////@brief CR_DMAINEN Register Defintion
#define AES_CR_DMAINEN_Pos                        (11)
#define AES_CR_DMAINEN                            (0x1U << AES_CR_DMAINEN_Pos)

//////////@brief CR_DMAOUTEN Register Defintion
#define AES_CR_DMAOUTEN_Pos                       (12)
#define AES_CR_DMAOUTEN                           (0x1U << AES_CR_DMAOUTEN_Pos)

//////////@brief CR_CHMOD Register Defintion
#define AES_CR_CHMOD_Pos                          (16)
#define AES_CR_CHMOD                              (0x1U << AES_CR_CHMOD_Pos)

//////////@brief CR_KSIZE Register Defintion
#define AES_CR_KSIZE_Pos                          (18)
#define AES_CR_KSIZE                              (0x3U << AES_CR_KSIZE_Pos)

//////////@brief CR_FBSEL Register Defintion
#define AES_CR_FBSEL_Pos                          (20)
#define AES_CR_FBSEL                              (0x3U << AES_CR_FBSEL_Pos)

//////////@brief DINR_DINR Register Defintion
#define AES_DINR_DINR_Pos                         (0)
#define AES_DINR_DINR                             (0xffffffffU << AES_DINR_DINR_Pos)

//////////@brief DOUTR_DOUTR Register Defintion
#define AES_DOUTR_DOUTR_Pos                       (0)
#define AES_DOUTR_DOUTR                           (0xffffffffU << AES_DOUTR_DOUTR_Pos)

//////////@brief IVR0_IVR0 Register Defintion
#define AES_IVR0_IVR0_Pos                         (0)
#define AES_IVR0_IVR0                             (0xffffffffU << AES_IVR0_IVR0_Pos)

//////////@brief IVR1_IVR1 Register Defintion
#define AES_IVR1_IVR1_Pos                         (0)
#define AES_IVR1_IVR1                             (0xffffffffU << AES_IVR1_IVR1_Pos)

//////////@brief IVR2_IVR2 Register Defintion
#define AES_IVR2_IVR2_Pos                         (0)
#define AES_IVR2_IVR2                             (0xffffffffU << AES_IVR2_IVR2_Pos)

//////////@brief IVR3_IVR3 Register Defintion
#define AES_IVR3_IVR3_Pos                         (0)
#define AES_IVR3_IVR3                             (0xffffffffU << AES_IVR3_IVR3_Pos)

//////////@brief KEYR0_KEYR0 Register Defintion
#define AES_KEYR0_KEYR0_Pos                       (0)
#define AES_KEYR0_KEYR0                           (0xffffffffU << AES_KEYR0_KEYR0_Pos)

//////////@brief KEYR1_KEYR1 Register Defintion
#define AES_KEYR1_KEYR1_Pos                       (0)
#define AES_KEYR1_KEYR1                           (0xffffffffU << AES_KEYR1_KEYR1_Pos)

//////////@brief KEYR2_KEYR2 Register Defintion
#define AES_KEYR2_KEYR2_Pos                       (0)
#define AES_KEYR2_KEYR2                           (0xffffffffU << AES_KEYR2_KEYR2_Pos)

//////////@brief KEYR3_KEYR3 Register Defintion
#define AES_KEYR3_KEYR3_Pos                       (0)
#define AES_KEYR3_KEYR3                           (0xffffffffU << AES_KEYR3_KEYR3_Pos)

//////////@brief KEYR4_KEYR4 Register Defintion
#define AES_KEYR4_KEYR4_Pos                       (0)
#define AES_KEYR4_KEYR4                           (0xffffffffU << AES_KEYR4_KEYR4_Pos)

//////////@brief KEYR5_KEYR5 Register Defintion
#define AES_KEYR5_KEYR5_Pos                       (0)
#define AES_KEYR5_KEYR5                           (0xffffffffU << AES_KEYR5_KEYR5_Pos)

//////////@brief KEYR6_KEYR6 Register Defintion
#define AES_KEYR6_KEYR6_Pos                       (0)
#define AES_KEYR6_KEYR6                           (0xffffffffU << AES_KEYR6_KEYR6_Pos)

//////////@brief KEYR7_KEYR7 Register Defintion
#define AES_KEYR7_KEYR7_Pos                       (0)
#define AES_KEYR7_KEYR7                           (0xffffffffU << AES_KEYR7_KEYR7_Pos)

//////////@brief SR_CCF Register Defintion
#define AES_SR_CCF_Pos                            (0)
#define AES_SR_CCF                                (0x1U << AES_SR_CCF_Pos)

//////////@brief SR_RDERR Register Defintion
#define AES_SR_RDERR_Pos                          (1)
#define AES_SR_RDERR                              (0x1U << AES_SR_RDERR_Pos)

//////////@brief SR_WRERR Register Defintion
#define AES_SR_WRERR_Pos                          (2)
#define AES_SR_WRERR                              (0x1U << AES_SR_WRERR_Pos)

//////////@brief CR_TPE Register Defintion
#define BKP_CR_TPE_Pos                            (0)
#define BKP_CR_TPE                                (0x1U << BKP_CR_TPE_Pos)

//////////@brief CR_TPAL Register Defintion
#define BKP_CR_TPAL_Pos                           (1)
#define BKP_CR_TPAL                               (0x1U << BKP_CR_TPAL_Pos)

//////////@brief CSR_CTE Register Defintion
#define BKP_CSR_CTE_Pos                           (0)
#define BKP_CSR_CTE                               (0x1U << BKP_CSR_CTE_Pos)

//////////@brief CSR_CTI Register Defintion
#define BKP_CSR_CTI_Pos                           (1)
#define BKP_CSR_CTI                               (0x1U << BKP_CSR_CTI_Pos)

//////////@brief CSR_TPIE Register Defintion
#define BKP_CSR_TPIE_Pos                          (2)
#define BKP_CSR_TPIE                              (0x1U << BKP_CSR_TPIE_Pos)

//////////@brief CSR_TEF Register Defintion
#define BKP_CSR_TEF_Pos                           (8)
#define BKP_CSR_TEF                               (0x1U << BKP_CSR_TEF_Pos)

//////////@brief CSR_TIF Register Defintion
#define BKP_CSR_TIF_Pos                           (9)
#define BKP_CSR_TIF                               (0x1U << BKP_CSR_TIF_Pos)

//////////@brief DRn_DATA Register Defintion
#define BKP_DRn_DATA_Pos                          (0)
#define BKP_DRn_DATA                              (0xffffU << BKP_DRn_DATA_Pos)

//////////@brief RTCCR_CAL Register Defintion
#define BKP_RTCCR_CAL_Pos                         (0)
#define BKP_RTCCR_CAL                             (0x7fU << BKP_RTCCR_CAL_Pos)

//////////@brief RTCCR_CCO Register Defintion
#define BKP_RTCCR_CCO_Pos                         (7)
#define BKP_RTCCR_CCO                             (0x1U << BKP_RTCCR_CCO_Pos)

//////////@brief RTCCR_ASOE Register Defintion
#define BKP_RTCCR_ASOE_Pos                        (8)
#define BKP_RTCCR_ASOE                            (0x1U << BKP_RTCCR_ASOE_Pos)

//////////@brief RTCCR_ASOS Register Defintion
#define BKP_RTCCR_ASOS_Pos                        (9)
#define BKP_RTCCR_ASOS                            (0x1U << BKP_RTCCR_ASOS_Pos)

//////////@brief ACR_AC Register Defintion
#define CAN_ACR_AC_Pos                            (0)
#define CAN_ACR_AC                                (0xffU << CAN_ACR_AC_Pos)

//////////@brief ALC_BITNO Register Defintion
#define CAN_ALC_BITNO_Pos                         (0)
#define CAN_ALC_BITNO                             (0x1fU << CAN_ALC_BITNO_Pos)

//////////@brief AMR_AM Register Defintion
#define CAN_AMR_AM_Pos                            (0)
#define CAN_AMR_AM                                (0xffU << CAN_AMR_AM_Pos)

//////////@brief BTR0_BRP Register Defintion
#define CAN_BTR0_BRP_Pos                          (0)
#define CAN_BTR0_BRP                              (0x3fU << CAN_BTR0_BRP_Pos)

//////////@brief BTR0_SJW Register Defintion
#define CAN_BTR0_SJW_Pos                          (6)
#define CAN_BTR0_SJW                              (0x3U << CAN_BTR0_SJW_Pos)

//////////@brief BTR1_TESG1 Register Defintion
#define CAN_BTR1_TESG1_Pos                        (0)
#define CAN_BTR1_TESG1                            (0xfU << CAN_BTR1_TESG1_Pos)

//////////@brief BTR1_TESG2 Register Defintion
#define CAN_BTR1_TESG2_Pos                        (4)
#define CAN_BTR1_TESG2                            (0x7U << CAN_BTR1_TESG2_Pos)

//////////@brief BTR1_SAM Register Defintion
#define CAN_BTR1_SAM_Pos                          (7)
#define CAN_BTR1_SAM                              (0x1U << CAN_BTR1_SAM_Pos)

//////////@brief CDR_MODE Register Defintion
#define CAN_CDR_MODE_Pos                          (7)
#define CAN_CDR_MODE                              (0x1U << CAN_CDR_MODE_Pos)

//////////@brief CMR_TR Register Defintion
#define CAN_CMR_TR_Pos                            (0)
#define CAN_CMR_TR                                (0x1U << CAN_CMR_TR_Pos)

//////////@brief CMR_AT Register Defintion
#define CAN_CMR_AT_Pos                            (1)
#define CAN_CMR_AT                                (0x1U << CAN_CMR_AT_Pos)

//////////@brief CMR_RRB Register Defintion
#define CAN_CMR_RRB_Pos                           (2)
#define CAN_CMR_RRB                               (0x1U << CAN_CMR_RRB_Pos)

//////////@brief CMR_CDO Register Defintion
#define CAN_CMR_CDO_Pos                           (3)
#define CAN_CMR_CDO                               (0x1U << CAN_CMR_CDO_Pos)

//////////@brief CMR_SRR Register Defintion
#define CAN_CMR_SRR_Pos                           (4)
#define CAN_CMR_SRR                               (0x1U << CAN_CMR_SRR_Pos)

//////////@brief CR_RR Register Defintion
#define CAN_CR_RR_Pos                             (0)
#define CAN_CR_RR                                 (0x1U << CAN_CR_RR_Pos)

//////////@brief CR_RIE Register Defintion
#define CAN_CR_RIE_Pos                            (1)
#define CAN_CR_RIE                                (0x1U << CAN_CR_RIE_Pos)

//////////@brief CR_TIE Register Defintion
#define CAN_CR_TIE_Pos                            (2)
#define CAN_CR_TIE                                (0x1U << CAN_CR_TIE_Pos)

//////////@brief CR_EIE Register Defintion
#define CAN_CR_EIE_Pos                            (3)
#define CAN_CR_EIE                                (0x1U << CAN_CR_EIE_Pos)

//////////@brief CR_OIE Register Defintion
#define CAN_CR_OIE_Pos                            (4)
#define CAN_CR_OIE                                (0x1U << CAN_CR_OIE_Pos)

//////////@brief ECC_SEG Register Defintion
#define CAN_ECC_SEG_Pos                           (0)
#define CAN_ECC_SEG                               (0x1fU << CAN_ECC_SEG_Pos)

//////////@brief ECC_DIR Register Defintion
#define CAN_ECC_DIR_Pos                           (5)
#define CAN_ECC_DIR                               (0x1U << CAN_ECC_DIR_Pos)

//////////@brief ECC_ERRC Register Defintion
#define CAN_ECC_ERRC_Pos                          (6)
#define CAN_ECC_ERRC                              (0x3U << CAN_ECC_ERRC_Pos)

//////////@brief EWLR_EWL Register Defintion
#define CAN_EWLR_EWL_Pos                          (0)
#define CAN_EWLR_EWL                              (0xffU << CAN_EWLR_EWL_Pos)

//////////@brief IER_RIE Register Defintion
#define CAN_IER_RIE_Pos                           (0)
#define CAN_IER_RIE                               (0x1U << CAN_IER_RIE_Pos)

//////////@brief IER_TIE Register Defintion
#define CAN_IER_TIE_Pos                           (1)
#define CAN_IER_TIE                               (0x1U << CAN_IER_TIE_Pos)

//////////@brief IER_EIE Register Defintion
#define CAN_IER_EIE_Pos                           (2)
#define CAN_IER_EIE                               (0x1U << CAN_IER_EIE_Pos)

//////////@brief IER_DOIE Register Defintion
#define CAN_IER_DOIE_Pos                          (3)
#define CAN_IER_DOIE                              (0x1U << CAN_IER_DOIE_Pos)

//////////@brief IER_EPIE Register Defintion
#define CAN_IER_EPIE_Pos                          (5)
#define CAN_IER_EPIE                              (0x1U << CAN_IER_EPIE_Pos)

//////////@brief IER_ALIE Register Defintion
#define CAN_IER_ALIE_Pos                          (6)
#define CAN_IER_ALIE                              (0x1U << CAN_IER_ALIE_Pos)

//////////@brief IER_BEIE Register Defintion
#define CAN_IER_BEIE_Pos                          (7)
#define CAN_IER_BEIE                              (0x1U << CAN_IER_BEIE_Pos)

//////////@brief IR_RI Register Defintion
#define CAN_IR_RI_Pos                             (0)
#define CAN_IR_RI                                 (0x1U << CAN_IR_RI_Pos)

//////////@brief IR_TI Register Defintion
#define CAN_IR_TI_Pos                             (1)
#define CAN_IR_TI                                 (0x1U << CAN_IR_TI_Pos)

//////////@brief IR_EI Register Defintion
#define CAN_IR_EI_Pos                             (2)
#define CAN_IR_EI                                 (0x1U << CAN_IR_EI_Pos)

//////////@brief IR_DOI Register Defintion
#define CAN_IR_DOI_Pos                            (3)
#define CAN_IR_DOI                                (0x1U << CAN_IR_DOI_Pos)

//////////@brief IR_EPI Register Defintion
#define CAN_IR_EPI_Pos                            (5)
#define CAN_IR_EPI                                (0x1U << CAN_IR_EPI_Pos)

//////////@brief IR_ALI Register Defintion
#define CAN_IR_ALI_Pos                            (6)
#define CAN_IR_ALI                                (0x1U << CAN_IR_ALI_Pos)

//////////@brief IR_BEI Register Defintion
#define CAN_IR_BEI_Pos                            (7)
#define CAN_IR_BEI                                (0x1U << CAN_IR_BEI_Pos)

//////////@brief MOD_RM Register Defintion
#define CAN_MOD_RM_Pos                            (0)
#define CAN_MOD_RM                                (0x1U << CAN_MOD_RM_Pos)

//////////@brief MOD_LOM Register Defintion
#define CAN_MOD_LOM_Pos                           (1)
#define CAN_MOD_LOM                               (0x1U << CAN_MOD_LOM_Pos)

//////////@brief MOD_STM Register Defintion
#define CAN_MOD_STM_Pos                           (2)
#define CAN_MOD_STM                               (0x1U << CAN_MOD_STM_Pos)

//////////@brief MOD_AFM Register Defintion
#define CAN_MOD_AFM_Pos                           (3)
#define CAN_MOD_AFM                               (0x1U << CAN_MOD_AFM_Pos)

//////////@brief RXERR_RXERR Register Defintion
#define CAN_RXERR_RXERR_Pos                       (0)
#define CAN_RXERR_RXERR                           (0xffU << CAN_RXERR_RXERR_Pos)

//////////@brief SFF_DLC Register Defintion
#define CAN_SFF_DLC_Pos                           (0)
#define CAN_SFF_DLC                               (0xfU << CAN_SFF_DLC_Pos)

//////////@brief SFF_RTR Register Defintion
#define CAN_SFF_RTR_Pos                           (6)
#define CAN_SFF_RTR                               (0x1U << CAN_SFF_RTR_Pos)

//////////@brief SFF_FF Register Defintion
#define CAN_SFF_FF_Pos                            (7)
#define CAN_SFF_FF                                (0x1U << CAN_SFF_FF_Pos)

//////////@brief SR_RBS Register Defintion
#define CAN_SR_RBS_Pos                            (0)
#define CAN_SR_RBS                                (0x1U << CAN_SR_RBS_Pos)

//////////@brief SR_DOS Register Defintion
#define CAN_SR_DOS_Pos                            (1)
#define CAN_SR_DOS                                (0x1U << CAN_SR_DOS_Pos)

//////////@brief SR_TBS Register Defintion
#define CAN_SR_TBS_Pos                            (2)
#define CAN_SR_TBS                                (0x1U << CAN_SR_TBS_Pos)

//////////@brief SR_TCS Register Defintion
#define CAN_SR_TCS_Pos                            (3)
#define CAN_SR_TCS                                (0x1U << CAN_SR_TCS_Pos)

//////////@brief SR_RS Register Defintion
#define CAN_SR_RS_Pos                             (4)
#define CAN_SR_RS                                 (0x1U << CAN_SR_RS_Pos)

//////////@brief SR_TS Register Defintion
#define CAN_SR_TS_Pos                             (5)
#define CAN_SR_TS                                 (0x1U << CAN_SR_TS_Pos)

//////////@brief SR_ES Register Defintion
#define CAN_SR_ES_Pos                             (6)
#define CAN_SR_ES                                 (0x1U << CAN_SR_ES_Pos)

//////////@brief SR_BS Register Defintion
#define CAN_SR_BS_Pos                             (7)
#define CAN_SR_BS                                 (0x1U << CAN_SR_BS_Pos)

//////////@brief TXDATA0_DATA0 Register Defintion
#define CAN_TXDATA0_DATA0_Pos                     (0)
#define CAN_TXDATA0_DATA0                         (0xffU << CAN_TXDATA0_DATA0_Pos)

//////////@brief TXDATA1_DATA1 Register Defintion
#define CAN_TXDATA1_DATA1_Pos                     (0)
#define CAN_TXDATA1_DATA1                         (0xffU << CAN_TXDATA1_DATA1_Pos)

//////////@brief TXERR_TXERR Register Defintion
#define CAN_TXERR_TXERR_Pos                       (0)
#define CAN_TXERR_TXERR                           (0xffU << CAN_TXERR_TXERR_Pos)

//////////@brief TXID0_ID Register Defintion
#define CAN_TXID0_ID_Pos                          (0)
#define CAN_TXID0_ID                              (0xffU << CAN_TXID0_ID_Pos)

//////////@brief TXID0_Peli_ID Register Defintion
#define CAN_TXID0_Peli_ID_Pos                     (0)
#define CAN_TXID0_Peli_ID                         (0xffU << CAN_TXID0_Peli_ID_Pos)

//////////@brief TXID1_DLC Register Defintion
#define CAN_TXID1_DLC_Pos                         (0)
#define CAN_TXID1_DLC                             (0xfU << CAN_TXID1_DLC_Pos)

//////////@brief TXID1_RTR Register Defintion
#define CAN_TXID1_RTR_Pos                         (4)
#define CAN_TXID1_RTR                             (0x1U << CAN_TXID1_RTR_Pos)

//////////@brief TXID1_ID Register Defintion
#define CAN_TXID1_ID_Pos                          (5)
#define CAN_TXID1_ID                              (0x7U << CAN_TXID1_ID_Pos)

//////////@brief TXID1_Peli_ID Register Defintion
#define CAN_TXID1_Peli_ID_Pos                     (0)
#define CAN_TXID1_Peli_ID                         (0xffU << CAN_TXID1_Peli_ID_Pos)

//////////@brief CTRL_RESET Register Defintion
#define CRC_CTRL_RESET_Pos                        (0)
#define CRC_CTRL_RESET                            (0x1U << CRC_CTRL_RESET_Pos)

//////////@brief DR_DATA Register Defintion
#define CRC_DR_DATA_Pos                           (0)
#define CRC_DR_DATA                               (0xffffffffU << CRC_DR_DATA_Pos)

//////////@brief IDR_DATA Register Defintion
#define CRC_IDR_DATA_Pos                          (0)
#define CRC_IDR_DATA                              (0xffU << CRC_IDR_DATA_Pos)

//////////@brief CR_EN1 Register Defintion
#define DAC_CR_EN1_Pos                            (0)
#define DAC_CR_EN1                                (0x1U << DAC_CR_EN1_Pos)

//////////@brief CR_BOFF1 Register Defintion
#define DAC_CR_BOFF1_Pos                          (1)
#define DAC_CR_BOFF1                              (0x1U << DAC_CR_BOFF1_Pos)

//////////@brief CR_TEN1 Register Defintion
#define DAC_CR_TEN1_Pos                           (2)
#define DAC_CR_TEN1                               (0x1U << DAC_CR_TEN1_Pos)

//////////@brief CR_TSEL1 Register Defintion
#define DAC_CR_TSEL1_Pos                          (3)
#define DAC_CR_TSEL1                              (0x7U << DAC_CR_TSEL1_Pos)

//////////@brief CR_WAVE1 Register Defintion
#define DAC_CR_WAVE1_Pos                          (6)
#define DAC_CR_WAVE1                              (0x3U << DAC_CR_WAVE1_Pos)

//////////@brief CR_MAMP1 Register Defintion
#define DAC_CR_MAMP1_Pos                          (8)
#define DAC_CR_MAMP1                              (0xfU << DAC_CR_MAMP1_Pos)

//////////@brief CR_DMAEN1 Register Defintion
#define DAC_CR_DMAEN1_Pos                         (12)
#define DAC_CR_DMAEN1                             (0x1U << DAC_CR_DMAEN1_Pos)

//////////@brief CR_EN2 Register Defintion
#define DAC_CR_EN2_Pos                            (16)
#define DAC_CR_EN2                                (0x1U << DAC_CR_EN2_Pos)

//////////@brief CR_BOFF2 Register Defintion
#define DAC_CR_BOFF2_Pos                          (17)
#define DAC_CR_BOFF2                              (0x1U << DAC_CR_BOFF2_Pos)

//////////@brief CR_TEN2 Register Defintion
#define DAC_CR_TEN2_Pos                           (18)
#define DAC_CR_TEN2                               (0x1U << DAC_CR_TEN2_Pos)

//////////@brief CR_TSEL2 Register Defintion
#define DAC_CR_TSEL2_Pos                          (19)
#define DAC_CR_TSEL2                              (0x7U << DAC_CR_TSEL2_Pos)

//////////@brief CR_WAVE2 Register Defintion
#define DAC_CR_WAVE2_Pos                          (22)
#define DAC_CR_WAVE2                              (0x3U << DAC_CR_WAVE2_Pos)

//////////@brief CR_MAMP2 Register Defintion
#define DAC_CR_MAMP2_Pos                          (24)
#define DAC_CR_MAMP2                              (0xfU << DAC_CR_MAMP2_Pos)

//////////@brief CR_DMAEN2 Register Defintion
#define DAC_CR_DMAEN2_Pos                         (28)
#define DAC_CR_DMAEN2                             (0x1U << DAC_CR_DMAEN2_Pos)

//////////@brief DHR12L1_DACC1DHR Register Defintion
#define DAC_DHR12L1_DACC1DHR_Pos                  (4)
#define DAC_DHR12L1_DACC1DHR                      (0xfffU << DAC_DHR12L1_DACC1DHR_Pos)

//////////@brief DHR12L2_DACC2DHR Register Defintion
#define DAC_DHR12L2_DACC2DHR_Pos                  (4)
#define DAC_DHR12L2_DACC2DHR                      (0xfffU << DAC_DHR12L2_DACC2DHR_Pos)

//////////@brief DHR12LD_DACC1DHR Register Defintion
#define DAC_DHR12LD_DACC1DHR_Pos                  (4)
#define DAC_DHR12LD_DACC1DHR                      (0xfffU << DAC_DHR12LD_DACC1DHR_Pos)

//////////@brief DHR12LD_DACC2DHR Register Defintion
#define DAC_DHR12LD_DACC2DHR_Pos                  (20)
#define DAC_DHR12LD_DACC2DHR                      (0xfffU << DAC_DHR12LD_DACC2DHR_Pos)

//////////@brief DHR12R1_DACC1DHR Register Defintion
#define DAC_DHR12R1_DACC1DHR_Pos                  (0)
#define DAC_DHR12R1_DACC1DHR                      (0xfffU << DAC_DHR12R1_DACC1DHR_Pos)

//////////@brief DHR12R2_DACC2DHR Register Defintion
#define DAC_DHR12R2_DACC2DHR_Pos                  (0)
#define DAC_DHR12R2_DACC2DHR                      (0xfffU << DAC_DHR12R2_DACC2DHR_Pos)

//////////@brief DHR12RD_DACC1DHR Register Defintion
#define DAC_DHR12RD_DACC1DHR_Pos                  (0)
#define DAC_DHR12RD_DACC1DHR                      (0xfffU << DAC_DHR12RD_DACC1DHR_Pos)

//////////@brief DHR12RD_DACC2DHR Register Defintion
#define DAC_DHR12RD_DACC2DHR_Pos                  (16)
#define DAC_DHR12RD_DACC2DHR                      (0xfffU << DAC_DHR12RD_DACC2DHR_Pos)

//////////@brief DHR8R1_DACC1DHR Register Defintion
#define DAC_DHR8R1_DACC1DHR_Pos                   (0)
#define DAC_DHR8R1_DACC1DHR                       (0xffU << DAC_DHR8R1_DACC1DHR_Pos)

//////////@brief DHR8R2_DACC2DHR Register Defintion
#define DAC_DHR8R2_DACC2DHR_Pos                   (0)
#define DAC_DHR8R2_DACC2DHR                       (0xffU << DAC_DHR8R2_DACC2DHR_Pos)

//////////@brief DHR8RD_DACC1DHR Register Defintion
#define DAC_DHR8RD_DACC1DHR_Pos                   (0)
#define DAC_DHR8RD_DACC1DHR                       (0xffU << DAC_DHR8RD_DACC1DHR_Pos)

//////////@brief DHR8RD_DACC2DHR Register Defintion
#define DAC_DHR8RD_DACC2DHR_Pos                   (8)
#define DAC_DHR8RD_DACC2DHR                       (0xffU << DAC_DHR8RD_DACC2DHR_Pos)

//////////@brief DOR1_DACC1DOR Register Defintion
#define DAC_DOR1_DACC1DOR_Pos                     (0)
#define DAC_DOR1_DACC1DOR                         (0xfffU << DAC_DOR1_DACC1DOR_Pos)

//////////@brief DOR2_DACC2DOR Register Defintion
#define DAC_DOR2_DACC2DOR_Pos                     (0)
#define DAC_DOR2_DACC2DOR                         (0xfffU << DAC_DOR2_DACC2DOR_Pos)

//////////@brief SWTRIGR_SWTRIG1 Register Defintion
#define DAC_SWTRIGR_SWTRIG1_Pos                   (0)
#define DAC_SWTRIGR_SWTRIG1                       (0x1U << DAC_SWTRIGR_SWTRIG1_Pos)

//////////@brief SWTRIGR_SWTRIG2 Register Defintion
#define DAC_SWTRIGR_SWTRIG2_Pos                   (1)
#define DAC_SWTRIGR_SWTRIG2                       (0x1U << DAC_SWTRIGR_SWTRIG2_Pos)

//////////@brief SWTRIGR_DACPRE Register Defintion
#define DAC_SWTRIGR_DACPRE_Pos                    (8)
#define DAC_SWTRIGR_DACPRE                        (0x7fU << DAC_SWTRIGR_DACPRE_Pos)

//////////@brief undefined_SLEEP Register Defintion
#define DBG_undefined_SLEEP_Pos                   (0)
#define DBG_undefined_SLEEP                       (0x1U << DBG_undefined_SLEEP_Pos)

//////////@brief undefined_STOP Register Defintion
#define DBG_undefined_STOP_Pos                    (1)
#define DBG_undefined_STOP                        (0x1U << DBG_undefined_STOP_Pos)

//////////@brief undefined_STANDBY Register Defintion
#define DBG_undefined_STANDBY_Pos                 (2)
#define DBG_undefined_STANDBY                     (0x1U << DBG_undefined_STANDBY_Pos)

//////////@brief undefined_IWDG_STOP Register Defintion
#define DBG_undefined_IWDG_STOP_Pos               (8)
#define DBG_undefined_IWDG_STOP                   (0x1U << DBG_undefined_IWDG_STOP_Pos)

//////////@brief undefined_WWDG_STOP Register Defintion
#define DBG_undefined_WWDG_STOP_Pos               (9)
#define DBG_undefined_WWDG_STOP                   (0x1U << DBG_undefined_WWDG_STOP_Pos)

//////////@brief undefined_TIMx_STOP Register Defintion
#define DBG_undefined_TIMx_STOP_Pos               (10)
#define DBG_undefined_TIMx_STOP                   (0xfU << DBG_undefined_TIMx_STOP_Pos)

//////////@brief undefined_DEV_ID Register Defintion
#define DBG_undefined_DEV_ID_Pos                  (0)
#define DBG_undefined_DEV_ID                      (0xffffU << DBG_undefined_DEV_ID_Pos)

//////////@brief undefined_DEV_ID Register Defintion
#define DBG_undefined_DEV_ID_Pos                  (16)
#define DBG_undefined_DEV_ID                      (0xffffU << DBG_undefined_DEV_ID_Pos)

//////////@brief CCRx_EN Register Defintion
#define DMA_CCRx_EN_Pos                           (0)
#define DMA_CCRx_EN                               (0x1U << DMA_CCRx_EN_Pos)

//////////@brief CCRx_TCIE Register Defintion
#define DMA_CCRx_TCIE_Pos                         (1)
#define DMA_CCRx_TCIE                             (0x1U << DMA_CCRx_TCIE_Pos)

//////////@brief CCRx_HTIE Register Defintion
#define DMA_CCRx_HTIE_Pos                         (2)
#define DMA_CCRx_HTIE                             (0x1U << DMA_CCRx_HTIE_Pos)

//////////@brief CCRx_TEIE Register Defintion
#define DMA_CCRx_TEIE_Pos                         (3)
#define DMA_CCRx_TEIE                             (0x1U << DMA_CCRx_TEIE_Pos)

//////////@brief CCRx_DIR Register Defintion
#define DMA_CCRx_DIR_Pos                          (4)
#define DMA_CCRx_DIR                              (0x1U << DMA_CCRx_DIR_Pos)

//////////@brief CCRx_CIRC Register Defintion
#define DMA_CCRx_CIRC_Pos                         (5)
#define DMA_CCRx_CIRC                             (0x1U << DMA_CCRx_CIRC_Pos)

//////////@brief CCRx_PINC Register Defintion
#define DMA_CCRx_PINC_Pos                         (6)
#define DMA_CCRx_PINC                             (0x1U << DMA_CCRx_PINC_Pos)

//////////@brief CCRx_MINC Register Defintion
#define DMA_CCRx_MINC_Pos                         (7)
#define DMA_CCRx_MINC                             (0x1U << DMA_CCRx_MINC_Pos)

//////////@brief CCRx_PSIZE Register Defintion
#define DMA_CCRx_PSIZE_Pos                        (8)
#define DMA_CCRx_PSIZE                            (0x3U << DMA_CCRx_PSIZE_Pos)

//////////@brief CCRx_MSIZE Register Defintion
#define DMA_CCRx_MSIZE_Pos                        (10)
#define DMA_CCRx_MSIZE                            (0x3U << DMA_CCRx_MSIZE_Pos)

//////////@brief CCRx_PL Register Defintion
#define DMA_CCRx_PL_Pos                           (12)
#define DMA_CCRx_PL                               (0x3U << DMA_CCRx_PL_Pos)

//////////@brief CCRx_M2M Register Defintion
#define DMA_CCRx_M2M_Pos                          (14)
#define DMA_CCRx_M2M                              (0x1U << DMA_CCRx_M2M_Pos)

//////////@brief CMARx_PA Register Defintion
#define DMA_CMARx_PA_Pos                          (0)
#define DMA_CMARx_PA                              (0xffffU << DMA_CMARx_PA_Pos)

//////////@brief CMARx_PA Register Defintion
#define DMA_CMARx_PA_Pos                          (16)
#define DMA_CMARx_PA                              (0xffffU << DMA_CMARx_PA_Pos)

//////////@brief CNDTRx_NDT Register Defintion
#define DMA_CNDTRx_NDT_Pos                        (0)
#define DMA_CNDTRx_NDT                            (0xffffU << DMA_CNDTRx_NDT_Pos)

//////////@brief CPARx_MA Register Defintion
#define DMA_CPARx_MA_Pos                          (0)
#define DMA_CPARx_MA                              (0xffffU << DMA_CPARx_MA_Pos)

//////////@brief CPARx_MA Register Defintion
#define DMA_CPARx_MA_Pos                          (16)
#define DMA_CPARx_MA                              (0xffffU << DMA_CPARx_MA_Pos)

//////////@brief IFCR_CGIF1 Register Defintion
#define DMA_IFCR_CGIF1_Pos                        (0)
#define DMA_IFCR_CGIF1                            (0x1U << DMA_IFCR_CGIF1_Pos)

//////////@brief IFCR_CTCIF1 Register Defintion
#define DMA_IFCR_CTCIF1_Pos                       (1)
#define DMA_IFCR_CTCIF1                           (0x1U << DMA_IFCR_CTCIF1_Pos)

//////////@brief IFCR_CHTIF1 Register Defintion
#define DMA_IFCR_CHTIF1_Pos                       (2)
#define DMA_IFCR_CHTIF1                           (0x1U << DMA_IFCR_CHTIF1_Pos)

//////////@brief IFCR_CTEIF1 Register Defintion
#define DMA_IFCR_CTEIF1_Pos                       (3)
#define DMA_IFCR_CTEIF1                           (0x1U << DMA_IFCR_CTEIF1_Pos)

//////////@brief IFCR_CGIF2 Register Defintion
#define DMA_IFCR_CGIF2_Pos                        (4)
#define DMA_IFCR_CGIF2                            (0x1U << DMA_IFCR_CGIF2_Pos)

//////////@brief IFCR_CTCIF2 Register Defintion
#define DMA_IFCR_CTCIF2_Pos                       (5)
#define DMA_IFCR_CTCIF2                           (0x1U << DMA_IFCR_CTCIF2_Pos)

//////////@brief IFCR_CHTIF2 Register Defintion
#define DMA_IFCR_CHTIF2_Pos                       (6)
#define DMA_IFCR_CHTIF2                           (0x1U << DMA_IFCR_CHTIF2_Pos)

//////////@brief IFCR_CTEIF2 Register Defintion
#define DMA_IFCR_CTEIF2_Pos                       (7)
#define DMA_IFCR_CTEIF2                           (0x1U << DMA_IFCR_CTEIF2_Pos)

//////////@brief IFCR_CGIF3 Register Defintion
#define DMA_IFCR_CGIF3_Pos                        (8)
#define DMA_IFCR_CGIF3                            (0x1U << DMA_IFCR_CGIF3_Pos)

//////////@brief IFCR_CTCIF3 Register Defintion
#define DMA_IFCR_CTCIF3_Pos                       (9)
#define DMA_IFCR_CTCIF3                           (0x1U << DMA_IFCR_CTCIF3_Pos)

//////////@brief IFCR_CHTIF3 Register Defintion
#define DMA_IFCR_CHTIF3_Pos                       (10)
#define DMA_IFCR_CHTIF3                           (0x1U << DMA_IFCR_CHTIF3_Pos)

//////////@brief IFCR_CTEIF3 Register Defintion
#define DMA_IFCR_CTEIF3_Pos                       (11)
#define DMA_IFCR_CTEIF3                           (0x1U << DMA_IFCR_CTEIF3_Pos)

//////////@brief IFCR_CGIF4 Register Defintion
#define DMA_IFCR_CGIF4_Pos                        (12)
#define DMA_IFCR_CGIF4                            (0x1U << DMA_IFCR_CGIF4_Pos)

//////////@brief IFCR_CTCIF4 Register Defintion
#define DMA_IFCR_CTCIF4_Pos                       (13)
#define DMA_IFCR_CTCIF4                           (0x1U << DMA_IFCR_CTCIF4_Pos)

//////////@brief IFCR_CHTIF4 Register Defintion
#define DMA_IFCR_CHTIF4_Pos                       (14)
#define DMA_IFCR_CHTIF4                           (0x1U << DMA_IFCR_CHTIF4_Pos)

//////////@brief IFCR_CTEIF4 Register Defintion
#define DMA_IFCR_CTEIF4_Pos                       (15)
#define DMA_IFCR_CTEIF4                           (0x1U << DMA_IFCR_CTEIF4_Pos)

//////////@brief IFCR_CGIF5 Register Defintion
#define DMA_IFCR_CGIF5_Pos                        (16)
#define DMA_IFCR_CGIF5                            (0x1U << DMA_IFCR_CGIF5_Pos)

//////////@brief IFCR_CTCIF5 Register Defintion
#define DMA_IFCR_CTCIF5_Pos                       (17)
#define DMA_IFCR_CTCIF5                           (0x1U << DMA_IFCR_CTCIF5_Pos)

//////////@brief IFCR_CHTIF5 Register Defintion
#define DMA_IFCR_CHTIF5_Pos                       (18)
#define DMA_IFCR_CHTIF5                           (0x1U << DMA_IFCR_CHTIF5_Pos)

//////////@brief IFCR_CTEIF5 Register Defintion
#define DMA_IFCR_CTEIF5_Pos                       (19)
#define DMA_IFCR_CTEIF5                           (0x1U << DMA_IFCR_CTEIF5_Pos)

//////////@brief IFCR_CGIF6 Register Defintion
#define DMA_IFCR_CGIF6_Pos                        (20)
#define DMA_IFCR_CGIF6                            (0x1U << DMA_IFCR_CGIF6_Pos)

//////////@brief IFCR_CTCIF6 Register Defintion
#define DMA_IFCR_CTCIF6_Pos                       (21)
#define DMA_IFCR_CTCIF6                           (0x1U << DMA_IFCR_CTCIF6_Pos)

//////////@brief IFCR_CHTIF6 Register Defintion
#define DMA_IFCR_CHTIF6_Pos                       (22)
#define DMA_IFCR_CHTIF6                           (0x1U << DMA_IFCR_CHTIF6_Pos)

//////////@brief IFCR_CTEIF6 Register Defintion
#define DMA_IFCR_CTEIF6_Pos                       (23)
#define DMA_IFCR_CTEIF6                           (0x1U << DMA_IFCR_CTEIF6_Pos)

//////////@brief IFCR_CGIF7 Register Defintion
#define DMA_IFCR_CGIF7_Pos                        (24)
#define DMA_IFCR_CGIF7                            (0x1U << DMA_IFCR_CGIF7_Pos)

//////////@brief IFCR_CTCIF7 Register Defintion
#define DMA_IFCR_CTCIF7_Pos                       (25)
#define DMA_IFCR_CTCIF7                           (0x1U << DMA_IFCR_CTCIF7_Pos)

//////////@brief IFCR_CHTIF7 Register Defintion
#define DMA_IFCR_CHTIF7_Pos                       (26)
#define DMA_IFCR_CHTIF7                           (0x1U << DMA_IFCR_CHTIF7_Pos)

//////////@brief IFCR_CTEIF7 Register Defintion
#define DMA_IFCR_CTEIF7_Pos                       (27)
#define DMA_IFCR_CTEIF7                           (0x1U << DMA_IFCR_CTEIF7_Pos)

//////////@brief ISR_GIF1 Register Defintion
#define DMA_ISR_GIF1_Pos                          (0)
#define DMA_ISR_GIF1                              (0x1U << DMA_ISR_GIF1_Pos)

//////////@brief ISR_TCIF1 Register Defintion
#define DMA_ISR_TCIF1_Pos                         (1)
#define DMA_ISR_TCIF1                             (0x1U << DMA_ISR_TCIF1_Pos)

//////////@brief ISR_HTIF1 Register Defintion
#define DMA_ISR_HTIF1_Pos                         (2)
#define DMA_ISR_HTIF1                             (0x1U << DMA_ISR_HTIF1_Pos)

//////////@brief ISR_TEIF1 Register Defintion
#define DMA_ISR_TEIF1_Pos                         (3)
#define DMA_ISR_TEIF1                             (0x1U << DMA_ISR_TEIF1_Pos)

//////////@brief ISR_GIF2 Register Defintion
#define DMA_ISR_GIF2_Pos                          (4)
#define DMA_ISR_GIF2                              (0x1U << DMA_ISR_GIF2_Pos)

//////////@brief ISR_TCIF2 Register Defintion
#define DMA_ISR_TCIF2_Pos                         (5)
#define DMA_ISR_TCIF2                             (0x1U << DMA_ISR_TCIF2_Pos)

//////////@brief ISR_HTIF2 Register Defintion
#define DMA_ISR_HTIF2_Pos                         (6)
#define DMA_ISR_HTIF2                             (0x1U << DMA_ISR_HTIF2_Pos)

//////////@brief ISR_TEIF2 Register Defintion
#define DMA_ISR_TEIF2_Pos                         (7)
#define DMA_ISR_TEIF2                             (0x1U << DMA_ISR_TEIF2_Pos)

//////////@brief ISR_GIF3 Register Defintion
#define DMA_ISR_GIF3_Pos                          (8)
#define DMA_ISR_GIF3                              (0x1U << DMA_ISR_GIF3_Pos)

//////////@brief ISR_TCIF3 Register Defintion
#define DMA_ISR_TCIF3_Pos                         (9)
#define DMA_ISR_TCIF3                             (0x1U << DMA_ISR_TCIF3_Pos)

//////////@brief ISR_HTIF3 Register Defintion
#define DMA_ISR_HTIF3_Pos                         (10)
#define DMA_ISR_HTIF3                             (0x1U << DMA_ISR_HTIF3_Pos)

//////////@brief ISR_TEIF3 Register Defintion
#define DMA_ISR_TEIF3_Pos                         (11)
#define DMA_ISR_TEIF3                             (0x1U << DMA_ISR_TEIF3_Pos)

//////////@brief ISR_GIF4 Register Defintion
#define DMA_ISR_GIF4_Pos                          (12)
#define DMA_ISR_GIF4                              (0x1U << DMA_ISR_GIF4_Pos)

//////////@brief ISR_TCIF4 Register Defintion
#define DMA_ISR_TCIF4_Pos                         (13)
#define DMA_ISR_TCIF4                             (0x1U << DMA_ISR_TCIF4_Pos)

//////////@brief ISR_HTIF4 Register Defintion
#define DMA_ISR_HTIF4_Pos                         (14)
#define DMA_ISR_HTIF4                             (0x1U << DMA_ISR_HTIF4_Pos)

//////////@brief ISR_TEIF4 Register Defintion
#define DMA_ISR_TEIF4_Pos                         (15)
#define DMA_ISR_TEIF4                             (0x1U << DMA_ISR_TEIF4_Pos)

//////////@brief ISR_GIF5 Register Defintion
#define DMA_ISR_GIF5_Pos                          (16)
#define DMA_ISR_GIF5                              (0x1U << DMA_ISR_GIF5_Pos)

//////////@brief ISR_TCIF5 Register Defintion
#define DMA_ISR_TCIF5_Pos                         (17)
#define DMA_ISR_TCIF5                             (0x1U << DMA_ISR_TCIF5_Pos)

//////////@brief ISR_HTIF5 Register Defintion
#define DMA_ISR_HTIF5_Pos                         (18)
#define DMA_ISR_HTIF5                             (0x1U << DMA_ISR_HTIF5_Pos)

//////////@brief ISR_TEIF5 Register Defintion
#define DMA_ISR_TEIF5_Pos                         (19)
#define DMA_ISR_TEIF5                             (0x1U << DMA_ISR_TEIF5_Pos)

//////////@brief ISR_GIF6 Register Defintion
#define DMA_ISR_GIF6_Pos                          (20)
#define DMA_ISR_GIF6                              (0x1U << DMA_ISR_GIF6_Pos)

//////////@brief ISR_TCIF6 Register Defintion
#define DMA_ISR_TCIF6_Pos                         (21)
#define DMA_ISR_TCIF6                             (0x1U << DMA_ISR_TCIF6_Pos)

//////////@brief ISR_HTIF6 Register Defintion
#define DMA_ISR_HTIF6_Pos                         (22)
#define DMA_ISR_HTIF6                             (0x1U << DMA_ISR_HTIF6_Pos)

//////////@brief ISR_TEIF6 Register Defintion
#define DMA_ISR_TEIF6_Pos                         (23)
#define DMA_ISR_TEIF6                             (0x1U << DMA_ISR_TEIF6_Pos)

//////////@brief ISR_GIF7 Register Defintion
#define DMA_ISR_GIF7_Pos                          (24)
#define DMA_ISR_GIF7                              (0x1U << DMA_ISR_GIF7_Pos)

//////////@brief ISR_TCIF7 Register Defintion
#define DMA_ISR_TCIF7_Pos                         (25)
#define DMA_ISR_TCIF7                             (0x1U << DMA_ISR_TCIF7_Pos)

//////////@brief ISR_HTIF7 Register Defintion
#define DMA_ISR_HTIF7_Pos                         (26)
#define DMA_ISR_HTIF7                             (0x1U << DMA_ISR_HTIF7_Pos)

//////////@brief ISR_TEIF7 Register Defintion
#define DMA_ISR_TEIF7_Pos                         (27)
#define DMA_ISR_TEIF7                             (0x1U << DMA_ISR_TEIF7_Pos)

//////////@brief CFGR_MEMMODE Register Defintion
#define EXTI_CFGR_MEMMODE_Pos                     (0)
#define EXTI_CFGR_MEMMODE                         (0x3U << EXTI_CFGR_MEMMODE_Pos)

//////////@brief CFGR_CSMCH1DMA Register Defintion
#define EXTI_CFGR_CSMCH1DMA_Pos                   (8)
#define EXTI_CFGR_CSMCH1DMA                       (0x1U << EXTI_CFGR_CSMCH1DMA_Pos)

//////////@brief CFGR_CSMCH2DMA Register Defintion
#define EXTI_CFGR_CSMCH2DMA_Pos                   (11)
#define EXTI_CFGR_CSMCH2DMA                       (0x1U << EXTI_CFGR_CSMCH2DMA_Pos)

//////////@brief CFGR_PA11PA12 Register Defintion
#define EXTI_CFGR_PA11PA12_Pos                    (12)
#define EXTI_CFGR_PA11PA12                        (0x1U << EXTI_CFGR_PA11PA12_Pos)

//////////@brief CR1_EXTI0 Register Defintion
#define EXTI_CR1_EXTI0_Pos                        (0)
#define EXTI_CR1_EXTI0                            (0xfU << EXTI_CR1_EXTI0_Pos)

//////////@brief CR1_EXTI1 Register Defintion
#define EXTI_CR1_EXTI1_Pos                        (4)
#define EXTI_CR1_EXTI1                            (0xfU << EXTI_CR1_EXTI1_Pos)

//////////@brief CR1_EXTI2 Register Defintion
#define EXTI_CR1_EXTI2_Pos                        (8)
#define EXTI_CR1_EXTI2                            (0xfU << EXTI_CR1_EXTI2_Pos)

//////////@brief CR1_EXTI3 Register Defintion
#define EXTI_CR1_EXTI3_Pos                        (12)
#define EXTI_CR1_EXTI3                            (0xfU << EXTI_CR1_EXTI3_Pos)

//////////@brief CR2_EXTI4 Register Defintion
#define EXTI_CR2_EXTI4_Pos                        (0)
#define EXTI_CR2_EXTI4                            (0xfU << EXTI_CR2_EXTI4_Pos)

//////////@brief CR2_EXTI5 Register Defintion
#define EXTI_CR2_EXTI5_Pos                        (4)
#define EXTI_CR2_EXTI5                            (0xfU << EXTI_CR2_EXTI5_Pos)

//////////@brief CR2_EXTI6 Register Defintion
#define EXTI_CR2_EXTI6_Pos                        (8)
#define EXTI_CR2_EXTI6                            (0xfU << EXTI_CR2_EXTI6_Pos)

//////////@brief CR2_EXTI7 Register Defintion
#define EXTI_CR2_EXTI7_Pos                        (12)
#define EXTI_CR2_EXTI7                            (0xfU << EXTI_CR2_EXTI7_Pos)

//////////@brief CR3_EXTI8 Register Defintion
#define EXTI_CR3_EXTI8_Pos                        (0)
#define EXTI_CR3_EXTI8                            (0xfU << EXTI_CR3_EXTI8_Pos)

//////////@brief CR3_EXTI9 Register Defintion
#define EXTI_CR3_EXTI9_Pos                        (4)
#define EXTI_CR3_EXTI9                            (0xfU << EXTI_CR3_EXTI9_Pos)

//////////@brief CR3_EXTI10 Register Defintion
#define EXTI_CR3_EXTI10_Pos                       (8)
#define EXTI_CR3_EXTI10                           (0xfU << EXTI_CR3_EXTI10_Pos)

//////////@brief CR3_EXTI11 Register Defintion
#define EXTI_CR3_EXTI11_Pos                       (12)
#define EXTI_CR3_EXTI11                           (0xfU << EXTI_CR3_EXTI11_Pos)

//////////@brief CR4_EXTI12 Register Defintion
#define EXTI_CR4_EXTI12_Pos                       (0)
#define EXTI_CR4_EXTI12                           (0xfU << EXTI_CR4_EXTI12_Pos)

//////////@brief CR4_EXTI13 Register Defintion
#define EXTI_CR4_EXTI13_Pos                       (4)
#define EXTI_CR4_EXTI13                           (0xfU << EXTI_CR4_EXTI13_Pos)

//////////@brief CR4_EXTI14 Register Defintion
#define EXTI_CR4_EXTI14_Pos                       (8)
#define EXTI_CR4_EXTI14                           (0xfU << EXTI_CR4_EXTI14_Pos)

//////////@brief CR4_EXTI15 Register Defintion
#define EXTI_CR4_EXTI15_Pos                       (12)
#define EXTI_CR4_EXTI15                           (0xfU << EXTI_CR4_EXTI15_Pos)

//////////@brief EMR_EMR0 Register Defintion
#define EXTI_EMR_EMR0_Pos                         (0)
#define EXTI_EMR_EMR0                             (0x1U << EXTI_EMR_EMR0_Pos)

//////////@brief EMR_EMR1 Register Defintion
#define EXTI_EMR_EMR1_Pos                         (1)
#define EXTI_EMR_EMR1                             (0x1U << EXTI_EMR_EMR1_Pos)

//////////@brief EMR_EMR2 Register Defintion
#define EXTI_EMR_EMR2_Pos                         (2)
#define EXTI_EMR_EMR2                             (0x1U << EXTI_EMR_EMR2_Pos)

//////////@brief EMR_EMR3 Register Defintion
#define EXTI_EMR_EMR3_Pos                         (3)
#define EXTI_EMR_EMR3                             (0x1U << EXTI_EMR_EMR3_Pos)

//////////@brief EMR_EMR4 Register Defintion
#define EXTI_EMR_EMR4_Pos                         (4)
#define EXTI_EMR_EMR4                             (0x1U << EXTI_EMR_EMR4_Pos)

//////////@brief EMR_EMR5 Register Defintion
#define EXTI_EMR_EMR5_Pos                         (5)
#define EXTI_EMR_EMR5                             (0x1U << EXTI_EMR_EMR5_Pos)

//////////@brief EMR_EMR6 Register Defintion
#define EXTI_EMR_EMR6_Pos                         (6)
#define EXTI_EMR_EMR6                             (0x1U << EXTI_EMR_EMR6_Pos)

//////////@brief EMR_EMR7 Register Defintion
#define EXTI_EMR_EMR7_Pos                         (7)
#define EXTI_EMR_EMR7                             (0x1U << EXTI_EMR_EMR7_Pos)

//////////@brief EMR_EMR8 Register Defintion
#define EXTI_EMR_EMR8_Pos                         (8)
#define EXTI_EMR_EMR8                             (0x1U << EXTI_EMR_EMR8_Pos)

//////////@brief EMR_EMR9 Register Defintion
#define EXTI_EMR_EMR9_Pos                         (9)
#define EXTI_EMR_EMR9                             (0x1U << EXTI_EMR_EMR9_Pos)

//////////@brief EMR_EMR10 Register Defintion
#define EXTI_EMR_EMR10_Pos                        (10)
#define EXTI_EMR_EMR10                            (0x1U << EXTI_EMR_EMR10_Pos)

//////////@brief EMR_EMR11 Register Defintion
#define EXTI_EMR_EMR11_Pos                        (11)
#define EXTI_EMR_EMR11                            (0x1U << EXTI_EMR_EMR11_Pos)

//////////@brief EMR_EMR12 Register Defintion
#define EXTI_EMR_EMR12_Pos                        (12)
#define EXTI_EMR_EMR12                            (0x1U << EXTI_EMR_EMR12_Pos)

//////////@brief EMR_EMR13 Register Defintion
#define EXTI_EMR_EMR13_Pos                        (13)
#define EXTI_EMR_EMR13                            (0x1U << EXTI_EMR_EMR13_Pos)

//////////@brief EMR_EMR14 Register Defintion
#define EXTI_EMR_EMR14_Pos                        (14)
#define EXTI_EMR_EMR14                            (0x1U << EXTI_EMR_EMR14_Pos)

//////////@brief EMR_EMR15 Register Defintion
#define EXTI_EMR_EMR15_Pos                        (15)
#define EXTI_EMR_EMR15                            (0x1U << EXTI_EMR_EMR15_Pos)

//////////@brief EMR_EMR16 Register Defintion
#define EXTI_EMR_EMR16_Pos                        (16)
#define EXTI_EMR_EMR16                            (0x1U << EXTI_EMR_EMR16_Pos)

//////////@brief EMR_EMR17 Register Defintion
#define EXTI_EMR_EMR17_Pos                        (17)
#define EXTI_EMR_EMR17                            (0x1U << EXTI_EMR_EMR17_Pos)

//////////@brief EMR_EMR18 Register Defintion
#define EXTI_EMR_EMR18_Pos                        (18)
#define EXTI_EMR_EMR18                            (0x1U << EXTI_EMR_EMR18_Pos)

//////////@brief FTSR_TR0 Register Defintion
#define EXTI_FTSR_TR0_Pos                         (0)
#define EXTI_FTSR_TR0                             (0x1U << EXTI_FTSR_TR0_Pos)

//////////@brief FTSR_TR1 Register Defintion
#define EXTI_FTSR_TR1_Pos                         (1)
#define EXTI_FTSR_TR1                             (0x1U << EXTI_FTSR_TR1_Pos)

//////////@brief FTSR_TR2 Register Defintion
#define EXTI_FTSR_TR2_Pos                         (2)
#define EXTI_FTSR_TR2                             (0x1U << EXTI_FTSR_TR2_Pos)

//////////@brief FTSR_TR3 Register Defintion
#define EXTI_FTSR_TR3_Pos                         (3)
#define EXTI_FTSR_TR3                             (0x1U << EXTI_FTSR_TR3_Pos)

//////////@brief FTSR_TR4 Register Defintion
#define EXTI_FTSR_TR4_Pos                         (4)
#define EXTI_FTSR_TR4                             (0x1U << EXTI_FTSR_TR4_Pos)

//////////@brief FTSR_TR5 Register Defintion
#define EXTI_FTSR_TR5_Pos                         (5)
#define EXTI_FTSR_TR5                             (0x1U << EXTI_FTSR_TR5_Pos)

//////////@brief FTSR_TR6 Register Defintion
#define EXTI_FTSR_TR6_Pos                         (6)
#define EXTI_FTSR_TR6                             (0x1U << EXTI_FTSR_TR6_Pos)

//////////@brief FTSR_TR7 Register Defintion
#define EXTI_FTSR_TR7_Pos                         (7)
#define EXTI_FTSR_TR7                             (0x1U << EXTI_FTSR_TR7_Pos)

//////////@brief FTSR_TR8 Register Defintion
#define EXTI_FTSR_TR8_Pos                         (8)
#define EXTI_FTSR_TR8                             (0x1U << EXTI_FTSR_TR8_Pos)

//////////@brief FTSR_TR9 Register Defintion
#define EXTI_FTSR_TR9_Pos                         (9)
#define EXTI_FTSR_TR9                             (0x1U << EXTI_FTSR_TR9_Pos)

//////////@brief FTSR_TR10 Register Defintion
#define EXTI_FTSR_TR10_Pos                        (10)
#define EXTI_FTSR_TR10                            (0x1U << EXTI_FTSR_TR10_Pos)

//////////@brief FTSR_TR11 Register Defintion
#define EXTI_FTSR_TR11_Pos                        (11)
#define EXTI_FTSR_TR11                            (0x1U << EXTI_FTSR_TR11_Pos)

//////////@brief FTSR_TR12 Register Defintion
#define EXTI_FTSR_TR12_Pos                        (12)
#define EXTI_FTSR_TR12                            (0x1U << EXTI_FTSR_TR12_Pos)

//////////@brief FTSR_TR13 Register Defintion
#define EXTI_FTSR_TR13_Pos                        (13)
#define EXTI_FTSR_TR13                            (0x1U << EXTI_FTSR_TR13_Pos)

//////////@brief FTSR_TR14 Register Defintion
#define EXTI_FTSR_TR14_Pos                        (14)
#define EXTI_FTSR_TR14                            (0x1U << EXTI_FTSR_TR14_Pos)

//////////@brief FTSR_TR15 Register Defintion
#define EXTI_FTSR_TR15_Pos                        (15)
#define EXTI_FTSR_TR15                            (0x1U << EXTI_FTSR_TR15_Pos)

//////////@brief FTSR_TR16 Register Defintion
#define EXTI_FTSR_TR16_Pos                        (16)
#define EXTI_FTSR_TR16                            (0x1U << EXTI_FTSR_TR16_Pos)

//////////@brief FTSR_TR17 Register Defintion
#define EXTI_FTSR_TR17_Pos                        (17)
#define EXTI_FTSR_TR17                            (0x1U << EXTI_FTSR_TR17_Pos)

//////////@brief FTSR_TR18 Register Defintion
#define EXTI_FTSR_TR18_Pos                        (18)
#define EXTI_FTSR_TR18                            (0x1U << EXTI_FTSR_TR18_Pos)

//////////@brief IMR_IMR0 Register Defintion
#define EXTI_IMR_IMR0_Pos                         (0)
#define EXTI_IMR_IMR0                             (0x1U << EXTI_IMR_IMR0_Pos)

//////////@brief IMR_IMR1 Register Defintion
#define EXTI_IMR_IMR1_Pos                         (1)
#define EXTI_IMR_IMR1                             (0x1U << EXTI_IMR_IMR1_Pos)

//////////@brief IMR_IMR2 Register Defintion
#define EXTI_IMR_IMR2_Pos                         (2)
#define EXTI_IMR_IMR2                             (0x1U << EXTI_IMR_IMR2_Pos)

//////////@brief IMR_IMR3 Register Defintion
#define EXTI_IMR_IMR3_Pos                         (3)
#define EXTI_IMR_IMR3                             (0x1U << EXTI_IMR_IMR3_Pos)

//////////@brief IMR_IMR4 Register Defintion
#define EXTI_IMR_IMR4_Pos                         (4)
#define EXTI_IMR_IMR4                             (0x1U << EXTI_IMR_IMR4_Pos)

//////////@brief IMR_IMR5 Register Defintion
#define EXTI_IMR_IMR5_Pos                         (5)
#define EXTI_IMR_IMR5                             (0x1U << EXTI_IMR_IMR5_Pos)

//////////@brief IMR_IMR6 Register Defintion
#define EXTI_IMR_IMR6_Pos                         (6)
#define EXTI_IMR_IMR6                             (0x1U << EXTI_IMR_IMR6_Pos)

//////////@brief IMR_IMR7 Register Defintion
#define EXTI_IMR_IMR7_Pos                         (7)
#define EXTI_IMR_IMR7                             (0x1U << EXTI_IMR_IMR7_Pos)

//////////@brief IMR_IMR8 Register Defintion
#define EXTI_IMR_IMR8_Pos                         (8)
#define EXTI_IMR_IMR8                             (0x1U << EXTI_IMR_IMR8_Pos)

//////////@brief IMR_IMR9 Register Defintion
#define EXTI_IMR_IMR9_Pos                         (9)
#define EXTI_IMR_IMR9                             (0x1U << EXTI_IMR_IMR9_Pos)

//////////@brief IMR_IMR10 Register Defintion
#define EXTI_IMR_IMR10_Pos                        (10)
#define EXTI_IMR_IMR10                            (0x1U << EXTI_IMR_IMR10_Pos)

//////////@brief IMR_IMR11 Register Defintion
#define EXTI_IMR_IMR11_Pos                        (11)
#define EXTI_IMR_IMR11                            (0x1U << EXTI_IMR_IMR11_Pos)

//////////@brief IMR_IMR12 Register Defintion
#define EXTI_IMR_IMR12_Pos                        (12)
#define EXTI_IMR_IMR12                            (0x1U << EXTI_IMR_IMR12_Pos)

//////////@brief IMR_IMR13 Register Defintion
#define EXTI_IMR_IMR13_Pos                        (13)
#define EXTI_IMR_IMR13                            (0x1U << EXTI_IMR_IMR13_Pos)

//////////@brief IMR_IMR14 Register Defintion
#define EXTI_IMR_IMR14_Pos                        (14)
#define EXTI_IMR_IMR14                            (0x1U << EXTI_IMR_IMR14_Pos)

//////////@brief IMR_IMR15 Register Defintion
#define EXTI_IMR_IMR15_Pos                        (15)
#define EXTI_IMR_IMR15                            (0x1U << EXTI_IMR_IMR15_Pos)

//////////@brief IMR_IMR16 Register Defintion
#define EXTI_IMR_IMR16_Pos                        (16)
#define EXTI_IMR_IMR16                            (0x1U << EXTI_IMR_IMR16_Pos)

//////////@brief IMR_IMR17 Register Defintion
#define EXTI_IMR_IMR17_Pos                        (17)
#define EXTI_IMR_IMR17                            (0x1U << EXTI_IMR_IMR17_Pos)

//////////@brief IMR_IMR18 Register Defintion
#define EXTI_IMR_IMR18_Pos                        (18)
#define EXTI_IMR_IMR18                            (0x1U << EXTI_IMR_IMR18_Pos)

//////////@brief MAPR_SPI1 Register Defintion
#define EXTI_MAPR_SPI1_Pos                        (0)
#define EXTI_MAPR_SPI1                            (0x1U << EXTI_MAPR_SPI1_Pos)

//////////@brief MAPR_I2C1 Register Defintion
#define EXTI_MAPR_I2C1_Pos                        (1)
#define EXTI_MAPR_I2C1                            (0x1U << EXTI_MAPR_I2C1_Pos)

//////////@brief MAPR_UART1 Register Defintion
#define EXTI_MAPR_UART1_Pos                       (2)
#define EXTI_MAPR_UART1                           (0x1U << EXTI_MAPR_UART1_Pos)

//////////@brief MAPR_UART3 Register Defintion
#define EXTI_MAPR_UART3_Pos                       (4)
#define EXTI_MAPR_UART3                           (0x3U << EXTI_MAPR_UART3_Pos)

//////////@brief MAPR_TIM1 Register Defintion
#define EXTI_MAPR_TIM1_Pos                        (6)
#define EXTI_MAPR_TIM1                            (0x3U << EXTI_MAPR_TIM1_Pos)

//////////@brief MAPR_TIM2 Register Defintion
#define EXTI_MAPR_TIM2_Pos                        (8)
#define EXTI_MAPR_TIM2                            (0x3U << EXTI_MAPR_TIM2_Pos)

//////////@brief MAPR_TIM3 Register Defintion
#define EXTI_MAPR_TIM3_Pos                        (10)
#define EXTI_MAPR_TIM3                            (0x3U << EXTI_MAPR_TIM3_Pos)

//////////@brief MAPR_CAN Register Defintion
#define EXTI_MAPR_CAN_Pos                         (13)
#define EXTI_MAPR_CAN                             (0x3U << EXTI_MAPR_CAN_Pos)

//////////@brief MAPR_PD01 Register Defintion
#define EXTI_MAPR_PD01_Pos                        (15)
#define EXTI_MAPR_PD01                            (0x1U << EXTI_MAPR_PD01_Pos)

//////////@brief MAPR_SWJ Register Defintion
#define EXTI_MAPR_SWJ_Pos                         (24)
#define EXTI_MAPR_SWJ                             (0x7U << EXTI_MAPR_SWJ_Pos)

//////////@brief PR_PR0 Register Defintion
#define EXTI_PR_PR0_Pos                           (0)
#define EXTI_PR_PR0                               (0x1U << EXTI_PR_PR0_Pos)

//////////@brief PR_PR1 Register Defintion
#define EXTI_PR_PR1_Pos                           (1)
#define EXTI_PR_PR1                               (0x1U << EXTI_PR_PR1_Pos)

//////////@brief PR_PR2 Register Defintion
#define EXTI_PR_PR2_Pos                           (2)
#define EXTI_PR_PR2                               (0x1U << EXTI_PR_PR2_Pos)

//////////@brief PR_PR3 Register Defintion
#define EXTI_PR_PR3_Pos                           (3)
#define EXTI_PR_PR3                               (0x1U << EXTI_PR_PR3_Pos)

//////////@brief PR_PR4 Register Defintion
#define EXTI_PR_PR4_Pos                           (4)
#define EXTI_PR_PR4                               (0x1U << EXTI_PR_PR4_Pos)

//////////@brief PR_PR5 Register Defintion
#define EXTI_PR_PR5_Pos                           (5)
#define EXTI_PR_PR5                               (0x1U << EXTI_PR_PR5_Pos)

//////////@brief PR_PR6 Register Defintion
#define EXTI_PR_PR6_Pos                           (6)
#define EXTI_PR_PR6                               (0x1U << EXTI_PR_PR6_Pos)

//////////@brief PR_PR7 Register Defintion
#define EXTI_PR_PR7_Pos                           (7)
#define EXTI_PR_PR7                               (0x1U << EXTI_PR_PR7_Pos)

//////////@brief PR_PR8 Register Defintion
#define EXTI_PR_PR8_Pos                           (8)
#define EXTI_PR_PR8                               (0x1U << EXTI_PR_PR8_Pos)

//////////@brief PR_PR9 Register Defintion
#define EXTI_PR_PR9_Pos                           (9)
#define EXTI_PR_PR9                               (0x1U << EXTI_PR_PR9_Pos)

//////////@brief PR_PR10 Register Defintion
#define EXTI_PR_PR10_Pos                          (10)
#define EXTI_PR_PR10                              (0x1U << EXTI_PR_PR10_Pos)

//////////@brief PR_PR11 Register Defintion
#define EXTI_PR_PR11_Pos                          (11)
#define EXTI_PR_PR11                              (0x1U << EXTI_PR_PR11_Pos)

//////////@brief PR_PR12 Register Defintion
#define EXTI_PR_PR12_Pos                          (12)
#define EXTI_PR_PR12                              (0x1U << EXTI_PR_PR12_Pos)

//////////@brief PR_PR13 Register Defintion
#define EXTI_PR_PR13_Pos                          (13)
#define EXTI_PR_PR13                              (0x1U << EXTI_PR_PR13_Pos)

//////////@brief PR_PR14 Register Defintion
#define EXTI_PR_PR14_Pos                          (14)
#define EXTI_PR_PR14                              (0x1U << EXTI_PR_PR14_Pos)

//////////@brief PR_PR15 Register Defintion
#define EXTI_PR_PR15_Pos                          (15)
#define EXTI_PR_PR15                              (0x1U << EXTI_PR_PR15_Pos)

//////////@brief PR_PR16 Register Defintion
#define EXTI_PR_PR16_Pos                          (16)
#define EXTI_PR_PR16                              (0x1U << EXTI_PR_PR16_Pos)

//////////@brief PR_PR17 Register Defintion
#define EXTI_PR_PR17_Pos                          (17)
#define EXTI_PR_PR17                              (0x1U << EXTI_PR_PR17_Pos)

//////////@brief PR_PR18 Register Defintion
#define EXTI_PR_PR18_Pos                          (18)
#define EXTI_PR_PR18                              (0x1U << EXTI_PR_PR18_Pos)

//////////@brief RTSR_TR0 Register Defintion
#define EXTI_RTSR_TR0_Pos                         (0)
#define EXTI_RTSR_TR0                             (0x1U << EXTI_RTSR_TR0_Pos)

//////////@brief RTSR_TR1 Register Defintion
#define EXTI_RTSR_TR1_Pos                         (1)
#define EXTI_RTSR_TR1                             (0x1U << EXTI_RTSR_TR1_Pos)

//////////@brief RTSR_TR2 Register Defintion
#define EXTI_RTSR_TR2_Pos                         (2)
#define EXTI_RTSR_TR2                             (0x1U << EXTI_RTSR_TR2_Pos)

//////////@brief RTSR_TR3 Register Defintion
#define EXTI_RTSR_TR3_Pos                         (3)
#define EXTI_RTSR_TR3                             (0x1U << EXTI_RTSR_TR3_Pos)

//////////@brief RTSR_TR4 Register Defintion
#define EXTI_RTSR_TR4_Pos                         (4)
#define EXTI_RTSR_TR4                             (0x1U << EXTI_RTSR_TR4_Pos)

//////////@brief RTSR_TR5 Register Defintion
#define EXTI_RTSR_TR5_Pos                         (5)
#define EXTI_RTSR_TR5                             (0x1U << EXTI_RTSR_TR5_Pos)

//////////@brief RTSR_TR6 Register Defintion
#define EXTI_RTSR_TR6_Pos                         (6)
#define EXTI_RTSR_TR6                             (0x1U << EXTI_RTSR_TR6_Pos)

//////////@brief RTSR_TR7 Register Defintion
#define EXTI_RTSR_TR7_Pos                         (7)
#define EXTI_RTSR_TR7                             (0x1U << EXTI_RTSR_TR7_Pos)

//////////@brief RTSR_TR8 Register Defintion
#define EXTI_RTSR_TR8_Pos                         (8)
#define EXTI_RTSR_TR8                             (0x1U << EXTI_RTSR_TR8_Pos)

//////////@brief RTSR_TR9 Register Defintion
#define EXTI_RTSR_TR9_Pos                         (9)
#define EXTI_RTSR_TR9                             (0x1U << EXTI_RTSR_TR9_Pos)

//////////@brief RTSR_TR10 Register Defintion
#define EXTI_RTSR_TR10_Pos                        (10)
#define EXTI_RTSR_TR10                            (0x1U << EXTI_RTSR_TR10_Pos)

//////////@brief RTSR_TR11 Register Defintion
#define EXTI_RTSR_TR11_Pos                        (11)
#define EXTI_RTSR_TR11                            (0x1U << EXTI_RTSR_TR11_Pos)

//////////@brief RTSR_TR12 Register Defintion
#define EXTI_RTSR_TR12_Pos                        (12)
#define EXTI_RTSR_TR12                            (0x1U << EXTI_RTSR_TR12_Pos)

//////////@brief RTSR_TR13 Register Defintion
#define EXTI_RTSR_TR13_Pos                        (13)
#define EXTI_RTSR_TR13                            (0x1U << EXTI_RTSR_TR13_Pos)

//////////@brief RTSR_TR14 Register Defintion
#define EXTI_RTSR_TR14_Pos                        (14)
#define EXTI_RTSR_TR14                            (0x1U << EXTI_RTSR_TR14_Pos)

//////////@brief RTSR_TR15 Register Defintion
#define EXTI_RTSR_TR15_Pos                        (15)
#define EXTI_RTSR_TR15                            (0x1U << EXTI_RTSR_TR15_Pos)

//////////@brief RTSR_TR16 Register Defintion
#define EXTI_RTSR_TR16_Pos                        (16)
#define EXTI_RTSR_TR16                            (0x1U << EXTI_RTSR_TR16_Pos)

//////////@brief RTSR_TR17 Register Defintion
#define EXTI_RTSR_TR17_Pos                        (17)
#define EXTI_RTSR_TR17                            (0x1U << EXTI_RTSR_TR17_Pos)

//////////@brief RTSR_TR18 Register Defintion
#define EXTI_RTSR_TR18_Pos                        (18)
#define EXTI_RTSR_TR18                            (0x1U << EXTI_RTSR_TR18_Pos)

//////////@brief SWIER_SWIER0 Register Defintion
#define EXTI_SWIER_SWIER0_Pos                     (0)
#define EXTI_SWIER_SWIER0                         (0x1U << EXTI_SWIER_SWIER0_Pos)

//////////@brief SWIER_SWIER1 Register Defintion
#define EXTI_SWIER_SWIER1_Pos                     (1)
#define EXTI_SWIER_SWIER1                         (0x1U << EXTI_SWIER_SWIER1_Pos)

//////////@brief SWIER_SWIER2 Register Defintion
#define EXTI_SWIER_SWIER2_Pos                     (2)
#define EXTI_SWIER_SWIER2                         (0x1U << EXTI_SWIER_SWIER2_Pos)

//////////@brief SWIER_SWIER3 Register Defintion
#define EXTI_SWIER_SWIER3_Pos                     (3)
#define EXTI_SWIER_SWIER3                         (0x1U << EXTI_SWIER_SWIER3_Pos)

//////////@brief SWIER_SWIER4 Register Defintion
#define EXTI_SWIER_SWIER4_Pos                     (4)
#define EXTI_SWIER_SWIER4                         (0x1U << EXTI_SWIER_SWIER4_Pos)

//////////@brief SWIER_SWIER5 Register Defintion
#define EXTI_SWIER_SWIER5_Pos                     (5)
#define EXTI_SWIER_SWIER5                         (0x1U << EXTI_SWIER_SWIER5_Pos)

//////////@brief SWIER_SWIER6 Register Defintion
#define EXTI_SWIER_SWIER6_Pos                     (6)
#define EXTI_SWIER_SWIER6                         (0x1U << EXTI_SWIER_SWIER6_Pos)

//////////@brief SWIER_SWIER7 Register Defintion
#define EXTI_SWIER_SWIER7_Pos                     (7)
#define EXTI_SWIER_SWIER7                         (0x1U << EXTI_SWIER_SWIER7_Pos)

//////////@brief SWIER_SWIER8 Register Defintion
#define EXTI_SWIER_SWIER8_Pos                     (8)
#define EXTI_SWIER_SWIER8                         (0x1U << EXTI_SWIER_SWIER8_Pos)

//////////@brief SWIER_SWIER9 Register Defintion
#define EXTI_SWIER_SWIER9_Pos                     (9)
#define EXTI_SWIER_SWIER9                         (0x1U << EXTI_SWIER_SWIER9_Pos)

//////////@brief SWIER_SWIER10 Register Defintion
#define EXTI_SWIER_SWIER10_Pos                    (10)
#define EXTI_SWIER_SWIER10                        (0x1U << EXTI_SWIER_SWIER10_Pos)

//////////@brief SWIER_SWIER11 Register Defintion
#define EXTI_SWIER_SWIER11_Pos                    (11)
#define EXTI_SWIER_SWIER11                        (0x1U << EXTI_SWIER_SWIER11_Pos)

//////////@brief SWIER_SWIER12 Register Defintion
#define EXTI_SWIER_SWIER12_Pos                    (12)
#define EXTI_SWIER_SWIER12                        (0x1U << EXTI_SWIER_SWIER12_Pos)

//////////@brief SWIER_SWIER13 Register Defintion
#define EXTI_SWIER_SWIER13_Pos                    (13)
#define EXTI_SWIER_SWIER13                        (0x1U << EXTI_SWIER_SWIER13_Pos)

//////////@brief SWIER_SWIER14 Register Defintion
#define EXTI_SWIER_SWIER14_Pos                    (14)
#define EXTI_SWIER_SWIER14                        (0x1U << EXTI_SWIER_SWIER14_Pos)

//////////@brief SWIER_SWIER15 Register Defintion
#define EXTI_SWIER_SWIER15_Pos                    (15)
#define EXTI_SWIER_SWIER15                        (0x1U << EXTI_SWIER_SWIER15_Pos)

//////////@brief SWIER_SWIER16 Register Defintion
#define EXTI_SWIER_SWIER16_Pos                    (16)
#define EXTI_SWIER_SWIER16                        (0x1U << EXTI_SWIER_SWIER16_Pos)

//////////@brief SWIER_SWIER17 Register Defintion
#define EXTI_SWIER_SWIER17_Pos                    (17)
#define EXTI_SWIER_SWIER17                        (0x1U << EXTI_SWIER_SWIER17_Pos)

//////////@brief SWIER_SWIER18 Register Defintion
#define EXTI_SWIER_SWIER18_Pos                    (18)
#define EXTI_SWIER_SWIER18                        (0x1U << EXTI_SWIER_SWIER18_Pos)

//////////@brief ACR_LATENCY Register Defintion
#define FLASH_ACR_LATENCY_Pos                     (0)
#define FLASH_ACR_LATENCY                         (0x7U << FLASH_ACR_LATENCY_Pos)

//////////@brief ACR_HLFCYA Register Defintion
#define FLASH_ACR_HLFCYA_Pos                      (3)
#define FLASH_ACR_HLFCYA                          (0x1U << FLASH_ACR_HLFCYA_Pos)

//////////@brief ACR_PRFTBE Register Defintion
#define FLASH_ACR_PRFTBE_Pos                      (4)
#define FLASH_ACR_PRFTBE                          (0x1U << FLASH_ACR_PRFTBE_Pos)

//////////@brief AR_AR Register Defintion
#define FLASH_AR_AR_Pos                           (0)
#define FLASH_AR_AR                               (0xffffU << FLASH_AR_AR_Pos)

//////////@brief AR_AR Register Defintion
#define FLASH_AR_AR_Pos                           (16)
#define FLASH_AR_AR                               (0xffffU << FLASH_AR_AR_Pos)

//////////@brief CR_PG Register Defintion
#define FLASH_CR_PG_Pos                           (0)
#define FLASH_CR_PG                               (0x1U << FLASH_CR_PG_Pos)

//////////@brief CR_PER Register Defintion
#define FLASH_CR_PER_Pos                          (1)
#define FLASH_CR_PER                              (0x1U << FLASH_CR_PER_Pos)

//////////@brief CR_MER Register Defintion
#define FLASH_CR_MER_Pos                          (2)
#define FLASH_CR_MER                              (0x1U << FLASH_CR_MER_Pos)

//////////@brief CR_OPTPG Register Defintion
#define FLASH_CR_OPTPG_Pos                        (4)
#define FLASH_CR_OPTPG                            (0x1U << FLASH_CR_OPTPG_Pos)

//////////@brief CR_OPTER Register Defintion
#define FLASH_CR_OPTER_Pos                        (5)
#define FLASH_CR_OPTER                            (0x1U << FLASH_CR_OPTER_Pos)

//////////@brief CR_STRT Register Defintion
#define FLASH_CR_STRT_Pos                         (6)
#define FLASH_CR_STRT                             (0x1U << FLASH_CR_STRT_Pos)

//////////@brief CR_LOCK Register Defintion
#define FLASH_CR_LOCK_Pos                         (7)
#define FLASH_CR_LOCK                             (0x1U << FLASH_CR_LOCK_Pos)

//////////@brief CR_OPTWRE Register Defintion
#define FLASH_CR_OPTWRE_Pos                       (9)
#define FLASH_CR_OPTWRE                           (0x1U << FLASH_CR_OPTWRE_Pos)

//////////@brief CR_ERRIE Register Defintion
#define FLASH_CR_ERRIE_Pos                        (10)
#define FLASH_CR_ERRIE                            (0x1U << FLASH_CR_ERRIE_Pos)

//////////@brief CR_EOPIE Register Defintion
#define FLASH_CR_EOPIE_Pos                        (12)
#define FLASH_CR_EOPIE                            (0x1U << FLASH_CR_EOPIE_Pos)

//////////@brief KEYR_FKEY Register Defintion
#define FLASH_KEYR_FKEY_Pos                       (0)
#define FLASH_KEYR_FKEY                           (0xffffU << FLASH_KEYR_FKEY_Pos)

//////////@brief KEYR_FKEY Register Defintion
#define FLASH_KEYR_FKEY_Pos                       (16)
#define FLASH_KEYR_FKEY                           (0xffffU << FLASH_KEYR_FKEY_Pos)

//////////@brief OBR_OPTERR Register Defintion
#define FLASH_OBR_OPTERR_Pos                      (0)
#define FLASH_OBR_OPTERR                          (0x1U << FLASH_OBR_OPTERR_Pos)

//////////@brief OBR_USER Register Defintion
#define FLASH_OBR_USER_Pos                        (3)
#define FLASH_OBR_USER                            (0xfU << FLASH_OBR_USER_Pos)

//////////@brief OBR_Data0 Register Defintion
#define FLASH_OBR_Data0_Pos                       (10)
#define FLASH_OBR_Data0                           (0x3fU << FLASH_OBR_Data0_Pos)

//////////@brief OBR_Data0 Register Defintion
#define FLASH_OBR_Data0_Pos                       (16)
#define FLASH_OBR_Data0                           (0x3U << FLASH_OBR_Data0_Pos)

//////////@brief OBR_Data1 Register Defintion
#define FLASH_OBR_Data1_Pos                       (18)
#define FLASH_OBR_Data1                           (0xffU << FLASH_OBR_Data1_Pos)

//////////@brief OPTKEYR_OPTKEY Register Defintion
#define FLASH_OPTKEYR_OPTKEY_Pos                  (0)
#define FLASH_OPTKEYR_OPTKEY                      (0xffffU << FLASH_OPTKEYR_OPTKEY_Pos)

//////////@brief OPTKEYR_OPTKEY Register Defintion
#define FLASH_OPTKEYR_OPTKEY_Pos                  (16)
#define FLASH_OPTKEYR_OPTKEY                      (0xffffU << FLASH_OPTKEYR_OPTKEY_Pos)

//////////@brief SR_BUSY Register Defintion
#define FLASH_SR_BUSY_Pos                         (0)
#define FLASH_SR_BUSY                             (0x1U << FLASH_SR_BUSY_Pos)

//////////@brief SR_PGERR Register Defintion
#define FLASH_SR_PGERR_Pos                        (2)
#define FLASH_SR_PGERR                            (0x1U << FLASH_SR_PGERR_Pos)

//////////@brief SR_WRPRTERR Register Defintion
#define FLASH_SR_WRPRTERR_Pos                     (4)
#define FLASH_SR_WRPRTERR                         (0x1U << FLASH_SR_WRPRTERR_Pos)

//////////@brief SR_EOP Register Defintion
#define FLASH_SR_EOP_Pos                          (5)
#define FLASH_SR_EOP                              (0x1U << FLASH_SR_EOP_Pos)

//////////@brief WRPR_WRP Register Defintion
#define FLASH_WRPR_WRP_Pos                        (0)
#define FLASH_WRPR_WRP                            (0xffffU << FLASH_WRPR_WRP_Pos)

//////////@brief WRPR_WRP Register Defintion
#define FLASH_WRPR_WRP_Pos                        (16)
#define FLASH_WRPR_WRP                            (0xffffU << FLASH_WRPR_WRP_Pos)

//////////@brief BRR_BR Register Defintion
#define GPIO_BRR_BR_Pos                           (0)
#define GPIO_BRR_BR                               (0xffffU << GPIO_BRR_BR_Pos)

//////////@brief BSRR_BS0 Register Defintion
#define GPIO_BSRR_BS0_Pos                         (0)
#define GPIO_BSRR_BS0                             (0x1U << GPIO_BSRR_BS0_Pos)

//////////@brief BSRR_BS1 Register Defintion
#define GPIO_BSRR_BS1_Pos                         (1)
#define GPIO_BSRR_BS1                             (0x1U << GPIO_BSRR_BS1_Pos)

//////////@brief BSRR_BS2 Register Defintion
#define GPIO_BSRR_BS2_Pos                         (2)
#define GPIO_BSRR_BS2                             (0x1U << GPIO_BSRR_BS2_Pos)

//////////@brief BSRR_BS3 Register Defintion
#define GPIO_BSRR_BS3_Pos                         (3)
#define GPIO_BSRR_BS3                             (0x1U << GPIO_BSRR_BS3_Pos)

//////////@brief BSRR_BS4 Register Defintion
#define GPIO_BSRR_BS4_Pos                         (4)
#define GPIO_BSRR_BS4                             (0x1U << GPIO_BSRR_BS4_Pos)

//////////@brief BSRR_BS5 Register Defintion
#define GPIO_BSRR_BS5_Pos                         (5)
#define GPIO_BSRR_BS5                             (0x1U << GPIO_BSRR_BS5_Pos)

//////////@brief BSRR_BS6 Register Defintion
#define GPIO_BSRR_BS6_Pos                         (6)
#define GPIO_BSRR_BS6                             (0x1U << GPIO_BSRR_BS6_Pos)

//////////@brief BSRR_BS7 Register Defintion
#define GPIO_BSRR_BS7_Pos                         (7)
#define GPIO_BSRR_BS7                             (0x1U << GPIO_BSRR_BS7_Pos)

//////////@brief BSRR_BS8 Register Defintion
#define GPIO_BSRR_BS8_Pos                         (8)
#define GPIO_BSRR_BS8                             (0x1U << GPIO_BSRR_BS8_Pos)

//////////@brief BSRR_BS9 Register Defintion
#define GPIO_BSRR_BS9_Pos                         (9)
#define GPIO_BSRR_BS9                             (0x1U << GPIO_BSRR_BS9_Pos)

//////////@brief BSRR_BS10 Register Defintion
#define GPIO_BSRR_BS10_Pos                        (10)
#define GPIO_BSRR_BS10                            (0x1U << GPIO_BSRR_BS10_Pos)

//////////@brief BSRR_BS11 Register Defintion
#define GPIO_BSRR_BS11_Pos                        (11)
#define GPIO_BSRR_BS11                            (0x1U << GPIO_BSRR_BS11_Pos)

//////////@brief BSRR_BS12 Register Defintion
#define GPIO_BSRR_BS12_Pos                        (12)
#define GPIO_BSRR_BS12                            (0x1U << GPIO_BSRR_BS12_Pos)

//////////@brief BSRR_BS13 Register Defintion
#define GPIO_BSRR_BS13_Pos                        (13)
#define GPIO_BSRR_BS13                            (0x1U << GPIO_BSRR_BS13_Pos)

//////////@brief BSRR_BS14 Register Defintion
#define GPIO_BSRR_BS14_Pos                        (14)
#define GPIO_BSRR_BS14                            (0x1U << GPIO_BSRR_BS14_Pos)

//////////@brief BSRR_BS15 Register Defintion
#define GPIO_BSRR_BS15_Pos                        (15)
#define GPIO_BSRR_BS15                            (0x1U << GPIO_BSRR_BS15_Pos)

//////////@brief BSRR_BR0 Register Defintion
#define GPIO_BSRR_BR0_Pos                         (16)
#define GPIO_BSRR_BR0                             (0x1U << GPIO_BSRR_BR0_Pos)

//////////@brief BSRR_BR1 Register Defintion
#define GPIO_BSRR_BR1_Pos                         (17)
#define GPIO_BSRR_BR1                             (0x1U << GPIO_BSRR_BR1_Pos)

//////////@brief BSRR_BR2 Register Defintion
#define GPIO_BSRR_BR2_Pos                         (18)
#define GPIO_BSRR_BR2                             (0x1U << GPIO_BSRR_BR2_Pos)

//////////@brief BSRR_BR3 Register Defintion
#define GPIO_BSRR_BR3_Pos                         (19)
#define GPIO_BSRR_BR3                             (0x1U << GPIO_BSRR_BR3_Pos)

//////////@brief BSRR_BR4 Register Defintion
#define GPIO_BSRR_BR4_Pos                         (20)
#define GPIO_BSRR_BR4                             (0x1U << GPIO_BSRR_BR4_Pos)

//////////@brief BSRR_BR5 Register Defintion
#define GPIO_BSRR_BR5_Pos                         (21)
#define GPIO_BSRR_BR5                             (0x1U << GPIO_BSRR_BR5_Pos)

//////////@brief BSRR_BR6 Register Defintion
#define GPIO_BSRR_BR6_Pos                         (22)
#define GPIO_BSRR_BR6                             (0x1U << GPIO_BSRR_BR6_Pos)

//////////@brief BSRR_BR7 Register Defintion
#define GPIO_BSRR_BR7_Pos                         (23)
#define GPIO_BSRR_BR7                             (0x1U << GPIO_BSRR_BR7_Pos)

//////////@brief BSRR_BR8 Register Defintion
#define GPIO_BSRR_BR8_Pos                         (24)
#define GPIO_BSRR_BR8                             (0x1U << GPIO_BSRR_BR8_Pos)

//////////@brief BSRR_BR9 Register Defintion
#define GPIO_BSRR_BR9_Pos                         (25)
#define GPIO_BSRR_BR9                             (0x1U << GPIO_BSRR_BR9_Pos)

//////////@brief BSRR_BR10 Register Defintion
#define GPIO_BSRR_BR10_Pos                        (26)
#define GPIO_BSRR_BR10                            (0x1U << GPIO_BSRR_BR10_Pos)

//////////@brief BSRR_BR11 Register Defintion
#define GPIO_BSRR_BR11_Pos                        (27)
#define GPIO_BSRR_BR11                            (0x1U << GPIO_BSRR_BR11_Pos)

//////////@brief BSRR_BR12 Register Defintion
#define GPIO_BSRR_BR12_Pos                        (28)
#define GPIO_BSRR_BR12                            (0x1U << GPIO_BSRR_BR12_Pos)

//////////@brief BSRR_BR13 Register Defintion
#define GPIO_BSRR_BR13_Pos                        (29)
#define GPIO_BSRR_BR13                            (0x1U << GPIO_BSRR_BR13_Pos)

//////////@brief BSRR_BR14 Register Defintion
#define GPIO_BSRR_BR14_Pos                        (30)
#define GPIO_BSRR_BR14                            (0x1U << GPIO_BSRR_BR14_Pos)

//////////@brief BSRR_BR15 Register Defintion
#define GPIO_BSRR_BR15_Pos                        (31)
#define GPIO_BSRR_BR15                            (0x1U << GPIO_BSRR_BR15_Pos)

//////////@brief CRH_MODE8 Register Defintion
#define GPIO_CRH_MODE8_Pos                        (0)
#define GPIO_CRH_MODE8                            (0x3U << GPIO_CRH_MODE8_Pos)

//////////@brief CRH_CNF8 Register Defintion
#define GPIO_CRH_CNF8_Pos                         (2)
#define GPIO_CRH_CNF8                             (0x3U << GPIO_CRH_CNF8_Pos)

//////////@brief CRH_MODE9 Register Defintion
#define GPIO_CRH_MODE9_Pos                        (4)
#define GPIO_CRH_MODE9                            (0x3U << GPIO_CRH_MODE9_Pos)

//////////@brief CRH_CNF9 Register Defintion
#define GPIO_CRH_CNF9_Pos                         (6)
#define GPIO_CRH_CNF9                             (0x3U << GPIO_CRH_CNF9_Pos)

//////////@brief CRH_MODE10 Register Defintion
#define GPIO_CRH_MODE10_Pos                       (8)
#define GPIO_CRH_MODE10                           (0x3U << GPIO_CRH_MODE10_Pos)

//////////@brief CRH_CNF10 Register Defintion
#define GPIO_CRH_CNF10_Pos                        (10)
#define GPIO_CRH_CNF10                            (0x3U << GPIO_CRH_CNF10_Pos)

//////////@brief CRH_MODE11 Register Defintion
#define GPIO_CRH_MODE11_Pos                       (12)
#define GPIO_CRH_MODE11                           (0x3U << GPIO_CRH_MODE11_Pos)

//////////@brief CRH_CNF11 Register Defintion
#define GPIO_CRH_CNF11_Pos                        (14)
#define GPIO_CRH_CNF11                            (0x3U << GPIO_CRH_CNF11_Pos)

//////////@brief CRH_MODE12 Register Defintion
#define GPIO_CRH_MODE12_Pos                       (16)
#define GPIO_CRH_MODE12                           (0x3U << GPIO_CRH_MODE12_Pos)

//////////@brief CRH_CNF12 Register Defintion
#define GPIO_CRH_CNF12_Pos                        (18)
#define GPIO_CRH_CNF12                            (0x3U << GPIO_CRH_CNF12_Pos)

//////////@brief CRH_MODE13 Register Defintion
#define GPIO_CRH_MODE13_Pos                       (20)
#define GPIO_CRH_MODE13                           (0x3U << GPIO_CRH_MODE13_Pos)

//////////@brief CRH_CNF13 Register Defintion
#define GPIO_CRH_CNF13_Pos                        (22)
#define GPIO_CRH_CNF13                            (0x3U << GPIO_CRH_CNF13_Pos)

//////////@brief CRH_MODE14 Register Defintion
#define GPIO_CRH_MODE14_Pos                       (24)
#define GPIO_CRH_MODE14                           (0x3U << GPIO_CRH_MODE14_Pos)

//////////@brief CRH_CNF14 Register Defintion
#define GPIO_CRH_CNF14_Pos                        (26)
#define GPIO_CRH_CNF14                            (0x3U << GPIO_CRH_CNF14_Pos)

//////////@brief CRH_MODE15 Register Defintion
#define GPIO_CRH_MODE15_Pos                       (28)
#define GPIO_CRH_MODE15                           (0x3U << GPIO_CRH_MODE15_Pos)

//////////@brief CRH_CNF15 Register Defintion
#define GPIO_CRH_CNF15_Pos                        (30)
#define GPIO_CRH_CNF15                            (0x3U << GPIO_CRH_CNF15_Pos)

//////////@brief CRL_MODE0 Register Defintion
#define GPIO_CRL_MODE0_Pos                        (0)
#define GPIO_CRL_MODE0                            (0x3U << GPIO_CRL_MODE0_Pos)

//////////@brief CRL_CNF0 Register Defintion
#define GPIO_CRL_CNF0_Pos                         (2)
#define GPIO_CRL_CNF0                             (0x3U << GPIO_CRL_CNF0_Pos)

//////////@brief CRL_MODE1 Register Defintion
#define GPIO_CRL_MODE1_Pos                        (4)
#define GPIO_CRL_MODE1                            (0x3U << GPIO_CRL_MODE1_Pos)

//////////@brief CRL_CNF1 Register Defintion
#define GPIO_CRL_CNF1_Pos                         (6)
#define GPIO_CRL_CNF1                             (0x3U << GPIO_CRL_CNF1_Pos)

//////////@brief CRL_MODE2 Register Defintion
#define GPIO_CRL_MODE2_Pos                        (8)
#define GPIO_CRL_MODE2                            (0x3U << GPIO_CRL_MODE2_Pos)

//////////@brief CRL_CNF2 Register Defintion
#define GPIO_CRL_CNF2_Pos                         (10)
#define GPIO_CRL_CNF2                             (0x3U << GPIO_CRL_CNF2_Pos)

//////////@brief CRL_MODE3 Register Defintion
#define GPIO_CRL_MODE3_Pos                        (12)
#define GPIO_CRL_MODE3                            (0x3U << GPIO_CRL_MODE3_Pos)

//////////@brief CRL_CNF3 Register Defintion
#define GPIO_CRL_CNF3_Pos                         (14)
#define GPIO_CRL_CNF3                             (0x3U << GPIO_CRL_CNF3_Pos)

//////////@brief CRL_MODE4 Register Defintion
#define GPIO_CRL_MODE4_Pos                        (16)
#define GPIO_CRL_MODE4                            (0x3U << GPIO_CRL_MODE4_Pos)

//////////@brief CRL_CNF4 Register Defintion
#define GPIO_CRL_CNF4_Pos                         (18)
#define GPIO_CRL_CNF4                             (0x3U << GPIO_CRL_CNF4_Pos)

//////////@brief CRL_MODE5 Register Defintion
#define GPIO_CRL_MODE5_Pos                        (20)
#define GPIO_CRL_MODE5                            (0x3U << GPIO_CRL_MODE5_Pos)

//////////@brief CRL_CNF5 Register Defintion
#define GPIO_CRL_CNF5_Pos                         (22)
#define GPIO_CRL_CNF5                             (0x3U << GPIO_CRL_CNF5_Pos)

//////////@brief CRL_MODE6 Register Defintion
#define GPIO_CRL_MODE6_Pos                        (24)
#define GPIO_CRL_MODE6                            (0x3U << GPIO_CRL_MODE6_Pos)

//////////@brief CRL_CNF6 Register Defintion
#define GPIO_CRL_CNF6_Pos                         (26)
#define GPIO_CRL_CNF6                             (0x3U << GPIO_CRL_CNF6_Pos)

//////////@brief CRL_MODE7 Register Defintion
#define GPIO_CRL_MODE7_Pos                        (28)
#define GPIO_CRL_MODE7                            (0x3U << GPIO_CRL_MODE7_Pos)

//////////@brief CRL_CNF7 Register Defintion
#define GPIO_CRL_CNF7_Pos                         (30)
#define GPIO_CRL_CNF7                             (0x3U << GPIO_CRL_CNF7_Pos)

//////////@brief EXTICR0_EXTI0 Register Defintion
#define GPIO_EXTICR0_EXTI0_Pos                    (0)
#define GPIO_EXTICR0_EXTI0                        (0xfU << GPIO_EXTICR0_EXTI0_Pos)

//////////@brief EXTICR0_EXTI1 Register Defintion
#define GPIO_EXTICR0_EXTI1_Pos                    (4)
#define GPIO_EXTICR0_EXTI1                        (0xfU << GPIO_EXTICR0_EXTI1_Pos)

//////////@brief EXTICR0_EXTI2 Register Defintion
#define GPIO_EXTICR0_EXTI2_Pos                    (8)
#define GPIO_EXTICR0_EXTI2                        (0xfU << GPIO_EXTICR0_EXTI2_Pos)

//////////@brief EXTICR0_EXTI3 Register Defintion
#define GPIO_EXTICR0_EXTI3_Pos                    (12)
#define GPIO_EXTICR0_EXTI3                        (0xfU << GPIO_EXTICR0_EXTI3_Pos)

//////////@brief EXTICR1_EXTI4 Register Defintion
#define GPIO_EXTICR1_EXTI4_Pos                    (0)
#define GPIO_EXTICR1_EXTI4                        (0xfU << GPIO_EXTICR1_EXTI4_Pos)

//////////@brief EXTICR1_EXTI5 Register Defintion
#define GPIO_EXTICR1_EXTI5_Pos                    (4)
#define GPIO_EXTICR1_EXTI5                        (0xfU << GPIO_EXTICR1_EXTI5_Pos)

//////////@brief EXTICR1_EXTI6 Register Defintion
#define GPIO_EXTICR1_EXTI6_Pos                    (8)
#define GPIO_EXTICR1_EXTI6                        (0xfU << GPIO_EXTICR1_EXTI6_Pos)

//////////@brief EXTICR1_EXTI7 Register Defintion
#define GPIO_EXTICR1_EXTI7_Pos                    (12)
#define GPIO_EXTICR1_EXTI7                        (0xfU << GPIO_EXTICR1_EXTI7_Pos)

//////////@brief EXTICR2_EXTI8 Register Defintion
#define GPIO_EXTICR2_EXTI8_Pos                    (0)
#define GPIO_EXTICR2_EXTI8                        (0xfU << GPIO_EXTICR2_EXTI8_Pos)

//////////@brief EXTICR2_EXTI9 Register Defintion
#define GPIO_EXTICR2_EXTI9_Pos                    (4)
#define GPIO_EXTICR2_EXTI9                        (0xfU << GPIO_EXTICR2_EXTI9_Pos)

//////////@brief EXTICR2_EXTI10 Register Defintion
#define GPIO_EXTICR2_EXTI10_Pos                   (8)
#define GPIO_EXTICR2_EXTI10                       (0xfU << GPIO_EXTICR2_EXTI10_Pos)

//////////@brief EXTICR2_EXTI11 Register Defintion
#define GPIO_EXTICR2_EXTI11_Pos                   (12)
#define GPIO_EXTICR2_EXTI11                       (0xfU << GPIO_EXTICR2_EXTI11_Pos)

//////////@brief EXTICR3_EXTI8 Register Defintion
#define GPIO_EXTICR3_EXTI8_Pos                    (0)
#define GPIO_EXTICR3_EXTI8                        (0xfU << GPIO_EXTICR3_EXTI8_Pos)

//////////@brief EXTICR3_EXTI9 Register Defintion
#define GPIO_EXTICR3_EXTI9_Pos                    (4)
#define GPIO_EXTICR3_EXTI9                        (0xfU << GPIO_EXTICR3_EXTI9_Pos)

//////////@brief EXTICR3_EXTI10 Register Defintion
#define GPIO_EXTICR3_EXTI10_Pos                   (8)
#define GPIO_EXTICR3_EXTI10                       (0xfU << GPIO_EXTICR3_EXTI10_Pos)

//////////@brief EXTICR3_EXTI11 Register Defintion
#define GPIO_EXTICR3_EXTI11_Pos                   (12)
#define GPIO_EXTICR3_EXTI11                       (0xfU << GPIO_EXTICR3_EXTI11_Pos)

//////////@brief EXTICR4_EXTI12 Register Defintion
#define GPIO_EXTICR4_EXTI12_Pos                   (0)
#define GPIO_EXTICR4_EXTI12                       (0xfU << GPIO_EXTICR4_EXTI12_Pos)

//////////@brief EXTICR4_EXTI13 Register Defintion
#define GPIO_EXTICR4_EXTI13_Pos                   (4)
#define GPIO_EXTICR4_EXTI13                       (0xfU << GPIO_EXTICR4_EXTI13_Pos)

//////////@brief EXTICR4_EXTI14 Register Defintion
#define GPIO_EXTICR4_EXTI14_Pos                   (8)
#define GPIO_EXTICR4_EXTI14                       (0xfU << GPIO_EXTICR4_EXTI14_Pos)

//////////@brief EXTICR4_EXTI15 Register Defintion
#define GPIO_EXTICR4_EXTI15_Pos                   (12)
#define GPIO_EXTICR4_EXTI15                       (0xfU << GPIO_EXTICR4_EXTI15_Pos)

//////////@brief IDR_DATA Register Defintion
#define GPIO_IDR_DATA_Pos                         (0)
#define GPIO_IDR_DATA                             (0xffffU << GPIO_IDR_DATA_Pos)

//////////@brief LCKR_LCK Register Defintion
#define GPIO_LCKR_LCK_Pos                         (0)
#define GPIO_LCKR_LCK                             (0xffffU << GPIO_LCKR_LCK_Pos)

//////////@brief LCKR_LCKK Register Defintion
#define GPIO_LCKR_LCKK_Pos                        (16)
#define GPIO_LCKR_LCKK                            (0x1U << GPIO_LCKR_LCKK_Pos)

//////////@brief MAPR_SPI1_REMAP Register Defintion
#define GPIO_MAPR_SPI1_REMAP_Pos                  (0)
#define GPIO_MAPR_SPI1_REMAP                      (0x1U << GPIO_MAPR_SPI1_REMAP_Pos)

//////////@brief MAPR_I2C1_REMAP Register Defintion
#define GPIO_MAPR_I2C1_REMAP_Pos                  (1)
#define GPIO_MAPR_I2C1_REMAP                      (0x1U << GPIO_MAPR_I2C1_REMAP_Pos)

//////////@brief MAPR_UART1_REMAP Register Defintion
#define GPIO_MAPR_UART1_REMAP_Pos                 (2)
#define GPIO_MAPR_UART1_REMAP                     (0x1U << GPIO_MAPR_UART1_REMAP_Pos)

//////////@brief MAPR_UART3_REMAP Register Defintion
#define GPIO_MAPR_UART3_REMAP_Pos                 (4)
#define GPIO_MAPR_UART3_REMAP                     (0x3U << GPIO_MAPR_UART3_REMAP_Pos)

//////////@brief MAPR_TIM1_REMAP Register Defintion
#define GPIO_MAPR_TIM1_REMAP_Pos                  (6)
#define GPIO_MAPR_TIM1_REMAP                      (0x3U << GPIO_MAPR_TIM1_REMAP_Pos)

//////////@brief MAPR_TIM2_REMAP Register Defintion
#define GPIO_MAPR_TIM2_REMAP_Pos                  (8)
#define GPIO_MAPR_TIM2_REMAP                      (0x3U << GPIO_MAPR_TIM2_REMAP_Pos)

//////////@brief MAPR_TIM3_REMAP Register Defintion
#define GPIO_MAPR_TIM3_REMAP_Pos                  (10)
#define GPIO_MAPR_TIM3_REMAP                      (0x3U << GPIO_MAPR_TIM3_REMAP_Pos)

//////////@brief MAPR_CAN_REMAP Register Defintion
#define GPIO_MAPR_CAN_REMAP_Pos                   (13)
#define GPIO_MAPR_CAN_REMAP                       (0x3U << GPIO_MAPR_CAN_REMAP_Pos)

//////////@brief MAPR_PD01_REMAP Register Defintion
#define GPIO_MAPR_PD01_REMAP_Pos                  (15)
#define GPIO_MAPR_PD01_REMAP                      (0x1U << GPIO_MAPR_PD01_REMAP_Pos)

//////////@brief MAPR_SWJ_CFG Register Defintion
#define GPIO_MAPR_SWJ_CFG_Pos                     (24)
#define GPIO_MAPR_SWJ_CFG                         (0x7U << GPIO_MAPR_SWJ_CFG_Pos)

//////////@brief ODR_DATA Register Defintion
#define GPIO_ODR_DATA_Pos                         (0)
#define GPIO_ODR_DATA                             (0xffffU << GPIO_ODR_DATA_Pos)

//////////@brief ACTIV_ACTIV Register Defintion
#define I2C_ACTIV_ACTIV_Pos                       (0)
#define I2C_ACTIV_ACTIV                           (0x1U << I2C_ACTIV_ACTIV_Pos)

//////////@brief CR_v2_MASTER Register Defintion
#define I2C_CR_v2_MASTER_Pos                      (0)
#define I2C_CR_v2_MASTER                          (0x1U << I2C_CR_v2_MASTER_Pos)

//////////@brief CR_v2_SPEED Register Defintion
#define I2C_CR_v2_SPEED_Pos                       (1)
#define I2C_CR_v2_SPEED                           (0x3U << I2C_CR_v2_SPEED_Pos)

//////////@brief CR_v2_SLAVE10 Register Defintion
#define I2C_CR_v2_SLAVE10_Pos                     (3)
#define I2C_CR_v2_SLAVE10                         (0x1U << I2C_CR_v2_SLAVE10_Pos)

//////////@brief CR_v2_MASTER10 Register Defintion
#define I2C_CR_v2_MASTER10_Pos                    (4)
#define I2C_CR_v2_MASTER10                        (0x1U << I2C_CR_v2_MASTER10_Pos)

//////////@brief CR_v2_REPEN Register Defintion
#define I2C_CR_v2_REPEN_Pos                       (5)
#define I2C_CR_v2_REPEN                           (0x1U << I2C_CR_v2_REPEN_Pos)

//////////@brief CR_v2_SLAVEDIS Register Defintion
#define I2C_CR_v2_SLAVEDIS_Pos                    (6)
#define I2C_CR_v2_SLAVEDIS                        (0x1U << I2C_CR_v2_SLAVEDIS_Pos)

//////////@brief CR_v2_STOPINT Register Defintion
#define I2C_CR_v2_STOPINT_Pos                     (7)
#define I2C_CR_v2_STOPINT                         (0x1U << I2C_CR_v2_STOPINT_Pos)

//////////@brief CR_v2_EMPINT Register Defintion
#define I2C_CR_v2_EMPINT_Pos                      (8)
#define I2C_CR_v2_EMPINT                          (0x1U << I2C_CR_v2_EMPINT_Pos)

//////////@brief DMA_RXEN Register Defintion
#define I2C_DMA_RXEN_Pos                          (0)
#define I2C_DMA_RXEN                              (0x1U << I2C_DMA_RXEN_Pos)

//////////@brief DMA_TXEN Register Defintion
#define I2C_DMA_TXEN_Pos                          (1)
#define I2C_DMA_TXEN                              (0x1U << I2C_DMA_TXEN_Pos)

//////////@brief DR_v2_DAT Register Defintion
#define I2C_DR_v2_DAT_Pos                         (0)
#define I2C_DR_v2_DAT                             (0xffU << I2C_DR_v2_DAT_Pos)

//////////@brief DR_v2_CMD Register Defintion
#define I2C_DR_v2_CMD_Pos                         (8)
#define I2C_DR_v2_CMD                             (0x1U << I2C_DR_v2_CMD_Pos)

//////////@brief DR_v2_STOP Register Defintion
#define I2C_DR_v2_STOP_Pos                        (9)
#define I2C_DR_v2_STOP                            (0x1U << I2C_DR_v2_STOP_Pos)

//////////@brief DR_v2_RESTART Register Defintion
#define I2C_DR_v2_RESTART_Pos                     (10)
#define I2C_DR_v2_RESTART                         (0x1U << I2C_DR_v2_RESTART_Pos)

//////////@brief ENR_ENABLE Register Defintion
#define I2C_ENR_ENABLE_Pos                        (0)
#define I2C_ENR_ENABLE                            (0x1U << I2C_ENR_ENABLE_Pos)

//////////@brief ENR_ABORT Register Defintion
#define I2C_ENR_ABORT_Pos                         (1)
#define I2C_ENR_ABORT                             (0x1U << I2C_ENR_ABORT_Pos)

//////////@brief FSHR_CNT Register Defintion
#define I2C_FSHR_CNT_Pos                          (0)
#define I2C_FSHR_CNT                              (0xffffU << I2C_FSHR_CNT_Pos)

//////////@brief FSLR_CNT Register Defintion
#define I2C_FSLR_CNT_Pos                          (0)
#define I2C_FSLR_CNT                              (0xffffU << I2C_FSLR_CNT_Pos)

//////////@brief GC_GC Register Defintion
#define I2C_GC_GC_Pos                             (0)
#define I2C_GC_GC                                 (0x1U << I2C_GC_GC_Pos)

//////////@brief GCR_GC Register Defintion
#define I2C_GCR_GC_Pos                            (0)
#define I2C_GCR_GC                                (0x1U << I2C_GCR_GC_Pos)

//////////@brief HOLD_TXCNT Register Defintion
#define I2C_HOLD_TXCNT_Pos                        (0)
#define I2C_HOLD_TXCNT                            (0xffffU << I2C_HOLD_TXCNT_Pos)

//////////@brief HOLD_RXCNT Register Defintion
#define I2C_HOLD_RXCNT_Pos                        (16)
#define I2C_HOLD_RXCNT                            (0xffU << I2C_HOLD_RXCNT_Pos)

//////////@brief ICR_ICR Register Defintion
#define I2C_ICR_ICR_Pos                           (0)
#define I2C_ICR_ICR                               (0x1U << I2C_ICR_ICR_Pos)

//////////@brief IMR_RX_UNDER Register Defintion
#define I2C_IMR_RX_UNDER_Pos                      (0)
#define I2C_IMR_RX_UNDER                          (0x1U << I2C_IMR_RX_UNDER_Pos)

//////////@brief IMR_RX_OVER Register Defintion
#define I2C_IMR_RX_OVER_Pos                       (1)
#define I2C_IMR_RX_OVER                           (0x1U << I2C_IMR_RX_OVER_Pos)

//////////@brief IMR_RX_FULL Register Defintion
#define I2C_IMR_RX_FULL_Pos                       (2)
#define I2C_IMR_RX_FULL                           (0x1U << I2C_IMR_RX_FULL_Pos)

//////////@brief IMR_TX_OVER Register Defintion
#define I2C_IMR_TX_OVER_Pos                       (3)
#define I2C_IMR_TX_OVER                           (0x1U << I2C_IMR_TX_OVER_Pos)

//////////@brief IMR_TX_EMPTY Register Defintion
#define I2C_IMR_TX_EMPTY_Pos                      (4)
#define I2C_IMR_TX_EMPTY                          (0x1U << I2C_IMR_TX_EMPTY_Pos)

//////////@brief IMR_RX_REQ Register Defintion
#define I2C_IMR_RX_REQ_Pos                        (5)
#define I2C_IMR_RX_REQ                            (0x1U << I2C_IMR_RX_REQ_Pos)

//////////@brief IMR_TX_ABRT Register Defintion
#define I2C_IMR_TX_ABRT_Pos                       (6)
#define I2C_IMR_TX_ABRT                           (0x1U << I2C_IMR_TX_ABRT_Pos)

//////////@brief IMR_RX_DONE Register Defintion
#define I2C_IMR_RX_DONE_Pos                       (7)
#define I2C_IMR_RX_DONE                           (0x1U << I2C_IMR_RX_DONE_Pos)

//////////@brief IMR_ACTIV Register Defintion
#define I2C_IMR_ACTIV_Pos                         (8)
#define I2C_IMR_ACTIV                             (0x1U << I2C_IMR_ACTIV_Pos)

//////////@brief IMR_STOP Register Defintion
#define I2C_IMR_STOP_Pos                          (9)
#define I2C_IMR_STOP                              (0x1U << I2C_IMR_STOP_Pos)

//////////@brief IMR_START Register Defintion
#define I2C_IMR_START_Pos                         (10)
#define I2C_IMR_START                             (0x1U << I2C_IMR_START_Pos)

//////////@brief IMR_GC Register Defintion
#define I2C_IMR_GC_Pos                            (11)
#define I2C_IMR_GC                                (0x1U << I2C_IMR_GC_Pos)

//////////@brief ISR_RX_UNDER Register Defintion
#define I2C_ISR_RX_UNDER_Pos                      (0)
#define I2C_ISR_RX_UNDER                          (0x1U << I2C_ISR_RX_UNDER_Pos)

//////////@brief ISR_RX_OVER Register Defintion
#define I2C_ISR_RX_OVER_Pos                       (1)
#define I2C_ISR_RX_OVER                           (0x1U << I2C_ISR_RX_OVER_Pos)

//////////@brief ISR_RX_FULL Register Defintion
#define I2C_ISR_RX_FULL_Pos                       (2)
#define I2C_ISR_RX_FULL                           (0x1U << I2C_ISR_RX_FULL_Pos)

//////////@brief ISR_TX_OVER Register Defintion
#define I2C_ISR_TX_OVER_Pos                       (3)
#define I2C_ISR_TX_OVER                           (0x1U << I2C_ISR_TX_OVER_Pos)

//////////@brief ISR_TX_EMPTY Register Defintion
#define I2C_ISR_TX_EMPTY_Pos                      (4)
#define I2C_ISR_TX_EMPTY                          (0x1U << I2C_ISR_TX_EMPTY_Pos)

//////////@brief ISR_RX_REQ Register Defintion
#define I2C_ISR_RX_REQ_Pos                        (5)
#define I2C_ISR_RX_REQ                            (0x1U << I2C_ISR_RX_REQ_Pos)

//////////@brief ISR_TX_ABRT Register Defintion
#define I2C_ISR_TX_ABRT_Pos                       (6)
#define I2C_ISR_TX_ABRT                           (0x1U << I2C_ISR_TX_ABRT_Pos)

//////////@brief ISR_RX_DONE Register Defintion
#define I2C_ISR_RX_DONE_Pos                       (7)
#define I2C_ISR_RX_DONE                           (0x1U << I2C_ISR_RX_DONE_Pos)

//////////@brief ISR_ACTIV Register Defintion
#define I2C_ISR_ACTIV_Pos                         (8)
#define I2C_ISR_ACTIV                             (0x1U << I2C_ISR_ACTIV_Pos)

//////////@brief ISR_STOP Register Defintion
#define I2C_ISR_STOP_Pos                          (9)
#define I2C_ISR_STOP                              (0x1U << I2C_ISR_STOP_Pos)

//////////@brief ISR_START Register Defintion
#define I2C_ISR_START_Pos                         (10)
#define I2C_ISR_START                             (0x1U << I2C_ISR_START_Pos)

//////////@brief ISR_GC Register Defintion
#define I2C_ISR_GC_Pos                            (11)
#define I2C_ISR_GC                                (0x1U << I2C_ISR_GC_Pos)

//////////@brief ISR_RESTART Register Defintion
#define I2C_ISR_RESTART_Pos                       (12)
#define I2C_ISR_RESTART                           (0x1U << I2C_ISR_RESTART_Pos)

//////////@brief ISR_HOLD Register Defintion
#define I2C_ISR_HOLD_Pos                          (13)
#define I2C_ISR_HOLD                              (0x1U << I2C_ISR_HOLD_Pos)

//////////@brief RAWISR_RX_UNDER Register Defintion
#define I2C_RAWISR_RX_UNDER_Pos                   (0)
#define I2C_RAWISR_RX_UNDER                       (0x1U << I2C_RAWISR_RX_UNDER_Pos)

//////////@brief RAWISR_RX_OVER Register Defintion
#define I2C_RAWISR_RX_OVER_Pos                    (1)
#define I2C_RAWISR_RX_OVER                        (0x1U << I2C_RAWISR_RX_OVER_Pos)

//////////@brief RAWISR_RX_FULL Register Defintion
#define I2C_RAWISR_RX_FULL_Pos                    (2)
#define I2C_RAWISR_RX_FULL                        (0x1U << I2C_RAWISR_RX_FULL_Pos)

//////////@brief RAWISR_TX_OVER Register Defintion
#define I2C_RAWISR_TX_OVER_Pos                    (3)
#define I2C_RAWISR_TX_OVER                        (0x1U << I2C_RAWISR_TX_OVER_Pos)

//////////@brief RAWISR_TX_EMPTY Register Defintion
#define I2C_RAWISR_TX_EMPTY_Pos                   (4)
#define I2C_RAWISR_TX_EMPTY                       (0x1U << I2C_RAWISR_TX_EMPTY_Pos)

//////////@brief RAWISR_RX_REQ Register Defintion
#define I2C_RAWISR_RX_REQ_Pos                     (5)
#define I2C_RAWISR_RX_REQ                         (0x1U << I2C_RAWISR_RX_REQ_Pos)

//////////@brief RAWISR_TX_ABRT Register Defintion
#define I2C_RAWISR_TX_ABRT_Pos                    (6)
#define I2C_RAWISR_TX_ABRT                        (0x1U << I2C_RAWISR_TX_ABRT_Pos)

//////////@brief RAWISR_RX_DONE Register Defintion
#define I2C_RAWISR_RX_DONE_Pos                    (7)
#define I2C_RAWISR_RX_DONE                        (0x1U << I2C_RAWISR_RX_DONE_Pos)

//////////@brief RAWISR_ACTIV Register Defintion
#define I2C_RAWISR_ACTIV_Pos                      (8)
#define I2C_RAWISR_ACTIV                          (0x1U << I2C_RAWISR_ACTIV_Pos)

//////////@brief RAWISR_STOP Register Defintion
#define I2C_RAWISR_STOP_Pos                       (9)
#define I2C_RAWISR_STOP                           (0x1U << I2C_RAWISR_STOP_Pos)

//////////@brief RAWISR_START Register Defintion
#define I2C_RAWISR_START_Pos                      (10)
#define I2C_RAWISR_START                          (0x1U << I2C_RAWISR_START_Pos)

//////////@brief RAWISR_GC Register Defintion
#define I2C_RAWISR_GC_Pos                         (11)
#define I2C_RAWISR_GC                             (0x1U << I2C_RAWISR_GC_Pos)

//////////@brief RD_REQ_RD_REQ Register Defintion
#define I2C_RD_REQ_RD_REQ_Pos                     (0)
#define I2C_RD_REQ_RD_REQ                         (0x1U << I2C_RD_REQ_RD_REQ_Pos)

//////////@brief RXFLR_CNT Register Defintion
#define I2C_RXFLR_CNT_Pos                         (0)
#define I2C_RXFLR_CNT                             (0x3U << I2C_RXFLR_CNT_Pos)

//////////@brief RXTLR_TL Register Defintion
#define I2C_RXTLR_TL_Pos                          (0)
#define I2C_RXTLR_TL                              (0xffU << I2C_RXTLR_TL_Pos)

//////////@brief RX_DONE_RX_DONE Register Defintion
#define I2C_RX_DONE_RX_DONE_Pos                   (0)
#define I2C_RX_DONE_RX_DONE                       (0x1U << I2C_RX_DONE_RX_DONE_Pos)

//////////@brief RX_OVER_RX_OVER Register Defintion
#define I2C_RX_OVER_RX_OVER_Pos                   (0)
#define I2C_RX_OVER_RX_OVER                       (0x1U << I2C_RX_OVER_RX_OVER_Pos)

//////////@brief RX_UNDER_RX_UNDER Register Defintion
#define I2C_RX_UNDER_RX_UNDER_Pos                 (0)
#define I2C_RX_UNDER_RX_UNDER                     (0x1U << I2C_RX_UNDER_RX_UNDER_Pos)

//////////@brief SAR_ADDR Register Defintion
#define I2C_SAR_ADDR_Pos                          (0)
#define I2C_SAR_ADDR                              (0x3ffU << I2C_SAR_ADDR_Pos)

//////////@brief SETUP_CNT Register Defintion
#define I2C_SETUP_CNT_Pos                         (0)
#define I2C_SETUP_CNT                             (0xffU << I2C_SETUP_CNT_Pos)

//////////@brief SR_ACTIV Register Defintion
#define I2C_SR_ACTIV_Pos                          (0)
#define I2C_SR_ACTIV                              (0x1U << I2C_SR_ACTIV_Pos)

//////////@brief SR_TFNF Register Defintion
#define I2C_SR_TFNF_Pos                           (1)
#define I2C_SR_TFNF                               (0x1U << I2C_SR_TFNF_Pos)

//////////@brief SR_TFE Register Defintion
#define I2C_SR_TFE_Pos                            (2)
#define I2C_SR_TFE                                (0x1U << I2C_SR_TFE_Pos)

//////////@brief SR_RFNE Register Defintion
#define I2C_SR_RFNE_Pos                           (3)
#define I2C_SR_RFNE                               (0x1U << I2C_SR_RFNE_Pos)

//////////@brief SR_RFF Register Defintion
#define I2C_SR_RFF_Pos                            (4)
#define I2C_SR_RFF                                (0x1U << I2C_SR_RFF_Pos)

//////////@brief SR_MST_ACTIV Register Defintion
#define I2C_SR_MST_ACTIV_Pos                      (5)
#define I2C_SR_MST_ACTIV                          (0x1U << I2C_SR_MST_ACTIV_Pos)

//////////@brief SR_SLV_ACTIV Register Defintion
#define I2C_SR_SLV_ACTIV_Pos                      (6)
#define I2C_SR_SLV_ACTIV                          (0x1U << I2C_SR_SLV_ACTIV_Pos)

//////////@brief SSHR_CNT Register Defintion
#define I2C_SSHR_CNT_Pos                          (0)
#define I2C_SSHR_CNT                              (0xffffU << I2C_SSHR_CNT_Pos)

//////////@brief SSLR_CNT Register Defintion
#define I2C_SSLR_CNT_Pos                          (0)
#define I2C_SSLR_CNT                              (0xffffU << I2C_SSLR_CNT_Pos)

//////////@brief START_START Register Defintion
#define I2C_START_START_Pos                       (0)
#define I2C_START_START                           (0x1U << I2C_START_START_Pos)

//////////@brief STOP_STOP Register Defintion
#define I2C_STOP_STOP_Pos                         (0)
#define I2C_STOP_STOP                             (0x1U << I2C_STOP_STOP_Pos)

//////////@brief TAR_ADDR Register Defintion
#define I2C_TAR_ADDR_Pos                          (0)
#define I2C_TAR_ADDR                              (0x3ffU << I2C_TAR_ADDR_Pos)

//////////@brief TAR_GC Register Defintion
#define I2C_TAR_GC_Pos                            (10)
#define I2C_TAR_GC                                (0x1U << I2C_TAR_GC_Pos)

//////////@brief TAR_SPECIAL Register Defintion
#define I2C_TAR_SPECIAL_Pos                       (11)
#define I2C_TAR_SPECIAL                           (0x1U << I2C_TAR_SPECIAL_Pos)

//////////@brief TXFLR_CNT Register Defintion
#define I2C_TXFLR_CNT_Pos                         (0)
#define I2C_TXFLR_CNT                             (0x3U << I2C_TXFLR_CNT_Pos)

//////////@brief TXTLR_TL Register Defintion
#define I2C_TXTLR_TL_Pos                          (0)
#define I2C_TXTLR_TL                              (0xffU << I2C_TXTLR_TL_Pos)

//////////@brief TX_ABRT_TX_ABRT Register Defintion
#define I2C_TX_ABRT_TX_ABRT_Pos                   (0)
#define I2C_TX_ABRT_TX_ABRT                       (0x1U << I2C_TX_ABRT_TX_ABRT_Pos)

//////////@brief TX_OVER_TX_OVER Register Defintion
#define I2C_TX_OVER_TX_OVER_Pos                   (0)
#define I2C_TX_OVER_TX_OVER                       (0x1U << I2C_TX_OVER_TX_OVER_Pos)

//////////@brief CR_IRQSEL Register Defintion
#define IWDG_CR_IRQSEL_Pos                        (0)
#define IWDG_CR_IRQSEL                            (0x1U << IWDG_CR_IRQSEL_Pos)

//////////@brief CR_IRQCLR Register Defintion
#define IWDG_CR_IRQCLR_Pos                        (1)
#define IWDG_CR_IRQCLR                            (0x1U << IWDG_CR_IRQCLR_Pos)

//////////@brief IGRN_IGEN Register Defintion
#define IWDG_IGRN_IGEN_Pos                        (0)
#define IWDG_IGRN_IGEN                            (0xfffU << IWDG_IGRN_IGEN_Pos)

//////////@brief KR_KEY Register Defintion
#define IWDG_KR_KEY_Pos                           (0)
#define IWDG_KR_KEY                               (0xffffU << IWDG_KR_KEY_Pos)

//////////@brief PR_PR Register Defintion
#define IWDG_PR_PR_Pos                            (0)
#define IWDG_PR_PR                                (0x7U << IWDG_PR_PR_Pos)

//////////@brief RLR_RL Register Defintion
#define IWDG_RLR_RL_Pos                           (0)
#define IWDG_RLR_RL                               (0xfffU << IWDG_RLR_RL_Pos)

//////////@brief SR_PVU Register Defintion
#define IWDG_SR_PVU_Pos                           (0)
#define IWDG_SR_PVU                               (0x1U << IWDG_SR_PVU_Pos)

//////////@brief SR_RVU Register Defintion
#define IWDG_SR_RVU_Pos                           (1)
#define IWDG_SR_RVU                               (0x1U << IWDG_SR_RVU_Pos)

//////////@brief CR_PDDS Register Defintion
#define PWR_CR_PDDS_Pos                           (1)
#define PWR_CR_PDDS                               (0x1U << PWR_CR_PDDS_Pos)

//////////@brief CR_CWUF Register Defintion
#define PWR_CR_CWUF_Pos                           (2)
#define PWR_CR_CWUF                               (0x1U << PWR_CR_CWUF_Pos)

//////////@brief CR_CSBF Register Defintion
#define PWR_CR_CSBF_Pos                           (3)
#define PWR_CR_CSBF                               (0x1U << PWR_CR_CSBF_Pos)

//////////@brief CR_PVDE Register Defintion
#define PWR_CR_PVDE_Pos                           (4)
#define PWR_CR_PVDE                               (0x1U << PWR_CR_PVDE_Pos)

//////////@brief CR_DBP Register Defintion
#define PWR_CR_DBP_Pos                            (8)
#define PWR_CR_DBP                                (0x1U << PWR_CR_DBP_Pos)

//////////@brief CR_PLS Register Defintion
#define PWR_CR_PLS_Pos                            (9)
#define PWR_CR_PLS                                (0xfU << PWR_CR_PLS_Pos)

//////////@brief CSR_WUF Register Defintion
#define PWR_CSR_WUF_Pos                           (0)
#define PWR_CSR_WUF                               (0x1U << PWR_CSR_WUF_Pos)

//////////@brief CSR_SBF Register Defintion
#define PWR_CSR_SBF_Pos                           (1)
#define PWR_CSR_SBF                               (0x1U << PWR_CSR_SBF_Pos)

//////////@brief CSR_PVDO Register Defintion
#define PWR_CSR_PVDO_Pos                          (2)
#define PWR_CSR_PVDO                              (0x1U << PWR_CSR_PVDO_Pos)

//////////@brief CSR_EWUP Register Defintion
#define PWR_CSR_EWUP_Pos                          (8)
#define PWR_CSR_EWUP                              (0x1U << PWR_CSR_EWUP_Pos)

//////////@brief ALRH_ALR Register Defintion
#define RTC_ALRH_ALR_Pos                          (0)
#define RTC_ALRH_ALR                              (0xffffU << RTC_ALRH_ALR_Pos)

//////////@brief ALRL_ALR Register Defintion
#define RTC_ALRL_ALR_Pos                          (0)
#define RTC_ALRL_ALR                              (0xffffU << RTC_ALRL_ALR_Pos)

//////////@brief CNTH_CNT Register Defintion
#define RTC_CNTH_CNT_Pos                          (0)
#define RTC_CNTH_CNT                              (0xffffU << RTC_CNTH_CNT_Pos)

//////////@brief CNTL_CNT Register Defintion
#define RTC_CNTL_CNT_Pos                          (0)
#define RTC_CNTL_CNT                              (0xffffU << RTC_CNTL_CNT_Pos)

//////////@brief CR_SECIE Register Defintion
#define RTC_CR_SECIE_Pos                          (0)
#define RTC_CR_SECIE                              (0x1U << RTC_CR_SECIE_Pos)

//////////@brief CR_ALRIE Register Defintion
#define RTC_CR_ALRIE_Pos                          (1)
#define RTC_CR_ALRIE                              (0x1U << RTC_CR_ALRIE_Pos)

//////////@brief CR_OWIE Register Defintion
#define RTC_CR_OWIE_Pos                           (2)
#define RTC_CR_OWIE                               (0x1U << RTC_CR_OWIE_Pos)

//////////@brief CSR_SECF Register Defintion
#define RTC_CSR_SECF_Pos                          (0)
#define RTC_CSR_SECF                              (0x1U << RTC_CSR_SECF_Pos)

//////////@brief CSR_ALRF Register Defintion
#define RTC_CSR_ALRF_Pos                          (1)
#define RTC_CSR_ALRF                              (0x1U << RTC_CSR_ALRF_Pos)

//////////@brief CSR_OWF Register Defintion
#define RTC_CSR_OWF_Pos                           (2)
#define RTC_CSR_OWF                               (0x1U << RTC_CSR_OWF_Pos)

//////////@brief CSR_RSF Register Defintion
#define RTC_CSR_RSF_Pos                           (3)
#define RTC_CSR_RSF                               (0x1U << RTC_CSR_RSF_Pos)

//////////@brief CSR_CNF Register Defintion
#define RTC_CSR_CNF_Pos                           (4)
#define RTC_CSR_CNF                               (0x1U << RTC_CSR_CNF_Pos)

//////////@brief CSR_RTOFF Register Defintion
#define RTC_CSR_RTOFF_Pos                         (5)
#define RTC_CSR_RTOFF                             (0x1U << RTC_CSR_RTOFF_Pos)

//////////@brief DIVH_DIV Register Defintion
#define RTC_DIVH_DIV_Pos                          (0)
#define RTC_DIVH_DIV                              (0xfU << RTC_DIVH_DIV_Pos)

//////////@brief DIVL_DIV Register Defintion
#define RTC_DIVL_DIV_Pos                          (0)
#define RTC_DIVL_DIV                              (0xffffU << RTC_DIVL_DIV_Pos)

//////////@brief PRLH_PRL Register Defintion
#define RTC_PRLH_PRL_Pos                          (0)
#define RTC_PRLH_PRL                              (0xfU << RTC_PRLH_PRL_Pos)

//////////@brief PRLL_PRL Register Defintion
#define RTC_PRLL_PRL_Pos                          (0)
#define RTC_PRLL_PRL                              (0xffffU << RTC_PRLL_PRL_Pos)

//////////@brief BRR_DIVF Register Defintion
#define SPI_BRR_DIVF_Pos                          (0)
#define SPI_BRR_DIVF                              (0xffffU << SPI_BRR_DIVF_Pos)

//////////@brief CCR_CPHA Register Defintion
#define SPI_CCR_CPHA_Pos                          (0)
#define SPI_CCR_CPHA                              (0x1U << SPI_CCR_CPHA_Pos)

//////////@brief CCR_CPOL Register Defintion
#define SPI_CCR_CPOL_Pos                          (1)
#define SPI_CCR_CPOL                              (0x1U << SPI_CCR_CPOL_Pos)

//////////@brief CCR_LSBFE Register Defintion
#define SPI_CCR_LSBFE_Pos                         (2)
#define SPI_CCR_LSBFE                             (0x1U << SPI_CCR_LSBFE_Pos)

//////////@brief CCR_SPILEN Register Defintion
#define SPI_CCR_SPILEN_Pos                        (3)
#define SPI_CCR_SPILEN                            (0x1U << SPI_CCR_SPILEN_Pos)

//////////@brief CCR_RXEDGE Register Defintion
#define SPI_CCR_RXEDGE_Pos                        (4)
#define SPI_CCR_RXEDGE                            (0x1U << SPI_CCR_RXEDGE_Pos)

//////////@brief CCR_TXEDGE Register Defintion
#define SPI_CCR_TXEDGE_Pos                        (5)
#define SPI_CCR_TXEDGE                            (0x1U << SPI_CCR_TXEDGE_Pos)

//////////@brief ECR_EXTLEN Register Defintion
#define SPI_ECR_EXTLEN_Pos                        (0)
#define SPI_ECR_EXTLEN                            (0x1fU << SPI_ECR_EXTLEN_Pos)

//////////@brief GCR_SPIEN Register Defintion
#define SPI_GCR_SPIEN_Pos                         (0)
#define SPI_GCR_SPIEN                             (0x1U << SPI_GCR_SPIEN_Pos)

//////////@brief GCR_IEN Register Defintion
#define SPI_GCR_IEN_Pos                           (1)
#define SPI_GCR_IEN                               (0x1U << SPI_GCR_IEN_Pos)

//////////@brief GCR_MODE Register Defintion
#define SPI_GCR_MODE_Pos                          (2)
#define SPI_GCR_MODE                              (0x1U << SPI_GCR_MODE_Pos)

//////////@brief GCR_TXEN Register Defintion
#define SPI_GCR_TXEN_Pos                          (3)
#define SPI_GCR_TXEN                              (0x1U << SPI_GCR_TXEN_Pos)

//////////@brief GCR_RXEN Register Defintion
#define SPI_GCR_RXEN_Pos                          (4)
#define SPI_GCR_RXEN                              (0x1U << SPI_GCR_RXEN_Pos)

//////////@brief GCR_RXTLF Register Defintion
#define SPI_GCR_RXTLF_Pos                         (5)
#define SPI_GCR_RXTLF                             (0x3U << SPI_GCR_RXTLF_Pos)

//////////@brief GCR_TXTLF Register Defintion
#define SPI_GCR_TXTLF_Pos                         (7)
#define SPI_GCR_TXTLF                             (0x3U << SPI_GCR_TXTLF_Pos)

//////////@brief GCR_DMAEN Register Defintion
#define SPI_GCR_DMAEN_Pos                         (9)
#define SPI_GCR_DMAEN                             (0x1U << SPI_GCR_DMAEN_Pos)

//////////@brief GCR_NSS Register Defintion
#define SPI_GCR_NSS_Pos                           (10)
#define SPI_GCR_NSS                               (0x1U << SPI_GCR_NSS_Pos)

//////////@brief GCR_DWSEL Register Defintion
#define SPI_GCR_DWSEL_Pos                         (11)
#define SPI_GCR_DWSEL                             (0x1U << SPI_GCR_DWSEL_Pos)

//////////@brief ICR_TX Register Defintion
#define SPI_ICR_TX_Pos                            (0)
#define SPI_ICR_TX                                (0x1U << SPI_ICR_TX_Pos)

//////////@brief ICR_RX Register Defintion
#define SPI_ICR_RX_Pos                            (1)
#define SPI_ICR_RX                                (0x1U << SPI_ICR_RX_Pos)

//////////@brief ICR_UNDERRUN Register Defintion
#define SPI_ICR_UNDERRUN_Pos                      (2)
#define SPI_ICR_UNDERRUN                          (0x1U << SPI_ICR_UNDERRUN_Pos)

//////////@brief ICR_RXOERR Register Defintion
#define SPI_ICR_RXOERR_Pos                        (3)
#define SPI_ICR_RXOERR                            (0x1U << SPI_ICR_RXOERR_Pos)

//////////@brief ICR_RXMATCH Register Defintion
#define SPI_ICR_RXMATCH_Pos                       (4)
#define SPI_ICR_RXMATCH                           (0x1U << SPI_ICR_RXMATCH_Pos)

//////////@brief ICR_RXFULL Register Defintion
#define SPI_ICR_RXFULL_Pos                        (5)
#define SPI_ICR_RXFULL                            (0x1U << SPI_ICR_RXFULL_Pos)

//////////@brief ICR_TXEPT Register Defintion
#define SPI_ICR_TXEPT_Pos                         (6)
#define SPI_ICR_TXEPT                             (0x1U << SPI_ICR_TXEPT_Pos)

//////////@brief IER_TX Register Defintion
#define SPI_IER_TX_Pos                            (0)
#define SPI_IER_TX                                (0x1U << SPI_IER_TX_Pos)

//////////@brief IER_RX Register Defintion
#define SPI_IER_RX_Pos                            (1)
#define SPI_IER_RX                                (0x1U << SPI_IER_RX_Pos)

//////////@brief IER_UNDERRUN Register Defintion
#define SPI_IER_UNDERRUN_Pos                      (2)
#define SPI_IER_UNDERRUN                          (0x1U << SPI_IER_UNDERRUN_Pos)

//////////@brief IER_RXOERR Register Defintion
#define SPI_IER_RXOERR_Pos                        (3)
#define SPI_IER_RXOERR                            (0x1U << SPI_IER_RXOERR_Pos)

//////////@brief IER_RXMATCH Register Defintion
#define SPI_IER_RXMATCH_Pos                       (4)
#define SPI_IER_RXMATCH                           (0x1U << SPI_IER_RXMATCH_Pos)

//////////@brief IER_RXFULL Register Defintion
#define SPI_IER_RXFULL_Pos                        (5)
#define SPI_IER_RXFULL                            (0x1U << SPI_IER_RXFULL_Pos)

//////////@brief IER_TXEPT Register Defintion
#define SPI_IER_TXEPT_Pos                         (6)
#define SPI_IER_TXEPT                             (0x1U << SPI_IER_TXEPT_Pos)

//////////@brief ISR_TX Register Defintion
#define SPI_ISR_TX_Pos                            (0)
#define SPI_ISR_TX                                (0x1U << SPI_ISR_TX_Pos)

//////////@brief ISR_RX Register Defintion
#define SPI_ISR_RX_Pos                            (1)
#define SPI_ISR_RX                                (0x1U << SPI_ISR_RX_Pos)

//////////@brief ISR_UNDERRUN Register Defintion
#define SPI_ISR_UNDERRUN_Pos                      (2)
#define SPI_ISR_UNDERRUN                          (0x1U << SPI_ISR_UNDERRUN_Pos)

//////////@brief ISR_RXOERR Register Defintion
#define SPI_ISR_RXOERR_Pos                        (3)
#define SPI_ISR_RXOERR                            (0x1U << SPI_ISR_RXOERR_Pos)

//////////@brief ISR_RXMATCH Register Defintion
#define SPI_ISR_RXMATCH_Pos                       (4)
#define SPI_ISR_RXMATCH                           (0x1U << SPI_ISR_RXMATCH_Pos)

//////////@brief ISR_RXFULL Register Defintion
#define SPI_ISR_RXFULL_Pos                        (5)
#define SPI_ISR_RXFULL                            (0x1U << SPI_ISR_RXFULL_Pos)

//////////@brief ISR_TXEPT Register Defintion
#define SPI_ISR_TXEPT_Pos                         (6)
#define SPI_ISR_TXEPT                             (0x1U << SPI_ISR_TXEPT_Pos)

//////////@brief NSSR_NSS Register Defintion
#define SPI_NSSR_NSS_Pos                          (0)
#define SPI_NSSR_NSS                              (0x1U << SPI_NSSR_NSS_Pos)

//////////@brief RDNR_RDN Register Defintion
#define SPI_RDNR_RDN_Pos                          (0)
#define SPI_RDNR_RDN                              (0xffffU << SPI_RDNR_RDN_Pos)

//////////@brief RDR_RXREG Register Defintion
#define SPI_RDR_RXREG_Pos                         (0)
#define SPI_RDR_RXREG                             (0xffffffffU << SPI_RDR_RXREG_Pos)

//////////@brief SR_TXEPT Register Defintion
#define SPI_SR_TXEPT_Pos                          (0)
#define SPI_SR_TXEPT                              (0x1U << SPI_SR_TXEPT_Pos)

//////////@brief SR_RXAVL Register Defintion
#define SPI_SR_RXAVL_Pos                          (1)
#define SPI_SR_RXAVL                              (0x1U << SPI_SR_RXAVL_Pos)

//////////@brief SR_TXFULL Register Defintion
#define SPI_SR_TXFULL_Pos                         (2)
#define SPI_SR_TXFULL                             (0x1U << SPI_SR_TXFULL_Pos)

//////////@brief SR_RXAVL_4BYTE Register Defintion
#define SPI_SR_RXAVL_4BYTE_Pos                    (3)
#define SPI_SR_RXAVL_4BYTE                        (0x1U << SPI_SR_RXAVL_4BYTE_Pos)

//////////@brief SR_TXFADDR Register Defintion
#define SPI_SR_TXFADDR_Pos                        (4)
#define SPI_SR_TXFADDR                            (0xfU << SPI_SR_TXFADDR_Pos)

//////////@brief SR_RXFADDR Register Defintion
#define SPI_SR_RXFADDR_Pos                        (8)
#define SPI_SR_RXFADDR                            (0xfU << SPI_SR_RXFADDR_Pos)

//////////@brief TDR_TXREG Register Defintion
#define SPI_TDR_TXREG_Pos                         (0)
#define SPI_TDR_TXREG                             (0xffffffffU << SPI_TDR_TXREG_Pos)

//////////@brief ARR_ARR Register Defintion
#define TIM_ARR_ARR_Pos                           (0)
#define TIM_ARR_ARR                               (0xffffU << TIM_ARR_ARR_Pos)

//////////@brief BDTR_DTG Register Defintion
#define TIM_BDTR_DTG_Pos                          (0)
#define TIM_BDTR_DTG                              (0xffU << TIM_BDTR_DTG_Pos)

//////////@brief BDTR_LOCK Register Defintion
#define TIM_BDTR_LOCK_Pos                         (8)
#define TIM_BDTR_LOCK                             (0x3U << TIM_BDTR_LOCK_Pos)

//////////@brief BDTR_OSSI Register Defintion
#define TIM_BDTR_OSSI_Pos                         (10)
#define TIM_BDTR_OSSI                             (0x1U << TIM_BDTR_OSSI_Pos)

//////////@brief BDTR_OSSR Register Defintion
#define TIM_BDTR_OSSR_Pos                         (11)
#define TIM_BDTR_OSSR                             (0x1U << TIM_BDTR_OSSR_Pos)

//////////@brief BDTR_BKE Register Defintion
#define TIM_BDTR_BKE_Pos                          (12)
#define TIM_BDTR_BKE                              (0x1U << TIM_BDTR_BKE_Pos)

//////////@brief BDTR_BKP Register Defintion
#define TIM_BDTR_BKP_Pos                          (13)
#define TIM_BDTR_BKP                              (0x1U << TIM_BDTR_BKP_Pos)

//////////@brief BDTR_AOE Register Defintion
#define TIM_BDTR_AOE_Pos                          (14)
#define TIM_BDTR_AOE                              (0x1U << TIM_BDTR_AOE_Pos)

//////////@brief BDTR_MOE Register Defintion
#define TIM_BDTR_MOE_Pos                          (15)
#define TIM_BDTR_MOE                              (0x1U << TIM_BDTR_MOE_Pos)

//////////@brief CCER_CC1EN Register Defintion
#define TIM_CCER_CC1EN_Pos                        (0)
#define TIM_CCER_CC1EN                            (0x1U << TIM_CCER_CC1EN_Pos)

//////////@brief CCER_CC1P Register Defintion
#define TIM_CCER_CC1P_Pos                         (1)
#define TIM_CCER_CC1P                             (0x1U << TIM_CCER_CC1P_Pos)

//////////@brief CCER_CC1NEN Register Defintion
#define TIM_CCER_CC1NEN_Pos                       (2)
#define TIM_CCER_CC1NEN                           (0x1U << TIM_CCER_CC1NEN_Pos)

//////////@brief CCER_CC1NP Register Defintion
#define TIM_CCER_CC1NP_Pos                        (3)
#define TIM_CCER_CC1NP                            (0x1U << TIM_CCER_CC1NP_Pos)

//////////@brief CCER_CC2EN Register Defintion
#define TIM_CCER_CC2EN_Pos                        (4)
#define TIM_CCER_CC2EN                            (0x1U << TIM_CCER_CC2EN_Pos)

//////////@brief CCER_CC2P Register Defintion
#define TIM_CCER_CC2P_Pos                         (5)
#define TIM_CCER_CC2P                             (0x1U << TIM_CCER_CC2P_Pos)

//////////@brief CCER_CC2NEN Register Defintion
#define TIM_CCER_CC2NEN_Pos                       (6)
#define TIM_CCER_CC2NEN                           (0x1U << TIM_CCER_CC2NEN_Pos)

//////////@brief CCER_CC2NP Register Defintion
#define TIM_CCER_CC2NP_Pos                        (7)
#define TIM_CCER_CC2NP                            (0x1U << TIM_CCER_CC2NP_Pos)

//////////@brief CCER_CC3EN Register Defintion
#define TIM_CCER_CC3EN_Pos                        (8)
#define TIM_CCER_CC3EN                            (0x1U << TIM_CCER_CC3EN_Pos)

//////////@brief CCER_CC3P Register Defintion
#define TIM_CCER_CC3P_Pos                         (9)
#define TIM_CCER_CC3P                             (0x1U << TIM_CCER_CC3P_Pos)

//////////@brief CCER_CC3NEN Register Defintion
#define TIM_CCER_CC3NEN_Pos                       (10)
#define TIM_CCER_CC3NEN                           (0x1U << TIM_CCER_CC3NEN_Pos)

//////////@brief CCER_CC3NP Register Defintion
#define TIM_CCER_CC3NP_Pos                        (11)
#define TIM_CCER_CC3NP                            (0x1U << TIM_CCER_CC3NP_Pos)

//////////@brief CCER_CC4EN Register Defintion
#define TIM_CCER_CC4EN_Pos                        (12)
#define TIM_CCER_CC4EN                            (0x1U << TIM_CCER_CC4EN_Pos)

//////////@brief CCER_CC4P Register Defintion
#define TIM_CCER_CC4P_Pos                         (13)
#define TIM_CCER_CC4P                             (0x1U << TIM_CCER_CC4P_Pos)

//////////@brief CCMR1_CC1S Register Defintion
#define TIM_CCMR1_CC1S_Pos                        (0)
#define TIM_CCMR1_CC1S                            (0x3U << TIM_CCMR1_CC1S_Pos)

//////////@brief CCMR1_IC1PSC Register Defintion
#define TIM_CCMR1_IC1PSC_Pos                      (2)
#define TIM_CCMR1_IC1PSC                          (0x3U << TIM_CCMR1_IC1PSC_Pos)

//////////@brief CCMR1_IC1F Register Defintion
#define TIM_CCMR1_IC1F_Pos                        (4)
#define TIM_CCMR1_IC1F                            (0xfU << TIM_CCMR1_IC1F_Pos)

//////////@brief CCMR1_CC2S Register Defintion
#define TIM_CCMR1_CC2S_Pos                        (8)
#define TIM_CCMR1_CC2S                            (0x3U << TIM_CCMR1_CC2S_Pos)

//////////@brief CCMR1_IC2PSC Register Defintion
#define TIM_CCMR1_IC2PSC_Pos                      (10)
#define TIM_CCMR1_IC2PSC                          (0x3U << TIM_CCMR1_IC2PSC_Pos)

//////////@brief CCMR1_IC2F Register Defintion
#define TIM_CCMR1_IC2F_Pos                        (12)
#define TIM_CCMR1_IC2F                            (0xfU << TIM_CCMR1_IC2F_Pos)

//////////@brief CCMR1_CC1S Register Defintion
#define TIM_CCMR1_CC1S_Pos                        (16)
#define TIM_CCMR1_CC1S                            (0x3U << TIM_CCMR1_CC1S_Pos)

//////////@brief CCMR1_OC1FE Register Defintion
#define TIM_CCMR1_OC1FE_Pos                       (18)
#define TIM_CCMR1_OC1FE                           (0x1U << TIM_CCMR1_OC1FE_Pos)

//////////@brief CCMR1_OC1PE Register Defintion
#define TIM_CCMR1_OC1PE_Pos                       (19)
#define TIM_CCMR1_OC1PE                           (0x1U << TIM_CCMR1_OC1PE_Pos)

//////////@brief CCMR1_OC1M Register Defintion
#define TIM_CCMR1_OC1M_Pos                        (20)
#define TIM_CCMR1_OC1M                            (0x7U << TIM_CCMR1_OC1M_Pos)

//////////@brief CCMR1_OC1CE Register Defintion
#define TIM_CCMR1_OC1CE_Pos                       (23)
#define TIM_CCMR1_OC1CE                           (0x1U << TIM_CCMR1_OC1CE_Pos)

//////////@brief CCMR1_CC2S Register Defintion
#define TIM_CCMR1_CC2S_Pos                        (24)
#define TIM_CCMR1_CC2S                            (0x3U << TIM_CCMR1_CC2S_Pos)

//////////@brief CCMR1_OC2FE Register Defintion
#define TIM_CCMR1_OC2FE_Pos                       (26)
#define TIM_CCMR1_OC2FE                           (0x1U << TIM_CCMR1_OC2FE_Pos)

//////////@brief CCMR1_OC2PE Register Defintion
#define TIM_CCMR1_OC2PE_Pos                       (27)
#define TIM_CCMR1_OC2PE                           (0x1U << TIM_CCMR1_OC2PE_Pos)

//////////@brief CCMR1_OC2M Register Defintion
#define TIM_CCMR1_OC2M_Pos                        (28)
#define TIM_CCMR1_OC2M                            (0x7U << TIM_CCMR1_OC2M_Pos)

//////////@brief CCMR1_OC2CE Register Defintion
#define TIM_CCMR1_OC2CE_Pos                       (31)
#define TIM_CCMR1_OC2CE                           (0x1U << TIM_CCMR1_OC2CE_Pos)

//////////@brief CCMR2_CC3S Register Defintion
#define TIM_CCMR2_CC3S_Pos                        (0)
#define TIM_CCMR2_CC3S                            (0x3U << TIM_CCMR2_CC3S_Pos)

//////////@brief CCMR2_IC3PSC Register Defintion
#define TIM_CCMR2_IC3PSC_Pos                      (2)
#define TIM_CCMR2_IC3PSC                          (0x3U << TIM_CCMR2_IC3PSC_Pos)

//////////@brief CCMR2_IC3F Register Defintion
#define TIM_CCMR2_IC3F_Pos                        (4)
#define TIM_CCMR2_IC3F                            (0xfU << TIM_CCMR2_IC3F_Pos)

//////////@brief CCMR2_CC4S Register Defintion
#define TIM_CCMR2_CC4S_Pos                        (8)
#define TIM_CCMR2_CC4S                            (0x3U << TIM_CCMR2_CC4S_Pos)

//////////@brief CCMR2_IC4PSC Register Defintion
#define TIM_CCMR2_IC4PSC_Pos                      (10)
#define TIM_CCMR2_IC4PSC                          (0x3U << TIM_CCMR2_IC4PSC_Pos)

//////////@brief CCMR2_IC4F Register Defintion
#define TIM_CCMR2_IC4F_Pos                        (12)
#define TIM_CCMR2_IC4F                            (0xfU << TIM_CCMR2_IC4F_Pos)

//////////@brief CCMR2_CC3S Register Defintion
#define TIM_CCMR2_CC3S_Pos                        (16)
#define TIM_CCMR2_CC3S                            (0x3U << TIM_CCMR2_CC3S_Pos)

//////////@brief CCMR2_OC3FE Register Defintion
#define TIM_CCMR2_OC3FE_Pos                       (18)
#define TIM_CCMR2_OC3FE                           (0x1U << TIM_CCMR2_OC3FE_Pos)

//////////@brief CCMR2_OC3PE Register Defintion
#define TIM_CCMR2_OC3PE_Pos                       (19)
#define TIM_CCMR2_OC3PE                           (0x1U << TIM_CCMR2_OC3PE_Pos)

//////////@brief CCMR2_OC3M Register Defintion
#define TIM_CCMR2_OC3M_Pos                        (20)
#define TIM_CCMR2_OC3M                            (0x7U << TIM_CCMR2_OC3M_Pos)

//////////@brief CCMR2_OC3CE Register Defintion
#define TIM_CCMR2_OC3CE_Pos                       (23)
#define TIM_CCMR2_OC3CE                           (0x1U << TIM_CCMR2_OC3CE_Pos)

//////////@brief CCMR2_CC4S Register Defintion
#define TIM_CCMR2_CC4S_Pos                        (24)
#define TIM_CCMR2_CC4S                            (0x3U << TIM_CCMR2_CC4S_Pos)

//////////@brief CCMR2_OC4FE Register Defintion
#define TIM_CCMR2_OC4FE_Pos                       (26)
#define TIM_CCMR2_OC4FE                           (0x1U << TIM_CCMR2_OC4FE_Pos)

//////////@brief CCMR2_OC4PE Register Defintion
#define TIM_CCMR2_OC4PE_Pos                       (27)
#define TIM_CCMR2_OC4PE                           (0x1U << TIM_CCMR2_OC4PE_Pos)

//////////@brief CCMR2_OC4M Register Defintion
#define TIM_CCMR2_OC4M_Pos                        (28)
#define TIM_CCMR2_OC4M                            (0x7U << TIM_CCMR2_OC4M_Pos)

//////////@brief CCMR2_OC4CE Register Defintion
#define TIM_CCMR2_OC4CE_Pos                       (31)
#define TIM_CCMR2_OC4CE                           (0x1U << TIM_CCMR2_OC4CE_Pos)

//////////@brief CCR1_CCR1 Register Defintion
#define TIM_CCR1_CCR1_Pos                         (0)
#define TIM_CCR1_CCR1                             (0xffffU << TIM_CCR1_CCR1_Pos)

//////////@brief CCR2_CCR2 Register Defintion
#define TIM_CCR2_CCR2_Pos                         (0)
#define TIM_CCR2_CCR2                             (0xffffU << TIM_CCR2_CCR2_Pos)

//////////@brief CCR3_CCR3 Register Defintion
#define TIM_CCR3_CCR3_Pos                         (0)
#define TIM_CCR3_CCR3                             (0xffffU << TIM_CCR3_CCR3_Pos)

//////////@brief CCR4_CCR4 Register Defintion
#define TIM_CCR4_CCR4_Pos                         (0)
#define TIM_CCR4_CCR4                             (0xffffU << TIM_CCR4_CCR4_Pos)

//////////@brief CNT_CNT Register Defintion
#define TIM_CNT_CNT_Pos                           (0)
#define TIM_CNT_CNT                               (0xffffU << TIM_CNT_CNT_Pos)

//////////@brief CR1_CEN Register Defintion
#define TIM_CR1_CEN_Pos                           (0)
#define TIM_CR1_CEN                               (0x1U << TIM_CR1_CEN_Pos)

//////////@brief CR1_UDIS Register Defintion
#define TIM_CR1_UDIS_Pos                          (1)
#define TIM_CR1_UDIS                              (0x1U << TIM_CR1_UDIS_Pos)

//////////@brief CR1_URS Register Defintion
#define TIM_CR1_URS_Pos                           (2)
#define TIM_CR1_URS                               (0x1U << TIM_CR1_URS_Pos)

//////////@brief CR1_OPM Register Defintion
#define TIM_CR1_OPM_Pos                           (3)
#define TIM_CR1_OPM                               (0x1U << TIM_CR1_OPM_Pos)

//////////@brief CR1_DIR Register Defintion
#define TIM_CR1_DIR_Pos                           (4)
#define TIM_CR1_DIR                               (0x1U << TIM_CR1_DIR_Pos)

//////////@brief CR1_CMS Register Defintion
#define TIM_CR1_CMS_Pos                           (5)
#define TIM_CR1_CMS                               (0x3U << TIM_CR1_CMS_Pos)

//////////@brief CR1_ARPEN Register Defintion
#define TIM_CR1_ARPEN_Pos                         (7)
#define TIM_CR1_ARPEN                             (0x1U << TIM_CR1_ARPEN_Pos)

//////////@brief CR1_CKD Register Defintion
#define TIM_CR1_CKD_Pos                           (8)
#define TIM_CR1_CKD                               (0x3U << TIM_CR1_CKD_Pos)

//////////@brief CR2_CCPC Register Defintion
#define TIM_CR2_CCPC_Pos                          (0)
#define TIM_CR2_CCPC                              (0x1U << TIM_CR2_CCPC_Pos)

//////////@brief CR2_CCUS Register Defintion
#define TIM_CR2_CCUS_Pos                          (2)
#define TIM_CR2_CCUS                              (0x1U << TIM_CR2_CCUS_Pos)

//////////@brief CR2_CCDS Register Defintion
#define TIM_CR2_CCDS_Pos                          (3)
#define TIM_CR2_CCDS                              (0x1U << TIM_CR2_CCDS_Pos)

//////////@brief CR2_MMS Register Defintion
#define TIM_CR2_MMS_Pos                           (4)
#define TIM_CR2_MMS                               (0x7U << TIM_CR2_MMS_Pos)

//////////@brief CR2_TI1S Register Defintion
#define TIM_CR2_TI1S_Pos                          (7)
#define TIM_CR2_TI1S                              (0x1U << TIM_CR2_TI1S_Pos)

//////////@brief CR2_OIS1 Register Defintion
#define TIM_CR2_OIS1_Pos                          (8)
#define TIM_CR2_OIS1                              (0x1U << TIM_CR2_OIS1_Pos)

//////////@brief CR2_OIS1N Register Defintion
#define TIM_CR2_OIS1N_Pos                         (9)
#define TIM_CR2_OIS1N                             (0x1U << TIM_CR2_OIS1N_Pos)

//////////@brief CR2_OIS2 Register Defintion
#define TIM_CR2_OIS2_Pos                          (10)
#define TIM_CR2_OIS2                              (0x1U << TIM_CR2_OIS2_Pos)

//////////@brief CR2_OIS2N Register Defintion
#define TIM_CR2_OIS2N_Pos                         (11)
#define TIM_CR2_OIS2N                             (0x1U << TIM_CR2_OIS2N_Pos)

//////////@brief CR2_OIS3 Register Defintion
#define TIM_CR2_OIS3_Pos                          (12)
#define TIM_CR2_OIS3                              (0x1U << TIM_CR2_OIS3_Pos)

//////////@brief CR2_OIS3N Register Defintion
#define TIM_CR2_OIS3N_Pos                         (13)
#define TIM_CR2_OIS3N                             (0x1U << TIM_CR2_OIS3N_Pos)

//////////@brief CR2_OIS4 Register Defintion
#define TIM_CR2_OIS4_Pos                          (14)
#define TIM_CR2_OIS4                              (0x1U << TIM_CR2_OIS4_Pos)

//////////@brief DCR_DBA Register Defintion
#define TIM_DCR_DBA_Pos                           (0)
#define TIM_DCR_DBA                               (0x1fU << TIM_DCR_DBA_Pos)

//////////@brief DCR_DBL Register Defintion
#define TIM_DCR_DBL_Pos                           (8)
#define TIM_DCR_DBL                               (0x1fU << TIM_DCR_DBL_Pos)

//////////@brief DIER_UI Register Defintion
#define TIM_DIER_UI_Pos                           (0)
#define TIM_DIER_UI                               (0x1U << TIM_DIER_UI_Pos)

//////////@brief DIER_CC1I Register Defintion
#define TIM_DIER_CC1I_Pos                         (1)
#define TIM_DIER_CC1I                             (0x1U << TIM_DIER_CC1I_Pos)

//////////@brief DIER_CC2I Register Defintion
#define TIM_DIER_CC2I_Pos                         (2)
#define TIM_DIER_CC2I                             (0x1U << TIM_DIER_CC2I_Pos)

//////////@brief DIER_CC3I Register Defintion
#define TIM_DIER_CC3I_Pos                         (3)
#define TIM_DIER_CC3I                             (0x1U << TIM_DIER_CC3I_Pos)

//////////@brief DIER_CC4I Register Defintion
#define TIM_DIER_CC4I_Pos                         (4)
#define TIM_DIER_CC4I                             (0x1U << TIM_DIER_CC4I_Pos)

//////////@brief DIER_COMI Register Defintion
#define TIM_DIER_COMI_Pos                         (5)
#define TIM_DIER_COMI                             (0x1U << TIM_DIER_COMI_Pos)

//////////@brief DIER_TI Register Defintion
#define TIM_DIER_TI_Pos                           (6)
#define TIM_DIER_TI                               (0x1U << TIM_DIER_TI_Pos)

//////////@brief DIER_BI Register Defintion
#define TIM_DIER_BI_Pos                           (7)
#define TIM_DIER_BI                               (0x1U << TIM_DIER_BI_Pos)

//////////@brief DIER_UD Register Defintion
#define TIM_DIER_UD_Pos                           (8)
#define TIM_DIER_UD                               (0x1U << TIM_DIER_UD_Pos)

//////////@brief DIER_CC1D Register Defintion
#define TIM_DIER_CC1D_Pos                         (9)
#define TIM_DIER_CC1D                             (0x1U << TIM_DIER_CC1D_Pos)

//////////@brief DIER_CC2D Register Defintion
#define TIM_DIER_CC2D_Pos                         (10)
#define TIM_DIER_CC2D                             (0x1U << TIM_DIER_CC2D_Pos)

//////////@brief DIER_CC3D Register Defintion
#define TIM_DIER_CC3D_Pos                         (11)
#define TIM_DIER_CC3D                             (0x1U << TIM_DIER_CC3D_Pos)

//////////@brief DIER_CC4D Register Defintion
#define TIM_DIER_CC4D_Pos                         (12)
#define TIM_DIER_CC4D                             (0x1U << TIM_DIER_CC4D_Pos)

//////////@brief DIER_COMD Register Defintion
#define TIM_DIER_COMD_Pos                         (13)
#define TIM_DIER_COMD                             (0x1U << TIM_DIER_COMD_Pos)

//////////@brief DIER_TD Register Defintion
#define TIM_DIER_TD_Pos                           (14)
#define TIM_DIER_TD                               (0x1U << TIM_DIER_TD_Pos)

//////////@brief DMAR_DMAB Register Defintion
#define TIM_DMAR_DMAB_Pos                         (0)
#define TIM_DMAR_DMAB                             (0xffffU << TIM_DMAR_DMAB_Pos)

//////////@brief EGR_UG Register Defintion
#define TIM_EGR_UG_Pos                            (0)
#define TIM_EGR_UG                                (0x1U << TIM_EGR_UG_Pos)

//////////@brief EGR_CC1G Register Defintion
#define TIM_EGR_CC1G_Pos                          (1)
#define TIM_EGR_CC1G                              (0x1U << TIM_EGR_CC1G_Pos)

//////////@brief EGR_CC2G Register Defintion
#define TIM_EGR_CC2G_Pos                          (2)
#define TIM_EGR_CC2G                              (0x1U << TIM_EGR_CC2G_Pos)

//////////@brief EGR_CC3G Register Defintion
#define TIM_EGR_CC3G_Pos                          (3)
#define TIM_EGR_CC3G                              (0x1U << TIM_EGR_CC3G_Pos)

//////////@brief EGR_CC4G Register Defintion
#define TIM_EGR_CC4G_Pos                          (4)
#define TIM_EGR_CC4G                              (0x1U << TIM_EGR_CC4G_Pos)

//////////@brief EGR_COMG Register Defintion
#define TIM_EGR_COMG_Pos                          (5)
#define TIM_EGR_COMG                              (0x1U << TIM_EGR_COMG_Pos)

//////////@brief EGR_TG Register Defintion
#define TIM_EGR_TG_Pos                            (6)
#define TIM_EGR_TG                                (0x1U << TIM_EGR_TG_Pos)

//////////@brief EGR_BG Register Defintion
#define TIM_EGR_BG_Pos                            (7)
#define TIM_EGR_BG                                (0x1U << TIM_EGR_BG_Pos)

//////////@brief PSC_PSC Register Defintion
#define TIM_PSC_PSC_Pos                           (0)
#define TIM_PSC_PSC                               (0xffffU << TIM_PSC_PSC_Pos)

//////////@brief RCR_REP Register Defintion
#define TIM_RCR_REP_Pos                           (0)
#define TIM_RCR_REP                               (0xffU << TIM_RCR_REP_Pos)

//////////@brief SMCR_SMS Register Defintion
#define TIM_SMCR_SMS_Pos                          (0)
#define TIM_SMCR_SMS                              (0x7U << TIM_SMCR_SMS_Pos)

//////////@brief SMCR_TS Register Defintion
#define TIM_SMCR_TS_Pos                           (4)
#define TIM_SMCR_TS                               (0x7U << TIM_SMCR_TS_Pos)

//////////@brief SMCR_MSM Register Defintion
#define TIM_SMCR_MSM_Pos                          (7)
#define TIM_SMCR_MSM                              (0x1U << TIM_SMCR_MSM_Pos)

//////////@brief SMCR_ETF Register Defintion
#define TIM_SMCR_ETF_Pos                          (8)
#define TIM_SMCR_ETF                              (0xfU << TIM_SMCR_ETF_Pos)

//////////@brief SMCR_ETPS Register Defintion
#define TIM_SMCR_ETPS_Pos                         (12)
#define TIM_SMCR_ETPS                             (0x3U << TIM_SMCR_ETPS_Pos)

//////////@brief SMCR_ECE Register Defintion
#define TIM_SMCR_ECE_Pos                          (14)
#define TIM_SMCR_ECE                              (0x1U << TIM_SMCR_ECE_Pos)

//////////@brief SMCR_ETP Register Defintion
#define TIM_SMCR_ETP_Pos                          (15)
#define TIM_SMCR_ETP                              (0x1U << TIM_SMCR_ETP_Pos)

//////////@brief SR_UI Register Defintion
#define TIM_SR_UI_Pos                             (0)
#define TIM_SR_UI                                 (0x1U << TIM_SR_UI_Pos)

//////////@brief SR_CC1I Register Defintion
#define TIM_SR_CC1I_Pos                           (1)
#define TIM_SR_CC1I                               (0x1U << TIM_SR_CC1I_Pos)

//////////@brief SR_CC2I Register Defintion
#define TIM_SR_CC2I_Pos                           (2)
#define TIM_SR_CC2I                               (0x1U << TIM_SR_CC2I_Pos)

//////////@brief SR_CC3I Register Defintion
#define TIM_SR_CC3I_Pos                           (3)
#define TIM_SR_CC3I                               (0x1U << TIM_SR_CC3I_Pos)

//////////@brief SR_CC4I Register Defintion
#define TIM_SR_CC4I_Pos                           (4)
#define TIM_SR_CC4I                               (0x1U << TIM_SR_CC4I_Pos)

//////////@brief SR_COMI Register Defintion
#define TIM_SR_COMI_Pos                           (5)
#define TIM_SR_COMI                               (0x1U << TIM_SR_COMI_Pos)

//////////@brief SR_TI Register Defintion
#define TIM_SR_TI_Pos                             (6)
#define TIM_SR_TI                                 (0x1U << TIM_SR_TI_Pos)

//////////@brief SR_BI Register Defintion
#define TIM_SR_BI_Pos                             (7)
#define TIM_SR_BI                                 (0x1U << TIM_SR_BI_Pos)

//////////@brief SR_CC1O Register Defintion
#define TIM_SR_CC1O_Pos                           (9)
#define TIM_SR_CC1O                               (0x1U << TIM_SR_CC1O_Pos)

//////////@brief SR_CC2O Register Defintion
#define TIM_SR_CC2O_Pos                           (10)
#define TIM_SR_CC2O                               (0x1U << TIM_SR_CC2O_Pos)

//////////@brief SR_CC3O Register Defintion
#define TIM_SR_CC3O_Pos                           (11)
#define TIM_SR_CC3O                               (0x1U << TIM_SR_CC3O_Pos)

//////////@brief SR_CC4O Register Defintion
#define TIM_SR_CC4O_Pos                           (12)
#define TIM_SR_CC4O                               (0x1U << TIM_SR_CC4O_Pos)

//////////@brief BRR_MANTISSA Register Defintion
#define UART_BRR_MANTISSA_Pos                     (0)
#define UART_BRR_MANTISSA                         (0xffffU << UART_BRR_MANTISSA_Pos)

//////////@brief CCR_PEN Register Defintion
#define UART_CCR_PEN_Pos                          (0)
#define UART_CCR_PEN                              (0x1U << UART_CCR_PEN_Pos)

//////////@brief CCR_PSEL Register Defintion
#define UART_CCR_PSEL_Pos                         (1)
#define UART_CCR_PSEL                             (0x1U << UART_CCR_PSEL_Pos)

//////////@brief CCR_SPB Register Defintion
#define UART_CCR_SPB_Pos                          (2)
#define UART_CCR_SPB                              (0x1U << UART_CCR_SPB_Pos)

//////////@brief CCR_BRK Register Defintion
#define UART_CCR_BRK_Pos                          (3)
#define UART_CCR_BRK                              (0x1U << UART_CCR_BRK_Pos)

//////////@brief CCR_CHAR Register Defintion
#define UART_CCR_CHAR_Pos                         (4)
#define UART_CCR_CHAR                             (0x3U << UART_CCR_CHAR_Pos)

//////////@brief CSR_TXC Register Defintion
#define UART_CSR_TXC_Pos                          (0)
#define UART_CSR_TXC                              (0x1U << UART_CSR_TXC_Pos)

//////////@brief CSR_RXAVL Register Defintion
#define UART_CSR_RXAVL_Pos                        (1)
#define UART_CSR_RXAVL                            (0x1U << UART_CSR_RXAVL_Pos)

//////////@brief CSR_TXFULL Register Defintion
#define UART_CSR_TXFULL_Pos                       (2)
#define UART_CSR_TXFULL                           (0x1U << UART_CSR_TXFULL_Pos)

//////////@brief CSR_TXEPT Register Defintion
#define UART_CSR_TXEPT_Pos                        (3)
#define UART_CSR_TXEPT                            (0x1U << UART_CSR_TXEPT_Pos)

//////////@brief FRA_FRACTION Register Defintion
#define UART_FRA_FRACTION_Pos                     (0)
#define UART_FRA_FRACTION                         (0xfU << UART_FRA_FRACTION_Pos)

//////////@brief GCR_UARTEN Register Defintion
#define UART_GCR_UARTEN_Pos                       (0)
#define UART_GCR_UARTEN                           (0x1U << UART_GCR_UARTEN_Pos)

//////////@brief GCR_DMAMODE Register Defintion
#define UART_GCR_DMAMODE_Pos                      (1)
#define UART_GCR_DMAMODE                          (0x1U << UART_GCR_DMAMODE_Pos)

//////////@brief GCR_AUTOFLOWEN Register Defintion
#define UART_GCR_AUTOFLOWEN_Pos                   (2)
#define UART_GCR_AUTOFLOWEN                       (0x1U << UART_GCR_AUTOFLOWEN_Pos)

//////////@brief GCR_RXEN Register Defintion
#define UART_GCR_RXEN_Pos                         (3)
#define UART_GCR_RXEN                             (0x1U << UART_GCR_RXEN_Pos)

//////////@brief GCR_TXEN Register Defintion
#define UART_GCR_TXEN_Pos                         (4)
#define UART_GCR_TXEN                             (0x1U << UART_GCR_TXEN_Pos)

//////////@brief ICR_TXICLR Register Defintion
#define UART_ICR_TXICLR_Pos                       (0)
#define UART_ICR_TXICLR                           (0x1U << UART_ICR_TXICLR_Pos)

//////////@brief ICR_RXICLR Register Defintion
#define UART_ICR_RXICLR_Pos                       (1)
#define UART_ICR_RXICLR                           (0x1U << UART_ICR_RXICLR_Pos)

//////////@brief ICR_RXOERRCLR Register Defintion
#define UART_ICR_RXOERRCLR_Pos                    (3)
#define UART_ICR_RXOERRCLR                        (0x1U << UART_ICR_RXOERRCLR_Pos)

//////////@brief ICR_RXPERRCLR Register Defintion
#define UART_ICR_RXPERRCLR_Pos                    (4)
#define UART_ICR_RXPERRCLR                        (0x1U << UART_ICR_RXPERRCLR_Pos)

//////////@brief ICR_RXFERRCLR Register Defintion
#define UART_ICR_RXFERRCLR_Pos                    (5)
#define UART_ICR_RXFERRCLR                        (0x1U << UART_ICR_RXFERRCLR_Pos)

//////////@brief ICR_RXBRKCLR Register Defintion
#define UART_ICR_RXBRKCLR_Pos                     (6)
#define UART_ICR_RXBRKCLR                         (0x1U << UART_ICR_RXBRKCLR_Pos)

//////////@brief IER_TXIEN Register Defintion
#define UART_IER_TXIEN_Pos                        (0)
#define UART_IER_TXIEN                            (0x1U << UART_IER_TXIEN_Pos)

//////////@brief IER_RXIEN Register Defintion
#define UART_IER_RXIEN_Pos                        (1)
#define UART_IER_RXIEN                            (0x1U << UART_IER_RXIEN_Pos)

//////////@brief IER_RXOERREN Register Defintion
#define UART_IER_RXOERREN_Pos                     (3)
#define UART_IER_RXOERREN                         (0x1U << UART_IER_RXOERREN_Pos)

//////////@brief IER_RXPERREN Register Defintion
#define UART_IER_RXPERREN_Pos                     (4)
#define UART_IER_RXPERREN                         (0x1U << UART_IER_RXPERREN_Pos)

//////////@brief IER_RXFERREN Register Defintion
#define UART_IER_RXFERREN_Pos                     (5)
#define UART_IER_RXFERREN                         (0x1U << UART_IER_RXFERREN_Pos)

//////////@brief IER_RXBRKEN Register Defintion
#define UART_IER_RXBRKEN_Pos                      (6)
#define UART_IER_RXBRKEN                          (0x1U << UART_IER_RXBRKEN_Pos)

//////////@brief ISR_TX_INTF Register Defintion
#define UART_ISR_TX_INTF_Pos                      (0)
#define UART_ISR_TX_INTF                          (0x1U << UART_ISR_TX_INTF_Pos)

//////////@brief ISR_RX_INTF Register Defintion
#define UART_ISR_RX_INTF_Pos                      (1)
#define UART_ISR_RX_INTF                          (0x1U << UART_ISR_RX_INTF_Pos)

//////////@brief ISR_RXOERR_INTF Register Defintion
#define UART_ISR_RXOERR_INTF_Pos                  (3)
#define UART_ISR_RXOERR_INTF                      (0x1U << UART_ISR_RXOERR_INTF_Pos)

//////////@brief ISR_RXPERR_INTF Register Defintion
#define UART_ISR_RXPERR_INTF_Pos                  (4)
#define UART_ISR_RXPERR_INTF                      (0x1U << UART_ISR_RXPERR_INTF_Pos)

//////////@brief ISR_RXFERR_INTF Register Defintion
#define UART_ISR_RXFERR_INTF_Pos                  (5)
#define UART_ISR_RXFERR_INTF                      (0x1U << UART_ISR_RXFERR_INTF_Pos)

//////////@brief ISR_RXBRK_INTF Register Defintion
#define UART_ISR_RXBRK_INTF_Pos                   (6)
#define UART_ISR_RXBRK_INTF                       (0x1U << UART_ISR_RXBRK_INTF_Pos)

//////////@brief RDR_DATA Register Defintion
#define UART_RDR_DATA_Pos                         (0)
#define UART_RDR_DATA                             (0xffU << UART_RDR_DATA_Pos)

//////////@brief TDR_DATA Register Defintion
#define UART_TDR_DATA_Pos                         (0)
#define UART_TDR_DATA                             (0xffU << UART_TDR_DATA_Pos)

//////////@brief EN_SETUP Register Defintion
#define USBD_EN_SETUP_Pos                         (0)
#define USBD_EN_SETUP                             (0x1U << USBD_EN_SETUP_Pos)

//////////@brief EN_END Register Defintion
#define USBD_EN_END_Pos                           (1)
#define USBD_EN_END                               (0x1U << USBD_EN_END_Pos)

//////////@brief EN_INNACK Register Defintion
#define USBD_EN_INNACK_Pos                        (2)
#define USBD_EN_INNACK                            (0x1U << USBD_EN_INNACK_Pos)

//////////@brief EN_INACK Register Defintion
#define USBD_EN_INACK_Pos                         (3)
#define USBD_EN_INACK                             (0x1U << USBD_EN_INACK_Pos)

//////////@brief EN_INSTALL Register Defintion
#define USBD_EN_INSTALL_Pos                       (4)
#define USBD_EN_INSTALL                           (0x1U << USBD_EN_INSTALL_Pos)

//////////@brief EN_OUTNACK Register Defintion
#define USBD_EN_OUTNACK_Pos                       (5)
#define USBD_EN_OUTNACK                           (0x1U << USBD_EN_OUTNACK_Pos)

//////////@brief EN_OUTACK Register Defintion
#define USBD_EN_OUTACK_Pos                        (6)
#define USBD_EN_OUTACK                            (0x1U << USBD_EN_OUTACK_Pos)

//////////@brief EN_OUTSTALL Register Defintion
#define USBD_EN_OUTSTALL_Pos                      (7)
#define USBD_EN_OUTSTALL                          (0x1U << USBD_EN_OUTSTALL_Pos)

//////////@brief STATE_SETUP Register Defintion
#define USBD_STATE_SETUP_Pos                      (0)
#define USBD_STATE_SETUP                          (0x1U << USBD_STATE_SETUP_Pos)

//////////@brief STATE_END Register Defintion
#define USBD_STATE_END_Pos                        (1)
#define USBD_STATE_END                            (0x1U << USBD_STATE_END_Pos)

//////////@brief STATE_INNACK Register Defintion
#define USBD_STATE_INNACK_Pos                     (2)
#define USBD_STATE_INNACK                         (0x1U << USBD_STATE_INNACK_Pos)

//////////@brief STATE_INACK Register Defintion
#define USBD_STATE_INACK_Pos                      (3)
#define USBD_STATE_INACK                          (0x1U << USBD_STATE_INACK_Pos)

//////////@brief STATE_INSTALL Register Defintion
#define USBD_STATE_INSTALL_Pos                    (4)
#define USBD_STATE_INSTALL                        (0x1U << USBD_STATE_INSTALL_Pos)

//////////@brief STATE_OUTNACK Register Defintion
#define USBD_STATE_OUTNACK_Pos                    (5)
#define USBD_STATE_OUTNACK                        (0x1U << USBD_STATE_OUTNACK_Pos)

//////////@brief STATE_OUTACK Register Defintion
#define USBD_STATE_OUTACK_Pos                     (6)
#define USBD_STATE_OUTACK                         (0x1U << USBD_STATE_OUTACK_Pos)

//////////@brief STATE_OUTSTALL Register Defintion
#define USBD_STATE_OUTSTALL_Pos                   (7)
#define USBD_STATE_OUTSTALL                       (0x1U << USBD_STATE_OUTSTALL_Pos)

//////////@brief undefined_EPXAVIL Register Defintion
#define USBD_undefined_EPXAVIL_Pos                (0)
#define USBD_undefined_EPXAVIL                    (0xffU << USBD_undefined_EPXAVIL_Pos)

//////////@brief undefined_TRANCOUNT Register Defintion
#define USBD_undefined_TRANCOUNT_Pos              (0)
#define USBD_undefined_TRANCOUNT                  (0x7fU << USBD_undefined_TRANCOUNT_Pos)

//////////@brief undefined_TRANEN Register Defintion
#define USBD_undefined_TRANEN_Pos                 (7)
#define USBD_undefined_TRANEN                     (0x1U << USBD_undefined_TRANEN_Pos)

//////////@brief undefined_EPn_FIFO Register Defintion
#define USBD_undefined_EPn_FIFO_Pos               (0)
#define USBD_undefined_EPn_FIFO                   (0xffU << USBD_undefined_EPn_FIFO_Pos)

//////////@brief EN_SETUPIE Register Defintion
#define USBD_EN_SETUPIE_Pos                       (0)
#define USBD_EN_SETUPIE                           (0x1U << USBD_EN_SETUPIE_Pos)

//////////@brief EN_ENDIE Register Defintion
#define USBD_EN_ENDIE_Pos                         (1)
#define USBD_EN_ENDIE                             (0x1U << USBD_EN_ENDIE_Pos)

//////////@brief EN_INNACKIE Register Defintion
#define USBD_EN_INNACKIE_Pos                      (2)
#define USBD_EN_INNACKIE                          (0x1U << USBD_EN_INNACKIE_Pos)

//////////@brief EN_INACKIE Register Defintion
#define USBD_EN_INACKIE_Pos                       (3)
#define USBD_EN_INACKIE                           (0x1U << USBD_EN_INACKIE_Pos)

//////////@brief EN_INSTALLIE Register Defintion
#define USBD_EN_INSTALLIE_Pos                     (4)
#define USBD_EN_INSTALLIE                         (0x1U << USBD_EN_INSTALLIE_Pos)

//////////@brief EN_OUTNACKIE Register Defintion
#define USBD_EN_OUTNACKIE_Pos                     (5)
#define USBD_EN_OUTNACKIE                         (0x1U << USBD_EN_OUTNACKIE_Pos)

//////////@brief EN_OUTACKIE Register Defintion
#define USBD_EN_OUTACKIE_Pos                      (6)
#define USBD_EN_OUTACKIE                          (0x1U << USBD_EN_OUTACKIE_Pos)

//////////@brief EN_OUTSTALLIE Register Defintion
#define USBD_EN_OUTSTALLIE_Pos                    (7)
#define USBD_EN_OUTSTALLIE                        (0x1U << USBD_EN_OUTSTALLIE_Pos)

//////////@brief STATE_END Register Defintion
#define USBD_STATE_END_Pos                        (1)
#define USBD_STATE_END                            (0x1U << USBD_STATE_END_Pos)

//////////@brief STATE_INNACK Register Defintion
#define USBD_STATE_INNACK_Pos                     (2)
#define USBD_STATE_INNACK                         (0x1U << USBD_STATE_INNACK_Pos)

//////////@brief STATE_INACK Register Defintion
#define USBD_STATE_INACK_Pos                      (3)
#define USBD_STATE_INACK                          (0x1U << USBD_STATE_INACK_Pos)

//////////@brief STATE_INSTALL Register Defintion
#define USBD_STATE_INSTALL_Pos                    (4)
#define USBD_STATE_INSTALL                        (0x1U << USBD_STATE_INSTALL_Pos)

//////////@brief STATE_OUTNACK Register Defintion
#define USBD_STATE_OUTNACK_Pos                    (5)
#define USBD_STATE_OUTNACK                        (0x1U << USBD_STATE_OUTNACK_Pos)

//////////@brief STATE_OUTACK Register Defintion
#define USBD_STATE_OUTACK_Pos                     (6)
#define USBD_STATE_OUTACK                         (0x1U << USBD_STATE_OUTACK_Pos)

//////////@brief STATE_OUTSTALL Register Defintion
#define USBD_STATE_OUTSTALL_Pos                   (7)
#define USBD_STATE_OUTSTALL                       (0x1U << USBD_STATE_OUTSTALL_Pos)

//////////@brief EP_DMA_DMA1EN Register Defintion
#define USBD_EP_DMA_DMA1EN_Pos                    (0)
#define USBD_EP_DMA_DMA1EN                        (0x1U << USBD_EP_DMA_DMA1EN_Pos)

//////////@brief EP_DMA_DMA2EN Register Defintion
#define USBD_EP_DMA_DMA2EN_Pos                    (1)
#define USBD_EP_DMA_DMA2EN                        (0x1U << USBD_EP_DMA_DMA2EN_Pos)

//////////@brief EP_EN_EP0EN Register Defintion
#define USBD_EP_EN_EP0EN_Pos                      (0)
#define USBD_EP_EN_EP0EN                          (0x1U << USBD_EP_EN_EP0EN_Pos)

//////////@brief EP_EN_EP1EN Register Defintion
#define USBD_EP_EN_EP1EN_Pos                      (1)
#define USBD_EP_EN_EP1EN                          (0x1U << USBD_EP_EN_EP1EN_Pos)

//////////@brief EP_EN_EP2EN Register Defintion
#define USBD_EP_EN_EP2EN_Pos                      (2)
#define USBD_EP_EN_EP2EN                          (0x1U << USBD_EP_EN_EP2EN_Pos)

//////////@brief EP_EN_EP3EN Register Defintion
#define USBD_EP_EN_EP3EN_Pos                      (3)
#define USBD_EP_EN_EP3EN                          (0x1U << USBD_EP_EN_EP3EN_Pos)

//////////@brief EP_EN_EP4EN Register Defintion
#define USBD_EP_EN_EP4EN_Pos                      (4)
#define USBD_EP_EN_EP4EN                          (0x1U << USBD_EP_EN_EP4EN_Pos)

//////////@brief EP_HALT_HALT0 Register Defintion
#define USBD_EP_HALT_HALT0_Pos                    (0)
#define USBD_EP_HALT_HALT0                        (0x1U << USBD_EP_HALT_HALT0_Pos)

//////////@brief EP_HALT_HALT1 Register Defintion
#define USBD_EP_HALT_HALT1_Pos                    (1)
#define USBD_EP_HALT_HALT1                        (0x1U << USBD_EP_HALT_HALT1_Pos)

//////////@brief EP_HALT_HALT2 Register Defintion
#define USBD_EP_HALT_HALT2_Pos                    (2)
#define USBD_EP_HALT_HALT2                        (0x1U << USBD_EP_HALT_HALT2_Pos)

//////////@brief EP_HALT_HALT3 Register Defintion
#define USBD_EP_HALT_HALT3_Pos                    (3)
#define USBD_EP_HALT_HALT3                        (0x1U << USBD_EP_HALT_HALT3_Pos)

//////////@brief EP_HALT_HALT4 Register Defintion
#define USBD_EP_HALT_HALT4_Pos                    (4)
#define USBD_EP_HALT_HALT4                        (0x1U << USBD_EP_HALT_HALT4_Pos)

//////////@brief EP_INT_EN_EP0IE Register Defintion
#define USBD_EP_INT_EN_EP0IE_Pos                  (0)
#define USBD_EP_INT_EN_EP0IE                      (0x1U << USBD_EP_INT_EN_EP0IE_Pos)

//////////@brief EP_INT_EN_EP1IE Register Defintion
#define USBD_EP_INT_EN_EP1IE_Pos                  (1)
#define USBD_EP_INT_EN_EP1IE                      (0x1U << USBD_EP_INT_EN_EP1IE_Pos)

//////////@brief EP_INT_EN_EP2IE Register Defintion
#define USBD_EP_INT_EN_EP2IE_Pos                  (2)
#define USBD_EP_INT_EN_EP2IE                      (0x1U << USBD_EP_INT_EN_EP2IE_Pos)

//////////@brief EP_INT_EN_EP3IE Register Defintion
#define USBD_EP_INT_EN_EP3IE_Pos                  (3)
#define USBD_EP_INT_EN_EP3IE                      (0x1U << USBD_EP_INT_EN_EP3IE_Pos)

//////////@brief EP_INT_EN_EP4IE Register Defintion
#define USBD_EP_INT_EN_EP4IE_Pos                  (4)
#define USBD_EP_INT_EN_EP4IE                      (0x1U << USBD_EP_INT_EN_EP4IE_Pos)

//////////@brief EP_INT_STATE_EP0F Register Defintion
#define USBD_EP_INT_STATE_EP0F_Pos                (0)
#define USBD_EP_INT_STATE_EP0F                    (0x1U << USBD_EP_INT_STATE_EP0F_Pos)

//////////@brief EP_INT_STATE_EP1F Register Defintion
#define USBD_EP_INT_STATE_EP1F_Pos                (1)
#define USBD_EP_INT_STATE_EP1F                    (0x1U << USBD_EP_INT_STATE_EP1F_Pos)

//////////@brief EP_INT_STATE_EP2F Register Defintion
#define USBD_EP_INT_STATE_EP2F_Pos                (2)
#define USBD_EP_INT_STATE_EP2F                    (0x1U << USBD_EP_INT_STATE_EP2F_Pos)

//////////@brief EP_INT_STATE_EP3F Register Defintion
#define USBD_EP_INT_STATE_EP3F_Pos                (3)
#define USBD_EP_INT_STATE_EP3F                    (0x1U << USBD_EP_INT_STATE_EP3F_Pos)

//////////@brief EP_INT_STATE_EP4F Register Defintion
#define USBD_EP_INT_STATE_EP4F_Pos                (4)
#define USBD_EP_INT_STATE_EP4F                    (0x1U << USBD_EP_INT_STATE_EP4F_Pos)

//////////@brief PACKET_SIZEn_SIZE Register Defintion
#define USBD_PACKET_SIZEn_SIZE_Pos                (0)
#define USBD_PACKET_SIZEn_SIZE                    (0xffU << USBD_PACKET_SIZEn_SIZE_Pos)

//////////@brief SETUPn_DATA Register Defintion
#define USBD_SETUPn_DATA_Pos                      (0)
#define USBD_SETUPn_DATA                          (0xffU << USBD_SETUPn_DATA_Pos)

//////////@brief 4_DTOG1 Register Defintion
#define USBD_4_DTOG1_Pos                          (0)
#define USBD_4_DTOG1                              (0x1U << USBD_4_DTOG1_Pos)

//////////@brief 4_DTOG1EN Register Defintion
#define USBD_4_DTOG1EN_Pos                        (1)
#define USBD_4_DTOG1EN                            (0x1U << USBD_4_DTOG1EN_Pos)

//////////@brief 4_DTOG2 Register Defintion
#define USBD_4_DTOG2_Pos                          (2)
#define USBD_4_DTOG2                              (0x1U << USBD_4_DTOG2_Pos)

//////////@brief 4_DTOG2EN Register Defintion
#define USBD_4_DTOG2EN_Pos                        (3)
#define USBD_4_DTOG2EN                            (0x1U << USBD_4_DTOG2EN_Pos)

//////////@brief 4_DTOG3 Register Defintion
#define USBD_4_DTOG3_Pos                          (4)
#define USBD_4_DTOG3                              (0x1U << USBD_4_DTOG3_Pos)

//////////@brief 4_DTOG3EN Register Defintion
#define USBD_4_DTOG3EN_Pos                        (5)
#define USBD_4_DTOG3EN                            (0x1U << USBD_4_DTOG3EN_Pos)

//////////@brief 4_DTOG4 Register Defintion
#define USBD_4_DTOG4_Pos                          (6)
#define USBD_4_DTOG4                              (0x1U << USBD_4_DTOG4_Pos)

//////////@brief 4_DTOG4EN Register Defintion
#define USBD_4_DTOG4EN_Pos                        (7)
#define USBD_4_DTOG4EN                            (0x1U << USBD_4_DTOG4EN_Pos)

//////////@brief undefined_ADDR Register Defintion
#define USBD_undefined_ADDR_Pos                   (0)
#define USBD_undefined_ADDR                       (0x7fU << USBD_undefined_ADDR_Pos)

//////////@brief EN_RSTIE Register Defintion
#define USBD_EN_RSTIE_Pos                         (0)
#define USBD_EN_RSTIE                             (0x1U << USBD_EN_RSTIE_Pos)

//////////@brief EN_SUSPENDIE Register Defintion
#define USBD_EN_SUSPENDIE_Pos                     (1)
#define USBD_EN_SUSPENDIE                         (0x1U << USBD_EN_SUSPENDIE_Pos)

//////////@brief EN_RESUMIE Register Defintion
#define USBD_EN_RESUMIE_Pos                       (2)
#define USBD_EN_RESUMIE                           (0x1U << USBD_EN_RESUMIE_Pos)

//////////@brief EN_SOFIE Register Defintion
#define USBD_EN_SOFIE_Pos                         (3)
#define USBD_EN_SOFIE                             (0x1U << USBD_EN_SOFIE_Pos)

//////////@brief EN_EPIE Register Defintion
#define USBD_EN_EPIE_Pos                          (4)
#define USBD_EN_EPIE                              (0x1U << USBD_EN_EPIE_Pos)

//////////@brief EN_INTMASK Register Defintion
#define USBD_EN_INTMASK_Pos                       (7)
#define USBD_EN_INTMASK                           (0x1U << USBD_EN_INTMASK_Pos)

//////////@brief STATE_RSTF Register Defintion
#define USBD_STATE_RSTF_Pos                       (0)
#define USBD_STATE_RSTF                           (0x1U << USBD_STATE_RSTF_Pos)

//////////@brief STATE_SUSPENDF Register Defintion
#define USBD_STATE_SUSPENDF_Pos                   (1)
#define USBD_STATE_SUSPENDF                       (0x1U << USBD_STATE_SUSPENDF_Pos)

//////////@brief STATE_RESUMF Register Defintion
#define USBD_STATE_RESUMF_Pos                     (2)
#define USBD_STATE_RESUMF                         (0x1U << USBD_STATE_RESUMF_Pos)

//////////@brief STATE_SOFF Register Defintion
#define USBD_STATE_SOFF_Pos                       (3)
#define USBD_STATE_SOFF                           (0x1U << USBD_STATE_SOFF_Pos)

//////////@brief STATE_EPINTF Register Defintion
#define USBD_STATE_EPINTF_Pos                     (4)
#define USBD_STATE_EPINTF                         (0x1U << USBD_STATE_EPINTF_Pos)

//////////@brief undefined_SUSPEN Register Defintion
#define USBD_undefined_SUSPEN_Pos                 (0)
#define USBD_undefined_SUSPEN                     (0x1U << USBD_undefined_SUSPEN_Pos)

//////////@brief undefined_SUSP Register Defintion
#define USBD_undefined_SUSP_Pos                   (1)
#define USBD_undefined_SUSP                       (0x1U << USBD_undefined_SUSP_Pos)

//////////@brief undefined_WKUP Register Defintion
#define USBD_undefined_WKUP_Pos                   (3)
#define USBD_undefined_WKUP                       (0x1U << USBD_undefined_WKUP_Pos)

//////////@brief undefined_SPEED Register Defintion
#define USBD_undefined_SPEED_Pos                  (0)
#define USBD_undefined_SPEED                      (0x1U << USBD_undefined_SPEED_Pos)

//////////@brief undefined_CONNECT Register Defintion
#define USBD_undefined_CONNECT_Pos                (1)
#define USBD_undefined_CONNECT                    (0x1U << USBD_undefined_CONNECT_Pos)

//////////@brief undefined_RESET Register Defintion
#define USBD_undefined_RESET_Pos                  (3)
#define USBD_undefined_RESET                      (0x1U << USBD_undefined_RESET_Pos)

//////////@brief undefined_SUSPEND Register Defintion
#define USBD_undefined_SUSPEND_Pos                (4)
#define USBD_undefined_SUSPEND                    (0x1U << USBD_undefined_SUSPEND_Pos)

//////////@brief undefined_STATE Register Defintion
#define USBD_undefined_STATE_Pos                  (5)
#define USBD_undefined_STATE                      (0x3U << USBD_undefined_STATE_Pos)

//////////@brief undefined_ACTIVE Register Defintion
#define USBD_undefined_ACTIVE_Pos                 (7)
#define USBD_undefined_ACTIVE                     (0x1U << USBD_undefined_ACTIVE_Pos)

//////////@brief CFR_W Register Defintion
#define WWDG_CFR_W_Pos                            (0)
#define WWDG_CFR_W                                (0x7fU << WWDG_CFR_W_Pos)

//////////@brief CFR_WDGTB Register Defintion
#define WWDG_CFR_WDGTB_Pos                        (7)
#define WWDG_CFR_WDGTB                            (0x3U << WWDG_CFR_WDGTB_Pos)

//////////@brief CFR_EWI Register Defintion
#define WWDG_CFR_EWI_Pos                          (9)
#define WWDG_CFR_EWI                              (0x1U << WWDG_CFR_EWI_Pos)

//////////@brief CR_CNT Register Defintion
#define WWDG_CR_CNT_Pos                           (0)
#define WWDG_CR_CNT                               (0x7fU << WWDG_CR_CNT_Pos)

//////////@brief CR_WDGA Register Defintion
#define WWDG_CR_WDGA_Pos                          (7)
#define WWDG_CR_WDGA                              (0x1U << WWDG_CR_WDGA_Pos)

//////////@brief SR_EWIF Register Defintion
#define WWDG_SR_EWIF_Pos                          (0)
#define WWDG_SR_EWIF                              (0x1U << WWDG_SR_EWIF_Pos)

//////////@brief CR-1_HSION Register Defintion
#define _ok_RCC_CR-1_HSION_Pos                    (0)
#define _ok_RCC_CR-1_HSION                        (0x1U << _ok_RCC_CR-1_HSION_Pos)

//////////@brief CR-1_HSIRDY Register Defintion
#define _ok_RCC_CR-1_HSIRDY_Pos                   (1)
#define _ok_RCC_CR-1_HSIRDY                       (0x1U << _ok_RCC_CR-1_HSIRDY_Pos)

//////////@brief CR-1_HSICAL Register Defintion
#define _ok_RCC_CR-1_HSICAL_Pos                   (9)
#define _ok_RCC_CR-1_HSICAL                       (0x7fU << _ok_RCC_CR-1_HSICAL_Pos)

//////////@brief CR-1_HSE0 Register Defintion
#define _ok_RCC_CR-1_HSE0_Pos                     (16)
#define _ok_RCC_CR-1_HSE0                         (0x1U << _ok_RCC_CR-1_HSE0_Pos)

//////////@brief CR-1_HSERDY Register Defintion
#define _ok_RCC_CR-1_HSERDY_Pos                   (17)
#define _ok_RCC_CR-1_HSERDY                       (0x1U << _ok_RCC_CR-1_HSERDY_Pos)

//////////@brief CR-1_HSE1 Register Defintion
#define _ok_RCC_CR-1_HSE1_Pos                     (18)
#define _ok_RCC_CR-1_HSE1                         (0x1U << _ok_RCC_CR-1_HSE1_Pos)

//////////@brief CR-1_CSSON Register Defintion
#define _ok_RCC_CR-1_CSSON_Pos                    (19)
#define _ok_RCC_CR-1_CSSON                        (0x1U << _ok_RCC_CR-1_CSSON_Pos)

//////////@brief CR-1_PLLDIV Register Defintion
#define _ok_RCC_CR-1_PLLDIV_Pos                   (20)
#define _ok_RCC_CR-1_PLLDIV                       (0x7U << _ok_RCC_CR-1_PLLDIV_Pos)

//////////@brief CR-1_PLLON Register Defintion
#define _ok_RCC_CR-1_PLLON_Pos                    (24)
#define _ok_RCC_CR-1_PLLON                        (0x1U << _ok_RCC_CR-1_PLLON_Pos)

//////////@brief CR-1_PLLRDY Register Defintion
#define _ok_RCC_CR-1_PLLRDY_Pos                   (25)
#define _ok_RCC_CR-1_PLLRDY                       (0x1U << _ok_RCC_CR-1_PLLRDY_Pos)

//////////@brief CR-1_PLLMUL Register Defintion
#define _ok_RCC_CR-1_PLLMUL_Pos                   (26)
#define _ok_RCC_CR-1_PLLMUL                       (0x3fU << _ok_RCC_CR-1_PLLMUL_Pos)

//////////@brief CR_HSION Register Defintion
#define _ok_RCC_CR_HSION_Pos                      (0)
#define _ok_RCC_CR_HSION                          (0x1U << _ok_RCC_CR_HSION_Pos)

//////////@brief CR_HSIRDY Register Defintion
#define _ok_RCC_CR_HSIRDY_Pos                     (1)
#define _ok_RCC_CR_HSIRDY                         (0x1U << _ok_RCC_CR_HSIRDY_Pos)

//////////@brief CR_HSICAL Register Defintion
#define _ok_RCC_CR_HSICAL_Pos                     (9)
#define _ok_RCC_CR_HSICAL                         (0x7fU << _ok_RCC_CR_HSICAL_Pos)

//////////@brief CR_HSEON Register Defintion
#define _ok_RCC_CR_HSEON_Pos                      (16)
#define _ok_RCC_CR_HSEON                          (0x1U << _ok_RCC_CR_HSEON_Pos)

//////////@brief CR_HSERDY Register Defintion
#define _ok_RCC_CR_HSERDY_Pos                     (17)
#define _ok_RCC_CR_HSERDY                         (0x1U << _ok_RCC_CR_HSERDY_Pos)

//////////@brief CR_BYPASS Register Defintion
#define _ok_RCC_CR_BYPASS_Pos                     (18)
#define _ok_RCC_CR_BYPASS                         (0x1U << _ok_RCC_CR_BYPASS_Pos)

//////////@brief CR_CSSON Register Defintion
#define _ok_RCC_CR_CSSON_Pos                      (19)
#define _ok_RCC_CR_CSSON                          (0x1U << _ok_RCC_CR_CSSON_Pos)

//////////@brief CR_PLLDIV Register Defintion
#define _ok_RCC_CR_PLLDIV_Pos                     (20)
#define _ok_RCC_CR_PLLDIV                         (0x7U << _ok_RCC_CR_PLLDIV_Pos)

//////////@brief CR_PLLON Register Defintion
#define _ok_RCC_CR_PLLON_Pos                      (24)
#define _ok_RCC_CR_PLLON                          (0x1U << _ok_RCC_CR_PLLON_Pos)

//////////@brief CR_PLLRDY Register Defintion
#define _ok_RCC_CR_PLLRDY_Pos                     (25)
#define _ok_RCC_CR_PLLRDY                         (0x1U << _ok_RCC_CR_PLLRDY_Pos)

//////////@brief CR_PLLMUL Register Defintion
#define _ok_RCC_CR_PLLMUL_Pos                     (26)
#define _ok_RCC_CR_PLLMUL                         (0x3fU << _ok_RCC_CR_PLLMUL_Pos)

//////////@brief SYSCFGR_PGSIZE Register Defintion
#define _ok_RCC_SYSCFGR_PGSIZE_Pos                (1)
#define _ok_RCC_SYSCFGR_PGSIZE                    (0x1U << _ok_RCC_SYSCFGR_PGSIZE_Pos)

//////////@brief CFGR_SW Register Defintion
#define _ok_RCC_CFGR_SW_Pos                       (0)
#define _ok_RCC_CFGR_SW                           (0x3U << _ok_RCC_CFGR_SW_Pos)

//////////@brief CFGR_SWS Register Defintion
#define _ok_RCC_CFGR_SWS_Pos                      (2)
#define _ok_RCC_CFGR_SWS                          (0x3U << _ok_RCC_CFGR_SWS_Pos)

//////////@brief CFGR_HPRE Register Defintion
#define _ok_RCC_CFGR_HPRE_Pos                     (4)
#define _ok_RCC_CFGR_HPRE                         (0xfU << _ok_RCC_CFGR_HPRE_Pos)

//////////@brief CFGR_PPRE1 Register Defintion
#define _ok_RCC_CFGR_PPRE1_Pos                    (8)
#define _ok_RCC_CFGR_PPRE1                        (0x7U << _ok_RCC_CFGR_PPRE1_Pos)

//////////@brief CFGR_PPRE2 Register Defintion
#define _ok_RCC_CFGR_PPRE2_Pos                    (11)
#define _ok_RCC_CFGR_PPRE2                        (0x7U << _ok_RCC_CFGR_PPRE2_Pos)

//////////@brief CFGR_PLLSRC Register Defintion
#define _ok_RCC_CFGR_PLLSRC_Pos                   (16)
#define _ok_RCC_CFGR_PLLSRC                       (0x1U << _ok_RCC_CFGR_PLLSRC_Pos)

//////////@brief CFGR_SRCDIV Register Defintion
#define _ok_RCC_CFGR_SRCDIV_Pos                   (17)
#define _ok_RCC_CFGR_SRCDIV                       (0x1U << _ok_RCC_CFGR_SRCDIV_Pos)

//////////@brief CFGR_USBPRE Register Defintion
#define _ok_RCC_CFGR_USBPRE_Pos                   (22)
#define _ok_RCC_CFGR_USBPRE                       (0x3U << _ok_RCC_CFGR_USBPRE_Pos)

//////////@brief CFGR_MCO Register Defintion
#define _ok_RCC_CFGR_MCO_Pos                      (24)
#define _ok_RCC_CFGR_MCO                          (0x7U << _ok_RCC_CFGR_MCO_Pos)

//////////@brief CIR_LSIF Register Defintion
#define _ok_RCC_CIR_LSIF_Pos                      (0)
#define _ok_RCC_CIR_LSIF                          (0x1U << _ok_RCC_CIR_LSIF_Pos)

//////////@brief CIR_LSEF Register Defintion
#define _ok_RCC_CIR_LSEF_Pos                      (1)
#define _ok_RCC_CIR_LSEF                          (0x1U << _ok_RCC_CIR_LSEF_Pos)

//////////@brief CIR_HSIF Register Defintion
#define _ok_RCC_CIR_HSIF_Pos                      (2)
#define _ok_RCC_CIR_HSIF                          (0x1U << _ok_RCC_CIR_HSIF_Pos)

//////////@brief CIR_HSEF Register Defintion
#define _ok_RCC_CIR_HSEF_Pos                      (3)
#define _ok_RCC_CIR_HSEF                          (0x1U << _ok_RCC_CIR_HSEF_Pos)

//////////@brief CIR_PLLF Register Defintion
#define _ok_RCC_CIR_PLLF_Pos                      (4)
#define _ok_RCC_CIR_PLLF                          (0x1U << _ok_RCC_CIR_PLLF_Pos)

//////////@brief CIR_CSSF Register Defintion
#define _ok_RCC_CIR_CSSF_Pos                      (7)
#define _ok_RCC_CIR_CSSF                          (0x1U << _ok_RCC_CIR_CSSF_Pos)

//////////@brief CIR_LSIIE Register Defintion
#define _ok_RCC_CIR_LSIIE_Pos                     (8)
#define _ok_RCC_CIR_LSIIE                         (0x1U << _ok_RCC_CIR_LSIIE_Pos)

//////////@brief CIR_LSEIE Register Defintion
#define _ok_RCC_CIR_LSEIE_Pos                     (9)
#define _ok_RCC_CIR_LSEIE                         (0x1U << _ok_RCC_CIR_LSEIE_Pos)

//////////@brief CIR_HSIIE Register Defintion
#define _ok_RCC_CIR_HSIIE_Pos                     (10)
#define _ok_RCC_CIR_HSIIE                         (0x1U << _ok_RCC_CIR_HSIIE_Pos)

//////////@brief CIR_HSEIE Register Defintion
#define _ok_RCC_CIR_HSEIE_Pos                     (11)
#define _ok_RCC_CIR_HSEIE                         (0x1U << _ok_RCC_CIR_HSEIE_Pos)

//////////@brief CIR_PLLIE Register Defintion
#define _ok_RCC_CIR_PLLIE_Pos                     (12)
#define _ok_RCC_CIR_PLLIE                         (0x1U << _ok_RCC_CIR_PLLIE_Pos)

//////////@brief CIR_LSIC Register Defintion
#define _ok_RCC_CIR_LSIC_Pos                      (16)
#define _ok_RCC_CIR_LSIC                          (0x1U << _ok_RCC_CIR_LSIC_Pos)

//////////@brief CIR_LSEC Register Defintion
#define _ok_RCC_CIR_LSEC_Pos                      (17)
#define _ok_RCC_CIR_LSEC                          (0x1U << _ok_RCC_CIR_LSEC_Pos)

//////////@brief CIR_HSIC Register Defintion
#define _ok_RCC_CIR_HSIC_Pos                      (18)
#define _ok_RCC_CIR_HSIC                          (0x1U << _ok_RCC_CIR_HSIC_Pos)

//////////@brief CIR_HSEC Register Defintion
#define _ok_RCC_CIR_HSEC_Pos                      (19)
#define _ok_RCC_CIR_HSEC                          (0x1U << _ok_RCC_CIR_HSEC_Pos)

//////////@brief CIR_PLLC Register Defintion
#define _ok_RCC_CIR_PLLC_Pos                      (20)
#define _ok_RCC_CIR_PLLC                          (0x1U << _ok_RCC_CIR_PLLC_Pos)

//////////@brief CIR_CSSC Register Defintion
#define _ok_RCC_CIR_CSSC_Pos                      (23)
#define _ok_RCC_CIR_CSSC                          (0x1U << _ok_RCC_CIR_CSSC_Pos)

//////////@brief APB2RSTR_AFIO Register Defintion
#define _ok_RCC_APB2RSTR_AFIO_Pos                 (0)
#define _ok_RCC_APB2RSTR_AFIO                     (0x1U << _ok_RCC_APB2RSTR_AFIO_Pos)

//////////@brief APB2RSTR_PORTA Register Defintion
#define _ok_RCC_APB2RSTR_PORTA_Pos                (2)
#define _ok_RCC_APB2RSTR_PORTA                    (0x1U << _ok_RCC_APB2RSTR_PORTA_Pos)

//////////@brief APB2RSTR_PORTB Register Defintion
#define _ok_RCC_APB2RSTR_PORTB_Pos                (3)
#define _ok_RCC_APB2RSTR_PORTB                    (0x1U << _ok_RCC_APB2RSTR_PORTB_Pos)

//////////@brief APB2RSTR_PORTC Register Defintion
#define _ok_RCC_APB2RSTR_PORTC_Pos                (4)
#define _ok_RCC_APB2RSTR_PORTC                    (0x1U << _ok_RCC_APB2RSTR_PORTC_Pos)

//////////@brief APB2RSTR_PORTD Register Defintion
#define _ok_RCC_APB2RSTR_PORTD_Pos                (5)
#define _ok_RCC_APB2RSTR_PORTD                    (0x1U << _ok_RCC_APB2RSTR_PORTD_Pos)

//////////@brief APB2RSTR_ADC1 Register Defintion
#define _ok_RCC_APB2RSTR_ADC1_Pos                 (9)
#define _ok_RCC_APB2RSTR_ADC1                     (0x1U << _ok_RCC_APB2RSTR_ADC1_Pos)

//////////@brief APB2RSTR_ADC2 Register Defintion
#define _ok_RCC_APB2RSTR_ADC2_Pos                 (10)
#define _ok_RCC_APB2RSTR_ADC2                     (0x1U << _ok_RCC_APB2RSTR_ADC2_Pos)

//////////@brief APB2RSTR_TIM1 Register Defintion
#define _ok_RCC_APB2RSTR_TIM1_Pos                 (11)
#define _ok_RCC_APB2RSTR_TIM1                     (0x1U << _ok_RCC_APB2RSTR_TIM1_Pos)

//////////@brief APB2RSTR_SPI1 Register Defintion
#define _ok_RCC_APB2RSTR_SPI1_Pos                 (12)
#define _ok_RCC_APB2RSTR_SPI1                     (0x1U << _ok_RCC_APB2RSTR_SPI1_Pos)

//////////@brief APB2RSTR_UART1 Register Defintion
#define _ok_RCC_APB2RSTR_UART1_Pos                (14)
#define _ok_RCC_APB2RSTR_UART1                    (0x1U << _ok_RCC_APB2RSTR_UART1_Pos)

//////////@brief APB1RSTR_TIM2 Register Defintion
#define _ok_RCC_APB1RSTR_TIM2_Pos                 (0)
#define _ok_RCC_APB1RSTR_TIM2                     (0x1U << _ok_RCC_APB1RSTR_TIM2_Pos)

//////////@brief APB1RSTR_TIM3 Register Defintion
#define _ok_RCC_APB1RSTR_TIM3_Pos                 (1)
#define _ok_RCC_APB1RSTR_TIM3                     (0x1U << _ok_RCC_APB1RSTR_TIM3_Pos)

//////////@brief APB1RSTR_TIM4 Register Defintion
#define _ok_RCC_APB1RSTR_TIM4_Pos                 (2)
#define _ok_RCC_APB1RSTR_TIM4                     (0x1U << _ok_RCC_APB1RSTR_TIM4_Pos)

//////////@brief APB1RSTR_WWDG Register Defintion
#define _ok_RCC_APB1RSTR_WWDG_Pos                 (11)
#define _ok_RCC_APB1RSTR_WWDG                     (0x1U << _ok_RCC_APB1RSTR_WWDG_Pos)

//////////@brief APB1RSTR_SPI2 Register Defintion
#define _ok_RCC_APB1RSTR_SPI2_Pos                 (14)
#define _ok_RCC_APB1RSTR_SPI2                     (0x1U << _ok_RCC_APB1RSTR_SPI2_Pos)

//////////@brief APB1RSTR_UART2 Register Defintion
#define _ok_RCC_APB1RSTR_UART2_Pos                (17)
#define _ok_RCC_APB1RSTR_UART2                    (0x1U << _ok_RCC_APB1RSTR_UART2_Pos)

//////////@brief APB1RSTR_UART3 Register Defintion
#define _ok_RCC_APB1RSTR_UART3_Pos                (18)
#define _ok_RCC_APB1RSTR_UART3                    (0x1U << _ok_RCC_APB1RSTR_UART3_Pos)

//////////@brief APB1RSTR_I2C1 Register Defintion
#define _ok_RCC_APB1RSTR_I2C1_Pos                 (21)
#define _ok_RCC_APB1RSTR_I2C1                     (0x1U << _ok_RCC_APB1RSTR_I2C1_Pos)

//////////@brief APB1RSTR_I2C2 Register Defintion
#define _ok_RCC_APB1RSTR_I2C2_Pos                 (22)
#define _ok_RCC_APB1RSTR_I2C2                     (0x1U << _ok_RCC_APB1RSTR_I2C2_Pos)

//////////@brief APB1RSTR_USB Register Defintion
#define _ok_RCC_APB1RSTR_USB_Pos                  (23)
#define _ok_RCC_APB1RSTR_USB                      (0x1U << _ok_RCC_APB1RSTR_USB_Pos)

//////////@brief APB1RSTR_CRS Register Defintion
#define _ok_RCC_APB1RSTR_CRS_Pos                  (24)
#define _ok_RCC_APB1RSTR_CRS                      (0x1U << _ok_RCC_APB1RSTR_CRS_Pos)

//////////@brief APB1RSTR_CAN Register Defintion
#define _ok_RCC_APB1RSTR_CAN_Pos                  (25)
#define _ok_RCC_APB1RSTR_CAN                      (0x1U << _ok_RCC_APB1RSTR_CAN_Pos)

//////////@brief APB1RSTR_BKP Register Defintion
#define _ok_RCC_APB1RSTR_BKP_Pos                  (27)
#define _ok_RCC_APB1RSTR_BKP                      (0x1U << _ok_RCC_APB1RSTR_BKP_Pos)

//////////@brief APB1RSTR_PWR Register Defintion
#define _ok_RCC_APB1RSTR_PWR_Pos                  (28)
#define _ok_RCC_APB1RSTR_PWR                      (0x1U << _ok_RCC_APB1RSTR_PWR_Pos)

//////////@brief APB1RSTR_DAC Register Defintion
#define _ok_RCC_APB1RSTR_DAC_Pos                  (29)
#define _ok_RCC_APB1RSTR_DAC                      (0x1U << _ok_RCC_APB1RSTR_DAC_Pos)

//////////@brief AHBENR_DMA1 Register Defintion
#define _ok_RCC_AHBENR_DMA1_Pos                   (0)
#define _ok_RCC_AHBENR_DMA1                       (0x1U << _ok_RCC_AHBENR_DMA1_Pos)

//////////@brief AHBENR_SRAM Register Defintion
#define _ok_RCC_AHBENR_SRAM_Pos                   (2)
#define _ok_RCC_AHBENR_SRAM                       (0x1U << _ok_RCC_AHBENR_SRAM_Pos)

//////////@brief AHBENR_FLIEN Register Defintion
#define _ok_RCC_AHBENR_FLIEN_Pos                  (4)
#define _ok_RCC_AHBENR_FLIEN                      (0x1U << _ok_RCC_AHBENR_FLIEN_Pos)

//////////@brief AHBENR_CRC. Register Defintion
#define _ok_RCC_AHBENR_CRC._Pos                   (6)
#define _ok_RCC_AHBENR_CRC.                       (0x1U << _ok_RCC_AHBENR_CRC._Pos)

//////////@brief APB2ENR_AFIO Register Defintion
#define _ok_RCC_APB2ENR_AFIO_Pos                  (0)
#define _ok_RCC_APB2ENR_AFIO                      (0x1U << _ok_RCC_APB2ENR_AFIO_Pos)

//////////@brief APB2ENR_PORTA Register Defintion
#define _ok_RCC_APB2ENR_PORTA_Pos                 (2)
#define _ok_RCC_APB2ENR_PORTA                     (0x1U << _ok_RCC_APB2ENR_PORTA_Pos)

//////////@brief APB2ENR_PORTB Register Defintion
#define _ok_RCC_APB2ENR_PORTB_Pos                 (3)
#define _ok_RCC_APB2ENR_PORTB                     (0x1U << _ok_RCC_APB2ENR_PORTB_Pos)

//////////@brief APB2ENR_PORTC Register Defintion
#define _ok_RCC_APB2ENR_PORTC_Pos                 (4)
#define _ok_RCC_APB2ENR_PORTC                     (0x1U << _ok_RCC_APB2ENR_PORTC_Pos)

//////////@brief APB2ENR_PORTD Register Defintion
#define _ok_RCC_APB2ENR_PORTD_Pos                 (5)
#define _ok_RCC_APB2ENR_PORTD                     (0x1U << _ok_RCC_APB2ENR_PORTD_Pos)

//////////@brief APB2ENR_ADC1 Register Defintion
#define _ok_RCC_APB2ENR_ADC1_Pos                  (9)
#define _ok_RCC_APB2ENR_ADC1                      (0x1U << _ok_RCC_APB2ENR_ADC1_Pos)

//////////@brief APB2ENR_ADC2 Register Defintion
#define _ok_RCC_APB2ENR_ADC2_Pos                  (10)
#define _ok_RCC_APB2ENR_ADC2                      (0x1U << _ok_RCC_APB2ENR_ADC2_Pos)

//////////@brief APB2ENR_TIM1 Register Defintion
#define _ok_RCC_APB2ENR_TIM1_Pos                  (11)
#define _ok_RCC_APB2ENR_TIM1                      (0x1U << _ok_RCC_APB2ENR_TIM1_Pos)

//////////@brief APB2ENR_SPI1 Register Defintion
#define _ok_RCC_APB2ENR_SPI1_Pos                  (12)
#define _ok_RCC_APB2ENR_SPI1                      (0x1U << _ok_RCC_APB2ENR_SPI1_Pos)

//////////@brief APB2ENR_UART1 Register Defintion
#define _ok_RCC_APB2ENR_UART1_Pos                 (14)
#define _ok_RCC_APB2ENR_UART1                     (0x1U << _ok_RCC_APB2ENR_UART1_Pos)

//////////@brief APB1ENR_TIM2 Register Defintion
#define _ok_RCC_APB1ENR_TIM2_Pos                  (0)
#define _ok_RCC_APB1ENR_TIM2                      (0x1U << _ok_RCC_APB1ENR_TIM2_Pos)

//////////@brief APB1ENR_TIM3 Register Defintion
#define _ok_RCC_APB1ENR_TIM3_Pos                  (1)
#define _ok_RCC_APB1ENR_TIM3                      (0x1U << _ok_RCC_APB1ENR_TIM3_Pos)

//////////@brief APB1ENR_TIM4 Register Defintion
#define _ok_RCC_APB1ENR_TIM4_Pos                  (2)
#define _ok_RCC_APB1ENR_TIM4                      (0x1U << _ok_RCC_APB1ENR_TIM4_Pos)

//////////@brief APB1ENR_WWDG Register Defintion
#define _ok_RCC_APB1ENR_WWDG_Pos                  (11)
#define _ok_RCC_APB1ENR_WWDG                      (0x1U << _ok_RCC_APB1ENR_WWDG_Pos)

//////////@brief APB1ENR_SPI2 Register Defintion
#define _ok_RCC_APB1ENR_SPI2_Pos                  (14)
#define _ok_RCC_APB1ENR_SPI2                      (0x1U << _ok_RCC_APB1ENR_SPI2_Pos)

//////////@brief APB1ENR_UART2 Register Defintion
#define _ok_RCC_APB1ENR_UART2_Pos                 (17)
#define _ok_RCC_APB1ENR_UART2                     (0x1U << _ok_RCC_APB1ENR_UART2_Pos)

//////////@brief APB1ENR_UART3 Register Defintion
#define _ok_RCC_APB1ENR_UART3_Pos                 (18)
#define _ok_RCC_APB1ENR_UART3                     (0x1U << _ok_RCC_APB1ENR_UART3_Pos)

//////////@brief APB1ENR_I2C1 Register Defintion
#define _ok_RCC_APB1ENR_I2C1_Pos                  (21)
#define _ok_RCC_APB1ENR_I2C1                      (0x1U << _ok_RCC_APB1ENR_I2C1_Pos)

//////////@brief APB1ENR_I2C2 Register Defintion
#define _ok_RCC_APB1ENR_I2C2_Pos                  (22)
#define _ok_RCC_APB1ENR_I2C2                      (0x1U << _ok_RCC_APB1ENR_I2C2_Pos)

//////////@brief APB1ENR_USB Register Defintion
#define _ok_RCC_APB1ENR_USB_Pos                   (23)
#define _ok_RCC_APB1ENR_USB                       (0x1U << _ok_RCC_APB1ENR_USB_Pos)

//////////@brief APB1ENR_CRS Register Defintion
#define _ok_RCC_APB1ENR_CRS_Pos                   (24)
#define _ok_RCC_APB1ENR_CRS                       (0x1U << _ok_RCC_APB1ENR_CRS_Pos)

//////////@brief APB1ENR_CAN Register Defintion
#define _ok_RCC_APB1ENR_CAN_Pos                   (25)
#define _ok_RCC_APB1ENR_CAN                       (0x1U << _ok_RCC_APB1ENR_CAN_Pos)

//////////@brief APB1ENR_BKP Register Defintion
#define _ok_RCC_APB1ENR_BKP_Pos                   (27)
#define _ok_RCC_APB1ENR_BKP                       (0x1U << _ok_RCC_APB1ENR_BKP_Pos)

//////////@brief APB1ENR_PWR Register Defintion
#define _ok_RCC_APB1ENR_PWR_Pos                   (28)
#define _ok_RCC_APB1ENR_PWR                       (0x1U << _ok_RCC_APB1ENR_PWR_Pos)

//////////@brief APB1ENR_DAC Register Defintion
#define _ok_RCC_APB1ENR_DAC_Pos                   (29)
#define _ok_RCC_APB1ENR_DAC                       (0x1U << _ok_RCC_APB1ENR_DAC_Pos)

//////////@brief BDCR_LSEON Register Defintion
#define _ok_RCC_BDCR_LSEON_Pos                    (0)
#define _ok_RCC_BDCR_LSEON                        (0x1U << _ok_RCC_BDCR_LSEON_Pos)

//////////@brief BDCR_LSERDY Register Defintion
#define _ok_RCC_BDCR_LSERDY_Pos                   (1)
#define _ok_RCC_BDCR_LSERDY                       (0x1U << _ok_RCC_BDCR_LSERDY_Pos)

//////////@brief BDCR_BYPASS Register Defintion
#define _ok_RCC_BDCR_BYPASS_Pos                   (2)
#define _ok_RCC_BDCR_BYPASS                       (0x1U << _ok_RCC_BDCR_BYPASS_Pos)

//////////@brief BDCR_RTCSEL Register Defintion
#define _ok_RCC_BDCR_RTCSEL_Pos                   (8)
#define _ok_RCC_BDCR_RTCSEL                       (0x3U << _ok_RCC_BDCR_RTCSEL_Pos)

//////////@brief BDCR_RTCEN Register Defintion
#define _ok_RCC_BDCR_RTCEN_Pos                    (15)
#define _ok_RCC_BDCR_RTCEN                        (0x1U << _ok_RCC_BDCR_RTCEN_Pos)

//////////@brief BDCR_BDRST Register Defintion
#define _ok_RCC_BDCR_BDRST_Pos                    (16)
#define _ok_RCC_BDCR_BDRST                        (0x1U << _ok_RCC_BDCR_BDRST_Pos)

//////////@brief CSR_LSION Register Defintion
#define _ok_RCC_CSR_LSION_Pos                     (0)
#define _ok_RCC_CSR_LSION                         (0x1U << _ok_RCC_CSR_LSION_Pos)

//////////@brief CSR_LSIRDY Register Defintion
#define _ok_RCC_CSR_LSIRDY_Pos                    (1)
#define _ok_RCC_CSR_LSIRDY                        (0x1U << _ok_RCC_CSR_LSIRDY_Pos)

//////////@brief CSR_CLR Register Defintion
#define _ok_RCC_CSR_CLR_Pos                       (24)
#define _ok_RCC_CSR_CLR                           (0x1U << _ok_RCC_CSR_CLR_Pos)

//////////@brief CSR_RSTF Register Defintion
#define _ok_RCC_CSR_RSTF_Pos                      (26)
#define _ok_RCC_CSR_RSTF                          (0x1U << _ok_RCC_CSR_RSTF_Pos)

//////////@brief CSR_PORF Register Defintion
#define _ok_RCC_CSR_PORF_Pos                      (27)
#define _ok_RCC_CSR_PORF                          (0x1U << _ok_RCC_CSR_PORF_Pos)

//////////@brief CSR_SWRSTF Register Defintion
#define _ok_RCC_CSR_SWRSTF_Pos                    (28)
#define _ok_RCC_CSR_SWRSTF                        (0x1U << _ok_RCC_CSR_SWRSTF_Pos)

//////////@brief CSR_IWDGF Register Defintion
#define _ok_RCC_CSR_IWDGF_Pos                     (29)
#define _ok_RCC_CSR_IWDGF                         (0x1U << _ok_RCC_CSR_IWDGF_Pos)

//////////@brief CSR_WWDGF Register Defintion
#define _ok_RCC_CSR_WWDGF_Pos                     (30)
#define _ok_RCC_CSR_WWDGF                         (0x1U << _ok_RCC_CSR_WWDGF_Pos)

