/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire [7:0] _04_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_23z;
  wire celloutsig_0_24z;
  wire celloutsig_0_26z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_75z;
  wire celloutsig_0_77z;
  wire celloutsig_0_80z;
  wire celloutsig_0_82z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = ~(in_data[12] | in_data[18]);
  assign celloutsig_0_2z = ~(celloutsig_0_0z | celloutsig_0_0z);
  assign celloutsig_0_32z = ~(celloutsig_0_5z | celloutsig_0_5z);
  assign celloutsig_0_33z = ~(celloutsig_0_26z | celloutsig_0_24z);
  assign celloutsig_0_35z = ~(celloutsig_0_5z | celloutsig_0_13z);
  assign celloutsig_0_36z = ~(celloutsig_0_32z | in_data[49]);
  assign celloutsig_0_4z = ~(celloutsig_0_1z | in_data[5]);
  assign celloutsig_0_47z = ~(celloutsig_0_29z | celloutsig_0_13z);
  assign celloutsig_0_14z = ~(celloutsig_0_1z | celloutsig_0_6z);
  assign celloutsig_0_52z = ~(celloutsig_0_33z | celloutsig_0_14z);
  assign celloutsig_0_6z = ~(celloutsig_0_4z | in_data[81]);
  assign celloutsig_0_5z = ~(celloutsig_0_2z | celloutsig_0_0z);
  assign celloutsig_0_75z = ~(celloutsig_0_36z | celloutsig_0_52z);
  assign celloutsig_0_77z = ~(celloutsig_0_4z | celloutsig_0_35z);
  assign celloutsig_0_80z = ~(celloutsig_0_15z | celloutsig_0_47z);
  assign celloutsig_0_8z = ~(in_data[0] | celloutsig_0_6z);
  assign celloutsig_0_82z = ~(celloutsig_0_77z | celloutsig_0_18z);
  assign celloutsig_1_0z = ~(in_data[147] | in_data[127]);
  assign celloutsig_1_1z = ~(in_data[180] | in_data[113]);
  assign celloutsig_1_2z = ~(celloutsig_1_0z | in_data[186]);
  assign celloutsig_1_3z = ~(celloutsig_1_2z | celloutsig_1_0z);
  assign celloutsig_1_5z = ~(in_data[97] | celloutsig_1_1z);
  assign celloutsig_0_9z = ~(celloutsig_0_5z | celloutsig_0_1z);
  assign celloutsig_1_6z = ~(celloutsig_1_3z | celloutsig_1_2z);
  assign celloutsig_1_7z = ~(in_data[163] | celloutsig_1_5z);
  assign celloutsig_1_8z = ~(celloutsig_1_6z | celloutsig_1_7z);
  assign celloutsig_1_9z = ~(celloutsig_1_8z | in_data[152]);
  assign celloutsig_1_10z = ~(celloutsig_1_9z | celloutsig_1_5z);
  assign celloutsig_1_19z = ~(celloutsig_1_10z | celloutsig_1_8z);
  assign celloutsig_0_12z = ~(celloutsig_0_0z | celloutsig_0_6z);
  assign celloutsig_0_1z = ~(in_data[24] | in_data[13]);
  assign celloutsig_0_13z = ~(celloutsig_0_2z | celloutsig_0_2z);
  assign celloutsig_0_15z = ~(celloutsig_0_2z | celloutsig_0_8z);
  assign celloutsig_0_18z = ~(celloutsig_0_10z | celloutsig_0_14z);
  assign celloutsig_0_19z = ~(_02_ | celloutsig_0_15z);
  assign celloutsig_0_23z = ~(celloutsig_0_2z | celloutsig_0_9z);
  assign celloutsig_0_24z = ~(celloutsig_0_23z | celloutsig_0_2z);
  assign celloutsig_0_26z = ~(celloutsig_0_8z | celloutsig_0_9z);
  assign celloutsig_0_10z = ~(celloutsig_0_0z | celloutsig_0_5z);
  assign celloutsig_0_29z = ~(celloutsig_0_12z | celloutsig_0_19z);
  reg [2:0] _45_;
  always_ff @(negedge celloutsig_1_10z, negedge clkin_data[0])
    if (!clkin_data[0]) _45_ <= 3'h0;
    else _45_ <= { celloutsig_0_5z, celloutsig_0_75z, celloutsig_0_80z };
  assign out_data[2:0] = _45_;
  reg [7:0] _46_;
  always_ff @(negedge celloutsig_1_10z, posedge clkin_data[0])
    if (clkin_data[0]) _46_ <= 8'h00;
    else _46_ <= { celloutsig_0_4z, celloutsig_0_5z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_6z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_9z };
  assign { _01_, _04_[6:5], _02_, _04_[3], _03_, _00_, _04_[0] } = _46_;
  assign { _04_[7], _04_[4], _04_[2:1] } = { _01_, _02_, _03_, _00_ };
  assign { out_data[128], out_data[96], out_data[32] } = { celloutsig_1_10z, celloutsig_1_19z, celloutsig_0_82z };
endmodule
