<profile>

<section name = "Vivado HLS Report for 'myproject_axi'" level="0">
<item name = "Date">Tue Jun 29 10:40:13 2021
</item>
<item name = "Version">2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)</item>
<item name = "Project">myproject_prj</item>
<item name = "Solution">solution1</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu250-figd2104-2L-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 4.268 ns, 0.62 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">43201, 43201, 0.216 ms, 0.216 ms, 43202, 43202, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="myproject_U0">myproject, 14467, 14468, 72.335 us, 72.340 us, 14405, 14405, dataflow</column>
<column name="Loop_2_proc_U0">Loop_2_proc, 25, 25, 0.125 us, 0.125 us, 25, 25, none</column>
<column name="Loop_1_proc326_U0">Loop_1_proc326, 43201, 43201, 0.216 ms, 0.216 ms, 43201, 43201, none</column>
<column name="Block_myproject_axi_exit31_proc_U0">Block_myproject_axi_exit31_proc, 0, 0, 0 ns, 0 ns, 0, 0, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 28, -</column>
<column name="FIFO">15, -, 290, 1079, -</column>
<column name="Instance">335, 1005, 76004, 104635, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 54, -</column>
<column name="Register">-, -, 6, -, -</column>
<specialColumn name="Available SLR">1344, 3072, 864000, 432000, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">26, 32, 8, 24, 0</specialColumn>
<specialColumn name="Available">5376, 12288, 3456000, 1728000, 1280</specialColumn>
<specialColumn name="Utilization (%)">6, 8, 2, 6, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP48E, FF, LUT, URAM</keys>
<column name="Block_myproject_axi_exit31_proc_U0">Block_myproject_axi_exit31_proc, 0, 0, 98, 121, 0</column>
<column name="Loop_1_proc326_U0">Loop_1_proc326, 0, 0, 238, 702, 0</column>
<column name="Loop_2_proc_U0">Loop_2_proc, 0, 0, 145, 1005, 0</column>
<column name="myproject_U0">myproject, 335, 1005, 75523, 102807, 0</column>
</table>
</item>
<item name = "DSP48E"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="in_local_V_data_0_V_U">15, 225, 0, -, 14400, 16, 230400</column>
<column name="is_last_0_i_loc_channel_U">0, 5, 0, -, 2, 1, 2</column>
<column name="out_local_V_data_0_V_U">0, 5, 0, -, 1, 16, 16</column>
<column name="out_local_V_data_1_V_U">0, 5, 0, -, 1, 16, 16</column>
<column name="out_local_V_data_2_V_U">0, 5, 0, -, 1, 16, 16</column>
<column name="out_local_V_data_3_V_U">0, 5, 0, -, 1, 16, 16</column>
<column name="out_local_V_data_4_V_U">0, 5, 0, -, 1, 16, 16</column>
<column name="out_local_V_data_5_V_U">0, 5, 0, -, 1, 16, 16</column>
<column name="tmp_data_V_0_U">0, 5, 0, -, 2, 16, 32</column>
<column name="tmp_data_V_1_U">0, 5, 0, -, 2, 16, 32</column>
<column name="tmp_data_V_2_U">0, 5, 0, -, 2, 16, 32</column>
<column name="tmp_data_V_3_U">0, 5, 0, -, 2, 16, 32</column>
<column name="tmp_data_V_4_U">0, 5, 0, -, 2, 16, 32</column>
<column name="tmp_data_V_5_U">0, 5, 0, -, 2, 16, 32</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP48E, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="Block_myproject_axi_exit31_proc_U0_ap_continue">and, 0, 0, 2, 1, 1</column>
<column name="Loop_2_proc_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_tmp_data_V_0">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_tmp_data_V_1">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_tmp_data_V_2">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_tmp_data_V_3">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_tmp_data_V_4">and, 0, 0, 2, 1, 1</column>
<column name="ap_channel_done_tmp_data_V_5">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_tmp_data_V_0">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_tmp_data_V_1">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_tmp_data_V_2">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_tmp_data_V_3">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_tmp_data_V_4">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_channel_write_tmp_data_V_5">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_sync_reg_channel_write_tmp_data_V_0">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_tmp_data_V_1">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_tmp_data_V_2">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_tmp_data_V_3">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_tmp_data_V_4">9, 2, 1, 2</column>
<column name="ap_sync_reg_channel_write_tmp_data_V_5">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="ap_sync_reg_channel_write_tmp_data_V_0">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_tmp_data_V_1">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_tmp_data_V_2">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_tmp_data_V_3">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_tmp_data_V_4">1, 0, 1, 0</column>
<column name="ap_sync_reg_channel_write_tmp_data_V_5">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="in_r_TDATA">in, 32, axis, in_data, pointer</column>
<column name="in_r_TVALID">in, 1, axis, in_data, pointer</column>
<column name="in_r_TREADY">out, 1, axis, in_data, pointer</column>
<column name="in_r_TLAST">in, 1, axis, in_last_V, pointer</column>
<column name="out_r_TDATA">out, 32, axis, out_data, pointer</column>
<column name="out_r_TLAST">out, 1, axis, out_last_V, pointer</column>
<column name="out_r_TVALID">out, 1, axis, out_last_V, pointer</column>
<column name="out_r_TREADY">in, 1, axis, out_last_V, pointer</column>
<column name="ap_clk">in, 1, ap_ctrl_none, myproject_axi, return value</column>
<column name="ap_rst_n">in, 1, ap_ctrl_none, myproject_axi, return value</column>
</table>
</item>
</section>
</profile>
