$date
	Mon Apr 14 14:02:46 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 1 ! f $end
$var reg 1 " w1 $end
$var reg 1 # w2 $end
$var reg 1 $ w3 $end
$scope module uut $end
$var wire 1 " w1 $end
$var wire 1 # w2 $end
$var wire 1 $ w3 $end
$var wire 1 % w3n $end
$var wire 1 & w1n $end
$var wire 1 ' t4 $end
$var wire 1 ( t3 $end
$var wire 1 ) t2 $end
$var wire 1 * t1 $end
$var wire 1 + o2 $end
$var wire 1 , o1 $end
$var wire 1 ! f $end
$scope module a1 $end
$var wire 1 * y $end
$var wire 1 % b $end
$var wire 1 & a $end
$upscope $end
$scope module a2 $end
$var wire 1 " a $end
$var wire 1 $ b $end
$var wire 1 ) y $end
$upscope $end
$scope module a3 $end
$var wire 1 # a $end
$var wire 1 $ b $end
$var wire 1 ( y $end
$upscope $end
$scope module a4 $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 ' y $end
$upscope $end
$scope module n1 $end
$var wire 1 " a $end
$var wire 1 & y $end
$upscope $end
$scope module n3 $end
$var wire 1 $ a $end
$var wire 1 % y $end
$upscope $end
$scope module o_1 $end
$var wire 1 * a $end
$var wire 1 ) b $end
$var wire 1 , y $end
$upscope $end
$scope module o_2 $end
$var wire 1 ( a $end
$var wire 1 ' b $end
$var wire 1 + y $end
$upscope $end
$scope module o_3 $end
$var wire 1 , a $end
$var wire 1 + b $end
$var wire 1 ! y $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
1,
0+
1*
0)
0(
0'
1&
1%
0$
0#
0"
1!
$end
#5
0!
0,
0*
0%
1$
#10
1!
1,
1*
1%
0$
1#
#15
0,
1+
0*
1(
0%
1$
#20
0!
0+
1%
0(
0&
0$
0#
1"
#25
1!
1,
1)
0%
1$
#30
0,
1+
0)
1%
1'
0$
1#
#35
1,
1)
1(
0%
1$
#40
