verilog xil_defaultlib --include "../../../../project_4.gen/sources_1/bd/design_4/ipshared/30ef" --include "../../../../project_4.gen/sources_1/bd/design_4/ipshared/ec67/hdl" \
"../../../bd/design_4/ip/design_4_lmb_bram_0/sim/design_4_lmb_bram_0.v" \
"../../../bd/design_4/ip/design_4_clk_wiz_1_0/design_4_clk_wiz_1_0_clk_wiz.v" \
"../../../bd/design_4/ip/design_4_clk_wiz_1_0/design_4_clk_wiz_1_0.v" \
"../../../bd/design_4/ip/design_4_xbar_0/sim/design_4_xbar_0.v" \

verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
