# build ../../OsvvmLibraries/RunDemoTests.pro
# Starting Build at time 10:24:10
# include ../../OsvvmLibraries/RunDemoTests.pro
# set CurrentWorkingDirectory ../../OsvvmLibraries
# source ../../OsvvmLibraries/RunDemoTests.pro
# include ./AXI4/Axi4/RunDemoTests.pro
# set CurrentWorkingDirectory ../../OsvvmLibraries/AXI4/Axi4
# source ../../OsvvmLibraries/AXI4/Axi4/RunDemoTests.pro
# TestSuite Axi4Full
# library osvvm_TbAxi4 C:/Repositórios/OsvvmLibraries/Scripts/VHDL_LIBS/ModelSim-2016.10
# vmap   osvvm_tbaxi4  C:/Repositórios/OsvvmLibraries/Scripts/VHDL_LIBS/ModelSim-2016.10/osvvm_tbaxi4
# include ./testbench
# set CurrentWorkingDirectory ../../OsvvmLibraries/AXI4/Axi4/testbench
# source ../../OsvvmLibraries/AXI4/Axi4/testbench/testbench.pro
# library osvvm_TbAxi4 C:/Repositórios/OsvvmLibraries/Scripts/VHDL_LIBS/ModelSim-2016.10
# vmap   osvvm_tbaxi4  C:/Repositórios/OsvvmLibraries/Scripts/VHDL_LIBS/ModelSim-2016.10/osvvm_tbaxi4
# analyze ../TestCases/OsvvmTestCommonPkg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:24:10 on Apr 26,2023
# vcom -reportprogress 300 -2008 -work osvvm_TbAxi4 ../../OsvvmLibraries/AXI4/Axi4/TestCases/OsvvmTestCommonPkg.vhd 
# -- Loading package STANDARD
# init_dbinfo() DATABASE ERROR: (sqlite3_open C:/Repositórios/OsvvmLibraries/Scripts/VHDL_LIBS/ModelSim-2016.10/osvvm_tbaxi4/_lib.qdb): unable to open database file
# mtilibWrite(): INTERNAL ERROR: Unexpected null object encountered
# ** Fatal: (vcom-9) Problem while writing token file "C:/Repositórios/OsvvmLibraries/Scripts/VHDL_LIBS/ModelSim-2016.10/osvvm_tbaxi4/_temp/vcom2rkh4t".
# O sistema não pode encontrar o caminho especificado. (GetLastError() = 3)
# ** Error: ../../OsvvmLibraries/AXI4/Axi4/TestCases/OsvvmTestCommonPkg.vhd(1): VHDL Compiler exiting
# End time: 10:24:10 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# AnalyzeError: See messages above in "analyze ../TestCases/OsvvmTestCommonPkg.vhd"
# For tcl errorInfo, puts $::osvvm::AnalyzeErrorInfo
# analyze TestCtrl_e.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:24:10 on Apr 26,2023
# vcom -reportprogress 300 -2008 -work osvvm_TbAxi4 ../../OsvvmLibraries/AXI4/Axi4/testbench/TestCtrl_e.vhd 
# -- Loading package STANDARD
# init_dbinfo() DATABASE ERROR: (sqlite3_open C:/Repositórios/OsvvmLibraries/Scripts/VHDL_LIBS/ModelSim-2016.10/osvvm_tbaxi4/_lib.qdb): unable to open database file
# mtilibWrite(): INTERNAL ERROR: Unexpected null object encountered
# ** Fatal: (vcom-9) Problem while writing token file "C:/Repositórios/OsvvmLibraries/Scripts/VHDL_LIBS/ModelSim-2016.10/osvvm_tbaxi4/_temp/vcomkvr325".
# O sistema não pode encontrar o caminho especificado. (GetLastError() = 3)
# ** Error: ../../OsvvmLibraries/AXI4/Axi4/testbench/TestCtrl_e.vhd(45): VHDL Compiler exiting
# End time: 10:24:10 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# AnalyzeError: See messages above in "analyze TestCtrl_e.vhd"
# For tcl errorInfo, puts $::osvvm::AnalyzeErrorInfo
# analyze TbAxi4.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:24:10 on Apr 26,2023
# vcom -reportprogress 300 -2008 -work osvvm_TbAxi4 ../../OsvvmLibraries/AXI4/Axi4/testbench/TbAxi4.vhd 
# -- Loading package STANDARD
# init_dbinfo() DATABASE ERROR: (sqlite3_open C:/Repositórios/OsvvmLibraries/Scripts/VHDL_LIBS/ModelSim-2016.10/osvvm_tbaxi4/_lib.qdb): unable to open database file
# mtilibWrite(): INTERNAL ERROR: Unexpected null object encountered
# ** Fatal: (vcom-9) Problem while writing token file "C:/Repositórios/OsvvmLibraries/Scripts/VHDL_LIBS/ModelSim-2016.10/osvvm_tbaxi4/_temp/vcomivbrvd".
# O sistema não pode encontrar o caminho especificado. (GetLastError() = 3)
# ** Error: ../../OsvvmLibraries/AXI4/Axi4/testbench/TbAxi4.vhd(44): VHDL Compiler exiting
# End time: 10:24:10 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# AnalyzeError: See messages above in "analyze TbAxi4.vhd"
# For tcl errorInfo, puts $::osvvm::AnalyzeErrorInfo
# analyze TbAxi4Memory.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:24:11 on Apr 26,2023
# vcom -reportprogress 300 -2008 -work osvvm_TbAxi4 ../../OsvvmLibraries/AXI4/Axi4/testbench/TbAxi4Memory.vhd 
# -- Loading package STANDARD
# init_dbinfo() DATABASE ERROR: (sqlite3_open C:/Repositórios/OsvvmLibraries/Scripts/VHDL_LIBS/ModelSim-2016.10/osvvm_tbaxi4/_lib.qdb): unable to open database file
# mtilibWrite(): INTERNAL ERROR: Unexpected null object encountered
# ** Fatal: (vcom-9) Problem while writing token file "C:/Repositórios/OsvvmLibraries/Scripts/VHDL_LIBS/ModelSim-2016.10/osvvm_tbaxi4/_temp/vcomsrhcsq".
# O sistema não pode encontrar o caminho especificado. (GetLastError() = 3)
# ** Error: ../../OsvvmLibraries/AXI4/Axi4/testbench/TbAxi4Memory.vhd(44): VHDL Compiler exiting
# End time: 10:24:11 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# AnalyzeError: See messages above in "analyze TbAxi4Memory.vhd"
# For tcl errorInfo, puts $::osvvm::AnalyzeErrorInfo
# RunTest TbAxi4_MemoryReadWriteDemo1.vhd
# TestName TbAxi4_MemoryReadWriteDemo1
# analyze TbAxi4_MemoryReadWriteDemo1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:24:11 on Apr 26,2023
# vcom -reportprogress 300 -2008 -work osvvm_TbAxi4 ../../OsvvmLibraries/AXI4/Axi4/TestCases/TbAxi4_MemoryReadWriteDemo1.vhd 
# -- Loading package STANDARD
# init_dbinfo() DATABASE ERROR: (sqlite3_open C:/Repositórios/OsvvmLibraries/Scripts/VHDL_LIBS/ModelSim-2016.10/osvvm_tbaxi4/_lib.qdb): unable to open database file
# mtilibWrite(): INTERNAL ERROR: Unexpected null object encountered
# ** Fatal: (vcom-9) Problem while writing token file "C:/Repositórios/OsvvmLibraries/Scripts/VHDL_LIBS/ModelSim-2016.10/osvvm_tbaxi4/_temp/vcom8e552w".
# O sistema não pode encontrar o caminho especificado. (GetLastError() = 3)
# ** Error: ../../OsvvmLibraries/AXI4/Axi4/TestCases/TbAxi4_MemoryReadWriteDemo1.vhd(42): VHDL Compiler exiting
# End time: 10:24:11 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# AnalyzeError: See messages above in "analyze TbAxi4_MemoryReadWriteDemo1.vhd"
# For tcl errorInfo, puts $::osvvm::AnalyzeErrorInfo
# Simulation Start time 10:24:11
# simulate TbAxi4_MemoryReadWriteDemo1
# vsim -t ps -lib osvvm_TbAxi4 TbAxi4_MemoryReadWriteDemo1 -suppress 8683 -suppress 8684 
# Start time: 10:24:11 on Apr 26,2023
# ** Error: (vsim-3170) Could not find 'TbAxi4_MemoryReadWriteDemo1'.
#         Searched libraries:
#             C:/Repositórios/OsvvmLibraries/Scripts/VHDL_LIBS/ModelSim-2016.10/osvvm_tbaxi4
# Error loading design
# End time: 10:24:11 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# Simulation Finish time 10:24:11, Elasped time: 0:00:00 
# SimulateError: See messages above in "simulate TbAxi4_MemoryReadWriteDemo1"
# For tcl errorInfo, puts $::osvvm::SimulateErrorInfo
# include ./AXI4/AxiStream/RunDemoTests.pro
# set CurrentWorkingDirectory ../../OsvvmLibraries/AXI4/AxiStream
# source ../../OsvvmLibraries/AXI4/AxiStream/RunDemoTests.pro
# TestSuite AxiStream
# library osvvm_TbAxiStream C:/Repositórios/OsvvmLibraries/Scripts/VHDL_LIBS/ModelSim-2016.10
# vmap   osvvm_tbaxistream  C:/Repositórios/OsvvmLibraries/Scripts/VHDL_LIBS/ModelSim-2016.10/osvvm_tbaxistream
# include ./testbench
# set CurrentWorkingDirectory ../../OsvvmLibraries/AXI4/AxiStream/testbench
# source ../../OsvvmLibraries/AXI4/AxiStream/testbench/testbench.pro
# library osvvm_TbAxiStream C:/Repositórios/OsvvmLibraries/Scripts/VHDL_LIBS/ModelSim-2016.10
# vmap   osvvm_tbaxistream  C:/Repositórios/OsvvmLibraries/Scripts/VHDL_LIBS/ModelSim-2016.10/osvvm_tbaxistream
# analyze ../TestCases/OsvvmTestCommonPkg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:24:11 on Apr 26,2023
# vcom -reportprogress 300 -2008 -work osvvm_TbAxiStream ../../OsvvmLibraries/AXI4/AxiStream/TestCases/OsvvmTestCommonPkg.vhd 
# -- Loading package STANDARD
# init_dbinfo() DATABASE ERROR: (sqlite3_open C:/Repositórios/OsvvmLibraries/Scripts/VHDL_LIBS/ModelSim-2016.10/osvvm_tbaxistream/_lib.qdb): unable to open database file
# mtilibWrite(): INTERNAL ERROR: Unexpected null object encountered
# ** Fatal: (vcom-9) Problem while writing token file "C:/Repositórios/OsvvmLibraries/Scripts/VHDL_LIBS/ModelSim-2016.10/osvvm_tbaxistream/_temp/vcomydf6f0".
# O sistema não pode encontrar o caminho especificado. (GetLastError() = 3)
# ** Error: ../../OsvvmLibraries/AXI4/AxiStream/TestCases/OsvvmTestCommonPkg.vhd(1): VHDL Compiler exiting
# End time: 10:24:11 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# AnalyzeError: See messages above in "analyze ../TestCases/OsvvmTestCommonPkg.vhd"
# For tcl errorInfo, puts $::osvvm::AnalyzeErrorInfo
# analyze TestCtrl_e.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:24:11 on Apr 26,2023
# vcom -reportprogress 300 -2008 -work osvvm_TbAxiStream ../../OsvvmLibraries/AXI4/AxiStream/testbench/TestCtrl_e.vhd 
# -- Loading package STANDARD
# init_dbinfo() DATABASE ERROR: (sqlite3_open C:/Repositórios/OsvvmLibraries/Scripts/VHDL_LIBS/ModelSim-2016.10/osvvm_tbaxistream/_lib.qdb): unable to open database file
# mtilibWrite(): INTERNAL ERROR: Unexpected null object encountered
# ** Fatal: (vcom-9) Problem while writing token file "C:/Repositórios/OsvvmLibraries/Scripts/VHDL_LIBS/ModelSim-2016.10/osvvm_tbaxistream/_temp/vcomdfftsq".
# O sistema não pode encontrar o caminho especificado. (GetLastError() = 3)
# ** Error: ../../OsvvmLibraries/AXI4/AxiStream/testbench/TestCtrl_e.vhd(42): VHDL Compiler exiting
# End time: 10:24:11 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# AnalyzeError: See messages above in "analyze TestCtrl_e.vhd"
# For tcl errorInfo, puts $::osvvm::AnalyzeErrorInfo
# analyze AxiStreamDut.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:24:11 on Apr 26,2023
# vcom -reportprogress 300 -2008 -work osvvm_TbAxiStream ../../OsvvmLibraries/AXI4/AxiStream/testbench/AxiStreamDut.vhd 
# -- Loading package STANDARD
# init_dbinfo() DATABASE ERROR: (sqlite3_open C:/Repositórios/OsvvmLibraries/Scripts/VHDL_LIBS/ModelSim-2016.10/osvvm_tbaxistream/_lib.qdb): unable to open database file
# mtilibWrite(): INTERNAL ERROR: Unexpected null object encountered
# ** Fatal: (vcom-9) Problem while writing token file "C:/Repositórios/OsvvmLibraries/Scripts/VHDL_LIBS/ModelSim-2016.10/osvvm_tbaxistream/_temp/vcomgh338y".
# O sistema não pode encontrar o caminho especificado. (GetLastError() = 3)
# ** Error: ../../OsvvmLibraries/AXI4/AxiStream/testbench/AxiStreamDut.vhd(43): VHDL Compiler exiting
# End time: 10:24:11 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# AnalyzeError: See messages above in "analyze AxiStreamDut.vhd"
# For tcl errorInfo, puts $::osvvm::AnalyzeErrorInfo
# analyze TbStream.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:24:11 on Apr 26,2023
# vcom -reportprogress 300 -2008 -work osvvm_TbAxiStream ../../OsvvmLibraries/AXI4/AxiStream/testbench/TbStream.vhd 
# -- Loading package STANDARD
# init_dbinfo() DATABASE ERROR: (sqlite3_open C:/Repositórios/OsvvmLibraries/Scripts/VHDL_LIBS/ModelSim-2016.10/osvvm_tbaxistream/_lib.qdb): unable to open database file
# mtilibWrite(): INTERNAL ERROR: Unexpected null object encountered
# ** Fatal: (vcom-9) Problem while writing token file "C:/Repositórios/OsvvmLibraries/Scripts/VHDL_LIBS/ModelSim-2016.10/osvvm_tbaxistream/_temp/vcom6x55dc".
# O sistema não pode encontrar o caminho especificado. (GetLastError() = 3)
# ** Error: ../../OsvvmLibraries/AXI4/AxiStream/testbench/TbStream.vhd(44): VHDL Compiler exiting
# End time: 10:24:11 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# AnalyzeError: See messages above in "analyze TbStream.vhd"
# For tcl errorInfo, puts $::osvvm::AnalyzeErrorInfo
# RunTest ./TestCases/TbStream_SendGetRandom1.vhd
# TestName TbStream_SendGetRandom1
# analyze ./TestCases/TbStream_SendGetRandom1.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:24:11 on Apr 26,2023
# vcom -reportprogress 300 -2008 -work osvvm_TbAxiStream ../../OsvvmLibraries/AXI4/AxiStream/TestCases/TbStream_SendGetRandom1.vhd 
# -- Loading package STANDARD
# init_dbinfo() DATABASE ERROR: (sqlite3_open C:/Repositórios/OsvvmLibraries/Scripts/VHDL_LIBS/ModelSim-2016.10/osvvm_tbaxistream/_lib.qdb): unable to open database file
# mtilibWrite(): INTERNAL ERROR: Unexpected null object encountered
# ** Fatal: (vcom-9) Problem while writing token file "C:/Repositórios/OsvvmLibraries/Scripts/VHDL_LIBS/ModelSim-2016.10/osvvm_tbaxistream/_temp/vcomr7e365".
# O sistema não pode encontrar o caminho especificado. (GetLastError() = 3)
# ** Error: ../../OsvvmLibraries/AXI4/AxiStream/TestCases/TbStream_SendGetRandom1.vhd(41): VHDL Compiler exiting
# End time: 10:24:11 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# AnalyzeError: See messages above in "analyze ./TestCases/TbStream_SendGetRandom1.vhd"
# For tcl errorInfo, puts $::osvvm::AnalyzeErrorInfo
# Simulation Start time 10:24:11
# simulate TbStream_SendGetRandom1
# vsim -t ps -lib osvvm_TbAxiStream TbStream_SendGetRandom1 -suppress 8683 -suppress 8684 
# Start time: 10:24:12 on Apr 26,2023
# ** Error: (vsim-3170) Could not find 'TbStream_SendGetRandom1'.
#         Searched libraries:
#             C:/Repositórios/OsvvmLibraries/Scripts/VHDL_LIBS/ModelSim-2016.10/osvvm_tbaxistream
# Error loading design
# End time: 10:24:12 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# Simulation Finish time 10:24:12, Elasped time: 0:00:01 
# SimulateError: See messages above in "simulate TbStream_SendGetRandom1"
# For tcl errorInfo, puts $::osvvm::SimulateErrorInfo
# include ./UART/RunDemoTests.pro
# set CurrentWorkingDirectory ../../OsvvmLibraries/UART
# source ../../OsvvmLibraries/UART/RunDemoTests.pro
# TestSuite Uart
# library osvvm_TbUart C:/Repositórios/OsvvmLibraries/Scripts/VHDL_LIBS/ModelSim-2016.10
# vmap   osvvm_tbuart  C:/Repositórios/OsvvmLibraries/Scripts/VHDL_LIBS/ModelSim-2016.10/osvvm_tbuart
# include ./testbench/TestHarness.pro
# set CurrentWorkingDirectory ../../OsvvmLibraries/UART/testbench
# source ../../OsvvmLibraries/UART/testbench/TestHarness.pro
# library osvvm_TbUart C:/Repositórios/OsvvmLibraries/Scripts/VHDL_LIBS/ModelSim-2016.10
# vmap   osvvm_tbuart  C:/Repositórios/OsvvmLibraries/Scripts/VHDL_LIBS/ModelSim-2016.10/osvvm_tbuart
# analyze OsvvmTestCommonPkg.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:24:12 on Apr 26,2023
# vcom -reportprogress 300 -2008 -work osvvm_TbUart ../../OsvvmLibraries/UART/testbench/OsvvmTestCommonPkg.vhd 
# -- Loading package STANDARD
# init_dbinfo() DATABASE ERROR: (sqlite3_open C:/Repositórios/OsvvmLibraries/Scripts/VHDL_LIBS/ModelSim-2016.10/osvvm_tbuart/_lib.qdb): unable to open database file
# mtilibWrite(): INTERNAL ERROR: Unexpected null object encountered
# ** Fatal: (vcom-9) Problem while writing token file "C:/Repositórios/OsvvmLibraries/Scripts/VHDL_LIBS/ModelSim-2016.10/osvvm_tbuart/_temp/vcomhqfy56".
# O sistema não pode encontrar o caminho especificado. (GetLastError() = 3)
# ** Error: ../../OsvvmLibraries/UART/testbench/OsvvmTestCommonPkg.vhd(1): VHDL Compiler exiting
# End time: 10:24:12 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# AnalyzeError: See messages above in "analyze OsvvmTestCommonPkg.vhd"
# For tcl errorInfo, puts $::osvvm::AnalyzeErrorInfo
# analyze TestCtrl_e.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:24:12 on Apr 26,2023
# vcom -reportprogress 300 -2008 -work osvvm_TbUart ../../OsvvmLibraries/UART/testbench/TestCtrl_e.vhd 
# -- Loading package STANDARD
# init_dbinfo() DATABASE ERROR: (sqlite3_open C:/Repositórios/OsvvmLibraries/Scripts/VHDL_LIBS/ModelSim-2016.10/osvvm_tbuart/_lib.qdb): unable to open database file
# mtilibWrite(): INTERNAL ERROR: Unexpected null object encountered
# ** Fatal: (vcom-9) Problem while writing token file "C:/Repositórios/OsvvmLibraries/Scripts/VHDL_LIBS/ModelSim-2016.10/osvvm_tbuart/_temp/vcomemd9b8".
# O sistema não pode encontrar o caminho especificado. (GetLastError() = 3)
# ** Error: ../../OsvvmLibraries/UART/testbench/TestCtrl_e.vhd(44): VHDL Compiler exiting
# End time: 10:24:12 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# AnalyzeError: See messages above in "analyze TestCtrl_e.vhd"
# For tcl errorInfo, puts $::osvvm::AnalyzeErrorInfo
# analyze TbUart.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:24:12 on Apr 26,2023
# vcom -reportprogress 300 -2008 -work osvvm_TbUart ../../OsvvmLibraries/UART/testbench/TbUart.vhd 
# -- Loading package STANDARD
# init_dbinfo() DATABASE ERROR: (sqlite3_open C:/Repositórios/OsvvmLibraries/Scripts/VHDL_LIBS/ModelSim-2016.10/osvvm_tbuart/_lib.qdb): unable to open database file
# mtilibWrite(): INTERNAL ERROR: Unexpected null object encountered
# ** Fatal: (vcom-9) Problem while writing token file "C:/Repositórios/OsvvmLibraries/Scripts/VHDL_LIBS/ModelSim-2016.10/osvvm_tbuart/_temp/vcom1y3vmr".
# O sistema não pode encontrar o caminho especificado. (GetLastError() = 3)
# ** Error: ../../OsvvmLibraries/UART/testbench/TbUart.vhd(44): VHDL Compiler exiting
# End time: 10:24:12 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# AnalyzeError: See messages above in "analyze TbUart.vhd"
# For tcl errorInfo, puts $::osvvm::AnalyzeErrorInfo
# RunTest ./testbench/TbUart_SendGet2.vhd
# TestName TbUart_SendGet2
# analyze ./testbench/TbUart_SendGet2.vhd
# Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 10:24:12 on Apr 26,2023
# vcom -reportprogress 300 -2008 -work osvvm_TbUart ../../OsvvmLibraries/UART/testbench/TbUart_SendGet2.vhd 
# -- Loading package STANDARD
# init_dbinfo() DATABASE ERROR: (sqlite3_open C:/Repositórios/OsvvmLibraries/Scripts/VHDL_LIBS/ModelSim-2016.10/osvvm_tbuart/_lib.qdb): unable to open database file
# mtilibWrite(): INTERNAL ERROR: Unexpected null object encountered
# ** Fatal: (vcom-9) Problem while writing token file "C:/Repositórios/OsvvmLibraries/Scripts/VHDL_LIBS/ModelSim-2016.10/osvvm_tbuart/_temp/vcom3z01yt".
# O sistema não pode encontrar o caminho especificado. (GetLastError() = 3)
# ** Error: ../../OsvvmLibraries/UART/testbench/TbUart_SendGet2.vhd(44): VHDL Compiler exiting
# End time: 10:24:12 on Apr 26,2023, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# AnalyzeError: See messages above in "analyze ./testbench/TbUart_SendGet2.vhd"
# For tcl errorInfo, puts $::osvvm::AnalyzeErrorInfo
# Simulation Start time 10:24:12
# simulate TbUart_SendGet2
# vsim -t ps -lib osvvm_TbUart TbUart_SendGet2 -suppress 8683 -suppress 8684 
# Start time: 10:24:12 on Apr 26,2023
# ** Error: (vsim-3170) Could not find 'TbUart_SendGet2'.
#         Searched libraries:
#             C:/Repositórios/OsvvmLibraries/Scripts/VHDL_LIBS/ModelSim-2016.10/osvvm_tbuart
# Error loading design
# End time: 10:24:13 on Apr 26,2023, Elapsed time: 0:00:01
# Errors: 1, Warnings: 0
# Simulation Finish time 10:24:13, Elasped time: 0:00:01 
# SimulateError: See messages above in "simulate TbUart_SendGet2"
# For tcl errorInfo, puts $::osvvm::SimulateErrorInfo
# Build Start time  10:24:10 ART Wed Apr 26 2023 
# Build Finish time 10:24:13, Elasped time: 0:00:03 
# BuildError: OsvvmLibraries_RunDemoTests FAILED,  Passed: 0,  Failed: 3,  Skipped: 0,  Analyze Errors: 14,  Simulate Errors: 0,  Build Error Code: 0
