{
  "creator": "Yosys 0.48+51 (git sha1 17a53b838, g++ 12.2.0-14 -fPIC -O3)",
  "modules": {
    "$__ABC9_DELAY": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/abc9_model.v:2.1-7.10"
      },
      "parameter_default_values": {
        "DELAY": "00000000000000000000000000000000"
      },
      "ports": {
        "I": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
        "$specify$671": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000000001",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000000000000000",
            "T_FALL_MIN": "00000000000000000000000000000000",
            "T_FALL_TYP": "00000000000000000000000000000000",
            "T_RISE_MAX": "00000000000000000000000000000000",
            "T_RISE_MIN": "00000000000000000000000000000000",
            "T_RISE_TYP": "00000000000000000000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/abc9_model.v:5.5-5.22"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 3 ],
            "EN": [ "1" ],
            "SRC": [ 2 ]
          }
        }
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/abc9_model.v:2.29-2.30"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/abc9_model.v:2.39-2.40"
          }
        }
      }
    },
    "$__ABC9_SCC_BREAKER": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/abc9_model.v:9.1-11.10"
      },
      "parameter_default_values": {
        "WIDTH": "00000000000000000000000000000000"
      },
      "ports": {
        "I": {
          "direction": "input",
          "offset": -1,
          "upto": 1,
          "bits": [ 2, 3 ]
        },
        "O": {
          "direction": "output",
          "offset": -1,
          "upto": 1,
          "bits": [ 4, 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 2, 3 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/abc9_model.v:9.47-9.48"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 4, 5 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/abc9_model.v:9.69-9.70"
          }
        }
      }
    },
    "$__DFF_N__$abc9_flop": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/abc9_model.v:14.1-20.10"
      },
      "ports": {
        "C": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Q": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "n1": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/abc9_model.v:14.36-14.37"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/abc9_model.v:14.39-14.40"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/abc9_model.v:14.42-14.43"
          }
        },
        "n1": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/abc9_model.v:14.52-14.54"
          }
        }
      }
    },
    "$__DFF_P__$abc9_flop": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/abc9_model.v:23.1-29.10"
      },
      "ports": {
        "C": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Q": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "n1": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "C": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/abc9_model.v:23.36-23.37"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/abc9_model.v:23.39-23.40"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/abc9_model.v:23.42-23.43"
          }
        },
        "n1": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/abc9_model.v:23.52-23.54"
          }
        }
      }
    },
    "$__MISTRAL_FF_SYNCONLY": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_flop": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_model.v:3.1-10.10"
      },
      "ports": {
        "DATAIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ENA": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "SCLR": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SLOAD": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "SDATA": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 8 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "CLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_model.v:4.19-4.22"
          }
        },
        "DATAIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_model.v:4.11-4.17"
          }
        },
        "ENA": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_model.v:4.24-4.27"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_model.v:5.16-5.17"
          }
        },
        "SCLR": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_model.v:4.29-4.33"
          }
        },
        "SDATA": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_model.v:4.42-4.47"
          }
        },
        "SLOAD": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_model.v:4.35-4.40"
          }
        }
      }
    },
    "$paramod\\MISTRAL_ALUT_ARITH\\LUT0=16'1010101010101010\\LUT1=16'0000000000000000": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "hdlname": "MISTRAL_ALUT_ARITH",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_sim.v:191.1-221.10"
      },
      "parameter_default_values": {
        "LUT0": "1010101010101010",
        "LUT1": "0000000000000000"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D0": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "CI": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "SO": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "CO": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_sim.v:191.38-191.39"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_sim.v:191.41-191.42"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_sim.v:191.44-191.45"
          }
        },
        "CI": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_sim.v:191.83-191.85"
          }
        },
        "CO": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_sim.v:191.132-191.134"
          }
        },
        "D0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_sim.v:191.47-191.49"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_sim.v:191.51-191.53"
          }
        },
        "SO": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_sim.v:191.99-191.101"
          }
        }
      }
    },
    "$paramod\\MISTRAL_ALUT_ARITH\\LUT0=16'1010101010101010\\LUT1=16'1100001111000011": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "hdlname": "MISTRAL_ALUT_ARITH",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_sim.v:191.1-221.10"
      },
      "parameter_default_values": {
        "LUT0": "1010101010101010",
        "LUT1": "1100001111000011"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D0": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "CI": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "SO": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "CO": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_sim.v:191.38-191.39"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_sim.v:191.41-191.42"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_sim.v:191.44-191.45"
          }
        },
        "CI": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_sim.v:191.83-191.85"
          }
        },
        "CO": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_sim.v:191.132-191.134"
          }
        },
        "D0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_sim.v:191.47-191.49"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_sim.v:191.51-191.53"
          }
        },
        "SO": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_sim.v:191.99-191.101"
          }
        }
      }
    },
    "GND": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/cyclonev/cells_sim.v:23.1-25.10"
      },
      "ports": {
        "G": {
          "direction": "output",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "G": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/cyclonev/cells_sim.v:23.20-23.21"
          }
        }
      }
    },
    "MED": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "top": "00000000000000000000000000000001",
        "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MED.sv:1.1-33.10"
      },
      "parameter_default_values": {
        "N_PIXELS": "00000000000000000000000000001001",
        "WIDTH": "00000000000000000000000000001000"
      },
      "ports": {
        "BYP": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "DSI": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "DI": {
          "direction": "input",
          "bits": [ 5, 6, 7, 8, 9, 10, 11, 12 ]
        },
        "DO": {
          "direction": "output",
          "bits": [ 13, 14, 15, 16, 17, 18, 19, 20 ]
        }
      },
      "cells": {
        "A_MISTRAL_FF_Q": {
          "hide_name": 0,
          "type": "MISTRAL_FF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MED.sv:23.1-31.4|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dff_map.v:12.16-12.121|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_map.v:14.28-14.135|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_unmap.v:9.12-9.132"
          },
          "port_directions": {
            "ACLR": "input",
            "CLK": "input",
            "DATAIN": "input",
            "ENA": "input",
            "Q": "output",
            "SCLR": "input",
            "SDATA": "input",
            "SLOAD": "input"
          },
          "connections": {
            "ACLR": [ "1" ],
            "CLK": [ 21 ],
            "DATAIN": [ 22 ],
            "ENA": [ 23 ],
            "Q": [ 24 ],
            "SCLR": [ "0" ],
            "SDATA": [ "0" ],
            "SLOAD": [ "0" ]
          }
        },
        "A_MISTRAL_FF_Q_1": {
          "hide_name": 0,
          "type": "MISTRAL_FF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MED.sv:23.1-31.4|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dff_map.v:12.16-12.121|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_map.v:14.28-14.135|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_unmap.v:9.12-9.132"
          },
          "port_directions": {
            "ACLR": "input",
            "CLK": "input",
            "DATAIN": "input",
            "ENA": "input",
            "Q": "output",
            "SCLR": "input",
            "SDATA": "input",
            "SLOAD": "input"
          },
          "connections": {
            "ACLR": [ "1" ],
            "CLK": [ 21 ],
            "DATAIN": [ 25 ],
            "ENA": [ 23 ],
            "Q": [ 26 ],
            "SCLR": [ "0" ],
            "SDATA": [ "0" ],
            "SLOAD": [ "0" ]
          }
        },
        "A_MISTRAL_FF_Q_2": {
          "hide_name": 0,
          "type": "MISTRAL_FF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MED.sv:23.1-31.4|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dff_map.v:12.16-12.121|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_map.v:14.28-14.135|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_unmap.v:9.12-9.132"
          },
          "port_directions": {
            "ACLR": "input",
            "CLK": "input",
            "DATAIN": "input",
            "ENA": "input",
            "Q": "output",
            "SCLR": "input",
            "SDATA": "input",
            "SLOAD": "input"
          },
          "connections": {
            "ACLR": [ "1" ],
            "CLK": [ 21 ],
            "DATAIN": [ 27 ],
            "ENA": [ 23 ],
            "Q": [ 28 ],
            "SCLR": [ "0" ],
            "SDATA": [ "0" ],
            "SLOAD": [ "0" ]
          }
        },
        "A_MISTRAL_FF_Q_3": {
          "hide_name": 0,
          "type": "MISTRAL_FF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MED.sv:23.1-31.4|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dff_map.v:12.16-12.121|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_map.v:14.28-14.135|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_unmap.v:9.12-9.132"
          },
          "port_directions": {
            "ACLR": "input",
            "CLK": "input",
            "DATAIN": "input",
            "ENA": "input",
            "Q": "output",
            "SCLR": "input",
            "SDATA": "input",
            "SLOAD": "input"
          },
          "connections": {
            "ACLR": [ "1" ],
            "CLK": [ 21 ],
            "DATAIN": [ 29 ],
            "ENA": [ 23 ],
            "Q": [ 30 ],
            "SCLR": [ "0" ],
            "SDATA": [ "0" ],
            "SLOAD": [ "0" ]
          }
        },
        "A_MISTRAL_FF_Q_4": {
          "hide_name": 0,
          "type": "MISTRAL_FF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MED.sv:23.1-31.4|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dff_map.v:12.16-12.121|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_map.v:14.28-14.135|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_unmap.v:9.12-9.132"
          },
          "port_directions": {
            "ACLR": "input",
            "CLK": "input",
            "DATAIN": "input",
            "ENA": "input",
            "Q": "output",
            "SCLR": "input",
            "SDATA": "input",
            "SLOAD": "input"
          },
          "connections": {
            "ACLR": [ "1" ],
            "CLK": [ 21 ],
            "DATAIN": [ 31 ],
            "ENA": [ 23 ],
            "Q": [ 32 ],
            "SCLR": [ "0" ],
            "SDATA": [ "0" ],
            "SLOAD": [ "0" ]
          }
        },
        "A_MISTRAL_FF_Q_5": {
          "hide_name": 0,
          "type": "MISTRAL_FF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MED.sv:23.1-31.4|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dff_map.v:12.16-12.121|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_map.v:14.28-14.135|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_unmap.v:9.12-9.132"
          },
          "port_directions": {
            "ACLR": "input",
            "CLK": "input",
            "DATAIN": "input",
            "ENA": "input",
            "Q": "output",
            "SCLR": "input",
            "SDATA": "input",
            "SLOAD": "input"
          },
          "connections": {
            "ACLR": [ "1" ],
            "CLK": [ 21 ],
            "DATAIN": [ 33 ],
            "ENA": [ 23 ],
            "Q": [ 34 ],
            "SCLR": [ "0" ],
            "SDATA": [ "0" ],
            "SLOAD": [ "0" ]
          }
        },
        "A_MISTRAL_FF_Q_6": {
          "hide_name": 0,
          "type": "MISTRAL_FF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MED.sv:23.1-31.4|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dff_map.v:12.16-12.121|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_map.v:14.28-14.135|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_unmap.v:9.12-9.132"
          },
          "port_directions": {
            "ACLR": "input",
            "CLK": "input",
            "DATAIN": "input",
            "ENA": "input",
            "Q": "output",
            "SCLR": "input",
            "SDATA": "input",
            "SLOAD": "input"
          },
          "connections": {
            "ACLR": [ "1" ],
            "CLK": [ 21 ],
            "DATAIN": [ 35 ],
            "ENA": [ 23 ],
            "Q": [ 36 ],
            "SCLR": [ "0" ],
            "SDATA": [ "0" ],
            "SLOAD": [ "0" ]
          }
        },
        "A_MISTRAL_FF_Q_7": {
          "hide_name": 0,
          "type": "MISTRAL_FF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MED.sv:23.1-31.4|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dff_map.v:12.16-12.121|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_map.v:14.28-14.135|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_unmap.v:9.12-9.132"
          },
          "port_directions": {
            "ACLR": "input",
            "CLK": "input",
            "DATAIN": "input",
            "ENA": "input",
            "Q": "output",
            "SCLR": "input",
            "SDATA": "input",
            "SLOAD": "input"
          },
          "connections": {
            "ACLR": [ "1" ],
            "CLK": [ 21 ],
            "DATAIN": [ 37 ],
            "ENA": [ 23 ],
            "Q": [ 38 ],
            "SCLR": [ "0" ],
            "SDATA": [ "0" ],
            "SLOAD": [ "0" ]
          }
        },
        "BYP_MISTRAL_IB_PAD": {
          "hide_name": 0,
          "type": "MISTRAL_IB",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "PAD": "input"
          },
          "connections": {
            "O": [ 39 ],
            "PAD": [ 2 ]
          }
        },
        "BYP_MISTRAL_IB_PAD_O_MISTRAL_ALUT3_A": {
          "hide_name": 0,
          "type": "MISTRAL_ALUT3",
          "parameters": {
            "LUT": "11111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_map.v:35.36-37.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "Q": "output"
          },
          "connections": {
            "A": [ 39 ],
            "B": [ 40 ],
            "C": [ 41 ],
            "Q": [ 23 ]
          }
        },
        "B_MISTRAL_FF_Q": {
          "hide_name": 0,
          "type": "MISTRAL_FF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MED.sv:23.1-31.4|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dff_map.v:12.16-12.121|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_map.v:14.28-14.135|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_unmap.v:9.12-9.132"
          },
          "port_directions": {
            "ACLR": "input",
            "CLK": "input",
            "DATAIN": "input",
            "ENA": "input",
            "Q": "output",
            "SCLR": "input",
            "SDATA": "input",
            "SLOAD": "input"
          },
          "connections": {
            "ACLR": [ "1" ],
            "CLK": [ 21 ],
            "DATAIN": [ 42 ],
            "ENA": [ "1" ],
            "Q": [ 22 ],
            "SCLR": [ "0" ],
            "SDATA": [ "0" ],
            "SLOAD": [ "0" ]
          }
        },
        "B_MISTRAL_FF_Q_1": {
          "hide_name": 0,
          "type": "MISTRAL_FF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MED.sv:23.1-31.4|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dff_map.v:12.16-12.121|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_map.v:14.28-14.135|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_unmap.v:9.12-9.132"
          },
          "port_directions": {
            "ACLR": "input",
            "CLK": "input",
            "DATAIN": "input",
            "ENA": "input",
            "Q": "output",
            "SCLR": "input",
            "SDATA": "input",
            "SLOAD": "input"
          },
          "connections": {
            "ACLR": [ "1" ],
            "CLK": [ 21 ],
            "DATAIN": [ 43 ],
            "ENA": [ "1" ],
            "Q": [ 25 ],
            "SCLR": [ "0" ],
            "SDATA": [ "0" ],
            "SLOAD": [ "0" ]
          }
        },
        "B_MISTRAL_FF_Q_2": {
          "hide_name": 0,
          "type": "MISTRAL_FF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MED.sv:23.1-31.4|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dff_map.v:12.16-12.121|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_map.v:14.28-14.135|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_unmap.v:9.12-9.132"
          },
          "port_directions": {
            "ACLR": "input",
            "CLK": "input",
            "DATAIN": "input",
            "ENA": "input",
            "Q": "output",
            "SCLR": "input",
            "SDATA": "input",
            "SLOAD": "input"
          },
          "connections": {
            "ACLR": [ "1" ],
            "CLK": [ 21 ],
            "DATAIN": [ 44 ],
            "ENA": [ "1" ],
            "Q": [ 27 ],
            "SCLR": [ "0" ],
            "SDATA": [ "0" ],
            "SLOAD": [ "0" ]
          }
        },
        "B_MISTRAL_FF_Q_3": {
          "hide_name": 0,
          "type": "MISTRAL_FF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MED.sv:23.1-31.4|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dff_map.v:12.16-12.121|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_map.v:14.28-14.135|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_unmap.v:9.12-9.132"
          },
          "port_directions": {
            "ACLR": "input",
            "CLK": "input",
            "DATAIN": "input",
            "ENA": "input",
            "Q": "output",
            "SCLR": "input",
            "SDATA": "input",
            "SLOAD": "input"
          },
          "connections": {
            "ACLR": [ "1" ],
            "CLK": [ 21 ],
            "DATAIN": [ 45 ],
            "ENA": [ "1" ],
            "Q": [ 29 ],
            "SCLR": [ "0" ],
            "SDATA": [ "0" ],
            "SLOAD": [ "0" ]
          }
        },
        "B_MISTRAL_FF_Q_4": {
          "hide_name": 0,
          "type": "MISTRAL_FF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MED.sv:23.1-31.4|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dff_map.v:12.16-12.121|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_map.v:14.28-14.135|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_unmap.v:9.12-9.132"
          },
          "port_directions": {
            "ACLR": "input",
            "CLK": "input",
            "DATAIN": "input",
            "ENA": "input",
            "Q": "output",
            "SCLR": "input",
            "SDATA": "input",
            "SLOAD": "input"
          },
          "connections": {
            "ACLR": [ "1" ],
            "CLK": [ 21 ],
            "DATAIN": [ 46 ],
            "ENA": [ "1" ],
            "Q": [ 31 ],
            "SCLR": [ "0" ],
            "SDATA": [ "0" ],
            "SLOAD": [ "0" ]
          }
        },
        "B_MISTRAL_FF_Q_5": {
          "hide_name": 0,
          "type": "MISTRAL_FF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MED.sv:23.1-31.4|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dff_map.v:12.16-12.121|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_map.v:14.28-14.135|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_unmap.v:9.12-9.132"
          },
          "port_directions": {
            "ACLR": "input",
            "CLK": "input",
            "DATAIN": "input",
            "ENA": "input",
            "Q": "output",
            "SCLR": "input",
            "SDATA": "input",
            "SLOAD": "input"
          },
          "connections": {
            "ACLR": [ "1" ],
            "CLK": [ 21 ],
            "DATAIN": [ 47 ],
            "ENA": [ "1" ],
            "Q": [ 33 ],
            "SCLR": [ "0" ],
            "SDATA": [ "0" ],
            "SLOAD": [ "0" ]
          }
        },
        "B_MISTRAL_FF_Q_6": {
          "hide_name": 0,
          "type": "MISTRAL_FF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MED.sv:23.1-31.4|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dff_map.v:12.16-12.121|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_map.v:14.28-14.135|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_unmap.v:9.12-9.132"
          },
          "port_directions": {
            "ACLR": "input",
            "CLK": "input",
            "DATAIN": "input",
            "ENA": "input",
            "Q": "output",
            "SCLR": "input",
            "SDATA": "input",
            "SLOAD": "input"
          },
          "connections": {
            "ACLR": [ "1" ],
            "CLK": [ 21 ],
            "DATAIN": [ 48 ],
            "ENA": [ "1" ],
            "Q": [ 35 ],
            "SCLR": [ "0" ],
            "SDATA": [ "0" ],
            "SLOAD": [ "0" ]
          }
        },
        "B_MISTRAL_FF_Q_7": {
          "hide_name": 0,
          "type": "MISTRAL_FF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MED.sv:23.1-31.4|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dff_map.v:12.16-12.121|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_map.v:14.28-14.135|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_unmap.v:9.12-9.132"
          },
          "port_directions": {
            "ACLR": "input",
            "CLK": "input",
            "DATAIN": "input",
            "ENA": "input",
            "Q": "output",
            "SCLR": "input",
            "SDATA": "input",
            "SLOAD": "input"
          },
          "connections": {
            "ACLR": [ "1" ],
            "CLK": [ 21 ],
            "DATAIN": [ 49 ],
            "ENA": [ "1" ],
            "Q": [ 37 ],
            "SCLR": [ "0" ],
            "SDATA": [ "0" ],
            "SLOAD": [ "0" ]
          }
        },
        "CLK_MISTRAL_IB_PAD": {
          "hide_name": 0,
          "type": "MISTRAL_IB",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "PAD": "input"
          },
          "connections": {
            "O": [ 50 ],
            "PAD": [ 4 ]
          }
        },
        "CLK_MISTRAL_IB_PAD_O_MISTRAL_CLKBUF_A": {
          "hide_name": 0,
          "type": "MISTRAL_CLKBUF",
          "parameters": {
          },
          "attributes": {
          },
          "port_directions": {
            "A": "input",
            "Q": "output"
          },
          "connections": {
            "A": [ 50 ],
            "Q": [ 21 ]
          }
        },
        "DO_MISTRAL_OB_PAD": {
          "hide_name": 0,
          "type": "MISTRAL_OB",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "PAD": "output"
          },
          "connections": {
            "I": [ 24 ],
            "PAD": [ 20 ]
          }
        },
        "DO_MISTRAL_OB_PAD_1": {
          "hide_name": 0,
          "type": "MISTRAL_OB",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "PAD": "output"
          },
          "connections": {
            "I": [ 26 ],
            "PAD": [ 19 ]
          }
        },
        "DO_MISTRAL_OB_PAD_2": {
          "hide_name": 0,
          "type": "MISTRAL_OB",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "PAD": "output"
          },
          "connections": {
            "I": [ 28 ],
            "PAD": [ 18 ]
          }
        },
        "DO_MISTRAL_OB_PAD_3": {
          "hide_name": 0,
          "type": "MISTRAL_OB",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "PAD": "output"
          },
          "connections": {
            "I": [ 30 ],
            "PAD": [ 17 ]
          }
        },
        "DO_MISTRAL_OB_PAD_4": {
          "hide_name": 0,
          "type": "MISTRAL_OB",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "PAD": "output"
          },
          "connections": {
            "I": [ 32 ],
            "PAD": [ 16 ]
          }
        },
        "DO_MISTRAL_OB_PAD_5": {
          "hide_name": 0,
          "type": "MISTRAL_OB",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "PAD": "output"
          },
          "connections": {
            "I": [ 34 ],
            "PAD": [ 15 ]
          }
        },
        "DO_MISTRAL_OB_PAD_6": {
          "hide_name": 0,
          "type": "MISTRAL_OB",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "PAD": "output"
          },
          "connections": {
            "I": [ 36 ],
            "PAD": [ 14 ]
          }
        },
        "DO_MISTRAL_OB_PAD_7": {
          "hide_name": 0,
          "type": "MISTRAL_OB",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "I": "input",
            "PAD": "output"
          },
          "connections": {
            "I": [ 38 ],
            "PAD": [ 13 ]
          }
        },
        "DSI_MISTRAL_IB_PAD": {
          "hide_name": 0,
          "type": "MISTRAL_IB",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "PAD": "input"
          },
          "connections": {
            "O": [ 51 ],
            "PAD": [ 3 ]
          }
        },
        "DSI_MISTRAL_IB_PAD_O_MISTRAL_ALUT3_Q": {
          "hide_name": 0,
          "type": "MISTRAL_ALUT3",
          "parameters": {
            "LUT": "11010000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_map.v:35.36-37.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "Q": "output"
          },
          "connections": {
            "A": [ 24 ],
            "B": [ 22 ],
            "C": [ 52 ],
            "Q": [ 41 ]
          }
        },
        "DSI_MISTRAL_IB_PAD_O_MISTRAL_ALUT3_Q_C_MISTRAL_ALUT_ARITH_SO": {
          "hide_name": 0,
          "type": "MISTRAL_ALUT_ARITH",
          "parameters": {
            "LUT0": "1010101010101010",
            "LUT1": "1100001111000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MCE.sv:8.15-8.20|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/arith_alm_map.v:58.7-63.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "CI": "input",
            "CO": "output",
            "D0": "input",
            "D1": "input",
            "SO": "output"
          },
          "connections": {
            "A": [ 24 ],
            "B": [ 22 ],
            "C": [ "1" ],
            "CI": [ 53 ],
            "CO": [ 54 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "SO": [ 52 ]
          }
        },
        "DSI_MISTRAL_IB_PAD_O_MISTRAL_ALUT3_Q_C_MISTRAL_ALUT_ARITH_SO_CI_MISTRAL_ALUT_ARITH_CO": {
          "hide_name": 0,
          "type": "MISTRAL_ALUT_ARITH",
          "parameters": {
            "LUT0": "1010101010101010",
            "LUT1": "1100001111000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MCE.sv:8.15-8.20|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/arith_alm_map.v:58.7-63.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "CI": "input",
            "CO": "output",
            "D0": "input",
            "D1": "input",
            "SO": "output"
          },
          "connections": {
            "A": [ 26 ],
            "B": [ 25 ],
            "C": [ "1" ],
            "CI": [ 55 ],
            "CO": [ 53 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "SO": [ 56 ]
          }
        },
        "DSI_MISTRAL_IB_PAD_O_MISTRAL_ALUT3_Q_C_MISTRAL_ALUT_ARITH_SO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO": {
          "hide_name": 0,
          "type": "MISTRAL_ALUT_ARITH",
          "parameters": {
            "LUT0": "1010101010101010",
            "LUT1": "1100001111000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MCE.sv:8.15-8.20|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/arith_alm_map.v:58.7-63.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "CI": "input",
            "CO": "output",
            "D0": "input",
            "D1": "input",
            "SO": "output"
          },
          "connections": {
            "A": [ 28 ],
            "B": [ 27 ],
            "C": [ "1" ],
            "CI": [ 57 ],
            "CO": [ 55 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "SO": [ 58 ]
          }
        },
        "DSI_MISTRAL_IB_PAD_O_MISTRAL_ALUT3_Q_C_MISTRAL_ALUT_ARITH_SO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO": {
          "hide_name": 0,
          "type": "MISTRAL_ALUT_ARITH",
          "parameters": {
            "LUT0": "1010101010101010",
            "LUT1": "1100001111000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MCE.sv:8.15-8.20|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/arith_alm_map.v:58.7-63.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "CI": "input",
            "CO": "output",
            "D0": "input",
            "D1": "input",
            "SO": "output"
          },
          "connections": {
            "A": [ 30 ],
            "B": [ 29 ],
            "C": [ "1" ],
            "CI": [ 59 ],
            "CO": [ 57 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "SO": [ 60 ]
          }
        },
        "DSI_MISTRAL_IB_PAD_O_MISTRAL_ALUT3_Q_C_MISTRAL_ALUT_ARITH_SO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO": {
          "hide_name": 0,
          "type": "MISTRAL_ALUT_ARITH",
          "parameters": {
            "LUT0": "1010101010101010",
            "LUT1": "1100001111000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MCE.sv:8.15-8.20|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/arith_alm_map.v:58.7-63.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "CI": "input",
            "CO": "output",
            "D0": "input",
            "D1": "input",
            "SO": "output"
          },
          "connections": {
            "A": [ 32 ],
            "B": [ 31 ],
            "C": [ "1" ],
            "CI": [ 61 ],
            "CO": [ 59 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "SO": [ 62 ]
          }
        },
        "DSI_MISTRAL_IB_PAD_O_MISTRAL_ALUT3_Q_C_MISTRAL_ALUT_ARITH_SO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO": {
          "hide_name": 0,
          "type": "MISTRAL_ALUT_ARITH",
          "parameters": {
            "LUT0": "1010101010101010",
            "LUT1": "1100001111000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MCE.sv:8.15-8.20|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/arith_alm_map.v:58.7-63.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "CI": "input",
            "CO": "output",
            "D0": "input",
            "D1": "input",
            "SO": "output"
          },
          "connections": {
            "A": [ 34 ],
            "B": [ 33 ],
            "C": [ "1" ],
            "CI": [ 63 ],
            "CO": [ 61 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "SO": [ 64 ]
          }
        },
        "DSI_MISTRAL_IB_PAD_O_MISTRAL_ALUT3_Q_C_MISTRAL_ALUT_ARITH_SO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO": {
          "hide_name": 0,
          "type": "MISTRAL_ALUT_ARITH",
          "parameters": {
            "LUT0": "1010101010101010",
            "LUT1": "1100001111000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MCE.sv:8.15-8.20|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/arith_alm_map.v:58.7-63.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "CI": "input",
            "CO": "output",
            "D0": "input",
            "D1": "input",
            "SO": "output"
          },
          "connections": {
            "A": [ 36 ],
            "B": [ 35 ],
            "C": [ "1" ],
            "CI": [ 65 ],
            "CO": [ 63 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "SO": [ 66 ]
          }
        },
        "DSI_MISTRAL_IB_PAD_O_MISTRAL_ALUT3_Q_C_MISTRAL_ALUT_ARITH_SO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO": {
          "hide_name": 0,
          "type": "MISTRAL_ALUT_ARITH",
          "parameters": {
            "LUT0": "1010101010101010",
            "LUT1": "1100001111000011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MCE.sv:8.15-8.20|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/arith_alm_map.v:58.7-63.6"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "CI": "input",
            "CO": "output",
            "D0": "input",
            "D1": "input",
            "SO": "output"
          },
          "connections": {
            "A": [ 38 ],
            "B": [ 37 ],
            "C": [ "1" ],
            "CI": [ 67 ],
            "CO": [ 65 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "SO": [ 68 ]
          }
        },
        "DSI_MISTRAL_IB_PAD_O_MISTRAL_ALUT3_Q_C_MISTRAL_ALUT_ARITH_SO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO": {
          "hide_name": 0,
          "type": "MISTRAL_ALUT_ARITH",
          "parameters": {
            "LUT0": "1010101010101010",
            "LUT1": "0000000000000000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MCE.sv:8.15-8.20|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/arith_alm_map.v:43.11-47.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "CI": "input",
            "CO": "output",
            "D0": "input",
            "D1": "input",
            "SO": "output"
          },
          "connections": {
            "A": [ "1" ],
            "B": [ "1" ],
            "C": [ "1" ],
            "CI": [ "0" ],
            "CO": [ 67 ],
            "D0": [ "1" ],
            "D1": [ "1" ],
            "SO": [ 69 ]
          }
        },
        "DSI_MISTRAL_IB_PAD_O_MISTRAL_ALUT3_Q_C_MISTRAL_ALUT_ARITH_SO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO_SO_MISTRAL_ALUT2_Q": {
          "hide_name": 0,
          "type": "MISTRAL_ALUT2",
          "parameters": {
            "LUT": "0110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_map.v:30.36-32.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "Q": "output"
          },
          "connections": {
            "A": [ 36 ],
            "B": [ 35 ],
            "Q": [ 70 ]
          }
        },
        "DSI_MISTRAL_IB_PAD_O_MISTRAL_ALUT3_Q_C_MISTRAL_ALUT_ARITH_SO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO_SO_MISTRAL_ALUT4_Q": {
          "hide_name": 0,
          "type": "MISTRAL_ALUT4",
          "parameters": {
            "LUT": "1101000000001101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_map.v:40.36-42.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "A": [ 28 ],
            "B": [ 27 ],
            "C": [ 30 ],
            "D": [ 29 ],
            "Q": [ 71 ]
          }
        },
        "DSI_MISTRAL_IB_PAD_O_MISTRAL_ALUT3_Q_C_MISTRAL_ALUT_ARITH_SO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO_SO_MISTRAL_ALUT6_Q": {
          "hide_name": 0,
          "type": "MISTRAL_ALUT6",
          "parameters": {
            "LUT": "1001100100001001000000000000000010011001000010011001100100001001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_map.v:50.36-52.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "E": "input",
            "F": "input",
            "Q": "output"
          },
          "connections": {
            "A": [ 26 ],
            "B": [ 25 ],
            "C": [ 32 ],
            "D": [ 31 ],
            "E": [ 33 ],
            "F": [ 34 ],
            "Q": [ 72 ]
          }
        },
        "DSI_MISTRAL_IB_PAD_O_MISTRAL_ALUT6_Q": {
          "hide_name": 0,
          "type": "MISTRAL_ALUT6",
          "parameters": {
            "LUT": "1011101110111011101110111011101110110010101110111011101110111011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_map.v:50.36-52.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "E": "input",
            "F": "input",
            "Q": "output"
          },
          "connections": {
            "A": [ 24 ],
            "B": [ 22 ],
            "C": [ 70 ],
            "D": [ 71 ],
            "E": [ 72 ],
            "F": [ 68 ],
            "Q": [ 40 ]
          }
        },
        "DSI_MISTRAL_IB_PAD_O_MISTRAL_IB_O": {
          "hide_name": 0,
          "type": "MISTRAL_IB",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "PAD": "input"
          },
          "connections": {
            "O": [ 73 ],
            "PAD": [ 10 ]
          }
        },
        "O_MUX1_MISTRAL_ALUT4_Q": {
          "hide_name": 0,
          "type": "MISTRAL_ALUT4",
          "parameters": {
            "LUT": "1100110010100000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_map.v:40.36-42.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "A": [ 24 ],
            "B": [ 74 ],
            "C": [ 22 ],
            "D": [ 51 ],
            "Q": [ 75 ]
          }
        },
        "O_MUX1_MISTRAL_ALUT4_Q_B_MISTRAL_IB_O": {
          "hide_name": 0,
          "type": "MISTRAL_IB",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "PAD": "input"
          },
          "connections": {
            "O": [ 74 ],
            "PAD": [ 12 ]
          }
        },
        "O_MUX1_MISTRAL_ALUT6_Q": {
          "hide_name": 0,
          "type": "MISTRAL_ALUT6",
          "parameters": {
            "LUT": "1110010011100100111001001110010011110101101000001110010011100100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_map.v:50.36-52.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "E": "input",
            "F": "input",
            "Q": "output"
          },
          "connections": {
            "A": [ 51 ],
            "B": [ 38 ],
            "C": [ 76 ],
            "D": [ 37 ],
            "E": [ 40 ],
            "F": [ 41 ],
            "Q": [ 77 ]
          }
        },
        "O_MUX1_MISTRAL_ALUT6_Q_1": {
          "hide_name": 0,
          "type": "MISTRAL_ALUT6",
          "parameters": {
            "LUT": "1100110010101010110011001010101011001100111100001100110010101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_map.v:50.36-52.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "E": "input",
            "F": "input",
            "Q": "output"
          },
          "connections": {
            "A": [ 36 ],
            "B": [ 78 ],
            "C": [ 35 ],
            "D": [ 51 ],
            "E": [ 40 ],
            "F": [ 41 ],
            "Q": [ 79 ]
          }
        },
        "O_MUX1_MISTRAL_ALUT6_Q_1_B_MISTRAL_IB_O": {
          "hide_name": 0,
          "type": "MISTRAL_IB",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "PAD": "input"
          },
          "connections": {
            "O": [ 78 ],
            "PAD": [ 6 ]
          }
        },
        "O_MUX1_MISTRAL_ALUT6_Q_2": {
          "hide_name": 0,
          "type": "MISTRAL_ALUT6",
          "parameters": {
            "LUT": "1111000011001100111100001100110011110000101010101111000011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_map.v:50.36-52.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "E": "input",
            "F": "input",
            "Q": "output"
          },
          "connections": {
            "A": [ 33 ],
            "B": [ 34 ],
            "C": [ 80 ],
            "D": [ 51 ],
            "E": [ 40 ],
            "F": [ 41 ],
            "Q": [ 81 ]
          }
        },
        "O_MUX1_MISTRAL_ALUT6_Q_2_C_MISTRAL_IB_O": {
          "hide_name": 0,
          "type": "MISTRAL_IB",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "PAD": "input"
          },
          "connections": {
            "O": [ 80 ],
            "PAD": [ 7 ]
          }
        },
        "O_MUX1_MISTRAL_ALUT6_Q_3": {
          "hide_name": 0,
          "type": "MISTRAL_ALUT6",
          "parameters": {
            "LUT": "1010101011001100101010101100110010101010111100001010101011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_map.v:50.36-52.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "E": "input",
            "F": "input",
            "Q": "output"
          },
          "connections": {
            "A": [ 82 ],
            "B": [ 32 ],
            "C": [ 31 ],
            "D": [ 51 ],
            "E": [ 40 ],
            "F": [ 41 ],
            "Q": [ 83 ]
          }
        },
        "O_MUX1_MISTRAL_ALUT6_Q_3_A_MISTRAL_IB_O": {
          "hide_name": 0,
          "type": "MISTRAL_IB",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "PAD": "input"
          },
          "connections": {
            "O": [ 82 ],
            "PAD": [ 8 ]
          }
        },
        "O_MUX1_MISTRAL_ALUT6_Q_4": {
          "hide_name": 0,
          "type": "MISTRAL_ALUT6",
          "parameters": {
            "LUT": "1010101011001100101010101100110010101010111100001010101011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_map.v:50.36-52.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "E": "input",
            "F": "input",
            "Q": "output"
          },
          "connections": {
            "A": [ 84 ],
            "B": [ 30 ],
            "C": [ 29 ],
            "D": [ 51 ],
            "E": [ 40 ],
            "F": [ 41 ],
            "Q": [ 85 ]
          }
        },
        "O_MUX1_MISTRAL_ALUT6_Q_4_A_MISTRAL_IB_O": {
          "hide_name": 0,
          "type": "MISTRAL_IB",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "PAD": "input"
          },
          "connections": {
            "O": [ 84 ],
            "PAD": [ 9 ]
          }
        },
        "O_MUX1_MISTRAL_ALUT6_Q_5": {
          "hide_name": 0,
          "type": "MISTRAL_ALUT6",
          "parameters": {
            "LUT": "1111000010101010111100001010101011110000110011001111000010101010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_map.v:50.36-52.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "E": "input",
            "F": "input",
            "Q": "output"
          },
          "connections": {
            "A": [ 28 ],
            "B": [ 27 ],
            "C": [ 73 ],
            "D": [ 51 ],
            "E": [ 40 ],
            "F": [ 41 ],
            "Q": [ 86 ]
          }
        },
        "O_MUX1_MISTRAL_ALUT6_Q_6": {
          "hide_name": 0,
          "type": "MISTRAL_ALUT6",
          "parameters": {
            "LUT": "1010101011001100101010101100110010101010111100001010101011001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_map.v:50.36-52.10"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "C": "input",
            "D": "input",
            "E": "input",
            "F": "input",
            "Q": "output"
          },
          "connections": {
            "A": [ 87 ],
            "B": [ 26 ],
            "C": [ 25 ],
            "D": [ 51 ],
            "E": [ 40 ],
            "F": [ 41 ],
            "Q": [ 88 ]
          }
        },
        "O_MUX1_MISTRAL_ALUT6_Q_6_A_MISTRAL_IB_O": {
          "hide_name": 0,
          "type": "MISTRAL_IB",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "PAD": "input"
          },
          "connections": {
            "O": [ 87 ],
            "PAD": [ 11 ]
          }
        },
        "O_MUX1_MISTRAL_ALUT6_Q_C_MISTRAL_IB_O": {
          "hide_name": 0,
          "type": "MISTRAL_IB",
          "parameters": {
          },
          "attributes": {
            "keep": "00000000000000000000000000000001"
          },
          "port_directions": {
            "O": "output",
            "PAD": "input"
          },
          "connections": {
            "O": [ 76 ],
            "PAD": [ 5 ]
          }
        },
        "regs[0]_MISTRAL_FF_Q": {
          "hide_name": 0,
          "type": "MISTRAL_FF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MED.sv:23.1-31.4|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dff_map.v:12.16-12.121|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_map.v:14.28-14.135|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_unmap.v:9.12-9.132"
          },
          "port_directions": {
            "ACLR": "input",
            "CLK": "input",
            "DATAIN": "input",
            "ENA": "input",
            "Q": "output",
            "SCLR": "input",
            "SDATA": "input",
            "SLOAD": "input"
          },
          "connections": {
            "ACLR": [ "1" ],
            "CLK": [ 21 ],
            "DATAIN": [ 75 ],
            "ENA": [ "1" ],
            "Q": [ 89 ],
            "SCLR": [ "0" ],
            "SDATA": [ "0" ],
            "SLOAD": [ "0" ]
          }
        },
        "regs[0]_MISTRAL_FF_Q_1": {
          "hide_name": 0,
          "type": "MISTRAL_FF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MED.sv:23.1-31.4|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dff_map.v:12.16-12.121|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_map.v:14.28-14.135|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_unmap.v:9.12-9.132"
          },
          "port_directions": {
            "ACLR": "input",
            "CLK": "input",
            "DATAIN": "input",
            "ENA": "input",
            "Q": "output",
            "SCLR": "input",
            "SDATA": "input",
            "SLOAD": "input"
          },
          "connections": {
            "ACLR": [ "1" ],
            "CLK": [ 21 ],
            "DATAIN": [ 88 ],
            "ENA": [ "1" ],
            "Q": [ 90 ],
            "SCLR": [ "0" ],
            "SDATA": [ "0" ],
            "SLOAD": [ "0" ]
          }
        },
        "regs[0]_MISTRAL_FF_Q_2": {
          "hide_name": 0,
          "type": "MISTRAL_FF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MED.sv:23.1-31.4|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dff_map.v:12.16-12.121|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_map.v:14.28-14.135|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_unmap.v:9.12-9.132"
          },
          "port_directions": {
            "ACLR": "input",
            "CLK": "input",
            "DATAIN": "input",
            "ENA": "input",
            "Q": "output",
            "SCLR": "input",
            "SDATA": "input",
            "SLOAD": "input"
          },
          "connections": {
            "ACLR": [ "1" ],
            "CLK": [ 21 ],
            "DATAIN": [ 86 ],
            "ENA": [ "1" ],
            "Q": [ 91 ],
            "SCLR": [ "0" ],
            "SDATA": [ "0" ],
            "SLOAD": [ "0" ]
          }
        },
        "regs[0]_MISTRAL_FF_Q_3": {
          "hide_name": 0,
          "type": "MISTRAL_FF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MED.sv:23.1-31.4|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dff_map.v:12.16-12.121|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_map.v:14.28-14.135|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_unmap.v:9.12-9.132"
          },
          "port_directions": {
            "ACLR": "input",
            "CLK": "input",
            "DATAIN": "input",
            "ENA": "input",
            "Q": "output",
            "SCLR": "input",
            "SDATA": "input",
            "SLOAD": "input"
          },
          "connections": {
            "ACLR": [ "1" ],
            "CLK": [ 21 ],
            "DATAIN": [ 85 ],
            "ENA": [ "1" ],
            "Q": [ 92 ],
            "SCLR": [ "0" ],
            "SDATA": [ "0" ],
            "SLOAD": [ "0" ]
          }
        },
        "regs[0]_MISTRAL_FF_Q_4": {
          "hide_name": 0,
          "type": "MISTRAL_FF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MED.sv:23.1-31.4|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dff_map.v:12.16-12.121|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_map.v:14.28-14.135|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_unmap.v:9.12-9.132"
          },
          "port_directions": {
            "ACLR": "input",
            "CLK": "input",
            "DATAIN": "input",
            "ENA": "input",
            "Q": "output",
            "SCLR": "input",
            "SDATA": "input",
            "SLOAD": "input"
          },
          "connections": {
            "ACLR": [ "1" ],
            "CLK": [ 21 ],
            "DATAIN": [ 83 ],
            "ENA": [ "1" ],
            "Q": [ 93 ],
            "SCLR": [ "0" ],
            "SDATA": [ "0" ],
            "SLOAD": [ "0" ]
          }
        },
        "regs[0]_MISTRAL_FF_Q_5": {
          "hide_name": 0,
          "type": "MISTRAL_FF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MED.sv:23.1-31.4|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dff_map.v:12.16-12.121|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_map.v:14.28-14.135|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_unmap.v:9.12-9.132"
          },
          "port_directions": {
            "ACLR": "input",
            "CLK": "input",
            "DATAIN": "input",
            "ENA": "input",
            "Q": "output",
            "SCLR": "input",
            "SDATA": "input",
            "SLOAD": "input"
          },
          "connections": {
            "ACLR": [ "1" ],
            "CLK": [ 21 ],
            "DATAIN": [ 81 ],
            "ENA": [ "1" ],
            "Q": [ 94 ],
            "SCLR": [ "0" ],
            "SDATA": [ "0" ],
            "SLOAD": [ "0" ]
          }
        },
        "regs[0]_MISTRAL_FF_Q_6": {
          "hide_name": 0,
          "type": "MISTRAL_FF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MED.sv:23.1-31.4|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dff_map.v:12.16-12.121|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_map.v:14.28-14.135|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_unmap.v:9.12-9.132"
          },
          "port_directions": {
            "ACLR": "input",
            "CLK": "input",
            "DATAIN": "input",
            "ENA": "input",
            "Q": "output",
            "SCLR": "input",
            "SDATA": "input",
            "SLOAD": "input"
          },
          "connections": {
            "ACLR": [ "1" ],
            "CLK": [ 21 ],
            "DATAIN": [ 79 ],
            "ENA": [ "1" ],
            "Q": [ 95 ],
            "SCLR": [ "0" ],
            "SDATA": [ "0" ],
            "SLOAD": [ "0" ]
          }
        },
        "regs[0]_MISTRAL_FF_Q_7": {
          "hide_name": 0,
          "type": "MISTRAL_FF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MED.sv:23.1-31.4|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dff_map.v:12.16-12.121|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_map.v:14.28-14.135|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_unmap.v:9.12-9.132"
          },
          "port_directions": {
            "ACLR": "input",
            "CLK": "input",
            "DATAIN": "input",
            "ENA": "input",
            "Q": "output",
            "SCLR": "input",
            "SDATA": "input",
            "SLOAD": "input"
          },
          "connections": {
            "ACLR": [ "1" ],
            "CLK": [ 21 ],
            "DATAIN": [ 77 ],
            "ENA": [ "1" ],
            "Q": [ 96 ],
            "SCLR": [ "0" ],
            "SDATA": [ "0" ],
            "SLOAD": [ "0" ]
          }
        },
        "regs[1]_MISTRAL_FF_Q": {
          "hide_name": 0,
          "type": "MISTRAL_FF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MED.sv:23.1-31.4|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dff_map.v:12.16-12.121|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_map.v:14.28-14.135|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_unmap.v:9.12-9.132"
          },
          "port_directions": {
            "ACLR": "input",
            "CLK": "input",
            "DATAIN": "input",
            "ENA": "input",
            "Q": "output",
            "SCLR": "input",
            "SDATA": "input",
            "SLOAD": "input"
          },
          "connections": {
            "ACLR": [ "1" ],
            "CLK": [ 21 ],
            "DATAIN": [ 89 ],
            "ENA": [ "1" ],
            "Q": [ 97 ],
            "SCLR": [ "0" ],
            "SDATA": [ "0" ],
            "SLOAD": [ "0" ]
          }
        },
        "regs[1]_MISTRAL_FF_Q_1": {
          "hide_name": 0,
          "type": "MISTRAL_FF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MED.sv:23.1-31.4|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dff_map.v:12.16-12.121|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_map.v:14.28-14.135|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_unmap.v:9.12-9.132"
          },
          "port_directions": {
            "ACLR": "input",
            "CLK": "input",
            "DATAIN": "input",
            "ENA": "input",
            "Q": "output",
            "SCLR": "input",
            "SDATA": "input",
            "SLOAD": "input"
          },
          "connections": {
            "ACLR": [ "1" ],
            "CLK": [ 21 ],
            "DATAIN": [ 90 ],
            "ENA": [ "1" ],
            "Q": [ 98 ],
            "SCLR": [ "0" ],
            "SDATA": [ "0" ],
            "SLOAD": [ "0" ]
          }
        },
        "regs[1]_MISTRAL_FF_Q_2": {
          "hide_name": 0,
          "type": "MISTRAL_FF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MED.sv:23.1-31.4|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dff_map.v:12.16-12.121|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_map.v:14.28-14.135|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_unmap.v:9.12-9.132"
          },
          "port_directions": {
            "ACLR": "input",
            "CLK": "input",
            "DATAIN": "input",
            "ENA": "input",
            "Q": "output",
            "SCLR": "input",
            "SDATA": "input",
            "SLOAD": "input"
          },
          "connections": {
            "ACLR": [ "1" ],
            "CLK": [ 21 ],
            "DATAIN": [ 91 ],
            "ENA": [ "1" ],
            "Q": [ 99 ],
            "SCLR": [ "0" ],
            "SDATA": [ "0" ],
            "SLOAD": [ "0" ]
          }
        },
        "regs[1]_MISTRAL_FF_Q_3": {
          "hide_name": 0,
          "type": "MISTRAL_FF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MED.sv:23.1-31.4|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dff_map.v:12.16-12.121|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_map.v:14.28-14.135|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_unmap.v:9.12-9.132"
          },
          "port_directions": {
            "ACLR": "input",
            "CLK": "input",
            "DATAIN": "input",
            "ENA": "input",
            "Q": "output",
            "SCLR": "input",
            "SDATA": "input",
            "SLOAD": "input"
          },
          "connections": {
            "ACLR": [ "1" ],
            "CLK": [ 21 ],
            "DATAIN": [ 92 ],
            "ENA": [ "1" ],
            "Q": [ 100 ],
            "SCLR": [ "0" ],
            "SDATA": [ "0" ],
            "SLOAD": [ "0" ]
          }
        },
        "regs[1]_MISTRAL_FF_Q_4": {
          "hide_name": 0,
          "type": "MISTRAL_FF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MED.sv:23.1-31.4|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dff_map.v:12.16-12.121|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_map.v:14.28-14.135|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_unmap.v:9.12-9.132"
          },
          "port_directions": {
            "ACLR": "input",
            "CLK": "input",
            "DATAIN": "input",
            "ENA": "input",
            "Q": "output",
            "SCLR": "input",
            "SDATA": "input",
            "SLOAD": "input"
          },
          "connections": {
            "ACLR": [ "1" ],
            "CLK": [ 21 ],
            "DATAIN": [ 93 ],
            "ENA": [ "1" ],
            "Q": [ 101 ],
            "SCLR": [ "0" ],
            "SDATA": [ "0" ],
            "SLOAD": [ "0" ]
          }
        },
        "regs[1]_MISTRAL_FF_Q_5": {
          "hide_name": 0,
          "type": "MISTRAL_FF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MED.sv:23.1-31.4|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dff_map.v:12.16-12.121|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_map.v:14.28-14.135|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_unmap.v:9.12-9.132"
          },
          "port_directions": {
            "ACLR": "input",
            "CLK": "input",
            "DATAIN": "input",
            "ENA": "input",
            "Q": "output",
            "SCLR": "input",
            "SDATA": "input",
            "SLOAD": "input"
          },
          "connections": {
            "ACLR": [ "1" ],
            "CLK": [ 21 ],
            "DATAIN": [ 94 ],
            "ENA": [ "1" ],
            "Q": [ 102 ],
            "SCLR": [ "0" ],
            "SDATA": [ "0" ],
            "SLOAD": [ "0" ]
          }
        },
        "regs[1]_MISTRAL_FF_Q_6": {
          "hide_name": 0,
          "type": "MISTRAL_FF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MED.sv:23.1-31.4|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dff_map.v:12.16-12.121|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_map.v:14.28-14.135|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_unmap.v:9.12-9.132"
          },
          "port_directions": {
            "ACLR": "input",
            "CLK": "input",
            "DATAIN": "input",
            "ENA": "input",
            "Q": "output",
            "SCLR": "input",
            "SDATA": "input",
            "SLOAD": "input"
          },
          "connections": {
            "ACLR": [ "1" ],
            "CLK": [ 21 ],
            "DATAIN": [ 95 ],
            "ENA": [ "1" ],
            "Q": [ 103 ],
            "SCLR": [ "0" ],
            "SDATA": [ "0" ],
            "SLOAD": [ "0" ]
          }
        },
        "regs[1]_MISTRAL_FF_Q_7": {
          "hide_name": 0,
          "type": "MISTRAL_FF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MED.sv:23.1-31.4|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dff_map.v:12.16-12.121|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_map.v:14.28-14.135|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_unmap.v:9.12-9.132"
          },
          "port_directions": {
            "ACLR": "input",
            "CLK": "input",
            "DATAIN": "input",
            "ENA": "input",
            "Q": "output",
            "SCLR": "input",
            "SDATA": "input",
            "SLOAD": "input"
          },
          "connections": {
            "ACLR": [ "1" ],
            "CLK": [ 21 ],
            "DATAIN": [ 96 ],
            "ENA": [ "1" ],
            "Q": [ 104 ],
            "SCLR": [ "0" ],
            "SDATA": [ "0" ],
            "SLOAD": [ "0" ]
          }
        },
        "regs[2]_MISTRAL_FF_Q": {
          "hide_name": 0,
          "type": "MISTRAL_FF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MED.sv:23.1-31.4|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dff_map.v:12.16-12.121|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_map.v:14.28-14.135|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_unmap.v:9.12-9.132"
          },
          "port_directions": {
            "ACLR": "input",
            "CLK": "input",
            "DATAIN": "input",
            "ENA": "input",
            "Q": "output",
            "SCLR": "input",
            "SDATA": "input",
            "SLOAD": "input"
          },
          "connections": {
            "ACLR": [ "1" ],
            "CLK": [ 21 ],
            "DATAIN": [ 97 ],
            "ENA": [ "1" ],
            "Q": [ 105 ],
            "SCLR": [ "0" ],
            "SDATA": [ "0" ],
            "SLOAD": [ "0" ]
          }
        },
        "regs[2]_MISTRAL_FF_Q_1": {
          "hide_name": 0,
          "type": "MISTRAL_FF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MED.sv:23.1-31.4|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dff_map.v:12.16-12.121|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_map.v:14.28-14.135|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_unmap.v:9.12-9.132"
          },
          "port_directions": {
            "ACLR": "input",
            "CLK": "input",
            "DATAIN": "input",
            "ENA": "input",
            "Q": "output",
            "SCLR": "input",
            "SDATA": "input",
            "SLOAD": "input"
          },
          "connections": {
            "ACLR": [ "1" ],
            "CLK": [ 21 ],
            "DATAIN": [ 98 ],
            "ENA": [ "1" ],
            "Q": [ 106 ],
            "SCLR": [ "0" ],
            "SDATA": [ "0" ],
            "SLOAD": [ "0" ]
          }
        },
        "regs[2]_MISTRAL_FF_Q_2": {
          "hide_name": 0,
          "type": "MISTRAL_FF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MED.sv:23.1-31.4|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dff_map.v:12.16-12.121|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_map.v:14.28-14.135|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_unmap.v:9.12-9.132"
          },
          "port_directions": {
            "ACLR": "input",
            "CLK": "input",
            "DATAIN": "input",
            "ENA": "input",
            "Q": "output",
            "SCLR": "input",
            "SDATA": "input",
            "SLOAD": "input"
          },
          "connections": {
            "ACLR": [ "1" ],
            "CLK": [ 21 ],
            "DATAIN": [ 99 ],
            "ENA": [ "1" ],
            "Q": [ 107 ],
            "SCLR": [ "0" ],
            "SDATA": [ "0" ],
            "SLOAD": [ "0" ]
          }
        },
        "regs[2]_MISTRAL_FF_Q_3": {
          "hide_name": 0,
          "type": "MISTRAL_FF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MED.sv:23.1-31.4|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dff_map.v:12.16-12.121|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_map.v:14.28-14.135|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_unmap.v:9.12-9.132"
          },
          "port_directions": {
            "ACLR": "input",
            "CLK": "input",
            "DATAIN": "input",
            "ENA": "input",
            "Q": "output",
            "SCLR": "input",
            "SDATA": "input",
            "SLOAD": "input"
          },
          "connections": {
            "ACLR": [ "1" ],
            "CLK": [ 21 ],
            "DATAIN": [ 100 ],
            "ENA": [ "1" ],
            "Q": [ 108 ],
            "SCLR": [ "0" ],
            "SDATA": [ "0" ],
            "SLOAD": [ "0" ]
          }
        },
        "regs[2]_MISTRAL_FF_Q_4": {
          "hide_name": 0,
          "type": "MISTRAL_FF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MED.sv:23.1-31.4|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dff_map.v:12.16-12.121|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_map.v:14.28-14.135|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_unmap.v:9.12-9.132"
          },
          "port_directions": {
            "ACLR": "input",
            "CLK": "input",
            "DATAIN": "input",
            "ENA": "input",
            "Q": "output",
            "SCLR": "input",
            "SDATA": "input",
            "SLOAD": "input"
          },
          "connections": {
            "ACLR": [ "1" ],
            "CLK": [ 21 ],
            "DATAIN": [ 101 ],
            "ENA": [ "1" ],
            "Q": [ 109 ],
            "SCLR": [ "0" ],
            "SDATA": [ "0" ],
            "SLOAD": [ "0" ]
          }
        },
        "regs[2]_MISTRAL_FF_Q_5": {
          "hide_name": 0,
          "type": "MISTRAL_FF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MED.sv:23.1-31.4|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dff_map.v:12.16-12.121|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_map.v:14.28-14.135|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_unmap.v:9.12-9.132"
          },
          "port_directions": {
            "ACLR": "input",
            "CLK": "input",
            "DATAIN": "input",
            "ENA": "input",
            "Q": "output",
            "SCLR": "input",
            "SDATA": "input",
            "SLOAD": "input"
          },
          "connections": {
            "ACLR": [ "1" ],
            "CLK": [ 21 ],
            "DATAIN": [ 102 ],
            "ENA": [ "1" ],
            "Q": [ 110 ],
            "SCLR": [ "0" ],
            "SDATA": [ "0" ],
            "SLOAD": [ "0" ]
          }
        },
        "regs[2]_MISTRAL_FF_Q_6": {
          "hide_name": 0,
          "type": "MISTRAL_FF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MED.sv:23.1-31.4|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dff_map.v:12.16-12.121|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_map.v:14.28-14.135|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_unmap.v:9.12-9.132"
          },
          "port_directions": {
            "ACLR": "input",
            "CLK": "input",
            "DATAIN": "input",
            "ENA": "input",
            "Q": "output",
            "SCLR": "input",
            "SDATA": "input",
            "SLOAD": "input"
          },
          "connections": {
            "ACLR": [ "1" ],
            "CLK": [ 21 ],
            "DATAIN": [ 103 ],
            "ENA": [ "1" ],
            "Q": [ 111 ],
            "SCLR": [ "0" ],
            "SDATA": [ "0" ],
            "SLOAD": [ "0" ]
          }
        },
        "regs[2]_MISTRAL_FF_Q_7": {
          "hide_name": 0,
          "type": "MISTRAL_FF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MED.sv:23.1-31.4|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dff_map.v:12.16-12.121|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_map.v:14.28-14.135|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_unmap.v:9.12-9.132"
          },
          "port_directions": {
            "ACLR": "input",
            "CLK": "input",
            "DATAIN": "input",
            "ENA": "input",
            "Q": "output",
            "SCLR": "input",
            "SDATA": "input",
            "SLOAD": "input"
          },
          "connections": {
            "ACLR": [ "1" ],
            "CLK": [ 21 ],
            "DATAIN": [ 104 ],
            "ENA": [ "1" ],
            "Q": [ 112 ],
            "SCLR": [ "0" ],
            "SDATA": [ "0" ],
            "SLOAD": [ "0" ]
          }
        },
        "regs[3]_MISTRAL_FF_Q": {
          "hide_name": 0,
          "type": "MISTRAL_FF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MED.sv:23.1-31.4|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dff_map.v:12.16-12.121|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_map.v:14.28-14.135|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_unmap.v:9.12-9.132"
          },
          "port_directions": {
            "ACLR": "input",
            "CLK": "input",
            "DATAIN": "input",
            "ENA": "input",
            "Q": "output",
            "SCLR": "input",
            "SDATA": "input",
            "SLOAD": "input"
          },
          "connections": {
            "ACLR": [ "1" ],
            "CLK": [ 21 ],
            "DATAIN": [ 105 ],
            "ENA": [ "1" ],
            "Q": [ 113 ],
            "SCLR": [ "0" ],
            "SDATA": [ "0" ],
            "SLOAD": [ "0" ]
          }
        },
        "regs[3]_MISTRAL_FF_Q_1": {
          "hide_name": 0,
          "type": "MISTRAL_FF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MED.sv:23.1-31.4|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dff_map.v:12.16-12.121|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_map.v:14.28-14.135|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_unmap.v:9.12-9.132"
          },
          "port_directions": {
            "ACLR": "input",
            "CLK": "input",
            "DATAIN": "input",
            "ENA": "input",
            "Q": "output",
            "SCLR": "input",
            "SDATA": "input",
            "SLOAD": "input"
          },
          "connections": {
            "ACLR": [ "1" ],
            "CLK": [ 21 ],
            "DATAIN": [ 106 ],
            "ENA": [ "1" ],
            "Q": [ 114 ],
            "SCLR": [ "0" ],
            "SDATA": [ "0" ],
            "SLOAD": [ "0" ]
          }
        },
        "regs[3]_MISTRAL_FF_Q_2": {
          "hide_name": 0,
          "type": "MISTRAL_FF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MED.sv:23.1-31.4|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dff_map.v:12.16-12.121|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_map.v:14.28-14.135|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_unmap.v:9.12-9.132"
          },
          "port_directions": {
            "ACLR": "input",
            "CLK": "input",
            "DATAIN": "input",
            "ENA": "input",
            "Q": "output",
            "SCLR": "input",
            "SDATA": "input",
            "SLOAD": "input"
          },
          "connections": {
            "ACLR": [ "1" ],
            "CLK": [ 21 ],
            "DATAIN": [ 107 ],
            "ENA": [ "1" ],
            "Q": [ 115 ],
            "SCLR": [ "0" ],
            "SDATA": [ "0" ],
            "SLOAD": [ "0" ]
          }
        },
        "regs[3]_MISTRAL_FF_Q_3": {
          "hide_name": 0,
          "type": "MISTRAL_FF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MED.sv:23.1-31.4|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dff_map.v:12.16-12.121|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_map.v:14.28-14.135|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_unmap.v:9.12-9.132"
          },
          "port_directions": {
            "ACLR": "input",
            "CLK": "input",
            "DATAIN": "input",
            "ENA": "input",
            "Q": "output",
            "SCLR": "input",
            "SDATA": "input",
            "SLOAD": "input"
          },
          "connections": {
            "ACLR": [ "1" ],
            "CLK": [ 21 ],
            "DATAIN": [ 108 ],
            "ENA": [ "1" ],
            "Q": [ 116 ],
            "SCLR": [ "0" ],
            "SDATA": [ "0" ],
            "SLOAD": [ "0" ]
          }
        },
        "regs[3]_MISTRAL_FF_Q_4": {
          "hide_name": 0,
          "type": "MISTRAL_FF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MED.sv:23.1-31.4|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dff_map.v:12.16-12.121|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_map.v:14.28-14.135|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_unmap.v:9.12-9.132"
          },
          "port_directions": {
            "ACLR": "input",
            "CLK": "input",
            "DATAIN": "input",
            "ENA": "input",
            "Q": "output",
            "SCLR": "input",
            "SDATA": "input",
            "SLOAD": "input"
          },
          "connections": {
            "ACLR": [ "1" ],
            "CLK": [ 21 ],
            "DATAIN": [ 109 ],
            "ENA": [ "1" ],
            "Q": [ 117 ],
            "SCLR": [ "0" ],
            "SDATA": [ "0" ],
            "SLOAD": [ "0" ]
          }
        },
        "regs[3]_MISTRAL_FF_Q_5": {
          "hide_name": 0,
          "type": "MISTRAL_FF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MED.sv:23.1-31.4|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dff_map.v:12.16-12.121|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_map.v:14.28-14.135|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_unmap.v:9.12-9.132"
          },
          "port_directions": {
            "ACLR": "input",
            "CLK": "input",
            "DATAIN": "input",
            "ENA": "input",
            "Q": "output",
            "SCLR": "input",
            "SDATA": "input",
            "SLOAD": "input"
          },
          "connections": {
            "ACLR": [ "1" ],
            "CLK": [ 21 ],
            "DATAIN": [ 110 ],
            "ENA": [ "1" ],
            "Q": [ 118 ],
            "SCLR": [ "0" ],
            "SDATA": [ "0" ],
            "SLOAD": [ "0" ]
          }
        },
        "regs[3]_MISTRAL_FF_Q_6": {
          "hide_name": 0,
          "type": "MISTRAL_FF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MED.sv:23.1-31.4|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dff_map.v:12.16-12.121|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_map.v:14.28-14.135|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_unmap.v:9.12-9.132"
          },
          "port_directions": {
            "ACLR": "input",
            "CLK": "input",
            "DATAIN": "input",
            "ENA": "input",
            "Q": "output",
            "SCLR": "input",
            "SDATA": "input",
            "SLOAD": "input"
          },
          "connections": {
            "ACLR": [ "1" ],
            "CLK": [ 21 ],
            "DATAIN": [ 111 ],
            "ENA": [ "1" ],
            "Q": [ 119 ],
            "SCLR": [ "0" ],
            "SDATA": [ "0" ],
            "SLOAD": [ "0" ]
          }
        },
        "regs[3]_MISTRAL_FF_Q_7": {
          "hide_name": 0,
          "type": "MISTRAL_FF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MED.sv:23.1-31.4|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dff_map.v:12.16-12.121|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_map.v:14.28-14.135|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_unmap.v:9.12-9.132"
          },
          "port_directions": {
            "ACLR": "input",
            "CLK": "input",
            "DATAIN": "input",
            "ENA": "input",
            "Q": "output",
            "SCLR": "input",
            "SDATA": "input",
            "SLOAD": "input"
          },
          "connections": {
            "ACLR": [ "1" ],
            "CLK": [ 21 ],
            "DATAIN": [ 112 ],
            "ENA": [ "1" ],
            "Q": [ 120 ],
            "SCLR": [ "0" ],
            "SDATA": [ "0" ],
            "SLOAD": [ "0" ]
          }
        },
        "regs[4]_MISTRAL_FF_Q": {
          "hide_name": 0,
          "type": "MISTRAL_FF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MED.sv:23.1-31.4|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dff_map.v:12.16-12.121|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_map.v:14.28-14.135|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_unmap.v:9.12-9.132"
          },
          "port_directions": {
            "ACLR": "input",
            "CLK": "input",
            "DATAIN": "input",
            "ENA": "input",
            "Q": "output",
            "SCLR": "input",
            "SDATA": "input",
            "SLOAD": "input"
          },
          "connections": {
            "ACLR": [ "1" ],
            "CLK": [ 21 ],
            "DATAIN": [ 113 ],
            "ENA": [ "1" ],
            "Q": [ 121 ],
            "SCLR": [ "0" ],
            "SDATA": [ "0" ],
            "SLOAD": [ "0" ]
          }
        },
        "regs[4]_MISTRAL_FF_Q_1": {
          "hide_name": 0,
          "type": "MISTRAL_FF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MED.sv:23.1-31.4|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dff_map.v:12.16-12.121|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_map.v:14.28-14.135|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_unmap.v:9.12-9.132"
          },
          "port_directions": {
            "ACLR": "input",
            "CLK": "input",
            "DATAIN": "input",
            "ENA": "input",
            "Q": "output",
            "SCLR": "input",
            "SDATA": "input",
            "SLOAD": "input"
          },
          "connections": {
            "ACLR": [ "1" ],
            "CLK": [ 21 ],
            "DATAIN": [ 114 ],
            "ENA": [ "1" ],
            "Q": [ 122 ],
            "SCLR": [ "0" ],
            "SDATA": [ "0" ],
            "SLOAD": [ "0" ]
          }
        },
        "regs[4]_MISTRAL_FF_Q_2": {
          "hide_name": 0,
          "type": "MISTRAL_FF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MED.sv:23.1-31.4|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dff_map.v:12.16-12.121|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_map.v:14.28-14.135|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_unmap.v:9.12-9.132"
          },
          "port_directions": {
            "ACLR": "input",
            "CLK": "input",
            "DATAIN": "input",
            "ENA": "input",
            "Q": "output",
            "SCLR": "input",
            "SDATA": "input",
            "SLOAD": "input"
          },
          "connections": {
            "ACLR": [ "1" ],
            "CLK": [ 21 ],
            "DATAIN": [ 115 ],
            "ENA": [ "1" ],
            "Q": [ 123 ],
            "SCLR": [ "0" ],
            "SDATA": [ "0" ],
            "SLOAD": [ "0" ]
          }
        },
        "regs[4]_MISTRAL_FF_Q_3": {
          "hide_name": 0,
          "type": "MISTRAL_FF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MED.sv:23.1-31.4|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dff_map.v:12.16-12.121|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_map.v:14.28-14.135|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_unmap.v:9.12-9.132"
          },
          "port_directions": {
            "ACLR": "input",
            "CLK": "input",
            "DATAIN": "input",
            "ENA": "input",
            "Q": "output",
            "SCLR": "input",
            "SDATA": "input",
            "SLOAD": "input"
          },
          "connections": {
            "ACLR": [ "1" ],
            "CLK": [ 21 ],
            "DATAIN": [ 116 ],
            "ENA": [ "1" ],
            "Q": [ 124 ],
            "SCLR": [ "0" ],
            "SDATA": [ "0" ],
            "SLOAD": [ "0" ]
          }
        },
        "regs[4]_MISTRAL_FF_Q_4": {
          "hide_name": 0,
          "type": "MISTRAL_FF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MED.sv:23.1-31.4|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dff_map.v:12.16-12.121|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_map.v:14.28-14.135|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_unmap.v:9.12-9.132"
          },
          "port_directions": {
            "ACLR": "input",
            "CLK": "input",
            "DATAIN": "input",
            "ENA": "input",
            "Q": "output",
            "SCLR": "input",
            "SDATA": "input",
            "SLOAD": "input"
          },
          "connections": {
            "ACLR": [ "1" ],
            "CLK": [ 21 ],
            "DATAIN": [ 117 ],
            "ENA": [ "1" ],
            "Q": [ 125 ],
            "SCLR": [ "0" ],
            "SDATA": [ "0" ],
            "SLOAD": [ "0" ]
          }
        },
        "regs[4]_MISTRAL_FF_Q_5": {
          "hide_name": 0,
          "type": "MISTRAL_FF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MED.sv:23.1-31.4|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dff_map.v:12.16-12.121|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_map.v:14.28-14.135|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_unmap.v:9.12-9.132"
          },
          "port_directions": {
            "ACLR": "input",
            "CLK": "input",
            "DATAIN": "input",
            "ENA": "input",
            "Q": "output",
            "SCLR": "input",
            "SDATA": "input",
            "SLOAD": "input"
          },
          "connections": {
            "ACLR": [ "1" ],
            "CLK": [ 21 ],
            "DATAIN": [ 118 ],
            "ENA": [ "1" ],
            "Q": [ 126 ],
            "SCLR": [ "0" ],
            "SDATA": [ "0" ],
            "SLOAD": [ "0" ]
          }
        },
        "regs[4]_MISTRAL_FF_Q_6": {
          "hide_name": 0,
          "type": "MISTRAL_FF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MED.sv:23.1-31.4|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dff_map.v:12.16-12.121|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_map.v:14.28-14.135|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_unmap.v:9.12-9.132"
          },
          "port_directions": {
            "ACLR": "input",
            "CLK": "input",
            "DATAIN": "input",
            "ENA": "input",
            "Q": "output",
            "SCLR": "input",
            "SDATA": "input",
            "SLOAD": "input"
          },
          "connections": {
            "ACLR": [ "1" ],
            "CLK": [ 21 ],
            "DATAIN": [ 119 ],
            "ENA": [ "1" ],
            "Q": [ 127 ],
            "SCLR": [ "0" ],
            "SDATA": [ "0" ],
            "SLOAD": [ "0" ]
          }
        },
        "regs[4]_MISTRAL_FF_Q_7": {
          "hide_name": 0,
          "type": "MISTRAL_FF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MED.sv:23.1-31.4|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dff_map.v:12.16-12.121|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_map.v:14.28-14.135|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_unmap.v:9.12-9.132"
          },
          "port_directions": {
            "ACLR": "input",
            "CLK": "input",
            "DATAIN": "input",
            "ENA": "input",
            "Q": "output",
            "SCLR": "input",
            "SDATA": "input",
            "SLOAD": "input"
          },
          "connections": {
            "ACLR": [ "1" ],
            "CLK": [ 21 ],
            "DATAIN": [ 120 ],
            "ENA": [ "1" ],
            "Q": [ 128 ],
            "SCLR": [ "0" ],
            "SDATA": [ "0" ],
            "SLOAD": [ "0" ]
          }
        },
        "regs[5]_MISTRAL_FF_Q": {
          "hide_name": 0,
          "type": "MISTRAL_FF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MED.sv:23.1-31.4|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dff_map.v:12.16-12.121|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_map.v:14.28-14.135|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_unmap.v:9.12-9.132"
          },
          "port_directions": {
            "ACLR": "input",
            "CLK": "input",
            "DATAIN": "input",
            "ENA": "input",
            "Q": "output",
            "SCLR": "input",
            "SDATA": "input",
            "SLOAD": "input"
          },
          "connections": {
            "ACLR": [ "1" ],
            "CLK": [ 21 ],
            "DATAIN": [ 121 ],
            "ENA": [ "1" ],
            "Q": [ 129 ],
            "SCLR": [ "0" ],
            "SDATA": [ "0" ],
            "SLOAD": [ "0" ]
          }
        },
        "regs[5]_MISTRAL_FF_Q_1": {
          "hide_name": 0,
          "type": "MISTRAL_FF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MED.sv:23.1-31.4|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dff_map.v:12.16-12.121|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_map.v:14.28-14.135|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_unmap.v:9.12-9.132"
          },
          "port_directions": {
            "ACLR": "input",
            "CLK": "input",
            "DATAIN": "input",
            "ENA": "input",
            "Q": "output",
            "SCLR": "input",
            "SDATA": "input",
            "SLOAD": "input"
          },
          "connections": {
            "ACLR": [ "1" ],
            "CLK": [ 21 ],
            "DATAIN": [ 122 ],
            "ENA": [ "1" ],
            "Q": [ 130 ],
            "SCLR": [ "0" ],
            "SDATA": [ "0" ],
            "SLOAD": [ "0" ]
          }
        },
        "regs[5]_MISTRAL_FF_Q_2": {
          "hide_name": 0,
          "type": "MISTRAL_FF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MED.sv:23.1-31.4|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dff_map.v:12.16-12.121|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_map.v:14.28-14.135|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_unmap.v:9.12-9.132"
          },
          "port_directions": {
            "ACLR": "input",
            "CLK": "input",
            "DATAIN": "input",
            "ENA": "input",
            "Q": "output",
            "SCLR": "input",
            "SDATA": "input",
            "SLOAD": "input"
          },
          "connections": {
            "ACLR": [ "1" ],
            "CLK": [ 21 ],
            "DATAIN": [ 123 ],
            "ENA": [ "1" ],
            "Q": [ 131 ],
            "SCLR": [ "0" ],
            "SDATA": [ "0" ],
            "SLOAD": [ "0" ]
          }
        },
        "regs[5]_MISTRAL_FF_Q_3": {
          "hide_name": 0,
          "type": "MISTRAL_FF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MED.sv:23.1-31.4|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dff_map.v:12.16-12.121|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_map.v:14.28-14.135|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_unmap.v:9.12-9.132"
          },
          "port_directions": {
            "ACLR": "input",
            "CLK": "input",
            "DATAIN": "input",
            "ENA": "input",
            "Q": "output",
            "SCLR": "input",
            "SDATA": "input",
            "SLOAD": "input"
          },
          "connections": {
            "ACLR": [ "1" ],
            "CLK": [ 21 ],
            "DATAIN": [ 124 ],
            "ENA": [ "1" ],
            "Q": [ 132 ],
            "SCLR": [ "0" ],
            "SDATA": [ "0" ],
            "SLOAD": [ "0" ]
          }
        },
        "regs[5]_MISTRAL_FF_Q_4": {
          "hide_name": 0,
          "type": "MISTRAL_FF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MED.sv:23.1-31.4|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dff_map.v:12.16-12.121|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_map.v:14.28-14.135|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_unmap.v:9.12-9.132"
          },
          "port_directions": {
            "ACLR": "input",
            "CLK": "input",
            "DATAIN": "input",
            "ENA": "input",
            "Q": "output",
            "SCLR": "input",
            "SDATA": "input",
            "SLOAD": "input"
          },
          "connections": {
            "ACLR": [ "1" ],
            "CLK": [ 21 ],
            "DATAIN": [ 125 ],
            "ENA": [ "1" ],
            "Q": [ 133 ],
            "SCLR": [ "0" ],
            "SDATA": [ "0" ],
            "SLOAD": [ "0" ]
          }
        },
        "regs[5]_MISTRAL_FF_Q_5": {
          "hide_name": 0,
          "type": "MISTRAL_FF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MED.sv:23.1-31.4|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dff_map.v:12.16-12.121|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_map.v:14.28-14.135|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_unmap.v:9.12-9.132"
          },
          "port_directions": {
            "ACLR": "input",
            "CLK": "input",
            "DATAIN": "input",
            "ENA": "input",
            "Q": "output",
            "SCLR": "input",
            "SDATA": "input",
            "SLOAD": "input"
          },
          "connections": {
            "ACLR": [ "1" ],
            "CLK": [ 21 ],
            "DATAIN": [ 126 ],
            "ENA": [ "1" ],
            "Q": [ 134 ],
            "SCLR": [ "0" ],
            "SDATA": [ "0" ],
            "SLOAD": [ "0" ]
          }
        },
        "regs[5]_MISTRAL_FF_Q_6": {
          "hide_name": 0,
          "type": "MISTRAL_FF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MED.sv:23.1-31.4|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dff_map.v:12.16-12.121|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_map.v:14.28-14.135|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_unmap.v:9.12-9.132"
          },
          "port_directions": {
            "ACLR": "input",
            "CLK": "input",
            "DATAIN": "input",
            "ENA": "input",
            "Q": "output",
            "SCLR": "input",
            "SDATA": "input",
            "SLOAD": "input"
          },
          "connections": {
            "ACLR": [ "1" ],
            "CLK": [ 21 ],
            "DATAIN": [ 127 ],
            "ENA": [ "1" ],
            "Q": [ 135 ],
            "SCLR": [ "0" ],
            "SDATA": [ "0" ],
            "SLOAD": [ "0" ]
          }
        },
        "regs[5]_MISTRAL_FF_Q_7": {
          "hide_name": 0,
          "type": "MISTRAL_FF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MED.sv:23.1-31.4|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dff_map.v:12.16-12.121|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_map.v:14.28-14.135|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_unmap.v:9.12-9.132"
          },
          "port_directions": {
            "ACLR": "input",
            "CLK": "input",
            "DATAIN": "input",
            "ENA": "input",
            "Q": "output",
            "SCLR": "input",
            "SDATA": "input",
            "SLOAD": "input"
          },
          "connections": {
            "ACLR": [ "1" ],
            "CLK": [ 21 ],
            "DATAIN": [ 128 ],
            "ENA": [ "1" ],
            "Q": [ 136 ],
            "SCLR": [ "0" ],
            "SDATA": [ "0" ],
            "SLOAD": [ "0" ]
          }
        },
        "regs[6]_MISTRAL_FF_Q": {
          "hide_name": 0,
          "type": "MISTRAL_FF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MED.sv:23.1-31.4|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dff_map.v:12.16-12.121|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_map.v:14.28-14.135|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_unmap.v:9.12-9.132"
          },
          "port_directions": {
            "ACLR": "input",
            "CLK": "input",
            "DATAIN": "input",
            "ENA": "input",
            "Q": "output",
            "SCLR": "input",
            "SDATA": "input",
            "SLOAD": "input"
          },
          "connections": {
            "ACLR": [ "1" ],
            "CLK": [ 21 ],
            "DATAIN": [ 129 ],
            "ENA": [ "1" ],
            "Q": [ 42 ],
            "SCLR": [ "0" ],
            "SDATA": [ "0" ],
            "SLOAD": [ "0" ]
          }
        },
        "regs[6]_MISTRAL_FF_Q_1": {
          "hide_name": 0,
          "type": "MISTRAL_FF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MED.sv:23.1-31.4|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dff_map.v:12.16-12.121|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_map.v:14.28-14.135|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_unmap.v:9.12-9.132"
          },
          "port_directions": {
            "ACLR": "input",
            "CLK": "input",
            "DATAIN": "input",
            "ENA": "input",
            "Q": "output",
            "SCLR": "input",
            "SDATA": "input",
            "SLOAD": "input"
          },
          "connections": {
            "ACLR": [ "1" ],
            "CLK": [ 21 ],
            "DATAIN": [ 130 ],
            "ENA": [ "1" ],
            "Q": [ 43 ],
            "SCLR": [ "0" ],
            "SDATA": [ "0" ],
            "SLOAD": [ "0" ]
          }
        },
        "regs[6]_MISTRAL_FF_Q_2": {
          "hide_name": 0,
          "type": "MISTRAL_FF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MED.sv:23.1-31.4|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dff_map.v:12.16-12.121|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_map.v:14.28-14.135|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_unmap.v:9.12-9.132"
          },
          "port_directions": {
            "ACLR": "input",
            "CLK": "input",
            "DATAIN": "input",
            "ENA": "input",
            "Q": "output",
            "SCLR": "input",
            "SDATA": "input",
            "SLOAD": "input"
          },
          "connections": {
            "ACLR": [ "1" ],
            "CLK": [ 21 ],
            "DATAIN": [ 131 ],
            "ENA": [ "1" ],
            "Q": [ 44 ],
            "SCLR": [ "0" ],
            "SDATA": [ "0" ],
            "SLOAD": [ "0" ]
          }
        },
        "regs[6]_MISTRAL_FF_Q_3": {
          "hide_name": 0,
          "type": "MISTRAL_FF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MED.sv:23.1-31.4|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dff_map.v:12.16-12.121|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_map.v:14.28-14.135|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_unmap.v:9.12-9.132"
          },
          "port_directions": {
            "ACLR": "input",
            "CLK": "input",
            "DATAIN": "input",
            "ENA": "input",
            "Q": "output",
            "SCLR": "input",
            "SDATA": "input",
            "SLOAD": "input"
          },
          "connections": {
            "ACLR": [ "1" ],
            "CLK": [ 21 ],
            "DATAIN": [ 132 ],
            "ENA": [ "1" ],
            "Q": [ 45 ],
            "SCLR": [ "0" ],
            "SDATA": [ "0" ],
            "SLOAD": [ "0" ]
          }
        },
        "regs[6]_MISTRAL_FF_Q_4": {
          "hide_name": 0,
          "type": "MISTRAL_FF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MED.sv:23.1-31.4|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dff_map.v:12.16-12.121|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_map.v:14.28-14.135|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_unmap.v:9.12-9.132"
          },
          "port_directions": {
            "ACLR": "input",
            "CLK": "input",
            "DATAIN": "input",
            "ENA": "input",
            "Q": "output",
            "SCLR": "input",
            "SDATA": "input",
            "SLOAD": "input"
          },
          "connections": {
            "ACLR": [ "1" ],
            "CLK": [ 21 ],
            "DATAIN": [ 133 ],
            "ENA": [ "1" ],
            "Q": [ 46 ],
            "SCLR": [ "0" ],
            "SDATA": [ "0" ],
            "SLOAD": [ "0" ]
          }
        },
        "regs[6]_MISTRAL_FF_Q_5": {
          "hide_name": 0,
          "type": "MISTRAL_FF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MED.sv:23.1-31.4|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dff_map.v:12.16-12.121|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_map.v:14.28-14.135|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_unmap.v:9.12-9.132"
          },
          "port_directions": {
            "ACLR": "input",
            "CLK": "input",
            "DATAIN": "input",
            "ENA": "input",
            "Q": "output",
            "SCLR": "input",
            "SDATA": "input",
            "SLOAD": "input"
          },
          "connections": {
            "ACLR": [ "1" ],
            "CLK": [ 21 ],
            "DATAIN": [ 134 ],
            "ENA": [ "1" ],
            "Q": [ 47 ],
            "SCLR": [ "0" ],
            "SDATA": [ "0" ],
            "SLOAD": [ "0" ]
          }
        },
        "regs[6]_MISTRAL_FF_Q_6": {
          "hide_name": 0,
          "type": "MISTRAL_FF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MED.sv:23.1-31.4|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dff_map.v:12.16-12.121|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_map.v:14.28-14.135|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_unmap.v:9.12-9.132"
          },
          "port_directions": {
            "ACLR": "input",
            "CLK": "input",
            "DATAIN": "input",
            "ENA": "input",
            "Q": "output",
            "SCLR": "input",
            "SDATA": "input",
            "SLOAD": "input"
          },
          "connections": {
            "ACLR": [ "1" ],
            "CLK": [ 21 ],
            "DATAIN": [ 135 ],
            "ENA": [ "1" ],
            "Q": [ 48 ],
            "SCLR": [ "0" ],
            "SDATA": [ "0" ],
            "SLOAD": [ "0" ]
          }
        },
        "regs[6]_MISTRAL_FF_Q_7": {
          "hide_name": 0,
          "type": "MISTRAL_FF",
          "parameters": {
          },
          "attributes": {
            "always_ff": "00000000000000000000000000000001",
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MED.sv:23.1-31.4|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dff_map.v:12.16-12.121|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_map.v:14.28-14.135|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/abc9_unmap.v:9.12-9.132"
          },
          "port_directions": {
            "ACLR": "input",
            "CLK": "input",
            "DATAIN": "input",
            "ENA": "input",
            "Q": "output",
            "SCLR": "input",
            "SDATA": "input",
            "SLOAD": "input"
          },
          "connections": {
            "ACLR": [ "1" ],
            "CLK": [ 21 ],
            "DATAIN": [ 136 ],
            "ENA": [ "1" ],
            "Q": [ 49 ],
            "SCLR": [ "0" ],
            "SDATA": [ "0" ],
            "SLOAD": [ "0" ]
          }
        }
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 38, 36, 34, 32, 30, 28, 26, 24 ],
          "attributes": {
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MED.sv:9.19-9.20"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 37, 35, 33, 31, 29, 27, 25, 22 ],
          "attributes": {
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MED.sv:9.21-9.22"
          }
        },
        "BYP": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MED.sv:2.28-2.31"
          }
        },
        "BYP_MISTRAL_IB_PAD_O": {
          "hide_name": 0,
          "bits": [ 39, 40, 41 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_map.v:7.19-7.20"
          }
        },
        "BYP_MISTRAL_IB_PAD_O_MISTRAL_ALUT3_A_Q": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MED.sv:4.28-4.31"
          }
        },
        "CLK_MISTRAL_IB_PAD_O": {
          "hide_name": 0,
          "bits": [ 50 ],
          "attributes": {
          }
        },
        "CLK_MISTRAL_IB_PAD_O_MISTRAL_CLKBUF_A_Q": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
          }
        },
        "DI": {
          "hide_name": 0,
          "bits": [ 5, 6, 7, 8, 9, 10, 11, 12 ],
          "attributes": {
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MED.sv:5.38-5.40"
          }
        },
        "DO": {
          "hide_name": 0,
          "bits": [ 13, 14, 15, 16, 17, 18, 19, 20 ],
          "attributes": {
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MED.sv:6.39-6.41"
          }
        },
        "DSI": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MED.sv:3.28-3.31"
          }
        },
        "DSI_MISTRAL_IB_PAD_O": {
          "hide_name": 0,
          "bits": [ 28, 27, 73, 51, 40, 41 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_map.v:7.19-7.20"
          }
        },
        "DSI_MISTRAL_IB_PAD_O_MISTRAL_ALUT3_Q_C": {
          "hide_name": 0,
          "bits": [ 24, 22, 52 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_map.v:7.19-7.20"
          }
        },
        "DSI_MISTRAL_IB_PAD_O_MISTRAL_ALUT3_Q_C_MISTRAL_ALUT_ARITH_SO_CI": {
          "hide_name": 0,
          "bits": [ 53 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MCE.sv:8.15-8.20|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/arith_alm_map.v:58.7-63.6|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_sim.v:191.132-191.134"
          }
        },
        "DSI_MISTRAL_IB_PAD_O_MISTRAL_ALUT3_Q_C_MISTRAL_ALUT_ARITH_SO_CI_MISTRAL_ALUT_ARITH_CO_CI": {
          "hide_name": 0,
          "bits": [ 55 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MCE.sv:8.15-8.20|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/arith_alm_map.v:58.7-63.6|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_sim.v:191.132-191.134"
          }
        },
        "DSI_MISTRAL_IB_PAD_O_MISTRAL_ALUT3_Q_C_MISTRAL_ALUT_ARITH_SO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO_CI": {
          "hide_name": 0,
          "bits": [ 57 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MCE.sv:8.15-8.20|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/arith_alm_map.v:58.7-63.6|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_sim.v:191.132-191.134"
          }
        },
        "DSI_MISTRAL_IB_PAD_O_MISTRAL_ALUT3_Q_C_MISTRAL_ALUT_ARITH_SO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO_CI": {
          "hide_name": 0,
          "bits": [ 59 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MCE.sv:8.15-8.20|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/arith_alm_map.v:58.7-63.6|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_sim.v:191.132-191.134"
          }
        },
        "DSI_MISTRAL_IB_PAD_O_MISTRAL_ALUT3_Q_C_MISTRAL_ALUT_ARITH_SO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO_CI": {
          "hide_name": 0,
          "bits": [ 61 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MCE.sv:8.15-8.20|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/arith_alm_map.v:58.7-63.6|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_sim.v:191.132-191.134"
          }
        },
        "DSI_MISTRAL_IB_PAD_O_MISTRAL_ALUT3_Q_C_MISTRAL_ALUT_ARITH_SO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO_CI": {
          "hide_name": 0,
          "bits": [ 63 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MCE.sv:8.15-8.20|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/arith_alm_map.v:58.7-63.6|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_sim.v:191.132-191.134"
          }
        },
        "DSI_MISTRAL_IB_PAD_O_MISTRAL_ALUT3_Q_C_MISTRAL_ALUT_ARITH_SO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO_CI": {
          "hide_name": 0,
          "bits": [ 65 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MCE.sv:8.15-8.20|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/arith_alm_map.v:58.7-63.6|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_sim.v:191.132-191.134"
          }
        },
        "DSI_MISTRAL_IB_PAD_O_MISTRAL_ALUT3_Q_C_MISTRAL_ALUT_ARITH_SO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO_CI": {
          "hide_name": 0,
          "bits": [ 67 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MCE.sv:8.15-8.20|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/arith_alm_map.v:43.11-47.10|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_sim.v:191.132-191.134"
          }
        },
        "DSI_MISTRAL_IB_PAD_O_MISTRAL_ALUT3_Q_C_MISTRAL_ALUT_ARITH_SO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO_SO": {
          "hide_name": 0,
          "bits": [ 69 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "DSI_MISTRAL_IB_PAD_O_MISTRAL_ALUT3_Q_C_MISTRAL_ALUT_ARITH_SO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO_SO": {
          "hide_name": 0,
          "bits": [ 24, 22, 70, 71, 72, 68 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_map.v:7.19-7.20"
          }
        },
        "DSI_MISTRAL_IB_PAD_O_MISTRAL_ALUT3_Q_C_MISTRAL_ALUT_ARITH_SO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO_SO": {
          "hide_name": 0,
          "bits": [ 66 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "DSI_MISTRAL_IB_PAD_O_MISTRAL_ALUT3_Q_C_MISTRAL_ALUT_ARITH_SO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO_SO": {
          "hide_name": 0,
          "bits": [ 64 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "DSI_MISTRAL_IB_PAD_O_MISTRAL_ALUT3_Q_C_MISTRAL_ALUT_ARITH_SO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO_SO": {
          "hide_name": 0,
          "bits": [ 62 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "DSI_MISTRAL_IB_PAD_O_MISTRAL_ALUT3_Q_C_MISTRAL_ALUT_ARITH_SO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO_SO": {
          "hide_name": 0,
          "bits": [ 60 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "DSI_MISTRAL_IB_PAD_O_MISTRAL_ALUT3_Q_C_MISTRAL_ALUT_ARITH_SO_CI_MISTRAL_ALUT_ARITH_CO_CI_MISTRAL_ALUT_ARITH_CO_SO": {
          "hide_name": 0,
          "bits": [ 58 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "DSI_MISTRAL_IB_PAD_O_MISTRAL_ALUT3_Q_C_MISTRAL_ALUT_ARITH_SO_CI_MISTRAL_ALUT_ARITH_CO_SO": {
          "hide_name": 0,
          "bits": [ 56 ],
          "attributes": {
            "unused_bits": "0 "
          }
        },
        "DSI_MISTRAL_IB_PAD_O_MISTRAL_ALUT3_Q_C_MISTRAL_ALUT_ARITH_SO_CO": {
          "hide_name": 0,
          "bits": [ 54 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MCE.sv:8.15-8.20|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/arith_alm_map.v:58.7-63.6|/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_sim.v:191.132-191.134",
            "unused_bits": "0 "
          }
        },
        "O_MUX1": {
          "hide_name": 0,
          "bits": [ 77, 79, 81, 83, 85, 86, 88, 75 ],
          "attributes": {
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MED.sv:9.31-9.37"
          }
        },
        "O_MUX1_MISTRAL_ALUT4_Q_B": {
          "hide_name": 0,
          "bits": [ 24, 74, 22, 51 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_map.v:7.19-7.20"
          }
        },
        "O_MUX1_MISTRAL_ALUT6_Q_1_B": {
          "hide_name": 0,
          "bits": [ 36, 78, 35, 51, 40, 41 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_map.v:7.19-7.20"
          }
        },
        "O_MUX1_MISTRAL_ALUT6_Q_2_C": {
          "hide_name": 0,
          "bits": [ 33, 34, 80, 51, 40, 41 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_map.v:7.19-7.20"
          }
        },
        "O_MUX1_MISTRAL_ALUT6_Q_3_A": {
          "hide_name": 0,
          "bits": [ 82, 32, 31, 51, 40, 41 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_map.v:7.19-7.20"
          }
        },
        "O_MUX1_MISTRAL_ALUT6_Q_4_A": {
          "hide_name": 0,
          "bits": [ 84, 30, 29, 51, 40, 41 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_map.v:7.19-7.20"
          }
        },
        "O_MUX1_MISTRAL_ALUT6_Q_6_A": {
          "hide_name": 0,
          "bits": [ 87, 26, 25, 51, 40, 41 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_map.v:7.19-7.20"
          }
        },
        "O_MUX1_MISTRAL_ALUT6_Q_C": {
          "hide_name": 0,
          "bits": [ 51, 38, 76, 37, 40, 41 ],
          "attributes": {
            "force_downto": "00000000000000000000000000000001",
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_map.v:7.19-7.20"
          }
        },
        "regs[0]": {
          "hide_name": 0,
          "bits": [ 96, 95, 94, 93, 92, 91, 90, 89 ],
          "attributes": {
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MED.sv:8.19-8.23"
          }
        },
        "regs[1]": {
          "hide_name": 0,
          "bits": [ 104, 103, 102, 101, 100, 99, 98, 97 ],
          "attributes": {
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MED.sv:8.19-8.23"
          }
        },
        "regs[2]": {
          "hide_name": 0,
          "bits": [ 112, 111, 110, 109, 108, 107, 106, 105 ],
          "attributes": {
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MED.sv:8.19-8.23"
          }
        },
        "regs[3]": {
          "hide_name": 0,
          "bits": [ 120, 119, 118, 117, 116, 115, 114, 113 ],
          "attributes": {
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MED.sv:8.19-8.23"
          }
        },
        "regs[4]": {
          "hide_name": 0,
          "bits": [ 128, 127, 126, 125, 124, 123, 122, 121 ],
          "attributes": {
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MED.sv:8.19-8.23"
          }
        },
        "regs[5]": {
          "hide_name": 0,
          "bits": [ 136, 135, 134, 133, 132, 131, 130, 129 ],
          "attributes": {
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MED.sv:8.19-8.23"
          }
        },
        "regs[6]": {
          "hide_name": 0,
          "bits": [ 49, 48, 47, 46, 45, 44, 43, 42 ],
          "attributes": {
            "src": "/cal/exterieurs/sagouzal-23/projse04/souhail-ait-fora/median/synthese/../src/MED.sv:8.19-8.23"
          }
        }
      }
    },
    "MISTRAL_ALUT2": {
      "attributes": {
        "abc9_lut": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_sim.v:161.1-174.10"
      },
      "parameter_default_values": {
        "LUT": "0000"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_sim.v:161.33-161.34"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_sim.v:161.36-161.37"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_sim.v:161.51-161.52"
          }
        }
      }
    },
    "MISTRAL_ALUT3": {
      "attributes": {
        "abc9_lut": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_sim.v:143.1-157.10"
      },
      "parameter_default_values": {
        "LUT": "00000000"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_sim.v:143.33-143.34"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_sim.v:143.36-143.37"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_sim.v:143.39-143.40"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_sim.v:143.54-143.55"
          }
        }
      }
    },
    "MISTRAL_ALUT4": {
      "attributes": {
        "abc9_lut": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_sim.v:124.1-139.10"
      },
      "parameter_default_values": {
        "LUT": "0000000000000000"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 6 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_sim.v:124.33-124.34"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_sim.v:124.36-124.37"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_sim.v:124.39-124.40"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_sim.v:124.42-124.43"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_sim.v:124.57-124.58"
          }
        }
      }
    },
    "MISTRAL_ALUT5": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_lut": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_sim.v:104.1-120.10"
      },
      "parameter_default_values": {
        "LUT": "00000000000000000000000000000000"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 7 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_sim.v:104.33-104.34"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_sim.v:104.36-104.37"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_sim.v:104.39-104.40"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_sim.v:104.42-104.43"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_sim.v:104.45-104.46"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_sim.v:104.60-104.61"
          }
        }
      }
    },
    "MISTRAL_ALUT6": {
      "attributes": {
        "abc9_lut": "00000000000000000000000000000010",
        "blackbox": "00000000000000000000000000000001",
        "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_sim.v:83.1-100.10"
      },
      "parameter_default_values": {
        "LUT": "0000000000000000000000000000000000000000000000000000000000000000"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "E": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "F": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 8 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_sim.v:83.33-83.34"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_sim.v:83.36-83.37"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_sim.v:83.39-83.40"
          }
        },
        "D": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_sim.v:83.42-83.43"
          }
        },
        "E": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_sim.v:83.45-83.46"
          }
        },
        "F": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_sim.v:83.48-83.49"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_sim.v:83.63-83.64"
          }
        }
      }
    },
    "MISTRAL_ALUT_ARITH": {
      "attributes": {
        "abc9_box": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_sim.v:191.1-221.10"
      },
      "parameter_default_values": {
        "LUT0": "0000000000000000",
        "LUT1": "0000000000000000"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "C": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "D0": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "D1": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "CI": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "SO": {
          "direction": "output",
          "bits": [ 8 ]
        },
        "CO": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_sim.v:191.38-191.39"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_sim.v:191.41-191.42"
          }
        },
        "C": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_sim.v:191.44-191.45"
          }
        },
        "CI": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_sim.v:191.83-191.85"
          }
        },
        "CO": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "abc9_carry": "00000000000000000000000000000001",
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_sim.v:191.132-191.134"
          }
        },
        "D0": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_sim.v:191.47-191.49"
          }
        },
        "D1": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_sim.v:191.51-191.53"
          }
        },
        "SO": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_sim.v:191.99-191.101"
          }
        }
      }
    },
    "MISTRAL_CLKBUF": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/misc_sim.v:16.1-21.10"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/misc_sim.v:17.13-17.14"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "clkbuf_driver": "00000000000000000000000000000001",
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/misc_sim.v:18.34-18.35"
          }
        }
      }
    },
    "MISTRAL_FF": {
      "attributes": {
        "abc9_box": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dff_sim.v:58.1-99.10"
      },
      "ports": {
        "DATAIN": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "CLK": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ACLR": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "ENA": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "SCLR": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "SLOAD": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "SDATA": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 9 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ACLR": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dff_sim.v:61.16-61.20"
          }
        },
        "CLK": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "clkbuf_sink": "00000000000000000000000000000001",
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dff_sim.v:60.34-60.37"
          }
        },
        "DATAIN": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dff_sim.v:59.16-59.22"
          }
        },
        "ENA": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dff_sim.v:61.22-61.25"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "init": "0",
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dff_sim.v:62.16-62.17"
          }
        },
        "SCLR": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dff_sim.v:61.27-61.31"
          }
        },
        "SDATA": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dff_sim.v:61.40-61.45"
          }
        },
        "SLOAD": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dff_sim.v:61.33-61.38"
          }
        }
      }
    },
    "MISTRAL_IB": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/misc_sim.v:1.1-3.10"
      },
      "ports": {
        "PAD": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "O": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/misc_sim.v:1.73-1.74"
          }
        },
        "PAD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/misc_sim.v:1.56-1.59"
          }
        }
      }
    },
    "MISTRAL_IO": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/misc_sim.v:9.1-12.10"
      },
      "ports": {
        "PAD": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "I": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "OE": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "O": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/misc_sim.v:9.72-9.73"
          }
        },
        "O": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/misc_sim.v:9.102-9.103"
          }
        },
        "OE": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/misc_sim.v:9.86-9.88"
          }
        },
        "PAD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/misc_sim.v:9.56-9.59"
          }
        }
      }
    },
    "MISTRAL_M10K": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/mem_sim.v:76.1-112.10"
      },
      "parameter_default_values": {
        "CFG_ABITS": "00000000000000000000000000001010",
        "CFG_DBITS": "00000000000000000000000000001010",
        "INIT": "00000000000000000000000000000000"
      },
      "ports": {
        "CLK1": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "A1ADDR": {
          "direction": "input",
          "bits": [ 3, 4, 5, 6, 7, 8, 9, 10, 11, 12 ]
        },
        "A1DATA": {
          "direction": "input",
          "bits": [ 13, 14, 15, 16, 17, 18, 19, 20, 21, 22 ]
        },
        "A1EN": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "B1ADDR": {
          "direction": "input",
          "bits": [ 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ]
        },
        "B1DATA": {
          "direction": "output",
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43 ]
        },
        "B1EN": {
          "direction": "input",
          "bits": [ 44 ]
        }
      },
      "cells": {
        "$specify$106": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001010",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001111101",
            "T_LIMIT_MIN": "00000000000000000000000001111101",
            "T_LIMIT_TYP": "00000000000000000000000001111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/mem_sim.v:93.5-93.39"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 3, 4, 5, 6, 7, 8, 9, 10, 11, 12 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$107": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001010",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001100001",
            "T_LIMIT_MIN": "00000000000000000000000001100001",
            "T_LIMIT_TYP": "00000000000000000000000001100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/mem_sim.v:94.5-94.38"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 13, 14, 15, 16, 17, 18, 19, 20, 21, 22 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$108": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010001100",
            "T_LIMIT_MIN": "00000000000000000000000010001100",
            "T_LIMIT_TYP": "00000000000000000000000010001100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/mem_sim.v:95.5-95.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 23 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$109": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001010",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000001111101",
            "T_LIMIT_MIN": "00000000000000000000000001111101",
            "T_LIMIT_TYP": "00000000000000000000000001111101"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/mem_sim.v:96.5-96.39"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$110": {
          "hide_name": 1,
          "type": "$specrule",
          "parameters": {
            "DST_PEN": "1",
            "DST_POL": "1",
            "DST_WIDTH": "00000000000000000000000000000001",
            "SRC_PEN": "0",
            "SRC_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "TYPE": "$setup",
            "T_LIMIT2_MAX": "00000000000000000000000000000000",
            "T_LIMIT2_MIN": "00000000000000000000000000000000",
            "T_LIMIT2_TYP": "00000000000000000000000000000000",
            "T_LIMIT_MAX": "00000000000000000000000010100001",
            "T_LIMIT_MIN": "00000000000000000000000010100001",
            "T_LIMIT_TYP": "00000000000000000000000010100001"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/mem_sim.v:97.5-97.37"
          },
          "port_directions": {
            "DST": "input",
            "DST_EN": "output",
            "SRC": "input",
            "SRC_EN": "output"
          },
          "connections": {
            "DST": [ 2 ],
            "DST_EN": [ "1" ],
            "SRC": [ 44 ],
            "SRC_EN": [ "1" ]
          }
        },
        "$specify$111": {
          "hide_name": 1,
          "type": "$specify3",
          "parameters": {
            "DAT_DST_PEN": "0",
            "DAT_DST_POL": "0",
            "DST_WIDTH": "00000000000000000000000000001010",
            "EDGE_EN": "1",
            "EDGE_POL": "1",
            "FULL": "0",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000000001",
            "T_FALL_MAX": "00000000000000000000001111101100",
            "T_FALL_MIN": "00000000000000000000001111101100",
            "T_FALL_TYP": "00000000000000000000001111101100",
            "T_RISE_MAX": "00000000000000000000001111101100",
            "T_RISE_MIN": "00000000000000000000001111101100",
            "T_RISE_TYP": "00000000000000000000001111101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/mem_sim.v:99.5-99.58"
          },
          "port_directions": {
            "DAT": "input",
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DAT": [ 13, 14, 15, 16, 17, 18, 19, 20, 21, 22 ],
            "DST": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43 ],
            "EN": [ 44 ],
            "SRC": [ 2 ]
          }
        }
      },
      "netnames": {
        "A1ADDR": {
          "hide_name": 0,
          "bits": [ 3, 4, 5, 6, 7, 8, 9, 10, 11, 12 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/mem_sim.v:84.28-84.34"
          }
        },
        "A1DATA": {
          "hide_name": 0,
          "bits": [ 13, 14, 15, 16, 17, 18, 19, 20, 21, 22 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/mem_sim.v:85.28-85.34"
          }
        },
        "A1EN": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/mem_sim.v:86.12-86.16"
          }
        },
        "B1ADDR": {
          "hide_name": 0,
          "bits": [ 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/mem_sim.v:84.36-84.42"
          }
        },
        "B1DATA": {
          "hide_name": 0,
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/mem_sim.v:87.28-87.34"
          }
        },
        "B1EN": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/mem_sim.v:86.18-86.22"
          }
        },
        "CLK1": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "clkbuf_sink": "00000000000000000000000000000001",
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/mem_sim.v:83.30-83.34"
          }
        }
      }
    },
    "MISTRAL_MLAB": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/mem_sim.v:45.1-70.10"
      },
      "ports": {
        "A1ADDR": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6 ]
        },
        "A1DATA": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "A1EN": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "CLK1": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "B1ADDR": {
          "direction": "input",
          "bits": [ 10, 11, 12, 13, 14 ]
        },
        "B1DATA": {
          "direction": "output",
          "bits": [ 15 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A1ADDR": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/mem_sim.v:45.38-45.44"
          }
        },
        "A1DATA": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/mem_sim.v:45.57-45.63"
          }
        },
        "A1EN": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/mem_sim.v:45.65-45.69"
          }
        },
        "B1ADDR": {
          "hide_name": 0,
          "bits": [ 10, 11, 12, 13, 14 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/mem_sim.v:47.22-47.28"
          }
        },
        "B1DATA": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/mem_sim.v:47.42-47.48"
          }
        },
        "CLK1": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "clkbuf_sink": "00000000000000000000000000000001",
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/mem_sim.v:46.34-46.38"
          }
        }
      }
    },
    "MISTRAL_MUL18X18": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dsp_sim.v:47.1-87.10"
      },
      "parameter_default_values": {
        "A_SIGNED": "00000000000000000000000000000001",
        "B_SIGNED": "00000000000000000000000000000001"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ]
        },
        "Y": {
          "direction": "output",
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ]
        }
      },
      "cells": {
        "$specify$94": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000100100",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010010",
            "T_FALL_MAX": "00000000000000000000110001101100",
            "T_FALL_MIN": "00000000000000000000110001101100",
            "T_FALL_TYP": "00000000000000000000110001101100",
            "T_RISE_MAX": "00000000000000000000110001101100",
            "T_RISE_MIN": "00000000000000000000110001101100",
            "T_RISE_TYP": "00000000000000000000110001101100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dsp_sim.v:54.5-54.21"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ],
            "EN": [ "1" ],
            "SRC": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ]
          }
        },
        "$specify$95": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000100100",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000010010",
            "T_FALL_MAX": "00000000000000000000111110001110",
            "T_FALL_MIN": "00000000000000000000111110001110",
            "T_FALL_TYP": "00000000000000000000111110001110",
            "T_RISE_MAX": "00000000000000000000111110001110",
            "T_RISE_MIN": "00000000000000000000111110001110",
            "T_RISE_TYP": "00000000000000000000111110001110"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dsp_sim.v:55.5-55.21"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ],
            "EN": [ "1" ],
            "SRC": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ]
          }
        }
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dsp_sim.v:47.43-47.44"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dsp_sim.v:47.64-47.65"
          }
        },
        "Y": {
          "hide_name": 0,
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dsp_sim.v:47.86-47.87"
          }
        }
      }
    },
    "MISTRAL_MUL27X27": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dsp_sim.v:4.1-44.10"
      },
      "parameter_default_values": {
        "A_SIGNED": "00000000000000000000000000000001",
        "B_SIGNED": "00000000000000000000000000000001"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55 ]
        },
        "Y": {
          "direction": "output",
          "bits": [ 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109 ]
        }
      },
      "cells": {
        "$specify$92": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000110110",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000011011",
            "T_FALL_MAX": "00000000000000000000111010010100",
            "T_FALL_MIN": "00000000000000000000111010010100",
            "T_FALL_TYP": "00000000000000000000111010010100",
            "T_RISE_MAX": "00000000000000000000111010010100",
            "T_RISE_MIN": "00000000000000000000111010010100",
            "T_RISE_TYP": "00000000000000000000111010010100"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dsp_sim.v:11.5-11.21"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109 ],
            "EN": [ "1" ],
            "SRC": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28 ]
          }
        },
        "$specify$93": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000110110",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000011011",
            "T_FALL_MAX": "00000000000000000000111101011000",
            "T_FALL_MIN": "00000000000000000000111101011000",
            "T_FALL_TYP": "00000000000000000000111101011000",
            "T_RISE_MAX": "00000000000000000000111101011000",
            "T_RISE_MIN": "00000000000000000000111101011000",
            "T_RISE_TYP": "00000000000000000000111101011000"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dsp_sim.v:12.5-12.21"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109 ],
            "EN": [ "1" ],
            "SRC": [ 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55 ]
          }
        }
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dsp_sim.v:4.43-4.44"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dsp_sim.v:4.64-4.65"
          }
        },
        "Y": {
          "hide_name": 0,
          "bits": [ 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dsp_sim.v:4.86-4.87"
          }
        }
      }
    },
    "MISTRAL_MUL9X9": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_box": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dsp_sim.v:90.1-130.10"
      },
      "parameter_default_values": {
        "A_SIGNED": "00000000000000000000000000000001",
        "B_SIGNED": "00000000000000000000000000000001"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10 ]
        },
        "B": {
          "direction": "input",
          "bits": [ 11, 12, 13, 14, 15, 16, 17, 18, 19 ]
        },
        "Y": {
          "direction": "output",
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ]
        }
      },
      "cells": {
        "$specify$96": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000010010",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001001",
            "T_FALL_MAX": "00000000000000000000101100000010",
            "T_FALL_MIN": "00000000000000000000101100000010",
            "T_FALL_TYP": "00000000000000000000101100000010",
            "T_RISE_MAX": "00000000000000000000101100000010",
            "T_RISE_MIN": "00000000000000000000101100000010",
            "T_RISE_TYP": "00000000000000000000101100000010"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dsp_sim.v:97.5-97.21"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
            "EN": [ "1" ],
            "SRC": [ 2, 3, 4, 5, 6, 7, 8, 9, 10 ]
          }
        },
        "$specify$97": {
          "hide_name": 1,
          "type": "$specify2",
          "parameters": {
            "DST_WIDTH": "00000000000000000000000000010010",
            "FULL": "1",
            "SRC_DST_PEN": "0",
            "SRC_DST_POL": "0",
            "SRC_WIDTH": "00000000000000000000000000001001",
            "T_FALL_MAX": "00000000000000000000101111101011",
            "T_FALL_MIN": "00000000000000000000101111101011",
            "T_FALL_TYP": "00000000000000000000101111101011",
            "T_RISE_MAX": "00000000000000000000101111101011",
            "T_RISE_MIN": "00000000000000000000101111101011",
            "T_RISE_TYP": "00000000000000000000101111101011"
          },
          "attributes": {
            "module_not_derived": "00000000000000000000000000000001",
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dsp_sim.v:98.5-98.21"
          },
          "port_directions": {
            "DST": "input",
            "EN": "input",
            "SRC": "input"
          },
          "connections": {
            "DST": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
            "EN": [ "1" ],
            "SRC": [ 11, 12, 13, 14, 15, 16, 17, 18, 19 ]
          }
        }
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dsp_sim.v:90.40-90.41"
          }
        },
        "B": {
          "hide_name": 0,
          "bits": [ 11, 12, 13, 14, 15, 16, 17, 18, 19 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dsp_sim.v:90.60-90.61"
          }
        },
        "Y": {
          "hide_name": 0,
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/dsp_sim.v:90.82-90.83"
          }
        }
      }
    },
    "MISTRAL_NOT": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "abc9_lut": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_sim.v:178.1-188.10"
      },
      "ports": {
        "A": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "Q": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "A": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_sim.v:178.31-178.32"
          }
        },
        "Q": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/alm_sim.v:178.46-178.47"
          }
        }
      }
    },
    "MISTRAL_OB": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/misc_sim.v:5.1-7.10"
      },
      "ports": {
        "PAD": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "I": {
          "direction": "input",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "I": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/misc_sim.v:5.73-5.74"
          }
        },
        "PAD": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/misc_sim.v:5.57-5.60"
          }
        }
      }
    },
    "VCC": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/cyclonev/cells_sim.v:19.1-21.10"
      },
      "ports": {
        "V": {
          "direction": "output",
          "bits": [ 2 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "V": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/cyclonev/cells_sim.v:19.20-19.21"
          }
        }
      }
    },
    "altddio_bidir": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:391.1-444.10"
      },
      "parameter_default_values": {
        "extend_oe_disable": "UNUSED",
        "implement_input_in_lcell": "UNUSED",
        "intended_device_family": "Stratix",
        "invert_output": "OFF",
        "lpm_hint": "UNUSED",
        "lpm_type": "altddio_bidir",
        "oe_reg": "UNUSED",
        "power_up_high": "OFF",
        "width": "00000000000000000000000000000001"
      },
      "ports": {
        "datain_h": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "datain_l": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "inclock": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "inclocken": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "outclock": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "outclocken": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "aset": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "aclr": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "sset": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "sclr": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "oe": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "dataout_h": {
          "direction": "output",
          "bits": [ 13 ]
        },
        "dataout_l": {
          "direction": "output",
          "bits": [ 14 ]
        },
        "combout": {
          "direction": "output",
          "bits": [ 15 ]
        },
        "oe_out": {
          "direction": "output",
          "bits": [ 16 ]
        },
        "dqsundelayedout": {
          "direction": "output",
          "bits": [ 17 ]
        },
        "padio": {
          "direction": "inout",
          "bits": [ 18 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "aclr": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:430.7-430.11"
          }
        },
        "aset": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:429.7-429.11"
          }
        },
        "combout": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:438.20-438.27"
          }
        },
        "datain_h": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:423.19-423.27"
          }
        },
        "datain_l": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:424.19-424.27"
          }
        },
        "dataout_h": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:436.20-436.29"
          }
        },
        "dataout_l": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:437.20-437.29"
          }
        },
        "dqsundelayedout": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:440.20-440.35"
          }
        },
        "inclock": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:425.7-425.14"
          }
        },
        "inclocken": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:426.7-426.16"
          }
        },
        "oe": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:433.7-433.9"
          }
        },
        "oe_out": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:439.20-439.26"
          }
        },
        "outclock": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:427.7-427.15"
          }
        },
        "outclocken": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:428.7-428.17"
          }
        },
        "padio": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:442.20-442.25"
          }
        },
        "sclr": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:432.7-432.11"
          }
        },
        "sset": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:431.7-431.11"
          }
        }
      }
    },
    "altddio_in": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:317.1-347.10"
      },
      "parameter_default_values": {
        "intended_device_family": "Stratix",
        "invert_input_clocks": "OFF",
        "lpm_hint": "UNUSED",
        "lpm_type": "altddio_in",
        "power_up_high": "OFF",
        "width": "00000000000000000000000000000001"
      },
      "ports": {
        "datain": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "inclock": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "inclocken": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "aset": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "aclr": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "sset": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "sclr": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "dataout_h": {
          "direction": "output",
          "bits": [ 9 ]
        },
        "dataout_l": {
          "direction": "output",
          "bits": [ 10 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "aclr": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:340.7-340.11"
          }
        },
        "aset": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:339.7-339.11"
          }
        },
        "datain": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:336.19-336.25"
          }
        },
        "dataout_h": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:344.20-344.29"
          }
        },
        "dataout_l": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:345.20-345.29"
          }
        },
        "inclock": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:337.7-337.14"
          }
        },
        "inclocken": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:338.7-338.16"
          }
        },
        "sclr": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:342.7-342.11"
          }
        },
        "sset": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:341.7-341.11"
          }
        }
      }
    },
    "altddio_out": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:351.1-387.10"
      },
      "parameter_default_values": {
        "extend_oe_disable": "UNUSED",
        "intended_device_family": "Stratix",
        "invert_output": "OFF",
        "lpm_hint": "UNUSED",
        "lpm_type": "altddio_out",
        "oe_reg": "UNUSED",
        "power_up_high": "OFF",
        "width": "00000000000000000000000000000001"
      },
      "ports": {
        "datain_h": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "datain_l": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "outclock": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "outclocken": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "aset": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "aclr": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "sset": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "sclr": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "oe": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "dataout": {
          "direction": "output",
          "bits": [ 11 ]
        },
        "oe_out": {
          "direction": "output",
          "bits": [ 12 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "aclr": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:379.7-379.11"
          }
        },
        "aset": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:378.7-378.11"
          }
        },
        "datain_h": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:374.19-374.27"
          }
        },
        "datain_l": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:375.19-375.27"
          }
        },
        "dataout": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:384.20-384.27"
          }
        },
        "oe": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:382.7-382.9"
          }
        },
        "oe_out": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:385.20-385.26"
          }
        },
        "outclock": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:376.7-376.15"
          }
        },
        "outclocken": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:377.7-377.17"
          }
        },
        "sclr": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:381.7-381.11"
          }
        },
        "sset": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:380.7-380.11"
          }
        }
      }
    },
    "altera_pll": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:5.1-301.10"
      },
      "parameter_default_values": {
        "c_cnt_bypass_en0": "false",
        "c_cnt_bypass_en1": "false",
        "c_cnt_bypass_en10": "false",
        "c_cnt_bypass_en11": "false",
        "c_cnt_bypass_en12": "false",
        "c_cnt_bypass_en13": "false",
        "c_cnt_bypass_en14": "false",
        "c_cnt_bypass_en15": "false",
        "c_cnt_bypass_en16": "false",
        "c_cnt_bypass_en17": "false",
        "c_cnt_bypass_en2": "false",
        "c_cnt_bypass_en3": "false",
        "c_cnt_bypass_en4": "false",
        "c_cnt_bypass_en5": "false",
        "c_cnt_bypass_en6": "false",
        "c_cnt_bypass_en7": "false",
        "c_cnt_bypass_en8": "false",
        "c_cnt_bypass_en9": "false",
        "c_cnt_hi_div0": "00000000000000000000000000000001",
        "c_cnt_hi_div1": "00000000000000000000000000000001",
        "c_cnt_hi_div10": "00000000000000000000000000000001",
        "c_cnt_hi_div11": "00000000000000000000000000000001",
        "c_cnt_hi_div12": "00000000000000000000000000000001",
        "c_cnt_hi_div13": "00000000000000000000000000000001",
        "c_cnt_hi_div14": "00000000000000000000000000000001",
        "c_cnt_hi_div15": "00000000000000000000000000000001",
        "c_cnt_hi_div16": "00000000000000000000000000000001",
        "c_cnt_hi_div17": "00000000000000000000000000000001",
        "c_cnt_hi_div2": "00000000000000000000000000000001",
        "c_cnt_hi_div3": "00000000000000000000000000000001",
        "c_cnt_hi_div4": "00000000000000000000000000000001",
        "c_cnt_hi_div5": "00000000000000000000000000000001",
        "c_cnt_hi_div6": "00000000000000000000000000000001",
        "c_cnt_hi_div7": "00000000000000000000000000000001",
        "c_cnt_hi_div8": "00000000000000000000000000000001",
        "c_cnt_hi_div9": "00000000000000000000000000000001",
        "c_cnt_in_src0": "ph_mux_clk",
        "c_cnt_in_src1": "ph_mux_clk",
        "c_cnt_in_src10": "ph_mux_clk",
        "c_cnt_in_src11": "ph_mux_clk",
        "c_cnt_in_src12": "ph_mux_clk",
        "c_cnt_in_src13": "ph_mux_clk",
        "c_cnt_in_src14": "ph_mux_clk",
        "c_cnt_in_src15": "ph_mux_clk",
        "c_cnt_in_src16": "ph_mux_clk",
        "c_cnt_in_src17": "ph_mux_clk",
        "c_cnt_in_src2": "ph_mux_clk",
        "c_cnt_in_src3": "ph_mux_clk",
        "c_cnt_in_src4": "ph_mux_clk",
        "c_cnt_in_src5": "ph_mux_clk",
        "c_cnt_in_src6": "ph_mux_clk",
        "c_cnt_in_src7": "ph_mux_clk",
        "c_cnt_in_src8": "ph_mux_clk",
        "c_cnt_in_src9": "ph_mux_clk",
        "c_cnt_lo_div0": "00000000000000000000000000000001",
        "c_cnt_lo_div1": "00000000000000000000000000000001",
        "c_cnt_lo_div10": "00000000000000000000000000000001",
        "c_cnt_lo_div11": "00000000000000000000000000000001",
        "c_cnt_lo_div12": "00000000000000000000000000000001",
        "c_cnt_lo_div13": "00000000000000000000000000000001",
        "c_cnt_lo_div14": "00000000000000000000000000000001",
        "c_cnt_lo_div15": "00000000000000000000000000000001",
        "c_cnt_lo_div16": "00000000000000000000000000000001",
        "c_cnt_lo_div17": "00000000000000000000000000000001",
        "c_cnt_lo_div2": "00000000000000000000000000000001",
        "c_cnt_lo_div3": "00000000000000000000000000000001",
        "c_cnt_lo_div4": "00000000000000000000000000000001",
        "c_cnt_lo_div5": "00000000000000000000000000000001",
        "c_cnt_lo_div6": "00000000000000000000000000000001",
        "c_cnt_lo_div7": "00000000000000000000000000000001",
        "c_cnt_lo_div8": "00000000000000000000000000000001",
        "c_cnt_lo_div9": "00000000000000000000000000000001",
        "c_cnt_odd_div_duty_en0": "false",
        "c_cnt_odd_div_duty_en1": "false",
        "c_cnt_odd_div_duty_en10": "false",
        "c_cnt_odd_div_duty_en11": "false",
        "c_cnt_odd_div_duty_en12": "false",
        "c_cnt_odd_div_duty_en13": "false",
        "c_cnt_odd_div_duty_en14": "false",
        "c_cnt_odd_div_duty_en15": "false",
        "c_cnt_odd_div_duty_en16": "false",
        "c_cnt_odd_div_duty_en17": "false",
        "c_cnt_odd_div_duty_en2": "false",
        "c_cnt_odd_div_duty_en3": "false",
        "c_cnt_odd_div_duty_en4": "false",
        "c_cnt_odd_div_duty_en5": "false",
        "c_cnt_odd_div_duty_en6": "false",
        "c_cnt_odd_div_duty_en7": "false",
        "c_cnt_odd_div_duty_en8": "false",
        "c_cnt_odd_div_duty_en9": "false",
        "c_cnt_ph_mux_prst0": "00000000000000000000000000000000",
        "c_cnt_ph_mux_prst1": "00000000000000000000000000000000",
        "c_cnt_ph_mux_prst10": "00000000000000000000000000000000",
        "c_cnt_ph_mux_prst11": "00000000000000000000000000000000",
        "c_cnt_ph_mux_prst12": "00000000000000000000000000000000",
        "c_cnt_ph_mux_prst13": "00000000000000000000000000000000",
        "c_cnt_ph_mux_prst14": "00000000000000000000000000000000",
        "c_cnt_ph_mux_prst15": "00000000000000000000000000000000",
        "c_cnt_ph_mux_prst16": "00000000000000000000000000000000",
        "c_cnt_ph_mux_prst17": "00000000000000000000000000000000",
        "c_cnt_ph_mux_prst2": "00000000000000000000000000000000",
        "c_cnt_ph_mux_prst3": "00000000000000000000000000000000",
        "c_cnt_ph_mux_prst4": "00000000000000000000000000000000",
        "c_cnt_ph_mux_prst5": "00000000000000000000000000000000",
        "c_cnt_ph_mux_prst6": "00000000000000000000000000000000",
        "c_cnt_ph_mux_prst7": "00000000000000000000000000000000",
        "c_cnt_ph_mux_prst8": "00000000000000000000000000000000",
        "c_cnt_ph_mux_prst9": "00000000000000000000000000000000",
        "c_cnt_prst0": "00000000000000000000000000000001",
        "c_cnt_prst1": "00000000000000000000000000000001",
        "c_cnt_prst10": "00000000000000000000000000000001",
        "c_cnt_prst11": "00000000000000000000000000000001",
        "c_cnt_prst12": "00000000000000000000000000000001",
        "c_cnt_prst13": "00000000000000000000000000000001",
        "c_cnt_prst14": "00000000000000000000000000000001",
        "c_cnt_prst15": "00000000000000000000000000000001",
        "c_cnt_prst16": "00000000000000000000000000000001",
        "c_cnt_prst17": "00000000000000000000000000000001",
        "c_cnt_prst2": "00000000000000000000000000000001",
        "c_cnt_prst3": "00000000000000000000000000000001",
        "c_cnt_prst4": "00000000000000000000000000000001",
        "c_cnt_prst5": "00000000000000000000000000000001",
        "c_cnt_prst6": "00000000000000000000000000000001",
        "c_cnt_prst7": "00000000000000000000000000000001",
        "c_cnt_prst8": "00000000000000000000000000000001",
        "c_cnt_prst9": "00000000000000000000000000000001",
        "clock_name_0": " ",
        "clock_name_1": " ",
        "clock_name_2": " ",
        "clock_name_3": " ",
        "clock_name_4": " ",
        "clock_name_5": " ",
        "clock_name_6": " ",
        "clock_name_7": " ",
        "clock_name_8": " ",
        "clock_name_global_0": "false",
        "clock_name_global_1": "false",
        "clock_name_global_2": "false",
        "clock_name_global_3": "false",
        "clock_name_global_4": "false",
        "clock_name_global_5": "false",
        "clock_name_global_6": "false",
        "clock_name_global_7": "false",
        "clock_name_global_8": "false",
        "data_rate": "00000000000000000000000000000000",
        "deserialization_factor": "00000000000000000000000000000100",
        "duty_cycle0": "00000000000000000000000000110010",
        "duty_cycle1": "00000000000000000000000000110010",
        "duty_cycle10": "00000000000000000000000000110010",
        "duty_cycle11": "00000000000000000000000000110010",
        "duty_cycle12": "00000000000000000000000000110010",
        "duty_cycle13": "00000000000000000000000000110010",
        "duty_cycle14": "00000000000000000000000000110010",
        "duty_cycle15": "00000000000000000000000000110010",
        "duty_cycle16": "00000000000000000000000000110010",
        "duty_cycle17": "00000000000000000000000000110010",
        "duty_cycle2": "00000000000000000000000000110010",
        "duty_cycle3": "00000000000000000000000000110010",
        "duty_cycle4": "00000000000000000000000000110010",
        "duty_cycle5": "00000000000000000000000000110010",
        "duty_cycle6": "00000000000000000000000000110010",
        "duty_cycle7": "00000000000000000000000000110010",
        "duty_cycle8": "00000000000000000000000000110010",
        "duty_cycle9": "00000000000000000000000000110010",
        "fractional_vco_multiplier": "false",
        "m_cnt_bypass_en": "false",
        "m_cnt_hi_div": "00000000000000000000000000000001",
        "m_cnt_lo_div": "00000000000000000000000000000001",
        "m_cnt_odd_div_duty_en": "false",
        "mimic_fbclk_type": "gclk",
        "n_cnt_bypass_en": "false",
        "n_cnt_hi_div": "00000000000000000000000000000001",
        "n_cnt_lo_div": "00000000000000000000000000000001",
        "n_cnt_odd_div_duty_en": "false",
        "number_of_clocks": "00000000000000000000000000000001",
        "operation_mode": "internal feedback",
        "output_clock_frequency0": "0 ps",
        "output_clock_frequency1": "0 ps",
        "output_clock_frequency10": "0 ps",
        "output_clock_frequency11": "0 ps",
        "output_clock_frequency12": "0 ps",
        "output_clock_frequency13": "0 ps",
        "output_clock_frequency14": "0 ps",
        "output_clock_frequency15": "0 ps",
        "output_clock_frequency16": "0 ps",
        "output_clock_frequency17": "0 ps",
        "output_clock_frequency2": "0 ps",
        "output_clock_frequency3": "0 ps",
        "output_clock_frequency4": "0 ps",
        "output_clock_frequency5": "0 ps",
        "output_clock_frequency6": "0 ps",
        "output_clock_frequency7": "0 ps",
        "output_clock_frequency8": "0 ps",
        "output_clock_frequency9": "0 ps",
        "phase_shift0": "0 ps",
        "phase_shift1": "0 ps",
        "phase_shift10": "0 ps",
        "phase_shift11": "0 ps",
        "phase_shift12": "0 ps",
        "phase_shift13": "0 ps",
        "phase_shift14": "0 ps",
        "phase_shift15": "0 ps",
        "phase_shift16": "0 ps",
        "phase_shift17": "0 ps",
        "phase_shift2": "0 ps",
        "phase_shift3": "0 ps",
        "phase_shift4": "0 ps",
        "phase_shift5": "0 ps",
        "phase_shift6": "0 ps",
        "phase_shift7": "0 ps",
        "phase_shift8": "0 ps",
        "phase_shift9": "0 ps",
        "pll_auto_clk_sw_en": "false",
        "pll_bw_sel": "low",
        "pll_bwctrl": "00000000000000000000000000000000",
        "pll_clk_loss_sw_en": "false",
        "pll_clk_sw_dly": "00000000000000000000000000000000",
        "pll_clkin_0_src": "clk_0",
        "pll_clkin_1_src": "clk_0",
        "pll_cp_current": "00000000000000000000000000000000",
        "pll_dsm_out_sel": "1st_order",
        "pll_extclk_0_cnt_src": "pll_extclk_cnt_src_vss",
        "pll_extclk_1_cnt_src": "pll_extclk_cnt_src_vss",
        "pll_fbclk_mux_1": "glb",
        "pll_fbclk_mux_2": "fb_1",
        "pll_fractional_cout": "00000000000000000000000000011000",
        "pll_fractional_division": "00000000000000000000000000000001",
        "pll_m_cnt_in_src": "ph_mux_clk",
        "pll_manu_clk_sw_en": "false",
        "pll_output_clk_frequency": "0 MHz",
        "pll_slf_rst": "false",
        "pll_subtype": "General",
        "pll_type": "General",
        "pll_vco_div": "00000000000000000000000000000001",
        "pll_vcoph_div": "00000000000000000000000000000001",
        "refclk1_frequency": "0 MHz",
        "reference_clock_frequency": "0 ps",
        "sim_additional_refclk_cycles_to_lock": "00000000000000000000000000000000"
      },
      "ports": {
        "refclk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "refclk1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "fbclk": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "rst": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "phase_en": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "updn": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "num_phase_shifts": {
          "direction": "input",
          "bits": [ 8, 9, 10 ]
        },
        "scanclk": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "cntsel": {
          "direction": "input",
          "bits": [ 12, 13, 14, 15, 16 ]
        },
        "reconfig_to_pll": {
          "direction": "input",
          "bits": [ 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80 ]
        },
        "extswitch": {
          "direction": "input",
          "bits": [ 81 ]
        },
        "adjpllin": {
          "direction": "input",
          "bits": [ 82 ]
        },
        "cclk": {
          "direction": "input",
          "bits": [ 83 ]
        },
        "outclk": {
          "direction": "output",
          "bits": [ 84 ]
        },
        "fboutclk": {
          "direction": "output",
          "bits": [ 85 ]
        },
        "locked": {
          "direction": "output",
          "bits": [ 86 ]
        },
        "phase_done": {
          "direction": "output",
          "bits": [ 87 ]
        },
        "reconfig_from_pll": {
          "direction": "output",
          "bits": [ 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151 ]
        },
        "activeclk": {
          "direction": "output",
          "bits": [ 152 ]
        },
        "clkbad": {
          "direction": "output",
          "bits": [ 153, 154 ]
        },
        "phout": {
          "direction": "output",
          "bits": [ 155, 156, 157, 158, 159, 160, 161, 162 ]
        },
        "lvds_clk": {
          "direction": "output",
          "bits": [ 163, 164 ]
        },
        "loaden": {
          "direction": "output",
          "bits": [ 165, 166 ]
        },
        "extclk_out": {
          "direction": "output",
          "bits": [ 167, 168 ]
        },
        "cascade_out": {
          "direction": "output",
          "bits": [ 169 ]
        },
        "zdbfbclk": {
          "direction": "inout",
          "bits": [ 170 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "activeclk": {
          "hide_name": 0,
          "bits": [ 152 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:289.15-289.24"
          }
        },
        "adjpllin": {
          "hide_name": 0,
          "bits": [ 82 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:280.14-280.22"
          }
        },
        "cascade_out": {
          "hide_name": 0,
          "bits": [ 169 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:295.42-295.53"
          }
        },
        "cclk": {
          "hide_name": 0,
          "bits": [ 83 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:281.14-281.18"
          }
        },
        "clkbad": {
          "hide_name": 0,
          "bits": [ 153, 154 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:290.21-290.27"
          }
        },
        "cntsel": {
          "hide_name": 0,
          "bits": [ 12, 13, 14, 15, 16 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:277.20-277.26"
          }
        },
        "extclk_out": {
          "hide_name": 0,
          "bits": [ 167, 168 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:294.18-294.28"
          }
        },
        "extswitch": {
          "hide_name": 0,
          "bits": [ 81 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:279.14-279.23"
          }
        },
        "fbclk": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:271.14-271.19"
          }
        },
        "fboutclk": {
          "hide_name": 0,
          "bits": [ 85 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:285.15-285.23"
          }
        },
        "loaden": {
          "hide_name": 0,
          "bits": [ 165, 166 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:293.17-293.23"
          }
        },
        "locked": {
          "hide_name": 0,
          "bits": [ 86 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:286.15-286.21"
          }
        },
        "lvds_clk": {
          "hide_name": 0,
          "bits": [ 163, 164 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:292.17-292.25"
          }
        },
        "num_phase_shifts": {
          "hide_name": 0,
          "bits": [ 8, 9, 10 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:275.20-275.36"
          }
        },
        "outclk": {
          "hide_name": 0,
          "bits": [ 84 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:284.42-284.48"
          }
        },
        "phase_done": {
          "hide_name": 0,
          "bits": [ 87 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:287.15-287.25"
          }
        },
        "phase_en": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:273.14-273.22"
          }
        },
        "phout": {
          "hide_name": 0,
          "bits": [ 155, 156, 157, 158, 159, 160, 161, 162 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:291.18-291.23"
          }
        },
        "reconfig_from_pll": {
          "hide_name": 0,
          "bits": [ 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:288.25-288.42"
          }
        },
        "reconfig_to_pll": {
          "hide_name": 0,
          "bits": [ 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:278.21-278.36"
          }
        },
        "refclk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:269.14-269.20"
          }
        },
        "refclk1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:270.14-270.21"
          }
        },
        "rst": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:272.14-272.17"
          }
        },
        "scanclk": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:276.14-276.21"
          }
        },
        "updn": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:274.14-274.18"
          }
        },
        "zdbfbclk": {
          "hide_name": 0,
          "bits": [ 170 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:298.11-298.19"
          }
        }
      }
    },
    "altera_std_synchronizer": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:305.1-314.10"
      },
      "parameter_default_values": {
        "depth": "00000000000000000000000000000010"
      },
      "ports": {
        "clk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "din": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "dout": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "reset_n": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "clk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:309.7-309.10"
          }
        },
        "din": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:311.7-311.10"
          }
        },
        "dout": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:312.8-312.12"
          }
        },
        "reset_n": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:310.7-310.14"
          }
        }
      }
    },
    "altiobuf_bidir": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:473.1-483.10"
      },
      "parameter_default_values": {
        "enable_bus_hold": "OFF",
        "number_of_channels": "00000000000000000000000000000001"
      },
      "ports": {
        "dataio": {
          "direction": "inout",
          "bits": [ 2 ]
        },
        "oe": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "datain": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "dataout": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "datain": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:479.32-479.38"
          }
        },
        "dataio": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:478.32-478.38"
          }
        },
        "dataout": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:480.33-480.40"
          }
        },
        "oe": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:481.32-481.34"
          }
        }
      }
    },
    "altiobuf_in": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:448.1-457.10"
      },
      "parameter_default_values": {
        "enable_bus_hold": "FALSE",
        "number_of_channels": "00000000000000000000000000000001",
        "use_differential_mode": "FALSE"
      },
      "ports": {
        "datain": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "dataout": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "datain": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:454.32-454.38"
          }
        },
        "dataout": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:455.33-455.40"
          }
        }
      }
    },
    "altiobuf_out": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:460.1-470.10"
      },
      "parameter_default_values": {
        "enable_bus_hold": "FALSE",
        "number_of_channels": "00000000000000000000000000000001",
        "use_differential_mode": "FALSE",
        "use_oe": "FALSE"
      },
      "ports": {
        "datain": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "dataout": {
          "direction": "output",
          "bits": [ 3 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "datain": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:467.32-467.38"
          }
        },
        "dataout": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:468.33-468.40"
          }
        }
      }
    },
    "altsyncram": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:486.1-539.10"
      },
      "parameter_default_values": {
        "address_aclr_b": "aclr0",
        "address_reg_b": " ",
        "byte_size": "00000000000000000000000000001000",
        "clock_enable_input_a": "clocken0",
        "clock_enable_input_b": "clocken0",
        "clock_enable_output_b": "clocken0",
        "intended_device_family": "auto",
        "lpm_type": "altsyncram",
        "numwords_a": "00000000000000000000000000000001",
        "numwords_b": "00000000000000000000000000000001",
        "operation_mode": "dual_port",
        "outdata_aclr_b": "aclr0",
        "outdata_reg_b": " ",
        "power_up_uninitialized": "false",
        "ram_block_type": "auto",
        "read_during_write_mode_mixed_ports": "dontcare",
        "width_a": "00000000000000000000000000000001",
        "width_b": "00000000000000000000000000000001",
        "width_byteena_a": "00000000000000000000000000000001",
        "widthad_a": "00000000000000000000000000000001",
        "widthad_b": "00000000000000000000000000000001"
      },
      "ports": {
        "clock0": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "clock1": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "address_a": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "data_a": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "rden_a": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "wren_a": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "byteena_a": {
          "direction": "input",
          "offset": -1,
          "upto": 1,
          "bits": [ 8, 9 ]
        },
        "q_a": {
          "direction": "output",
          "bits": [ 10 ]
        },
        "addressstall_a": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "address_b": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "data_b": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "rden_b": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "wren_b": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "byteena_b": {
          "direction": "input",
          "offset": -1,
          "upto": 1,
          "bits": [ 16, 17 ]
        },
        "q_b": {
          "direction": "output",
          "bits": [ 18 ]
        },
        "addressstall_b": {
          "direction": "input",
          "bits": [ 19 ]
        },
        "clocken0": {
          "direction": "input",
          "bits": [ 20 ]
        },
        "clocken1": {
          "direction": "input",
          "bits": [ 21 ]
        },
        "clocken2": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "clocken3": {
          "direction": "input",
          "bits": [ 23 ]
        },
        "aclr0": {
          "direction": "input",
          "bits": [ 24 ]
        },
        "aclr1": {
          "direction": "input",
          "bits": [ 25 ]
        },
        "eccstatus": {
          "direction": "output",
          "bits": [ 26 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "aclr0": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:534.7-534.12"
          }
        },
        "aclr1": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:535.7-535.12"
          }
        },
        "address_a": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:511.23-511.32"
          }
        },
        "address_b": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:522.23-522.32"
          }
        },
        "addressstall_a": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:516.7-516.21"
          }
        },
        "addressstall_b": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:525.7-525.21"
          }
        },
        "byteena_a": {
          "hide_name": 0,
          "bits": [ 8, 9 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:515.25-515.34"
          }
        },
        "byteena_b": {
          "hide_name": 0,
          "bits": [ 16, 17 ],
          "offset": -1,
          "upto": 1,
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:524.25-524.34"
          }
        },
        "clock0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:510.7-510.13"
          }
        },
        "clock1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:510.15-510.21"
          }
        },
        "clocken0": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:529.7-529.15"
          }
        },
        "clocken1": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:530.7-530.15"
          }
        },
        "clocken2": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:531.7-531.15"
          }
        },
        "clocken3": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:532.7-532.15"
          }
        },
        "data_a": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:512.21-512.27"
          }
        },
        "data_b": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:523.21-523.27"
          }
        },
        "eccstatus": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:537.8-537.17"
          }
        },
        "q_a": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:518.22-518.25"
          }
        },
        "q_b": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:527.22-527.25"
          }
        },
        "rden_a": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:513.7-513.13"
          }
        },
        "rden_b": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:521.7-521.13"
          }
        },
        "wren_a": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:514.7-514.13"
          }
        },
        "wren_b": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:520.7-520.13"
          }
        }
      }
    },
    "cyclone10gx_clkena": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:684.1-698.10"
      },
      "parameter_default_values": {
        "clock_type": "auto",
        "disable_mode": "low",
        "ena_register_mode": "always enabled",
        "ena_register_power_up": "high",
        "lpm_type": "cyclone10gx_clkena",
        "test_syn": "high"
      },
      "ports": {
        "inclk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "ena": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "enaout": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "outclk": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ena": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:694.7-694.10"
          }
        },
        "enaout": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:695.8-695.14"
          }
        },
        "inclk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:693.7-693.12"
          }
        },
        "outclk": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:696.8-696.14"
          }
        }
      }
    },
    "cyclone10gx_io_ibuf": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:632.1-644.10"
      },
      "parameter_default_values": {
        "bus_hold": "false",
        "differential_mode": "false",
        "lpm_type": "cyclone10gx_io_ibuf",
        "simulate_z_as": "Z"
      },
      "ports": {
        "i": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "ibar": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "dynamicterminationcontrol": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "o": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "dynamicterminationcontrol": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:641.7-641.32"
          }
        },
        "i": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:639.32-639.33"
          }
        },
        "ibar": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:640.32-640.36"
          }
        },
        "o": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:642.8-642.9"
          }
        }
      }
    },
    "cyclone10gx_io_obuf": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:647.1-664.10"
      },
      "parameter_default_values": {
        "bus_hold": "false",
        "lpm_type": "cyclone10gx_io_obuf",
        "open_drain_output": "false",
        "shift_series_termination_control": "false",
        "sim_dynamic_termination_control_is_connected": "false"
      },
      "ports": {
        "i": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "oe": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "dynamicterminationcontrol": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "seriesterminationcontrol": {
          "direction": "input",
          "bits": [ 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20 ]
        },
        "parallelterminationcontrol": {
          "direction": "input",
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ]
        },
        "devoe": {
          "direction": "input",
          "bits": [ 37 ]
        },
        "o": {
          "direction": "output",
          "bits": [ 38 ]
        },
        "obar": {
          "direction": "output",
          "bits": [ 39 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "devoe": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:657.7-657.12"
          }
        },
        "dynamicterminationcontrol": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:658.7-658.32"
          }
        },
        "i": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:655.7-655.8"
          }
        },
        "o": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:661.33-661.34"
          }
        },
        "obar": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:662.33-662.37"
          }
        },
        "oe": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:656.7-656.9"
          }
        },
        "parallelterminationcontrol": {
          "hide_name": 0,
          "bits": [ 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:660.14-660.40"
          }
        },
        "seriesterminationcontrol": {
          "hide_name": 0,
          "bits": [ 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:659.14-659.38"
          }
        }
      }
    },
    "cyclone10gx_mac": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:581.1-594.10"
      },
      "parameter_default_values": {
        "ax_width": "00000000000000000000000000010010",
        "ay_scan_in_width": "00000000000000000000000000010010",
        "operation_mode": "M18X18_FULL",
        "result_a_width": "00000000000000000000000000100100",
        "signed_max": "true",
        "signed_may": "true"
      },
      "ports": {
        "ax": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ]
        },
        "ay": {
          "direction": "input",
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ]
        },
        "resulta": {
          "direction": "output",
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ax": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:590.22-590.24"
          }
        },
        "ay": {
          "hide_name": 0,
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:591.30-591.32"
          }
        },
        "resulta": {
          "hide_name": 0,
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:592.29-592.36"
          }
        }
      }
    },
    "cyclonev_clkena": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:667.1-681.10"
      },
      "parameter_default_values": {
        "clock_type": "auto",
        "disable_mode": "low",
        "ena_register_mode": "always enabled",
        "ena_register_power_up": "high",
        "lpm_type": "cyclonev_clkena",
        "test_syn": "high"
      },
      "ports": {
        "inclk": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "ena": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "enaout": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "outclk": {
          "direction": "output",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ena": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:677.7-677.10"
          }
        },
        "enaout": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:678.8-678.14"
          }
        },
        "inclk": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:676.7-676.12"
          }
        },
        "outclk": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:679.8-679.14"
          }
        }
      }
    },
    "cyclonev_hps_interface_mpu_general_purpose": {
      "attributes": {
        "keep": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:712.1-717.10"
      },
      "ports": {
        "gp_in": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ]
        },
        "gp_out": {
          "direction": "output",
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "gp_in": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:714.14-714.19"
          }
        },
        "gp_out": {
          "hide_name": 0,
          "bits": [ 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:715.15-715.21"
          }
        }
      }
    },
    "cyclonev_io_ibuf": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/cyclonev/cells_sim.v:28.1-40.10"
      },
      "parameter_default_values": {
        "bus_hold": "false",
        "differential_mode": "false",
        "lpm_type": "cyclonev_io_ibuf",
        "simulate_z_as": "Z"
      },
      "ports": {
        "o": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "i": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "ibar": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "dynamicterminationcontrol": {
          "direction": "input",
          "bits": [ 5 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "dynamicterminationcontrol": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/cyclonev/cells_sim.v:32.10-32.35"
          }
        },
        "i": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/cyclonev/cells_sim.v:30.35-30.36"
          }
        },
        "ibar": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/cyclonev/cells_sim.v:31.35-31.39"
          }
        },
        "o": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/cyclonev/cells_sim.v:29.11-29.12"
          }
        }
      }
    },
    "cyclonev_io_obuf": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/cyclonev/cells_sim.v:43.1-57.10"
      },
      "parameter_default_values": {
        "bus_hold": "false",
        "lpm_type": "cyclonev_io_obuf",
        "open_drain_output": "false",
        "shift_series_termination_control": "false",
        "sim_dynamic_termination_control_is_connected": "false"
      },
      "ports": {
        "o": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "i": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "oe": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "dynamicterminationcontrol": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "seriesterminationcontrol": {
          "direction": "input",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21 ]
        },
        "parallelterminationcontrol": {
          "direction": "input",
          "bits": [ 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ]
        },
        "devoe": {
          "direction": "input",
          "bits": [ 38 ]
        },
        "obar": {
          "direction": "output",
          "bits": [ 39 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "devoe": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/cyclonev/cells_sim.v:47.10-47.15"
          }
        },
        "dynamicterminationcontrol": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/cyclonev/cells_sim.v:45.17-45.42"
          }
        },
        "i": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/cyclonev/cells_sim.v:45.10-45.11"
          }
        },
        "o": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/cyclonev/cells_sim.v:44.36-44.37"
          }
        },
        "obar": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "iopad_external_pin": "00000000000000000000000000000001",
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/cyclonev/cells_sim.v:48.36-48.40"
          }
        },
        "oe": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/cyclonev/cells_sim.v:45.13-45.15"
          }
        },
        "parallelterminationcontrol": {
          "hide_name": 0,
          "bits": [ 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/cyclonev/cells_sim.v:46.43-46.69"
          }
        },
        "seriesterminationcontrol": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/cyclonev/cells_sim.v:46.17-46.41"
          }
        }
      }
    },
    "cyclonev_lcell_comb": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/cyclonev/cells_sim.v:60.1-142.10"
      },
      "parameter_default_values": {
        "dont_touch": "off",
        "extended_lut": "off",
        "lpm_type": "cyclonev_lcell_comb",
        "lut_mask": "1111111111111111111111111111111111111111111111111111111111111111",
        "shared_arith": "off"
      },
      "ports": {
        "combout": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "cout": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "sumout": {
          "direction": "output",
          "bits": [ 4 ]
        },
        "shareout": {
          "direction": "output",
          "bits": [ 5 ]
        },
        "dataa": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "datab": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "datac": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "datad": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "datae": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "dataf": {
          "direction": "input",
          "bits": [ 11 ]
        },
        "datag": {
          "direction": "input",
          "bits": [ 12 ]
        },
        "cin": {
          "direction": "input",
          "bits": [ 13 ]
        },
        "sharein": {
          "direction": "input",
          "bits": [ 14 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "cin": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/cyclonev/cells_sim.v:63.31-63.34"
          }
        },
        "combout": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/cyclonev/cells_sim.v:61.11-61.18"
          }
        },
        "cout": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/cyclonev/cells_sim.v:61.20-61.24"
          }
        },
        "dataa": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/cyclonev/cells_sim.v:62.10-62.15"
          }
        },
        "datab": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/cyclonev/cells_sim.v:62.17-62.22"
          }
        },
        "datac": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/cyclonev/cells_sim.v:62.24-62.29"
          }
        },
        "datad": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/cyclonev/cells_sim.v:62.31-62.36"
          }
        },
        "datae": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/cyclonev/cells_sim.v:63.10-63.15"
          }
        },
        "dataf": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/cyclonev/cells_sim.v:63.17-63.22"
          }
        },
        "datag": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/cyclonev/cells_sim.v:63.24-63.29"
          }
        },
        "sharein": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/cyclonev/cells_sim.v:64.10-64.17"
          }
        },
        "shareout": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/cyclonev/cells_sim.v:61.34-61.42"
          }
        },
        "sumout": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/cyclonev/cells_sim.v:61.26-61.32"
          }
        }
      }
    },
    "cyclonev_mac": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:565.1-578.10"
      },
      "parameter_default_values": {
        "ax_width": "00000000000000000000000000001001",
        "ay_scan_in_width": "00000000000000000000000000001001",
        "operation_mode": "M9x9",
        "result_a_width": "00000000000000000000000000010010",
        "signed_max": "true",
        "signed_may": "true"
      },
      "ports": {
        "ax": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10 ]
        },
        "ay": {
          "direction": "input",
          "bits": [ 11, 12, 13, 14, 15, 16, 17, 18, 19 ]
        },
        "resulta": {
          "direction": "output",
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "ax": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:574.22-574.24"
          }
        },
        "ay": {
          "hide_name": 0,
          "bits": [ 11, 12, 13, 14, 15, 16, 17, 18, 19 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:575.30-575.32"
          }
        },
        "resulta": {
          "hide_name": 0,
          "bits": [ 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:576.29-576.36"
          }
        }
      }
    },
    "cyclonev_mlab_cell": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:542.1-562.10"
      },
      "parameter_default_values": {
        "address_width": "00000000000000000000000000000101",
        "byte_enable_mask_width": "00000000000000000000000000000001",
        "data_width": "00000000000000000000000000000001",
        "first_address": "00000000000000000000000000000000",
        "first_bit_number": "00000000000000000000000000000000",
        "last_address": "00000000000000000000000000011111",
        "logical_ram_depth": "00000000000000000000000000100000",
        "logical_ram_name": " ",
        "logical_ram_width": "00000000000000000000000000010100",
        "mem_init0": "0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000",
        "mixed_port_feed_through_mode": "new",
        "port_b_data_out_clock": "NONE"
      },
      "ports": {
        "portaaddr": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6 ]
        },
        "portadatain": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "portbaddr": {
          "direction": "input",
          "bits": [ 8, 9, 10, 11, 12 ]
        },
        "portbdataout": {
          "direction": "output",
          "bits": [ 13 ]
        },
        "ena0": {
          "direction": "input",
          "bits": [ 14 ]
        },
        "clk0": {
          "direction": "input",
          "bits": [ 15 ]
        },
        "clk1": {
          "direction": "input",
          "bits": [ 16 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "clk0": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:560.13-560.17"
          }
        },
        "clk1": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:560.19-560.23"
          }
        },
        "ena0": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:560.7-560.11"
          }
        },
        "portaaddr": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:557.27-557.36"
          }
        },
        "portadatain": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:558.24-558.35"
          }
        },
        "portbaddr": {
          "hide_name": 0,
          "bits": [ 8, 9, 10, 11, 12 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:557.38-557.47"
          }
        },
        "portbdataout": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:559.25-559.37"
          }
        }
      }
    },
    "cyclonev_oscillator": {
      "attributes": {
        "keep": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:702.1-708.10"
      },
      "ports": {
        "oscena": {
          "direction": "input",
          "bits": [ 2 ]
        },
        "clkout": {
          "direction": "output",
          "bits": [ 3 ]
        },
        "clkout1": {
          "direction": "output",
          "bits": [ 4 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "clkout": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:705.8-705.14"
          }
        },
        "clkout1": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:706.8-706.15"
          }
        },
        "oscena": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:704.7-704.13"
          }
        }
      }
    },
    "cyclonev_ram_block": {
      "attributes": {
        "dynports": "00000000000000000000000000000001",
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:597.1-629.10"
      },
      "parameter_default_values": {
        "logical_ram_name": " ",
        "mem_init0": " ",
        "mem_init1": " ",
        "mem_init2": " ",
        "mem_init3": " ",
        "mem_init4": " ",
        "operation_mode": "dual_port",
        "port_a_address_width": "00000000000000000000000000001010",
        "port_a_data_width": "00000000000000000000000000001010",
        "port_a_first_address": "00000000000000000000000000000000",
        "port_a_first_bit_number": "00000000000000000000000000000000",
        "port_a_last_address": "00000000000000000000001111111111",
        "port_a_logical_ram_depth": "00000000000000000000010000000000",
        "port_a_logical_ram_width": "00000000000000000000000000001010",
        "port_b_address_clock": "clock0",
        "port_b_address_width": "00000000000000000000000000001010",
        "port_b_data_width": "00000000000000000000000000001010",
        "port_b_first_address": "00000000000000000000000000000000",
        "port_b_first_bit_number": "00000000000000000000000000000000",
        "port_b_last_address": "00000000000000000000001111111111",
        "port_b_logical_ram_depth": "00000000000000000000010000000000",
        "port_b_logical_ram_width": "00000000000000000000000000001010",
        "port_b_read_enable_clock": "clock0"
      },
      "ports": {
        "portaaddr": {
          "direction": "input",
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11 ]
        },
        "portadatain": {
          "direction": "input",
          "bits": [ 12, 13, 14, 15, 16, 17, 18, 19, 20, 21 ]
        },
        "portawe": {
          "direction": "input",
          "bits": [ 22 ]
        },
        "portbaddr": {
          "direction": "input",
          "bits": [ 23, 24, 25, 26, 27, 28, 29, 30, 31, 32 ]
        },
        "portbdataout": {
          "direction": "output",
          "bits": [ 33, 34, 35, 36, 37, 38, 39, 40, 41, 42 ]
        },
        "portbre": {
          "direction": "input",
          "bits": [ 43 ]
        },
        "clk0": {
          "direction": "input",
          "bits": [ 44 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "clk0": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:627.7-627.11"
          }
        },
        "portaaddr": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5, 6, 7, 8, 9, 10, 11 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:623.34-623.43"
          }
        },
        "portadatain": {
          "hide_name": 0,
          "bits": [ 12, 13, 14, 15, 16, 17, 18, 19, 20, 21 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:625.31-625.42"
          }
        },
        "portawe": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:627.13-627.20"
          }
        },
        "portbaddr": {
          "hide_name": 0,
          "bits": [ 23, 24, 25, 26, 27, 28, 29, 30, 31, 32 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:624.34-624.43"
          }
        },
        "portbdataout": {
          "hide_name": 0,
          "bits": [ 33, 34, 35, 36, 37, 38, 39, 40, 41, 42 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:626.32-626.44"
          }
        },
        "portbre": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/common/megafunction_bb.v:627.22-627.29"
          }
        }
      }
    },
    "dffeas": {
      "attributes": {
        "blackbox": "00000000000000000000000000000001",
        "cells_not_processed": "00000000000000000000000000000001",
        "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/cyclonev/cells_sim.v:146.1-168.10"
      },
      "parameter_default_values": {
        "is_wysiwyg": "false",
        "power_up": "dontcare"
      },
      "ports": {
        "q": {
          "direction": "output",
          "bits": [ 2 ]
        },
        "d": {
          "direction": "input",
          "bits": [ 3 ]
        },
        "clk": {
          "direction": "input",
          "bits": [ 4 ]
        },
        "clrn": {
          "direction": "input",
          "bits": [ 5 ]
        },
        "prn": {
          "direction": "input",
          "bits": [ 6 ]
        },
        "ena": {
          "direction": "input",
          "bits": [ 7 ]
        },
        "asdata": {
          "direction": "input",
          "bits": [ 8 ]
        },
        "aload": {
          "direction": "input",
          "bits": [ 9 ]
        },
        "sclr": {
          "direction": "input",
          "bits": [ 10 ]
        },
        "sload": {
          "direction": "input",
          "bits": [ 11 ]
        }
      },
      "cells": {
      },
      "netnames": {
        "aload": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/cyclonev/cells_sim.v:149.18-149.23"
          }
        },
        "asdata": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/cyclonev/cells_sim.v:149.10-149.16"
          }
        },
        "clk": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/cyclonev/cells_sim.v:148.13-148.16"
          }
        },
        "clrn": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/cyclonev/cells_sim.v:148.18-148.22"
          }
        },
        "d": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/cyclonev/cells_sim.v:148.10-148.11"
          }
        },
        "ena": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/cyclonev/cells_sim.v:148.29-148.32"
          }
        },
        "prn": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/cyclonev/cells_sim.v:148.24-148.27"
          }
        },
        "q": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/cyclonev/cells_sim.v:147.11-147.12"
          }
        },
        "sclr": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/cyclonev/cells_sim.v:149.25-149.29"
          }
        },
        "sload": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "src": "/comelec/softs/opt/yosys/current/bin/../share/yosys/intel_alm/cyclonev/cells_sim.v:149.31-149.36"
          }
        }
      }
    }
  }
}
