// Seed: 1182271122
module module_0 (
    input tri0 id_0,
    input tri0 id_1,
    input tri0 id_2,
    output tri id_3,
    output supply0 id_4,
    output wor id_5,
    input wor id_6
);
  integer id_8 = 1;
endmodule
module module_1 (
    output supply1 id_0,
    input tri0 id_1,
    input uwire id_2,
    input tri1 id_3,
    output supply0 id_4,
    output supply0 id_5,
    input supply0 id_6,
    input tri0 id_7,
    input tri0 id_8
);
  assign id_0 = id_2;
  assign id_4 = id_0++;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_1,
      id_0,
      id_5,
      id_5,
      id_6
  );
  assign modCall_1.type_10 = 0;
  wire id_10;
  assign id_0 = id_6;
  wire id_11;
endmodule
