
*** Running vivado
    with args -log wujian100_open_top.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source wujian100_open_top.tcl


****** Vivado v2020.2 (64-bit)
  **** SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
  **** IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
    ** Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.

source wujian100_open_top.tcl -notrace
Command: synth_design -top wujian100_open_top -part xc7a200tfbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Device 21-403] Loading part xc7a200tfbg484-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 54534
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2303.742 ; gain = 0.000 ; free physical = 3168 ; free virtual = 25646
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'wujian100_open_top' [/home/shrubbroom/Code/VLSI/wujian100_open/fpga/wujian100_open_fpga_top.v:39]
INFO: [Synth 8-6157] synthesizing module 'aou_top' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/aou_top.v:11]
INFO: [Synth 8-6157] synthesizing module 'pmu_dummy_top' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/clkgen.v:11]
INFO: [Synth 8-6155] done synthesizing module 'pmu_dummy_top' (1#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/clkgen.v:11]
INFO: [Synth 8-6157] synthesizing module 'gpio0_sec_top' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/gpio0.v:89]
INFO: [Synth 8-6157] synthesizing module 'gpio0' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/gpio0.v:19]
INFO: [Synth 8-6157] synthesizing module 'gpio_top' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/gpio0.v:1134]
INFO: [Synth 8-6157] synthesizing module 'gpio_apbif' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/gpio0.v:166]
	Parameter GPIO_SW_DATA_OFFSET bound to: 5'b00000 
	Parameter GPIO_SW_DIR_OFFSET bound to: 5'b00001 
	Parameter GPIO_SW_HW_CTRL_OFFSET bound to: 5'b00010 
	Parameter GPIO_INT_FUNC_EN_OFFSET bound to: 5'b01100 
	Parameter GPIO_INT_MASK_OFFSET bound to: 5'b01101 
	Parameter GPIO_INT_TYPE_OFFSET bound to: 5'b01110 
	Parameter GPIO_INT_POL_SEL_OFFSET bound to: 5'b01111 
	Parameter GPIO_INT_STATUS_OFFSET bound to: 5'b10000 
	Parameter GPIO_RAW_INT_STATUS_OFFSET bound to: 5'b10001 
	Parameter GPIO_DEBOUNCE_OFFSET bound to: 5'b10010 
	Parameter GPIO_INT_CLR_OFFSET bound to: 5'b10011 
	Parameter GPIO_EXT_DATA_OFFSET bound to: 5'b10100 
	Parameter GPIO_INT_LEVEL_SYNC_OFFSET bound to: 5'b11000 
INFO: [Synth 8-6155] done synthesizing module 'gpio_apbif' (2#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/gpio0.v:166]
INFO: [Synth 8-6157] synthesizing module 'gpio_ctrl' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/gpio0.v:525]
INFO: [Synth 8-6155] done synthesizing module 'gpio_ctrl' (3#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/gpio0.v:525]
INFO: [Synth 8-6155] done synthesizing module 'gpio_top' (4#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/gpio0.v:1134]
INFO: [Synth 8-6155] done synthesizing module 'gpio0' (5#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/gpio0.v:19]
INFO: [Synth 8-6155] done synthesizing module 'gpio0_sec_top' (6#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/gpio0.v:89]
INFO: [Synth 8-6157] synthesizing module 'rtc0_sec_top' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/rtc.v:21]
INFO: [Synth 8-6157] synthesizing module 'rtc_pdu_top' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/rtc.v:1014]
INFO: [Synth 8-6157] synthesizing module 'rtc_pdu_apbif' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/rtc.v:700]
INFO: [Synth 8-6157] synthesizing module 'gated_clk_cell' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/common.v:43]
INFO: [Synth 8-6155] done synthesizing module 'gated_clk_cell' (7#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/common.v:43]
INFO: [Synth 8-6155] done synthesizing module 'rtc_pdu_apbif' (8#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/rtc.v:700]
INFO: [Synth 8-6157] synthesizing module 'rtc_cdr_sync' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/rtc.v:371]
INFO: [Synth 8-6155] done synthesizing module 'rtc_cdr_sync' (9#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/rtc.v:371]
INFO: [Synth 8-6157] synthesizing module 'rtc_clr_sync' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/rtc.v:481]
INFO: [Synth 8-6155] done synthesizing module 'rtc_clr_sync' (10#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/rtc.v:481]
INFO: [Synth 8-6155] done synthesizing module 'rtc_pdu_top' (11#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/rtc.v:1014]
INFO: [Synth 8-6157] synthesizing module 'rtc_aou_top' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/rtc.v:241]
INFO: [Synth 8-6157] synthesizing module 'rtc_cnt' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/rtc.v:564]
INFO: [Synth 8-6155] done synthesizing module 'rtc_cnt' (12#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/rtc.v:564]
INFO: [Synth 8-6157] synthesizing module 'rtc_ig' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/rtc.v:619]
INFO: [Synth 8-6155] done synthesizing module 'rtc_ig' (13#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/rtc.v:619]
INFO: [Synth 8-6157] synthesizing module 'rtc_clk_div' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/rtc.v:431]
INFO: [Synth 8-6155] done synthesizing module 'rtc_clk_div' (14#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/rtc.v:431]
INFO: [Synth 8-6157] synthesizing module 'rtc_aou_apbif' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/rtc.v:135]
INFO: [Synth 8-6155] done synthesizing module 'rtc_aou_apbif' (15#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/rtc.v:135]
INFO: [Synth 8-6155] done synthesizing module 'rtc_aou_top' (16#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/rtc.v:241]
INFO: [Synth 8-6155] done synthesizing module 'rtc0_sec_top' (17#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/rtc.v:21]
INFO: [Synth 8-6155] done synthesizing module 'aou_top' (18#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/aou_top.v:11]
INFO: [Synth 8-6157] synthesizing module 'pdu_top' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/pdu_top.v:11]
INFO: [Synth 8-6157] synthesizing module 'ahb_matrix_top' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/ahb_matrix_top.v:11]
INFO: [Synth 8-6157] synthesizing module 'ahb_matrix_7_12_main' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/matrix.v:34729]
INFO: [Synth 8-6157] synthesizing module 'ahb_matrix_7_12_dec' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/matrix.v:31794]
	Parameter BUS_WIDTH bound to: 45 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ahb_matrix_7_12_dec' (19#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/matrix.v:31794]
INFO: [Synth 8-6157] synthesizing module 'ahb_matrix_7_12_arb' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/matrix.v:1859]
	Parameter S_IDLE bound to: 49'b0000000000000000000000000000000000000000000000001 
	Parameter S_S0_GNT bound to: 49'b0000000000000000000000000000000000000000000000010 
	Parameter S_S0_WAIT bound to: 49'b0000000000000000000000000000000000000000000000100 
	Parameter S_S0_CMD bound to: 49'b0000000000000000000000000000000000000000000001000 
	Parameter S_S0_DATA bound to: 49'b0000000000000000000000000000000000000000000010000 
	Parameter S_S1_GNT bound to: 49'b0000000000000000000000000000000000000000000100000 
	Parameter S_S1_WAIT bound to: 49'b0000000000000000000000000000000000000000001000000 
	Parameter S_S1_CMD bound to: 49'b0000000000000000000000000000000000000000010000000 
	Parameter S_S1_DATA bound to: 49'b0000000000000000000000000000000000000000100000000 
	Parameter S_S2_GNT bound to: 49'b0000000000000000000000000000000000000001000000000 
	Parameter S_S2_WAIT bound to: 49'b0000000000000000000000000000000000000010000000000 
	Parameter S_S2_CMD bound to: 49'b0000000000000000000000000000000000000100000000000 
	Parameter S_S2_DATA bound to: 49'b0000000000000000000000000000000000001000000000000 
	Parameter S_S3_GNT bound to: 49'b0000000000000000000000000000000000010000000000000 
	Parameter S_S3_WAIT bound to: 49'b0000000000000000000000000000000000100000000000000 
	Parameter S_S3_CMD bound to: 49'b0000000000000000000000000000000001000000000000000 
	Parameter S_S3_DATA bound to: 49'b0000000000000000000000000000000010000000000000000 
	Parameter S_S4_GNT bound to: 49'b0000000000000000000000000000000100000000000000000 
	Parameter S_S4_WAIT bound to: 49'b0000000000000000000000000000001000000000000000000 
	Parameter S_S4_CMD bound to: 49'b0000000000000000000000000000010000000000000000000 
	Parameter S_S4_DATA bound to: 49'b0000000000000000000000000000100000000000000000000 
	Parameter S_S5_GNT bound to: 49'b0000000000000000000000000001000000000000000000000 
	Parameter S_S5_WAIT bound to: 49'b0000000000000000000000000010000000000000000000000 
	Parameter S_S5_CMD bound to: 49'b0000000000000000000000000100000000000000000000000 
	Parameter S_S5_DATA bound to: 49'b0000000000000000000000001000000000000000000000000 
	Parameter S_S6_GNT bound to: 49'b0000000000000000000000010000000000000000000000000 
	Parameter S_S6_WAIT bound to: 49'b0000000000000000000000100000000000000000000000000 
	Parameter S_S6_CMD bound to: 49'b0000000000000000000001000000000000000000000000000 
	Parameter S_S6_DATA bound to: 49'b0000000000000000000010000000000000000000000000000 
	Parameter S_S7_GNT bound to: 49'b0000000000000000000100000000000000000000000000000 
	Parameter S_S7_WAIT bound to: 49'b0000000000000000001000000000000000000000000000000 
	Parameter S_S7_CMD bound to: 49'b0000000000000000010000000000000000000000000000000 
	Parameter S_S7_DATA bound to: 49'b0000000000000000100000000000000000000000000000000 
	Parameter S_S8_GNT bound to: 49'b0000000000000001000000000000000000000000000000000 
	Parameter S_S8_WAIT bound to: 49'b0000000000000010000000000000000000000000000000000 
	Parameter S_S8_CMD bound to: 49'b0000000000000100000000000000000000000000000000000 
	Parameter S_S8_DATA bound to: 49'b0000000000001000000000000000000000000000000000000 
	Parameter S_S9_GNT bound to: 49'b0000000000010000000000000000000000000000000000000 
	Parameter S_S9_WAIT bound to: 49'b0000000000100000000000000000000000000000000000000 
	Parameter S_S9_CMD bound to: 49'b0000000001000000000000000000000000000000000000000 
	Parameter S_S9_DATA bound to: 49'b0000000010000000000000000000000000000000000000000 
	Parameter S_S10_GNT bound to: 49'b0000000100000000000000000000000000000000000000000 
	Parameter S_S10_WAIT bound to: 49'b0000001000000000000000000000000000000000000000000 
	Parameter S_S10_CMD bound to: 49'b0000010000000000000000000000000000000000000000000 
	Parameter S_S10_DATA bound to: 49'b0000100000000000000000000000000000000000000000000 
	Parameter S_S11_GNT bound to: 49'b0001000000000000000000000000000000000000000000000 
	Parameter S_S11_WAIT bound to: 49'b0010000000000000000000000000000000000000000000000 
	Parameter S_S11_CMD bound to: 49'b0100000000000000000000000000000000000000000000000 
	Parameter S_S11_DATA bound to: 49'b1000000000000000000000000000000000000000000000000 
INFO: [Synth 8-6155] done synthesizing module 'ahb_matrix_7_12_arb' (20#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/matrix.v:1859]
INFO: [Synth 8-6155] done synthesizing module 'ahb_matrix_7_12_main' (21#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/matrix.v:34729]
INFO: [Synth 8-6157] synthesizing module 'ahbm_dummy_top' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/dummy.v:73]
INFO: [Synth 8-6155] done synthesizing module 'ahbm_dummy_top' (22#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/dummy.v:73]
INFO: [Synth 8-6157] synthesizing module 'ahb_dummy_top' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/dummy.v:36]
INFO: [Synth 8-6155] done synthesizing module 'ahb_dummy_top' (23#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/dummy.v:36]
INFO: [Synth 8-6157] synthesizing module 'dmac_top' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/dmac.v:13123]
INFO: [Synth 8-6157] synthesizing module 'bmux_ctrl' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/dmac.v:631]
INFO: [Synth 8-6155] done synthesizing module 'bmux_ctrl' (24#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/dmac.v:631]
INFO: [Synth 8-6157] synthesizing module 'reg_ctrl' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/dmac.v:16237]
	Parameter NONSEQ bound to: 2'b10 
	Parameter SEQ bound to: 2'b11 
	Parameter CH0_BAS_ADR bound to: 10'b0000000000 
	Parameter CH1_BAS_ADR bound to: 10'b0000110000 
	Parameter CH2_BAS_ADR bound to: 10'b0001100000 
	Parameter CH3_BAS_ADR bound to: 10'b0010010000 
	Parameter CH4_BAS_ADR bound to: 10'b0011000000 
	Parameter CH5_BAS_ADR bound to: 10'b0011110000 
	Parameter CH6_BAS_ADR bound to: 10'b0100100000 
	Parameter CH7_BAS_ADR bound to: 10'b0101010000 
	Parameter CH8_BAS_ADR bound to: 10'b0110000000 
	Parameter CH9_BAS_ADR bound to: 10'b0110110000 
	Parameter CH10_BAS_ADR bound to: 10'b0111100000 
	Parameter CH11_BAS_ADR bound to: 10'b1000010000 
	Parameter CH12_BAS_ADR bound to: 10'b1001000000 
	Parameter CH13_BAS_ADR bound to: 10'b1001110000 
	Parameter CH14_BAS_ADR bound to: 10'b1010100000 
	Parameter CH15_BAS_ADR bound to: 10'b1011010000 
INFO: [Synth 8-6157] synthesizing module 'gbregc' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/dmac.v:15929]
	Parameter NONSEQ bound to: 2'b10 
	Parameter SEQ bound to: 2'b11 
	Parameter GLB_BAS_ADR bound to: 10'b1100110000 
	Parameter CHPENDIFR_ADR bound to: 10'b1100110000 
	Parameter CHSR_ADR bound to: 10'b1100111000 
	Parameter DMACCFG_ADR bound to: 10'b1100111100 
INFO: [Synth 8-6155] done synthesizing module 'gbregc' (25#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/dmac.v:15929]
INFO: [Synth 8-6157] synthesizing module 'chregc0' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/dmac.v:3587]
	Parameter NONSEQ bound to: 2'b10 
	Parameter SEQ bound to: 2'b11 
	Parameter CHN_BAS_ADR bound to: 10'b0000000000 
	Parameter SARN_ADR bound to: 10'b0000000000 
	Parameter DARN_ADR bound to: 10'b0000000100 
	Parameter CHN_CTRL_A_ADR bound to: 10'b0000001000 
	Parameter CHN_CTRL_B_ADR bound to: 10'b0000001100 
	Parameter CHN_INT_MASK_ADR bound to: 10'b0000010000 
	Parameter CHN_INT_STATUS_ADR bound to: 10'b0000010100 
	Parameter CHN_INT_CLEAR_ADR bound to: 10'b0000011000 
	Parameter CHN_SOFT_REQ_ADR bound to: 10'b0000011100 
	Parameter CHN_EN_ADR bound to: 10'b0000100000 
	Parameter CHN_GRP_LEN_EXT bound to: 10'b0000100100 
INFO: [Synth 8-6155] done synthesizing module 'chregc0' (26#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/dmac.v:3587]
INFO: [Synth 8-6157] synthesizing module 'chregc1' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/dmac.v:7759]
	Parameter NONSEQ bound to: 2'b10 
	Parameter SEQ bound to: 2'b11 
	Parameter CHN_BAS_ADR bound to: 10'b0000110000 
	Parameter SARN_ADR bound to: 10'b0000110000 
	Parameter DARN_ADR bound to: 10'b0000110100 
	Parameter CHN_CTRL_A_ADR bound to: 10'b0000111000 
	Parameter CHN_CTRL_B_ADR bound to: 10'b0000111100 
	Parameter CHN_INT_MASK_ADR bound to: 10'b0001000000 
	Parameter CHN_INT_STATUS_ADR bound to: 10'b0001000100 
	Parameter CHN_INT_CLEAR_ADR bound to: 10'b0001001000 
	Parameter CHN_SOFT_REQ_ADR bound to: 10'b0001001100 
	Parameter CHN_EN_ADR bound to: 10'b0001010000 
	Parameter CHN_GRP_LEN_EXT bound to: 10'b0001010100 
INFO: [Synth 8-6155] done synthesizing module 'chregc1' (27#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/dmac.v:7759]
INFO: [Synth 8-6157] synthesizing module 'chregc2' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/dmac.v:8355]
	Parameter NONSEQ bound to: 2'b10 
	Parameter SEQ bound to: 2'b11 
	Parameter CHN_BAS_ADR bound to: 10'b0001100000 
	Parameter SARN_ADR bound to: 10'b0001100000 
	Parameter DARN_ADR bound to: 10'b0001100100 
	Parameter CHN_CTRL_A_ADR bound to: 10'b0001101000 
	Parameter CHN_CTRL_B_ADR bound to: 10'b0001101100 
	Parameter CHN_INT_MASK_ADR bound to: 10'b0001110000 
	Parameter CHN_INT_STATUS_ADR bound to: 10'b0001110100 
	Parameter CHN_INT_CLEAR_ADR bound to: 10'b0001111000 
	Parameter CHN_SOFT_REQ_ADR bound to: 10'b0001111100 
	Parameter CHN_EN_ADR bound to: 10'b0010000000 
	Parameter CHN_GRP_LEN_EXT bound to: 10'b0010000100 
INFO: [Synth 8-6155] done synthesizing module 'chregc2' (28#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/dmac.v:8355]
INFO: [Synth 8-6157] synthesizing module 'chregc3' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/dmac.v:8951]
	Parameter NONSEQ bound to: 2'b10 
	Parameter SEQ bound to: 2'b11 
	Parameter CHN_BAS_ADR bound to: 10'b0010010000 
	Parameter SARN_ADR bound to: 10'b0010010000 
	Parameter DARN_ADR bound to: 10'b0010010100 
	Parameter CHN_CTRL_A_ADR bound to: 10'b0010011000 
	Parameter CHN_CTRL_B_ADR bound to: 10'b0010011100 
	Parameter CHN_INT_MASK_ADR bound to: 10'b0010100000 
	Parameter CHN_INT_STATUS_ADR bound to: 10'b0010100100 
	Parameter CHN_INT_CLEAR_ADR bound to: 10'b0010101000 
	Parameter CHN_SOFT_REQ_ADR bound to: 10'b0010101100 
	Parameter CHN_EN_ADR bound to: 10'b0010110000 
	Parameter CHN_GRP_LEN_EXT bound to: 10'b0010110100 
INFO: [Synth 8-6155] done synthesizing module 'chregc3' (29#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/dmac.v:8951]
INFO: [Synth 8-6157] synthesizing module 'chregc4' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/dmac.v:9547]
	Parameter NONSEQ bound to: 2'b10 
	Parameter SEQ bound to: 2'b11 
	Parameter CHN_BAS_ADR bound to: 10'b0011000000 
	Parameter SARN_ADR bound to: 10'b0011000000 
	Parameter DARN_ADR bound to: 10'b0011000100 
	Parameter CHN_CTRL_A_ADR bound to: 10'b0011001000 
	Parameter CHN_CTRL_B_ADR bound to: 10'b0011001100 
	Parameter CHN_INT_MASK_ADR bound to: 10'b0011010000 
	Parameter CHN_INT_STATUS_ADR bound to: 10'b0011010100 
	Parameter CHN_INT_CLEAR_ADR bound to: 10'b0011011000 
	Parameter CHN_SOFT_REQ_ADR bound to: 10'b0011011100 
	Parameter CHN_EN_ADR bound to: 10'b0011100000 
	Parameter CHN_GRP_LEN_EXT bound to: 10'b0011100100 
INFO: [Synth 8-6155] done synthesizing module 'chregc4' (30#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/dmac.v:9547]
INFO: [Synth 8-6157] synthesizing module 'chregc5' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/dmac.v:10143]
	Parameter NONSEQ bound to: 2'b10 
	Parameter SEQ bound to: 2'b11 
	Parameter CHN_BAS_ADR bound to: 10'b0011110000 
	Parameter SARN_ADR bound to: 10'b0011110000 
	Parameter DARN_ADR bound to: 10'b0011110100 
	Parameter CHN_CTRL_A_ADR bound to: 10'b0011111000 
	Parameter CHN_CTRL_B_ADR bound to: 10'b0011111100 
	Parameter CHN_INT_MASK_ADR bound to: 10'b0100000000 
	Parameter CHN_INT_STATUS_ADR bound to: 10'b0100000100 
	Parameter CHN_INT_CLEAR_ADR bound to: 10'b0100001000 
	Parameter CHN_SOFT_REQ_ADR bound to: 10'b0100001100 
	Parameter CHN_EN_ADR bound to: 10'b0100010000 
	Parameter CHN_GRP_LEN_EXT bound to: 10'b0100010100 
INFO: [Synth 8-6155] done synthesizing module 'chregc5' (31#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/dmac.v:10143]
INFO: [Synth 8-6157] synthesizing module 'chregc6' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/dmac.v:10739]
	Parameter NONSEQ bound to: 2'b10 
	Parameter SEQ bound to: 2'b11 
	Parameter CHN_BAS_ADR bound to: 10'b0100100000 
	Parameter SARN_ADR bound to: 10'b0100100000 
	Parameter DARN_ADR bound to: 10'b0100100100 
	Parameter CHN_CTRL_A_ADR bound to: 10'b0100101000 
	Parameter CHN_CTRL_B_ADR bound to: 10'b0100101100 
	Parameter CHN_INT_MASK_ADR bound to: 10'b0100110000 
	Parameter CHN_INT_STATUS_ADR bound to: 10'b0100110100 
	Parameter CHN_INT_CLEAR_ADR bound to: 10'b0100111000 
	Parameter CHN_SOFT_REQ_ADR bound to: 10'b0100111100 
	Parameter CHN_EN_ADR bound to: 10'b0101000000 
	Parameter CHN_GRP_LEN_EXT bound to: 10'b0101000100 
INFO: [Synth 8-6155] done synthesizing module 'chregc6' (32#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/dmac.v:10739]
INFO: [Synth 8-6157] synthesizing module 'chregc7' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/dmac.v:11335]
	Parameter NONSEQ bound to: 2'b10 
	Parameter SEQ bound to: 2'b11 
	Parameter CHN_BAS_ADR bound to: 10'b0101010000 
	Parameter SARN_ADR bound to: 10'b0101010000 
	Parameter DARN_ADR bound to: 10'b0101010100 
	Parameter CHN_CTRL_A_ADR bound to: 10'b0101011000 
	Parameter CHN_CTRL_B_ADR bound to: 10'b0101011100 
	Parameter CHN_INT_MASK_ADR bound to: 10'b0101100000 
	Parameter CHN_INT_STATUS_ADR bound to: 10'b0101100100 
	Parameter CHN_INT_CLEAR_ADR bound to: 10'b0101101000 
	Parameter CHN_SOFT_REQ_ADR bound to: 10'b0101101100 
	Parameter CHN_EN_ADR bound to: 10'b0101110000 
	Parameter CHN_GRP_LEN_EXT bound to: 10'b0101110100 
INFO: [Synth 8-6155] done synthesizing module 'chregc7' (33#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/dmac.v:11335]
INFO: [Synth 8-6157] synthesizing module 'chregc8' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/dmac.v:11931]
	Parameter NONSEQ bound to: 2'b10 
	Parameter SEQ bound to: 2'b11 
	Parameter CHN_BAS_ADR bound to: 10'b0110000000 
	Parameter SARN_ADR bound to: 10'b0110000000 
	Parameter DARN_ADR bound to: 10'b0110000100 
	Parameter CHN_CTRL_A_ADR bound to: 10'b0110001000 
	Parameter CHN_CTRL_B_ADR bound to: 10'b0110001100 
	Parameter CHN_INT_MASK_ADR bound to: 10'b0110010000 
	Parameter CHN_INT_STATUS_ADR bound to: 10'b0110010100 
	Parameter CHN_INT_CLEAR_ADR bound to: 10'b0110011000 
	Parameter CHN_SOFT_REQ_ADR bound to: 10'b0110011100 
	Parameter CHN_EN_ADR bound to: 10'b0110100000 
	Parameter CHN_GRP_LEN_EXT bound to: 10'b0110100100 
INFO: [Synth 8-6155] done synthesizing module 'chregc8' (34#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/dmac.v:11931]
INFO: [Synth 8-6157] synthesizing module 'chregc9' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/dmac.v:12527]
	Parameter NONSEQ bound to: 2'b10 
	Parameter SEQ bound to: 2'b11 
	Parameter CHN_BAS_ADR bound to: 10'b0110110000 
	Parameter SARN_ADR bound to: 10'b0110110000 
	Parameter DARN_ADR bound to: 10'b0110110100 
	Parameter CHN_CTRL_A_ADR bound to: 10'b0110111000 
	Parameter CHN_CTRL_B_ADR bound to: 10'b0110111100 
	Parameter CHN_INT_MASK_ADR bound to: 10'b0111000000 
	Parameter CHN_INT_STATUS_ADR bound to: 10'b0111000100 
	Parameter CHN_INT_CLEAR_ADR bound to: 10'b0111001000 
	Parameter CHN_SOFT_REQ_ADR bound to: 10'b0111001100 
	Parameter CHN_EN_ADR bound to: 10'b0111010000 
	Parameter CHN_GRP_LEN_EXT bound to: 10'b0111010100 
INFO: [Synth 8-6155] done synthesizing module 'chregc9' (35#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/dmac.v:12527]
INFO: [Synth 8-6157] synthesizing module 'chregc10' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/dmac.v:4183]
	Parameter NONSEQ bound to: 2'b10 
	Parameter SEQ bound to: 2'b11 
	Parameter CHN_BAS_ADR bound to: 10'b0111100000 
	Parameter SARN_ADR bound to: 10'b0111100000 
	Parameter DARN_ADR bound to: 10'b0111100100 
	Parameter CHN_CTRL_A_ADR bound to: 10'b0111101000 
	Parameter CHN_CTRL_B_ADR bound to: 10'b0111101100 
	Parameter CHN_INT_MASK_ADR bound to: 10'b0111110000 
	Parameter CHN_INT_STATUS_ADR bound to: 10'b0111110100 
	Parameter CHN_INT_CLEAR_ADR bound to: 10'b0111111000 
	Parameter CHN_SOFT_REQ_ADR bound to: 10'b0111111100 
	Parameter CHN_EN_ADR bound to: 10'b1000000000 
	Parameter CHN_GRP_LEN_EXT bound to: 10'b1000000100 
INFO: [Synth 8-6155] done synthesizing module 'chregc10' (36#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/dmac.v:4183]
INFO: [Synth 8-6157] synthesizing module 'chregc11' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/dmac.v:4779]
	Parameter NONSEQ bound to: 2'b10 
	Parameter SEQ bound to: 2'b11 
	Parameter CHN_BAS_ADR bound to: 10'b1000010000 
	Parameter SARN_ADR bound to: 10'b1000010000 
	Parameter DARN_ADR bound to: 10'b1000010100 
	Parameter CHN_CTRL_A_ADR bound to: 10'b1000011000 
	Parameter CHN_CTRL_B_ADR bound to: 10'b1000011100 
	Parameter CHN_INT_MASK_ADR bound to: 10'b1000100000 
	Parameter CHN_INT_STATUS_ADR bound to: 10'b1000100100 
	Parameter CHN_INT_CLEAR_ADR bound to: 10'b1000101000 
	Parameter CHN_SOFT_REQ_ADR bound to: 10'b1000101100 
	Parameter CHN_EN_ADR bound to: 10'b1000110000 
	Parameter CHN_GRP_LEN_EXT bound to: 10'b1000110100 
INFO: [Synth 8-6155] done synthesizing module 'chregc11' (37#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/dmac.v:4779]
INFO: [Synth 8-6157] synthesizing module 'chregc12' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/dmac.v:5375]
	Parameter NONSEQ bound to: 2'b10 
	Parameter SEQ bound to: 2'b11 
	Parameter CHN_BAS_ADR bound to: 10'b1001000000 
	Parameter SARN_ADR bound to: 10'b1001000000 
	Parameter DARN_ADR bound to: 10'b1001000100 
	Parameter CHN_CTRL_A_ADR bound to: 10'b1001001000 
	Parameter CHN_CTRL_B_ADR bound to: 10'b1001001100 
	Parameter CHN_INT_MASK_ADR bound to: 10'b1001010000 
	Parameter CHN_INT_STATUS_ADR bound to: 10'b1001010100 
	Parameter CHN_INT_CLEAR_ADR bound to: 10'b1001011000 
	Parameter CHN_SOFT_REQ_ADR bound to: 10'b1001011100 
	Parameter CHN_EN_ADR bound to: 10'b1001100000 
	Parameter CHN_GRP_LEN_EXT bound to: 10'b1001100100 
INFO: [Synth 8-6155] done synthesizing module 'chregc12' (38#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/dmac.v:5375]
INFO: [Synth 8-6157] synthesizing module 'chregc13' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/dmac.v:5971]
	Parameter NONSEQ bound to: 2'b10 
	Parameter SEQ bound to: 2'b11 
	Parameter CHN_BAS_ADR bound to: 10'b1001110000 
	Parameter SARN_ADR bound to: 10'b1001110000 
	Parameter DARN_ADR bound to: 10'b1001110100 
	Parameter CHN_CTRL_A_ADR bound to: 10'b1001111000 
	Parameter CHN_CTRL_B_ADR bound to: 10'b1001111100 
	Parameter CHN_INT_MASK_ADR bound to: 10'b1010000000 
	Parameter CHN_INT_STATUS_ADR bound to: 10'b1010000100 
	Parameter CHN_INT_CLEAR_ADR bound to: 10'b1010001000 
	Parameter CHN_SOFT_REQ_ADR bound to: 10'b1010001100 
	Parameter CHN_EN_ADR bound to: 10'b1010010000 
	Parameter CHN_GRP_LEN_EXT bound to: 10'b1010010100 
INFO: [Synth 8-6155] done synthesizing module 'chregc13' (39#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/dmac.v:5971]
INFO: [Synth 8-6157] synthesizing module 'chregc14' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/dmac.v:6567]
	Parameter NONSEQ bound to: 2'b10 
	Parameter SEQ bound to: 2'b11 
	Parameter CHN_BAS_ADR bound to: 10'b1010100000 
	Parameter SARN_ADR bound to: 10'b1010100000 
	Parameter DARN_ADR bound to: 10'b1010100100 
	Parameter CHN_CTRL_A_ADR bound to: 10'b1010101000 
	Parameter CHN_CTRL_B_ADR bound to: 10'b1010101100 
	Parameter CHN_INT_MASK_ADR bound to: 10'b1010110000 
	Parameter CHN_INT_STATUS_ADR bound to: 10'b1010110100 
	Parameter CHN_INT_CLEAR_ADR bound to: 10'b1010111000 
	Parameter CHN_SOFT_REQ_ADR bound to: 10'b1010111100 
	Parameter CHN_EN_ADR bound to: 10'b1011000000 
	Parameter CHN_GRP_LEN_EXT bound to: 10'b1011000100 
INFO: [Synth 8-6155] done synthesizing module 'chregc14' (40#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/dmac.v:6567]
INFO: [Synth 8-6157] synthesizing module 'chregc15' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/dmac.v:7163]
	Parameter NONSEQ bound to: 2'b10 
	Parameter SEQ bound to: 2'b11 
	Parameter CHN_BAS_ADR bound to: 10'b1011010000 
	Parameter SARN_ADR bound to: 10'b1011010000 
	Parameter DARN_ADR bound to: 10'b1011010100 
	Parameter CHN_CTRL_A_ADR bound to: 10'b1011011000 
	Parameter CHN_CTRL_B_ADR bound to: 10'b1011011100 
	Parameter CHN_INT_MASK_ADR bound to: 10'b1011100000 
	Parameter CHN_INT_STATUS_ADR bound to: 10'b1011100100 
	Parameter CHN_INT_CLEAR_ADR bound to: 10'b1011101000 
	Parameter CHN_SOFT_REQ_ADR bound to: 10'b1011101100 
	Parameter CHN_EN_ADR bound to: 10'b1011110000 
	Parameter CHN_GRP_LEN_EXT bound to: 10'b1011110100 
INFO: [Synth 8-6155] done synthesizing module 'chregc15' (41#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/dmac.v:7163]
INFO: [Synth 8-6155] done synthesizing module 'reg_ctrl' (42#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/dmac.v:16237]
INFO: [Synth 8-6157] synthesizing module 'arb_ctrl' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/dmac.v:11]
INFO: [Synth 8-6157] synthesizing module 'chntrg_latch' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/dmac.v:3549]
INFO: [Synth 8-6155] done synthesizing module 'chntrg_latch' (43#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/dmac.v:3549]
INFO: [Synth 8-6157] synthesizing module 'hpchn_decd' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/dmac.v:16224]
	Parameter CHN_MUX_W bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hpchn_decd' (44#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/dmac.v:16224]
INFO: [Synth 8-6155] done synthesizing module 'arb_ctrl' (45#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/dmac.v:11]
INFO: [Synth 8-6157] synthesizing module 'ch_ctrl' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/dmac.v:1077]
INFO: [Synth 8-6157] synthesizing module 'fsmc' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/dmac.v:15225]
	Parameter IDLE_BUS bound to: 5'b00001 
	Parameter WAIT_RRDY_DRADR_BUS bound to: 5'b00010 
	Parameter WAIT_RRDY_DWADR_BUS bound to: 5'b10000 
	Parameter WAIT_WRDY_DWADR_BUS bound to: 5'b11000 
	Parameter WAIT_WRDY_DRADR_BUS bound to: 5'b00100 
INFO: [Synth 8-226] default block is never used [/home/shrubbroom/Code/VLSI/wujian100_open/soc/dmac.v:15479]
INFO: [Synth 8-6155] done synthesizing module 'fsmc' (46#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/dmac.v:15225]
INFO: [Synth 8-6155] done synthesizing module 'ch_ctrl' (47#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/dmac.v:1077]
INFO: [Synth 8-6155] done synthesizing module 'dmac_top' (48#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/dmac.v:13123]
INFO: [Synth 8-6155] done synthesizing module 'ahb_matrix_top' (49#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/ahb_matrix_top.v:11]
INFO: [Synth 8-6157] synthesizing module 'ls_sub_top' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/ls_sub_top.v:11]
INFO: [Synth 8-6157] synthesizing module 'ahb_matrix_1_6_sub' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/matrix.v:1386]
INFO: [Synth 8-6157] synthesizing module 'ahb_matrix_1_6_sub_dec' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/matrix.v:467]
	Parameter BUS_WIDTH bound to: 43 - type: integer 
	Parameter S_IDLE bound to: 13'b0000000000001 
	Parameter S_S0_CMD bound to: 13'b0000000000010 
	Parameter S_S0_DATA bound to: 13'b0000000000100 
	Parameter S_S1_CMD bound to: 13'b0000000001000 
	Parameter S_S1_DATA bound to: 13'b0000000010000 
	Parameter S_S2_CMD bound to: 13'b0000000100000 
	Parameter S_S2_DATA bound to: 13'b0000001000000 
	Parameter S_S3_CMD bound to: 13'b0000010000000 
	Parameter S_S3_DATA bound to: 13'b0000100000000 
	Parameter S_S4_CMD bound to: 13'b0001000000000 
	Parameter S_S4_DATA bound to: 13'b0010000000000 
	Parameter S_S5_CMD bound to: 13'b0100000000000 
	Parameter S_S5_DATA bound to: 13'b1000000000000 
INFO: [Synth 8-6155] done synthesizing module 'ahb_matrix_1_6_sub_dec' (50#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/matrix.v:467]
INFO: [Synth 8-6157] synthesizing module 'afifo_77x2' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/matrix.v:239]
	Parameter W bound to: 77 - type: integer 
	Parameter DP bound to: 2 - type: integer 
	Parameter WR_FAST bound to: 1'b0 
	Parameter RD_FAST bound to: 1'b1 
	Parameter AW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'afifo_77x2' (51#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/matrix.v:239]
INFO: [Synth 8-6157] synthesizing module 'afifo_35x2' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/matrix.v:11]
	Parameter W bound to: 35 - type: integer 
	Parameter DP bound to: 2 - type: integer 
	Parameter WR_FAST bound to: 1'b0 
	Parameter RD_FAST bound to: 1'b1 
	Parameter AW bound to: 1 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'afifo_35x2' (52#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/matrix.v:11]
INFO: [Synth 8-6155] done synthesizing module 'ahb_matrix_1_6_sub' (53#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/matrix.v:1386]
INFO: [Synth 8-6155] done synthesizing module 'ls_sub_top' (54#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/ls_sub_top.v:11]
INFO: [Synth 8-6157] synthesizing module 'apb0_sub_top' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/apb0_sub_top.v:11]
INFO: [Synth 8-6157] synthesizing module 'csky_apb0_top' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/apb0.v:357]
	Parameter AHB_APB_BRIDGE_EN bound to: 1'b1 
	Parameter APB_LEAF_SLV_NUM bound to: 5'b10000 
	Parameter APB_LEAF_SLV0_START_ADDR bound to: 1342177280 - type: integer 
	Parameter APB_LEAF_SLV0_END_ADDR bound to: 1342178303 - type: integer 
	Parameter APB_LEAF_SLV1_START_ADDR bound to: 1342178304 - type: integer 
	Parameter APB_LEAF_SLV1_END_ADDR bound to: 1342179327 - type: integer 
	Parameter APB_LEAF_SLV2_START_ADDR bound to: 1342179328 - type: integer 
	Parameter APB_LEAF_SLV2_END_ADDR bound to: 1342180351 - type: integer 
	Parameter APB_LEAF_SLV3_START_ADDR bound to: 1342180352 - type: integer 
	Parameter APB_LEAF_SLV3_END_ADDR bound to: 1342181375 - type: integer 
	Parameter APB_LEAF_SLV4_START_ADDR bound to: 1342341120 - type: integer 
	Parameter APB_LEAF_SLV4_END_ADDR bound to: 1342345215 - type: integer 
	Parameter APB_LEAF_SLV5_START_ADDR bound to: 1342345216 - type: integer 
	Parameter APB_LEAF_SLV5_END_ADDR bound to: 1342349311 - type: integer 
	Parameter APB_LEAF_SLV6_START_ADDR bound to: 1342193664 - type: integer 
	Parameter APB_LEAF_SLV6_END_ADDR bound to: 1342210047 - type: integer 
	Parameter APB_LEAF_SLV7_START_ADDR bound to: 1342210048 - type: integer 
	Parameter APB_LEAF_SLV7_END_ADDR bound to: 1342226431 - type: integer 
	Parameter APB_LEAF_SLV8_START_ADDR bound to: 1342226432 - type: integer 
	Parameter APB_LEAF_SLV8_END_ADDR bound to: 1342242815 - type: integer 
	Parameter APB_LEAF_SLV9_START_ADDR bound to: 1342242816 - type: integer 
	Parameter APB_LEAF_SLV9_END_ADDR bound to: 1342259199 - type: integer 
	Parameter APB_LEAF_SLV10_START_ADDR bound to: 1342259200 - type: integer 
	Parameter APB_LEAF_SLV10_END_ADDR bound to: 1342275583 - type: integer 
	Parameter APB_LEAF_SLV11_START_ADDR bound to: 1342275584 - type: integer 
	Parameter APB_LEAF_SLV11_END_ADDR bound to: 1342291967 - type: integer 
	Parameter APB_LEAF_SLV12_START_ADDR bound to: 1342291968 - type: integer 
	Parameter APB_LEAF_SLV12_END_ADDR bound to: 1342308351 - type: integer 
	Parameter APB_LEAF_SLV13_START_ADDR bound to: 1342308352 - type: integer 
	Parameter APB_LEAF_SLV13_END_ADDR bound to: 1342324735 - type: integer 
	Parameter APB_LEAF_SLV14_START_ADDR bound to: 1342324736 - type: integer 
	Parameter APB_LEAF_SLV14_END_ADDR bound to: 1342341119 - type: integer 
	Parameter APB_LEAF_SLV15_START_ADDR bound to: 1342373888 - type: integer 
	Parameter APB_LEAF_SLV15_END_ADDR bound to: 1342390271 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'apb0_state_ctrl' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/apb0.v:83]
	Parameter IDLE bound to: 7'b0000001 
	Parameter WTW bound to: 7'b0000010 
	Parameter SPW bound to: 7'b0000100 
	Parameter ASW bound to: 7'b0001000 
	Parameter WTR bound to: 7'b0010000 
	Parameter SPR bound to: 7'b0100000 
	Parameter ASR bound to: 7'b1000000 
INFO: [Synth 8-6155] done synthesizing module 'apb0_state_ctrl' (55#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/apb0.v:83]
INFO: [Synth 8-6157] synthesizing module 'apb0_leaf_mux' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/apb0.v:11]
	Parameter AHB_APB_BRIDGE_EN bound to: 1'b1 
	Parameter APB_LEAF_SLV_NUM bound to: 5'b10000 
	Parameter APB_LEAF_SLV0_START_ADDR bound to: 1342177280 - type: integer 
	Parameter APB_LEAF_SLV0_END_ADDR bound to: 1342178303 - type: integer 
	Parameter APB_LEAF_SLV1_START_ADDR bound to: 1342178304 - type: integer 
	Parameter APB_LEAF_SLV1_END_ADDR bound to: 1342179327 - type: integer 
	Parameter APB_LEAF_SLV2_START_ADDR bound to: 1342179328 - type: integer 
	Parameter APB_LEAF_SLV2_END_ADDR bound to: 1342180351 - type: integer 
	Parameter APB_LEAF_SLV3_START_ADDR bound to: 1342180352 - type: integer 
	Parameter APB_LEAF_SLV3_END_ADDR bound to: 1342181375 - type: integer 
	Parameter APB_LEAF_SLV4_START_ADDR bound to: 1342341120 - type: integer 
	Parameter APB_LEAF_SLV4_END_ADDR bound to: 1342345215 - type: integer 
	Parameter APB_LEAF_SLV5_START_ADDR bound to: 1342345216 - type: integer 
	Parameter APB_LEAF_SLV5_END_ADDR bound to: 1342349311 - type: integer 
	Parameter APB_LEAF_SLV6_START_ADDR bound to: 1342193664 - type: integer 
	Parameter APB_LEAF_SLV6_END_ADDR bound to: 1342210047 - type: integer 
	Parameter APB_LEAF_SLV7_START_ADDR bound to: 1342210048 - type: integer 
	Parameter APB_LEAF_SLV7_END_ADDR bound to: 1342226431 - type: integer 
	Parameter APB_LEAF_SLV8_START_ADDR bound to: 1342226432 - type: integer 
	Parameter APB_LEAF_SLV8_END_ADDR bound to: 1342242815 - type: integer 
	Parameter APB_LEAF_SLV9_START_ADDR bound to: 1342242816 - type: integer 
	Parameter APB_LEAF_SLV9_END_ADDR bound to: 1342259199 - type: integer 
	Parameter APB_LEAF_SLV10_START_ADDR bound to: 1342259200 - type: integer 
	Parameter APB_LEAF_SLV10_END_ADDR bound to: 1342275583 - type: integer 
	Parameter APB_LEAF_SLV11_START_ADDR bound to: 1342275584 - type: integer 
	Parameter APB_LEAF_SLV11_END_ADDR bound to: 1342291967 - type: integer 
	Parameter APB_LEAF_SLV12_START_ADDR bound to: 1342291968 - type: integer 
	Parameter APB_LEAF_SLV12_END_ADDR bound to: 1342308351 - type: integer 
	Parameter APB_LEAF_SLV13_START_ADDR bound to: 1342308352 - type: integer 
	Parameter APB_LEAF_SLV13_END_ADDR bound to: 1342324735 - type: integer 
	Parameter APB_LEAF_SLV14_START_ADDR bound to: 1342324736 - type: integer 
	Parameter APB_LEAF_SLV14_END_ADDR bound to: 1342341119 - type: integer 
	Parameter APB_LEAF_SLV15_START_ADDR bound to: 1342373888 - type: integer 
	Parameter APB_LEAF_SLV15_END_ADDR bound to: 1342390271 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'apb0_leaf_mux' (56#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/apb0.v:11]
INFO: [Synth 8-6155] done synthesizing module 'csky_apb0_top' (57#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/apb0.v:357]
INFO: [Synth 8-6157] synthesizing module 'tim0_sec_top' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/tim.v:11]
INFO: [Synth 8-6157] synthesizing module 'tim_top' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/tim.v:672]
INFO: [Synth 8-6157] synthesizing module 'timers_top' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/tim.v:535]
	Parameter TIMER1_WIDTH bound to: 6'b100000 
	Parameter TIMER1_METASTABLE bound to: 1'b0 
	Parameter TIMER1_PULSE_EXTD bound to: 1'b1 
	Parameter TIMER2_WIDTH bound to: 6'b100000 
	Parameter TIMER2_METASTABLE bound to: 1'b0 
	Parameter TIMER2_PULSE_EXTD bound to: 1'b1 
	Parameter TIMER_ADDR_LHS bound to: 5'b00111 
	Parameter TIMER_CTRL_WIDTH bound to: 6'b000101 
INFO: [Synth 8-6157] synthesizing module 'timers_apbif' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/tim.v:92]
	Parameter TIMER1_WIDTH bound to: 6'b100000 
	Parameter TIMER1_METASTABLE bound to: 1'b0 
	Parameter TIMER1_PULSE_EXTD bound to: 1'b1 
	Parameter TIMER2_WIDTH bound to: 6'b100000 
	Parameter TIMER2_METASTABLE bound to: 1'b0 
	Parameter TIMER2_PULSE_EXTD bound to: 1'b1 
	Parameter TIMER_ADDR_LHS bound to: 5'b00111 
	Parameter TIMER_CTRL_WIDTH bound to: 6'b000101 
	Parameter TIMER1LC_OFFSET bound to: 8'b00000000 
	Parameter TIMER1CV_OFFSET bound to: 8'b00000001 
	Parameter TIMER1CR_OFFSET bound to: 8'b00000010 
	Parameter TIMER1EOI_OFFSET bound to: 8'b00000011 
	Parameter TIMER1INTST_OFFSET bound to: 8'b00000100 
	Parameter TIMER2LC_OFFSET bound to: 8'b00000101 
	Parameter TIMER2CV_OFFSET bound to: 8'b00000110 
	Parameter TIMER2CR_OFFSET bound to: 8'b00000111 
	Parameter TIMER2EOI_OFFSET bound to: 8'b00001000 
	Parameter TIMER2INTST_OFFSET bound to: 8'b00001001 
	Parameter TIMERSINTST_OFFSET bound to: 8'b00101000 
	Parameter TIMERSEOI_OFFSET bound to: 8'b00101001 
	Parameter TIMERSRAW_OFFSET bound to: 8'b00101010 
INFO: [Synth 8-6155] done synthesizing module 'timers_apbif' (58#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/tim.v:92]
INFO: [Synth 8-6157] synthesizing module 'timers_frc' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/tim.v:432]
	Parameter TIMER_WIDTH bound to: 6'b100000 
	Parameter TIMER_PULSE_EXTD bound to: 1'b1 
INFO: [Synth 8-6155] done synthesizing module 'timers_frc' (59#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/tim.v:432]
INFO: [Synth 8-6155] done synthesizing module 'timers_top' (60#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/tim.v:535]
INFO: [Synth 8-6155] done synthesizing module 'tim_top' (61#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/tim.v:672]
INFO: [Synth 8-6155] done synthesizing module 'tim0_sec_top' (62#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/tim.v:11]
INFO: [Synth 8-6157] synthesizing module 'tim2_sec_top' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/tim2.v:11]
INFO: [Synth 8-6157] synthesizing module 'tim2_tim_top' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/tim2.v:94]
INFO: [Synth 8-6155] done synthesizing module 'tim2_tim_top' (63#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/tim2.v:94]
INFO: [Synth 8-6155] done synthesizing module 'tim2_sec_top' (64#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/tim2.v:11]
INFO: [Synth 8-6157] synthesizing module 'tim4_sec_top' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/tim4.v:11]
INFO: [Synth 8-6157] synthesizing module 'tim4_tim_top' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/tim4.v:93]
INFO: [Synth 8-6155] done synthesizing module 'tim4_tim_top' (65#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/tim4.v:93]
INFO: [Synth 8-6155] done synthesizing module 'tim4_sec_top' (66#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/tim4.v:11]
INFO: [Synth 8-6157] synthesizing module 'tim6_sec_top' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/tim6.v:11]
INFO: [Synth 8-6157] synthesizing module 'tim6_tim_top' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/tim6.v:93]
INFO: [Synth 8-6155] done synthesizing module 'tim6_tim_top' (67#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/tim6.v:93]
INFO: [Synth 8-6155] done synthesizing module 'tim6_sec_top' (68#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/tim6.v:11]
INFO: [Synth 8-6157] synthesizing module 'usi0_sec_top' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/usi0.v:3765]
INFO: [Synth 8-6157] synthesizing module 'usi_top' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/usi0.v:3916]
INFO: [Synth 8-6157] synthesizing module 'uart' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/usi0.v:3335]
	Parameter UART_IDLE bound to: 3'b000 
	Parameter UART_STOP bound to: 3'b001 
	Parameter UART_START bound to: 3'b011 
	Parameter UART_DATA bound to: 3'b010 
	Parameter UART_PARITY bound to: 3'b110 
INFO: [Synth 8-6155] done synthesizing module 'uart' (69#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/usi0.v:3335]
INFO: [Synth 8-6157] synthesizing module 'i2c_top' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/usi0.v:2134]
INFO: [Synth 8-6157] synthesizing module 'i2cm' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/usi0.v:602]
	Parameter I2CM_IDLE bound to: 3'b000 
	Parameter I2CM_START bound to: 3'b001 
	Parameter I2CM_SPECIAL bound to: 3'b011 
	Parameter I2CM_RESTART bound to: 3'b010 
	Parameter I2CM_ADDR0 bound to: 3'b110 
	Parameter I2CM_ADDR1 bound to: 3'b111 
	Parameter I2CM_DATA bound to: 3'b101 
	Parameter I2CM_STOP bound to: 3'b100 
INFO: [Synth 8-226] default block is never used [/home/shrubbroom/Code/VLSI/wujian100_open/soc/usi0.v:860]
INFO: [Synth 8-226] default block is never used [/home/shrubbroom/Code/VLSI/wujian100_open/soc/usi0.v:1018]
INFO: [Synth 8-6155] done synthesizing module 'i2cm' (70#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/usi0.v:602]
INFO: [Synth 8-6157] synthesizing module 'i2cs' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/usi0.v:1625]
	Parameter I2CS_IDLE bound to: 2'b00 
	Parameter I2CS_ADDR0 bound to: 2'b01 
	Parameter I2CS_ADDR1 bound to: 2'b11 
	Parameter I2CS_DATA bound to: 2'b10 
INFO: [Synth 8-226] default block is never used [/home/shrubbroom/Code/VLSI/wujian100_open/soc/usi0.v:1788]
INFO: [Synth 8-6155] done synthesizing module 'i2cs' (71#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/usi0.v:1625]
INFO: [Synth 8-6155] done synthesizing module 'i2c_top' (72#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/usi0.v:2134]
INFO: [Synth 8-6157] synthesizing module 'spi' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/usi0.v:2625]
	Parameter SPIM_IDLE bound to: 2'b00 
	Parameter SPIM_START bound to: 2'b01 
	Parameter SPIM_DATA bound to: 2'b11 
	Parameter SPIM_STOP bound to: 2'b10 
INFO: [Synth 8-6155] done synthesizing module 'spi' (73#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/usi0.v:2625]
INFO: [Synth 8-6157] synthesizing module 'sdata_if' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/usi0.v:2399]
INFO: [Synth 8-6155] done synthesizing module 'sdata_if' (74#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/usi0.v:2399]
INFO: [Synth 8-6157] synthesizing module 'apb_if' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/usi0.v:39]
	Parameter TP bound to: 0 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'apb_if' (75#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/usi0.v:39]
INFO: [Synth 8-6157] synthesizing module 'sync_fifo_16x16' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/usi0.v:3107]
	Parameter FIFO_DW bound to: 16 - type: integer 
	Parameter FIFO_AW bound to: 4 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'sync_fifo_16x16' (76#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/usi0.v:3107]
INFO: [Synth 8-6155] done synthesizing module 'usi_top' (77#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/usi0.v:3916]
INFO: [Synth 8-6155] done synthesizing module 'usi0_sec_top' (78#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/usi0.v:3765]
INFO: [Synth 8-6157] synthesizing module 'usi2_sec_top' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/usi1.v:162]
INFO: [Synth 8-6155] done synthesizing module 'usi2_sec_top' (79#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/usi1.v:162]
INFO: [Synth 8-6157] synthesizing module 'apb_dummy_top' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/dummy.v:11]
INFO: [Synth 8-6155] done synthesizing module 'apb_dummy_top' (80#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/dummy.v:11]
INFO: [Synth 8-6157] synthesizing module 'wdt_sec_top' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/wdt.v:519]
INFO: [Synth 8-6157] synthesizing module 'wdt' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/wdt.v:588]
	Parameter WDT_ADDR_LHS bound to: 5'b00111 
	Parameter WDT_CLK_EN bound to: 1'b0 
	Parameter WDT_PAUSE bound to: 1'b0 
INFO: [Synth 8-6157] synthesizing module 'wdt_biu' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/wdt.v:11]
	Parameter WDT_ADDR_LHS bound to: 5'b00111 
INFO: [Synth 8-6155] done synthesizing module 'wdt_biu' (81#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/wdt.v:11]
INFO: [Synth 8-6157] synthesizing module 'wdt_regfile' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/wdt.v:242]
	Parameter WDT_CNT_WIDTH bound to: 6'b100000 
	Parameter WDT_DUAL_TOP bound to: 1'b1 
	Parameter WDT_DFLT_TOP bound to: 4'b0000 
	Parameter WDT_DFLT_TOP_INIT bound to: 4'b0000 
	Parameter WDT_USE_FIX_TOP bound to: 1'b0 
	Parameter WDT_USER_TOP_0 bound to: 65535 - type: integer 
	Parameter WDT_USER_TOP_1 bound to: 131071 - type: integer 
	Parameter WDT_USER_TOP_2 bound to: 262143 - type: integer 
	Parameter WDT_USER_TOP_3 bound to: 524287 - type: integer 
	Parameter WDT_USER_TOP_4 bound to: 1048575 - type: integer 
	Parameter WDT_USER_TOP_5 bound to: 2097151 - type: integer 
	Parameter WDT_USER_TOP_6 bound to: 4194303 - type: integer 
	Parameter WDT_USER_TOP_7 bound to: 8388607 - type: integer 
	Parameter WDT_USER_TOP_8 bound to: 16777215 - type: integer 
	Parameter WDT_USER_TOP_9 bound to: 33554431 - type: integer 
	Parameter WDT_USER_TOP_10 bound to: 67108863 - type: integer 
	Parameter WDT_USER_TOP_11 bound to: 134217727 - type: integer 
	Parameter WDT_USER_TOP_12 bound to: 268435455 - type: integer 
	Parameter WDT_USER_TOP_13 bound to: 536870911 - type: integer 
	Parameter WDT_USER_TOP_14 bound to: 1073741823 - type: integer 
	Parameter WDT_USER_TOP_15 bound to: 2147483647 - type: integer 
	Parameter WDT_USER_TOP_INIT_0 bound to: 65535 - type: integer 
	Parameter WDT_USER_TOP_INIT_1 bound to: 131071 - type: integer 
	Parameter WDT_USER_TOP_INIT_2 bound to: 262143 - type: integer 
	Parameter WDT_USER_TOP_INIT_3 bound to: 524287 - type: integer 
	Parameter WDT_USER_TOP_INIT_4 bound to: 1048575 - type: integer 
	Parameter WDT_USER_TOP_INIT_5 bound to: 2097151 - type: integer 
	Parameter WDT_USER_TOP_INIT_6 bound to: 4194303 - type: integer 
	Parameter WDT_USER_TOP_INIT_7 bound to: 8388607 - type: integer 
	Parameter WDT_USER_TOP_INIT_8 bound to: 16777215 - type: integer 
	Parameter WDT_USER_TOP_INIT_9 bound to: 33554431 - type: integer 
	Parameter WDT_USER_TOP_INIT_10 bound to: 67108863 - type: integer 
	Parameter WDT_USER_TOP_INIT_11 bound to: 134217727 - type: integer 
	Parameter WDT_USER_TOP_INIT_12 bound to: 268435455 - type: integer 
	Parameter WDT_USER_TOP_INIT_13 bound to: 536870911 - type: integer 
	Parameter WDT_USER_TOP_INIT_14 bound to: 1073741823 - type: integer 
	Parameter WDT_USER_TOP_INIT_15 bound to: 2147483647 - type: integer 
	Parameter WDT_DFLT_RPL bound to: 3'b000 
	Parameter WDT_DFLT_RMOD bound to: 1'b0 
	Parameter WDT_ALWAYS_EN bound to: 1'b0 
	Parameter WDT_CLK_EN bound to: 1'b0 
	Parameter WDT_PAUSE bound to: 1'b0 
	Parameter WDT_TOP_RST bound to: 8'b00000000 
	Parameter WDT_CNT_RST bound to: 65535 - type: integer 
	Parameter WDT_ADDR_LHS bound to: 5'b00111 
	Parameter WDT_CR_OFFSET bound to: 0 - type: integer 
	Parameter WDT_TORR_OFFSET bound to: 1 - type: integer 
	Parameter WDT_CCVR_OFFSET bound to: 2 - type: integer 
	Parameter WDT_CRR_OFFSET bound to: 3 - type: integer 
	Parameter WDT_STAT_OFFSET bound to: 4 - type: integer 
	Parameter WDT_EOI_OFFSET bound to: 5 - type: integer 
	Parameter WDT_FIXED_TOP_0 bound to: 65535 - type: integer 
	Parameter WDT_FIXED_TOP_1 bound to: 131071 - type: integer 
	Parameter WDT_FIXED_TOP_2 bound to: 262143 - type: integer 
	Parameter WDT_FIXED_TOP_3 bound to: 524287 - type: integer 
	Parameter WDT_FIXED_TOP_4 bound to: 1048575 - type: integer 
	Parameter WDT_FIXED_TOP_5 bound to: 2097151 - type: integer 
	Parameter WDT_FIXED_TOP_6 bound to: 4194303 - type: integer 
	Parameter WDT_FIXED_TOP_7 bound to: 8388607 - type: integer 
	Parameter WDT_FIXED_TOP_8 bound to: 16777215 - type: integer 
	Parameter WDT_FIXED_TOP_9 bound to: 33554431 - type: integer 
	Parameter WDT_FIXED_TOP_10 bound to: 67108863 - type: integer 
	Parameter WDT_FIXED_TOP_11 bound to: 134217727 - type: integer 
	Parameter WDT_FIXED_TOP_12 bound to: 268435455 - type: integer 
	Parameter WDT_FIXED_TOP_13 bound to: 536870911 - type: integer 
	Parameter WDT_FIXED_TOP_14 bound to: 1073741823 - type: integer 
	Parameter WDT_FIXED_TOP_15 bound to: 2147483647 - type: integer 
	Parameter WDT_RPL_0 bound to: 1 - type: integer 
	Parameter WDT_RPL_1 bound to: 3 - type: integer 
	Parameter WDT_RPL_2 bound to: 7 - type: integer 
	Parameter WDT_RPL_3 bound to: 15 - type: integer 
	Parameter WDT_RPL_4 bound to: 31 - type: integer 
	Parameter WDT_RPL_5 bound to: 63 - type: integer 
	Parameter WDT_RPL_6 bound to: 127 - type: integer 
	Parameter WDT_RPL_7 bound to: 255 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'wdt_regfile' (82#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/wdt.v:242]
INFO: [Synth 8-6157] synthesizing module 'wdt_isrc' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/wdt.v:116]
	Parameter WDT_CNT_WIDTH bound to: 6'b100000 
	Parameter WDT_DUAL_TOP bound to: 1'b1 
	Parameter WDT_DFLT_TOP bound to: 4'b0000 
	Parameter WDT_DFLT_TOP_INIT bound to: 4'b0000 
	Parameter WDT_USE_FIX_TOP bound to: 1'b0 
	Parameter WDT_USER_TOP_0 bound to: 65535 - type: integer 
	Parameter WDT_USER_TOP_1 bound to: 131071 - type: integer 
	Parameter WDT_USER_TOP_2 bound to: 262143 - type: integer 
	Parameter WDT_USER_TOP_3 bound to: 524287 - type: integer 
	Parameter WDT_USER_TOP_4 bound to: 1048575 - type: integer 
	Parameter WDT_USER_TOP_5 bound to: 2097151 - type: integer 
	Parameter WDT_USER_TOP_6 bound to: 4194303 - type: integer 
	Parameter WDT_USER_TOP_7 bound to: 8388607 - type: integer 
	Parameter WDT_USER_TOP_8 bound to: 16777215 - type: integer 
	Parameter WDT_USER_TOP_9 bound to: 33554431 - type: integer 
	Parameter WDT_USER_TOP_10 bound to: 67108863 - type: integer 
	Parameter WDT_USER_TOP_11 bound to: 134217727 - type: integer 
	Parameter WDT_USER_TOP_12 bound to: 268435455 - type: integer 
	Parameter WDT_USER_TOP_13 bound to: 536870911 - type: integer 
	Parameter WDT_USER_TOP_14 bound to: 1073741823 - type: integer 
	Parameter WDT_USER_TOP_15 bound to: 2147483647 - type: integer 
	Parameter WDT_USER_TOP_INIT_0 bound to: 65535 - type: integer 
	Parameter WDT_USER_TOP_INIT_1 bound to: 131071 - type: integer 
	Parameter WDT_USER_TOP_INIT_2 bound to: 262143 - type: integer 
	Parameter WDT_USER_TOP_INIT_3 bound to: 524287 - type: integer 
	Parameter WDT_USER_TOP_INIT_4 bound to: 1048575 - type: integer 
	Parameter WDT_USER_TOP_INIT_5 bound to: 2097151 - type: integer 
	Parameter WDT_USER_TOP_INIT_6 bound to: 4194303 - type: integer 
	Parameter WDT_USER_TOP_INIT_7 bound to: 8388607 - type: integer 
	Parameter WDT_USER_TOP_INIT_8 bound to: 16777215 - type: integer 
	Parameter WDT_USER_TOP_INIT_9 bound to: 33554431 - type: integer 
	Parameter WDT_USER_TOP_INIT_10 bound to: 67108863 - type: integer 
	Parameter WDT_USER_TOP_INIT_11 bound to: 134217727 - type: integer 
	Parameter WDT_USER_TOP_INIT_12 bound to: 268435455 - type: integer 
	Parameter WDT_USER_TOP_INIT_13 bound to: 536870911 - type: integer 
	Parameter WDT_USER_TOP_INIT_14 bound to: 1073741823 - type: integer 
	Parameter WDT_USER_TOP_INIT_15 bound to: 2147483647 - type: integer 
	Parameter WDT_DFLT_RPL bound to: 3'b000 
	Parameter WDT_DFLT_RMOD bound to: 1'b0 
	Parameter WDT_ALWAYS_EN bound to: 1'b0 
	Parameter WDT_CLK_EN bound to: 1'b0 
	Parameter WDT_PAUSE bound to: 1'b0 
	Parameter WDT_TOP_RST bound to: 8'b00000000 
	Parameter WDT_CNT_RST bound to: 65535 - type: integer 
	Parameter WDT_ADDR_LHS bound to: 5'b00111 
INFO: [Synth 8-6157] synthesizing module 'wdt_cnt' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/wdt.v:43]
	Parameter WDT_CNT_WIDTH bound to: 6'b100000 
	Parameter WDT_DUAL_TOP bound to: 1'b1 
	Parameter WDT_DFLT_TOP bound to: 4'b0000 
	Parameter WDT_DFLT_TOP_INIT bound to: 4'b0000 
	Parameter WDT_USE_FIX_TOP bound to: 1'b0 
	Parameter WDT_USER_TOP_0 bound to: 65535 - type: integer 
	Parameter WDT_USER_TOP_1 bound to: 131071 - type: integer 
	Parameter WDT_USER_TOP_2 bound to: 262143 - type: integer 
	Parameter WDT_USER_TOP_3 bound to: 524287 - type: integer 
	Parameter WDT_USER_TOP_4 bound to: 1048575 - type: integer 
	Parameter WDT_USER_TOP_5 bound to: 2097151 - type: integer 
	Parameter WDT_USER_TOP_6 bound to: 4194303 - type: integer 
	Parameter WDT_USER_TOP_7 bound to: 8388607 - type: integer 
	Parameter WDT_USER_TOP_8 bound to: 16777215 - type: integer 
	Parameter WDT_USER_TOP_9 bound to: 33554431 - type: integer 
	Parameter WDT_USER_TOP_10 bound to: 67108863 - type: integer 
	Parameter WDT_USER_TOP_11 bound to: 134217727 - type: integer 
	Parameter WDT_USER_TOP_12 bound to: 268435455 - type: integer 
	Parameter WDT_USER_TOP_13 bound to: 536870911 - type: integer 
	Parameter WDT_USER_TOP_14 bound to: 1073741823 - type: integer 
	Parameter WDT_USER_TOP_15 bound to: 2147483647 - type: integer 
	Parameter WDT_USER_TOP_INIT_0 bound to: 65535 - type: integer 
	Parameter WDT_USER_TOP_INIT_1 bound to: 131071 - type: integer 
	Parameter WDT_USER_TOP_INIT_2 bound to: 262143 - type: integer 
	Parameter WDT_USER_TOP_INIT_3 bound to: 524287 - type: integer 
	Parameter WDT_USER_TOP_INIT_4 bound to: 1048575 - type: integer 
	Parameter WDT_USER_TOP_INIT_5 bound to: 2097151 - type: integer 
	Parameter WDT_USER_TOP_INIT_6 bound to: 4194303 - type: integer 
	Parameter WDT_USER_TOP_INIT_7 bound to: 8388607 - type: integer 
	Parameter WDT_USER_TOP_INIT_8 bound to: 16777215 - type: integer 
	Parameter WDT_USER_TOP_INIT_9 bound to: 33554431 - type: integer 
	Parameter WDT_USER_TOP_INIT_10 bound to: 67108863 - type: integer 
	Parameter WDT_USER_TOP_INIT_11 bound to: 134217727 - type: integer 
	Parameter WDT_USER_TOP_INIT_12 bound to: 268435455 - type: integer 
	Parameter WDT_USER_TOP_INIT_13 bound to: 536870911 - type: integer 
	Parameter WDT_USER_TOP_INIT_14 bound to: 1073741823 - type: integer 
	Parameter WDT_USER_TOP_INIT_15 bound to: 2147483647 - type: integer 
	Parameter WDT_DFLT_RPL bound to: 3'b000 
	Parameter WDT_DFLT_RMOD bound to: 1'b0 
	Parameter WDT_ALWAYS_EN bound to: 1'b0 
	Parameter WDT_CLK_EN bound to: 1'b0 
	Parameter WDT_PAUSE bound to: 1'b0 
	Parameter WDT_TOP_RST bound to: 8'b00000000 
	Parameter WDT_CNT_RST bound to: 65535 - type: integer 
	Parameter WDT_ADDR_LHS bound to: 5'b00111 
INFO: [Synth 8-6155] done synthesizing module 'wdt_cnt' (83#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/wdt.v:43]
INFO: [Synth 8-6157] synthesizing module 'wdt_isrg' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/wdt.v:165]
	Parameter WDT_CNT_WIDTH bound to: 6'b100000 
	Parameter WDT_DUAL_TOP bound to: 1'b1 
	Parameter WDT_DFLT_TOP bound to: 4'b0000 
	Parameter WDT_DFLT_TOP_INIT bound to: 4'b0000 
	Parameter WDT_USE_FIX_TOP bound to: 1'b0 
	Parameter WDT_USER_TOP_0 bound to: 65535 - type: integer 
	Parameter WDT_USER_TOP_1 bound to: 131071 - type: integer 
	Parameter WDT_USER_TOP_2 bound to: 262143 - type: integer 
	Parameter WDT_USER_TOP_3 bound to: 524287 - type: integer 
	Parameter WDT_USER_TOP_4 bound to: 1048575 - type: integer 
	Parameter WDT_USER_TOP_5 bound to: 2097151 - type: integer 
	Parameter WDT_USER_TOP_6 bound to: 4194303 - type: integer 
	Parameter WDT_USER_TOP_7 bound to: 8388607 - type: integer 
	Parameter WDT_USER_TOP_8 bound to: 16777215 - type: integer 
	Parameter WDT_USER_TOP_9 bound to: 33554431 - type: integer 
	Parameter WDT_USER_TOP_10 bound to: 67108863 - type: integer 
	Parameter WDT_USER_TOP_11 bound to: 134217727 - type: integer 
	Parameter WDT_USER_TOP_12 bound to: 268435455 - type: integer 
	Parameter WDT_USER_TOP_13 bound to: 536870911 - type: integer 
	Parameter WDT_USER_TOP_14 bound to: 1073741823 - type: integer 
	Parameter WDT_USER_TOP_15 bound to: 2147483647 - type: integer 
	Parameter WDT_USER_TOP_INIT_0 bound to: 65535 - type: integer 
	Parameter WDT_USER_TOP_INIT_1 bound to: 131071 - type: integer 
	Parameter WDT_USER_TOP_INIT_2 bound to: 262143 - type: integer 
	Parameter WDT_USER_TOP_INIT_3 bound to: 524287 - type: integer 
	Parameter WDT_USER_TOP_INIT_4 bound to: 1048575 - type: integer 
	Parameter WDT_USER_TOP_INIT_5 bound to: 2097151 - type: integer 
	Parameter WDT_USER_TOP_INIT_6 bound to: 4194303 - type: integer 
	Parameter WDT_USER_TOP_INIT_7 bound to: 8388607 - type: integer 
	Parameter WDT_USER_TOP_INIT_8 bound to: 16777215 - type: integer 
	Parameter WDT_USER_TOP_INIT_9 bound to: 33554431 - type: integer 
	Parameter WDT_USER_TOP_INIT_10 bound to: 67108863 - type: integer 
	Parameter WDT_USER_TOP_INIT_11 bound to: 134217727 - type: integer 
	Parameter WDT_USER_TOP_INIT_12 bound to: 268435455 - type: integer 
	Parameter WDT_USER_TOP_INIT_13 bound to: 536870911 - type: integer 
	Parameter WDT_USER_TOP_INIT_14 bound to: 1073741823 - type: integer 
	Parameter WDT_USER_TOP_INIT_15 bound to: 2147483647 - type: integer 
	Parameter WDT_DFLT_RPL bound to: 3'b000 
	Parameter WDT_DFLT_RMOD bound to: 1'b0 
	Parameter WDT_ALWAYS_EN bound to: 1'b0 
	Parameter WDT_CLK_EN bound to: 1'b0 
	Parameter WDT_PAUSE bound to: 1'b0 
	Parameter WDT_TOP_RST bound to: 8'b00000000 
	Parameter WDT_CNT_RST bound to: 65535 - type: integer 
	Parameter WDT_ADDR_LHS bound to: 5'b00111 
INFO: [Synth 8-6155] done synthesizing module 'wdt_isrg' (84#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/wdt.v:165]
INFO: [Synth 8-6155] done synthesizing module 'wdt_isrc' (85#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/wdt.v:116]
INFO: [Synth 8-6155] done synthesizing module 'wdt' (86#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/wdt.v:588]
INFO: [Synth 8-6155] done synthesizing module 'wdt_sec_top' (87#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/wdt.v:519]
INFO: [Synth 8-6157] synthesizing module 'pwm_sec_top' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/pwm.v:5314]
INFO: [Synth 8-6157] synthesizing module 'pwm' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/pwm.v:64]
INFO: [Synth 8-6157] synthesizing module 'pwm_ctrl' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/pwm.v:3113]
INFO: [Synth 8-226] default block is never used [/home/shrubbroom/Code/VLSI/wujian100_open/soc/pwm.v:4154]
INFO: [Synth 8-6157] synthesizing module 'clk_mux2' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/common.v:11]
INFO: [Synth 8-6155] done synthesizing module 'clk_mux2' (88#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/common.v:11]
INFO: [Synth 8-6157] synthesizing module 'pwm_gen' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/pwm.v:4772]
INFO: [Synth 8-226] default block is never used [/home/shrubbroom/Code/VLSI/wujian100_open/soc/pwm.v:5087]
INFO: [Synth 8-6155] done synthesizing module 'pwm_gen' (89#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/pwm.v:4772]
INFO: [Synth 8-6155] done synthesizing module 'pwm_ctrl' (90#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/pwm.v:3113]
INFO: [Synth 8-6157] synthesizing module 'pwm_apbif' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/pwm.v:1147]
INFO: [Synth 8-6155] done synthesizing module 'pwm_apbif' (91#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/pwm.v:1147]
INFO: [Synth 8-6155] done synthesizing module 'pwm' (92#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/pwm.v:64]
INFO: [Synth 8-6155] done synthesizing module 'pwm_sec_top' (93#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/pwm.v:5314]
INFO: [Synth 8-6155] done synthesizing module 'apb0_sub_top' (94#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/apb0_sub_top.v:11]
INFO: [Synth 8-6157] synthesizing module 'apb1_sub_top' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/apb1_sub_top.v:11]
INFO: [Synth 8-6157] synthesizing module 'csky_apb1_top' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/apb1.v:357]
	Parameter AHB_APB_BRIDGE_EN bound to: 1'b1 
	Parameter APB_LEAF_SLV_NUM bound to: 5'b10000 
	Parameter APB_LEAF_SLV0_START_ADDR bound to: 1610612736 - type: integer 
	Parameter APB_LEAF_SLV0_END_ADDR bound to: 1610613759 - type: integer 
	Parameter APB_LEAF_SLV1_START_ADDR bound to: 1610613760 - type: integer 
	Parameter APB_LEAF_SLV1_END_ADDR bound to: 1610614783 - type: integer 
	Parameter APB_LEAF_SLV2_START_ADDR bound to: 1610614784 - type: integer 
	Parameter APB_LEAF_SLV2_END_ADDR bound to: 1610615807 - type: integer 
	Parameter APB_LEAF_SLV3_START_ADDR bound to: 1610615808 - type: integer 
	Parameter APB_LEAF_SLV3_END_ADDR bound to: 1610616831 - type: integer 
	Parameter APB_LEAF_SLV4_START_ADDR bound to: 1610776576 - type: integer 
	Parameter APB_LEAF_SLV4_END_ADDR bound to: 1610792959 - type: integer 
	Parameter APB_LEAF_SLV5_START_ADDR bound to: 1610711040 - type: integer 
	Parameter APB_LEAF_SLV5_END_ADDR bound to: 1610727423 - type: integer 
	Parameter APB_LEAF_SLV6_START_ADDR bound to: 1610629120 - type: integer 
	Parameter APB_LEAF_SLV6_END_ADDR bound to: 1610645503 - type: integer 
	Parameter APB_LEAF_SLV7_START_ADDR bound to: 1610645504 - type: integer 
	Parameter APB_LEAF_SLV7_END_ADDR bound to: 1610661887 - type: integer 
	Parameter APB_LEAF_SLV8_START_ADDR bound to: 1610661888 - type: integer 
	Parameter APB_LEAF_SLV8_END_ADDR bound to: 1610678271 - type: integer 
	Parameter APB_LEAF_SLV9_START_ADDR bound to: 1610678272 - type: integer 
	Parameter APB_LEAF_SLV9_END_ADDR bound to: 1610694655 - type: integer 
	Parameter APB_LEAF_SLV10_START_ADDR bound to: 1610694656 - type: integer 
	Parameter APB_LEAF_SLV10_END_ADDR bound to: 1610711039 - type: integer 
	Parameter APB_LEAF_SLV11_START_ADDR bound to: 1610727424 - type: integer 
	Parameter APB_LEAF_SLV11_END_ADDR bound to: 1610743807 - type: integer 
	Parameter APB_LEAF_SLV12_START_ADDR bound to: 1610743808 - type: integer 
	Parameter APB_LEAF_SLV12_END_ADDR bound to: 1610760191 - type: integer 
	Parameter APB_LEAF_SLV13_START_ADDR bound to: 1610760192 - type: integer 
	Parameter APB_LEAF_SLV13_END_ADDR bound to: 1610776575 - type: integer 
	Parameter APB_LEAF_SLV14_START_ADDR bound to: 1610792960 - type: integer 
	Parameter APB_LEAF_SLV14_END_ADDR bound to: 1610809343 - type: integer 
	Parameter APB_LEAF_SLV15_START_ADDR bound to: 1610809344 - type: integer 
	Parameter APB_LEAF_SLV15_END_ADDR bound to: 1610825727 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'apb1_state_ctrl' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/apb1.v:83]
	Parameter IDLE bound to: 7'b0000001 
	Parameter WTW bound to: 7'b0000010 
	Parameter SPW bound to: 7'b0000100 
	Parameter ASW bound to: 7'b0001000 
	Parameter WTR bound to: 7'b0010000 
	Parameter SPR bound to: 7'b0100000 
	Parameter ASR bound to: 7'b1000000 
INFO: [Synth 8-6155] done synthesizing module 'apb1_state_ctrl' (95#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/apb1.v:83]
INFO: [Synth 8-6157] synthesizing module 'apb1_leaf_mux' [/home/shrubbroom/Code/VLSI/wujian100_open/soc/apb1.v:11]
INFO: [Common 17-14] Message 'Synth 8-6157' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter AHB_APB_BRIDGE_EN bound to: 1'b1 
	Parameter APB_LEAF_SLV_NUM bound to: 5'b10000 
	Parameter APB_LEAF_SLV0_START_ADDR bound to: 1610612736 - type: integer 
	Parameter APB_LEAF_SLV0_END_ADDR bound to: 1610613759 - type: integer 
	Parameter APB_LEAF_SLV1_START_ADDR bound to: 1610613760 - type: integer 
	Parameter APB_LEAF_SLV1_END_ADDR bound to: 1610614783 - type: integer 
	Parameter APB_LEAF_SLV2_START_ADDR bound to: 1610614784 - type: integer 
	Parameter APB_LEAF_SLV2_END_ADDR bound to: 1610615807 - type: integer 
	Parameter APB_LEAF_SLV3_START_ADDR bound to: 1610615808 - type: integer 
	Parameter APB_LEAF_SLV3_END_ADDR bound to: 1610616831 - type: integer 
	Parameter APB_LEAF_SLV4_START_ADDR bound to: 1610776576 - type: integer 
	Parameter APB_LEAF_SLV4_END_ADDR bound to: 1610792959 - type: integer 
	Parameter APB_LEAF_SLV5_START_ADDR bound to: 1610711040 - type: integer 
	Parameter APB_LEAF_SLV5_END_ADDR bound to: 1610727423 - type: integer 
	Parameter APB_LEAF_SLV6_START_ADDR bound to: 1610629120 - type: integer 
	Parameter APB_LEAF_SLV6_END_ADDR bound to: 1610645503 - type: integer 
	Parameter APB_LEAF_SLV7_START_ADDR bound to: 1610645504 - type: integer 
	Parameter APB_LEAF_SLV7_END_ADDR bound to: 1610661887 - type: integer 
	Parameter APB_LEAF_SLV8_START_ADDR bound to: 1610661888 - type: integer 
	Parameter APB_LEAF_SLV8_END_ADDR bound to: 1610678271 - type: integer 
	Parameter APB_LEAF_SLV9_START_ADDR bound to: 1610678272 - type: integer 
	Parameter APB_LEAF_SLV9_END_ADDR bound to: 1610694655 - type: integer 
	Parameter APB_LEAF_SLV10_START_ADDR bound to: 1610694656 - type: integer 
	Parameter APB_LEAF_SLV10_END_ADDR bound to: 1610711039 - type: integer 
	Parameter APB_LEAF_SLV11_START_ADDR bound to: 1610727424 - type: integer 
	Parameter APB_LEAF_SLV11_END_ADDR bound to: 1610743807 - type: integer 
	Parameter APB_LEAF_SLV12_START_ADDR bound to: 1610743808 - type: integer 
	Parameter APB_LEAF_SLV12_END_ADDR bound to: 1610760191 - type: integer 
	Parameter APB_LEAF_SLV13_START_ADDR bound to: 1610760192 - type: integer 
	Parameter APB_LEAF_SLV13_END_ADDR bound to: 1610776575 - type: integer 
	Parameter APB_LEAF_SLV14_START_ADDR bound to: 1610792960 - type: integer 
	Parameter APB_LEAF_SLV14_END_ADDR bound to: 1610809343 - type: integer 
	Parameter APB_LEAF_SLV15_START_ADDR bound to: 1610809344 - type: integer 
	Parameter APB_LEAF_SLV15_END_ADDR bound to: 1610825727 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'apb1_leaf_mux' (96#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/apb1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'csky_apb1_top' (97#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/apb1.v:357]
INFO: [Synth 8-6155] done synthesizing module 'tim1_tim_top' (98#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/tim1.v:92]
INFO: [Synth 8-6155] done synthesizing module 'tim1_sec_top' (99#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/tim1.v:11]
INFO: [Synth 8-6155] done synthesizing module 'tim3_tim_top' (100#1) [/home/shrubbroom/Code/VLSI/wujian100_open/soc/tim3.v:93]
INFO: [Common 17-14] Message 'Synth 8-6155' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
	Parameter IDLE bound to: 3'b001 
	Parameter WFG1 bound to: 3'b010 
	Parameter WFD1 bound to: 3'b011 
	Parameter WFD1WFG2 bound to: 3'b000 
	Parameter WFD1WFD2 bound to: 3'b110 
	Parameter ABORT_IDLE bound to: 1'b0 
	Parameter ABORT_VLD bound to: 1'b1 
INFO: [Synth 8-226] default block is never used [/home/shrubbroom/Code/VLSI/wujian100_open/soc/E902_20191018.v:9761]
	Parameter IDLE bound to: 2'b00 
	Parameter POP1_EN bound to: 2'b01 
	Parameter POP2_EN bound to: 2'b10 
	Parameter FLUSH bound to: 2'b11 
	Parameter ENTRY_NUM bound to: 6 - type: integer 
	Parameter EBREAK bound to: 1048691 - type: integer 
	Parameter FUNC_WIDTH bound to: 3 - type: integer 
	Parameter SUB_FUNC_WIDTH bound to: 4 - type: integer 
	Parameter ADDER bound to: 3'b001 
	Parameter LOGIC bound to: 3'b010 
	Parameter SHIFT bound to: 3'b100 
	Parameter ADD bound to: 4'b0001 
	Parameter LTU bound to: 4'b0010 
	Parameter SLT bound to: 4'b0100 
	Parameter SUB bound to: 4'b1000 
	Parameter MOV bound to: 4'b0001 
	Parameter AND bound to: 4'b0010 
	Parameter OR bound to: 4'b0100 
	Parameter XOR bound to: 4'b1000 
	Parameter SRA bound to: 4'bx001 
	Parameter SLL bound to: 4'bx010 
	Parameter SRL bound to: 4'bx100 
INFO: [Synth 8-155] case statement is not full and has no default [/home/shrubbroom/Code/VLSI/wujian100_open/soc/E902_20191018.v:12049]
INFO: [Synth 8-155] case statement is not full and has no default [/home/shrubbroom/Code/VLSI/wujian100_open/soc/E902_20191018.v:13734]
INFO: [Synth 8-226] default block is never used [/home/shrubbroom/Code/VLSI/wujian100_open/soc/E902_20191018.v:10719]
	Parameter IDLE bound to: 3'b000 
	Parameter WFI1 bound to: 3'b001 
	Parameter SPLIT bound to: 3'b010 
	Parameter WFI2 bound to: 3'b011 
	Parameter PAIR bound to: 3'b110 
	Parameter PAIRS bound to: 3'b111 
INFO: [Synth 8-226] default block is never used [/home/shrubbroom/Code/VLSI/wujian100_open/soc/E902_20191018.v:12840]
INFO: [Synth 8-155] case statement is not full and has no default [/home/shrubbroom/Code/VLSI/wujian100_open/soc/E902_20191018.v:12942]
	Parameter BKPT_IDLE bound to: 1'b0 
	Parameter BKPT_ACK bound to: 1'b1 
	Parameter TRACE_IDLE bound to: 1'b0 
	Parameter TRACE_ACK bound to: 1'b1 
	Parameter BR_DBG_IDLE bound to: 2'b00 
	Parameter BR_DBG_ACK bound to: 2'b10 
INFO: [Synth 8-226] default block is never used [/home/shrubbroom/Code/VLSI/wujian100_open/soc/E902_20191018.v:15451]
INFO: [Synth 8-226] default block is never used [/home/shrubbroom/Code/VLSI/wujian100_open/soc/E902_20191018.v:15488]
	Parameter IDLE bound to: 2'b00 
	Parameter LOAD bound to: 2'b11 
	Parameter STORE bound to: 2'b10 
	Parameter ALU bound to: 2'b01 
INFO: [Synth 8-226] default block is never used [/home/shrubbroom/Code/VLSI/wujian100_open/soc/E902_20191018.v:17687]
	Parameter IDLE bound to: 1'b0 
	Parameter WAIT_IDLE bound to: 1'b1 
	Parameter FETCH_IDLE bound to: 1'b0 
	Parameter FETCH_MASK bound to: 1'b1 
	Parameter EMMU_IDLE bound to: 1'b0 
	Parameter EMMU_WAIT_IDLE bound to: 1'b1 
INFO: [Synth 8-226] default block is never used [/home/shrubbroom/Code/VLSI/wujian100_open/soc/E902_20191018.v:14312]
INFO: [Synth 8-226] default block is never used [/home/shrubbroom/Code/VLSI/wujian100_open/soc/E902_20191018.v:14338]
	Parameter IDLE bound to: 4'b0000 
	Parameter BUF_VBR bound to: 4'b0001 
	Parameter WAIT_IDLE bound to: 4'b0010 
	Parameter WAIT_GRANT bound to: 4'b0011 
	Parameter WAIT_DATA bound to: 4'b0100 
	Parameter NONVEC_WAIT bound to: 4'b0101 
	Parameter NONVEC_WAIT_IDLE bound to: 4'b0110 
	Parameter VEC_ERR bound to: 4'b0111 
	Parameter BYTE bound to: 2'b00 
	Parameter HALF bound to: 2'b01 
	Parameter WORD bound to: 2'b10 
	Parameter LE bound to: 2'b00 
	Parameter BE_V1 bound to: 2'b10 
	Parameter BE_V2 bound to: 2'b01 
INFO: [Synth 8-155] case statement is not full and has no default [/home/shrubbroom/Code/VLSI/wujian100_open/soc/E902_20191018.v:18538]
INFO: [Synth 8-155] case statement is not full and has no default [/home/shrubbroom/Code/VLSI/wujian100_open/soc/E902_20191018.v:18568]
INFO: [Synth 8-155] case statement is not full and has no default [/home/shrubbroom/Code/VLSI/wujian100_open/soc/E902_20191018.v:18598]
INFO: [Synth 8-155] case statement is not full and has no default [/home/shrubbroom/Code/VLSI/wujian100_open/soc/E902_20191018.v:18628]
INFO: [Synth 8-155] case statement is not full and has no default [/home/shrubbroom/Code/VLSI/wujian100_open/soc/E902_20191018.v:18704]
INFO: [Synth 8-155] case statement is not full and has no default [/home/shrubbroom/Code/VLSI/wujian100_open/soc/E902_20191018.v:18746]
INFO: [Synth 8-155] case statement is not full and has no default [/home/shrubbroom/Code/VLSI/wujian100_open/soc/E902_20191018.v:18776]
INFO: [Synth 8-155] case statement is not full and has no default [/home/shrubbroom/Code/VLSI/wujian100_open/soc/E902_20191018.v:18800]
	Parameter IDLE bound to: 1'b0 
	Parameter WAIT_DATA bound to: 1'b1 
	Parameter MISL_VEC bound to: 5'b00100 
	Parameter MISS_VEC bound to: 5'b00110 
	Parameter ACCL_VEC bound to: 5'b00101 
	Parameter ACCS_VEC bound to: 5'b00111 
INFO: [Synth 8-226] default block is never used [/home/shrubbroom/Code/VLSI/wujian100_open/soc/E902_20191018.v:18062]
	Parameter MSTATUS bound to: 12'b001100000000 
	Parameter MISA bound to: 12'b001100000001 
	Parameter MIE bound to: 12'b001100000100 
	Parameter MTVEC bound to: 12'b001100000101 
	Parameter MSCRATCH bound to: 12'b001101000000 
	Parameter MEPC bound to: 12'b001101000001 
	Parameter MCAUSE bound to: 12'b001101000010 
	Parameter MTVAL bound to: 12'b001101000011 
	Parameter MIP bound to: 12'b001101000100 
	Parameter MCYCLE bound to: 12'b101100000000 
	Parameter MINSTRET bound to: 12'b101100000010 
	Parameter MCYCLEH bound to: 12'b101110000000 
	Parameter MINSTRETH bound to: 12'b101110000010 
	Parameter MVENDORID bound to: 12'b111100010001 
	Parameter MARCHID bound to: 12'b111100010010 
	Parameter MIMPID bound to: 12'b111100010011 
	Parameter MHARTID bound to: 12'b111100010100 
	Parameter MCPUID bound to: 12'b111111000000 
	Parameter MTVT bound to: 12'b001100000111 
	Parameter MNXTI bound to: 12'b001101000101 
	Parameter MINTSTATUS bound to: 12'b001101000110 
	Parameter MSTATUS bound to: 12'b001100000000 
	Parameter MISA bound to: 12'b001100000001 
	Parameter MIE bound to: 12'b001100000100 
	Parameter MTVEC bound to: 12'b001100000101 
	Parameter MSCRATCH bound to: 12'b001101000000 
	Parameter MEPC bound to: 12'b001101000001 
	Parameter MCAUSE bound to: 12'b001101000010 
	Parameter MTVAL bound to: 12'b001101000011 
	Parameter MIP bound to: 12'b001101000100 
	Parameter MCYCLE bound to: 12'b101100000000 
	Parameter MINSTRET bound to: 12'b101100000010 
	Parameter MCYCLEH bound to: 12'b101110000000 
	Parameter MINSTRETH bound to: 12'b101110000010 
	Parameter MVENDORID bound to: 12'b111100010001 
	Parameter MARCHID bound to: 12'b111100010010 
	Parameter MIMPID bound to: 12'b111100010011 
	Parameter MHARTID bound to: 12'b111100010100 
	Parameter MCPUID bound to: 12'b111111000000 
	Parameter MTVT bound to: 12'b001100000111 
	Parameter MNXTI bound to: 12'b001101000101 
	Parameter MINTSTATUS bound to: 12'b001101000110 
	Parameter MSTATUS bound to: 12'b001100000000 
	Parameter MCAUSE bound to: 12'b001101000010 
	Parameter MNXTI bound to: 12'b001101000101 
	Parameter IDLE bound to: 2'b00 
	Parameter WFACK bound to: 2'b01 
	Parameter WFCPLT bound to: 2'b11 
	Parameter CPLT bound to: 2'b10 
INFO: [Synth 8-226] default block is never used [/home/shrubbroom/Code/VLSI/wujian100_open/soc/E902_20191018.v:6117]
	Parameter TCIPIF_BASE bound to: 4'b1110 
	Parameter CIDLE bound to: 3'b000 
	Parameter SAHBL bound to: 3'b001 
	Parameter CTCIP bound to: 3'b010 
	Parameter IAHBL bound to: 3'b011 
	Parameter DAHBL bound to: 3'b100 
	Parameter IDLE bound to: 2'b00 
	Parameter BSTACK_FAIL bound to: 2'b01 
	Parameter DENY bound to: 2'b10 
	Parameter TCIPIF_BASE bound to: 4'b1110 
	Parameter DATA_WIDTH bound to: 32 - type: integer 
	Parameter IDLE bound to: 3'b000 
	Parameter WFD bound to: 3'b001 
	Parameter WFG bound to: 3'b010 
	Parameter ERROR1 bound to: 3'b110 
	Parameter ERROR2 bound to: 3'b111 
	Parameter A50 bound to: 4'b0000 
	Parameter A18651 bound to: 4'b0001 
	Parameter A51 bound to: 4'b0010 
	Parameter A18650 bound to: 4'b0011 
	Parameter A52 bound to: 4'b0100 
	Parameter A1864f bound to: 4'b0101 
	Parameter A53 bound to: 4'b0110 
	Parameter A1864e bound to: 4'b0111 
	Parameter A54 bound to: 4'b1000 
	Parameter A18632 bound to: 4'b0000 
	Parameter A70 bound to: 4'b0001 
	Parameter A18631 bound to: 4'b0011 
	Parameter A71 bound to: 4'b0010 
	Parameter A18630 bound to: 4'b0110 
	Parameter A72 bound to: 4'b0111 
	Parameter A1862f bound to: 4'b0101 
	Parameter A73 bound to: 4'b0100 
	Parameter A1862e bound to: 4'b1100 
	Parameter CORETIM_IN bound to: 24'b111000000000000011100000 
	Parameter CORETIM_EX bound to: 28'b1110000000000000111000000000 
	Parameter VIC_IN bound to: 20'b11100000000000001110 
	Parameter VIC_EX1 bound to: 24'b111000000000000011100000 
	Parameter VIC_EX2 bound to: 24'b111000000000000011101101 
	Parameter VIC_EX3 bound to: 24'b111000000000000011101110 
	Parameter VIC_EX4 bound to: 24'b111000000000000011101111 
	Parameter POWER_IN bound to: 28'b1110000000000000111011111001 
	Parameter SEU_IN bound to: 28'b1110000000000000111011111010 
	Parameter SCRMB_IN1 bound to: 28'b1110000000000000111011111011 
	Parameter SCRMB_IN2 bound to: 28'b1110000000000000111011111100 
	Parameter CRU_IN bound to: 20'b11100000000000001111 
	Parameter SEU_BIST_IN bound to: 20'b11100000000000010000 
	Parameter HAD_IMG_IN bound to: 20'b11100000000000010001 
	Parameter CMMU_IN1 bound to: 24'b111000000001000000000000 
	Parameter CMMU_IN2 bound to: 24'b111000000001000000000001 
	Parameter IDLE bound to: 1'b0 
	Parameter ERROR bound to: 1'b1 
INFO: [Synth 8-226] default block is never used [/home/shrubbroom/Code/VLSI/wujian100_open/soc/E902_20191018.v:20306]
	Parameter CLICINTNUM bound to: 64 - type: integer 
	Parameter CLICMASK bound to: 8 - type: integer 
	Parameter CLICINTBITS bound to: 3 - type: integer 
	Parameter CLICINTIP_BASE bound to: 2'b00 
	Parameter CLICINTIE_BASE bound to: 2'b01 
	Parameter CLICINTCFG_BASE bound to: 2'b10 
	Parameter CLICCFG bound to: 10'b1100000000 
	Parameter CLICTH bound to: 10'b1100000001 
	Parameter CLICTHCFG bound to: 10'b1100000010 
	Parameter CLICINTNUM bound to: 64 - type: integer 
	Parameter CLICINTNUM bound to: 64 - type: integer 
	Parameter CLICMASK bound to: 8 - type: integer 
	Parameter CLICINTBITS bound to: 3 - type: integer 
	Parameter NLMASK bound to: 3 - type: integer 
	Parameter NONSEQ bound to: 2'b10 
	Parameter SEQ bound to: 2'b11 
	Parameter ERROR bound to: 2'b01 
	Parameter REG_NUM bound to: 64 - type: integer 
	Parameter BIT_WIDTH bound to: 16 - type: integer 
	Parameter NONSEQ bound to: 2'b10 
	Parameter SEQ bound to: 2'b11 
	Parameter BYTE bound to: 3'b000 
	Parameter HALFWORD bound to: 3'b001 
	Parameter WORD bound to: 3'b010 
	Parameter OKAY bound to: 2'b00 
	Parameter ERROR bound to: 2'b01 
	Parameter RETRY bound to: 2'b10 
INFO: [Synth 8-155] case statement is not full and has no default [/home/shrubbroom/Code/VLSI/wujian100_open/soc/sms.v:345]
INFO: [Synth 8-226] default block is never used [/home/shrubbroom/Code/VLSI/wujian100_open/soc/sms.v:466]
	Parameter BYTE bound to: 3'b000 
	Parameter HALFWORD bound to: 3'b001 
	Parameter WORD bound to: 3'b010 
	Parameter DATAWIDTH bound to: 32 - type: integer 
	Parameter ADDRWIDTH bound to: 14 - type: integer 
	Parameter MEMDEPTH bound to: 16384 - type: integer 
	Parameter DATAWIDTH bound to: 32 - type: integer 
	Parameter ADDRWIDTH bound to: 14 - type: integer 
	Parameter MEMDEPTH bound to: 16384 - type: integer 
	Parameter ADDRWIDTH bound to: 14 - type: integer 
	Parameter DATAWIDTH bound to: 8 - type: integer 
	Parameter MEMDEPTH bound to: 16384 - type: integer 
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:20 ; elapsed = 00:00:22 . Memory (MB): peak = 2546.887 ; gain = 243.145 ; free physical = 3645 ; free virtual = 26134
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 2555.793 ; gain = 252.051 ; free physical = 3718 ; free virtual = 26199
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:25 ; elapsed = 00:00:28 . Memory (MB): peak = 2555.793 ; gain = 252.051 ; free physical = 3718 ; free virtual = 26199
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2555.793 ; gain = 0.000 ; free physical = 3629 ; free virtual = 26111
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/shrubbroom/Code/VLSI/wujian100_open/fpga/xdc/EB034A10.xdc]
INFO: [Vivado 12-4777] Setting CLOCK_DEDICATED_ROUTE constraint on the PARENT net instead of the specified net segment (net name: PAD_JTAG_TCLK). Placer only honors CLOCK_DEDICATED_ROUTE when set on the PARENT net, e.g. net segment directly connected to the driver. To eliminate this message, please update your constraint to specify the PARENT net instead. [/home/shrubbroom/Code/VLSI/wujian100_open/fpga/xdc/EB034A10.xdc:33]
Finished Parsing XDC File [/home/shrubbroom/Code/VLSI/wujian100_open/fpga/xdc/EB034A10.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [/home/shrubbroom/Code/VLSI/wujian100_open/fpga/xdc/EB034A10.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/wujian100_open_top_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/wujian100_open_top_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [/home/shrubbroom/Code/VLSI/wujian100_open/fpga/xdc/wujian100_open_timing.xdc]
Finished Parsing XDC File [/home/shrubbroom/Code/VLSI/wujian100_open/fpga/xdc/wujian100_open_timing.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2769.480 ; gain = 0.000 ; free physical = 3410 ; free virtual = 25893
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.14 . Memory (MB): peak = 2769.480 ; gain = 0.000 ; free physical = 3410 ; free virtual = 25893
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:45 ; elapsed = 00:00:45 . Memory (MB): peak = 2769.480 ; gain = 465.738 ; free physical = 3668 ; free virtual = 26152
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'hbus_stt_reg' in module 'fsmc'
INFO: [Synth 8-802] inferred FSM for state register 'cstate_reg' in module 'apb0_state_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'uart_fsm_reg' in module 'uart'
INFO: [Synth 8-802] inferred FSM for state register 'i2cm_fsm_reg' in module 'i2cm'
INFO: [Synth 8-802] inferred FSM for state register 'spim_fsm_reg' in module 'spi'
INFO: [Synth 8-802] inferred FSM for state register 'cstate_reg' in module 'apb1_state_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'cur_st_reg' in module 'cr_ifu_ibusif'
INFO: [Synth 8-802] inferred FSM for state register 'cur_st_reg' in module 'cr_iu_mad'
INFO: [Synth 8-802] inferred FSM for state register 'br_cur_state_reg' in module 'cr_iu_retire'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'cr_iu_vector'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'cr_cp0_lpmd'
INFO: [Synth 8-802] inferred FSM for state register 'cross_cur_st_reg' in module 'cr_bmu_dbus_if'
INFO: [Synth 8-802] inferred FSM for state register 'cur_state_reg' in module 'cr_bmu_dbus_if'
INFO: [Synth 8-802] inferred FSM for state register 'ahbLif_cur_state_reg' in module 'cr_ahbl_if'
INFO: [Synth 8-802] inferred FSM for state register 'A1865c_reg' in module 'A45'
INFO: [Synth 8-802] inferred FSM for state register 'A1864b_reg' in module 'A1864d'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                IDLE_BUS |                              000 |                            00001
     WAIT_RRDY_DRADR_BUS |                              001 |                            00010
     WAIT_RRDY_DWADR_BUS |                              010 |                            10000
     WAIT_WRDY_DWADR_BUS |                              011 |                            11000
     WAIT_WRDY_DRADR_BUS |                              100 |                            00100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'hbus_stt_reg' using encoding 'sequential' in module 'fsmc'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                          0000001 |                          0000001
                     WTW |                          0000010 |                          0000010
                     SPW |                          0000100 |                          0000100
                     ASW |                          0001000 |                          0001000
                     WTR |                          0010000 |                          0010000
                     SPR |                          0100000 |                          0100000
                     ASR |                          1000000 |                          1000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cstate_reg' in module 'apb0_state_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               UART_IDLE |                            00001 |                              000
              UART_START |                            00010 |                              011
               UART_DATA |                            00100 |                              010
             UART_PARITY |                            01000 |                              110
               UART_STOP |                            10000 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'uart_fsm_reg' using encoding 'one-hot' in module 'uart'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               I2CM_IDLE |                              000 |                              000
              I2CM_START |                              001 |                              001
            I2CM_SPECIAL |                              010 |                              011
              I2CM_ADDR0 |                              011 |                              110
              I2CM_ADDR1 |                              100 |                              111
               I2CM_DATA |                              101 |                              101
            I2CM_RESTART |                              110 |                              010
               I2CM_STOP |                              111 |                              100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'i2cm_fsm_reg' using encoding 'sequential' in module 'i2cm'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
               SPIM_IDLE |                             0001 |                               00
              SPIM_START |                             0010 |                               01
               SPIM_DATA |                             0100 |                               11
               SPIM_STOP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'spim_fsm_reg' using encoding 'one-hot' in module 'spi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
*
                    IDLE |                          0000001 |                          0000001
                     WTW |                          0000010 |                          0000010
                     SPW |                          0000100 |                          0000100
                     ASW |                          0001000 |                          0001000
                     WTR |                          0010000 |                          0010000
                     SPR |                          0100000 |                          0100000
                     ASR |                          1000000 |                          1000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3898] No Re-encoding of one hot register 'cstate_reg' in module 'apb1_state_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                              001
                    WFG1 |                              100 |                              010
                    WFD1 |                              010 |                              011
                WFD1WFG2 |                              011 |                              000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_st_reg' using encoding 'sequential' in module 'cr_ifu_ibusif'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                           000001 |                              000
                    WFI2 |                           000010 |                              011
                   SPLIT |                           001000 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_st_reg' using encoding 'one-hot' in module 'cr_iu_mad'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             BR_DBG_IDLE |                                0 |                               00
              BR_DBG_ACK |                                1 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'br_cur_state_reg' using encoding 'sequential' in module 'cr_iu_retire'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                              000 |                             0000
             NONVEC_WAIT |                              111 |                             0101
        NONVEC_WAIT_IDLE |                              110 |                             0110
                 BUF_VBR |                              101 |                             0001
               WAIT_IDLE |                              100 |                             0010
              WAIT_GRANT |                              011 |                             0011
               WAIT_DATA |                              010 |                             0100
                 VEC_ERR |                              001 |                             0111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'sequential' in module 'cr_iu_vector'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                             0001 |                               00
                   WFACK |                             0010 |                               01
                  WFCPLT |                             0100 |                               11
                    CPLT |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'one-hot' in module 'cr_cp0_lpmd'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                   CIDLE |                              000 |                              000
                   DAHBL |                              001 |                              100
                   IAHBL |                              100 |                              011
                   CTCIP |                              011 |                              010
                   SAHBL |                              010 |                              001
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cross_cur_st_reg' using encoding 'sequential' in module 'cr_bmu_dbus_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                               00 |                               00
             BSTACK_FAIL |                               01 |                               01
                    DENY |                               10 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'cur_state_reg' using encoding 'sequential' in module 'cr_bmu_dbus_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    IDLE |                            00001 |                              000
                     WFG |                            00010 |                              010
                     WFD |                            00100 |                              001
                  ERROR1 |                            01000 |                              110
                  ERROR2 |                            10000 |                              111
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'ahbLif_cur_state_reg' using encoding 'one-hot' in module 'cr_ahbl_if'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                     A50 |                        000000001 |                             0000
                  A18651 |                        000000010 |                             0001
                     A51 |                        000000100 |                             0010
                  A18650 |                        000001000 |                             0011
                     A52 |                        000010000 |                             0100
                  A1864f |                        000100000 |                             0101
                     A53 |                        001000000 |                             0110
                  A1864e |                        010000000 |                             0111
                     A54 |                        100000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'A1865c_reg' using encoding 'one-hot' in module 'A45'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  A18632 |                        000000001 |                             0000
                     A70 |                        000000010 |                             0001
                  A18631 |                        000000100 |                             0011
                     A71 |                        000001000 |                             0010
                  A18630 |                        000010000 |                             0110
                  A1862f |                        000100000 |                             0101
                     A72 |                        001000000 |                             0111
                     A73 |                        010000000 |                             0100
                  A1862e |                        100000000 |                             1100
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'A1864b_reg' using encoding 'one-hot' in module 'A1864d'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:17 ; elapsed = 00:01:19 . Memory (MB): peak = 2769.480 ; gain = 465.738 ; free physical = 654 ; free virtual = 23148
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 1     
	   3 Input   33 Bit       Adders := 2     
	   3 Input   32 Bit       Adders := 32    
	   2 Input   32 Bit       Adders := 42    
	   3 Input   31 Bit       Adders := 1     
	   2 Input   30 Bit       Adders := 2     
	   2 Input   24 Bit       Adders := 9     
	   2 Input   23 Bit       Adders := 3     
	   2 Input   13 Bit       Adders := 16    
	   3 Input   13 Bit       Adders := 16    
	   2 Input   12 Bit       Adders := 12    
	   2 Input    8 Bit       Adders := 10    
	   2 Input    7 Bit       Adders := 2     
	   3 Input    6 Bit       Adders := 32    
	   2 Input    5 Bit       Adders := 14    
	   3 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 39    
	   3 Input    3 Bit       Adders := 80    
	   2 Input    3 Bit       Adders := 19    
	   6 Input    3 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 12    
	   3 Input    2 Bit       Adders := 8     
+---XORs : 
	   2 Input     32 Bit         XORs := 6     
	   2 Input      1 Bit         XORs := 101   
+---XORs : 
	                8 Bit    Wide XORs := 6     
	                7 Bit    Wide XORs := 6     
	                6 Bit    Wide XORs := 6     
	                5 Bit    Wide XORs := 6     
+---Registers : 
	               64 Bit    Registers := 1     
	               49 Bit    Registers := 7     
	               45 Bit    Registers := 7     
	               43 Bit    Registers := 1     
	               32 Bit    Registers := 248   
	               31 Bit    Registers := 2     
	               30 Bit    Registers := 1     
	               28 Bit    Registers := 1     
	               26 Bit    Registers := 4     
	               25 Bit    Registers := 1     
	               24 Bit    Registers := 16    
	               23 Bit    Registers := 3     
	               20 Bit    Registers := 3     
	               18 Bit    Registers := 8     
	               16 Bit    Registers := 26    
	               13 Bit    Registers := 17    
	               12 Bit    Registers := 30    
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 6     
	                9 Bit    Registers := 3     
	                8 Bit    Registers := 51    
	                7 Bit    Registers := 2     
	                6 Bit    Registers := 37    
	                5 Bit    Registers := 38    
	                4 Bit    Registers := 82    
	                3 Bit    Registers := 172   
	                2 Bit    Registers := 174   
	                1 Bit    Registers := 1820  
+---RAMs : 
	             128K Bit	(16384 X 8 bit)          RAMs := 16    
	              256 Bit	(16 X 16 bit)          RAMs := 6     
+---Muxes : 
	   3 Input   64 Bit        Muxes := 1     
	   2 Input   64 Bit        Muxes := 2     
	   2 Input   49 Bit        Muxes := 113   
	   2 Input   45 Bit        Muxes := 197   
	   2 Input   43 Bit        Muxes := 7     
	   2 Input   41 Bit        Muxes := 29    
	   2 Input   37 Bit        Muxes := 29    
	   2 Input   33 Bit        Muxes := 29    
	   2 Input   32 Bit        Muxes := 654   
	   3 Input   32 Bit        Muxes := 88    
	   5 Input   32 Bit        Muxes := 16    
	   7 Input   32 Bit        Muxes := 16    
	  27 Input   32 Bit        Muxes := 3     
	  11 Input   32 Bit        Muxes := 9     
	   4 Input   32 Bit        Muxes := 10    
	  44 Input   32 Bit        Muxes := 1     
	  32 Input   31 Bit        Muxes := 1     
	   2 Input   31 Bit        Muxes := 8     
	   2 Input   30 Bit        Muxes := 3     
	   3 Input   30 Bit        Muxes := 1     
	   2 Input   29 Bit        Muxes := 29    
	   2 Input   25 Bit        Muxes := 29    
	   2 Input   24 Bit        Muxes := 55    
	   8 Input   24 Bit        Muxes := 6     
	   2 Input   23 Bit        Muxes := 3     
	   4 Input   23 Bit        Muxes := 1     
	   2 Input   21 Bit        Muxes := 29    
	   2 Input   17 Bit        Muxes := 29    
	   3 Input   16 Bit        Muxes := 16    
	   2 Input   16 Bit        Muxes := 98    
	  16 Input   16 Bit        Muxes := 3     
	  18 Input   16 Bit        Muxes := 3     
	   2 Input   13 Bit        Muxes := 69    
	   2 Input   12 Bit        Muxes := 37    
	   2 Input   11 Bit        Muxes := 2     
	   2 Input   10 Bit        Muxes := 9     
	  65 Input   10 Bit        Muxes := 1     
	   2 Input    9 Bit        Muxes := 38    
	   9 Input    9 Bit        Muxes := 1     
	  17 Input    9 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 103   
	   4 Input    8 Bit        Muxes := 33    
	  10 Input    8 Bit        Muxes := 9     
	   8 Input    8 Bit        Muxes := 3     
	  14 Input    8 Bit        Muxes := 5     
	  26 Input    8 Bit        Muxes := 1     
	   9 Input    8 Bit        Muxes := 1     
	   8 Input    7 Bit        Muxes := 13    
	   2 Input    7 Bit        Muxes := 7     
	   7 Input    7 Bit        Muxes := 2     
	   2 Input    6 Bit        Muxes := 34    
	  12 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 107   
	   5 Input    5 Bit        Muxes := 19    
	  14 Input    5 Bit        Muxes := 3     
	   6 Input    5 Bit        Muxes := 1     
	   4 Input    5 Bit        Muxes := 2     
	  33 Input    5 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 129   
	   3 Input    4 Bit        Muxes := 3     
	   4 Input    4 Bit        Muxes := 8     
	   8 Input    4 Bit        Muxes := 12    
	  16 Input    4 Bit        Muxes := 3     
	   5 Input    4 Bit        Muxes := 2     
	  13 Input    4 Bit        Muxes := 1     
	  41 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 188   
	  20 Input    3 Bit        Muxes := 16    
	  31 Input    3 Bit        Muxes := 3     
	   4 Input    3 Bit        Muxes := 3     
	  41 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 7     
	   8 Input    3 Bit        Muxes := 3     
	   5 Input    3 Bit        Muxes := 9     
	   2 Input    2 Bit        Muxes := 65    
	   4 Input    2 Bit        Muxes := 9     
	   7 Input    2 Bit        Muxes := 6     
	   8 Input    2 Bit        Muxes := 16    
	   3 Input    2 Bit        Muxes := 13    
	   6 Input    2 Bit        Muxes := 4     
	  25 Input    1 Bit        Muxes := 161   
	  50 Input    1 Bit        Muxes := 266   
	   2 Input    1 Bit        Muxes := 1960  
	   4 Input    1 Bit        Muxes := 36    
	   5 Input    1 Bit        Muxes := 13    
	  10 Input    1 Bit        Muxes := 7     
	   3 Input    1 Bit        Muxes := 4     
	   8 Input    1 Bit        Muxes := 12    
	  16 Input    1 Bit        Muxes := 3     
	   7 Input    1 Bit        Muxes := 23    
	  14 Input    1 Bit        Muxes := 9     
	  41 Input    1 Bit        Muxes := 2     
	   6 Input    1 Bit        Muxes := 9     
	  22 Input    1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "m3_s10_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m3_s0_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m3_s11_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m3_s1_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m2_s7_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m3_s2_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m2_s6_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m3_s3_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m2_s5_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m2_s4_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m3_s4_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m2_s3_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m3_s5_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m2_s2_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m3_s6_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m2_s1_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m3_s7_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m3_s8_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m2_s10_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m3_s9_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m4_s0_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m4_s1_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m4_s3_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m4_s4_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m4_s5_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m4_s6_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m4_s7_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m4_s8_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m2_s0_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m1_s9_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m1_s8_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m1_s7_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m1_s6_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m1_s5_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m1_s4_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m1_s3_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m1_s2_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m5_s5_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m1_s11_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m0_s0_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m0_s10_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m0_s11_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m0_s1_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m0_s2_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m0_s3_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m0_s4_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m0_s5_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m0_s6_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m0_s7_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m0_s8_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m0_s9_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m5_s9_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m5_s8_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m6_s0_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m5_s7_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m5_s6_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m6_s10_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m6_s11_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m5_s4_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m6_s1_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m5_s3_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m5_s2_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m5_s1_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m5_s11_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m5_s10_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m5_s0_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m6_s2_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m6_s3_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m6_s4_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m6_s5_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m6_s6_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m6_s7_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m6_s8_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m6_s9_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m2_s9_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m2_s8_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m2_s11_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m4_s10_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m4_s11_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m4_s2_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m4_s9_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m1_s1_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m1_s10_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "m1_s0_data" won't be mapped to RAM because address size (49) is larger than maximum supported(25)
WARNING: [Synth 8-3917] design ahb_matrix_7_12_dec has port m0_hgrant driven by constant 1
WARNING: [Synth 8-3917] design ahb_matrix_7_12_dec has port m1_hgrant driven by constant 1
WARNING: [Synth 8-3917] design ahb_matrix_7_12_dec has port m2_hgrant driven by constant 1
WARNING: [Synth 8-3917] design ahb_matrix_7_12_dec has port m3_hgrant driven by constant 1
WARNING: [Synth 8-3917] design ahb_matrix_7_12_dec has port m4_hgrant driven by constant 1
WARNING: [Synth 8-3917] design ahb_matrix_7_12_dec has port m5_hgrant driven by constant 1
WARNING: [Synth 8-3917] design ahb_matrix_7_12_dec has port m6_hgrant driven by constant 1
WARNING: [Synth 8-7129] Port s_haddr[31] in module chregc15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_haddr[30] in module chregc15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_haddr[29] in module chregc15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_haddr[28] in module chregc15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_haddr[27] in module chregc15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_haddr[26] in module chregc15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_haddr[25] in module chregc15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_haddr[24] in module chregc15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_haddr[23] in module chregc15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_haddr[22] in module chregc15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_haddr[21] in module chregc15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_haddr[20] in module chregc15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_haddr[19] in module chregc15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_haddr[18] in module chregc15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_haddr[17] in module chregc15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_haddr[16] in module chregc15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_haddr[15] in module chregc15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_haddr[14] in module chregc15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_haddr[13] in module chregc15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_haddr[12] in module chregc15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_haddr[11] in module chregc15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_haddr[10] in module chregc15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_hprot[3] in module chregc15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_hprot[2] in module chregc15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_hprot[1] in module chregc15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_hprot[0] in module chregc15 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_haddr[31] in module chregc14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_haddr[30] in module chregc14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_haddr[29] in module chregc14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_haddr[28] in module chregc14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_haddr[27] in module chregc14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_haddr[26] in module chregc14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_haddr[25] in module chregc14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_haddr[24] in module chregc14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_haddr[23] in module chregc14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_haddr[22] in module chregc14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_haddr[21] in module chregc14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_haddr[20] in module chregc14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_haddr[19] in module chregc14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_haddr[18] in module chregc14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_haddr[17] in module chregc14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_haddr[16] in module chregc14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_haddr[15] in module chregc14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_haddr[14] in module chregc14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_haddr[13] in module chregc14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_haddr[12] in module chregc14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_haddr[11] in module chregc14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_haddr[10] in module chregc14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_hprot[3] in module chregc14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_hprot[2] in module chregc14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_hprot[1] in module chregc14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_hprot[0] in module chregc14 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_haddr[31] in module chregc13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_haddr[30] in module chregc13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_haddr[29] in module chregc13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_haddr[28] in module chregc13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_haddr[27] in module chregc13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_haddr[26] in module chregc13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_haddr[25] in module chregc13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_haddr[24] in module chregc13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_haddr[23] in module chregc13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_haddr[22] in module chregc13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_haddr[21] in module chregc13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_haddr[20] in module chregc13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_haddr[19] in module chregc13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_haddr[18] in module chregc13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_haddr[17] in module chregc13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_haddr[16] in module chregc13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_haddr[15] in module chregc13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_haddr[14] in module chregc13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_haddr[13] in module chregc13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_haddr[12] in module chregc13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_haddr[11] in module chregc13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_haddr[10] in module chregc13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_hprot[3] in module chregc13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_hprot[2] in module chregc13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_hprot[1] in module chregc13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_hprot[0] in module chregc13 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_haddr[31] in module chregc12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_haddr[30] in module chregc12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_haddr[29] in module chregc12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_haddr[28] in module chregc12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_haddr[27] in module chregc12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_haddr[26] in module chregc12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_haddr[25] in module chregc12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_haddr[24] in module chregc12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_haddr[23] in module chregc12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_haddr[22] in module chregc12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_haddr[21] in module chregc12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_haddr[20] in module chregc12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_haddr[19] in module chregc12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_haddr[18] in module chregc12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_haddr[17] in module chregc12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_haddr[16] in module chregc12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_haddr[15] in module chregc12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_haddr[14] in module chregc12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_haddr[13] in module chregc12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_haddr[12] in module chregc12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_haddr[11] in module chregc12 is either unconnected or has no load
WARNING: [Synth 8-7129] Port s_haddr[10] in module chregc12 is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 1 across sequential element (x_reg_ctrl/x_chregc9/we_prot_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (x_reg_ctrl/x_chregc8/we_prot_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (x_reg_ctrl/x_chregc7/we_prot_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (x_reg_ctrl/x_chregc6/we_prot_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (x_reg_ctrl/x_chregc5/we_prot_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (x_reg_ctrl/x_chregc4/we_prot_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (x_reg_ctrl/x_chregc3/we_prot_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (x_reg_ctrl/x_chregc2/we_prot_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (x_reg_ctrl/x_chregc1/we_prot_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (x_reg_ctrl/x_chregc15/we_prot_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (x_reg_ctrl/x_chregc14/we_prot_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (x_reg_ctrl/x_chregc13/we_prot_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (x_reg_ctrl/x_chregc12/we_prot_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (x_reg_ctrl/x_chregc11/we_prot_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (x_reg_ctrl/x_chregc10/we_prot_reg)
INFO: [Synth 8-3333] propagating constant 1 across sequential element (x_reg_ctrl/x_chregc0/we_prot_reg)
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-3886] merging instance 'x_usi0_sec_top/x_usi0/x_apb_if/prdata_reg[24]' (FDCE) to 'x_usi0_sec_top/x_usi0/x_apb_if/prdata_reg[25]'
INFO: [Synth 8-3886] merging instance 'x_usi0_sec_top/x_usi0/x_apb_if/prdata_reg[25]' (FDCE) to 'x_usi0_sec_top/x_usi0/x_apb_if/prdata_reg[26]'
INFO: [Synth 8-3886] merging instance 'x_usi0_sec_top/x_usi0/x_apb_if/prdata_reg[26]' (FDCE) to 'x_usi0_sec_top/x_usi0/x_apb_if/prdata_reg[27]'
INFO: [Synth 8-3886] merging instance 'x_usi0_sec_top/x_usi0/x_apb_if/prdata_reg[27]' (FDCE) to 'x_usi0_sec_top/x_usi0/x_apb_if/prdata_reg[28]'
INFO: [Synth 8-3886] merging instance 'x_usi0_sec_top/x_usi0/x_apb_if/prdata_reg[28]' (FDCE) to 'x_usi0_sec_top/x_usi0/x_apb_if/prdata_reg[29]'
INFO: [Synth 8-3886] merging instance 'x_usi0_sec_top/x_usi0/x_apb_if/prdata_reg[29]' (FDCE) to 'x_usi0_sec_top/x_usi0/x_apb_if/prdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'x_usi0_sec_top/x_usi0/x_apb_if/prdata_reg[30]' (FDCE) to 'x_usi0_sec_top/x_usi0/x_apb_if/prdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_usi0_sec_top/x_usi0 /\x_apb_if/prdata_reg[31] )
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3917] design apb0_sub_top__GB1 has port apb0_dummy1_intr driven by constant 0
WARNING: [Synth 8-3917] design apb0_sub_top__GB1 has port apb0_dummy2_intr driven by constant 0
WARNING: [Synth 8-3917] design apb0_sub_top__GB1 has port apb0_dummy3_intr driven by constant 0
WARNING: [Synth 8-3917] design apb0_sub_top__GB1 has port apb0_dummy4_intr driven by constant 0
WARNING: [Synth 8-3917] design apb0_sub_top__GB1 has port apb0_dummy5_intr driven by constant 0
WARNING: [Synth 8-3917] design apb0_sub_top__GB1 has port apb0_lsbus_s2_hresp[1] driven by constant 0
WARNING: [Synth 8-3917] design apb0_sub_top__GB1 has port apb0_dummy7_intr driven by constant 0
WARNING: [Synth 8-3917] design apb0_sub_top__GB1 has port apb0_dummy8_intr driven by constant 0
WARNING: [Synth 8-3917] design apb0_sub_top__GB1 has port apb0_dummy9_intr driven by constant 0
INFO: [Synth 8-3886] merging instance 'x_usi2_sec_top/x_usi2/x_apb_if/prdata_reg[24]' (FDCE) to 'x_usi2_sec_top/x_usi2/x_apb_if/prdata_reg[25]'
INFO: [Synth 8-3886] merging instance 'x_usi2_sec_top/x_usi2/x_apb_if/prdata_reg[25]' (FDCE) to 'x_usi2_sec_top/x_usi2/x_apb_if/prdata_reg[26]'
INFO: [Synth 8-3886] merging instance 'x_usi2_sec_top/x_usi2/x_apb_if/prdata_reg[26]' (FDCE) to 'x_usi2_sec_top/x_usi2/x_apb_if/prdata_reg[27]'
INFO: [Synth 8-3886] merging instance 'x_usi2_sec_top/x_usi2/x_apb_if/prdata_reg[27]' (FDCE) to 'x_usi2_sec_top/x_usi2/x_apb_if/prdata_reg[28]'
INFO: [Synth 8-3886] merging instance 'x_usi2_sec_top/x_usi2/x_apb_if/prdata_reg[28]' (FDCE) to 'x_usi2_sec_top/x_usi2/x_apb_if/prdata_reg[29]'
INFO: [Synth 8-3886] merging instance 'x_usi2_sec_top/x_usi2/x_apb_if/prdata_reg[29]' (FDCE) to 'x_usi2_sec_top/x_usi2/x_apb_if/prdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'x_usi2_sec_top/x_usi2/x_apb_if/prdata_reg[30]' (FDCE) to 'x_usi2_sec_top/x_usi2/x_apb_if/prdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_usi2_sec_top/x_usi2 /\x_apb_if/prdata_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_apb0_sub_top/U_APB0_STATE_CTRL/o_root_pprot_reg[1] )
INFO: [Synth 8-5546] ROM "s0_last_cmd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s1_last_cmd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s2_last_cmd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s3_last_cmd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s4_last_cmd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "s5_last_cmd" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "p_0_out" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
WARNING: [Synth 8-3917] design pdu_top__GC0 has port lsbus_dummy0_intr driven by constant 0
WARNING: [Synth 8-3917] design pdu_top__GC0 has port lsbus_dummy1_intr driven by constant 0
WARNING: [Synth 8-3917] design pdu_top__GC0 has port lsbus_dummy2_intr driven by constant 0
WARNING: [Synth 8-3917] design pdu_top__GC0 has port lsbus_dummy3_intr driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_sub_ls_top/x_sub_ls_top/x_sub_wr_afifo/grey_rd_ptr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_sub_ls_top/x_sub_ls_top/x_sub_wr_afifo/grey_rd_ptr_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_sub_ls_top/x_sub_ls_top/x_sub_rd_afifo/grey_wr_ptr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_sub_ls_top/x_sub_ls_top/x_sub_rd_afifo/grey_wr_ptr_reg[1] )
INFO: [Synth 8-3886] merging instance 'x_sub_ls_top/x_sub_ls_top/x_sub_wr_afifo/sync_rd_ptr_0_reg[0]' (FDC) to 'x_sub_ls_top/x_sub_ls_top/x_sub_rd_afifo/sync_wr_ptr_0_reg[1]'
INFO: [Synth 8-3886] merging instance 'x_sub_ls_top/x_sub_ls_top/x_sub_wr_afifo/sync_rd_ptr_0_reg[1]' (FDC) to 'x_sub_ls_top/x_sub_ls_top/x_sub_rd_afifo/sync_wr_ptr_0_reg[1]'
INFO: [Synth 8-3886] merging instance 'x_sub_ls_top/x_sub_ls_top/x_sub_rd_afifo/sync_wr_ptr_0_reg[0]' (FDC) to 'x_sub_ls_top/x_sub_ls_top/x_sub_rd_afifo/sync_wr_ptr_0_reg[1]'
INFO: [Synth 8-3886] merging instance 'x_sub_ls_top/x_sub_ls_top/x_sub_rd_afifo/sync_wr_ptr_0_reg[1]' (FDC) to 'x_sub_ls_top/x_sub_ls_top/wfifo_wr_en_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_sub_ls_top/x_sub_ls_top/x_sub_rd_afifo/wr_ptr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_sub_ls_top/x_sub_ls_top/x_sub_rd_afifo/wr_ptr_reg[1] )
INFO: [Synth 8-3886] merging instance 'x_sub_ls_top/x_sub_ls_top/x_sub_wr_afifo/sync_rd_ptr_1_reg[0]' (FDC) to 'x_sub_ls_top/x_sub_ls_top/x_sub_rd_afifo/sync_wr_ptr_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'x_sub_ls_top/x_sub_ls_top/x_sub_wr_afifo/sync_rd_ptr_1_reg[1]' (FDC) to 'x_sub_ls_top/x_sub_ls_top/x_sub_rd_afifo/sync_wr_ptr_1_reg[1]'
INFO: [Synth 8-3886] merging instance 'x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_apb_if/prdata_reg[24]' (FDCE) to 'x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_apb_if/prdata_reg[25]'
INFO: [Synth 8-3886] merging instance 'x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_apb_if/prdata_reg[25]' (FDCE) to 'x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_apb_if/prdata_reg[26]'
INFO: [Synth 8-3886] merging instance 'x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_apb_if/prdata_reg[26]' (FDCE) to 'x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_apb_if/prdata_reg[27]'
INFO: [Synth 8-3886] merging instance 'x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_apb_if/prdata_reg[27]' (FDCE) to 'x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_apb_if/prdata_reg[28]'
INFO: [Synth 8-3886] merging instance 'x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_apb_if/prdata_reg[28]' (FDCE) to 'x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_apb_if/prdata_reg[29]'
INFO: [Synth 8-3886] merging instance 'x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_apb_if/prdata_reg[29]' (FDCE) to 'x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_apb_if/prdata_reg[30]'
INFO: [Synth 8-3886] merging instance 'x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_apb_if/prdata_reg[30]' (FDCE) to 'x_sub_apb1_top/x_usi1_sec_top/x_usi1/x_apb_if/prdata_reg[31]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_sub_apb1_top/\x_usi1_sec_top/x_usi1 /\x_apb_if/prdata_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_sub_ls_top/x_sub_ls_top/wfifo_wr_en_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_sub_apb1_top/x_apb1_sub_top/\U_APB1_STATE_CTRL/o_root_pprot_reg[1] )
INFO: [Synth 8-3886] merging instance 'x_sub_ls_top/x_sub_ls_top/x_sub_rd_afifo/sync_wr_ptr_1_reg[0]' (FDC) to 'x_sub_ls_top/x_sub_ls_top/wfifo_wr_en_reg'
INFO: [Synth 8-3886] merging instance 'x_sub_ls_top/x_sub_ls_top/x_sub_rd_afifo/sync_wr_ptr_1_reg[1]' (FDC) to 'x_sub_ls_top/x_sub_ls_top/wfifo_wr_en_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_sub_ls_top/x_sub_ls_top/x_sub_wr_afifo/rd_ptr_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_sub_ls_top/x_sub_ls_top/x_sub_wr_afifo/rd_ptr_reg[1] )
INFO: [Synth 8-3886] merging instance 'x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[11]' (FDC) to 'x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[9]'
INFO: [Synth 8-3886] merging instance 'x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[9]' (FDC) to 'x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[3]'
INFO: [Synth 8-3886] merging instance 'x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[3]' (FDC) to 'x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_cur_st_reg[1] )
INFO: [Synth 8-7067] Removed DRAM instance i_29/x_sub_ls_top/x_sub_ls_top/x_sub_rd_afifo/mem_reg_0_1_0_2 from module pdu_top__GC0 due to constant propagation
INFO: [Synth 8-3886] merging instance 'x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[30]' (FDCE) to 'x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[42]'
INFO: [Synth 8-3886] merging instance 'x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[31]' (FDCE) to 'x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[42]'
INFO: [Synth 8-3886] merging instance 'x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[32]' (FDCE) to 'x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[42]'
INFO: [Synth 8-3886] merging instance 'x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[33]' (FDCE) to 'x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[42]'
INFO: [Synth 8-3886] merging instance 'x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[34]' (FDCE) to 'x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[42]'
INFO: [Synth 8-3886] merging instance 'x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[35]' (FDCE) to 'x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[42]'
INFO: [Synth 8-3886] merging instance 'x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[36]' (FDCE) to 'x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[42]'
INFO: [Synth 8-3886] merging instance 'x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[37]' (FDCE) to 'x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[42]'
INFO: [Synth 8-3886] merging instance 'x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[38]' (FDCE) to 'x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[42]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_sub_ls_top/x_sub_ls_top/x_matrix_sub_dec/m_ctrl_bus_d_reg[42] )
INFO: [Synth 8-3886] merging instance 'x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[20]' (FDCE) to 'x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[19]'
INFO: [Synth 8-3886] merging instance 'x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[21]' (FDCE) to 'x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[19]'
INFO: [Synth 8-3886] merging instance 'x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[22]' (FDCE) to 'x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[19]'
INFO: [Synth 8-3886] merging instance 'x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[23]' (FDCE) to 'x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[19]'
INFO: [Synth 8-3886] merging instance 'x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[24]' (FDCE) to 'x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[19]'
INFO: [Synth 8-3886] merging instance 'x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[25]' (FDCE) to 'x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[19]'
INFO: [Synth 8-3886] merging instance 'x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[26]' (FDCE) to 'x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[19]'
INFO: [Synth 8-3886] merging instance 'x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[27]' (FDCE) to 'x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[19]'
INFO: [Synth 8-3886] merging instance 'x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[31]' (FDCE) to 'x_sub_apb1_top/x_apb1_sub_top/U_APB1_STATE_CTRL/o_root_paddr_reg[19]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (x_sub_apb1_top/x_apb1_sub_top/\U_APB1_STATE_CTRL/o_root_paddr_reg[19] )
INFO: [Synth 8-5546] ROM "imm_inv" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-3917] design wujian100_open_top__GC0 has port pmu_apb0_pclk_en driven by constant 1
WARNING: [Synth 8-3917] design wujian100_open_top__GC0 has port pmu_apb1_pclk_en driven by constant 1
WARNING: [Synth 8-3917] design wujian100_open_top__GC0 has port pmu_apb1_prdata[31] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GC0 has port pmu_apb1_prdata[30] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GC0 has port pmu_apb1_prdata[29] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GC0 has port pmu_apb1_prdata[28] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GC0 has port pmu_apb1_prdata[27] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GC0 has port pmu_apb1_prdata[26] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GC0 has port pmu_apb1_prdata[25] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GC0 has port pmu_apb1_prdata[24] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GC0 has port pmu_apb1_prdata[23] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GC0 has port pmu_apb1_prdata[22] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GC0 has port pmu_apb1_prdata[21] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GC0 has port pmu_apb1_prdata[20] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GC0 has port pmu_apb1_prdata[19] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GC0 has port pmu_apb1_prdata[18] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GC0 has port pmu_apb1_prdata[17] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GC0 has port pmu_apb1_prdata[16] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GC0 has port pmu_apb1_prdata[15] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GC0 has port pmu_apb1_prdata[14] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GC0 has port pmu_apb1_prdata[13] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GC0 has port pmu_apb1_prdata[12] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GC0 has port pmu_apb1_prdata[11] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GC0 has port pmu_apb1_prdata[10] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GC0 has port pmu_apb1_prdata[9] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GC0 has port pmu_apb1_prdata[8] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GC0 has port pmu_apb1_prdata[7] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GC0 has port pmu_apb1_prdata[6] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GC0 has port pmu_apb1_prdata[5] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GC0 has port pmu_apb1_prdata[4] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GC0 has port pmu_apb1_prdata[3] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GC0 has port pmu_apb1_prdata[2] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GC0 has port pmu_apb1_prdata[1] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GC0 has port pmu_apb1_prdata[0] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GC0 has port cpu_hmain0_m1_haddr[31] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GC0 has port cpu_hmain0_m1_haddr[30] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GC0 has port cpu_hmain0_m1_haddr[29] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GC0 has port cpu_hmain0_m1_haddr[28] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GC0 has port cpu_hmain0_m1_haddr[27] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GC0 has port cpu_hmain0_m1_haddr[26] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GC0 has port cpu_hmain0_m1_haddr[25] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GC0 has port cpu_hmain0_m1_haddr[24] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GC0 has port cpu_hmain0_m1_haddr[23] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GC0 has port cpu_hmain0_m1_haddr[22] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GC0 has port cpu_hmain0_m1_haddr[21] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GC0 has port cpu_hmain0_m1_haddr[20] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GC0 has port cpu_hmain0_m1_haddr[19] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GC0 has port cpu_hmain0_m1_haddr[18] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GC0 has port cpu_hmain0_m1_haddr[17] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GC0 has port cpu_hmain0_m1_haddr[16] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GC0 has port cpu_hmain0_m1_haddr[15] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GC0 has port cpu_hmain0_m1_haddr[14] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GC0 has port cpu_hmain0_m1_haddr[13] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GC0 has port cpu_hmain0_m1_haddr[12] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GC0 has port cpu_hmain0_m1_haddr[11] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GC0 has port cpu_hmain0_m1_haddr[10] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GC0 has port cpu_hmain0_m1_haddr[9] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GC0 has port cpu_hmain0_m1_haddr[8] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GC0 has port cpu_hmain0_m1_haddr[7] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GC0 has port cpu_hmain0_m1_haddr[6] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GC0 has port cpu_hmain0_m1_haddr[5] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GC0 has port cpu_hmain0_m1_haddr[4] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GC0 has port cpu_hmain0_m1_haddr[3] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GC0 has port cpu_hmain0_m1_haddr[2] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GC0 has port cpu_hmain0_m1_haddr[1] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GC0 has port cpu_hmain0_m1_haddr[0] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GC0 has port cpu_hmain0_m1_hburst[2] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GC0 has port cpu_hmain0_m1_hburst[1] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GC0 has port cpu_hmain0_m1_hburst[0] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GC0 has port cpu_hmain0_m1_hprot[3] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GC0 has port cpu_hmain0_m1_hprot[2] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GC0 has port cpu_hmain0_m1_hprot[1] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GC0 has port cpu_hmain0_m1_hprot[0] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GC0 has port cpu_hmain0_m1_hsize[2] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GC0 has port cpu_hmain0_m1_hsize[1] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GC0 has port cpu_hmain0_m1_hsize[0] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GC0 has port cpu_hmain0_m1_htrans[1] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GC0 has port cpu_hmain0_m1_htrans[0] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GC0 has port cpu_hmain0_m1_hwdata[31] driven by constant 0
WARNING: [Synth 8-3917] design wujian100_open_top__GC0 has port cpu_hmain0_m1_hwdata[30] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_cpu_top/CPU /x_cr_core_top/pad_cpu_halt_ff1_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_cpu_top/CPU /\x_cr_tcipif_top/x_cr_clic_top /\INT_KID[0].x_cr_clic_kid /int_vld_ff_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_cpu_top/CPU /\x_cr_tcipif_top/x_cr_clic_top /\INT_KID[12].x_cr_clic_kid /int_vld_ff_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_cpu_top/CPU /\x_cr_tcipif_top/x_cr_clic_top /\INT_KID[8].x_cr_clic_kid /int_vld_ff_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_cpu_top/CPU /\x_cr_tcipif_top/x_cr_clic_top /\INT_KID[4].x_cr_clic_kid /int_vld_ff_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_cpu_top/CPU /\x_cr_tcipif_top/x_cr_clic_top /\INT_KID[3].x_cr_clic_kid /int_vld_ff_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_cpu_top/CPU /\x_cr_tcipif_top/x_cr_clic_top /\INT_KID[31].x_cr_clic_kid /int_vld_ff_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_cpu_top/CPU /\x_cr_tcipif_top/x_cr_clic_top /\INT_KID[15].x_cr_clic_kid /int_vld_ff_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_cpu_top/CPU /\x_cr_tcipif_top/x_cr_clic_top /\INT_KID[11].x_cr_clic_kid /int_vld_ff_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_cpu_top/CPU /\x_cr_tcipif_top/x_cr_clic_top /\INT_KID[2].x_cr_clic_kid /int_vld_ff_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_cpu_top/CPU /\x_cr_tcipif_top/x_cr_clic_top /\INT_KID[14].x_cr_clic_kid /int_vld_ff_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_cpu_top/CPU /\x_cr_tcipif_top/x_cr_clic_top /\INT_KID[10].x_cr_clic_kid /int_vld_ff_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_cpu_top/CPU /\x_cr_tcipif_top/x_cr_clic_top /\INT_KID[6].x_cr_clic_kid /int_vld_ff_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_cpu_top/CPU /\x_cr_tcipif_top/x_cr_clic_top /\INT_KID[1].x_cr_clic_kid /int_vld_ff_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_cpu_top/CPU /\x_cr_tcipif_top/x_cr_clic_top /\INT_KID[13].x_cr_clic_kid /int_vld_ff_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_cpu_top/CPU /\x_cr_tcipif_top/x_cr_clic_top /\INT_KID[9].x_cr_clic_kid /int_vld_ff_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_cpu_top/CPU /\x_cr_tcipif_top/x_cr_clic_top /\INT_KID[5].x_cr_clic_kid /int_vld_ff_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_cpu_top/CPU /x_cr_core_top/x_cr_core/\x_cr_cp0_top/x_cr_cp0_status/mprv_reg )
INFO: [Synth 8-3886] merging instance 'x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/wb_int_spcu_inst_reg' (FDCE) to 'x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/wb_int_spcu_mask_reg'
INFO: [Synth 8-3886] merging instance 'x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/x_cr_clic_arb/clic_pad_int_id_reg[6]' (FDCE) to 'x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/x_cr_clic_arb/clic_pad_int_id_reg[9]'
INFO: [Synth 8-3886] merging instance 'x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/x_cr_clic_arb/clic_pad_int_id_reg[7]' (FDCE) to 'x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/x_cr_clic_arb/clic_pad_int_id_reg[9]'
INFO: [Synth 8-3886] merging instance 'x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/x_cr_clic_arb/clic_pad_int_id_reg[8]' (FDCE) to 'x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/x_cr_clic_arb/clic_pad_int_id_reg[9]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_cpu_top/CPU /\x_cr_tcipif_top/x_cr_clic_top /x_cr_clic_arb/\clic_pad_int_id_reg[9] )
INFO: [Synth 8-3886] merging instance 'x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/x_cr_clic_arb/clic_pad_int_priv_reg[0]' (FDCE) to 'x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/x_cr_clic_arb/clic_pad_int_priv_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_cpu_top/CPU /x_cr_core_top/\x_cr_bmu_top/x_cr_bmu_ibus_if/acc_err_for_deny_reg )
INFO: [Synth 8-3886] merging instance 'x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/x_cr_clic_arb/clic_pad_int_il_reg[0]' (FDCE) to 'x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/x_cr_clic_arb/clic_pad_int_il_reg[1]'
INFO: [Synth 8-3886] merging instance 'x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/x_cr_clic_arb/clic_pad_int_il_reg[1]' (FDCE) to 'x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/x_cr_clic_arb/clic_pad_int_il_reg[2]'
INFO: [Synth 8-3886] merging instance 'x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/x_cr_clic_arb/clic_pad_int_il_reg[2]' (FDCE) to 'x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/x_cr_clic_arb/clic_pad_int_il_reg[3]'
INFO: [Synth 8-3886] merging instance 'x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/x_cr_clic_arb/clic_pad_int_il_reg[3]' (FDCE) to 'x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/x_cr_clic_arb/clic_pad_int_il_reg[4]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\x_cpu_top/CPU /x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_retire/cpu_ext_int_b_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_cpu_top/CPU /x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/wb_int_spcu_mask_reg)
INFO: [Synth 8-3886] merging instance 'x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sms_ahbs/rty_first_reg' (FDC) to 'x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sms_ahbs/rty_first_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_retu_top/x_smu_top/x_sms_top /\x_sms2_top/wr_deny_resp_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_retu_top/x_smu_top/x_sms_top /\x_sms2_top/rd_deny_resp_reg )
INFO: [Synth 8-3886] merging instance 'x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sms_ahbs/rty_first_reg' (FDC) to 'x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sms_ahbs/rty_first_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_retu_top/x_smu_top/x_sms_top /\x_sms1_top/wr_deny_resp_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_retu_top/x_smu_top/x_sms_top /\x_sms1_top/rd_deny_resp_reg )
INFO: [Synth 8-3886] merging instance 'x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sms_ahbs/rty_first_reg' (FDC) to 'x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sms_ahbs/rty_first_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_retu_top/x_smu_top/x_sms_top /\x_sms0_top/wr_deny_resp_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_retu_top/x_smu_top/x_sms_top /\x_sms0_top/rd_deny_resp_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_retu_top/x_smu_top/x_sms_top /\x_isram_top/x_sms_sms_ahbs/rty_first_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_retu_top/x_smu_top/x_sms_top /\x_isram_top/wr_deny_resp_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_retu_top/x_smu_top/x_sms_top /\x_isram_top/rd_deny_resp_reg )
INFO: [Synth 8-3886] merging instance 'x_cpu_top/CPU/x_cr_core_top/pad_cpu_halt_ff2_reg' (FDC) to 'x_cpu_top/CPU/x_cr_core_top/pad_cpu_halt_ff1_reg'
INFO: [Synth 8-3886] merging instance 'x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_cp0_top/x_cr_cp0_lpmd/lpmd_b_reg[1]' (FDPE) to 'x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_cp0_top/x_cr_cp0_lpmd/lpmd_b_reg[0]'
INFO: [Synth 8-3886] merging instance 'x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_onehot_cur_st_reg[4]' (FDC) to 'x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_onehot_cur_st_reg[2]'
INFO: [Synth 8-3886] merging instance 'x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_onehot_cur_st_reg[5]' (FDC) to 'x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/FSM_onehot_cur_st_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_cpu_top/CPU /x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_mad/\FSM_onehot_cur_st_reg[2] )
INFO: [Synth 8-3886] merging instance 'x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/x_cr_clic_arb/nmbits_reg[1]' (FDCE) to 'x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/x_cr_clic_arb/nlbits_reg[2]'
INFO: [Synth 8-3886] merging instance 'x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/x_cr_clic_arb/nlbits_reg[4]' (FDCE) to 'x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/x_cr_clic_arb/nlbits_reg[2]'
INFO: [Synth 8-3886] merging instance 'x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/x_cr_clic_arb/nlbits_reg[5]' (FDCE) to 'x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/x_cr_clic_arb/nlbits_reg[2]'
INFO: [Synth 8-3886] merging instance 'x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/x_cr_clic_arb/nlbits_reg[3]' (FDCE) to 'x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/x_cr_clic_arb/nlbits_reg[2]'
INFO: [Synth 8-3886] merging instance 'x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/x_cr_clic_arb/nmbits_reg[0]' (FDCE) to 'x_cpu_top/CPU/x_cr_tcipif_top/x_cr_clic_top/x_cr_clic_arb/nlbits_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_cpu_top/CPU /\x_cr_tcipif_top/x_cr_clic_top /\INT_KID[0].x_cr_clic_kid /int_pending_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_cpu_top/CPU /\x_cr_tcipif_top/x_cr_clic_top /\INT_KID[12].x_cr_clic_kid /int_pending_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_cpu_top/CPU /\x_cr_tcipif_top/x_cr_clic_top /\INT_KID[8].x_cr_clic_kid /int_pending_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_cpu_top/CPU /\x_cr_tcipif_top/x_cr_clic_top /\INT_KID[4].x_cr_clic_kid /int_pending_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_cpu_top/CPU /\x_cr_tcipif_top/x_cr_clic_top /\INT_KID[3].x_cr_clic_kid /int_pending_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_cpu_top/CPU /\x_cr_tcipif_top/x_cr_clic_top /\INT_KID[31].x_cr_clic_kid /int_pending_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_cpu_top/CPU /\x_cr_tcipif_top/x_cr_clic_top /\INT_KID[15].x_cr_clic_kid /int_pending_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_cpu_top/CPU /\x_cr_tcipif_top/x_cr_clic_top /\INT_KID[11].x_cr_clic_kid /int_pending_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_cpu_top/CPU /\x_cr_tcipif_top/x_cr_clic_top /\INT_KID[2].x_cr_clic_kid /int_pending_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_cpu_top/CPU /\x_cr_tcipif_top/x_cr_clic_top /\INT_KID[14].x_cr_clic_kid /int_pending_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_cpu_top/CPU /\x_cr_tcipif_top/x_cr_clic_top /\INT_KID[10].x_cr_clic_kid /int_pending_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_cpu_top/CPU /\x_cr_tcipif_top/x_cr_clic_top /\INT_KID[6].x_cr_clic_kid /int_pending_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_cpu_top/CPU /\x_cr_tcipif_top/x_cr_clic_top /\INT_KID[1].x_cr_clic_kid /int_pending_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_cpu_top/CPU /\x_cr_tcipif_top/x_cr_clic_top /\INT_KID[13].x_cr_clic_kid /int_pending_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_cpu_top/CPU /\x_cr_tcipif_top/x_cr_clic_top /\INT_KID[9].x_cr_clic_kid /int_pending_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_cpu_top/CPU /\x_cr_tcipif_top/x_cr_clic_top /\INT_KID[5].x_cr_clic_kid /int_pending_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_cpu_top/CPU /\x_cr_tcipif_top/x_cr_clic_top /x_cr_clic_arb/\nlbits_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_cpu_top/CPU /x_cr_core_top/\x_cr_iahbl_top/x_cr_ahbl_req_arb/cpu_req_bus_grnt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_cpu_top/CPU /x_cr_core_top/\x_cr_sahbl_top/x_cr_ahbl_req_arb/cpu_req_bus_grnt_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_cpu_top/CPU /\x_cr_tcipif_top/x_cr_tcipif_dbus/xx_tcip_grant_reg )
INFO: [Synth 8-3886] merging instance 'x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/ibus_prot_reg_reg[0]' (FDE) to 'x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/ibus_prot_reg_reg[2]'
INFO: [Synth 8-3886] merging instance 'x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/ibus_prot_reg_reg[2]' (FDE) to 'x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_ifu_top/x_ibusif/ibus_prot_reg_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_cpu_top/CPU /x_cr_core_top/x_cr_core/\x_cr_ifu_top/x_ibusif/ibus_prot_reg_reg[3] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (\x_cpu_top/CPU /x_cr_core_top/\x_cr_bmu_top/x_cr_bmu_dbus_if/iahbl_lrw_hit_ff_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_cpu_top/CPU /x_cr_core_top/x_cr_core/x_cr_iu_top/x_cr_iu_wb/\wb_idx_buffer_reg[4] )
INFO: [Synth 8-3886] merging instance 'x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_cp0_top/x_cr_cp0_status/pm_reg[0]' (FDPE) to 'x_cpu_top/CPU/x_cr_core_top/x_cr_core/x_cr_cp0_top/x_cr_cp0_status/pm_reg[1]'
INFO: [Synth 8-3886] merging instance 'x_aou_top/x_rtc0_sec_top/x_rtc_pdu_top/x_rtc_cdr_sync/cnt_reg1_reg' (FDC) to 'x_aou_top/x_rtc0_sec_top/x_rtc_pdu_top/x_rtc_cdr_sync/cnt_sync_reg[0]'
INFO: [Synth 8-3886] merging instance 'x_retu_top/x_smu_top/x_sms_top/x_sms2_top/rd_deny_resp_2_cycle_reg' (FDCE) to 'x_retu_top/x_smu_top/x_sms_top/x_isram_top/rd_deny_resp_2_cycle_reg'
INFO: [Synth 8-3886] merging instance 'x_retu_top/x_smu_top/x_sms_top/x_sms0_top/wr_deny_resp_reg' (FDCE) to 'x_retu_top/x_smu_top/x_sms_top/x_isram_top/rd_deny_resp_2_cycle_reg'
INFO: [Synth 8-3886] merging instance 'x_retu_top/x_smu_top/x_sms_top/x_sms0_top/rd_deny_resp_reg' (FDCE) to 'x_retu_top/x_smu_top/x_sms_top/x_isram_top/rd_deny_resp_2_cycle_reg'
INFO: [Synth 8-3886] merging instance 'x_retu_top/x_smu_top/x_sms_top/x_sms1_top/wr_deny_resp_reg' (FDCE) to 'x_retu_top/x_smu_top/x_sms_top/x_isram_top/rd_deny_resp_2_cycle_reg'
INFO: [Synth 8-3886] merging instance 'x_retu_top/x_smu_top/x_sms_top/x_sms1_top/rd_deny_resp_reg' (FDCE) to 'x_retu_top/x_smu_top/x_sms_top/x_isram_top/rd_deny_resp_2_cycle_reg'
INFO: [Synth 8-3886] merging instance 'x_retu_top/x_smu_top/x_sms_top/x_sms2_top/wr_deny_resp_reg' (FDCE) to 'x_retu_top/x_smu_top/x_sms_top/x_isram_top/rd_deny_resp_2_cycle_reg'
INFO: [Synth 8-3886] merging instance 'x_retu_top/x_smu_top/x_sms_top/x_sms2_top/rd_deny_resp_reg' (FDCE) to 'x_retu_top/x_smu_top/x_sms_top/x_isram_top/rd_deny_resp_2_cycle_reg'
INFO: [Synth 8-3886] merging instance 'x_retu_top/x_smu_top/x_sms_top/x_isram_top/wr_deny_resp_reg' (FDCE) to 'x_retu_top/x_smu_top/x_sms_top/x_isram_top/rd_deny_resp_2_cycle_reg'
INFO: [Synth 8-3886] merging instance 'x_retu_top/x_smu_top/x_sms_top/x_isram_top/rd_deny_resp_reg' (FDCE) to 'x_retu_top/x_smu_top/x_sms_top/x_isram_top/rd_deny_resp_2_cycle_reg'
INFO: [Synth 8-3886] merging instance 'x_retu_top/x_smu_top/x_sms_top/x_sms2_top/wr_deny_resp_2_cycle_reg' (FDCE) to 'x_retu_top/x_smu_top/x_sms_top/x_isram_top/rd_deny_resp_2_cycle_reg'
INFO: [Synth 8-3886] merging instance 'x_retu_top/x_smu_top/x_sms_top/x_sms1_top/rd_deny_resp_2_cycle_reg' (FDCE) to 'x_retu_top/x_smu_top/x_sms_top/x_isram_top/rd_deny_resp_2_cycle_reg'
INFO: [Synth 8-3886] merging instance 'x_retu_top/x_smu_top/x_sms_top/x_sms1_top/wr_deny_resp_2_cycle_reg' (FDCE) to 'x_retu_top/x_smu_top/x_sms_top/x_isram_top/rd_deny_resp_2_cycle_reg'
INFO: [Synth 8-3886] merging instance 'x_retu_top/x_smu_top/x_sms_top/x_sms0_top/rd_deny_resp_2_cycle_reg' (FDCE) to 'x_retu_top/x_smu_top/x_sms_top/x_isram_top/rd_deny_resp_2_cycle_reg'
INFO: [Synth 8-3886] merging instance 'x_retu_top/x_smu_top/x_sms_top/x_sms0_top/wr_deny_resp_2_cycle_reg' (FDCE) to 'x_retu_top/x_smu_top/x_sms_top/x_isram_top/rd_deny_resp_2_cycle_reg'
INFO: [Synth 8-3886] merging instance 'x_retu_top/x_smu_top/x_sms_top/x_isram_top/rd_deny_resp_2_cycle_reg' (FDCE) to 'x_retu_top/x_smu_top/x_sms_top/x_isram_top/wr_deny_resp_2_cycle_reg'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_retu_top/x_smu_top/x_sms_top /\x_isram_top/wr_deny_resp_2_cycle_reg )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\x_cpu_top/CPU /x_cr_core_top/pad_cpu_halt_ff1_reg)
INFO: [Synth 8-3886] merging instance 'x_cpu_top/CPU/x_cr_core_top/x_cr_sys_io/sysio_pad_lpmd_b_reg[1]' (FDPE) to 'x_cpu_top/CPU/x_cr_core_top/x_cr_sys_io/sysio_pad_lpmd_b_reg[0]'
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_cur_st_reg[2]) is unused and will be removed from module cr_iu_mad.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_br_cur_state_reg) is unused and will be removed from module cr_iu_retire.
WARNING: [Synth 8-3332] Sequential element (x_cr_bmu_top/x_cr_bmu_dbus_if/FSM_sequential_cur_state_reg[1]) is unused and will be removed from module cr_core_top.
WARNING: [Synth 8-3332] Sequential element (x_cr_bmu_top/x_cr_bmu_dbus_if/FSM_sequential_cur_state_reg[0]) is unused and will be removed from module cr_core_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:04:04 ; elapsed = 00:04:21 . Memory (MB): peak = 2769.480 ; gain = 465.738 ; free physical = 435 ; free virtual = 22790
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping	Report (see note below)
+---------------------------------+----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                      | RTL Object                                                     | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------+----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|\x_retu_top/x_smu_top/x_sms_top  | x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg  | 16 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|\x_retu_top/x_smu_top/x_sms_top  | x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg  | 16 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|\x_retu_top/x_smu_top/x_sms_top  | x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg  | 16 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|\x_retu_top/x_smu_top/x_sms_top  | x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg  | 16 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|\x_retu_top/x_smu_top/x_sms_top  | x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg  | 16 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|\x_retu_top/x_smu_top/x_sms_top  | x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg  | 16 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|\x_retu_top/x_smu_top/x_sms_top  | x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg  | 16 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|\x_retu_top/x_smu_top/x_sms_top  | x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg  | 16 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|\x_retu_top/x_smu_top/x_sms_top  | x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg  | 16 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|\x_retu_top/x_smu_top/x_sms_top  | x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg  | 16 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|\x_retu_top/x_smu_top/x_sms_top  | x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg  | 16 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|\x_retu_top/x_smu_top/x_sms_top  | x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg  | 16 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|\x_retu_top/x_smu_top/x_sms_top  | x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg | 16 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|\x_retu_top/x_smu_top/x_sms_top  | x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg | 16 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|\x_retu_top/x_smu_top/x_sms_top  | x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg | 16 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|\x_retu_top/x_smu_top/x_sms_top  | x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg | 16 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
+---------------------------------+----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping	Report (see note below)
+---------------------------------------+-----------------------------------+-----------+----------------------+-------------+
|Module Name                            | RTL Object                        | Inference | Size (Depth x Width) | Primitives  | 
+---------------------------------------+-----------------------------------+-----------+----------------------+-------------+
|\x_usi0_sec_top/x_usi0                 | x_rx_sync_fifo_16x16/mem_fifo_reg | Implied   | 16 x 16              | RAM32M x 3	 | 
|\x_usi0_sec_top/x_usi0                 | x_tx_sync_fifo_16x16/mem_fifo_reg | Implied   | 16 x 16              | RAM32M x 3	 | 
|\x_usi2_sec_top/x_usi2                 | x_rx_sync_fifo_16x16/mem_fifo_reg | Implied   | 16 x 16              | RAM32M x 3	 | 
|\x_usi2_sec_top/x_usi2                 | x_tx_sync_fifo_16x16/mem_fifo_reg | Implied   | 16 x 16              | RAM32M x 3	 | 
|x_sub_apb1_top/\x_usi1_sec_top/x_usi1  | x_rx_sync_fifo_16x16/mem_fifo_reg | Implied   | 16 x 16              | RAM32M x 3	 | 
|x_sub_apb1_top/\x_usi1_sec_top/x_usi1  | x_tx_sync_fifo_16x16/mem_fifo_reg | Implied   | 16 x 16              | RAM32M x 3	 | 
+---------------------------------------+-----------------------------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:04:11 ; elapsed = 00:04:28 . Memory (MB): peak = 2769.480 ; gain = 465.738 ; free physical = 270 ; free virtual = 22678
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
info: optimization accepted worst group hill climbing move (13528.0/oG. 186.0ps)
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:11:01 ; elapsed = 00:11:22 . Memory (MB): peak = 3415.512 ; gain = 1111.770 ; free physical = 201 ; free virtual = 21817
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping	Report
+---------------------------------+----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                      | RTL Object                                                     | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+---------------------------------+----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|\x_retu_top/x_smu_top/x_sms_top  | x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg  | 16 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|\x_retu_top/x_smu_top/x_sms_top  | x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg  | 16 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|\x_retu_top/x_smu_top/x_sms_top  | x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg  | 16 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|\x_retu_top/x_smu_top/x_sms_top  | x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg  | 16 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|\x_retu_top/x_smu_top/x_sms_top  | x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg  | 16 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|\x_retu_top/x_smu_top/x_sms_top  | x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg  | 16 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|\x_retu_top/x_smu_top/x_sms_top  | x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg  | 16 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|\x_retu_top/x_smu_top/x_sms_top  | x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg  | 16 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|\x_retu_top/x_smu_top/x_sms_top  | x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg  | 16 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|\x_retu_top/x_smu_top/x_sms_top  | x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg  | 16 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|\x_retu_top/x_smu_top/x_sms_top  | x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg  | 16 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|\x_retu_top/x_smu_top/x_sms_top  | x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg  | 16 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|\x_retu_top/x_smu_top/x_sms_top  | x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg | 16 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|\x_retu_top/x_smu_top/x_sms_top  | x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg | 16 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|\x_retu_top/x_smu_top/x_sms_top  | x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg | 16 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
|\x_retu_top/x_smu_top/x_sms_top  | x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg | 16 K x 8(WRITE_FIRST)  | W | R |                        |   |   | Port A           | 0      | 4      | 
+---------------------------------+----------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping	Report
+---------------------------------------+-----------------------------------+-----------+----------------------+-------------+
|Module Name                            | RTL Object                        | Inference | Size (Depth x Width) | Primitives  | 
+---------------------------------------+-----------------------------------+-----------+----------------------+-------------+
|\x_usi0_sec_top/x_usi0                 | x_rx_sync_fifo_16x16/mem_fifo_reg | Implied   | 16 x 16              | RAM32M x 3	 | 
|\x_usi0_sec_top/x_usi0                 | x_tx_sync_fifo_16x16/mem_fifo_reg | Implied   | 16 x 16              | RAM32M x 3	 | 
|\x_usi2_sec_top/x_usi2                 | x_rx_sync_fifo_16x16/mem_fifo_reg | Implied   | 16 x 16              | RAM32M x 3	 | 
|\x_usi2_sec_top/x_usi2                 | x_tx_sync_fifo_16x16/mem_fifo_reg | Implied   | 16 x 16              | RAM32M x 3	 | 
|x_sub_apb1_top/\x_usi1_sec_top/x_usi1  | x_rx_sync_fifo_16x16/mem_fifo_reg | Implied   | 16 x 16              | RAM32M x 3	 | 
|x_sub_apb1_top/\x_usi1_sec_top/x_usi1  | x_tx_sync_fifo_16x16/mem_fifo_reg | Implied   | 16 x 16              | RAM32M x 3	 | 
+---------------------------------------+-----------------------------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'i_7/x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/rd_ptr_reg_rep[3]' (FDCE) to 'i_7/x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/rd_ptr_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_7/x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/rd_ptr_reg_rep[0]' (FDCE) to 'i_7/x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/rd_ptr_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_7/x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/rd_ptr_reg_rep[1]' (FDCE) to 'i_7/x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/rd_ptr_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_7/x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/rd_ptr_reg_rep[2]' (FDCE) to 'i_7/x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_tx_sync_fifo_16x16/rd_ptr_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_7/x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/rd_ptr_reg_rep[3]' (FDCE) to 'i_7/x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/rd_ptr_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_7/x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/rd_ptr_reg_rep[0]' (FDCE) to 'i_7/x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/rd_ptr_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_7/x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/rd_ptr_reg_rep[1]' (FDCE) to 'i_7/x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/rd_ptr_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_7/x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/rd_ptr_reg_rep[2]' (FDCE) to 'i_7/x_pdu_top/x_sub_apb0_top/x_usi0_sec_top/x_usi0/x_rx_sync_fifo_16x16/rd_ptr_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_7/x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/etb_pwmcfg18_reg' (FDCE) to 'i_7/x_pdu_top/x_sub_apb0_top/x_pwm_sec_top/x_pwm/x_pwm_apbif/int_pwmcfg_reg[18]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7052] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance i_1/x_retu_top/x_smu_top/x_sms_top/x_isram_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:11:23 ; elapsed = 00:11:53 . Memory (MB): peak = 3427.438 ; gain = 1123.695 ; free physical = 368 ; free virtual = 21539
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_retu_top/x_smu_top/x_sms_top/x_sms0_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte1_spram/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte2_spram/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_retu_top/x_smu_top/x_sms_top/x_sms1_top/x_sms_sram/x_fpga_spram/x_fpga_byte3_spram/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance x_retu_top/x_smu_top/x_sms_top/x_sms2_top/x_sms_sram/x_fpga_spram/x_fpga_byte0_spram/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-7052' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:11:34 ; elapsed = 00:12:05 . Memory (MB): peak = 3427.438 ; gain = 1123.695 ; free physical = 692 ; free virtual = 22011
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:11:34 ; elapsed = 00:12:05 . Memory (MB): peak = 3427.438 ; gain = 1123.695 ; free physical = 692 ; free virtual = 22011
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:11:42 ; elapsed = 00:12:13 . Memory (MB): peak = 3427.438 ; gain = 1123.695 ; free physical = 787 ; free virtual = 22012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:11:43 ; elapsed = 00:12:14 . Memory (MB): peak = 3427.438 ; gain = 1123.695 ; free physical = 788 ; free virtual = 22013
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:11:44 ; elapsed = 00:12:15 . Memory (MB): peak = 3427.438 ; gain = 1123.695 ; free physical = 789 ; free virtual = 22013
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:11:44 ; elapsed = 00:12:15 . Memory (MB): peak = 3427.438 ; gain = 1123.695 ; free physical = 789 ; free virtual = 22013
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     2|
|2     |CARRY4   |  1252|
|3     |LUT1     |  1201|
|4     |LUT2     |  3021|
|5     |LUT3     |  3321|
|6     |LUT4     |  4994|
|7     |LUT5     |  4630|
|8     |LUT6     | 11805|
|9     |MUXF7    |   362|
|10    |MUXF8    |    51|
|11    |RAM32M   |    18|
|12    |RAMB36E1 |    64|
|13    |FDCE     | 11273|
|14    |FDPE     |  1173|
|15    |FDRE     |   968|
|16    |IBUF     |     4|
|17    |IOBUF    |    51|
|18    |OBUF     |     1|
|19    |OBUFT    |     6|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:11:44 ; elapsed = 00:12:15 . Memory (MB): peak = 3427.438 ; gain = 1123.695 ; free physical = 789 ; free virtual = 22013
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 477 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:11:35 ; elapsed = 00:12:09 . Memory (MB): peak = 3427.438 ; gain = 910.008 ; free physical = 4916 ; free virtual = 26142
Synthesis Optimization Complete : Time (s): cpu = 00:11:50 ; elapsed = 00:12:21 . Memory (MB): peak = 3427.438 ; gain = 1123.695 ; free physical = 4926 ; free virtual = 26142
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.53 ; elapsed = 00:00:00.54 . Memory (MB): peak = 3427.438 ; gain = 0.000 ; free physical = 4911 ; free virtual = 26127
INFO: [Netlist 29-17] Analyzing 1798 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3471.539 ; gain = 0.000 ; free physical = 4859 ; free virtual = 26083
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 69 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 51 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 18 instances

INFO: [Common 17-83] Releasing license: Synthesis
673 Infos, 204 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:12:04 ; elapsed = 00:12:35 . Memory (MB): peak = 3471.539 ; gain = 1167.934 ; free physical = 5053 ; free virtual = 26277
INFO: [Common 17-1381] The checkpoint '/home/shrubbroom/Code/VLSI/wujian100_open/fpga/vivado/CHORD_wujian100/CHORD_wujian100.runs/synth_1/wujian100_open_top.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 3503.555 ; gain = 32.016 ; free physical = 5051 ; free virtual = 26282
INFO: [runtcl-4] Executing : report_utilization -file wujian100_open_top_utilization_synth.rpt -pb wujian100_open_top_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jun 23 23:25:42 2021...
