Vivado Simulator 2018.3
Copyright 1986-1999, 2001-2018 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2018.3/bin/unwrapped/win64.o/xelab.exe -wto 397a43f326ed4058afc9d7ae1591dbe5 --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot autocount_tb_behav xil_defaultlib.autocount_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 4 for port 'read_addr' [C:/Users/12204/Desktop/Verilog_project/lab4_5/lab4_5.srcs/sources_1/new/data_path.v:30]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c_in' [C:/Users/12204/Desktop/Verilog_project/lab4_5/lab4_5.srcs/sources_1/new/data_path.v:31]
WARNING: [VRFC 10-3091] actual bit length 32 differs from formal bit length 1 for port 'c_in' [C:/Users/12204/Desktop/Verilog_project/lab4_5/lab4_5.srcs/sources_1/new/data_path.v:32]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.ram(DATA_WIDTH=32,ADDR_WIDTH=4)
Compiling module xil_defaultlib.adder(WIDTH=32)
Compiling module xil_defaultlib.mux_21(WIDTH=32)
Compiling module xil_defaultlib.register(WIDTH=32)
Compiling module xil_defaultlib.comparator(WIDTH=32)
Compiling module xil_defaultlib.datapath(DATA_WIDTH=32,ADDR_WIDT...
Compiling module xil_defaultlib.FSM
Compiling module xil_defaultlib.autocount
Compiling module xil_defaultlib.divider(N=1)
Compiling module xil_defaultlib.autocount_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot autocount_tb_behav
