$date
	Sat Oct 22 21:19:14 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#104054
b10100 &
b10100 %
1$
b10100 !
1"
#104055
0"
#104058
b1010 &
b1010 %
#104062
b101 &
b101 %
#104066
b10000 &
b10000 %
#104070
b1000 &
b1000 %
#104074
b100 &
b100 %
#104078
b10 &
b10 %
#104082
b1 &
b1 %
1#
#104086
b0 &
0#
b0 %
0$
#1087875
b11100 !
1"
#1087878
b11100 &
b11100 %
1$
#1087879
0"
#1087882
b1110 &
b1110 %
#1087886
b111 &
b111 %
#1087890
b10110 &
b10110 %
#1087894
b1011 &
b1011 %
#1087898
b100010 &
b100010 %
#1087902
b10001 &
b10001 %
#1087906
b110100 &
b110100 %
#1087910
b11010 &
b11010 %
#1087914
b1101 &
b1101 %
#1087918
b101000 &
b101000 %
#1087922
b10100 &
b10100 %
#1087926
b1010 &
b1010 %
#1087930
b101 &
b101 %
#1087934
b10000 &
b10000 %
#1087938
b1000 &
b1000 %
#1087942
b100 &
b100 %
#1087946
b10 &
b10 %
#1087950
b1 &
1#
b1 %
#1087954
b0 &
b0 %
0#
0$
#2115717
b110 !
1"
#2115718
b110 &
b110 %
1$
#2115719
0"
#2115722
b11 &
b11 %
#2115726
b1010 &
b1010 %
#2115730
b101 &
b101 %
#2115734
b10000 &
b10000 %
#2115738
b1000 &
b1000 %
#2115742
b100 &
b100 %
#2115746
b10 &
b10 %
#2115750
b1 &
1#
b1 %
#2115754
b0 &
b0 %
0#
0$
#4500012
