-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.1 (64-bit)
-- Version: 2021.1
-- Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity ISPPipeline_accel_demosaicing_3_1_10_2160_3840_2_false_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_continue : IN STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_read : IN STD_LOGIC_VECTOR (11 downto 0);
    p_read1 : IN STD_LOGIC_VECTOR (11 downto 0);
    gain_out_4197_dout : IN STD_LOGIC_VECTOR (31 downto 0);
    gain_out_4197_empty_n : IN STD_LOGIC;
    gain_out_4197_read : OUT STD_LOGIC;
    demosaic_out_4198_din : OUT STD_LOGIC_VECTOR (95 downto 0);
    demosaic_out_4198_full_n : IN STD_LOGIC;
    demosaic_out_4198_write : OUT STD_LOGIC );
end;


architecture behav of ISPPipeline_accel_demosaicing_3_1_10_2160_3840_2_false_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (8 downto 0) := "000000010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (8 downto 0) := "000000100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (8 downto 0) := "000001000";
    constant ap_ST_fsm_state5 : STD_LOGIC_VECTOR (8 downto 0) := "000010000";
    constant ap_ST_fsm_state6 : STD_LOGIC_VECTOR (8 downto 0) := "000100000";
    constant ap_ST_fsm_state7 : STD_LOGIC_VECTOR (8 downto 0) := "001000000";
    constant ap_ST_fsm_state8 : STD_LOGIC_VECTOR (8 downto 0) := "010000000";
    constant ap_ST_fsm_state9 : STD_LOGIC_VECTOR (8 downto 0) := "100000000";
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_lv32_5 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000101";
    constant ap_const_lv32_6 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000110";
    constant ap_const_lv2_3 : STD_LOGIC_VECTOR (1 downto 0) := "11";
    constant ap_const_lv2_2 : STD_LOGIC_VECTOR (1 downto 0) := "10";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv32_7 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000111";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv12_0 : STD_LOGIC_VECTOR (11 downto 0) := "000000000000";
    constant ap_const_lv32_8 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001000";
    constant ap_const_lv32_B : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001011";
    constant ap_const_lv13_1FFE : STD_LOGIC_VECTOR (12 downto 0) := "1111111111110";
    constant ap_const_lv12_FFF : STD_LOGIC_VECTOR (11 downto 0) := "111111111111";
    constant ap_const_lv12_1 : STD_LOGIC_VECTOR (11 downto 0) := "000000000001";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv30_0 : STD_LOGIC_VECTOR (29 downto 0) := "000000000000000000000000000000";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_10 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010000";

attribute shreg_extract : string;
    signal ap_done_reg : STD_LOGIC := '0';
    signal ap_CS_fsm : STD_LOGIC_VECTOR (8 downto 0) := "000000001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal tmp_7_reg_1053 : STD_LOGIC_VECTOR (10 downto 0);
    signal tmp_9_fu_447_p3 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_9_reg_1061 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal sub122_fu_461_p2 : STD_LOGIC_VECTOR (12 downto 0);
    signal sub122_reg_1066 : STD_LOGIC_VECTOR (12 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal sub157_fu_467_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal sub157_reg_1071 : STD_LOGIC_VECTOR (11 downto 0);
    signal grp_load_fu_418_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state5 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state5 : signal is "none";
    signal trunc_ln285_fu_486_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln285_reg_1102 : STD_LOGIC_VECTOR (0 downto 0);
    signal lineStore_1_fu_514_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal lineStore_1_reg_1110 : STD_LOGIC_VECTOR (31 downto 0);
    signal icmp_ln285_fu_490_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln304_fu_552_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln304_fu_556_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln304_1_fu_564_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal cmp123_fu_609_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal cmp123_reg_1155 : STD_LOGIC_VECTOR (0 downto 0);
    signal linebuffer_V_0_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal linebuffer_V_0_load_reg_1160 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state6 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state6 : signal is "none";
    signal linebuffer_V_1_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal linebuffer_V_1_load_reg_1168 : STD_LOGIC_VECTOR (31 downto 0);
    signal linebuffer_V_2_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal linebuffer_V_2_load_reg_1176 : STD_LOGIC_VECTOR (31 downto 0);
    signal linebuffer_V_3_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal linebuffer_V_3_load_reg_1184 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln389_fu_619_p1 : STD_LOGIC_VECTOR (1 downto 0);
    signal trunc_ln389_reg_1192 : STD_LOGIC_VECTOR (1 downto 0);
    signal line0_V_2_reg_1203 : STD_LOGIC_VECTOR (1 downto 0);
    signal ap_CS_fsm_state7 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state7 : signal is "none";
    signal imgblock_V_0_4_fu_682_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal imgblock_V_0_4_reg_1232 : STD_LOGIC_VECTOR (15 downto 0);
    signal imgblock_V_1_4_fu_697_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal imgblock_V_1_4_reg_1237 : STD_LOGIC_VECTOR (15 downto 0);
    signal imgblock_V_2_4_fu_712_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal imgblock_V_2_4_reg_1242 : STD_LOGIC_VECTOR (15 downto 0);
    signal imgblock_V_3_4_fu_727_p1 : STD_LOGIC_VECTOR (15 downto 0);
    signal imgblock_V_3_4_reg_1247 : STD_LOGIC_VECTOR (15 downto 0);
    signal imgblock_V_0_5_reg_1252 : STD_LOGIC_VECTOR (15 downto 0);
    signal imgblock_V_1_5_reg_1257 : STD_LOGIC_VECTOR (15 downto 0);
    signal imgblock_V_2_5_reg_1262 : STD_LOGIC_VECTOR (15 downto 0);
    signal imgblock_V_3_5_reg_1267 : STD_LOGIC_VECTOR (15 downto 0);
    signal linebuffer_V_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal linebuffer_V_0_ce0 : STD_LOGIC;
    signal linebuffer_V_0_we0 : STD_LOGIC;
    signal linebuffer_V_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal linebuffer_V_0_ce1 : STD_LOGIC;
    signal linebuffer_V_0_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal linebuffer_V_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal linebuffer_V_1_ce0 : STD_LOGIC;
    signal linebuffer_V_1_we0 : STD_LOGIC;
    signal linebuffer_V_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal linebuffer_V_1_ce1 : STD_LOGIC;
    signal linebuffer_V_1_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal linebuffer_V_2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal linebuffer_V_2_ce0 : STD_LOGIC;
    signal linebuffer_V_2_we0 : STD_LOGIC;
    signal linebuffer_V_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal linebuffer_V_2_ce1 : STD_LOGIC;
    signal linebuffer_V_2_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal linebuffer_V_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal linebuffer_V_3_ce0 : STD_LOGIC;
    signal linebuffer_V_3_we0 : STD_LOGIC;
    signal linebuffer_V_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal linebuffer_V_3_ce1 : STD_LOGIC;
    signal linebuffer_V_3_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_ap_start : STD_LOGIC;
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_ap_done : STD_LOGIC;
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_ap_idle : STD_LOGIC;
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_ap_ready : STD_LOGIC;
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_gain_out_4197_read : STD_LOGIC;
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_2_ce0 : STD_LOGIC;
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_2_we0 : STD_LOGIC;
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_3_ce0 : STD_LOGIC;
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_3_we0 : STD_LOGIC;
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_0_ce0 : STD_LOGIC;
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_0_we0 : STD_LOGIC;
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_1_ce0 : STD_LOGIC;
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_1_we0 : STD_LOGIC;
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_ap_start : STD_LOGIC;
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_ap_done : STD_LOGIC;
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_ap_idle : STD_LOGIC;
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_ap_ready : STD_LOGIC;
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_imgblock_V_3_3_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_imgblock_V_3_3_1_out_ap_vld : STD_LOGIC;
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_imgblock_V_3_2_114_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_imgblock_V_3_2_114_out_ap_vld : STD_LOGIC;
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_imgblock_V_2_3_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_imgblock_V_2_3_1_out_ap_vld : STD_LOGIC;
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_imgblock_V_2_2_110_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_imgblock_V_2_2_110_out_ap_vld : STD_LOGIC;
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_imgblock_V_1_3_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_imgblock_V_1_3_1_out_ap_vld : STD_LOGIC;
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_imgblock_V_1_2_16_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_imgblock_V_1_2_16_out_ap_vld : STD_LOGIC;
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_imgblock_V_0_3_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_imgblock_V_0_3_1_out_ap_vld : STD_LOGIC;
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_imgblock_V_0_2_12_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_imgblock_V_0_2_12_out_ap_vld : STD_LOGIC;
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_ap_start : STD_LOGIC;
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_ap_done : STD_LOGIC;
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_ap_idle : STD_LOGIC;
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_ap_ready : STD_LOGIC;
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_gain_out_4197_read : STD_LOGIC;
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_demosaic_out_4198_din : STD_LOGIC_VECTOR (95 downto 0);
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_demosaic_out_4198_write : STD_LOGIC;
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_0_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_0_ce0 : STD_LOGIC;
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_0_we0 : STD_LOGIC;
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_0_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_0_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_0_ce1 : STD_LOGIC;
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_1_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_1_ce0 : STD_LOGIC;
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_1_we0 : STD_LOGIC;
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_1_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_1_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_1_ce1 : STD_LOGIC;
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_2_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_2_ce0 : STD_LOGIC;
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_2_we0 : STD_LOGIC;
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_2_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_2_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_2_ce1 : STD_LOGIC;
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_3_address0 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_3_ce0 : STD_LOGIC;
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_3_we0 : STD_LOGIC;
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_3_d0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_3_address1 : STD_LOGIC_VECTOR (10 downto 0);
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_3_ce1 : STD_LOGIC;
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_4_0_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_4_0_out_ap_vld : STD_LOGIC;
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_4_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_4_1_out_ap_vld : STD_LOGIC;
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_3_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_3_1_out_ap_vld : STD_LOGIC;
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_3_0_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_3_0_out_ap_vld : STD_LOGIC;
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_2_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_2_1_out_ap_vld : STD_LOGIC;
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_2_0_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_2_0_out_ap_vld : STD_LOGIC;
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_1_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_1_1_out_ap_vld : STD_LOGIC;
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_1_0_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_1_0_out_ap_vld : STD_LOGIC;
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_0_1_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_0_1_out_ap_vld : STD_LOGIC;
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_0_0_out : STD_LOGIC_VECTOR (15 downto 0);
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_0_0_out_ap_vld : STD_LOGIC;
    signal phi_ln379_reg_290 : STD_LOGIC_VECTOR (1 downto 0);
    signal phi_ln378_reg_302 : STD_LOGIC_VECTOR (1 downto 0);
    signal phi_ln377_reg_318 : STD_LOGIC_VECTOR (1 downto 0);
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_ap_start_reg : STD_LOGIC := '0';
    signal grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state8 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state8 : signal is "none";
    signal i_fu_90 : STD_LOGIC_VECTOR (11 downto 0);
    signal i_5_fu_476_p2 : STD_LOGIC_VECTOR (11 downto 0);
    signal ap_block_state1 : BOOLEAN;
    signal lineStore_fu_94 : STD_LOGIC_VECTOR (31 downto 0);
    signal phitmp_fu_622_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal imgblock_V_0_2_0_fu_98 : STD_LOGIC_VECTOR (15 downto 0);
    signal ap_CS_fsm_state9 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state9 : signal is "none";
    signal imgblock_V_0_3_0_fu_102 : STD_LOGIC_VECTOR (15 downto 0);
    signal imgblock_V_1_2_0_fu_106 : STD_LOGIC_VECTOR (15 downto 0);
    signal imgblock_V_1_3_0_fu_110 : STD_LOGIC_VECTOR (15 downto 0);
    signal imgblock_V_2_2_0_fu_114 : STD_LOGIC_VECTOR (15 downto 0);
    signal imgblock_V_2_3_0_fu_118 : STD_LOGIC_VECTOR (15 downto 0);
    signal imgblock_V_3_2_0_fu_122 : STD_LOGIC_VECTOR (15 downto 0);
    signal imgblock_V_3_3_0_fu_126 : STD_LOGIC_VECTOR (15 downto 0);
    signal imgblock_V_4_3_017_fu_130 : STD_LOGIC_VECTOR (15 downto 0);
    signal imgblock_V_4_2_018_fu_134 : STD_LOGIC_VECTOR (15 downto 0);
    signal line0_V_fu_138 : STD_LOGIC_VECTOR (1 downto 0);
    signal select_ln304_2_fu_538_p3 : STD_LOGIC_VECTOR (1 downto 0);
    signal src_mat_rows_load_cast11_fu_458_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal tmp_7_cast_fu_455_p1 : STD_LOGIC_VECTOR (11 downto 0);
    signal tmp_fu_498_p4 : STD_LOGIC_VECTOR (29 downto 0);
    signal icmp_ln291_fu_508_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln1049_fu_532_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal xor_ln304_fu_546_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal zext_ln285_fu_482_p1 : STD_LOGIC_VECTOR (12 downto 0);
    signal p_Val2_s_fu_672_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_35_fu_687_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_36_fu_702_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal p_Val2_37_fu_717_p6 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (8 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ST_fsm_state5_blk : STD_LOGIC;
    signal ap_ST_fsm_state6_blk : STD_LOGIC;
    signal ap_ST_fsm_state7_blk : STD_LOGIC;
    signal ap_ST_fsm_state8_blk : STD_LOGIC;
    signal ap_ST_fsm_state9_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component ISPPipeline_accel_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        gain_out_4197_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        gain_out_4197_empty_n : IN STD_LOGIC;
        gain_out_4197_read : OUT STD_LOGIC;
        bound : IN STD_LOGIC_VECTOR (11 downto 0);
        linebuffer_V_2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        linebuffer_V_2_ce0 : OUT STD_LOGIC;
        linebuffer_V_2_we0 : OUT STD_LOGIC;
        linebuffer_V_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        linebuffer_V_3_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        linebuffer_V_3_ce0 : OUT STD_LOGIC;
        linebuffer_V_3_we0 : OUT STD_LOGIC;
        linebuffer_V_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        tmp_7 : IN STD_LOGIC_VECTOR (10 downto 0);
        linebuffer_V_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        linebuffer_V_0_ce0 : OUT STD_LOGIC;
        linebuffer_V_0_we0 : OUT STD_LOGIC;
        linebuffer_V_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        linebuffer_V_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        linebuffer_V_1_ce0 : OUT STD_LOGIC;
        linebuffer_V_1_we0 : OUT STD_LOGIC;
        linebuffer_V_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component ISPPipeline_accel_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        imgblock_V_3_3_0 : IN STD_LOGIC_VECTOR (15 downto 0);
        imgblock_V_3_2_0 : IN STD_LOGIC_VECTOR (15 downto 0);
        imgblock_V_2_3_0 : IN STD_LOGIC_VECTOR (15 downto 0);
        imgblock_V_2_2_0 : IN STD_LOGIC_VECTOR (15 downto 0);
        imgblock_V_1_3_0 : IN STD_LOGIC_VECTOR (15 downto 0);
        imgblock_V_1_2_0 : IN STD_LOGIC_VECTOR (15 downto 0);
        imgblock_V_0_3_0 : IN STD_LOGIC_VECTOR (15 downto 0);
        imgblock_V_0_2_0 : IN STD_LOGIC_VECTOR (15 downto 0);
        imgblock_V_3_3_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        imgblock_V_3_3_1_out_ap_vld : OUT STD_LOGIC;
        imgblock_V_3_2_114_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        imgblock_V_3_2_114_out_ap_vld : OUT STD_LOGIC;
        imgblock_V_2_3_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        imgblock_V_2_3_1_out_ap_vld : OUT STD_LOGIC;
        imgblock_V_2_2_110_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        imgblock_V_2_2_110_out_ap_vld : OUT STD_LOGIC;
        imgblock_V_1_3_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        imgblock_V_1_3_1_out_ap_vld : OUT STD_LOGIC;
        imgblock_V_1_2_16_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        imgblock_V_1_2_16_out_ap_vld : OUT STD_LOGIC;
        imgblock_V_0_3_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        imgblock_V_0_3_1_out_ap_vld : OUT STD_LOGIC;
        imgblock_V_0_2_12_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        imgblock_V_0_2_12_out_ap_vld : OUT STD_LOGIC );
    end component;


    component ISPPipeline_accel_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        gain_out_4197_dout : IN STD_LOGIC_VECTOR (31 downto 0);
        gain_out_4197_empty_n : IN STD_LOGIC;
        gain_out_4197_read : OUT STD_LOGIC;
        demosaic_out_4198_din : OUT STD_LOGIC_VECTOR (95 downto 0);
        demosaic_out_4198_full_n : IN STD_LOGIC;
        demosaic_out_4198_write : OUT STD_LOGIC;
        imgblock_V_4_2_018 : IN STD_LOGIC_VECTOR (15 downto 0);
        imgblock_V_4_3_017 : IN STD_LOGIC_VECTOR (15 downto 0);
        imgblock_V_3_5 : IN STD_LOGIC_VECTOR (15 downto 0);
        imgblock_V_3_4 : IN STD_LOGIC_VECTOR (15 downto 0);
        imgblock_V_3_3_1_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        imgblock_V_3_2_114_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        imgblock_V_2_5 : IN STD_LOGIC_VECTOR (15 downto 0);
        imgblock_V_2_4 : IN STD_LOGIC_VECTOR (15 downto 0);
        imgblock_V_2_3_1_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        imgblock_V_2_2_110_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        imgblock_V_1_5 : IN STD_LOGIC_VECTOR (15 downto 0);
        imgblock_V_1_4 : IN STD_LOGIC_VECTOR (15 downto 0);
        imgblock_V_1_3_1_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        imgblock_V_1_2_16_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        imgblock_V_0_5 : IN STD_LOGIC_VECTOR (15 downto 0);
        imgblock_V_0_4 : IN STD_LOGIC_VECTOR (15 downto 0);
        imgblock_V_0_3_1_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        imgblock_V_0_2_12_reload : IN STD_LOGIC_VECTOR (15 downto 0);
        tmp_7 : IN STD_LOGIC_VECTOR (10 downto 0);
        trunc_ln12 : IN STD_LOGIC_VECTOR (0 downto 0);
        trunc_ln13 : IN STD_LOGIC_VECTOR (1 downto 0);
        sub157 : IN STD_LOGIC_VECTOR (11 downto 0);
        linebuffer_V_0_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        linebuffer_V_0_ce0 : OUT STD_LOGIC;
        linebuffer_V_0_we0 : OUT STD_LOGIC;
        linebuffer_V_0_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        linebuffer_V_0_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        linebuffer_V_0_ce1 : OUT STD_LOGIC;
        linebuffer_V_0_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        linebuffer_V_1_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        linebuffer_V_1_ce0 : OUT STD_LOGIC;
        linebuffer_V_1_we0 : OUT STD_LOGIC;
        linebuffer_V_1_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        linebuffer_V_1_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        linebuffer_V_1_ce1 : OUT STD_LOGIC;
        linebuffer_V_1_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        linebuffer_V_2_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        linebuffer_V_2_ce0 : OUT STD_LOGIC;
        linebuffer_V_2_we0 : OUT STD_LOGIC;
        linebuffer_V_2_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        linebuffer_V_2_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        linebuffer_V_2_ce1 : OUT STD_LOGIC;
        linebuffer_V_2_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        linebuffer_V_3_address0 : OUT STD_LOGIC_VECTOR (10 downto 0);
        linebuffer_V_3_ce0 : OUT STD_LOGIC;
        linebuffer_V_3_we0 : OUT STD_LOGIC;
        linebuffer_V_3_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        linebuffer_V_3_address1 : OUT STD_LOGIC_VECTOR (10 downto 0);
        linebuffer_V_3_ce1 : OUT STD_LOGIC;
        linebuffer_V_3_q1 : IN STD_LOGIC_VECTOR (31 downto 0);
        cmp123 : IN STD_LOGIC_VECTOR (0 downto 0);
        line0_V_1 : IN STD_LOGIC_VECTOR (1 downto 0);
        phi_ln377 : IN STD_LOGIC_VECTOR (1 downto 0);
        phi_ln378 : IN STD_LOGIC_VECTOR (1 downto 0);
        phi_ln379 : IN STD_LOGIC_VECTOR (1 downto 0);
        imgblock_V_4_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        imgblock_V_4_0_out_ap_vld : OUT STD_LOGIC;
        imgblock_V_4_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        imgblock_V_4_1_out_ap_vld : OUT STD_LOGIC;
        imgblock_V_3_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        imgblock_V_3_1_out_ap_vld : OUT STD_LOGIC;
        imgblock_V_3_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        imgblock_V_3_0_out_ap_vld : OUT STD_LOGIC;
        imgblock_V_2_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        imgblock_V_2_1_out_ap_vld : OUT STD_LOGIC;
        imgblock_V_2_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        imgblock_V_2_0_out_ap_vld : OUT STD_LOGIC;
        imgblock_V_1_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        imgblock_V_1_1_out_ap_vld : OUT STD_LOGIC;
        imgblock_V_1_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        imgblock_V_1_0_out_ap_vld : OUT STD_LOGIC;
        imgblock_V_0_1_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        imgblock_V_0_1_out_ap_vld : OUT STD_LOGIC;
        imgblock_V_0_0_out : OUT STD_LOGIC_VECTOR (15 downto 0);
        imgblock_V_0_0_out_ap_vld : OUT STD_LOGIC );
    end component;


    component ISPPipeline_accel_mux_42_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (1 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component ISPPipeline_accel_demosaicing_3_1_10_2160_3840_2_false_s_linebuffer_V_0 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce0 : IN STD_LOGIC;
        we0 : IN STD_LOGIC;
        d0 : IN STD_LOGIC_VECTOR (31 downto 0);
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (10 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    linebuffer_V_0_U : component ISPPipeline_accel_demosaicing_3_1_10_2160_3840_2_false_s_linebuffer_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => linebuffer_V_0_address0,
        ce0 => linebuffer_V_0_ce0,
        we0 => linebuffer_V_0_we0,
        d0 => linebuffer_V_0_d0,
        q0 => linebuffer_V_0_q0,
        address1 => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_0_address1,
        ce1 => linebuffer_V_0_ce1,
        q1 => linebuffer_V_0_q1);

    linebuffer_V_1_U : component ISPPipeline_accel_demosaicing_3_1_10_2160_3840_2_false_s_linebuffer_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => linebuffer_V_1_address0,
        ce0 => linebuffer_V_1_ce0,
        we0 => linebuffer_V_1_we0,
        d0 => linebuffer_V_1_d0,
        q0 => linebuffer_V_1_q0,
        address1 => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_1_address1,
        ce1 => linebuffer_V_1_ce1,
        q1 => linebuffer_V_1_q1);

    linebuffer_V_2_U : component ISPPipeline_accel_demosaicing_3_1_10_2160_3840_2_false_s_linebuffer_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => linebuffer_V_2_address0,
        ce0 => linebuffer_V_2_ce0,
        we0 => linebuffer_V_2_we0,
        d0 => linebuffer_V_2_d0,
        q0 => linebuffer_V_2_q0,
        address1 => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_2_address1,
        ce1 => linebuffer_V_2_ce1,
        q1 => linebuffer_V_2_q1);

    linebuffer_V_3_U : component ISPPipeline_accel_demosaicing_3_1_10_2160_3840_2_false_s_linebuffer_V_0
    generic map (
        DataWidth => 32,
        AddressRange => 1920,
        AddressWidth => 11)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => linebuffer_V_3_address0,
        ce0 => linebuffer_V_3_ce0,
        we0 => linebuffer_V_3_we0,
        d0 => linebuffer_V_3_d0,
        q0 => linebuffer_V_3_q0,
        address1 => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_3_address1,
        ce1 => linebuffer_V_3_ce1,
        q1 => linebuffer_V_3_q1);

    grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334 : component ISPPipeline_accel_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_ap_start,
        ap_done => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_ap_done,
        ap_idle => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_ap_idle,
        ap_ready => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_ap_ready,
        gain_out_4197_dout => gain_out_4197_dout,
        gain_out_4197_empty_n => gain_out_4197_empty_n,
        gain_out_4197_read => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_gain_out_4197_read,
        bound => tmp_9_reg_1061,
        linebuffer_V_2_address0 => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_2_address0,
        linebuffer_V_2_ce0 => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_2_ce0,
        linebuffer_V_2_we0 => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_2_we0,
        linebuffer_V_2_d0 => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_2_d0,
        linebuffer_V_3_address0 => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_3_address0,
        linebuffer_V_3_ce0 => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_3_ce0,
        linebuffer_V_3_we0 => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_3_we0,
        linebuffer_V_3_d0 => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_3_d0,
        tmp_7 => tmp_7_reg_1053,
        linebuffer_V_0_address0 => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_0_address0,
        linebuffer_V_0_ce0 => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_0_ce0,
        linebuffer_V_0_we0 => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_0_we0,
        linebuffer_V_0_d0 => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_0_d0,
        linebuffer_V_1_address0 => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_1_address0,
        linebuffer_V_1_ce0 => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_1_ce0,
        linebuffer_V_1_we0 => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_1_we0,
        linebuffer_V_1_d0 => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_1_d0);

    grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346 : component ISPPipeline_accel_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_ap_start,
        ap_done => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_ap_done,
        ap_idle => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_ap_idle,
        ap_ready => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_ap_ready,
        imgblock_V_3_3_0 => imgblock_V_3_3_0_fu_126,
        imgblock_V_3_2_0 => imgblock_V_3_2_0_fu_122,
        imgblock_V_2_3_0 => imgblock_V_2_3_0_fu_118,
        imgblock_V_2_2_0 => imgblock_V_2_2_0_fu_114,
        imgblock_V_1_3_0 => imgblock_V_1_3_0_fu_110,
        imgblock_V_1_2_0 => imgblock_V_1_2_0_fu_106,
        imgblock_V_0_3_0 => imgblock_V_0_3_0_fu_102,
        imgblock_V_0_2_0 => imgblock_V_0_2_0_fu_98,
        imgblock_V_3_3_1_out => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_imgblock_V_3_3_1_out,
        imgblock_V_3_3_1_out_ap_vld => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_imgblock_V_3_3_1_out_ap_vld,
        imgblock_V_3_2_114_out => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_imgblock_V_3_2_114_out,
        imgblock_V_3_2_114_out_ap_vld => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_imgblock_V_3_2_114_out_ap_vld,
        imgblock_V_2_3_1_out => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_imgblock_V_2_3_1_out,
        imgblock_V_2_3_1_out_ap_vld => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_imgblock_V_2_3_1_out_ap_vld,
        imgblock_V_2_2_110_out => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_imgblock_V_2_2_110_out,
        imgblock_V_2_2_110_out_ap_vld => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_imgblock_V_2_2_110_out_ap_vld,
        imgblock_V_1_3_1_out => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_imgblock_V_1_3_1_out,
        imgblock_V_1_3_1_out_ap_vld => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_imgblock_V_1_3_1_out_ap_vld,
        imgblock_V_1_2_16_out => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_imgblock_V_1_2_16_out,
        imgblock_V_1_2_16_out_ap_vld => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_imgblock_V_1_2_16_out_ap_vld,
        imgblock_V_0_3_1_out => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_imgblock_V_0_3_1_out,
        imgblock_V_0_3_1_out_ap_vld => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_imgblock_V_0_3_1_out_ap_vld,
        imgblock_V_0_2_12_out => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_imgblock_V_0_2_12_out,
        imgblock_V_0_2_12_out_ap_vld => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_imgblock_V_0_2_12_out_ap_vld);

    grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366 : component ISPPipeline_accel_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_ap_start,
        ap_done => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_ap_done,
        ap_idle => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_ap_idle,
        ap_ready => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_ap_ready,
        gain_out_4197_dout => gain_out_4197_dout,
        gain_out_4197_empty_n => gain_out_4197_empty_n,
        gain_out_4197_read => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_gain_out_4197_read,
        demosaic_out_4198_din => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_demosaic_out_4198_din,
        demosaic_out_4198_full_n => demosaic_out_4198_full_n,
        demosaic_out_4198_write => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_demosaic_out_4198_write,
        imgblock_V_4_2_018 => imgblock_V_4_2_018_fu_134,
        imgblock_V_4_3_017 => imgblock_V_4_3_017_fu_130,
        imgblock_V_3_5 => imgblock_V_3_5_reg_1267,
        imgblock_V_3_4 => imgblock_V_3_4_reg_1247,
        imgblock_V_3_3_1_reload => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_imgblock_V_3_3_1_out,
        imgblock_V_3_2_114_reload => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_imgblock_V_3_2_114_out,
        imgblock_V_2_5 => imgblock_V_2_5_reg_1262,
        imgblock_V_2_4 => imgblock_V_2_4_reg_1242,
        imgblock_V_2_3_1_reload => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_imgblock_V_2_3_1_out,
        imgblock_V_2_2_110_reload => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_imgblock_V_2_2_110_out,
        imgblock_V_1_5 => imgblock_V_1_5_reg_1257,
        imgblock_V_1_4 => imgblock_V_1_4_reg_1237,
        imgblock_V_1_3_1_reload => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_imgblock_V_1_3_1_out,
        imgblock_V_1_2_16_reload => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_imgblock_V_1_2_16_out,
        imgblock_V_0_5 => imgblock_V_0_5_reg_1252,
        imgblock_V_0_4 => imgblock_V_0_4_reg_1232,
        imgblock_V_0_3_1_reload => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_imgblock_V_0_3_1_out,
        imgblock_V_0_2_12_reload => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_imgblock_V_0_2_12_out,
        tmp_7 => tmp_7_reg_1053,
        trunc_ln12 => trunc_ln285_reg_1102,
        trunc_ln13 => trunc_ln389_reg_1192,
        sub157 => sub157_reg_1071,
        linebuffer_V_0_address0 => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_0_address0,
        linebuffer_V_0_ce0 => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_0_ce0,
        linebuffer_V_0_we0 => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_0_we0,
        linebuffer_V_0_d0 => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_0_d0,
        linebuffer_V_0_address1 => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_0_address1,
        linebuffer_V_0_ce1 => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_0_ce1,
        linebuffer_V_0_q1 => linebuffer_V_0_q1,
        linebuffer_V_1_address0 => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_1_address0,
        linebuffer_V_1_ce0 => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_1_ce0,
        linebuffer_V_1_we0 => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_1_we0,
        linebuffer_V_1_d0 => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_1_d0,
        linebuffer_V_1_address1 => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_1_address1,
        linebuffer_V_1_ce1 => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_1_ce1,
        linebuffer_V_1_q1 => linebuffer_V_1_q1,
        linebuffer_V_2_address0 => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_2_address0,
        linebuffer_V_2_ce0 => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_2_ce0,
        linebuffer_V_2_we0 => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_2_we0,
        linebuffer_V_2_d0 => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_2_d0,
        linebuffer_V_2_address1 => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_2_address1,
        linebuffer_V_2_ce1 => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_2_ce1,
        linebuffer_V_2_q1 => linebuffer_V_2_q1,
        linebuffer_V_3_address0 => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_3_address0,
        linebuffer_V_3_ce0 => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_3_ce0,
        linebuffer_V_3_we0 => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_3_we0,
        linebuffer_V_3_d0 => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_3_d0,
        linebuffer_V_3_address1 => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_3_address1,
        linebuffer_V_3_ce1 => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_3_ce1,
        linebuffer_V_3_q1 => linebuffer_V_3_q1,
        cmp123 => cmp123_reg_1155,
        line0_V_1 => line0_V_2_reg_1203,
        phi_ln377 => phi_ln377_reg_318,
        phi_ln378 => phi_ln378_reg_302,
        phi_ln379 => phi_ln379_reg_290,
        imgblock_V_4_0_out => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_4_0_out,
        imgblock_V_4_0_out_ap_vld => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_4_0_out_ap_vld,
        imgblock_V_4_1_out => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_4_1_out,
        imgblock_V_4_1_out_ap_vld => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_4_1_out_ap_vld,
        imgblock_V_3_1_out => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_3_1_out,
        imgblock_V_3_1_out_ap_vld => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_3_1_out_ap_vld,
        imgblock_V_3_0_out => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_3_0_out,
        imgblock_V_3_0_out_ap_vld => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_3_0_out_ap_vld,
        imgblock_V_2_1_out => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_2_1_out,
        imgblock_V_2_1_out_ap_vld => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_2_1_out_ap_vld,
        imgblock_V_2_0_out => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_2_0_out,
        imgblock_V_2_0_out_ap_vld => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_2_0_out_ap_vld,
        imgblock_V_1_1_out => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_1_1_out,
        imgblock_V_1_1_out_ap_vld => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_1_1_out_ap_vld,
        imgblock_V_1_0_out => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_1_0_out,
        imgblock_V_1_0_out_ap_vld => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_1_0_out_ap_vld,
        imgblock_V_0_1_out => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_0_1_out,
        imgblock_V_0_1_out_ap_vld => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_0_1_out_ap_vld,
        imgblock_V_0_0_out => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_0_0_out,
        imgblock_V_0_0_out_ap_vld => grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_0_0_out_ap_vld);

    mux_42_32_1_1_U326 : component ISPPipeline_accel_mux_42_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => linebuffer_V_0_load_reg_1160,
        din1 => linebuffer_V_1_load_reg_1168,
        din2 => linebuffer_V_2_load_reg_1176,
        din3 => linebuffer_V_3_load_reg_1184,
        din4 => line0_V_fu_138,
        dout => p_Val2_s_fu_672_p6);

    mux_42_32_1_1_U327 : component ISPPipeline_accel_mux_42_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => linebuffer_V_0_load_reg_1160,
        din1 => linebuffer_V_1_load_reg_1168,
        din2 => linebuffer_V_2_load_reg_1176,
        din3 => linebuffer_V_3_load_reg_1184,
        din4 => phi_ln377_reg_318,
        dout => p_Val2_35_fu_687_p6);

    mux_42_32_1_1_U328 : component ISPPipeline_accel_mux_42_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => linebuffer_V_0_load_reg_1160,
        din1 => linebuffer_V_1_load_reg_1168,
        din2 => linebuffer_V_2_load_reg_1176,
        din3 => linebuffer_V_3_load_reg_1184,
        din4 => phi_ln378_reg_302,
        dout => p_Val2_36_fu_702_p6);

    mux_42_32_1_1_U329 : component ISPPipeline_accel_mux_42_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 2,
        dout_WIDTH => 32)
    port map (
        din0 => linebuffer_V_0_load_reg_1160,
        din1 => linebuffer_V_1_load_reg_1168,
        din2 => linebuffer_V_2_load_reg_1176,
        din3 => linebuffer_V_3_load_reg_1184,
        din4 => phi_ln379_reg_290,
        dout => p_Val2_37_fu_717_p6);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_done_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_done_reg <= ap_const_logic_0;
            else
                if ((ap_continue = ap_const_logic_1)) then 
                    ap_done_reg <= ap_const_logic_0;
                elsif (((icmp_ln285_fu_490_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                    ap_done_reg <= ap_const_logic_1;
                end if; 
            end if;
        end if;
    end process;


    grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state7)) then 
                    grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_ap_ready = ap_const_logic_1)) then 
                    grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_ap_start_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_state2)) then 
                    grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_ap_ready = ap_const_logic_1)) then 
                    grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_ap_start_reg <= ap_const_logic_0;
            else
                if (((icmp_ln285_fu_490_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                    grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_ap_ready = ap_const_logic_1)) then 
                    grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_fu_90_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_fu_90 <= ap_const_lv12_0;
            elsif (((icmp_ln285_fu_490_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                i_fu_90 <= i_5_fu_476_p2;
            end if; 
        end if;
    end process;

    line0_V_fu_138_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                line0_V_fu_138 <= ap_const_lv2_3;
            elsif ((not((grp_load_fu_418_p1 = ap_const_lv2_1)) and not((grp_load_fu_418_p1 = ap_const_lv2_0)) and (icmp_ln285_fu_490_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                line0_V_fu_138 <= select_ln304_2_fu_538_p3;
            elsif (((icmp_ln285_fu_490_p2 = ap_const_lv1_0) and (grp_load_fu_418_p1 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                line0_V_fu_138 <= ap_const_lv2_1;
            elsif (((icmp_ln285_fu_490_p2 = ap_const_lv1_0) and (grp_load_fu_418_p1 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                line0_V_fu_138 <= ap_const_lv2_2;
            end if; 
        end if;
    end process;

    lineStore_fu_94_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                lineStore_fu_94 <= ap_const_lv32_4;
            elsif (((grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then 
                lineStore_fu_94 <= phitmp_fu_622_p2;
            end if; 
        end if;
    end process;

    phi_ln377_reg_318_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln285_fu_490_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                if ((grp_load_fu_418_p1 = ap_const_lv2_0)) then 
                    phi_ln377_reg_318 <= ap_const_lv2_2;
                elsif ((grp_load_fu_418_p1 = ap_const_lv2_1)) then 
                    phi_ln377_reg_318 <= ap_const_lv2_3;
                elsif ((not((grp_load_fu_418_p1 = ap_const_lv2_1)) and not((grp_load_fu_418_p1 = ap_const_lv2_0)))) then 
                    phi_ln377_reg_318 <= zext_ln304_fu_552_p1;
                end if;
            end if; 
        end if;
    end process;

    phi_ln378_reg_302_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln285_fu_490_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                if ((grp_load_fu_418_p1 = ap_const_lv2_0)) then 
                    phi_ln378_reg_302 <= ap_const_lv2_3;
                elsif ((grp_load_fu_418_p1 = ap_const_lv2_1)) then 
                    phi_ln378_reg_302 <= ap_const_lv2_0;
                elsif ((not((grp_load_fu_418_p1 = ap_const_lv2_1)) and not((grp_load_fu_418_p1 = ap_const_lv2_0)))) then 
                    phi_ln378_reg_302 <= select_ln304_fu_556_p3;
                end if;
            end if; 
        end if;
    end process;

    phi_ln379_reg_290_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((icmp_ln285_fu_490_p2 = ap_const_lv1_0) and (grp_load_fu_418_p1 = ap_const_lv2_1) and (ap_const_logic_1 = ap_CS_fsm_state5)) or ((icmp_ln285_fu_490_p2 = ap_const_lv1_0) and (grp_load_fu_418_p1 = ap_const_lv2_0) and (ap_const_logic_1 = ap_CS_fsm_state5)))) then 
                phi_ln379_reg_290 <= line0_V_fu_138;
            elsif ((not((grp_load_fu_418_p1 = ap_const_lv2_1)) and not((grp_load_fu_418_p1 = ap_const_lv2_0)) and (icmp_ln285_fu_490_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
                phi_ln379_reg_290 <= select_ln304_1_fu_564_p3;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((icmp_ln285_fu_490_p2 = ap_const_lv1_0) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                cmp123_reg_1155 <= cmp123_fu_609_p2;
                lineStore_1_reg_1110 <= lineStore_1_fu_514_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state9)) then
                imgblock_V_0_2_0_fu_98 <= grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_0_0_out;
                imgblock_V_0_3_0_fu_102 <= grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_0_1_out;
                imgblock_V_1_2_0_fu_106 <= grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_1_0_out;
                imgblock_V_1_3_0_fu_110 <= grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_1_1_out;
                imgblock_V_2_2_0_fu_114 <= grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_2_0_out;
                imgblock_V_2_3_0_fu_118 <= grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_2_1_out;
                imgblock_V_3_2_0_fu_122 <= grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_3_0_out;
                imgblock_V_3_3_0_fu_126 <= grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_3_1_out;
                imgblock_V_4_2_018_fu_134 <= grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_4_0_out;
                imgblock_V_4_3_017_fu_130 <= grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_imgblock_V_4_1_out;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state7)) then
                imgblock_V_0_4_reg_1232 <= imgblock_V_0_4_fu_682_p1;
                imgblock_V_0_5_reg_1252 <= p_Val2_s_fu_672_p6(31 downto 16);
                imgblock_V_1_4_reg_1237 <= imgblock_V_1_4_fu_697_p1;
                imgblock_V_1_5_reg_1257 <= p_Val2_35_fu_687_p6(31 downto 16);
                imgblock_V_2_4_reg_1242 <= imgblock_V_2_4_fu_712_p1;
                imgblock_V_2_5_reg_1262 <= p_Val2_36_fu_702_p6(31 downto 16);
                imgblock_V_3_4_reg_1247 <= imgblock_V_3_4_fu_727_p1;
                imgblock_V_3_5_reg_1267 <= p_Val2_37_fu_717_p6(31 downto 16);
                line0_V_2_reg_1203 <= line0_V_fu_138;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state6)) then
                linebuffer_V_0_load_reg_1160 <= linebuffer_V_0_q0;
                linebuffer_V_1_load_reg_1168 <= linebuffer_V_1_q0;
                linebuffer_V_2_load_reg_1176 <= linebuffer_V_2_q0;
                linebuffer_V_3_load_reg_1184 <= linebuffer_V_3_q0;
                trunc_ln389_reg_1192 <= trunc_ln389_fu_619_p1;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state4)) then
                sub122_reg_1066 <= sub122_fu_461_p2;
                sub157_reg_1071 <= sub157_fu_467_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state1)) then
                tmp_7_reg_1053 <= p_read1(11 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state2)) then
                    tmp_9_reg_1061(11 downto 1) <= tmp_9_fu_447_p3(11 downto 1);
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((ap_const_logic_1 = ap_CS_fsm_state5)) then
                trunc_ln285_reg_1102 <= trunc_ln285_fu_486_p1;
            end if;
        end if;
    end process;
    tmp_9_reg_1061(0) <= '0';

    ap_NS_fsm_assign_proc : process (ap_start, ap_done_reg, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state5, icmp_ln285_fu_490_p2, ap_CS_fsm_state6, grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_ap_done, grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_ap_done, grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_ap_done, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if ((not(((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                ap_NS_fsm <= ap_ST_fsm_state3;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when ap_ST_fsm_state5 => 
                if (((icmp_ln285_fu_490_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state6 => 
                if (((grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state6))) then
                    ap_NS_fsm <= ap_ST_fsm_state7;
                else
                    ap_NS_fsm <= ap_ST_fsm_state6;
                end if;
            when ap_ST_fsm_state7 => 
                ap_NS_fsm <= ap_ST_fsm_state8;
            when ap_ST_fsm_state8 => 
                if (((grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_ap_done = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state8))) then
                    ap_NS_fsm <= ap_ST_fsm_state9;
                else
                    ap_NS_fsm <= ap_ST_fsm_state8;
                end if;
            when ap_ST_fsm_state9 => 
                ap_NS_fsm <= ap_ST_fsm_state5;
            when others =>  
                ap_NS_fsm <= "XXXXXXXXX";
        end case;
    end process;
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);
    ap_CS_fsm_state5 <= ap_CS_fsm(4);
    ap_CS_fsm_state6 <= ap_CS_fsm(5);
    ap_CS_fsm_state7 <= ap_CS_fsm(6);
    ap_CS_fsm_state8 <= ap_CS_fsm(7);
    ap_CS_fsm_state9 <= ap_CS_fsm(8);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start, ap_done_reg)
    begin
        if (((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0))) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_ap_done)
    begin
        if ((grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;
    ap_ST_fsm_state5_blk <= ap_const_logic_0;

    ap_ST_fsm_state6_blk_assign_proc : process(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_ap_done)
    begin
        if ((grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state6_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state6_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state7_blk <= ap_const_logic_0;

    ap_ST_fsm_state8_blk_assign_proc : process(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_ap_done)
    begin
        if ((grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state8_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state8_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state9_blk <= ap_const_logic_0;

    ap_block_state1_assign_proc : process(ap_start, ap_done_reg)
    begin
                ap_block_state1 <= ((ap_done_reg = ap_const_logic_1) or (ap_start = ap_const_logic_0));
    end process;


    ap_done_assign_proc : process(ap_done_reg, ap_CS_fsm_state5, icmp_ln285_fu_490_p2)
    begin
        if (((icmp_ln285_fu_490_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_done_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state1) and (ap_start = ap_const_logic_0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state5, icmp_ln285_fu_490_p2)
    begin
        if (((icmp_ln285_fu_490_p2 = ap_const_lv1_1) and (ap_const_logic_1 = ap_CS_fsm_state5))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    cmp123_fu_609_p2 <= "1" when (signed(zext_ln285_fu_482_p1) < signed(sub122_reg_1066)) else "0";
    demosaic_out_4198_din <= grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_demosaic_out_4198_din;

    demosaic_out_4198_write_assign_proc : process(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_demosaic_out_4198_write, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            demosaic_out_4198_write <= grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_demosaic_out_4198_write;
        else 
            demosaic_out_4198_write <= ap_const_logic_0;
        end if; 
    end process;


    gain_out_4197_read_assign_proc : process(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_gain_out_4197_read, grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_gain_out_4197_read, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            gain_out_4197_read <= grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_gain_out_4197_read;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            gain_out_4197_read <= grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_gain_out_4197_read;
        else 
            gain_out_4197_read <= ap_const_logic_0;
        end if; 
    end process;

    grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_ap_start <= grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_ap_start_reg;
    grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_ap_start <= grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_ap_start_reg;
    grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_ap_start <= grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Zero_fu_346_ap_start_reg;
    grp_load_fu_418_p1 <= line0_V_fu_138;
    i_5_fu_476_p2 <= std_logic_vector(unsigned(i_fu_90) + unsigned(ap_const_lv12_1));
    icmp_ln1049_fu_532_p2 <= "1" when (line0_V_fu_138 = ap_const_lv2_2) else "0";
    icmp_ln285_fu_490_p2 <= "1" when (i_fu_90 = p_read) else "0";
    icmp_ln291_fu_508_p2 <= "1" when (signed(tmp_fu_498_p4) > signed(ap_const_lv30_0)) else "0";
    imgblock_V_0_4_fu_682_p1 <= p_Val2_s_fu_672_p6(16 - 1 downto 0);
    imgblock_V_1_4_fu_697_p1 <= p_Val2_35_fu_687_p6(16 - 1 downto 0);
    imgblock_V_2_4_fu_712_p1 <= p_Val2_36_fu_702_p6(16 - 1 downto 0);
    imgblock_V_3_4_fu_727_p1 <= p_Val2_37_fu_717_p6(16 - 1 downto 0);
    lineStore_1_fu_514_p3 <= 
        ap_const_lv32_0 when (icmp_ln291_fu_508_p2(0) = '1') else 
        lineStore_fu_94;

    linebuffer_V_0_address0_assign_proc : process(ap_CS_fsm_state5, grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_0_address0, grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_0_address0, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            linebuffer_V_0_address0 <= ap_const_lv64_0(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            linebuffer_V_0_address0 <= grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_0_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            linebuffer_V_0_address0 <= grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_0_address0;
        else 
            linebuffer_V_0_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    linebuffer_V_0_ce0_assign_proc : process(ap_CS_fsm_state5, grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_0_ce0, grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_0_ce0, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            linebuffer_V_0_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            linebuffer_V_0_ce0 <= grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_0_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            linebuffer_V_0_ce0 <= grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_0_ce0;
        else 
            linebuffer_V_0_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    linebuffer_V_0_ce1_assign_proc : process(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_0_ce1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            linebuffer_V_0_ce1 <= grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_0_ce1;
        else 
            linebuffer_V_0_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    linebuffer_V_0_d0_assign_proc : process(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_0_d0, grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_0_d0, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            linebuffer_V_0_d0 <= grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_0_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            linebuffer_V_0_d0 <= grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_0_d0;
        else 
            linebuffer_V_0_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    linebuffer_V_0_we0_assign_proc : process(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_0_we0, grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_0_we0, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            linebuffer_V_0_we0 <= grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_0_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            linebuffer_V_0_we0 <= grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_0_we0;
        else 
            linebuffer_V_0_we0 <= ap_const_logic_0;
        end if; 
    end process;


    linebuffer_V_1_address0_assign_proc : process(ap_CS_fsm_state5, grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_1_address0, grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_1_address0, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            linebuffer_V_1_address0 <= ap_const_lv64_0(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            linebuffer_V_1_address0 <= grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_1_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            linebuffer_V_1_address0 <= grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_1_address0;
        else 
            linebuffer_V_1_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    linebuffer_V_1_ce0_assign_proc : process(ap_CS_fsm_state5, grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_1_ce0, grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_1_ce0, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            linebuffer_V_1_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            linebuffer_V_1_ce0 <= grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_1_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            linebuffer_V_1_ce0 <= grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_1_ce0;
        else 
            linebuffer_V_1_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    linebuffer_V_1_ce1_assign_proc : process(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_1_ce1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            linebuffer_V_1_ce1 <= grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_1_ce1;
        else 
            linebuffer_V_1_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    linebuffer_V_1_d0_assign_proc : process(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_1_d0, grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_1_d0, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            linebuffer_V_1_d0 <= grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_1_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            linebuffer_V_1_d0 <= grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_1_d0;
        else 
            linebuffer_V_1_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    linebuffer_V_1_we0_assign_proc : process(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_1_we0, grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_1_we0, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            linebuffer_V_1_we0 <= grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_1_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            linebuffer_V_1_we0 <= grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_1_we0;
        else 
            linebuffer_V_1_we0 <= ap_const_logic_0;
        end if; 
    end process;


    linebuffer_V_2_address0_assign_proc : process(ap_CS_fsm_state5, grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_2_address0, grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_2_address0, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            linebuffer_V_2_address0 <= ap_const_lv64_0(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            linebuffer_V_2_address0 <= grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_2_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            linebuffer_V_2_address0 <= grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_2_address0;
        else 
            linebuffer_V_2_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    linebuffer_V_2_ce0_assign_proc : process(ap_CS_fsm_state5, grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_2_ce0, grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_2_ce0, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            linebuffer_V_2_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            linebuffer_V_2_ce0 <= grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_2_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            linebuffer_V_2_ce0 <= grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_2_ce0;
        else 
            linebuffer_V_2_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    linebuffer_V_2_ce1_assign_proc : process(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_2_ce1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            linebuffer_V_2_ce1 <= grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_2_ce1;
        else 
            linebuffer_V_2_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    linebuffer_V_2_d0_assign_proc : process(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_2_d0, grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_2_d0, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            linebuffer_V_2_d0 <= grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_2_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            linebuffer_V_2_d0 <= grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_2_d0;
        else 
            linebuffer_V_2_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    linebuffer_V_2_we0_assign_proc : process(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_2_we0, grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_2_we0, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            linebuffer_V_2_we0 <= grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_2_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            linebuffer_V_2_we0 <= grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_2_we0;
        else 
            linebuffer_V_2_we0 <= ap_const_logic_0;
        end if; 
    end process;


    linebuffer_V_3_address0_assign_proc : process(ap_CS_fsm_state5, grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_3_address0, grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_3_address0, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            linebuffer_V_3_address0 <= ap_const_lv64_0(11 - 1 downto 0);
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            linebuffer_V_3_address0 <= grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_3_address0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            linebuffer_V_3_address0 <= grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_3_address0;
        else 
            linebuffer_V_3_address0 <= "XXXXXXXXXXX";
        end if; 
    end process;


    linebuffer_V_3_ce0_assign_proc : process(ap_CS_fsm_state5, grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_3_ce0, grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_3_ce0, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state5)) then 
            linebuffer_V_3_ce0 <= ap_const_logic_1;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            linebuffer_V_3_ce0 <= grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_3_ce0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            linebuffer_V_3_ce0 <= grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_3_ce0;
        else 
            linebuffer_V_3_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    linebuffer_V_3_ce1_assign_proc : process(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_3_ce1, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            linebuffer_V_3_ce1 <= grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_3_ce1;
        else 
            linebuffer_V_3_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    linebuffer_V_3_d0_assign_proc : process(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_3_d0, grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_3_d0, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            linebuffer_V_3_d0 <= grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_3_d0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            linebuffer_V_3_d0 <= grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_3_d0;
        else 
            linebuffer_V_3_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    linebuffer_V_3_we0_assign_proc : process(grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_3_we0, grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_3_we0, ap_CS_fsm_state3, ap_CS_fsm_state8)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_state8)) then 
            linebuffer_V_3_we0 <= grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_Col_Loop_fu_366_linebuffer_V_3_we0;
        elsif ((ap_const_logic_1 = ap_CS_fsm_state3)) then 
            linebuffer_V_3_we0 <= grp_demosaicing_3_1_10_2160_3840_2_false_Pipeline_LineBuffer_VITIS_LOOP_269_1_fu_334_linebuffer_V_3_we0;
        else 
            linebuffer_V_3_we0 <= ap_const_logic_0;
        end if; 
    end process;

    phitmp_fu_622_p2 <= std_logic_vector(unsigned(lineStore_1_reg_1110) + unsigned(ap_const_lv32_1));
    select_ln304_1_fu_564_p3 <= 
        ap_const_lv2_2 when (icmp_ln1049_fu_532_p2(0) = '1') else 
        ap_const_lv2_3;
    select_ln304_2_fu_538_p3 <= 
        ap_const_lv2_3 when (icmp_ln1049_fu_532_p2(0) = '1') else 
        ap_const_lv2_0;
    select_ln304_fu_556_p3 <= 
        ap_const_lv2_1 when (icmp_ln1049_fu_532_p2(0) = '1') else 
        ap_const_lv2_2;
    src_mat_rows_load_cast11_fu_458_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(p_read),13));
    sub122_fu_461_p2 <= std_logic_vector(unsigned(src_mat_rows_load_cast11_fu_458_p1) + unsigned(ap_const_lv13_1FFE));
    sub157_fu_467_p2 <= std_logic_vector(unsigned(tmp_7_cast_fu_455_p1) + unsigned(ap_const_lv12_FFF));
    tmp_7_cast_fu_455_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(tmp_7_reg_1053),12));
    tmp_9_fu_447_p3 <= (tmp_7_reg_1053 & ap_const_lv1_0);
    tmp_fu_498_p4 <= lineStore_fu_94(31 downto 2);
    trunc_ln285_fu_486_p1 <= i_fu_90(1 - 1 downto 0);
    trunc_ln389_fu_619_p1 <= lineStore_1_reg_1110(2 - 1 downto 0);
    xor_ln304_fu_546_p2 <= (icmp_ln1049_fu_532_p2 xor ap_const_lv1_1);
    zext_ln285_fu_482_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(i_fu_90),13));
    zext_ln304_fu_552_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(xor_ln304_fu_546_p2),2));
end behav;
