
5. Printing statistics.

=== $paramod$5cd9b7e6fbb280c6ce9be4ee5d1fdcbc34edf95e\dpram ===

   Number of wires:                 17
   Number of wire bits:            175
   Number of public wires:           9
   Number of public wire bits:      73
   Number of memories:               1
   Number of memory bits:          128
   Number of processes:              0
   Number of cells:                 12
     $dffe                           2
     $memrd                          2
     $memwr_v2                       2
     $mux                            6

=== $paramod$67063290d49aa5357df1233608c088390b70212f\generic_fifo_sc_a ===

   Number of wires:                 30
   Number of wire bits:            106
   Number of public wires:          16
   Number of public wire bits:      84
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $add                            2
     $adffe                          3
     $and                            3
     $eq                             2
     $logic_not                      1
     $mux                            7
     $paramod$5cd9b7e6fbb280c6ce9be4ee5d1fdcbc34edf95e\dpram      1
     $reduce_bool                    3

=== $paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram ===

   Number of wires:                 17
   Number of wire bits:             95
   Number of public wires:           9
   Number of public wire bits:      41
   Number of memories:               1
   Number of memory bits:           64
   Number of processes:              0
   Number of cells:                 12
     $dffe                           2
     $memrd                          2
     $memwr_v2                       2
     $mux                            6

=== $paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a ===

   Number of wires:                 30
   Number of wire bits:             74
   Number of public wires:          16
   Number of public wire bits:      52
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 22
     $add                            2
     $adffe                          3
     $and                            3
     $eq                             2
     $logic_not                      1
     $mux                            7
     $paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram      1
     $reduce_bool                    3

=== Accumulator ===

   Number of wires:                 51
   Number of wire bits:            190
   Number of public wires:          27
   Number of public wire bits:     115
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 36
     $add                            1
     $adffe                          4
     $and                            4
     $dffe                           5
     $mux                            7
     $ne                             3
     $not                            5
     $paramod$67063290d49aa5357df1233608c088390b70212f\generic_fifo_sc_a      1
     $paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a      1
     $reduce_and                     5

=== Channel ===

   Number of wires:                 27
   Number of wire bits:             86
   Number of public wires:          19
   Number of public wire bits:      63
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $and                            5
     $dff                            2
     $dffe                           1
     $mul                            1
     $mux                            1
     $not                            3
     $paramod$67063290d49aa5357df1233608c088390b70212f\generic_fifo_sc_a      1

=== Channel_Accumulator ===

   Number of wires:                 22
   Number of wire bits:             80
   Number of public wires:          22
   Number of public wire bits:      80
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  2
     Accumulator                     1
     Channel                         1

=== design hierarchy ===

   Channel_Accumulator               1
     Accumulator                     1
       $paramod$67063290d49aa5357df1233608c088390b70212f\generic_fifo_sc_a      1
         $paramod$5cd9b7e6fbb280c6ce9be4ee5d1fdcbc34edf95e\dpram      1
       $paramod$8f649395dea8fbb2ab37b257a4c27adb75bba46a\generic_fifo_sc_a      1
         $paramod$77ff764a4267a648a0627d0b67f82ec67f8fdc0c\dpram      1
     Channel                         1
       $paramod$67063290d49aa5357df1233608c088390b70212f\generic_fifo_sc_a      1
         $paramod$5cd9b7e6fbb280c6ce9be4ee5d1fdcbc34edf95e\dpram      1

   Number of wires:                241
   Number of wire bits:           1087
   Number of public wires:         143
   Number of public wire bits:     665
   Number of memories:               3
   Number of memory bits:          320
   Number of processes:              0
   Number of cells:                146
     $add                            7
     $adffe                         13
     $and                           18
     $dff                            2
     $dffe                          12
     $eq                             6
     $logic_not                      3
     $memrd                          6
     $memwr_v2                       6
     $mul                            1
     $mux                           47
     $ne                             3
     $not                            8
     $reduce_and                     5
     $reduce_bool                    9

