#-----------------------------------------------------------
# Vivado v2020.2.2 (64-bit)
# SW Build 3118627 on Tue Feb  9 05:13:49 MST 2021
# IP Build 3115676 on Tue Feb  9 10:48:11 MST 2021
# Start of session at: Sat May 15 15:07:47 2021
# Process ID: 2652841
# Current directory: /home/engin
# Command line: vivado
# Log file: /home/engin/vivado.log
# Journal file: /home/engin/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /media/engin/StorageA/FPGA/nekoichi2/nekoichi2.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/engin/StorageA/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
open_project: Time (s): cpu = 00:00:14 ; elapsed = 00:00:05 . Memory (MB): peak = 7548.688 ; gain = 150.133 ; free physical = 15876 ; free virtual = 77074
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
reset_run synth_1
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {85.000} CONFIG.MMCM_CLKFBOUT_MULT_F {8.500} CONFIG.MMCM_CLKOUT0_DIVIDE_F {10.000} CONFIG.MMCM_CLKOUT1_DIVIDE {34} CONFIG.CLKOUT1_JITTER {144.010} CONFIG.CLKOUT1_PHASE_ERROR {109.126} CONFIG.CLKOUT2_JITTER {184.840} CONFIG.CLKOUT2_PHASE_ERROR {109.126}] [get_ips GPUClockGen]
generate_target all [get_files  /media/engin/StorageA/FPGA/nekoichi2/nekoichi2.srcs/sources_1/ip/GPUClockGen/GPUClockGen.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'GPUClockGen'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'GPUClockGen'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'GPUClockGen'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'GPUClockGen'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'GPUClockGen'...
catch { config_ip_cache -export [get_ips -all GPUClockGen] }
export_ip_user_files -of_objects [get_files /media/engin/StorageA/FPGA/nekoichi2/nekoichi2.srcs/sources_1/ip/GPUClockGen/GPUClockGen.xci] -no_script -sync -force -quiet
reset_run GPUClockGen_synth_1
launch_runs GPUClockGen_synth_1 -jobs 16
[Sun May 16 01:31:19 2021] Launched GPUClockGen_synth_1...
Run output will be captured here: /media/engin/StorageA/FPGA/nekoichi2/nekoichi2.runs/GPUClockGen_synth_1/runme.log
export_simulation -of_objects [get_files /media/engin/StorageA/FPGA/nekoichi2/nekoichi2.srcs/sources_1/ip/GPUClockGen/GPUClockGen.xci] -directory /media/engin/StorageA/FPGA/nekoichi2/nekoichi2.ip_user_files/sim_scripts -ip_user_files_dir /media/engin/StorageA/FPGA/nekoichi2/nekoichi2.ip_user_files -ipstatic_source_dir /media/engin/StorageA/FPGA/nekoichi2/nekoichi2.ip_user_files/ipstatic -lib_map_path [list {modelsim=/media/engin/StorageA/FPGA/nekoichi2/nekoichi2.cache/compile_simlib/modelsim} {questa=/media/engin/StorageA/FPGA/nekoichi2/nekoichi2.cache/compile_simlib/questa} {ies=/media/engin/StorageA/FPGA/nekoichi2/nekoichi2.cache/compile_simlib/ies} {xcelium=/media/engin/StorageA/FPGA/nekoichi2/nekoichi2.cache/compile_simlib/xcelium} {vcs=/media/engin/StorageA/FPGA/nekoichi2/nekoichi2.cache/compile_simlib/vcs} {riviera=/media/engin/StorageA/FPGA/nekoichi2/nekoichi2.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/media/engin/StorageA/FPGA/nekoichi2/nekoichi2.srcs/sources_1/ip/PeripheralClockGen/PeripheralClockGen.xci' is already up-to-date
[Sun May 16 01:35:18 2021] Launched synth_1...
Run output will be captured here: /media/engin/StorageA/FPGA/nekoichi2/nekoichi2.runs/synth_1/runme.log
[Sun May 16 01:35:18 2021] Launched impl_1...
Run output will be captured here: /media/engin/StorageA/FPGA/nekoichi2/nekoichi2.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2.2
  **** Build date : Feb  9 2021 at 05:51:02
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-16:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319AE1B0EA
set_property PROGRAM.FILE {/media/engin/StorageA/FPGA/nekoichi2/nekoichi2.runs/impl_1/nekoichitop.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a100t_0] -mem_dev [lindex [get_cfgmem_parts {s25fl128sxxxxxx0-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/media/engin/StorageA/FPGA/nekoichi2/nekoichi2.runs/impl_1/nekoichitop.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
archive_project /media/engin/StorageA/FPGA/nekoichi2.xpr.zip -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location './.Xil/Vivado-2652841-encilinux' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/engin/StorageA/Xilinx/Vivado/2020.2/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [IP_Flow 19-7005] Skipping external file /media/engin/StorageA/FPGA/nekoichi2/nekoichi2.srcs/sources_1/new/BIOS.coe
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'DomainCrossSignalFifo_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'GPUCommandFIFO_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'mul_SS_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'mul_SU_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'mul_UU_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_madd_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_msub_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_add_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_sub_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_mul_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_div_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_i2f_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_ui2f_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_f2i_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_sqrt_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_eq_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_lt_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_le_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'UARTFifoGen_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'GPUClockGen_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'SystemClockGen_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'DomainCrossSignalFifo_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'GPUCommandFIFO_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'mul_SS_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'mul_SU_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'mul_UU_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_madd_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_msub_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_add_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_sub_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_mul_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_div_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_i2f_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_ui2f_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_f2i_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_sqrt_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_eq_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_lt_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_le_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'UARTFifoGen_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'GPUClockGen_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'SystemClockGen_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'DomainCrossSignalFifo'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'DomainCrossSignalFifo'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'GPUClockGen'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'GPUClockGen'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'GPUCommandFIFO'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'GPUCommandFIFO'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'SystemClockGen'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'SystemClockGen'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'UARTFifoGen'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'UARTFifoGen'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_add'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_add'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_div'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_div'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_eq'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_eq'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_f2i'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_f2i'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_i2f'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_i2f'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_le'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_le'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_lt'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_lt'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_madd'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_madd'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_msub'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_msub'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_mul'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_mul'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_sqrt'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_sqrt'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_sub'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_sub'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_ui2f'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_ui2f'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'mul_SS'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'mul_SS'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'mul_SU'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'mul_SU'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'mul_UU'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'mul_UU'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (/media/engin/StorageA/FPGA/nekoichi2.xpr.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 11800.453 ; gain = 208.629 ; free physical = 13549 ; free virtual = 74885
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {90.000} CONFIG.MMCM_CLKFBOUT_MULT_F {11.250} CONFIG.MMCM_CLKOUT0_DIVIDE_F {12.500} CONFIG.MMCM_CLKOUT1_DIVIDE {45} CONFIG.CLKOUT1_JITTER {124.009} CONFIG.CLKOUT1_PHASE_ERROR {91.100} CONFIG.CLKOUT2_JITTER {163.632} CONFIG.CLKOUT2_PHASE_ERROR {91.100}] [get_ips GPUClockGen]
generate_target all [get_files  /media/engin/StorageA/FPGA/nekoichi2/nekoichi2.srcs/sources_1/ip/GPUClockGen/GPUClockGen.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'GPUClockGen'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'GPUClockGen'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'GPUClockGen'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'GPUClockGen'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'GPUClockGen'...
catch { config_ip_cache -export [get_ips -all GPUClockGen] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP GPUClockGen, cache-ID = cb602b689d262b67; cache size = 73.602 MB.
catch { [ delete_ip_run [get_ips -all GPUClockGen] ] }
INFO: [Project 1-386] Moving file '/media/engin/StorageA/FPGA/nekoichi2/nekoichi2.srcs/sources_1/ip/GPUClockGen/GPUClockGen.xci' from fileset 'GPUClockGen' to fileset 'sources_1'.
export_ip_user_files -of_objects [get_files /media/engin/StorageA/FPGA/nekoichi2/nekoichi2.srcs/sources_1/ip/GPUClockGen/GPUClockGen.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /media/engin/StorageA/FPGA/nekoichi2/nekoichi2.srcs/sources_1/ip/GPUClockGen/GPUClockGen.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'/media/engin/StorageA/FPGA/nekoichi2/nekoichi2.srcs/sources_1/ip/GPUClockGen/GPUClockGen.xci'
export_simulation -of_objects [get_files /media/engin/StorageA/FPGA/nekoichi2/nekoichi2.srcs/sources_1/ip/GPUClockGen/GPUClockGen.xci] -directory /media/engin/StorageA/FPGA/nekoichi2/nekoichi2.ip_user_files/sim_scripts -ip_user_files_dir /media/engin/StorageA/FPGA/nekoichi2/nekoichi2.ip_user_files -ipstatic_source_dir /media/engin/StorageA/FPGA/nekoichi2/nekoichi2.ip_user_files/ipstatic -lib_map_path [list {modelsim=/media/engin/StorageA/FPGA/nekoichi2/nekoichi2.cache/compile_simlib/modelsim} {questa=/media/engin/StorageA/FPGA/nekoichi2/nekoichi2.cache/compile_simlib/questa} {ies=/media/engin/StorageA/FPGA/nekoichi2/nekoichi2.cache/compile_simlib/ies} {xcelium=/media/engin/StorageA/FPGA/nekoichi2/nekoichi2.cache/compile_simlib/xcelium} {vcs=/media/engin/StorageA/FPGA/nekoichi2/nekoichi2.cache/compile_simlib/vcs} {riviera=/media/engin/StorageA/FPGA/nekoichi2/nekoichi2.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/media/engin/StorageA/FPGA/nekoichi2/nekoichi2.srcs/sources_1/ip/PeripheralClockGen/PeripheralClockGen.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/media/engin/StorageA/FPGA/nekoichi2/nekoichi2.srcs/sources_1/ip/GPUClockGen/GPUClockGen.xci' is already up-to-date
[Sun May 16 01:41:21 2021] Launched synth_1...
Run output will be captured here: /media/engin/StorageA/FPGA/nekoichi2/nekoichi2.runs/synth_1/runme.log
[Sun May 16 01:41:21 2021] Launched impl_1...
Run output will be captured here: /media/engin/StorageA/FPGA/nekoichi2/nekoichi2.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2.2
  **** Build date : Feb  9 2021 at 05:51:02
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-16:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319AE1B0EA
set_property PROGRAM.FILE {/media/engin/StorageA/FPGA/nekoichi2/nekoichi2.runs/impl_1/nekoichitop.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a100t_0] -mem_dev [lindex [get_cfgmem_parts {s25fl128sxxxxxx0-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/media/engin/StorageA/FPGA/nekoichi2/nekoichi2.runs/impl_1/nekoichitop.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {86.000} CONFIG.MMCM_CLKFBOUT_MULT_F {10.750} CONFIG.MMCM_CLKOUT1_DIVIDE {43} CONFIG.CLKOUT1_JITTER {127.747} CONFIG.CLKOUT1_PHASE_ERROR {93.331} CONFIG.CLKOUT2_JITTER {166.886} CONFIG.CLKOUT2_PHASE_ERROR {93.331}] [get_ips GPUClockGen]
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {85.000} CONFIG.MMCM_CLKFBOUT_MULT_F {8.500} CONFIG.MMCM_CLKOUT0_DIVIDE_F {10.000} CONFIG.MMCM_CLKOUT1_DIVIDE {34} CONFIG.CLKOUT1_JITTER {144.010} CONFIG.CLKOUT1_PHASE_ERROR {109.126} CONFIG.CLKOUT2_JITTER {184.840} CONFIG.CLKOUT2_PHASE_ERROR {109.126}] [get_ips GPUClockGen]
generate_target all [get_files  /media/engin/StorageA/FPGA/nekoichi2/nekoichi2.srcs/sources_1/ip/GPUClockGen/GPUClockGen.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'GPUClockGen'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'GPUClockGen'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'GPUClockGen'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'GPUClockGen'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'GPUClockGen'...
catch { config_ip_cache -export [get_ips -all GPUClockGen] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP GPUClockGen, cache-ID = 065538115f122d69; cache size = 73.602 MB.
export_ip_user_files -of_objects [get_files /media/engin/StorageA/FPGA/nekoichi2/nekoichi2.srcs/sources_1/ip/GPUClockGen/GPUClockGen.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /media/engin/StorageA/FPGA/nekoichi2/nekoichi2.srcs/sources_1/ip/GPUClockGen/GPUClockGen.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'/media/engin/StorageA/FPGA/nekoichi2/nekoichi2.srcs/sources_1/ip/GPUClockGen/GPUClockGen.xci'
export_simulation -of_objects [get_files /media/engin/StorageA/FPGA/nekoichi2/nekoichi2.srcs/sources_1/ip/GPUClockGen/GPUClockGen.xci] -directory /media/engin/StorageA/FPGA/nekoichi2/nekoichi2.ip_user_files/sim_scripts -ip_user_files_dir /media/engin/StorageA/FPGA/nekoichi2/nekoichi2.ip_user_files -ipstatic_source_dir /media/engin/StorageA/FPGA/nekoichi2/nekoichi2.ip_user_files/ipstatic -lib_map_path [list {modelsim=/media/engin/StorageA/FPGA/nekoichi2/nekoichi2.cache/compile_simlib/modelsim} {questa=/media/engin/StorageA/FPGA/nekoichi2/nekoichi2.cache/compile_simlib/questa} {ies=/media/engin/StorageA/FPGA/nekoichi2/nekoichi2.cache/compile_simlib/ies} {xcelium=/media/engin/StorageA/FPGA/nekoichi2/nekoichi2.cache/compile_simlib/xcelium} {vcs=/media/engin/StorageA/FPGA/nekoichi2/nekoichi2.cache/compile_simlib/vcs} {riviera=/media/engin/StorageA/FPGA/nekoichi2/nekoichi2.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
open_run impl_1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
Netlist sorting complete. Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:00.36 . Memory (MB): peak = 12363.641 ; gain = 0.000 ; free physical = 13130 ; free virtual = 74479
INFO: [Netlist 29-17] Analyzing 2376 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2.2
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Constraints 18-550] Could not create 'IBUF_LOW_PWR' constraint because net 'PeripheralClockUnit/clk_in1' is not directly connected to top level port. Synthesis is ignored for IBUF_LOW_PWR but preserved for implementation.
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 13022.148 ; gain = 14.672 ; free physical = 12505 ; free virtual = 73853
Restored from archive | CPU: 1.140000 secs | Memory: 28.929955 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 13022.148 ; gain = 14.672 ; free physical = 12505 ; free virtual = 73853
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 13022.148 ; gain = 0.000 ; free physical = 12509 ; free virtual = 73858
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 60 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 36 instances
  RAM64M => RAM64M (RAMD64E(x4)): 20 instances
  RAM64X1D => RAM64X1D (RAMD64E(x2)): 4 instances

open_run: Time (s): cpu = 00:00:27 ; elapsed = 00:00:17 . Memory (MB): peak = 13331.984 ; gain = 968.344 ; free physical = 12334 ; free virtual = 73682
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
close_design
reset_run synth_1
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_OUT_FREQ {90.000} CONFIG.MMCM_CLKFBOUT_MULT_F {11.250} CONFIG.MMCM_CLKOUT0_DIVIDE_F {12.500} CONFIG.MMCM_CLKOUT1_DIVIDE {45} CONFIG.CLKOUT1_JITTER {124.009} CONFIG.CLKOUT1_PHASE_ERROR {91.100} CONFIG.CLKOUT2_JITTER {163.632} CONFIG.CLKOUT2_PHASE_ERROR {91.100}] [get_ips GPUClockGen]
generate_target all [get_files  /media/engin/StorageA/FPGA/nekoichi2/nekoichi2.srcs/sources_1/ip/GPUClockGen/GPUClockGen.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'GPUClockGen'...
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'GPUClockGen'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'GPUClockGen'...
INFO: [IP_Flow 19-1686] Generating 'Implementation' target for IP 'GPUClockGen'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'GPUClockGen'...
catch { config_ip_cache -export [get_ips -all GPUClockGen] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP GPUClockGen, cache-ID = cb602b689d262b67; cache size = 73.602 MB.
export_ip_user_files -of_objects [get_files /media/engin/StorageA/FPGA/nekoichi2/nekoichi2.srcs/sources_1/ip/GPUClockGen/GPUClockGen.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] /media/engin/StorageA/FPGA/nekoichi2/nekoichi2.srcs/sources_1/ip/GPUClockGen/GPUClockGen.xci]
INFO: [Vivado 12-3453] The given sub-design is up-to-date, no action was taken.  If a run is still desired, use the '-force' option for the file:'/media/engin/StorageA/FPGA/nekoichi2/nekoichi2.srcs/sources_1/ip/GPUClockGen/GPUClockGen.xci'
export_simulation -of_objects [get_files /media/engin/StorageA/FPGA/nekoichi2/nekoichi2.srcs/sources_1/ip/GPUClockGen/GPUClockGen.xci] -directory /media/engin/StorageA/FPGA/nekoichi2/nekoichi2.ip_user_files/sim_scripts -ip_user_files_dir /media/engin/StorageA/FPGA/nekoichi2/nekoichi2.ip_user_files -ipstatic_source_dir /media/engin/StorageA/FPGA/nekoichi2/nekoichi2.ip_user_files/ipstatic -lib_map_path [list {modelsim=/media/engin/StorageA/FPGA/nekoichi2/nekoichi2.cache/compile_simlib/modelsim} {questa=/media/engin/StorageA/FPGA/nekoichi2/nekoichi2.cache/compile_simlib/questa} {ies=/media/engin/StorageA/FPGA/nekoichi2/nekoichi2.cache/compile_simlib/ies} {xcelium=/media/engin/StorageA/FPGA/nekoichi2/nekoichi2.cache/compile_simlib/xcelium} {vcs=/media/engin/StorageA/FPGA/nekoichi2/nekoichi2.cache/compile_simlib/vcs} {riviera=/media/engin/StorageA/FPGA/nekoichi2/nekoichi2.cache/compile_simlib/riviera}] -use_ip_compiled_libs -force -quiet
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/media/engin/StorageA/FPGA/nekoichi2/nekoichi2.srcs/sources_1/ip/PeripheralClockGen/PeripheralClockGen.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/media/engin/StorageA/FPGA/nekoichi2/nekoichi2.srcs/sources_1/ip/GPUClockGen/GPUClockGen.xci' is already up-to-date
[Sun May 16 01:52:51 2021] Launched synth_1...
Run output will be captured here: /media/engin/StorageA/FPGA/nekoichi2/nekoichi2.runs/synth_1/runme.log
[Sun May 16 01:52:51 2021] Launched impl_1...
Run output will be captured here: /media/engin/StorageA/FPGA/nekoichi2/nekoichi2.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2.2
  **** Build date : Feb  9 2021 at 05:51:02
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-16:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319AE1B0EA
set_property PROGRAM.FILE {/media/engin/StorageA/FPGA/nekoichi2/nekoichi2.runs/impl_1/nekoichitop.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a100t_0] -mem_dev [lindex [get_cfgmem_parts {s25fl128sxxxxxx0-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/media/engin/StorageA/FPGA/nekoichi2/nekoichi2.runs/impl_1/nekoichitop.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
close_hw_manager
archive_project /media/engin/StorageA/FPGA/nekoichi2.xpr.zip -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location './.Xil/Vivado-2652841-encilinux' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/engin/StorageA/Xilinx/Vivado/2020.2/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [IP_Flow 19-7005] Skipping external file /media/engin/StorageA/FPGA/nekoichi2/nekoichi2.srcs/sources_1/new/BIOS.coe
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'DomainCrossSignalFifo_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'GPUCommandFIFO_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'mul_SS_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'mul_SU_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'mul_UU_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_madd_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_msub_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_add_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_sub_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_mul_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_div_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_i2f_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_ui2f_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_f2i_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_sqrt_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_eq_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_lt_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_le_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'UARTFifoGen_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'SystemClockGen_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'DomainCrossSignalFifo_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'GPUCommandFIFO_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'mul_SS_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'mul_SU_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'mul_UU_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_madd_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_msub_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_add_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_sub_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_mul_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_div_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_i2f_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_ui2f_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_f2i_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_sqrt_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_eq_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_lt_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_le_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'UARTFifoGen_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'SystemClockGen_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'DomainCrossSignalFifo'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'DomainCrossSignalFifo'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'GPUCommandFIFO'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'GPUCommandFIFO'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'SystemClockGen'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'SystemClockGen'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'UARTFifoGen'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'UARTFifoGen'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_add'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_add'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_div'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_div'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_eq'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_eq'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_f2i'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_f2i'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_i2f'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_i2f'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_le'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_le'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_lt'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_lt'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_madd'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_madd'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_msub'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_msub'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_mul'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_mul'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_sqrt'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_sqrt'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_sub'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_sub'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_ui2f'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_ui2f'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'mul_SS'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'mul_SS'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'mul_SU'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'mul_SU'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'mul_UU'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'mul_UU'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (/media/engin/StorageA/FPGA/nekoichi2.xpr.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 13727.348 ; gain = 0.000 ; free physical = 12226 ; free virtual = 73692
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2.2
  **** Build date : Feb  9 2021 at 05:51:02
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-16:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319AE1B0EA
set_property PROGRAM.FILE {/media/engin/StorageA/FPGA/nekoichi2/nekoichi2.runs/impl_1/nekoichitop.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a100t_0] -mem_dev [lindex [get_cfgmem_parts {s25fl128sxxxxxx0-spi-x1_x2_x4}] 0]
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.FILES [list "/media/engin/StorageA/FPGA/nekoichi2/nekoichi2.runs/impl_1/nekoichitop.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
startgroup 
create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a100t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a100t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]; refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0];
INFO: [Labtools 27-3164] End of startup status: HIGH
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 SPI core(s).
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
Mfg ID : 1   Memory Type : 20   Memory Capacity : 18   Device ID 1 : 0   Device ID 2 : 0
Performing Erase Operation...
Erase Operation successful.
Performing Program and Verify Operations...
Program/Verify Operation successful.
INFO: [Labtoolstcl 44-377] Flash programming completed successfully
program_hw_cfgmem: Time (s): cpu = 00:00:03 ; elapsed = 00:01:23 . Memory (MB): peak = 13727.348 ; gain = 0.000 ; free physical = 12203 ; free virtual = 73697
endgroup
close_hw_manager
archive_project /media/engin/StorageA/FPGA/nekoichi2.xpr.zip -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location './.Xil/Vivado-2652841-encilinux' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/engin/StorageA/Xilinx/Vivado/2020.2/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [IP_Flow 19-7005] Skipping external file /media/engin/StorageA/FPGA/nekoichi2/nekoichi2.srcs/sources_1/new/BIOS.coe
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'DomainCrossSignalFifo_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'GPUCommandFIFO_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'mul_SS_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'mul_SU_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'mul_UU_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_madd_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_msub_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_add_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_sub_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_mul_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_div_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_i2f_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_ui2f_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_f2i_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_sqrt_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_eq_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_lt_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_le_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'UARTFifoGen_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'SystemClockGen_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'DomainCrossSignalFifo_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'GPUCommandFIFO_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'mul_SS_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'mul_SU_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'mul_UU_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_madd_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_msub_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_add_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_sub_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_mul_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_div_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_i2f_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_ui2f_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_f2i_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_sqrt_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_eq_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_lt_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_le_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'UARTFifoGen_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'SystemClockGen_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'DomainCrossSignalFifo'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'DomainCrossSignalFifo'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'GPUCommandFIFO'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'GPUCommandFIFO'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'SystemClockGen'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'SystemClockGen'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'UARTFifoGen'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'UARTFifoGen'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_add'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_add'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_div'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_div'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_eq'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_eq'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_f2i'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_f2i'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_i2f'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_i2f'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_le'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_le'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_lt'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_lt'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_madd'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_madd'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_msub'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_msub'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_mul'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_mul'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_sqrt'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_sqrt'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_sub'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_sub'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_ui2f'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_ui2f'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'mul_SS'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'mul_SS'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'mul_SU'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'mul_SU'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'mul_UU'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'mul_UU'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
INFO: [Coretcl 2-1209] Adding archive summary file to the project...
INFO: [Coretcl 2-1214] Preparing project files for archive...
INFO: [Coretcl 2-1210] Compressing project files and data...
INFO: [Coretcl 2-1215] Project archived (/media/engin/StorageA/FPGA/nekoichi2.xpr.zip)
INFO: [Coretcl 2-1216] To view the archive summary log in GUI, double click on 'Design Sources->Text->archive_project_summary.txt', or open this file from the archived project directory.
archive_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:21 . Memory (MB): peak = 13728.352 ; gain = 1.004 ; free physical = 11950 ; free virtual = 73535
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 16
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/media/engin/StorageA/FPGA/nekoichi2/nekoichi2.srcs/sources_1/ip/PeripheralClockGen/PeripheralClockGen.xci' is already up-to-date
INFO: [Vivado 12-4149] The synthesis checkpoint for IP '/media/engin/StorageA/FPGA/nekoichi2/nekoichi2.srcs/sources_1/ip/GPUClockGen/GPUClockGen.xci' is already up-to-date
[Sun May 16 02:17:50 2021] Launched synth_1...
Run output will be captured here: /media/engin/StorageA/FPGA/nekoichi2/nekoichi2.runs/synth_1/runme.log
[Sun May 16 02:17:50 2021] Launched impl_1...
Run output will be captured here: /media/engin/StorageA/FPGA/nekoichi2/nekoichi2.runs/impl_1/runme.log
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2020.2.2
  **** Build date : Feb  9 2021 at 05:51:02
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


******** Xilinx cs_server v2020.2
  ****** Build date   : Nov 03 2020-16:02:56
    **** Build number : 2020.2.1604437376
      ** Copyright 2017-2020 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210319AE1B0EA
set_property PROGRAM.FILE {/media/engin/StorageA/FPGA/nekoichi2/nekoichi2.runs/impl_1/nekoichitop.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
create_hw_cfgmem -hw_device [get_hw_devices xc7a100t_0] -mem_dev [lindex [get_cfgmem_parts {s25fl128sxxxxxx0-spi-x1_x2_x4}] 0]
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {/media/engin/StorageA/FPGA/nekoichi2/nekoichi2.runs/impl_1/nekoichitop.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
set_property PROGRAM.ADDRESS_RANGE  {use_file} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.FILES [list "/media/engin/StorageA/FPGA/nekoichi2/nekoichi2.runs/impl_1/nekoichitop.bin" ] [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.PRM_FILE {} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.UNUSED_PIN_TERMINATION {pull-none} [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.BLANK_CHECK  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.ERASE  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.CFG_PROGRAM  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.VERIFY  1 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
set_property PROGRAM.CHECKSUM  0 [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
startgroup 
create_hw_bitstream -hw_device [lindex [get_hw_devices xc7a100t_0] 0] [get_property PROGRAM.HW_CFGMEM_BITFILE [ lindex [get_hw_devices xc7a100t_0] 0]]; program_hw_devices [lindex [get_hw_devices xc7a100t_0] 0]; refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0];
INFO: [Labtools 27-3164] End of startup status: HIGH
INFO: [Labtools 27-2302] Device xc7a100t (JTAG device index = 0) is programmed with a design that has 1 SPI core(s).
program_hw_cfgmem -hw_cfgmem [ get_property PROGRAM.HW_CFGMEM [lindex [get_hw_devices xc7a100t_0] 0]]
Mfg ID : 1   Memory Type : 20   Memory Capacity : 18   Device ID 1 : 0   Device ID 2 : 0
Performing Erase Operation...
Erase Operation successful.
Performing Program and Verify Operations...
Program/Verify Operation successful.
INFO: [Labtoolstcl 44-377] Flash programming completed successfully
program_hw_cfgmem: Time (s): cpu = 00:00:03 ; elapsed = 00:01:23 . Memory (MB): peak = 13761.363 ; gain = 0.000 ; free physical = 11928 ; free virtual = 73545
endgroup
close_hw_manager
archive_project /media/engin/StorageA/FPGA/nekoichi2.xpr.zip -force -include_local_ip_cache -include_config_settings
INFO: [Coretcl 2-137] starting archive...
INFO: [Coretcl 2-1499] Saving project copy to temporary location './.Xil/Vivado-2652841-encilinux' for archiving project
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/media/engin/StorageA/Xilinx/Vivado/2020.2/data/ip'.
INFO: [Coretcl 2-1211] Creating project copy for archival...
INFO: [IP_Flow 19-7005] Skipping external file /media/engin/StorageA/FPGA/nekoichi2/nekoichi2.srcs/sources_1/new/BIOS.coe
INFO: [Coretcl 2-1213] Including run results for 'synth_1'
INFO: [Coretcl 2-1213] Including run results for 'DomainCrossSignalFifo_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'GPUCommandFIFO_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'mul_SS_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'mul_SU_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'mul_UU_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_madd_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_msub_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_add_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_sub_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_mul_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_div_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_i2f_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_ui2f_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_f2i_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_sqrt_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_eq_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_lt_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'fp_le_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'UARTFifoGen_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'SystemClockGen_synth_1'
INFO: [Coretcl 2-1213] Including run results for 'impl_1'
INFO: [Coretcl 2-133] re-setting run 'DomainCrossSignalFifo_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'GPUCommandFIFO_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'mul_SS_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'mul_SU_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'mul_UU_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_madd_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_msub_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_add_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_sub_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_mul_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_div_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_i2f_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_ui2f_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_f2i_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_sqrt_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_eq_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_lt_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'fp_le_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'UARTFifoGen_impl_1'...
INFO: [Coretcl 2-133] re-setting run 'SystemClockGen_impl_1'...
INFO: [Coretcl 2-1212] Importing remotely added design sources and verilog include files (if any)...
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'DomainCrossSignalFifo'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'DomainCrossSignalFifo'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'GPUCommandFIFO'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'GPUCommandFIFO'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'SystemClockGen'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'SystemClockGen'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'UARTFifoGen'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'UARTFifoGen'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_add'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_add'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_div'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_div'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_eq'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_eq'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_f2i'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_f2i'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_i2f'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_i2f'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_le'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_le'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_lt'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_lt'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_madd'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_madd'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_msub'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_msub'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_mul'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_mul'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_sqrt'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_sqrt'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_sub'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_sub'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'fp_ui2f'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'fp_ui2f'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'mul_SS'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'mul_SS'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'mul_SU'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'mul_SU'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'mul_UU'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'mul_UU'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'constrs_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'constrs_1'
INFO: [filemgmt 20-334] All file(s) are already imported in fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sim_1'
INFO: [filemgmt 20-348] Importing the appropriate files for fileset: 'sources_1'
