strict digraph "compose( ,  )" {
	node [label="\N"];
	"17:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f730158e290>",
		fillcolor=lightcyan,
		label="17:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"17:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f730158ebd0>",
		fillcolor=turquoise,
		label="17:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"17:CA" -> "17:BL"	[cond="[]",
		lineno=None];
	"14:AL"	[ast="<pyverilog.vparser.ast.Always object at 0x7f73015e3890>",
		clk_sens=True,
		fillcolor=gold,
		label="14:AL",
		sens="['clk']",
		statements="[]",
		style=filled,
		typ=Always,
		use_var="['next_state', 'present_state', 'in']"];
	"15:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f730158ee90>",
		fillcolor=turquoise,
		label="15:BL
present_state <= next_state;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7301846510>]",
		style=filled,
		typ=Block];
	"14:AL" -> "15:BL"	[cond="[]",
		lineno=None];
	"19:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f73015fd4d0>",
		fillcolor=firebrick,
		label="19:NS
next_state <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f73015fd4d0>]",
		style=filled,
		typ=NonblockingSubstitution];
	"Leaf_14:AL"	[def_var="['present_state', 'next_state']",
		label="Leaf_14:AL"];
	"19:NS" -> "Leaf_14:AL"	[cond="[]",
		lineno=None];
	"24:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f7302dff450>",
		fillcolor=springgreen,
		label="24:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"25:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f730195ee50>",
		fillcolor=firebrick,
		label="25:NS
next_state <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f730195ee50>]",
		style=filled,
		typ=NonblockingSubstitution];
	"24:IF" -> "25:NS"	[cond="['in']",
		label="(in == 1)",
		lineno=24];
	"27:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f73018a0d10>",
		fillcolor=firebrick,
		label="27:NS
next_state <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f73018a0d10>]",
		style=filled,
		typ=NonblockingSubstitution];
	"24:IF" -> "27:NS"	[cond="['in']",
		label="!((in == 1))",
		lineno=24];
	"16:CS"	[ast="<pyverilog.vparser.ast.CaseStatement object at 0x7f73015e6f50>",
		fillcolor=linen,
		label="16:CS",
		statements="[]",
		style=filled,
		typ=CaseStatement];
	"16:CS" -> "17:CA"	[cond="['present_state']",
		label=present_state,
		lineno=16];
	"23:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f73015e6950>",
		fillcolor=lightcyan,
		label="23:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"16:CS" -> "23:CA"	[cond="['present_state']",
		label=present_state,
		lineno=16];
	"29:CA"	[ast="<pyverilog.vparser.ast.Case object at 0x7f73018a0f90>",
		fillcolor=lightcyan,
		label="29:CA",
		statements="[]",
		style=filled,
		typ=Case];
	"16:CS" -> "29:CA"	[cond="['present_state']",
		label=present_state,
		lineno=16];
	"25:NS" -> "Leaf_14:AL"	[cond="[]",
		lineno=None];
	"13:AS"	[ast="<pyverilog.vparser.ast.Assign object at 0x7f73015e3d10>",
		def_var="['out']",
		fillcolor=deepskyblue,
		label="13:AS
out = (present_state == 1)? 1 : 0;",
		statements="[]",
		style=filled,
		typ=Assign,
		use_var="['present_state']"];
	"23:BL"	[ast="<pyverilog.vparser.ast.Block object at 0x7f73015e6150>",
		fillcolor=turquoise,
		label="23:BL",
		statements="[]",
		style=filled,
		typ=Block];
	"23:BL" -> "24:IF"	[cond="[]",
		lineno=None];
	"15:BL" -> "16:CS"	[cond="[]",
		lineno=None];
	"18:IF"	[ast="<pyverilog.vparser.ast.IfStatement object at 0x7f73015fd610>",
		fillcolor=springgreen,
		label="18:IF",
		statements="[]",
		style=filled,
		typ=IfStatement];
	"17:BL" -> "18:IF"	[cond="[]",
		lineno=None];
	"29:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7301846150>",
		fillcolor=firebrick,
		label="29:NS
next_state <= 0;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f7301846150>]",
		style=filled,
		typ=NonblockingSubstitution];
	"29:NS" -> "Leaf_14:AL"	[cond="[]",
		lineno=None];
	"27:NS" -> "Leaf_14:AL"	[cond="[]",
		lineno=None];
	"18:IF" -> "19:NS"	[cond="['in']",
		label="(in == 1)",
		lineno=18];
	"21:NS"	[ast="<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f73015e6850>",
		fillcolor=firebrick,
		label="21:NS
next_state <= 1;",
		statements="[<pyverilog.vparser.ast.NonblockingSubstitution object at 0x7f73015e6850>]",
		style=filled,
		typ=NonblockingSubstitution];
	"18:IF" -> "21:NS"	[cond="['in']",
		label="!((in == 1))",
		lineno=18];
	"23:CA" -> "23:BL"	[cond="[]",
		lineno=None];
	"29:CA" -> "29:NS"	[cond="[]",
		lineno=None];
	"Leaf_14:AL" -> "14:AL";
	"Leaf_14:AL" -> "13:AS";
	"21:NS" -> "Leaf_14:AL"	[cond="[]",
		lineno=None];
}
