<?xml version="1.0" encoding="UTF-8"?>
<preferences>
 <debug showDebugMenu="0" />
 <systemtable filter="All Interfaces">
  <columns>
   <connections preferredWidth="159" />
   <irq preferredWidth="47" />
   <inputclock preferredWidth="157" />
   <endaddress preferredWidth="103" />
  </columns>
 </systemtable>
 <library
   expandedCategories="Library/University Program/Clock,Library/Memory Interfaces and Controllers,Library/Interface Protocols/PCI Express/Example Design Components,Library/Basic Functions/Bridges and Adaptors/Memory Mapped,Library/University Program,Library/University Program/Audio &amp; Video,Library/Qsys Interconnect,Library/Interface Protocols/Serial,Library/Basic Functions/Clocks; PLLs and Resets,Library/Basic Functions/Simulation; Debug and Verification/Verification,Library/University Program/Audio &amp; Video/Video,Project,Library/Processors and Peripherals/Peripherals,Library/Memory Interfaces and Controllers/SDRAM,Library/Processors and Peripherals,Library/Basic Functions/Bridges and Adaptors/Streaming,Library/University Program/Memory,Library/DSP/Video and Image Processing,Library/Basic Functions/DMA,Library/University Program/Communications,Library/Qsys Interconnect/Memory-Mapped Alpha,Library/University Program/Bridges,Library/Basic Functions/Clocks; PLLs and Resets/PLL,Library/Qsys Interconnect/Memory-Mapped,Library/Processors and Peripherals/Inter-Process Communication,Library/Basic Functions/Simulation; Debug and Verification/Simulation,Library/Memory Interfaces and Controllers/Flash,Library/Basic Functions/Simulation; Debug and Verification/Debug and Performance,Library/DSP,Library/Interface Protocols,Library/Basic Functions/Simulation; Debug and Verification,Library/Basic Functions,Library,Library/Basic Functions/Bridges and Adaptors,Library/University Program/Generic IO,Library/Basic Functions/On Chip Memory,Library/Interface Protocols/PCI Express,Library/Basic Functions/Configuration and Programming" />
 <window width="1890" height="1056" x="0" y="24" />
 <generation path="_PROJECT_NAME_" />
 <hdlexample language="VERILOG" />
</preferences>
