
*** Running vivado
    with args -log pfm_dynamic_krnl_vaddmul_5_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source pfm_dynamic_krnl_vaddmul_5_0.tcl


****** Vivado v2021.2 (64-bit)
  **** SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
  **** IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
    ** Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.

source pfm_dynamic_krnl_vaddmul_5_0.tcl -notrace
INFO: Dispatch client connection id - 40727
create_project: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 2763.434 ; gain = 0.023 ; free physical = 32676 ; free virtual = 481909
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/int/xo/ip_repo/xilinx_com_hls_krnl_vaddmul_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform/iprepo'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2021.2/data/cache/xilinx'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/.local/hw_platform/ipcache'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/tools/Xilinx/Vitis/2021.2/data/ip'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2021.2/data/ip'.
Command: synth_design -top pfm_dynamic_krnl_vaddmul_5_0 -part xcu280-fsvh2892-2L-e -directive sdx_optimization_effort_high -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu280'
INFO: [Device 21-403] Loading part xcu280-fsvh2892-2L-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 1 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 303009
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:16 . Memory (MB): peak = 3518.723 ; gain = 288.637 ; free physical = 21286 ; free virtual = 470550
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'pfm_dynamic_krnl_vaddmul_5_0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_krnl_vaddmul_5_0/synth/pfm_dynamic_krnl_vaddmul_5_0.v:60]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul.v:12]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_krnl_vaddmul_Pipeline_L_vops_vops1' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_krnl_vaddmul_Pipeline_L_vops_vops1.v:10]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_mul_28ns_8ns_35_2_1' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_mul_28ns_8ns_35_2_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_mul_28ns_8ns_35_2_1' (1#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_mul_28ns_8ns_35_2_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_mul_32s_32s_32_2_1' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_mul_32s_32s_32_2_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_mul_32s_32s_32_2_1' (2#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_mul_32s_32s_32_2_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_flow_control_loop_pipe_sequential_init' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_flow_control_loop_pipe_sequential_init.v:8]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_flow_control_loop_pipe_sequential_init' (3#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_flow_control_loop_pipe_sequential_init.v:8]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_krnl_vaddmul_Pipeline_L_vops_vops1' (4#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_krnl_vaddmul_Pipeline_L_vops_vops1.v:10]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_control_s_axi' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_control_s_axi.v:6]
INFO: [Synth 8-155] case statement is not full and has no default [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_control_s_axi.v:250]
WARNING: [Synth 8-6014] Unused sequential element int_ap_done_reg was removed.  [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_control_s_axi.v:331]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_control_s_axi' (5#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_control_s_axi.v:6]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem0_m_axi' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem0_m_axi_write' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:1742]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem0_m_axi_fifo' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem0_m_axi_fifo' (6#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem0_m_axi_reg_slice' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem0_m_axi_reg_slice' (7#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:318]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem0_m_axi_fifo__parameterized0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem0_m_axi_fifo__parameterized0' (7#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem0_m_axi_buffer' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:546]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:600]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem0_m_axi_buffer' (8#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:546]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem0_m_axi_fifo__parameterized1' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem0_m_axi_fifo__parameterized1' (8#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem0_m_axi_fifo__parameterized2' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem0_m_axi_fifo__parameterized2' (8#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:435]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:2111]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem0_m_axi_write' (9#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:1742]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem0_m_axi_read' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:951]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem0_m_axi_buffer__parameterized0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:546]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:600]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem0_m_axi_buffer__parameterized0' (9#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:546]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem0_m_axi_reg_slice__parameterized0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem0_m_axi_reg_slice__parameterized0' (9#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:318]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:1237]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem0_m_axi_read' (10#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:951]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem0_m_axi_throttle' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:728]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem0_m_axi_reg_slice__parameterized1' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem0_m_axi_reg_slice__parameterized1' (10#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:318]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem0_m_axi_fifo__parameterized3' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem0_m_axi_fifo__parameterized3' (10#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem0_m_axi_fifo__parameterized4' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem0_m_axi_fifo__parameterized4' (10#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem0_m_axi_throttle' (11#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:728]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem0_m_axi' (12#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem0_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem2_m_axi' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem2_m_axi_write' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:1742]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem2_m_axi_fifo' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem2_m_axi_fifo' (13#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem2_m_axi_reg_slice' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem2_m_axi_reg_slice' (14#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:318]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem2_m_axi_fifo__parameterized0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem2_m_axi_fifo__parameterized0' (14#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem2_m_axi_buffer' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:546]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:600]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem2_m_axi_buffer' (15#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:546]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem2_m_axi_fifo__parameterized1' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem2_m_axi_fifo__parameterized1' (15#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem2_m_axi_fifo__parameterized2' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem2_m_axi_fifo__parameterized2' (15#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:435]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:2111]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem2_m_axi_write' (16#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:1742]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem2_m_axi_read' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:951]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem2_m_axi_buffer__parameterized0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:546]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:600]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem2_m_axi_buffer__parameterized0' (16#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:546]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem2_m_axi_reg_slice__parameterized0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem2_m_axi_reg_slice__parameterized0' (16#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:318]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:1237]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem2_m_axi_read' (17#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:951]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem2_m_axi_throttle' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:728]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem2_m_axi_reg_slice__parameterized1' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem2_m_axi_reg_slice__parameterized1' (17#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:318]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem2_m_axi_fifo__parameterized3' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem2_m_axi_fifo__parameterized3' (17#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem2_m_axi_fifo__parameterized4' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem2_m_axi_fifo__parameterized4' (17#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem2_m_axi_throttle' (18#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:728]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem2_m_axi' (19#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem2_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem3_m_axi' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem3_m_axi_write' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:1742]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem3_m_axi_fifo' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem3_m_axi_fifo' (20#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem3_m_axi_reg_slice' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem3_m_axi_reg_slice' (21#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:318]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem3_m_axi_fifo__parameterized0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem3_m_axi_fifo__parameterized0' (21#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem3_m_axi_buffer' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:546]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:600]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem3_m_axi_buffer' (22#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:546]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem3_m_axi_fifo__parameterized1' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem3_m_axi_fifo__parameterized1' (22#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem3_m_axi_fifo__parameterized2' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem3_m_axi_fifo__parameterized2' (22#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:435]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:2111]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem3_m_axi_write' (23#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:1742]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem3_m_axi_read' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:951]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem3_m_axi_buffer__parameterized0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:546]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:600]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem3_m_axi_buffer__parameterized0' (23#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:546]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem3_m_axi_reg_slice__parameterized0' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem3_m_axi_reg_slice__parameterized0' (23#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:318]
WARNING: [Synth 8-6014] Unused sequential element sect_end_buf_reg was removed.  [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:1237]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem3_m_axi_read' (24#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:951]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem3_m_axi_throttle' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:728]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem3_m_axi_reg_slice__parameterized1' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:318]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem3_m_axi_reg_slice__parameterized1' (24#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:318]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem3_m_axi_fifo__parameterized3' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem3_m_axi_fifo__parameterized3' (24#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:435]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_gmem3_m_axi_fifo__parameterized4' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem3_m_axi_fifo__parameterized4' (24#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:435]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem3_m_axi_throttle' (25#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:728]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_gmem3_m_axi' (26#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_gmem3_m_axi.v:8]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_mul_32ns_34ns_65_2_1' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_mul_32ns_34ns_65_2_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_mul_32ns_34ns_65_2_1' (27#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_mul_32ns_34ns_65_2_1.v:9]
INFO: [Synth 8-6157] synthesizing module 'krnl_vaddmul_mul_32ns_28ns_60_2_1' [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_mul_32ns_28ns_60_2_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul_mul_32ns_28ns_60_2_1' (28#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_mul_32ns_28ns_60_2_1.v:9]
INFO: [Synth 8-6155] done synthesizing module 'krnl_vaddmul' (29#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul.v:12]
INFO: [Synth 8-6155] done synthesizing module 'pfm_dynamic_krnl_vaddmul_5_0' (30#1) [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_krnl_vaddmul_5_0/synth/pfm_dynamic_krnl_vaddmul_5_0.v:60]
WARNING: [Synth 8-7129] Port reset in module krnl_vaddmul_mul_32ns_28ns_60_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port reset in module krnl_vaddmul_mul_32ns_34ns_65_2_1 is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module krnl_vaddmul_gmem3_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module krnl_vaddmul_gmem3_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARCACHE[3] in module krnl_vaddmul_gmem3_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARCACHE[2] in module krnl_vaddmul_gmem3_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARCACHE[1] in module krnl_vaddmul_gmem3_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARCACHE[0] in module krnl_vaddmul_gmem3_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARPROT[2] in module krnl_vaddmul_gmem3_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARPROT[1] in module krnl_vaddmul_gmem3_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARPROT[0] in module krnl_vaddmul_gmem3_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARUSER[0] in module krnl_vaddmul_gmem3_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module krnl_vaddmul_gmem3_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module krnl_vaddmul_gmem3_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWCACHE[3] in module krnl_vaddmul_gmem3_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWCACHE[2] in module krnl_vaddmul_gmem3_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWCACHE[1] in module krnl_vaddmul_gmem3_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWCACHE[0] in module krnl_vaddmul_gmem3_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWPROT[2] in module krnl_vaddmul_gmem3_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWPROT[1] in module krnl_vaddmul_gmem3_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWPROT[0] in module krnl_vaddmul_gmem3_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWUSER[0] in module krnl_vaddmul_gmem3_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_WUSER[0] in module krnl_vaddmul_gmem3_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWID[0] in module krnl_vaddmul_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWSIZE[2] in module krnl_vaddmul_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWSIZE[1] in module krnl_vaddmul_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWSIZE[0] in module krnl_vaddmul_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWBURST[1] in module krnl_vaddmul_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWBURST[0] in module krnl_vaddmul_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWLOCK[1] in module krnl_vaddmul_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWLOCK[0] in module krnl_vaddmul_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_WID[0] in module krnl_vaddmul_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_WLAST in module krnl_vaddmul_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARID[0] in module krnl_vaddmul_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARSIZE[2] in module krnl_vaddmul_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARSIZE[1] in module krnl_vaddmul_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARSIZE[0] in module krnl_vaddmul_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARBURST[1] in module krnl_vaddmul_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARBURST[0] in module krnl_vaddmul_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARLOCK[1] in module krnl_vaddmul_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARLOCK[0] in module krnl_vaddmul_gmem3_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module krnl_vaddmul_gmem2_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module krnl_vaddmul_gmem2_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARCACHE[3] in module krnl_vaddmul_gmem2_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARCACHE[2] in module krnl_vaddmul_gmem2_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARCACHE[1] in module krnl_vaddmul_gmem2_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARCACHE[0] in module krnl_vaddmul_gmem2_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARPROT[2] in module krnl_vaddmul_gmem2_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARPROT[1] in module krnl_vaddmul_gmem2_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARPROT[0] in module krnl_vaddmul_gmem2_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARUSER[0] in module krnl_vaddmul_gmem2_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module krnl_vaddmul_gmem2_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module krnl_vaddmul_gmem2_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWCACHE[3] in module krnl_vaddmul_gmem2_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWCACHE[2] in module krnl_vaddmul_gmem2_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWCACHE[1] in module krnl_vaddmul_gmem2_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWCACHE[0] in module krnl_vaddmul_gmem2_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWPROT[2] in module krnl_vaddmul_gmem2_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWPROT[1] in module krnl_vaddmul_gmem2_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWPROT[0] in module krnl_vaddmul_gmem2_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWUSER[0] in module krnl_vaddmul_gmem2_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_WUSER[0] in module krnl_vaddmul_gmem2_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWID[0] in module krnl_vaddmul_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWSIZE[2] in module krnl_vaddmul_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWSIZE[1] in module krnl_vaddmul_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWSIZE[0] in module krnl_vaddmul_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWBURST[1] in module krnl_vaddmul_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWBURST[0] in module krnl_vaddmul_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWLOCK[1] in module krnl_vaddmul_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_AWLOCK[0] in module krnl_vaddmul_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_WID[0] in module krnl_vaddmul_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_WLAST in module krnl_vaddmul_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARID[0] in module krnl_vaddmul_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARSIZE[2] in module krnl_vaddmul_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARSIZE[1] in module krnl_vaddmul_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARSIZE[0] in module krnl_vaddmul_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARBURST[1] in module krnl_vaddmul_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARBURST[0] in module krnl_vaddmul_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARLOCK[1] in module krnl_vaddmul_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port I_ARLOCK[0] in module krnl_vaddmul_gmem2_m_axi is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RID[0] in module krnl_vaddmul_gmem0_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_RUSER[0] in module krnl_vaddmul_gmem0_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARCACHE[3] in module krnl_vaddmul_gmem0_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARCACHE[2] in module krnl_vaddmul_gmem0_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARCACHE[1] in module krnl_vaddmul_gmem0_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARCACHE[0] in module krnl_vaddmul_gmem0_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARPROT[2] in module krnl_vaddmul_gmem0_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARPROT[1] in module krnl_vaddmul_gmem0_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARPROT[0] in module krnl_vaddmul_gmem0_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_ARUSER[0] in module krnl_vaddmul_gmem0_m_axi_read is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BID[0] in module krnl_vaddmul_gmem0_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_BUS_BUSER[0] in module krnl_vaddmul_gmem0_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWCACHE[3] in module krnl_vaddmul_gmem0_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWCACHE[2] in module krnl_vaddmul_gmem0_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWCACHE[1] in module krnl_vaddmul_gmem0_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWCACHE[0] in module krnl_vaddmul_gmem0_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWPROT[2] in module krnl_vaddmul_gmem0_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWPROT[1] in module krnl_vaddmul_gmem0_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWPROT[0] in module krnl_vaddmul_gmem0_m_axi_write is either unconnected or has no load
WARNING: [Synth 8-7129] Port in_HLS_AWUSER[0] in module krnl_vaddmul_gmem0_m_axi_write is either unconnected or has no load
INFO: [Common 17-14] Message 'Synth 8-7129' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:34 . Memory (MB): peak = 3717.582 ; gain = 487.496 ; free physical = 21060 ; free virtual = 470358
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:12 ; elapsed = 00:00:45 . Memory (MB): peak = 3732.426 ; gain = 502.340 ; free physical = 21992 ; free virtual = 471268
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:12 ; elapsed = 00:00:45 . Memory (MB): peak = 3732.426 ; gain = 502.340 ; free physical = 21992 ; free virtual = 471268
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:04 . Memory (MB): peak = 3789.441 ; gain = 0.000 ; free physical = 20647 ; free virtual = 469913
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_krnl_vaddmul_5_0/constraints/krnl_vaddmul_ooc.xdc] for cell 'inst'
create_clock: Time (s): cpu = 00:00:05 ; elapsed = 00:00:12 . Memory (MB): peak = 4211.949 ; gain = 20.781 ; free physical = 21565 ; free virtual = 470950
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ip/pfm_dynamic_krnl_vaddmul_5_0/constraints/krnl_vaddmul_ooc.xdc] for cell 'inst'
Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_krnl_vaddmul_5_0_synth_1/dont_touch.xdc]
Finished Parsing XDC File [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_krnl_vaddmul_5_0_synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.04 . Memory (MB): peak = 4211.949 ; gain = 0.000 ; free physical = 21713 ; free virtual = 471103
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

write_xdc: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 4266.949 ; gain = 55.000 ; free physical = 21681 ; free virtual = 471099
Constraint Validation Runtime : Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 4266.949 ; gain = 55.000 ; free physical = 21624 ; free virtual = 471009
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:41 ; elapsed = 00:02:08 . Memory (MB): peak = 4266.949 ; gain = 1036.863 ; free physical = 22029 ; free virtual = 471514
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu280-fsvh2892-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:41 ; elapsed = 00:02:08 . Memory (MB): peak = 4274.953 ; gain = 1044.867 ; free physical = 22022 ; free virtual = 471507
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-802] inferred FSM for state register 'wstate_reg' in module 'krnl_vaddmul_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'rstate_reg' in module 'krnl_vaddmul_control_s_axi'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'krnl_vaddmul_gmem0_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'krnl_vaddmul_gmem0_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'krnl_vaddmul_gmem0_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'krnl_vaddmul_gmem2_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'krnl_vaddmul_gmem2_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'krnl_vaddmul_gmem2_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'krnl_vaddmul_gmem3_m_axi_reg_slice'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'krnl_vaddmul_gmem3_m_axi_reg_slice__parameterized0'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'krnl_vaddmul_gmem3_m_axi_reg_slice__parameterized1'
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                             0001 |                               11
*
                  WRIDLE |                             0010 |                               00
                  WRDATA |                             0100 |                               01
                  WRRESP |                             1000 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'wstate_reg' using encoding 'one-hot' in module 'krnl_vaddmul_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                  iSTATE |                              001 |                               10
*
                  RDIDLE |                              010 |                               00
                  RDDATA |                              100 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'rstate_reg' using encoding 'one-hot' in module 'krnl_vaddmul_control_s_axi'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'krnl_vaddmul_gmem0_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'krnl_vaddmul_gmem0_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'krnl_vaddmul_gmem0_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'krnl_vaddmul_gmem2_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'krnl_vaddmul_gmem2_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'krnl_vaddmul_gmem2_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'krnl_vaddmul_gmem3_m_axi_reg_slice'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'krnl_vaddmul_gmem3_m_axi_reg_slice__parameterized0'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    ZERO |                               00 |                               10
                     ONE |                               10 |                               11
                     TWO |                               01 |                               01
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'sequential' in module 'krnl_vaddmul_gmem3_m_axi_reg_slice__parameterized1'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:46 ; elapsed = 00:02:25 . Memory (MB): peak = 4278.871 ; gain = 1048.785 ; free physical = 21767 ; free virtual = 471257
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   64 Bit       Adders := 16    
	   2 Input   52 Bit       Adders := 6     
	   2 Input   32 Bit       Adders := 26    
	   2 Input   28 Bit       Adders := 2     
	   2 Input   12 Bit       Adders := 6     
	   2 Input    9 Bit       Adders := 18    
	   3 Input    9 Bit       Adders := 3     
	   2 Input    8 Bit       Adders := 15    
	   2 Input    7 Bit       Adders := 16    
	   2 Input    5 Bit       Adders := 3     
	   2 Input    4 Bit       Adders := 12    
	   2 Input    1 Bit       Adders := 6     
+---XORs : 
	   2 Input      1 Bit         XORs := 3     
+---Registers : 
	             1153 Bit    Registers := 3     
	             1152 Bit    Registers := 9     
	             1027 Bit    Registers := 9     
	             1026 Bit    Registers := 6     
	             1024 Bit    Registers := 30    
	              600 Bit    Registers := 2     
	              128 Bit    Registers := 5     
	               96 Bit    Registers := 18    
	               75 Bit    Registers := 2     
	               72 Bit    Registers := 9     
	               65 Bit    Registers := 1     
	               64 Bit    Registers := 34    
	               60 Bit    Registers := 2     
	               57 Bit    Registers := 5     
	               52 Bit    Registers := 6     
	               48 Bit    Registers := 1     
	               35 Bit    Registers := 20    
	               32 Bit    Registers := 113   
	               30 Bit    Registers := 1     
	               29 Bit    Registers := 1     
	               28 Bit    Registers := 4     
	                9 Bit    Registers := 6     
	                8 Bit    Registers := 19    
	                7 Bit    Registers := 78    
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 15    
	                4 Bit    Registers := 13    
	                2 Bit    Registers := 46    
	                1 Bit    Registers := 348   
+---Multipliers : 
	              32x34  Multipliers := 1     
	              28x32  Multipliers := 1     
	              32x32  Multipliers := 19    
+---RAMs : 
	             288K Bit	(256 X 1152 bit)          RAMs := 3     
	             256K Bit	(256 X 1027 bit)          RAMs := 3     
+---Muxes : 
	   2 Input 1152 Bit        Muxes := 3     
	   2 Input 1027 Bit        Muxes := 3     
	   2 Input 1026 Bit        Muxes := 3     
	   2 Input 1024 Bit        Muxes := 4     
	   2 Input  128 Bit        Muxes := 2     
	   2 Input   96 Bit        Muxes := 6     
	   2 Input   72 Bit        Muxes := 3     
	   2 Input   64 Bit        Muxes := 25    
	   2 Input   52 Bit        Muxes := 6     
	   2 Input   32 Bit        Muxes := 1     
	   4 Input   12 Bit        Muxes := 6     
	   2 Input    9 Bit        Muxes := 15    
	   2 Input    8 Bit        Muxes := 31    
	   4 Input    8 Bit        Muxes := 6     
	   9 Input    8 Bit        Muxes := 1     
	   2 Input    7 Bit        Muxes := 12    
	   2 Input    5 Bit        Muxes := 15    
	   2 Input    4 Bit        Muxes := 8     
	   4 Input    4 Bit        Muxes := 1     
	   2 Input    3 Bit        Muxes := 3     
	   3 Input    3 Bit        Muxes := 1     
	   3 Input    2 Bit        Muxes := 85    
	   2 Input    2 Bit        Muxes := 207   
	   4 Input    2 Bit        Muxes := 15    
	   5 Input    2 Bit        Muxes := 3     
	   2 Input    1 Bit        Muxes := 210   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 9024 (col length:94)
BRAMs: 4032 (col length: RAMB18 288 RAMB36 144)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
DSP Report: Generating DSP mul_32s_32s_32_2_1_U2/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_2_1_U2/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U2/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U2/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U2/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U2/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U2/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U2/dout_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U2/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U2/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U2/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U2/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U2/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U2/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U2/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U2/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U2/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U2/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U2/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U2/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U2/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U2/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U2/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U2/dout_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32s_32s_32_2_1_U2/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U2/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U2/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U2/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U2/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U2/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U2/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U2/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U3/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_2_1_U3/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U3/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U3/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U3/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U3/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U3/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U3/dout_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U3/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U3/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U3/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U3/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U3/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U3/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U3/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U3/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U3/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U3/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U3/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U3/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U3/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U3/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U3/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U3/dout_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32s_32s_32_2_1_U3/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U3/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U3/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U3/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U3/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U3/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U3/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U3/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U4/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_2_1_U4/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U4/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U4/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U4/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U4/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U4/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U4/dout_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U4/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U4/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U4/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U4/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U4/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U4/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U4/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U4/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U4/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U4/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U4/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U4/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U4/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U4/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U4/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U4/dout_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32s_32s_32_2_1_U4/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U4/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U4/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U4/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U4/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U4/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U4/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U4/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U5/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_2_1_U5/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U5/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U5/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U5/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U5/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U5/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U5/dout_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U5/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U5/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U5/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U5/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U5/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U5/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U5/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U5/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U5/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U5/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U5/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U5/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U5/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U5/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U5/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U5/dout_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32s_32s_32_2_1_U5/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U5/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U5/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U5/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U5/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U5/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U5/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U5/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U6/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_2_1_U6/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U6/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U6/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U6/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U6/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U6/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U6/dout_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U6/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U6/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U6/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U6/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U6/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U6/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U6/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U6/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U6/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U6/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U6/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U6/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U6/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U6/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U6/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U6/dout_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32s_32s_32_2_1_U6/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U6/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U6/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U6/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U6/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U6/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U6/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U6/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U7/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_2_1_U7/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U7/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U7/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U7/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U7/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U7/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U7/dout_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U7/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U7/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U7/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U7/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U7/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U7/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U7/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U7/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U7/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U7/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U7/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U7/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U7/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U7/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U7/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U7/dout_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32s_32s_32_2_1_U7/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U7/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U7/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U7/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U7/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U7/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U7/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U7/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U8/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_2_1_U8/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U8/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U8/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U8/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U8/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U8/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U8/dout_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U8/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U8/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U8/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U8/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U8/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U8/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U8/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U8/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U8/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U8/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U8/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U8/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U8/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U8/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U8/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U8/dout_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32s_32s_32_2_1_U8/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U8/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U8/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U8/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U8/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U8/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U8/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U8/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U9/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_2_1_U9/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U9/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U9/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U9/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U9/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U9/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U9/dout_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U9/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U9/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U9/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U9/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U9/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U9/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U9/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U9/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U9/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U9/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U9/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U9/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U9/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U9/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U9/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U9/dout_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32s_32s_32_2_1_U9/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U9/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U9/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U9/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U9/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U9/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U9/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U9/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U10/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_2_1_U10/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U10/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U10/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U10/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U10/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U10/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U10/dout_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U10/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U10/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U10/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U10/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U10/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U10/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U10/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U10/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U10/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U10/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U10/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U10/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U10/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U10/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U10/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U10/dout_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32s_32s_32_2_1_U10/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U10/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U10/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U10/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U10/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U10/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U10/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U10/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U11/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32s_32s_32_2_1_U11/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U11/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U11/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U11/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U11/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U11/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U11/dout_reg, operation Mode is: (PCIN>>17)+A*B.
DSP Report: register mul_32s_32s_32_2_1_U11/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U11/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U11/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U11/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U11/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U11/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U11/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32s_32s_32_2_1_U11/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U11/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U11/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U11/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U11/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U11/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U11/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U11/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U11/dout_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32s_32s_32_2_1_U11/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U11/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U11/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U11/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U11/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U11/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U11/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U11/dout_reg.
WARNING: [Synth 8-3936] Found unconnected internal register 'mul_28ns_8ns_35_2_1_U1/dout_reg' and it is trimmed from '48' to '9' bits. [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_mul_28ns_8ns_35_2_1.v:27]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_mul_32s_32s_32_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_mul_32s_32s_32_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_mul_32s_32s_32_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_mul_32s_32s_32_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_mul_32s_32s_32_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_mul_32s_32s_32_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_mul_32s_32s_32_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_mul_32s_32s_32_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_mul_32s_32s_32_2_1.v:24]
DSP Report: Generating DSP mul_28ns_8ns_35_2_1_U1/dout_reg, operation Mode is: (A2*(B:0x4c))'.
DSP Report: register mul_28ns_8ns_35_2_1_U1/dout_reg is absorbed into DSP mul_28ns_8ns_35_2_1_U1/dout_reg.
DSP Report: register mul_28ns_8ns_35_2_1_U1/dout_reg is absorbed into DSP mul_28ns_8ns_35_2_1_U1/dout_reg.
DSP Report: operator mul_28ns_8ns_35_2_1_U1/tmp_product is absorbed into DSP mul_28ns_8ns_35_2_1_U1/dout_reg.
DSP Report: operator mul_28ns_8ns_35_2_1_U1/tmp_product is absorbed into DSP mul_28ns_8ns_35_2_1_U1/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U12/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U12/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U12/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U12/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U12/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U12/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U12/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U12/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U12/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U12/dout_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register tmpIn1_data_10_reg_1565_pp0_iter20_reg_reg is absorbed into DSP mul_32s_32s_32_2_1_U12/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U12/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U12/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U12/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U12/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U12/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U12/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U12/tmp_product, operation Mode is: A2*B''.
DSP Report: register mul_32s_32s_32_2_1_U12/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U12/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U12/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U12/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U12/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U12/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U12/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U12/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U12/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U12/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U12/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register tmpIn1_data_10_reg_1565_pp0_iter20_reg_reg is absorbed into DSP mul_32s_32s_32_2_1_U12/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U12/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U12/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U12/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U12/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U12/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U12/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U12/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U12/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U13/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U13/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U13/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U13/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U13/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U13/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U13/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U13/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U13/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U13/dout_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register tmpIn1_data_11_reg_1571_pp0_iter20_reg_reg is absorbed into DSP mul_32s_32s_32_2_1_U13/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U13/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U13/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U13/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U13/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U13/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U13/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U13/tmp_product, operation Mode is: A2*B''.
DSP Report: register mul_32s_32s_32_2_1_U13/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U13/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U13/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U13/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U13/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U13/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U13/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U13/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U13/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U13/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U13/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register tmpIn1_data_11_reg_1571_pp0_iter20_reg_reg is absorbed into DSP mul_32s_32s_32_2_1_U13/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U13/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U13/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U13/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U13/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U13/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U13/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U13/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U13/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U14/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U14/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U14/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U14/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U14/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U14/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U14/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U14/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U14/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U14/dout_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register tmpIn1_data_12_reg_1577_pp0_iter20_reg_reg is absorbed into DSP mul_32s_32s_32_2_1_U14/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U14/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U14/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U14/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U14/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U14/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U14/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U14/tmp_product, operation Mode is: A2*B''.
DSP Report: register mul_32s_32s_32_2_1_U14/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U14/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U14/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U14/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U14/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U14/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U14/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U14/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U14/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U14/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U14/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register tmpIn1_data_12_reg_1577_pp0_iter20_reg_reg is absorbed into DSP mul_32s_32s_32_2_1_U14/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U14/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U14/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U14/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U14/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U14/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U14/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U14/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U14/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U15/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U15/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U15/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U15/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U15/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U15/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U15/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U15/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U15/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U15/dout_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register tmpIn1_data_13_reg_1583_pp0_iter20_reg_reg is absorbed into DSP mul_32s_32s_32_2_1_U15/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U15/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U15/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U15/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U15/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U15/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U15/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U15/tmp_product, operation Mode is: A2*B''.
DSP Report: register mul_32s_32s_32_2_1_U15/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U15/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U15/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U15/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U15/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U15/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U15/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U15/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U15/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U15/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U15/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register tmpIn1_data_13_reg_1583_pp0_iter20_reg_reg is absorbed into DSP mul_32s_32s_32_2_1_U15/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U15/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U15/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U15/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U15/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U15/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U15/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U15/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U15/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U16/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U16/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U16/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U16/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U16/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U16/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U16/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U16/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U16/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U16/dout_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register tmpIn1_data_14_reg_1589_pp0_iter20_reg_reg is absorbed into DSP mul_32s_32s_32_2_1_U16/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U16/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U16/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U16/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U16/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U16/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U16/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U16/tmp_product, operation Mode is: A2*B''.
DSP Report: register mul_32s_32s_32_2_1_U16/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U16/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U16/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U16/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U16/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U16/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U16/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U16/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U16/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U16/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U16/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register tmpIn1_data_14_reg_1589_pp0_iter20_reg_reg is absorbed into DSP mul_32s_32s_32_2_1_U16/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U16/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U16/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U16/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U16/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U16/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U16/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U16/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U16/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U17/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U17/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U17/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U17/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U17/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U17/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U17/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U17/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U17/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U17/dout_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register tmpIn1_data_15_reg_1595_pp0_iter20_reg_reg is absorbed into DSP mul_32s_32s_32_2_1_U17/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U17/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U17/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U17/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U17/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U17/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U17/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U17/tmp_product, operation Mode is: A2*B''.
DSP Report: register mul_32s_32s_32_2_1_U17/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U17/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U17/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U17/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U17/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U17/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U17/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U17/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U17/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U17/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U17/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register tmpIn1_data_15_reg_1595_pp0_iter20_reg_reg is absorbed into DSP mul_32s_32s_32_2_1_U17/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U17/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U17/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U17/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U17/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U17/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U17/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U17/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U17/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U18/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U18/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U18/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U18/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U18/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U18/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U18/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U18/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U18/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U18/dout_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register tmpIn1_data_16_reg_1601_pp0_iter20_reg_reg is absorbed into DSP mul_32s_32s_32_2_1_U18/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U18/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U18/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U18/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U18/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U18/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U18/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U18/tmp_product, operation Mode is: A2*B''.
DSP Report: register mul_32s_32s_32_2_1_U18/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U18/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U18/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U18/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U18/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U18/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U18/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U18/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U18/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U18/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U18/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register tmpIn1_data_16_reg_1601_pp0_iter20_reg_reg is absorbed into DSP mul_32s_32s_32_2_1_U18/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U18/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U18/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U18/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U18/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U18/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U18/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U18/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U18/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U19/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U19/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U19/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U19/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U19/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U19/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U19/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U19/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U19/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U19/dout_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register trunc_ln61_s_reg_1607_pp0_iter20_reg_reg is absorbed into DSP mul_32s_32s_32_2_1_U19/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U19/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U19/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U19/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U19/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U19/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U19/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U19/tmp_product, operation Mode is: A2*B''.
DSP Report: register mul_32s_32s_32_2_1_U19/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U19/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U19/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U19/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U19/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U19/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U19/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U19/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U19/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U19/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U19/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register trunc_ln61_s_reg_1607_pp0_iter20_reg_reg is absorbed into DSP mul_32s_32s_32_2_1_U19/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U19/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U19/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U19/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U19/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U19/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U19/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U19/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U19/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U20/tmp_product, operation Mode is: A''*B.
DSP Report: register mul_32s_32s_32_2_1_U20/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U20/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U20/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U20/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U20/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U20/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U20/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U20/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U20/dout_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register trunc_ln61_1_reg_1613_pp0_iter20_reg_reg is absorbed into DSP mul_32s_32s_32_2_1_U20/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U20/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U20/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U20/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U20/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U20/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U20/dout_reg.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U20/tmp_product, operation Mode is: A2*B''.
DSP Report: register mul_32s_32s_32_2_1_U20/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U20/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U20/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U20/tmp_product.
DSP Report: register mul_32s_32s_32_2_1_U20/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U20/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U20/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U20/tmp_product.
DSP Report: operator mul_32s_32s_32_2_1_U20/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U20/tmp_product.
DSP Report: Generating DSP mul_32s_32s_32_2_1_U20/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register trunc_ln61_1_reg_1613_pp0_iter20_reg_reg is absorbed into DSP mul_32s_32s_32_2_1_U20/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U20/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U20/dout_reg.
DSP Report: register mul_32s_32s_32_2_1_U20/dout_reg is absorbed into DSP mul_32s_32s_32_2_1_U20/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U20/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U20/dout_reg.
DSP Report: operator mul_32s_32s_32_2_1_U20/tmp_product is absorbed into DSP mul_32s_32s_32_2_1_U20/dout_reg.
INFO: [Synth 8-3886] merging instance 'mul_28ns_8ns_35_2_1_U1/dout_reg[0]' (FDE) to 'mul_28ns_8ns_35_2_1_U1/dout_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\mul_28ns_8ns_35_2_1_U1/dout_reg[1] )
INFO: [Synth 8-3886] merging instance 'trunc_ln61_reg_1430_reg[6]' (FDE) to 'mul_ln61_reg_1425_reg[6]'
INFO: [Synth 8-3886] merging instance 'trunc_ln61_reg_1430_reg[4]' (FDE) to 'mul_ln61_reg_1425_reg[4]'
INFO: [Synth 8-3886] merging instance 'trunc_ln61_reg_1430_reg[5]' (FDE) to 'mul_ln61_reg_1425_reg[5]'
INFO: [Synth 8-3886] merging instance 'trunc_ln61_reg_1430_reg[3]' (FDE) to 'mul_ln61_reg_1425_reg[3]'
INFO: [Synth 8-3886] merging instance 'trunc_ln61_reg_1430_reg[2]' (FDE) to 'mul_ln61_reg_1425_reg[2]'
INFO: [Synth 8-3886] merging instance 'trunc_ln61_reg_1430_reg[1]' (FDE) to 'mul_ln61_reg_1425_reg[1]'
INFO: [Synth 8-3886] merging instance 'trunc_ln61_reg_1430_reg[0]' (FDE) to 'mul_ln61_reg_1425_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln61_reg_1438_reg[63] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln61_reg_1438_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln61_reg_1438_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln61_reg_1438_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln61_reg_1438_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln61_reg_1438_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln61_reg_1438_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln61_reg_1438_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln61_reg_1438_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln61_reg_1438_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln61_reg_1438_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln61_reg_1438_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln61_reg_1438_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln61_reg_1438_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln61_reg_1438_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln61_reg_1438_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln61_reg_1438_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln61_reg_1438_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln61_reg_1438_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln61_reg_1438_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln61_reg_1438_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln61_reg_1438_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln61_reg_1438_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln61_reg_1438_reg[57] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln61_reg_1438_reg[58] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln61_reg_1438_reg[59] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln61_reg_1438_reg[60] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln61_reg_1438_reg[61] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\zext_ln61_reg_1438_reg[62] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (ap_done_reg_reg)
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln61_reg_1459_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln61_reg_1459_reg[3] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln61_reg_1459_reg[4] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln61_reg_1459_reg[5] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln61_reg_1459_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln61_reg_1459_reg[7] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln61_reg_1459_reg[8] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln61_reg_1459_reg[9] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln61_reg_1459_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln61_reg_1459_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln61_reg_1459_reg[12] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln61_reg_1459_reg[13] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln61_reg_1459_reg[14] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln61_reg_1459_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln61_reg_1459_reg[16] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln61_reg_1459_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln61_reg_1459_reg[18] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln61_reg_1459_reg[19] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln61_reg_1459_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln61_reg_1459_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln61_reg_1459_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln61_reg_1459_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln61_reg_1459_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln61_reg_1459_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln61_reg_1459_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln61_reg_1459_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln61_reg_1459_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln61_reg_1459_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln61_reg_1459_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\select_ln61_reg_1459_reg[31] )
WARNING: [Synth 8-3917] design krnl_vaddmul_gmem3_m_axi has port I_BID[0] driven by constant 0
WARNING: [Synth 8-3917] design krnl_vaddmul_gmem3_m_axi has port I_BUSER[0] driven by constant 0
WARNING: [Synth 8-3917] design krnl_vaddmul_gmem3_m_axi has port I_RID[0] driven by constant 0
WARNING: [Synth 8-3917] design krnl_vaddmul_gmem3_m_axi has port I_RLAST driven by constant 0
WARNING: [Synth 8-3917] design krnl_vaddmul_gmem3_m_axi has port I_RUSER[0] driven by constant 0
WARNING: [Synth 8-3917] design krnl_vaddmul_gmem2_m_axi has port I_BID[0] driven by constant 0
WARNING: [Synth 8-3917] design krnl_vaddmul_gmem2_m_axi has port I_BUSER[0] driven by constant 0
WARNING: [Synth 8-3917] design krnl_vaddmul_gmem2_m_axi has port I_RID[0] driven by constant 0
WARNING: [Synth 8-3917] design krnl_vaddmul_gmem2_m_axi has port I_RLAST driven by constant 0
WARNING: [Synth 8-3917] design krnl_vaddmul_gmem2_m_axi has port I_RUSER[0] driven by constant 0
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_mul_32ns_34ns_65_2_1.v:24]
INFO: [Synth 8-5845] Not enough pipeline registers after wide multiplier. Recommended levels of pipeline registers is 4 [/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.gen/my_rm/bd/bd/ipshared/6f1d/hdl/verilog/krnl_vaddmul_mul_32ns_28ns_60_2_1.v:24]
DSP Report: Generating DSP mul_32ns_34ns_65_2_1_U36/tmp_product, operation Mode is: A2*(B:0x6bcb).
DSP Report: register add_ln49_reg_206_reg is absorbed into DSP mul_32ns_34ns_65_2_1_U36/tmp_product.
DSP Report: operator mul_32ns_34ns_65_2_1_U36/tmp_product is absorbed into DSP mul_32ns_34ns_65_2_1_U36/tmp_product.
DSP Report: operator mul_32ns_34ns_65_2_1_U36/tmp_product is absorbed into DSP mul_32ns_34ns_65_2_1_U36/tmp_product.
DSP Report: Generating DSP mul_32ns_34ns_65_2_1_U36/dout_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register add_ln49_reg_206_reg is absorbed into DSP mul_32ns_34ns_65_2_1_U36/dout_reg.
DSP Report: register mul_32ns_34ns_65_2_1_U36/dout_reg is absorbed into DSP mul_32ns_34ns_65_2_1_U36/dout_reg.
DSP Report: operator mul_32ns_34ns_65_2_1_U36/tmp_product is absorbed into DSP mul_32ns_34ns_65_2_1_U36/dout_reg.
DSP Report: operator mul_32ns_34ns_65_2_1_U36/tmp_product is absorbed into DSP mul_32ns_34ns_65_2_1_U36/dout_reg.
DSP Report: Generating DSP mul_32ns_34ns_65_2_1_U36/tmp_product, operation Mode is: A2*(B:0x6bcb).
DSP Report: register mul_32ns_34ns_65_2_1_U36/tmp_product is absorbed into DSP mul_32ns_34ns_65_2_1_U36/tmp_product.
DSP Report: operator mul_32ns_34ns_65_2_1_U36/tmp_product is absorbed into DSP mul_32ns_34ns_65_2_1_U36/tmp_product.
DSP Report: operator mul_32ns_34ns_65_2_1_U36/tmp_product is absorbed into DSP mul_32ns_34ns_65_2_1_U36/tmp_product.
DSP Report: Generating DSP mul_32ns_34ns_65_2_1_U36/dout_reg, operation Mode is: (PCIN>>17)+A2*B.
DSP Report: register mul_32ns_34ns_65_2_1_U36/dout_reg is absorbed into DSP mul_32ns_34ns_65_2_1_U36/dout_reg.
DSP Report: register mul_32ns_34ns_65_2_1_U36/dout_reg is absorbed into DSP mul_32ns_34ns_65_2_1_U36/dout_reg.
DSP Report: operator mul_32ns_34ns_65_2_1_U36/tmp_product is absorbed into DSP mul_32ns_34ns_65_2_1_U36/dout_reg.
DSP Report: operator mul_32ns_34ns_65_2_1_U36/tmp_product is absorbed into DSP mul_32ns_34ns_65_2_1_U36/dout_reg.
DSP Report: Generating DSP mul_32ns_28ns_60_2_1_U37/tmp_product, operation Mode is: A2*B.
DSP Report: register mul_32ns_28ns_60_2_1_U37/tmp_product is absorbed into DSP mul_32ns_28ns_60_2_1_U37/tmp_product.
DSP Report: operator mul_32ns_28ns_60_2_1_U37/tmp_product is absorbed into DSP mul_32ns_28ns_60_2_1_U37/tmp_product.
DSP Report: operator mul_32ns_28ns_60_2_1_U37/tmp_product is absorbed into DSP mul_32ns_28ns_60_2_1_U37/tmp_product.
DSP Report: Generating DSP mul_32ns_28ns_60_2_1_U37/dout_reg, operation Mode is: (PCIN>>17)+A*B2.
DSP Report: register add_ln57_reg_226_reg is absorbed into DSP mul_32ns_28ns_60_2_1_U37/dout_reg.
DSP Report: register mul_32ns_28ns_60_2_1_U37/dout_reg is absorbed into DSP mul_32ns_28ns_60_2_1_U37/dout_reg.
DSP Report: operator mul_32ns_28ns_60_2_1_U37/tmp_product is absorbed into DSP mul_32ns_28ns_60_2_1_U37/dout_reg.
DSP Report: operator mul_32ns_28ns_60_2_1_U37/tmp_product is absorbed into DSP mul_32ns_28ns_60_2_1_U37/dout_reg.
DSP Report: Generating DSP mul_32ns_28ns_60_2_1_U37/tmp_product, operation Mode is: A2*B2.
DSP Report: register mul_32ns_28ns_60_2_1_U37/tmp_product is absorbed into DSP mul_32ns_28ns_60_2_1_U37/tmp_product.
DSP Report: register mul_32ns_28ns_60_2_1_U37/tmp_product is absorbed into DSP mul_32ns_28ns_60_2_1_U37/tmp_product.
DSP Report: operator mul_32ns_28ns_60_2_1_U37/tmp_product is absorbed into DSP mul_32ns_28ns_60_2_1_U37/tmp_product.
DSP Report: operator mul_32ns_28ns_60_2_1_U37/tmp_product is absorbed into DSP mul_32ns_28ns_60_2_1_U37/tmp_product.
DSP Report: Generating DSP mul_32ns_28ns_60_2_1_U37/dout_reg, operation Mode is: (PCIN>>17)+A2*B2.
DSP Report: register add_ln57_reg_226_reg is absorbed into DSP mul_32ns_28ns_60_2_1_U37/dout_reg.
DSP Report: register mul_32ns_28ns_60_2_1_U37/dout_reg is absorbed into DSP mul_32ns_28ns_60_2_1_U37/dout_reg.
DSP Report: register mul_32ns_28ns_60_2_1_U37/dout_reg is absorbed into DSP mul_32ns_28ns_60_2_1_U37/dout_reg.
DSP Report: operator mul_32ns_28ns_60_2_1_U37/tmp_product is absorbed into DSP mul_32ns_28ns_60_2_1_U37/dout_reg.
DSP Report: operator mul_32ns_28ns_60_2_1_U37/tmp_product is absorbed into DSP mul_32ns_28ns_60_2_1_U37/dout_reg.
WARNING: [Synth 8-3917] design krnl_vaddmul__GCB2 has port O5[0] driven by constant 0
WARNING: [Synth 8-3917] design krnl_vaddmul__GCB2 has port gmem0_RLAST driven by constant 0
WARNING: [Synth 8-3917] design krnl_vaddmul__GCB2 has port O9[0] driven by constant 0
WARNING: [Synth 8-3917] design krnl_vaddmul__GCB2 has port s_axi_control_BRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design krnl_vaddmul__GCB2 has port s_axi_control_BRESP[0] driven by constant 0
WARNING: [Synth 8-3917] design krnl_vaddmul__GCB2 has port s_axi_control_RRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design krnl_vaddmul__GCB2 has port s_axi_control_RRESP[0] driven by constant 0
WARNING: [Synth 8-7257] Removed RAM (buff_wdata/mem_reg) due to inactive write enable.
WARNING: [Synth 8-6014] Unused sequential element buff_wdata/mem_reg was removed. 
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem0_m_axi_U/bus_write /\rs_wreq/data_p2_reg[56] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem0_m_axi_U/bus_write /\rs_wreq/data_p2_reg[54] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem0_m_axi_U/bus_write /\rs_wreq/data_p2_reg[53] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem0_m_axi_U/bus_write /\rs_wreq/data_p2_reg[55] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem0_m_axi_U/bus_write /\rs_wreq/data_p2_reg[51] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem0_m_axi_U/bus_write /\rs_wreq/data_p2_reg[50] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem0_m_axi_U/bus_write /\rs_wreq/data_p2_reg[52] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem0_m_axi_U/bus_write /\rs_wreq/data_p2_reg[48] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem0_m_axi_U/bus_write /\rs_wreq/data_p2_reg[47] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem0_m_axi_U/bus_write /\rs_wreq/data_p2_reg[49] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem0_m_axi_U/bus_write /\rs_wreq/data_p2_reg[45] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem0_m_axi_U/bus_write /\rs_wreq/data_p2_reg[44] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem0_m_axi_U/bus_write /\rs_wreq/data_p2_reg[46] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem0_m_axi_U/bus_write /\rs_wreq/data_p2_reg[42] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem0_m_axi_U/bus_write /\rs_wreq/data_p2_reg[41] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem0_m_axi_U/bus_write /\rs_wreq/data_p2_reg[43] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem0_m_axi_U/bus_write /\rs_wreq/data_p2_reg[39] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem0_m_axi_U/bus_write /\rs_wreq/data_p2_reg[38] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem0_m_axi_U/bus_write /\rs_wreq/data_p2_reg[40] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem0_m_axi_U/bus_write /\rs_wreq/data_p2_reg[36] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem0_m_axi_U/bus_write /\rs_wreq/data_p2_reg[35] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem0_m_axi_U/bus_write /\rs_wreq/data_p2_reg[37] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem0_m_axi_U/bus_write /\rs_wreq/data_p2_reg[33] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem0_m_axi_U/bus_write /\rs_wreq/data_p2_reg[32] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem0_m_axi_U/bus_write /\rs_wreq/data_p2_reg[34] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem0_m_axi_U/bus_write /\rs_wreq/data_p2_reg[30] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem0_m_axi_U/bus_write /\rs_wreq/data_p2_reg[29] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem0_m_axi_U/bus_write /\rs_wreq/data_p2_reg[31] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem0_m_axi_U/bus_write /\rs_wreq/data_p2_reg[27] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem0_m_axi_U/bus_write /\rs_wreq/data_p2_reg[26] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem0_m_axi_U/bus_write /\rs_wreq/data_p2_reg[28] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem0_m_axi_U/bus_write /\rs_wreq/data_p2_reg[23] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem0_m_axi_U/bus_write /\rs_wreq/data_p2_reg[24] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem0_m_axi_U/bus_write /\rs_wreq/data_p2_reg[25] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem0_m_axi_U/bus_write /\rs_wreq/data_p2_reg[20] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem0_m_axi_U/bus_write /\rs_wreq/data_p2_reg[21] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem0_m_axi_U/bus_write /\rs_wreq/data_p2_reg[22] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem0_m_axi_U/bus_write /\rs_wreq/data_p2_reg[17] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\gmem0_m_axi_U/bus_write /\rs_wreq/data_p2_reg[18] )
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3333' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/start_addr_reg[0]' (FDRE) to 'gmem0_m_axi_U/bus_write/start_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/align_len_reg[0]' (FDRE) to 'gmem0_m_axi_U/bus_write/align_len_reg[6]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/start_addr_reg[1]' (FDRE) to 'gmem0_m_axi_U/bus_write/start_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/align_len_reg[1]' (FDRE) to 'gmem0_m_axi_U/bus_write/align_len_reg[6]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/start_addr_reg[2]' (FDRE) to 'gmem0_m_axi_U/bus_write/start_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/align_len_reg[2]' (FDRE) to 'gmem0_m_axi_U/bus_write/align_len_reg[6]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/start_addr_reg[3]' (FDRE) to 'gmem0_m_axi_U/bus_write/start_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/align_len_reg[3]' (FDRE) to 'gmem0_m_axi_U/bus_write/align_len_reg[6]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/start_addr_reg[4]' (FDRE) to 'gmem0_m_axi_U/bus_write/start_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/align_len_reg[4]' (FDRE) to 'gmem0_m_axi_U/bus_write/align_len_reg[6]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/start_addr_reg[5]' (FDRE) to 'gmem0_m_axi_U/bus_write/start_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/align_len_reg[5]' (FDRE) to 'gmem0_m_axi_U/bus_write/align_len_reg[6]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_read/start_addr_reg[0]' (FDRE) to 'gmem0_m_axi_U/bus_read/start_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_read/align_len_reg[0]' (FDRE) to 'gmem0_m_axi_U/bus_read/align_len_reg[1]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_read/start_addr_reg[1]' (FDRE) to 'gmem0_m_axi_U/bus_read/start_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_read/align_len_reg[1]' (FDRE) to 'gmem0_m_axi_U/bus_read/align_len_reg[2]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_read/start_addr_reg[2]' (FDRE) to 'gmem0_m_axi_U/bus_read/start_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_read/align_len_reg[2]' (FDRE) to 'gmem0_m_axi_U/bus_read/align_len_reg[3]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_read/start_addr_reg[3]' (FDRE) to 'gmem0_m_axi_U/bus_read/start_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_read/align_len_reg[3]' (FDRE) to 'gmem0_m_axi_U/bus_read/align_len_reg[4]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_read/start_addr_reg[4]' (FDRE) to 'gmem0_m_axi_U/bus_read/start_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_read/align_len_reg[4]' (FDRE) to 'gmem0_m_axi_U/bus_read/align_len_reg[5]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_read/start_addr_reg[5]' (FDRE) to 'gmem0_m_axi_U/bus_read/start_addr_reg[6]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_read/align_len_reg[5]' (FDRE) to 'gmem0_m_axi_U/bus_read/align_len_reg[6]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[5]' (FDRE) to 'gmem0_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[6]' (FDRE) to 'gmem0_m_axi_U/bus_write/could_multi_bursts.awlen_buf_reg[7]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[0]' (FDRE) to 'gmem0_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[1]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[1]' (FDRE) to 'gmem0_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[2]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[2]' (FDRE) to 'gmem0_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[3]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[3]' (FDRE) to 'gmem0_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[4]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[4]' (FDRE) to 'gmem0_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[5]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[5]' (FDRE) to 'gmem0_m_axi_U/bus_write/could_multi_bursts.awaddr_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'trunc_ln61_reg_267_reg[0]' (FDE) to 'in1_read_reg_262_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln61_reg_267_reg[1]' (FDE) to 'in1_read_reg_262_reg[1]'
INFO: [Synth 8-3886] merging instance 'trunc_ln61_reg_267_reg[2]' (FDE) to 'in1_read_reg_262_reg[2]'
INFO: [Synth 8-3886] merging instance 'trunc_ln61_reg_267_reg[3]' (FDE) to 'in1_read_reg_262_reg[3]'
INFO: [Synth 8-3886] merging instance 'trunc_ln61_reg_267_reg[4]' (FDE) to 'in1_read_reg_262_reg[4]'
INFO: [Synth 8-3886] merging instance 'trunc_ln61_reg_267_reg[5]' (FDE) to 'in1_read_reg_262_reg[5]'
INFO: [Synth 8-3886] merging instance 'trunc_ln61_reg_267_reg[6]' (FDE) to 'in1_read_reg_262_reg[6]'
INFO: [Synth 8-3886] merging instance 'trunc_ln62_reg_272_reg[0]' (FDE) to 'in2_read_reg_257_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln62_reg_272_reg[1]' (FDE) to 'in2_read_reg_257_reg[1]'
INFO: [Synth 8-3886] merging instance 'trunc_ln62_reg_272_reg[2]' (FDE) to 'in2_read_reg_257_reg[2]'
INFO: [Synth 8-3886] merging instance 'trunc_ln62_reg_272_reg[3]' (FDE) to 'in2_read_reg_257_reg[3]'
INFO: [Synth 8-3886] merging instance 'trunc_ln62_reg_272_reg[4]' (FDE) to 'in2_read_reg_257_reg[4]'
INFO: [Synth 8-3886] merging instance 'trunc_ln62_reg_272_reg[5]' (FDE) to 'in2_read_reg_257_reg[5]'
INFO: [Synth 8-3886] merging instance 'trunc_ln62_reg_272_reg[6]' (FDE) to 'in2_read_reg_257_reg[6]'
INFO: [Synth 8-3886] merging instance 'trunc_ln70_reg_277_reg[0]' (FDE) to 'out_add_read_reg_252_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln70_reg_277_reg[1]' (FDE) to 'out_add_read_reg_252_reg[1]'
INFO: [Synth 8-3886] merging instance 'trunc_ln70_reg_277_reg[2]' (FDE) to 'out_add_read_reg_252_reg[2]'
INFO: [Synth 8-3886] merging instance 'trunc_ln70_reg_277_reg[3]' (FDE) to 'out_add_read_reg_252_reg[3]'
INFO: [Synth 8-3886] merging instance 'trunc_ln70_reg_277_reg[4]' (FDE) to 'out_add_read_reg_252_reg[4]'
INFO: [Synth 8-3886] merging instance 'trunc_ln70_reg_277_reg[5]' (FDE) to 'out_add_read_reg_252_reg[5]'
INFO: [Synth 8-3886] merging instance 'trunc_ln70_reg_277_reg[6]' (FDE) to 'out_add_read_reg_252_reg[6]'
INFO: [Synth 8-3886] merging instance 'trunc_ln71_reg_282_reg[0]' (FDE) to 'out_mul_read_reg_247_reg[0]'
INFO: [Synth 8-3886] merging instance 'trunc_ln71_reg_282_reg[1]' (FDE) to 'out_mul_read_reg_247_reg[1]'
INFO: [Synth 8-3886] merging instance 'trunc_ln71_reg_282_reg[2]' (FDE) to 'out_mul_read_reg_247_reg[2]'
INFO: [Synth 8-3886] merging instance 'trunc_ln71_reg_282_reg[3]' (FDE) to 'out_mul_read_reg_247_reg[3]'
INFO: [Synth 8-3886] merging instance 'trunc_ln71_reg_282_reg[4]' (FDE) to 'out_mul_read_reg_247_reg[4]'
INFO: [Synth 8-3886] merging instance 'trunc_ln71_reg_282_reg[5]' (FDE) to 'out_mul_read_reg_247_reg[5]'
INFO: [Synth 8-3886] merging instance 'trunc_ln71_reg_282_reg[6]' (FDE) to 'out_mul_read_reg_247_reg[6]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[4]' (FDRE) to 'gmem0_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[5]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[5]' (FDRE) to 'gmem0_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[6]' (FDRE) to 'gmem0_m_axi_U/bus_read/could_multi_bursts.arlen_buf_reg[7]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[0]' (FDRE) to 'gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[1]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[1]' (FDRE) to 'gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[2]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[2]' (FDRE) to 'gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[3]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[3]' (FDRE) to 'gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[4]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[4]' (FDRE) to 'gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[5]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[5]' (FDRE) to 'gmem0_m_axi_U/bus_read/could_multi_bursts.araddr_buf_reg[6]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/rs_wreq/data_p1_reg[0]' (FDE) to 'gmem0_m_axi_U/bus_write/rs_wreq/data_p1_reg[1]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/rs_wreq/data_p1_reg[1]' (FDE) to 'gmem0_m_axi_U/bus_write/rs_wreq/data_p1_reg[2]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/rs_wreq/data_p1_reg[2]' (FDE) to 'gmem0_m_axi_U/bus_write/rs_wreq/data_p1_reg[3]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/rs_wreq/data_p1_reg[3]' (FDE) to 'gmem0_m_axi_U/bus_write/rs_wreq/data_p1_reg[4]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/rs_wreq/data_p1_reg[4]' (FDE) to 'gmem0_m_axi_U/bus_write/rs_wreq/data_p1_reg[5]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/rs_wreq/data_p1_reg[5]' (FDE) to 'gmem0_m_axi_U/bus_write/rs_wreq/data_p1_reg[6]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/rs_wreq/data_p1_reg[6]' (FDE) to 'gmem0_m_axi_U/bus_write/rs_wreq/data_p1_reg[7]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/rs_wreq/data_p1_reg[7]' (FDE) to 'gmem0_m_axi_U/bus_write/rs_wreq/data_p1_reg[8]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/rs_wreq/data_p1_reg[8]' (FDE) to 'gmem0_m_axi_U/bus_write/rs_wreq/data_p1_reg[9]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/rs_wreq/data_p1_reg[9]' (FDE) to 'gmem0_m_axi_U/bus_write/rs_wreq/data_p1_reg[10]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/rs_wreq/data_p1_reg[10]' (FDE) to 'gmem0_m_axi_U/bus_write/rs_wreq/data_p1_reg[11]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/rs_wreq/data_p1_reg[11]' (FDE) to 'gmem0_m_axi_U/bus_write/rs_wreq/data_p1_reg[12]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/rs_wreq/data_p1_reg[12]' (FDE) to 'gmem0_m_axi_U/bus_write/rs_wreq/data_p1_reg[13]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/rs_wreq/data_p1_reg[13]' (FDE) to 'gmem0_m_axi_U/bus_write/rs_wreq/data_p1_reg[14]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/rs_wreq/data_p1_reg[14]' (FDE) to 'gmem0_m_axi_U/bus_write/rs_wreq/data_p1_reg[15]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/rs_wreq/data_p1_reg[15]' (FDE) to 'gmem0_m_axi_U/bus_write/rs_wreq/data_p1_reg[16]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/rs_wreq/data_p1_reg[16]' (FDE) to 'gmem0_m_axi_U/bus_write/rs_wreq/data_p1_reg[17]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/rs_wreq/data_p1_reg[17]' (FDE) to 'gmem0_m_axi_U/bus_write/rs_wreq/data_p1_reg[18]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/rs_wreq/data_p1_reg[18]' (FDE) to 'gmem0_m_axi_U/bus_write/rs_wreq/data_p1_reg[19]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/rs_wreq/data_p1_reg[19]' (FDE) to 'gmem0_m_axi_U/bus_write/rs_wreq/data_p1_reg[20]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/rs_wreq/data_p1_reg[20]' (FDE) to 'gmem0_m_axi_U/bus_write/rs_wreq/data_p1_reg[21]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/rs_wreq/data_p1_reg[21]' (FDE) to 'gmem0_m_axi_U/bus_write/rs_wreq/data_p1_reg[22]'
INFO: [Synth 8-3886] merging instance 'gmem0_m_axi_U/bus_write/rs_wreq/data_p1_reg[22]' (FDE) to 'gmem0_m_axi_U/bus_write/rs_wreq/data_p1_reg[23]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3332] Sequential element (rs_wreq/FSM_sequential_state_reg[1]) is unused and will be removed from module krnl_vaddmul_gmem0_m_axi_write.
WARNING: [Synth 8-3332] Sequential element (rs_wreq/FSM_sequential_state_reg[0]) is unused and will be removed from module krnl_vaddmul_gmem0_m_axi_write.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:29 ; elapsed = 00:05:08 . Memory (MB): peak = 4294.883 ; gain = 1064.797 ; free physical = 35667 ; free virtual = 485168
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------------------------------+--------------------+------------------------+---+---+-------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                         | RTL Object         | PORT A (Depth x Width) | W | R | PORT B (Depth x Width)  | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------------------------------+--------------------+------------------------+---+---+-------------------------+---+---+------------------+--------+--------+-----------------+
|bus_write                           | buff_wdata/mem_reg | 256 x 1152(READ_FIRST) | W |   | 256 x 1152(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     |                 | 
|bus_read/buff_rdata                 | mem_reg            | 256 x 1027(READ_FIRST) | W |   | 256 x 1027(WRITE_FIRST) |   | R | Port A and B     | 1      | 14     |                 | 
|bus_write                           | buff_wdata/mem_reg | 256 x 1152(READ_FIRST) | W |   | 256 x 1152(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     |                 | 
|bus_read/buff_rdata                 | mem_reg            | 256 x 1027(READ_FIRST) | W |   | 256 x 1027(WRITE_FIRST) |   | R | Port A and B     | 1      | 14     |                 | 
|\gmem0_m_axi_U/bus_read /buff_rdata | mem_reg            | 256 x 1027(READ_FIRST) | W |   | 256 x 1027(WRITE_FIRST) |   | R | Port A and B     | 1      | 14     |                 | 
+------------------------------------+--------------------+------------------------+---+---+-------------------------+---+---+------------------+--------+--------+-----------------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

DSP: Preliminary Mapping Report (see note below. The ' indicates corresponding REG is set)
+-----------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name                                          | DSP Mapping      | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+-----------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|krnl_vaddmul                                         | A2*B             | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|krnl_vaddmul                                         | (PCIN>>17)+A*B   | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|krnl_vaddmul                                         | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|krnl_vaddmul                                         | (PCIN>>17)+A2*B  | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|krnl_vaddmul                                         | A2*B             | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|krnl_vaddmul                                         | (PCIN>>17)+A*B   | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|krnl_vaddmul                                         | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|krnl_vaddmul                                         | (PCIN>>17)+A2*B  | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|krnl_vaddmul                                         | A2*B             | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|krnl_vaddmul                                         | (PCIN>>17)+A*B   | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|krnl_vaddmul                                         | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|krnl_vaddmul                                         | (PCIN>>17)+A2*B  | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|krnl_vaddmul                                         | A2*B             | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|krnl_vaddmul                                         | (PCIN>>17)+A*B   | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|krnl_vaddmul                                         | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|krnl_vaddmul                                         | (PCIN>>17)+A2*B  | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|krnl_vaddmul                                         | A2*B             | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|krnl_vaddmul                                         | (PCIN>>17)+A*B   | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|krnl_vaddmul                                         | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|krnl_vaddmul                                         | (PCIN>>17)+A2*B  | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|krnl_vaddmul                                         | A2*B             | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|krnl_vaddmul                                         | (PCIN>>17)+A*B   | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|krnl_vaddmul                                         | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|krnl_vaddmul                                         | (PCIN>>17)+A2*B  | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|krnl_vaddmul                                         | A2*B             | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|krnl_vaddmul                                         | (PCIN>>17)+A*B   | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|krnl_vaddmul                                         | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|krnl_vaddmul                                         | (PCIN>>17)+A2*B  | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|krnl_vaddmul                                         | A2*B             | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|krnl_vaddmul                                         | (PCIN>>17)+A*B   | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|krnl_vaddmul                                         | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|krnl_vaddmul                                         | (PCIN>>17)+A2*B  | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|krnl_vaddmul                                         | A2*B             | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|krnl_vaddmul                                         | (PCIN>>17)+A*B   | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|krnl_vaddmul                                         | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|krnl_vaddmul                                         | (PCIN>>17)+A2*B  | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|krnl_vaddmul                                         | A2*B             | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|krnl_vaddmul                                         | (PCIN>>17)+A*B   | 15     | 15     | -      | -      | 48     | 0    | 0    | -    | -    | -     | 0    | 1    | 
|krnl_vaddmul                                         | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|krnl_vaddmul                                         | (PCIN>>17)+A2*B  | 18     | 15     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|krnl_vaddmul_krnl_vaddmul_Pipeline_L_vops_vops1__GB2 | (A2*(B:0x4c))'   | 27     | 8      | -      | -      | 48     | 1    | 0    | -    | -    | -     | 1    | 0    | 
|krnl_vaddmul_krnl_vaddmul_Pipeline_L_vops_vops1__GB2 | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|krnl_vaddmul_krnl_vaddmul_Pipeline_L_vops_vops1__GB2 | (PCIN>>17)+A*B2  | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|krnl_vaddmul_krnl_vaddmul_Pipeline_L_vops_vops1__GB2 | A2*B''           | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|krnl_vaddmul_krnl_vaddmul_Pipeline_L_vops_vops1__GB2 | (PCIN>>17)+A2*B2 | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|krnl_vaddmul_krnl_vaddmul_Pipeline_L_vops_vops1__GB2 | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|krnl_vaddmul_krnl_vaddmul_Pipeline_L_vops_vops1__GB2 | (PCIN>>17)+A*B2  | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|krnl_vaddmul_krnl_vaddmul_Pipeline_L_vops_vops1__GB2 | A2*B''           | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|krnl_vaddmul_krnl_vaddmul_Pipeline_L_vops_vops1__GB2 | (PCIN>>17)+A2*B2 | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|krnl_vaddmul_krnl_vaddmul_Pipeline_L_vops_vops1__GB2 | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|krnl_vaddmul_krnl_vaddmul_Pipeline_L_vops_vops1__GB2 | (PCIN>>17)+A*B2  | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|krnl_vaddmul_krnl_vaddmul_Pipeline_L_vops_vops1__GB2 | A2*B''           | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|krnl_vaddmul_krnl_vaddmul_Pipeline_L_vops_vops1__GB2 | (PCIN>>17)+A2*B2 | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|krnl_vaddmul_krnl_vaddmul_Pipeline_L_vops_vops1__GB2 | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|krnl_vaddmul_krnl_vaddmul_Pipeline_L_vops_vops1__GB2 | (PCIN>>17)+A*B2  | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|krnl_vaddmul_krnl_vaddmul_Pipeline_L_vops_vops1__GB2 | A2*B''           | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|krnl_vaddmul_krnl_vaddmul_Pipeline_L_vops_vops1__GB2 | (PCIN>>17)+A2*B2 | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|krnl_vaddmul_krnl_vaddmul_Pipeline_L_vops_vops1__GB2 | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|krnl_vaddmul_krnl_vaddmul_Pipeline_L_vops_vops1__GB2 | (PCIN>>17)+A*B2  | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|krnl_vaddmul_krnl_vaddmul_Pipeline_L_vops_vops1__GB2 | A2*B''           | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|krnl_vaddmul_krnl_vaddmul_Pipeline_L_vops_vops1__GB2 | (PCIN>>17)+A2*B2 | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|krnl_vaddmul_krnl_vaddmul_Pipeline_L_vops_vops1__GB2 | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|krnl_vaddmul_krnl_vaddmul_Pipeline_L_vops_vops1__GB2 | (PCIN>>17)+A*B2  | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|krnl_vaddmul_krnl_vaddmul_Pipeline_L_vops_vops1__GB2 | A2*B''           | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|krnl_vaddmul_krnl_vaddmul_Pipeline_L_vops_vops1__GB2 | (PCIN>>17)+A2*B2 | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|krnl_vaddmul_krnl_vaddmul_Pipeline_L_vops_vops1__GB2 | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|krnl_vaddmul_krnl_vaddmul_Pipeline_L_vops_vops1__GB2 | (PCIN>>17)+A*B2  | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|krnl_vaddmul_krnl_vaddmul_Pipeline_L_vops_vops1__GB2 | A2*B''           | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|krnl_vaddmul_krnl_vaddmul_Pipeline_L_vops_vops1__GB2 | (PCIN>>17)+A2*B2 | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|krnl_vaddmul_krnl_vaddmul_Pipeline_L_vops_vops1__GB2 | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|krnl_vaddmul_krnl_vaddmul_Pipeline_L_vops_vops1__GB2 | (PCIN>>17)+A*B2  | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|krnl_vaddmul_krnl_vaddmul_Pipeline_L_vops_vops1__GB2 | A2*B''           | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|krnl_vaddmul_krnl_vaddmul_Pipeline_L_vops_vops1__GB2 | (PCIN>>17)+A2*B2 | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|krnl_vaddmul_krnl_vaddmul_Pipeline_L_vops_vops1__GB2 | A''*B            | 18     | 15     | -      | -      | 48     | 2    | 0    | -    | -    | -     | 0    | 0    | 
|krnl_vaddmul_krnl_vaddmul_Pipeline_L_vops_vops1__GB2 | (PCIN>>17)+A*B2  | 15     | 15     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|krnl_vaddmul_krnl_vaddmul_Pipeline_L_vops_vops1__GB2 | A2*B''           | 18     | 18     | -      | -      | 48     | 1    | 2    | -    | -    | -     | 0    | 0    | 
|krnl_vaddmul_krnl_vaddmul_Pipeline_L_vops_vops1__GB2 | (PCIN>>17)+A2*B2 | 18     | 15     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
|krnl_vaddmul__GCB2                                   | A2*(B:0x6bcb)    | 16     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|krnl_vaddmul__GCB2                                   | (PCIN>>17)+A*B2  | 17     | 16     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|krnl_vaddmul__GCB2                                   | A2*(B:0x6bcb)    | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|krnl_vaddmul__GCB2                                   | (PCIN>>17)+A2*B  | 18     | 17     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 1    | 
|krnl_vaddmul__GCB2                                   | A2*B             | 18     | 16     | -      | -      | 48     | 1    | 0    | -    | -    | -     | 0    | 0    | 
|krnl_vaddmul__GCB2                                   | (PCIN>>17)+A*B2  | 16     | 12     | -      | -      | 48     | 0    | 1    | -    | -    | -     | 0    | 1    | 
|krnl_vaddmul__GCB2                                   | A2*B2            | 18     | 18     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 0    | 
|krnl_vaddmul__GCB2                                   | (PCIN>>17)+A2*B2 | 18     | 12     | -      | -      | 48     | 1    | 1    | -    | -    | -     | 0    | 1    | 
+-----------------------------------------------------+------------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:40 ; elapsed = 00:05:24 . Memory (MB): peak = 4294.883 ; gain = 1064.797 ; free physical = 34809 ; free virtual = 484346
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[1]) is unused and will be removed from module krnl_vaddmul_gmem3_m_axi_reg_slice__1.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[0]) is unused and will be removed from module krnl_vaddmul_gmem3_m_axi_reg_slice__1.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[1]) is unused and will be removed from module krnl_vaddmul_gmem2_m_axi_reg_slice__1.
WARNING: [Synth 8-3332] Sequential element (FSM_sequential_state_reg[0]) is unused and will be removed from module krnl_vaddmul_gmem2_m_axi_reg_slice__1.
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
WARNING: [Synth 8-6779] Delay data for wire-load model not found, using default value
INFO: [Common 17-14] Message 'Synth 8-6779' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:02:31 ; elapsed = 00:06:17 . Memory (MB): peak = 4424.562 ; gain = 1194.477 ; free physical = 32459 ; free virtual = 482001
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------------------------------+--------------------+------------------------+---+---+-------------------------+---+---+------------------+--------+--------+-----------------+
|Module Name                         | RTL Object         | PORT A (Depth x Width) | W | R | PORT B (Depth x Width)  | W | R | Ports driving FF | RAMB18 | RAMB36 | Cascade Heights | 
+------------------------------------+--------------------+------------------------+---+---+-------------------------+---+---+------------------+--------+--------+-----------------+
|bus_write                           | buff_wdata/mem_reg | 256 x 1152(READ_FIRST) | W |   | 256 x 1152(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     |                 | 
|bus_write                           | buff_wdata/mem_reg | 256 x 1152(READ_FIRST) | W |   | 256 x 1152(WRITE_FIRST) |   | R | Port A and B     | 0      | 16     |                 | 
|\gmem0_m_axi_U/bus_read /buff_rdata | mem_reg            | 256 x 1027(READ_FIRST) | W |   | 256 x 1027(WRITE_FIRST) |   | R | Port A and B     | 1      | 14     |                 | 
+------------------------------------+--------------------+------------------------+---+---+-------------------------+---+---+------------------+--------+--------+-----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-6779' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/i_0/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:02:47 ; elapsed = 00:07:04 . Memory (MB): peak = 4436.488 ; gain = 1206.402 ; free physical = 31446 ; free virtual = 481058
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
INFO: [Synth 8-7052] The timing for the instance inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem2_m_axi_U/bus_write/buff_wdata/mem_reg_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem3_m_axi_U/bus_write/buff_wdata/mem_reg_15 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_0 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_1 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_2 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_3 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_4 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_5 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_6 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_7 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_8 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_9 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_10 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_11 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_12 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_13 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
INFO: [Synth 8-7052] The timing for the instance inst/gmem0_m_axi_U/bus_read/buff_rdata/mem_reg_14 (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:03:00 ; elapsed = 00:07:20 . Memory (MB): peak = 4450.051 ; gain = 1219.965 ; free physical = 31512 ; free virtual = 481186
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:03:00 ; elapsed = 00:07:20 . Memory (MB): peak = 4450.051 ; gain = 1219.965 ; free physical = 31514 ; free virtual = 481188
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:03:06 ; elapsed = 00:07:26 . Memory (MB): peak = 4450.051 ; gain = 1219.965 ; free physical = 31453 ; free virtual = 481128
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:03:06 ; elapsed = 00:07:26 . Memory (MB): peak = 4450.051 ; gain = 1219.965 ; free physical = 31433 ; free virtual = 481110
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:09 ; elapsed = 00:07:29 . Memory (MB): peak = 4450.051 ; gain = 1219.965 ; free physical = 31393 ; free virtual = 481026
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:10 ; elapsed = 00:07:30 . Memory (MB): peak = 4450.051 ; gain = 1219.965 ; free physical = 31393 ; free virtual = 481027
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+-------------+-----------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name  | RTL Name                                                                                | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+-------------+-----------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_120/icmp_ln61_reg_1450_pp0_iter18_reg_reg[0]  | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_120/icmp_ln57_reg_1411_pp0_iter18_reg_reg[0]  | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_120/icmp_ln57_reg_1411_pp0_iter37_reg_reg[0]  | 18     | 1     | NO           | NO                 | YES               | 0      | 1       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_120/icmp_ln62_reg_1475_pp0_iter18_reg_reg[0]  | 17     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_120/trunc_ln61_reg_1430_pp0_iter19_reg_reg[6] | 19     | 7     | NO           | NO                 | YES               | 0      | 7       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_120/zext_ln61_reg_1438_pp0_iter19_reg_reg[34] | 18     | 35    | NO           | NO                 | YES               | 0      | 35      | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_120/add_ln61_1_reg_1445_pp0_iter19_reg_reg[6] | 18     | 7     | NO           | NO                 | YES               | 0      | 7       | 
|krnl_vaddmul | grp_krnl_vaddmul_Pipeline_L_vops_vops1_fu_120/add_ln62_1_reg_1470_pp0_iter19_reg_reg[6] | 18     | 7     | NO           | NO                 | YES               | 0      | 7       | 
+-------------+-----------------------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+


Dynamic Shift Register Report:
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|Module Name | RTL Name    | Length | Data Width | SRL16E | SRLC32E | Mux F7 | Mux F8 | Mux F9 | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+
|dsrl        | mem_reg[68] | 8      | 8          | 0      | 24      | 16     | 8      | 0      | 
|dsrl__1     | mem_reg[68] | 96     | 96         | 0      | 288     | 192    | 96     | 0      | 
|dsrl__2     | mem_reg[14] | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__3     | mem_reg[68] | 2      | 2          | 0      | 6       | 4      | 2      | 0      | 
|dsrl__4     | mem_reg[15] | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__5     | mem_reg[15] | 1153   | 1153       | 1153   | 0       | 0      | 0      | 0      | 
|dsrl__6     | mem_reg[68] | 8      | 8          | 0      | 24      | 16     | 8      | 0      | 
|dsrl__7     | mem_reg[68] | 96     | 96         | 0      | 288     | 192    | 96     | 0      | 
|dsrl__8     | mem_reg[14] | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__9     | mem_reg[68] | 2      | 2          | 0      | 6       | 4      | 2      | 0      | 
|dsrl__10    | mem_reg[15] | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__11    | mem_reg[15] | 1153   | 1153       | 1153   | 0       | 0      | 0      | 0      | 
|dsrl__12    | mem_reg[68] | 8      | 8          | 0      | 24      | 16     | 8      | 0      | 
|dsrl__13    | mem_reg[68] | 96     | 96         | 0      | 288     | 192    | 96     | 0      | 
|dsrl__14    | mem_reg[14] | 2      | 2          | 2      | 0       | 0      | 0      | 0      | 
|dsrl__15    | mem_reg[68] | 2      | 2          | 0      | 6       | 4      | 2      | 0      | 
|dsrl__16    | mem_reg[15] | 72     | 72         | 72     | 0       | 0      | 0      | 0      | 
|dsrl__17    | mem_reg[15] | 1153   | 1153       | 1153   | 0       | 0      | 0      | 0      | 
+------------+-------------+--------+------------+--------+---------+--------+--------+--------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |CARRY8          |   292|
|2     |DSP_ALU         |    66|
|3     |DSP_A_B_DATA    |    66|
|9     |DSP_C_DATA      |    66|
|11    |DSP_MULTIPLIER  |    66|
|12    |DSP_M_DATA      |    66|
|13    |DSP_OUTPUT      |    66|
|15    |DSP_PREADD      |    66|
|16    |DSP_PREADD_DATA |    66|
|17    |LUT1            |   173|
|18    |LUT2            |  2535|
|19    |LUT3            |  7558|
|20    |LUT4            |  3049|
|21    |LUT5            |  3236|
|22    |LUT6            |  8275|
|23    |MUXF7           |   277|
|24    |RAMB18E2        |     1|
|25    |RAMB36E2        |    46|
|26    |SRL16E          |  2435|
|27    |SRLC32E         |   882|
|28    |FDRE            | 27718|
|29    |FDSE            |   114|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:10 ; elapsed = 00:07:30 . Memory (MB): peak = 4450.051 ; gain = 1219.965 ; free physical = 31393 ; free virtual = 481027
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 13701 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:02:51 ; elapsed = 00:06:25 . Memory (MB): peak = 4453.961 ; gain = 689.352 ; free physical = 34098 ; free virtual = 483732
Synthesis Optimization Complete : Time (s): cpu = 00:03:15 ; elapsed = 00:07:33 . Memory (MB): peak = 4453.961 ; gain = 1223.875 ; free physical = 34182 ; free virtual = 483805
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00.51 ; elapsed = 00:00:00.51 . Memory (MB): peak = 4453.961 ; gain = 0.000 ; free physical = 34333 ; free virtual = 483936
INFO: [Netlist 29-17] Analyzing 635 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 4479.801 ; gain = 0.000 ; free physical = 36864 ; free virtual = 486466
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 66 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 66 instances

Synth Design complete, checksum: c1ef79b0
INFO: [Common 17-83] Releasing license: Synthesis
467 Infos, 239 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:35 ; elapsed = 00:08:18 . Memory (MB): peak = 4479.801 ; gain = 1716.367 ; free physical = 37161 ; free virtual = 486763
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Common 17-1381] The checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_krnl_vaddmul_5_0_synth_1/pfm_dynamic_krnl_vaddmul_5_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 4479.801 ; gain = 0.000 ; free physical = 37083 ; free virtual = 486715
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP pfm_dynamic_krnl_vaddmul_5_0, cache-ID = fa196413af764c18
INFO: [Coretcl 2-1174] Renamed 63 cell refs.
INFO: [Common 17-1381] The checkpoint '/home/ziyuanwang/hbm/Vitis_Accel_Examples/performance/hbm_bandwidth/_x_5core_gmem0023_19.hw.xilinx_u280_xdma_201920_3/link/vivado/vpl/prj/prj.runs/pfm_dynamic_krnl_vaddmul_5_0_synth_1/pfm_dynamic_krnl_vaddmul_5_0.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:11 ; elapsed = 00:00:16 . Memory (MB): peak = 4479.801 ; gain = 0.000 ; free physical = 37043 ; free virtual = 486714
INFO: [runtcl-4] Executing : report_utilization -file pfm_dynamic_krnl_vaddmul_5_0_utilization_synth.rpt -pb pfm_dynamic_krnl_vaddmul_5_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Nov 20 02:31:10 2024...
