<strong>verilog-read-sub-decls-gate</strong> is a compiled Lisp function in `<code>verilog-mode.el</code>'.</br>
</br>
(verilog-read-sub-decls-gate <u>SUBMODDECLS</u> <u>COMMENT</u> <u>SUBMOD</u> <u>END-INST-POINT</u>)</br>
</br>
For `verilog-read-sub-decls', read lines of UDP gate decl until none match.</br>
Inserts the list of signals found.