{
  "name": "core_arch::x86::avx512f::_mm256_maskz_cvttps_epu32",
  "safe": false,
  "callees": {
    "core_arch::x86::__m256::as_f32x8": {
      "safe": true,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {
        "core_arch::simd::f32x8": "Constructor"
      }
    },
    "core_arch::x86::avx512f::vcvttps2udq256": {
      "safe": false,
      "tags": {
        "tags": [],
        "spec": {},
        "docs": []
      },
      "doc": "",
      "adt": {}
    }
  },
  "adts": {
    "core_arch::x86::__m256": [
      "Plain"
    ],
    "core_arch::simd::f32x8": [
      "Plain"
    ],
    "core_arch::simd::u32x8": [
      "Plain"
    ],
    "core_arch::x86::__m256i": [
      "Plain"
    ]
  },
  "path": 8003,
  "span": "/home/gh-zjp-CN/.rustup/toolchains/nightly-2025-12-06-aarch64-unknown-linux-gnu/lib/rustlib/src/rust/library/core/src/../../stdarch/crates/core_arch/src/x86/avx512f.rs:15971:1: 15973:2",
  "src": "pub fn _mm256_maskz_cvttps_epu32(k: __mmask8, a: __m256) -> __m256i {\n    unsafe { transmute(vcvttps2udq256(a.as_f32x8(), u32x8::ZERO, k)) }\n}",
  "mir": "fn core_arch::x86::avx512f::_mm256_maskz_cvttps_epu32(_1: u8, _2: core_arch::x86::__m256) -> core_arch::x86::__m256i {\n    let mut _0: core_arch::x86::__m256i;\n    let mut _3: core_arch::simd::u32x8;\n    let mut _4: core_arch::simd::f32x8;\n    debug k => _1;\n    debug a => _2;\n    bb0: {\n        StorageLive(_3);\n        StorageLive(_4);\n        _4 = core_arch::x86::__m256::as_f32x8(_2) -> [return: bb1, unwind unreachable];\n    }\n    bb1: {\n        _3 = core_arch::x86::avx512f::vcvttps2udq256(move _4, core_arch::simd::u32x8::ZERO, _1) -> [return: bb2, unwind unreachable];\n    }\n    bb2: {\n        StorageDead(_4);\n        _0 = move _3 as core_arch::x86::__m256i;\n        StorageDead(_3);\n        return;\n    }\n}\n",
  "doc": " Convert packed double-precision (32-bit) floating-point elements in a to packed unsigned 32-bit integers with truncation, and store the results in dst using zeromask k (elements are zeroed out when the corresponding mask bit is not set).\n\n [Intel's documentation](https://www.intel.com/content/www/us/en/docs/intrinsics-guide/index.html#text=_mm256_maskz_cvttps_epu32&expand=2001)\n",
  "tags": {
    "tags": [],
    "spec": {},
    "docs": []
  }
}