# EC413_ALU

A Verilog-based 32-bit ALU with parameterized output registers and sequential logic. This project explores hierarchical hardware design, parameterization, and testbench automation using Verilog.

## ðŸ›  Features

- 32-bit Arithmetic Logic Unit (ALU)
- Parameterized full adder using `generate` and `parameter`
- Parameterized register for storing output
- Modular and hierarchical design structure
- Automatic testbench with a variety of test cases
