Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2016.2 (lin64) Build 1577090 Thu Jun  2 16:32:35 MDT 2016
| Date              : Thu Sep 15 05:25:56 2016
| Host              : elegz-laptop running 64-bit Ubuntu 15.04
| Command           : report_timing_summary -warn_on_violation -max_paths 10 -file filter3x3_top_timing_summary_routed.rpt -rpx filter3x3_top_timing_summary_routed.rpx
| Design            : filter3x3_top
| Device            : xcku035-fbva676
| Speed File        : -2  PRODUCTION 1.21 05-25-2016
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 11 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.930        0.000                      0                  842        0.038        0.000                      0                  842        1.924        0.000                       0                   358  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)         Period(ns)      Frequency(MHz)
-----  ------------         ----------      --------------
clk    {0.000 2.778}        5.556           179.986         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                 1.930        0.000                      0                  842        0.038        0.000                      0                  842        1.924        0.000                       0                   358  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :            0  Failing Endpoints,  Worst Slack        1.930ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.038ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.924ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.930ns  (required time - arrival time)
  Source:                 filter3x3/filter2d_buffer_inst/fifo_chain[1].raw_buffer/FIFO18E2_inst/RDCLK
                            (rising edge-triggered cell FIFO18E2 clocked by clk  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            filter3x3/filter2d_buffer_inst/fifo_chain[2].raw_buffer/FIFO18E2_inst/DIN[1]
                            (rising edge-triggered cell FIFO18E2 clocked by clk  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (clk rise@5.556ns - clk rise@0.000ns)
  Data Path Delay:        2.930ns  (logic 1.390ns (47.440%)  route 1.540ns (52.560%))
  Logic Levels:           0  
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.453ns = ( 8.009 - 5.556 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.453ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.361ns (routing 0.002ns, distribution 1.359ns)
  Clock Net Delay (Destination): 1.143ns (routing 0.002ns, distribution 1.141ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.707     0.707 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.799    clock_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.842 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.592    clock_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.675 r  clock_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=392, routed)         1.361     3.036    filter3x3/filter2d_buffer_inst/fifo_chain[1].raw_buffer/clock_IBUF_BUFG
    RAMB18_X5Y18         FIFO18E2                                     r  filter3x3/filter2d_buffer_inst/fifo_chain[1].raw_buffer/FIFO18E2_inst/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y18         FIFO18E2 (Prop_BELI_FIFO18E2_FIFO18E2_FIFO18_0_RDCLK_DOUT[1])
                                                      1.390     4.426 r  filter3x3/filter2d_buffer_inst/fifo_chain[1].raw_buffer/FIFO18E2_inst/DOUT[1]
                         net (fo=5, routed)           1.540     5.966    filter3x3/filter2d_buffer_inst/fifo_chain[2].raw_buffer/D[1]
    RAMB18_X5Y16         FIFO18E2                                     r  filter3x3/filter2d_buffer_inst/fifo_chain[2].raw_buffer/FIFO18E2_inst/DIN[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.556     5.556 r  
    AA13                                              0.000     5.556 r  clock (IN)
                         net (fo=0)                   0.000     5.556    clock_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.495     6.051 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059     6.110    clock_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     6.142 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     6.791    clock_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.866 r  clock_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=392, routed)         1.143     8.009    filter3x3/filter2d_buffer_inst/fifo_chain[2].raw_buffer/clock_IBUF_BUFG
    RAMB18_X5Y16         FIFO18E2                                     r  filter3x3/filter2d_buffer_inst/fifo_chain[2].raw_buffer/FIFO18E2_inst/WRCLK
                         clock pessimism              0.453     8.462    
                         clock uncertainty           -0.035     8.427    
    RAMB18_X5Y16         FIFO18E2 (Setup_BELI_FIFO18E2_FIFO18E2_FIFO18_0_WRCLK_DIN[1])
                                                     -0.531     7.896    filter3x3/filter2d_buffer_inst/fifo_chain[2].raw_buffer/FIFO18E2_inst
  -------------------------------------------------------------------
                         required time                          7.896    
                         arrival time                          -5.966    
  -------------------------------------------------------------------
                         slack                                  1.930    

Slack (MET) :             2.165ns  (required time - arrival time)
  Source:                 filter3x3/filter2d_buffer_inst/fifo_chain[1].raw_buffer/FIFO18E2_inst/RDCLK
                            (rising edge-triggered cell FIFO18E2 clocked by clk  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            filter3x3/filter2d_win_dupl_inst/win_buf_reg[2][0][6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (clk rise@5.556ns - clk rise@0.000ns)
  Data Path Delay:        3.126ns  (logic 1.512ns (48.369%)  route 1.614ns (51.631%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.290ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.359ns = ( 7.915 - 5.556 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.361ns (routing 0.002ns, distribution 1.359ns)
  Clock Net Delay (Destination): 1.049ns (routing 0.002ns, distribution 1.047ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.707     0.707 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.799    clock_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.842 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.592    clock_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.675 r  clock_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=392, routed)         1.361     3.036    filter3x3/filter2d_buffer_inst/fifo_chain[1].raw_buffer/clock_IBUF_BUFG
    RAMB18_X5Y18         FIFO18E2                                     r  filter3x3/filter2d_buffer_inst/fifo_chain[1].raw_buffer/FIFO18E2_inst/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y18         FIFO18E2 (Prop_BELI_FIFO18E2_FIFO18E2_FIFO18_0_RDCLK_DOUT[6])
                                                      1.299     4.335 r  filter3x3/filter2d_buffer_inst/fifo_chain[1].raw_buffer/FIFO18E2_inst/DOUT[6]
                         net (fo=5, routed)           1.198     5.533    filter3x3/filter2d_buffer_inst/fifo_chain[2].raw_buffer/D[6]
    SLICE_X50Y41         LUT3 (Prop_E5LUT_SLICEM_I2_O)
                                                      0.213     5.746 r  filter3x3/filter2d_buffer_inst/fifo_chain[2].raw_buffer/window[2][0][6]_i_1/O
                         net (fo=2, routed)           0.416     6.162    filter3x3/filter2d_win_dupl_inst/D[6]
    SLICE_X49Y39         FDCE                                         r  filter3x3/filter2d_win_dupl_inst/win_buf_reg[2][0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.556     5.556 r  
    AA13                                              0.000     5.556 r  clock (IN)
                         net (fo=0)                   0.000     5.556    clock_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.495     6.051 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059     6.110    clock_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     6.142 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     6.791    clock_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.866 r  clock_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=392, routed)         1.049     7.915    filter3x3/filter2d_win_dupl_inst/clock_IBUF_BUFG
    SLICE_X49Y39         FDCE                                         r  filter3x3/filter2d_win_dupl_inst/win_buf_reg[2][0][6]/C
                         clock pessimism              0.387     8.302    
                         clock uncertainty           -0.035     8.267    
    SLICE_X49Y39         FDCE (Setup_GFF_SLICEL_C_D)
                                                      0.060     8.327    filter3x3/filter2d_win_dupl_inst/win_buf_reg[2][0][6]
  -------------------------------------------------------------------
                         required time                          8.327    
                         arrival time                          -6.162    
  -------------------------------------------------------------------
                         slack                                  2.165    

Slack (MET) :             2.173ns  (required time - arrival time)
  Source:                 filter3x3/filter2d_buffer_inst/fifo_chain[1].raw_buffer/FIFO18E2_inst/RDCLK
                            (rising edge-triggered cell FIFO18E2 clocked by clk  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            filter3x3/filter2d_win_dupl_inst/window_reg[2][0][6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (clk rise@5.556ns - clk rise@0.000ns)
  Data Path Delay:        3.123ns  (logic 1.512ns (48.415%)  route 1.611ns (51.585%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.288ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.361ns = ( 7.917 - 5.556 ) 
    Source Clock Delay      (SCD):    3.036ns
    Clock Pessimism Removal (CPR):    0.387ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.361ns (routing 0.002ns, distribution 1.359ns)
  Clock Net Delay (Destination): 1.051ns (routing 0.002ns, distribution 1.049ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.707     0.707 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.799    clock_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.842 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.592    clock_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.675 r  clock_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=392, routed)         1.361     3.036    filter3x3/filter2d_buffer_inst/fifo_chain[1].raw_buffer/clock_IBUF_BUFG
    RAMB18_X5Y18         FIFO18E2                                     r  filter3x3/filter2d_buffer_inst/fifo_chain[1].raw_buffer/FIFO18E2_inst/RDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X5Y18         FIFO18E2 (Prop_BELI_FIFO18E2_FIFO18E2_FIFO18_0_RDCLK_DOUT[6])
                                                      1.299     4.335 r  filter3x3/filter2d_buffer_inst/fifo_chain[1].raw_buffer/FIFO18E2_inst/DOUT[6]
                         net (fo=5, routed)           1.198     5.533    filter3x3/filter2d_buffer_inst/fifo_chain[2].raw_buffer/D[6]
    SLICE_X50Y41         LUT3 (Prop_E5LUT_SLICEM_I2_O)
                                                      0.213     5.746 r  filter3x3/filter2d_buffer_inst/fifo_chain[2].raw_buffer/window[2][0][6]_i_1/O
                         net (fo=2, routed)           0.413     6.159    filter3x3/filter2d_win_dupl_inst/D[6]
    SLICE_X49Y39         FDCE                                         r  filter3x3/filter2d_win_dupl_inst/window_reg[2][0][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.556     5.556 r  
    AA13                                              0.000     5.556 r  clock (IN)
                         net (fo=0)                   0.000     5.556    clock_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.495     6.051 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059     6.110    clock_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     6.142 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     6.791    clock_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.866 r  clock_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=392, routed)         1.051     7.917    filter3x3/filter2d_win_dupl_inst/clock_IBUF_BUFG
    SLICE_X49Y39         FDCE                                         r  filter3x3/filter2d_win_dupl_inst/window_reg[2][0][6]/C
                         clock pessimism              0.387     8.304    
                         clock uncertainty           -0.035     8.269    
    SLICE_X49Y39         FDCE (Setup_DFF2_SLICEL_C_D)
                                                      0.063     8.332    filter3x3/filter2d_win_dupl_inst/window_reg[2][0][6]
  -------------------------------------------------------------------
                         required time                          8.332    
                         arrival time                          -6.159    
  -------------------------------------------------------------------
                         slack                                  2.173    

Slack (MET) :             2.177ns  (required time - arrival time)
  Source:                 filter3x3/filter2d_win_dupl_inst/window_reg[1][0][4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            p_0_out__3/DSP_OUTPUT_INST/ALU_OUT[10]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (clk rise@5.556ns - clk rise@0.000ns)
  Data Path Delay:        2.869ns  (logic 2.287ns (79.714%)  route 0.582ns (20.286%))
  Logic Levels:           5  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.356ns = ( 7.912 - 5.556 ) 
    Source Clock Delay      (SCD):    2.903ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.228ns (routing 0.002ns, distribution 1.226ns)
  Clock Net Delay (Destination): 1.046ns (routing 0.002ns, distribution 1.044ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.707     0.707 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.799    clock_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.842 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.592    clock_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.675 r  clock_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=392, routed)         1.228     2.903    filter3x3/filter2d_win_dupl_inst/clock_IBUF_BUFG
    SLICE_X50Y38         FDCE                                         r  filter3x3/filter2d_win_dupl_inst/window_reg[1][0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y38         FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     3.020 f  filter3x3/filter2d_win_dupl_inst/window_reg[1][0][4]/Q
                         net (fo=2, routed)           0.582     3.602    p_0_out__3/A[4]
    DSP48E2_X8Y17        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[4]_A2_DATA[4])
                                                      0.337     3.939 r  p_0_out__3/DSP_A_B_DATA_INST/A2_DATA[4]
                         net (fo=1, routed)           0.000     3.939    p_0_out__3/DSP_A_B_DATA.A2_DATA<4>
    DSP48E2_X8Y17        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[4]_A2A1[4])
                                                      0.155     4.094 r  p_0_out__3/DSP_PREADD_DATA_INST/A2A1[4]
                         net (fo=1, routed)           0.000     4.094    p_0_out__3/DSP_PREADD_DATA.A2A1<4>
    DSP48E2_X8Y17        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[4]_U[10])
                                                      0.866     4.960 f  p_0_out__3/DSP_MULTIPLIER_INST/U[10]
                         net (fo=1, routed)           0.000     4.960    p_0_out__3/DSP_MULTIPLIER.U<10>
    DSP48E2_X8Y17        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[10]_U_DATA[10])
                                                      0.110     5.070 r  p_0_out__3/DSP_M_DATA_INST/U_DATA[10]
                         net (fo=1, routed)           0.000     5.070    p_0_out__3/DSP_M_DATA.U_DATA<10>
    DSP48E2_X8Y17        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[10]_ALU_OUT[10])
                                                      0.702     5.772 r  p_0_out__3/DSP_ALU_INST/ALU_OUT[10]
                         net (fo=1, routed)           0.000     5.772    p_0_out__3/DSP_ALU.ALU_OUT<10>
    DSP48E2_X8Y17        DSP_OUTPUT                                   r  p_0_out__3/DSP_OUTPUT_INST/ALU_OUT[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.556     5.556 r  
    AA13                                              0.000     5.556 r  clock (IN)
                         net (fo=0)                   0.000     5.556    clock_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.495     6.051 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059     6.110    clock_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     6.142 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     6.791    clock_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.866 r  clock_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=392, routed)         1.046     7.912    p_0_out__3/CLK
    DSP48E2_X8Y17        DSP_OUTPUT                                   r  p_0_out__3/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.383     8.295    
                         clock uncertainty           -0.035     8.259    
    DSP48E2_X8Y17        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[10])
                                                     -0.310     7.949    p_0_out__3/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          7.949    
                         arrival time                          -5.772    
  -------------------------------------------------------------------
                         slack                                  2.177    

Slack (MET) :             2.177ns  (required time - arrival time)
  Source:                 filter3x3/filter2d_win_dupl_inst/window_reg[1][0][4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            p_0_out__3/DSP_OUTPUT_INST/ALU_OUT[11]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (clk rise@5.556ns - clk rise@0.000ns)
  Data Path Delay:        2.869ns  (logic 2.287ns (79.714%)  route 0.582ns (20.286%))
  Logic Levels:           5  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.356ns = ( 7.912 - 5.556 ) 
    Source Clock Delay      (SCD):    2.903ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.228ns (routing 0.002ns, distribution 1.226ns)
  Clock Net Delay (Destination): 1.046ns (routing 0.002ns, distribution 1.044ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.707     0.707 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.799    clock_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.842 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.592    clock_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.675 r  clock_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=392, routed)         1.228     2.903    filter3x3/filter2d_win_dupl_inst/clock_IBUF_BUFG
    SLICE_X50Y38         FDCE                                         r  filter3x3/filter2d_win_dupl_inst/window_reg[1][0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y38         FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     3.020 f  filter3x3/filter2d_win_dupl_inst/window_reg[1][0][4]/Q
                         net (fo=2, routed)           0.582     3.602    p_0_out__3/A[4]
    DSP48E2_X8Y17        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[4]_A2_DATA[4])
                                                      0.337     3.939 r  p_0_out__3/DSP_A_B_DATA_INST/A2_DATA[4]
                         net (fo=1, routed)           0.000     3.939    p_0_out__3/DSP_A_B_DATA.A2_DATA<4>
    DSP48E2_X8Y17        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[4]_A2A1[4])
                                                      0.155     4.094 r  p_0_out__3/DSP_PREADD_DATA_INST/A2A1[4]
                         net (fo=1, routed)           0.000     4.094    p_0_out__3/DSP_PREADD_DATA.A2A1<4>
    DSP48E2_X8Y17        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[4]_U[11])
                                                      0.866     4.960 f  p_0_out__3/DSP_MULTIPLIER_INST/U[11]
                         net (fo=1, routed)           0.000     4.960    p_0_out__3/DSP_MULTIPLIER.U<11>
    DSP48E2_X8Y17        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[11]_U_DATA[11])
                                                      0.110     5.070 r  p_0_out__3/DSP_M_DATA_INST/U_DATA[11]
                         net (fo=1, routed)           0.000     5.070    p_0_out__3/DSP_M_DATA.U_DATA<11>
    DSP48E2_X8Y17        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[11]_ALU_OUT[11])
                                                      0.702     5.772 r  p_0_out__3/DSP_ALU_INST/ALU_OUT[11]
                         net (fo=1, routed)           0.000     5.772    p_0_out__3/DSP_ALU.ALU_OUT<11>
    DSP48E2_X8Y17        DSP_OUTPUT                                   r  p_0_out__3/DSP_OUTPUT_INST/ALU_OUT[11]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.556     5.556 r  
    AA13                                              0.000     5.556 r  clock (IN)
                         net (fo=0)                   0.000     5.556    clock_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.495     6.051 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059     6.110    clock_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     6.142 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     6.791    clock_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.866 r  clock_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=392, routed)         1.046     7.912    p_0_out__3/CLK
    DSP48E2_X8Y17        DSP_OUTPUT                                   r  p_0_out__3/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.383     8.295    
                         clock uncertainty           -0.035     8.259    
    DSP48E2_X8Y17        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[11])
                                                     -0.310     7.949    p_0_out__3/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          7.949    
                         arrival time                          -5.772    
  -------------------------------------------------------------------
                         slack                                  2.177    

Slack (MET) :             2.177ns  (required time - arrival time)
  Source:                 filter3x3/filter2d_win_dupl_inst/window_reg[1][0][4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            p_0_out__3/DSP_OUTPUT_INST/ALU_OUT[12]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (clk rise@5.556ns - clk rise@0.000ns)
  Data Path Delay:        2.869ns  (logic 2.287ns (79.714%)  route 0.582ns (20.286%))
  Logic Levels:           5  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.356ns = ( 7.912 - 5.556 ) 
    Source Clock Delay      (SCD):    2.903ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.228ns (routing 0.002ns, distribution 1.226ns)
  Clock Net Delay (Destination): 1.046ns (routing 0.002ns, distribution 1.044ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.707     0.707 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.799    clock_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.842 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.592    clock_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.675 r  clock_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=392, routed)         1.228     2.903    filter3x3/filter2d_win_dupl_inst/clock_IBUF_BUFG
    SLICE_X50Y38         FDCE                                         r  filter3x3/filter2d_win_dupl_inst/window_reg[1][0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y38         FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     3.020 f  filter3x3/filter2d_win_dupl_inst/window_reg[1][0][4]/Q
                         net (fo=2, routed)           0.582     3.602    p_0_out__3/A[4]
    DSP48E2_X8Y17        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[4]_A2_DATA[4])
                                                      0.337     3.939 r  p_0_out__3/DSP_A_B_DATA_INST/A2_DATA[4]
                         net (fo=1, routed)           0.000     3.939    p_0_out__3/DSP_A_B_DATA.A2_DATA<4>
    DSP48E2_X8Y17        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[4]_A2A1[4])
                                                      0.155     4.094 r  p_0_out__3/DSP_PREADD_DATA_INST/A2A1[4]
                         net (fo=1, routed)           0.000     4.094    p_0_out__3/DSP_PREADD_DATA.A2A1<4>
    DSP48E2_X8Y17        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[4]_U[12])
                                                      0.866     4.960 f  p_0_out__3/DSP_MULTIPLIER_INST/U[12]
                         net (fo=1, routed)           0.000     4.960    p_0_out__3/DSP_MULTIPLIER.U<12>
    DSP48E2_X8Y17        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[12]_U_DATA[12])
                                                      0.110     5.070 r  p_0_out__3/DSP_M_DATA_INST/U_DATA[12]
                         net (fo=1, routed)           0.000     5.070    p_0_out__3/DSP_M_DATA.U_DATA<12>
    DSP48E2_X8Y17        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[12]_ALU_OUT[12])
                                                      0.702     5.772 r  p_0_out__3/DSP_ALU_INST/ALU_OUT[12]
                         net (fo=1, routed)           0.000     5.772    p_0_out__3/DSP_ALU.ALU_OUT<12>
    DSP48E2_X8Y17        DSP_OUTPUT                                   r  p_0_out__3/DSP_OUTPUT_INST/ALU_OUT[12]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.556     5.556 r  
    AA13                                              0.000     5.556 r  clock (IN)
                         net (fo=0)                   0.000     5.556    clock_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.495     6.051 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059     6.110    clock_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     6.142 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     6.791    clock_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.866 r  clock_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=392, routed)         1.046     7.912    p_0_out__3/CLK
    DSP48E2_X8Y17        DSP_OUTPUT                                   r  p_0_out__3/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.383     8.295    
                         clock uncertainty           -0.035     8.259    
    DSP48E2_X8Y17        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[12])
                                                     -0.310     7.949    p_0_out__3/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          7.949    
                         arrival time                          -5.772    
  -------------------------------------------------------------------
                         slack                                  2.177    

Slack (MET) :             2.177ns  (required time - arrival time)
  Source:                 filter3x3/filter2d_win_dupl_inst/window_reg[1][0][4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            p_0_out__3/DSP_OUTPUT_INST/ALU_OUT[13]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (clk rise@5.556ns - clk rise@0.000ns)
  Data Path Delay:        2.869ns  (logic 2.287ns (79.714%)  route 0.582ns (20.286%))
  Logic Levels:           5  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.356ns = ( 7.912 - 5.556 ) 
    Source Clock Delay      (SCD):    2.903ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.228ns (routing 0.002ns, distribution 1.226ns)
  Clock Net Delay (Destination): 1.046ns (routing 0.002ns, distribution 1.044ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.707     0.707 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.799    clock_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.842 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.592    clock_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.675 r  clock_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=392, routed)         1.228     2.903    filter3x3/filter2d_win_dupl_inst/clock_IBUF_BUFG
    SLICE_X50Y38         FDCE                                         r  filter3x3/filter2d_win_dupl_inst/window_reg[1][0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y38         FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     3.020 f  filter3x3/filter2d_win_dupl_inst/window_reg[1][0][4]/Q
                         net (fo=2, routed)           0.582     3.602    p_0_out__3/A[4]
    DSP48E2_X8Y17        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[4]_A2_DATA[4])
                                                      0.337     3.939 r  p_0_out__3/DSP_A_B_DATA_INST/A2_DATA[4]
                         net (fo=1, routed)           0.000     3.939    p_0_out__3/DSP_A_B_DATA.A2_DATA<4>
    DSP48E2_X8Y17        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[4]_A2A1[4])
                                                      0.155     4.094 r  p_0_out__3/DSP_PREADD_DATA_INST/A2A1[4]
                         net (fo=1, routed)           0.000     4.094    p_0_out__3/DSP_PREADD_DATA.A2A1<4>
    DSP48E2_X8Y17        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[4]_U[13])
                                                      0.866     4.960 f  p_0_out__3/DSP_MULTIPLIER_INST/U[13]
                         net (fo=1, routed)           0.000     4.960    p_0_out__3/DSP_MULTIPLIER.U<13>
    DSP48E2_X8Y17        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[13]_U_DATA[13])
                                                      0.110     5.070 r  p_0_out__3/DSP_M_DATA_INST/U_DATA[13]
                         net (fo=1, routed)           0.000     5.070    p_0_out__3/DSP_M_DATA.U_DATA<13>
    DSP48E2_X8Y17        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[13]_ALU_OUT[13])
                                                      0.702     5.772 r  p_0_out__3/DSP_ALU_INST/ALU_OUT[13]
                         net (fo=1, routed)           0.000     5.772    p_0_out__3/DSP_ALU.ALU_OUT<13>
    DSP48E2_X8Y17        DSP_OUTPUT                                   r  p_0_out__3/DSP_OUTPUT_INST/ALU_OUT[13]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.556     5.556 r  
    AA13                                              0.000     5.556 r  clock (IN)
                         net (fo=0)                   0.000     5.556    clock_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.495     6.051 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059     6.110    clock_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     6.142 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     6.791    clock_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.866 r  clock_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=392, routed)         1.046     7.912    p_0_out__3/CLK
    DSP48E2_X8Y17        DSP_OUTPUT                                   r  p_0_out__3/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.383     8.295    
                         clock uncertainty           -0.035     8.259    
    DSP48E2_X8Y17        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[13])
                                                     -0.310     7.949    p_0_out__3/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          7.949    
                         arrival time                          -5.772    
  -------------------------------------------------------------------
                         slack                                  2.177    

Slack (MET) :             2.177ns  (required time - arrival time)
  Source:                 filter3x3/filter2d_win_dupl_inst/window_reg[1][0][4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            p_0_out__3/DSP_OUTPUT_INST/ALU_OUT[14]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (clk rise@5.556ns - clk rise@0.000ns)
  Data Path Delay:        2.869ns  (logic 2.287ns (79.714%)  route 0.582ns (20.286%))
  Logic Levels:           5  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.356ns = ( 7.912 - 5.556 ) 
    Source Clock Delay      (SCD):    2.903ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.228ns (routing 0.002ns, distribution 1.226ns)
  Clock Net Delay (Destination): 1.046ns (routing 0.002ns, distribution 1.044ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.707     0.707 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.799    clock_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.842 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.592    clock_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.675 r  clock_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=392, routed)         1.228     2.903    filter3x3/filter2d_win_dupl_inst/clock_IBUF_BUFG
    SLICE_X50Y38         FDCE                                         r  filter3x3/filter2d_win_dupl_inst/window_reg[1][0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y38         FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     3.020 f  filter3x3/filter2d_win_dupl_inst/window_reg[1][0][4]/Q
                         net (fo=2, routed)           0.582     3.602    p_0_out__3/A[4]
    DSP48E2_X8Y17        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[4]_A2_DATA[4])
                                                      0.337     3.939 r  p_0_out__3/DSP_A_B_DATA_INST/A2_DATA[4]
                         net (fo=1, routed)           0.000     3.939    p_0_out__3/DSP_A_B_DATA.A2_DATA<4>
    DSP48E2_X8Y17        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[4]_A2A1[4])
                                                      0.155     4.094 r  p_0_out__3/DSP_PREADD_DATA_INST/A2A1[4]
                         net (fo=1, routed)           0.000     4.094    p_0_out__3/DSP_PREADD_DATA.A2A1<4>
    DSP48E2_X8Y17        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[4]_U[14])
                                                      0.866     4.960 f  p_0_out__3/DSP_MULTIPLIER_INST/U[14]
                         net (fo=1, routed)           0.000     4.960    p_0_out__3/DSP_MULTIPLIER.U<14>
    DSP48E2_X8Y17        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[14]_U_DATA[14])
                                                      0.110     5.070 r  p_0_out__3/DSP_M_DATA_INST/U_DATA[14]
                         net (fo=1, routed)           0.000     5.070    p_0_out__3/DSP_M_DATA.U_DATA<14>
    DSP48E2_X8Y17        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[14]_ALU_OUT[14])
                                                      0.702     5.772 r  p_0_out__3/DSP_ALU_INST/ALU_OUT[14]
                         net (fo=1, routed)           0.000     5.772    p_0_out__3/DSP_ALU.ALU_OUT<14>
    DSP48E2_X8Y17        DSP_OUTPUT                                   r  p_0_out__3/DSP_OUTPUT_INST/ALU_OUT[14]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.556     5.556 r  
    AA13                                              0.000     5.556 r  clock (IN)
                         net (fo=0)                   0.000     5.556    clock_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.495     6.051 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059     6.110    clock_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     6.142 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     6.791    clock_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.866 r  clock_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=392, routed)         1.046     7.912    p_0_out__3/CLK
    DSP48E2_X8Y17        DSP_OUTPUT                                   r  p_0_out__3/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.383     8.295    
                         clock uncertainty           -0.035     8.259    
    DSP48E2_X8Y17        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[14])
                                                     -0.310     7.949    p_0_out__3/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          7.949    
                         arrival time                          -5.772    
  -------------------------------------------------------------------
                         slack                                  2.177    

Slack (MET) :             2.177ns  (required time - arrival time)
  Source:                 filter3x3/filter2d_win_dupl_inst/window_reg[1][0][4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            p_0_out__3/DSP_OUTPUT_INST/ALU_OUT[15]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (clk rise@5.556ns - clk rise@0.000ns)
  Data Path Delay:        2.869ns  (logic 2.287ns (79.714%)  route 0.582ns (20.286%))
  Logic Levels:           5  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.356ns = ( 7.912 - 5.556 ) 
    Source Clock Delay      (SCD):    2.903ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.228ns (routing 0.002ns, distribution 1.226ns)
  Clock Net Delay (Destination): 1.046ns (routing 0.002ns, distribution 1.044ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.707     0.707 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.799    clock_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.842 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.592    clock_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.675 r  clock_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=392, routed)         1.228     2.903    filter3x3/filter2d_win_dupl_inst/clock_IBUF_BUFG
    SLICE_X50Y38         FDCE                                         r  filter3x3/filter2d_win_dupl_inst/window_reg[1][0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y38         FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     3.020 f  filter3x3/filter2d_win_dupl_inst/window_reg[1][0][4]/Q
                         net (fo=2, routed)           0.582     3.602    p_0_out__3/A[4]
    DSP48E2_X8Y17        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[4]_A2_DATA[4])
                                                      0.337     3.939 r  p_0_out__3/DSP_A_B_DATA_INST/A2_DATA[4]
                         net (fo=1, routed)           0.000     3.939    p_0_out__3/DSP_A_B_DATA.A2_DATA<4>
    DSP48E2_X8Y17        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[4]_A2A1[4])
                                                      0.155     4.094 r  p_0_out__3/DSP_PREADD_DATA_INST/A2A1[4]
                         net (fo=1, routed)           0.000     4.094    p_0_out__3/DSP_PREADD_DATA.A2A1<4>
    DSP48E2_X8Y17        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[4]_U[15])
                                                      0.866     4.960 f  p_0_out__3/DSP_MULTIPLIER_INST/U[15]
                         net (fo=1, routed)           0.000     4.960    p_0_out__3/DSP_MULTIPLIER.U<15>
    DSP48E2_X8Y17        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[15]_U_DATA[15])
                                                      0.110     5.070 r  p_0_out__3/DSP_M_DATA_INST/U_DATA[15]
                         net (fo=1, routed)           0.000     5.070    p_0_out__3/DSP_M_DATA.U_DATA<15>
    DSP48E2_X8Y17        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[15]_ALU_OUT[15])
                                                      0.702     5.772 r  p_0_out__3/DSP_ALU_INST/ALU_OUT[15]
                         net (fo=1, routed)           0.000     5.772    p_0_out__3/DSP_ALU.ALU_OUT<15>
    DSP48E2_X8Y17        DSP_OUTPUT                                   r  p_0_out__3/DSP_OUTPUT_INST/ALU_OUT[15]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.556     5.556 r  
    AA13                                              0.000     5.556 r  clock (IN)
                         net (fo=0)                   0.000     5.556    clock_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.495     6.051 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059     6.110    clock_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     6.142 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     6.791    clock_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.866 r  clock_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=392, routed)         1.046     7.912    p_0_out__3/CLK
    DSP48E2_X8Y17        DSP_OUTPUT                                   r  p_0_out__3/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.383     8.295    
                         clock uncertainty           -0.035     8.259    
    DSP48E2_X8Y17        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[15])
                                                     -0.310     7.949    p_0_out__3/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          7.949    
                         arrival time                          -5.772    
  -------------------------------------------------------------------
                         slack                                  2.177    

Slack (MET) :             2.177ns  (required time - arrival time)
  Source:                 filter3x3/filter2d_win_dupl_inst/window_reg[1][0][4]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            p_0_out__3/DSP_OUTPUT_INST/ALU_OUT[16]
                            (rising edge-triggered cell DSP_OUTPUT clocked by clk  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.556ns  (clk rise@5.556ns - clk rise@0.000ns)
  Data Path Delay:        2.869ns  (logic 2.287ns (79.714%)  route 0.582ns (20.286%))
  Logic Levels:           5  (DSP_A_B_DATA=1 DSP_ALU=1 DSP_M_DATA=1 DSP_MULTIPLIER=1 DSP_PREADD_DATA=1)
  Clock Path Skew:        -0.164ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.356ns = ( 7.912 - 5.556 ) 
    Source Clock Delay      (SCD):    2.903ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      1.228ns (routing 0.002ns, distribution 1.226ns)
  Clock Net Delay (Destination): 1.046ns (routing 0.002ns, distribution 1.044ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.707     0.707 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.092     0.799    clock_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.043     0.842 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.750     1.592    clock_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.083     1.675 r  clock_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=392, routed)         1.228     2.903    filter3x3/filter2d_win_dupl_inst/clock_IBUF_BUFG
    SLICE_X50Y38         FDCE                                         r  filter3x3/filter2d_win_dupl_inst/window_reg[1][0][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y38         FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.117     3.020 f  filter3x3/filter2d_win_dupl_inst/window_reg[1][0][4]/Q
                         net (fo=2, routed)           0.582     3.602    p_0_out__3/A[4]
    DSP48E2_X8Y17        DSP_A_B_DATA (Prop_DSP_A_B_DATA_DSP48E2_A[4]_A2_DATA[4])
                                                      0.337     3.939 r  p_0_out__3/DSP_A_B_DATA_INST/A2_DATA[4]
                         net (fo=1, routed)           0.000     3.939    p_0_out__3/DSP_A_B_DATA.A2_DATA<4>
    DSP48E2_X8Y17        DSP_PREADD_DATA (Prop_DSP_PREADD_DATA_DSP48E2_A2_DATA[4]_A2A1[4])
                                                      0.155     4.094 r  p_0_out__3/DSP_PREADD_DATA_INST/A2A1[4]
                         net (fo=1, routed)           0.000     4.094    p_0_out__3/DSP_PREADD_DATA.A2A1<4>
    DSP48E2_X8Y17        DSP_MULTIPLIER (Prop_DSP_MULTIPLIER_DSP48E2_A2A1[4]_U[16])
                                                      0.866     4.960 f  p_0_out__3/DSP_MULTIPLIER_INST/U[16]
                         net (fo=1, routed)           0.000     4.960    p_0_out__3/DSP_MULTIPLIER.U<16>
    DSP48E2_X8Y17        DSP_M_DATA (Prop_DSP_M_DATA_DSP48E2_U[16]_U_DATA[16])
                                                      0.110     5.070 r  p_0_out__3/DSP_M_DATA_INST/U_DATA[16]
                         net (fo=1, routed)           0.000     5.070    p_0_out__3/DSP_M_DATA.U_DATA<16>
    DSP48E2_X8Y17        DSP_ALU (Prop_DSP_ALU_DSP48E2_U_DATA[16]_ALU_OUT[16])
                                                      0.702     5.772 r  p_0_out__3/DSP_ALU_INST/ALU_OUT[16]
                         net (fo=1, routed)           0.000     5.772    p_0_out__3/DSP_ALU.ALU_OUT<16>
    DSP48E2_X8Y17        DSP_OUTPUT                                   r  p_0_out__3/DSP_OUTPUT_INST/ALU_OUT[16]
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        5.556     5.556 r  
    AA13                                              0.000     5.556 r  clock (IN)
                         net (fo=0)                   0.000     5.556    clock_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.495     6.051 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.059     6.110    clock_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.032     6.142 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.649     6.791    clock_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.075     6.866 r  clock_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=392, routed)         1.046     7.912    p_0_out__3/CLK
    DSP48E2_X8Y17        DSP_OUTPUT                                   r  p_0_out__3/DSP_OUTPUT_INST/CLK
                         clock pessimism              0.383     8.295    
                         clock uncertainty           -0.035     8.259    
    DSP48E2_X8Y17        DSP_OUTPUT (Setup_DSP_OUTPUT_DSP48E2_CLK_ALU_OUT[16])
                                                     -0.310     7.949    p_0_out__3/DSP_OUTPUT_INST
  -------------------------------------------------------------------
                         required time                          7.949    
                         arrival time                          -5.772    
  -------------------------------------------------------------------
                         slack                                  2.177    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.038ns  (arrival time - required time)
  Source:                 filter3x3/filter2d_win_dupl_inst/window_reg[2][0][0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            filter3x3/filter2d_win_dupl_inst/window_reg[2][1][0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.173ns  (logic 0.079ns (45.665%)  route 0.094ns (54.335%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.079ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.676ns
    Source Clock Delay      (SCD):    1.244ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Net Delay (Source):      0.506ns (routing 0.002ns, distribution 0.504ns)
  Clock Net Delay (Destination): 0.595ns (routing 0.002ns, distribution 0.593ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.321     0.321 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.346    clock_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.361 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.711    clock_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.738 r  clock_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=392, routed)         0.506     1.244    filter3x3/filter2d_win_dupl_inst/clock_IBUF_BUFG
    SLICE_X50Y38         FDCE                                         r  filter3x3/filter2d_win_dupl_inst/window_reg[2][0][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y38         FDCE (Prop_CFF2_SLICEM_C_Q)
                                                      0.048     1.292 r  filter3x3/filter2d_win_dupl_inst/window_reg[2][0][0]/Q
                         net (fo=2, routed)           0.079     1.371    filter3x3/filter2d_win_dupl_inst/dot_pro_mat_reg[2][0][9][0]
    SLICE_X52Y38         LUT3 (Prop_B6LUT_SLICEM_I0_O)
                                                      0.031     1.402 r  filter3x3/filter2d_win_dupl_inst/window[2][1][0]_i_1/O
                         net (fo=1, routed)           0.015     1.417    filter3x3/filter2d_win_dupl_inst/window[2][1][0]_i_1_n_0
    SLICE_X52Y38         FDCE                                         r  filter3x3/filter2d_win_dupl_inst/window_reg[2][1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.577     0.577 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.619    clock_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.641 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.050    clock_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.081 r  clock_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=392, routed)         0.595     1.676    filter3x3/filter2d_win_dupl_inst/clock_IBUF_BUFG
    SLICE_X52Y38         FDCE                                         r  filter3x3/filter2d_win_dupl_inst/window_reg[2][1][0]/C
                         clock pessimism             -0.353     1.323    
    SLICE_X52Y38         FDCE (Hold_BFF_SLICEM_C_D)
                                                      0.056     1.379    filter3x3/filter2d_win_dupl_inst/window_reg[2][1][0]
  -------------------------------------------------------------------
                         required time                         -1.379    
                         arrival time                           1.417    
  -------------------------------------------------------------------
                         slack                                  0.038    

Slack (MET) :             0.041ns  (arrival time - required time)
  Source:                 filter3x3/filter2d_win_dupl_inst/din_vld_z_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            filter3x3/filter2d_core_inst/dout_vld_z_reg[2]_srl4_filter3x3_filter2d_core_inst_dout_vld_z_reg_c_1/D
                            (rising edge-triggered cell SRL16E clocked by clk  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.223ns  (logic 0.048ns (21.525%)  route 0.175ns (78.475%))
  Logic Levels:           0  
  Clock Path Skew:        0.062ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.694ns
    Source Clock Delay      (SCD):    1.249ns
    Clock Pessimism Removal (CPR):    0.383ns
  Clock Net Delay (Source):      0.511ns (routing 0.002ns, distribution 0.509ns)
  Clock Net Delay (Destination): 0.613ns (routing 0.002ns, distribution 0.611ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.321     0.321 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.346    clock_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.361 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.711    clock_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.738 r  clock_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=392, routed)         0.511     1.249    filter3x3/filter2d_win_dupl_inst/clock_IBUF_BUFG
    SLICE_X50Y45         FDCE                                         r  filter3x3/filter2d_win_dupl_inst/din_vld_z_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y45         FDCE (Prop_GFF2_SLICEM_C_Q)
                                                      0.048     1.297 r  filter3x3/filter2d_win_dupl_inst/din_vld_z_reg[0]/Q
                         net (fo=8, routed)           0.175     1.472    filter3x3/filter2d_core_inst/din_vld_z_reg[0]
    SLICE_X50Y41         SRL16E                                       r  filter3x3/filter2d_core_inst/dout_vld_z_reg[2]_srl4_filter3x3_filter2d_core_inst_dout_vld_z_reg_c_1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.577     0.577 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.619    clock_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.641 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.050    clock_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.081 r  clock_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=392, routed)         0.613     1.694    filter3x3/filter2d_core_inst/clock_IBUF_BUFG
    SLICE_X50Y41         SRL16E                                       r  filter3x3/filter2d_core_inst/dout_vld_z_reg[2]_srl4_filter3x3_filter2d_core_inst_dout_vld_z_reg_c_1/CLK
                         clock pessimism             -0.383     1.311    
    SLICE_X50Y41         SRL16E (Hold_D6LUT_SLICEM_CLK_D)
                                                      0.120     1.431    filter3x3/filter2d_core_inst/dout_vld_z_reg[2]_srl4_filter3x3_filter2d_core_inst_dout_vld_z_reg_c_1
  -------------------------------------------------------------------
                         required time                         -1.431    
                         arrival time                           1.472    
  -------------------------------------------------------------------
                         slack                                  0.041    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 filter3x3/filter2d_buffer_inst/raw_counter_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            filter3x3/filter2d_buffer_inst/raw_counter_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.064ns (58.716%)  route 0.045ns (41.284%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.672ns
    Source Clock Delay      (SCD):    1.244ns
    Clock Pessimism Removal (CPR):    0.423ns
  Clock Net Delay (Source):      0.506ns (routing 0.002ns, distribution 0.504ns)
  Clock Net Delay (Destination): 0.591ns (routing 0.002ns, distribution 0.589ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.321     0.321 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.346    clock_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.361 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.711    clock_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.738 r  clock_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=392, routed)         0.506     1.244    filter3x3/filter2d_buffer_inst/clock_IBUF_BUFG
    SLICE_X50Y50         FDCE                                         r  filter3x3/filter2d_buffer_inst/raw_counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y50         FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.293 r  filter3x3/filter2d_buffer_inst/raw_counter_reg[6]/Q
                         net (fo=7, routed)           0.033     1.326    filter3x3/filter2d_buffer_inst/raw_counter[6]
    SLICE_X50Y50         LUT6 (Prop_A6LUT_SLICEM_I4_O)
                                                      0.015     1.341 r  filter3x3/filter2d_buffer_inst/raw_counter[6]_i_1/O
                         net (fo=1, routed)           0.012     1.353    filter3x3/filter2d_buffer_inst/p_1_in[6]
    SLICE_X50Y50         FDCE                                         r  filter3x3/filter2d_buffer_inst/raw_counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.577     0.577 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.619    clock_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.641 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.050    clock_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.081 r  clock_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=392, routed)         0.591     1.672    filter3x3/filter2d_buffer_inst/clock_IBUF_BUFG
    SLICE_X50Y50         FDCE                                         r  filter3x3/filter2d_buffer_inst/raw_counter_reg[6]/C
                         clock pessimism             -0.423     1.249    
    SLICE_X50Y50         FDCE (Hold_AFF_SLICEM_C_D)
                                                      0.056     1.305    filter3x3/filter2d_buffer_inst/raw_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.305    
                         arrival time                           1.353    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.048ns  (arrival time - required time)
  Source:                 filter3x3/filter2d_win_dupl_inst/bot_mux_addr_reg[1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            filter3x3/filter2d_win_dupl_inst/bot_mux_addr_reg[1][0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.109ns  (logic 0.064ns (58.716%)  route 0.045ns (41.284%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.685ns
    Source Clock Delay      (SCD):    1.249ns
    Clock Pessimism Removal (CPR):    0.431ns
  Clock Net Delay (Source):      0.511ns (routing 0.002ns, distribution 0.509ns)
  Clock Net Delay (Destination): 0.604ns (routing 0.002ns, distribution 0.602ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.321     0.321 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.346    clock_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.361 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.711    clock_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.738 r  clock_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=392, routed)         0.511     1.249    filter3x3/filter2d_win_dupl_inst/clock_IBUF_BUFG
    SLICE_X50Y44         FDCE                                         r  filter3x3/filter2d_win_dupl_inst/bot_mux_addr_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y44         FDCE (Prop_AFF_SLICEM_C_Q)
                                                      0.049     1.298 r  filter3x3/filter2d_win_dupl_inst/bot_mux_addr_reg[1][0]/Q
                         net (fo=9, routed)           0.033     1.331    filter3x3/filter2d_win_dupl_inst/bot_mux_addr_reg[1]
    SLICE_X50Y44         LUT6 (Prop_A6LUT_SLICEM_I5_O)
                                                      0.015     1.346 r  filter3x3/filter2d_win_dupl_inst/bot_mux_addr[1][0]_i_1/O
                         net (fo=1, routed)           0.012     1.358    filter3x3/filter2d_win_dupl_inst/bot_mux_addr[1][0]_i_1_n_0
    SLICE_X50Y44         FDCE                                         r  filter3x3/filter2d_win_dupl_inst/bot_mux_addr_reg[1][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.577     0.577 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.619    clock_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.641 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.050    clock_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.081 r  clock_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=392, routed)         0.604     1.685    filter3x3/filter2d_win_dupl_inst/clock_IBUF_BUFG
    SLICE_X50Y44         FDCE                                         r  filter3x3/filter2d_win_dupl_inst/bot_mux_addr_reg[1][0]/C
                         clock pessimism             -0.431     1.254    
    SLICE_X50Y44         FDCE (Hold_AFF_SLICEM_C_D)
                                                      0.056     1.310    filter3x3/filter2d_win_dupl_inst/bot_mux_addr_reg[1][0]
  -------------------------------------------------------------------
                         required time                         -1.310    
                         arrival time                           1.358    
  -------------------------------------------------------------------
                         slack                                  0.048    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 filter3x3/filter2d_win_dupl_inst/window_reg[0][0][1]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            filter3x3/filter2d_win_dupl_inst/window_reg[0][1][1]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.080ns (45.455%)  route 0.096ns (54.545%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.071ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.674ns
    Source Clock Delay      (SCD):    1.250ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Net Delay (Source):      0.512ns (routing 0.002ns, distribution 0.510ns)
  Clock Net Delay (Destination): 0.593ns (routing 0.002ns, distribution 0.591ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.321     0.321 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.346    clock_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.361 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.711    clock_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.738 r  clock_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=392, routed)         0.512     1.250    filter3x3/filter2d_win_dupl_inst/clock_IBUF_BUFG
    SLICE_X50Y45         FDCE                                         r  filter3x3/filter2d_win_dupl_inst/window_reg[0][0][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y45         FDCE (Prop_DFF2_SLICEM_C_Q)
                                                      0.049     1.299 r  filter3x3/filter2d_win_dupl_inst/window_reg[0][0][1]/Q
                         net (fo=2, routed)           0.080     1.379    filter3x3/filter2d_win_dupl_inst/Q[1]
    SLICE_X52Y45         LUT3 (Prop_D6LUT_SLICEM_I0_O)
                                                      0.031     1.410 r  filter3x3/filter2d_win_dupl_inst/window[0][1][1]_i_1/O
                         net (fo=1, routed)           0.016     1.426    filter3x3/filter2d_win_dupl_inst/window[0][1][1]_i_1_n_0
    SLICE_X52Y45         FDCE                                         r  filter3x3/filter2d_win_dupl_inst/window_reg[0][1][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.577     0.577 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.619    clock_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.641 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.050    clock_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.081 r  clock_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=392, routed)         0.593     1.674    filter3x3/filter2d_win_dupl_inst/clock_IBUF_BUFG
    SLICE_X52Y45         FDCE                                         r  filter3x3/filter2d_win_dupl_inst/window_reg[0][1][1]/C
                         clock pessimism             -0.353     1.321    
    SLICE_X52Y45         FDCE (Hold_DFF_SLICEM_C_D)
                                                      0.056     1.377    filter3x3/filter2d_win_dupl_inst/window_reg[0][1][1]
  -------------------------------------------------------------------
                         required time                         -1.377    
                         arrival time                           1.426    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 filter3x3/filter2d_win_dupl_inst/win_buf_reg[0][0][7]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            filter3x3/filter2d_win_dupl_inst/window_reg[0][1][7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.176ns  (logic 0.081ns (46.023%)  route 0.095ns (53.977%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.672ns
    Source Clock Delay      (SCD):    1.249ns
    Clock Pessimism Removal (CPR):    0.353ns
  Clock Net Delay (Source):      0.511ns (routing 0.002ns, distribution 0.509ns)
  Clock Net Delay (Destination): 0.591ns (routing 0.002ns, distribution 0.589ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.321     0.321 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.346    clock_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.361 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.711    clock_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.738 r  clock_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=392, routed)         0.511     1.249    filter3x3/filter2d_win_dupl_inst/clock_IBUF_BUFG
    SLICE_X50Y45         FDCE                                         r  filter3x3/filter2d_win_dupl_inst/win_buf_reg[0][0][7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y45         FDCE (Prop_EFF_SLICEM_C_Q)
                                                      0.049     1.298 r  filter3x3/filter2d_win_dupl_inst/win_buf_reg[0][0][7]/Q
                         net (fo=2, routed)           0.079     1.377    filter3x3/filter2d_win_dupl_inst/win_buf_reg[0][0][7]
    SLICE_X52Y45         LUT3 (Prop_H6LUT_SLICEM_I2_O)
                                                      0.032     1.409 r  filter3x3/filter2d_win_dupl_inst/window[0][1][7]_i_1/O
                         net (fo=1, routed)           0.016     1.425    filter3x3/filter2d_win_dupl_inst/window[0][1][7]_i_1_n_0
    SLICE_X52Y45         FDCE                                         r  filter3x3/filter2d_win_dupl_inst/window_reg[0][1][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.577     0.577 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.619    clock_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.641 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.050    clock_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.081 r  clock_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=392, routed)         0.591     1.672    filter3x3/filter2d_win_dupl_inst/clock_IBUF_BUFG
    SLICE_X52Y45         FDCE                                         r  filter3x3/filter2d_win_dupl_inst/window_reg[0][1][7]/C
                         clock pessimism             -0.353     1.319    
    SLICE_X52Y45         FDCE (Hold_HFF_SLICEM_C_D)
                                                      0.056     1.375    filter3x3/filter2d_win_dupl_inst/window_reg[0][1][7]
  -------------------------------------------------------------------
                         required time                         -1.375    
                         arrival time                           1.425    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.050ns  (arrival time - required time)
  Source:                 filter3x3/filter2d_win_dupl_inst/window_reg[2][0][5]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            filter3x3/filter2d_core_inst/dot_pro_mat_reg[2][0][7]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.152ns  (logic 0.048ns (31.579%)  route 0.104ns (68.421%))
  Logic Levels:           0  
  Clock Path Skew:        0.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.675ns
    Source Clock Delay      (SCD):    1.244ns
    Clock Pessimism Removal (CPR):    0.384ns
  Clock Net Delay (Source):      0.506ns (routing 0.002ns, distribution 0.504ns)
  Clock Net Delay (Destination): 0.594ns (routing 0.002ns, distribution 0.592ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.321     0.321 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.346    clock_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.361 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.711    clock_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.738 r  clock_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=392, routed)         0.506     1.244    filter3x3/filter2d_win_dupl_inst/clock_IBUF_BUFG
    SLICE_X50Y38         FDCE                                         r  filter3x3/filter2d_win_dupl_inst/window_reg[2][0][5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y38         FDCE (Prop_BFF2_SLICEM_C_Q)
                                                      0.048     1.292 r  filter3x3/filter2d_win_dupl_inst/window_reg[2][0][5]/Q
                         net (fo=2, routed)           0.104     1.396    filter3x3/filter2d_core_inst/Q[5]
    SLICE_X50Y36         FDCE                                         r  filter3x3/filter2d_core_inst/dot_pro_mat_reg[2][0][7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.577     0.577 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.619    clock_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.641 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.050    clock_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.081 r  clock_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=392, routed)         0.594     1.675    filter3x3/filter2d_core_inst/clock_IBUF_BUFG
    SLICE_X50Y36         FDCE                                         r  filter3x3/filter2d_core_inst/dot_pro_mat_reg[2][0][7]/C
                         clock pessimism             -0.384     1.291    
    SLICE_X50Y36         FDCE (Hold_EFF2_SLICEM_C_D)
                                                      0.055     1.346    filter3x3/filter2d_core_inst/dot_pro_mat_reg[2][0][7]
  -------------------------------------------------------------------
                         required time                         -1.346    
                         arrival time                           1.396    
  -------------------------------------------------------------------
                         slack                                  0.050    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 filter3x3/filter2d_win_dupl_inst/window_reg[0][1][6]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            filter3x3/filter2d_win_dupl_inst/window_reg[0][2][6]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.064ns (57.143%)  route 0.048ns (42.857%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.674ns
    Source Clock Delay      (SCD):    1.247ns
    Clock Pessimism Removal (CPR):    0.422ns
  Clock Net Delay (Source):      0.509ns (routing 0.002ns, distribution 0.507ns)
  Clock Net Delay (Destination): 0.593ns (routing 0.002ns, distribution 0.591ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.321     0.321 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.346    clock_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.361 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.711    clock_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.738 r  clock_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=392, routed)         0.509     1.247    filter3x3/filter2d_win_dupl_inst/clock_IBUF_BUFG
    SLICE_X52Y45         FDCE                                         r  filter3x3/filter2d_win_dupl_inst/window_reg[0][1][6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y45         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     1.296 r  filter3x3/filter2d_win_dupl_inst/window_reg[0][1][6]/Q
                         net (fo=2, routed)           0.036     1.332    filter3x3/filter2d_win_dupl_inst/window_reg[0][2][7]_0[6]
    SLICE_X52Y45         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.015     1.347 r  filter3x3/filter2d_win_dupl_inst/window[0][2][6]_i_1/O
                         net (fo=1, routed)           0.012     1.359    filter3x3/filter2d_win_dupl_inst/window[0][2][6]_i_1_n_0
    SLICE_X52Y45         FDCE                                         r  filter3x3/filter2d_win_dupl_inst/window_reg[0][2][6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.577     0.577 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.619    clock_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.641 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.050    clock_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.081 r  clock_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=392, routed)         0.593     1.674    filter3x3/filter2d_win_dupl_inst/clock_IBUF_BUFG
    SLICE_X52Y45         FDCE                                         r  filter3x3/filter2d_win_dupl_inst/window_reg[0][2][6]/C
                         clock pessimism             -0.422     1.252    
    SLICE_X52Y45         FDCE (Hold_AFF_SLICEM_C_D)
                                                      0.056     1.308    filter3x3/filter2d_win_dupl_inst/window_reg[0][2][6]
  -------------------------------------------------------------------
                         required time                         -1.308    
                         arrival time                           1.359    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 filter3x3/filter2d_win_dupl_inst/window_reg[2][1][0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            filter3x3/filter2d_win_dupl_inst/window_reg[2][2][0]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.112ns  (logic 0.064ns (57.143%)  route 0.048ns (42.857%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.005ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.676ns
    Source Clock Delay      (SCD):    1.245ns
    Clock Pessimism Removal (CPR):    0.426ns
  Clock Net Delay (Source):      0.507ns (routing 0.002ns, distribution 0.505ns)
  Clock Net Delay (Destination): 0.595ns (routing 0.002ns, distribution 0.593ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.321     0.321 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.346    clock_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.361 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.711    clock_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.738 r  clock_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=392, routed)         0.507     1.245    filter3x3/filter2d_win_dupl_inst/clock_IBUF_BUFG
    SLICE_X52Y38         FDCE                                         r  filter3x3/filter2d_win_dupl_inst/window_reg[2][1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y38         FDCE (Prop_BFF_SLICEM_C_Q)
                                                      0.049     1.294 r  filter3x3/filter2d_win_dupl_inst/window_reg[2][1][0]/Q
                         net (fo=2, routed)           0.036     1.330    filter3x3/filter2d_win_dupl_inst/window_reg[2][2][7]_0[0]
    SLICE_X52Y38         LUT3 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.015     1.345 r  filter3x3/filter2d_win_dupl_inst/window[2][2][0]_i_1/O
                         net (fo=1, routed)           0.012     1.357    filter3x3/filter2d_win_dupl_inst/window[2][2][0]_i_1_n_0
    SLICE_X52Y38         FDCE                                         r  filter3x3/filter2d_win_dupl_inst/window_reg[2][2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.577     0.577 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.619    clock_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.641 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.050    clock_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.081 r  clock_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=392, routed)         0.595     1.676    filter3x3/filter2d_win_dupl_inst/clock_IBUF_BUFG
    SLICE_X52Y38         FDCE                                         r  filter3x3/filter2d_win_dupl_inst/window_reg[2][2][0]/C
                         clock pessimism             -0.426     1.250    
    SLICE_X52Y38         FDCE (Hold_AFF_SLICEM_C_D)
                                                      0.056     1.306    filter3x3/filter2d_win_dupl_inst/window_reg[2][2][0]
  -------------------------------------------------------------------
                         required time                         -1.306    
                         arrival time                           1.357    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 filter3x3/filter2d_buffer_inst/ending_counter_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.778ns period=5.556ns})
  Destination:            filter3x3/filter2d_buffer_inst/ending_counter_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.778ns period=5.556ns})
  Path Group:             clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk rise@0.000ns - clk rise@0.000ns)
  Data Path Delay:        0.113ns  (logic 0.063ns (55.752%)  route 0.050ns (44.248%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.004ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.679ns
    Source Clock Delay      (SCD):    1.248ns
    Clock Pessimism Removal (CPR):    0.427ns
  Clock Net Delay (Source):      0.510ns (routing 0.002ns, distribution 0.508ns)
  Clock Net Delay (Destination): 0.598ns (routing 0.002ns, distribution 0.596ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.321     0.321 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.025     0.346    clock_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.015     0.361 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.350     0.711    clock_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.027     0.738 r  clock_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=392, routed)         0.510     1.248    filter3x3/filter2d_buffer_inst/clock_IBUF_BUFG
    SLICE_X52Y43         FDCE                                         r  filter3x3/filter2d_buffer_inst/ending_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y43         FDCE (Prop_HFF_SLICEM_C_Q)
                                                      0.048     1.296 r  filter3x3/filter2d_buffer_inst/ending_counter_reg[0]/Q
                         net (fo=7, routed)           0.036     1.332    filter3x3/filter2d_buffer_inst/ending_counter[0]
    SLICE_X52Y43         LUT6 (Prop_G6LUT_SLICEM_I1_O)
                                                      0.015     1.347 r  filter3x3/filter2d_buffer_inst/ending_counter[3]_i_1/O
                         net (fo=1, routed)           0.014     1.361    filter3x3/filter2d_buffer_inst/ending_counter[3]_i_1_n_0
    SLICE_X52Y43         FDCE                                         r  filter3x3/filter2d_buffer_inst/ending_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        0.000     0.000 r  
    AA13                                              0.000     0.000 r  clock (IN)
                         net (fo=0)                   0.000     0.000    clock_IBUF_inst/I
    AA13                 INBUF (Prop_INBUF_HRIO_PAD_O)
                                                      0.577     0.577 r  clock_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.042     0.619    clock_IBUF_inst/OUT
    AA13                 IBUFCTRL (Prop_IBUFCTRL_HRIO_I_O)
                                                      0.022     0.641 r  clock_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.409     1.050    clock_IBUF
    BUFGCE_X1Y0          BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.031     1.081 r  clock_IBUF_BUFG_inst/O
    X2Y0 (CLOCK_ROOT)    net (fo=392, routed)         0.598     1.679    filter3x3/filter2d_buffer_inst/clock_IBUF_BUFG
    SLICE_X52Y43         FDCE                                         r  filter3x3/filter2d_buffer_inst/ending_counter_reg[3]/C
                         clock pessimism             -0.427     1.252    
    SLICE_X52Y43         FDCE (Hold_GFF_SLICEM_C_D)
                                                      0.056     1.308    filter3x3/filter2d_buffer_inst/ending_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.308    
                         arrival time                           1.361    
  -------------------------------------------------------------------
                         slack                                  0.053    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 2.778 }
Period(ns):         5.556
Sources:            { clock }

Check Type        Corner  Lib Pin         Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     FIFO18E2/RDCLK  n/a            1.709         5.556       3.847      RAMB18_X5Y18   filter3x3/filter2d_buffer_inst/fifo_chain[1].raw_buffer/FIFO18E2_inst/RDCLK
Min Period        n/a     FIFO18E2/WRCLK  n/a            1.709         5.556       3.847      RAMB18_X5Y18   filter3x3/filter2d_buffer_inst/fifo_chain[1].raw_buffer/FIFO18E2_inst/WRCLK
Min Period        n/a     FIFO18E2/RDCLK  n/a            1.709         5.556       3.847      RAMB18_X5Y16   filter3x3/filter2d_buffer_inst/fifo_chain[2].raw_buffer/FIFO18E2_inst/RDCLK
Min Period        n/a     FIFO18E2/WRCLK  n/a            1.709         5.556       3.847      RAMB18_X5Y16   filter3x3/filter2d_buffer_inst/fifo_chain[2].raw_buffer/FIFO18E2_inst/WRCLK
Min Period        n/a     BUFGCE/I        n/a            1.379         5.556       4.177      BUFGCE_X1Y0    clock_IBUF_BUFG_inst/I
Min Period        n/a     DSP_OUTPUT/CLK  n/a            1.250         5.556       4.306      DSP48E2_X8Y16  p_0_out/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            1.250         5.556       4.306      DSP48E2_X8Y15  p_0_out__0/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            1.250         5.556       4.306      DSP48E2_X8Y13  p_0_out__1/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            1.250         5.556       4.306      DSP48E2_X8Y14  p_0_out__2/DSP_OUTPUT_INST/CLK
Min Period        n/a     DSP_OUTPUT/CLK  n/a            1.250         5.556       4.306      DSP48E2_X8Y17  p_0_out__3/DSP_OUTPUT_INST/CLK
Low Pulse Width   Slow    FIFO18E2/WRCLK  n/a            0.854         2.778       1.924      RAMB18_X5Y18   filter3x3/filter2d_buffer_inst/fifo_chain[1].raw_buffer/FIFO18E2_inst/WRCLK
Low Pulse Width   Slow    FIFO18E2/RDCLK  n/a            0.854         2.778       1.924      RAMB18_X5Y18   filter3x3/filter2d_buffer_inst/fifo_chain[1].raw_buffer/FIFO18E2_inst/RDCLK
Low Pulse Width   Fast    FIFO18E2/RDCLK  n/a            0.854         2.778       1.924      RAMB18_X5Y18   filter3x3/filter2d_buffer_inst/fifo_chain[1].raw_buffer/FIFO18E2_inst/RDCLK
Low Pulse Width   Slow    FIFO18E2/WRCLK  n/a            0.854         2.778       1.924      RAMB18_X5Y16   filter3x3/filter2d_buffer_inst/fifo_chain[2].raw_buffer/FIFO18E2_inst/WRCLK
Low Pulse Width   Fast    FIFO18E2/WRCLK  n/a            0.854         2.778       1.924      RAMB18_X5Y16   filter3x3/filter2d_buffer_inst/fifo_chain[2].raw_buffer/FIFO18E2_inst/WRCLK
Low Pulse Width   Fast    FIFO18E2/RDCLK  n/a            0.854         2.778       1.924      RAMB18_X5Y16   filter3x3/filter2d_buffer_inst/fifo_chain[2].raw_buffer/FIFO18E2_inst/RDCLK
Low Pulse Width   Fast    FIFO18E2/WRCLK  n/a            0.854         2.778       1.924      RAMB18_X5Y18   filter3x3/filter2d_buffer_inst/fifo_chain[1].raw_buffer/FIFO18E2_inst/WRCLK
Low Pulse Width   Slow    FIFO18E2/RDCLK  n/a            0.854         2.778       1.924      RAMB18_X5Y16   filter3x3/filter2d_buffer_inst/fifo_chain[2].raw_buffer/FIFO18E2_inst/RDCLK
Low Pulse Width   Slow    SRL16E/CLK      n/a            0.558         2.778       2.220      SLICE_X50Y41   filter3x3/filter2d_core_inst/dout_vld_z_reg[2]_srl4_filter3x3_filter2d_core_inst_dout_vld_z_reg_c_1/CLK
Low Pulse Width   Fast    SRL16E/CLK      n/a            0.558         2.778       2.220      SLICE_X50Y41   filter3x3/filter2d_core_inst/dout_vld_z_reg[2]_srl4_filter3x3_filter2d_core_inst_dout_vld_z_reg_c_1/CLK
High Pulse Width  Slow    FIFO18E2/RDCLK  n/a            0.854         2.778       1.924      RAMB18_X5Y16   filter3x3/filter2d_buffer_inst/fifo_chain[2].raw_buffer/FIFO18E2_inst/RDCLK
High Pulse Width  Slow    FIFO18E2/RDCLK  n/a            0.854         2.778       1.924      RAMB18_X5Y18   filter3x3/filter2d_buffer_inst/fifo_chain[1].raw_buffer/FIFO18E2_inst/RDCLK
High Pulse Width  Fast    FIFO18E2/RDCLK  n/a            0.854         2.778       1.924      RAMB18_X5Y18   filter3x3/filter2d_buffer_inst/fifo_chain[1].raw_buffer/FIFO18E2_inst/RDCLK
High Pulse Width  Slow    FIFO18E2/WRCLK  n/a            0.854         2.778       1.924      RAMB18_X5Y18   filter3x3/filter2d_buffer_inst/fifo_chain[1].raw_buffer/FIFO18E2_inst/WRCLK
High Pulse Width  Fast    FIFO18E2/WRCLK  n/a            0.854         2.778       1.924      RAMB18_X5Y18   filter3x3/filter2d_buffer_inst/fifo_chain[1].raw_buffer/FIFO18E2_inst/WRCLK
High Pulse Width  Fast    FIFO18E2/RDCLK  n/a            0.854         2.778       1.924      RAMB18_X5Y16   filter3x3/filter2d_buffer_inst/fifo_chain[2].raw_buffer/FIFO18E2_inst/RDCLK
High Pulse Width  Slow    FIFO18E2/WRCLK  n/a            0.854         2.778       1.924      RAMB18_X5Y16   filter3x3/filter2d_buffer_inst/fifo_chain[2].raw_buffer/FIFO18E2_inst/WRCLK
High Pulse Width  Fast    FIFO18E2/WRCLK  n/a            0.854         2.778       1.924      RAMB18_X5Y16   filter3x3/filter2d_buffer_inst/fifo_chain[2].raw_buffer/FIFO18E2_inst/WRCLK
High Pulse Width  Slow    SRL16E/CLK      n/a            0.558         2.778       2.220      SLICE_X50Y41   filter3x3/filter2d_core_inst/dout_vld_z_reg[2]_srl4_filter3x3_filter2d_core_inst_dout_vld_z_reg_c_1/CLK
High Pulse Width  Fast    SRL16E/CLK      n/a            0.558         2.778       2.220      SLICE_X50Y41   filter3x3/filter2d_core_inst/dout_vld_z_reg[2]_srl4_filter3x3_filter2d_core_inst_dout_vld_z_reg_c_1/CLK



