INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/matus/Documents/VYSOKA SKOLA/6.semester/DE1/Digital-electronics-1/Labs/04-segment/seven-segment display decoder/seven-segment display decoder.srcs/sources_1/new/top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'top'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/matus/Documents/VYSOKA SKOLA/6.semester/DE1/Digital-electronics-1/Labs/04-segment/seven-segment display decoder/seven-segment display decoder.srcs/sim_1/new/tb_top.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'tb_top'
