<stg><name>getStructuringElement<unsigned char,int,int,3,3></name>


<trans_list>

<trans id="150" from="1" to="2">
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="2" to="3">
<condition id="17">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="152" from="3" to="4">
<condition id="20">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="153" from="3" to="5">
<condition id="19">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="155" from="4" to="3">
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="156" from="5" to="2">
<condition id="25">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="5" to="6">
<condition id="26">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="6" to="5">
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="1" bw="0" op_0_bw="0">
<![CDATA[
entry:0  br label %bb31

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="8" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="3" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb31:0  %result_val_0_2_write_assign = phi i8 [ undef, %entry ], [ %result_val2_2, %bb29 ] ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="result_val_0_2_write_assign"/></StgValue>
</operation>

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="4" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb31:1  %result_val_1_0_write_assign = phi i8 [ undef, %entry ], [ %result_val13_2, %bb29 ] ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="result_val_1_0_write_assign"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="5" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb31:2  %result_val_1_1_write_assign = phi i8 [ undef, %entry ], [ %result_val14_2, %bb29 ] ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="result_val_1_1_write_assign"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="6" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb31:3  %result_val_0_1_write_assign = phi i8 [ undef, %entry ], [ %result_val16_2, %bb29 ] ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="result_val_0_1_write_assign"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="7" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb31:4  %result_val_1_2_write_assign = phi i8 [ undef, %entry ], [ %result_val1520_2, %bb29 ] ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="result_val_1_2_write_assign"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb31:5  %result_val_2_0_write_assign = phi i8 [ undef, %entry ], [ %result_val26_2, %bb29 ] ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="result_val_2_0_write_assign"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb31:6  %result_val_0_0_write_assign = phi i8 [ undef, %entry ], [ %result_val_2, %bb29 ] ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="result_val_0_0_write_assign"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb31:7  %result_val_2_1_write_assign = phi i8 [ undef, %entry ], [ %result_val27_2, %bb29 ] ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="result_val_2_1_write_assign"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb31:8  %result_val_2_2_write_assign = phi i8 [ undef, %entry ], [ %result_val28_2, %bb29 ] ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="result_val_2_2_write_assign"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
bb31:9  %i = phi i2 [ 0, %entry ], [ %i_1, %bb29 ]      ; <i2> [#uses=7]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="18" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="13" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb31:10  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="19" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb31:11  %exitcond1 = icmp eq i2 %i, -1                  ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="20" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb31:12  %i_1 = add i2 %i, 1                             ; <i2> [#uses=1]

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb31:13  br i1 %exitcond1, label %return, label %bb26.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="18" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb26.preheader:0  %sel_tmp = icmp eq i2 %i, 1                     ; <i1> [#uses=8]

]]></node>
<StgValue><ssdm name="sel_tmp"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="19" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb26.preheader:1  %sel_tmp31 = icmp ne i2 %i, 0                   ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="sel_tmp31"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="20" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb26.preheader:2  %sel_tmp32 = icmp ne i2 %i, 1                   ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="sel_tmp32"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="21" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb26.preheader:3  %sel_tmp33 = and i1 %sel_tmp31, %sel_tmp32      ; <i1> [#uses=4]

]]></node>
<StgValue><ssdm name="sel_tmp33"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="22" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb26.preheader:4  %sel_tmp34 = icmp eq i2 %i, 0                   ; <i1> [#uses=5]

]]></node>
<StgValue><ssdm name="sel_tmp34"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="23" bw="0" op_0_bw="0">
<![CDATA[
bb26.preheader:5  br label %bb26

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="72" op_0_bw="72" op_1_bw="8">
<![CDATA[
return:0  %mrv = insertvalue %"hls::getStructuringElement<unsigned char, int, int, 3, 3>_ret" undef, i8 %result_val_0_0_write_assign, 0 ; <%"hls::getStructuringElement<unsigned char, int, int, 3, 3>_ret"> [#uses=1]

]]></node>
<StgValue><ssdm name="mrv"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="72" op_0_bw="72" op_1_bw="8">
<![CDATA[
return:1  %mrv_1 = insertvalue %"hls::getStructuringElement<unsigned char, int, int, 3, 3>_ret" %mrv, i8 %result_val_0_1_write_assign, 1 ; <%"hls::getStructuringElement<unsigned char, int, int, 3, 3>_ret"> [#uses=1]

]]></node>
<StgValue><ssdm name="mrv_1"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="143" bw="72" op_0_bw="72" op_1_bw="8">
<![CDATA[
return:2  %mrv_2 = insertvalue %"hls::getStructuringElement<unsigned char, int, int, 3, 3>_ret" %mrv_1, i8 %result_val_0_2_write_assign, 2 ; <%"hls::getStructuringElement<unsigned char, int, int, 3, 3>_ret"> [#uses=1]

]]></node>
<StgValue><ssdm name="mrv_2"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="144" bw="72" op_0_bw="72" op_1_bw="8">
<![CDATA[
return:3  %mrv_3 = insertvalue %"hls::getStructuringElement<unsigned char, int, int, 3, 3>_ret" %mrv_2, i8 %result_val_1_0_write_assign, 3 ; <%"hls::getStructuringElement<unsigned char, int, int, 3, 3>_ret"> [#uses=1]

]]></node>
<StgValue><ssdm name="mrv_3"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="72" op_0_bw="72" op_1_bw="8">
<![CDATA[
return:4  %mrv_4 = insertvalue %"hls::getStructuringElement<unsigned char, int, int, 3, 3>_ret" %mrv_3, i8 %result_val_1_1_write_assign, 4 ; <%"hls::getStructuringElement<unsigned char, int, int, 3, 3>_ret"> [#uses=1]

]]></node>
<StgValue><ssdm name="mrv_4"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="72" op_0_bw="72" op_1_bw="8">
<![CDATA[
return:5  %mrv_5 = insertvalue %"hls::getStructuringElement<unsigned char, int, int, 3, 3>_ret" %mrv_4, i8 %result_val_1_2_write_assign, 5 ; <%"hls::getStructuringElement<unsigned char, int, int, 3, 3>_ret"> [#uses=1]

]]></node>
<StgValue><ssdm name="mrv_5"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="72" op_0_bw="72" op_1_bw="8">
<![CDATA[
return:6  %mrv_6 = insertvalue %"hls::getStructuringElement<unsigned char, int, int, 3, 3>_ret" %mrv_5, i8 %result_val_2_0_write_assign, 6 ; <%"hls::getStructuringElement<unsigned char, int, int, 3, 3>_ret"> [#uses=1]

]]></node>
<StgValue><ssdm name="mrv_6"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="72" op_0_bw="72" op_1_bw="8">
<![CDATA[
return:7  %mrv_7 = insertvalue %"hls::getStructuringElement<unsigned char, int, int, 3, 3>_ret" %mrv_6, i8 %result_val_2_1_write_assign, 7 ; <%"hls::getStructuringElement<unsigned char, int, int, 3, 3>_ret"> [#uses=1]

]]></node>
<StgValue><ssdm name="mrv_7"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="72" op_0_bw="72" op_1_bw="8">
<![CDATA[
return:8  %mrv_8 = insertvalue %"hls::getStructuringElement<unsigned char, int, int, 3, 3>_ret" %mrv_7, i8 %result_val_2_2_write_assign, 8 ; <%"hls::getStructuringElement<unsigned char, int, int, 3, 3>_ret"> [#uses=1]

]]></node>
<StgValue><ssdm name="mrv_8"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="0" op_0_bw="72">
<![CDATA[
return:9  ret %"hls::getStructuringElement<unsigned char, int, int, 3, 3>_ret" %mrv_8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="38" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb26:0  %result_val2_6 = phi i8 [ %newSel3, %bb25_ifconv ], [ %result_val_0_2_write_assign, %bb26.preheader ] ; <i8> [#uses=5]

]]></node>
<StgValue><ssdm name="result_val2_6"/></StgValue>
</operation>

<operation id="39" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb26:1  %result_val13_6 = phi i8 [ %result_val13_5, %bb25_ifconv ], [ %result_val_1_0_write_assign, %bb26.preheader ] ; <i8> [#uses=3]

]]></node>
<StgValue><ssdm name="result_val13_6"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb26:2  %result_val14_6 = phi i8 [ %newSel5, %bb25_ifconv ], [ %result_val_1_1_write_assign, %bb26.preheader ] ; <i8> [#uses=3]

]]></node>
<StgValue><ssdm name="result_val14_6"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb26:3  %result_val16_6 = phi i8 [ %newSel8, %bb25_ifconv ], [ %result_val_0_1_write_assign, %bb26.preheader ] ; <i8> [#uses=4]

]]></node>
<StgValue><ssdm name="result_val16_6"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb26:4  %result_val1520_6 = phi i8 [ %newSel11, %bb25_ifconv ], [ %result_val_1_2_write_assign, %bb26.preheader ] ; <i8> [#uses=4]

]]></node>
<StgValue><ssdm name="result_val1520_6"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb26:5  %result_val26_6 = phi i8 [ %result_val26_5, %bb25_ifconv ], [ %result_val_2_0_write_assign, %bb26.preheader ] ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="result_val26_6"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="31" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb26:6  %result_val_6 = phi i8 [ %newSel13, %bb25_ifconv ], [ %result_val_0_0_write_assign, %bb26.preheader ] ; <i8> [#uses=3]

]]></node>
<StgValue><ssdm name="result_val_6"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb26:7  %result_val27_6 = phi i8 [ %newSel16, %bb25_ifconv ], [ %result_val_2_1_write_assign, %bb26.preheader ] ; <i8> [#uses=4]

]]></node>
<StgValue><ssdm name="result_val27_6"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb26:8  %result_val28_6 = phi i8 [ %newSel17, %bb25_ifconv ], [ %result_val_2_2_write_assign, %bb26.preheader ] ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="result_val28_6"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
bb26:9  %j = phi i2 [ %indvar_next4, %bb25_ifconv ], [ 0, %bb26.preheader ] ; <i2> [#uses=7]

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb26:10  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 3, i64 3, i64 3)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb26:11  %exitcond = icmp eq i2 %j, -1                   ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb26:12  %indvar_next4 = add i2 %j, 1                    ; <i2> [#uses=1]

]]></node>
<StgValue><ssdm name="indvar_next4"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb26:13  br i1 %exitcond, label %bb29, label %bb25_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb25_ifconv:0  %sel_tmp35 = icmp eq i2 %j, 0                   ; <i1> [#uses=2]

]]></node>
<StgValue><ssdm name="sel_tmp35"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb25_ifconv:1  %sel_tmp36 = and i1 %sel_tmp, %sel_tmp35        ; <i1> [#uses=2]

]]></node>
<StgValue><ssdm name="sel_tmp36"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb25_ifconv:2  %sel_tmp37 = and i1 %sel_tmp33, %sel_tmp35      ; <i1> [#uses=3]

]]></node>
<StgValue><ssdm name="sel_tmp37"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb25_ifconv:3  %sel_tmp38 = icmp ne i2 %j, 0                   ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="sel_tmp38"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb25_ifconv:4  %sel_tmp39 = icmp ne i2 %j, 1                   ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="sel_tmp39"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="45" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb25_ifconv:5  %tmp1 = and i1 %sel_tmp38, %sel_tmp39           ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp1"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="46" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb25_ifconv:6  %sel_tmp40 = icmp eq i2 %j, 1                   ; <i1> [#uses=4]

]]></node>
<StgValue><ssdm name="sel_tmp40"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="47" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb25_ifconv:7  %sel_tmp41 = and i1 %sel_tmp34, %sel_tmp40      ; <i1> [#uses=2]

]]></node>
<StgValue><ssdm name="sel_tmp41"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb25_ifconv:9  %sel_tmp43 = and i1 %sel_tmp33, %sel_tmp40      ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="sel_tmp43"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb25_ifconv:10  %tmp_s = or i2 %i, %j                           ; <i2> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb25_ifconv:11  %tmp_97 = icmp eq i2 %tmp_s, 0                  ; <i1> [#uses=3]

]]></node>
<StgValue><ssdm name="tmp_97"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb25_ifconv:12  %or_cond = or i1 %sel_tmp37, %sel_tmp36         ; <i1> [#uses=3]

]]></node>
<StgValue><ssdm name="or_cond"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb25_ifconv:14  %tmp4 = or i1 %tmp1, %sel_tmp40                 ; <i1> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp4"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb25_ifconv:24  %sel_tmp44 = select i1 %sel_tmp36, i8 1, i8 %result_val13_6 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="sel_tmp44"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb25_ifconv:25  %result_val13_5 = select i1 %sel_tmp37, i8 %result_val13_6, i8 %sel_tmp44 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="result_val13_5"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="74" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb25_ifconv:34  %result_val26_5 = select i1 %sel_tmp37, i8 1, i8 %result_val26_6 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="result_val26_5"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="68" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb25_ifconv:8  %sel_tmp42 = and i1 %sel_tmp, %sel_tmp40        ; <i1> [#uses=2]

]]></node>
<StgValue><ssdm name="sel_tmp42"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="53" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb25_ifconv:13  %or_cond9 = or i1 %tmp_97, %sel_tmp43           ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="or_cond9"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb25_ifconv:15  %or_cond1 = and i1 %sel_tmp, %tmp4              ; <i1> [#uses=3]

]]></node>
<StgValue><ssdm name="or_cond1"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb25_ifconv:16  %newSel = select i1 %sel_tmp41, i8 %result_val2_6, i8 1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="newSel"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb25_ifconv:17  %or_cond2 = or i1 %or_cond, %or_cond9           ; <i1> [#uses=6]

]]></node>
<StgValue><ssdm name="or_cond2"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb25_ifconv:18  %newSel1 = select i1 %or_cond1, i8 %result_val2_6, i8 %newSel ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="newSel1"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb25_ifconv:19  %tmp8 = or i1 %sel_tmp, %sel_tmp34              ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp8"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb25_ifconv:20  %or_cond3 = and i1 %tmp4, %tmp8                 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="or_cond3"/></StgValue>
</operation>

<operation id="76" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb25_ifconv:21  %newSel2 = select i1 %or_cond2, i8 %result_val2_6, i8 %newSel1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="newSel2"/></StgValue>
</operation>

<operation id="77" st_id="4" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb25_ifconv:22  %or_cond4 = or i1 %or_cond2, %or_cond3          ; <i1> [#uses=2]

]]></node>
<StgValue><ssdm name="or_cond4"/></StgValue>
</operation>

<operation id="78" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb25_ifconv:23  %newSel3 = select i1 %or_cond4, i8 %newSel2, i8 %result_val2_6 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="newSel3"/></StgValue>
</operation>

<operation id="79" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb25_ifconv:26  %newSel4 = select i1 %sel_tmp42, i8 1, i8 %result_val14_6 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="newSel4"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="67" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb25_ifconv:27  %newSel5 = select i1 %or_cond2, i8 %result_val14_6, i8 %newSel4 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="newSel5"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb25_ifconv:28  %newSel6 = select i1 %sel_tmp41, i8 1, i8 %result_val16_6 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="newSel6"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb25_ifconv:29  %newSel7 = select i1 %or_cond1, i8 %result_val16_6, i8 %newSel6 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="newSel7"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb25_ifconv:30  %newSel8 = select i1 %or_cond2, i8 %result_val16_6, i8 %newSel7 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="newSel8"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb25_ifconv:31  %newSel9 = select i1 %sel_tmp42, i8 %result_val1520_6, i8 1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="newSel9"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb25_ifconv:32  %newSel10 = select i1 %or_cond1, i8 %newSel9, i8 %result_val1520_6 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="newSel10"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb25_ifconv:33  %newSel11 = select i1 %or_cond2, i8 %result_val1520_6, i8 %newSel10 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="newSel11"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="75" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb25_ifconv:35  %newSel12 = select i1 %tmp_97, i8 1, i8 %result_val_6 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="newSel12"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb25_ifconv:36  %newSel13 = select i1 %or_cond, i8 %result_val_6, i8 %newSel12 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="newSel13"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp><literal name="or_cond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="77" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb25_ifconv:37  %newSel14 = select i1 %tmp_97, i8 %result_val27_6, i8 1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="newSel14"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb25_ifconv:38  %newSel15 = select i1 %or_cond, i8 %result_val27_6, i8 %newSel14 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="newSel15"/></StgValue>
</operation>

<operation id="91" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb25_ifconv:39  %newSel16 = select i1 %or_cond2, i8 %newSel15, i8 %result_val27_6 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="newSel16"/></StgValue>
</operation>

<operation id="92" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb25_ifconv:40  %newSel17 = select i1 %or_cond4, i8 %result_val28_6, i8 1 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="newSel17"/></StgValue>
</operation>

<operation id="93" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="0" op_0_bw="0">
<![CDATA[
bb25_ifconv:41  br label %bb26

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="94" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb29:0  %result_val2_2 = phi i8 [ %newSel21, %bb28_ifconv ], [ %result_val2_6, %bb26 ] ; <i8> [#uses=5]

]]></node>
<StgValue><ssdm name="result_val2_2"/></StgValue>
</operation>

<operation id="95" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb29:1  %result_val13_2 = phi i8 [ %result_val13_1, %bb28_ifconv ], [ %result_val13_6, %bb26 ] ; <i8> [#uses=3]

]]></node>
<StgValue><ssdm name="result_val13_2"/></StgValue>
</operation>

<operation id="96" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb29:2  %result_val14_2 = phi i8 [ %newSel23, %bb28_ifconv ], [ %result_val14_6, %bb26 ] ; <i8> [#uses=3]

]]></node>
<StgValue><ssdm name="result_val14_2"/></StgValue>
</operation>

<operation id="97" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb29:3  %result_val16_2 = phi i8 [ %newSel26, %bb28_ifconv ], [ %result_val16_6, %bb26 ] ; <i8> [#uses=4]

]]></node>
<StgValue><ssdm name="result_val16_2"/></StgValue>
</operation>

<operation id="98" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb29:4  %result_val1520_2 = phi i8 [ %newSel29, %bb28_ifconv ], [ %result_val1520_6, %bb26 ] ; <i8> [#uses=4]

]]></node>
<StgValue><ssdm name="result_val1520_2"/></StgValue>
</operation>

<operation id="99" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb29:5  %result_val26_2 = phi i8 [ %result_val26_1, %bb28_ifconv ], [ %result_val26_6, %bb26 ] ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="result_val26_2"/></StgValue>
</operation>

<operation id="100" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb29:6  %result_val_2 = phi i8 [ %newSel31, %bb28_ifconv ], [ %result_val_6, %bb26 ] ; <i8> [#uses=3]

]]></node>
<StgValue><ssdm name="result_val_2"/></StgValue>
</operation>

<operation id="101" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb29:7  %result_val27_2 = phi i8 [ %newSel34, %bb28_ifconv ], [ %result_val27_6, %bb26 ] ; <i8> [#uses=4]

]]></node>
<StgValue><ssdm name="result_val27_2"/></StgValue>
</operation>

<operation id="102" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="8" op_0_bw="8" op_1_bw="0" op_2_bw="8" op_3_bw="0">
<![CDATA[
bb29:8  %result_val28_2 = phi i8 [ %newSel35, %bb28_ifconv ], [ %result_val28_6, %bb26 ] ; <i8> [#uses=2]

]]></node>
<StgValue><ssdm name="result_val28_2"/></StgValue>
</operation>

<operation id="103" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
bb29:9  %indvar = phi i32 [ %indvar_next, %bb28_ifconv ], [ 0, %bb26 ] ; <i32> [#uses=3]

]]></node>
<StgValue><ssdm name="indvar"/></StgValue>
</operation>

<operation id="104" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb29:10  %exitcond5 = icmp eq i32 %indvar, 0             ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="105" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
bb29:11  call void (...)* @_ssdm_op_SpecLoopTripCount(i64 0, i64 0, i64 0)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="106" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
bb29:12  %indvar_next = add i32 %indvar, 1               ; <i32> [#uses=1]

]]></node>
<StgValue><ssdm name="indvar_next"/></StgValue>
</operation>

<operation id="107" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
bb29:13  br i1 %exitcond5, label %bb31, label %bb28_ifconv

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="108" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="98" bw="2" op_0_bw="32">
<![CDATA[
bb28_ifconv:0  %tmp = trunc i32 %indvar to i2                  ; <i2> [#uses=4]

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="109" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="99" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb28_ifconv:1  %sel_tmp45 = icmp eq i2 %tmp, 1                 ; <i1> [#uses=3]

]]></node>
<StgValue><ssdm name="sel_tmp45"/></StgValue>
</operation>

<operation id="110" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb28_ifconv:2  %sel_tmp46 = and i1 %sel_tmp, %sel_tmp45        ; <i1> [#uses=2]

]]></node>
<StgValue><ssdm name="sel_tmp46"/></StgValue>
</operation>

<operation id="111" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb28_ifconv:3  %sel_tmp47 = and i1 %sel_tmp33, %sel_tmp45      ; <i1> [#uses=3]

]]></node>
<StgValue><ssdm name="sel_tmp47"/></StgValue>
</operation>

<operation id="112" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb28_ifconv:4  %sel_tmp48 = icmp ne i2 %tmp, 1                 ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="sel_tmp48"/></StgValue>
</operation>

<operation id="113" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb28_ifconv:5  %sel_tmp49 = icmp ne i2 %tmp, -2                ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="sel_tmp49"/></StgValue>
</operation>

<operation id="114" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb28_ifconv:6  %tmp29 = and i1 %sel_tmp48, %sel_tmp49          ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp29"/></StgValue>
</operation>

<operation id="115" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
bb28_ifconv:7  %sel_tmp50 = icmp eq i2 %tmp, -2                ; <i1> [#uses=4]

]]></node>
<StgValue><ssdm name="sel_tmp50"/></StgValue>
</operation>

<operation id="116" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb28_ifconv:8  %sel_tmp51 = and i1 %sel_tmp34, %sel_tmp50      ; <i1> [#uses=2]

]]></node>
<StgValue><ssdm name="sel_tmp51"/></StgValue>
</operation>

<operation id="117" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb28_ifconv:9  %sel_tmp52 = and i1 %sel_tmp, %sel_tmp50        ; <i1> [#uses=2]

]]></node>
<StgValue><ssdm name="sel_tmp52"/></StgValue>
</operation>

<operation id="118" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb28_ifconv:10  %sel_tmp53 = and i1 %sel_tmp33, %sel_tmp50      ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="sel_tmp53"/></StgValue>
</operation>

<operation id="119" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="109" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb28_ifconv:11  %sel_tmp54 = and i1 %sel_tmp34, %sel_tmp45      ; <i1> [#uses=3]

]]></node>
<StgValue><ssdm name="sel_tmp54"/></StgValue>
</operation>

<operation id="120" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="110" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb28_ifconv:12  %or_cond5 = or i1 %sel_tmp47, %sel_tmp46        ; <i1> [#uses=3]

]]></node>
<StgValue><ssdm name="or_cond5"/></StgValue>
</operation>

<operation id="121" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="112" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb28_ifconv:14  %tmp6 = or i1 %tmp29, %sel_tmp50                ; <i1> [#uses=2]

]]></node>
<StgValue><ssdm name="tmp6"/></StgValue>
</operation>

<operation id="122" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb28_ifconv:15  %or_cond7 = and i1 %sel_tmp, %tmp6              ; <i1> [#uses=3]

]]></node>
<StgValue><ssdm name="or_cond7"/></StgValue>
</operation>

<operation id="123" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb28_ifconv:19  %tmp9 = or i1 %sel_tmp, %sel_tmp34              ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="tmp9"/></StgValue>
</operation>

<operation id="124" st_id="5" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb28_ifconv:20  %or_cond10 = and i1 %tmp6, %tmp9                ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="or_cond10"/></StgValue>
</operation>

<operation id="125" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="122" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb28_ifconv:24  %sel_tmp55 = select i1 %sel_tmp46, i8 0, i8 %result_val13_2 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="sel_tmp55"/></StgValue>
</operation>

<operation id="126" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb28_ifconv:25  %result_val13_1 = select i1 %sel_tmp47, i8 %result_val13_2, i8 %sel_tmp55 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="result_val13_1"/></StgValue>
</operation>

<operation id="127" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb28_ifconv:34  %result_val26_1 = select i1 %sel_tmp47, i8 0, i8 %result_val26_2 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="result_val26_1"/></StgValue>
</operation>

<operation id="128" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="133" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb28_ifconv:35  %newSel30 = select i1 %sel_tmp54, i8 0, i8 %result_val_2 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="newSel30"/></StgValue>
</operation>

<operation id="129" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="134" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb28_ifconv:36  %newSel31 = select i1 %or_cond5, i8 %result_val_2, i8 %newSel30 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="newSel31"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="130" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb28_ifconv:13  %or_cond6 = or i1 %sel_tmp54, %sel_tmp53        ; <i1> [#uses=1]

]]></node>
<StgValue><ssdm name="or_cond6"/></StgValue>
</operation>

<operation id="131" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb28_ifconv:16  %newSel18 = select i1 %sel_tmp51, i8 %result_val2_2, i8 0 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="newSel18"/></StgValue>
</operation>

<operation id="132" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb28_ifconv:17  %or_cond8 = or i1 %or_cond5, %or_cond6          ; <i1> [#uses=6]

]]></node>
<StgValue><ssdm name="or_cond8"/></StgValue>
</operation>

<operation id="133" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="116" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb28_ifconv:18  %newSel19 = select i1 %or_cond7, i8 %result_val2_2, i8 %newSel18 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="newSel19"/></StgValue>
</operation>

<operation id="134" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb28_ifconv:21  %newSel20 = select i1 %or_cond8, i8 %result_val2_2, i8 %newSel19 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="newSel20"/></StgValue>
</operation>

<operation id="135" st_id="6" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
bb28_ifconv:22  %or_cond11 = or i1 %or_cond8, %or_cond10        ; <i1> [#uses=2]

]]></node>
<StgValue><ssdm name="or_cond11"/></StgValue>
</operation>

<operation id="136" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb28_ifconv:23  %newSel21 = select i1 %or_cond11, i8 %newSel20, i8 %result_val2_2 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="newSel21"/></StgValue>
</operation>

<operation id="137" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb28_ifconv:26  %newSel22 = select i1 %sel_tmp52, i8 0, i8 %result_val14_2 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="newSel22"/></StgValue>
</operation>

<operation id="138" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb28_ifconv:27  %newSel23 = select i1 %or_cond8, i8 %result_val14_2, i8 %newSel22 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="newSel23"/></StgValue>
</operation>

<operation id="139" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp><literal name="or_cond7" val="0"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb28_ifconv:28  %newSel24 = select i1 %sel_tmp51, i8 0, i8 %result_val16_2 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="newSel24"/></StgValue>
</operation>

<operation id="140" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb28_ifconv:29  %newSel25 = select i1 %or_cond7, i8 %result_val16_2, i8 %newSel24 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="newSel25"/></StgValue>
</operation>

<operation id="141" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb28_ifconv:30  %newSel26 = select i1 %or_cond8, i8 %result_val16_2, i8 %newSel25 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="newSel26"/></StgValue>
</operation>

<operation id="142" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="or_cond7" val="1"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb28_ifconv:31  %newSel27 = select i1 %sel_tmp52, i8 %result_val1520_2, i8 0 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="newSel27"/></StgValue>
</operation>

<operation id="143" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb28_ifconv:32  %newSel28 = select i1 %or_cond7, i8 %newSel27, i8 %result_val1520_2 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="newSel28"/></StgValue>
</operation>

<operation id="144" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="131" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb28_ifconv:33  %newSel29 = select i1 %or_cond8, i8 %result_val1520_2, i8 %newSel28 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="newSel29"/></StgValue>
</operation>

<operation id="145" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp><literal name="or_cond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="135" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb28_ifconv:37  %newSel32 = select i1 %sel_tmp54, i8 %result_val27_2, i8 0 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="newSel32"/></StgValue>
</operation>

<operation id="146" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="136" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb28_ifconv:38  %newSel33 = select i1 %or_cond5, i8 %result_val27_2, i8 %newSel32 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="newSel33"/></StgValue>
</operation>

<operation id="147" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="137" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb28_ifconv:39  %newSel34 = select i1 %or_cond8, i8 %newSel33, i8 %result_val27_2 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="newSel34"/></StgValue>
</operation>

<operation id="148" st_id="6" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="138" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
bb28_ifconv:40  %newSel35 = select i1 %or_cond11, i8 %result_val28_2, i8 0 ; <i8> [#uses=1]

]]></node>
<StgValue><ssdm name="newSel35"/></StgValue>
</operation>

<operation id="149" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="139" bw="0" op_0_bw="0">
<![CDATA[
bb28_ifconv:41  br label %bb29

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
