function readCSR csr : csreg -> xlenbits = {
  let res : xlenbits =
  match (csr, sizeof(xlen)) {
    /* machine mode */
    (0xF11,  _) => #\hyperref[sailRISCVzEXTZ]{EXTZ}#(mvendorid),
    (0xF12,  _) => marchid,
    (0xF13,  _) => mimpid,
    (0xF14,  _) => mhartid,
    (0x300,  _) => mstatus.#\hyperref[sailRISCVzbits]{bits}#(),
    (0x301,  _) => misa.#\hyperref[sailRISCVzbits]{bits}#(),
    (0x302,  _) => medeleg.#\hyperref[sailRISCVzbits]{bits}#(),
    (0x303,  _) => mideleg.#\hyperref[sailRISCVzbits]{bits}#(),
    (0x304,  _) => mie.#\hyperref[sailRISCVzbits]{bits}#(),
    (0x305,  _) => #\hyperref[sailRISCVzgetzymtvec]{get\_mtvec}#(),
    (0x306,  _) => #\hyperref[sailRISCVzEXTZ]{EXTZ}#(mcounteren.#\hyperref[sailRISCVzbits]{bits}#()),
    (0x320,  _) => #\hyperref[sailRISCVzEXTZ]{EXTZ}#(mcountinhibit.#\hyperref[sailRISCVzbits]{bits}#()),

    (0x340,  _) => mscratch,
    (0x341,  _) => #\hyperref[sailRISCVzgetzyxretzytarget]{get\_xret\_target}#(Machine) & #\hyperref[sailRISCVzpczyalignmentzymask]{pc\_alignment\_mask}#(),
    (0x342,  _) => mcause.#\hyperref[sailRISCVzbits]{bits}#(),
    (0x343,  _) => mtval,
    (0x344,  _) => mip.#\hyperref[sailRISCVzbits]{bits}#(),

    (0x3A0,  _) => #\hyperref[sailRISCVzpmpReadCfgReg]{pmpReadCfgReg}#(0),           // pmpcfg0
    (0x3A1, 32) => #\hyperref[sailRISCVzpmpReadCfgReg]{pmpReadCfgReg}#(1),           // pmpcfg1
    (0x3A2,  _) => #\hyperref[sailRISCVzpmpReadCfgReg]{pmpReadCfgReg}#(2),           // pmpcfg2
    (0x3A3, 32) => #\hyperref[sailRISCVzpmpReadCfgReg]{pmpReadCfgReg}#(3),           // pmpcfg3

    (0x3B0,  _) => pmpaddr0,
    (0x3B1,  _) => pmpaddr1,
    (0x3B2,  _) => pmpaddr2,
    (0x3B3,  _) => pmpaddr3,
    (0x3B4,  _) => pmpaddr4,
    (0x3B5,  _) => pmpaddr5,
    (0x3B6,  _) => pmpaddr6,
    (0x3B7,  _) => pmpaddr7,
    (0x3B8,  _) => pmpaddr8,
    (0x3B9,  _) => pmpaddr9,
    (0x3BA,  _) => pmpaddr10,
    (0x3BB,  _) => pmpaddr11,
    (0x3BC,  _) => pmpaddr12,
    (0x3BD,  _) => pmpaddr13,
    (0x3BE,  _) => pmpaddr14,
    (0x3BF,  _) => pmpaddr15,

    /* machine mode counters */
    (0xB00,  _) => mcycle[(sizeof(xlen) - 1) .. 0],
    (0xB02,  _) => minstret[(sizeof(xlen) - 1) .. 0],
    (0xB80, 32) => mcycle[63 .. 32],
    (0xB82, 32) => minstret[63 .. 32],

    /* trigger/debug */
    (0x7a0,  _) => ~(tselect),  /* this indicates we don't have any trigger support */

    /* supervisor mode */
    (0x100,  _) => #\hyperref[sailRISCVzlowerzymstatus]{lower\_mstatus}#(mstatus).#\hyperref[sailRISCVzbits]{bits}#(),
    (0x102,  _) => sedeleg.#\hyperref[sailRISCVzbits]{bits}#(),
    (0x103,  _) => sideleg.#\hyperref[sailRISCVzbits]{bits}#(),
    (0x104,  _) => #\hyperref[sailRISCVzlowerzymie]{lower\_mie}#(mie, mideleg).#\hyperref[sailRISCVzbits]{bits}#(),
    (0x105,  _) => #\hyperref[sailRISCVzgetzystvec]{get\_stvec}#(),
    (0x106,  _) => #\hyperref[sailRISCVzEXTZ]{EXTZ}#(scounteren.#\hyperref[sailRISCVzbits]{bits}#()),
    (0x140,  _) => sscratch,
    (0x141,  _) => #\hyperref[sailRISCVzgetzyxretzytarget]{get\_xret\_target}#(Supervisor) & #\hyperref[sailRISCVzpczyalignmentzymask]{pc\_alignment\_mask}#(),
    (0x142,  _) => scause.#\hyperref[sailRISCVzbits]{bits}#(),
    (0x143,  _) => stval,
    (0x144,  _) => #\hyperref[sailRISCVzlowerzymip]{lower\_mip}#(mip, mideleg).#\hyperref[sailRISCVzbits]{bits}#(),
    (0x180,  _) => satp,

    /* user mode counters */
    (0xC00,  _) => mcycle[(sizeof(xlen) - 1) .. 0],
    (0xC01,  _) => mtime[(sizeof(xlen) - 1) .. 0],
    (0xC02,  _) => minstret[(sizeof(xlen) - 1) .. 0],
    (0xC80, 32) => mcycle[63 .. 32],
    (0xC81, 32) => mtime[63 .. 32],
    (0xC82, 32) => minstret[63 .. 32],

    _           => /* check extensions */
                   match #\hyperref[sailRISCVzextzyreadzyCSR]{ext\_read\_CSR}#(csr) {
                     #\hyperref[sailRISCVzSome]{Some}#(res) => res,
                     #\hyperref[sailRISCVzNone]{None}#()    => { #\hyperref[sailRISCVzprintzybits]{print\_bits}#("unhandled read to CSR ", csr);
                                    #\hyperref[sailRISCVzEXTZ]{EXTZ}#(0x0) }
                   }
  };
  if   #\hyperref[sailRISCVzgetzyconfigzyprintzyreg]{get\_config\_print\_reg}#()
  then #\hyperref[sailRISCVzprintzyreg]{print\_reg}#("CSR " ^ #\hyperref[sailRISCVztozystr]{to\_str}#(csr) ^ " -> " ^ #\hyperref[sailRISCVzBitStr]{BitStr}#(res));
  res
}
