<?xml version="1.0" encoding= "UTF-8" ?>
<configuration name="S32K344" xsi:schemaLocation="http://mcuxpresso.nxp.com/XSD/mex_configuration_10 http://mcuxpresso.nxp.com/XSD/mex_configuration_10.xsd" uuid="cb0a0571-31b0-4026-b225-2a0da4ce6ac1" version="10" xmlns="http://mcuxpresso.nxp.com/XSD/mex_configuration_10" xmlns:xsi="http://www.w3.org/2001/XMLSchema-instance">
   <common>
      <processor>S32K324</processor>
      <package>S32K324_257BGA</package>
      <mcu_data>PlatformSDK_S32K3_2021_10</mcu_data>
      <cores selected="M7_0">
         <core name="Cortex-M7 (Core #0)" id="M7_0" description=""/>
         <core name="Cortex-M7 (Core #1)" id="M7_1" description=""/>
      </cores>
      <description></description>
   </common>
   <preferences>
      <validate_boot_init_only>true</validate_boot_init_only>
      <generate_extended_information>false</generate_extended_information>
      <generate_code_modified_registers_only>false</generate_code_modified_registers_only>
      <update_include_paths>true</update_include_paths>
   </preferences>
   <tools>
      <pins name="Pins" version="10.0" enabled="true" update_project_code="true">
         <generated_project_files>
            <file path="board/Siul2_Port_Ip_Cfg.c" update_enabled="true"/>
            <file path="board/Siul2_Port_Ip_Cfg.h" update_enabled="true"/>
            <file path="board/Tspc_Port_Ip_Cfg.c" update_enabled="true"/>
            <file path="board/Tspc_Port_Ip_Cfg.h" update_enabled="true"/>
         </generated_project_files>
         <pins_profile>
            <processor_version>0.0.0</processor_version>
            <pin_labels>
               <pin_label pin_num="D10" pin_signal="PTF8" label="LED_DID0" identifier="LED_DID0"/>
               <pin_label pin_num="B15" pin_signal="PTF9" label="LED_DID1" identifier="LED_DID1"/>
               <pin_label pin_num="M2" pin_signal="PTA27" label="UART_TX" identifier="UART_TX"/>
               <pin_label pin_num="N2" pin_signal="PTA28" label="UART_RX" identifier="UART_RX"/>
               <pin_label pin_num="T13" pin_signal="PTC20" label="SW_DID0" identifier="SW_DID0"/>
               <pin_label pin_num="R13" pin_signal="PTC21" label="SW_DID1" identifier="SW_DID1"/>
            </pin_labels>
         </pins_profile>
         <functions_list>
            <function name="BOARD_InitPins">
               <description>Configures pin routing and optionally pin electrical features.</description>
               <options>
                  <callFromInitBoot>true</callFromInitBoot>
                  <coreID>M7_0</coreID>
               </options>
               <dependencies>
                  <dependency resourceType="SWComponent" resourceId="platform.driver.pins" description="Pins initialization requires the PINS Driver in the project." problem_level="2" source="Pins:BOARD_InitPins">
                     <feature name="enabled" evaluation="equal" configuration="M7_0">
                        <data>true</data>
                     </feature>
                  </dependency>
                  <dependency resourceType="SWComponent" resourceId="platform.driver.pins" description="Pins initialization requires the PINS Driver in the project." problem_level="2" source="Pins:BOARD_InitPins">
                     <feature name="enabled" evaluation="equal" configuration="M7_1">
                        <data>true</data>
                     </feature>
                  </dependency>
               </dependencies>
               <pins>
                  <pin peripheral="SIUL2" signal="gpio, 168" pin_num="D10" pin_signal="PTF8">
                     <pin_features>
                        <pin_feature name="direction" value="OUTPUT"/>
                     </pin_features>
                  </pin>
                  <pin peripheral="SIUL2" signal="gpio, 169" pin_num="B15" pin_signal="PTF9">
                     <pin_features>
                        <pin_feature name="direction" value="OUTPUT"/>
                     </pin_features>
                  </pin>
                  <pin peripheral="LPUART_0" signal="lpuart_tx" pin_num="M2" pin_signal="PTA27">
                     <pin_features>
                        <pin_feature name="direction" value="OUTPUT"/>
                     </pin_features>
                  </pin>
                  <pin peripheral="LPUART_0" signal="lpuart_rx" pin_num="N2" pin_signal="PTA28"/>
                  <pin peripheral="SIUL2" signal="gpio, 84" pin_num="T13" pin_signal="PTC20">
                     <pin_features>
                        <pin_feature name="direction" value="INPUT"/>
                     </pin_features>
                  </pin>
                  <pin peripheral="SIUL2" signal="gpio, 85" pin_num="R13" pin_signal="PTC21">
                     <pin_features>
                        <pin_feature name="direction" value="INPUT"/>
                     </pin_features>
                  </pin>
               </pins>
            </function>
         </functions_list>
      </pins>
      <clocks name="Clocks" version="8.0" enabled="true" update_project_code="true">
         <generated_project_files>
            <file path="board/Clock_Ip_Cfg.c" update_enabled="true"/>
            <file path="board/Clock_Ip_Cfg.h" update_enabled="true"/>
            <file path="board/Clock_Ip_PBcfg.c" update_enabled="true"/>
            <file path="board/Clock_Ip_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/Clock_Ip_Cfg_Defines.h" update_enabled="true"/>
         </generated_project_files>
         <clocks_profile>
            <processor_version>0.0.0</processor_version>
         </clocks_profile>
         <clock_configurations>
            <clock_configuration name="BOARD_BootClockRUN">
               <description></description>
               <options/>
               <dependencies>
                  <dependency resourceType="PinSignal" resourceId="FXOSC_CLK.EXTAL" description="&apos;External pin&apos; (Pins tool id: FXOSC_CLK.EXTAL, Clocks tool id: FXOSC_CLK.EXTAL) needs to be routed" problem_level="1" source="Clocks:BOARD_BootClockRUN">
                     <feature name="routed" evaluation="">
                        <data>true</data>
                     </feature>
                     <feature name="direction" evaluation="">
                        <data>INPUT</data>
                     </feature>
                  </dependency>
                  <dependency resourceType="PinSignal" resourceId="FXOSC_CLK.EXTAL" description="&apos;External pin&apos; (Pins tool id: FXOSC_CLK.EXTAL, Clocks tool id: FXOSC_CLK.EXTAL) needs to have &apos;INPUT&apos; direction" problem_level="1" source="Clocks:BOARD_BootClockRUN">
                     <feature name="direction" evaluation="">
                        <data>INPUT</data>
                     </feature>
                  </dependency>
                  <dependency resourceType="PinSignal" resourceId="FXOSC_CLK.XTAL" description="&apos;External pin&apos; (Pins tool id: FXOSC_CLK.XTAL, Clocks tool id: FXOSC_CLK.XTAL) needs to be routed" problem_level="1" source="Clocks:BOARD_BootClockRUN">
                     <feature name="routed" evaluation="">
                        <data>true</data>
                     </feature>
                     <feature name="direction" evaluation="">
                        <data>OUTPUT</data>
                     </feature>
                  </dependency>
                  <dependency resourceType="PinSignal" resourceId="FXOSC_CLK.XTAL" description="&apos;External pin&apos; (Pins tool id: FXOSC_CLK.XTAL, Clocks tool id: FXOSC_CLK.XTAL) needs to have &apos;OUTPUT&apos; direction" problem_level="1" source="Clocks:BOARD_BootClockRUN">
                     <feature name="direction" evaluation="">
                        <data>OUTPUT</data>
                     </feature>
                  </dependency>
                  <dependency resourceType="PinSignal" resourceId="SXOSC_CLK.EXTAL" description="&apos;External pin&apos; (Pins tool id: SXOSC_CLK.EXTAL, Clocks tool id: SXOSC_CLK.EXTAL) needs to be routed" problem_level="1" source="Clocks:BOARD_BootClockRUN">
                     <feature name="routed" evaluation="">
                        <data>true</data>
                     </feature>
                     <feature name="direction" evaluation="">
                        <data>INPUT</data>
                     </feature>
                  </dependency>
                  <dependency resourceType="PinSignal" resourceId="SXOSC_CLK.EXTAL" description="&apos;External pin&apos; (Pins tool id: SXOSC_CLK.EXTAL, Clocks tool id: SXOSC_CLK.EXTAL) needs to have &apos;INPUT&apos; direction" problem_level="1" source="Clocks:BOARD_BootClockRUN">
                     <feature name="direction" evaluation="">
                        <data>INPUT</data>
                     </feature>
                  </dependency>
                  <dependency resourceType="PinSignal" resourceId="SXOSC_CLK.XTAL" description="&apos;External pin&apos; (Pins tool id: SXOSC_CLK.XTAL, Clocks tool id: SXOSC_CLK.XTAL) needs to be routed" problem_level="1" source="Clocks:BOARD_BootClockRUN">
                     <feature name="routed" evaluation="">
                        <data>true</data>
                     </feature>
                     <feature name="direction" evaluation="">
                        <data>OUTPUT</data>
                     </feature>
                  </dependency>
                  <dependency resourceType="PinSignal" resourceId="SXOSC_CLK.XTAL" description="&apos;External pin&apos; (Pins tool id: SXOSC_CLK.XTAL, Clocks tool id: SXOSC_CLK.XTAL) needs to have &apos;OUTPUT&apos; direction" problem_level="1" source="Clocks:BOARD_BootClockRUN">
                     <feature name="direction" evaluation="">
                        <data>OUTPUT</data>
                     </feature>
                  </dependency>
                  <dependency resourceType="SWComponent" resourceId="platform.driver.clock" description="Clocks initialization requires the CLOCK Driver in the project." problem_level="2" source="Clocks:BOARD_BootClockRUN">
                     <feature name="enabled" evaluation="equal" configuration="M7_0">
                        <data>true</data>
                     </feature>
                  </dependency>
                  <dependency resourceType="SWComponent" resourceId="platform.driver.clock" description="Clocks initialization requires the CLOCK Driver in the project." problem_level="2" source="Clocks:BOARD_BootClockRUN">
                     <feature name="enabled" evaluation="equal" configuration="M7_1">
                        <data>true</data>
                     </feature>
                  </dependency>
               </dependencies>
               <clock_sources>
                  <clock_source id="FXOSC_CLK.FXOSC_CLK.outFreq" value="16 MHz" locked="false" enabled="true"/>
                  <clock_source id="SXOSC_CLK.SXOSC_CLK.outFreq" value="32.768 kHz" locked="false" enabled="true"/>
               </clock_sources>
               <clock_outputs>
                  <clock_output id="ADC0_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="ADC1_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="ADC2_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="AIPS_PLAT_CLK.outFreq" value="80 MHz" locked="false" accuracy=""/>
                  <clock_output id="AIPS_SLOW_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="BCTU0_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="CLKOUT_RUN_CLK.outFreq" value="8 MHz" locked="false" accuracy=""/>
                  <clock_output id="CLKOUT_STANDBY_CLK.outFreq" value="24 MHz" locked="false" accuracy=""/>
                  <clock_output id="CMP0_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="CMP1_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="CMP2_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="CORE_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="CRC0_CLK.outFreq" value="80 MHz" locked="false" accuracy=""/>
                  <clock_output id="DCM0_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="DCM_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="DMAMUX0_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="DMAMUX1_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD0_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD10_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD11_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD12_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD13_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD14_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD15_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD16_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD17_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD18_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD19_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD1_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD20_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD21_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD22_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD23_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD24_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD25_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD26_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD27_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD28_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD29_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD2_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD30_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD31_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD3_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD4_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD5_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD6_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD7_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD8_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EDMA0_TCD9_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EIM0_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="EMAC0_RX_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EMAC0_TS_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EMAC0_TX_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EMAC_RX_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EMAC_TS_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EMAC_TX_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="EMIOS0_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EMIOS1_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="EMIOS2_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="ERM0_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="FIRCOUT.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="FLASH0_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="FLEXCAN0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="FLEXCAN1_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="FLEXCAN2_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="FLEXCAN3_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="FLEXCAN4_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="FLEXCAN5_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="FLEXCANA_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="FLEXCANB_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="FLEXIO0_CLK.outFreq" value="80 MHz" locked="false" accuracy=""/>
                  <clock_output id="FXOSCOUT.outFreq" value="16 MHz" locked="false" accuracy=""/>
                  <clock_output id="HSE_CLK.outFreq" value="80 MHz" locked="false" accuracy=""/>
                  <clock_output id="INTM_CLK.outFreq" value="80 MHz" locked="false" accuracy=""/>
                  <clock_output id="LBIST_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="LCU0_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="LCU1_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPI2C0_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPI2C1_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPSPI0_CLK.outFreq" value="80 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPSPI1_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPSPI2_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPSPI3_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPSPI4_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPSPI5_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPUART0_CLK.outFreq" value="80 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPUART10_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPUART11_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPUART12_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPUART13_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPUART14_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPUART15_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPUART1_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPUART2_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPUART3_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPUART4_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPUART5_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPUART6_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPUART7_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPUART8_CLK.outFreq" value="80 MHz" locked="false" accuracy=""/>
                  <clock_output id="LPUART9_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="MSCM_CLK.outFreq" value="80 MHz" locked="false" accuracy=""/>
                  <clock_output id="MUA_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="MUB_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="PIT0_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="PIT1_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="PIT2_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="PLL_PHI0.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="PLL_PHI1.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="QSPI0_RAM_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="QSPI0_SFCK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="QSPI0_TX_MEM_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="QSPI_MEM_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="QSPI_SFCK_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="RTC0_CLK.outFreq" value="32.768 kHz" locked="false" accuracy=""/>
                  <clock_output id="RTC_CLK.outFreq" value="32.768 kHz" locked="false" accuracy=""/>
                  <clock_output id="SAI0_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="SAI1_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="SEMA42_CLK.outFreq" value="80 MHz" locked="false" accuracy=""/>
                  <clock_output id="SIRCOUT.outFreq" value="32 kHz" locked="false" accuracy=""/>
                  <clock_output id="SIUL0_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="STCU0_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="STM0_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="STM1_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="STMA_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="STMB_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="SWT0_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="SWT1_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="SXOSCOUT.outFreq" value="32.768 kHz" locked="false" accuracy=""/>
                  <clock_output id="TCM_CM7_0_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="TCM_CM7_1_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="TEMPSENSE_CLK.outFreq" value="160 MHz" locked="false" accuracy=""/>
                  <clock_output id="TRACE_CLK.outFreq" value="48 MHz" locked="false" accuracy=""/>
                  <clock_output id="TRGMUX0_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="TSENSE0_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
                  <clock_output id="WKPU0_CLK.outFreq" value="40 MHz" locked="false" accuracy=""/>
               </clock_outputs>
               <clock_settings>
                  <setting id="CORE_MFD.scale" value="120" locked="true"/>
                  <setting id="CORE_PLLODIV_0_DE" value="Enabled" locked="false"/>
                  <setting id="CORE_PLLODIV_1_DE" value="Enabled" locked="false"/>
                  <setting id="CORE_PLL_PD" value="Power_up" locked="false"/>
                  <setting id="FXOSC_PM" value="Crystal_mode" locked="false"/>
                  <setting id="MC_CGM_MUX_0.sel" value="PHI0" locked="false"/>
                  <setting id="MC_CGM_MUX_0_DIV0.scale" value="1" locked="true"/>
                  <setting id="MC_CGM_MUX_0_DIV0_Trigger" value="Common" locked="false"/>
                  <setting id="MC_CGM_MUX_0_DIV1.scale" value="2" locked="true"/>
                  <setting id="MC_CGM_MUX_0_DIV1_Trigger" value="Common" locked="false"/>
                  <setting id="MC_CGM_MUX_0_DIV2.scale" value="4" locked="true"/>
                  <setting id="MC_CGM_MUX_0_DIV2_Trigger" value="Common" locked="false"/>
                  <setting id="MC_CGM_MUX_0_DIV3.scale" value="2" locked="true"/>
                  <setting id="MC_CGM_MUX_0_DIV3_Trigger" value="Common" locked="false"/>
                  <setting id="MC_CGM_MUX_0_DIV4.scale" value="4" locked="true"/>
                  <setting id="MC_CGM_MUX_0_DIV4_Trigger" value="Common" locked="false"/>
                  <setting id="MC_CGM_MUX_0_DIV5_Trigger" value="Common" locked="false"/>
                  <setting id="MC_CGM_MUX_0_DIV6.scale" value="1" locked="true"/>
                  <setting id="MC_CGM_MUX_0_DIV6_Trigger" value="Common" locked="false"/>
                  <setting id="MC_CGM_MUX_6.sel" value="N/A" locked="false"/>
                  <setting id="MC_CGM_MUX_6_DE0" value="Enabled" locked="false"/>
                  <setting id="MC_CGM_MUX_6_DIV0.scale" value="2" locked="true"/>
                  <setting id="PHI0.scale" value="3" locked="true"/>
                  <setting id="PHI1.scale" value="3" locked="true"/>
                  <setting id="PLL_PREDIV.scale" value="2" locked="true"/>
                  <setting id="POSTDIV.scale" value="2" locked="true"/>
                  <setting id="SXOSC_PM" value="Crystal_mode" locked="false"/>
               </clock_settings>
               <called_from_default_init>true</called_from_default_init>
            </clock_configuration>
         </clock_configurations>
      </clocks>
      <ddr name="DDR" version="1.0" enabled="false" update_project_code="true">
         <generated_project_files/>
         <components/>
      </ddr>
      <dcd name="DCD" version="1.0" enabled="false" update_project_code="true" isSelfTest="false">
         <generated_project_files/>
         <dcdx_profile>
            <processor_version>N/A</processor_version>
         </dcdx_profile>
         <dcdx_configurations/>
      </dcd>
      <ivt name="IVT" version="1.0" enabled="false" update_project_code="true">
         <generated_project_files/>
         <ivt_profile>
            <processor_version>N/A</processor_version>
         </ivt_profile>
      </ivt>
      <quadspi name="QuadSPI" version="1.0" enabled="false" update_project_code="true">
         <generated_project_files/>
         <quadspi_profile>
            <processor_version>N/A</processor_version>
         </quadspi_profile>
      </quadspi>
      <periphs name="Peripherals" version="10.0" enabled="true" update_project_code="true">
         <dependencies>
            <dependency resourceType="SWComponent" resourceId="platform.driver.osif" description="工具链/IDE工程中未找到osif。工程不会被编译！" problem_level="2" source="Peripherals">
               <feature name="enabled" evaluation="equal">
                  <data type="Boolean">true</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.driver.osif" description="工具链/IDE工程不支持osif版本。所需值: ${required_value}, 实际值: ${actual_value}. 工程可能没有被正确编译。" problem_level="1" source="Peripherals">
               <feature name="version" evaluation="equivalent">
                  <data type="Version">1.0.0</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.driver.XRDC" description="工具链/IDE工程中未找到XRDC。工程不会被编译！" problem_level="2" source="Peripherals">
               <feature name="enabled" evaluation="equal">
                  <data type="Boolean">true</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.driver.XRDC" description="工具链/IDE工程不支持XRDC版本。所需值: ${required_value}, 实际值: ${actual_value}. 工程可能没有被正确编译。" problem_level="1" source="Peripherals">
               <feature name="version" evaluation="equivalent">
                  <data type="Version">1.0.0</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.driver.lpuart_uart" description="工具链/IDE工程中未找到Lpuart_Uart。工程不会被编译！" problem_level="2" source="Peripherals">
               <feature name="enabled" evaluation="equal">
                  <data type="Boolean">true</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.driver.lpuart_uart" description="工具链/IDE工程不支持Lpuart_Uart版本。所需值: ${required_value}, 实际值: ${actual_value}. 工程可能没有被正确编译。" problem_level="1" source="Peripherals">
               <feature name="version" evaluation="equivalent">
                  <data type="Version">1.0.0</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.driver.siul2_dio" description="工具链/IDE工程中未找到siul2_dio。工程不会被编译！" problem_level="2" source="Peripherals">
               <feature name="enabled" evaluation="equal">
                  <data type="Boolean">true</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.driver.siul2_dio" description="工具链/IDE工程不支持siul2_dio版本。所需值: ${required_value}, 实际值: ${actual_value}. 工程可能没有被正确编译。" problem_level="1" source="Peripherals">
               <feature name="version" evaluation="equivalent">
                  <data type="Version">1.0.0</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.driver.siul2_port" description="工具链/IDE工程中未找到siul2_port。工程不会被编译！" problem_level="2" source="Peripherals">
               <feature name="enabled" evaluation="equal">
                  <data type="Boolean">true</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.driver.siul2_port" description="工具链/IDE工程不支持siul2_port版本。所需值: ${required_value}, 实际值: ${actual_value}. 工程可能没有被正确编译。" problem_level="1" source="Peripherals">
               <feature name="version" evaluation="equivalent">
                  <data type="Version">1.0.0</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.driver.MPU_M7" description="工具链/IDE工程中未找到MPU_M7。工程不会被编译！" problem_level="2" source="Peripherals">
               <feature name="enabled" evaluation="equal">
                  <data type="Boolean">true</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.driver.MPU_M7" description="工具链/IDE工程不支持MPU_M7版本。所需值: ${required_value}, 实际值: ${actual_value}. 工程可能没有被正确编译。" problem_level="1" source="Peripherals">
               <feature name="version" evaluation="equivalent">
                  <data type="Version">1.0.0</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.driver.cache" description="工具链/IDE工程中未找到cache。工程不会被编译！" problem_level="2" source="Peripherals">
               <feature name="enabled" evaluation="equal">
                  <data type="Boolean">true</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.driver.cache" description="工具链/IDE工程不支持cache版本。所需值: ${required_value}, 实际值: ${actual_value}. 工程可能没有被正确编译。" problem_level="1" source="Peripherals">
               <feature name="version" evaluation="equivalent">
                  <data type="Version">1.0.0</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.driver.SEMA42" description="工具链/IDE工程中未找到SEMA42。工程不会被编译！" problem_level="2" source="Peripherals">
               <feature name="enabled" evaluation="equal">
                  <data type="Boolean">true</data>
               </feature>
            </dependency>
            <dependency resourceType="SWComponent" resourceId="platform.driver.SEMA42" description="工具链/IDE工程不支持SEMA42版本。所需值: ${required_value}, 实际值: ${actual_value}. 工程可能没有被正确编译。" problem_level="1" source="Peripherals">
               <feature name="version" evaluation="equivalent">
                  <data type="Version">1.0.0</data>
               </feature>
            </dependency>
         </dependencies>
         <generated_project_files>
            <file path="generate/include/Cache_Ip_Cfg_Defines.h" update_enabled="true"/>
            <file path="generate/include/Cache_Ip_Cfg_DeviceRegisters.h" update_enabled="true"/>
            <file path="generate/include/Lpuart_Uart_Ip_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Lpuart_Uart_Ip_Defines.h" update_enabled="true"/>
            <file path="generate/include/Lpuart_Uart_Ip_Sa_BOARD_InitPeripherals_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/Mpu_M7_Ip_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Mpu_M7_Ip_Cfg_Defines.h" update_enabled="true"/>
            <file path="generate/include/OsIf_Cfg.c" update_enabled="true"/>
            <file path="generate/include/OsIf_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Sema42_Ip_Cfg_Defines.h" update_enabled="true"/>
            <file path="generate/include/Siul2_Dio_Ip_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Siul2_Port_Ip_Defines.h" update_enabled="true"/>
            <file path="generate/include/Xrdc_Ip_BOARD_InitPeripherals_PBcfg.h" update_enabled="true"/>
            <file path="generate/include/Xrdc_Ip_Cfg.h" update_enabled="true"/>
            <file path="generate/include/Xrdc_Ip_Cfg_Defines.h" update_enabled="true"/>
            <file path="generate/include/modules.h" update_enabled="true"/>
            <file path="generate/src/Lpuart_Uart_Ip_Sa_BOARD_InitPeripherals_PBcfg.c" update_enabled="true"/>
            <file path="generate/src/Mpu_M7_Ip_Cfg.c" update_enabled="true"/>
            <file path="generate/src/Xrdc_Ip_BOARD_InitPeripherals_PBcfg.c" update_enabled="true"/>
            <file path="generate/src/Xrdc_Ip_Cfg.c" update_enabled="true"/>
         </generated_project_files>
         <peripherals_profile>
            <processor_version>0.0.0</processor_version>
         </peripherals_profile>
         <functional_groups>
            <functional_group name="BOARD_InitPeripherals" uuid="343d8c09-29ab-44df-a8a2-0e35bf16a60f" called_from_default_init="true" id_prefix="" core="M7_0">
               <description></description>
               <options/>
               <dependencies/>
               <instances>
                  <instance name="osif_1" uuid="15b290c3-be99-4491-b203-fbb4ec6a0b2d" type="osif" type_id="osif" mode="general" enabled="true" comment="" custom_name_enabled="false" editing_lock="false">
                     <config_set name="osif">
                        <setting name="OsIfMulticoreSupport" value="false"/>
                        <setting name="OsIfUserModeSupport" value="false"/>
                        <setting name="OsIfDevErrorDetect" value="true"/>
                        <setting name="OsIfUseSystemTimer" value="true"/>
                        <setting name="OsIfUseCustomTimer" value="false"/>
                        <setting name="OsIfInstanceId" value="255"/>
                        <setting name="OsIfOperatingSystemType" value="OsIfBaremetalType"/>
                        <setting name="OsIfCounterFreq" value="160000000"/>
                     </config_set>
                  </instance>
                  <instance name="XRDC_1" uuid="26cea867-3dae-4eb2-9dce-6bb0f2ae363a" type="XRDC" type_id="XRDC" mode="XRDC" enabled="true" comment="" custom_name_enabled="false" editing_lock="false">
                     <config_set name="XRDC">
                        <setting name="Name" value="XRDC"/>
                        <struct name="XrdcUserCfg">
                           <setting name="Name" value="XrdcConfiguration"/>
                           <struct name="General">
                              <setting name="Name" value="General"/>
                              <setting name="XrdcDevErrorDetect" value="true"/>
                              <setting name="XrdcEnableUserModeSupport" value="false"/>
                           </struct>
                           <array name="Rm_XRDC_Domain_Assignment">
                              <struct name="0">
                                 <setting name="Name" value="Rm_XRDC_Domain_Assignment_0"/>
                                 <setting name="XRDCInstances" value="XRDC_INSTANCE0"/>
                                 <setting name="DomainID" value="XRDC_DOMAIN0"/>
                                 <array name="Domain_Master_Assignment">
                                    <struct name="0">
                                       <setting name="Name" value="Domain_Master_Assignment_0"/>
                                       <setting name="XrdcMasterInstance" value="eDMA_AHB"/>
                                       <setting name="XrdcMasterType" value="XRDC_NONCORE_MASTER"/>
                                       <setting name="XrdcPIDEnable" value="XRDC_MDA_PID_DISABLE"/>
                                       <setting name="XrdcMasterPID" value="0"/>
                                       <setting name="XrdcMasterPIDMask" value="0"/>
                                       <setting name="XrdcMasterMode" value="XRDC_SECURE"/>
                                       <setting name="XrdcCoreMasterDescriptor" value="XRDC_CORE_DESCRIPTOR_0"/>
                                       <setting name="XrdcMasterPriviledgeMode" value="XRDC_USER_MODE"/>
                                    </struct>
                                    <struct name="1">
                                       <setting name="Name" value="Domain_Master_Assignment_1"/>
                                       <setting name="XrdcMasterInstance" value="TestPort_AHB"/>
                                       <setting name="XrdcMasterType" value="XRDC_NONCORE_MASTER"/>
                                       <setting name="XrdcPIDEnable" value="XRDC_MDA_PID_DISABLE"/>
                                       <setting name="XrdcMasterPID" value="0"/>
                                       <setting name="XrdcMasterPIDMask" value="0"/>
                                       <setting name="XrdcMasterMode" value="XRDC_SECURE"/>
                                       <setting name="XrdcCoreMasterDescriptor" value="XRDC_CORE_DESCRIPTOR_0"/>
                                       <setting name="XrdcMasterPriviledgeMode" value="XRDC_USER_MODE"/>
                                    </struct>
                                    <struct name="2">
                                       <setting name="Name" value="Domain_Master_Assignment_2"/>
                                       <setting name="XrdcMasterInstance" value="HSE_B"/>
                                       <setting name="XrdcMasterType" value="XRDC_CORE_MASTER"/>
                                       <setting name="XrdcPIDEnable" value="XRDC_MDA_PID_DISABLE"/>
                                       <setting name="XrdcMasterPID" value="0"/>
                                       <setting name="XrdcMasterPIDMask" value="0"/>
                                       <setting name="XrdcMasterMode" value="XRDC_SECURE"/>
                                       <setting name="XrdcCoreMasterDescriptor" value="XRDC_CORE_DESCRIPTOR_0"/>
                                       <setting name="XrdcMasterPriviledgeMode" value="XRDC_USER_MODE"/>
                                    </struct>
                                    <struct name="3">
                                       <setting name="Name" value="Domain_Master_Assignment_4"/>
                                       <setting name="XrdcMasterInstance" value="EMAC_AHB"/>
                                       <setting name="XrdcMasterType" value="XRDC_NONCORE_MASTER"/>
                                       <setting name="XrdcPIDEnable" value="XRDC_MDA_PID_DISABLE"/>
                                       <setting name="XrdcMasterPID" value="0"/>
                                       <setting name="XrdcMasterPIDMask" value="0"/>
                                       <setting name="XrdcMasterMode" value="XRDC_SECURE"/>
                                       <setting name="XrdcCoreMasterDescriptor" value="XRDC_CORE_DESCRIPTOR_0"/>
                                       <setting name="XrdcMasterPriviledgeMode" value="XRDC_USER_MODE"/>
                                    </struct>
                                    <struct name="4">
                                       <setting name="Name" value="Domain_Master_Assignment_4"/>
                                       <setting name="XrdcMasterInstance" value="CM7_0"/>
                                       <setting name="XrdcMasterType" value="XRDC_CORE_MASTER"/>
                                       <setting name="XrdcPIDEnable" value="XRDC_MDA_PID_DISABLE"/>
                                       <setting name="XrdcMasterPID" value="0"/>
                                       <setting name="XrdcMasterPIDMask" value="0"/>
                                       <setting name="XrdcMasterMode" value="XRDC_SECURE"/>
                                       <setting name="XrdcCoreMasterDescriptor" value="XRDC_CORE_DESCRIPTOR_0"/>
                                       <setting name="XrdcMasterPriviledgeMode" value="XRDC_USER_MODE"/>
                                    </struct>
                                 </array>
                                 <array name="Domain_Peripheral_Assignment">
                                    <struct name="0">
                                       <setting name="Name" value="Domain_Peripheral_Assignment_0"/>
                                       <setting name="Domain_Peripheral_Assignment" value="/XRDC_1/XRDC/XrdcConfiguration/Rm_XRDC_Peripheral_Config_Trgmux"/>
                                       <setting name="Secure_Access_Policy" value="XRDC_SECURE_FULL_ACCESS"/>
                                       <setting name="Non_Secure_Access_Policy" value="XRDC_NON_SECURE_FULL_ACCESS"/>
                                    </struct>
                                    <struct name="1">
                                       <setting name="Name" value="Domain_Peripheral_Assignment_1"/>
                                       <setting name="Domain_Peripheral_Assignment" value="/XRDC_1/XRDC/XrdcConfiguration/Rm_XRDC_Peripheral_Config_Mscm"/>
                                       <setting name="Secure_Access_Policy" value="XRDC_SECURE_FULL_ACCESS"/>
                                       <setting name="Non_Secure_Access_Policy" value="XRDC_NON_SECURE_FULL_ACCESS"/>
                                    </struct>
                                    <struct name="2">
                                       <setting name="Name" value="Domain_Peripheral_Assignment_2"/>
                                       <setting name="Domain_Peripheral_Assignment" value="/XRDC_1/XRDC/XrdcConfiguration/Rm_XRDC_Peripheral_Config_Xrdc"/>
                                       <setting name="Secure_Access_Policy" value="XRDC_SECURE_FULL_ACCESS"/>
                                       <setting name="Non_Secure_Access_Policy" value="XRDC_NON_SECURE_FULL_ACCESS"/>
                                    </struct>
                                    <struct name="3">
                                       <setting name="Name" value="Domain_Peripheral_Assignment_3"/>
                                       <setting name="Domain_Peripheral_Assignment" value="/XRDC_1/XRDC/XrdcConfiguration/Rm_XRDC_Peripheral_Config_Mcrgm"/>
                                       <setting name="Secure_Access_Policy" value="XRDC_SECURE_FULL_ACCESS"/>
                                       <setting name="Non_Secure_Access_Policy" value="XRDC_NON_SECURE_FULL_ACCESS"/>
                                    </struct>
                                    <struct name="4">
                                       <setting name="Name" value="Domain_Peripheral_Assignment_4"/>
                                       <setting name="Domain_Peripheral_Assignment" value="/XRDC_1/XRDC/XrdcConfiguration/Rm_XRDC_Peripheral_Config_Dcm"/>
                                       <setting name="Secure_Access_Policy" value="XRDC_SECURE_FULL_ACCESS"/>
                                       <setting name="Non_Secure_Access_Policy" value="XRDC_NON_SECURE_FULL_ACCESS"/>
                                    </struct>
                                    <struct name="5">
                                       <setting name="Name" value="Domain_Peripheral_Assignment_5"/>
                                       <setting name="Domain_Peripheral_Assignment" value="/XRDC_1/XRDC/XrdcConfiguration/Rm_XRDC_Peripheral_Config_Sirc"/>
                                       <setting name="Secure_Access_Policy" value="XRDC_SECURE_FULL_ACCESS"/>
                                       <setting name="Non_Secure_Access_Policy" value="XRDC_NON_SECURE_FULL_ACCESS"/>
                                    </struct>
                                    <struct name="6">
                                       <setting name="Name" value="Domain_Peripheral_Assignment_6"/>
                                       <setting name="Domain_Peripheral_Assignment" value="/XRDC_1/XRDC/XrdcConfiguration/Rm_XRDC_Peripheral_Config_Sxosc"/>
                                       <setting name="Secure_Access_Policy" value="XRDC_SECURE_FULL_ACCESS"/>
                                       <setting name="Non_Secure_Access_Policy" value="XRDC_NON_SECURE_FULL_ACCESS"/>
                                    </struct>
                                    <struct name="7">
                                       <setting name="Name" value="Domain_Peripheral_Assignment_7"/>
                                       <setting name="Domain_Peripheral_Assignment" value="/XRDC_1/XRDC/XrdcConfiguration/Rm_XRDC_Peripheral_Config_Mccgm"/>
                                       <setting name="Secure_Access_Policy" value="XRDC_SECURE_FULL_ACCESS"/>
                                       <setting name="Non_Secure_Access_Policy" value="XRDC_NON_SECURE_FULL_ACCESS"/>
                                    </struct>
                                    <struct name="8">
                                       <setting name="Name" value="Domain_Peripheral_Assignment_8"/>
                                       <setting name="Domain_Peripheral_Assignment" value="/XRDC_1/XRDC/XrdcConfiguration/Rm_XRDC_Peripheral_Config_Mcme"/>
                                       <setting name="Secure_Access_Policy" value="XRDC_SECURE_FULL_ACCESS"/>
                                       <setting name="Non_Secure_Access_Policy" value="XRDC_NON_SECURE_FULL_ACCESS"/>
                                    </struct>
                                    <struct name="9">
                                       <setting name="Name" value="Domain_Peripheral_Assignment_9"/>
                                       <setting name="Domain_Peripheral_Assignment" value="/XRDC_1/XRDC/XrdcConfiguration/Rm_XRDC_Peripheral_Config_Pll"/>
                                       <setting name="Secure_Access_Policy" value="XRDC_SECURE_FULL_ACCESS"/>
                                       <setting name="Non_Secure_Access_Policy" value="XRDC_NON_SECURE_FULL_ACCESS"/>
                                    </struct>
                                    <struct name="10">
                                       <setting name="Name" value="Domain_Peripheral_Assignment_10"/>
                                       <setting name="Domain_Peripheral_Assignment" value="/XRDC_1/XRDC/XrdcConfiguration/Rm_XRDC_Peripheral_Config_Pmc"/>
                                       <setting name="Secure_Access_Policy" value="XRDC_SECURE_FULL_ACCESS"/>
                                       <setting name="Non_Secure_Access_Policy" value="XRDC_NON_SECURE_FULL_ACCESS"/>
                                    </struct>
                                    <struct name="11">
                                       <setting name="Name" value="Domain_Peripheral_Assignment_11"/>
                                       <setting name="Domain_Peripheral_Assignment" value="/XRDC_1/XRDC/XrdcConfiguration/Rm_XRDC_Peripheral_Config_Uart0"/>
                                       <setting name="Secure_Access_Policy" value="XRDC_SECURE_FULL_ACCESS"/>
                                       <setting name="Non_Secure_Access_Policy" value="XRDC_NON_SECURE_FULL_ACCESS"/>
                                    </struct>
                                    <struct name="12">
                                       <setting name="Name" value="Domain_Peripheral_Assignment_12"/>
                                       <setting name="Domain_Peripheral_Assignment" value="/XRDC_1/XRDC/XrdcConfiguration/Rm_XRDC_Peripheral_Config_VW_Pdac0_HSEB0"/>
                                       <setting name="Secure_Access_Policy" value="XRDC_SECURE_FULL_ACCESS"/>
                                       <setting name="Non_Secure_Access_Policy" value="XRDC_NON_SECURE_FULL_ACCESS"/>
                                    </struct>
                                    <struct name="13">
                                       <setting name="Name" value="Domain_Peripheral_Assignment_13"/>
                                       <setting name="Domain_Peripheral_Assignment" value="/XRDC_1/XRDC/XrdcConfiguration/Rm_XRDC_Peripheral_Config_VW_Pdac0_HSEB1"/>
                                       <setting name="Secure_Access_Policy" value="XRDC_SECURE_FULL_ACCESS"/>
                                       <setting name="Non_Secure_Access_Policy" value="XRDC_NON_SECURE_FULL_ACCESS"/>
                                    </struct>
                                    <struct name="14">
                                       <setting name="Name" value="Domain_Peripheral_Assignment_14"/>
                                       <setting name="Domain_Peripheral_Assignment" value="/XRDC_1/XRDC/XrdcConfiguration/Rm_XRDC_Peripheral_Config_Sema42"/>
                                       <setting name="Secure_Access_Policy" value="XRDC_SECURE_FULL_ACCESS"/>
                                       <setting name="Non_Secure_Access_Policy" value="XRDC_NON_SECURE_FULL_ACCESS"/>
                                    </struct>
                                 </array>
                                 <array name="Domain_Memory_Assignment">
                                    <struct name="0">
                                       <setting name="Name" value="Domain_Memory_Assignment_0"/>
                                       <setting name="Domain_Memory_Assignment" value="/XRDC_1/XRDC/XrdcConfiguration/Rm_XRDC_Memory_Config_Fls0"/>
                                       <setting name="Secure_Access_Policy" value="XRDC_SECURE_FULL_ACCESS"/>
                                       <setting name="Non_Secure_Access_Policy" value="XRDC_NON_SECURE_FULL_ACCESS"/>
                                    </struct>
                                    <struct name="1">
                                       <setting name="Name" value="Domain_Memory_Assignment_1"/>
                                       <setting name="Domain_Memory_Assignment" value="/XRDC_1/XRDC/XrdcConfiguration/Rm_XRDC_Memory_Config_Itcm"/>
                                       <setting name="Secure_Access_Policy" value="XRDC_SECURE_FULL_ACCESS"/>
                                       <setting name="Non_Secure_Access_Policy" value="XRDC_NON_SECURE_FULL_ACCESS"/>
                                    </struct>
                                    <struct name="2">
                                       <setting name="Name" value="Domain_Memory_Assignment_2"/>
                                       <setting name="Domain_Memory_Assignment" value="/XRDC_1/XRDC/XrdcConfiguration/Rm_XRDC_Memory_Config_Dtcm"/>
                                       <setting name="Secure_Access_Policy" value="XRDC_SECURE_FULL_ACCESS"/>
                                       <setting name="Non_Secure_Access_Policy" value="XRDC_NON_SECURE_FULL_ACCESS"/>
                                    </struct>
                                    <struct name="3">
                                       <setting name="Name" value="Domain_Memory_Assignment_3"/>
                                       <setting name="Domain_Memory_Assignment" value="/XRDC_1/XRDC/XrdcConfiguration/Rm_XRDC_Memory_Config_Sram"/>
                                       <setting name="Secure_Access_Policy" value="XRDC_SECURE_FULL_ACCESS"/>
                                       <setting name="Non_Secure_Access_Policy" value="XRDC_NON_SECURE_FULL_ACCESS"/>
                                    </struct>
                                    <struct name="4">
                                       <setting name="Name" value="Domain_Memory_Assignment_4"/>
                                       <setting name="Domain_Memory_Assignment" value="/XRDC_1/XRDC/XrdcConfiguration/Rm_XRDC_Memory_Config_Sram_StkC0"/>
                                       <setting name="Secure_Access_Policy" value="XRDC_SECURE_FULL_ACCESS"/>
                                       <setting name="Non_Secure_Access_Policy" value="XRDC_NON_SECURE_FULL_ACCESS"/>
                                    </struct>
                                    <struct name="5">
                                       <setting name="Name" value="Domain_Memory_Assignment_5"/>
                                       <setting name="Domain_Memory_Assignment" value="/XRDC_1/XRDC/XrdcConfiguration/Rm_XRDC_Memory_Config_SramNoncache"/>
                                       <setting name="Secure_Access_Policy" value="XRDC_SECURE_FULL_ACCESS"/>
                                       <setting name="Non_Secure_Access_Policy" value="XRDC_NON_SECURE_FULL_ACCESS"/>
                                    </struct>
                                    <struct name="6">
                                       <setting name="Name" value="Domain_Memory_Assignment_6"/>
                                       <setting name="Domain_Memory_Assignment" value="/XRDC_1/XRDC/XrdcConfiguration/Rm_XRDC_Memory_Config_Sram_Rst"/>
                                       <setting name="Secure_Access_Policy" value="XRDC_SECURE_FULL_ACCESS"/>
                                       <setting name="Non_Secure_Access_Policy" value="XRDC_NON_SECURE_FULL_ACCESS"/>
                                    </struct>
                                    <struct name="7">
                                       <setting name="Name" value="Domain_Memory_Assignment_7"/>
                                       <setting name="Domain_Memory_Assignment" value="/XRDC_1/XRDC/XrdcConfiguration/Rm_XRDC_Memory_Config_Sram_Shr"/>
                                       <setting name="Secure_Access_Policy" value="XRDC_SECURE_FULL_ACCESS"/>
                                       <setting name="Non_Secure_Access_Policy" value="XRDC_NON_SECURE_FULL_ACCESS"/>
                                    </struct>
                                 </array>
                              </struct>
                              <struct name="1">
                                 <setting name="Name" value="Rm_XRDC_Domain_Assignment_1"/>
                                 <setting name="XRDCInstances" value="XRDC_INSTANCE0"/>
                                 <setting name="DomainID" value="XRDC_DOMAIN1"/>
                                 <array name="Domain_Master_Assignment">
                                    <struct name="0">
                                       <setting name="Name" value="Domain_Master_Assignment_1"/>
                                       <setting name="XrdcMasterInstance" value="CM7_1"/>
                                       <setting name="XrdcMasterType" value="XRDC_CORE_MASTER"/>
                                       <setting name="XrdcPIDEnable" value="XRDC_MDA_PID_DISABLE"/>
                                       <setting name="XrdcMasterPID" value="0"/>
                                       <setting name="XrdcMasterPIDMask" value="0"/>
                                       <setting name="XrdcMasterMode" value="XRDC_SECURE"/>
                                       <setting name="XrdcCoreMasterDescriptor" value="XRDC_CORE_DESCRIPTOR_0"/>
                                       <setting name="XrdcMasterPriviledgeMode" value="XRDC_USER_MODE"/>
                                    </struct>
                                 </array>
                                 <array name="Domain_Peripheral_Assignment">
                                    <struct name="0">
                                       <setting name="Name" value="Domain_Peripheral_Assignment_0"/>
                                       <setting name="Domain_Peripheral_Assignment" value="/XRDC_1/XRDC/XrdcConfiguration/Rm_XRDC_Peripheral_Config_Mscm"/>
                                       <setting name="Secure_Access_Policy" value="XRDC_SECURE_FULL_ACCESS"/>
                                       <setting name="Non_Secure_Access_Policy" value="XRDC_NON_SECURE_FULL_ACCESS"/>
                                    </struct>
                                    <struct name="1">
                                       <setting name="Name" value="Domain_Peripheral_Assignment_1"/>
                                       <setting name="Domain_Peripheral_Assignment" value="/XRDC_1/XRDC/XrdcConfiguration/Rm_XRDC_Peripheral_Config_Xrdc"/>
                                       <setting name="Secure_Access_Policy" value="XRDC_SECURE_FULL_ACCESS"/>
                                       <setting name="Non_Secure_Access_Policy" value="XRDC_NON_SECURE_FULL_ACCESS"/>
                                    </struct>
                                    <struct name="2">
                                       <setting name="Name" value="Domain_Peripheral_Assignment_2"/>
                                       <setting name="Domain_Peripheral_Assignment" value="/XRDC_1/XRDC/XrdcConfiguration/Rm_XRDC_Peripheral_Config_Uart0"/>
                                       <setting name="Secure_Access_Policy" value="XRDC_SECURE_FULL_ACCESS"/>
                                       <setting name="Non_Secure_Access_Policy" value="XRDC_NON_SECURE_FULL_ACCESS"/>
                                    </struct>
                                    <struct name="3">
                                       <setting name="Name" value="Domain_Peripheral_Assignment_3"/>
                                       <setting name="Domain_Peripheral_Assignment" value="/XRDC_1/XRDC/XrdcConfiguration/Rm_XRDC_Peripheral_Config_VW_Pdac0_HSEB0"/>
                                       <setting name="Secure_Access_Policy" value="XRDC_SECURE_FULL_ACCESS"/>
                                       <setting name="Non_Secure_Access_Policy" value="XRDC_NON_SECURE_FULL_ACCESS"/>
                                    </struct>
                                    <struct name="4">
                                       <setting name="Name" value="Domain_Peripheral_Assignment_4"/>
                                       <setting name="Domain_Peripheral_Assignment" value="/XRDC_1/XRDC/XrdcConfiguration/Rm_XRDC_Peripheral_Config_VW_Pdac0_HSEB1"/>
                                       <setting name="Secure_Access_Policy" value="XRDC_SECURE_FULL_ACCESS"/>
                                       <setting name="Non_Secure_Access_Policy" value="XRDC_NON_SECURE_FULL_ACCESS"/>
                                    </struct>
                                    <struct name="5">
                                       <setting name="Name" value="Domain_Peripheral_Assignment_5"/>
                                       <setting name="Domain_Peripheral_Assignment" value="/XRDC_1/XRDC/XrdcConfiguration/Rm_XRDC_Peripheral_Config_Sema42"/>
                                       <setting name="Secure_Access_Policy" value="XRDC_SECURE_FULL_ACCESS"/>
                                       <setting name="Non_Secure_Access_Policy" value="XRDC_NON_SECURE_FULL_ACCESS"/>
                                    </struct>
                                    <struct name="6">
                                       <setting name="Name" value="Domain_Peripheral_Assignment_6"/>
                                       <setting name="Domain_Peripheral_Assignment" value="/XRDC_1/XRDC/XrdcConfiguration/Rm_XRDC_Peripheral_Config_Mcme"/>
                                       <setting name="Secure_Access_Policy" value="XRDC_SECURE_FULL_ACCESS"/>
                                       <setting name="Non_Secure_Access_Policy" value="XRDC_NON_SECURE_FULL_ACCESS"/>
                                    </struct>
                                    <struct name="7">
                                       <setting name="Name" value="Domain_Peripheral_Assignment_7"/>
                                       <setting name="Domain_Peripheral_Assignment" value="/XRDC_1/XRDC/XrdcConfiguration/Rm_XRDC_Peripheral_Config_Swt0"/>
                                       <setting name="Secure_Access_Policy" value="XRDC_SECURE_FULL_ACCESS"/>
                                       <setting name="Non_Secure_Access_Policy" value="XRDC_NON_SECURE_FULL_ACCESS"/>
                                    </struct>
                                    <struct name="8">
                                       <setting name="Name" value="Domain_Peripheral_Assignment_8"/>
                                       <setting name="Domain_Peripheral_Assignment" value="/XRDC_1/XRDC/XrdcConfiguration/Rm_XRDC_Peripheral_Config_Swt1"/>
                                       <setting name="Secure_Access_Policy" value="XRDC_SECURE_FULL_ACCESS"/>
                                       <setting name="Non_Secure_Access_Policy" value="XRDC_NON_SECURE_FULL_ACCESS"/>
                                    </struct>
                                 </array>
                                 <array name="Domain_Memory_Assignment">
                                    <struct name="0">
                                       <setting name="Name" value="Domain_Memory_Assignment_0"/>
                                       <setting name="Domain_Memory_Assignment" value="/XRDC_1/XRDC/XrdcConfiguration/Rm_XRDC_Memory_Config_Fls0"/>
                                       <setting name="Secure_Access_Policy" value="XRDC_SECURE_FULL_ACCESS"/>
                                       <setting name="Non_Secure_Access_Policy" value="XRDC_NON_SECURE_FULL_ACCESS"/>
                                    </struct>
                                    <struct name="1">
                                       <setting name="Name" value="Domain_Memory_Assignment_1"/>
                                       <setting name="Domain_Memory_Assignment" value="/XRDC_1/XRDC/XrdcConfiguration/Rm_XRDC_Memory_Config_Itcm"/>
                                       <setting name="Secure_Access_Policy" value="XRDC_SECURE_FULL_ACCESS"/>
                                       <setting name="Non_Secure_Access_Policy" value="XRDC_NON_SECURE_FULL_ACCESS"/>
                                    </struct>
                                    <struct name="2">
                                       <setting name="Name" value="Domain_Memory_Assignment_2"/>
                                       <setting name="Domain_Memory_Assignment" value="/XRDC_1/XRDC/XrdcConfiguration/Rm_XRDC_Memory_Config_Dtcm"/>
                                       <setting name="Secure_Access_Policy" value="XRDC_SECURE_FULL_ACCESS"/>
                                       <setting name="Non_Secure_Access_Policy" value="XRDC_NON_SECURE_FULL_ACCESS"/>
                                    </struct>
                                    <struct name="3">
                                       <setting name="Name" value="Domain_Memory_Assignment_3"/>
                                       <setting name="Domain_Memory_Assignment" value="/XRDC_1/XRDC/XrdcConfiguration/Rm_XRDC_Memory_Config_Sram_StkC1"/>
                                       <setting name="Secure_Access_Policy" value="XRDC_SECURE_FULL_ACCESS"/>
                                       <setting name="Non_Secure_Access_Policy" value="XRDC_NON_SECURE_FULL_ACCESS"/>
                                    </struct>
                                    <struct name="4">
                                       <setting name="Name" value="Domain_Memory_Assignment_4"/>
                                       <setting name="Domain_Memory_Assignment" value="/XRDC_1/XRDC/XrdcConfiguration/Rm_XRDC_Memory_Config_Sram"/>
                                       <setting name="Secure_Access_Policy" value="XRDC_SECURE_FULL_ACCESS"/>
                                       <setting name="Non_Secure_Access_Policy" value="XRDC_NON_SECURE_FULL_ACCESS"/>
                                    </struct>
                                    <struct name="5">
                                       <setting name="Name" value="Domain_Memory_Assignment_5"/>
                                       <setting name="Domain_Memory_Assignment" value="/XRDC_1/XRDC/XrdcConfiguration/Rm_XRDC_Memory_Config_SramNoncache"/>
                                       <setting name="Secure_Access_Policy" value="XRDC_SECURE_FULL_ACCESS"/>
                                       <setting name="Non_Secure_Access_Policy" value="XRDC_NON_SECURE_FULL_ACCESS"/>
                                    </struct>
                                    <struct name="6">
                                       <setting name="Name" value="Domain_Memory_Assignment_6"/>
                                       <setting name="Domain_Memory_Assignment" value="/XRDC_1/XRDC/XrdcConfiguration/Rm_XRDC_Memory_Config_Sram_Rst"/>
                                       <setting name="Secure_Access_Policy" value="XRDC_SECURE_FULL_ACCESS"/>
                                       <setting name="Non_Secure_Access_Policy" value="XRDC_NON_SECURE_FULL_ACCESS"/>
                                    </struct>
                                    <struct name="7">
                                       <setting name="Name" value="Domain_Memory_Assignment_7"/>
                                       <setting name="Domain_Memory_Assignment" value="/XRDC_1/XRDC/XrdcConfiguration/Rm_XRDC_Memory_Config_Sram_Shr"/>
                                       <setting name="Secure_Access_Policy" value="XRDC_SECURE_FULL_ACCESS"/>
                                       <setting name="Non_Secure_Access_Policy" value="XRDC_NON_SECURE_FULL_ACCESS"/>
                                    </struct>
                                 </array>
                              </struct>
                           </array>
                           <array name="Rm_XRDC_Memory_Config">
                              <struct name="0">
                                 <setting name="Name" value="Rm_XRDC_Memory_Config_Fls0"/>
                                 <setting name="XrdcInstance" value="XRDC_INSTANCE0"/>
                                 <setting name="XrdcMrcInstance" value="XRDC_MRC0"/>
                                 <setting name="XrdcMrcRegionDescriptorNumber" value="0"/>
                                 <setting name="XrdcStartAddress" value="0x400000"/>
                                 <setting name="XrdcEndAddress" value="0x7D3FFF"/>
                                 <setting name="XrdcSema4Enable" value="false"/>
                                 <setting name="XrdcSema4Number" value="0"/>
                              </struct>
                              <struct name="1">
                                 <setting name="Name" value="Rm_XRDC_Memory_Config_Itcm"/>
                                 <setting name="XrdcInstance" value="XRDC_INSTANCE0"/>
                                 <setting name="XrdcMrcInstance" value="XRDC_MRC0"/>
                                 <setting name="XrdcMrcRegionDescriptorNumber" value="1"/>
                                 <setting name="XrdcStartAddress" value="0"/>
                                 <setting name="XrdcEndAddress" value="0x7FFF"/>
                                 <setting name="XrdcSema4Enable" value="false"/>
                                 <setting name="XrdcSema4Number" value="0"/>
                              </struct>
                              <struct name="2">
                                 <setting name="Name" value="Rm_XRDC_Memory_Config_Dtcm"/>
                                 <setting name="XrdcInstance" value="XRDC_INSTANCE0"/>
                                 <setting name="XrdcMrcInstance" value="XRDC_MRC1"/>
                                 <setting name="XrdcMrcRegionDescriptorNumber" value="0"/>
                                 <setting name="XrdcStartAddress" value="0x20000000"/>
                                 <setting name="XrdcEndAddress" value="0x2000FFFF"/>
                                 <setting name="XrdcSema4Enable" value="false"/>
                                 <setting name="XrdcSema4Number" value="0"/>
                              </struct>
                              <struct name="3">
                                 <setting name="Name" value="Rm_XRDC_Memory_Config_Sram"/>
                                 <setting name="XrdcInstance" value="XRDC_INSTANCE0"/>
                                 <setting name="XrdcMrcInstance" value="XRDC_MRC1"/>
                                 <setting name="XrdcMrcRegionDescriptorNumber" value="1"/>
                                 <setting name="XrdcStartAddress" value="0x20400000"/>
                                 <setting name="XrdcEndAddress" value="0x2042DFFF"/>
                                 <setting name="XrdcSema4Enable" value="false"/>
                                 <setting name="XrdcSema4Number" value="0"/>
                              </struct>
                              <struct name="4">
                                 <setting name="Name" value="Rm_XRDC_Memory_Config_Sram_StkC0"/>
                                 <setting name="XrdcInstance" value="XRDC_INSTANCE0"/>
                                 <setting name="XrdcMrcInstance" value="XRDC_MRC1"/>
                                 <setting name="XrdcMrcRegionDescriptorNumber" value="2"/>
                                 <setting name="XrdcStartAddress" value="0x2042E000"/>
                                 <setting name="XrdcEndAddress" value="0x2042EFFF"/>
                                 <setting name="XrdcSema4Enable" value="false"/>
                                 <setting name="XrdcSema4Number" value="0"/>
                              </struct>
                              <struct name="5">
                                 <setting name="Name" value="Rm_XRDC_Memory_Config_Sram_StkC1"/>
                                 <setting name="XrdcInstance" value="XRDC_INSTANCE0"/>
                                 <setting name="XrdcMrcInstance" value="XRDC_MRC1"/>
                                 <setting name="XrdcMrcRegionDescriptorNumber" value="3"/>
                                 <setting name="XrdcStartAddress" value="0x2042F000"/>
                                 <setting name="XrdcEndAddress" value="0x2042FFFF"/>
                                 <setting name="XrdcSema4Enable" value="false"/>
                                 <setting name="XrdcSema4Number" value="0"/>
                              </struct>
                              <struct name="6">
                                 <setting name="Name" value="Rm_XRDC_Memory_Config_SramNoncache"/>
                                 <setting name="XrdcInstance" value="XRDC_INSTANCE0"/>
                                 <setting name="XrdcMrcInstance" value="XRDC_MRC1"/>
                                 <setting name="XrdcMrcRegionDescriptorNumber" value="4"/>
                                 <setting name="XrdcStartAddress" value="0x20430000"/>
                                 <setting name="XrdcEndAddress" value="0x2043FDFF"/>
                                 <setting name="XrdcSema4Enable" value="false"/>
                                 <setting name="XrdcSema4Number" value="0"/>
                              </struct>
                              <struct name="7">
                                 <setting name="Name" value="Rm_XRDC_Memory_Config_Sram_Rst"/>
                                 <setting name="XrdcInstance" value="XRDC_INSTANCE0"/>
                                 <setting name="XrdcMrcInstance" value="XRDC_MRC1"/>
                                 <setting name="XrdcMrcRegionDescriptorNumber" value="5"/>
                                 <setting name="XrdcStartAddress" value="0x2043FF00"/>
                                 <setting name="XrdcEndAddress" value="0x2043FFFF"/>
                                 <setting name="XrdcSema4Enable" value="false"/>
                                 <setting name="XrdcSema4Number" value="0"/>
                              </struct>
                              <struct name="8">
                                 <setting name="Name" value="Rm_XRDC_Memory_Config_Sram_Shr"/>
                                 <setting name="XrdcInstance" value="XRDC_INSTANCE0"/>
                                 <setting name="XrdcMrcInstance" value="XRDC_MRC1"/>
                                 <setting name="XrdcMrcRegionDescriptorNumber" value="6"/>
                                 <setting name="XrdcStartAddress" value="0x20440000"/>
                                 <setting name="XrdcEndAddress" value="0x20443FFF"/>
                                 <setting name="XrdcSema4Enable" value="false"/>
                                 <setting name="XrdcSema4Number" value="0"/>
                              </struct>
                           </array>
                           <array name="Rm_XRDC_Peripheral_Config">
                              <struct name="0">
                                 <setting name="Name" value="Rm_XRDC_Peripheral_Config_Trgmux"/>
                                 <setting name="XrdcInstance" value="XRDC_INSTANCE0"/>
                                 <setting name="XrdcPeripheralSlot" value="XRDC_TRGMUX"/>
                                 <setting name="XrdcSema4Enable" value="false"/>
                                 <setting name="XrdcSema4Number" value="0"/>
                              </struct>
                              <struct name="1">
                                 <setting name="Name" value="Rm_XRDC_Peripheral_Config_Mscm"/>
                                 <setting name="XrdcInstance" value="XRDC_INSTANCE0"/>
                                 <setting name="XrdcPeripheralSlot" value="XRDC_MSCM"/>
                                 <setting name="XrdcSema4Enable" value="false"/>
                                 <setting name="XrdcSema4Number" value="0"/>
                              </struct>
                              <struct name="2">
                                 <setting name="Name" value="Rm_XRDC_Peripheral_Config_Xrdc"/>
                                 <setting name="XrdcInstance" value="XRDC_INSTANCE0"/>
                                 <setting name="XrdcPeripheralSlot" value="XRDC_XRDC"/>
                                 <setting name="XrdcSema4Enable" value="false"/>
                                 <setting name="XrdcSema4Number" value="0"/>
                              </struct>
                              <struct name="3">
                                 <setting name="Name" value="Rm_XRDC_Peripheral_Config_Mcrgm"/>
                                 <setting name="XrdcInstance" value="XRDC_INSTANCE0"/>
                                 <setting name="XrdcPeripheralSlot" value="XRDC_MC_RGM"/>
                                 <setting name="XrdcSema4Enable" value="false"/>
                                 <setting name="XrdcSema4Number" value="0"/>
                              </struct>
                              <struct name="4">
                                 <setting name="Name" value="Rm_XRDC_Peripheral_Config_Dcm"/>
                                 <setting name="XrdcInstance" value="XRDC_INSTANCE0"/>
                                 <setting name="XrdcPeripheralSlot" value="XRDC_DCM"/>
                                 <setting name="XrdcSema4Enable" value="false"/>
                                 <setting name="XrdcSema4Number" value="0"/>
                              </struct>
                              <struct name="5">
                                 <setting name="Name" value="Rm_XRDC_Peripheral_Config_Sirc"/>
                                 <setting name="XrdcInstance" value="XRDC_INSTANCE0"/>
                                 <setting name="XrdcPeripheralSlot" value="XRDC_SIRC"/>
                                 <setting name="XrdcSema4Enable" value="false"/>
                                 <setting name="XrdcSema4Number" value="0"/>
                              </struct>
                              <struct name="6">
                                 <setting name="Name" value="Rm_XRDC_Peripheral_Config_Sxosc"/>
                                 <setting name="XrdcInstance" value="XRDC_INSTANCE0"/>
                                 <setting name="XrdcPeripheralSlot" value="XRDC_SXOSC"/>
                                 <setting name="XrdcSema4Enable" value="false"/>
                                 <setting name="XrdcSema4Number" value="0"/>
                              </struct>
                              <struct name="7">
                                 <setting name="Name" value="Rm_XRDC_Peripheral_Config_Mccgm"/>
                                 <setting name="XrdcInstance" value="XRDC_INSTANCE0"/>
                                 <setting name="XrdcPeripheralSlot" value="XRDC_MC_CGM"/>
                                 <setting name="XrdcSema4Enable" value="false"/>
                                 <setting name="XrdcSema4Number" value="0"/>
                              </struct>
                              <struct name="8">
                                 <setting name="Name" value="Rm_XRDC_Peripheral_Config_Mcme"/>
                                 <setting name="XrdcInstance" value="XRDC_INSTANCE0"/>
                                 <setting name="XrdcPeripheralSlot" value="XRDC_MC_ME"/>
                                 <setting name="XrdcSema4Enable" value="false"/>
                                 <setting name="XrdcSema4Number" value="0"/>
                              </struct>
                              <struct name="9">
                                 <setting name="Name" value="Rm_XRDC_Peripheral_Config_Pll"/>
                                 <setting name="XrdcInstance" value="XRDC_INSTANCE0"/>
                                 <setting name="XrdcPeripheralSlot" value="XRDC_PLL"/>
                                 <setting name="XrdcSema4Enable" value="false"/>
                                 <setting name="XrdcSema4Number" value="0"/>
                              </struct>
                              <struct name="10">
                                 <setting name="Name" value="Rm_XRDC_Peripheral_Config_Pmc"/>
                                 <setting name="XrdcInstance" value="XRDC_INSTANCE0"/>
                                 <setting name="XrdcPeripheralSlot" value="XRDC_PMC"/>
                                 <setting name="XrdcSema4Enable" value="false"/>
                                 <setting name="XrdcSema4Number" value="0"/>
                              </struct>
                              <struct name="11">
                                 <setting name="Name" value="Rm_XRDC_Peripheral_Config_Uart0"/>
                                 <setting name="XrdcInstance" value="XRDC_INSTANCE0"/>
                                 <setting name="XrdcPeripheralSlot" value="XRDC_LPUART_0"/>
                                 <setting name="XrdcSema4Enable" value="false"/>
                                 <setting name="XrdcSema4Number" value="0"/>
                              </struct>
                              <struct name="12">
                                 <setting name="Name" value="Rm_XRDC_Peripheral_Config_VW_Pdac0_HSEB0"/>
                                 <setting name="XrdcInstance" value="XRDC_INSTANCE0"/>
                                 <setting name="XrdcPeripheralSlot" value="XRDC_SIUL2_VIRTWRAPPER_PDAC0_HSE_B_0"/>
                                 <setting name="XrdcSema4Enable" value="false"/>
                                 <setting name="XrdcSema4Number" value="0"/>
                              </struct>
                              <struct name="13">
                                 <setting name="Name" value="Rm_XRDC_Peripheral_Config_VW_Pdac0_HSEB1"/>
                                 <setting name="XrdcInstance" value="XRDC_INSTANCE0"/>
                                 <setting name="XrdcPeripheralSlot" value="XRDC_SIUL2_VIRTWRAPPER_PDAC0_HSE_B_1"/>
                                 <setting name="XrdcSema4Enable" value="false"/>
                                 <setting name="XrdcSema4Number" value="0"/>
                              </struct>
                              <struct name="14">
                                 <setting name="Name" value="Rm_XRDC_Peripheral_Config_Sema42"/>
                                 <setting name="XrdcInstance" value="XRDC_INSTANCE0"/>
                                 <setting name="XrdcPeripheralSlot" value="XRDC_SEMA_42"/>
                                 <setting name="XrdcSema4Enable" value="false"/>
                                 <setting name="XrdcSema4Number" value="0"/>
                              </struct>
                              <struct name="15">
                                 <setting name="Name" value="Rm_XRDC_Peripheral_Config_Swt0"/>
                                 <setting name="XrdcInstance" value="XRDC_INSTANCE0"/>
                                 <setting name="XrdcPeripheralSlot" value="XRDC_SWT_0"/>
                                 <setting name="XrdcSema4Enable" value="false"/>
                                 <setting name="XrdcSema4Number" value="0"/>
                              </struct>
                              <struct name="16">
                                 <setting name="Name" value="Rm_XRDC_Peripheral_Config_Swt1"/>
                                 <setting name="XrdcInstance" value="XRDC_INSTANCE0"/>
                                 <setting name="XrdcPeripheralSlot" value="XRDC_SWT_1"/>
                                 <setting name="XrdcSema4Enable" value="false"/>
                                 <setting name="XrdcSema4Number" value="0"/>
                              </struct>
                           </array>
                        </struct>
                     </config_set>
                  </instance>
                  <instance name="Lpuart_Uart_1" uuid="8a7f7c19-671d-4acb-8dc2-03dc71101970" type="Lpuart_Uart" type_id="Lpuart_Uart" mode="ip" enabled="true" comment="" custom_name_enabled="false" editing_lock="false">
                     <config_set name="Lpuart_Uart">
                        <setting name="Name" value="Lpuart_Uart"/>
                        <struct name="ConfigTimeSupport" quick_selection="Default">
                           <setting name="POST_BUILD_VARIANT_USED" value="false"/>
                           <setting name="IMPLEMENTATION_CONFIG_VARIANT" value="VARIANT-PRE-COMPILE"/>
                        </struct>
                        <struct name="GeneralConfiguration">
                           <setting name="Name" value="GeneralConfiguration"/>
                           <setting name="UartDevErrorDetect" value="false"/>
                           <setting name="UartTimeoutMethod" value="OSIF_COUNTER_DUMMY"/>
                           <setting name="UartTimeoutDuration" value="65536"/>
                           <setting name="UartDmaEnable" value="false"/>
                        </struct>
                        <struct name="UartGlobalConfig" quick_selection="Default">
                           <setting name="Name" value="UartGlobalConfig"/>
                           <array name="UartChannel">
                              <struct name="0">
                                 <setting name="Name" value="UartChannel_0"/>
                                 <setting name="UartHwUsing" value="LPUART_IP"/>
                                 <setting name="UartClockFunctionalGroupRef" value="BOARD_BootClockRUN"/>
                                 <struct name="DetailModuleConfiguration">
                                    <setting name="Name" value="DetailModuleConfiguration"/>
                                    <setting name="UartHwChannel" value="LPUART_0"/>
                                    <setting name="DesireBaudrate" value="LPUART_UART_BAUDRATE_9600"/>
                                    <setting name="UartInteruptDmaMethod" value="LPUART_UART_IP_USING_INTERRUPTS"/>
                                    <array name="UartDmaTxChannelRef"/>
                                    <array name="UartDmaRxChannelRef"/>
                                    <setting name="UartParityType" value="LPUART_UART_IP_PARITY_DISABLED"/>
                                    <setting name="UartStopBitNumber" value="LPUART_UART_IP_ONE_STOP_BIT"/>
                                    <setting name="UartWordLength" value="LPUART_UART_IP_8_BITS_PER_CHAR"/>
                                    <array name="UartCallback">
                                       <setting name="0" value="NULL_PTR"/>
                                    </array>
                                    <array name="UartCallbackParam">
                                       <setting name="0" value="NULL_PTR"/>
                                    </array>
                                 </struct>
                              </struct>
                           </array>
                        </struct>
                     </config_set>
                  </instance>
                  <instance name="Siul2_Dio_1" uuid="81732539-0594-46f0-ba8c-1df5a9a49ccf" type="Siul2_Dio" type_id="Siul2_Dio" mode="ip" enabled="true" comment="" custom_name_enabled="false" editing_lock="false">
                     <config_set name="Siul2_Dio" quick_selection="Siul2DiotDefault">
                        <setting name="Name" value="Siul2_Dio"/>
                        <struct name="ConfigTimeSupport">
                           <setting name="POST_BUILD_VARIANT_USED" value="false"/>
                           <setting name="IMPLEMENTATION_CONFIG_VARIANT" value="VARIANT-PRE-COMPILE"/>
                        </struct>
                        <struct name="DioGeneral">
                           <setting name="Name" value="DioGeneral"/>
                           <setting name="SIUL2DioIPDevErrorDetect" value="true"/>
                        </struct>
                     </config_set>
                  </instance>
                  <instance name="Siul2_Port_1" uuid="48396844-fc73-4adb-bc44-59837626435d" type="Siul2_Port" type_id="Siul2_Port" mode="ip" enabled="true" comment="" custom_name_enabled="false" editing_lock="false">
                     <config_set name="Siul2_Port" quick_selection="Siul2PortDefault">
                        <setting name="Name" value="Siul2_Port"/>
                        <struct name="ConfigTimeSupport">
                           <setting name="POST_BUILD_VARIANT_USED" value="false"/>
                           <setting name="IMPLEMENTATION_CONFIG_VARIANT" value="VariantPreCompile"/>
                        </struct>
                        <struct name="PortGeneral">
                           <setting name="Name" value="PortGeneral"/>
                           <setting name="SIUL2PortIPDevErrorDetect" value="true"/>
                           <setting name="PortEnableUserModeSupport" value="false"/>
                        </struct>
                     </config_set>
                  </instance>
                  <instance name="MPU_M7_1" uuid="1d3388c2-c4be-4545-8118-520f1f073315" type="MPU_M7" type_id="MPU_M7" mode="MPU_M7" enabled="true" comment="" custom_name_enabled="false" editing_lock="false">
                     <config_set name="MPU_M7" quick_selection="Mpu_M7_quick_selection">
                        <setting name="Name" value="MPU_M7"/>
                        <struct name="General">
                           <setting name="Name" value="General"/>
                           <setting name="MpuDevErrorDetect" value="false"/>
                           <setting name="MpuUserModeEnable" value="false"/>
                        </struct>
                        <struct name="MPU_M7_Configuration">
                           <setting name="Name" value="MPU_M7_Configuration"/>
                           <array name="MPU_M7_ModuleConfig">
                              <struct name="0">
                                 <setting name="Name" value="MPU_M7_ModuleConfig_0"/>
                                 <setting name="DefaultMapEnable" value="false"/>
                                 <setting name="RunInHFNMIEnable" value="false"/>
                                 <setting name="MemManageInterruptEnable" value="false"/>
                                 <setting name="PhysicalCoreID" value="Cortex_M7_Core0"/>
                                 <array name="RegionConfig">
                                    <struct name="0">
                                       <setting name="Name" value="RegionConfig_0"/>
                                       <setting name="RegionNumber" value="0"/>
                                       <setting name="StartAddress" value="0x00000000"/>
                                       <setting name="EndAddress" value="0xFFFFFFFF"/>
                                       <setting name="MemoryType" value="MPU_M7_MEM_STRONG_ORDER"/>
                                       <setting name="AccessRights" value="MPU_M7_PRIV_UNPRIV_NONE"/>
                                       <setting name="OuterCachePolicy" value="MPU_M7_CACHE_POLICY_NO_CACHE"/>
                                       <setting name="InnerCachePolicy" value="MPU_M7_CACHE_POLICY_NO_CACHE"/>
                                       <setting name="SubregionMask" value="0"/>
                                       <setting name="Shareable" value="false"/>
                                    </struct>
                                    <struct name="1">
                                       <setting name="Name" value="RegionConfig_1"/>
                                       <setting name="RegionNumber" value="1"/>
                                       <setting name="StartAddress" value="0x00000000"/>
                                       <setting name="EndAddress" value="0x00007FFF"/>
                                       <setting name="MemoryType" value="MPU_M7_MEM_STRONG_ORDER"/>
                                       <setting name="AccessRights" value="MPU_M7_PRIV_RWX_UNPRIV_RWX"/>
                                       <setting name="OuterCachePolicy" value="MPU_M7_CACHE_POLICY_NO_CACHE"/>
                                       <setting name="InnerCachePolicy" value="MPU_M7_CACHE_POLICY_NO_CACHE"/>
                                       <setting name="SubregionMask" value="0"/>
                                       <setting name="Shareable" value="false"/>
                                    </struct>
                                    <struct name="2">
                                       <setting name="Name" value="RegionConfig_2"/>
                                       <setting name="RegionNumber" value="2"/>
                                       <setting name="StartAddress" value="0x00400000"/>
                                       <setting name="EndAddress" value="0x007FFFFF"/>
                                       <setting name="MemoryType" value="MPU_M7_MEM_NORMAL_CACHEABLE"/>
                                       <setting name="AccessRights" value="MPU_M7_PRIV_RWX_UNPRIV_RWX"/>
                                       <setting name="OuterCachePolicy" value="MPU_M7_CACHE_POLICY_W_BACK_NO_W_ALLOCATE"/>
                                       <setting name="InnerCachePolicy" value="MPU_M7_CACHE_POLICY_W_BACK_WR_ALLOCATE"/>
                                       <setting name="SubregionMask" value="0"/>
                                       <setting name="Shareable" value="false"/>
                                    </struct>
                                    <struct name="3">
                                       <setting name="Name" value="RegionConfig_3"/>
                                       <setting name="RegionNumber" value="3"/>
                                       <setting name="StartAddress" value="0x10000000"/>
                                       <setting name="EndAddress" value="0x1001FFFF"/>
                                       <setting name="MemoryType" value="MPU_M7_MEM_DEVICE_SHARED"/>
                                       <setting name="AccessRights" value="MPU_M7_PRIV_RWX_UNPRIV_RWX"/>
                                       <setting name="OuterCachePolicy" value="MPU_M7_CACHE_POLICY_NO_CACHE"/>
                                       <setting name="InnerCachePolicy" value="MPU_M7_CACHE_POLICY_NO_CACHE"/>
                                       <setting name="SubregionMask" value="0"/>
                                       <setting name="Shareable" value="true"/>
                                    </struct>
                                    <struct name="4">
                                       <setting name="Name" value="RegionConfig_4"/>
                                       <setting name="RegionNumber" value="4"/>
                                       <setting name="StartAddress" value="0x20000000"/>
                                       <setting name="EndAddress" value="0x2000FFFF"/>
                                       <setting name="MemoryType" value="MPU_M7_MEM_STRONG_ORDER"/>
                                       <setting name="AccessRights" value="MPU_M7_PRIV_RWX_UNPRIV_RWX"/>
                                       <setting name="OuterCachePolicy" value="MPU_M7_CACHE_POLICY_NO_CACHE"/>
                                       <setting name="InnerCachePolicy" value="MPU_M7_CACHE_POLICY_NO_CACHE"/>
                                       <setting name="SubregionMask" value="0"/>
                                       <setting name="Shareable" value="false"/>
                                    </struct>
                                    <struct name="5">
                                       <setting name="Name" value="RegionConfig_5"/>
                                       <setting name="RegionNumber" value="5"/>
                                       <setting name="StartAddress" value="0x20400000"/>
                                       <setting name="EndAddress" value="0x2042FFFF"/>
                                       <setting name="MemoryType" value="MPU_M7_MEM_NORMAL_CACHEABLE"/>
                                       <setting name="AccessRights" value="MPU_M7_PRIV_RWX_UNPRIV_RWX"/>
                                       <setting name="OuterCachePolicy" value="MPU_M7_CACHE_POLICY_W_BACK_WR_ALLOCATE"/>
                                       <setting name="InnerCachePolicy" value="MPU_M7_CACHE_POLICY_W_THROUGH_NO_W_ALLOCATE"/>
                                       <setting name="SubregionMask" value="0"/>
                                       <setting name="Shareable" value="false"/>
                                    </struct>
                                    <struct name="6">
                                       <setting name="Name" value="RegionConfig_6"/>
                                       <setting name="RegionNumber" value="6"/>
                                       <setting name="StartAddress" value="0x20430000"/>
                                       <setting name="EndAddress" value="0x2043FFFF"/>
                                       <setting name="MemoryType" value="MPU_M7_MEM_NORMAL_IO_NO_CACHE"/>
                                       <setting name="AccessRights" value="MPU_M7_PRIV_RWX_UNPRIV_RWX"/>
                                       <setting name="OuterCachePolicy" value="MPU_M7_CACHE_POLICY_NO_CACHE"/>
                                       <setting name="InnerCachePolicy" value="MPU_M7_CACHE_POLICY_NO_CACHE"/>
                                       <setting name="SubregionMask" value="0"/>
                                       <setting name="Shareable" value="false"/>
                                    </struct>
                                    <struct name="7">
                                       <setting name="Name" value="RegionConfig_7"/>
                                       <setting name="RegionNumber" value="7"/>
                                       <setting name="StartAddress" value="0x20440000"/>
                                       <setting name="EndAddress" value="0x20443FFF"/>
                                       <setting name="MemoryType" value="MPU_M7_MEM_DEVICE_SHARED"/>
                                       <setting name="AccessRights" value="MPU_M7_PRIV_RWX_UNPRIV_RWX"/>
                                       <setting name="OuterCachePolicy" value="MPU_M7_CACHE_POLICY_NO_CACHE"/>
                                       <setting name="InnerCachePolicy" value="MPU_M7_CACHE_POLICY_NO_CACHE"/>
                                       <setting name="SubregionMask" value="0"/>
                                       <setting name="Shareable" value="false"/>
                                    </struct>
                                    <struct name="8">
                                       <setting name="Name" value="RegionConfig_8"/>
                                       <setting name="RegionNumber" value="8"/>
                                       <setting name="StartAddress" value="0x40000000"/>
                                       <setting name="EndAddress" value="0x401FFFFF"/>
                                       <setting name="MemoryType" value="MPU_M7_MEM_DEVICE_SHARED"/>
                                       <setting name="AccessRights" value="MPU_M7_PRIV_RWX_UNPRIV_RWX"/>
                                       <setting name="OuterCachePolicy" value="MPU_M7_CACHE_POLICY_NO_CACHE"/>
                                       <setting name="InnerCachePolicy" value="MPU_M7_CACHE_POLICY_NO_CACHE"/>
                                       <setting name="SubregionMask" value="0"/>
                                       <setting name="Shareable" value="false"/>
                                    </struct>
                                    <struct name="9">
                                       <setting name="Name" value="RegionConfig_9"/>
                                       <setting name="RegionNumber" value="9"/>
                                       <setting name="StartAddress" value="0x40200000"/>
                                       <setting name="EndAddress" value="0x403FFFFF"/>
                                       <setting name="MemoryType" value="MPU_M7_MEM_DEVICE_SHARED"/>
                                       <setting name="AccessRights" value="MPU_M7_PRIV_RWX_UNPRIV_RWX"/>
                                       <setting name="OuterCachePolicy" value="MPU_M7_CACHE_POLICY_NO_CACHE"/>
                                       <setting name="InnerCachePolicy" value="MPU_M7_CACHE_POLICY_NO_CACHE"/>
                                       <setting name="SubregionMask" value="0"/>
                                       <setting name="Shareable" value="false"/>
                                    </struct>
                                 </array>
                              </struct>
                           </array>
                        </struct>
                     </config_set>
                  </instance>
                  <instance name="Cache_Ip_1" uuid="11cc2b1d-7dd9-4c09-8d0c-105537dbf725" type="Cache_Ip" type_id="Cache_Ip" mode="general" enabled="true" comment="" custom_name_enabled="false" editing_lock="false">
                     <config_set name="Cache_Ip" quick_selection="cache_default">
                        <setting name="Name" value="Cache"/>
                        <struct name="ConfigTimeSupport">
                           <setting name="POST_BUILD_VARIANT_USED" value="false"/>
                           <setting name="IMPLEMENTATION_CONFIG_VARIANT" value="VARIANT-POST-BUILD"/>
                        </struct>
                        <struct name="MclGeneral">
                           <setting name="Name" value="MclGeneral"/>
                           <setting name="MclEnableUserModeSupport" value="false"/>
                           <struct name="MclCache">
                              <setting name="Name" value="MclCache"/>
                              <setting name="MclEnableCache" value="false"/>
                              <setting name="MclEnableCacheDevErrorDetect" value="false"/>
                           </struct>
                        </struct>
                     </config_set>
                  </instance>
                  <instance name="SEMA42_1" uuid="a90106df-ac2a-4a88-84d5-8b7df66734f0" type="SEMA42" type_id="SEMA42" mode="SEMA42" enabled="true" comment="" custom_name_enabled="false" editing_lock="false">
                     <config_set name="SEMA42" quick_selection="Sema42_quick_selections">
                        <setting name="Name" value="SEMA42"/>
                        <struct name="General">
                           <setting name="Name" value="General"/>
                           <setting name="Sema42DevErrorDetect" value="false"/>
                           <setting name="Sema42UserModeSupport" value="false"/>
                        </struct>
                     </config_set>
                  </instance>
               </instances>
            </functional_group>
         </functional_groups>
         <components>
            <component name="system" uuid="4f30095e-5fdd-4f65-818d-50de3d3fcb73" type_id="system">
               <config_set_global name="SystemModel">
                  <setting name="EcvdGenerationMethod" value="INDIVIDUAL"/>
                  <setting name="EcvdOutputPath" value=""/>
                  <setting name="EcvdGenerationTrigger" value="Generate Configuration"/>
               </config_set_global>
            </component>
         </components>
      </periphs>
   </tools>
</configuration>