{"top":"global.conv_3_3",
"namespaces":{
  "global":{
    "modules":{
      "MEM":{
        "type":["Record",[
          ["configs",["Array",2413,"BitIn"]],
          ["clk_en","BitIn"],
          ["config_write","BitIn"],
          ["flush","BitIn"],
          ["input_width_16_num_3",["Array",16,"BitIn"]],
          ["input_width_16_num_0",["Array",16,"BitIn"]],
          ["config_en",["Array",2,"BitIn"]],
          ["config_read","BitIn"],
          ["input_width_1_num_1","BitIn"],
          ["input_width_16_num_2",["Array",16,"BitIn"]],
          ["input_width_16_num_1",["Array",16,"BitIn"]],
          ["config_addr_in",["Array",8,"BitIn"]],
          ["config_data_in",["Array",32,"BitIn"]],
          ["input_width_1_num_0","BitIn"],
          ["O0",["Array",16,"Bit"]],
          ["O1",["Array",16,"Bit"]],
          ["O2","Bit"],
          ["O3","Bit"],
          ["O4","Bit"],
          ["O5",["Array",32,"Bit"]],
          ["O6",["Array",32,"Bit"]],
          ["O7","Bit"],
          ["CLK",["Named","coreir.clkIn"]],
          ["ASYNCRESET",["Named","coreir.arstIn"]]
        ]]
      },
      "conv_3_3":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["reset","BitIn"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en","Bit"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","Bit"],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "_U15$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "hw_input_global_wrapper_stencil$d_reg__U1$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "hw_input_global_wrapper_stencil$d_reg__U2$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "hw_input_global_wrapper_stencil$d_reg__U3$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "hw_input_global_wrapper_stencil$d_reg__U4$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "hw_input_global_wrapper_stencil$d_reg__U5$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "hw_input_global_wrapper_stencil$d_reg__U6$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_bank_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_bank_2_garnet":{
            "modref":"global.MEM",
            "metadata":{"ID":"_U0","config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[4],"cycle_stride":[4,64],"delay":[0],"dimensionality":2,"extent":[16,64],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,16]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,64],"dimensionality":2,"extent":[64,64],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[126],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,64],"read_data_starting_addr":[0],"read_data_stride":[1,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_1":{"cycle_starting_addr":[61],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,64],"read_data_starting_addr":[0],"read_data_stride":[1,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[128],"cycle_stride":[1,64],"dimensionality":2,"extent":[64,64],"read_data_starting_addr":[0],"read_data_stride":[1,0]},"tb2out_1":{"cycle_starting_addr":[64],"cycle_stride":[1,64],"dimensionality":2,"extent":[64,64],"read_data_starting_addr":[0],"read_data_stride":[1,0]}},"has_external_addrgen":false,"has_flush":true,"has_read_valid":false,"has_reset":false,"has_stencil_valid":false,"has_valid":false,"is_rom":false,"mode":"lake","num_inputs":1,"num_outputs":2,"use_prebuilt_mem":true,"width":16}
          },
          "op_hcompute_conv_stencil$inner_compute$const_p0__258":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          },
          "op_hcompute_conv_stencil_1$inner_compute$add_282_300_301":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "op_hcompute_conv_stencil_1$inner_compute$add_284_298_299":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "op_hcompute_conv_stencil_1$inner_compute$add_286_297_298":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "op_hcompute_conv_stencil_1$inner_compute$add_288_296_297":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "op_hcompute_conv_stencil_1$inner_compute$add_290_295_296":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "op_hcompute_conv_stencil_1$inner_compute$add_292_294_295":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "op_hcompute_conv_stencil_1$inner_compute$add_conv_stencil_1_299_300":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "op_hcompute_conv_stencil_1$inner_compute$const_p11__281":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000b"]}
          },
          "op_hcompute_conv_stencil_1$inner_compute$const_p12__285":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000c"]}
          },
          "op_hcompute_conv_stencil_1$inner_compute$const_p13__289":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000d"]}
          },
          "op_hcompute_conv_stencil_1$inner_compute$const_p16__293":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0010"]}
          },
          "op_hcompute_conv_stencil_1$inner_compute$const_p17__283":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0011"]}
          },
          "op_hcompute_conv_stencil_1$inner_compute$const_p18__287":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0012"]}
          },
          "op_hcompute_conv_stencil_1$inner_compute$const_p19__291":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0013"]}
          },
          "op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_1_281_282":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_2_283_284":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_3_285_286":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_4_287_288":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_5_289_290":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_6_291_292":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_7_293_294":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_input_global_wrapper_stencil_port_controller_garnet":{
            "modref":"global.MEM",
            "metadata":{"ID":"_U11","config":{"stencil_valid":{"cycle_starting_addr":[0],"cycle_stride":[1,64],"dimensionality":2,"extent":[64,64]}},"has_external_addrgen":false,"has_flush":true,"has_read_valid":false,"has_reset":false,"has_stencil_valid":true,"has_valid":false,"is_rom":false,"mode":"lake","num_inputs":1,"num_outputs":1,"use_prebuilt_mem":true,"width":16}
          },
          "op_hcompute_hw_output_stencil_port_controller_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "op_hcompute_hw_output_stencil_port_controller_garnet":{
            "modref":"global.MEM",
            "metadata":{"ID":"_U7","config":{"stencil_valid":{"cycle_starting_addr":[130],"cycle_stride":[1,64],"dimensionality":2,"extent":[62,62]}},"has_external_addrgen":false,"has_flush":true,"has_read_valid":false,"has_reset":false,"has_stencil_valid":true,"has_valid":false,"is_rom":false,"mode":"lake","num_inputs":1,"num_outputs":1,"use_prebuilt_mem":true,"width":16}
          }
        },
        "connections":[
          ["self.clk","_U15$reg0.clk"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read.0","_U15$reg0.in"],
          ["self.clk","hw_input_global_wrapper_stencil$d_reg__U1$reg0.clk"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read.0","hw_input_global_wrapper_stencil$d_reg__U1$reg0.in"],
          ["hw_input_global_wrapper_stencil$d_reg__U2$reg0.in","hw_input_global_wrapper_stencil$d_reg__U1$reg0.out"],
          ["op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_7_293_294.in0","hw_input_global_wrapper_stencil$d_reg__U1$reg0.out"],
          ["self.clk","hw_input_global_wrapper_stencil$d_reg__U2$reg0.clk"],
          ["op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_5_289_290.in0","hw_input_global_wrapper_stencil$d_reg__U2$reg0.out"],
          ["self.clk","hw_input_global_wrapper_stencil$d_reg__U3$reg0.clk"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_bank_2_garnet.O1","hw_input_global_wrapper_stencil$d_reg__U3$reg0.in"],
          ["hw_input_global_wrapper_stencil$d_reg__U4$reg0.in","hw_input_global_wrapper_stencil$d_reg__U3$reg0.out"],
          ["self.clk","hw_input_global_wrapper_stencil$d_reg__U4$reg0.clk"],
          ["op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_3_285_286.in0","hw_input_global_wrapper_stencil$d_reg__U4$reg0.out"],
          ["self.clk","hw_input_global_wrapper_stencil$d_reg__U5$reg0.clk"],
          ["hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_bank_2_garnet.O0","hw_input_global_wrapper_stencil$d_reg__U5$reg0.in"],
          ["hw_input_global_wrapper_stencil$d_reg__U6$reg0.in","hw_input_global_wrapper_stencil$d_reg__U5$reg0.out"],
          ["self.clk","hw_input_global_wrapper_stencil$d_reg__U6$reg0.clk"],
          ["op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_1_281_282.in0","hw_input_global_wrapper_stencil$d_reg__U6$reg0.out"],
          ["op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_2_283_284.in0","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_bank_2_garnet.O0"],
          ["op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_4_287_288.in0","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_bank_2_garnet.O1"],
          ["self.reset","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_bank_2_garnet.flush"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read.0","hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_bank_2_garnet.input_width_16_num_2"],
          ["op_hcompute_conv_stencil_1$inner_compute$add_conv_stencil_1_299_300.in0","op_hcompute_conv_stencil$inner_compute$const_p0__258.out"],
          ["op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_1_281_282.out","op_hcompute_conv_stencil_1$inner_compute$add_282_300_301.in0"],
          ["op_hcompute_conv_stencil_1$inner_compute$add_conv_stencil_1_299_300.out","op_hcompute_conv_stencil_1$inner_compute$add_282_300_301.in1"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write.0","op_hcompute_conv_stencil_1$inner_compute$add_282_300_301.out"],
          ["op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_2_283_284.out","op_hcompute_conv_stencil_1$inner_compute$add_284_298_299.in0"],
          ["op_hcompute_conv_stencil_1$inner_compute$add_286_297_298.out","op_hcompute_conv_stencil_1$inner_compute$add_284_298_299.in1"],
          ["op_hcompute_conv_stencil_1$inner_compute$add_conv_stencil_1_299_300.in1","op_hcompute_conv_stencil_1$inner_compute$add_284_298_299.out"],
          ["op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_3_285_286.out","op_hcompute_conv_stencil_1$inner_compute$add_286_297_298.in0"],
          ["op_hcompute_conv_stencil_1$inner_compute$add_288_296_297.out","op_hcompute_conv_stencil_1$inner_compute$add_286_297_298.in1"],
          ["op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_4_287_288.out","op_hcompute_conv_stencil_1$inner_compute$add_288_296_297.in0"],
          ["op_hcompute_conv_stencil_1$inner_compute$add_290_295_296.out","op_hcompute_conv_stencil_1$inner_compute$add_288_296_297.in1"],
          ["op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_5_289_290.out","op_hcompute_conv_stencil_1$inner_compute$add_290_295_296.in0"],
          ["op_hcompute_conv_stencil_1$inner_compute$add_292_294_295.out","op_hcompute_conv_stencil_1$inner_compute$add_290_295_296.in1"],
          ["op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_6_291_292.out","op_hcompute_conv_stencil_1$inner_compute$add_292_294_295.in0"],
          ["op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_7_293_294.out","op_hcompute_conv_stencil_1$inner_compute$add_292_294_295.in1"],
          ["op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_1_281_282.in1","op_hcompute_conv_stencil_1$inner_compute$const_p11__281.out"],
          ["op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_3_285_286.in1","op_hcompute_conv_stencil_1$inner_compute$const_p12__285.out"],
          ["op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_5_289_290.in1","op_hcompute_conv_stencil_1$inner_compute$const_p13__289.out"],
          ["op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_7_293_294.in1","op_hcompute_conv_stencil_1$inner_compute$const_p16__293.out"],
          ["op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_2_283_284.in1","op_hcompute_conv_stencil_1$inner_compute$const_p17__283.out"],
          ["op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_4_287_288.in1","op_hcompute_conv_stencil_1$inner_compute$const_p18__287.out"],
          ["op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_6_291_292.in1","op_hcompute_conv_stencil_1$inner_compute$const_p19__291.out"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read.0","op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_6_291_292.in0"],
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_en","op_hcompute_hw_input_global_wrapper_stencil_port_controller_garnet.O4"],
          ["self.reset","op_hcompute_hw_input_global_wrapper_stencil_port_controller_garnet.flush"],
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write_valid","op_hcompute_hw_output_stencil_port_controller_garnet.O4"],
          ["self.reset","op_hcompute_hw_output_stencil_port_controller_garnet.flush"]
        ]
      },
      "conv_stencil_clkwrk_dsa0_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_conv_stencil_1_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_conv_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_write_extra_ctrl","BitIn"]
        ]],
        "connections":[
          ["self.op_hcompute_conv_stencil_write.0","self.op_hcompute_conv_stencil_1_read.0"]
        ]
      },
      "conv_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_conv_stencil_1_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_conv_stencil_1_write_extra_ctrl","BitIn"],
          ["op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"Bit"]]],
          ["op_hcompute_hw_output_stencil_read_extra_ctrl","Bit"]
        ]],
        "connections":[
          ["self.op_hcompute_hw_output_stencil_read.0","self.op_hcompute_conv_stencil_1_write.0"]
        ]
      },
      "cu_op_hcompute_conv_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$const_p0__258":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_write.0","inner_compute$const_p0__258.out"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_conv_stencil_1":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read",["Array",7,["Array",16,"BitIn"]]],
          ["conv_stencil_op_hcompute_conv_stencil_1_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "instances":{
          "inner_compute$add_282_300_301":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_284_298_299":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_286_297_298":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_288_296_297":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_290_295_296":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_292_294_295":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$add_conv_stencil_1_299_300":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$const_p11__281":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000b"]}
          },
          "inner_compute$const_p12__285":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000c"]}
          },
          "inner_compute$const_p13__289":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000d"]}
          },
          "inner_compute$const_p16__293":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0010"]}
          },
          "inner_compute$const_p17__283":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0011"]}
          },
          "inner_compute$const_p18__287":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0012"]}
          },
          "inner_compute$const_p19__291":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0013"]}
          },
          "inner_compute$mul_hw_input_global_wrapper_stencil_1_281_282":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_input_global_wrapper_stencil_2_283_284":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_input_global_wrapper_stencil_3_285_286":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_input_global_wrapper_stencil_4_287_288":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_input_global_wrapper_stencil_5_289_290":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_input_global_wrapper_stencil_6_291_292":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "inner_compute$mul_hw_input_global_wrapper_stencil_7_293_294":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["inner_compute$mul_hw_input_global_wrapper_stencil_1_281_282.out","inner_compute$add_282_300_301.in0"],
          ["inner_compute$add_conv_stencil_1_299_300.out","inner_compute$add_282_300_301.in1"],
          ["self.conv_stencil_op_hcompute_conv_stencil_1_write.0","inner_compute$add_282_300_301.out"],
          ["inner_compute$mul_hw_input_global_wrapper_stencil_2_283_284.out","inner_compute$add_284_298_299.in0"],
          ["inner_compute$add_286_297_298.out","inner_compute$add_284_298_299.in1"],
          ["inner_compute$add_conv_stencil_1_299_300.in1","inner_compute$add_284_298_299.out"],
          ["inner_compute$mul_hw_input_global_wrapper_stencil_3_285_286.out","inner_compute$add_286_297_298.in0"],
          ["inner_compute$add_288_296_297.out","inner_compute$add_286_297_298.in1"],
          ["inner_compute$mul_hw_input_global_wrapper_stencil_4_287_288.out","inner_compute$add_288_296_297.in0"],
          ["inner_compute$add_290_295_296.out","inner_compute$add_288_296_297.in1"],
          ["inner_compute$mul_hw_input_global_wrapper_stencil_5_289_290.out","inner_compute$add_290_295_296.in0"],
          ["inner_compute$add_292_294_295.out","inner_compute$add_290_295_296.in1"],
          ["inner_compute$mul_hw_input_global_wrapper_stencil_6_291_292.out","inner_compute$add_292_294_295.in0"],
          ["inner_compute$mul_hw_input_global_wrapper_stencil_7_293_294.out","inner_compute$add_292_294_295.in1"],
          ["self.conv_stencil_clkwrk_dsa0_op_hcompute_conv_stencil_1_read.0","inner_compute$add_conv_stencil_1_299_300.in0"],
          ["inner_compute$mul_hw_input_global_wrapper_stencil_1_281_282.in1","inner_compute$const_p11__281.out"],
          ["inner_compute$mul_hw_input_global_wrapper_stencil_3_285_286.in1","inner_compute$const_p12__285.out"],
          ["inner_compute$mul_hw_input_global_wrapper_stencil_5_289_290.in1","inner_compute$const_p13__289.out"],
          ["inner_compute$mul_hw_input_global_wrapper_stencil_7_293_294.in1","inner_compute$const_p16__293.out"],
          ["inner_compute$mul_hw_input_global_wrapper_stencil_2_283_284.in1","inner_compute$const_p17__283.out"],
          ["inner_compute$mul_hw_input_global_wrapper_stencil_4_287_288.in1","inner_compute$const_p18__287.out"],
          ["inner_compute$mul_hw_input_global_wrapper_stencil_6_291_292.in1","inner_compute$const_p19__291.out"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read.0","inner_compute$mul_hw_input_global_wrapper_stencil_1_281_282.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read.1","inner_compute$mul_hw_input_global_wrapper_stencil_2_283_284.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read.2","inner_compute$mul_hw_input_global_wrapper_stencil_3_285_286.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read.3","inner_compute$mul_hw_input_global_wrapper_stencil_4_287_288.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read.4","inner_compute$mul_hw_input_global_wrapper_stencil_5_289_290.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read.5","inner_compute$mul_hw_input_global_wrapper_stencil_6_291_292.in0"],
          ["self.hw_input_global_wrapper_stencil_op_hcompute_conv_stencil_1_read.6","inner_compute$mul_hw_input_global_wrapper_stencil_7_293_294.in0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read.0","self.hw_input_global_wrapper_stencil_op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "cu_op_hcompute_hw_output_stencil":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["valid_pass_in","BitIn"],
          ["valid_pass_out","Bit"],
          ["conv_stencil_op_hcompute_hw_output_stencil_read",["Array",1,["Array",16,"BitIn"]]],
          ["hw_output_stencil_op_hcompute_hw_output_stencil_write",["Array",1,["Array",16,"Bit"]]]
        ]],
        "connections":[
          ["self.hw_output_stencil_op_hcompute_hw_output_stencil_write.0","self.conv_stencil_op_hcompute_hw_output_stencil_read.0"],
          ["self.valid_pass_out","self.valid_pass_in"]
        ]
      },
      "hcompute_conv_stencil":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]]
        ]],
        "instances":{
          "const_p0__258":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0000"]}
          }
        },
        "connections":[
          ["self.out_conv_stencil","const_p0__258.out"]
        ]
      },
      "hcompute_conv_stencil_1":{
        "type":["Record",[
          ["out_conv_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]],
          ["in1_hw_input_global_wrapper_stencil",["Array",7,["Array",16,"BitIn"]]]
        ]],
        "instances":{
          "add_282_300_301":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_284_298_299":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_286_297_298":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_288_296_297":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_290_295_296":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_292_294_295":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "add_conv_stencil_1_299_300":{
            "genref":"coreir.add",
            "genargs":{"width":["Int",16]}
          },
          "const_p11__281":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000b"]}
          },
          "const_p12__285":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000c"]}
          },
          "const_p13__289":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h000d"]}
          },
          "const_p16__293":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0010"]}
          },
          "const_p17__283":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0011"]}
          },
          "const_p18__287":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0012"]}
          },
          "const_p19__291":{
            "genref":"coreir.const",
            "genargs":{"width":["Int",16]},
            "modargs":{"value":[["BitVector",16],"16'h0013"]}
          },
          "mul_hw_input_global_wrapper_stencil_1_281_282":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_input_global_wrapper_stencil_2_283_284":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_input_global_wrapper_stencil_3_285_286":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_input_global_wrapper_stencil_4_287_288":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_input_global_wrapper_stencil_5_289_290":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_input_global_wrapper_stencil_6_291_292":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          },
          "mul_hw_input_global_wrapper_stencil_7_293_294":{
            "genref":"coreir.mul",
            "genargs":{"width":["Int",16]}
          }
        },
        "connections":[
          ["mul_hw_input_global_wrapper_stencil_1_281_282.out","add_282_300_301.in0"],
          ["add_conv_stencil_1_299_300.out","add_282_300_301.in1"],
          ["self.out_conv_stencil","add_282_300_301.out"],
          ["mul_hw_input_global_wrapper_stencil_2_283_284.out","add_284_298_299.in0"],
          ["add_286_297_298.out","add_284_298_299.in1"],
          ["add_conv_stencil_1_299_300.in1","add_284_298_299.out"],
          ["mul_hw_input_global_wrapper_stencil_3_285_286.out","add_286_297_298.in0"],
          ["add_288_296_297.out","add_286_297_298.in1"],
          ["mul_hw_input_global_wrapper_stencil_4_287_288.out","add_288_296_297.in0"],
          ["add_290_295_296.out","add_288_296_297.in1"],
          ["mul_hw_input_global_wrapper_stencil_5_289_290.out","add_290_295_296.in0"],
          ["add_292_294_295.out","add_290_295_296.in1"],
          ["mul_hw_input_global_wrapper_stencil_6_291_292.out","add_292_294_295.in0"],
          ["mul_hw_input_global_wrapper_stencil_7_293_294.out","add_292_294_295.in1"],
          ["self.in0_conv_stencil.0","add_conv_stencil_1_299_300.in0"],
          ["mul_hw_input_global_wrapper_stencil_1_281_282.in1","const_p11__281.out"],
          ["mul_hw_input_global_wrapper_stencil_3_285_286.in1","const_p12__285.out"],
          ["mul_hw_input_global_wrapper_stencil_5_289_290.in1","const_p13__289.out"],
          ["mul_hw_input_global_wrapper_stencil_7_293_294.in1","const_p16__293.out"],
          ["mul_hw_input_global_wrapper_stencil_2_283_284.in1","const_p17__283.out"],
          ["mul_hw_input_global_wrapper_stencil_4_287_288.in1","const_p18__287.out"],
          ["mul_hw_input_global_wrapper_stencil_6_291_292.in1","const_p19__291.out"],
          ["self.in1_hw_input_global_wrapper_stencil.0","mul_hw_input_global_wrapper_stencil_1_281_282.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.1","mul_hw_input_global_wrapper_stencil_2_283_284.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.2","mul_hw_input_global_wrapper_stencil_3_285_286.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.3","mul_hw_input_global_wrapper_stencil_4_287_288.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.4","mul_hw_input_global_wrapper_stencil_5_289_290.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.5","mul_hw_input_global_wrapper_stencil_6_291_292.in0"],
          ["self.in1_hw_input_global_wrapper_stencil.6","mul_hw_input_global_wrapper_stencil_7_293_294.in0"]
        ]
      },
      "hcompute_hw_input_global_wrapper_stencil":{
        "type":["Record",[
          ["out_hw_input_global_wrapper_stencil",["Array",16,"Bit"]],
          ["in0_hw_input_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_input_global_wrapper_stencil","self.in0_hw_input_stencil.0"]
        ]
      },
      "hcompute_hw_output_stencil":{
        "type":["Record",[
          ["out_hw_output_stencil",["Array",16,"Bit"]],
          ["in0_conv_stencil",["Array",1,["Array",16,"BitIn"]]]
        ]],
        "connections":[
          ["self.out_hw_output_stencil","self.in0_conv_stencil.0"]
        ]
      },
      "hw_input_global_wrapper_stencil_ub":{
        "type":["Record",[
          ["clk",["Named","coreir.clkIn"]],
          ["flush","BitIn"],
          ["reset","BitIn"],
          ["op_hcompute_conv_stencil_1_read",["Array",7,["Array",16,"Bit"]]],
          ["op_hcompute_conv_stencil_1_read_extra_ctrl","Bit"],
          ["op_hcompute_hw_input_global_wrapper_stencil_write",["Array",1,["Array",16,"BitIn"]]],
          ["op_hcompute_hw_input_global_wrapper_stencil_write_extra_ctrl","BitIn"]
        ]],
        "instances":{
          "d_reg__U1$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U2$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U3$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U4$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U5$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "d_reg__U6$reg0":{
            "genref":"coreir.reg",
            "genargs":{"width":["Int",16]},
            "modargs":{"clk_posedge":["Bool",true], "init":[["BitVector",16],"16'h0000"]}
          },
          "ub_hw_input_global_wrapper_stencil_bank_2_clk_en_const":{
            "modref":"corebit.const",
            "modargs":{"value":["Bool",true]}
          },
          "ub_hw_input_global_wrapper_stencil_bank_2_garnet":{
            "modref":"global.MEM",
            "metadata":{"ID":"_U0","config":{"agg2sram_0":{"agg_read_padding":[0],"cycle_starting_addr":[4],"cycle_stride":[4,64],"delay":[0],"dimensionality":2,"extent":[16,64],"mode":[0],"read_data_starting_addr":[0],"read_data_stride":[1,0],"write_data_starting_addr":[0],"write_data_stride":[1,16]},"in2agg_0":{"cycle_starting_addr":[0],"cycle_stride":[1,64],"dimensionality":2,"extent":[64,64],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_0":{"cycle_starting_addr":[126],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,64],"read_data_starting_addr":[0],"read_data_stride":[1,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"sram2tb_1":{"cycle_starting_addr":[61],"cycle_stride":[4,64],"dimensionality":2,"extent":[16,64],"read_data_starting_addr":[0],"read_data_stride":[1,16],"write_data_starting_addr":[0],"write_data_stride":[1,0]},"tb2out_0":{"cycle_starting_addr":[128],"cycle_stride":[1,64],"dimensionality":2,"extent":[64,64],"read_data_starting_addr":[0],"read_data_stride":[1,0]},"tb2out_1":{"cycle_starting_addr":[64],"cycle_stride":[1,64],"dimensionality":2,"extent":[64,64],"read_data_starting_addr":[0],"read_data_stride":[1,0]}},"has_external_addrgen":false,"has_flush":true,"has_read_valid":false,"has_reset":false,"has_stencil_valid":false,"has_valid":false,"is_rom":false,"mode":"lake","num_inputs":1,"num_outputs":2,"use_prebuilt_mem":true,"width":16}
          }
        },
        "connections":[
          ["self.clk","d_reg__U1$reg0.clk"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","d_reg__U1$reg0.in"],
          ["d_reg__U2$reg0.in","d_reg__U1$reg0.out"],
          ["self.op_hcompute_conv_stencil_1_read.6","d_reg__U1$reg0.out"],
          ["self.clk","d_reg__U2$reg0.clk"],
          ["self.op_hcompute_conv_stencil_1_read.4","d_reg__U2$reg0.out"],
          ["self.clk","d_reg__U3$reg0.clk"],
          ["ub_hw_input_global_wrapper_stencil_bank_2_garnet.O1","d_reg__U3$reg0.in"],
          ["d_reg__U4$reg0.in","d_reg__U3$reg0.out"],
          ["self.clk","d_reg__U4$reg0.clk"],
          ["self.op_hcompute_conv_stencil_1_read.2","d_reg__U4$reg0.out"],
          ["self.clk","d_reg__U5$reg0.clk"],
          ["ub_hw_input_global_wrapper_stencil_bank_2_garnet.O0","d_reg__U5$reg0.in"],
          ["d_reg__U6$reg0.in","d_reg__U5$reg0.out"],
          ["self.clk","d_reg__U6$reg0.clk"],
          ["self.op_hcompute_conv_stencil_1_read.0","d_reg__U6$reg0.out"],
          ["ub_hw_input_global_wrapper_stencil_bank_2_garnet.O0","self.op_hcompute_conv_stencil_1_read.1"],
          ["ub_hw_input_global_wrapper_stencil_bank_2_garnet.O1","self.op_hcompute_conv_stencil_1_read.3"],
          ["self.op_hcompute_hw_input_global_wrapper_stencil_write.0","self.op_hcompute_conv_stencil_1_read.5"],
          ["ub_hw_input_global_wrapper_stencil_bank_2_garnet.input_width_16_num_2","self.op_hcompute_hw_input_global_wrapper_stencil_write.0"],
          ["ub_hw_input_global_wrapper_stencil_bank_2_garnet.flush","self.reset"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_exe_start_pt__U13":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_read_start_pt__U12":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_input_global_wrapper_stencil_write_start_pt__U14":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_exe_start_pt__U9":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_read_start_pt__U8":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      },
      "op_hcompute_hw_output_stencil_write_start_pt__U10":{
        "type":["Record",[
          ["in","BitIn"],
          ["out","Bit"]
        ]],
        "connections":[
          ["self.out","self.in"]
        ]
      }
    },
    "generators":{
      "delay_tile":{
        "typegen":"global.delay_tile_TG",
        "genparams":{"delay":"Int"}
      },
      "raw_dual_port_sram_tile":{
        "typegen":"global.raw_dual_port_sram_TG",
        "genparams":{"depth":"Int"}
      },
      "raw_quad_port_memtile":{
        "typegen":"global.raw_quad_port_memtile_TG",
        "genparams":{"depth":"Int"}
      },
      "tahoe":{
        "typegen":"global.tahoe_TG",
        "genparams":{"depth":"Int"}
      }
    },
    "typegens":{
      "delay_tile_TG":[{"delay":"Int"},"implicit"],
      "raw_dual_port_sram_TG":[{"depth":"Int"},"implicit"],
      "raw_quad_port_memtile_TG":[{"depth":"Int"},"implicit"],
      "tahoe_TG":[{"depth":"Int"},"implicit"]
    }
  }
}
}
