
-----------------------------------------------------
 Mentor Graphics BoardStation <=> AP210 Converter v2.1.1
                Date: 2004-06-25                     
      Copyright (c) 2004 LKSoftware GmbH             
-----------------------------------------------------

Converting "C:\eclipse3.0workspace\AP210NativeTestcases/Cable_DB/Cable_DBMGC/pcb":
  COMPS file: 	"comps.comps_6"
  GATES file: 	"gates.gates_2"
  NETS file: 	"nets.nets_2"
  PINS file: 	"pins.pins_2"
  TECH file: 	"tech.tech_4"
  TRACES file: 	"traces.traces_6"
  GEOMS file: 	"C:\eclipse3.0workspace\AP210NativeTestcases/Cable_DB/Cable_DBMGC/pcb\ascii_geoms_file"
  RESULTS in: 	"C:\eclipse3.0workspace\AP210NativeTestcases\Repository/Cable_DBMGC.stp"

contextARM jsdai.lang.SdaiContext@126f75b
TECHS processing time 0 min. 0 sec.
Error 1:  incorrect data for the component - placement is not provided W1
COMPS processing time: 0 min. 1 sec.
Started converting NETS data...
Finished converting NETS data.
NETS processing time: 0 min. 0 sec.
Warning 1: Corrupt TRACES file: attribute "ST.num_of_islands" is not specified!
Warning 2: Corrupt TRACES file: attribute "ST.num_of_shapes" is not specified!
TRACES processing time: 0 min. 0 sec.
Warning 3: POWER layer is not implemented for COMPONENT 
Warning 4:  Case when circle is drawn on layer POWER is not supported - for component inductor
Warning 5: attribute BOARD_ROUTING_LAYERS is NOT supported for boards and will be skipped 
Warning 6:  Case when circle is drawn on layer POWER is not supported - for component trans-1
Warning 7:  Adding trans-1 is not supported for component 
Warning 8:  Case when path is filled is not planned to be supported DRAWING, trans-3
 No of Connectors 0
ASCII_GEOMS processing time: 0 min. 4 sec.
Techs post processing time: 0 min. 4 sec.
Error 2: parent.mapLogicalLayerNameToStratum is null, cannot search for land
Error 3: Layer is == 0
Traces post processing time: 0 min. 5 sec.

Different ARM types generated 255

Assembly module (PCA)
# of packages: 19
# of packaged parts: 39
# of physical units: 4
# of packaged component: 72
# of packaged component terminals: 279
# of physical connectivity definitions: 46
Interconnect (PCB):
# of physical networks: 42
# of stratums: 5 (design: 2, docu: 2)
# of interconnect module interface terminals: 277
# of component termination passages: 277
# of contact size dependent lands (SMD-pads): 0
# of vias: 2
# of conductive interconnect elements (tracks): 151
# of conductive filled areas: 0 (connected: 0)
Generated entity instances: 15203
Memory used: 13MB

 Generated ARM entity types (256) 
AIM data creation (s): 0 min. 6 sec.
 Results are exported to C:\eclipse3.0workspace\AP210NativeTestcases\Repository/Cable_DBMGC.stp
Conversion finished - overall processing time: 0 min. 20 sec.
Conversion finished - overall processing time: 0 min. 20 sec.
