// Seed: 2977372550
module module_0 (
    input tri0 id_0,
    input supply1 id_1,
    input uwire id_2
);
  always begin : LABEL_0
    id_4 <= !id_0;
  end
  wire id_5;
  id_6(
      id_0, 1, 1, 1, id_5, ~1, 1'b0, 1, 1, id_2 - 1, ~0
  );
  wire id_7;
  assign module_1.type_13 = 0;
  wire id_8;
endmodule
module module_1 (
    input uwire id_0,
    input uwire id_1,
    input wire id_2
    , id_26,
    output tri id_3,
    input wire id_4,
    output wand id_5,
    output wand id_6,
    input uwire id_7,
    output uwire id_8,
    output uwire id_9,
    output uwire id_10,
    output supply0 id_11,
    output wand id_12,
    output tri id_13,
    output wand id_14,
    input tri1 id_15,
    input wire id_16,
    output uwire id_17,
    input wand id_18,
    input tri0 id_19,
    input supply1 id_20,
    input wor id_21,
    output tri0 id_22,
    input wand id_23,
    input uwire id_24
);
  assign id_11 = id_0;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_4
  );
  assign id_12 = id_21;
endmodule
