{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1540541678472 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540541678473 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 26 13:44:38 2018 " "Processing started: Fri Oct 26 13:44:38 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540541678473 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540541678473 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Multicycle-IITB-RISC -c Multicycle-IITB-RISC " "Command: quartus_map --read_settings_files=on --write_settings_files=off Multicycle-IITB-RISC -c Multicycle-IITB-RISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540541678474 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1540541678656 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1540541678656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.vhd 2 1 " "Found 2 design units, including 1 entities, in source file datapath.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 datapath-behave " "Found design unit 1: datapath-behave" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540541691634 ""} { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540541691634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540541691634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux2to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux2to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux2to1-behave " "Found design unit 1: mux2to1-behave" {  } { { "mux2to1.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/mux2to1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540541691634 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux2to1 " "Found entity 1: mux2to1" {  } { { "mux2to1.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/mux2to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540541691634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540541691634 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ALU.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ALU.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu-behave " "Found design unit 1: alu-behave" {  } { { "ALU.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/ALU.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540541691635 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "ALU.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/ALU.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540541691635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540541691635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux6to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux6to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux6to1-behave " "Found design unit 1: mux6to1-behave" {  } { { "mux6to1.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/mux6to1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540541691635 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux6to1 " "Found entity 1: mux6to1" {  } { { "mux6to1.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/mux6to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540541691635 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540541691635 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4to1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux4to1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux4to1-behave " "Found design unit 1: mux4to1-behave" {  } { { "mux4to1.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/mux4to1.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540541691636 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux4to1 " "Found entity 1: mux4to1" {  } { { "mux4to1.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/mux4to1.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540541691636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540541691636 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "z7.vhd " "Can't analyze file -- file z7.vhd is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Analysis & Synthesis" 0 -1 1540541691636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se9.vhd 2 1 " "Found 2 design units, including 1 entities, in source file se9.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 se9-behave " "Found design unit 1: se9-behave" {  } { { "se9.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/se9.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540541691636 ""} { "Info" "ISGN_ENTITY_NAME" "1 se9 " "Found entity 1: se9" {  } { { "se9.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/se9.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540541691636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540541691636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "se6.vhd 2 1 " "Found 2 design units, including 1 entities, in source file se6.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 se6-behave " "Found design unit 1: se6-behave" {  } { { "se6.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/se6.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540541691637 ""} { "Info" "ISGN_ENTITY_NAME" "1 se6 " "Found entity 1: se6" {  } { { "se6.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/se6.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540541691637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540541691637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_file-behave " "Found design unit 1: reg_file-behave" {  } { { "reg_file.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/reg_file.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540541691637 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_file " "Found entity 1: reg_file" {  } { { "reg_file.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/reg_file.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540541691637 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540541691637 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "reg_16bit.vhd 2 1 " "Found 2 design units, including 1 entities, in source file reg_16bit.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 reg_16bit-behave " "Found design unit 1: reg_16bit-behave" {  } { { "reg_16bit.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/reg_16bit.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540541691638 ""} { "Info" "ISGN_ENTITY_NAME" "1 reg_16bit " "Found entity 1: reg_16bit" {  } { { "reg_16bit.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/reg_16bit.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540541691638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540541691638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "priority_encoder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file priority_encoder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 priority_encoder-behave " "Found design unit 1: priority_encoder-behave" {  } { { "priority_encoder.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/priority_encoder.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540541691638 ""} { "Info" "ISGN_ENTITY_NAME" "1 priority_encoder " "Found entity 1: priority_encoder" {  } { { "priority_encoder.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/priority_encoder.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540541691638 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540541691638 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux_state.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mux_state.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_state-behave " "Found design unit 1: mux_state-behave" {  } { { "mux_state.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/mux_state.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540541691639 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_state " "Found entity 1: mux_state" {  } { { "mux_state.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/mux_state.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540541691639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540541691639 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_path.vhd 2 1 " "Found 2 design units, including 1 entities, in source file control_path.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_path-behave " "Found design unit 1: control_path-behave" {  } { { "control_path.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/control_path.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540541691639 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_path " "Found entity 1: control_path" {  } { { "control_path.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/control_path.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540541691639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1540541691639 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "datapath " "Elaborating entity \"datapath\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1540541691692 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "f0 datapath.vhd(12) " "VHDL Signal Declaration warning at datapath.vhd(12): used implicit default value for signal \"f0\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1540541691694 "|datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "f1 datapath.vhd(12) " "VHDL Signal Declaration warning at datapath.vhd(12): used implicit default value for signal \"f1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 12 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1540541691694 "|datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "instr datapath.vhd(13) " "VHDL Signal Declaration warning at datapath.vhd(13): used implicit default value for signal \"instr\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 13 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1540541691694 "|datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Mem_RD datapath.vhd(21) " "Verilog HDL or VHDL warning at datapath.vhd(21): object \"Mem_RD\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1540541691694 "|datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Mem_WR datapath.vhd(21) " "Verilog HDL or VHDL warning at datapath.vhd(21): object \"Mem_WR\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1540541691694 "|datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "PE_RST datapath.vhd(21) " "Verilog HDL or VHDL warning at datapath.vhd(21): object \"PE_RST\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1540541691694 "|datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RF_WR datapath.vhd(21) " "Verilog HDL or VHDL warning at datapath.vhd(21): object \"RF_WR\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1540541691694 "|datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "a datapath.vhd(21) " "Verilog HDL or VHDL warning at datapath.vhd(21): object \"a\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1540541691694 "|datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "d datapath.vhd(21) " "Verilog HDL or VHDL warning at datapath.vhd(21): object \"d\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 21 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1540541691694 "|datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "e datapath.vhd(23) " "Verilog HDL or VHDL warning at datapath.vhd(23): object \"e\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 23 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1540541691694 "|datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "PC_in datapath.vhd(28) " "VHDL Signal Declaration warning at datapath.vhd(28): used implicit default value for signal \"PC_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1540541691694 "|datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "IR_in datapath.vhd(28) " "VHDL Signal Declaration warning at datapath.vhd(28): used implicit default value for signal \"IR_in\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 28 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1540541691694 "|datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "D3 datapath.vhd(28) " "Verilog HDL or VHDL warning at datapath.vhd(28): object \"D3\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 28 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1540541691694 "|datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "D1 datapath.vhd(29) " "VHDL Signal Declaration warning at datapath.vhd(29): used implicit default value for signal \"D1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1540541691694 "|datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "D2 datapath.vhd(29) " "VHDL Signal Declaration warning at datapath.vhd(29): used implicit default value for signal \"D2\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1540541691694 "|datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "R7 datapath.vhd(29) " "VHDL Signal Declaration warning at datapath.vhd(29): used implicit default value for signal \"R7\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 29 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1540541691694 "|datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Mem_A datapath.vhd(30) " "Verilog HDL or VHDL warning at datapath.vhd(30): object \"Mem_A\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1540541691695 "|datapath"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "Mem_B datapath.vhd(30) " "Verilog HDL or VHDL warning at datapath.vhd(30): object \"Mem_B\" assigned a value but never read" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 30 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1540541691695 "|datapath"}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "Mem_out datapath.vhd(30) " "VHDL Signal Declaration warning at datapath.vhd(30): used implicit default value for signal \"Mem_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 30 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1540541691695 "|datapath"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "reg_16bit reg_16bit:ProgC " "Elaborating entity \"reg_16bit\" for hierarchy \"reg_16bit:ProgC\"" {  } { { "datapath.vhd" "ProgC" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540541691711 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable reg_16bit.vhd(15) " "VHDL Process Statement warning at reg_16bit.vhd(15): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "reg_16bit.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/reg_16bit.vhd" 15 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540541691712 "|reg_16bit"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu alu:AritLU " "Elaborating entity \"alu\" for hierarchy \"alu:AritLU\"" {  } { { "datapath.vhd" "AritLU" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540541691713 ""}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "carry ALU.vhd(15) " "VHDL Process Statement warning at ALU.vhd(15): inferring latch(es) for signal or variable \"carry\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/ALU.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1540541691714 "|ALU"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "zero ALU.vhd(15) " "VHDL Process Statement warning at ALU.vhd(15): inferring latch(es) for signal or variable \"zero\", which holds its previous value in one or more paths through the process" {  } { { "ALU.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/ALU.vhd" 15 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "Analysis & Synthesis" 0 -1 1540541691714 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "zero ALU.vhd(15) " "Inferred latch for \"zero\" at ALU.vhd(15)" {  } { { "ALU.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/ALU.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540541691714 "|ALU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "carry ALU.vhd(15) " "Inferred latch for \"carry\" at ALU.vhd(15)" {  } { { "ALU.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/ALU.vhd" 15 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1540541691714 "|ALU"}
{ "Warning" "WSGN_SEARCH_FILE" "z9.vhd 2 1 " "Using design file z9.vhd, which is not specified as a design file for the current project, but contains definitions for 2 design units and 1 entities in project" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 z9-behave " "Found design unit 1: z9-behave" {  } { { "z9.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/z9.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540541691716 ""} { "Info" "ISGN_ENTITY_NAME" "1 z9 " "Found entity 1: z9" {  } { { "z9.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/z9.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1540541691716 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1540541691716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "z9 z9:Zero7 " "Elaborating entity \"z9\" for hierarchy \"z9:Zero7\"" {  } { { "datapath.vhd" "Zero7" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 113 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540541691716 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "se6 se6:SignE6 " "Elaborating entity \"se6\" for hierarchy \"se6:SignE6\"" {  } { { "datapath.vhd" "SignE6" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540541691719 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "se9 se9:SignE9 " "Elaborating entity \"se9\" for hierarchy \"se9:SignE9\"" {  } { { "datapath.vhd" "SignE9" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 115 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540541691720 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4to1 mux4to1:mux_b " "Elaborating entity \"mux4to1\" for hierarchy \"mux4to1:mux_b\"" {  } { { "datapath.vhd" "mux_b" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540541691720 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_1 mux4to1.vhd(16) " "VHDL Process Statement warning at mux4to1.vhd(16): signal \"in_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux4to1.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/mux4to1.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540541691721 "|datapath|mux4to1:mux_b"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_2 mux4to1.vhd(18) " "VHDL Process Statement warning at mux4to1.vhd(18): signal \"in_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux4to1.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/mux4to1.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540541691721 "|datapath|mux4to1:mux_b"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_3 mux4to1.vhd(20) " "VHDL Process Statement warning at mux4to1.vhd(20): signal \"in_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux4to1.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/mux4to1.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540541691721 "|datapath|mux4to1:mux_b"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_4 mux4to1.vhd(22) " "VHDL Process Statement warning at mux4to1.vhd(22): signal \"in_4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux4to1.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/mux4to1.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540541691721 "|datapath|mux4to1:mux_b"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux2to1 mux2to1:mux_c " "Elaborating entity \"mux2to1\" for hierarchy \"mux2to1:mux_c\"" {  } { { "datapath.vhd" "mux_c" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 122 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540541691721 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_1 mux2to1.vhd(16) " "VHDL Process Statement warning at mux2to1.vhd(16): signal \"in_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux2to1.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/mux2to1.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540541691721 "|datapath|mux2to1:mux_c"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_2 mux2to1.vhd(18) " "VHDL Process Statement warning at mux2to1.vhd(18): signal \"in_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux2to1.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/mux2to1.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540541691722 "|datapath|mux2to1:mux_c"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux6to1 mux6to1:B_mux " "Elaborating entity \"mux6to1\" for hierarchy \"mux6to1:B_mux\"" {  } { { "datapath.vhd" "B_mux" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 131 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1540541691723 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_1 mux6to1.vhd(16) " "VHDL Process Statement warning at mux6to1.vhd(16): signal \"in_1\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux6to1.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/mux6to1.vhd" 16 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540541691724 "|datapath|mux6to1:B_mux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_2 mux6to1.vhd(18) " "VHDL Process Statement warning at mux6to1.vhd(18): signal \"in_2\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux6to1.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/mux6to1.vhd" 18 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540541691724 "|datapath|mux6to1:B_mux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_3 mux6to1.vhd(20) " "VHDL Process Statement warning at mux6to1.vhd(20): signal \"in_3\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux6to1.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/mux6to1.vhd" 20 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540541691724 "|datapath|mux6to1:B_mux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_4 mux6to1.vhd(22) " "VHDL Process Statement warning at mux6to1.vhd(22): signal \"in_4\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux6to1.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/mux6to1.vhd" 22 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540541691724 "|datapath|mux6to1:B_mux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_5 mux6to1.vhd(24) " "VHDL Process Statement warning at mux6to1.vhd(24): signal \"in_5\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux6to1.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/mux6to1.vhd" 24 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540541691724 "|datapath|mux6to1:B_mux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_6 mux6to1.vhd(26) " "VHDL Process Statement warning at mux6to1.vhd(26): signal \"in_6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux6to1.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/mux6to1.vhd" 26 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540541691724 "|datapath|mux6to1:B_mux"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "in_6 mux6to1.vhd(28) " "VHDL Process Statement warning at mux6to1.vhd(28): signal \"in_6\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mux6to1.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/mux6to1.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1540541691724 "|datapath|mux6to1:B_mux"}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "alu:AritLU\|zero " "Latch alu:AritLU\|zero has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA ctrl_word\[8\] " "Ports D and ENA on the latch are fed by the same signal ctrl_word\[8\]" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 10 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1540541692277 ""}  } { { "ALU.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/ALU.vhd" 10 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1540541692277 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "f0 GND " "Pin \"f0\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540541692338 "|datapath|f0"} { "Warning" "WMLS_MLS_STUCK_PIN" "f1 GND " "Pin \"f1\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540541692338 "|datapath|f1"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[15\] GND " "Pin \"instr\[15\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540541692338 "|datapath|instr[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[14\] GND " "Pin \"instr\[14\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540541692338 "|datapath|instr[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[13\] GND " "Pin \"instr\[13\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540541692338 "|datapath|instr[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[12\] GND " "Pin \"instr\[12\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540541692338 "|datapath|instr[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[11\] GND " "Pin \"instr\[11\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540541692338 "|datapath|instr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[10\] GND " "Pin \"instr\[10\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540541692338 "|datapath|instr[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[9\] GND " "Pin \"instr\[9\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540541692338 "|datapath|instr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[8\] GND " "Pin \"instr\[8\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540541692338 "|datapath|instr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[7\] GND " "Pin \"instr\[7\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540541692338 "|datapath|instr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[6\] GND " "Pin \"instr\[6\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540541692338 "|datapath|instr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[5\] GND " "Pin \"instr\[5\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540541692338 "|datapath|instr[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[4\] GND " "Pin \"instr\[4\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540541692338 "|datapath|instr[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[3\] GND " "Pin \"instr\[3\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540541692338 "|datapath|instr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[2\] GND " "Pin \"instr\[2\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540541692338 "|datapath|instr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[1\] GND " "Pin \"instr\[1\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540541692338 "|datapath|instr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "instr\[0\] GND " "Pin \"instr\[0\]\" is stuck at GND" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1540541692338 "|datapath|instr[0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1540541692338 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "19 " "Design contains 19 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_word\[19\] " "No output dependent on input pin \"ctrl_word\[19\]\"" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540541692447 "|datapath|ctrl_word[19]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_word\[18\] " "No output dependent on input pin \"ctrl_word\[18\]\"" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540541692447 "|datapath|ctrl_word[18]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_word\[17\] " "No output dependent on input pin \"ctrl_word\[17\]\"" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540541692447 "|datapath|ctrl_word[17]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_word\[16\] " "No output dependent on input pin \"ctrl_word\[16\]\"" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540541692447 "|datapath|ctrl_word[16]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_word\[15\] " "No output dependent on input pin \"ctrl_word\[15\]\"" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540541692447 "|datapath|ctrl_word[15]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_word\[14\] " "No output dependent on input pin \"ctrl_word\[14\]\"" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540541692447 "|datapath|ctrl_word[14]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_word\[13\] " "No output dependent on input pin \"ctrl_word\[13\]\"" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540541692447 "|datapath|ctrl_word[13]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_word\[12\] " "No output dependent on input pin \"ctrl_word\[12\]\"" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540541692447 "|datapath|ctrl_word[12]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_word\[11\] " "No output dependent on input pin \"ctrl_word\[11\]\"" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540541692447 "|datapath|ctrl_word[11]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_word\[10\] " "No output dependent on input pin \"ctrl_word\[10\]\"" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540541692447 "|datapath|ctrl_word[10]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_word\[5\] " "No output dependent on input pin \"ctrl_word\[5\]\"" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540541692447 "|datapath|ctrl_word[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_word\[4\] " "No output dependent on input pin \"ctrl_word\[4\]\"" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540541692447 "|datapath|ctrl_word[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_word\[3\] " "No output dependent on input pin \"ctrl_word\[3\]\"" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540541692447 "|datapath|ctrl_word[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_word\[2\] " "No output dependent on input pin \"ctrl_word\[2\]\"" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540541692447 "|datapath|ctrl_word[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_word\[1\] " "No output dependent on input pin \"ctrl_word\[1\]\"" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540541692447 "|datapath|ctrl_word[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_word\[0\] " "No output dependent on input pin \"ctrl_word\[0\]\"" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540541692447 "|datapath|ctrl_word[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_word\[28\] " "No output dependent on input pin \"ctrl_word\[28\]\"" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540541692447 "|datapath|ctrl_word[28]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_word\[20\] " "No output dependent on input pin \"ctrl_word\[20\]\"" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540541692447 "|datapath|ctrl_word[20]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ctrl_word\[21\] " "No output dependent on input pin \"ctrl_word\[21\]\"" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 10 -1 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1540541692447 "|datapath|ctrl_word[21]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1540541692447 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "192 " "Implemented 192 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "30 " "Implemented 30 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1540541692448 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1540541692448 ""} { "Info" "ICUT_CUT_TM_LCELLS" "141 " "Implemented 141 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1540541692448 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1540541692448 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 79 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 79 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "936 " "Peak virtual memory: 936 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540541692489 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 26 13:44:52 2018 " "Processing ended: Fri Oct 26 13:44:52 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540541692489 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:14 " "Elapsed time: 00:00:14" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540541692489 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:30 " "Total CPU time (on all processors): 00:00:30" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540541692489 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1540541692489 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1540541696713 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540541696714 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 26 13:44:55 2018 " "Processing started: Fri Oct 26 13:44:55 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540541696714 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1540541696714 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off Multicycle-IITB-RISC -c Multicycle-IITB-RISC " "Command: quartus_fit --read_settings_files=off --write_settings_files=off Multicycle-IITB-RISC -c Multicycle-IITB-RISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1540541696714 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1540541696811 ""}
{ "Info" "0" "" "Project  = Multicycle-IITB-RISC" {  } {  } 0 0 "Project  = Multicycle-IITB-RISC" 0 0 "Fitter" 0 0 1540541696812 ""}
{ "Info" "0" "" "Revision = Multicycle-IITB-RISC" {  } {  } 0 0 "Revision = Multicycle-IITB-RISC" 0 0 "Fitter" 0 0 1540541696812 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1540541696877 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1540541696878 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "Multicycle-IITB-RISC 5M1270ZT144C5 " "Selected device 5M1270ZT144C5 for design \"Multicycle-IITB-RISC\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1540541696881 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1540541696958 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1540541696958 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1540541696995 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1540541696998 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144C5 " "Device 5M240ZT144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1540541697050 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M240ZT144I5 " "Device 5M240ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1540541697050 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144C5 " "Device 5M570ZT144C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1540541697050 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M570ZT144I5 " "Device 5M570ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1540541697050 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "5M1270ZT144I5 " "Device 5M1270ZT144I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1540541697050 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1540541697050 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "51 51 " "No exact pin location assignment(s) for 51 pins of 51 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1540541697059 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "Fitter" 0 -1 1540541697106 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Multicycle-IITB-RISC.sdc " "Synopsys Design Constraints File file not found: 'Multicycle-IITB-RISC.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1540541697107 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1540541697125 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1540541697128 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1540541697128 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 2 clocks " "Found 2 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1540541697128 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1540541697128 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000          clk " "   1.000          clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1540541697128 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 ctrl_word\[8\] " "   1.000 ctrl_word\[8\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1540541697128 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1540541697128 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1540541697133 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1540541697133 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1540541697140 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk Global clock in PIN 18 " "Automatically promoted signal \"clk\" to use Global clock in PIN 18" {  } { { "datapath.vhd" "" { Text "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/datapath.vhd" 11 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1540541697147 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1540541697147 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1540541697149 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1540541697162 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1540541697178 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1540541697179 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1540541697179 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1540541697179 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "50 unused 3.3V 29 21 0 " "Number of I/O pins in group: 50 (unused VREF, 3.3V VCCIO, 29 input, 21 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1540541697179 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1540541697179 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1540541697179 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 1 24 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1540541697180 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 0 30 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1540541697180 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use undetermined 0 29 " "I/O bank number 3 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  29 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1540541697180 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use undetermined 0 30 " "I/O bank number 4 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  30 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1540541697180 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1540541697180 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1540541697180 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540541697213 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1540541697222 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1540541697329 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540541697400 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1540541697402 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1540541698376 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540541698376 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1540541698391 ""}
{ "Info" "IFITAPI_FITAPI_VPR_STATUS_DELAY_ADDED_FOR_HOLD" "1e+02 ns 1.7% " "1e+02 ns of routing delay (approximately 1.7% of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." {  } {  } 0 170089 "%1!s! of routing delay (approximately %2!s! of available device routing delay) has been added to meet hold timing. For more information, refer to the Estimated Delay Added for Hold Timing section in the Fitter report." 0 0 "Fitter" 0 -1 1540541698540 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "3 " "Router estimated average interconnect usage is 3% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "7 X9_Y0 X17_Y11 " "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X9_Y0 to location X17_Y11" {  } { { "loc" "" { Generic "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/" { { 1 { 0 "Router estimated peak interconnect usage is 7% of the available device resources in the region that extends from location X9_Y0 to location X17_Y11"} { { 12 { 0 ""} 9 0 9 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1540541698563 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1540541698563 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1540541698998 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1540541698998 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540541698999 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.20 " "Total time spent on timing analysis during the Fitter is 0.20 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1540541699010 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1540541699014 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1540541699047 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/output_files/Multicycle-IITB-RISC.fit.smsg " "Generated suppressed messages file /home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/output_files/Multicycle-IITB-RISC.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1540541699124 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1042 " "Peak virtual memory: 1042 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540541699174 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 26 13:44:59 2018 " "Processing ended: Fri Oct 26 13:44:59 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540541699174 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540541699174 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540541699174 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1540541699174 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1540541700036 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540541700037 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 26 13:44:59 2018 " "Processing started: Fri Oct 26 13:44:59 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540541700037 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1540541700037 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off Multicycle-IITB-RISC -c Multicycle-IITB-RISC " "Command: quartus_asm --read_settings_files=off --write_settings_files=off Multicycle-IITB-RISC -c Multicycle-IITB-RISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1540541700037 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1540541700232 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1540541700280 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1540541700285 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "795 " "Peak virtual memory: 795 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540541700367 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 26 13:45:00 2018 " "Processing ended: Fri Oct 26 13:45:00 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540541700367 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540541700367 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540541700367 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1540541700367 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1540541700511 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1540541701186 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus Prime " "Running Quartus Prime TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540541701187 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 26 13:45:00 2018 " "Processing started: Fri Oct 26 13:45:00 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540541701187 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540541701187 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta Multicycle-IITB-RISC -c Multicycle-IITB-RISC " "Command: quartus_sta Multicycle-IITB-RISC -c Multicycle-IITB-RISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540541701187 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "TimeQuest Timing Analyzer" 0 0 1540541701234 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "TimeQuest Timing Analyzer" 0 -1 1540541701298 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540541701298 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540541701367 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540541701367 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540541701440 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540541701626 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "2 " "TimeQuest Timing Analyzer is analyzing 2 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the \"User-Specified and Inferred Latches\" table in the Analysis & Synthesis report." 0 0 "TimeQuest Timing Analyzer" 0 -1 1540541701649 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "Multicycle-IITB-RISC.sdc " "Synopsys Design Constraints File file not found: 'Multicycle-IITB-RISC.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "TimeQuest Timing Analyzer" 0 -1 1540541701677 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540541701678 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name ctrl_word\[8\] ctrl_word\[8\] " "create_clock -period 1.000 -name ctrl_word\[8\] ctrl_word\[8\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1540541701680 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk clk " "create_clock -period 1.000 -name clk clk" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1540541701680 ""}  } {  } 0 332105 "%1!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540541701680 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "TimeQuest Timing Analyzer" 0 0 1540541701682 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "TimeQuest Timing Analyzer" 0 0 1540541701689 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540541701691 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -15.120 " "Worst-case setup slack is -15.120" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540541701691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540541701691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -15.120             -26.524 ctrl_word\[8\]  " "  -15.120             -26.524 ctrl_word\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540541701691 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -13.657            -379.594 clk  " "  -13.657            -379.594 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540541701691 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540541701691 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 1.356 " "Worst-case hold slack is 1.356" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540541701693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540541701693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.356               0.000 ctrl_word\[8\]  " "    1.356               0.000 ctrl_word\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540541701693 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.699               0.000 clk  " "    1.699               0.000 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540541701693 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540541701693 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540541701694 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540541701695 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540541701696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540541701696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 clk  " "   -2.289              -2.289 clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540541701696 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 ctrl_word\[8\]  " "   -2.289              -2.289 ctrl_word\[8\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1540541701696 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540541701696 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "TimeQuest Timing Analyzer" 0 -1 1540541701716 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540541701724 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540541701726 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "726 " "Peak virtual memory: 726 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540541701746 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 26 13:45:01 2018 " "Processing ended: Fri Oct 26 13:45:01 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540541701746 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540541701746 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540541701746 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540541701746 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "TimeQuest Timing Analyzer" 0 -1 1540541702588 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition " "Version 16.1.0 Build 196 10/24/2016 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1540541702589 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Oct 26 13:45:02 2018 " "Processing started: Fri Oct 26 13:45:02 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1540541702589 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1540541702589 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off Multicycle-IITB-RISC -c Multicycle-IITB-RISC " "Command: quartus_eda --read_settings_files=off --write_settings_files=off Multicycle-IITB-RISC -c Multicycle-IITB-RISC" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1540541702589 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1540541702800 ""}
{ "Info" "IWSC_DONE_HDL_SDO_GENERATION" "Multicycle-IITB-RISC.vo Multicycle-IITB-RISC_v.sdo /home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/simulation/modelsim/ simulation " "Generated files \"Multicycle-IITB-RISC.vo\" and \"Multicycle-IITB-RISC_v.sdo\" in directory \"/home/jukebox/Desktop/Acads/5-Sem/EE 309/Project1/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204018 "Generated files \"%1!s!\" and \"%2!s!\" in directory \"%3!s!\" for EDA %4!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1540541702911 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1026 " "Peak virtual memory: 1026 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1540541702927 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Oct 26 13:45:02 2018 " "Processing ended: Fri Oct 26 13:45:02 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1540541702927 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1540541702927 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1540541702927 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1540541702927 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 91 s " "Quartus Prime Full Compilation was successful. 0 errors, 91 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1540541703047 ""}
