set_property MARK_DEBUG false [get_nets design_1_i/fifo_generator_0/wr_clk]
set_property PACKAGE_PIN U18 [get_ports AdcClkP_i]

set_property PACKAGE_PIN V17 [get_ports {AdcData_i[0]}]
set_property PACKAGE_PIN U17 [get_ports {AdcData_i[1]}]
set_property PACKAGE_PIN Y17 [get_ports {AdcData_i[2]}]
set_property PACKAGE_PIN W16 [get_ports {AdcData_i[3]}]
set_property PACKAGE_PIN W14 [get_ports {AdcData_i[6]}]
set_property PACKAGE_PIN Y16 [get_ports {AdcData_i[4]}]
set_property PACKAGE_PIN W15 [get_ports {AdcData_i[5]}]
set_property PACKAGE_PIN Y14 [get_ports {AdcData_i[7]}]
set_property PACKAGE_PIN W13 [get_ports {AdcData_i[8]}]
set_property PACKAGE_PIN V12 [get_ports {AdcData_i[9]}]
set_property PACKAGE_PIN V13 [get_ports {AdcData_i[10]}]
set_property PACKAGE_PIN T14 [get_ports {AdcData_i[11]}]
set_property PACKAGE_PIN T15 [get_ports {AdcData_i[12]}]
set_property PACKAGE_PIN V15 [get_ports {AdcData_i[13]}]
set_property PACKAGE_PIN T16 [get_ports {AdcData_i[14]}]
set_property PACKAGE_PIN V16 [get_ports {AdcData_i[15]}]
set_property IOSTANDARD LVCMOS18 [get_ports {AdcData_i[15]}]
set_property IOSTANDARD LVCMOS18 [get_ports {AdcData_i[14]}]
set_property IOSTANDARD LVCMOS18 [get_ports {AdcData_i[13]}]
set_property IOSTANDARD LVCMOS18 [get_ports {AdcData_i[12]}]
set_property IOSTANDARD LVCMOS18 [get_ports {AdcData_i[11]}]
set_property IOSTANDARD LVCMOS18 [get_ports {AdcData_i[10]}]
set_property IOSTANDARD LVCMOS18 [get_ports {AdcData_i[9]}]
set_property IOSTANDARD LVCMOS18 [get_ports {AdcData_i[8]}]
set_property IOSTANDARD LVCMOS18 [get_ports {AdcData_i[7]}]
set_property IOSTANDARD LVCMOS18 [get_ports {AdcData_i[6]}]
set_property IOSTANDARD LVCMOS18 [get_ports {AdcData_i[5]}]
set_property IOSTANDARD LVCMOS18 [get_ports {AdcData_i[4]}]
set_property IOSTANDARD LVCMOS18 [get_ports {AdcData_i[3]}]
set_property IOSTANDARD LVCMOS18 [get_ports {AdcData_i[2]}]
set_property IOSTANDARD LVCMOS18 [get_ports {AdcData_i[1]}]
set_property IOSTANDARD LVCMOS18 [get_ports {AdcData_i[0]}]

set_property MARK_DEBUG false [get_nets {design_1_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]}]


set_property MARK_DEBUG false [get_nets {design_1_i/AdcData_i[0]}]
set_property MARK_DEBUG false [get_nets {design_1_i/AdcData_i[6]}]
set_property MARK_DEBUG false [get_nets {design_1_i/AdcData_i[7]}]
set_property MARK_DEBUG false [get_nets {design_1_i/AdcData_i[8]}]
set_property MARK_DEBUG false [get_nets {design_1_i/AdcData_i[9]}]
set_property MARK_DEBUG false [get_nets {design_1_i/AdcData_i[11]}]
set_property MARK_DEBUG false [get_nets {design_1_i/AdcData_i[12]}]
set_property MARK_DEBUG false [get_nets {design_1_i/AdcData_i[15]}]
set_property MARK_DEBUG false [get_nets {design_1_i/AdcData_i[1]}]
set_property MARK_DEBUG false [get_nets {design_1_i/AdcData_i[2]}]
set_property MARK_DEBUG false [get_nets {design_1_i/AdcData_i[3]}]
set_property MARK_DEBUG false [get_nets {design_1_i/AdcData_i[4]}]
set_property MARK_DEBUG false [get_nets {design_1_i/AdcData_i[5]}]
set_property MARK_DEBUG false [get_nets {design_1_i/AdcData_i[10]}]
set_property MARK_DEBUG false [get_nets {design_1_i/AdcData_i[13]}]
set_property MARK_DEBUG false [get_nets {design_1_i/AdcData_i[14]}]
set_property MARK_DEBUG true [get_nets {design_1_i/fifo_generator_0_dout[6]}]
set_property MARK_DEBUG true [get_nets {design_1_i/fifo_generator_0_dout[0]}]
set_property MARK_DEBUG true [get_nets {design_1_i/fifo_generator_0_dout[3]}]
set_property MARK_DEBUG true [get_nets {design_1_i/fifo_generator_0_dout[8]}]
set_property MARK_DEBUG true [get_nets {design_1_i/fifo_generator_0_dout[12]}]
set_property MARK_DEBUG true [get_nets {design_1_i/fifo_generator_0_dout[13]}]
set_property MARK_DEBUG true [get_nets {design_1_i/fifo_generator_0_dout[14]}]
set_property MARK_DEBUG true [get_nets {design_1_i/fifo_generator_0_dout[15]}]
set_property MARK_DEBUG true [get_nets {design_1_i/fifo_generator_0_dout[1]}]
set_property MARK_DEBUG true [get_nets {design_1_i/fifo_generator_0_dout[5]}]
set_property MARK_DEBUG true [get_nets {design_1_i/fifo_generator_0_dout[7]}]
set_property MARK_DEBUG true [get_nets {design_1_i/fifo_generator_0_dout[10]}]
set_property MARK_DEBUG true [get_nets {design_1_i/fifo_generator_0_dout[11]}]
set_property MARK_DEBUG true [get_nets {design_1_i/fifo_generator_0_dout[2]}]
set_property MARK_DEBUG true [get_nets {design_1_i/fifo_generator_0_dout[4]}]
set_property MARK_DEBUG true [get_nets {design_1_i/fifo_generator_0_dout[9]}]
set_property MARK_DEBUG false [get_nets {design_1_i/AdcToAxiStream_0_M00_AXIS_TDATA[15]}]
set_property MARK_DEBUG false [get_nets {design_1_i/AdcToAxiStream_0_M00_AXIS_TDATA[0]}]
set_property MARK_DEBUG false [get_nets {design_1_i/AdcToAxiStream_0_M00_AXIS_TDATA[2]}]
set_property MARK_DEBUG false [get_nets {design_1_i/AdcToAxiStream_0_M00_AXIS_TDATA[9]}]
set_property MARK_DEBUG false [get_nets {design_1_i/AdcToAxiStream_0_M00_AXIS_TDATA[10]}]
set_property MARK_DEBUG false [get_nets {design_1_i/AdcToAxiStream_0_M00_AXIS_TDATA[16]}]
set_property MARK_DEBUG false [get_nets {design_1_i/AdcToAxiStream_0_M00_AXIS_TDATA[26]}]
set_property MARK_DEBUG false [get_nets {design_1_i/AdcToAxiStream_0_M00_AXIS_TDATA[21]}]
set_property MARK_DEBUG false [get_nets {design_1_i/AdcToAxiStream_0_M00_AXIS_TDATA[27]}]
set_property MARK_DEBUG false [get_nets {design_1_i/AdcToAxiStream_0_M00_AXIS_TDATA[22]}]
set_property MARK_DEBUG false [get_nets {design_1_i/AdcToAxiStream_0_M00_AXIS_TDATA[23]}]
set_property MARK_DEBUG false [get_nets {design_1_i/AdcToAxiStream_0_M00_AXIS_TDATA[28]}]
set_property MARK_DEBUG false [get_nets {design_1_i/AdcToAxiStream_0_M00_AXIS_TDATA[24]}]
set_property MARK_DEBUG false [get_nets {design_1_i/AdcToAxiStream_0_M00_AXIS_TDATA[4]}]
set_property MARK_DEBUG false [get_nets {design_1_i/AdcToAxiStream_0_M00_AXIS_TDATA[1]}]
set_property MARK_DEBUG false [get_nets {design_1_i/AdcToAxiStream_0_M00_AXIS_TDATA[3]}]
set_property MARK_DEBUG false [get_nets {design_1_i/AdcToAxiStream_0_M00_AXIS_TDATA[5]}]
set_property MARK_DEBUG false [get_nets {design_1_i/AdcToAxiStream_0_M00_AXIS_TDATA[7]}]
set_property MARK_DEBUG false [get_nets {design_1_i/AdcToAxiStream_0_M00_AXIS_TDATA[11]}]
set_property MARK_DEBUG false [get_nets {design_1_i/AdcToAxiStream_0_M00_AXIS_TDATA[13]}]
set_property MARK_DEBUG false [get_nets {design_1_i/AdcToAxiStream_0_M00_AXIS_TDATA[18]}]
set_property MARK_DEBUG false [get_nets {design_1_i/AdcToAxiStream_0_M00_AXIS_TDATA[29]}]
set_property MARK_DEBUG false [get_nets {design_1_i/AdcToAxiStream_0_M00_AXIS_TDATA[19]}]
set_property MARK_DEBUG false [get_nets {design_1_i/AdcToAxiStream_0_M00_AXIS_TDATA[6]}]
set_property MARK_DEBUG false [get_nets {design_1_i/AdcToAxiStream_0_M00_AXIS_TDATA[12]}]
set_property MARK_DEBUG false [get_nets {design_1_i/AdcToAxiStream_0_M00_AXIS_TDATA[25]}]
set_property MARK_DEBUG false [get_nets {design_1_i/AdcToAxiStream_0_M00_AXIS_TDATA[31]}]
set_property MARK_DEBUG false [get_nets {design_1_i/AdcToAxiStream_0_M00_AXIS_TDATA[8]}]
set_property MARK_DEBUG false [get_nets {design_1_i/AdcToAxiStream_0_M00_AXIS_TDATA[14]}]
set_property MARK_DEBUG false [get_nets {design_1_i/AdcToAxiStream_0_M00_AXIS_TDATA[17]}]
set_property MARK_DEBUG false [get_nets {design_1_i/AdcToAxiStream_0_M00_AXIS_TDATA[20]}]
set_property MARK_DEBUG false [get_nets {design_1_i/AdcToAxiStream_0_M00_AXIS_TDATA[30]}]
set_property MARK_DEBUG false [get_nets design_1_i/fifo_generator_0/rd_en]
set_property MARK_DEBUG false [get_nets design_1_i/fifo_generator_0/wr_en]
set_property MARK_DEBUG false [get_nets design_1_i/fifo_generator_0/rd_clk]

set_property IOSTANDARD DIFF_HSTL_I_18 [get_ports AdcClkP_i]
connect_debug_port u_ila_0/clk [get_nets [list u_ila_0_FCLK_CLK0]]
connect_debug_port dbg_hub/clk [get_nets u_ila_0_FCLK_CLK0]


connect_debug_port dbg_hub/clk [get_nets u_ila_1_FCLK_CLK0]


set_property MARK_DEBUG false [get_nets {design_1_i/AdcToAxiStream_0/inst/AdcToAxiStream_v1_0_M00_AXIS_inst/stream_data_out[0]}]
set_property MARK_DEBUG false [get_nets design_1_i/AdcToAxiStream_0/inst/AdcToAxiStream_v1_0_M00_AXIS_inst/startStreamFlag_i_1_n_0]
set_property MARK_DEBUG false [get_nets design_1_i/AdcToAxiStream_0/FifoEmpty_i]
set_property MARK_DEBUG false [get_nets design_1_i/fifo_generator_0/empty]
set_property MARK_DEBUG false [get_nets design_1_i/fifo_generator_0/full]


set_property MARK_DEBUG false [get_nets {design_1_i/AdcToAxiStream_0/inst/AdcToAxiStream_v1_0_M00_AXIS_inst/AdcData16_i[1]}]
set_property MARK_DEBUG false [get_nets {design_1_i/AdcToAxiStream_0/inst/AdcToAxiStream_v1_0_M00_AXIS_inst/AdcData16_i[7]}]
set_property MARK_DEBUG false [get_nets {design_1_i/AdcToAxiStream_0/inst/AdcToAxiStream_v1_0_M00_AXIS_inst/AdcData16_i[9]}]
set_property MARK_DEBUG false [get_nets {design_1_i/AdcToAxiStream_0/inst/AdcToAxiStream_v1_0_M00_AXIS_inst/AdcData16_i[3]}]
set_property MARK_DEBUG false [get_nets {design_1_i/AdcToAxiStream_0/inst/AdcToAxiStream_v1_0_M00_AXIS_inst/AdcData16_i[6]}]
set_property MARK_DEBUG false [get_nets {design_1_i/AdcToAxiStream_0/inst/AdcToAxiStream_v1_0_M00_AXIS_inst/AdcData16_i[11]}]
set_property MARK_DEBUG false [get_nets {design_1_i/AdcToAxiStream_0/inst/AdcToAxiStream_v1_0_M00_AXIS_inst/AdcData16_i[14]}]
set_property MARK_DEBUG false [get_nets {design_1_i/AdcToAxiStream_0/inst/AdcToAxiStream_v1_0_M00_AXIS_inst/AdcData16_i[2]}]
set_property MARK_DEBUG false [get_nets {design_1_i/AdcToAxiStream_0/inst/AdcToAxiStream_v1_0_M00_AXIS_inst/AdcData16_i[4]}]
set_property MARK_DEBUG false [get_nets {design_1_i/AdcToAxiStream_0/inst/AdcToAxiStream_v1_0_M00_AXIS_inst/AdcData16_i[13]}]
set_property MARK_DEBUG false [get_nets {design_1_i/AdcToAxiStream_0/inst/AdcToAxiStream_v1_0_M00_AXIS_inst/AdcData16_i[0]}]
set_property MARK_DEBUG false [get_nets {design_1_i/AdcToAxiStream_0/inst/AdcToAxiStream_v1_0_M00_AXIS_inst/AdcData16_i[5]}]
set_property MARK_DEBUG false [get_nets {design_1_i/AdcToAxiStream_0/inst/AdcToAxiStream_v1_0_M00_AXIS_inst/AdcData16_i[8]}]
set_property MARK_DEBUG false [get_nets {design_1_i/AdcToAxiStream_0/inst/AdcToAxiStream_v1_0_M00_AXIS_inst/AdcData16_i[10]}]
set_property MARK_DEBUG false [get_nets {design_1_i/AdcToAxiStream_0/inst/AdcToAxiStream_v1_0_M00_AXIS_inst/AdcData16_i[12]}]
set_property MARK_DEBUG false [get_nets {design_1_i/AdcToAxiStream_0/inst/AdcToAxiStream_v1_0_M00_AXIS_inst/AdcData16_i[15]}]
set_property MARK_DEBUG false [get_nets {design_1_i/AdcToAxiStream_0/inst/AdcToAxiStream_v1_0_M00_AXIS_inst/m00_axis_tdata[2]}]
set_property MARK_DEBUG false [get_nets {design_1_i/AdcToAxiStream_0/inst/AdcToAxiStream_v1_0_M00_AXIS_inst/m00_axis_tdata[7]}]
set_property MARK_DEBUG false [get_nets {design_1_i/AdcToAxiStream_0/inst/AdcToAxiStream_v1_0_M00_AXIS_inst/m00_axis_tdata[15]}]
set_property MARK_DEBUG false [get_nets {design_1_i/AdcToAxiStream_0/inst/AdcToAxiStream_v1_0_M00_AXIS_inst/m00_axis_tdata[3]}]
set_property MARK_DEBUG false [get_nets {design_1_i/AdcToAxiStream_0/inst/AdcToAxiStream_v1_0_M00_AXIS_inst/m00_axis_tdata[4]}]
set_property MARK_DEBUG false [get_nets {design_1_i/AdcToAxiStream_0/inst/AdcToAxiStream_v1_0_M00_AXIS_inst/m00_axis_tdata[8]}]
set_property MARK_DEBUG false [get_nets {design_1_i/AdcToAxiStream_0/inst/AdcToAxiStream_v1_0_M00_AXIS_inst/m00_axis_tdata[14]}]
set_property MARK_DEBUG false [get_nets {design_1_i/AdcToAxiStream_0/inst/AdcToAxiStream_v1_0_M00_AXIS_inst/m00_axis_tdata[0]}]
set_property MARK_DEBUG false [get_nets {design_1_i/AdcToAxiStream_0/inst/AdcToAxiStream_v1_0_M00_AXIS_inst/m00_axis_tdata[1]}]
set_property MARK_DEBUG false [get_nets {design_1_i/AdcToAxiStream_0/inst/AdcToAxiStream_v1_0_M00_AXIS_inst/m00_axis_tdata[5]}]
set_property MARK_DEBUG false [get_nets {design_1_i/AdcToAxiStream_0/inst/AdcToAxiStream_v1_0_M00_AXIS_inst/m00_axis_tdata[6]}]
set_property MARK_DEBUG false [get_nets {design_1_i/AdcToAxiStream_0/inst/AdcToAxiStream_v1_0_M00_AXIS_inst/m00_axis_tdata[11]}]
set_property MARK_DEBUG false [get_nets {design_1_i/AdcToAxiStream_0/inst/AdcToAxiStream_v1_0_M00_AXIS_inst/m00_axis_tdata[12]}]
set_property MARK_DEBUG false [get_nets {design_1_i/AdcToAxiStream_0/inst/AdcToAxiStream_v1_0_M00_AXIS_inst/m00_axis_tdata[9]}]
set_property MARK_DEBUG false [get_nets {design_1_i/AdcToAxiStream_0/inst/AdcToAxiStream_v1_0_M00_AXIS_inst/m00_axis_tdata[10]}]
set_property MARK_DEBUG false [get_nets {design_1_i/AdcToAxiStream_0/inst/AdcToAxiStream_v1_0_M00_AXIS_inst/m00_axis_tdata[13]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/din[2]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/din[6]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/din[7]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/din[8]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/din[4]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/din[11]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/din[12]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/din[1]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/din[9]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/din[13]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/din[0]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/din[3]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/din[5]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/din[10]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/din[14]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/din[15]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/dout[0]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/dout[2]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/dout[10]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/dout[1]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/dout[4]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/dout[5]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/dout[6]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/dout[9]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/dout[15]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/dout[8]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/dout[12]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/dout[3]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/dout[7]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/dout[11]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/dout[13]}]
set_property MARK_DEBUG false [get_nets {design_1_i/fifo_generator_0/dout[14]}]
set_property MARK_DEBUG false [get_nets design_1_i/AdcToAxiStream_0/inst/AdcToAxiStream_v1_0_M00_AXIS_inst/FifoEmpty_i]
set_property MARK_DEBUG false [get_nets design_1_i/AdcToAxiStream_0/inst/AdcToAxiStream_v1_0_M00_AXIS_inst/m00_axis_tlast]
set_property MARK_DEBUG false [get_nets design_1_i/AdcToAxiStream_0/inst/AdcToAxiStream_v1_0_M00_AXIS_inst/m00_axis_tready]
set_property MARK_DEBUG false [get_nets design_1_i/AdcToAxiStream_0/inst/AdcToAxiStream_v1_0_M00_AXIS_inst/m00_axis_tvalid]
set_property MARK_DEBUG false [get_nets design_1_i/AdcToAxiStream_0/inst/AdcToAxiStream_v1_0_M00_AXIS_inst/startAxiStream_w]
set_property MARK_DEBUG false [get_nets design_1_i/processing_system7_0/inst/FCLK_CLK0]
