Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Sun Apr 19 16:56:43 2020
| Host         : DESKTOP-TM8D8VH running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z010-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.087        0.000                      0                  409        0.086        0.000                      0                  409        3.000        0.000                       0                   250  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                            Waveform(ns)         Period(ns)      Frequency(MHz)
-----                            ------------         ----------      --------------
clk_in                           {0.000 5.000}        10.000          100.000         
  clk_out1_design_1_clk_wiz_0_0  {0.000 50.000}       100.000         10.000          
  clk_out2_design_1_clk_wiz_0_0  {0.000 6.250}        12.500          80.000          
  clkfbout_design_1_clk_wiz_0_0  {0.000 25.000}       50.000          20.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_in                                                                                                                                                                             3.000        0.000                       0                     1  
  clk_out1_design_1_clk_wiz_0_0       45.904        0.000                      0                  349        0.229        0.000                      0                  349       49.500        0.000                       0                   208  
  clk_out2_design_1_clk_wiz_0_0        7.093        0.000                      0                   36        0.199        0.000                      0                   36        5.750        0.000                       0                    38  
  clkfbout_design_1_clk_wiz_0_0                                                                                                                                                   47.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                     To Clock                           WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                     --------                           -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_design_1_clk_wiz_0_0  clk_out2_design_1_clk_wiz_0_0        5.087        0.000                      0                   60        0.086        0.000                      0                   60  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_in
  To Clock:  clk_in

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_in
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_in }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out1_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack       45.904ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       49.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             45.904ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/Saturation_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/R_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        53.980ns  (logic 27.050ns (50.111%)  route 26.930ns (49.889%))
  Logic Levels:           63  (CARRY4=37 DSP48E1=4 LUT2=1 LUT3=6 LUT4=6 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 98.748 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=206, routed)         1.739    -0.619    design_1_i/BTNs_test_0/inst/clk
    SLICE_X41Y26         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.419    -0.200 r  design_1_i/BTNs_test_0/inst/Saturation_reg[4]/Q
                         net (fo=3, routed)           0.820     0.620    design_1_i/hsv_to_rgb_0/inst/Saturation[4]
    SLICE_X41Y27         LUT6 (Prop_lut6_I0_O)        0.296     0.916 f  design_1_i/hsv_to_rgb_0/inst/R4_i_10/O
                         net (fo=4, routed)           0.317     1.232    design_1_i/hsv_to_rgb_0/inst/R4_i_10_n_0
    SLICE_X41Y28         LUT4 (Prop_lut4_I2_O)        0.124     1.356 r  design_1_i/hsv_to_rgb_0/inst/R4_i_1/O
                         net (fo=23, routed)          1.746     3.102    design_1_i/hsv_to_rgb_0/inst/R4_i_1_n_0
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     7.138 r  design_1_i/hsv_to_rgb_0/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002     7.140    design_1_i/hsv_to_rgb_0/inst/R4_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.658 f  design_1_i/hsv_to_rgb_0/inst/R4__0/P[0]
                         net (fo=24, routed)          1.248     9.906    design_1_i/hsv_to_rgb_0/inst/R4__0_n_105
    SLICE_X30Y28         LUT3 (Prop_lut3_I2_O)        0.152    10.058 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_146/O
                         net (fo=2, routed)           0.300    10.358    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_146_n_0
    SLICE_X30Y28         LUT4 (Prop_lut4_I3_O)        0.348    10.706 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_150/O
                         net (fo=1, routed)           0.000    10.706    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_150_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    10.956 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_67/O[2]
                         net (fo=3, routed)           0.939    11.896    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_67_n_5
    SLICE_X25Y28         LUT3 (Prop_lut3_I0_O)        0.301    12.197 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_99/O
                         net (fo=2, routed)           1.503    13.699    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_99_n_0
    SLICE_X34Y28         LUT5 (Prop_lut5_I1_O)        0.124    13.823 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_50/O
                         net (fo=2, routed)           1.002    14.825    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_50_n_0
    SLICE_X28Y28         LUT6 (Prop_lut6_I0_O)        0.124    14.949 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_54/O
                         net (fo=1, routed)           0.000    14.949    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_54_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.329 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    15.329    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_21_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.446 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.446    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_8_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.563 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.563    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_6_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.680 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.680    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.003 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6/O[1]
                         net (fo=13, routed)          1.363    17.366    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6_n_6
    SLICE_X34Y29         LUT3 (Prop_lut3_I2_O)        0.306    17.672 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_225/O
                         net (fo=1, routed)           0.548    18.220    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_225_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    18.616 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_161/CO[3]
                         net (fo=1, routed)           0.000    18.616    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_161_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.733 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_70/CO[3]
                         net (fo=1, routed)           0.000    18.733    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_70_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.850 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.850    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.173 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10/O[1]
                         net (fo=3, routed)           1.179    20.352    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10_n_6
    SLICE_X31Y32         LUT4 (Prop_lut4_I1_O)        0.306    20.658 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_46/O
                         net (fo=1, routed)           0.000    20.658    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_46_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.208 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.208    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.365 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7/CO[1]
                         net (fo=54, routed)          1.458    22.824    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7_n_2
    SLICE_X33Y38         LUT5 (Prop_lut5_I3_O)        0.329    23.153 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_3/O
                         net (fo=1, routed)           0.000    23.153    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_3_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.703 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.703    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.817 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2/CO[3]
                         net (fo=1, routed)           0.000    23.817    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.039 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__3/O[0]
                         net (fo=1, routed)           0.805    24.844    design_1_i/hsv_to_rgb_0/inst/R50_in[16]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211    29.055 r  design_1_i/hsv_to_rgb_0/inst/R4__1/PCOUT[47]
                         net (fo=1, routed)           0.002    29.057    design_1_i/hsv_to_rgb_0/inst/R4__1_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    30.575 r  design_1_i/hsv_to_rgb_0/inst/R4__2/P[2]
                         net (fo=15, routed)          2.163    32.738    design_1_i/hsv_to_rgb_0/inst/R4__2_n_103
    SLICE_X28Y42         LUT3 (Prop_lut3_I1_O)        0.150    32.888 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_3/O
                         net (fo=4, routed)           0.806    33.694    design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_3_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.711    34.405 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__3/CO[3]
                         net (fo=1, routed)           0.000    34.405    design_1_i/hsv_to_rgb_0/inst/R3_carry__3_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.519 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4/CO[3]
                         net (fo=1, routed)           0.000    34.519    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.832 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__5/O[3]
                         net (fo=2, routed)           1.122    35.954    design_1_i/hsv_to_rgb_0/inst/R3_carry__5_n_4
    SLICE_X29Y40         LUT3 (Prop_lut3_I2_O)        0.336    36.290 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_1/O
                         net (fo=2, routed)           0.779    37.069    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_1_n_0
    SLICE_X29Y40         LUT4 (Prop_lut4_I3_O)        0.327    37.396 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_5/O
                         net (fo=1, routed)           0.000    37.396    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_5_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.797 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3/CO[3]
                         net (fo=1, routed)           0.000    37.797    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    38.110 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__4/O[3]
                         net (fo=9, routed)           1.159    39.269    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__4_n_4
    SLICE_X26Y38         LUT2 (Prop_lut2_I1_O)        0.306    39.575 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__0_i_3/O
                         net (fo=1, routed)           0.000    39.575    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__0_i_3_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.125 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__0/CO[3]
                         net (fo=1, routed)           0.000    40.125    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__0_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.239 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__1/CO[3]
                         net (fo=1, routed)           0.000    40.239    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__1_n_0
    SLICE_X26Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.353 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__2/CO[3]
                         net (fo=1, routed)           0.000    40.353    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__2_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.467 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__3/CO[3]
                         net (fo=1, routed)           0.000    40.467    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__3_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.581 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4/CO[3]
                         net (fo=1, routed)           0.000    40.581    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_n_0
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.803 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5/O[0]
                         net (fo=3, routed)           0.871    41.674    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5_n_7
    SLICE_X27Y43         LUT4 (Prop_lut4_I1_O)        0.299    41.973 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7/O
                         net (fo=1, routed)           0.000    41.973    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.523 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    42.523    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.680 f  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6/CO[1]
                         net (fo=4, routed)           0.474    43.154    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6_n_2
    SLICE_X31Y43         LUT3 (Prop_lut3_I0_O)        0.329    43.483 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10/O
                         net (fo=55, routed)          1.660    45.144    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10_n_0
    SLICE_X31Y36         LUT6 (Prop_lut6_I4_O)        0.124    45.268 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_7/O
                         net (fo=1, routed)           0.000    45.268    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_7_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.818 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry/CO[3]
                         net (fo=1, routed)           0.000    45.818    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.932 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.932    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.046 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1/CO[3]
                         net (fo=1, routed)           0.000    46.046    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.160 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2/CO[3]
                         net (fo=1, routed)           0.000    46.160    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.274 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3/CO[3]
                         net (fo=1, routed)           0.000    46.274    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.388 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4/CO[3]
                         net (fo=1, routed)           0.000    46.388    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    46.616 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5/CO[2]
                         net (fo=8, routed)           1.218    47.834    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5_n_1
    SLICE_X35Y36         LUT4 (Prop_lut4_I1_O)        0.313    48.147 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_3/O
                         net (fo=1, routed)           0.000    48.147    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_3_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.697 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry/CO[3]
                         net (fo=1, routed)           0.000    48.697    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    49.010 f  design_1_i/hsv_to_rgb_0/inst/R0__20_carry__0/O[3]
                         net (fo=1, routed)           0.635    49.644    design_1_i/hsv_to_rgb_0/inst/data3[7]
    SLICE_X39Y37         LUT6 (Prop_lut6_I5_O)        0.306    49.950 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_12/O
                         net (fo=3, routed)           0.727    50.677    design_1_i/hsv_to_rgb_0/inst/R[7]_i_12_n_0
    SLICE_X39Y41         LUT5 (Prop_lut5_I2_O)        0.150    50.827 f  design_1_i/hsv_to_rgb_0/inst/R[7]_i_4/O
                         net (fo=3, routed)           1.275    52.102    design_1_i/hsv_to_rgb_0/inst/R[7]_i_4_n_0
    SLICE_X40Y45         LUT6 (Prop_lut6_I0_O)        0.326    52.428 f  design_1_i/hsv_to_rgb_0/inst/R[6]_i_2/O
                         net (fo=4, routed)           0.809    53.237    design_1_i/hsv_to_rgb_0/inst/R[6]_i_2_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I0_O)        0.124    53.361 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_1/O
                         net (fo=1, routed)           0.000    53.361    design_1_i/hsv_to_rgb_0/inst/p_1_in[6]
    SLICE_X42Y45         FDCE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=206, routed)         1.579    98.748    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X42Y45         FDCE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]/C
                         clock pessimism              0.626    99.374    
                         clock uncertainty           -0.190    99.184    
    SLICE_X42Y45         FDCE (Setup_fdce_C_D)        0.081    99.265    design_1_i/hsv_to_rgb_0/inst/R_reg[6]
  -------------------------------------------------------------------
                         required time                         99.265    
                         arrival time                         -53.361    
  -------------------------------------------------------------------
                         slack                                 45.904    

Slack (MET) :             46.001ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/Saturation_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/R_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        53.831ns  (logic 27.156ns (50.447%)  route 26.675ns (49.553%))
  Logic Levels:           63  (CARRY4=37 DSP48E1=4 LUT2=1 LUT3=7 LUT4=6 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 98.748 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=206, routed)         1.739    -0.619    design_1_i/BTNs_test_0/inst/clk
    SLICE_X41Y26         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.419    -0.200 r  design_1_i/BTNs_test_0/inst/Saturation_reg[4]/Q
                         net (fo=3, routed)           0.820     0.620    design_1_i/hsv_to_rgb_0/inst/Saturation[4]
    SLICE_X41Y27         LUT6 (Prop_lut6_I0_O)        0.296     0.916 f  design_1_i/hsv_to_rgb_0/inst/R4_i_10/O
                         net (fo=4, routed)           0.317     1.232    design_1_i/hsv_to_rgb_0/inst/R4_i_10_n_0
    SLICE_X41Y28         LUT4 (Prop_lut4_I2_O)        0.124     1.356 r  design_1_i/hsv_to_rgb_0/inst/R4_i_1/O
                         net (fo=23, routed)          1.746     3.102    design_1_i/hsv_to_rgb_0/inst/R4_i_1_n_0
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     7.138 r  design_1_i/hsv_to_rgb_0/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002     7.140    design_1_i/hsv_to_rgb_0/inst/R4_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.658 f  design_1_i/hsv_to_rgb_0/inst/R4__0/P[0]
                         net (fo=24, routed)          1.248     9.906    design_1_i/hsv_to_rgb_0/inst/R4__0_n_105
    SLICE_X30Y28         LUT3 (Prop_lut3_I2_O)        0.152    10.058 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_146/O
                         net (fo=2, routed)           0.300    10.358    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_146_n_0
    SLICE_X30Y28         LUT4 (Prop_lut4_I3_O)        0.348    10.706 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_150/O
                         net (fo=1, routed)           0.000    10.706    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_150_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    10.956 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_67/O[2]
                         net (fo=3, routed)           0.939    11.896    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_67_n_5
    SLICE_X25Y28         LUT3 (Prop_lut3_I0_O)        0.301    12.197 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_99/O
                         net (fo=2, routed)           1.503    13.699    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_99_n_0
    SLICE_X34Y28         LUT5 (Prop_lut5_I1_O)        0.124    13.823 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_50/O
                         net (fo=2, routed)           1.002    14.825    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_50_n_0
    SLICE_X28Y28         LUT6 (Prop_lut6_I0_O)        0.124    14.949 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_54/O
                         net (fo=1, routed)           0.000    14.949    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_54_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.329 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    15.329    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_21_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.446 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.446    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_8_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.563 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.563    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_6_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.680 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.680    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.003 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6/O[1]
                         net (fo=13, routed)          1.363    17.366    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6_n_6
    SLICE_X34Y29         LUT3 (Prop_lut3_I2_O)        0.306    17.672 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_225/O
                         net (fo=1, routed)           0.548    18.220    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_225_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    18.616 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_161/CO[3]
                         net (fo=1, routed)           0.000    18.616    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_161_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.733 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_70/CO[3]
                         net (fo=1, routed)           0.000    18.733    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_70_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.850 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.850    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.173 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10/O[1]
                         net (fo=3, routed)           1.179    20.352    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10_n_6
    SLICE_X31Y32         LUT4 (Prop_lut4_I1_O)        0.306    20.658 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_46/O
                         net (fo=1, routed)           0.000    20.658    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_46_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.208 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.208    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.365 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7/CO[1]
                         net (fo=54, routed)          1.458    22.824    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7_n_2
    SLICE_X33Y38         LUT5 (Prop_lut5_I3_O)        0.329    23.153 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_3/O
                         net (fo=1, routed)           0.000    23.153    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_3_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.703 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.703    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.817 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2/CO[3]
                         net (fo=1, routed)           0.000    23.817    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.039 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__3/O[0]
                         net (fo=1, routed)           0.805    24.844    design_1_i/hsv_to_rgb_0/inst/R50_in[16]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211    29.055 r  design_1_i/hsv_to_rgb_0/inst/R4__1/PCOUT[47]
                         net (fo=1, routed)           0.002    29.057    design_1_i/hsv_to_rgb_0/inst/R4__1_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    30.575 r  design_1_i/hsv_to_rgb_0/inst/R4__2/P[2]
                         net (fo=15, routed)          2.163    32.738    design_1_i/hsv_to_rgb_0/inst/R4__2_n_103
    SLICE_X28Y42         LUT3 (Prop_lut3_I1_O)        0.150    32.888 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_3/O
                         net (fo=4, routed)           0.806    33.694    design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_3_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.711    34.405 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__3/CO[3]
                         net (fo=1, routed)           0.000    34.405    design_1_i/hsv_to_rgb_0/inst/R3_carry__3_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.519 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4/CO[3]
                         net (fo=1, routed)           0.000    34.519    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.832 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__5/O[3]
                         net (fo=2, routed)           1.122    35.954    design_1_i/hsv_to_rgb_0/inst/R3_carry__5_n_4
    SLICE_X29Y40         LUT3 (Prop_lut3_I2_O)        0.336    36.290 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_1/O
                         net (fo=2, routed)           0.779    37.069    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_1_n_0
    SLICE_X29Y40         LUT4 (Prop_lut4_I3_O)        0.327    37.396 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_5/O
                         net (fo=1, routed)           0.000    37.396    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_5_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.797 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3/CO[3]
                         net (fo=1, routed)           0.000    37.797    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    38.110 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__4/O[3]
                         net (fo=9, routed)           1.159    39.269    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__4_n_4
    SLICE_X26Y38         LUT2 (Prop_lut2_I1_O)        0.306    39.575 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__0_i_3/O
                         net (fo=1, routed)           0.000    39.575    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__0_i_3_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.125 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__0/CO[3]
                         net (fo=1, routed)           0.000    40.125    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__0_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.239 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__1/CO[3]
                         net (fo=1, routed)           0.000    40.239    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__1_n_0
    SLICE_X26Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.353 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__2/CO[3]
                         net (fo=1, routed)           0.000    40.353    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__2_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.467 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__3/CO[3]
                         net (fo=1, routed)           0.000    40.467    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__3_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.581 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4/CO[3]
                         net (fo=1, routed)           0.000    40.581    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_n_0
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.803 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5/O[0]
                         net (fo=3, routed)           0.871    41.674    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5_n_7
    SLICE_X27Y43         LUT4 (Prop_lut4_I1_O)        0.299    41.973 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7/O
                         net (fo=1, routed)           0.000    41.973    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.523 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    42.523    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.680 f  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6/CO[1]
                         net (fo=4, routed)           0.474    43.154    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6_n_2
    SLICE_X31Y43         LUT3 (Prop_lut3_I0_O)        0.329    43.483 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10/O
                         net (fo=55, routed)          1.660    45.144    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10_n_0
    SLICE_X31Y36         LUT6 (Prop_lut6_I4_O)        0.124    45.268 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_7/O
                         net (fo=1, routed)           0.000    45.268    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_7_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.818 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry/CO[3]
                         net (fo=1, routed)           0.000    45.818    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.932 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.932    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.046 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1/CO[3]
                         net (fo=1, routed)           0.000    46.046    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.160 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2/CO[3]
                         net (fo=1, routed)           0.000    46.160    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.274 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3/CO[3]
                         net (fo=1, routed)           0.000    46.274    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.388 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4/CO[3]
                         net (fo=1, routed)           0.000    46.388    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    46.616 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5/CO[2]
                         net (fo=8, routed)           1.218    47.834    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5_n_1
    SLICE_X35Y36         LUT4 (Prop_lut4_I1_O)        0.313    48.147 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_3/O
                         net (fo=1, routed)           0.000    48.147    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_3_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.697 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry/CO[3]
                         net (fo=1, routed)           0.000    48.697    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    48.919 f  design_1_i/hsv_to_rgb_0/inst/R0__20_carry__0/O[0]
                         net (fo=1, routed)           1.103    50.022    design_1_i/hsv_to_rgb_0/inst/data3[4]
    SLICE_X39Y40         LUT6 (Prop_lut6_I5_O)        0.299    50.321 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_19/O
                         net (fo=3, routed)           0.412    50.733    design_1_i/hsv_to_rgb_0/inst/R[7]_i_19_n_0
    SLICE_X39Y40         LUT5 (Prop_lut5_I2_O)        0.118    50.851 f  design_1_i/hsv_to_rgb_0/inst/R[7]_i_8/O
                         net (fo=5, routed)           1.021    51.873    design_1_i/hsv_to_rgb_0/inst/R[7]_i_8_n_0
    SLICE_X41Y43         LUT3 (Prop_lut3_I2_O)        0.354    52.227 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_7/O
                         net (fo=4, routed)           0.653    52.880    design_1_i/hsv_to_rgb_0/inst/R[6]_i_7_n_0
    SLICE_X41Y44         LUT6 (Prop_lut6_I5_O)        0.332    53.212 r  design_1_i/hsv_to_rgb_0/inst/R[2]_i_1/O
                         net (fo=1, routed)           0.000    53.212    design_1_i/hsv_to_rgb_0/inst/p_1_in[2]
    SLICE_X41Y44         FDCE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=206, routed)         1.579    98.748    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X41Y44         FDCE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[2]/C
                         clock pessimism              0.626    99.374    
                         clock uncertainty           -0.190    99.184    
    SLICE_X41Y44         FDCE (Setup_fdce_C_D)        0.029    99.213    design_1_i/hsv_to_rgb_0/inst/R_reg[2]
  -------------------------------------------------------------------
                         required time                         99.213    
                         arrival time                         -53.212    
  -------------------------------------------------------------------
                         slack                                 46.001    

Slack (MET) :             46.005ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/Saturation_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/R_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        53.829ns  (logic 27.156ns (50.449%)  route 26.673ns (49.551%))
  Logic Levels:           63  (CARRY4=37 DSP48E1=4 LUT2=1 LUT3=7 LUT4=6 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 98.748 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=206, routed)         1.739    -0.619    design_1_i/BTNs_test_0/inst/clk
    SLICE_X41Y26         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.419    -0.200 r  design_1_i/BTNs_test_0/inst/Saturation_reg[4]/Q
                         net (fo=3, routed)           0.820     0.620    design_1_i/hsv_to_rgb_0/inst/Saturation[4]
    SLICE_X41Y27         LUT6 (Prop_lut6_I0_O)        0.296     0.916 f  design_1_i/hsv_to_rgb_0/inst/R4_i_10/O
                         net (fo=4, routed)           0.317     1.232    design_1_i/hsv_to_rgb_0/inst/R4_i_10_n_0
    SLICE_X41Y28         LUT4 (Prop_lut4_I2_O)        0.124     1.356 r  design_1_i/hsv_to_rgb_0/inst/R4_i_1/O
                         net (fo=23, routed)          1.746     3.102    design_1_i/hsv_to_rgb_0/inst/R4_i_1_n_0
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     7.138 r  design_1_i/hsv_to_rgb_0/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002     7.140    design_1_i/hsv_to_rgb_0/inst/R4_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.658 f  design_1_i/hsv_to_rgb_0/inst/R4__0/P[0]
                         net (fo=24, routed)          1.248     9.906    design_1_i/hsv_to_rgb_0/inst/R4__0_n_105
    SLICE_X30Y28         LUT3 (Prop_lut3_I2_O)        0.152    10.058 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_146/O
                         net (fo=2, routed)           0.300    10.358    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_146_n_0
    SLICE_X30Y28         LUT4 (Prop_lut4_I3_O)        0.348    10.706 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_150/O
                         net (fo=1, routed)           0.000    10.706    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_150_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    10.956 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_67/O[2]
                         net (fo=3, routed)           0.939    11.896    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_67_n_5
    SLICE_X25Y28         LUT3 (Prop_lut3_I0_O)        0.301    12.197 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_99/O
                         net (fo=2, routed)           1.503    13.699    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_99_n_0
    SLICE_X34Y28         LUT5 (Prop_lut5_I1_O)        0.124    13.823 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_50/O
                         net (fo=2, routed)           1.002    14.825    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_50_n_0
    SLICE_X28Y28         LUT6 (Prop_lut6_I0_O)        0.124    14.949 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_54/O
                         net (fo=1, routed)           0.000    14.949    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_54_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.329 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    15.329    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_21_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.446 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.446    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_8_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.563 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.563    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_6_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.680 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.680    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.003 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6/O[1]
                         net (fo=13, routed)          1.363    17.366    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6_n_6
    SLICE_X34Y29         LUT3 (Prop_lut3_I2_O)        0.306    17.672 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_225/O
                         net (fo=1, routed)           0.548    18.220    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_225_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    18.616 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_161/CO[3]
                         net (fo=1, routed)           0.000    18.616    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_161_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.733 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_70/CO[3]
                         net (fo=1, routed)           0.000    18.733    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_70_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.850 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.850    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.173 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10/O[1]
                         net (fo=3, routed)           1.179    20.352    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10_n_6
    SLICE_X31Y32         LUT4 (Prop_lut4_I1_O)        0.306    20.658 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_46/O
                         net (fo=1, routed)           0.000    20.658    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_46_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.208 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.208    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.365 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7/CO[1]
                         net (fo=54, routed)          1.458    22.824    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7_n_2
    SLICE_X33Y38         LUT5 (Prop_lut5_I3_O)        0.329    23.153 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_3/O
                         net (fo=1, routed)           0.000    23.153    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_3_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.703 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.703    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.817 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2/CO[3]
                         net (fo=1, routed)           0.000    23.817    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.039 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__3/O[0]
                         net (fo=1, routed)           0.805    24.844    design_1_i/hsv_to_rgb_0/inst/R50_in[16]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211    29.055 r  design_1_i/hsv_to_rgb_0/inst/R4__1/PCOUT[47]
                         net (fo=1, routed)           0.002    29.057    design_1_i/hsv_to_rgb_0/inst/R4__1_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    30.575 r  design_1_i/hsv_to_rgb_0/inst/R4__2/P[2]
                         net (fo=15, routed)          2.163    32.738    design_1_i/hsv_to_rgb_0/inst/R4__2_n_103
    SLICE_X28Y42         LUT3 (Prop_lut3_I1_O)        0.150    32.888 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_3/O
                         net (fo=4, routed)           0.806    33.694    design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_3_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.711    34.405 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__3/CO[3]
                         net (fo=1, routed)           0.000    34.405    design_1_i/hsv_to_rgb_0/inst/R3_carry__3_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.519 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4/CO[3]
                         net (fo=1, routed)           0.000    34.519    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.832 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__5/O[3]
                         net (fo=2, routed)           1.122    35.954    design_1_i/hsv_to_rgb_0/inst/R3_carry__5_n_4
    SLICE_X29Y40         LUT3 (Prop_lut3_I2_O)        0.336    36.290 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_1/O
                         net (fo=2, routed)           0.779    37.069    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_1_n_0
    SLICE_X29Y40         LUT4 (Prop_lut4_I3_O)        0.327    37.396 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_5/O
                         net (fo=1, routed)           0.000    37.396    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_5_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.797 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3/CO[3]
                         net (fo=1, routed)           0.000    37.797    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    38.110 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__4/O[3]
                         net (fo=9, routed)           1.159    39.269    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__4_n_4
    SLICE_X26Y38         LUT2 (Prop_lut2_I1_O)        0.306    39.575 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__0_i_3/O
                         net (fo=1, routed)           0.000    39.575    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__0_i_3_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.125 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__0/CO[3]
                         net (fo=1, routed)           0.000    40.125    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__0_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.239 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__1/CO[3]
                         net (fo=1, routed)           0.000    40.239    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__1_n_0
    SLICE_X26Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.353 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__2/CO[3]
                         net (fo=1, routed)           0.000    40.353    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__2_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.467 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__3/CO[3]
                         net (fo=1, routed)           0.000    40.467    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__3_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.581 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4/CO[3]
                         net (fo=1, routed)           0.000    40.581    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_n_0
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.803 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5/O[0]
                         net (fo=3, routed)           0.871    41.674    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5_n_7
    SLICE_X27Y43         LUT4 (Prop_lut4_I1_O)        0.299    41.973 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7/O
                         net (fo=1, routed)           0.000    41.973    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.523 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    42.523    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.680 f  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6/CO[1]
                         net (fo=4, routed)           0.474    43.154    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6_n_2
    SLICE_X31Y43         LUT3 (Prop_lut3_I0_O)        0.329    43.483 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10/O
                         net (fo=55, routed)          1.660    45.144    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10_n_0
    SLICE_X31Y36         LUT6 (Prop_lut6_I4_O)        0.124    45.268 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_7/O
                         net (fo=1, routed)           0.000    45.268    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_7_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.818 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry/CO[3]
                         net (fo=1, routed)           0.000    45.818    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.932 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.932    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.046 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1/CO[3]
                         net (fo=1, routed)           0.000    46.046    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.160 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2/CO[3]
                         net (fo=1, routed)           0.000    46.160    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.274 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3/CO[3]
                         net (fo=1, routed)           0.000    46.274    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.388 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4/CO[3]
                         net (fo=1, routed)           0.000    46.388    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    46.616 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5/CO[2]
                         net (fo=8, routed)           1.218    47.834    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5_n_1
    SLICE_X35Y36         LUT4 (Prop_lut4_I1_O)        0.313    48.147 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_3/O
                         net (fo=1, routed)           0.000    48.147    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_3_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.697 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry/CO[3]
                         net (fo=1, routed)           0.000    48.697    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    48.919 f  design_1_i/hsv_to_rgb_0/inst/R0__20_carry__0/O[0]
                         net (fo=1, routed)           1.103    50.022    design_1_i/hsv_to_rgb_0/inst/data3[4]
    SLICE_X39Y40         LUT6 (Prop_lut6_I5_O)        0.299    50.321 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_19/O
                         net (fo=3, routed)           0.412    50.733    design_1_i/hsv_to_rgb_0/inst/R[7]_i_19_n_0
    SLICE_X39Y40         LUT5 (Prop_lut5_I2_O)        0.118    50.851 f  design_1_i/hsv_to_rgb_0/inst/R[7]_i_8/O
                         net (fo=5, routed)           1.021    51.873    design_1_i/hsv_to_rgb_0/inst/R[7]_i_8_n_0
    SLICE_X41Y43         LUT3 (Prop_lut3_I2_O)        0.354    52.227 r  design_1_i/hsv_to_rgb_0/inst/R[6]_i_7/O
                         net (fo=4, routed)           0.651    52.878    design_1_i/hsv_to_rgb_0/inst/R[6]_i_7_n_0
    SLICE_X41Y44         LUT6 (Prop_lut6_I5_O)        0.332    53.210 r  design_1_i/hsv_to_rgb_0/inst/R[5]_i_1/O
                         net (fo=1, routed)           0.000    53.210    design_1_i/hsv_to_rgb_0/inst/p_1_in[5]
    SLICE_X41Y44         FDCE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=206, routed)         1.579    98.748    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X41Y44         FDCE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]/C
                         clock pessimism              0.626    99.374    
                         clock uncertainty           -0.190    99.184    
    SLICE_X41Y44         FDCE (Setup_fdce_C_D)        0.031    99.215    design_1_i/hsv_to_rgb_0/inst/R_reg[5]
  -------------------------------------------------------------------
                         required time                         99.215    
                         arrival time                         -53.210    
  -------------------------------------------------------------------
                         slack                                 46.005    

Slack (MET) :             46.011ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/Saturation_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/B_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        53.685ns  (logic 26.380ns (49.138%)  route 27.305ns (50.862%))
  Logic Levels:           62  (CARRY4=36 DSP48E1=4 LUT2=1 LUT3=7 LUT4=6 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 98.746 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=206, routed)         1.739    -0.619    design_1_i/BTNs_test_0/inst/clk
    SLICE_X41Y26         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.419    -0.200 r  design_1_i/BTNs_test_0/inst/Saturation_reg[4]/Q
                         net (fo=3, routed)           0.820     0.620    design_1_i/hsv_to_rgb_0/inst/Saturation[4]
    SLICE_X41Y27         LUT6 (Prop_lut6_I0_O)        0.296     0.916 f  design_1_i/hsv_to_rgb_0/inst/R4_i_10/O
                         net (fo=4, routed)           0.317     1.232    design_1_i/hsv_to_rgb_0/inst/R4_i_10_n_0
    SLICE_X41Y28         LUT4 (Prop_lut4_I2_O)        0.124     1.356 r  design_1_i/hsv_to_rgb_0/inst/R4_i_1/O
                         net (fo=23, routed)          1.746     3.102    design_1_i/hsv_to_rgb_0/inst/R4_i_1_n_0
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     7.138 r  design_1_i/hsv_to_rgb_0/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002     7.140    design_1_i/hsv_to_rgb_0/inst/R4_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.658 f  design_1_i/hsv_to_rgb_0/inst/R4__0/P[0]
                         net (fo=24, routed)          1.248     9.906    design_1_i/hsv_to_rgb_0/inst/R4__0_n_105
    SLICE_X30Y28         LUT3 (Prop_lut3_I2_O)        0.152    10.058 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_146/O
                         net (fo=2, routed)           0.300    10.358    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_146_n_0
    SLICE_X30Y28         LUT4 (Prop_lut4_I3_O)        0.348    10.706 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_150/O
                         net (fo=1, routed)           0.000    10.706    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_150_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    10.956 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_67/O[2]
                         net (fo=3, routed)           0.939    11.896    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_67_n_5
    SLICE_X25Y28         LUT3 (Prop_lut3_I0_O)        0.301    12.197 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_99/O
                         net (fo=2, routed)           1.503    13.699    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_99_n_0
    SLICE_X34Y28         LUT5 (Prop_lut5_I1_O)        0.124    13.823 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_50/O
                         net (fo=2, routed)           1.002    14.825    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_50_n_0
    SLICE_X28Y28         LUT6 (Prop_lut6_I0_O)        0.124    14.949 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_54/O
                         net (fo=1, routed)           0.000    14.949    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_54_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.329 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    15.329    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_21_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.446 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.446    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_8_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.563 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.563    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_6_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.680 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.680    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.003 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6/O[1]
                         net (fo=13, routed)          1.363    17.366    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6_n_6
    SLICE_X34Y29         LUT3 (Prop_lut3_I2_O)        0.306    17.672 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_225/O
                         net (fo=1, routed)           0.548    18.220    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_225_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    18.616 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_161/CO[3]
                         net (fo=1, routed)           0.000    18.616    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_161_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.733 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_70/CO[3]
                         net (fo=1, routed)           0.000    18.733    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_70_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.850 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.850    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.173 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10/O[1]
                         net (fo=3, routed)           1.179    20.352    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10_n_6
    SLICE_X31Y32         LUT4 (Prop_lut4_I1_O)        0.306    20.658 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_46/O
                         net (fo=1, routed)           0.000    20.658    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_46_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.208 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.208    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.365 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7/CO[1]
                         net (fo=54, routed)          1.458    22.824    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7_n_2
    SLICE_X33Y38         LUT5 (Prop_lut5_I3_O)        0.329    23.153 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_3/O
                         net (fo=1, routed)           0.000    23.153    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_3_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.703 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.703    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.817 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2/CO[3]
                         net (fo=1, routed)           0.000    23.817    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.039 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__3/O[0]
                         net (fo=1, routed)           0.805    24.844    design_1_i/hsv_to_rgb_0/inst/R50_in[16]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211    29.055 r  design_1_i/hsv_to_rgb_0/inst/R4__1/PCOUT[47]
                         net (fo=1, routed)           0.002    29.057    design_1_i/hsv_to_rgb_0/inst/R4__1_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    30.575 r  design_1_i/hsv_to_rgb_0/inst/R4__2/P[2]
                         net (fo=15, routed)          2.163    32.738    design_1_i/hsv_to_rgb_0/inst/R4__2_n_103
    SLICE_X28Y42         LUT3 (Prop_lut3_I1_O)        0.150    32.888 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_3/O
                         net (fo=4, routed)           0.806    33.694    design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_3_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.711    34.405 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__3/CO[3]
                         net (fo=1, routed)           0.000    34.405    design_1_i/hsv_to_rgb_0/inst/R3_carry__3_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.519 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4/CO[3]
                         net (fo=1, routed)           0.000    34.519    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.832 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__5/O[3]
                         net (fo=2, routed)           1.122    35.954    design_1_i/hsv_to_rgb_0/inst/R3_carry__5_n_4
    SLICE_X29Y40         LUT3 (Prop_lut3_I2_O)        0.336    36.290 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_1/O
                         net (fo=2, routed)           0.779    37.069    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_1_n_0
    SLICE_X29Y40         LUT4 (Prop_lut4_I3_O)        0.327    37.396 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_5/O
                         net (fo=1, routed)           0.000    37.396    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_5_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.797 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3/CO[3]
                         net (fo=1, routed)           0.000    37.797    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    38.110 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__4/O[3]
                         net (fo=9, routed)           1.159    39.269    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__4_n_4
    SLICE_X26Y38         LUT2 (Prop_lut2_I1_O)        0.306    39.575 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__0_i_3/O
                         net (fo=1, routed)           0.000    39.575    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__0_i_3_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.125 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__0/CO[3]
                         net (fo=1, routed)           0.000    40.125    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__0_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.239 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__1/CO[3]
                         net (fo=1, routed)           0.000    40.239    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__1_n_0
    SLICE_X26Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.353 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__2/CO[3]
                         net (fo=1, routed)           0.000    40.353    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__2_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.467 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__3/CO[3]
                         net (fo=1, routed)           0.000    40.467    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__3_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.581 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4/CO[3]
                         net (fo=1, routed)           0.000    40.581    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_n_0
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.803 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5/O[0]
                         net (fo=3, routed)           0.871    41.674    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5_n_7
    SLICE_X27Y43         LUT4 (Prop_lut4_I1_O)        0.299    41.973 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7/O
                         net (fo=1, routed)           0.000    41.973    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.523 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    42.523    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.680 f  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6/CO[1]
                         net (fo=4, routed)           0.474    43.154    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6_n_2
    SLICE_X31Y43         LUT3 (Prop_lut3_I0_O)        0.329    43.483 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10/O
                         net (fo=55, routed)          1.660    45.144    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10_n_0
    SLICE_X31Y36         LUT6 (Prop_lut6_I4_O)        0.124    45.268 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_7/O
                         net (fo=1, routed)           0.000    45.268    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_7_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.818 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry/CO[3]
                         net (fo=1, routed)           0.000    45.818    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.932 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.932    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.046 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1/CO[3]
                         net (fo=1, routed)           0.000    46.046    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.160 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2/CO[3]
                         net (fo=1, routed)           0.000    46.160    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.274 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3/CO[3]
                         net (fo=1, routed)           0.000    46.274    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.388 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4/CO[3]
                         net (fo=1, routed)           0.000    46.388    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    46.616 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5/CO[2]
                         net (fo=8, routed)           1.219    47.835    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5_n_1
    SLICE_X35Y36         LUT3 (Prop_lut3_I1_O)        0.313    48.148 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_4/O
                         net (fo=1, routed)           0.000    48.148    design_1_i/hsv_to_rgb_0/inst/R1[0]
    SLICE_X35Y36         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424    48.572 f  design_1_i/hsv_to_rgb_0/inst/R0__20_carry/O[1]
                         net (fo=1, routed)           1.070    49.642    design_1_i/hsv_to_rgb_0/inst/data3[1]
    SLICE_X40Y38         LUT6 (Prop_lut6_I5_O)        0.303    49.945 f  design_1_i/hsv_to_rgb_0/inst/R[6]_i_13/O
                         net (fo=3, routed)           0.495    50.440    design_1_i/hsv_to_rgb_0/inst/R[6]_i_13_n_0
    SLICE_X40Y38         LUT5 (Prop_lut5_I0_O)        0.124    50.564 f  design_1_i/hsv_to_rgb_0/inst/B[5]_i_4/O
                         net (fo=6, routed)           1.240    51.804    design_1_i/hsv_to_rgb_0/inst/B[5]_i_4_n_0
    SLICE_X38Y41         LUT6 (Prop_lut6_I3_O)        0.124    51.928 f  design_1_i/hsv_to_rgb_0/inst/B[6]_i_2/O
                         net (fo=3, routed)           0.684    52.612    design_1_i/hsv_to_rgb_0/inst/B[6]_i_2_n_0
    SLICE_X38Y41         LUT4 (Prop_lut4_I0_O)        0.124    52.736 r  design_1_i/hsv_to_rgb_0/inst/B[0]_i_1/O
                         net (fo=1, routed)           0.330    53.066    design_1_i/hsv_to_rgb_0/inst/B[0]_i_1_n_0
    SLICE_X36Y41         FDCE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=206, routed)         1.577    98.746    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X36Y41         FDCE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[0]/C
                         clock pessimism              0.588    99.334    
                         clock uncertainty           -0.190    99.144    
    SLICE_X36Y41         FDCE (Setup_fdce_C_D)       -0.067    99.077    design_1_i/hsv_to_rgb_0/inst/B_reg[0]
  -------------------------------------------------------------------
                         required time                         99.077    
                         arrival time                         -53.066    
  -------------------------------------------------------------------
                         slack                                 46.011    

Slack (MET) :             46.083ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/Saturation_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/R_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        53.752ns  (logic 26.765ns (49.794%)  route 26.987ns (50.206%))
  Logic Levels:           62  (CARRY4=36 DSP48E1=4 LUT2=1 LUT3=6 LUT4=7 LUT5=3 LUT6=5)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 98.748 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=206, routed)         1.739    -0.619    design_1_i/BTNs_test_0/inst/clk
    SLICE_X41Y26         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.419    -0.200 r  design_1_i/BTNs_test_0/inst/Saturation_reg[4]/Q
                         net (fo=3, routed)           0.820     0.620    design_1_i/hsv_to_rgb_0/inst/Saturation[4]
    SLICE_X41Y27         LUT6 (Prop_lut6_I0_O)        0.296     0.916 f  design_1_i/hsv_to_rgb_0/inst/R4_i_10/O
                         net (fo=4, routed)           0.317     1.232    design_1_i/hsv_to_rgb_0/inst/R4_i_10_n_0
    SLICE_X41Y28         LUT4 (Prop_lut4_I2_O)        0.124     1.356 r  design_1_i/hsv_to_rgb_0/inst/R4_i_1/O
                         net (fo=23, routed)          1.746     3.102    design_1_i/hsv_to_rgb_0/inst/R4_i_1_n_0
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     7.138 r  design_1_i/hsv_to_rgb_0/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002     7.140    design_1_i/hsv_to_rgb_0/inst/R4_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.658 f  design_1_i/hsv_to_rgb_0/inst/R4__0/P[0]
                         net (fo=24, routed)          1.248     9.906    design_1_i/hsv_to_rgb_0/inst/R4__0_n_105
    SLICE_X30Y28         LUT3 (Prop_lut3_I2_O)        0.152    10.058 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_146/O
                         net (fo=2, routed)           0.300    10.358    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_146_n_0
    SLICE_X30Y28         LUT4 (Prop_lut4_I3_O)        0.348    10.706 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_150/O
                         net (fo=1, routed)           0.000    10.706    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_150_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    10.956 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_67/O[2]
                         net (fo=3, routed)           0.939    11.896    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_67_n_5
    SLICE_X25Y28         LUT3 (Prop_lut3_I0_O)        0.301    12.197 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_99/O
                         net (fo=2, routed)           1.503    13.699    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_99_n_0
    SLICE_X34Y28         LUT5 (Prop_lut5_I1_O)        0.124    13.823 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_50/O
                         net (fo=2, routed)           1.002    14.825    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_50_n_0
    SLICE_X28Y28         LUT6 (Prop_lut6_I0_O)        0.124    14.949 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_54/O
                         net (fo=1, routed)           0.000    14.949    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_54_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.329 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    15.329    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_21_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.446 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.446    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_8_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.563 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.563    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_6_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.680 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.680    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.003 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6/O[1]
                         net (fo=13, routed)          1.363    17.366    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6_n_6
    SLICE_X34Y29         LUT3 (Prop_lut3_I2_O)        0.306    17.672 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_225/O
                         net (fo=1, routed)           0.548    18.220    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_225_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    18.616 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_161/CO[3]
                         net (fo=1, routed)           0.000    18.616    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_161_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.733 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_70/CO[3]
                         net (fo=1, routed)           0.000    18.733    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_70_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.850 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.850    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.173 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10/O[1]
                         net (fo=3, routed)           1.179    20.352    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10_n_6
    SLICE_X31Y32         LUT4 (Prop_lut4_I1_O)        0.306    20.658 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_46/O
                         net (fo=1, routed)           0.000    20.658    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_46_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.208 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.208    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.365 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7/CO[1]
                         net (fo=54, routed)          1.458    22.824    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7_n_2
    SLICE_X33Y38         LUT5 (Prop_lut5_I3_O)        0.329    23.153 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_3/O
                         net (fo=1, routed)           0.000    23.153    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_3_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.703 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.703    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.817 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2/CO[3]
                         net (fo=1, routed)           0.000    23.817    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.039 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__3/O[0]
                         net (fo=1, routed)           0.805    24.844    design_1_i/hsv_to_rgb_0/inst/R50_in[16]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211    29.055 r  design_1_i/hsv_to_rgb_0/inst/R4__1/PCOUT[47]
                         net (fo=1, routed)           0.002    29.057    design_1_i/hsv_to_rgb_0/inst/R4__1_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    30.575 r  design_1_i/hsv_to_rgb_0/inst/R4__2/P[2]
                         net (fo=15, routed)          2.163    32.738    design_1_i/hsv_to_rgb_0/inst/R4__2_n_103
    SLICE_X28Y42         LUT3 (Prop_lut3_I1_O)        0.150    32.888 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_3/O
                         net (fo=4, routed)           0.806    33.694    design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_3_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.711    34.405 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__3/CO[3]
                         net (fo=1, routed)           0.000    34.405    design_1_i/hsv_to_rgb_0/inst/R3_carry__3_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.519 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4/CO[3]
                         net (fo=1, routed)           0.000    34.519    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.832 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__5/O[3]
                         net (fo=2, routed)           1.122    35.954    design_1_i/hsv_to_rgb_0/inst/R3_carry__5_n_4
    SLICE_X29Y40         LUT3 (Prop_lut3_I2_O)        0.336    36.290 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_1/O
                         net (fo=2, routed)           0.779    37.069    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_1_n_0
    SLICE_X29Y40         LUT4 (Prop_lut4_I3_O)        0.327    37.396 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_5/O
                         net (fo=1, routed)           0.000    37.396    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_5_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.797 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3/CO[3]
                         net (fo=1, routed)           0.000    37.797    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    38.110 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__4/O[3]
                         net (fo=9, routed)           1.159    39.269    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__4_n_4
    SLICE_X26Y38         LUT2 (Prop_lut2_I1_O)        0.306    39.575 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__0_i_3/O
                         net (fo=1, routed)           0.000    39.575    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__0_i_3_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.125 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__0/CO[3]
                         net (fo=1, routed)           0.000    40.125    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__0_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.239 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__1/CO[3]
                         net (fo=1, routed)           0.000    40.239    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__1_n_0
    SLICE_X26Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.353 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__2/CO[3]
                         net (fo=1, routed)           0.000    40.353    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__2_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.467 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__3/CO[3]
                         net (fo=1, routed)           0.000    40.467    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__3_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.581 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4/CO[3]
                         net (fo=1, routed)           0.000    40.581    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_n_0
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.803 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5/O[0]
                         net (fo=3, routed)           0.871    41.674    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5_n_7
    SLICE_X27Y43         LUT4 (Prop_lut4_I1_O)        0.299    41.973 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7/O
                         net (fo=1, routed)           0.000    41.973    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.523 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    42.523    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.680 f  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6/CO[1]
                         net (fo=4, routed)           0.474    43.154    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6_n_2
    SLICE_X31Y43         LUT3 (Prop_lut3_I0_O)        0.329    43.483 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10/O
                         net (fo=55, routed)          1.660    45.144    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10_n_0
    SLICE_X31Y36         LUT6 (Prop_lut6_I4_O)        0.124    45.268 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_7/O
                         net (fo=1, routed)           0.000    45.268    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_7_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.818 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry/CO[3]
                         net (fo=1, routed)           0.000    45.818    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.932 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.932    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.046 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1/CO[3]
                         net (fo=1, routed)           0.000    46.046    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.160 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2/CO[3]
                         net (fo=1, routed)           0.000    46.160    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.274 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3/CO[3]
                         net (fo=1, routed)           0.000    46.274    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.388 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4/CO[3]
                         net (fo=1, routed)           0.000    46.388    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    46.616 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5/CO[2]
                         net (fo=8, routed)           1.218    47.834    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5_n_1
    SLICE_X35Y36         LUT4 (Prop_lut4_I1_O)        0.313    48.147 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_3/O
                         net (fo=1, routed)           0.000    48.147    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_3_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    48.727 f  design_1_i/hsv_to_rgb_0/inst/R0__20_carry/O[2]
                         net (fo=1, routed)           1.028    49.755    design_1_i/hsv_to_rgb_0/inst/data3[2]
    SLICE_X37Y37         LUT6 (Prop_lut6_I0_O)        0.302    50.057 f  design_1_i/hsv_to_rgb_0/inst/R[6]_i_15/O
                         net (fo=3, routed)           0.747    50.805    design_1_i/hsv_to_rgb_0/inst/R[6]_i_15_n_0
    SLICE_X38Y40         LUT5 (Prop_lut5_I4_O)        0.150    50.955 f  design_1_i/hsv_to_rgb_0/inst/R[6]_i_6/O
                         net (fo=6, routed)           1.154    52.109    design_1_i/hsv_to_rgb_0/inst/R[6]_i_6_n_0
    SLICE_X41Y44         LUT4 (Prop_lut4_I0_O)        0.328    52.437 f  design_1_i/hsv_to_rgb_0/inst/R[7]_i_5/O
                         net (fo=1, routed)           0.571    53.008    design_1_i/hsv_to_rgb_0/inst/R[7]_i_5_n_0
    SLICE_X41Y43         LUT6 (Prop_lut6_I2_O)        0.124    53.132 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_2/O
                         net (fo=1, routed)           0.000    53.132    design_1_i/hsv_to_rgb_0/inst/p_1_in[7]
    SLICE_X41Y43         FDCE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=206, routed)         1.579    98.748    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X41Y43         FDCE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[7]/C
                         clock pessimism              0.626    99.374    
                         clock uncertainty           -0.190    99.184    
    SLICE_X41Y43         FDCE (Setup_fdce_C_D)        0.031    99.215    design_1_i/hsv_to_rgb_0/inst/R_reg[7]
  -------------------------------------------------------------------
                         required time                         99.215    
                         arrival time                         -53.132    
  -------------------------------------------------------------------
                         slack                                 46.083    

Slack (MET) :             46.101ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/Saturation_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/R_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        53.779ns  (logic 27.050ns (50.299%)  route 26.729ns (49.701%))
  Logic Levels:           63  (CARRY4=37 DSP48E1=4 LUT2=1 LUT3=6 LUT4=6 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.007ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 98.748 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=206, routed)         1.739    -0.619    design_1_i/BTNs_test_0/inst/clk
    SLICE_X41Y26         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.419    -0.200 r  design_1_i/BTNs_test_0/inst/Saturation_reg[4]/Q
                         net (fo=3, routed)           0.820     0.620    design_1_i/hsv_to_rgb_0/inst/Saturation[4]
    SLICE_X41Y27         LUT6 (Prop_lut6_I0_O)        0.296     0.916 f  design_1_i/hsv_to_rgb_0/inst/R4_i_10/O
                         net (fo=4, routed)           0.317     1.232    design_1_i/hsv_to_rgb_0/inst/R4_i_10_n_0
    SLICE_X41Y28         LUT4 (Prop_lut4_I2_O)        0.124     1.356 r  design_1_i/hsv_to_rgb_0/inst/R4_i_1/O
                         net (fo=23, routed)          1.746     3.102    design_1_i/hsv_to_rgb_0/inst/R4_i_1_n_0
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     7.138 r  design_1_i/hsv_to_rgb_0/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002     7.140    design_1_i/hsv_to_rgb_0/inst/R4_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.658 f  design_1_i/hsv_to_rgb_0/inst/R4__0/P[0]
                         net (fo=24, routed)          1.248     9.906    design_1_i/hsv_to_rgb_0/inst/R4__0_n_105
    SLICE_X30Y28         LUT3 (Prop_lut3_I2_O)        0.152    10.058 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_146/O
                         net (fo=2, routed)           0.300    10.358    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_146_n_0
    SLICE_X30Y28         LUT4 (Prop_lut4_I3_O)        0.348    10.706 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_150/O
                         net (fo=1, routed)           0.000    10.706    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_150_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    10.956 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_67/O[2]
                         net (fo=3, routed)           0.939    11.896    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_67_n_5
    SLICE_X25Y28         LUT3 (Prop_lut3_I0_O)        0.301    12.197 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_99/O
                         net (fo=2, routed)           1.503    13.699    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_99_n_0
    SLICE_X34Y28         LUT5 (Prop_lut5_I1_O)        0.124    13.823 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_50/O
                         net (fo=2, routed)           1.002    14.825    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_50_n_0
    SLICE_X28Y28         LUT6 (Prop_lut6_I0_O)        0.124    14.949 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_54/O
                         net (fo=1, routed)           0.000    14.949    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_54_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.329 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    15.329    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_21_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.446 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.446    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_8_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.563 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.563    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_6_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.680 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.680    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.003 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6/O[1]
                         net (fo=13, routed)          1.363    17.366    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6_n_6
    SLICE_X34Y29         LUT3 (Prop_lut3_I2_O)        0.306    17.672 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_225/O
                         net (fo=1, routed)           0.548    18.220    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_225_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    18.616 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_161/CO[3]
                         net (fo=1, routed)           0.000    18.616    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_161_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.733 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_70/CO[3]
                         net (fo=1, routed)           0.000    18.733    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_70_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.850 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.850    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.173 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10/O[1]
                         net (fo=3, routed)           1.179    20.352    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10_n_6
    SLICE_X31Y32         LUT4 (Prop_lut4_I1_O)        0.306    20.658 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_46/O
                         net (fo=1, routed)           0.000    20.658    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_46_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.208 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.208    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.365 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7/CO[1]
                         net (fo=54, routed)          1.458    22.824    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7_n_2
    SLICE_X33Y38         LUT5 (Prop_lut5_I3_O)        0.329    23.153 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_3/O
                         net (fo=1, routed)           0.000    23.153    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_3_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.703 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.703    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.817 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2/CO[3]
                         net (fo=1, routed)           0.000    23.817    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.039 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__3/O[0]
                         net (fo=1, routed)           0.805    24.844    design_1_i/hsv_to_rgb_0/inst/R50_in[16]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211    29.055 r  design_1_i/hsv_to_rgb_0/inst/R4__1/PCOUT[47]
                         net (fo=1, routed)           0.002    29.057    design_1_i/hsv_to_rgb_0/inst/R4__1_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    30.575 r  design_1_i/hsv_to_rgb_0/inst/R4__2/P[2]
                         net (fo=15, routed)          2.163    32.738    design_1_i/hsv_to_rgb_0/inst/R4__2_n_103
    SLICE_X28Y42         LUT3 (Prop_lut3_I1_O)        0.150    32.888 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_3/O
                         net (fo=4, routed)           0.806    33.694    design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_3_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.711    34.405 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__3/CO[3]
                         net (fo=1, routed)           0.000    34.405    design_1_i/hsv_to_rgb_0/inst/R3_carry__3_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.519 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4/CO[3]
                         net (fo=1, routed)           0.000    34.519    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.832 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__5/O[3]
                         net (fo=2, routed)           1.122    35.954    design_1_i/hsv_to_rgb_0/inst/R3_carry__5_n_4
    SLICE_X29Y40         LUT3 (Prop_lut3_I2_O)        0.336    36.290 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_1/O
                         net (fo=2, routed)           0.779    37.069    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_1_n_0
    SLICE_X29Y40         LUT4 (Prop_lut4_I3_O)        0.327    37.396 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_5/O
                         net (fo=1, routed)           0.000    37.396    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_5_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.797 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3/CO[3]
                         net (fo=1, routed)           0.000    37.797    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    38.110 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__4/O[3]
                         net (fo=9, routed)           1.159    39.269    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__4_n_4
    SLICE_X26Y38         LUT2 (Prop_lut2_I1_O)        0.306    39.575 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__0_i_3/O
                         net (fo=1, routed)           0.000    39.575    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__0_i_3_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.125 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__0/CO[3]
                         net (fo=1, routed)           0.000    40.125    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__0_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.239 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__1/CO[3]
                         net (fo=1, routed)           0.000    40.239    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__1_n_0
    SLICE_X26Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.353 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__2/CO[3]
                         net (fo=1, routed)           0.000    40.353    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__2_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.467 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__3/CO[3]
                         net (fo=1, routed)           0.000    40.467    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__3_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.581 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4/CO[3]
                         net (fo=1, routed)           0.000    40.581    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_n_0
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.803 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5/O[0]
                         net (fo=3, routed)           0.871    41.674    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5_n_7
    SLICE_X27Y43         LUT4 (Prop_lut4_I1_O)        0.299    41.973 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7/O
                         net (fo=1, routed)           0.000    41.973    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.523 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    42.523    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.680 f  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6/CO[1]
                         net (fo=4, routed)           0.474    43.154    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6_n_2
    SLICE_X31Y43         LUT3 (Prop_lut3_I0_O)        0.329    43.483 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10/O
                         net (fo=55, routed)          1.660    45.144    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10_n_0
    SLICE_X31Y36         LUT6 (Prop_lut6_I4_O)        0.124    45.268 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_7/O
                         net (fo=1, routed)           0.000    45.268    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_7_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.818 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry/CO[3]
                         net (fo=1, routed)           0.000    45.818    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.932 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.932    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.046 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1/CO[3]
                         net (fo=1, routed)           0.000    46.046    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.160 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2/CO[3]
                         net (fo=1, routed)           0.000    46.160    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.274 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3/CO[3]
                         net (fo=1, routed)           0.000    46.274    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.388 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4/CO[3]
                         net (fo=1, routed)           0.000    46.388    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    46.616 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5/CO[2]
                         net (fo=8, routed)           1.218    47.834    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5_n_1
    SLICE_X35Y36         LUT4 (Prop_lut4_I1_O)        0.313    48.147 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_3/O
                         net (fo=1, routed)           0.000    48.147    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_3_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.697 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry/CO[3]
                         net (fo=1, routed)           0.000    48.697    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    49.010 f  design_1_i/hsv_to_rgb_0/inst/R0__20_carry__0/O[3]
                         net (fo=1, routed)           0.635    49.644    design_1_i/hsv_to_rgb_0/inst/data3[7]
    SLICE_X39Y37         LUT6 (Prop_lut6_I5_O)        0.306    49.950 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_12/O
                         net (fo=3, routed)           0.727    50.677    design_1_i/hsv_to_rgb_0/inst/R[7]_i_12_n_0
    SLICE_X39Y41         LUT5 (Prop_lut5_I2_O)        0.150    50.827 f  design_1_i/hsv_to_rgb_0/inst/R[7]_i_4/O
                         net (fo=3, routed)           1.275    52.102    design_1_i/hsv_to_rgb_0/inst/R[7]_i_4_n_0
    SLICE_X40Y45         LUT6 (Prop_lut6_I0_O)        0.326    52.428 f  design_1_i/hsv_to_rgb_0/inst/R[6]_i_2/O
                         net (fo=4, routed)           0.608    53.036    design_1_i/hsv_to_rgb_0/inst/R[6]_i_2_n_0
    SLICE_X42Y45         LUT6 (Prop_lut6_I0_O)        0.124    53.160 r  design_1_i/hsv_to_rgb_0/inst/R[1]_i_1/O
                         net (fo=1, routed)           0.000    53.160    design_1_i/hsv_to_rgb_0/inst/p_1_in[1]
    SLICE_X42Y45         FDCE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=206, routed)         1.579    98.748    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X42Y45         FDCE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[1]/C
                         clock pessimism              0.626    99.374    
                         clock uncertainty           -0.190    99.184    
    SLICE_X42Y45         FDCE (Setup_fdce_C_D)        0.077    99.261    design_1_i/hsv_to_rgb_0/inst/R_reg[1]
  -------------------------------------------------------------------
                         required time                         99.261    
                         arrival time                         -53.160    
  -------------------------------------------------------------------
                         slack                                 46.101    

Slack (MET) :             46.230ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/Saturation_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/B_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        53.562ns  (logic 26.761ns (49.962%)  route 26.801ns (50.038%))
  Logic Levels:           62  (CARRY4=36 DSP48E1=4 LUT2=1 LUT3=7 LUT4=6 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 98.746 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=206, routed)         1.739    -0.619    design_1_i/BTNs_test_0/inst/clk
    SLICE_X41Y26         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.419    -0.200 r  design_1_i/BTNs_test_0/inst/Saturation_reg[4]/Q
                         net (fo=3, routed)           0.820     0.620    design_1_i/hsv_to_rgb_0/inst/Saturation[4]
    SLICE_X41Y27         LUT6 (Prop_lut6_I0_O)        0.296     0.916 f  design_1_i/hsv_to_rgb_0/inst/R4_i_10/O
                         net (fo=4, routed)           0.317     1.232    design_1_i/hsv_to_rgb_0/inst/R4_i_10_n_0
    SLICE_X41Y28         LUT4 (Prop_lut4_I2_O)        0.124     1.356 r  design_1_i/hsv_to_rgb_0/inst/R4_i_1/O
                         net (fo=23, routed)          1.746     3.102    design_1_i/hsv_to_rgb_0/inst/R4_i_1_n_0
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     7.138 r  design_1_i/hsv_to_rgb_0/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002     7.140    design_1_i/hsv_to_rgb_0/inst/R4_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.658 f  design_1_i/hsv_to_rgb_0/inst/R4__0/P[0]
                         net (fo=24, routed)          1.248     9.906    design_1_i/hsv_to_rgb_0/inst/R4__0_n_105
    SLICE_X30Y28         LUT3 (Prop_lut3_I2_O)        0.152    10.058 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_146/O
                         net (fo=2, routed)           0.300    10.358    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_146_n_0
    SLICE_X30Y28         LUT4 (Prop_lut4_I3_O)        0.348    10.706 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_150/O
                         net (fo=1, routed)           0.000    10.706    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_150_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    10.956 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_67/O[2]
                         net (fo=3, routed)           0.939    11.896    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_67_n_5
    SLICE_X25Y28         LUT3 (Prop_lut3_I0_O)        0.301    12.197 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_99/O
                         net (fo=2, routed)           1.503    13.699    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_99_n_0
    SLICE_X34Y28         LUT5 (Prop_lut5_I1_O)        0.124    13.823 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_50/O
                         net (fo=2, routed)           1.002    14.825    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_50_n_0
    SLICE_X28Y28         LUT6 (Prop_lut6_I0_O)        0.124    14.949 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_54/O
                         net (fo=1, routed)           0.000    14.949    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_54_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.329 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    15.329    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_21_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.446 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.446    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_8_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.563 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.563    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_6_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.680 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.680    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.003 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6/O[1]
                         net (fo=13, routed)          1.363    17.366    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6_n_6
    SLICE_X34Y29         LUT3 (Prop_lut3_I2_O)        0.306    17.672 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_225/O
                         net (fo=1, routed)           0.548    18.220    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_225_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    18.616 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_161/CO[3]
                         net (fo=1, routed)           0.000    18.616    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_161_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.733 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_70/CO[3]
                         net (fo=1, routed)           0.000    18.733    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_70_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.850 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.850    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.173 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10/O[1]
                         net (fo=3, routed)           1.179    20.352    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10_n_6
    SLICE_X31Y32         LUT4 (Prop_lut4_I1_O)        0.306    20.658 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_46/O
                         net (fo=1, routed)           0.000    20.658    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_46_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.208 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.208    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.365 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7/CO[1]
                         net (fo=54, routed)          1.458    22.824    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7_n_2
    SLICE_X33Y38         LUT5 (Prop_lut5_I3_O)        0.329    23.153 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_3/O
                         net (fo=1, routed)           0.000    23.153    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_3_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.703 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.703    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.817 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2/CO[3]
                         net (fo=1, routed)           0.000    23.817    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.039 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__3/O[0]
                         net (fo=1, routed)           0.805    24.844    design_1_i/hsv_to_rgb_0/inst/R50_in[16]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211    29.055 r  design_1_i/hsv_to_rgb_0/inst/R4__1/PCOUT[47]
                         net (fo=1, routed)           0.002    29.057    design_1_i/hsv_to_rgb_0/inst/R4__1_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    30.575 r  design_1_i/hsv_to_rgb_0/inst/R4__2/P[2]
                         net (fo=15, routed)          2.163    32.738    design_1_i/hsv_to_rgb_0/inst/R4__2_n_103
    SLICE_X28Y42         LUT3 (Prop_lut3_I1_O)        0.150    32.888 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_3/O
                         net (fo=4, routed)           0.806    33.694    design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_3_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.711    34.405 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__3/CO[3]
                         net (fo=1, routed)           0.000    34.405    design_1_i/hsv_to_rgb_0/inst/R3_carry__3_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.519 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4/CO[3]
                         net (fo=1, routed)           0.000    34.519    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.832 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__5/O[3]
                         net (fo=2, routed)           1.122    35.954    design_1_i/hsv_to_rgb_0/inst/R3_carry__5_n_4
    SLICE_X29Y40         LUT3 (Prop_lut3_I2_O)        0.336    36.290 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_1/O
                         net (fo=2, routed)           0.779    37.069    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_1_n_0
    SLICE_X29Y40         LUT4 (Prop_lut4_I3_O)        0.327    37.396 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_5/O
                         net (fo=1, routed)           0.000    37.396    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_5_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.797 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3/CO[3]
                         net (fo=1, routed)           0.000    37.797    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    38.110 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__4/O[3]
                         net (fo=9, routed)           1.159    39.269    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__4_n_4
    SLICE_X26Y38         LUT2 (Prop_lut2_I1_O)        0.306    39.575 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__0_i_3/O
                         net (fo=1, routed)           0.000    39.575    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__0_i_3_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.125 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__0/CO[3]
                         net (fo=1, routed)           0.000    40.125    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__0_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.239 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__1/CO[3]
                         net (fo=1, routed)           0.000    40.239    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__1_n_0
    SLICE_X26Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.353 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__2/CO[3]
                         net (fo=1, routed)           0.000    40.353    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__2_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.467 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__3/CO[3]
                         net (fo=1, routed)           0.000    40.467    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__3_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.581 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4/CO[3]
                         net (fo=1, routed)           0.000    40.581    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_n_0
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.803 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5/O[0]
                         net (fo=3, routed)           0.871    41.674    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5_n_7
    SLICE_X27Y43         LUT4 (Prop_lut4_I1_O)        0.299    41.973 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7/O
                         net (fo=1, routed)           0.000    41.973    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.523 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    42.523    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.680 f  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6/CO[1]
                         net (fo=4, routed)           0.474    43.154    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6_n_2
    SLICE_X31Y43         LUT3 (Prop_lut3_I0_O)        0.329    43.483 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10/O
                         net (fo=55, routed)          1.660    45.144    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10_n_0
    SLICE_X31Y36         LUT6 (Prop_lut6_I4_O)        0.124    45.268 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_7/O
                         net (fo=1, routed)           0.000    45.268    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_7_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.818 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry/CO[3]
                         net (fo=1, routed)           0.000    45.818    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.932 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.932    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.046 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1/CO[3]
                         net (fo=1, routed)           0.000    46.046    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.160 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2/CO[3]
                         net (fo=1, routed)           0.000    46.160    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.274 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3/CO[3]
                         net (fo=1, routed)           0.000    46.274    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.388 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4/CO[3]
                         net (fo=1, routed)           0.000    46.388    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    46.616 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5/CO[2]
                         net (fo=8, routed)           1.218    47.834    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5_n_1
    SLICE_X35Y36         LUT4 (Prop_lut4_I1_O)        0.313    48.147 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_3/O
                         net (fo=1, routed)           0.000    48.147    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_3_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    48.727 f  design_1_i/hsv_to_rgb_0/inst/R0__20_carry/O[2]
                         net (fo=1, routed)           1.028    49.755    design_1_i/hsv_to_rgb_0/inst/data3[2]
    SLICE_X37Y37         LUT6 (Prop_lut6_I0_O)        0.302    50.057 f  design_1_i/hsv_to_rgb_0/inst/R[6]_i_15/O
                         net (fo=3, routed)           0.647    50.704    design_1_i/hsv_to_rgb_0/inst/R[6]_i_15_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I1_O)        0.124    50.828 f  design_1_i/hsv_to_rgb_0/inst/B[7]_i_7/O
                         net (fo=5, routed)           0.821    51.649    design_1_i/hsv_to_rgb_0/inst/B[7]_i_7_n_0
    SLICE_X38Y41         LUT3 (Prop_lut3_I2_O)        0.146    51.795 r  design_1_i/hsv_to_rgb_0/inst/B[5]_i_7/O
                         net (fo=4, routed)           0.820    52.615    design_1_i/hsv_to_rgb_0/inst/B[5]_i_7_n_0
    SLICE_X37Y41         LUT6 (Prop_lut6_I5_O)        0.328    52.943 r  design_1_i/hsv_to_rgb_0/inst/B[3]_i_1/O
                         net (fo=1, routed)           0.000    52.943    design_1_i/hsv_to_rgb_0/inst/B[3]_i_1_n_0
    SLICE_X37Y41         FDCE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=206, routed)         1.577    98.746    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X37Y41         FDCE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[3]/C
                         clock pessimism              0.588    99.334    
                         clock uncertainty           -0.190    99.144    
    SLICE_X37Y41         FDCE (Setup_fdce_C_D)        0.029    99.173    design_1_i/hsv_to_rgb_0/inst/B_reg[3]
  -------------------------------------------------------------------
                         required time                         99.173    
                         arrival time                         -52.943    
  -------------------------------------------------------------------
                         slack                                 46.230    

Slack (MET) :             46.233ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/Saturation_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/B_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        53.561ns  (logic 26.761ns (49.963%)  route 26.800ns (50.037%))
  Logic Levels:           62  (CARRY4=36 DSP48E1=4 LUT2=1 LUT3=7 LUT4=6 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.047ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 98.746 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=206, routed)         1.739    -0.619    design_1_i/BTNs_test_0/inst/clk
    SLICE_X41Y26         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.419    -0.200 r  design_1_i/BTNs_test_0/inst/Saturation_reg[4]/Q
                         net (fo=3, routed)           0.820     0.620    design_1_i/hsv_to_rgb_0/inst/Saturation[4]
    SLICE_X41Y27         LUT6 (Prop_lut6_I0_O)        0.296     0.916 f  design_1_i/hsv_to_rgb_0/inst/R4_i_10/O
                         net (fo=4, routed)           0.317     1.232    design_1_i/hsv_to_rgb_0/inst/R4_i_10_n_0
    SLICE_X41Y28         LUT4 (Prop_lut4_I2_O)        0.124     1.356 r  design_1_i/hsv_to_rgb_0/inst/R4_i_1/O
                         net (fo=23, routed)          1.746     3.102    design_1_i/hsv_to_rgb_0/inst/R4_i_1_n_0
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     7.138 r  design_1_i/hsv_to_rgb_0/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002     7.140    design_1_i/hsv_to_rgb_0/inst/R4_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.658 f  design_1_i/hsv_to_rgb_0/inst/R4__0/P[0]
                         net (fo=24, routed)          1.248     9.906    design_1_i/hsv_to_rgb_0/inst/R4__0_n_105
    SLICE_X30Y28         LUT3 (Prop_lut3_I2_O)        0.152    10.058 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_146/O
                         net (fo=2, routed)           0.300    10.358    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_146_n_0
    SLICE_X30Y28         LUT4 (Prop_lut4_I3_O)        0.348    10.706 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_150/O
                         net (fo=1, routed)           0.000    10.706    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_150_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    10.956 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_67/O[2]
                         net (fo=3, routed)           0.939    11.896    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_67_n_5
    SLICE_X25Y28         LUT3 (Prop_lut3_I0_O)        0.301    12.197 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_99/O
                         net (fo=2, routed)           1.503    13.699    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_99_n_0
    SLICE_X34Y28         LUT5 (Prop_lut5_I1_O)        0.124    13.823 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_50/O
                         net (fo=2, routed)           1.002    14.825    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_50_n_0
    SLICE_X28Y28         LUT6 (Prop_lut6_I0_O)        0.124    14.949 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_54/O
                         net (fo=1, routed)           0.000    14.949    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_54_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.329 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    15.329    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_21_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.446 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.446    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_8_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.563 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.563    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_6_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.680 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.680    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.003 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6/O[1]
                         net (fo=13, routed)          1.363    17.366    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6_n_6
    SLICE_X34Y29         LUT3 (Prop_lut3_I2_O)        0.306    17.672 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_225/O
                         net (fo=1, routed)           0.548    18.220    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_225_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    18.616 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_161/CO[3]
                         net (fo=1, routed)           0.000    18.616    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_161_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.733 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_70/CO[3]
                         net (fo=1, routed)           0.000    18.733    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_70_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.850 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.850    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.173 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10/O[1]
                         net (fo=3, routed)           1.179    20.352    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10_n_6
    SLICE_X31Y32         LUT4 (Prop_lut4_I1_O)        0.306    20.658 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_46/O
                         net (fo=1, routed)           0.000    20.658    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_46_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.208 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.208    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.365 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7/CO[1]
                         net (fo=54, routed)          1.458    22.824    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7_n_2
    SLICE_X33Y38         LUT5 (Prop_lut5_I3_O)        0.329    23.153 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_3/O
                         net (fo=1, routed)           0.000    23.153    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_3_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.703 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.703    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.817 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2/CO[3]
                         net (fo=1, routed)           0.000    23.817    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.039 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__3/O[0]
                         net (fo=1, routed)           0.805    24.844    design_1_i/hsv_to_rgb_0/inst/R50_in[16]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211    29.055 r  design_1_i/hsv_to_rgb_0/inst/R4__1/PCOUT[47]
                         net (fo=1, routed)           0.002    29.057    design_1_i/hsv_to_rgb_0/inst/R4__1_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    30.575 r  design_1_i/hsv_to_rgb_0/inst/R4__2/P[2]
                         net (fo=15, routed)          2.163    32.738    design_1_i/hsv_to_rgb_0/inst/R4__2_n_103
    SLICE_X28Y42         LUT3 (Prop_lut3_I1_O)        0.150    32.888 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_3/O
                         net (fo=4, routed)           0.806    33.694    design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_3_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.711    34.405 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__3/CO[3]
                         net (fo=1, routed)           0.000    34.405    design_1_i/hsv_to_rgb_0/inst/R3_carry__3_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.519 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4/CO[3]
                         net (fo=1, routed)           0.000    34.519    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.832 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__5/O[3]
                         net (fo=2, routed)           1.122    35.954    design_1_i/hsv_to_rgb_0/inst/R3_carry__5_n_4
    SLICE_X29Y40         LUT3 (Prop_lut3_I2_O)        0.336    36.290 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_1/O
                         net (fo=2, routed)           0.779    37.069    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_1_n_0
    SLICE_X29Y40         LUT4 (Prop_lut4_I3_O)        0.327    37.396 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_5/O
                         net (fo=1, routed)           0.000    37.396    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_5_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.797 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3/CO[3]
                         net (fo=1, routed)           0.000    37.797    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    38.110 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__4/O[3]
                         net (fo=9, routed)           1.159    39.269    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__4_n_4
    SLICE_X26Y38         LUT2 (Prop_lut2_I1_O)        0.306    39.575 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__0_i_3/O
                         net (fo=1, routed)           0.000    39.575    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__0_i_3_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.125 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__0/CO[3]
                         net (fo=1, routed)           0.000    40.125    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__0_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.239 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__1/CO[3]
                         net (fo=1, routed)           0.000    40.239    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__1_n_0
    SLICE_X26Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.353 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__2/CO[3]
                         net (fo=1, routed)           0.000    40.353    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__2_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.467 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__3/CO[3]
                         net (fo=1, routed)           0.000    40.467    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__3_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.581 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4/CO[3]
                         net (fo=1, routed)           0.000    40.581    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_n_0
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.803 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5/O[0]
                         net (fo=3, routed)           0.871    41.674    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5_n_7
    SLICE_X27Y43         LUT4 (Prop_lut4_I1_O)        0.299    41.973 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7/O
                         net (fo=1, routed)           0.000    41.973    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.523 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    42.523    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.680 f  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6/CO[1]
                         net (fo=4, routed)           0.474    43.154    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6_n_2
    SLICE_X31Y43         LUT3 (Prop_lut3_I0_O)        0.329    43.483 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10/O
                         net (fo=55, routed)          1.660    45.144    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10_n_0
    SLICE_X31Y36         LUT6 (Prop_lut6_I4_O)        0.124    45.268 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_7/O
                         net (fo=1, routed)           0.000    45.268    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_7_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.818 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry/CO[3]
                         net (fo=1, routed)           0.000    45.818    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.932 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.932    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.046 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1/CO[3]
                         net (fo=1, routed)           0.000    46.046    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.160 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2/CO[3]
                         net (fo=1, routed)           0.000    46.160    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.274 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3/CO[3]
                         net (fo=1, routed)           0.000    46.274    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.388 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4/CO[3]
                         net (fo=1, routed)           0.000    46.388    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    46.616 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5/CO[2]
                         net (fo=8, routed)           1.218    47.834    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5_n_1
    SLICE_X35Y36         LUT4 (Prop_lut4_I1_O)        0.313    48.147 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_3/O
                         net (fo=1, routed)           0.000    48.147    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_3_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    48.727 f  design_1_i/hsv_to_rgb_0/inst/R0__20_carry/O[2]
                         net (fo=1, routed)           1.028    49.755    design_1_i/hsv_to_rgb_0/inst/data3[2]
    SLICE_X37Y37         LUT6 (Prop_lut6_I0_O)        0.302    50.057 f  design_1_i/hsv_to_rgb_0/inst/R[6]_i_15/O
                         net (fo=3, routed)           0.647    50.704    design_1_i/hsv_to_rgb_0/inst/R[6]_i_15_n_0
    SLICE_X38Y40         LUT6 (Prop_lut6_I1_O)        0.124    50.828 f  design_1_i/hsv_to_rgb_0/inst/B[7]_i_7/O
                         net (fo=5, routed)           0.821    51.649    design_1_i/hsv_to_rgb_0/inst/B[7]_i_7_n_0
    SLICE_X38Y41         LUT3 (Prop_lut3_I2_O)        0.146    51.795 r  design_1_i/hsv_to_rgb_0/inst/B[5]_i_7/O
                         net (fo=4, routed)           0.819    52.614    design_1_i/hsv_to_rgb_0/inst/B[5]_i_7_n_0
    SLICE_X37Y41         LUT6 (Prop_lut6_I5_O)        0.328    52.942 r  design_1_i/hsv_to_rgb_0/inst/B[4]_i_1/O
                         net (fo=1, routed)           0.000    52.942    design_1_i/hsv_to_rgb_0/inst/B[4]_i_1_n_0
    SLICE_X37Y41         FDCE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=206, routed)         1.577    98.746    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X37Y41         FDCE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[4]/C
                         clock pessimism              0.588    99.334    
                         clock uncertainty           -0.190    99.144    
    SLICE_X37Y41         FDCE (Setup_fdce_C_D)        0.031    99.175    design_1_i/hsv_to_rgb_0/inst/B_reg[4]
  -------------------------------------------------------------------
                         required time                         99.175    
                         arrival time                         -52.942    
  -------------------------------------------------------------------
                         slack                                 46.233    

Slack (MET) :             46.321ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/Saturation_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/G_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        53.510ns  (logic 26.822ns (50.126%)  route 26.688ns (49.874%))
  Logic Levels:           63  (CARRY4=37 DSP48E1=4 LUT2=1 LUT3=6 LUT4=6 LUT5=3 LUT6=6)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 98.746 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=206, routed)         1.739    -0.619    design_1_i/BTNs_test_0/inst/clk
    SLICE_X41Y26         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.419    -0.200 r  design_1_i/BTNs_test_0/inst/Saturation_reg[4]/Q
                         net (fo=3, routed)           0.820     0.620    design_1_i/hsv_to_rgb_0/inst/Saturation[4]
    SLICE_X41Y27         LUT6 (Prop_lut6_I0_O)        0.296     0.916 f  design_1_i/hsv_to_rgb_0/inst/R4_i_10/O
                         net (fo=4, routed)           0.317     1.232    design_1_i/hsv_to_rgb_0/inst/R4_i_10_n_0
    SLICE_X41Y28         LUT4 (Prop_lut4_I2_O)        0.124     1.356 r  design_1_i/hsv_to_rgb_0/inst/R4_i_1/O
                         net (fo=23, routed)          1.746     3.102    design_1_i/hsv_to_rgb_0/inst/R4_i_1_n_0
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     7.138 r  design_1_i/hsv_to_rgb_0/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002     7.140    design_1_i/hsv_to_rgb_0/inst/R4_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.658 f  design_1_i/hsv_to_rgb_0/inst/R4__0/P[0]
                         net (fo=24, routed)          1.248     9.906    design_1_i/hsv_to_rgb_0/inst/R4__0_n_105
    SLICE_X30Y28         LUT3 (Prop_lut3_I2_O)        0.152    10.058 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_146/O
                         net (fo=2, routed)           0.300    10.358    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_146_n_0
    SLICE_X30Y28         LUT4 (Prop_lut4_I3_O)        0.348    10.706 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_150/O
                         net (fo=1, routed)           0.000    10.706    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_150_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    10.956 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_67/O[2]
                         net (fo=3, routed)           0.939    11.896    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_67_n_5
    SLICE_X25Y28         LUT3 (Prop_lut3_I0_O)        0.301    12.197 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_99/O
                         net (fo=2, routed)           1.503    13.699    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_99_n_0
    SLICE_X34Y28         LUT5 (Prop_lut5_I1_O)        0.124    13.823 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_50/O
                         net (fo=2, routed)           1.002    14.825    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_50_n_0
    SLICE_X28Y28         LUT6 (Prop_lut6_I0_O)        0.124    14.949 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_54/O
                         net (fo=1, routed)           0.000    14.949    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_54_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.329 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    15.329    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_21_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.446 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.446    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_8_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.563 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.563    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_6_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.680 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.680    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.003 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6/O[1]
                         net (fo=13, routed)          1.363    17.366    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6_n_6
    SLICE_X34Y29         LUT3 (Prop_lut3_I2_O)        0.306    17.672 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_225/O
                         net (fo=1, routed)           0.548    18.220    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_225_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    18.616 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_161/CO[3]
                         net (fo=1, routed)           0.000    18.616    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_161_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.733 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_70/CO[3]
                         net (fo=1, routed)           0.000    18.733    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_70_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.850 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.850    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.173 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10/O[1]
                         net (fo=3, routed)           1.179    20.352    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10_n_6
    SLICE_X31Y32         LUT4 (Prop_lut4_I1_O)        0.306    20.658 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_46/O
                         net (fo=1, routed)           0.000    20.658    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_46_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.208 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.208    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.365 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7/CO[1]
                         net (fo=54, routed)          1.458    22.824    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7_n_2
    SLICE_X33Y38         LUT5 (Prop_lut5_I3_O)        0.329    23.153 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_3/O
                         net (fo=1, routed)           0.000    23.153    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_3_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.703 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.703    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.817 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2/CO[3]
                         net (fo=1, routed)           0.000    23.817    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.039 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__3/O[0]
                         net (fo=1, routed)           0.805    24.844    design_1_i/hsv_to_rgb_0/inst/R50_in[16]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211    29.055 r  design_1_i/hsv_to_rgb_0/inst/R4__1/PCOUT[47]
                         net (fo=1, routed)           0.002    29.057    design_1_i/hsv_to_rgb_0/inst/R4__1_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    30.575 r  design_1_i/hsv_to_rgb_0/inst/R4__2/P[2]
                         net (fo=15, routed)          2.163    32.738    design_1_i/hsv_to_rgb_0/inst/R4__2_n_103
    SLICE_X28Y42         LUT3 (Prop_lut3_I1_O)        0.150    32.888 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_3/O
                         net (fo=4, routed)           0.806    33.694    design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_3_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.711    34.405 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__3/CO[3]
                         net (fo=1, routed)           0.000    34.405    design_1_i/hsv_to_rgb_0/inst/R3_carry__3_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.519 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4/CO[3]
                         net (fo=1, routed)           0.000    34.519    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.832 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__5/O[3]
                         net (fo=2, routed)           1.122    35.954    design_1_i/hsv_to_rgb_0/inst/R3_carry__5_n_4
    SLICE_X29Y40         LUT3 (Prop_lut3_I2_O)        0.336    36.290 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_1/O
                         net (fo=2, routed)           0.779    37.069    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_1_n_0
    SLICE_X29Y40         LUT4 (Prop_lut4_I3_O)        0.327    37.396 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_5/O
                         net (fo=1, routed)           0.000    37.396    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_5_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.797 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3/CO[3]
                         net (fo=1, routed)           0.000    37.797    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    38.110 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__4/O[3]
                         net (fo=9, routed)           1.159    39.269    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__4_n_4
    SLICE_X26Y38         LUT2 (Prop_lut2_I1_O)        0.306    39.575 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__0_i_3/O
                         net (fo=1, routed)           0.000    39.575    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__0_i_3_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.125 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__0/CO[3]
                         net (fo=1, routed)           0.000    40.125    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__0_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.239 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__1/CO[3]
                         net (fo=1, routed)           0.000    40.239    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__1_n_0
    SLICE_X26Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.353 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__2/CO[3]
                         net (fo=1, routed)           0.000    40.353    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__2_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.467 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__3/CO[3]
                         net (fo=1, routed)           0.000    40.467    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__3_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.581 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4/CO[3]
                         net (fo=1, routed)           0.000    40.581    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_n_0
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.803 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5/O[0]
                         net (fo=3, routed)           0.871    41.674    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5_n_7
    SLICE_X27Y43         LUT4 (Prop_lut4_I1_O)        0.299    41.973 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7/O
                         net (fo=1, routed)           0.000    41.973    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.523 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    42.523    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.680 f  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6/CO[1]
                         net (fo=4, routed)           0.474    43.154    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6_n_2
    SLICE_X31Y43         LUT3 (Prop_lut3_I0_O)        0.329    43.483 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10/O
                         net (fo=55, routed)          1.660    45.144    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10_n_0
    SLICE_X31Y36         LUT6 (Prop_lut6_I4_O)        0.124    45.268 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_7/O
                         net (fo=1, routed)           0.000    45.268    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_7_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.818 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry/CO[3]
                         net (fo=1, routed)           0.000    45.818    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.932 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.932    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.046 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1/CO[3]
                         net (fo=1, routed)           0.000    46.046    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.160 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2/CO[3]
                         net (fo=1, routed)           0.000    46.160    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.274 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3/CO[3]
                         net (fo=1, routed)           0.000    46.274    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.388 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4/CO[3]
                         net (fo=1, routed)           0.000    46.388    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    46.616 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5/CO[2]
                         net (fo=8, routed)           1.218    47.834    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5_n_1
    SLICE_X35Y36         LUT4 (Prop_lut4_I1_O)        0.313    48.147 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_3/O
                         net (fo=1, routed)           0.000    48.147    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_3_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.697 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry/CO[3]
                         net (fo=1, routed)           0.000    48.697    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    49.010 f  design_1_i/hsv_to_rgb_0/inst/R0__20_carry__0/O[3]
                         net (fo=1, routed)           0.635    49.644    design_1_i/hsv_to_rgb_0/inst/data3[7]
    SLICE_X39Y37         LUT6 (Prop_lut6_I5_O)        0.306    49.950 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_12/O
                         net (fo=3, routed)           0.949    50.899    design_1_i/hsv_to_rgb_0/inst/R[7]_i_12_n_0
    SLICE_X39Y41         LUT5 (Prop_lut5_I3_O)        0.124    51.023 f  design_1_i/hsv_to_rgb_0/inst/G[7]_i_3/O
                         net (fo=3, routed)           0.661    51.684    design_1_i/hsv_to_rgb_0/inst/G[7]_i_3_n_0
    SLICE_X40Y41         LUT6 (Prop_lut6_I0_O)        0.124    51.808 f  design_1_i/hsv_to_rgb_0/inst/G[6]_i_2/O
                         net (fo=4, routed)           0.959    52.766    design_1_i/hsv_to_rgb_0/inst/G[6]_i_2_n_0
    SLICE_X41Y40         LUT6 (Prop_lut6_I0_O)        0.124    52.890 r  design_1_i/hsv_to_rgb_0/inst/G[1]_i_1/O
                         net (fo=1, routed)           0.000    52.890    design_1_i/hsv_to_rgb_0/inst/G[1]_i_1_n_0
    SLICE_X41Y40         FDCE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=206, routed)         1.577    98.746    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X41Y40         FDCE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[1]/C
                         clock pessimism              0.626    99.372    
                         clock uncertainty           -0.190    99.182    
    SLICE_X41Y40         FDCE (Setup_fdce_C_D)        0.029    99.211    design_1_i/hsv_to_rgb_0/inst/G_reg[1]
  -------------------------------------------------------------------
                         required time                         99.211    
                         arrival time                         -52.890    
  -------------------------------------------------------------------
                         slack                                 46.321    

Slack (MET) :             46.403ns  (required time - arrival time)
  Source:                 design_1_i/BTNs_test_0/inst/Saturation_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/hsv_to_rgb_0/inst/G_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            100.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@100.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        53.429ns  (logic 26.960ns (50.459%)  route 26.469ns (49.541%))
  Logic Levels:           63  (CARRY4=37 DSP48E1=4 LUT2=1 LUT3=7 LUT4=6 LUT5=2 LUT6=6)
  Clock Path Skew:        -0.009ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 98.746 - 100.000 ) 
    Source Clock Delay      (SCD):    -0.619ns
    Clock Pessimism Removal (CPR):    0.626ns
  Clock Uncertainty:      0.190ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=206, routed)         1.739    -0.619    design_1_i/BTNs_test_0/inst/clk
    SLICE_X41Y26         FDRE                                         r  design_1_i/BTNs_test_0/inst/Saturation_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y26         FDRE (Prop_fdre_C_Q)         0.419    -0.200 r  design_1_i/BTNs_test_0/inst/Saturation_reg[4]/Q
                         net (fo=3, routed)           0.820     0.620    design_1_i/hsv_to_rgb_0/inst/Saturation[4]
    SLICE_X41Y27         LUT6 (Prop_lut6_I0_O)        0.296     0.916 f  design_1_i/hsv_to_rgb_0/inst/R4_i_10/O
                         net (fo=4, routed)           0.317     1.232    design_1_i/hsv_to_rgb_0/inst/R4_i_10_n_0
    SLICE_X41Y28         LUT4 (Prop_lut4_I2_O)        0.124     1.356 r  design_1_i/hsv_to_rgb_0/inst/R4_i_1/O
                         net (fo=23, routed)          1.746     3.102    design_1_i/hsv_to_rgb_0/inst/R4_i_1_n_0
    DSP48_X1Y12          DSP48E1 (Prop_dsp48e1_A[15]_PCOUT[47])
                                                      4.036     7.138 r  design_1_i/hsv_to_rgb_0/inst/R4/PCOUT[47]
                         net (fo=1, routed)           0.002     7.140    design_1_i/hsv_to_rgb_0/inst/R4_n_106
    DSP48_X1Y13          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[0])
                                                      1.518     8.658 f  design_1_i/hsv_to_rgb_0/inst/R4__0/P[0]
                         net (fo=24, routed)          1.248     9.906    design_1_i/hsv_to_rgb_0/inst/R4__0_n_105
    SLICE_X30Y28         LUT3 (Prop_lut3_I2_O)        0.152    10.058 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_146/O
                         net (fo=2, routed)           0.300    10.358    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_146_n_0
    SLICE_X30Y28         LUT4 (Prop_lut4_I3_O)        0.348    10.706 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_150/O
                         net (fo=1, routed)           0.000    10.706    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_150_n_0
    SLICE_X30Y28         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.250    10.956 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_67/O[2]
                         net (fo=3, routed)           0.939    11.896    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_67_n_5
    SLICE_X25Y28         LUT3 (Prop_lut3_I0_O)        0.301    12.197 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_99/O
                         net (fo=2, routed)           1.503    13.699    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_99_n_0
    SLICE_X34Y28         LUT5 (Prop_lut5_I1_O)        0.124    13.823 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_50/O
                         net (fo=2, routed)           1.002    14.825    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_50_n_0
    SLICE_X28Y28         LUT6 (Prop_lut6_I0_O)        0.124    14.949 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_54/O
                         net (fo=1, routed)           0.000    14.949    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_54_n_0
    SLICE_X28Y28         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.380    15.329 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_21/CO[3]
                         net (fo=1, routed)           0.000    15.329    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_21_n_0
    SLICE_X28Y29         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.446 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_8/CO[3]
                         net (fo=1, routed)           0.000    15.446    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_8_n_0
    SLICE_X28Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.563 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.563    design_1_i/hsv_to_rgb_0/inst/R5_carry__0_i_6_n_0
    SLICE_X28Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    15.680 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6/CO[3]
                         net (fo=1, routed)           0.000    15.680    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_6_n_0
    SLICE_X28Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    16.003 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6/O[1]
                         net (fo=13, routed)          1.363    17.366    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_i_6_n_6
    SLICE_X34Y29         LUT3 (Prop_lut3_I2_O)        0.306    17.672 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_225/O
                         net (fo=1, routed)           0.548    18.220    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_225_n_0
    SLICE_X32Y29         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    18.616 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_161/CO[3]
                         net (fo=1, routed)           0.000    18.616    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_161_n_0
    SLICE_X32Y30         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.733 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_70/CO[3]
                         net (fo=1, routed)           0.000    18.733    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_70_n_0
    SLICE_X32Y31         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    18.850 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30/CO[3]
                         net (fo=1, routed)           0.000    18.850    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_30_n_0
    SLICE_X32Y32         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.173 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10/O[1]
                         net (fo=3, routed)           1.179    20.352    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_10_n_6
    SLICE_X31Y32         LUT4 (Prop_lut4_I1_O)        0.306    20.658 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_46/O
                         net (fo=1, routed)           0.000    20.658    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_46_n_0
    SLICE_X31Y32         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    21.208 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16/CO[3]
                         net (fo=1, routed)           0.000    21.208    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_16_n_0
    SLICE_X31Y33         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    21.365 r  design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7/CO[1]
                         net (fo=54, routed)          1.458    22.824    design_1_i/hsv_to_rgb_0/inst/R5_carry_i_7_n_2
    SLICE_X33Y38         LUT5 (Prop_lut5_I3_O)        0.329    23.153 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_3/O
                         net (fo=1, routed)           0.000    23.153    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_i_3_n_0
    SLICE_X33Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    23.703 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__1/CO[3]
                         net (fo=1, routed)           0.000    23.703    design_1_i/hsv_to_rgb_0/inst/R5_carry__1_n_0
    SLICE_X33Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    23.817 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__2/CO[3]
                         net (fo=1, routed)           0.000    23.817    design_1_i/hsv_to_rgb_0/inst/R5_carry__2_n_0
    SLICE_X33Y40         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    24.039 r  design_1_i/hsv_to_rgb_0/inst/R5_carry__3/O[0]
                         net (fo=1, routed)           0.805    24.844    design_1_i/hsv_to_rgb_0/inst/R50_in[16]
    DSP48_X1Y16          DSP48E1 (Prop_dsp48e1_A[16]_PCOUT[47])
                                                      4.211    29.055 r  design_1_i/hsv_to_rgb_0/inst/R4__1/PCOUT[47]
                         net (fo=1, routed)           0.002    29.057    design_1_i/hsv_to_rgb_0/inst/R4__1_n_106
    DSP48_X1Y17          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[2])
                                                      1.518    30.575 r  design_1_i/hsv_to_rgb_0/inst/R4__2/P[2]
                         net (fo=15, routed)          2.163    32.738    design_1_i/hsv_to_rgb_0/inst/R4__2_n_103
    SLICE_X28Y42         LUT3 (Prop_lut3_I1_O)        0.150    32.888 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_3/O
                         net (fo=4, routed)           0.806    33.694    design_1_i/hsv_to_rgb_0/inst/R3_carry__3_i_3_n_0
    SLICE_X25Y41         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.711    34.405 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__3/CO[3]
                         net (fo=1, routed)           0.000    34.405    design_1_i/hsv_to_rgb_0/inst/R3_carry__3_n_0
    SLICE_X25Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    34.519 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__4/CO[3]
                         net (fo=1, routed)           0.000    34.519    design_1_i/hsv_to_rgb_0/inst/R3_carry__4_n_0
    SLICE_X25Y43         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    34.832 r  design_1_i/hsv_to_rgb_0/inst/R3_carry__5/O[3]
                         net (fo=2, routed)           1.122    35.954    design_1_i/hsv_to_rgb_0/inst/R3_carry__5_n_4
    SLICE_X29Y40         LUT3 (Prop_lut3_I2_O)        0.336    36.290 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_1/O
                         net (fo=2, routed)           0.779    37.069    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_1_n_0
    SLICE_X29Y40         LUT4 (Prop_lut4_I3_O)        0.327    37.396 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_5/O
                         net (fo=1, routed)           0.000    37.396    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_i_5_n_0
    SLICE_X29Y40         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    37.797 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3/CO[3]
                         net (fo=1, routed)           0.000    37.797    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__3_n_0
    SLICE_X29Y41         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    38.110 r  design_1_i/hsv_to_rgb_0/inst/R3__174_carry__4/O[3]
                         net (fo=9, routed)           1.159    39.269    design_1_i/hsv_to_rgb_0/inst/R3__174_carry__4_n_4
    SLICE_X26Y38         LUT2 (Prop_lut2_I1_O)        0.306    39.575 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__0_i_3/O
                         net (fo=1, routed)           0.000    39.575    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__0_i_3_n_0
    SLICE_X26Y38         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    40.125 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__0/CO[3]
                         net (fo=1, routed)           0.000    40.125    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__0_n_0
    SLICE_X26Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.239 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__1/CO[3]
                         net (fo=1, routed)           0.000    40.239    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__1_n_0
    SLICE_X26Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.353 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__2/CO[3]
                         net (fo=1, routed)           0.000    40.353    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__2_n_0
    SLICE_X26Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.467 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__3/CO[3]
                         net (fo=1, routed)           0.000    40.467    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__3_n_0
    SLICE_X26Y42         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    40.581 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4/CO[3]
                         net (fo=1, routed)           0.000    40.581    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__4_n_0
    SLICE_X26Y43         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    40.803 r  design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5/O[0]
                         net (fo=3, routed)           0.871    41.674    design_1_i/hsv_to_rgb_0/inst/R3__286_carry__5_n_7
    SLICE_X27Y43         LUT4 (Prop_lut4_I1_O)        0.299    41.973 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7/O
                         net (fo=1, routed)           0.000    41.973    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_i_7_n_0
    SLICE_X27Y43         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    42.523 r  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5/CO[3]
                         net (fo=1, routed)           0.000    42.523    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__5_n_0
    SLICE_X27Y44         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157    42.680 f  design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6/CO[1]
                         net (fo=4, routed)           0.474    43.154    design_1_i/hsv_to_rgb_0/inst/R3__369_carry__6_n_2
    SLICE_X31Y43         LUT3 (Prop_lut3_I0_O)        0.329    43.483 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10/O
                         net (fo=55, routed)          1.660    45.144    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_10_n_0
    SLICE_X31Y36         LUT6 (Prop_lut6_I4_O)        0.124    45.268 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_7/O
                         net (fo=1, routed)           0.000    45.268    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_i_7_n_0
    SLICE_X31Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    45.818 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry/CO[3]
                         net (fo=1, routed)           0.000    45.818    design_1_i/hsv_to_rgb_0/inst/R2__21_carry_n_0
    SLICE_X31Y37         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    45.932 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0/CO[3]
                         net (fo=1, routed)           0.000    45.932    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__0_n_0
    SLICE_X31Y38         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.046 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1/CO[3]
                         net (fo=1, routed)           0.000    46.046    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__1_n_0
    SLICE_X31Y39         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.160 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2/CO[3]
                         net (fo=1, routed)           0.000    46.160    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__2_n_0
    SLICE_X31Y40         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.274 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3/CO[3]
                         net (fo=1, routed)           0.000    46.274    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__3_n_0
    SLICE_X31Y41         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    46.388 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4/CO[3]
                         net (fo=1, routed)           0.000    46.388    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__4_n_0
    SLICE_X31Y42         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228    46.616 r  design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5/CO[2]
                         net (fo=8, routed)           1.218    47.834    design_1_i/hsv_to_rgb_0/inst/R2__21_carry__5_n_1
    SLICE_X35Y36         LUT4 (Prop_lut4_I1_O)        0.313    48.147 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_3/O
                         net (fo=1, routed)           0.000    48.147    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_i_3_n_0
    SLICE_X35Y36         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    48.697 r  design_1_i/hsv_to_rgb_0/inst/R0__20_carry/CO[3]
                         net (fo=1, routed)           0.000    48.697    design_1_i/hsv_to_rgb_0/inst/R0__20_carry_n_0
    SLICE_X35Y37         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    48.919 f  design_1_i/hsv_to_rgb_0/inst/R0__20_carry__0/O[0]
                         net (fo=1, routed)           1.103    50.022    design_1_i/hsv_to_rgb_0/inst/data3[4]
    SLICE_X39Y40         LUT6 (Prop_lut6_I5_O)        0.299    50.321 r  design_1_i/hsv_to_rgb_0/inst/R[7]_i_19/O
                         net (fo=3, routed)           0.416    50.737    design_1_i/hsv_to_rgb_0/inst/R[7]_i_19_n_0
    SLICE_X39Y40         LUT6 (Prop_lut6_I4_O)        0.124    50.861 f  design_1_i/hsv_to_rgb_0/inst/G[7]_i_7/O
                         net (fo=5, routed)           1.024    51.886    design_1_i/hsv_to_rgb_0/inst/G[7]_i_7_n_0
    SLICE_X40Y40         LUT3 (Prop_lut3_I2_O)        0.152    52.038 r  design_1_i/hsv_to_rgb_0/inst/G[6]_i_7/O
                         net (fo=4, routed)           0.440    52.478    design_1_i/hsv_to_rgb_0/inst/G[6]_i_7_n_0
    SLICE_X41Y40         LUT6 (Prop_lut6_I5_O)        0.332    52.810 r  design_1_i/hsv_to_rgb_0/inst/G[2]_i_1/O
                         net (fo=1, routed)           0.000    52.810    design_1_i/hsv_to_rgb_0/inst/G[2]_i_1_n_0
    SLICE_X41Y40         FDCE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                    100.000   100.000 r  
    K17                                               0.000   100.000 r  clk_in (IN)
                         net (fo=0)                   0.000   100.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421   101.421 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162   102.583    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.105    95.478 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.599    97.077    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    97.168 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=206, routed)         1.577    98.746    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X41Y40         FDCE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[2]/C
                         clock pessimism              0.626    99.372    
                         clock uncertainty           -0.190    99.182    
    SLICE_X41Y40         FDCE (Setup_fdce_C_D)        0.031    99.213    design_1_i/hsv_to_rgb_0/inst/G_reg[2]
  -------------------------------------------------------------------
                         required time                         99.213    
                         arrival time                         -52.810    
  -------------------------------------------------------------------
                         slack                                 46.403    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/h_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/Hue_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.212ns (56.321%)  route 0.164ns (43.679%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=206, routed)         0.560    -0.500    design_1_i/BTNs_test_0/inst/clk
    SLICE_X24Y39         FDRE                                         r  design_1_i/BTNs_test_0/inst/h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y39         FDRE (Prop_fdre_C_Q)         0.164    -0.336 r  design_1_i/BTNs_test_0/inst/h_reg[0]/Q
                         net (fo=6, routed)           0.164    -0.172    design_1_i/BTNs_test_0/inst/h_reg[0]
    SLICE_X24Y38         LUT4 (Prop_lut4_I2_O)        0.048    -0.124 r  design_1_i/BTNs_test_0/inst/Hue[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.124    design_1_i/BTNs_test_0/inst/Hue[1]_i_1_n_0
    SLICE_X24Y38         FDRE                                         r  design_1_i/BTNs_test_0/inst/Hue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=206, routed)         0.828    -0.735    design_1_i/BTNs_test_0/inst/clk
    SLICE_X24Y38         FDRE                                         r  design_1_i/BTNs_test_0/inst/Hue_reg[1]/C
                         clock pessimism              0.250    -0.484    
    SLICE_X24Y38         FDRE (Hold_fdre_C_D)         0.131    -0.353    design_1_i/BTNs_test_0/inst/Hue_reg[1]
  -------------------------------------------------------------------
                         required time                          0.353    
                         arrival time                          -0.124    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/h_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/Hue_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.209ns (55.971%)  route 0.164ns (44.029%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.735ns
    Source Clock Delay      (SCD):    -0.500ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=206, routed)         0.560    -0.500    design_1_i/BTNs_test_0/inst/clk
    SLICE_X24Y39         FDRE                                         r  design_1_i/BTNs_test_0/inst/h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y39         FDRE (Prop_fdre_C_Q)         0.164    -0.336 f  design_1_i/BTNs_test_0/inst/h_reg[0]/Q
                         net (fo=6, routed)           0.164    -0.172    design_1_i/BTNs_test_0/inst/h_reg[0]
    SLICE_X24Y38         LUT1 (Prop_lut1_I0_O)        0.045    -0.127 r  design_1_i/BTNs_test_0/inst/Hue[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.127    design_1_i/BTNs_test_0/inst/Hue[0]_i_1_n_0
    SLICE_X24Y38         FDRE                                         r  design_1_i/BTNs_test_0/inst/Hue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=206, routed)         0.828    -0.735    design_1_i/BTNs_test_0/inst/clk
    SLICE_X24Y38         FDRE                                         r  design_1_i/BTNs_test_0/inst/Hue_reg[0]/C
                         clock pessimism              0.250    -0.484    
    SLICE_X24Y38         FDRE (Hold_fdre_C_D)         0.120    -0.364    design_1_i/BTNs_test_0/inst/Hue_reg[0]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.127    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counter2_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counter2_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.718ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=206, routed)         0.578    -0.482    design_1_i/BTNs_test_0/inst/clk
    SLICE_X43Y77         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter2_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y77         FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  design_1_i/BTNs_test_0/inst/counter2_reg[11]/Q
                         net (fo=2, routed)           0.119    -0.222    design_1_i/BTNs_test_0/inst/counter2_reg[11]
    SLICE_X43Y77         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.114 r  design_1_i/BTNs_test_0/inst/counter2_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.114    design_1_i/BTNs_test_0/inst/counter2_reg[8]_i_1_n_4
    SLICE_X43Y77         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter2_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=206, routed)         0.845    -0.718    design_1_i/BTNs_test_0/inst/clk
    SLICE_X43Y77         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter2_reg[11]/C
                         clock pessimism              0.235    -0.482    
    SLICE_X43Y77         FDRE (Hold_fdre_C_D)         0.105    -0.377    design_1_i/BTNs_test_0/inst/counter2_reg[11]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counter2_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counter2_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.717ns
    Source Clock Delay      (SCD):    -0.482ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=206, routed)         0.578    -0.482    design_1_i/BTNs_test_0/inst/clk
    SLICE_X43Y78         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter2_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y78         FDRE (Prop_fdre_C_Q)         0.141    -0.341 r  design_1_i/BTNs_test_0/inst/counter2_reg[15]/Q
                         net (fo=2, routed)           0.119    -0.222    design_1_i/BTNs_test_0/inst/counter2_reg[15]
    SLICE_X43Y78         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.114 r  design_1_i/BTNs_test_0/inst/counter2_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.114    design_1_i/BTNs_test_0/inst/counter2_reg[12]_i_1_n_4
    SLICE_X43Y78         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter2_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=206, routed)         0.846    -0.717    design_1_i/BTNs_test_0/inst/clk
    SLICE_X43Y78         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter2_reg[15]/C
                         clock pessimism              0.234    -0.482    
    SLICE_X43Y78         FDRE (Hold_fdre_C_D)         0.105    -0.377    design_1_i/BTNs_test_0/inst/counter2_reg[15]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.114    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counter2_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counter2_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.481ns
    Clock Pessimism Removal (CPR):    -0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=206, routed)         0.579    -0.481    design_1_i/BTNs_test_0/inst/clk
    SLICE_X43Y79         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y79         FDRE (Prop_fdre_C_Q)         0.141    -0.340 r  design_1_i/BTNs_test_0/inst/counter2_reg[19]/Q
                         net (fo=2, routed)           0.119    -0.221    design_1_i/BTNs_test_0/inst/counter2_reg[19]
    SLICE_X43Y79         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.113 r  design_1_i/BTNs_test_0/inst/counter2_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.113    design_1_i/BTNs_test_0/inst/counter2_reg[16]_i_1_n_4
    SLICE_X43Y79         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter2_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=206, routed)         0.847    -0.716    design_1_i/BTNs_test_0/inst/clk
    SLICE_X43Y79         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter2_reg[19]/C
                         clock pessimism              0.234    -0.481    
    SLICE_X43Y79         FDRE (Hold_fdre_C_D)         0.105    -0.376    design_1_i/BTNs_test_0/inst/counter2_reg[19]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.113    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counter2_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counter2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.721ns
    Source Clock Delay      (SCD):    -0.485ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=206, routed)         0.575    -0.485    design_1_i/BTNs_test_0/inst/clk
    SLICE_X43Y75         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter2_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y75         FDRE (Prop_fdre_C_Q)         0.141    -0.344 r  design_1_i/BTNs_test_0/inst/counter2_reg[3]/Q
                         net (fo=2, routed)           0.119    -0.225    design_1_i/BTNs_test_0/inst/counter2_reg[3]
    SLICE_X43Y75         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.117 r  design_1_i/BTNs_test_0/inst/counter2_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.117    design_1_i/BTNs_test_0/inst/counter2_reg[0]_i_1_n_4
    SLICE_X43Y75         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=206, routed)         0.842    -0.721    design_1_i/BTNs_test_0/inst/clk
    SLICE_X43Y75         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter2_reg[3]/C
                         clock pessimism              0.235    -0.485    
    SLICE_X43Y75         FDRE (Hold_fdre_C_D)         0.105    -0.380    design_1_i/BTNs_test_0/inst/counter2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.380    
                         arrival time                          -0.117    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counter2_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counter2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.650%)  route 0.119ns (32.350%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.720ns
    Source Clock Delay      (SCD):    -0.484ns
    Clock Pessimism Removal (CPR):    -0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=206, routed)         0.576    -0.484    design_1_i/BTNs_test_0/inst/clk
    SLICE_X43Y76         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter2_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y76         FDRE (Prop_fdre_C_Q)         0.141    -0.343 r  design_1_i/BTNs_test_0/inst/counter2_reg[7]/Q
                         net (fo=2, routed)           0.119    -0.224    design_1_i/BTNs_test_0/inst/counter2_reg[7]
    SLICE_X43Y76         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.116 r  design_1_i/BTNs_test_0/inst/counter2_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.116    design_1_i/BTNs_test_0/inst/counter2_reg[4]_i_1_n_4
    SLICE_X43Y76         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=206, routed)         0.843    -0.720    design_1_i/BTNs_test_0/inst/clk
    SLICE_X43Y76         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter2_reg[7]/C
                         clock pessimism              0.235    -0.484    
    SLICE_X43Y76         FDRE (Hold_fdre_C_D)         0.105    -0.379    design_1_i/BTNs_test_0/inst/counter2_reg[7]
  -------------------------------------------------------------------
                         required time                          0.379    
                         arrival time                          -0.116    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counter3_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counter3_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.713ns
    Source Clock Delay      (SCD):    -0.476ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=206, routed)         0.584    -0.476    design_1_i/BTNs_test_0/inst/clk
    SLICE_X43Y22         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter3_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y22         FDRE (Prop_fdre_C_Q)         0.141    -0.335 r  design_1_i/BTNs_test_0/inst/counter3_reg[8]/Q
                         net (fo=2, routed)           0.120    -0.215    design_1_i/BTNs_test_0/inst/counter3_reg[8]
    SLICE_X43Y22         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.107 r  design_1_i/BTNs_test_0/inst/counter3_reg[5]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.107    design_1_i/BTNs_test_0/inst/counter3_reg[5]_i_1_n_4
    SLICE_X43Y22         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter3_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=206, routed)         0.850    -0.713    design_1_i/BTNs_test_0/inst/clk
    SLICE_X43Y22         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter3_reg[8]/C
                         clock pessimism              0.236    -0.476    
    SLICE_X43Y22         FDRE (Hold_fdre_C_D)         0.105    -0.371    design_1_i/BTNs_test_0/inst/counter3_reg[8]
  -------------------------------------------------------------------
                         required time                          0.371    
                         arrival time                          -0.107    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counter3_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counter3_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.715ns
    Source Clock Delay      (SCD):    -0.478ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=206, routed)         0.582    -0.478    design_1_i/BTNs_test_0/inst/clk
    SLICE_X43Y23         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter3_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y23         FDRE (Prop_fdre_C_Q)         0.141    -0.337 r  design_1_i/BTNs_test_0/inst/counter3_reg[12]/Q
                         net (fo=2, routed)           0.120    -0.217    design_1_i/BTNs_test_0/inst/counter3_reg[12]
    SLICE_X43Y23         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.109 r  design_1_i/BTNs_test_0/inst/counter3_reg[9]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.109    design_1_i/BTNs_test_0/inst/counter3_reg[9]_i_1_n_4
    SLICE_X43Y23         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter3_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=206, routed)         0.848    -0.715    design_1_i/BTNs_test_0/inst/clk
    SLICE_X43Y23         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter3_reg[12]/C
                         clock pessimism              0.236    -0.478    
    SLICE_X43Y23         FDRE (Hold_fdre_C_D)         0.105    -0.373    design_1_i/BTNs_test_0/inst/counter3_reg[12]
  -------------------------------------------------------------------
                         required time                          0.373    
                         arrival time                          -0.109    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 design_1_i/BTNs_test_0/inst/counter3_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/BTNs_test_0/inst/counter3_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Path Group:             clk_out1_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.479ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=206, routed)         0.581    -0.479    design_1_i/BTNs_test_0/inst/clk
    SLICE_X43Y24         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter3_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y24         FDRE (Prop_fdre_C_Q)         0.141    -0.338 r  design_1_i/BTNs_test_0/inst/counter3_reg[16]/Q
                         net (fo=2, routed)           0.120    -0.218    design_1_i/BTNs_test_0/inst/counter3_reg[16]
    SLICE_X43Y24         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108    -0.110 r  design_1_i/BTNs_test_0/inst/counter3_reg[13]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.110    design_1_i/BTNs_test_0/inst/counter3_reg[13]_i_1_n_4
    SLICE_X43Y24         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter3_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=206, routed)         0.847    -0.716    design_1_i/BTNs_test_0/inst/clk
    SLICE_X43Y24         FDRE                                         r  design_1_i/BTNs_test_0/inst/counter3_reg[16]/C
                         clock pessimism              0.236    -0.479    
    SLICE_X43Y24         FDRE (Hold_fdre_C_D)         0.105    -0.374    design_1_i/BTNs_test_0/inst/counter3_reg[16]
  -------------------------------------------------------------------
                         required time                          0.374    
                         arrival time                          -0.110    
  -------------------------------------------------------------------
                         slack                                  0.264    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 50.000 }
Period(ns):         100.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         100.000     97.845     BUFGCTRL_X0Y16   design_1_i/clk_wiz_0/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         100.000     98.751     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X24Y38     design_1_i/BTNs_test_0/inst/Hue_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X24Y38     design_1_i/BTNs_test_0/inst/Hue_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X26Y45     design_1_i/BTNs_test_0/inst/Hue_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X21Y41     design_1_i/BTNs_test_0/inst/Hue_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X21Y40     design_1_i/BTNs_test_0/inst/Hue_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X21Y41     design_1_i/BTNs_test_0/inst/Hue_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X23Y38     design_1_i/BTNs_test_0/inst/Hue_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         100.000     99.000     SLICE_X23Y38     design_1_i/BTNs_test_0/inst/Hue_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       100.000     113.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X41Y26     design_1_i/BTNs_test_0/inst/Saturation_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X41Y26     design_1_i/BTNs_test_0/inst/Saturation_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X41Y26     design_1_i/BTNs_test_0/inst/Saturation_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X41Y26     design_1_i/BTNs_test_0/inst/Saturation_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X41Y26     design_1_i/BTNs_test_0/inst/Saturation_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X41Y26     design_1_i/BTNs_test_0/inst/Saturation_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y60     design_1_i/BTNs_test_0/inst/counter1_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y60     design_1_i/BTNs_test_0/inst/counter1_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y60     design_1_i/BTNs_test_0/inst/counter1_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X40Y60     design_1_i/BTNs_test_0/inst/counter1_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X21Y40     design_1_i/BTNs_test_0/inst/Hue_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X21Y40     design_1_i/BTNs_test_0/inst/Hue_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X38Y32     design_1_i/BTNs_test_0/inst/Value_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X38Y32     design_1_i/BTNs_test_0/inst/Value_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X38Y32     design_1_i/BTNs_test_0/inst/Value_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X38Y32     design_1_i/BTNs_test_0/inst/Value_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X38Y32     design_1_i/BTNs_test_0/inst/Value_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X38Y32     design_1_i/BTNs_test_0/inst/Value_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X38Y32     design_1_i/BTNs_test_0/inst/Value_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         50.000      49.500     SLICE_X38Y32     design_1_i/BTNs_test_0/inst/Value_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        7.093ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.093ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/temp3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.334ns  (logic 2.452ns (45.967%)  route 2.882ns (54.033%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 11.247 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.677    -0.681    design_1_i/PWM_0/inst/clk
    SLICE_X34Y43         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.518    -0.163 r  design_1_i/PWM_0/inst/temp3_reg[5]/Q
                         net (fo=1, routed)           0.667     0.504    design_1_i/PWM_0/inst/temp3_reg_n_0_[5]
    SLICE_X35Y43         LUT6 (Prop_lut6_I1_O)        0.124     0.628 r  design_1_i/PWM_0/inst/counter2_carry_i_2/O
                         net (fo=1, routed)           0.000     0.628    design_1_i/PWM_0/inst/counter2_carry_i_2_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     1.198 r  design_1_i/PWM_0/inst/counter2_carry/CO[2]
                         net (fo=9, routed)           1.081     2.279    design_1_i/PWM_0/inst/counter2
    SLICE_X40Y43         LUT3 (Prop_lut3_I1_O)        0.313     2.592 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          1.134     3.726    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X39Y44         LUT5 (Prop_lut5_I2_O)        0.124     3.850 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_i_8/O
                         net (fo=1, routed)           0.000     3.850    design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_i_8_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.382 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry/CO[3]
                         net (fo=1, routed)           0.000     4.382    design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.653 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry__0/CO[0]
                         net (fo=1, routed)           0.000     4.653    design_1_i/PWM_0/inst/rgb_led_tri_o0_carry__0_n_3
    SLICE_X39Y45         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.578    11.247    design_1_i/PWM_0/inst/clk
    SLICE_X39Y45         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/C
                         clock pessimism              0.588    11.835    
                         clock uncertainty           -0.135    11.700    
    SLICE_X39Y45         FDRE (Setup_fdre_C_D)        0.046    11.746    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]
  -------------------------------------------------------------------
                         required time                         11.746    
                         arrival time                          -4.653    
  -------------------------------------------------------------------
                         slack                                  7.093    

Slack (MET) :             7.381ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/temp3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.094ns  (logic 2.416ns (47.426%)  route 2.678ns (52.574%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 11.247 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.677    -0.681    design_1_i/PWM_0/inst/clk
    SLICE_X34Y43         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.518    -0.163 r  design_1_i/PWM_0/inst/temp3_reg[5]/Q
                         net (fo=1, routed)           0.667     0.504    design_1_i/PWM_0/inst/temp3_reg_n_0_[5]
    SLICE_X35Y43         LUT6 (Prop_lut6_I1_O)        0.124     0.628 r  design_1_i/PWM_0/inst/counter2_carry_i_2/O
                         net (fo=1, routed)           0.000     0.628    design_1_i/PWM_0/inst/counter2_carry_i_2_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     1.198 r  design_1_i/PWM_0/inst/counter2_carry/CO[2]
                         net (fo=9, routed)           1.081     2.279    design_1_i/PWM_0/inst/counter2
    SLICE_X40Y43         LUT3 (Prop_lut3_I1_O)        0.313     2.592 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          0.930     3.522    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X38Y44         LUT5 (Prop_lut5_I2_O)        0.124     3.646 r  design_1_i/PWM_0/inst/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     3.646    design_1_i/PWM_0/inst/i__carry_i_8__0_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     4.159 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.159    design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     4.413 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.000     4.413    design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry__0_n_3
    SLICE_X38Y45         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.578    11.247    design_1_i/PWM_0/inst/clk
    SLICE_X38Y45         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/C
                         clock pessimism              0.588    11.835    
                         clock uncertainty           -0.135    11.700    
    SLICE_X38Y45         FDRE (Setup_fdre_C_D)        0.094    11.794    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]
  -------------------------------------------------------------------
                         required time                         11.794    
                         arrival time                          -4.413    
  -------------------------------------------------------------------
                         slack                                  7.381    

Slack (MET) :             7.461ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/temp3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.966ns  (logic 2.470ns (49.734%)  route 2.496ns (50.266%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 11.247 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.677    -0.681    design_1_i/PWM_0/inst/clk
    SLICE_X34Y43         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.518    -0.163 r  design_1_i/PWM_0/inst/temp3_reg[5]/Q
                         net (fo=1, routed)           0.667     0.504    design_1_i/PWM_0/inst/temp3_reg_n_0_[5]
    SLICE_X35Y43         LUT6 (Prop_lut6_I1_O)        0.124     0.628 r  design_1_i/PWM_0/inst/counter2_carry_i_2/O
                         net (fo=1, routed)           0.000     0.628    design_1_i/PWM_0/inst/counter2_carry_i_2_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     1.198 r  design_1_i/PWM_0/inst/counter2_carry/CO[2]
                         net (fo=9, routed)           1.081     2.279    design_1_i/PWM_0/inst/counter2
    SLICE_X40Y43         LUT3 (Prop_lut3_I1_O)        0.313     2.592 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          0.748     3.340    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X37Y42         LUT5 (Prop_lut5_I3_O)        0.124     3.464 r  design_1_i/PWM_0/inst/i__carry_i_7/O
                         net (fo=1, routed)           0.000     3.464    design_1_i/PWM_0/inst/i__carry_i_7_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     4.014 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     4.014    design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__1/i__carry_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.285 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__1/i__carry__0/CO[0]
                         net (fo=1, routed)           0.000     4.285    design_1_i/PWM_0/inst/rgb_led_tri_o0
    SLICE_X37Y43         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.578    11.247    design_1_i/PWM_0/inst/clk
    SLICE_X37Y43         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/C
                         clock pessimism              0.588    11.835    
                         clock uncertainty           -0.135    11.700    
    SLICE_X37Y43         FDRE (Setup_fdre_C_D)        0.046    11.746    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]
  -------------------------------------------------------------------
                         required time                         11.746    
                         arrival time                          -4.285    
  -------------------------------------------------------------------
                         slack                                  7.461    

Slack (MET) :             7.738ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/temp3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.672ns  (logic 1.649ns (35.293%)  route 3.023ns (64.707%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 11.247 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.677    -0.681    design_1_i/PWM_0/inst/clk
    SLICE_X34Y43         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.518    -0.163 r  design_1_i/PWM_0/inst/temp3_reg[5]/Q
                         net (fo=1, routed)           0.667     0.504    design_1_i/PWM_0/inst/temp3_reg_n_0_[5]
    SLICE_X35Y43         LUT6 (Prop_lut6_I1_O)        0.124     0.628 r  design_1_i/PWM_0/inst/counter2_carry_i_2/O
                         net (fo=1, routed)           0.000     0.628    design_1_i/PWM_0/inst/counter2_carry_i_2_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     1.198 f  design_1_i/PWM_0/inst/counter2_carry/CO[2]
                         net (fo=9, routed)           1.081     2.279    design_1_i/PWM_0/inst/counter2
    SLICE_X40Y43         LUT3 (Prop_lut3_I1_O)        0.313     2.592 f  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          1.275     3.867    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X36Y44         LUT6 (Prop_lut6_I4_O)        0.124     3.991 r  design_1_i/PWM_0/inst/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     3.991    design_1_i/PWM_0/inst/p_0_in[4]
    SLICE_X36Y44         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.578    11.247    design_1_i/PWM_0/inst/clk
    SLICE_X36Y44         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[4]/C
                         clock pessimism              0.588    11.835    
                         clock uncertainty           -0.135    11.700    
    SLICE_X36Y44         FDRE (Setup_fdre_C_D)        0.029    11.729    design_1_i/PWM_0/inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         11.729    
                         arrival time                          -3.991    
  -------------------------------------------------------------------
                         slack                                  7.738    

Slack (MET) :             7.961ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/temp3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.449ns  (logic 1.649ns (37.062%)  route 2.800ns (62.938%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT6=2)
  Clock Path Skew:        0.016ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 11.247 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.677    -0.681    design_1_i/PWM_0/inst/clk
    SLICE_X34Y43         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.518    -0.163 r  design_1_i/PWM_0/inst/temp3_reg[5]/Q
                         net (fo=1, routed)           0.667     0.504    design_1_i/PWM_0/inst/temp3_reg_n_0_[5]
    SLICE_X35Y43         LUT6 (Prop_lut6_I1_O)        0.124     0.628 r  design_1_i/PWM_0/inst/counter2_carry_i_2/O
                         net (fo=1, routed)           0.000     0.628    design_1_i/PWM_0/inst/counter2_carry_i_2_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     1.198 f  design_1_i/PWM_0/inst/counter2_carry/CO[2]
                         net (fo=9, routed)           1.081     2.279    design_1_i/PWM_0/inst/counter2
    SLICE_X40Y43         LUT3 (Prop_lut3_I1_O)        0.313     2.592 f  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          1.052     3.644    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X37Y44         LUT6 (Prop_lut6_I1_O)        0.124     3.768 r  design_1_i/PWM_0/inst/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     3.768    design_1_i/PWM_0/inst/p_0_in[8]
    SLICE_X37Y44         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.578    11.247    design_1_i/PWM_0/inst/clk
    SLICE_X37Y44         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[8]/C
                         clock pessimism              0.588    11.835    
                         clock uncertainty           -0.135    11.700    
    SLICE_X37Y44         FDRE (Setup_fdre_C_D)        0.029    11.729    design_1_i/PWM_0/inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         11.729    
                         arrival time                          -3.768    
  -------------------------------------------------------------------
                         slack                                  7.961    

Slack (MET) :             7.984ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/temp3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/temp1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 1.525ns (36.374%)  route 2.668ns (63.626%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 11.248 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.677    -0.681    design_1_i/PWM_0/inst/clk
    SLICE_X34Y43         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.518    -0.163 r  design_1_i/PWM_0/inst/temp3_reg[5]/Q
                         net (fo=1, routed)           0.667     0.504    design_1_i/PWM_0/inst/temp3_reg_n_0_[5]
    SLICE_X35Y43         LUT6 (Prop_lut6_I1_O)        0.124     0.628 r  design_1_i/PWM_0/inst/counter2_carry_i_2/O
                         net (fo=1, routed)           0.000     0.628    design_1_i/PWM_0/inst/counter2_carry_i_2_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     1.198 r  design_1_i/PWM_0/inst/counter2_carry/CO[2]
                         net (fo=9, routed)           1.081     2.279    design_1_i/PWM_0/inst/counter2
    SLICE_X40Y43         LUT3 (Prop_lut3_I1_O)        0.313     2.592 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          0.920     3.511    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X41Y45         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.579    11.248    design_1_i/PWM_0/inst/clk
    SLICE_X41Y45         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[4]/C
                         clock pessimism              0.588    11.836    
                         clock uncertainty           -0.135    11.701    
    SLICE_X41Y45         FDRE (Setup_fdre_C_CE)      -0.205    11.496    design_1_i/PWM_0/inst/temp1_reg[4]
  -------------------------------------------------------------------
                         required time                         11.496    
                         arrival time                          -3.511    
  -------------------------------------------------------------------
                         slack                                  7.984    

Slack (MET) :             7.984ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/temp3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/temp1_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.193ns  (logic 1.525ns (36.374%)  route 2.668ns (63.626%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        0.017ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 11.248 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.677    -0.681    design_1_i/PWM_0/inst/clk
    SLICE_X34Y43         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.518    -0.163 r  design_1_i/PWM_0/inst/temp3_reg[5]/Q
                         net (fo=1, routed)           0.667     0.504    design_1_i/PWM_0/inst/temp3_reg_n_0_[5]
    SLICE_X35Y43         LUT6 (Prop_lut6_I1_O)        0.124     0.628 r  design_1_i/PWM_0/inst/counter2_carry_i_2/O
                         net (fo=1, routed)           0.000     0.628    design_1_i/PWM_0/inst/counter2_carry_i_2_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     1.198 r  design_1_i/PWM_0/inst/counter2_carry/CO[2]
                         net (fo=9, routed)           1.081     2.279    design_1_i/PWM_0/inst/counter2
    SLICE_X40Y43         LUT3 (Prop_lut3_I1_O)        0.313     2.592 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          0.920     3.511    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X41Y45         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.579    11.248    design_1_i/PWM_0/inst/clk
    SLICE_X41Y45         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[7]/C
                         clock pessimism              0.588    11.836    
                         clock uncertainty           -0.135    11.701    
    SLICE_X41Y45         FDRE (Setup_fdre_C_CE)      -0.205    11.496    design_1_i/PWM_0/inst/temp1_reg[7]
  -------------------------------------------------------------------
                         required time                         11.496    
                         arrival time                          -3.511    
  -------------------------------------------------------------------
                         slack                                  7.984    

Slack (MET) :             8.115ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/temp3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/temp3_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.023ns  (logic 1.525ns (37.909%)  route 2.498ns (62.091%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 11.172 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.677    -0.681    design_1_i/PWM_0/inst/clk
    SLICE_X34Y43         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.518    -0.163 r  design_1_i/PWM_0/inst/temp3_reg[5]/Q
                         net (fo=1, routed)           0.667     0.504    design_1_i/PWM_0/inst/temp3_reg_n_0_[5]
    SLICE_X35Y43         LUT6 (Prop_lut6_I1_O)        0.124     0.628 r  design_1_i/PWM_0/inst/counter2_carry_i_2/O
                         net (fo=1, routed)           0.000     0.628    design_1_i/PWM_0/inst/counter2_carry_i_2_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     1.198 r  design_1_i/PWM_0/inst/counter2_carry/CO[2]
                         net (fo=9, routed)           1.081     2.279    design_1_i/PWM_0/inst/counter2
    SLICE_X40Y43         LUT3 (Prop_lut3_I1_O)        0.313     2.592 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          0.750     3.342    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X35Y43         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.503    11.172    design_1_i/PWM_0/inst/clk
    SLICE_X35Y43         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[3]/C
                         clock pessimism              0.625    11.797    
                         clock uncertainty           -0.135    11.662    
    SLICE_X35Y43         FDRE (Setup_fdre_C_CE)      -0.205    11.457    design_1_i/PWM_0/inst/temp3_reg[3]
  -------------------------------------------------------------------
                         required time                         11.457    
                         arrival time                          -3.342    
  -------------------------------------------------------------------
                         slack                                  8.115    

Slack (MET) :             8.115ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/temp3_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/temp3_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.023ns  (logic 1.525ns (37.909%)  route 2.498ns (62.091%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 11.172 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.681ns
    Clock Pessimism Removal (CPR):    0.625ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.677    -0.681    design_1_i/PWM_0/inst/clk
    SLICE_X34Y43         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y43         FDRE (Prop_fdre_C_Q)         0.518    -0.163 r  design_1_i/PWM_0/inst/temp3_reg[5]/Q
                         net (fo=1, routed)           0.667     0.504    design_1_i/PWM_0/inst/temp3_reg_n_0_[5]
    SLICE_X35Y43         LUT6 (Prop_lut6_I1_O)        0.124     0.628 r  design_1_i/PWM_0/inst/counter2_carry_i_2/O
                         net (fo=1, routed)           0.000     0.628    design_1_i/PWM_0/inst/counter2_carry_i_2_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     1.198 r  design_1_i/PWM_0/inst/counter2_carry/CO[2]
                         net (fo=9, routed)           1.081     2.279    design_1_i/PWM_0/inst/counter2
    SLICE_X40Y43         LUT3 (Prop_lut3_I1_O)        0.313     2.592 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          0.750     3.342    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X35Y43         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.503    11.172    design_1_i/PWM_0/inst/clk
    SLICE_X35Y43         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[4]/C
                         clock pessimism              0.625    11.797    
                         clock uncertainty           -0.135    11.662    
    SLICE_X35Y43         FDRE (Setup_fdre_C_CE)      -0.205    11.457    design_1_i/PWM_0/inst/temp3_reg[4]
  -------------------------------------------------------------------
                         required time                         11.457    
                         arrival time                          -3.342    
  -------------------------------------------------------------------
                         slack                                  8.115    

Slack (MET) :             8.127ns  (required time - arrival time)
  Source:                 design_1_i/PWM_0/inst/temp2_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        4.205ns  (logic 1.463ns (34.794%)  route 2.742ns (65.206%))
  Logic Levels:           3  (CARRY4=1 LUT6=2)
  Clock Path Skew:        -0.064ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 11.247 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.601ns
    Clock Pessimism Removal (CPR):    0.588ns
  Clock Uncertainty:      0.135ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.261ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.757    -0.601    design_1_i/PWM_0/inst/clk
    SLICE_X40Y44         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y44         FDRE (Prop_fdre_C_Q)         0.456    -0.145 r  design_1_i/PWM_0/inst/temp2_reg[5]/Q
                         net (fo=1, routed)           1.101     0.956    design_1_i/PWM_0/inst/temp2[5]
    SLICE_X40Y44         LUT6 (Prop_lut6_I1_O)        0.124     1.080 r  design_1_i/PWM_0/inst/counter3_carry_i_2/O
                         net (fo=1, routed)           0.000     1.080    design_1_i/PWM_0/inst/counter3_carry_i_2_n_0
    SLICE_X40Y44         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.570     1.650 f  design_1_i/PWM_0/inst/counter3_carry/CO[2]
                         net (fo=9, routed)           1.641     3.291    design_1_i/PWM_0/inst/counter3
    SLICE_X37Y44         LUT6 (Prop_lut6_I5_O)        0.313     3.604 r  design_1_i/PWM_0/inst/counter[2]_i_1/O
                         net (fo=1, routed)           0.000     3.604    design_1_i/PWM_0/inst/p_0_in[2]
    SLICE_X37Y44         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.578    11.247    design_1_i/PWM_0/inst/clk
    SLICE_X37Y44         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[2]/C
                         clock pessimism              0.588    11.835    
                         clock uncertainty           -0.135    11.700    
    SLICE_X37Y44         FDRE (Setup_fdre_C_D)        0.031    11.731    design_1_i/PWM_0/inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         11.731    
                         arrival time                          -3.604    
  -------------------------------------------------------------------
                         slack                                  8.127    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.303ns  (logic 0.186ns (61.354%)  route 0.117ns (38.646%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.592    -0.468    design_1_i/PWM_0/inst/clk
    SLICE_X37Y44         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  design_1_i/PWM_0/inst/counter_reg[3]/Q
                         net (fo=9, routed)           0.117    -0.210    design_1_i/PWM_0/inst/counter_reg_n_0_[3]
    SLICE_X36Y44         LUT6 (Prop_lut6_I3_O)        0.045    -0.165 r  design_1_i/PWM_0/inst/counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.165    design_1_i/PWM_0/inst/p_0_in[4]
    SLICE_X36Y44         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.861    -0.702    design_1_i/PWM_0/inst/clk
    SLICE_X36Y44         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[4]/C
                         clock pessimism              0.246    -0.455    
    SLICE_X36Y44         FDRE (Hold_fdre_C_D)         0.091    -0.364    design_1_i/PWM_0/inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.364    
                         arrival time                          -0.165    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.499%)  route 0.182ns (49.501%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.592    -0.468    design_1_i/PWM_0/inst/clk
    SLICE_X39Y43         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  design_1_i/PWM_0/inst/counter_reg[7]/Q
                         net (fo=8, routed)           0.182    -0.145    design_1_i/PWM_0/inst/counter_reg_n_0_[7]
    SLICE_X37Y44         LUT6 (Prop_lut6_I0_O)        0.045    -0.100 r  design_1_i/PWM_0/inst/counter[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.100    design_1_i/PWM_0/inst/p_0_in[8]
    SLICE_X37Y44         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.861    -0.702    design_1_i/PWM_0/inst/clk
    SLICE_X37Y44         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[8]/C
                         clock pessimism              0.249    -0.452    
    SLICE_X37Y44         FDRE (Hold_fdre_C_D)         0.091    -0.361    design_1_i/PWM_0/inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                          0.361    
                         arrival time                          -0.100    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.390ns  (logic 0.186ns (47.732%)  route 0.204ns (52.268%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.592    -0.468    design_1_i/PWM_0/inst/clk
    SLICE_X39Y43         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  design_1_i/PWM_0/inst/counter_reg[5]/Q
                         net (fo=10, routed)          0.204    -0.124    design_1_i/PWM_0/inst/counter_reg_n_0_[5]
    SLICE_X39Y43         LUT5 (Prop_lut5_I4_O)        0.045    -0.079 r  design_1_i/PWM_0/inst/counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.079    design_1_i/PWM_0/inst/p_0_in[5]
    SLICE_X39Y43         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.861    -0.702    design_1_i/PWM_0/inst/clk
    SLICE_X39Y43         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[5]/C
                         clock pessimism              0.233    -0.468    
    SLICE_X39Y43         FDRE (Hold_fdre_C_D)         0.091    -0.377    design_1_i/PWM_0/inst/counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.377    
                         arrival time                          -0.079    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.392ns  (logic 0.186ns (47.488%)  route 0.206ns (52.512%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.592    -0.468    design_1_i/PWM_0/inst/clk
    SLICE_X39Y43         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  design_1_i/PWM_0/inst/counter_reg[5]/Q
                         net (fo=10, routed)          0.206    -0.122    design_1_i/PWM_0/inst/counter_reg_n_0_[5]
    SLICE_X39Y43         LUT6 (Prop_lut6_I1_O)        0.045    -0.077 r  design_1_i/PWM_0/inst/counter[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.077    design_1_i/PWM_0/inst/p_0_in[6]
    SLICE_X39Y43         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.861    -0.702    design_1_i/PWM_0/inst/clk
    SLICE_X39Y43         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[6]/C
                         clock pessimism              0.233    -0.468    
    SLICE_X39Y43         FDRE (Hold_fdre_C_D)         0.092    -0.376    design_1_i/PWM_0/inst/counter_reg[6]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.077    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.309ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.209ns (50.141%)  route 0.208ns (49.859%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.592    -0.468    design_1_i/PWM_0/inst/clk
    SLICE_X38Y43         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y43         FDRE (Prop_fdre_C_Q)         0.164    -0.304 r  design_1_i/PWM_0/inst/counter_reg[0]/Q
                         net (fo=12, routed)          0.208    -0.097    design_1_i/PWM_0/inst/counter_reg_n_0_[0]
    SLICE_X37Y44         LUT5 (Prop_lut5_I1_O)        0.045    -0.052 r  design_1_i/PWM_0/inst/counter[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.052    design_1_i/PWM_0/inst/p_0_in[3]
    SLICE_X37Y44         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.861    -0.702    design_1_i/PWM_0/inst/clk
    SLICE_X37Y44         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[3]/C
                         clock pessimism              0.249    -0.452    
    SLICE_X37Y44         FDRE (Hold_fdre_C_D)         0.092    -0.360    design_1_i/PWM_0/inst/counter_reg[3]
  -------------------------------------------------------------------
                         required time                          0.360    
                         arrival time                          -0.052    
  -------------------------------------------------------------------
                         slack                                  0.309    

Slack (MET) :             0.327ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.443ns  (logic 0.285ns (64.353%)  route 0.158ns (35.647%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.592    -0.468    design_1_i/PWM_0/inst/clk
    SLICE_X37Y44         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.327 f  design_1_i/PWM_0/inst/counter_reg[8]/Q
                         net (fo=4, routed)           0.158    -0.170    design_1_i/PWM_0/inst/counter_reg_n_0_[8]
    SLICE_X39Y45         LUT4 (Prop_lut4_I3_O)        0.045    -0.125 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.125    design_1_i/PWM_0/inst/rgb_led_tri_o0_carry__0_i_1_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.099    -0.026 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry__0/CO[0]
                         net (fo=1, routed)           0.000    -0.026    design_1_i/PWM_0/inst/rgb_led_tri_o0_carry__0_n_3
    SLICE_X39Y45         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.861    -0.702    design_1_i/PWM_0/inst/clk
    SLICE_X39Y45         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/C
                         clock pessimism              0.249    -0.452    
    SLICE_X39Y45         FDRE (Hold_fdre_C_D)         0.100    -0.352    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                          -0.026    
  -------------------------------------------------------------------
                         slack                                  0.327    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.186ns (43.395%)  route 0.243ns (56.605%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.592    -0.468    design_1_i/PWM_0/inst/clk
    SLICE_X39Y43         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X39Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  design_1_i/PWM_0/inst/counter_reg[6]/Q
                         net (fo=9, routed)           0.243    -0.085    design_1_i/PWM_0/inst/counter_reg_n_0_[6]
    SLICE_X39Y43         LUT5 (Prop_lut5_I2_O)        0.045    -0.040 r  design_1_i/PWM_0/inst/counter[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.040    design_1_i/PWM_0/inst/p_0_in[7]
    SLICE_X39Y43         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.861    -0.702    design_1_i/PWM_0/inst/clk
    SLICE_X39Y43         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[7]/C
                         clock pessimism              0.233    -0.468    
    SLICE_X39Y43         FDRE (Hold_fdre_C_D)         0.092    -0.376    design_1_i/PWM_0/inst/counter_reg[7]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.040    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.440ns  (logic 0.186ns (42.241%)  route 0.254ns (57.759%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.233ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.592    -0.468    design_1_i/PWM_0/inst/clk
    SLICE_X37Y44         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.327 r  design_1_i/PWM_0/inst/counter_reg[2]/Q
                         net (fo=10, routed)          0.254    -0.073    design_1_i/PWM_0/inst/counter_reg_n_0_[2]
    SLICE_X37Y44         LUT6 (Prop_lut6_I0_O)        0.045    -0.028 r  design_1_i/PWM_0/inst/counter[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.028    design_1_i/PWM_0/inst/p_0_in[2]
    SLICE_X37Y44         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.861    -0.702    design_1_i/PWM_0/inst/clk
    SLICE_X37Y44         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[2]/C
                         clock pessimism              0.233    -0.468    
    SLICE_X37Y44         FDRE (Hold_fdre_C_D)         0.092    -0.376    design_1_i/PWM_0/inst/counter_reg[2]
  -------------------------------------------------------------------
                         required time                          0.376    
                         arrival time                          -0.028    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.377ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.283ns (54.228%)  route 0.239ns (45.772%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.592    -0.468    design_1_i/PWM_0/inst/clk
    SLICE_X37Y44         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.327 f  design_1_i/PWM_0/inst/counter_reg[8]/Q
                         net (fo=4, routed)           0.239    -0.089    design_1_i/PWM_0/inst/counter_reg_n_0_[8]
    SLICE_X38Y45         LUT4 (Prop_lut4_I3_O)        0.045    -0.044 r  design_1_i/PWM_0/inst/i__carry__0_i_1__0/O
                         net (fo=1, routed)           0.000    -0.044    design_1_i/PWM_0/inst/i__carry__0_i_1__0_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.097     0.053 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.000     0.053    design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry__0_n_3
    SLICE_X38Y45         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.861    -0.702    design_1_i/PWM_0/inst/clk
    SLICE_X38Y45         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/C
                         clock pessimism              0.249    -0.452    
    SLICE_X38Y45         FDRE (Hold_fdre_C_D)         0.129    -0.323    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]
  -------------------------------------------------------------------
                         required time                          0.323    
                         arrival time                           0.053    
  -------------------------------------------------------------------
                         slack                                  0.377    

Slack (MET) :             0.402ns  (arrival time - required time)
  Source:                 design_1_i/PWM_0/inst/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out2_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.518ns  (logic 0.285ns (54.969%)  route 0.233ns (45.031%))
  Logic Levels:           2  (CARRY4=1 LUT4=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.468ns
    Clock Pessimism Removal (CPR):    -0.249ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.592    -0.468    design_1_i/PWM_0/inst/clk
    SLICE_X37Y44         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y44         FDRE (Prop_fdre_C_Q)         0.141    -0.327 f  design_1_i/PWM_0/inst/counter_reg[8]/Q
                         net (fo=4, routed)           0.233    -0.094    design_1_i/PWM_0/inst/counter_reg_n_0_[8]
    SLICE_X37Y43         LUT4 (Prop_lut4_I3_O)        0.045    -0.049 r  design_1_i/PWM_0/inst/i__carry__0_i_1/O
                         net (fo=1, routed)           0.000    -0.049    design_1_i/PWM_0/inst/i__carry__0_i_1_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_S[0]_CO[0])
                                                      0.099     0.050 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__1/i__carry__0/CO[0]
                         net (fo=1, routed)           0.000     0.050    design_1_i/PWM_0/inst/rgb_led_tri_o0
    SLICE_X37Y43         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.861    -0.702    design_1_i/PWM_0/inst/clk
    SLICE_X37Y43         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/C
                         clock pessimism              0.249    -0.452    
    SLICE_X37Y43         FDRE (Hold_fdre_C_D)         0.100    -0.352    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]
  -------------------------------------------------------------------
                         required time                          0.352    
                         arrival time                           0.050    
  -------------------------------------------------------------------
                         slack                                  0.402    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 6.250 }
Period(ns):         12.500
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         12.500      10.345     BUFGCTRL_X0Y17   design_1_i/clk_wiz_0/inst/clkout2_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT1  n/a            1.249         12.500      11.251     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X38Y43     design_1_i/PWM_0/inst/counter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X38Y43     design_1_i/PWM_0/inst/counter_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X37Y44     design_1_i/PWM_0/inst/counter_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X37Y44     design_1_i/PWM_0/inst/counter_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X36Y44     design_1_i/PWM_0/inst/counter_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X39Y43     design_1_i/PWM_0/inst/counter_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X39Y43     design_1_i/PWM_0/inst/counter_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         12.500      11.500     SLICE_X39Y43     design_1_i/PWM_0/inst/counter_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       12.500      200.860    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X40Y45     design_1_i/PWM_0/inst/temp1_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X40Y45     design_1_i/PWM_0/inst/temp1_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X40Y45     design_1_i/PWM_0/inst/temp1_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X40Y45     design_1_i/PWM_0/inst/temp1_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X41Y45     design_1_i/PWM_0/inst/temp1_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X40Y45     design_1_i/PWM_0/inst/temp1_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X40Y45     design_1_i/PWM_0/inst/temp1_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X41Y45     design_1_i/PWM_0/inst/temp1_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X40Y44     design_1_i/PWM_0/inst/temp2_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X40Y44     design_1_i/PWM_0/inst/temp2_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X38Y43     design_1_i/PWM_0/inst/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X38Y43     design_1_i/PWM_0/inst/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X38Y43     design_1_i/PWM_0/inst/counter_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X38Y43     design_1_i/PWM_0/inst/counter_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X37Y44     design_1_i/PWM_0/inst/counter_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X37Y44     design_1_i/PWM_0/inst/counter_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X37Y44     design_1_i/PWM_0/inst/counter_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X37Y44     design_1_i/PWM_0/inst/counter_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X36Y44     design_1_i/PWM_0/inst/counter_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         6.250       5.750      SLICE_X36Y44     design_1_i/PWM_0/inst/counter_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_design_1_clk_wiz_0_0
  To Clock:  clkfbout_design_1_clk_wiz_0_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       47.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_design_1_clk_wiz_0_0
Waveform(ns):       { 0.000 25.000 }
Period(ns):         50.000
Sources:            { design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         50.000      47.845     BUFGCTRL_X0Y18   design_1_i/clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         50.000      48.751     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       50.000      50.000     MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       50.000      163.360    MMCME2_ADV_X0Y1  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_design_1_clk_wiz_0_0
  To Clock:  clk_out2_design_1_clk_wiz_0_0

Setup :            0  Failing Endpoints,  Worst Slack        5.087ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.086ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.087ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/B_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.803ns  (logic 2.418ns (35.545%)  route 4.385ns (64.455%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 11.247 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=206, routed)         1.754    -0.604    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X38Y41         FDCE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDCE (Prop_fdce_C_Q)         0.518    -0.086 r  design_1_i/hsv_to_rgb_0/inst/B_reg[2]/Q
                         net (fo=7, routed)           2.170     2.083    design_1_i/PWM_0/inst/B[2]
    SLICE_X35Y43         LUT6 (Prop_lut6_I0_O)        0.124     2.207 r  design_1_i/PWM_0/inst/counter2_carry_i_3/O
                         net (fo=1, routed)           0.000     2.207    design_1_i/PWM_0/inst/counter2_carry_i_3_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     2.743 r  design_1_i/PWM_0/inst/counter2_carry/CO[2]
                         net (fo=9, routed)           1.081     3.824    design_1_i/PWM_0/inst/counter2
    SLICE_X40Y43         LUT3 (Prop_lut3_I1_O)        0.313     4.137 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          1.134     5.271    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X39Y44         LUT5 (Prop_lut5_I2_O)        0.124     5.395 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_i_8/O
                         net (fo=1, routed)           0.000     5.395    design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_i_8_n_0
    SLICE_X39Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     5.927 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry/CO[3]
                         net (fo=1, routed)           0.000     5.927    design_1_i/PWM_0/inst/rgb_led_tri_o0_carry_n_0
    SLICE_X39Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     6.198 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_carry__0/CO[0]
                         net (fo=1, routed)           0.000     6.198    design_1_i/PWM_0/inst/rgb_led_tri_o0_carry__0_n_3
    SLICE_X39Y45         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.578    11.247    design_1_i/PWM_0/inst/clk
    SLICE_X39Y45         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]/C
                         clock pessimism              0.303    11.549    
                         clock uncertainty           -0.310    11.240    
    SLICE_X39Y45         FDRE (Setup_fdre_C_D)        0.046    11.286    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[0]
  -------------------------------------------------------------------
                         required time                         11.286    
                         arrival time                          -6.198    
  -------------------------------------------------------------------
                         slack                                  5.087    

Slack (MET) :             5.375ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/B_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.563ns  (logic 2.382ns (36.296%)  route 4.181ns (63.704%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 11.247 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=206, routed)         1.754    -0.604    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X38Y41         FDCE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDCE (Prop_fdce_C_Q)         0.518    -0.086 r  design_1_i/hsv_to_rgb_0/inst/B_reg[2]/Q
                         net (fo=7, routed)           2.170     2.083    design_1_i/PWM_0/inst/B[2]
    SLICE_X35Y43         LUT6 (Prop_lut6_I0_O)        0.124     2.207 r  design_1_i/PWM_0/inst/counter2_carry_i_3/O
                         net (fo=1, routed)           0.000     2.207    design_1_i/PWM_0/inst/counter2_carry_i_3_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     2.743 r  design_1_i/PWM_0/inst/counter2_carry/CO[2]
                         net (fo=9, routed)           1.081     3.824    design_1_i/PWM_0/inst/counter2
    SLICE_X40Y43         LUT3 (Prop_lut3_I1_O)        0.313     4.137 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          0.930     5.067    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X38Y44         LUT5 (Prop_lut5_I2_O)        0.124     5.191 r  design_1_i/PWM_0/inst/i__carry_i_8__0/O
                         net (fo=1, routed)           0.000     5.191    design_1_i/PWM_0/inst/i__carry_i_8__0_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     5.704 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.704    design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.254     5.958 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.000     5.958    design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry__0_n_3
    SLICE_X38Y45         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.578    11.247    design_1_i/PWM_0/inst/clk
    SLICE_X38Y45         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/C
                         clock pessimism              0.303    11.549    
                         clock uncertainty           -0.310    11.240    
    SLICE_X38Y45         FDRE (Setup_fdre_C_D)        0.094    11.334    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]
  -------------------------------------------------------------------
                         required time                         11.334    
                         arrival time                          -5.958    
  -------------------------------------------------------------------
                         slack                                  5.375    

Slack (MET) :             5.455ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/B_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.435ns  (logic 2.436ns (37.857%)  route 3.999ns (62.143%))
  Logic Levels:           6  (CARRY4=3 LUT3=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 11.247 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=206, routed)         1.754    -0.604    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X38Y41         FDCE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDCE (Prop_fdce_C_Q)         0.518    -0.086 r  design_1_i/hsv_to_rgb_0/inst/B_reg[2]/Q
                         net (fo=7, routed)           2.170     2.083    design_1_i/PWM_0/inst/B[2]
    SLICE_X35Y43         LUT6 (Prop_lut6_I0_O)        0.124     2.207 r  design_1_i/PWM_0/inst/counter2_carry_i_3/O
                         net (fo=1, routed)           0.000     2.207    design_1_i/PWM_0/inst/counter2_carry_i_3_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     2.743 r  design_1_i/PWM_0/inst/counter2_carry/CO[2]
                         net (fo=9, routed)           1.081     3.824    design_1_i/PWM_0/inst/counter2
    SLICE_X40Y43         LUT3 (Prop_lut3_I1_O)        0.313     4.137 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          0.748     4.886    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X37Y42         LUT5 (Prop_lut5_I3_O)        0.124     5.010 r  design_1_i/PWM_0/inst/i__carry_i_7/O
                         net (fo=1, routed)           0.000     5.010    design_1_i/PWM_0/inst/i__carry_i_7_n_0
    SLICE_X37Y42         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     5.560 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.560    design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__1/i__carry_n_0
    SLICE_X37Y43         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     5.831 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__1/i__carry__0/CO[0]
                         net (fo=1, routed)           0.000     5.831    design_1_i/PWM_0/inst/rgb_led_tri_o0
    SLICE_X37Y43         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.578    11.247    design_1_i/PWM_0/inst/clk
    SLICE_X37Y43         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]/C
                         clock pessimism              0.303    11.549    
                         clock uncertainty           -0.310    11.240    
    SLICE_X37Y43         FDRE (Setup_fdre_C_D)        0.046    11.286    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[2]
  -------------------------------------------------------------------
                         required time                         11.286    
                         arrival time                          -5.831    
  -------------------------------------------------------------------
                         slack                                  5.455    

Slack (MET) :             5.732ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/B_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        6.141ns  (logic 1.615ns (26.300%)  route 4.526ns (73.700%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 11.247 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=206, routed)         1.754    -0.604    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X38Y41         FDCE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDCE (Prop_fdce_C_Q)         0.518    -0.086 r  design_1_i/hsv_to_rgb_0/inst/B_reg[2]/Q
                         net (fo=7, routed)           2.170     2.083    design_1_i/PWM_0/inst/B[2]
    SLICE_X35Y43         LUT6 (Prop_lut6_I0_O)        0.124     2.207 r  design_1_i/PWM_0/inst/counter2_carry_i_3/O
                         net (fo=1, routed)           0.000     2.207    design_1_i/PWM_0/inst/counter2_carry_i_3_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     2.743 f  design_1_i/PWM_0/inst/counter2_carry/CO[2]
                         net (fo=9, routed)           1.081     3.824    design_1_i/PWM_0/inst/counter2
    SLICE_X40Y43         LUT3 (Prop_lut3_I1_O)        0.313     4.137 f  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          1.275     5.412    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X36Y44         LUT6 (Prop_lut6_I4_O)        0.124     5.536 r  design_1_i/PWM_0/inst/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     5.536    design_1_i/PWM_0/inst/p_0_in[4]
    SLICE_X36Y44         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.578    11.247    design_1_i/PWM_0/inst/clk
    SLICE_X36Y44         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[4]/C
                         clock pessimism              0.303    11.549    
                         clock uncertainty           -0.310    11.240    
    SLICE_X36Y44         FDRE (Setup_fdre_C_D)        0.029    11.269    design_1_i/PWM_0/inst/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         11.269    
                         arrival time                          -5.536    
  -------------------------------------------------------------------
                         slack                                  5.732    

Slack (MET) :             5.955ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/B_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.918ns  (logic 1.615ns (27.291%)  route 4.303ns (72.709%))
  Logic Levels:           4  (CARRY4=1 LUT3=1 LUT6=2)
  Clock Path Skew:        -0.347ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 11.247 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=206, routed)         1.754    -0.604    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X38Y41         FDCE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDCE (Prop_fdce_C_Q)         0.518    -0.086 r  design_1_i/hsv_to_rgb_0/inst/B_reg[2]/Q
                         net (fo=7, routed)           2.170     2.083    design_1_i/PWM_0/inst/B[2]
    SLICE_X35Y43         LUT6 (Prop_lut6_I0_O)        0.124     2.207 r  design_1_i/PWM_0/inst/counter2_carry_i_3/O
                         net (fo=1, routed)           0.000     2.207    design_1_i/PWM_0/inst/counter2_carry_i_3_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     2.743 f  design_1_i/PWM_0/inst/counter2_carry/CO[2]
                         net (fo=9, routed)           1.081     3.824    design_1_i/PWM_0/inst/counter2
    SLICE_X40Y43         LUT3 (Prop_lut3_I1_O)        0.313     4.137 f  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          1.052     5.189    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X37Y44         LUT6 (Prop_lut6_I1_O)        0.124     5.313 r  design_1_i/PWM_0/inst/counter[8]_i_1/O
                         net (fo=1, routed)           0.000     5.313    design_1_i/PWM_0/inst/p_0_in[8]
    SLICE_X37Y44         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.578    11.247    design_1_i/PWM_0/inst/clk
    SLICE_X37Y44         FDRE                                         r  design_1_i/PWM_0/inst/counter_reg[8]/C
                         clock pessimism              0.303    11.549    
                         clock uncertainty           -0.310    11.240    
    SLICE_X37Y44         FDRE (Setup_fdre_C_D)        0.029    11.269    design_1_i/PWM_0/inst/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         11.269    
                         arrival time                          -5.313    
  -------------------------------------------------------------------
                         slack                                  5.955    

Slack (MET) :             5.979ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/B_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp1_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.661ns  (logic 1.491ns (26.338%)  route 4.170ns (73.662%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 11.248 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=206, routed)         1.754    -0.604    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X38Y41         FDCE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDCE (Prop_fdce_C_Q)         0.518    -0.086 r  design_1_i/hsv_to_rgb_0/inst/B_reg[2]/Q
                         net (fo=7, routed)           2.170     2.083    design_1_i/PWM_0/inst/B[2]
    SLICE_X35Y43         LUT6 (Prop_lut6_I0_O)        0.124     2.207 r  design_1_i/PWM_0/inst/counter2_carry_i_3/O
                         net (fo=1, routed)           0.000     2.207    design_1_i/PWM_0/inst/counter2_carry_i_3_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     2.743 r  design_1_i/PWM_0/inst/counter2_carry/CO[2]
                         net (fo=9, routed)           1.081     3.824    design_1_i/PWM_0/inst/counter2
    SLICE_X40Y43         LUT3 (Prop_lut3_I1_O)        0.313     4.137 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          0.920     5.057    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X41Y45         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.579    11.248    design_1_i/PWM_0/inst/clk
    SLICE_X41Y45         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[4]/C
                         clock pessimism              0.303    11.550    
                         clock uncertainty           -0.310    11.241    
    SLICE_X41Y45         FDRE (Setup_fdre_C_CE)      -0.205    11.036    design_1_i/PWM_0/inst/temp1_reg[4]
  -------------------------------------------------------------------
                         required time                         11.036    
                         arrival time                          -5.057    
  -------------------------------------------------------------------
                         slack                                  5.979    

Slack (MET) :             5.979ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/B_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp1_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.661ns  (logic 1.491ns (26.338%)  route 4.170ns (73.662%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.346ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 11.248 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=206, routed)         1.754    -0.604    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X38Y41         FDCE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDCE (Prop_fdce_C_Q)         0.518    -0.086 r  design_1_i/hsv_to_rgb_0/inst/B_reg[2]/Q
                         net (fo=7, routed)           2.170     2.083    design_1_i/PWM_0/inst/B[2]
    SLICE_X35Y43         LUT6 (Prop_lut6_I0_O)        0.124     2.207 r  design_1_i/PWM_0/inst/counter2_carry_i_3/O
                         net (fo=1, routed)           0.000     2.207    design_1_i/PWM_0/inst/counter2_carry_i_3_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     2.743 r  design_1_i/PWM_0/inst/counter2_carry/CO[2]
                         net (fo=9, routed)           1.081     3.824    design_1_i/PWM_0/inst/counter2
    SLICE_X40Y43         LUT3 (Prop_lut3_I1_O)        0.313     4.137 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          0.920     5.057    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X41Y45         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.579    11.248    design_1_i/PWM_0/inst/clk
    SLICE_X41Y45         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[7]/C
                         clock pessimism              0.303    11.550    
                         clock uncertainty           -0.310    11.241    
    SLICE_X41Y45         FDRE (Setup_fdre_C_CE)      -0.205    11.036    design_1_i/PWM_0/inst/temp1_reg[7]
  -------------------------------------------------------------------
                         required time                         11.036    
                         arrival time                          -5.057    
  -------------------------------------------------------------------
                         slack                                  5.979    

Slack (MET) :             6.073ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/B_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp3_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.491ns  (logic 1.491ns (27.152%)  route 4.000ns (72.848%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 11.172 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=206, routed)         1.754    -0.604    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X38Y41         FDCE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDCE (Prop_fdce_C_Q)         0.518    -0.086 r  design_1_i/hsv_to_rgb_0/inst/B_reg[2]/Q
                         net (fo=7, routed)           2.170     2.083    design_1_i/PWM_0/inst/B[2]
    SLICE_X35Y43         LUT6 (Prop_lut6_I0_O)        0.124     2.207 r  design_1_i/PWM_0/inst/counter2_carry_i_3/O
                         net (fo=1, routed)           0.000     2.207    design_1_i/PWM_0/inst/counter2_carry_i_3_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     2.743 r  design_1_i/PWM_0/inst/counter2_carry/CO[2]
                         net (fo=9, routed)           1.081     3.824    design_1_i/PWM_0/inst/counter2
    SLICE_X40Y43         LUT3 (Prop_lut3_I1_O)        0.313     4.137 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          0.750     4.887    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X35Y43         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.503    11.172    design_1_i/PWM_0/inst/clk
    SLICE_X35Y43         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[3]/C
                         clock pessimism              0.303    11.474    
                         clock uncertainty           -0.310    11.165    
    SLICE_X35Y43         FDRE (Setup_fdre_C_CE)      -0.205    10.960    design_1_i/PWM_0/inst/temp3_reg[3]
  -------------------------------------------------------------------
                         required time                         10.960    
                         arrival time                          -4.887    
  -------------------------------------------------------------------
                         slack                                  6.073    

Slack (MET) :             6.073ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/B_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp3_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.491ns  (logic 1.491ns (27.152%)  route 4.000ns (72.848%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 11.172 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=206, routed)         1.754    -0.604    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X38Y41         FDCE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDCE (Prop_fdce_C_Q)         0.518    -0.086 r  design_1_i/hsv_to_rgb_0/inst/B_reg[2]/Q
                         net (fo=7, routed)           2.170     2.083    design_1_i/PWM_0/inst/B[2]
    SLICE_X35Y43         LUT6 (Prop_lut6_I0_O)        0.124     2.207 r  design_1_i/PWM_0/inst/counter2_carry_i_3/O
                         net (fo=1, routed)           0.000     2.207    design_1_i/PWM_0/inst/counter2_carry_i_3_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     2.743 r  design_1_i/PWM_0/inst/counter2_carry/CO[2]
                         net (fo=9, routed)           1.081     3.824    design_1_i/PWM_0/inst/counter2
    SLICE_X40Y43         LUT3 (Prop_lut3_I1_O)        0.313     4.137 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          0.750     4.887    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X35Y43         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.503    11.172    design_1_i/PWM_0/inst/clk
    SLICE_X35Y43         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[4]/C
                         clock pessimism              0.303    11.474    
                         clock uncertainty           -0.310    11.165    
    SLICE_X35Y43         FDRE (Setup_fdre_C_CE)      -0.205    10.960    design_1_i/PWM_0/inst/temp3_reg[4]
  -------------------------------------------------------------------
                         required time                         10.960    
                         arrival time                          -4.887    
  -------------------------------------------------------------------
                         slack                                  6.073    

Slack (MET) :             6.109ns  (required time - arrival time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/B_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp3_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            12.500ns  (clk_out2_design_1_clk_wiz_0_0 rise@12.500ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        5.491ns  (logic 1.491ns (27.152%)  route 4.000ns (72.848%))
  Logic Levels:           3  (CARRY4=1 LUT3=1 LUT6=1)
  Clock Path Skew:        -0.422ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 11.172 - 12.500 ) 
    Source Clock Delay      (SCD):    -0.604ns
    Clock Pessimism Removal (CPR):    0.303ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.492     1.492 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.285     2.777    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.996    -4.219 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.760    -2.459    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.101    -2.358 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=206, routed)         1.754    -0.604    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X38Y41         FDCE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y41         FDCE (Prop_fdce_C_Q)         0.518    -0.086 r  design_1_i/hsv_to_rgb_0/inst/B_reg[2]/Q
                         net (fo=7, routed)           2.170     2.083    design_1_i/PWM_0/inst/B[2]
    SLICE_X35Y43         LUT6 (Prop_lut6_I0_O)        0.124     2.207 r  design_1_i/PWM_0/inst/counter2_carry_i_3/O
                         net (fo=1, routed)           0.000     2.207    design_1_i/PWM_0/inst/counter2_carry_i_3_n_0
    SLICE_X35Y43         CARRY4 (Prop_carry4_S[0]_CO[2])
                                                      0.536     2.743 r  design_1_i/PWM_0/inst/counter2_carry/CO[2]
                         net (fo=9, routed)           1.081     3.824    design_1_i/PWM_0/inst/counter2
    SLICE_X40Y43         LUT3 (Prop_lut3_I1_O)        0.313     4.137 r  design_1_i/PWM_0/inst/temp2[7]_i_1/O
                         net (fo=52, routed)          0.750     4.887    design_1_i/PWM_0/inst/temp2[7]_i_1_n_0
    SLICE_X34Y43         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                     12.500    12.500 r  
    K17                                               0.000    12.500 r  clk_in (IN)
                         net (fo=0)                   0.000    12.500    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         1.421    13.921 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.083    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.105     7.978 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.599     9.577    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091     9.668 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          1.503    11.172    design_1_i/PWM_0/inst/clk
    SLICE_X34Y43         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[0]/C
                         clock pessimism              0.303    11.474    
                         clock uncertainty           -0.310    11.165    
    SLICE_X34Y43         FDRE (Setup_fdre_C_CE)      -0.169    10.996    design_1_i/PWM_0/inst/temp3_reg[0]
  -------------------------------------------------------------------
                         required time                         10.996    
                         arrival time                          -4.887    
  -------------------------------------------------------------------
                         slack                                  6.109    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.086ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/B_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp3_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.141ns (18.852%)  route 0.607ns (81.148%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=206, routed)         0.591    -0.469    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X37Y41         FDCE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDCE (Prop_fdce_C_Q)         0.141    -0.328 r  design_1_i/hsv_to_rgb_0/inst/B_reg[4]/Q
                         net (fo=5, routed)           0.607     0.279    design_1_i/PWM_0/inst/B[4]
    SLICE_X35Y43         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.834    -0.729    design_1_i/PWM_0/inst/clk
    SLICE_X35Y43         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[4]/C
                         clock pessimism              0.552    -0.177    
                         clock uncertainty            0.310     0.133    
    SLICE_X35Y43         FDRE (Hold_fdre_C_D)         0.060     0.193    design_1_i/PWM_0/inst/temp3_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.193    
                         arrival time                           0.279    
  -------------------------------------------------------------------
                         slack                                  0.086    

Slack (MET) :             0.131ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/G_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp2_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.763ns  (logic 0.128ns (16.777%)  route 0.635ns (83.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.320ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=206, routed)         0.593    -0.467    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X40Y40         FDCE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDCE (Prop_fdce_C_Q)         0.128    -0.339 r  design_1_i/hsv_to_rgb_0/inst/G_reg[4]/Q
                         net (fo=6, routed)           0.635     0.296    design_1_i/PWM_0/inst/G[4]
    SLICE_X40Y44         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.863    -0.700    design_1_i/PWM_0/inst/clk
    SLICE_X40Y44         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[4]/C
                         clock pessimism              0.552    -0.148    
                         clock uncertainty            0.310     0.162    
    SLICE_X40Y44         FDRE (Hold_fdre_C_D)         0.003     0.165    design_1_i/PWM_0/inst/temp2_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.165    
                         arrival time                           0.296    
  -------------------------------------------------------------------
                         slack                                  0.131    

Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/B_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp3_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.821ns  (logic 0.141ns (17.183%)  route 0.680ns (82.817%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=206, routed)         0.591    -0.469    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X37Y41         FDCE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y41         FDCE (Prop_fdce_C_Q)         0.141    -0.328 r  design_1_i/hsv_to_rgb_0/inst/B_reg[3]/Q
                         net (fo=6, routed)           0.680     0.351    design_1_i/PWM_0/inst/B[3]
    SLICE_X35Y43         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.834    -0.729    design_1_i/PWM_0/inst/clk
    SLICE_X35Y43         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[3]/C
                         clock pessimism              0.552    -0.177    
                         clock uncertainty            0.310     0.133    
    SLICE_X35Y43         FDRE (Hold_fdre_C_D)         0.058     0.191    design_1_i/PWM_0/inst/temp3_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.191    
                         arrival time                           0.351    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/G_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.917ns  (logic 0.369ns (40.236%)  route 0.548ns (59.764%))
  Logic Levels:           3  (CARRY4=2 LUT5=1)
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=206, routed)         0.593    -0.467    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X41Y40         FDCE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.326 r  design_1_i/hsv_to_rgb_0/inst/G_reg[2]/Q
                         net (fo=6, routed)           0.548     0.222    design_1_i/PWM_0/inst/G[2]
    SLICE_X38Y44         LUT5 (Prop_lut5_I1_O)        0.044     0.266 r  design_1_i/PWM_0/inst/i__carry_i_3__1/O
                         net (fo=1, routed)           0.000     0.266    design_1_i/PWM_0/inst/i__carry_i_3__1_n_0
    SLICE_X38Y44         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.111     0.377 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     0.377    design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry_n_0
    SLICE_X38Y45         CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.073     0.450 r  design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry__0/CO[0]
                         net (fo=1, routed)           0.000     0.450    design_1_i/PWM_0/inst/rgb_led_tri_o0_inferred__0/i__carry__0_n_3
    SLICE_X38Y45         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.861    -0.702    design_1_i/PWM_0/inst/clk
    SLICE_X38Y45         FDRE                                         r  design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]/C
                         clock pessimism              0.552    -0.150    
                         clock uncertainty            0.310     0.160    
    SLICE_X38Y45         FDRE (Hold_fdre_C_D)         0.129     0.289    design_1_i/PWM_0/inst/rgb_led_tri_o_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.289    
                         arrival time                           0.450    
  -------------------------------------------------------------------
                         slack                                  0.161    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/R_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.912ns  (logic 0.141ns (15.456%)  route 0.771ns (84.544%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=206, routed)         0.594    -0.466    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X41Y43         FDCE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y43         FDCE (Prop_fdce_C_Q)         0.141    -0.325 r  design_1_i/hsv_to_rgb_0/inst/R_reg[3]/Q
                         net (fo=6, routed)           0.771     0.446    design_1_i/PWM_0/inst/R[3]
    SLICE_X40Y45         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.863    -0.700    design_1_i/PWM_0/inst/clk
    SLICE_X40Y45         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[3]/C
                         clock pessimism              0.552    -0.148    
                         clock uncertainty            0.310     0.162    
    SLICE_X40Y45         FDRE (Hold_fdre_C_D)         0.072     0.234    design_1_i/PWM_0/inst/temp1_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.234    
                         arrival time                           0.446    
  -------------------------------------------------------------------
                         slack                                  0.212    

Slack (MET) :             0.221ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/R_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp1_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.141ns (15.249%)  route 0.784ns (84.751%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=206, routed)         0.594    -0.466    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X41Y44         FDCE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y44         FDCE (Prop_fdce_C_Q)         0.141    -0.325 r  design_1_i/hsv_to_rgb_0/inst/R_reg[5]/Q
                         net (fo=5, routed)           0.784     0.458    design_1_i/PWM_0/inst/R[5]
    SLICE_X40Y45         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.863    -0.700    design_1_i/PWM_0/inst/clk
    SLICE_X40Y45         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[5]/C
                         clock pessimism              0.552    -0.148    
                         clock uncertainty            0.310     0.162    
    SLICE_X40Y45         FDRE (Hold_fdre_C_D)         0.075     0.237    design_1_i/PWM_0/inst/temp1_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.237    
                         arrival time                           0.458    
  -------------------------------------------------------------------
                         slack                                  0.221    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/R_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp1_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.925ns  (logic 0.164ns (17.738%)  route 0.761ns (82.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.319ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.700ns
    Source Clock Delay      (SCD):    -0.466ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=206, routed)         0.594    -0.466    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X42Y45         FDCE                                         r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y45         FDCE (Prop_fdce_C_Q)         0.164    -0.302 r  design_1_i/hsv_to_rgb_0/inst/R_reg[6]/Q
                         net (fo=5, routed)           0.761     0.458    design_1_i/PWM_0/inst/R[6]
    SLICE_X40Y45         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.863    -0.700    design_1_i/PWM_0/inst/clk
    SLICE_X40Y45         FDRE                                         r  design_1_i/PWM_0/inst/temp1_reg[6]/C
                         clock pessimism              0.552    -0.148    
                         clock uncertainty            0.310     0.162    
    SLICE_X40Y45         FDRE (Hold_fdre_C_D)         0.071     0.233    design_1_i/PWM_0/inst/temp1_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.233    
                         arrival time                           0.458    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/G_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp2_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.141ns (15.571%)  route 0.765ns (84.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=206, routed)         0.593    -0.467    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X40Y40         FDCE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.326 r  design_1_i/hsv_to_rgb_0/inst/G_reg[3]/Q
                         net (fo=6, routed)           0.765     0.438    design_1_i/PWM_0/inst/G[3]
    SLICE_X38Y44         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.861    -0.702    design_1_i/PWM_0/inst/clk
    SLICE_X38Y44         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[3]/C
                         clock pessimism              0.552    -0.150    
                         clock uncertainty            0.310     0.160    
    SLICE_X38Y44         FDRE (Hold_fdre_C_D)         0.052     0.212    design_1_i/PWM_0/inst/temp2_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.212    
                         arrival time                           0.438    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/G_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp2_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.928ns  (logic 0.141ns (15.197%)  route 0.787ns (84.803%))
  Logic Levels:           0  
  Clock Path Skew:        0.318ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.702ns
    Source Clock Delay      (SCD):    -0.467ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=206, routed)         0.593    -0.467    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X40Y40         FDCE                                         r  design_1_i/hsv_to_rgb_0/inst/G_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y40         FDCE (Prop_fdce_C_Q)         0.141    -0.326 r  design_1_i/hsv_to_rgb_0/inst/G_reg[7]/Q
                         net (fo=5, routed)           0.787     0.460    design_1_i/PWM_0/inst/G[7]
    SLICE_X39Y44         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.861    -0.702    design_1_i/PWM_0/inst/clk
    SLICE_X39Y44         FDRE                                         r  design_1_i/PWM_0/inst/temp2_reg[7]/C
                         clock pessimism              0.552    -0.150    
                         clock uncertainty            0.310     0.160    
    SLICE_X39Y44         FDRE (Hold_fdre_C_D)         0.072     0.232    design_1_i/PWM_0/inst/temp2_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.232    
                         arrival time                           0.460    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.242ns  (arrival time - required time)
  Source:                 design_1_i/hsv_to_rgb_0/inst/B_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_design_1_clk_wiz_0_0  {rise@0.000ns fall@50.000ns period=100.000ns})
  Destination:            design_1_i/PWM_0/inst/temp3_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_design_1_clk_wiz_0_0  {rise@0.000ns fall@6.250ns period=12.500ns})
  Path Group:             clk_out2_design_1_clk_wiz_0_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_design_1_clk_wiz_0_0 rise@0.000ns - clk_out1_design_1_clk_wiz_0_0 rise@0.000ns)
  Data Path Delay:        0.932ns  (logic 0.141ns (15.136%)  route 0.791ns (84.864%))
  Logic Levels:           0  
  Clock Path Skew:        0.293ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.729ns
    Source Clock Delay      (SCD):    -0.469ns
    Clock Pessimism Removal (CPR):    -0.552ns
  Clock Uncertainty:      0.310ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.373ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.259     0.259 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.700    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.268    -1.568 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.482    -1.086    design_1_i/clk_wiz_0/inst/clk_out1_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.060 r  design_1_i/clk_wiz_0/inst/clkout1_buf/O
                         net (fo=206, routed)         0.591    -0.469    design_1_i/hsv_to_rgb_0/inst/clk
    SLICE_X36Y41         FDCE                                         r  design_1_i/hsv_to_rgb_0/inst/B_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y41         FDCE (Prop_fdce_C_Q)         0.141    -0.328 r  design_1_i/hsv_to_rgb_0/inst/B_reg[0]/Q
                         net (fo=6, routed)           0.791     0.462    design_1_i/PWM_0/inst/B[0]
    SLICE_X34Y43         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_design_1_clk_wiz_0_0 rise edge)
                                                      0.000     0.000 r  
    K17                                               0.000     0.000 r  clk_in (IN)
                         net (fo=0)                   0.000     0.000    design_1_i/clk_wiz_0/inst/clk_in1
    K17                  IBUF (Prop_ibuf_I_O)         0.447     0.447 r  design_1_i/clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.927    design_1_i/clk_wiz_0/inst/clk_in1_design_1_clk_wiz_0_0
    MMCME2_ADV_X0Y1      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.047    -2.120 r  design_1_i/clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.528    -1.592    design_1_i/clk_wiz_0/inst/clk_out2_design_1_clk_wiz_0_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.563 r  design_1_i/clk_wiz_0/inst/clkout2_buf/O
                         net (fo=36, routed)          0.834    -0.729    design_1_i/PWM_0/inst/clk
    SLICE_X34Y43         FDRE                                         r  design_1_i/PWM_0/inst/temp3_reg[0]/C
                         clock pessimism              0.552    -0.177    
                         clock uncertainty            0.310     0.133    
    SLICE_X34Y43         FDRE (Hold_fdre_C_D)         0.087     0.220    design_1_i/PWM_0/inst/temp3_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.220    
                         arrival time                           0.462    
  -------------------------------------------------------------------
                         slack                                  0.242    





