\doxysection{Data Structures}
Here are the data structures with brief descriptions\+:\begin{DoxyCompactList}
\item\contentsline{section}{\mbox{\hyperlink{struct____DMA__HandleTypeDef}{\+\_\+\+\_\+\+DMA\+\_\+\+Handle\+Type\+Def}} \\*DMA handle Structure definition }{\pageref{struct____DMA__HandleTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct____I2C__HandleTypeDef}{\+\_\+\+\_\+\+I2\+C\+\_\+\+Handle\+Type\+Def}} }{\pageref{struct____I2C__HandleTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct____iar__u32}{\+\_\+\+\_\+iar\+\_\+u32}} }{\pageref{struct____iar__u32}}{}
\item\contentsline{section}{\mbox{\hyperlink{struct____UART__HandleTypeDef}{\+\_\+\+\_\+\+UART\+\_\+\+Handle\+Type\+Def}} \\*UART handle Structure definition }{\pageref{struct____UART__HandleTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structADC__Common__TypeDef}{ADC\+\_\+\+Common\+\_\+\+Type\+Def}} }{\pageref{structADC__Common__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structADC__TypeDef}{ADC\+\_\+\+Type\+Def}} \\*Analog to Digital Converter }{\pageref{structADC__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structAES__TypeDef}{AES\+\_\+\+Type\+Def}} \\*AES hardware accelerator }{\pageref{structAES__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionAPSR__Type}{APSR\+\_\+\+Type}} \\*Union type to access the Application Program Status Register (APSR) }{\pageref{unionAPSR__Type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structARM__MPU__Region__t}{ARM\+\_\+\+MPU\+\_\+\+Region\+\_\+t}} }{\pageref{structARM__MPU__Region__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structbitwise__t}{bitwise\+\_\+t}} }{\pageref{structbitwise__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structCOMP__Common__TypeDef}{COMP\+\_\+\+Common\+\_\+\+Type\+Def}} }{\pageref{structCOMP__Common__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structCOMP__TypeDef}{COMP\+\_\+\+Type\+Def}} \\*Comparator }{\pageref{structCOMP__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionCONTROL__Type}{CONTROL\+\_\+\+Type}} \\*Union type to access the Control Registers (CONTROL) }{\pageref{unionCONTROL__Type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structCoreDebug__Type}{Core\+Debug\+\_\+\+Type}} \\*Structure type to access the Core Debug Register (Core\+Debug) }{\pageref{structCoreDebug__Type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structCRC__HandleTypeDef}{CRC\+\_\+\+Handle\+Type\+Def}} \\*CRC Handle Structure definition }{\pageref{structCRC__HandleTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structCRC__InitTypeDef}{CRC\+\_\+\+Init\+Type\+Def}} \\*CRC Init Structure definition }{\pageref{structCRC__InitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structCRC__TypeDef}{CRC\+\_\+\+Type\+Def}} \\*CRC calculation unit }{\pageref{structCRC__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structCUSTOM__MOTION__SENSOR__Axes__t}{CUSTOM\+\_\+\+MOTION\+\_\+\+SENSOR\+\_\+\+Axes\+\_\+t}} }{\pageref{structCUSTOM__MOTION__SENSOR__Axes__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structCUSTOM__MOTION__SENSOR__AxesRaw__t}{CUSTOM\+\_\+\+MOTION\+\_\+\+SENSOR\+\_\+\+Axes\+Raw\+\_\+t}} }{\pageref{structCUSTOM__MOTION__SENSOR__AxesRaw__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structCUSTOM__MOTION__SENSOR__Capabilities__t}{CUSTOM\+\_\+\+MOTION\+\_\+\+SENSOR\+\_\+\+Capabilities\+\_\+t}} }{\pageref{structCUSTOM__MOTION__SENSOR__Capabilities__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structCUSTOM__MOTION__SENSOR__Ctx__t}{CUSTOM\+\_\+\+MOTION\+\_\+\+SENSOR\+\_\+\+Ctx\+\_\+t}} }{\pageref{structCUSTOM__MOTION__SENSOR__Ctx__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structCUSTOM__MOTION__SENSOR__Event__Status__t}{CUSTOM\+\_\+\+MOTION\+\_\+\+SENSOR\+\_\+\+Event\+\_\+\+Status\+\_\+t}} }{\pageref{structCUSTOM__MOTION__SENSOR__Event__Status__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structDAC__TypeDef}{DAC\+\_\+\+Type\+Def}} \\*Digital to Analog Converter }{\pageref{structDAC__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structDBGMCU__TypeDef}{DBGMCU\+\_\+\+Type\+Def}} \\*Debug MCU }{\pageref{structDBGMCU__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structdisplayFloatToInt__s}{display\+Float\+To\+Int\+\_\+s}} }{\pageref{structdisplayFloatToInt__s}}{}
\item\contentsline{section}{\mbox{\hyperlink{structDMA__Channel__TypeDef}{DMA\+\_\+\+Channel\+\_\+\+Type\+Def}} \\*DMA Controller }{\pageref{structDMA__Channel__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structDMA__InitTypeDef}{DMA\+\_\+\+Init\+Type\+Def}} \\*DMA Configuration Structure definition }{\pageref{structDMA__InitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structDMA__TypeDef}{DMA\+\_\+\+Type\+Def}} }{\pageref{structDMA__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structDMAMUX__Channel__TypeDef}{DMAMUX\+\_\+\+Channel\+\_\+\+Type\+Def}} \\*DMA Multiplexer }{\pageref{structDMAMUX__Channel__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structDMAMUX__ChannelStatus__TypeDef}{DMAMUX\+\_\+\+Channel\+Status\+\_\+\+Type\+Def}} }{\pageref{structDMAMUX__ChannelStatus__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structDMAMUX__RequestGen__TypeDef}{DMAMUX\+\_\+\+Request\+Gen\+\_\+\+Type\+Def}} }{\pageref{structDMAMUX__RequestGen__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structDMAMUX__RequestGenStatus__TypeDef}{DMAMUX\+\_\+\+Request\+Gen\+Status\+\_\+\+Type\+Def}} }{\pageref{structDMAMUX__RequestGenStatus__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structDWT__Type}{DWT\+\_\+\+Type}} \\*Structure type to access the Data Watchpoint and Trace Register (DWT) }{\pageref{structDWT__Type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structEXTI__ConfigTypeDef}{EXTI\+\_\+\+Config\+Type\+Def}} \\*EXTI Configuration structure definition }{\pageref{structEXTI__ConfigTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structEXTI__HandleTypeDef}{EXTI\+\_\+\+Handle\+Type\+Def}} \\*EXTI Handle structure definition }{\pageref{structEXTI__HandleTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structEXTI__TypeDef}{EXTI\+\_\+\+Type\+Def}} \\*Async Interrupts and Events Controller }{\pageref{structEXTI__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structFLASH__EraseInitTypeDef}{FLASH\+\_\+\+Erase\+Init\+Type\+Def}} \\*FLASH Erase structure definition }{\pageref{structFLASH__EraseInitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structFLASH__OBProgramInitTypeDef}{FLASH\+\_\+\+OBProgram\+Init\+Type\+Def}} \\*FLASH Option Bytes Program structure definition }{\pageref{structFLASH__OBProgramInitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structFLASH__ProcessTypeDef}{FLASH\+\_\+\+Process\+Type\+Def}} \\*FLASH handle Structure definition }{\pageref{structFLASH__ProcessTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structFLASH__TypeDef}{FLASH\+\_\+\+Type\+Def}} \\*FLASH Registers }{\pageref{structFLASH__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structFPU__Type}{FPU\+\_\+\+Type}} \\*Structure type to access the Floating Point Unit (FPU) }{\pageref{structFPU__Type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structGPIO__InitTypeDef}{GPIO\+\_\+\+Init\+Type\+Def}} \\*GPIO Init structure definition }{\pageref{structGPIO__InitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structGPIO__TypeDef}{GPIO\+\_\+\+Type\+Def}} \\*General Purpose I/O }{\pageref{structGPIO__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structGTZC__TZIC__TypeDef}{GTZC\+\_\+\+TZIC\+\_\+\+Type\+Def}} }{\pageref{structGTZC__TZIC__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structGTZC__TZSC__TypeDef}{GTZC\+\_\+\+TZSC\+\_\+\+Type\+Def}} \\*Global Security Controller }{\pageref{structGTZC__TZSC__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structHAL__DMA__MuxRequestGeneratorConfigTypeDef}{HAL\+\_\+\+DMA\+\_\+\+Mux\+Request\+Generator\+Config\+Type\+Def}} \\*HAL DMAMUX request generator parameters structure definition }{\pageref{structHAL__DMA__MuxRequestGeneratorConfigTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structHAL__DMA__MuxSyncConfigTypeDef}{HAL\+\_\+\+DMA\+\_\+\+Mux\+Sync\+Config\+Type\+Def}} \\*HAL DMAMUX Synchronization configuration structure definition }{\pageref{structHAL__DMA__MuxSyncConfigTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structHSEM__Common__TypeDef}{HSEM\+\_\+\+Common\+\_\+\+Type\+Def}} }{\pageref{structHSEM__Common__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structHSEM__TypeDef}{HSEM\+\_\+\+Type\+Def}} \\*HW Semaphore HSEM }{\pageref{structHSEM__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structI2C__InitTypeDef}{I2\+C\+\_\+\+Init\+Type\+Def}} }{\pageref{structI2C__InitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structI2C__TypeDef}{I2\+C\+\_\+\+Type\+Def}} \\*Inter-\/integrated Circuit Interface }{\pageref{structI2C__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structIPCC__CommonTypeDef}{IPCC\+\_\+\+Common\+Type\+Def}} }{\pageref{structIPCC__CommonTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structIPCC__TypeDef}{IPCC\+\_\+\+Type\+Def}} \\*Inter-\/\+Processor Communication }{\pageref{structIPCC__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionIPSR__Type}{IPSR\+\_\+\+Type}} \\*Union type to access the Interrupt Program Status Register (IPSR) }{\pageref{unionIPSR__Type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structITM__Type}{ITM\+\_\+\+Type}} \\*Structure type to access the Instrumentation Trace Macrocell Register (ITM) }{\pageref{structITM__Type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structIWDG__TypeDef}{IWDG\+\_\+\+Type\+Def}} \\*Independent WATCHDOG }{\pageref{structIWDG__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structLL__UTILS__ClkInitTypeDef}{LL\+\_\+\+UTILS\+\_\+\+Clk\+Init\+Type\+Def}} \\*UTILS System, AHB and APB buses clock configuration structure definition }{\pageref{structLL__UTILS__ClkInitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structLL__UTILS__PLLInitTypeDef}{LL\+\_\+\+UTILS\+\_\+\+PLLInit\+Type\+Def}} \\*UTILS PLL structure definition }{\pageref{structLL__UTILS__PLLInitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structLPTIM__TypeDef}{LPTIM\+\_\+\+Type\+Def}} \\*LPTIMER }{\pageref{structLPTIM__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structLSM6DSOX__ACC__Drv__t}{LSM6\+DSOX\+\_\+\+ACC\+\_\+\+Drv\+\_\+t}} }{\pageref{structLSM6DSOX__ACC__Drv__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__all__int__src__t}{lsm6dsox\+\_\+all\+\_\+int\+\_\+src\+\_\+t}} }{\pageref{structlsm6dsox__all__int__src__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__all__sources__t}{lsm6dsox\+\_\+all\+\_\+sources\+\_\+t}} }{\pageref{structlsm6dsox__all__sources__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structLSM6DSOX__Axes__t}{LSM6\+DSOX\+\_\+\+Axes\+\_\+t}} }{\pageref{structLSM6DSOX__Axes__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structLSM6DSOX__AxesRaw__t}{LSM6\+DSOX\+\_\+\+Axes\+Raw\+\_\+t}} }{\pageref{structLSM6DSOX__AxesRaw__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionlsm6dsox__axis1bit16__t}{lsm6dsox\+\_\+axis1bit16\+\_\+t}} }{\pageref{unionlsm6dsox__axis1bit16__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionlsm6dsox__axis1bit32__t}{lsm6dsox\+\_\+axis1bit32\+\_\+t}} }{\pageref{unionlsm6dsox__axis1bit32__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionlsm6dsox__axis3bit16__t}{lsm6dsox\+\_\+axis3bit16\+\_\+t}} }{\pageref{unionlsm6dsox__axis3bit16__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionlsm6dsox__axis3bit32__t}{lsm6dsox\+\_\+axis3bit32\+\_\+t}} }{\pageref{unionlsm6dsox__axis3bit32__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__bus__mode__t}{lsm6dsox\+\_\+bus\+\_\+mode\+\_\+t}} }{\pageref{structlsm6dsox__bus__mode__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structLSM6DSOX__Capabilities__t}{LSM6\+DSOX\+\_\+\+Capabilities\+\_\+t}} }{\pageref{structLSM6DSOX__Capabilities__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structLSM6DSOX__CommonDrv__t}{LSM6\+DSOX\+\_\+\+Common\+Drv\+\_\+t}} }{\pageref{structLSM6DSOX__CommonDrv__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__counter__bdr__reg1__t}{lsm6dsox\+\_\+counter\+\_\+bdr\+\_\+reg1\+\_\+t}} }{\pageref{structlsm6dsox__counter__bdr__reg1__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__counter__bdr__reg2__t}{lsm6dsox\+\_\+counter\+\_\+bdr\+\_\+reg2\+\_\+t}} }{\pageref{structlsm6dsox__counter__bdr__reg2__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__ctrl10__c__t}{lsm6dsox\+\_\+ctrl10\+\_\+c\+\_\+t}} }{\pageref{structlsm6dsox__ctrl10__c__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__ctrl1__xl__t}{lsm6dsox\+\_\+ctrl1\+\_\+xl\+\_\+t}} }{\pageref{structlsm6dsox__ctrl1__xl__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__ctrl2__g__t}{lsm6dsox\+\_\+ctrl2\+\_\+g\+\_\+t}} }{\pageref{structlsm6dsox__ctrl2__g__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__ctrl3__c__t}{lsm6dsox\+\_\+ctrl3\+\_\+c\+\_\+t}} }{\pageref{structlsm6dsox__ctrl3__c__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__ctrl4__c__t}{lsm6dsox\+\_\+ctrl4\+\_\+c\+\_\+t}} }{\pageref{structlsm6dsox__ctrl4__c__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__ctrl5__c__t}{lsm6dsox\+\_\+ctrl5\+\_\+c\+\_\+t}} }{\pageref{structlsm6dsox__ctrl5__c__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__ctrl6__c__t}{lsm6dsox\+\_\+ctrl6\+\_\+c\+\_\+t}} }{\pageref{structlsm6dsox__ctrl6__c__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__ctrl7__g__t}{lsm6dsox\+\_\+ctrl7\+\_\+g\+\_\+t}} }{\pageref{structlsm6dsox__ctrl7__g__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__ctrl8__xl__t}{lsm6dsox\+\_\+ctrl8\+\_\+xl\+\_\+t}} }{\pageref{structlsm6dsox__ctrl8__xl__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__ctrl9__xl__t}{lsm6dsox\+\_\+ctrl9\+\_\+xl\+\_\+t}} }{\pageref{structlsm6dsox__ctrl9__xl__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__d6d__src__t}{lsm6dsox\+\_\+d6d\+\_\+src\+\_\+t}} }{\pageref{structlsm6dsox__d6d__src__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__data__t}{lsm6dsox\+\_\+data\+\_\+t}} }{\pageref{structlsm6dsox__data__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__datawrite__slv0__t}{lsm6dsox\+\_\+datawrite\+\_\+slv0\+\_\+t}} }{\pageref{structlsm6dsox__datawrite__slv0__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__dev__cal__t}{lsm6dsox\+\_\+dev\+\_\+cal\+\_\+t}} }{\pageref{structlsm6dsox__dev__cal__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__emb__fsm__enable__t}{lsm6dsox\+\_\+emb\+\_\+fsm\+\_\+enable\+\_\+t}} }{\pageref{structlsm6dsox__emb__fsm__enable__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__emb__func__en__a__t}{lsm6dsox\+\_\+emb\+\_\+func\+\_\+en\+\_\+a\+\_\+t}} }{\pageref{structlsm6dsox__emb__func__en__a__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__emb__func__en__b__t}{lsm6dsox\+\_\+emb\+\_\+func\+\_\+en\+\_\+b\+\_\+t}} }{\pageref{structlsm6dsox__emb__func__en__b__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__emb__func__fifo__cfg__t}{lsm6dsox\+\_\+emb\+\_\+func\+\_\+fifo\+\_\+cfg\+\_\+t}} }{\pageref{structlsm6dsox__emb__func__fifo__cfg__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__emb__func__init__a__t}{lsm6dsox\+\_\+emb\+\_\+func\+\_\+init\+\_\+a\+\_\+t}} }{\pageref{structlsm6dsox__emb__func__init__a__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__emb__func__init__b__t}{lsm6dsox\+\_\+emb\+\_\+func\+\_\+init\+\_\+b\+\_\+t}} }{\pageref{structlsm6dsox__emb__func__init__b__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__emb__func__int1__t}{lsm6dsox\+\_\+emb\+\_\+func\+\_\+int1\+\_\+t}} }{\pageref{structlsm6dsox__emb__func__int1__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__emb__func__int2__t}{lsm6dsox\+\_\+emb\+\_\+func\+\_\+int2\+\_\+t}} }{\pageref{structlsm6dsox__emb__func__int2__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__emb__func__odr__cfg__b__t}{lsm6dsox\+\_\+emb\+\_\+func\+\_\+odr\+\_\+cfg\+\_\+b\+\_\+t}} }{\pageref{structlsm6dsox__emb__func__odr__cfg__b__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__emb__func__odr__cfg__c__t}{lsm6dsox\+\_\+emb\+\_\+func\+\_\+odr\+\_\+cfg\+\_\+c\+\_\+t}} }{\pageref{structlsm6dsox__emb__func__odr__cfg__c__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__emb__func__src__t}{lsm6dsox\+\_\+emb\+\_\+func\+\_\+src\+\_\+t}} }{\pageref{structlsm6dsox__emb__func__src__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__emb__func__status__mainpage__t}{lsm6dsox\+\_\+emb\+\_\+func\+\_\+status\+\_\+mainpage\+\_\+t}} }{\pageref{structlsm6dsox__emb__func__status__mainpage__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__emb__func__status__t}{lsm6dsox\+\_\+emb\+\_\+func\+\_\+status\+\_\+t}} }{\pageref{structlsm6dsox__emb__func__status__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__emb__sens__t}{lsm6dsox\+\_\+emb\+\_\+sens\+\_\+t}} }{\pageref{structlsm6dsox__emb__sens__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__emb__sh__read__t}{lsm6dsox\+\_\+emb\+\_\+sh\+\_\+read\+\_\+t}} }{\pageref{structlsm6dsox__emb__sh__read__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structLSM6DSOX__Event__Status__t}{LSM6\+DSOX\+\_\+\+Event\+\_\+\+Status\+\_\+t}} }{\pageref{structLSM6DSOX__Event__Status__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__fifo__ctrl1__t}{lsm6dsox\+\_\+fifo\+\_\+ctrl1\+\_\+t}} }{\pageref{structlsm6dsox__fifo__ctrl1__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__fifo__ctrl2__t}{lsm6dsox\+\_\+fifo\+\_\+ctrl2\+\_\+t}} }{\pageref{structlsm6dsox__fifo__ctrl2__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__fifo__ctrl3__t}{lsm6dsox\+\_\+fifo\+\_\+ctrl3\+\_\+t}} }{\pageref{structlsm6dsox__fifo__ctrl3__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__fifo__ctrl4__t}{lsm6dsox\+\_\+fifo\+\_\+ctrl4\+\_\+t}} }{\pageref{structlsm6dsox__fifo__ctrl4__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__fifo__data__out__tag__t}{lsm6dsox\+\_\+fifo\+\_\+data\+\_\+out\+\_\+tag\+\_\+t}} }{\pageref{structlsm6dsox__fifo__data__out__tag__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__fifo__status1__t}{lsm6dsox\+\_\+fifo\+\_\+status1\+\_\+t}} }{\pageref{structlsm6dsox__fifo__status1__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__fifo__status2__t}{lsm6dsox\+\_\+fifo\+\_\+status2\+\_\+t}} }{\pageref{structlsm6dsox__fifo__status2__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__free__fall__t}{lsm6dsox\+\_\+free\+\_\+fall\+\_\+t}} }{\pageref{structlsm6dsox__free__fall__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__fsm__enable__a__t}{lsm6dsox\+\_\+fsm\+\_\+enable\+\_\+a\+\_\+t}} }{\pageref{structlsm6dsox__fsm__enable__a__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__fsm__enable__b__t}{lsm6dsox\+\_\+fsm\+\_\+enable\+\_\+b\+\_\+t}} }{\pageref{structlsm6dsox__fsm__enable__b__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__fsm__int1__a__t}{lsm6dsox\+\_\+fsm\+\_\+int1\+\_\+a\+\_\+t}} }{\pageref{structlsm6dsox__fsm__int1__a__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__fsm__int1__b__t}{lsm6dsox\+\_\+fsm\+\_\+int1\+\_\+b\+\_\+t}} }{\pageref{structlsm6dsox__fsm__int1__b__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__fsm__int2__a__t}{lsm6dsox\+\_\+fsm\+\_\+int2\+\_\+a\+\_\+t}} }{\pageref{structlsm6dsox__fsm__int2__a__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__fsm__int2__b__t}{lsm6dsox\+\_\+fsm\+\_\+int2\+\_\+b\+\_\+t}} }{\pageref{structlsm6dsox__fsm__int2__b__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__fsm__long__counter__clear__t}{lsm6dsox\+\_\+fsm\+\_\+long\+\_\+counter\+\_\+clear\+\_\+t}} }{\pageref{structlsm6dsox__fsm__long__counter__clear__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__fsm__out__t}{lsm6dsox\+\_\+fsm\+\_\+out\+\_\+t}} }{\pageref{structlsm6dsox__fsm__out__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__fsm__outs10__t}{lsm6dsox\+\_\+fsm\+\_\+outs10\+\_\+t}} }{\pageref{structlsm6dsox__fsm__outs10__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__fsm__outs11__t}{lsm6dsox\+\_\+fsm\+\_\+outs11\+\_\+t}} }{\pageref{structlsm6dsox__fsm__outs11__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__fsm__outs12__t}{lsm6dsox\+\_\+fsm\+\_\+outs12\+\_\+t}} }{\pageref{structlsm6dsox__fsm__outs12__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__fsm__outs13__t}{lsm6dsox\+\_\+fsm\+\_\+outs13\+\_\+t}} }{\pageref{structlsm6dsox__fsm__outs13__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__fsm__outs14__t}{lsm6dsox\+\_\+fsm\+\_\+outs14\+\_\+t}} }{\pageref{structlsm6dsox__fsm__outs14__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__fsm__outs15__t}{lsm6dsox\+\_\+fsm\+\_\+outs15\+\_\+t}} }{\pageref{structlsm6dsox__fsm__outs15__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__fsm__outs16__t}{lsm6dsox\+\_\+fsm\+\_\+outs16\+\_\+t}} }{\pageref{structlsm6dsox__fsm__outs16__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__fsm__outs1__t}{lsm6dsox\+\_\+fsm\+\_\+outs1\+\_\+t}} }{\pageref{structlsm6dsox__fsm__outs1__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__fsm__outs2__t}{lsm6dsox\+\_\+fsm\+\_\+outs2\+\_\+t}} }{\pageref{structlsm6dsox__fsm__outs2__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__fsm__outs3__t}{lsm6dsox\+\_\+fsm\+\_\+outs3\+\_\+t}} }{\pageref{structlsm6dsox__fsm__outs3__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__fsm__outs4__t}{lsm6dsox\+\_\+fsm\+\_\+outs4\+\_\+t}} }{\pageref{structlsm6dsox__fsm__outs4__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__fsm__outs5__t}{lsm6dsox\+\_\+fsm\+\_\+outs5\+\_\+t}} }{\pageref{structlsm6dsox__fsm__outs5__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__fsm__outs6__t}{lsm6dsox\+\_\+fsm\+\_\+outs6\+\_\+t}} }{\pageref{structlsm6dsox__fsm__outs6__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__fsm__outs7__t}{lsm6dsox\+\_\+fsm\+\_\+outs7\+\_\+t}} }{\pageref{structlsm6dsox__fsm__outs7__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__fsm__outs8__t}{lsm6dsox\+\_\+fsm\+\_\+outs8\+\_\+t}} }{\pageref{structlsm6dsox__fsm__outs8__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__fsm__outs9__t}{lsm6dsox\+\_\+fsm\+\_\+outs9\+\_\+t}} }{\pageref{structlsm6dsox__fsm__outs9__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__fsm__status__a__mainpage__t}{lsm6dsox\+\_\+fsm\+\_\+status\+\_\+a\+\_\+mainpage\+\_\+t}} }{\pageref{structlsm6dsox__fsm__status__a__mainpage__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__fsm__status__a__t}{lsm6dsox\+\_\+fsm\+\_\+status\+\_\+a\+\_\+t}} }{\pageref{structlsm6dsox__fsm__status__a__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__fsm__status__b__mainpage__t}{lsm6dsox\+\_\+fsm\+\_\+status\+\_\+b\+\_\+mainpage\+\_\+t}} }{\pageref{structlsm6dsox__fsm__status__b__mainpage__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__fsm__status__b__t}{lsm6dsox\+\_\+fsm\+\_\+status\+\_\+b\+\_\+t}} }{\pageref{structlsm6dsox__fsm__status__b__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__func__cfg__access__t}{lsm6dsox\+\_\+func\+\_\+cfg\+\_\+access\+\_\+t}} }{\pageref{structlsm6dsox__func__cfg__access__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structLSM6DSOX__GYRO__Drv__t}{LSM6\+DSOX\+\_\+\+GYRO\+\_\+\+Drv\+\_\+t}} }{\pageref{structLSM6DSOX__GYRO__Drv__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__i3c__bus__avb__t}{lsm6dsox\+\_\+i3c\+\_\+bus\+\_\+avb\+\_\+t}} }{\pageref{structlsm6dsox__i3c__bus__avb__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__id__t}{lsm6dsox\+\_\+id\+\_\+t}} }{\pageref{structlsm6dsox__id__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__int1__ctrl__t}{lsm6dsox\+\_\+int1\+\_\+ctrl\+\_\+t}} }{\pageref{structlsm6dsox__int1__ctrl__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__int2__ctrl__t}{lsm6dsox\+\_\+int2\+\_\+ctrl\+\_\+t}} }{\pageref{structlsm6dsox__int2__ctrl__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__int__dur2__t}{lsm6dsox\+\_\+int\+\_\+dur2\+\_\+t}} }{\pageref{structlsm6dsox__int__dur2__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__int__mode__t}{lsm6dsox\+\_\+int\+\_\+mode\+\_\+t}} }{\pageref{structlsm6dsox__int__mode__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__internal__freq__fine__t}{lsm6dsox\+\_\+internal\+\_\+freq\+\_\+fine\+\_\+t}} }{\pageref{structlsm6dsox__internal__freq__fine__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structLSM6DSOX__IO__t}{LSM6\+DSOX\+\_\+\+IO\+\_\+t}} }{\pageref{structLSM6DSOX__IO__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__mag__cfg__a__t}{lsm6dsox\+\_\+mag\+\_\+cfg\+\_\+a\+\_\+t}} }{\pageref{structlsm6dsox__mag__cfg__a__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__mag__cfg__b__t}{lsm6dsox\+\_\+mag\+\_\+cfg\+\_\+b\+\_\+t}} }{\pageref{structlsm6dsox__mag__cfg__b__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__master__config__t}{lsm6dsox\+\_\+master\+\_\+config\+\_\+t}} }{\pageref{structlsm6dsox__master__config__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__md1__cfg__t}{lsm6dsox\+\_\+md1\+\_\+cfg\+\_\+t}} }{\pageref{structlsm6dsox__md1__cfg__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__md2__cfg__t}{lsm6dsox\+\_\+md2\+\_\+cfg\+\_\+t}} }{\pageref{structlsm6dsox__md2__cfg__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__md__t}{lsm6dsox\+\_\+md\+\_\+t}} }{\pageref{structlsm6dsox__md__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__mlc__int1__t}{lsm6dsox\+\_\+mlc\+\_\+int1\+\_\+t}} }{\pageref{structlsm6dsox__mlc__int1__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__mlc__int2__t}{lsm6dsox\+\_\+mlc\+\_\+int2\+\_\+t}} }{\pageref{structlsm6dsox__mlc__int2__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__mlc__status__mainpage__t}{lsm6dsox\+\_\+mlc\+\_\+status\+\_\+mainpage\+\_\+t}} }{\pageref{structlsm6dsox__mlc__status__mainpage__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__mlc__status__t}{lsm6dsox\+\_\+mlc\+\_\+status\+\_\+t}} }{\pageref{structlsm6dsox__mlc__status__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structLSM6DSOX__Object__t}{LSM6\+DSOX\+\_\+\+Object\+\_\+t}} }{\pageref{structLSM6DSOX__Object__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__page__address__t}{lsm6dsox\+\_\+page\+\_\+address\+\_\+t}} }{\pageref{structlsm6dsox__page__address__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__page__rw__t}{lsm6dsox\+\_\+page\+\_\+rw\+\_\+t}} }{\pageref{structlsm6dsox__page__rw__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__page__sel__t}{lsm6dsox\+\_\+page\+\_\+sel\+\_\+t}} }{\pageref{structlsm6dsox__page__sel__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__page__value__t}{lsm6dsox\+\_\+page\+\_\+value\+\_\+t}} }{\pageref{structlsm6dsox__page__value__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__pedo__cmd__reg__t}{lsm6dsox\+\_\+pedo\+\_\+cmd\+\_\+reg\+\_\+t}} }{\pageref{structlsm6dsox__pedo__cmd__reg__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__pin__conf__t}{lsm6dsox\+\_\+pin\+\_\+conf\+\_\+t}} }{\pageref{structlsm6dsox__pin__conf__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__pin__ctrl__t}{lsm6dsox\+\_\+pin\+\_\+ctrl\+\_\+t}} }{\pageref{structlsm6dsox__pin__ctrl__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__pin__int1__route__t}{lsm6dsox\+\_\+pin\+\_\+int1\+\_\+route\+\_\+t}} }{\pageref{structlsm6dsox__pin__int1__route__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__pin__int2__route__t}{lsm6dsox\+\_\+pin\+\_\+int2\+\_\+route\+\_\+t}} }{\pageref{structlsm6dsox__pin__int2__route__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionlsm6dsox__reg__t}{lsm6dsox\+\_\+reg\+\_\+t}} }{\pageref{unionlsm6dsox__reg__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__s4s__dt__reg__t}{lsm6dsox\+\_\+s4s\+\_\+dt\+\_\+reg\+\_\+t}} }{\pageref{structlsm6dsox__s4s__dt__reg__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__s4s__rr__t}{lsm6dsox\+\_\+s4s\+\_\+rr\+\_\+t}} }{\pageref{structlsm6dsox__s4s__rr__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__s4s__st__cmd__code__t}{lsm6dsox\+\_\+s4s\+\_\+st\+\_\+cmd\+\_\+code\+\_\+t}} }{\pageref{structlsm6dsox__s4s__st__cmd__code__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__s4s__tph__h__t}{lsm6dsox\+\_\+s4s\+\_\+tph\+\_\+h\+\_\+t}} }{\pageref{structlsm6dsox__s4s__tph__h__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__s4s__tph__l__t}{lsm6dsox\+\_\+s4s\+\_\+tph\+\_\+l\+\_\+t}} }{\pageref{structlsm6dsox__s4s__tph__l__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__sensor__hub__10__t}{lsm6dsox\+\_\+sensor\+\_\+hub\+\_\+10\+\_\+t}} }{\pageref{structlsm6dsox__sensor__hub__10__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__sensor__hub__11__t}{lsm6dsox\+\_\+sensor\+\_\+hub\+\_\+11\+\_\+t}} }{\pageref{structlsm6dsox__sensor__hub__11__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__sensor__hub__12__t}{lsm6dsox\+\_\+sensor\+\_\+hub\+\_\+12\+\_\+t}} }{\pageref{structlsm6dsox__sensor__hub__12__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__sensor__hub__13__t}{lsm6dsox\+\_\+sensor\+\_\+hub\+\_\+13\+\_\+t}} }{\pageref{structlsm6dsox__sensor__hub__13__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__sensor__hub__14__t}{lsm6dsox\+\_\+sensor\+\_\+hub\+\_\+14\+\_\+t}} }{\pageref{structlsm6dsox__sensor__hub__14__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__sensor__hub__15__t}{lsm6dsox\+\_\+sensor\+\_\+hub\+\_\+15\+\_\+t}} }{\pageref{structlsm6dsox__sensor__hub__15__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__sensor__hub__16__t}{lsm6dsox\+\_\+sensor\+\_\+hub\+\_\+16\+\_\+t}} }{\pageref{structlsm6dsox__sensor__hub__16__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__sensor__hub__17__t}{lsm6dsox\+\_\+sensor\+\_\+hub\+\_\+17\+\_\+t}} }{\pageref{structlsm6dsox__sensor__hub__17__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__sensor__hub__18__t}{lsm6dsox\+\_\+sensor\+\_\+hub\+\_\+18\+\_\+t}} }{\pageref{structlsm6dsox__sensor__hub__18__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__sensor__hub__1__t}{lsm6dsox\+\_\+sensor\+\_\+hub\+\_\+1\+\_\+t}} }{\pageref{structlsm6dsox__sensor__hub__1__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__sensor__hub__2__t}{lsm6dsox\+\_\+sensor\+\_\+hub\+\_\+2\+\_\+t}} }{\pageref{structlsm6dsox__sensor__hub__2__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__sensor__hub__3__t}{lsm6dsox\+\_\+sensor\+\_\+hub\+\_\+3\+\_\+t}} }{\pageref{structlsm6dsox__sensor__hub__3__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__sensor__hub__4__t}{lsm6dsox\+\_\+sensor\+\_\+hub\+\_\+4\+\_\+t}} }{\pageref{structlsm6dsox__sensor__hub__4__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__sensor__hub__5__t}{lsm6dsox\+\_\+sensor\+\_\+hub\+\_\+5\+\_\+t}} }{\pageref{structlsm6dsox__sensor__hub__5__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__sensor__hub__6__t}{lsm6dsox\+\_\+sensor\+\_\+hub\+\_\+6\+\_\+t}} }{\pageref{structlsm6dsox__sensor__hub__6__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__sensor__hub__7__t}{lsm6dsox\+\_\+sensor\+\_\+hub\+\_\+7\+\_\+t}} }{\pageref{structlsm6dsox__sensor__hub__7__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__sensor__hub__8__t}{lsm6dsox\+\_\+sensor\+\_\+hub\+\_\+8\+\_\+t}} }{\pageref{structlsm6dsox__sensor__hub__8__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__sensor__hub__9__t}{lsm6dsox\+\_\+sensor\+\_\+hub\+\_\+9\+\_\+t}} }{\pageref{structlsm6dsox__sensor__hub__9__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__sh__cfg__read__t}{lsm6dsox\+\_\+sh\+\_\+cfg\+\_\+read\+\_\+t}} }{\pageref{structlsm6dsox__sh__cfg__read__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__sh__cfg__write__t}{lsm6dsox\+\_\+sh\+\_\+cfg\+\_\+write\+\_\+t}} }{\pageref{structlsm6dsox__sh__cfg__write__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__slv0__add__t}{lsm6dsox\+\_\+slv0\+\_\+add\+\_\+t}} }{\pageref{structlsm6dsox__slv0__add__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__slv0__config__t}{lsm6dsox\+\_\+slv0\+\_\+config\+\_\+t}} }{\pageref{structlsm6dsox__slv0__config__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__slv0__subadd__t}{lsm6dsox\+\_\+slv0\+\_\+subadd\+\_\+t}} }{\pageref{structlsm6dsox__slv0__subadd__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__slv1__add__t}{lsm6dsox\+\_\+slv1\+\_\+add\+\_\+t}} }{\pageref{structlsm6dsox__slv1__add__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__slv1__config__t}{lsm6dsox\+\_\+slv1\+\_\+config\+\_\+t}} }{\pageref{structlsm6dsox__slv1__config__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__slv1__subadd__t}{lsm6dsox\+\_\+slv1\+\_\+subadd\+\_\+t}} }{\pageref{structlsm6dsox__slv1__subadd__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__slv2__add__t}{lsm6dsox\+\_\+slv2\+\_\+add\+\_\+t}} }{\pageref{structlsm6dsox__slv2__add__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__slv2__config__t}{lsm6dsox\+\_\+slv2\+\_\+config\+\_\+t}} }{\pageref{structlsm6dsox__slv2__config__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__slv2__subadd__t}{lsm6dsox\+\_\+slv2\+\_\+subadd\+\_\+t}} }{\pageref{structlsm6dsox__slv2__subadd__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__slv3__add__t}{lsm6dsox\+\_\+slv3\+\_\+add\+\_\+t}} }{\pageref{structlsm6dsox__slv3__add__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__slv3__config__t}{lsm6dsox\+\_\+slv3\+\_\+config\+\_\+t}} }{\pageref{structlsm6dsox__slv3__config__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__slv3__subadd__t}{lsm6dsox\+\_\+slv3\+\_\+subadd\+\_\+t}} }{\pageref{structlsm6dsox__slv3__subadd__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__spi2__ctrl1__ois__t}{lsm6dsox\+\_\+spi2\+\_\+ctrl1\+\_\+ois\+\_\+t}} }{\pageref{structlsm6dsox__spi2__ctrl1__ois__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__spi2__ctrl2__ois__t}{lsm6dsox\+\_\+spi2\+\_\+ctrl2\+\_\+ois\+\_\+t}} }{\pageref{structlsm6dsox__spi2__ctrl2__ois__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__spi2__ctrl3__ois__t}{lsm6dsox\+\_\+spi2\+\_\+ctrl3\+\_\+ois\+\_\+t}} }{\pageref{structlsm6dsox__spi2__ctrl3__ois__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__spi2__int__ois__t}{lsm6dsox\+\_\+spi2\+\_\+int\+\_\+ois\+\_\+t}} }{\pageref{structlsm6dsox__spi2__int__ois__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__spi2__status__reg__ois__t}{lsm6dsox\+\_\+spi2\+\_\+status\+\_\+reg\+\_\+ois\+\_\+t}} }{\pageref{structlsm6dsox__spi2__status__reg__ois__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__status__master__mainpage__t}{lsm6dsox\+\_\+status\+\_\+master\+\_\+mainpage\+\_\+t}} }{\pageref{structlsm6dsox__status__master__mainpage__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__status__master__t}{lsm6dsox\+\_\+status\+\_\+master\+\_\+t}} }{\pageref{structlsm6dsox__status__master__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__status__reg__t}{lsm6dsox\+\_\+status\+\_\+reg\+\_\+t}} }{\pageref{structlsm6dsox__status__reg__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__status__t}{lsm6dsox\+\_\+status\+\_\+t}} }{\pageref{structlsm6dsox__status__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__tap__cfg0__t}{lsm6dsox\+\_\+tap\+\_\+cfg0\+\_\+t}} }{\pageref{structlsm6dsox__tap__cfg0__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__tap__cfg1__t}{lsm6dsox\+\_\+tap\+\_\+cfg1\+\_\+t}} }{\pageref{structlsm6dsox__tap__cfg1__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__tap__cfg2__t}{lsm6dsox\+\_\+tap\+\_\+cfg2\+\_\+t}} }{\pageref{structlsm6dsox__tap__cfg2__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__tap__src__t}{lsm6dsox\+\_\+tap\+\_\+src\+\_\+t}} }{\pageref{structlsm6dsox__tap__src__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__tap__ths__6d__t}{lsm6dsox\+\_\+tap\+\_\+ths\+\_\+6d\+\_\+t}} }{\pageref{structlsm6dsox__tap__ths__6d__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__ui__ctrl1__ois__t}{lsm6dsox\+\_\+ui\+\_\+ctrl1\+\_\+ois\+\_\+t}} }{\pageref{structlsm6dsox__ui__ctrl1__ois__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__ui__ctrl2__ois__t}{lsm6dsox\+\_\+ui\+\_\+ctrl2\+\_\+ois\+\_\+t}} }{\pageref{structlsm6dsox__ui__ctrl2__ois__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__ui__ctrl3__ois__t}{lsm6dsox\+\_\+ui\+\_\+ctrl3\+\_\+ois\+\_\+t}} }{\pageref{structlsm6dsox__ui__ctrl3__ois__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__ui__int__ois__t}{lsm6dsox\+\_\+ui\+\_\+int\+\_\+ois\+\_\+t}} }{\pageref{structlsm6dsox__ui__int__ois__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__ui__status__reg__ois__t}{lsm6dsox\+\_\+ui\+\_\+status\+\_\+reg\+\_\+ois\+\_\+t}} }{\pageref{structlsm6dsox__ui__status__reg__ois__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__wake__up__dur__t}{lsm6dsox\+\_\+wake\+\_\+up\+\_\+dur\+\_\+t}} }{\pageref{structlsm6dsox__wake__up__dur__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__wake__up__src__t}{lsm6dsox\+\_\+wake\+\_\+up\+\_\+src\+\_\+t}} }{\pageref{structlsm6dsox__wake__up__src__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structlsm6dsox__wake__up__ths__t}{lsm6dsox\+\_\+wake\+\_\+up\+\_\+ths\+\_\+t}} }{\pageref{structlsm6dsox__wake__up__ths__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structMAC__input__t}{MAC\+\_\+input\+\_\+t}} }{\pageref{structMAC__input__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structMAC__knobs__t}{MAC\+\_\+knobs\+\_\+t}} }{\pageref{structMAC__knobs__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structMAC__output__t}{MAC\+\_\+output\+\_\+t}} }{\pageref{structMAC__output__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structMFX__CM0P__input__t}{MFX\+\_\+\+CM0\+P\+\_\+input\+\_\+t}} }{\pageref{structMFX__CM0P__input__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structMFX__CM0P__MagCal__input__t}{MFX\+\_\+\+CM0\+P\+\_\+\+Mag\+Cal\+\_\+input\+\_\+t}} }{\pageref{structMFX__CM0P__MagCal__input__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structMFX__CM0P__MagCal__output__t}{MFX\+\_\+\+CM0\+P\+\_\+\+Mag\+Cal\+\_\+output\+\_\+t}} }{\pageref{structMFX__CM0P__MagCal__output__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structMFX__CM0P__output__t}{MFX\+\_\+\+CM0\+P\+\_\+output\+\_\+t}} }{\pageref{structMFX__CM0P__output__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structMFX__input__t}{MFX\+\_\+input\+\_\+t}} }{\pageref{structMFX__input__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structMFX__knobs__t}{MFX\+\_\+knobs\+\_\+t}} }{\pageref{structMFX__knobs__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structMFX__MagCal__input__t}{MFX\+\_\+\+Mag\+Cal\+\_\+input\+\_\+t}} }{\pageref{structMFX__MagCal__input__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structMFX__MagCal__output__t}{MFX\+\_\+\+Mag\+Cal\+\_\+output\+\_\+t}} }{\pageref{structMFX__MagCal__output__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structMFX__output__t}{MFX\+\_\+output\+\_\+t}} }{\pageref{structMFX__output__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structMGR__input__t}{MGR\+\_\+input\+\_\+t}} }{\pageref{structMGR__input__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structMOTION__SENSOR__CommonDrv__t}{MOTION\+\_\+\+SENSOR\+\_\+\+Common\+Drv\+\_\+t}} \\*MOTION SENSOR driver structure definition }{\pageref{structMOTION__SENSOR__CommonDrv__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structMOTION__SENSOR__FuncDrv__t}{MOTION\+\_\+\+SENSOR\+\_\+\+Func\+Drv\+\_\+t}} }{\pageref{structMOTION__SENSOR__FuncDrv__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structNVIC__Type}{NVIC\+\_\+\+Type}} \\*Structure type to access the Nested Vectored Interrupt Controller (NVIC) }{\pageref{structNVIC__Type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structPKA__TypeDef}{PKA\+\_\+\+Type\+Def}} \\*Public Key Accelerator (PKA) }{\pageref{structPKA__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structPWR__PVDTypeDef}{PWR\+\_\+\+PVDType\+Def}} \\*PWR PVD configuration structure definition }{\pageref{structPWR__PVDTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structPWR__PVMTypeDef}{PWR\+\_\+\+PVMType\+Def}} \\*PWR PVM configuration structure definition }{\pageref{structPWR__PVMTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structPWR__TypeDef}{PWR\+\_\+\+Type\+Def}} \\*Power Control }{\pageref{structPWR__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structRCC__ClkInitTypeDef}{RCC\+\_\+\+Clk\+Init\+Type\+Def}} \\*RCC System, AHB and APB buses clock configuration structure definition }{\pageref{structRCC__ClkInitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structRCC__OscInitTypeDef}{RCC\+\_\+\+Osc\+Init\+Type\+Def}} \\*RCC Internal/\+External Oscillator (HSE, HSI, MSI, LSE and LSI) configuration structure definition }{\pageref{structRCC__OscInitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structRCC__PeriphCLKInitTypeDef}{RCC\+\_\+\+Periph\+CLKInit\+Type\+Def}} \\*RCC extended clocks structure definition }{\pageref{structRCC__PeriphCLKInitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structRCC__PLLInitTypeDef}{RCC\+\_\+\+PLLInit\+Type\+Def}} \\*RCC PLL configuration structure definition }{\pageref{structRCC__PLLInitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structRCC__TypeDef}{RCC\+\_\+\+Type\+Def}} \\*Reset and Clock Control }{\pageref{structRCC__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structRNG__TypeDef}{RNG\+\_\+\+Type\+Def}} \\*RNG }{\pageref{structRNG__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structRSSLIB__pFunc__TypeDef}{RSSLIB\+\_\+p\+Func\+\_\+\+Type\+Def}} \\*RSSLib function pointer structure }{\pageref{structRSSLIB__pFunc__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structRTC__AlarmTypeDef}{RTC\+\_\+\+Alarm\+Type\+Def}} \\*RTC Alarm structure definition }{\pageref{structRTC__AlarmTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structRTC__DateTypeDef}{RTC\+\_\+\+Date\+Type\+Def}} \\*RTC Date structure definition }{\pageref{structRTC__DateTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structRTC__HandleTypeDef}{RTC\+\_\+\+Handle\+Type\+Def}} \\*RTC Handle Structure definition }{\pageref{structRTC__HandleTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structRTC__InitTypeDef}{RTC\+\_\+\+Init\+Type\+Def}} \\*RTC Configuration Structure definition }{\pageref{structRTC__InitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structRTC__InternalTamperTypeDef}{RTC\+\_\+\+Internal\+Tamper\+Type\+Def}} }{\pageref{structRTC__InternalTamperTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structRTC__IsEnabledTypeDef}{RTC\+\_\+\+Is\+Enabled\+Type\+Def}} \\*RTC Enabled features Structure definition }{\pageref{structRTC__IsEnabledTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structRTC__TamperTypeDef}{RTC\+\_\+\+Tamper\+Type\+Def}} }{\pageref{structRTC__TamperTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structRTC__TimeTypeDef}{RTC\+\_\+\+Time\+Type\+Def}} \\*RTC Time structure definition }{\pageref{structRTC__TimeTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structRTC__TypeDef}{RTC\+\_\+\+Type\+Def}} \\*Real-\/\+Time Clock }{\pageref{structRTC__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structSCB__Type}{SCB\+\_\+\+Type}} \\*Structure type to access the System Control Block (SCB) }{\pageref{structSCB__Type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structSCnSCB__Type}{SCn\+SCB\+\_\+\+Type}} \\*Structure type to access the System Control and ID Register not in the SCB }{\pageref{structSCnSCB__Type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structSPI__TypeDef}{SPI\+\_\+\+Type\+Def}} \\*Serial Peripheral Interface }{\pageref{structSPI__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structstmdev__ctx__t}{stmdev\+\_\+ctx\+\_\+t}} }{\pageref{structstmdev__ctx__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structSYSCFG__TypeDef}{SYSCFG\+\_\+\+Type\+Def}} \\*System configuration controller }{\pageref{structSYSCFG__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structSysTick__Type}{Sys\+Tick\+\_\+\+Type}} \\*Structure type to access the System Timer (Sys\+Tick) }{\pageref{structSysTick__Type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structTAMP__TypeDef}{TAMP\+\_\+\+Type\+Def}} \\*Tamper and backup registers }{\pageref{structTAMP__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structTIM__Base__InitTypeDef}{TIM\+\_\+\+Base\+\_\+\+Init\+Type\+Def}} \\*TIM Time base Configuration Structure definition }{\pageref{structTIM__Base__InitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structTIM__BreakDeadTimeConfigTypeDef}{TIM\+\_\+\+Break\+Dead\+Time\+Config\+Type\+Def}} \\*TIM Break input(s) and Dead time configuration Structure definition }{\pageref{structTIM__BreakDeadTimeConfigTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structTIM__ClearInputConfigTypeDef}{TIM\+\_\+\+Clear\+Input\+Config\+Type\+Def}} \\*TIM Clear Input Configuration Handle Structure definition }{\pageref{structTIM__ClearInputConfigTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structTIM__ClockConfigTypeDef}{TIM\+\_\+\+Clock\+Config\+Type\+Def}} \\*Clock Configuration Handle Structure definition }{\pageref{structTIM__ClockConfigTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structTIM__Encoder__InitTypeDef}{TIM\+\_\+\+Encoder\+\_\+\+Init\+Type\+Def}} \\*TIM Encoder Configuration Structure definition }{\pageref{structTIM__Encoder__InitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structTIM__HallSensor__InitTypeDef}{TIM\+\_\+\+Hall\+Sensor\+\_\+\+Init\+Type\+Def}} \\*TIM Hall sensor Configuration Structure definition }{\pageref{structTIM__HallSensor__InitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structTIM__HandleTypeDef}{TIM\+\_\+\+Handle\+Type\+Def}} \\*TIM Time Base Handle Structure definition }{\pageref{structTIM__HandleTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structTIM__IC__InitTypeDef}{TIM\+\_\+\+IC\+\_\+\+Init\+Type\+Def}} \\*TIM Input Capture Configuration Structure definition }{\pageref{structTIM__IC__InitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structTIM__MasterConfigTypeDef}{TIM\+\_\+\+Master\+Config\+Type\+Def}} \\*TIM Master configuration Structure definition }{\pageref{structTIM__MasterConfigTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structTIM__OC__InitTypeDef}{TIM\+\_\+\+OC\+\_\+\+Init\+Type\+Def}} \\*TIM Output Compare Configuration Structure definition }{\pageref{structTIM__OC__InitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structTIM__OnePulse__InitTypeDef}{TIM\+\_\+\+One\+Pulse\+\_\+\+Init\+Type\+Def}} \\*TIM One Pulse Mode Configuration Structure definition }{\pageref{structTIM__OnePulse__InitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structTIM__SlaveConfigTypeDef}{TIM\+\_\+\+Slave\+Config\+Type\+Def}} \\*TIM Slave configuration Structure definition }{\pageref{structTIM__SlaveConfigTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structTIM__TypeDef}{TIM\+\_\+\+Type\+Def}} \\*TIM }{\pageref{structTIM__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structTIMEx__BreakInputConfigTypeDef}{TIMEx\+\_\+\+Break\+Input\+Config\+Type\+Def}} \\*TIM Break/\+Break2 input configuration }{\pageref{structTIMEx__BreakInputConfigTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structTPI__Type}{TPI\+\_\+\+Type}} \\*Structure type to access the Trace Port Interface Register (TPI) }{\pageref{structTPI__Type}}{}
\item\contentsline{section}{\mbox{\hyperlink{structUART__AdvFeatureInitTypeDef}{UART\+\_\+\+Adv\+Feature\+Init\+Type\+Def}} \\*UART Advanced Features initialization structure definition }{\pageref{structUART__AdvFeatureInitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structUART__InitTypeDef}{UART\+\_\+\+Init\+Type\+Def}} \\*UART Init Structure definition }{\pageref{structUART__InitTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structUART__WakeUpTypeDef}{UART\+\_\+\+Wake\+Up\+Type\+Def}} \\*UART wake up from stop mode parameters }{\pageref{structUART__WakeUpTypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structucf__line__t}{ucf\+\_\+line\+\_\+t}} }{\pageref{structucf__line__t}}{}
\item\contentsline{section}{\mbox{\hyperlink{structUSART__TypeDef}{USART\+\_\+\+Type\+Def}} \\*Universal Synchronous Asynchronous Receiver Transmitter }{\pageref{structUSART__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structVREFBUF__TypeDef}{VREFBUF\+\_\+\+Type\+Def}} \\*VREFBUF }{\pageref{structVREFBUF__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{structWWDG__TypeDef}{WWDG\+\_\+\+Type\+Def}} \\*Window WATCHDOG }{\pageref{structWWDG__TypeDef}}{}
\item\contentsline{section}{\mbox{\hyperlink{unionxPSR__Type}{x\+PSR\+\_\+\+Type}} \\*Union type to access the Special-\/\+Purpose Program Status Registers (x\+PSR) }{\pageref{unionxPSR__Type}}{}
\end{DoxyCompactList}
