/* Generated by Yosys 0.9 (git sha1 1979e0b1, gcc 8.3.0-6 -fPIC -Os) */

(* src = "LGSynt91/pcle_orig.v:2" *)
(* top =  1  *)
module pcle_cl(a, b, c, d, e, f, g, h, i, j, k, l, m, n, o, p, q, r, s, t, u, v, w, x, y, z, a0, b0);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  wire _06_;
  wire _07_;
  wire _08_;
  wire _09_;
  wire _10_;
  wire _11_;
  wire _12_;
  wire _13_;
  wire _14_;
  wire _15_;
  wire _16_;
  wire _17_;
  wire _18_;
  wire _19_;
  wire _20_;
  wire _21_;
  wire _22_;
  wire _23_;
  wire _24_;
  wire _25_;
  wire _26_;
  wire _27_;
  (* src = "LGSynt91/pcle_orig.v:33" *)
  wire \[0] ;
  (* src = "LGSynt91/pcle_orig.v:33" *)
  wire \[1] ;
  (* src = "LGSynt91/pcle_orig.v:33" *)
  wire \[2] ;
  (* src = "LGSynt91/pcle_orig.v:33" *)
  wire \[3] ;
  (* src = "LGSynt91/pcle_orig.v:33" *)
  wire \[4] ;
  (* src = "LGSynt91/pcle_orig.v:33" *)
  wire \[5] ;
  (* src = "LGSynt91/pcle_orig.v:33" *)
  wire \[6] ;
  (* src = "LGSynt91/pcle_orig.v:33" *)
  wire \[7] ;
  (* src = "LGSynt91/pcle_orig.v:33" *)
  wire \[8] ;
  (* src = "LGSynt91/pcle_orig.v:3" *)
  input a;
  (* src = "LGSynt91/pcle_orig.v:23" *)
  output a0;
  (* src = "LGSynt91/pcle_orig.v:3" *)
  input b;
  (* src = "LGSynt91/pcle_orig.v:23" *)
  output b0;
  (* src = "LGSynt91/pcle_orig.v:3" *)
  input c;
  (* src = "LGSynt91/pcle_orig.v:3" *)
  input d;
  (* src = "LGSynt91/pcle_orig.v:3" *)
  input e;
  (* src = "LGSynt91/pcle_orig.v:3" *)
  input f;
  (* src = "LGSynt91/pcle_orig.v:3" *)
  input g;
  (* src = "LGSynt91/pcle_orig.v:3" *)
  input h;
  (* src = "LGSynt91/pcle_orig.v:3" *)
  input i;
  (* src = "LGSynt91/pcle_orig.v:3" *)
  input j;
  (* src = "LGSynt91/pcle_orig.v:3" *)
  input k;
  (* src = "LGSynt91/pcle_orig.v:3" *)
  input l;
  (* src = "LGSynt91/pcle_orig.v:3" *)
  input m;
  (* src = "LGSynt91/pcle_orig.v:3" *)
  input n;
  (* src = "LGSynt91/pcle_orig.v:3" *)
  input o;
  (* src = "LGSynt91/pcle_orig.v:3" *)
  input p;
  (* src = "LGSynt91/pcle_orig.v:3" *)
  input q;
  (* src = "LGSynt91/pcle_orig.v:3" *)
  input r;
  (* src = "LGSynt91/pcle_orig.v:3" *)
  input s;
  (* src = "LGSynt91/pcle_orig.v:23" *)
  output t;
  (* src = "LGSynt91/pcle_orig.v:23" *)
  output u;
  (* src = "LGSynt91/pcle_orig.v:23" *)
  output v;
  (* src = "LGSynt91/pcle_orig.v:23" *)
  output w;
  (* src = "LGSynt91/pcle_orig.v:23" *)
  output x;
  (* src = "LGSynt91/pcle_orig.v:23" *)
  output y;
  (* src = "LGSynt91/pcle_orig.v:23" *)
  output z;
  assign _11_ = _03_ & j;
  assign _00_ = _04_ & _11_;
  assign a0 = i & g;
  assign v = i & b;
  assign _19_ = _05_ & _00_;
  assign _20_ = i & a;
  assign _21_ = _06_ & _12_;
  assign x = i & d;
  assign _22_ = _07_ & _13_;
  assign _23_ = _00_ & _14_;
  assign _24_ = _08_ & _15_;
  assign _01_ = i & e;
  assign _25_ = _09_ & _16_;
  assign _26_ = _00_ & _17_;
  assign _27_ = _10_ & _18_;
  assign _02_ = i & f;
  assign _03_ = ~k;
  assign _04_ = ~i;
  assign _05_ = ~l;
  assign _06_ = ~_19_;
  assign _12_ = ~_20_;
  assign u = ~_21_;
  assign _08_ = ~_01_;
  assign _07_ = ~1'h0;
  assign _13_ = ~p;
  assign _14_ = ~_22_;
  assign _15_ = ~_23_;
  assign y = ~_24_;
  assign _10_ = ~_02_;
  assign _09_ = ~1'h0;
  assign _16_ = ~q;
  assign _17_ = ~_25_;
  assign _18_ = ~_26_;
  assign z = ~_27_;
  assign \[0]  = 1'h0;
  assign \[1]  = u;
  assign \[2]  = v;
  assign \[3]  = 1'h0;
  assign \[4]  = x;
  assign \[5]  = y;
  assign \[6]  = z;
  assign \[7]  = a0;
  assign \[8]  = 1'h0;
  assign b0 = 1'h0;
  assign t = 1'h0;
  assign w = 1'h0;
endmodule
