# do script/phase_6_monitor/run.do
# ** Warning: (vlib-34) Library already exists at "work".
# QuestaSim vmap 2019.2 Lib Mapping Utility 2019.04 Apr 16 2019
# vmap work work 
# Modifying modelsim.ini
# QuestaSim vlog 2019.2 Compiler 2019.04 Apr 16 2019
# Start time: 15:10:54 on Oct 13,2021
# vlog -f script/phase_6_monitor/run.f 
# -- Compiling module dut_top
# -- Compiling module xswitch
# -- Compiling module tbench_top
# -- Compiling interface intf
# -- Compiling package test_sv_unit
# -- Compiling program test
# 
# Top level modules:
# 	tbench_top
# End time: 15:10:55 on Oct 13,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vsim tbench_top 
# Start time: 15:10:55 on Oct 13,2021
# ** Note: (vsim-3813) Design is being optimized due to module recompilation...
# //  Questa Sim
# //  Version 2019.2 linux Apr 16 2019
# //
# //  Copyright 1991-2019 Mentor Graphics Corporation
# //  All Rights Reserved.
# //
# //  QuestaSim and its associated documentation contain trade
# //  secrets and commercial or financial information that are the property of
# //  Mentor Graphics Corporation and are privileged, confidential,
# //  and exempt from disclosure under the Freedom of Information Act,
# //  5 U.S.C. Section 552. Furthermore, this information
# //  is prohibited from disclosure under the Trade Secrets Act,
# //  18 U.S.C. Section 1905.
# //
# Loading sv_std.std
# Loading work.tbench_top(fast)
# Loading work.test_sv_unit(fast)
# Loading work.test(fast)
# Loading work.dut_top(fast)
# Loading work.intf(fast)
# ** Warning: (vsim-8441) Clocking block output vif_monitor.monitor_cb.data_read is not legal in this
# or another expression.
#    Time: 0 ns  Iteration: 0  Region: /test_sv_unit File: verification/phase_6_monitor/monitor.sv Line: 36
# [Testbench]: Start of testcase(s) at 0
# [Environment]: Start of run() at 0
# [Environment]: Start of pre_test() at 0
# [Environment]: Reset started at 0
# [Environment]: End of pre_test() at 0
# [Environment]: Start of test() at 0
# ----------
# [Generator]: data_in = 0a08, addr_in = 0102
# [Generator]: valid_in = 1111, data_rdy = 0000
# [Generator]: data_out = 0000, addr_out = 0000
# [Generator]: rcv_rdy = 0000, data_read = 0000
# ----------
# [Driver]: data_in = 0a08, addr_in = 0102
# [Driver]: valid_in = 1111, data_rdy = 0000
# [Driver]: data_out = 0000, addr_out = 0000
# [Driver]: rcv_rdy = 0000, data_read = 0000
# ----------
# [Monitor]: data_in = 0a08, addr_in = 0102
# [Monitor]: valid_in = 1111, data_rdy = 0111
# [Monitor]: data_out = 08a0, addr_out = 0021
# [Monitor]: rcv_rdy = 0111, data_read = 0111
# ----------
# [Monitor]: data_in = 0a08, addr_in = 0102
# [Monitor]: valid_in = 1111, data_rdy = 0111
# [Monitor]: data_out = 08a0, addr_out = 0021
# [Monitor]: rcv_rdy = 0111, data_read = 0111
# [Environment]: End of test() at 25
# [Environment]: Start of post_test() at 25
# [Environment]: End of post_test() at 25
# [Environment]: End of run() at 25
# ** Note: $finish    : verification/phase_6_monitor/environment.sv(72)
#    Time: 25 ns  Iteration: 1  Instance: /tbench_top/testbench
# [Testbench]: End of testcase(s) at 25
# End time: 15:10:56 on Oct 13,2021, Elapsed time: 0:00:01
# Errors: 0, Warnings: 1
