<?xml version="1.0" encoding="utf-8" standalone="yes"?><rss version="2.0" xmlns:atom="http://www.w3.org/2005/Atom"><channel><title>UnityChip Verification</title><link>https://open-verify.cc/en/</link><description>Recent content on UnityChip Verification</description><generator>Hugo</generator><language>en</language><copyright>MLVP Group ©</copyright><lastBuildDate>Tue, 01 Apr 2025 16:00:00 +0800</lastBuildDate><atom:link href="https://open-verify.cc/en/index.xml" rel="self" type="application/rss+xml"/><item><title>Introduction to Kunminghu BPU</title><link>https://open-verify.cc/en/learningresource/tutorials/01_xs_bpu/</link><pubDate>Wed, 29 May 2024 08:50:39 +0800</pubDate><guid>https://open-verify.cc/en/learningresource/tutorials/01_xs_bpu/</guid><description>Learn About What a Branch Prediction Unit Is and the design of Kunminghu BPU</description></item><item><title>Picker：A Multilingual Verification Tool</title><link>https://open-verify.cc/en/learningresource/tools/00_picker/</link><pubDate>Thu, 16 May 2024 07:50:23 +0800</pubDate><guid>https://open-verify.cc/en/learningresource/tools/00_picker/</guid><description>A Multilingual Verification Tool</description></item><item><title>Software engineers can participate</title><link>https://open-verify.cc/en/banner/language/</link><pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate><guid>https://open-verify.cc/en/banner/language/</guid><description/></item><item><title>MLVP Verification Framework</title><link>https://open-verify.cc/en/learningresource/tools/01_mlvp/</link><pubDate>Thu, 16 May 2024 07:50:23 +0800</pubDate><guid>https://open-verify.cc/en/learningresource/tools/01_mlvp/</guid><description>Verification Framework</description></item><item><title>What’s Missing in Agile Hardware Design? Verification!</title><link>https://open-verify.cc/en/learningresource/viewpoint/com_002/</link><pubDate>Thu, 11 Jan 2024 08:50:17 +0800</pubDate><guid>https://open-verify.cc/en/learningresource/viewpoint/com_002/</guid><description>Author：Babak Falsafi</description></item><item><title>Chip verification tasks are rich</title><link>https://open-verify.cc/en/banner/classes/</link><pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate><guid>https://open-verify.cc/en/banner/classes/</guid><description/></item><item><title>Annual bonus pool 50W+</title><link>https://open-verify.cc/en/banner/task/</link><pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate><guid>https://open-verify.cc/en/banner/task/</guid><description/></item><item><title>Cocotb</title><link>https://open-verify.cc/en/learningresource/tools/03_cocobt/</link><pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate><guid>https://open-verify.cc/en/learningresource/tools/03_cocobt/</guid><description>Cocotb</description></item><item><title>Verilator</title><link>https://open-verify.cc/en/learningresource/tools/02_verilator/</link><pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate><guid>https://open-verify.cc/en/learningresource/tools/02_verilator/</guid><description>Verilator</description></item><item><title>Why is open source subcontracting verification necessary and possible</title><link>https://open-verify.cc/en/learningresource/viewpoint/com_001/</link><pubDate>Thu, 11 Jan 2024 08:50:17 +0800</pubDate><guid>https://open-verify.cc/en/learningresource/viewpoint/com_001/</guid><description>Open source chips make open source subcontracting verification possible</description></item><item><title>Regression Verification Phase I: Reproduction of Bug Test Cases for the Third Generation Xiangshan (Kunming Lake) (In Progress)</title><link>https://open-verify.cc/en/bugreappeartask/session_01/</link><pubDate>Thu, 11 Jan 2024 08:47:18 +0800</pubDate><guid>https://open-verify.cc/en/bugreappeartask/session_01/</guid><description>Design regression test cases to reproduce bugs based on the published bug tasks.</description></item><item><title>UT Practical Session Phase 6: Third Generation Xiangshan (Kunming Lake) Architecture ICache Module UT Verification (Ongoing)</title><link>https://open-verify.cc/en/verifytask/05_icache/</link><pubDate>Tue, 01 Apr 2025 16:00:00 +0800</pubDate><guid>https://open-verify.cc/en/verifytask/05_icache/</guid><description>Learning Xiangshan ICache Microarchitecture Design Through Verification</description></item><item><title>UT Practical Session Phase 5: Third Generation Xiangshan (Kunming Lake) Architecture IFU top Module UT Verification</title><link>https://open-verify.cc/en/verifytask/04_ifu_top/</link><pubDate>Mon, 31 Mar 2025 10:47:18 +0800</pubDate><guid>https://open-verify.cc/en/verifytask/04_ifu_top/</guid><description>Learning Xiangshan IFU Microarchitecture Design Through Verification</description></item><item><title>UT Practical Session Phase 4: Third Generation Xiangshan (Kunming Lake) Architecture FTQ Module UT Verification</title><link>https://open-verify.cc/en/verifytask/03_ftq/</link><pubDate>Tue, 18 Mar 2025 14:57:18 +0800</pubDate><guid>https://open-verify.cc/en/verifytask/03_ftq/</guid><description>Learning Xiangshan FTQ Microarchitecture Design Through Verification</description></item><item><title>UT Practical Session Phase 3: UT Verification Practice for the ITLB Module of the 3rd-Generation Xiangshan (Kunminghu) Architecture (Ongoing)</title><link>https://open-verify.cc/en/verifytask/02_itlb/</link><pubDate>Wed, 19 Feb 2025 10:47:39 +0800</pubDate><guid>https://open-verify.cc/en/verifytask/02_itlb/</guid><description>Learn the Microarchitecture Design of Xiangshan’s ITLB Through Verification</description></item><item><title>UT Practical Training Phase 2: Third Generation Xiangshan (Kunming Lake) Architecture IFU Module UT Verification Practice (In Progress)</title><link>https://open-verify.cc/en/verifytask/01_ifu/</link><pubDate>Wed, 11 Dec 2024 10:47:18 +0800</pubDate><guid>https://open-verify.cc/en/verifytask/01_ifu/</guid><description>Learning the microarchitecture design of Xiangshan IFU during verification.</description></item><item><title>Summary of Registration Links</title><link>https://open-verify.cc/en/registration_portal/</link><pubDate>Thu, 02 Jan 2025 08:50:39 +0800</pubDate><guid>https://open-verify.cc/en/registration_portal/</guid><description>Summary of Registration Links for Various Tasks</description></item><item><title>ChiselVerify</title><link>https://open-verify.cc/en/learningresource/tools/04_chiselverify/</link><pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate><guid>https://open-verify.cc/en/learningresource/tools/04_chiselverify/</guid><description>ChiselVerify: A Hardware Verification Library for Chisel</description></item><item><title>Fault</title><link>https://open-verify.cc/en/learningresource/tools/05_fault/</link><pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate><guid>https://open-verify.cc/en/learningresource/tools/05_fault/</guid><description>fault: A Python Embedded Domain-Specific Language for Metaprogramming Portable Hardware Verification Components</description></item><item><title>Basic Verification Documents</title><link>https://open-verify.cc/en/learningresource/tutorials/00_basic_verification/</link><pubDate>Thu, 11 Jan 2024 08:50:39 +0800</pubDate><guid>https://open-verify.cc/en/learningresource/tutorials/00_basic_verification/</guid><description>Learn How to Perform Chip Verification Based on Picker</description></item><item><title>OpenXiangShan</title><link>https://open-verify.cc/en/partners/xiangshan/</link><pubDate>Mon, 24 Feb 2025 08:52:53 +0800</pubDate><guid>https://open-verify.cc/en/partners/xiangshan/</guid><description/></item><item><title>Ysyx</title><link>https://open-verify.cc/en/partners/ysyx/</link><pubDate>Thu, 11 Jan 2024 08:52:53 +0800</pubDate><guid>https://open-verify.cc/en/partners/ysyx/</guid><description/></item><item><title>Educoder</title><link>https://open-verify.cc/en/partners/educoder/</link><pubDate>Thu, 11 Jan 2024 08:52:28 +0800</pubDate><guid>https://open-verify.cc/en/partners/educoder/</guid><description/></item><item><title>Gitlink</title><link>https://open-verify.cc/en/partners/gitlink/</link><pubDate>Thu, 11 Jan 2024 08:52:01 +0800</pubDate><guid>https://open-verify.cc/en/partners/gitlink/</guid><description/></item><item><title>Phase 1: Kunminghu BPU module UT verification practice(Finished)</title><link>https://open-verify.cc/en/verifytask/00_bpu/</link><pubDate>Thu, 11 Jan 2024 08:47:18 +0800</pubDate><guid>https://open-verify.cc/en/verifytask/00_bpu/</guid><description>Learning the microarchitecture design of the Xiangshan BPU through verification</description></item><item><title>UnityChip Verification</title><link>https://open-verify.cc/en/about/</link><pubDate>Thu, 01 Jan 2015 00:00:00 +0000</pubDate><guid>https://open-verify.cc/en/about/</guid><description>UnityChip Verification</description></item><item><title>Empowering Every Developer to Contribute</title><link>https://open-verify.cc/en/introduce/</link><pubDate>Mon, 01 Jan 0001 00:00:00 +0000</pubDate><guid>https://open-verify.cc/en/introduce/</guid><description/></item></channel></rss>