module div_50MHz_clock (clk_1Hz,
								clk_50MHz,
								reset_n
								);
								
	output clk_1Hz;
	
	input clk_50MHz;
	input reset_n;
	
	reg clk_1Hz;
			
	reg [24:0] count;
	
	always @(posedge clk_50MHz or negedge reset_n) begin
	
		if(!reset_n) begin
			count <= 0;
			clk_1Hz <= 0;
			
		end
			
		else if(count < 25000000) begin
		
			count <= count + 1;
			
			end
		
		else begin
		
			count <= 0;
			clk_1Hz <= ~clk_1Hz;
			
		end
			
	end
			
endmodule 

module BCD_2_digit ();


endmodule 