
---------- Begin Simulation Statistics ----------
final_tick                               361951445500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 784997                       # Simulator instruction rate (inst/s)
host_mem_usage                                 770520                       # Number of bytes of host memory used
host_op_rate                                  1307959                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   254.78                       # Real time elapsed on the host
host_tick_rate                             1420654098                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   200000000                       # Number of instructions simulated
sim_ops                                     333239108                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.361951                       # Number of seconds simulated
sim_ticks                                361951445500                       # Number of ticks simulated
system.cpu.Branches                          26914280                       # Number of branches fetched
system.cpu.committedInsts                   200000000                       # Number of instructions committed
system.cpu.committedOps                     333239108                       # Number of ops (including micro ops) committed
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                        723902891                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.num_busy_cycles                  723902891                       # Number of busy cycles
system.cpu.num_cc_register_reads            167362370                       # number of times the CC registers were read
system.cpu.num_cc_register_writes           140624810                       # number of times the CC registers were written
system.cpu.num_conditional_control_insts     20729841                       # number of instructions that are conditional controls
system.cpu.num_fp_alu_accesses               11514063                       # Number of float alu accesses
system.cpu.num_fp_insts                      11514063                       # number of float instructions
system.cpu.num_fp_register_reads              6897606                       # number of times the floating registers were read
system.cpu.num_fp_register_writes             6111366                       # number of times the floating registers were written
system.cpu.num_func_calls                     3571887                       # number of times a function call or return occured
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_int_alu_accesses             331534645                       # Number of integer alu accesses
system.cpu.num_int_insts                    331534645                       # number of integer instructions
system.cpu.num_int_register_reads           692343575                       # number of times the integer registers were read
system.cpu.num_int_register_writes          278125051                       # number of times the integer registers were written
system.cpu.num_load_insts                    51677731                       # Number of load instructions
system.cpu.num_mem_refs                      80770439                       # number of memory refs
system.cpu.num_store_insts                   29092708                       # Number of store instructions
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.op_class::No_OpClass                908537      0.27%      0.27% # Class of executed instruction
system.cpu.op_class::IntAlu                 246460140     73.96%     74.23% # Class of executed instruction
system.cpu.op_class::IntMult                  1145943      0.34%     74.57% # Class of executed instruction
system.cpu.op_class::IntDiv                   3188230      0.96%     75.53% # Class of executed instruction
system.cpu.op_class::FloatAdd                  125822      0.04%     75.57% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     75.57% # Class of executed instruction
system.cpu.op_class::FloatCvt                      32      0.00%     75.57% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     75.57% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     75.57% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     75.57% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     75.57% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     75.57% # Class of executed instruction
system.cpu.op_class::SimdAdd                    14086      0.00%     75.57% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     75.57% # Class of executed instruction
system.cpu.op_class::SimdAlu                   227563      0.07%     75.64% # Class of executed instruction
system.cpu.op_class::SimdCmp                     1404      0.00%     75.64% # Class of executed instruction
system.cpu.op_class::SimdCvt                    28678      0.01%     75.65% # Class of executed instruction
system.cpu.op_class::SimdMisc                   95676      0.03%     75.68% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     75.68% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     75.68% # Class of executed instruction
system.cpu.op_class::SimdShift                   6350      0.00%     75.68% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     75.68% # Class of executed instruction
system.cpu.op_class::SimdDiv                        0      0.00%     75.68% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     75.68% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd               83507      0.03%     75.71% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     75.71% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                 423      0.00%     75.71% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt              140939      0.04%     75.75% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                 690      0.00%     75.75% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     75.75% # Class of executed instruction
system.cpu.op_class::SimdFloatMult              44129      0.01%     75.76% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     75.76% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                 62      0.00%     75.76% # Class of executed instruction
system.cpu.op_class::SimdReduceAdd                  0      0.00%     75.76% # Class of executed instruction
system.cpu.op_class::SimdReduceAlu                  0      0.00%     75.76% # Class of executed instruction
system.cpu.op_class::SimdReduceCmp                  0      0.00%     75.76% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceAdd             0      0.00%     75.76% # Class of executed instruction
system.cpu.op_class::SimdFloatReduceCmp             0      0.00%     75.76% # Class of executed instruction
system.cpu.op_class::SimdAes                        0      0.00%     75.76% # Class of executed instruction
system.cpu.op_class::SimdAesMix                     0      0.00%     75.76% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash                   0      0.00%     75.76% # Class of executed instruction
system.cpu.op_class::SimdSha1Hash2                  0      0.00%     75.76% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash                 0      0.00%     75.76% # Class of executed instruction
system.cpu.op_class::SimdSha256Hash2                0      0.00%     75.76% # Class of executed instruction
system.cpu.op_class::SimdShaSigma2                  0      0.00%     75.76% # Class of executed instruction
system.cpu.op_class::SimdShaSigma3                  0      0.00%     75.76% # Class of executed instruction
system.cpu.op_class::SimdPredAlu                    0      0.00%     75.76% # Class of executed instruction
system.cpu.op_class::MemRead                 46348413     13.91%     89.67% # Class of executed instruction
system.cpu.op_class::MemWrite                23788231      7.14%     96.81% # Class of executed instruction
system.cpu.op_class::FloatMemRead             5329318      1.60%     98.41% # Class of executed instruction
system.cpu.op_class::FloatMemWrite            5304477      1.59%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                  333242650                       # Class of executed instruction
system.cpu.workload.numSyscalls                   160                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         5467                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests         43170                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests            1                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests       616539                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          107                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests      1234102                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            107                       # Total number of snoops made to the snoop filter.
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.dcache.demand_hits::.cpu.data     81327248                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         81327248                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     81327345                       # number of overall hits
system.cpu.dcache.overall_hits::total        81327345                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data       466316                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         466316                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data       466411                       # number of overall misses
system.cpu.dcache.overall_misses::total        466411                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   8376007000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   8376007000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   8376007000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   8376007000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     81793564                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     81793564                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     81793756                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     81793756                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.005701                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.005701                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.005702                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.005702                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 17962.083651                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 17962.083651                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 17958.425080                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 17958.425080                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks       411251                       # number of writebacks
system.cpu.dcache.writebacks::total            411251                       # number of writebacks
system.cpu.dcache.demand_mshr_misses::.cpu.data       466316                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       466316                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data       466411                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       466411                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   7909691000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   7909691000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   7916718000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   7916718000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.005701                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.005701                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.005702                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.005702                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 16962.083651                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 16962.083651                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 16973.694874                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 16973.694874                       # average overall mshr miss latency
system.cpu.dcache.replacements                 465899                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     51916958                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        51916958                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data       271543                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        271543                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data   3791116500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   3791116500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     52188501                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     52188501                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.005203                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.005203                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 13961.385490                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 13961.385490                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       271543                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       271543                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data   3519573500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   3519573500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.005203                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.005203                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 12961.385490                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 12961.385490                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     29410290                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       29410290                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data       194773                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       194773                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   4584890500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   4584890500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data     29605063                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     29605063                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.006579                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.006579                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 23539.661555                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 23539.661555                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       194773                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       194773                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   4390117500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   4390117500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.006579                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.006579                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 22539.661555                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 22539.661555                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data           97                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total            97                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data           95                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total           95                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data          192                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total          192                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.494792                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.494792                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data           95                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total           95                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      7027000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      7027000                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.494792                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.494792                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 73968.421053                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 73968.421053                       # average SoftPFReq mshr miss latency
system.cpu.dcache.power_state.pwrStateResidencyTicks::UNDEFINED 361951445500                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse           511.900127                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            81793756                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs            466411                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            175.368411                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            174500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data   511.900127                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999805                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999805                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0            1                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           17                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2           77                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          328                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           89                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         164053923                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        164053923                       # Number of data accesses
system.cpu.dcache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 361951445500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                    52188774                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                    29608364                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         11956                       # TLB misses on read requests
system.cpu.dtb.wrMisses                          9480                       # TLB misses on write requests
system.cpu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 361951445500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 361951445500                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 361951445500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst    270606076                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total        270606076                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst    270606076                       # number of overall hits
system.cpu.icache.overall_hits::total       270606076                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst       151152                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total         151152                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst       151152                       # number of overall misses
system.cpu.icache.overall_misses::total        151152                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst   2159529000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total   2159529000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst   2159529000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total   2159529000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst    270757228                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total    270757228                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst    270757228                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total    270757228                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000558                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000558                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000558                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000558                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 14287.134805                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 14287.134805                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 14287.134805                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 14287.134805                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks       150640                       # number of writebacks
system.cpu.icache.writebacks::total            150640                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst       151152                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total       151152                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst       151152                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total       151152                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst   2008377000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total   2008377000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst   2008377000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total   2008377000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000558                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000558                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000558                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000558                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 13287.134805                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13287.134805                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 13287.134805                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13287.134805                       # average overall mshr miss latency
system.cpu.icache.replacements                 150640                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst    270606076                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total       270606076                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst       151152                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total        151152                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst   2159529000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total   2159529000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst    270757228                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total    270757228                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000558                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000558                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 14287.134805                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 14287.134805                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst       151152                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total       151152                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst   2008377000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total   2008377000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000558                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000558                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 13287.134805                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13287.134805                       # average ReadReq mshr miss latency
system.cpu.icache.power_state.pwrStateResidencyTicks::UNDEFINED 361951445500                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           511.725701                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs           270757228                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs            151152                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           1791.291071                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   511.725701                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999464                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999464                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          512                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           19                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3          301                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          188                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         541665608                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        541665608                       # Number of data accesses
system.cpu.icache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 361951445500                       # Cumulative time (in ticks) in various power states
system.cpu.interrupts.clk_domain.clock           8000                       # Clock period in ticks
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                   270757311                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           350                       # TLB misses on write requests
system.cpu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED 361951445500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.power_state.pwrStateResidencyTicks::UNDEFINED 361951445500                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.power_state.pwrStateResidencyTicks::UNDEFINED 361951445500                       # Cumulative time (in ticks) in various power states
system.cpu.power_state.pwrStateResidencyTicks::ON 361951445500                       # Cumulative time (in ticks) in various power states
system.cpu.thread_0.numInsts                        0                       # Number of Instructions committed
system.cpu.thread_0.numOps                          0                       # Number of Ops committed
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.demand_hits::.cpu.inst               148288                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               431572                       # number of demand (read+write) hits
system.l2.demand_hits::total                   579860                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst              148288                       # number of overall hits
system.l2.overall_hits::.cpu.data              431572                       # number of overall hits
system.l2.overall_hits::total                  579860                       # number of overall hits
system.l2.demand_misses::.cpu.inst               2864                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data              34839                       # number of demand (read+write) misses
system.l2.demand_misses::total                  37703                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              2864                       # number of overall misses
system.l2.overall_misses::.cpu.data             34839                       # number of overall misses
system.l2.overall_misses::total                 37703                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst    223372000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data   2617729500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total       2841101500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst    223372000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data   2617729500                       # number of overall miss cycles
system.l2.overall_miss_latency::total      2841101500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst           151152                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           466411                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               617563                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst          151152                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          466411                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              617563                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.018948                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.074696                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.061051                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.018948                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.074696                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.061051                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 77993.016760                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 75137.905795                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 75354.786091                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 77993.016760                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 75137.905795                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 75354.786091                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                3372                       # number of writebacks
system.l2.writebacks::total                      3372                       # number of writebacks
system.l2.demand_mshr_misses::.cpu.inst          2864                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data         34839                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             37703                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         2864                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data        34839                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            37703                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst    194732000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data   2269339500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total   2464071500                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst    194732000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data   2269339500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total   2464071500                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.018948                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.074696                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.061051                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.018948                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.074696                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.061051                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 67993.016760                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 65137.905795                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 65354.786091                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 67993.016760                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 65137.905795                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 65354.786091                       # average overall mshr miss latency
system.l2.replacements                           5574                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks       411251                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           411251                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks       411251                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       411251                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks       150640                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total           150640                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks       150640                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total       150640                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data            162912                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                162912                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data           31861                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               31861                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data   2386107000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2386107000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data        194773                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            194773                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.163580                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.163580                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 74891.152192                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 74891.152192                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data        31861                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          31861                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   2067497000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2067497000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.163580                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.163580                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 64891.152192                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 64891.152192                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst         148288                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total             148288                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         2864                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             2864                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst    223372000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total    223372000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst       151152                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         151152                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.018948                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.018948                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 77993.016760                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 77993.016760                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         2864                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         2864                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst    194732000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total    194732000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.018948                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.018948                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 67993.016760                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 67993.016760                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        268660                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            268660                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data         2978                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total            2978                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data    231622500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total    231622500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data       271638                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        271638                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.010963                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.010963                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 77777.871054                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 77777.871054                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_misses::.cpu.data         2978                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total         2978                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data    201842500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total    201842500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.010963                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.010963                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 67777.871054                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 67777.871054                       # average ReadSharedReq mshr miss latency
system.l2.power_state.pwrStateResidencyTicks::UNDEFINED 361951445500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                 31798.752787                       # Cycle average of tags in use
system.l2.tags.total_refs                     1234101                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                     37807                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     32.642130                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks     101.015405                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      2127.572262                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data     29570.165119                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.003083                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.064928                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.902410                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.970421                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024         32233                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4        32229                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.983673                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   9910615                       # Number of tag accesses
system.l2.tags.data_accesses                  9910615                       # Number of data accesses
system.l2.tags.power_state.pwrStateResidencyTicks::UNDEFINED 361951445500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.avgPriority_.writebacks::samples      3372.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      2864.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples     34838.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.443057946500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds          201                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds          201                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState              171589                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState               3142                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                       37703                       # Number of read requests accepted
system.mem_ctrls.writeReqs                       3372                       # Number of write requests accepted
system.mem_ctrls.readBursts                     37703                       # Number of controller read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                     3372                       # Number of controller write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                      1                       # Number of controller read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of controller write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      27.51                       # Average write queue length when enqueuing
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                 37703                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                 3372                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                   37692                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                     61                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                     62                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                    199                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                    205                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                    203                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                    201                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.rdPerTurnAround::samples          201                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     187.492537                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     36.252996                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1822.936840                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-1023          199     99.00%     99.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-3071            1      0.50%     99.50% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::25600-26623            1      0.50%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total           201                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples          201                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.621891                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.595169                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.962454                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16              140     69.65%     69.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17                1      0.50%     70.15% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18               57     28.36%     98.51% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19                2      1.00%     99.50% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20                1      0.50%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total           201                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadWrQ                      64                       # Total number of bytes read from write queue
system.mem_ctrls.bytesReadSys                 2412992                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys               215808                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBWSys                      6.67                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.60                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.totGap                  360582909500                       # Total gap between requests
system.mem_ctrls.avgGap                    8778646.61                       # Average gap between requests
system.mem_ctrls.requestorReadBytes::.cpu.inst       183296                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorReadBytes::.cpu.data      2229632                       # Per-requestor bytes read from memory
system.mem_ctrls.requestorWriteBytes::.writebacks       213824                       # Per-requestor bytes write to memory
system.mem_ctrls.requestorReadRate::.cpu.inst 506410.465488802642                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorReadRate::.cpu.data 6160030.655271965079                       # Per-requestor bytes read from memory rate (Bytes/sec)
system.mem_ctrls.requestorWriteRate::.writebacks 590753.269971400034                       # Per-requestor bytes write to memory rate (Bytes/sec)
system.mem_ctrls.requestorReadAccesses::.cpu.inst         2864                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorReadAccesses::.cpu.data        34839                       # Per-requestor read serviced memory accesses
system.mem_ctrls.requestorWriteAccesses::.writebacks         3372                       # Per-requestor write serviced memory accesses
system.mem_ctrls.requestorReadTotalLat::.cpu.inst     77718750                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorReadTotalLat::.cpu.data    848443250                       # Per-requestor read total memory access latency
system.mem_ctrls.requestorWriteTotalLat::.writebacks 4265370582000                       # Per-requestor write total memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.inst     27136.44                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorReadAvgLat::.cpu.data     24353.26                       # Per-requestor read average memory access latency
system.mem_ctrls.requestorWriteAvgLat::.writebacks 1264937895.02                       # Per-requestor write average memory access latency
system.mem_ctrls.dram.bytes_read::.cpu.inst       183296                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::.cpu.data      2229696                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_read::total       2412992                       # Number of bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::.cpu.inst       183296                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_inst_read::total       183296                       # Number of instructions bytes read from this memory
system.mem_ctrls.dram.bytes_written::.writebacks       215808                       # Number of bytes written to this memory
system.mem_ctrls.dram.bytes_written::total       215808                       # Number of bytes written to this memory
system.mem_ctrls.dram.num_reads::.cpu.inst         2864                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::.cpu.data        34839                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_reads::total          37703                       # Number of read requests responded to by this memory
system.mem_ctrls.dram.num_writes::.writebacks         3372                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.num_writes::total          3372                       # Number of write requests responded to by this memory
system.mem_ctrls.dram.bw_read::.cpu.inst       506410                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::.cpu.data      6160207                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_read::total          6666618                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::.cpu.inst       506410                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_inst_read::total       506410                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::.writebacks       596235                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_write::total          596235                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.writebacks       596235                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.inst       506410                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::.cpu.data      6160207                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.bw_total::total         7262853                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.dram.readBursts                37702                       # Number of DRAM read bursts
system.mem_ctrls.dram.writeBursts                3341                       # Number of DRAM write bursts
system.mem_ctrls.dram.perBankRdBursts::0         2331                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::1         2204                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::2         2294                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::3         2676                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::4         2271                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::5         2362                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::6         2202                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::7         2600                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::8         2516                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::9         2260                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::10         2307                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::11         2230                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::12         2266                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::13         2380                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::14         2398                       # Per bank write bursts
system.mem_ctrls.dram.perBankRdBursts::15         2405                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::0          142                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::1           72                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::2          137                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::3          404                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::4          126                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::5          131                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::6          157                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::7          401                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::8          224                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::9          119                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::10          223                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::11          130                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::12          171                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::13          292                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::14          337                       # Per bank write bursts
system.mem_ctrls.dram.perBankWrBursts::15          275                       # Per bank write bursts
system.mem_ctrls.dram.totQLat               219249500                       # Total ticks spent queuing
system.mem_ctrls.dram.totBusLat             188510000                       # Total ticks spent in databus transfers
system.mem_ctrls.dram.totMemAccLat          926162000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.dram.avgQLat                 5815.33                       # Average queueing delay per DRAM burst
system.mem_ctrls.dram.avgBusLat               5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.dram.avgMemAccLat           24565.33                       # Average memory access latency per DRAM burst
system.mem_ctrls.dram.readRowHits               32284                       # Number of row buffer hits during reads
system.mem_ctrls.dram.writeRowHits               2364                       # Number of row buffer hits during writes
system.mem_ctrls.dram.readRowHitRate            85.63                       # Row buffer hit rate for reads
system.mem_ctrls.dram.writeRowHitRate           70.76                       # Row buffer hit rate for writes
system.mem_ctrls.dram.bytesPerActivate::samples         6395                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::mean   410.750899                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::gmean   250.072771                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::stdev   375.065902                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::0-127         1347     21.06%     21.06% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::128-255         1960     30.65%     51.71% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::256-383          545      8.52%     60.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::384-511          245      3.83%     64.07% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::512-639          396      6.19%     70.26% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::640-767          316      4.94%     75.20% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::768-895          130      2.03%     77.23% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::896-1023          121      1.89%     79.12% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::1024-1151         1335     20.88%    100.00% # Bytes accessed per row activation
system.mem_ctrls.dram.bytesPerActivate::total         6395                       # Bytes accessed per row activation
system.mem_ctrls.dram.bytesRead               2412928                       # Total number of bytes read from DRAM
system.mem_ctrls.dram.bytesWritten             213824                       # Total number of bytes written to DRAM
system.mem_ctrls.dram.avgRdBW                6.666441                       # Average DRAM read bandwidth in MiBytes/s
system.mem_ctrls.dram.avgWrBW                0.590753                       # Average DRAM write bandwidth in MiBytes/s
system.mem_ctrls.dram.peakBW                 12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.dram.busUtil                    0.06                       # Data bus utilization in percentage
system.mem_ctrls.dram.busUtilRead                0.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.dram.busUtilWrite               0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.dram.pageHitRate               84.42                       # Row buffer hit rate, read and write combined
system.mem_ctrls.dram.power_state.pwrStateResidencyTicks::UNDEFINED 361951445500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.dram.rank0.actEnergy        23462040                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank0.preEnergy        12470370                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank0.readEnergy      135231600                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank0.writeEnergy       8195400                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank0.refreshEnergy 28571540400.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank0.actBackEnergy   7568432070                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank0.preBackEnergy 132615938880                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank0.totalEnergy  168935270760                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank0.averagePower   466.734621                       # Core power per rank (mW)
system.mem_ctrls.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank0.pwrStateTime::IDLE 344696907000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::REF  12086100000                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT   5168438500                       # Time in different power states
system.mem_ctrls.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.actEnergy        22198260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.dram.rank1.preEnergy        11798655                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.dram.rank1.readEnergy      133960680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.dram.rank1.writeEnergy       9244620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.dram.rank1.refreshEnergy 28571540400.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.dram.rank1.actBackEnergy   7554753780                       # Energy for active background per rank (pJ)
system.mem_ctrls.dram.rank1.preBackEnergy 132627457440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.dram.rank1.totalEnergy  168930953835                       # Total energy per rank (pJ)
system.mem_ctrls.dram.rank1.averagePower   466.722694                       # Core power per rank (mW)
system.mem_ctrls.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.dram.rank1.pwrStateTime::IDLE 344725610500                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::REF  12086100000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT   5139735000                       # Time in different power states
system.mem_ctrls.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.power_state.pwrStateResidencyTicks::UNDEFINED 361951445500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               5842                       # Transaction distribution
system.membus.trans_dist::WritebackDirty         3372                       # Transaction distribution
system.membus.trans_dist::CleanEvict             2095                       # Transaction distribution
system.membus.trans_dist::ReadExReq             31861                       # Transaction distribution
system.membus.trans_dist::ReadExResp            31861                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          5842                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side_port::system.mem_ctrls.port        80873                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count_system.l2.mem_side_port::total        80873                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_count::total                  80873                       # Packet count per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::system.mem_ctrls.port      2628800                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size_system.l2.mem_side_port::total      2628800                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.pkt_size::total                 2628800                       # Cumulative packet size per connected requestor and responder (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples             37703                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                   37703    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total               37703                       # Request fanout histogram
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED 361951445500                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy            56819500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer1.occupancy          199294000                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (%)
system.tol2bus.trans_dist::ReadResp            422790                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       414623                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean       150640                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict           56850                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           194773                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          194773                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        151152                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       271638                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side_port::system.l2.cpu_side_port       452944                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port      1398721                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_count::total               1851665                       # Packet count per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side_port::system.l2.cpu_side_port     19314688                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side_port::system.l2.cpu_side_port     56170368                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.pkt_size::total               75485056                       # Cumulative packet size per connected requestor and responder (bytes)
system.tol2bus.snoops                            5574                       # Total snoops (count)
system.tol2bus.snoopTraffic                    215808                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples           623137                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.000173                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.013164                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                 623029     99.98%     99.98% # Request fanout histogram
system.tol2bus.snoop_fanout::1                    108      0.02%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total             623137                       # Request fanout histogram
system.tol2bus.power_state.pwrStateResidencyTicks::UNDEFINED 361951445500                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy         1178942000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.3                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         226728000                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.1                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy         699616500                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
