# BOLT Arion PL100
LTE TDD: Band 40   
Architecture: MIPS  
Bootloader: U-Boot
CPU: Mediatek MT7621  
> Dual-core MIPS1004Kc @ 880 MHz (2 VPEs per core = 4 threads)  
> 32KB L1 I-Cache and 32KB L2 D-Cache  
> 256KB unified L2 Cache  

Flash size: 32 MiB MXIC MX25L25635FMI-10G SOP16  
RAM: 128 MiB NANYA NT5CC64M16GP-D1 DDR3 MEMORY  
WLAN: MT7603E 2.4GHz 802.11bgn + MT7612E 5.8GHz 802.11ac  
Ethernet: 2x 10/100/1000 Mbit/s  
Switch:	MediaTek MT7530

# LTE Module
GDM7243Q Quad  
Advanced FDD-TDD LTE Category 5/6/7 Single Chip  
www.gctsemi.com  
7243Q rev6  
Advanced LTE with Carrier Aggregation  
Supporting Release 10 and 11  

Features  
 Fully integrated radio frequency/baseband/128MB memory single chip solution  
 Supports FDD-TDD LTE Cat5/6/7  
 Cat5 LTE with 4x4 DL MIMO: 300Mbps DL, 75Mbps UL  
 Cat6 LTE with 4x2 carrier aggregation: 300Mbps DL, 50Mbps UL  
 Cat7 LTE with 4x4 MIMO or carrier aggregation with 300Mbps DL, 100Mbps UL  
 Supports 4x4 DL-MIMO (4 layers) and 2X2 UL-MIMO (2 layers)  
 3GPP Release 10/11-compliant  
 Supports eMBMS, OTDOA, TM8/9/10  
 Single RF solution for FDD and TDD LTE  
 Inter/Intra carrier aggregation (class C : 20+20MHz) for DL and UL  
 Enhanced iCIC inter-cell interference cancellation  
 Dual processor architecture: ARM Cortex-A7 with 832MHz clock frequency. Application CPU + Modem CPU (LTE)  
 On-Chip VoLTE (HD-Voice)  
 SoftAP for external WiFi client  

Interfaces  
 Host: SDIO3.0  
 Device: SDIO3.0, USB3.0/USB2.0, RGMII  
 USIM, I2S/PCM, NAND, SPI, UART  

Package Outline  
 12x12x1.2 mm BGA package  
