<p align="center">
  <img src="https://komarev.com/ghpvc/?username=nirajumaretiya&label=Profile%20views&color=0e75b6&style=flat" alt="nirajumaretiya" />
</p>

<h1 align="center">hey there, I'm Niraj Umaretiya ğŸ‘‹</h1>
<h3 align="center">VLSI | FPGA | Hardware Security | AI Accelerator | Embedded Systems</h3>

---

## ğŸ‘¨â€ğŸ’» About Me :

- ğŸ“ Final-year Engineering student working in **VLSI, FPGA & Computer Architecture**
- ğŸ”¬ Worked on **MBIST, BISR, Memory Testing, Tessent DFT Flow**
- ğŸš€ Currently building **DDR3 Controller**
- ğŸ§  Strong interest in **Digital Design, Hardware Security, FPGA, SoC Architecture**

---

## ğŸ› ï¸ Languages and Tools :

<p align="left">
  <!-- Programming -->
  <img src="https://skillicons.dev/icons?i=c,cpp,python,matlab,linux,git,github,vscode" />

  <br/><br/>

  <!-- HDL (manual icons) -->
  <img src="https://img.shields.io/badge/Verilog-RTL-blue?style=for-the-badge&logo=verilog&logoColor=white" />
  <img src="https://img.shields.io/badge/SystemVerilog-RTL-orange?style=for-the-badge&logo=verilog&logoColor=white" />
</p>


**Also worked with:**
- SystemVerilog, Embedded C
- Siemens Tessent, QuestaSim, ModelSim
- Cadence Virtuoso, Genus, Innovus
- Synopsys DC, Conformal
- OpenRAM, FPGA (Artix-7)

---

## ğŸ§© Major Domains :

- ğŸ§  VLSI Design & Verification
- ğŸ–¥ï¸ FPGA & RTL Design  
- ğŸ§ª MBIST, BIRA, BISR, Memory Fault Modeling  
- ğŸ¤– Machine Learning & AI Hardware  
- âš™ï¸ Embedded Systems (ARM, RISC-V)

---

## ğŸš€ Featured Projects :

- ğŸ”¹ **TinyGPU â€” Minimal GPU Core in SystemVerilog**
- ğŸ”¹ **MBIST & BISR Implementation using Siemens Tessent**
- ğŸ”¹ **1Ã—3 Router Design and Verification in Verilog**
- ğŸ”¹ **DDR3 Memory Controller (RTL Design)**
- ğŸ”¹ **SPI Protocol Verification in SystemVerilog**
- ğŸ”¹ **FIFO Memory Design in Verilog**

---

## ğŸ“Š GitHub Activity Graph :

<p align="center">
  <img src="https://github-readme-activity-graph.vercel.app/graph?username=nirajumaretiya&theme=react-dark" />
</p>

---

## ğŸ“ˆ GitHub Stats :

<p align="center">
  <img src="https://github-readme-stats.vercel.app/api?username=nirajumaretiya&show_icons=true&theme=tokyonight" />
</p>

<p align="center">
  <img src="https://github-readme-streak-stats.herokuapp.com/?user=nirajumaretiya&theme=tokyonight" />
</p>

---

## ğŸ“« Contact :

- ğŸ“§ Email: nirajumretiya7@gmail.com
- ğŸ’¼ LinkedIn: https://www.linkedin.com/in/niraj-umaretiya-32b8b726b/

---

â­ *If you like my work, consider starring some repositories!*
