<HTML>
<HEAD><TITLE>Lattice Map TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Map_Twr"></A><B><U><big>Map TRACE Report</big></U></B>

Loading design for application trce from file seebetter20_seebetter20_map.ncd.
Design name: USBAER_top_level
NCD version: 3.2
Vendor:      LATTICE
Device:      LCMXO2280C
Package:     FTBGA256
Speed:       3
Loading device for application trce from file 'mj5g21x17.nph' in environment C:/Program Files/Lattice/diamond/1.3/ispfpga.
Package Status:               Final          Version 1.26
Speed Hardware Data Status: Version 1.69
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Map_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond_1.3_Production (92)</big></U></B>
Wed Jun 27 17:27:04 2012

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2011 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o SeeBetter20_SeeBetter20.tw1 SeeBetter20_SeeBetter20_map.ncd SeeBetter20_SeeBetter20.prf 
Design file:     seebetter20_seebetter20_map.ncd
Preference file: seebetter20_seebetter20.prf
Device,speed:    LCMXO2280C,3
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

<A name="mtw1_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<FONT COLOR=red><LI><A href='#map_twr_pref_0_0' Target='right'><FONT COLOR=red>FREQUENCY NET "ClockxC_c" 90.000000 MHz (34 errors)</FONT></A></LI>
</FONT>            4096 items scored, 34 timing errors detected.
Warning:  74.195MHz is the maximum frequency for this preference.

<LI><A href='#map_twr_pref_0_1' Target='right'>FREQUENCY NET "IfClockxCI_c" 30.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.
Report:   45.228MHz is the maximum frequency for this preference.

<LI><A href='#map_twr_pref_0_2' Target='right'>FREQUENCY 90.000000 MHz (0 errors)</A></LI>            195 items scored, 0 timing errors detected.
Report:  114.956MHz is the maximum frequency for this preference.

<LI><A href='#map_twr_pref_0_3' Target='right'>CLOCK_TO_OUT GROUP "FX2FifoData" 20.000000 ns MIN 0.000000 ns CLKPORT "IfClockxCI" (0 errors)</A></LI>            16 items scored, 0 timing errors detected.

<LI><A href='#map_twr_pref_0_4' Target='right'>CLOCK_TO_OUT PORT "FX2FifoWritexEBO" 12.000000 ns MIN 0.000000 ns CLKPORT "IfClockxCI" (0 errors)</A></LI>            2 items scored, 0 timing errors detected.

<LI><A href='#map_twr_pref_0_5' Target='right'>CLOCK_TO_OUT PORT "FX2FifoPktEndxSBO" 15.000000 ns MIN 0.000000 ns CLKPORT "IfClockxCI" (0 errors)</A></LI>            2 items scored, 0 timing errors detected.

<LI><A href='#map_twr_pref_0_6' Target='right'>INPUT_SETUP PORT "FX2FifoInFullxSBI" 20.000000 ns HOLD 0.000000 ns CLKPORT "IfClockxCI" (0 errors)</A></LI>            2 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="map_twr_pref_0_0"></A>Preference: FREQUENCY NET "ClockxC_c" 90.000000 MHz ;
            4096 items scored, 34 timing errors detected.
--------------------------------------------------------------------------------


Error: The following path exceeds requirements by 2.367ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADCStateMachine_2/CountColxDP_9  (from IfClockxCI_c +)
   Destination:    FF         Data in        ADCvalueReady_1/StatexDP_1  (to ClockxC_c +)

   Delay:              13.297ns  (26.5% logic, 73.5% route), 9 logic levels.

 Constraint Details:

     13.297ns physical path delay ADCStateMachine_2/SLICE_300 to SLICE_365 exceeds
     11.111ns delay constraint less
      0.181ns DIN_SET requirement (totaling 10.930ns) by 2.367ns

 Physical Path Details:

      Data path ADCStateMachine_2/SLICE_300 to SLICE_365:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.560 *SLICE_300.CLK to */SLICE_300.Q1 ADCStateMachine_2/SLICE_300 (from IfClockxCI_c)
ROUTE        10   e 1.441 */SLICE_300.Q1 to */SLICE_619.B1 ADCStateMachine_2/CountColxDP_9
CTOF_DEL    ---     0.371 */SLICE_619.B1 to */SLICE_619.F1 ADCStateMachine_2/SLICE_619
ROUTE         1   e 1.441 */SLICE_619.F1 to */SLICE_571.D1 ADCStateMachine_2/colmodexd4lto17_6
CTOF_DEL    ---     0.371 */SLICE_571.D1 to */SLICE_571.F1 ADCStateMachine_2/SLICE_571
ROUTE         3   e 1.441 */SLICE_571.F1 to   SLICE_564.C0 ADCStateMachine_2/colmodexd4lto17_8
CTOF_DEL    ---     0.371   SLICE_564.C0 to   SLICE_564.F0 SLICE_564
ROUTE         6   e 1.441   SLICE_564.F0 to */SLICE_563.A0 ADCStateMachine_2_RegisterWritexEO_i_0
CTOF_DEL    ---     0.371 */SLICE_563.A0 to */SLICE_563.F0 ADCvalueReady_1/SLICE_563
ROUTE         1   e 0.561 */SLICE_563.F0 to */SLICE_563.C1 ADCvalueReady_1/m6_a1
CTOF_DEL    ---     0.371 */SLICE_563.C1 to */SLICE_563.F1 ADCvalueReady_1/SLICE_563
ROUTE         1   e 1.441 */SLICE_563.F1 to */SLICE_592.B0 ADCvalueReady_1/m6_0_1
CTOF_DEL    ---     0.371 */SLICE_592.B0 to */SLICE_592.F0 ADCvalueReady_1/SLICE_592
ROUTE         1   e 0.561 */SLICE_592.F0 to */SLICE_592.B1 ADCvalueReady_1/m6_0_2
CTOF_DEL    ---     0.371 */SLICE_592.B1 to */SLICE_592.F1 ADCvalueReady_1/SLICE_592
ROUTE         1   e 1.441 */SLICE_592.F1 to   SLICE_365.C0 ADCvalueReady_1/m6_0_1_0
CTOF_DEL    ---     0.371   SLICE_365.C0 to   SLICE_365.F0 SLICE_365
ROUTE         1   e 0.001   SLICE_365.F0 to  SLICE_365.DI0 ADCvalueReady_1/StatexDP_ns_1 (to ClockxC_c)
                  --------
                   13.297   (26.5% logic, 73.5% route), 9 logic levels.

Warning:  74.195MHz is the maximum frequency for this preference.


================================================================================
<A name="map_twr_pref_0_1"></A>Preference: FREQUENCY NET "IfClockxCI_c" 30.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 3.741ns (weighted slack = 11.223ns)

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              uEventCounter/CountxDP_7  (from ClockxC_c +)
   Destination:    FF         Data in        fifoStatemachine_1/StatexDP_1  (to IfClockxCI_c +)

   Delay:               7.189ns  (32.0% logic, 68.0% route), 5 logic levels.

 Constraint Details:

      7.189ns physical path delay uEventCounter/SLICE_535 to fifoStatemachine_1/SLICE_378 meets
     11.111ns delay constraint less
      0.181ns DIN_SET requirement (totaling 10.930ns) by 3.741ns

 Physical Path Details:

      Data path uEventCounter/SLICE_535 to fifoStatemachine_1/SLICE_378:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.560 *SLICE_535.CLK to */SLICE_535.Q1 uEventCounter/SLICE_535 (from ClockxC_c)
ROUTE         2   e 1.441 */SLICE_535.Q1 to */SLICE_610.B0 uEventCounter/CountxDP_7
CTOF_DEL    ---     0.371 */SLICE_610.B0 to */SLICE_610.F0 uEventCounter/SLICE_610
ROUTE         1   e 0.561 */SLICE_610.F0 to */SLICE_610.D1 uEventCounter/countxdn15_3
CTOF_DEL    ---     0.371 */SLICE_610.D1 to */SLICE_610.F1 uEventCounter/SLICE_610
ROUTE         2   e 1.441 */SLICE_610.F1 to   SLICE_536.D1 uEventCounter_p_memoryless_op_eq_countxdn15_6
CTOF_DEL    ---     0.371   SLICE_536.D1 to   SLICE_536.F1 SLICE_536
ROUTE        33   e 1.441   SLICE_536.F1 to */SLICE_378.B0 ResetEarlyPaketTimerxS_0
CTOOFX_DEL  ---     0.631 */SLICE_378.B0 to *LICE_378.OFX0 fifoStatemachine_1/SLICE_378
ROUTE         1   e 0.001 *LICE_378.OFX0 to *SLICE_378.DI0 fifoStatemachine_1/StatexDP_ns_1 (to IfClockxCI_c)
                  --------
                    7.189   (32.0% logic, 68.0% route), 5 logic levels.

Report:   45.228MHz is the maximum frequency for this preference.


================================================================================
<A name="map_twr_pref_0_2"></A>Preference: FREQUENCY 90.000000 MHz ;
            195 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 2.412ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              ADCStateMachine_2/CountColxDP_1  (from IfClockxCI_c +)
   Destination:    FF         Data in        ADCStateMachine_2/NoBxS  (to ADCStateMachine_2/StateColxDP_17 +)

   Delay:               8.049ns  (39.3% logic, 60.7% route), 8 logic levels.

 Constraint Details:

      8.049ns physical path delay ADCStateMachine_2/SLICE_296 to ADCStateMachine_2/SLICE_355 meets
     11.111ns delay constraint less
      0.650ns LSRREC_SET requirement (totaling 10.461ns) by 2.412ns

 Physical Path Details:

      Data path ADCStateMachine_2/SLICE_296 to ADCStateMachine_2/SLICE_355:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.560 *SLICE_296.CLK to */SLICE_296.Q1 ADCStateMachine_2/SLICE_296 (from IfClockxCI_c)
ROUTE         9   e 1.441 */SLICE_296.Q1 to *_2/SLICE_4.B0 ADCStateMachine_2/CountColxDP_1
B0TOFCO_DE  ---     0.882 *_2/SLICE_4.B0 to *2/SLICE_4.FCO ADCStateMachine_2/SLICE_4
ROUTE         1   e 0.001 *2/SLICE_4.FCO to *2/SLICE_3.FCI ADCStateMachine_2/un6_countcolxdp_0_data_tmp_1
FCITOFCO_D  ---     0.141 *2/SLICE_3.FCI to *2/SLICE_3.FCO ADCStateMachine_2/SLICE_3
ROUTE         1   e 0.001 *2/SLICE_3.FCO to *2/SLICE_2.FCI ADCStateMachine_2/un6_countcolxdp_0_data_tmp_3
FCITOFCO_D  ---     0.141 *2/SLICE_2.FCI to *2/SLICE_2.FCO ADCStateMachine_2/SLICE_2
ROUTE         1   e 0.001 *2/SLICE_2.FCO to *2/SLICE_1.FCI ADCStateMachine_2/un6_countcolxdp_0_data_tmp_5
FCITOFCO_D  ---     0.141 *2/SLICE_1.FCI to *2/SLICE_1.FCO ADCStateMachine_2/SLICE_1
ROUTE         1   e 0.001 *2/SLICE_1.FCO to *2/SLICE_0.FCI ADCStateMachine_2/un6_countcolxdp_0_data_tmp_7
FCITOCOUT_  ---     0.554 *2/SLICE_0.FCI to */SLICE_0.OFX0 ADCStateMachine_2/SLICE_0
ROUTE         3   e 1.441 */SLICE_0.OFX0 to */SLICE_581.C0 ADCStateMachine_2/un6_countcolxdp_0_data_tmp_8
CTOF_DEL    ---     0.371 */SLICE_581.C0 to */SLICE_581.F0 ADCStateMachine_2/SLICE_581
ROUTE         1   e 0.561 */SLICE_581.F0 to */SLICE_581.A1 ADCStateMachine_2/g0_0_0
CTOF_DEL    ---     0.371 */SLICE_581.A1 to */SLICE_581.F1 ADCStateMachine_2/SLICE_581
ROUTE         1   e 1.441 */SLICE_581.F1 to *SLICE_355.LSR ADCStateMachine_2/StateColxDN_2_sqmuxa_2 (to ADCStateMachine_2/StateColxDP_17)
                  --------
                    8.049   (39.3% logic, 60.7% route), 8 logic levels.

Report:  114.956MHz is the maximum frequency for this preference.


================================================================================
<A name="map_twr_pref_0_3"></A>Preference: CLOCK_TO_OUT GROUP "FX2FifoData" 20.000000 ns MIN 0.000000 ns CLKPORT "IfClockxCI" ;
            16 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 10.903ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FIFO8KA    Port           uFifo/AERfifo_0_1(ASIC)  (from IfClockxCI_c +)
   Destination:    Port       Pad            FX2FifoDataxDIO_0

   Data Path Delay:     6.593ns  (78.1% logic, 21.9% route), 2 logic levels.

   Clock Path Delay:    2.504ns  (42.5% logic, 57.5% route), 1 logic levels.

 Constraint Details:
      2.504ns delay IfClockxCI to uFifo/AERfifo_0_1 and
      6.593ns delay uFifo/AERfifo_0_1 to FX2FifoDataxDIO_0 (totaling 9.097ns) meets
     20.000ns offset IfClockxCI to FX2FifoDataxDIO_0 by 10.903ns

 Physical Path Details:

      Clock path IfClockxCI to uFifo/AERfifo_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78   e 1.441       A9.PADDI to *fifo_0_1.CLKR IfClockxCI_c
                  --------
                    2.504   (42.5% logic, 57.5% route), 1 logic levels.

      Data path uFifo/AERfifo_0_1 to FX2FifoDataxDIO_0:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     3.171 *fifo_0_1.CLKR to *Rfifo_0_1.DO0 uFifo/AERfifo_0_1 (from IfClockxCI_c)
ROUTE         1   e 1.441 *Rfifo_0_1.DO0 to       R2.PADDO FX2FifoDataxDIO_c_0
DOPAD_DEL   ---     1.981       R2.PADDO to         R2.PAD FX2FifoDataxDIO_0
                  --------
                    6.593   (78.1% logic, 21.9% route), 2 logic levels.

Report:    9.097ns is the minimum offset for this preference.


================================================================================
<A name="map_twr_pref_0_4"></A>Preference: CLOCK_TO_OUT PORT "FX2FifoWritexEBO" 12.000000 ns MIN 0.000000 ns CLKPORT "IfClockxCI" ;
            2 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 3.723ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              fifoStatemachine_1/StatexDP_1  (from IfClockxCI_c +)
   Destination:    Port       Pad            FX2FifoWritexEBO

   Data Path Delay:     5.773ns  (50.1% logic, 49.9% route), 3 logic levels.

   Clock Path Delay:    2.504ns  (42.5% logic, 57.5% route), 1 logic levels.

 Constraint Details:
      2.504ns delay IfClockxCI to fifoStatemachine_1/SLICE_378 and
      5.773ns delay fifoStatemachine_1/SLICE_378 to FX2FifoWritexEBO (totaling 8.277ns) meets
     12.000ns offset IfClockxCI to FX2FifoWritexEBO by 3.723ns

 Physical Path Details:

      Clock path IfClockxCI to fifoStatemachine_1/SLICE_378:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78   e 1.441       A9.PADDI to *SLICE_378.CLK IfClockxCI_c
                  --------
                    2.504   (42.5% logic, 57.5% route), 1 logic levels.

      Data path fifoStatemachine_1/SLICE_378 to FX2FifoWritexEBO:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.560 *SLICE_378.CLK to */SLICE_378.Q0 fifoStatemachine_1/SLICE_378 (from IfClockxCI_c)
ROUTE         7   e 1.441 */SLICE_378.Q0 to */SLICE_654.A0 FifoReadxE
CTOF_DEL    ---     0.371 */SLICE_654.A0 to */SLICE_654.F0 fifoStatemachine_1/SLICE_654
ROUTE         1   e 1.441 */SLICE_654.F0 to       A5.PADDO FX2FifoWritexEBO_c
DOPAD_DEL   ---     1.960       A5.PADDO to         A5.PAD FX2FifoWritexEBO
                  --------
                    5.773   (50.1% logic, 49.9% route), 3 logic levels.

Report:    8.277ns is the minimum offset for this preference.


================================================================================
<A name="map_twr_pref_0_5"></A>Preference: CLOCK_TO_OUT PORT "FX2FifoPktEndxSBO" 15.000000 ns MIN 0.000000 ns CLKPORT "IfClockxCI" ;
            2 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 6.723ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              fifoStatemachine_1/StatexDP_1  (from IfClockxCI_c +)
   Destination:    Port       Pad            FX2FifoPktEndxSBO

   Data Path Delay:     5.773ns  (50.1% logic, 49.9% route), 3 logic levels.

   Clock Path Delay:    2.504ns  (42.5% logic, 57.5% route), 1 logic levels.

 Constraint Details:
      2.504ns delay IfClockxCI to fifoStatemachine_1/SLICE_378 and
      5.773ns delay fifoStatemachine_1/SLICE_378 to FX2FifoPktEndxSBO (totaling 8.277ns) meets
     15.000ns offset IfClockxCI to FX2FifoPktEndxSBO by 6.723ns

 Physical Path Details:

      Clock path IfClockxCI to fifoStatemachine_1/SLICE_378:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78   e 1.441       A9.PADDI to *SLICE_378.CLK IfClockxCI_c
                  --------
                    2.504   (42.5% logic, 57.5% route), 1 logic levels.

      Data path fifoStatemachine_1/SLICE_378 to FX2FifoPktEndxSBO:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.560 *SLICE_378.CLK to */SLICE_378.Q0 fifoStatemachine_1/SLICE_378 (from IfClockxCI_c)
ROUTE         7   e 1.441 */SLICE_378.Q0 to */SLICE_631.A1 FifoReadxE
CTOF_DEL    ---     0.371 */SLICE_631.A1 to */SLICE_631.F1 fifoStatemachine_1/SLICE_631
ROUTE         1   e 1.441 */SLICE_631.F1 to       E1.PADDO FX2FifoPktEndxSBO_c
DOPAD_DEL   ---     1.960       E1.PADDO to         E1.PAD FX2FifoPktEndxSBO
                  --------
                    5.773   (50.1% logic, 49.9% route), 3 logic levels.

Report:    8.277ns is the minimum offset for this preference.


================================================================================
<A name="map_twr_pref_0_6"></A>Preference: INPUT_SETUP PORT "FX2FifoInFullxSBI" 20.000000 ns HOLD 0.000000 ns CLKPORT "IfClockxCI" ;
            2 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 17.179ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            FX2FifoInFullxSBI
   Destination:    FF         Data in        fifoStatemachine_1/StatexDP_1  (to IfClockxCI_c +)

   Max Data Path Delay:     4.948ns  (41.7% logic, 58.3% route), 3 logic levels.

   Min Clock Path Delay:    2.308ns  (37.6% logic, 62.4% route), 1 logic levels.

 Constraint Details:

      4.948ns delay FX2FifoInFullxSBI to fifoStatemachine_1/SLICE_378 less
     20.000ns offset FX2FifoInFullxSBI to IfClockxCI (totaling -15.052ns) meets
      2.308ns delay IfClockxCI to fifoStatemachine_1/SLICE_378 less
      0.181ns DIN_SET requirement (totaling 2.127ns) by 17.179ns

 Physical Path Details:

      Data path FX2FifoInFullxSBI to fifoStatemachine_1/SLICE_378:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     1.063         L1.PAD to       L1.PADDI FX2FifoInFullxSBI
ROUTE         1   e 1.441       L1.PADDI to */SLICE_631.A0 FX2FifoInFullxSBI_c
CTOF_DEL    ---     0.371 */SLICE_631.A0 to */SLICE_631.F0 fifoStatemachine_1/SLICE_631
ROUTE         2   e 1.441 */SLICE_631.F0 to */SLICE_378.C0 fifoStatemachine_1/N_3
CTOOFX_DEL  ---     0.631 */SLICE_378.C0 to *LICE_378.OFX0 fifoStatemachine_1/SLICE_378
ROUTE         1   e 0.001 *LICE_378.OFX0 to *SLICE_378.DI0 fifoStatemachine_1/StatexDP_ns_1 (to IfClockxCI_c)
                  --------
                    4.948   (41.7% logic, 58.3% route), 3 logic levels.

      Clock path IfClockxCI to fifoStatemachine_1/SLICE_378:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.867         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78   e 1.441       A9.PADDI to *SLICE_378.CLK IfClockxCI_c
                  --------
                    2.308   (37.6% logic, 62.4% route), 1 logic levels.

Report:    2.821ns is the minimum offset for this preference.

<A name="mtw1_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "ClockxC_c" 90.000000 MHz |             |             |
;                                       |   90.000 MHz|   74.195 MHz|   9 *
                                        |             |             |
FREQUENCY NET "IfClockxCI_c" 30.000000  |             |             |
MHz ;                                   |   30.000 MHz|   45.228 MHz|   5  
                                        |             |             |
FREQUENCY 90.000000 MHz ;               |   90.000 MHz|  114.956 MHz|   8  
                                        |             |             |
CLOCK_TO_OUT GROUP "FX2FifoData"        |             |             |
20.000000 ns MIN 0.000000 ns CLKPORT    |             |             |
"IfClockxCI" ;                          |    20.000 ns|     9.097 ns|   2  
                                        |             |             |
CLOCK_TO_OUT PORT "FX2FifoWritexEBO"    |             |             |
12.000000 ns MIN 0.000000 ns CLKPORT    |             |             |
"IfClockxCI" ;                          |    12.000 ns|     8.277 ns|   3  
                                        |             |             |
CLOCK_TO_OUT PORT "FX2FifoPktEndxSBO"   |             |             |
15.000000 ns MIN 0.000000 ns CLKPORT    |             |             |
"IfClockxCI" ;                          |    15.000 ns|     8.277 ns|   3  
                                        |             |             |
INPUT_SETUP PORT "FX2FifoInFullxSBI"    |             |             |
20.000000 ns HOLD 0.000000 ns CLKPORT   |             |             |
"IfClockxCI" ;                          |    20.000 ns|     2.821 ns|   3  
                                        |             |             |
----------------------------------------------------------------------------


1 preference(marked by "*" above) not met.

----------------------------------------------------------------------------
Critical Nets                           |   Loads|  Errors| % of total
----------------------------------------------------------------------------
ADCStateMachine_2_RegisterWritexEO_i_0  |       6|      34|    100.00%
                                        |        |        |
ADCStateMachine_2/colmodexd4lto17_8     |       3|      30|     88.24%
                                        |        |        |
ADCvalueReady_1/StatexDP_ns_1           |       1|      28|     82.35%
                                        |        |        |
ADCvalueReady_1/m6_0_1_0                |       1|      22|     64.71%
                                        |        |        |
ADCStateMachine_2/colmodexd4lto17_6     |       1|      20|     58.82%
                                        |        |        |
ADCvalueReady_1/m6_6_m2_e_2             |       3|      16|     47.06%
                                        |        |        |
ADCvalueReady_1/m6_0_2                  |       1|      12|     35.29%
                                        |        |        |
ADCvalueReady_1/m6_0_1                  |       1|      12|     35.29%
                                        |        |        |
ADCvalueReady_1/m6_a1                   |       1|      12|     35.29%
                                        |        |        |
ADCStateMachine_2/colmodexd4lto17_1     |       1|       8|     23.53%
                                        |        |        |
ADCvalueReady_1/m6_0_1_0_0              |       1|       6|     17.65%
                                        |        |        |
ADCvalueReady_1/m6_0_1_1                |       1|       6|     17.65%
                                        |        |        |
ADCvalueReady_1/m4_0_1                  |       1|       6|     17.65%
                                        |        |        |
ADCvalueReady_1/m6_6_m3_bm              |       1|       6|     17.65%
                                        |        |        |
ADCvalueReady_1/m4_0_0                  |       1|       6|     17.65%
                                        |        |        |
ADCvalueReady_1/m4_a2                   |       1|       6|     17.65%
                                        |        |        |
ADCvalueReady_1/StatexDP_ns_0           |       1|       6|     17.65%
                                        |        |        |
ADCStateMachine_2/CountColxDP_11        |      10|       5|     14.71%
                                        |        |        |
ADCStateMachine_2/CountColxDP_10        |      10|       5|     14.71%
                                        |        |        |
ADCStateMachine_2/CountColxDP_9         |      10|       5|     14.71%
                                        |        |        |
ADCStateMachine_2/CountColxDP_8         |      10|       5|     14.71%
                                        |        |        |
ADCStateMachine_2/CountColxDP_7         |      10|       4|     11.76%
                                        |        |        |
ADCStateMachine_2/CountColxDP_6         |      10|       4|     11.76%
                                        |        |        |
ADCStateMachine_2/colmodexd4lto17_7     |       3|       4|     11.76%
                                        |        |        |
----------------------------------------------------------------------------


<A name="mtw1_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 7 clocks:

Clock Domain: ClockxC_c   Source: uClockGen/PLLCInst_0.CLKOP   Loads: 86
   Covered under: FREQUENCY NET "ClockxC_c" 90.000000 MHz ;

   Data transfers from:
   Clock Domain: IfClockxCI_c   Source: IfClockxCI.PAD
      Covered under: FREQUENCY NET "ClockxC_c" 90.000000 MHz ;   Transfers: 35

   Clock Domain: ADCStateMachine_2/StateColxDP_17   Source: ADCStateMachine_2/SLICE_347.Q0
      Covered under: FREQUENCY NET "ClockxC_c" 90.000000 MHz ;   Transfers: 1

   Clock Domain: ADCStateMachine_2/StateColxDP_9   Source: ADCStateMachine_2/SLICE_343.Q0
      Covered under: FREQUENCY NET "ClockxC_c" 90.000000 MHz ;   Transfers: 1

   Clock Domain: PC2xSIO_c   Source: PC2xSIO.PAD
      Not reported because source and destination domains are unrelated.

Clock Domain: IfClockxCI_c   Source: IfClockxCI.PAD   Loads: 78
   Covered under: FREQUENCY NET "IfClockxCI_c" 30.000000 MHz ;

   Data transfers from:
   Clock Domain: ClockxC_c   Source: uClockGen/PLLCInst_0.CLKOP
      Covered under: FREQUENCY NET "IfClockxCI_c" 30.000000 MHz ;   Transfers: 10

   Clock Domain: ADCStateMachine_2/StateColxDP_17   Source: ADCStateMachine_2/SLICE_347.Q0
      Covered under: FREQUENCY NET "IfClockxCI_c" 30.000000 MHz ;   Transfers: 1

   Clock Domain: CDVSTestSRRowInxSO_c   Source: ADCStateMachine_2/SLICE_372.Q0
      Covered under: FREQUENCY NET "IfClockxCI_c" 30.000000 MHz ;   Transfers: 1

   Clock Domain: ADCStateMachine_2/StateColxDP_9   Source: ADCStateMachine_2/SLICE_343.Q0
      Covered under: FREQUENCY NET "IfClockxCI_c" 30.000000 MHz ;   Transfers: 1

   Clock Domain: PC2xSIO_c   Source: PC2xSIO.PAD
      Not reported because source and destination domains are unrelated.
      To report these transfers please refer to preference CLKSKEWDIFF to define
      external clock skew between clock ports.

Clock Domain: ADCStateMachine_2/StateColxDP_17   Source: ADCStateMachine_2/SLICE_347.Q0   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: IfClockxCI_c   Source: IfClockxCI.PAD
      Covered under: FREQUENCY 90.000000 MHz ;   Transfers: 19

   Clock Domain: PC2xSIO_c   Source: PC2xSIO.PAD
      Not reported because source and destination domains are unrelated.

Clock Domain: CDVSTestSRRowInxSO_c   Source: ADCStateMachine_2/SLICE_372.Q0   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: IfClockxCI_c   Source: IfClockxCI.PAD
      Covered under: FREQUENCY 90.000000 MHz ;   Transfers: 1

   Clock Domain: ADCStateMachine_2/StateColxDP_9   Source: ADCStateMachine_2/SLICE_343.Q0
      Covered under: FREQUENCY 90.000000 MHz ;   Transfers: 1

Clock Domain: ADCStateMachine_2/StateColxDP_9   Source: ADCStateMachine_2/SLICE_343.Q0   Loads: 7
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: IfClockxCI_c   Source: IfClockxCI.PAD
      Covered under: FREQUENCY 90.000000 MHz ;   Transfers: 1

Clock Domain: PC1xSIO_c   Source: PC1xSIO.PAD   Loads: 60
   Covered under: FREQUENCY 90.000000 MHz ;

Clock Domain: PC2xSIO_c   Source: PC2xSIO.PAD   Loads: 50
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: PC1xSIO_c   Source: PC1xSIO.PAD
      Not reported because source and destination domains are unrelated.
      To report these transfers please refer to preference CLKSKEWDIFF to define
      external clock skew between clock ports.


<A name="mtw1_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 34  Score: 38334
Cumulative negative slack: 38334

Constraints cover 18013 paths, 7 nets, and 2762 connections (75.8% coverage)

--------------------------------------------------------------------------------
<A name="Map_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond_1.3_Production (92)</big></U></B>
Wed Jun 27 17:27:04 2012

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2011 Lattice Semiconductor Corporation,  All rights reserved.

<A name="mtw1_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 1 -gt -mapchkpnt 0 -sethld -o SeeBetter20_SeeBetter20.tw1 SeeBetter20_SeeBetter20_map.ncd SeeBetter20_SeeBetter20.prf 
Design file:     seebetter20_seebetter20_map.ncd
Preference file: seebetter20_seebetter20.prf
Device,speed:    LCMXO2280C,M
Report level:    verbose report, limited to 1 item per preference
--------------------------------------------------------------------------------

<A name="mtw1_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#map_twr_pref_1_0' Target='right'>FREQUENCY NET "ClockxC_c" 90.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

<LI><A href='#map_twr_pref_1_1' Target='right'>FREQUENCY NET "IfClockxCI_c" 30.000000 MHz (0 errors)</A></LI>            4096 items scored, 0 timing errors detected.

<LI><A href='#map_twr_pref_1_2' Target='right'>FREQUENCY 90.000000 MHz (0 errors)</A></LI>            195 items scored, 0 timing errors detected.

<LI><A href='#map_twr_pref_1_3' Target='right'>CLOCK_TO_OUT GROUP "FX2FifoData" 20.000000 ns MIN 0.000000 ns CLKPORT "IfClockxCI" (0 errors)</A></LI>            16 items scored, 0 timing errors detected.

<LI><A href='#map_twr_pref_1_4' Target='right'>CLOCK_TO_OUT PORT "FX2FifoWritexEBO" 12.000000 ns MIN 0.000000 ns CLKPORT "IfClockxCI" (0 errors)</A></LI>            2 items scored, 0 timing errors detected.

<LI><A href='#map_twr_pref_1_5' Target='right'>CLOCK_TO_OUT PORT "FX2FifoPktEndxSBO" 15.000000 ns MIN 0.000000 ns CLKPORT "IfClockxCI" (0 errors)</A></LI>            2 items scored, 0 timing errors detected.

<LI><A href='#map_twr_pref_1_6' Target='right'>INPUT_SETUP PORT "FX2FifoInFullxSBI" 20.000000 ns HOLD 0.000000 ns CLKPORT "IfClockxCI" (0 errors)</A></LI>            2 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
--------------------------------------------------------------------------------



================================================================================
<A name="map_twr_pref_1_0"></A>Preference: FREQUENCY NET "ClockxC_c" 90.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.320ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FIFO8KA    Port           uFifo/AERfifo_0_1(ASIC)  (from ClockxC_c +)
   Destination:    FIFO8KA    Port           uFifo/AERfifo_0_1(ASIC)  (to ClockxC_c +)

   Delay:               0.419ns  (52.5% logic, 47.5% route), 1 logic levels.

 Constraint Details:

      0.419ns physical path delay uFifo/AERfifo_0_1 to uFifo/AERfifo_0_1 meets
      0.099ns CS_HLD and
      0.000ns delay constraint requirement (totaling 0.099ns) by 0.320ns

 Physical Path Details:

      Data path uFifo/AERfifo_0_1 to uFifo/AERfifo_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     0.220 *fifo_0_1.CLKW to *ERfifo_0_1.FF uFifo/AERfifo_0_1 (from ClockxC_c)
ROUTE         8   e 0.199 *ERfifo_0_1.FF to *ifo_0_1.FULLI FifoFullxS (to ClockxC_c)
                  --------
                    0.419   (52.5% logic, 47.5% route), 1 logic levels.


================================================================================
<A name="map_twr_pref_1_1"></A>Preference: FREQUENCY NET "IfClockxCI_c" 30.000000 MHz ;
            4096 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.310ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FIFO8KA    Port           uFifo/AERfifo_0_1(ASIC)  (from IfClockxCI_c +)
   Destination:    FIFO8KA    Port           uFifo/AERfifo_0_1(ASIC)  (to IfClockxCI_c +)

   Delay:               0.409ns  (51.3% logic, 48.7% route), 1 logic levels.

 Constraint Details:

      0.409ns physical path delay uFifo/AERfifo_0_1 to uFifo/AERfifo_0_1 meets
      0.099ns CS_HLD and
      0.000ns delay constraint requirement (totaling 0.099ns) by 0.310ns

 Physical Path Details:

      Data path uFifo/AERfifo_0_1 to uFifo/AERfifo_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     0.210 *fifo_0_1.CLKR to *ERfifo_0_1.EF uFifo/AERfifo_0_1 (from IfClockxCI_c)
ROUTE         5   e 0.199 *ERfifo_0_1.EF to *fo_0_1.EMPTYI FifoEmptyxS (to IfClockxCI_c)
                  --------
                    0.409   (51.3% logic, 48.7% route), 1 logic levels.


================================================================================
<A name="map_twr_pref_1_2"></A>Preference: FREQUENCY 90.000000 MHz ;
            195 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.342ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              shiftRegister_1/StatexD_38  (from PC1xSIO_c +)
   Destination:    FF         Data in        shiftRegister_1/StatexD_39  (to PC1xSIO_c +)

   Delay:               0.325ns  (38.8% logic, 61.2% route), 1 logic levels.

 Constraint Details:

      0.325ns physical path delay shiftRegister_1/SLICE_480 to shiftRegister_1/SLICE_480 meets
     -0.017ns M_HLD and
      0.000ns delay constraint requirement (totaling -0.017ns) by 0.342ns

 Physical Path Details:

      Data path shiftRegister_1/SLICE_480 to shiftRegister_1/SLICE_480:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.126 *SLICE_480.CLK to */SLICE_480.Q0 shiftRegister_1/SLICE_480 (from PC1xSIO_c)
ROUTE         2   e 0.199 */SLICE_480.Q0 to */SLICE_480.M1 shiftRegister_1/StatexD_38 (to PC1xSIO_c)
                  --------
                    0.325   (38.8% logic, 61.2% route), 1 logic levels.


================================================================================
<A name="map_twr_pref_1_3"></A>Preference: CLOCK_TO_OUT GROUP "FX2FifoData" 20.000000 ns MIN 0.000000 ns CLKPORT "IfClockxCI" ;
            16 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 2.510ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FIFO8KA    Port           uFifo/AERfifo_0_1(ASIC)  (from IfClockxCI_c +)
   Destination:    Port       Pad            FX2FifoDataxDIO_0

   Data Path Delay:     1.782ns  (71.1% logic, 28.9% route), 2 logic levels.

   Clock Path Delay:    0.728ns  (29.3% logic, 70.7% route), 1 logic levels.

 Constraint Details:
      0.728ns delay IfClockxCI to uFifo/AERfifo_0_1 and
      1.782ns delay uFifo/AERfifo_0_1 to FX2FifoDataxDIO_0 (totaling 2.510ns) meets
      0.000ns hold offset IfClockxCI to FX2FifoDataxDIO_0 by 2.510ns

 Physical Path Details:

      Clock path IfClockxCI to uFifo/AERfifo_0_1:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.213         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78   e 0.515       A9.PADDI to *fifo_0_1.CLKR IfClockxCI_c
                  --------
                    0.728   (29.3% logic, 70.7% route), 1 logic levels.

      Data path uFifo/AERfifo_0_1 to FX2FifoDataxDIO_0:

   Name    Fanout   Delay (ns)          Site               Resource
C2Q_DEL     ---     0.780 *fifo_0_1.CLKR to *Rfifo_0_1.DO0 uFifo/AERfifo_0_1 (from IfClockxCI_c)
ROUTE         1   e 0.515 *Rfifo_0_1.DO0 to       R2.PADDO FX2FifoDataxDIO_c_0
DOPAD_DEL   ---     0.487       R2.PADDO to         R2.PAD FX2FifoDataxDIO_0
                  --------
                    1.782   (71.1% logic, 28.9% route), 2 logic levels.

Report:    2.510ns is the maximum offset for this preference.


================================================================================
<A name="map_twr_pref_1_4"></A>Preference: CLOCK_TO_OUT PORT "FX2FifoWritexEBO" 12.000000 ns MIN 0.000000 ns CLKPORT "IfClockxCI" ;
            2 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 2.440ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              fifoStatemachine_1/StatexDP_1  (from IfClockxCI_c +)
   Destination:    Port       Pad            FX2FifoWritexEBO

   Data Path Delay:     1.712ns  (39.8% logic, 60.2% route), 3 logic levels.

   Clock Path Delay:    0.728ns  (29.3% logic, 70.7% route), 1 logic levels.

 Constraint Details:
      0.728ns delay IfClockxCI to fifoStatemachine_1/SLICE_378 and
      1.712ns delay fifoStatemachine_1/SLICE_378 to FX2FifoWritexEBO (totaling 2.440ns) meets
      0.000ns hold offset IfClockxCI to FX2FifoWritexEBO by 2.440ns

 Physical Path Details:

      Clock path IfClockxCI to fifoStatemachine_1/SLICE_378:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.213         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78   e 0.515       A9.PADDI to *SLICE_378.CLK IfClockxCI_c
                  --------
                    0.728   (29.3% logic, 70.7% route), 1 logic levels.

      Data path fifoStatemachine_1/SLICE_378 to FX2FifoWritexEBO:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.126 *SLICE_378.CLK to */SLICE_378.Q0 fifoStatemachine_1/SLICE_378 (from IfClockxCI_c)
ROUTE         7   e 0.515 */SLICE_378.Q0 to */SLICE_654.A0 FifoReadxE
CTOF_DEL    ---     0.074 */SLICE_654.A0 to */SLICE_654.F0 fifoStatemachine_1/SLICE_654
ROUTE         1   e 0.515 */SLICE_654.F0 to       A5.PADDO FX2FifoWritexEBO_c
DOPAD_DEL   ---     0.482       A5.PADDO to         A5.PAD FX2FifoWritexEBO
                  --------
                    1.712   (39.8% logic, 60.2% route), 3 logic levels.

Report:    2.440ns is the maximum offset for this preference.


================================================================================
<A name="map_twr_pref_1_5"></A>Preference: CLOCK_TO_OUT PORT "FX2FifoPktEndxSBO" 15.000000 ns MIN 0.000000 ns CLKPORT "IfClockxCI" ;
            2 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 2.440ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              fifoStatemachine_1/StatexDP_1  (from IfClockxCI_c +)
   Destination:    Port       Pad            FX2FifoPktEndxSBO

   Data Path Delay:     1.712ns  (39.8% logic, 60.2% route), 3 logic levels.

   Clock Path Delay:    0.728ns  (29.3% logic, 70.7% route), 1 logic levels.

 Constraint Details:
      0.728ns delay IfClockxCI to fifoStatemachine_1/SLICE_378 and
      1.712ns delay fifoStatemachine_1/SLICE_378 to FX2FifoPktEndxSBO (totaling 2.440ns) meets
      0.000ns hold offset IfClockxCI to FX2FifoPktEndxSBO by 2.440ns

 Physical Path Details:

      Clock path IfClockxCI to fifoStatemachine_1/SLICE_378:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.213         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78   e 0.515       A9.PADDI to *SLICE_378.CLK IfClockxCI_c
                  --------
                    0.728   (29.3% logic, 70.7% route), 1 logic levels.

      Data path fifoStatemachine_1/SLICE_378 to FX2FifoPktEndxSBO:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.126 *SLICE_378.CLK to */SLICE_378.Q0 fifoStatemachine_1/SLICE_378 (from IfClockxCI_c)
ROUTE         7   e 0.515 */SLICE_378.Q0 to */SLICE_631.A1 FifoReadxE
CTOF_DEL    ---     0.074 */SLICE_631.A1 to */SLICE_631.F1 fifoStatemachine_1/SLICE_631
ROUTE         1   e 0.515 */SLICE_631.F1 to       E1.PADDO FX2FifoPktEndxSBO_c
DOPAD_DEL   ---     0.482       E1.PADDO to         E1.PAD FX2FifoPktEndxSBO
                  --------
                    1.712   (39.8% logic, 60.2% route), 3 logic levels.

Report:    2.440ns is the maximum offset for this preference.


================================================================================
<A name="map_twr_pref_1_6"></A>Preference: INPUT_SETUP PORT "FX2FifoInFullxSBI" 20.000000 ns HOLD 0.000000 ns CLKPORT "IfClockxCI" ;
            2 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed:  The following path meets requirements by 0.675ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         Port       Pad            FX2FifoInFullxSBI
   Destination:    FF         Data in        fifoStatemachine_1/StatexDP_1  (to IfClockxCI_c +)

   Min Data Path Delay:     1.443ns  (28.6% logic, 71.4% route), 3 logic levels.

   Max Clock Path Delay:    0.776ns  (33.6% logic, 66.4% route), 1 logic levels.

 Constraint Details:

      1.443ns delay FX2FifoInFullxSBI to fifoStatemachine_1/SLICE_378 plus
      0.000ns hold offset FX2FifoInFullxSBI to IfClockxCI (totaling 1.443ns) meets
      0.776ns delay IfClockxCI to fifoStatemachine_1/SLICE_378 plus
     -0.008ns DIN_HLD requirement (totaling 0.768ns) by 0.675ns

 Physical Path Details:

      Data path FX2FifoInFullxSBI to fifoStatemachine_1/SLICE_378:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.213         L1.PAD to       L1.PADDI FX2FifoInFullxSBI
ROUTE         1   e 0.515       L1.PADDI to */SLICE_631.A0 FX2FifoInFullxSBI_c
CTOF_DEL    ---     0.074 */SLICE_631.A0 to */SLICE_631.F0 fifoStatemachine_1/SLICE_631
ROUTE         2   e 0.515 */SLICE_631.F0 to */SLICE_378.C0 fifoStatemachine_1/N_3
CTOOFX_DEL  ---     0.125 */SLICE_378.C0 to *LICE_378.OFX0 fifoStatemachine_1/SLICE_378
ROUTE         1   e 0.001 *LICE_378.OFX0 to *SLICE_378.DI0 fifoStatemachine_1/StatexDP_ns_1 (to IfClockxCI_c)
                  --------
                    1.443   (28.6% logic, 71.4% route), 3 logic levels.

      Clock path IfClockxCI to fifoStatemachine_1/SLICE_378:

   Name    Fanout   Delay (ns)          Site               Resource
PADI_DEL    ---     0.261         A9.PAD to       A9.PADDI IfClockxCI
ROUTE        78   e 0.515       A9.PADDI to *SLICE_378.CLK IfClockxCI_c
                  --------
                    0.776   (33.6% logic, 66.4% route), 1 logic levels.

Report: There is no minimum offset greater than zero for this preference.

<A name="mtw1_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY NET "ClockxC_c" 90.000000 MHz |             |             |
;                                       |            -|            -|   1  
                                        |             |             |
FREQUENCY NET "IfClockxCI_c" 30.000000  |             |             |
MHz ;                                   |            -|            -|   1  
                                        |             |             |
FREQUENCY 90.000000 MHz ;               |            -|            -|   1  
                                        |             |             |
CLOCK_TO_OUT GROUP "FX2FifoData"        |             |             |
20.000000 ns MIN 0.000000 ns CLKPORT    |             |             |
"IfClockxCI" ;                          |     0.000 ns|     2.510 ns|   2  
                                        |             |             |
CLOCK_TO_OUT PORT "FX2FifoWritexEBO"    |             |             |
12.000000 ns MIN 0.000000 ns CLKPORT    |             |             |
"IfClockxCI" ;                          |     0.000 ns|     2.440 ns|   3  
                                        |             |             |
CLOCK_TO_OUT PORT "FX2FifoPktEndxSBO"   |             |             |
15.000000 ns MIN 0.000000 ns CLKPORT    |             |             |
"IfClockxCI" ;                          |     0.000 ns|     2.440 ns|   3  
                                        |             |             |
INPUT_SETUP PORT "FX2FifoInFullxSBI"    |             |             |
20.000000 ns HOLD 0.000000 ns CLKPORT   |             |             |
"IfClockxCI" ;                          |     0.000 ns|    -0.675 ns|   3  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="mtw1_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 7 clocks:

Clock Domain: ClockxC_c   Source: uClockGen/PLLCInst_0.CLKOP   Loads: 86
   Covered under: FREQUENCY NET "ClockxC_c" 90.000000 MHz ;

   Data transfers from:
   Clock Domain: IfClockxCI_c   Source: IfClockxCI.PAD
      Covered under: FREQUENCY NET "ClockxC_c" 90.000000 MHz ;   Transfers: 35

   Clock Domain: ADCStateMachine_2/StateColxDP_17   Source: ADCStateMachine_2/SLICE_347.Q0
      Covered under: FREQUENCY NET "ClockxC_c" 90.000000 MHz ;   Transfers: 1

   Clock Domain: ADCStateMachine_2/StateColxDP_9   Source: ADCStateMachine_2/SLICE_343.Q0
      Covered under: FREQUENCY NET "ClockxC_c" 90.000000 MHz ;   Transfers: 1

   Clock Domain: PC2xSIO_c   Source: PC2xSIO.PAD
      Not reported because source and destination domains are unrelated.

Clock Domain: IfClockxCI_c   Source: IfClockxCI.PAD   Loads: 78
   Covered under: FREQUENCY NET "IfClockxCI_c" 30.000000 MHz ;

   Data transfers from:
   Clock Domain: ClockxC_c   Source: uClockGen/PLLCInst_0.CLKOP
      Covered under: FREQUENCY NET "IfClockxCI_c" 30.000000 MHz ;   Transfers: 10

   Clock Domain: ADCStateMachine_2/StateColxDP_17   Source: ADCStateMachine_2/SLICE_347.Q0
      Covered under: FREQUENCY NET "IfClockxCI_c" 30.000000 MHz ;   Transfers: 1

   Clock Domain: CDVSTestSRRowInxSO_c   Source: ADCStateMachine_2/SLICE_372.Q0
      Covered under: FREQUENCY NET "IfClockxCI_c" 30.000000 MHz ;   Transfers: 1

   Clock Domain: ADCStateMachine_2/StateColxDP_9   Source: ADCStateMachine_2/SLICE_343.Q0
      Covered under: FREQUENCY NET "IfClockxCI_c" 30.000000 MHz ;   Transfers: 1

   Clock Domain: PC2xSIO_c   Source: PC2xSIO.PAD
      Not reported because source and destination domains are unrelated.
      To report these transfers please refer to preference CLKSKEWDIFF to define
      external clock skew between clock ports.

Clock Domain: ADCStateMachine_2/StateColxDP_17   Source: ADCStateMachine_2/SLICE_347.Q0   Loads: 26
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: IfClockxCI_c   Source: IfClockxCI.PAD
      Covered under: FREQUENCY 90.000000 MHz ;   Transfers: 19

   Clock Domain: PC2xSIO_c   Source: PC2xSIO.PAD
      Not reported because source and destination domains are unrelated.

Clock Domain: CDVSTestSRRowInxSO_c   Source: ADCStateMachine_2/SLICE_372.Q0   Loads: 5
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: IfClockxCI_c   Source: IfClockxCI.PAD
      Covered under: FREQUENCY 90.000000 MHz ;   Transfers: 1

   Clock Domain: ADCStateMachine_2/StateColxDP_9   Source: ADCStateMachine_2/SLICE_343.Q0
      Covered under: FREQUENCY 90.000000 MHz ;   Transfers: 1

Clock Domain: ADCStateMachine_2/StateColxDP_9   Source: ADCStateMachine_2/SLICE_343.Q0   Loads: 7
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: IfClockxCI_c   Source: IfClockxCI.PAD
      Covered under: FREQUENCY 90.000000 MHz ;   Transfers: 1

Clock Domain: PC1xSIO_c   Source: PC1xSIO.PAD   Loads: 60
   Covered under: FREQUENCY 90.000000 MHz ;

Clock Domain: PC2xSIO_c   Source: PC2xSIO.PAD   Loads: 50
   No transfer within this clock domain is found

   Data transfers from:
   Clock Domain: PC1xSIO_c   Source: PC1xSIO.PAD
      Not reported because source and destination domains are unrelated.
      To report these transfers please refer to preference CLKSKEWDIFF to define
      external clock skew between clock ports.


<A name="mtw1_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 18012 paths, 7 nets, and 2762 connections (75.8% coverage)



<A name="mtw1_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 34 (setup), 0 (hold)
Score: 38334 (setup), 0 (hold)
Cumulative negative slack: 38334 (38334+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
