#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Aug 23 20:43:22 2021
# Process ID: 2828
# Current directory: C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent17180 C:\Users\seanj\Documents\Kent_0\Kent_0\Kent_0\Kent_0.xpr
# Log file: C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/vivado.log
# Journal file: C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.xpr
INFO: [Project 1-313] Project file moved from 'C:/Users/seanj/Documents/Kent_0/Kent_0' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
update_compile_order -fileset sources_1
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/random_access_memory_tb.sv w ]
add_files -fileset sim_1 C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/random_access_memory_tb.sv
update_compile_order -fileset sim_1
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
create_ip -name blk_mem_gen -vendor xilinx.com -library ip -version 8.4 -module_name random_access_memory -dir c:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sources_1/ip
set_property -dict [list CONFIG.Component_Name {random_access_memory} CONFIG.Write_Width_A {8} CONFIG.Write_Depth_A {256} CONFIG.Read_Width_A {8} CONFIG.Enable_A {Always_Enabled} CONFIG.Write_Width_B {8} CONFIG.Read_Width_B {8}] [get_ips random_access_memory]
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'random_access_memory' to 'random_access_memory' is not allowed and is ignored.
generate_target {instantiation_template} [get_files c:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sources_1/ip/random_access_memory/random_access_memory.xci]
INFO: [IP_Flow 19-1686] Generating 'Instantiation Template' target for IP 'random_access_memory'...
update_compile_order -fileset sources_1
generate_target all [get_files  c:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sources_1/ip/random_access_memory/random_access_memory.xci]
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'random_access_memory'...
INFO: [IP_Flow 19-1686] Generating 'Simulation' target for IP 'random_access_memory'...
INFO: [IP_Flow 19-1686] Generating 'Miscellaneous' target for IP 'random_access_memory'...
INFO: [IP_Flow 19-1686] Generating 'Change Log' target for IP 'random_access_memory'...
catch { config_ip_cache -export [get_ips -all random_access_memory] }
export_ip_user_files -of_objects [get_files c:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sources_1/ip/random_access_memory/random_access_memory.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] c:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sources_1/ip/random_access_memory/random_access_memory.xci]
launch_runs -jobs 10 random_access_memory_synth_1
[Mon Aug 23 20:53:39 2021] Launched random_access_memory_synth_1...
Run output will be captured here: C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.runs/random_access_memory_synth_1/runme.log
export_simulation -of_objects [get_files c:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sources_1/ip/random_access_memory/random_access_memory.xci] -directory C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.ip_user_files -ipstatic_source_dir C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.cache/compile_simlib/modelsim} {questa=C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.cache/compile_simlib/questa} {riviera=C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.cache/compile_simlib/riviera} {activehdl=C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
WARNING: [IP_Flow 19-4067] Ignoring invalid widget type specified checkbox.Providing a default widget
set_property top random_access_memory_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'random_access_memory_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj random_access_memory_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sources_1/ip/random_access_memory/sim/random_access_memory.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module random_access_memory
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/random_access_memory_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module random_access_memory_tb
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/random_access_memory_tb.sv:30]
INFO: [VRFC 10-2458] undeclared symbol wea, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/random_access_memory_tb.sv:31]
INFO: [VRFC 10-2458] undeclared symbol addra, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/random_access_memory_tb.sv:32]
INFO: [VRFC 10-2458] undeclared symbol dina, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/random_access_memory_tb.sv:33]
INFO: [VRFC 10-2458] undeclared symbol douta, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/random_access_memory_tb.sv:34]
WARNING: [VRFC 10-2938] 'clk' is already implicitly declared on line 30 [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/random_access_memory_tb.sv:40]
WARNING: [VRFC 10-2938] 'wea' is already implicitly declared on line 31 [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/random_access_memory_tb.sv:41]
WARNING: [VRFC 10-2938] 'addra' is already implicitly declared on line 32 [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/random_access_memory_tb.sv:42]
WARNING: [VRFC 10-2938] 'dina' is already implicitly declared on line 33 [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/random_access_memory_tb.sv:43]
WARNING: [VRFC 10-2938] 'douta' is already implicitly declared on line 34 [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/random_access_memory_tb.sv:44]
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.sim/sim_1/behav/xsim'
"xelab -wto eda87e4d869f47bb809d4dea70c0f12e --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot random_access_memory_tb_behav xil_defaultlib.random_access_memory_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto eda87e4d869f47bb809d4dea70c0f12e --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot random_access_memory_tb_behav xil_defaultlib.random_access_memory_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.random_access_memory
Compiling module xil_defaultlib.random_access_memory_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot random_access_memory_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.sim/sim_1/behav/xsim/xsim.dir/random_access_memory_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.sim/sim_1/behav/xsim/xsim.dir/random_access_memory_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Aug 23 21:00:17 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Aug 23 21:00:17 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "random_access_memory_tb_behav -key {Behavioral:sim_1:Functional:random_access_memory_tb} -tclbatch {random_access_memory_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source random_access_memory_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Block Memory Generator module random_access_memory_tb.random_access_memory_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 100 ns : File "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/random_access_memory_tb.sv" Line 66
INFO: [USF-XSim-96] XSim completed. Design snapshot 'random_access_memory_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 943.328 ; gain = 4.082
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'random_access_memory_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj random_access_memory_tb_vlog.prj"
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.sim/sim_1/behav/xsim'
"xelab -wto eda87e4d869f47bb809d4dea70c0f12e --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot random_access_memory_tb_behav xil_defaultlib.random_access_memory_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto eda87e4d869f47bb809d4dea70c0f12e --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot random_access_memory_tb_behav xil_defaultlib.random_access_memory_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
INFO: [XSIM 43-4323] No Change in HDL. Linking previously generated obj files to create kernel
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module random_access_memory_tb.random_access_memory_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 100 ns : File "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/random_access_memory_tb.sv" Line 66
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 947.387 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'random_access_memory_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj random_access_memory_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/random_access_memory_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module random_access_memory_tb
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/random_access_memory_tb.sv:30]
INFO: [VRFC 10-2458] undeclared symbol wea, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/random_access_memory_tb.sv:31]
INFO: [VRFC 10-2458] undeclared symbol addra, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/random_access_memory_tb.sv:32]
INFO: [VRFC 10-2458] undeclared symbol dina, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/random_access_memory_tb.sv:33]
INFO: [VRFC 10-2458] undeclared symbol douta, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/random_access_memory_tb.sv:34]
WARNING: [VRFC 10-2938] 'clk' is already implicitly declared on line 30 [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/random_access_memory_tb.sv:40]
WARNING: [VRFC 10-2938] 'wea' is already implicitly declared on line 31 [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/random_access_memory_tb.sv:41]
WARNING: [VRFC 10-2938] 'addra' is already implicitly declared on line 32 [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/random_access_memory_tb.sv:42]
WARNING: [VRFC 10-2938] 'dina' is already implicitly declared on line 33 [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/random_access_memory_tb.sv:43]
WARNING: [VRFC 10-2938] 'douta' is already implicitly declared on line 34 [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/random_access_memory_tb.sv:44]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.sim/sim_1/behav/xsim'
"xelab -wto eda87e4d869f47bb809d4dea70c0f12e --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot random_access_memory_tb_behav xil_defaultlib.random_access_memory_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto eda87e4d869f47bb809d4dea70c0f12e --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot random_access_memory_tb_behav xil_defaultlib.random_access_memory_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.random_access_memory
Compiling module xil_defaultlib.random_access_memory_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot random_access_memory_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module random_access_memory_tb.random_access_memory_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 100 ns : File "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/random_access_memory_tb.sv" Line 66
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 947.387 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'random_access_memory_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj random_access_memory_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/random_access_memory_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module random_access_memory_tb
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/random_access_memory_tb.sv:30]
INFO: [VRFC 10-2458] undeclared symbol wea, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/random_access_memory_tb.sv:31]
INFO: [VRFC 10-2458] undeclared symbol addra, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/random_access_memory_tb.sv:32]
INFO: [VRFC 10-2458] undeclared symbol dina, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/random_access_memory_tb.sv:33]
INFO: [VRFC 10-2458] undeclared symbol douta, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/random_access_memory_tb.sv:34]
WARNING: [VRFC 10-2938] 'clk' is already implicitly declared on line 30 [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/random_access_memory_tb.sv:40]
WARNING: [VRFC 10-2938] 'wea' is already implicitly declared on line 31 [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/random_access_memory_tb.sv:41]
WARNING: [VRFC 10-2938] 'addra' is already implicitly declared on line 32 [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/random_access_memory_tb.sv:42]
WARNING: [VRFC 10-2938] 'dina' is already implicitly declared on line 33 [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/random_access_memory_tb.sv:43]
WARNING: [VRFC 10-2938] 'douta' is already implicitly declared on line 34 [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/random_access_memory_tb.sv:44]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.sim/sim_1/behav/xsim'
"xelab -wto eda87e4d869f47bb809d4dea70c0f12e --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot random_access_memory_tb_behav xil_defaultlib.random_access_memory_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto eda87e4d869f47bb809d4dea70c0f12e --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot random_access_memory_tb_behav xil_defaultlib.random_access_memory_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.random_access_memory
Compiling module xil_defaultlib.random_access_memory_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot random_access_memory_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module random_access_memory_tb.random_access_memory_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 110 ns : File "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/random_access_memory_tb.sv" Line 70
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 947.387 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'random_access_memory_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj random_access_memory_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/random_access_memory_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module random_access_memory_tb
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/random_access_memory_tb.sv:30]
INFO: [VRFC 10-2458] undeclared symbol wea, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/random_access_memory_tb.sv:31]
INFO: [VRFC 10-2458] undeclared symbol addra, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/random_access_memory_tb.sv:32]
INFO: [VRFC 10-2458] undeclared symbol dina, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/random_access_memory_tb.sv:33]
INFO: [VRFC 10-2458] undeclared symbol douta, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/random_access_memory_tb.sv:34]
WARNING: [VRFC 10-2938] 'clk' is already implicitly declared on line 30 [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/random_access_memory_tb.sv:40]
WARNING: [VRFC 10-2938] 'wea' is already implicitly declared on line 31 [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/random_access_memory_tb.sv:41]
WARNING: [VRFC 10-2938] 'addra' is already implicitly declared on line 32 [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/random_access_memory_tb.sv:42]
WARNING: [VRFC 10-2938] 'dina' is already implicitly declared on line 33 [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/random_access_memory_tb.sv:43]
WARNING: [VRFC 10-2938] 'douta' is already implicitly declared on line 34 [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/random_access_memory_tb.sv:44]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.sim/sim_1/behav/xsim'
"xelab -wto eda87e4d869f47bb809d4dea70c0f12e --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot random_access_memory_tb_behav xil_defaultlib.random_access_memory_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto eda87e4d869f47bb809d4dea70c0f12e --incr --debug typical --relax --mt 2 -L blk_mem_gen_v8_4_4 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot random_access_memory_tb_behav xil_defaultlib.random_access_memory_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_output_stage(...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_softecc_outpu...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4_mem_module(C_...
Compiling module blk_mem_gen_v8_4_4.blk_mem_gen_v8_4_4(C_FAMILY="art...
Compiling module xil_defaultlib.random_access_memory
Compiling module xil_defaultlib.random_access_memory_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot random_access_memory_tb_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
Vivado Simulator 2019.2
Time resolution is 1 ps
Block Memory Generator module random_access_memory_tb.random_access_memory_0.inst.native_mem_module.blk_mem_gen_v8_4_4_inst is using a behavioral model for simulation which will not precisely model memory collision behavior.
$finish called at time : 30 ns : File "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/random_access_memory_tb.sv" Line 75
relaunch_sim: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 950.715 ; gain = 0.000
close [ open C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/top_old.sv w ]
add_files C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/top_old.sv
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
set_property top central_processing_unit_tb [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'central_processing_unit_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.sim/sim_1/behav/xsim'
"xvlog --incr --relax -prj central_processing_unit_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/arithmetic_logic_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module arithmetic_logic_unit
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/central_processing_unit.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module central_processing_unit
WARNING: [VRFC 10-3676] redeclaration of ansi port 'pc' is not allowed [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/central_processing_unit.sv:24]
WARNING: [VRFC 10-3676] redeclaration of ansi port 'r_0' is not allowed [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/central_processing_unit.sv:42]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/decode.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module decode
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/mux_4_to_1.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux_4_to_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/program_counter.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module program_counter
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/register_file.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module register_file
WARNING: [VRFC 10-3676] redeclaration of ansi port 'r_0' is not allowed [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/register_file.sv:29]
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module central_processing_unit_tb
INFO: [VRFC 10-2458] undeclared symbol clk, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:16]
INFO: [VRFC 10-2458] undeclared symbol rst, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:17]
INFO: [VRFC 10-2458] undeclared symbol ir, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:18]
INFO: [VRFC 10-2458] undeclared symbol pc, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:19]
INFO: [VRFC 10-2458] undeclared symbol r_0, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:21]
INFO: [VRFC 10-2458] undeclared symbol r_1, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:21]
INFO: [VRFC 10-2458] undeclared symbol r_2, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:21]
INFO: [VRFC 10-2458] undeclared symbol r_3, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:21]
INFO: [VRFC 10-2458] undeclared symbol r_4, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:21]
INFO: [VRFC 10-2458] undeclared symbol r_5, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:21]
INFO: [VRFC 10-2458] undeclared symbol r_6, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:21]
INFO: [VRFC 10-2458] undeclared symbol r_7, assumed default net type wire [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:21]
WARNING: [VRFC 10-2938] 'clk' is already implicitly declared on line 16 [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:32]
WARNING: [VRFC 10-2938] 'rst' is already implicitly declared on line 17 [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:33]
WARNING: [VRFC 10-2938] 'ir' is already implicitly declared on line 18 [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:34]
WARNING: [VRFC 10-2938] 'pc' is already implicitly declared on line 19 [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:35]
WARNING: [VRFC 10-2938] 'r_0' is already implicitly declared on line 21 [C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv:43]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.sim/sim_1/behav/xsim'
"xelab -wto eda87e4d869f47bb809d4dea70c0f12e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot central_processing_unit_tb_behav xil_defaultlib.central_processing_unit_tb xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto eda87e4d869f47bb809d4dea70c0f12e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot central_processing_unit_tb_behav xil_defaultlib.central_processing_unit_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/central_processing_unit.sv" Line 4. Module central_processing_unit doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/program_counter.sv" Line 4. Module program_counter doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/decode.sv" Line 4. Module decode doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/mux_4_to_1.sv" Line 4. Module mux_4_to_1 doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/register_file.sv" Line 4. Module register_file doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sources_1/new/arithmetic_logic_unit.sv" Line 4. Module arithmetic_logic_unit doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.program_counter
Compiling module xil_defaultlib.decode
Compiling module xil_defaultlib.mux_4_to_1
Compiling module xil_defaultlib.register_file
Compiling module xil_defaultlib.arithmetic_logic_unit
Compiling module xil_defaultlib.central_processing_unit
Compiling module xil_defaultlib.central_processing_unit_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot central_processing_unit_tb_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.sim/sim_1/behav/xsim/xsim.dir/central_processing_unit_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.sim/sim_1/behav/xsim/xsim.dir/central_processing_unit_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Mon Aug 23 21:45:58 2021. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Mon Aug 23 21:45:58 2021...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "central_processing_unit_tb_behav -key {Behavioral:sim_1:Functional:central_processing_unit_tb} -tclbatch {central_processing_unit_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
Time resolution is 1 ps
source central_processing_unit_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Loading ROM.
WARNING: File C:/Users/seanj/Documents/Kent_0/assembler/a.txt referenced on C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv at line 62 cannot be opened for reading. Please ensure that this file is available in the current working directory.
pc: 00
ir: xxxx
pc: 00
ir: xxxx
pc: 00
ir: xxxx
pc: 00
ir: xxxx
pc: 00
ir: xxxx
pc: 00
ir: xxxx
pc: 00
ir: xxxx
pc: 00
ir: xxxx
pc: 00
ir: xxxx
pc: 00
ir: xxxx
$finish called at time : 110 ns : File "C:/Users/seanj/Documents/Kent_0/Kent_0/Kent_0/Kent_0.srcs/sim_1/new/central_processing_unit_tb.sv" Line 79
INFO: [USF-XSim-96] XSim completed. Design snapshot 'central_processing_unit_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:08 . Memory (MB): peak = 959.062 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Aug 23 21:47:47 2021...
