<profile>

<section name = "Vitis HLS Report for 'C_drain_IO_L2_out'" level="0">
<item name = "Date">Sat Oct 15 10:48:55 2022
</item>
<item name = "Version">2021.1 (Build 3247384 on Thu Jun 10 19:36:07 MDT 2021)</item>
<item name = "Project">hls_prj</item>
<item name = "Solution">solution1 (Vivado IP Flow Target)</item>
<item name = "Product family">virtexuplus</item>
<item name = "Target device">xcu200-fsgd2104-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">5.00 ns, 2.810 ns, 1.35 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">1153, 1153, 5.765 us, 5.765 us, 1153, 1153, no</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS_fu_74">C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS, 34, 34, 0.170 us, 0.170 us, 34, 34, no</column>
<column name="grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS_fu_82">C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS, 34, 34, 0.170 us, 0.170 us, 34, 34, no</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
<column name="- VITIS_LOOP_1043_1_VITIS_LOOP_1044_2_VITIS_LOOP_1047_3">1152, 1152, 36, -, -, 32, no</column>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 86, -</column>
<column name="FIFO">-, -, -, -, -</column>
<column name="Instance">-, -, 18, 166, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 106, -</column>
<column name="Register">-, -, 30, -, -</column>
<specialColumn name="Available SLR">1440, 2280, 788160, 394080, 320</specialColumn>
<specialColumn name="Utilization SLR (%)">0, 0, ~0, ~0, 0</specialColumn>
<specialColumn name="Available">4320, 6840, 2364480, 1182240, 960</specialColumn>
<specialColumn name="Utilization (%)">0, 0, ~0, ~0, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS_fu_82">C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS, 0, 0, 9, 83, 0</column>
<column name="grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS_fu_74">C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS, 0, 0, 9, 83, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="add_ln1069_5_fu_175_p2">+, 0, 0, 12, 5, 1</column>
<column name="add_ln1069_fu_117_p2">+, 0, 0, 13, 6, 1</column>
<column name="add_ln870_fu_170_p2">+, 0, 0, 9, 2, 1</column>
<column name="and_ln1043_fu_144_p2">and, 0, 0, 2, 1, 1</column>
<column name="icmp_ln1049_fu_164_p2">icmp, 0, 0, 8, 2, 1</column>
<column name="icmp_ln1069_6_fu_126_p2">icmp, 0, 0, 9, 5, 4</column>
<column name="icmp_ln1069_7_fu_138_p2">icmp, 0, 0, 8, 2, 3</column>
<column name="icmp_ln1069_fu_111_p2">icmp, 0, 0, 10, 6, 7</column>
<column name="ap_block_state1">or, 0, 0, 2, 1, 1</column>
<column name="ap_block_state3_on_subcall_done">or, 0, 0, 2, 1, 1</column>
<column name="or_ln1044_fu_150_p2">or, 0, 0, 2, 1, 1</column>
<column name="select_ln1044_fu_156_p3">select, 0, 0, 2, 1, 1</column>
<column name="select_ln1069_fu_181_p3">select, 0, 0, 5, 1, 1</column>
<column name="xor_ln1043_fu_132_p2">xor, 0, 0, 2, 1, 2</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="ap_NS_fsm">20, 4, 1, 4</column>
<column name="ap_done">9, 2, 1, 2</column>
<column name="c3_V_fu_62">9, 2, 2, 4</column>
<column name="fifo_C_drain_C_drain_IO_L1_out_0_092_read">9, 2, 1, 2</column>
<column name="fifo_C_drain_C_drain_IO_L2_out_096_din">9, 2, 128, 256</column>
<column name="fifo_C_drain_C_drain_IO_L2_out_096_write">14, 3, 1, 3</column>
<column name="fifo_C_drain_C_drain_IO_L2_out_197_read">9, 2, 1, 2</column>
<column name="indvar_flatten39_fu_66">9, 2, 5, 10</column>
<column name="indvar_flatten51_fu_70">9, 2, 6, 12</column>
<column name="real_start">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="add_ln1069_reg_226">6, 0, 6, 0</column>
<column name="ap_CS_fsm">3, 0, 3, 0</column>
<column name="ap_done_reg">1, 0, 1, 0</column>
<column name="c3_V_fu_62">2, 0, 2, 0</column>
<column name="grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1050_4_VITIS_fu_82_ap_start_reg">1, 0, 1, 0</column>
<column name="grp_C_drain_IO_L2_out_Pipeline_VITIS_LOOP_1067_7_VITIS_fu_74_ap_start_reg">1, 0, 1, 0</column>
<column name="icmp_ln1049_reg_241">1, 0, 1, 0</column>
<column name="icmp_ln1069_6_reg_231">1, 0, 1, 0</column>
<column name="indvar_flatten39_fu_66">5, 0, 5, 0</column>
<column name="indvar_flatten51_fu_70">6, 0, 6, 0</column>
<column name="select_ln1044_reg_236">2, 0, 2, 0</column>
<column name="start_once_reg">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="ap_clk">in, 1, ap_ctrl_hs, C_drain_IO_L2_out, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, C_drain_IO_L2_out, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, C_drain_IO_L2_out, return value</column>
<column name="start_full_n">in, 1, ap_ctrl_hs, C_drain_IO_L2_out, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, C_drain_IO_L2_out, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, C_drain_IO_L2_out, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, C_drain_IO_L2_out, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, C_drain_IO_L2_out, return value</column>
<column name="start_out">out, 1, ap_ctrl_hs, C_drain_IO_L2_out, return value</column>
<column name="start_write">out, 1, ap_ctrl_hs, C_drain_IO_L2_out, return value</column>
<column name="fifo_C_drain_C_drain_IO_L2_out_197_dout">in, 128, ap_fifo, fifo_C_drain_C_drain_IO_L2_out_197, pointer</column>
<column name="fifo_C_drain_C_drain_IO_L2_out_197_empty_n">in, 1, ap_fifo, fifo_C_drain_C_drain_IO_L2_out_197, pointer</column>
<column name="fifo_C_drain_C_drain_IO_L2_out_197_read">out, 1, ap_fifo, fifo_C_drain_C_drain_IO_L2_out_197, pointer</column>
<column name="fifo_C_drain_C_drain_IO_L2_out_096_din">out, 128, ap_fifo, fifo_C_drain_C_drain_IO_L2_out_096, pointer</column>
<column name="fifo_C_drain_C_drain_IO_L2_out_096_full_n">in, 1, ap_fifo, fifo_C_drain_C_drain_IO_L2_out_096, pointer</column>
<column name="fifo_C_drain_C_drain_IO_L2_out_096_write">out, 1, ap_fifo, fifo_C_drain_C_drain_IO_L2_out_096, pointer</column>
<column name="fifo_C_drain_C_drain_IO_L1_out_0_092_dout">in, 128, ap_fifo, fifo_C_drain_C_drain_IO_L1_out_0_092, pointer</column>
<column name="fifo_C_drain_C_drain_IO_L1_out_0_092_empty_n">in, 1, ap_fifo, fifo_C_drain_C_drain_IO_L1_out_0_092, pointer</column>
<column name="fifo_C_drain_C_drain_IO_L1_out_0_092_read">out, 1, ap_fifo, fifo_C_drain_C_drain_IO_L1_out_0_092, pointer</column>
</table>
</item>
</section>
</profile>
