INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sources_1/new/axi_10g_ethernet_0_axi_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_10g_ethernet_0_axi_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sources_1/new/axi_10g_ethernet_0_fifo_ram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_10g_ethernet_0_fifo_ram
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sources_1/new/axi_10g_ethernet_0_sync_block.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_10g_ethernet_0_sync_block
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sources_1/new/axi_10g_ethernet_0_sync_reset.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_10g_ethernet_0_sync_reset
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/project/xxxx/my_subsystem_2/New_NIC1_use_3_ports/xxv_ethernet_0_ex.srcs/sim_2/new/sim_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module sim_fifo
