// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2019.1
// Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

#ifndef _cnn_HH_
#define _cnn_HH_

#include "systemc.h"
#include "AESL_pkg.h"

#include "dense.h"
#include "conv_2.h"
#include "conv_1.h"
#include "max_pool_1.h"
#include "max_pool_2.h"
#include "flat.h"
#include "cnn_flat_array.h"
#include "cnn_conv_1_input_0.h"
#include "cnn_conv_1_out.h"
#include "cnn_max_pool_1_out.h"
#include "cnn_conv_2_out.h"
#include "cnn_max_pool_2_out.h"
#include "cnn_CRTL_BUS_s_axi.h"

namespace ap_rtl {

template<unsigned int C_S_AXI_CRTL_BUS_ADDR_WIDTH = 4,
         unsigned int C_S_AXI_CRTL_BUS_DATA_WIDTH = 32>
struct cnn : public sc_module {
    // Port declarations 34
    sc_in_clk ap_clk;
    sc_in< sc_logic > ap_rst_n;
    sc_out< sc_lv<32> > cnn_input_Addr_A;
    sc_out< sc_logic > cnn_input_EN_A;
    sc_out< sc_lv<4> > cnn_input_WEN_A;
    sc_out< sc_lv<32> > cnn_input_Din_A;
    sc_in< sc_lv<32> > cnn_input_Dout_A;
    sc_out< sc_logic > cnn_input_Clk_A;
    sc_out< sc_logic > cnn_input_Rst_A;
    sc_out< sc_lv<32> > prediction_Addr_A;
    sc_out< sc_logic > prediction_EN_A;
    sc_out< sc_lv<4> > prediction_WEN_A;
    sc_out< sc_lv<32> > prediction_Din_A;
    sc_in< sc_lv<32> > prediction_Dout_A;
    sc_out< sc_logic > prediction_Clk_A;
    sc_out< sc_logic > prediction_Rst_A;
    sc_in< sc_logic > s_axi_CRTL_BUS_AWVALID;
    sc_out< sc_logic > s_axi_CRTL_BUS_AWREADY;
    sc_in< sc_uint<C_S_AXI_CRTL_BUS_ADDR_WIDTH> > s_axi_CRTL_BUS_AWADDR;
    sc_in< sc_logic > s_axi_CRTL_BUS_WVALID;
    sc_out< sc_logic > s_axi_CRTL_BUS_WREADY;
    sc_in< sc_uint<C_S_AXI_CRTL_BUS_DATA_WIDTH> > s_axi_CRTL_BUS_WDATA;
    sc_in< sc_uint<C_S_AXI_CRTL_BUS_DATA_WIDTH/8> > s_axi_CRTL_BUS_WSTRB;
    sc_in< sc_logic > s_axi_CRTL_BUS_ARVALID;
    sc_out< sc_logic > s_axi_CRTL_BUS_ARREADY;
    sc_in< sc_uint<C_S_AXI_CRTL_BUS_ADDR_WIDTH> > s_axi_CRTL_BUS_ARADDR;
    sc_out< sc_logic > s_axi_CRTL_BUS_RVALID;
    sc_in< sc_logic > s_axi_CRTL_BUS_RREADY;
    sc_out< sc_uint<C_S_AXI_CRTL_BUS_DATA_WIDTH> > s_axi_CRTL_BUS_RDATA;
    sc_out< sc_lv<2> > s_axi_CRTL_BUS_RRESP;
    sc_out< sc_logic > s_axi_CRTL_BUS_BVALID;
    sc_in< sc_logic > s_axi_CRTL_BUS_BREADY;
    sc_out< sc_lv<2> > s_axi_CRTL_BUS_BRESP;
    sc_out< sc_logic > interrupt;
    sc_signal< sc_logic > ap_var_for_const0;
    sc_signal< sc_lv<32> > ap_var_for_const1;


    // Module declarations
    cnn(sc_module_name name);
    SC_HAS_PROCESS(cnn);

    ~cnn();

    sc_trace_file* mVcdFile;

    ofstream mHdltvinHandle;
    ofstream mHdltvoutHandle;
    cnn_flat_array* flat_array_U;
    cnn_CRTL_BUS_s_axi<C_S_AXI_CRTL_BUS_ADDR_WIDTH,C_S_AXI_CRTL_BUS_DATA_WIDTH>* cnn_CRTL_BUS_s_axi_U;
    cnn_conv_1_input_0* conv_1_input_0_U;
    cnn_conv_1_out* conv_1_out_U;
    cnn_max_pool_1_out* max_pool_1_out_U;
    cnn_conv_2_out* conv_2_out_U;
    cnn_max_pool_2_out* max_pool_2_out_U;
    dense* grp_dense_fu_162;
    conv_2* grp_conv_2_fu_172;
    conv_1* grp_conv_1_fu_182;
    max_pool_1* grp_max_pool_1_fu_192;
    max_pool_2* grp_max_pool_2_fu_198;
    flat* grp_flat_fu_204;
    sc_signal< sc_logic > ap_rst_n_inv;
    sc_signal< sc_logic > ap_start;
    sc_signal< sc_logic > ap_done;
    sc_signal< sc_logic > ap_idle;
    sc_signal< sc_lv<15> > ap_CS_fsm;
    sc_signal< sc_logic > ap_CS_fsm_state1;
    sc_signal< sc_logic > ap_ready;
    sc_signal< sc_lv<11> > flat_array_address0;
    sc_signal< sc_logic > flat_array_ce0;
    sc_signal< sc_logic > flat_array_we0;
    sc_signal< sc_lv<32> > flat_array_q0;
    sc_signal< sc_lv<5> > i_fu_217_p2;
    sc_signal< sc_lv<5> > i_reg_298;
    sc_signal< sc_logic > ap_CS_fsm_state2;
    sc_signal< sc_lv<10> > ix_in_fu_223_p2;
    sc_signal< sc_lv<10> > ix_in_reg_303;
    sc_signal< sc_lv<1> > icmp_ln18_fu_211_p2;
    sc_signal< sc_lv<11> > sub_ln24_fu_253_p2;
    sc_signal< sc_lv<11> > sub_ln24_reg_308;
    sc_signal< sc_lv<5> > j_fu_265_p2;
    sc_signal< sc_lv<5> > j_reg_316;
    sc_signal< sc_logic > ap_CS_fsm_state3;
    sc_signal< sc_lv<10> > add_ln25_fu_271_p2;
    sc_signal< sc_lv<10> > add_ln25_reg_321;
    sc_signal< sc_lv<1> > icmp_ln20_fu_259_p2;
    sc_signal< sc_lv<11> > add_ln24_fu_281_p2;
    sc_signal< sc_lv<11> > add_ln24_reg_326;
    sc_signal< sc_lv<10> > conv_1_input_0_address0;
    sc_signal< sc_logic > conv_1_input_0_ce0;
    sc_signal< sc_logic > conv_1_input_0_we0;
    sc_signal< sc_lv<32> > conv_1_input_0_q0;
    sc_signal< sc_lv<15> > conv_1_out_address0;
    sc_signal< sc_logic > conv_1_out_ce0;
    sc_signal< sc_logic > conv_1_out_we0;
    sc_signal< sc_lv<32> > conv_1_out_q0;
    sc_signal< sc_lv<13> > max_pool_1_out_address0;
    sc_signal< sc_logic > max_pool_1_out_ce0;
    sc_signal< sc_logic > max_pool_1_out_we0;
    sc_signal< sc_lv<32> > max_pool_1_out_q0;
    sc_signal< sc_lv<13> > conv_2_out_address0;
    sc_signal< sc_logic > conv_2_out_ce0;
    sc_signal< sc_logic > conv_2_out_we0;
    sc_signal< sc_lv<32> > conv_2_out_q0;
    sc_signal< sc_lv<11> > max_pool_2_out_address0;
    sc_signal< sc_logic > max_pool_2_out_ce0;
    sc_signal< sc_logic > max_pool_2_out_we0;
    sc_signal< sc_lv<32> > max_pool_2_out_q0;
    sc_signal< sc_logic > grp_dense_fu_162_ap_start;
    sc_signal< sc_logic > grp_dense_fu_162_ap_done;
    sc_signal< sc_logic > grp_dense_fu_162_ap_idle;
    sc_signal< sc_logic > grp_dense_fu_162_ap_ready;
    sc_signal< sc_lv<32> > grp_dense_fu_162_prediction_Addr_A;
    sc_signal< sc_logic > grp_dense_fu_162_prediction_EN_A;
    sc_signal< sc_lv<4> > grp_dense_fu_162_prediction_WEN_A;
    sc_signal< sc_lv<32> > grp_dense_fu_162_prediction_Din_A;
    sc_signal< sc_lv<11> > grp_dense_fu_162_flat_array_address0;
    sc_signal< sc_logic > grp_dense_fu_162_flat_array_ce0;
    sc_signal< sc_logic > grp_conv_2_fu_172_ap_start;
    sc_signal< sc_logic > grp_conv_2_fu_172_ap_done;
    sc_signal< sc_logic > grp_conv_2_fu_172_ap_idle;
    sc_signal< sc_logic > grp_conv_2_fu_172_ap_ready;
    sc_signal< sc_lv<13> > grp_conv_2_fu_172_input_r_address0;
    sc_signal< sc_logic > grp_conv_2_fu_172_input_r_ce0;
    sc_signal< sc_lv<13> > grp_conv_2_fu_172_conv_out_address0;
    sc_signal< sc_logic > grp_conv_2_fu_172_conv_out_ce0;
    sc_signal< sc_logic > grp_conv_2_fu_172_conv_out_we0;
    sc_signal< sc_lv<32> > grp_conv_2_fu_172_conv_out_d0;
    sc_signal< sc_logic > grp_conv_1_fu_182_ap_start;
    sc_signal< sc_logic > grp_conv_1_fu_182_ap_done;
    sc_signal< sc_logic > grp_conv_1_fu_182_ap_idle;
    sc_signal< sc_logic > grp_conv_1_fu_182_ap_ready;
    sc_signal< sc_lv<10> > grp_conv_1_fu_182_input_0_address0;
    sc_signal< sc_logic > grp_conv_1_fu_182_input_0_ce0;
    sc_signal< sc_lv<15> > grp_conv_1_fu_182_conv_out_address0;
    sc_signal< sc_logic > grp_conv_1_fu_182_conv_out_ce0;
    sc_signal< sc_logic > grp_conv_1_fu_182_conv_out_we0;
    sc_signal< sc_lv<32> > grp_conv_1_fu_182_conv_out_d0;
    sc_signal< sc_logic > grp_max_pool_1_fu_192_ap_start;
    sc_signal< sc_logic > grp_max_pool_1_fu_192_ap_done;
    sc_signal< sc_logic > grp_max_pool_1_fu_192_ap_idle;
    sc_signal< sc_logic > grp_max_pool_1_fu_192_ap_ready;
    sc_signal< sc_lv<15> > grp_max_pool_1_fu_192_conv_out_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_192_conv_out_ce0;
    sc_signal< sc_lv<13> > grp_max_pool_1_fu_192_max_pool_out_address0;
    sc_signal< sc_logic > grp_max_pool_1_fu_192_max_pool_out_ce0;
    sc_signal< sc_logic > grp_max_pool_1_fu_192_max_pool_out_we0;
    sc_signal< sc_lv<32> > grp_max_pool_1_fu_192_max_pool_out_d0;
    sc_signal< sc_logic > grp_max_pool_2_fu_198_ap_start;
    sc_signal< sc_logic > grp_max_pool_2_fu_198_ap_done;
    sc_signal< sc_logic > grp_max_pool_2_fu_198_ap_idle;
    sc_signal< sc_logic > grp_max_pool_2_fu_198_ap_ready;
    sc_signal< sc_lv<13> > grp_max_pool_2_fu_198_conv_out_address0;
    sc_signal< sc_logic > grp_max_pool_2_fu_198_conv_out_ce0;
    sc_signal< sc_lv<11> > grp_max_pool_2_fu_198_max_pool_out_address0;
    sc_signal< sc_logic > grp_max_pool_2_fu_198_max_pool_out_ce0;
    sc_signal< sc_logic > grp_max_pool_2_fu_198_max_pool_out_we0;
    sc_signal< sc_lv<32> > grp_max_pool_2_fu_198_max_pool_out_d0;
    sc_signal< sc_logic > grp_flat_fu_204_ap_start;
    sc_signal< sc_logic > grp_flat_fu_204_ap_done;
    sc_signal< sc_logic > grp_flat_fu_204_ap_idle;
    sc_signal< sc_logic > grp_flat_fu_204_ap_ready;
    sc_signal< sc_lv<11> > grp_flat_fu_204_max_pool_out_address0;
    sc_signal< sc_logic > grp_flat_fu_204_max_pool_out_ce0;
    sc_signal< sc_lv<11> > grp_flat_fu_204_flat_array_address0;
    sc_signal< sc_logic > grp_flat_fu_204_flat_array_ce0;
    sc_signal< sc_logic > grp_flat_fu_204_flat_array_we0;
    sc_signal< sc_lv<32> > grp_flat_fu_204_flat_array_d0;
    sc_signal< sc_lv<5> > i_0_reg_118;
    sc_signal< sc_lv<10> > ix_in_0_reg_129;
    sc_signal< sc_lv<10> > ix_in_1_reg_141;
    sc_signal< sc_logic > ap_CS_fsm_state4;
    sc_signal< sc_lv<5> > j_0_reg_151;
    sc_signal< sc_logic > grp_dense_fu_162_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state14;
    sc_signal< sc_logic > ap_CS_fsm_state15;
    sc_signal< sc_logic > grp_conv_2_fu_172_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state8;
    sc_signal< sc_logic > ap_CS_fsm_state9;
    sc_signal< sc_logic > grp_conv_1_fu_182_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state5;
    sc_signal< sc_logic > grp_max_pool_1_fu_192_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state6;
    sc_signal< sc_logic > ap_CS_fsm_state7;
    sc_signal< sc_logic > grp_max_pool_2_fu_198_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state10;
    sc_signal< sc_logic > ap_CS_fsm_state11;
    sc_signal< sc_logic > grp_flat_fu_204_ap_start_reg;
    sc_signal< sc_logic > ap_CS_fsm_state12;
    sc_signal< sc_logic > ap_CS_fsm_state13;
    sc_signal< sc_lv<64> > zext_ln24_2_fu_286_p1;
    sc_signal< sc_lv<64> > sext_ln24_fu_291_p1;
    sc_signal< sc_lv<32> > cnn_input_Addr_A_orig;
    sc_signal< sc_lv<10> > tmp_fu_229_p3;
    sc_signal< sc_lv<7> > tmp_s_fu_241_p3;
    sc_signal< sc_lv<11> > zext_ln24_fu_237_p1;
    sc_signal< sc_lv<11> > zext_ln24_1_fu_249_p1;
    sc_signal< sc_lv<11> > zext_ln24_3_fu_277_p1;
    sc_signal< sc_lv<15> > ap_NS_fsm;
    static const sc_logic ap_const_logic_1;
    static const sc_logic ap_const_logic_0;
    static const sc_lv<15> ap_ST_fsm_state1;
    static const sc_lv<15> ap_ST_fsm_state2;
    static const sc_lv<15> ap_ST_fsm_state3;
    static const sc_lv<15> ap_ST_fsm_state4;
    static const sc_lv<15> ap_ST_fsm_state5;
    static const sc_lv<15> ap_ST_fsm_state6;
    static const sc_lv<15> ap_ST_fsm_state7;
    static const sc_lv<15> ap_ST_fsm_state8;
    static const sc_lv<15> ap_ST_fsm_state9;
    static const sc_lv<15> ap_ST_fsm_state10;
    static const sc_lv<15> ap_ST_fsm_state11;
    static const sc_lv<15> ap_ST_fsm_state12;
    static const sc_lv<15> ap_ST_fsm_state13;
    static const sc_lv<15> ap_ST_fsm_state14;
    static const sc_lv<15> ap_ST_fsm_state15;
    static const sc_lv<32> ap_const_lv32_0;
    static const int C_S_AXI_DATA_WIDTH;
    static const sc_lv<32> ap_const_lv32_1;
    static const sc_lv<1> ap_const_lv1_0;
    static const sc_lv<32> ap_const_lv32_2;
    static const sc_lv<5> ap_const_lv5_0;
    static const sc_lv<1> ap_const_lv1_1;
    static const sc_lv<10> ap_const_lv10_0;
    static const sc_lv<32> ap_const_lv32_3;
    static const sc_lv<32> ap_const_lv32_D;
    static const sc_lv<32> ap_const_lv32_E;
    static const sc_lv<32> ap_const_lv32_7;
    static const sc_lv<32> ap_const_lv32_8;
    static const sc_lv<32> ap_const_lv32_4;
    static const sc_lv<32> ap_const_lv32_5;
    static const sc_lv<32> ap_const_lv32_6;
    static const sc_lv<32> ap_const_lv32_9;
    static const sc_lv<32> ap_const_lv32_A;
    static const sc_lv<32> ap_const_lv32_B;
    static const sc_lv<32> ap_const_lv32_C;
    static const sc_lv<5> ap_const_lv5_1C;
    static const sc_lv<5> ap_const_lv5_1;
    static const sc_lv<10> ap_const_lv10_1C;
    static const sc_lv<2> ap_const_lv2_0;
    static const sc_lv<10> ap_const_lv10_1;
    static const sc_lv<4> ap_const_lv4_0;
    static const bool ap_const_boolean_1;
    // Thread declarations
    void thread_ap_var_for_const0();
    void thread_ap_var_for_const1();
    void thread_ap_clk_no_reset_();
    void thread_add_ln24_fu_281_p2();
    void thread_add_ln25_fu_271_p2();
    void thread_ap_CS_fsm_state1();
    void thread_ap_CS_fsm_state10();
    void thread_ap_CS_fsm_state11();
    void thread_ap_CS_fsm_state12();
    void thread_ap_CS_fsm_state13();
    void thread_ap_CS_fsm_state14();
    void thread_ap_CS_fsm_state15();
    void thread_ap_CS_fsm_state2();
    void thread_ap_CS_fsm_state3();
    void thread_ap_CS_fsm_state4();
    void thread_ap_CS_fsm_state5();
    void thread_ap_CS_fsm_state6();
    void thread_ap_CS_fsm_state7();
    void thread_ap_CS_fsm_state8();
    void thread_ap_CS_fsm_state9();
    void thread_ap_done();
    void thread_ap_idle();
    void thread_ap_ready();
    void thread_ap_rst_n_inv();
    void thread_cnn_input_Addr_A();
    void thread_cnn_input_Addr_A_orig();
    void thread_cnn_input_Clk_A();
    void thread_cnn_input_Din_A();
    void thread_cnn_input_EN_A();
    void thread_cnn_input_Rst_A();
    void thread_cnn_input_WEN_A();
    void thread_conv_1_input_0_address0();
    void thread_conv_1_input_0_ce0();
    void thread_conv_1_input_0_we0();
    void thread_conv_1_out_address0();
    void thread_conv_1_out_ce0();
    void thread_conv_1_out_we0();
    void thread_conv_2_out_address0();
    void thread_conv_2_out_ce0();
    void thread_conv_2_out_we0();
    void thread_flat_array_address0();
    void thread_flat_array_ce0();
    void thread_flat_array_we0();
    void thread_grp_conv_1_fu_182_ap_start();
    void thread_grp_conv_2_fu_172_ap_start();
    void thread_grp_dense_fu_162_ap_start();
    void thread_grp_flat_fu_204_ap_start();
    void thread_grp_max_pool_1_fu_192_ap_start();
    void thread_grp_max_pool_2_fu_198_ap_start();
    void thread_i_fu_217_p2();
    void thread_icmp_ln18_fu_211_p2();
    void thread_icmp_ln20_fu_259_p2();
    void thread_ix_in_fu_223_p2();
    void thread_j_fu_265_p2();
    void thread_max_pool_1_out_address0();
    void thread_max_pool_1_out_ce0();
    void thread_max_pool_1_out_we0();
    void thread_max_pool_2_out_address0();
    void thread_max_pool_2_out_ce0();
    void thread_max_pool_2_out_we0();
    void thread_prediction_Addr_A();
    void thread_prediction_Clk_A();
    void thread_prediction_Din_A();
    void thread_prediction_EN_A();
    void thread_prediction_Rst_A();
    void thread_prediction_WEN_A();
    void thread_sext_ln24_fu_291_p1();
    void thread_sub_ln24_fu_253_p2();
    void thread_tmp_fu_229_p3();
    void thread_tmp_s_fu_241_p3();
    void thread_zext_ln24_1_fu_249_p1();
    void thread_zext_ln24_2_fu_286_p1();
    void thread_zext_ln24_3_fu_277_p1();
    void thread_zext_ln24_fu_237_p1();
    void thread_ap_NS_fsm();
    void thread_hdltv_gen();
};

}

using namespace ap_rtl;

#endif
