

================================================================
== Vitis HLS Report for 'dataflow_in_loop_VITIS_LOOP_65_3'
================================================================
* Date:           Thu Jul 21 11:39:51 2022

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        reuse_test
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.366 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |        ?|        ?|         ?|         ?|    ?|    ?| dataflow |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        +---------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                             |                                          |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |                   Instance                  |                  Module                  |   min   |   max   |    min   |    max   | min | max |   Type  |
        +---------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+-----+---------+
        |conv_U0                                      |conv                                      |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
        |store_c_U0                                   |store_c                                   |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
        |load_a_U0                                    |load_a                                    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
        |load_b_U0                                    |load_b                                    |        ?|        ?|         ?|         ?|    ?|    ?|   none  |
        |dataflow_in_loop_VITIS_LOOP_65_3_entry83_U0  |dataflow_in_loop_VITIS_LOOP_65_3_entry83  |        0|        0|   0 ns   |   0 ns   |    0|    0|   none  |
        +---------------------------------------------+------------------------------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|        6|    -|
|FIFO                 |        -|     -|      891|      603|    -|
|Instance             |        1|    33|     4420|     2634|    -|
|Memory               |        6|     -|        0|        0|    -|
|Multiplexer          |        -|     -|        -|        -|    -|
|Register             |        -|     -|        -|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        7|    33|     5311|     3243|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1440|  2280|   788160|   394080|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |    ~0   |     1|    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4320|  6840|  2364480|  1182240|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |    ~0   |  ~0  |    ~0   |    ~0   |    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    +---------------------------------------------+------------------------------------------+---------+----+------+------+-----+
    |                   Instance                  |                  Module                  | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +---------------------------------------------+------------------------------------------+---------+----+------+------+-----+
    |conv_U0                                      |conv                                      |        1|  18|  1328|  1207|    0|
    |dataflow_in_loop_VITIS_LOOP_65_3_entry83_U0  |dataflow_in_loop_VITIS_LOOP_65_3_entry83  |        0|   0|     3|    65|    0|
    |load_a_U0                                    |load_a                                    |        0|   5|   831|   440|    0|
    |load_b_U0                                    |load_b                                    |        0|   5|   831|   422|    0|
    |store_c_U0                                   |store_c                                   |        0|   5|  1427|   500|    0|
    +---------------------------------------------+------------------------------------------+---------+----+------+------+-----+
    |Total                                        |                                          |        1|  33|  4420|  2634|    0|
    +---------------------------------------------+------------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    +---------+----------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |  Memory |                 Module                 | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------+----------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |a_buf_U  |dataflow_in_loop_VITIS_LOOP_65_3_a_buf  |        2|  0|   0|    0|   100|   32|     1|         3200|
    |b_buf_U  |dataflow_in_loop_VITIS_LOOP_65_3_a_buf  |        2|  0|   0|    0|   100|   32|     1|         3200|
    |c_buf_U  |dataflow_in_loop_VITIS_LOOP_65_3_a_buf  |        2|  0|   0|    0|   100|   32|     1|         3200|
    +---------+----------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total    |                                        |        6|  0|   0|    0|   300|   96|     3|         9600|
    +---------+----------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    +---------------+---------+----+----+-----+------+-----+---------+
    |      Name     | BRAM_18K| FF | LUT| URAM| Depth| Bits| Size:D*B|
    +---------------+---------+----+----+-----+------+-----+---------+
    |tilen_c4_U     |        0|  99|   0|    -|     2|   32|       64|
    |tilen_c5_U     |        0|  99|   0|    -|     2|   32|       64|
    |tilen_c_U      |        0|  99|   0|    -|     2|   32|       64|
    |tilenuma_c1_U  |        0|  99|   0|    -|     2|   32|       64|
    |tilenuma_c3_U  |        0|  99|   0|    -|     2|   32|       64|
    |tilenuma_c_U   |        0|  99|   0|    -|     2|   32|       64|
    |tilenumc_c2_U  |        0|  99|   0|    -|     3|   32|       96|
    |tilenumc_c6_U  |        0|  99|   0|    -|     2|   32|       64|
    |tilenumc_c_U   |        0|  99|   0|    -|     2|   32|       64|
    +---------------+---------+----+----+-----+------+-----+---------+
    |Total          |        0| 891|   0|    0|    19|  288|      608|
    +---------------+---------+----+----+-----+------+-----+---------+

    * Expression: 
    +----------------------------------------------------------+----------+----+---+----+------------+------------+
    |                       Variable Name                      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------------------------------+----------+----+---+----+------------+------------+
    |ap_idle                                                   |    and   |   0|  0|   2|           1|           1|
    |conv_U0_ap_start                                          |    and   |   0|  0|   2|           1|           1|
    |dataflow_in_loop_VITIS_LOOP_65_3_entry83_U0_start_full_n  |    and   |   0|  0|   2|           1|           1|
    +----------------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                     |          |   0|  0|   6|           3|           3|
    +----------------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    N/A

    * Register: 
    N/A



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+----------------------------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  |           Source Object          |    C Type    |
+-----------------+-----+-----+------------+----------------------------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs | dataflow_in_loop_VITIS_LOOP_65_3 | return value |
|ap_rst           |  in |    1| ap_ctrl_hs | dataflow_in_loop_VITIS_LOOP_65_3 | return value |
|ap_start         |  in |    1| ap_ctrl_hs | dataflow_in_loop_VITIS_LOOP_65_3 | return value |
|ap_done          | out |    1| ap_ctrl_hs | dataflow_in_loop_VITIS_LOOP_65_3 | return value |
|ap_ready         | out |    1| ap_ctrl_hs | dataflow_in_loop_VITIS_LOOP_65_3 | return value |
|ap_idle          | out |    1| ap_ctrl_hs | dataflow_in_loop_VITIS_LOOP_65_3 | return value |
|ap_continue      |  in |    1| ap_ctrl_hs | dataflow_in_loop_VITIS_LOOP_65_3 | return value |
|A                |  in |   32|  ap_stable |                 A                |    pointer   |
|A_ap_vld         |  in |    1|  ap_stable |                 A                |    pointer   |
|tilenuma         |  in |   32|   ap_none  |             tilenuma             |    scalar    |
|tilenuma_ap_vld  |  in |    1|   ap_none  |             tilenuma             |    scalar    |
|tilen            |  in |   32|   ap_none  |               tilen              |    scalar    |
|tilen_ap_vld     |  in |    1|   ap_none  |               tilen              |    scalar    |
|B                |  in |   32|  ap_stable |                 B                |    pointer   |
|B_ap_vld         |  in |    1|  ap_stable |                 B                |    pointer   |
|tilenumc         |  in |   32|   ap_none  |             tilenumc             |    scalar    |
|tilenumc_ap_vld  |  in |    1|   ap_none  |             tilenumc             |    scalar    |
|C_i              |  in |   32|  ap_stable |                 C                |    pointer   |
|C_o              | out |   32|  ap_stable |                 C                |    pointer   |
|C_i_ap_vld       |  in |    1|  ap_stable |                 C                |    pointer   |
|C_o_ap_vld       | out |    1|  ap_stable |                 C                |    pointer   |
+-----------------+-----+-----+------------+----------------------------------+--------------+

