# 5-STAGE PIPELINED RISC-V PROCESSOR

This project is the final homework of VLSI-2 (EHB425E) course in ITU. We designed a 5-stage pipelined RISC-V processor using RV32I instruction set. 

Designers:
- Fatih Küçük
- Merve Eyuboglu

  
![şematik](https://github.com/merveyubogluu/riscv-processor/assets/69505652/e5a08d5f-9ef4-4c67-a23c-38d08037c6eb)

