<dec f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.h' l='115' type='bool llvm::SIRegisterInfo::spillSGPR(MachineBasicBlock::iterator MI, int FI, llvm::RegScavenger * RS, bool OnlyToVGPR = false) const'/>
<doc f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.h' l='114'>/// If \p OnlyToVGPR is true, this will only succeed if this</doc>
<def f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='1140' ll='1254' type='bool llvm::SIRegisterInfo::spillSGPR(MachineBasicBlock::iterator MI, int Index, llvm::RegScavenger * RS, bool OnlyToVGPR = false) const'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='1352' u='c' c='_ZNK4llvm14SIRegisterInfo34eliminateSGPRToVGPRSpillFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEiPNS_12RegScavengerE'/>
<use f='llvm/llvm/lib/Target/AMDGPU/SIRegisterInfo.cpp' l='1398' u='c' c='_ZNK4llvm14SIRegisterInfo19eliminateFrameIndexENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEijPNS_12RegScavengerE'/>
