\hypertarget{sysdeps_2m68k_2fpu__control_8h}{}\doxysection{sysdeps/m68k/fpu\+\_\+control.h File Reference}
\label{sysdeps_2m68k_2fpu__control_8h}\index{sysdeps/m68k/fpu\_control.h@{sysdeps/m68k/fpu\_control.h}}
{\ttfamily \#include $<$features.\+h$>$}\newline
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{sysdeps_2m68k_2fpu__control_8h_a4899d7dd3b91256684d7d4c626a49707}{\+\_\+\+F\+P\+U\+\_\+\+M\+A\+S\+K\+\_\+\+B\+S\+UN}}~0x8000
\item 
\#define \mbox{\hyperlink{sysdeps_2m68k_2fpu__control_8h_ad00e2e258f4f7623bc841e341a86509a}{\+\_\+\+F\+P\+U\+\_\+\+M\+A\+S\+K\+\_\+\+S\+N\+AN}}~0x4000
\item 
\#define \mbox{\hyperlink{sysdeps_2m68k_2fpu__control_8h_a9bc96c8e6498ed70a1781da05f793949}{\+\_\+\+F\+P\+U\+\_\+\+M\+A\+S\+K\+\_\+\+O\+P\+E\+RR}}~0x2000
\item 
\#define \mbox{\hyperlink{sysdeps_2m68k_2fpu__control_8h_aad60438e335eb81da11bed592d13b5b5}{\+\_\+\+F\+P\+U\+\_\+\+M\+A\+S\+K\+\_\+\+O\+V\+FL}}~0x1000
\item 
\#define \mbox{\hyperlink{sysdeps_2m68k_2fpu__control_8h_a089f02028ec2f89a7d5100faf856664a}{\+\_\+\+F\+P\+U\+\_\+\+M\+A\+S\+K\+\_\+\+U\+N\+FL}}~0x0800
\item 
\#define \mbox{\hyperlink{sysdeps_2m68k_2fpu__control_8h_a43fcf33d1b61c2ddbda5b46d3cf9a0d2}{\+\_\+\+F\+P\+U\+\_\+\+M\+A\+S\+K\+\_\+\+DZ}}~0x0400
\item 
\#define \mbox{\hyperlink{sysdeps_2m68k_2fpu__control_8h_a90d1e4ea844974bf3e1d9c5fe8374d67}{\+\_\+\+F\+P\+U\+\_\+\+M\+A\+S\+K\+\_\+\+I\+N\+E\+X1}}~0x0200
\item 
\#define \mbox{\hyperlink{sysdeps_2m68k_2fpu__control_8h_a5079621cb829bdc9214db91890a43c07}{\+\_\+\+F\+P\+U\+\_\+\+M\+A\+S\+K\+\_\+\+I\+N\+E\+X2}}~0x0100
\item 
\#define \mbox{\hyperlink{sysdeps_2m68k_2fpu__control_8h_a794f39e9512b954a887e95466dd88ebe}{\+\_\+\+F\+P\+U\+\_\+\+E\+X\+T\+E\+N\+D\+ED}}~0x00   /$\ast$ R\+E\+C\+O\+M\+M\+E\+N\+D\+E\+D $\ast$/
\item 
\#define \mbox{\hyperlink{sysdeps_2m68k_2fpu__control_8h_a6eac90096cc12acbea4f73e4c66faf24}{\+\_\+\+F\+P\+U\+\_\+\+D\+O\+U\+B\+LE}}~0x80
\item 
\#define \mbox{\hyperlink{sysdeps_2m68k_2fpu__control_8h_a943af67d7e5b6c2d51db2980b65f9943}{\+\_\+\+F\+P\+U\+\_\+\+S\+I\+N\+G\+LE}}~0x40     /$\ast$ D\+O N\+O\+T U\+S\+E $\ast$/
\item 
\#define \mbox{\hyperlink{sysdeps_2m68k_2fpu__control_8h_a71ff5d059d8178e29e2e1e2ec7770e33}{\+\_\+\+F\+P\+U\+\_\+\+R\+C\+\_\+\+N\+E\+A\+R\+E\+ST}}~0x00    /$\ast$ R\+E\+C\+O\+M\+M\+E\+N\+D\+E\+D $\ast$/
\item 
\#define \mbox{\hyperlink{sysdeps_2m68k_2fpu__control_8h_a964b20abe22a84235da31494e92eaa87}{\+\_\+\+F\+P\+U\+\_\+\+R\+C\+\_\+\+Z\+E\+RO}}~0x10
\item 
\#define \mbox{\hyperlink{sysdeps_2m68k_2fpu__control_8h_a643b8fa05eee41d4d046fb98f4dfc73b}{\+\_\+\+F\+P\+U\+\_\+\+R\+C\+\_\+\+D\+O\+WN}}~0x20
\item 
\#define \mbox{\hyperlink{sysdeps_2m68k_2fpu__control_8h_a9d870f255c146209a92c974e24470b17}{\+\_\+\+F\+P\+U\+\_\+\+R\+C\+\_\+\+UP}}~0x30
\item 
\#define \mbox{\hyperlink{sysdeps_2m68k_2fpu__control_8h_af0737a650f396982f25c7ea70568af05}{\+\_\+\+F\+P\+U\+\_\+\+R\+E\+S\+E\+R\+V\+ED}}~0x\+F\+F\+F\+F000\+F  /$\ast$ Reserved bits in fpucr $\ast$/
\item 
\#define \mbox{\hyperlink{sysdeps_2m68k_2fpu__control_8h_a18efebabd40da2c99860a91c796a7c97}{\+\_\+\+F\+P\+U\+\_\+\+D\+E\+F\+A\+U\+LT}}~0x00000000
\item 
\#define \mbox{\hyperlink{sysdeps_2m68k_2fpu__control_8h_a4c546049611d96d1687b7d670e4dd7fa}{\+\_\+\+F\+P\+U\+\_\+\+I\+E\+EE}}~0x00000001
\item 
\#define \mbox{\hyperlink{sysdeps_2m68k_2fpu__control_8h_ab8ddbdd01791d2af1bb3b735eee089ad}{\+\_\+\+F\+P\+U\+\_\+\+G\+E\+T\+CW}}(cw)~\mbox{\hyperlink{sparc_2sparc64_2pthreaddef_8h_a2ebe43a55b36f4c3e5aa6da7dc65b58c}{\+\_\+\+\_\+asm\+\_\+\+\_\+}} (\char`\"{}fmove\%.l \%!, \%0\char`\"{} \+: \char`\"{}=dm\char`\"{} (cw))
\item 
\#define \mbox{\hyperlink{sysdeps_2m68k_2fpu__control_8h_a73d3374234d8d20fc6a11009fd6b6927}{\+\_\+\+F\+P\+U\+\_\+\+S\+E\+T\+CW}}(cw)~\mbox{\hyperlink{sparc_2sparc64_2pthreaddef_8h_a2ebe43a55b36f4c3e5aa6da7dc65b58c}{\+\_\+\+\_\+asm\+\_\+\+\_\+}} volatile (\char`\"{}fmove\%.l \%0, \%!\char`\"{} \+: \+: \char`\"{}dm\char`\"{} (cw))
\end{DoxyCompactItemize}
\doxysubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef unsigned \mbox{\hyperlink{tst-efgcvt_8c_ac16130087a6e16522b07fb091dc1ad62}{int}} \mbox{\hyperlink{sysdeps_2aarch64_2fpu_2fpu__control_8h_a4cfb5935dc3693108e9c5e8c49bfea54}{fpu\+\_\+control\+\_\+t}} \mbox{\hyperlink{sysdeps_2m68k_2fpu__control_8h_a3878fb5207c85ef0e5fb1d4cbbbd2e33}{\+\_\+\+\_\+attribute\+\_\+\+\_\+}}((\+\_\+\+\_\+mode\+\_\+\+\_\+(\+\_\+\+\_\+\+S\+I\+\_\+\+\_\+)))
\end{DoxyCompactItemize}
\doxysubsection*{Variables}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{sysdeps_2aarch64_2fpu_2fpu__control_8h_a4cfb5935dc3693108e9c5e8c49bfea54}{fpu\+\_\+control\+\_\+t}} \mbox{\hyperlink{sysdeps_2m68k_2fpu__control_8h_a157555f1ae3af1991e10900c30d391e8}{\+\_\+\+\_\+fpu\+\_\+control}}
\end{DoxyCompactItemize}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{sysdeps_2m68k_2fpu__control_8h_a18efebabd40da2c99860a91c796a7c97}\label{sysdeps_2m68k_2fpu__control_8h_a18efebabd40da2c99860a91c796a7c97}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_DEFAULT@{\_FPU\_DEFAULT}}
\index{\_FPU\_DEFAULT@{\_FPU\_DEFAULT}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_DEFAULT}{\_FPU\_DEFAULT}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+D\+E\+F\+A\+U\+LT~0x00000000}

\mbox{\Hypertarget{sysdeps_2m68k_2fpu__control_8h_a6eac90096cc12acbea4f73e4c66faf24}\label{sysdeps_2m68k_2fpu__control_8h_a6eac90096cc12acbea4f73e4c66faf24}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_DOUBLE@{\_FPU\_DOUBLE}}
\index{\_FPU\_DOUBLE@{\_FPU\_DOUBLE}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_DOUBLE}{\_FPU\_DOUBLE}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+D\+O\+U\+B\+LE~0x80}

\mbox{\Hypertarget{sysdeps_2m68k_2fpu__control_8h_a794f39e9512b954a887e95466dd88ebe}\label{sysdeps_2m68k_2fpu__control_8h_a794f39e9512b954a887e95466dd88ebe}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_EXTENDED@{\_FPU\_EXTENDED}}
\index{\_FPU\_EXTENDED@{\_FPU\_EXTENDED}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_EXTENDED}{\_FPU\_EXTENDED}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+E\+X\+T\+E\+N\+D\+ED~0x00   /$\ast$ R\+E\+C\+O\+M\+M\+E\+N\+D\+E\+D $\ast$/}

\mbox{\Hypertarget{sysdeps_2m68k_2fpu__control_8h_ab8ddbdd01791d2af1bb3b735eee089ad}\label{sysdeps_2m68k_2fpu__control_8h_ab8ddbdd01791d2af1bb3b735eee089ad}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_GETCW@{\_FPU\_GETCW}}
\index{\_FPU\_GETCW@{\_FPU\_GETCW}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_GETCW}{\_FPU\_GETCW}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+G\+E\+T\+CW(\begin{DoxyParamCaption}\item[{}]{cw }\end{DoxyParamCaption})~\mbox{\hyperlink{sparc_2sparc64_2pthreaddef_8h_a2ebe43a55b36f4c3e5aa6da7dc65b58c}{\+\_\+\+\_\+asm\+\_\+\+\_\+}} (\char`\"{}fmove\%.l \%!, \%0\char`\"{} \+: \char`\"{}=dm\char`\"{} (cw))}

\mbox{\Hypertarget{sysdeps_2m68k_2fpu__control_8h_a4c546049611d96d1687b7d670e4dd7fa}\label{sysdeps_2m68k_2fpu__control_8h_a4c546049611d96d1687b7d670e4dd7fa}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_IEEE@{\_FPU\_IEEE}}
\index{\_FPU\_IEEE@{\_FPU\_IEEE}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_IEEE}{\_FPU\_IEEE}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+I\+E\+EE~0x00000001}

\mbox{\Hypertarget{sysdeps_2m68k_2fpu__control_8h_a4899d7dd3b91256684d7d4c626a49707}\label{sysdeps_2m68k_2fpu__control_8h_a4899d7dd3b91256684d7d4c626a49707}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_MASK\_BSUN@{\_FPU\_MASK\_BSUN}}
\index{\_FPU\_MASK\_BSUN@{\_FPU\_MASK\_BSUN}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_MASK\_BSUN}{\_FPU\_MASK\_BSUN}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+M\+A\+S\+K\+\_\+\+B\+S\+UN~0x8000}

\mbox{\Hypertarget{sysdeps_2m68k_2fpu__control_8h_a43fcf33d1b61c2ddbda5b46d3cf9a0d2}\label{sysdeps_2m68k_2fpu__control_8h_a43fcf33d1b61c2ddbda5b46d3cf9a0d2}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_MASK\_DZ@{\_FPU\_MASK\_DZ}}
\index{\_FPU\_MASK\_DZ@{\_FPU\_MASK\_DZ}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_MASK\_DZ}{\_FPU\_MASK\_DZ}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+M\+A\+S\+K\+\_\+\+DZ~0x0400}

\mbox{\Hypertarget{sysdeps_2m68k_2fpu__control_8h_a90d1e4ea844974bf3e1d9c5fe8374d67}\label{sysdeps_2m68k_2fpu__control_8h_a90d1e4ea844974bf3e1d9c5fe8374d67}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_MASK\_INEX1@{\_FPU\_MASK\_INEX1}}
\index{\_FPU\_MASK\_INEX1@{\_FPU\_MASK\_INEX1}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_MASK\_INEX1}{\_FPU\_MASK\_INEX1}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+M\+A\+S\+K\+\_\+\+I\+N\+E\+X1~0x0200}

\mbox{\Hypertarget{sysdeps_2m68k_2fpu__control_8h_a5079621cb829bdc9214db91890a43c07}\label{sysdeps_2m68k_2fpu__control_8h_a5079621cb829bdc9214db91890a43c07}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_MASK\_INEX2@{\_FPU\_MASK\_INEX2}}
\index{\_FPU\_MASK\_INEX2@{\_FPU\_MASK\_INEX2}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_MASK\_INEX2}{\_FPU\_MASK\_INEX2}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+M\+A\+S\+K\+\_\+\+I\+N\+E\+X2~0x0100}

\mbox{\Hypertarget{sysdeps_2m68k_2fpu__control_8h_a9bc96c8e6498ed70a1781da05f793949}\label{sysdeps_2m68k_2fpu__control_8h_a9bc96c8e6498ed70a1781da05f793949}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_MASK\_OPERR@{\_FPU\_MASK\_OPERR}}
\index{\_FPU\_MASK\_OPERR@{\_FPU\_MASK\_OPERR}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_MASK\_OPERR}{\_FPU\_MASK\_OPERR}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+M\+A\+S\+K\+\_\+\+O\+P\+E\+RR~0x2000}

\mbox{\Hypertarget{sysdeps_2m68k_2fpu__control_8h_aad60438e335eb81da11bed592d13b5b5}\label{sysdeps_2m68k_2fpu__control_8h_aad60438e335eb81da11bed592d13b5b5}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_MASK\_OVFL@{\_FPU\_MASK\_OVFL}}
\index{\_FPU\_MASK\_OVFL@{\_FPU\_MASK\_OVFL}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_MASK\_OVFL}{\_FPU\_MASK\_OVFL}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+M\+A\+S\+K\+\_\+\+O\+V\+FL~0x1000}

\mbox{\Hypertarget{sysdeps_2m68k_2fpu__control_8h_ad00e2e258f4f7623bc841e341a86509a}\label{sysdeps_2m68k_2fpu__control_8h_ad00e2e258f4f7623bc841e341a86509a}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_MASK\_SNAN@{\_FPU\_MASK\_SNAN}}
\index{\_FPU\_MASK\_SNAN@{\_FPU\_MASK\_SNAN}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_MASK\_SNAN}{\_FPU\_MASK\_SNAN}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+M\+A\+S\+K\+\_\+\+S\+N\+AN~0x4000}

\mbox{\Hypertarget{sysdeps_2m68k_2fpu__control_8h_a089f02028ec2f89a7d5100faf856664a}\label{sysdeps_2m68k_2fpu__control_8h_a089f02028ec2f89a7d5100faf856664a}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_MASK\_UNFL@{\_FPU\_MASK\_UNFL}}
\index{\_FPU\_MASK\_UNFL@{\_FPU\_MASK\_UNFL}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_MASK\_UNFL}{\_FPU\_MASK\_UNFL}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+M\+A\+S\+K\+\_\+\+U\+N\+FL~0x0800}

\mbox{\Hypertarget{sysdeps_2m68k_2fpu__control_8h_a643b8fa05eee41d4d046fb98f4dfc73b}\label{sysdeps_2m68k_2fpu__control_8h_a643b8fa05eee41d4d046fb98f4dfc73b}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_RC\_DOWN@{\_FPU\_RC\_DOWN}}
\index{\_FPU\_RC\_DOWN@{\_FPU\_RC\_DOWN}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_RC\_DOWN}{\_FPU\_RC\_DOWN}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+R\+C\+\_\+\+D\+O\+WN~0x20}

\mbox{\Hypertarget{sysdeps_2m68k_2fpu__control_8h_a71ff5d059d8178e29e2e1e2ec7770e33}\label{sysdeps_2m68k_2fpu__control_8h_a71ff5d059d8178e29e2e1e2ec7770e33}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_RC\_NEAREST@{\_FPU\_RC\_NEAREST}}
\index{\_FPU\_RC\_NEAREST@{\_FPU\_RC\_NEAREST}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_RC\_NEAREST}{\_FPU\_RC\_NEAREST}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+R\+C\+\_\+\+N\+E\+A\+R\+E\+ST~0x00    /$\ast$ R\+E\+C\+O\+M\+M\+E\+N\+D\+E\+D $\ast$/}

\mbox{\Hypertarget{sysdeps_2m68k_2fpu__control_8h_a9d870f255c146209a92c974e24470b17}\label{sysdeps_2m68k_2fpu__control_8h_a9d870f255c146209a92c974e24470b17}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_RC\_UP@{\_FPU\_RC\_UP}}
\index{\_FPU\_RC\_UP@{\_FPU\_RC\_UP}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_RC\_UP}{\_FPU\_RC\_UP}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+R\+C\+\_\+\+UP~0x30}

\mbox{\Hypertarget{sysdeps_2m68k_2fpu__control_8h_a964b20abe22a84235da31494e92eaa87}\label{sysdeps_2m68k_2fpu__control_8h_a964b20abe22a84235da31494e92eaa87}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_RC\_ZERO@{\_FPU\_RC\_ZERO}}
\index{\_FPU\_RC\_ZERO@{\_FPU\_RC\_ZERO}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_RC\_ZERO}{\_FPU\_RC\_ZERO}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+R\+C\+\_\+\+Z\+E\+RO~0x10}

\mbox{\Hypertarget{sysdeps_2m68k_2fpu__control_8h_af0737a650f396982f25c7ea70568af05}\label{sysdeps_2m68k_2fpu__control_8h_af0737a650f396982f25c7ea70568af05}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_RESERVED@{\_FPU\_RESERVED}}
\index{\_FPU\_RESERVED@{\_FPU\_RESERVED}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_RESERVED}{\_FPU\_RESERVED}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+R\+E\+S\+E\+R\+V\+ED~0x\+F\+F\+F\+F000\+F  /$\ast$ Reserved bits in fpucr $\ast$/}

\mbox{\Hypertarget{sysdeps_2m68k_2fpu__control_8h_a73d3374234d8d20fc6a11009fd6b6927}\label{sysdeps_2m68k_2fpu__control_8h_a73d3374234d8d20fc6a11009fd6b6927}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_SETCW@{\_FPU\_SETCW}}
\index{\_FPU\_SETCW@{\_FPU\_SETCW}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_SETCW}{\_FPU\_SETCW}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+S\+E\+T\+CW(\begin{DoxyParamCaption}\item[{}]{cw }\end{DoxyParamCaption})~\mbox{\hyperlink{sparc_2sparc64_2pthreaddef_8h_a2ebe43a55b36f4c3e5aa6da7dc65b58c}{\+\_\+\+\_\+asm\+\_\+\+\_\+}} volatile (\char`\"{}fmove\%.l \%0, \%!\char`\"{} \+: \+: \char`\"{}dm\char`\"{} (cw))}

\mbox{\Hypertarget{sysdeps_2m68k_2fpu__control_8h_a943af67d7e5b6c2d51db2980b65f9943}\label{sysdeps_2m68k_2fpu__control_8h_a943af67d7e5b6c2d51db2980b65f9943}} 
\index{fpu\_control.h@{fpu\_control.h}!\_FPU\_SINGLE@{\_FPU\_SINGLE}}
\index{\_FPU\_SINGLE@{\_FPU\_SINGLE}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_FPU\_SINGLE}{\_FPU\_SINGLE}}
{\footnotesize\ttfamily \#define \+\_\+\+F\+P\+U\+\_\+\+S\+I\+N\+G\+LE~0x40     /$\ast$ D\+O N\+O\+T U\+S\+E $\ast$/}



\doxysubsection{Typedef Documentation}
\mbox{\Hypertarget{sysdeps_2m68k_2fpu__control_8h_a3878fb5207c85ef0e5fb1d4cbbbd2e33}\label{sysdeps_2m68k_2fpu__control_8h_a3878fb5207c85ef0e5fb1d4cbbbd2e33}} 
\index{fpu\_control.h@{fpu\_control.h}!\_\_attribute\_\_@{\_\_attribute\_\_}}
\index{\_\_attribute\_\_@{\_\_attribute\_\_}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_\_attribute\_\_}{\_\_attribute\_\_}}
{\footnotesize\ttfamily typedef unsigned \mbox{\hyperlink{tst-efgcvt_8c_ac16130087a6e16522b07fb091dc1ad62}{int}} \mbox{\hyperlink{sysdeps_2aarch64_2fpu_2fpu__control_8h_a4cfb5935dc3693108e9c5e8c49bfea54}{fpu\+\_\+control\+\_\+t}} \mbox{\hyperlink{struct____attribute____}{\+\_\+\+\_\+attribute\+\_\+\+\_\+}}((\+\_\+\+\_\+mode\+\_\+\+\_\+(\+\_\+\+\_\+\+S\+I\+\_\+\+\_\+)))}



\doxysubsection{Variable Documentation}
\mbox{\Hypertarget{sysdeps_2m68k_2fpu__control_8h_a157555f1ae3af1991e10900c30d391e8}\label{sysdeps_2m68k_2fpu__control_8h_a157555f1ae3af1991e10900c30d391e8}} 
\index{fpu\_control.h@{fpu\_control.h}!\_\_fpu\_control@{\_\_fpu\_control}}
\index{\_\_fpu\_control@{\_\_fpu\_control}!fpu\_control.h@{fpu\_control.h}}
\doxysubsubsection{\texorpdfstring{\_\_fpu\_control}{\_\_fpu\_control}}
{\footnotesize\ttfamily \mbox{\hyperlink{sysdeps_2aarch64_2fpu_2fpu__control_8h_a4cfb5935dc3693108e9c5e8c49bfea54}{fpu\+\_\+control\+\_\+t}} \+\_\+\+\_\+fpu\+\_\+control}

