--! Using the IEEE Library
LIBRARY IEEE;
--! Using STD_LOGIC
USE IEEE.STD_LOGIC_1164.ALL;
--! Using NUMERIC TYPES
USE IEEE.NUMERIC_STD.ALL;


entity EdgeCounter IS
  generic(
    max : natural
    );
  port(
    clk      : in std_logic ; --! The algorithm clock
    rst      : in std_logic ;
    input    : in std_logic;

    counter  : out natural
    );
end entity EdgeCounter;

architecture behavioral of EdgeCounter is

  signal input_1 : std_logic;
  signal output  : std_logic;
  
begin

  -- detect edges
  e_edgeDetection: entity work.EdgeDetection
    port map (
      clk    => clk,
      input  => input,
      output => output
      );

  -- counter
  p_counting: process (clk, rst) is
  begin  -- process p_counting
    if rising_edge(clk) then  -- rising clock edge
      if rst = '1' or counter = max then
        counter <= 0;
      elsif output = '1' then
        counter <= counter + 1;
      end if;
    end if;
  end process p_counting;

end architecture behavioral;
