

================================================================
== Vitis HLS Report for 'krnl_bp_Pipeline_VITIS_LOOP_380_2'
================================================================
* Date:           Tue Apr 15 09:07:23 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        krnl_bp
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  1.916 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       10|       10|  33.330 ns|  33.330 ns|   10|   10|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_380_2  |        8|        8|         2|          1|          1|     8|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.09>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%ii_12 = alloca i32 1"   --->   Operation 5 'alloca' 'ii_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %q_stream, void @empty_21, i32 0, i32 0, void @empty_17, i32 0, i32 0, void @empty_17, void @empty_17, void @empty_17, i32 0, i32 0, i32 0, i32 0, void @empty_17, void @empty_17, i32 4294967295, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 0, i4 %ii_12"   --->   Operation 7 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc21.i"   --->   Operation 8 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%ii = load i4 %ii_12" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:380]   --->   Operation 9 'load' 'ii' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.65ns)   --->   "%icmp_ln380 = icmp_eq  i4 %ii, i4 8" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:380]   --->   Operation 10 'icmp' 'icmp_ln380' <Predicate = true> <Delay = 0.65> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.65> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 8, i64 8, i64 8"   --->   Operation 11 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.70ns)   --->   "%add_ln380 = add i4 %ii, i4 1" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:380]   --->   Operation 12 'add' 'add_ln380' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%br_ln380 = br i1 %icmp_ln380, void %for.inc21.i.split, void %for.body28.i.preheader.exitStub" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:380]   --->   Operation 13 'br' 'br_ln380' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln380 = zext i4 %ii" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:380]   --->   Operation 14 'zext' 'zext_ln380' <Predicate = (!icmp_ln380)> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%vec_q_bram_addr = getelementptr i32 %vec_q_bram, i64 0, i64 %zext_ln380" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:382]   --->   Operation 15 'getelementptr' 'vec_q_bram_addr' <Predicate = (!icmp_ln380)> <Delay = 0.00>
ST_1 : Operation 16 [2/2] (0.69ns)   --->   "%vec_q_bram_load = load i3 %vec_q_bram_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:382]   --->   Operation 16 'load' 'vec_q_bram_load' <Predicate = (!icmp_ln380)> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln380 = store i4 %add_ln380, i4 %ii_12" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:380]   --->   Operation 17 'store' 'store_ln380' <Predicate = (!icmp_ln380)> <Delay = 0.38>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 24 'ret' 'ret_ln0' <Predicate = (icmp_ln380)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 1.91>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specpipeline_ln381 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_17" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:381]   --->   Operation 18 'specpipeline' 'specpipeline_ln381' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%specloopname_ln380 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:380]   --->   Operation 19 'specloopname' 'specloopname_ln380' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 20 [1/2] (0.69ns)   --->   "%vec_q_bram_load = load i3 %vec_q_bram_addr" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:382]   --->   Operation 20 'load' 'vec_q_bram_load' <Predicate = true> <Delay = 0.69> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 0.69> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 8> <RAM>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%bitcast_ln382 = bitcast i32 %vec_q_bram_load" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:382]   --->   Operation 21 'bitcast' 'bitcast_ln382' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (1.21ns)   --->   "%write_ln382 = write void @_ssdm_op_Write.ap_fifo.volatile.i32P0A, i32 %q_stream, i32 %bitcast_ln382" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:382]   --->   Operation 22 'write' 'write_ln382' <Predicate = true> <Delay = 1.21> <CoreInst = "FIFO">   --->   Core 78 'FIFO' <Latency = 0> <II = 1> <Delay = 1.31> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 36> <FIFO>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "%br_ln380 = br void %for.inc21.i" [/home/bsheh002/ADMM07/alveo/src/bp.cpp:380]   --->   Operation 23 'br' 'br_ln380' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.33ns, clock uncertainty: 0.9ns.

 <State 1>: 1.09ns
The critical path consists of the following:
	'alloca' operation ('ii') [3]  (0 ns)
	'load' operation ('ii', /home/bsheh002/ADMM07/alveo/src/bp.cpp:380) on local variable 'ii' [8]  (0 ns)
	'add' operation ('add_ln380', /home/bsheh002/ADMM07/alveo/src/bp.cpp:380) [11]  (0.708 ns)
	'store' operation ('store_ln380', /home/bsheh002/ADMM07/alveo/src/bp.cpp:380) of variable 'add_ln380', /home/bsheh002/ADMM07/alveo/src/bp.cpp:380 on local variable 'ii' [21]  (0.387 ns)

 <State 2>: 1.92ns
The critical path consists of the following:
	'load' operation ('vec_q_bram_load', /home/bsheh002/ADMM07/alveo/src/bp.cpp:382) on array 'vec_q_bram' [18]  (0.699 ns)
	fifo write operation ('write_ln382', /home/bsheh002/ADMM07/alveo/src/bp.cpp:382) on port 'q_stream' (/home/bsheh002/ADMM07/alveo/src/bp.cpp:382) [20]  (1.22 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
