<stg><name>Loop_memset_y_proc</name>


<trans_list>

<trans id="44" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="45" from="2" to="2">
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln25_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="46" from="2" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln25_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="47" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="48" from="4" to="5">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="52" from="4" to="3">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="50" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="51" from="6" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
entry:0  %empty = call i32 (...)* @_ssdm_op_SpecInterface(i32* @A, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
entry:1  br label %meminst.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="9" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="1" op_0_bw="1" op_1_bw="0" op_2_bw="1" op_3_bw="0">
<![CDATA[
meminst.i:0  %phi_ln25_i = phi i1 [ false, %entry ], [ %xor_ln25, %meminst.i ]

]]></Node>
<StgValue><ssdm name="phi_ln25_i"/></StgValue>
</operation>

<operation id="10" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="64" op_0_bw="1">
<![CDATA[
meminst.i:1  %zext_ln25 = zext i1 %phi_ln25_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln25"/></StgValue>
</operation>

<operation id="11" st_id="2" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
meminst.i:2  %xor_ln25 = xor i1 %phi_ln25_i, true

]]></Node>
<StgValue><ssdm name="xor_ln25"/></StgValue>
</operation>

<operation id="12" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
meminst.i:3  %y_addr = getelementptr [2 x i32]* %y, i64 0, i64 %zext_ln25

]]></Node>
<StgValue><ssdm name="y_addr"/></StgValue>
</operation>

<operation id="13" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="32" op_1_bw="1">
<![CDATA[
meminst.i:4  store i32 0, i32* %y_addr, align 4

]]></Node>
<StgValue><ssdm name="store_ln25"/></StgValue>
</operation>

<operation id="14" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
meminst.i:5  call void (...)* @_ssdm_op_SpecLoopName([9 x i8]* @memset_y_str)

]]></Node>
<StgValue><ssdm name="specloopname_ln0"/></StgValue>
</operation>

<operation id="15" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
meminst.i:6  %empty_18 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_18"/></StgValue>
</operation>

<operation id="16" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
meminst.i:7  br i1 %phi_ln25_i, label %.loopexit3.i.preheader, label %meminst.i

]]></Node>
<StgValue><ssdm name="br_ln25"/></StgValue>
</operation>

<operation id="17" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln25_i" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0">
<![CDATA[
.loopexit3.i.preheader:0  br label %.loopexit3.i

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="18" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.loopexit3.i:0  %i4_0_i = phi i2 [ %i, %.loopexit3.i.loopexit ], [ 0, %.loopexit3.i.preheader ]

]]></Node>
<StgValue><ssdm name="i4_0_i"/></StgValue>
</operation>

<operation id="19" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit3.i:1  %icmp_ln26 = icmp eq i2 %i4_0_i, -2

]]></Node>
<StgValue><ssdm name="icmp_ln26"/></StgValue>
</operation>

<operation id="20" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.loopexit3.i:2  %empty_19 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_19"/></StgValue>
</operation>

<operation id="21" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.loopexit3.i:3  %i = add i2 %i4_0_i, 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="22" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.loopexit3.i:4  br i1 %icmp_ln26, label %Loop_memset_y_proc.exit, label %.preheader2.preheader.i

]]></Node>
<StgValue><ssdm name="br_ln26"/></StgValue>
</operation>

<operation id="23" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="64" op_0_bw="2">
<![CDATA[
.preheader2.preheader.i:0  %zext_ln28 = zext i2 %i4_0_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln28"/></StgValue>
</operation>

<operation id="24" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader2.preheader.i:1  %y_addr_1 = getelementptr inbounds [2 x i32]* %y, i64 0, i64 %zext_ln28

]]></Node>
<StgValue><ssdm name="y_addr_1"/></StgValue>
</operation>

<operation id="25" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="0">
<![CDATA[
.preheader2.preheader.i:2  br label %.preheader2.i

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="26" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="0">
<![CDATA[
Loop_memset_y_proc.exit:0  ret void

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="27" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="2" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0">
<![CDATA[
.preheader2.i:0  %j5_0_i = phi i2 [ %j, %0 ], [ 0, %.preheader2.preheader.i ]

]]></Node>
<StgValue><ssdm name="j5_0_i"/></StgValue>
</operation>

<operation id="28" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="1" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader2.i:1  %icmp_ln27 = icmp eq i2 %j5_0_i, -2

]]></Node>
<StgValue><ssdm name="icmp_ln27"/></StgValue>
</operation>

<operation id="29" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader2.i:2  %empty_20 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)

]]></Node>
<StgValue><ssdm name="empty_20"/></StgValue>
</operation>

<operation id="30" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
.preheader2.i:3  %j = add i2 %j5_0_i, 1

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="31" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader2.i:4  br i1 %icmp_ln27, label %.loopexit3.i.loopexit, label %0

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>

<operation id="32" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="64" op_0_bw="2">
<![CDATA[
:0  %zext_ln28_1 = zext i2 %j5_0_i to i64

]]></Node>
<StgValue><ssdm name="zext_ln28_1"/></StgValue>
</operation>

<operation id="33" st_id="4" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %A_read = call i32 @_ssdm_op_Read.ap_fifo.volatile.i32P(i32* @A)

]]></Node>
<StgValue><ssdm name="A_read"/></StgValue>
</operation>

<operation id="34" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %x_addr = getelementptr inbounds [2 x i32]* @x, i64 0, i64 %zext_ln28_1

]]></Node>
<StgValue><ssdm name="x_addr"/></StgValue>
</operation>

<operation id="35" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="1">
<![CDATA[
:3  %x_load = load i32* %x_addr, align 4

]]></Node>
<StgValue><ssdm name="x_load"/></StgValue>
</operation>

<operation id="36" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="0" op_0_bw="0">
<![CDATA[
.loopexit3.i.loopexit:0  br label %.loopexit3.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="37" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="1">
<![CDATA[
:3  %x_load = load i32* %x_addr, align 4

]]></Node>
<StgValue><ssdm name="x_load"/></StgValue>
</operation>

<operation id="38" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %mul_ln28 = mul nsw i32 %A_read, %x_load

]]></Node>
<StgValue><ssdm name="mul_ln28"/></StgValue>
</operation>

<operation id="39" st_id="5" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="1">
<![CDATA[
:5  %y_load = load i32* %y_addr_1, align 4

]]></Node>
<StgValue><ssdm name="y_load"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="40" st_id="6" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="32" op_0_bw="1">
<![CDATA[
:5  %y_load = load i32* %y_addr_1, align 4

]]></Node>
<StgValue><ssdm name="y_load"/></StgValue>
</operation>

<operation id="41" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %add_ln28 = add nsw i32 %y_load, %mul_ln28

]]></Node>
<StgValue><ssdm name="add_ln28"/></StgValue>
</operation>

<operation id="42" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="32" op_1_bw="1" op_2_bw="32">
<![CDATA[
:7  store i32 %add_ln28, i32* %y_addr_1, align 4

]]></Node>
<StgValue><ssdm name="store_ln28"/></StgValue>
</operation>

<operation id="43" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="0" op_0_bw="0">
<![CDATA[
:8  br label %.preheader2.i

]]></Node>
<StgValue><ssdm name="br_ln27"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="53" name="y" dir="2" iftype="1">
<core>RAM</core><StgValue><ssdm name="y"/><MemPortTyVec>2 3 </MemPortTyVec>
</StgValue>
</port>
<port id="54" name="A" dir="0" iftype="3">
<core>FIFO</core><StgValue><ssdm name="A"/></StgValue>
</port>
<port id="55" name="x" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="x"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="57" from="_ssdm_op_SpecInterface" to="empty" fromId="56" toId="7">
</dataflow>
<dataflow id="58" from="A" to="empty" fromId="54" toId="7">
</dataflow>
<dataflow id="60" from="ap_fifo_str" to="empty" fromId="59" toId="7">
</dataflow>
<dataflow id="62" from="StgValue_61" to="empty" fromId="61" toId="7">
</dataflow>
<dataflow id="63" from="StgValue_61" to="empty" fromId="61" toId="7">
</dataflow>
<dataflow id="65" from="p_str" to="empty" fromId="64" toId="7">
</dataflow>
<dataflow id="66" from="StgValue_61" to="empty" fromId="61" toId="7">
</dataflow>
<dataflow id="67" from="StgValue_61" to="empty" fromId="61" toId="7">
</dataflow>
<dataflow id="68" from="p_str" to="empty" fromId="64" toId="7">
</dataflow>
<dataflow id="69" from="p_str" to="empty" fromId="64" toId="7">
</dataflow>
<dataflow id="70" from="p_str" to="empty" fromId="64" toId="7">
</dataflow>
<dataflow id="72" from="StgValue_71" to="empty" fromId="71" toId="7">
</dataflow>
<dataflow id="73" from="StgValue_71" to="empty" fromId="71" toId="7">
</dataflow>
<dataflow id="75" from="StgValue_74" to="empty" fromId="74" toId="7">
</dataflow>
<dataflow id="76" from="StgValue_74" to="empty" fromId="74" toId="7">
</dataflow>
<dataflow id="77" from="p_str" to="empty" fromId="64" toId="7">
</dataflow>
<dataflow id="78" from="p_str" to="empty" fromId="64" toId="7">
</dataflow>
<dataflow id="80" from="StgValue_79" to="phi_ln25_i" fromId="79" toId="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="81" from="br_ln0" to="phi_ln25_i" fromId="8" toId="9">
</dataflow>
<dataflow id="82" from="xor_ln25" to="phi_ln25_i" fromId="11" toId="9">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln25_i" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="83" from="br_ln25" to="phi_ln25_i" fromId="16" toId="9">
<BackEdge/>
</dataflow>
<dataflow id="84" from="phi_ln25_i" to="zext_ln25" fromId="9" toId="10">
</dataflow>
<dataflow id="85" from="phi_ln25_i" to="xor_ln25" fromId="9" toId="11">
</dataflow>
<dataflow id="87" from="StgValue_86" to="xor_ln25" fromId="86" toId="11">
</dataflow>
<dataflow id="88" from="y" to="y_addr" fromId="53" toId="12">
</dataflow>
<dataflow id="90" from="StgValue_89" to="y_addr" fromId="89" toId="12">
</dataflow>
<dataflow id="91" from="zext_ln25" to="y_addr" fromId="10" toId="12">
</dataflow>
<dataflow id="92" from="StgValue_61" to="store_ln25" fromId="61" toId="13">
</dataflow>
<dataflow id="93" from="y_addr" to="store_ln25" fromId="12" toId="13">
</dataflow>
<dataflow id="95" from="_ssdm_op_SpecLoopName" to="specloopname_ln0" fromId="94" toId="14">
</dataflow>
<dataflow id="97" from="memset_y_str" to="specloopname_ln0" fromId="96" toId="14">
</dataflow>
<dataflow id="99" from="_ssdm_op_SpecLoopTripCount" to="empty_18" fromId="98" toId="15">
</dataflow>
<dataflow id="101" from="StgValue_100" to="empty_18" fromId="100" toId="15">
</dataflow>
<dataflow id="102" from="StgValue_100" to="empty_18" fromId="100" toId="15">
</dataflow>
<dataflow id="103" from="StgValue_100" to="empty_18" fromId="100" toId="15">
</dataflow>
<dataflow id="104" from="phi_ln25_i" to="br_ln25" fromId="9" toId="16">
</dataflow>
<dataflow id="105" from="i" to="i4_0_i" fromId="21" toId="18">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln27" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="106" from="br_ln0" to="i4_0_i" fromId="36" toId="18">
<BackEdge/>
</dataflow>
<dataflow id="108" from="StgValue_107" to="i4_0_i" fromId="107" toId="18">
<condition id="-1">
<or_exp><and_exp><literal name="phi_ln25_i" val="1"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="109" from="br_ln26" to="i4_0_i" fromId="17" toId="18">
</dataflow>
<dataflow id="110" from="i4_0_i" to="icmp_ln26" fromId="18" toId="19">
</dataflow>
<dataflow id="112" from="StgValue_111" to="icmp_ln26" fromId="111" toId="19">
</dataflow>
<dataflow id="113" from="_ssdm_op_SpecLoopTripCount" to="empty_19" fromId="98" toId="20">
</dataflow>
<dataflow id="114" from="StgValue_100" to="empty_19" fromId="100" toId="20">
</dataflow>
<dataflow id="115" from="StgValue_100" to="empty_19" fromId="100" toId="20">
</dataflow>
<dataflow id="116" from="StgValue_100" to="empty_19" fromId="100" toId="20">
</dataflow>
<dataflow id="117" from="i4_0_i" to="i" fromId="18" toId="21">
</dataflow>
<dataflow id="119" from="StgValue_118" to="i" fromId="118" toId="21">
</dataflow>
<dataflow id="120" from="icmp_ln26" to="br_ln26" fromId="19" toId="22">
</dataflow>
<dataflow id="121" from="i4_0_i" to="zext_ln28" fromId="18" toId="23">
</dataflow>
<dataflow id="122" from="y" to="y_addr_1" fromId="53" toId="24">
</dataflow>
<dataflow id="123" from="StgValue_89" to="y_addr_1" fromId="89" toId="24">
</dataflow>
<dataflow id="124" from="zext_ln28" to="y_addr_1" fromId="23" toId="24">
</dataflow>
<dataflow id="125" from="j" to="j5_0_i" fromId="30" toId="27">
<BackEdge/>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="126" from="br_ln27" to="j5_0_i" fromId="43" toId="27">
<BackEdge/>
</dataflow>
<dataflow id="127" from="StgValue_107" to="j5_0_i" fromId="107" toId="27">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln26" val="0"/>
</and_exp></or_exp>
</condition>
</dataflow>
<dataflow id="128" from="br_ln27" to="j5_0_i" fromId="25" toId="27">
</dataflow>
<dataflow id="129" from="j5_0_i" to="icmp_ln27" fromId="27" toId="28">
</dataflow>
<dataflow id="130" from="StgValue_111" to="icmp_ln27" fromId="111" toId="28">
</dataflow>
<dataflow id="131" from="_ssdm_op_SpecLoopTripCount" to="empty_20" fromId="98" toId="29">
</dataflow>
<dataflow id="132" from="StgValue_100" to="empty_20" fromId="100" toId="29">
</dataflow>
<dataflow id="133" from="StgValue_100" to="empty_20" fromId="100" toId="29">
</dataflow>
<dataflow id="134" from="StgValue_100" to="empty_20" fromId="100" toId="29">
</dataflow>
<dataflow id="135" from="j5_0_i" to="j" fromId="27" toId="30">
</dataflow>
<dataflow id="136" from="StgValue_118" to="j" fromId="118" toId="30">
</dataflow>
<dataflow id="137" from="icmp_ln27" to="br_ln27" fromId="28" toId="31">
</dataflow>
<dataflow id="138" from="j5_0_i" to="zext_ln28_1" fromId="27" toId="32">
</dataflow>
<dataflow id="140" from="_ssdm_op_Read.ap_fifo.volatile.i32P" to="A_read" fromId="139" toId="33">
</dataflow>
<dataflow id="141" from="A" to="A_read" fromId="54" toId="33">
</dataflow>
<dataflow id="142" from="x" to="x_addr" fromId="55" toId="34">
</dataflow>
<dataflow id="143" from="StgValue_89" to="x_addr" fromId="89" toId="34">
</dataflow>
<dataflow id="144" from="zext_ln28_1" to="x_addr" fromId="32" toId="34">
</dataflow>
<dataflow id="145" from="x_addr" to="x_load" fromId="34" toId="35">
</dataflow>
<dataflow id="146" from="x_addr" to="x_load" fromId="34" toId="37">
</dataflow>
<dataflow id="147" from="A_read" to="mul_ln28" fromId="33" toId="38">
</dataflow>
<dataflow id="148" from="x_load" to="mul_ln28" fromId="37" toId="38">
</dataflow>
<dataflow id="149" from="y_addr_1" to="y_load" fromId="24" toId="39">
</dataflow>
<dataflow id="150" from="y_addr_1" to="y_load" fromId="24" toId="40">
</dataflow>
<dataflow id="151" from="y_load" to="add_ln28" fromId="40" toId="41">
</dataflow>
<dataflow id="152" from="mul_ln28" to="add_ln28" fromId="38" toId="41">
</dataflow>
<dataflow id="153" from="add_ln28" to="store_ln28" fromId="41" toId="42">
</dataflow>
<dataflow id="154" from="y_addr_1" to="store_ln28" fromId="24" toId="42">
</dataflow>
<dataflow id="155" from="phi_ln25_i" to="StgValue_2" fromId="9" toId="2">
</dataflow>
<dataflow id="156" from="icmp_ln26" to="StgValue_3" fromId="19" toId="3">
</dataflow>
<dataflow id="157" from="icmp_ln27" to="StgValue_4" fromId="28" toId="4">
</dataflow>
</dataflows>


</stg>
