// Seed: 863043126
module module_0 (
    input supply1 id_0,
    input uwire id_1,
    input wand id_2,
    output supply1 id_3,
    output tri id_4,
    input supply0 id_5,
    input uwire id_6,
    input supply0 id_7,
    output tri id_8,
    input tri0 id_9,
    input tri0 id_10,
    input supply0 void id_11,
    output wor id_12,
    output tri0 id_13,
    output tri id_14
);
  wire id_16;
  assign module_1.id_5 = 0;
endmodule
module module_1 (
    input supply1 id_0,
    output tri1 id_1,
    input tri id_2,
    output tri0 id_3,
    output wor id_4,
    input uwire id_5
);
  wire id_7;
  wire id_8, id_9;
  module_0 modCall_1 (
      id_0,
      id_2,
      id_0,
      id_3,
      id_3,
      id_5,
      id_5,
      id_0,
      id_3,
      id_2,
      id_5,
      id_0,
      id_1,
      id_1,
      id_3
  );
  supply1 id_10 = -id_10;
  always_latch if (-1'd0 - -1) id_9 = 1;
  assign id_4 = -1;
  wor id_11;
  assign id_3 = id_11 - id_9;
  uwire id_12 = id_0;
endmodule
