# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../lab5report.srcs/sources_1/new/Q2.v" \
"../../../../lab5report.srcs/sources_1/new/Q3.v" \
"../../../../lab5report.srcs/sim_1/new/q3testbench.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
