
---------- Begin Simulation Statistics ----------
final_tick                               2171913720000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  58293                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702384                       # Number of bytes of host memory used
host_op_rate                                    58481                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 40395.54                       # Real time elapsed on the host
host_tick_rate                               53766177                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  2354778626                       # Number of instructions simulated
sim_ops                                    2362387540                       # Number of ops (including micro ops) simulated
sim_seconds                                  2.171914                       # Number of seconds simulated
sim_ticks                                2171913720000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.077840                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              299172741                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           347560697                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         31868925                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        473260869                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          43275542                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       43962821                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          687279                       # Number of indirect misses.
system.cpu0.branchPred.lookups              602722751                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      3962325                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       3801854                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         20081942                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 555017486                       # Number of branches committed
system.cpu0.commit.bw_lim_events             71738909                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls       11419488                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      190199921                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          2224711659                       # Number of instructions committed
system.cpu0.commit.committedOps            2228518814                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   3928817494                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.567224                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.378794                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   2887570590     73.50%     73.50% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    618752318     15.75%     89.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2    144312050      3.67%     92.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3    136221592      3.47%     96.39% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     40953949      1.04%     97.43% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     10997099      0.28%     97.71% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      8131852      0.21%     97.92% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     10139135      0.26%     98.17% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     71738909      1.83%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   3928817494                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            44161809                       # Number of function calls committed.
system.cpu0.commit.int_insts               2150822505                       # Number of committed integer instructions.
system.cpu0.commit.loads                    691547727                       # Number of loads committed
system.cpu0.commit.membars                    7608884                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      7608893      0.34%      0.34% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1238693107     55.58%     55.93% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       18316849      0.82%     56.75% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         3801415      0.17%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     56.92% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      695349569     31.20%     88.12% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     264748916     11.88%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       2228518814                       # Class of committed instruction
system.cpu0.commit.refs                     960098520                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 2224711659                       # Number of Instructions Simulated
system.cpu0.committedOps                   2228518814                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.950549                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.950549                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            652560515                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred             11805399                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           296891328                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            2464218837                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles              1542030375                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles               1740500828                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              20107607                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             23918589                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles             12527292                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  602722751                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                443952477                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   2412983661                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              8103380                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          217                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    2511159917                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                 120                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles          630                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               63789366                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.138895                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles        1522847306                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         342448283                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.578687                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        3967726617                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.634445                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.876299                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              2151662221     54.23%     54.23% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1360537176     34.29%     88.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               281648720      7.10%     95.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               132640175      3.34%     98.96% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                20729560      0.52%     99.48% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                14251907      0.36%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                 2437519      0.06%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 3809782      0.10%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    9557      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          3967726617                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       56                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      35                       # number of floating regfile writes
system.cpu0.idleCycles                      371681514                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            20273439                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               578981094                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.550568                       # Inst execution rate
system.cpu0.iew.exec_refs                  1058717091                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 289892508                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              557218784                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            772752482                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           4843509                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         11314994                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           293782656                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2418680506                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            768824583                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          7370104                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2389138785                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               3867284                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              8177286                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              20107607                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             15744918                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       200344                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        44899433                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        67100                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        25815                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads     12212728                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     81204755                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     25231863                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         25815                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      2739440                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      17533999                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1002394061                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2369911922                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.857516                       # average fanout of values written-back
system.cpu0.iew.wb_producers                859568485                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.546137                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2370130267                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2915423366                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1518012107                       # number of integer regfile writes
system.cpu0.ipc                              0.512676                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.512676                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          7611880      0.32%      0.32% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1306160185     54.50%     54.82% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            18331137      0.76%     55.59% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              3802485      0.16%     55.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     55.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     55.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     55.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     55.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     55.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     55.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     55.74% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     55.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     55.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     55.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     55.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     55.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     55.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     55.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     55.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     55.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     55.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     55.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     55.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     55.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     55.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     55.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     55.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     55.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     55.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     55.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     55.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     55.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     55.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     55.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     55.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     55.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     55.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     55.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     55.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     55.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     55.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     55.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     55.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     55.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     55.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     55.74% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     55.74% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           774137040     32.30%     88.05% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          286466088     11.95%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             22      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            23      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2396508890                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     78                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                153                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           69                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes               115                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    4571806                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.001908                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 830815     18.17%     18.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     18.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     18.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     18.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     18.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     18.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     18.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     18.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     18.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     18.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     18.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     18.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     18.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     18.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     18.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     18.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     18.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     18.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     18.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     18.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     18.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     18.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     18.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     18.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     18.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     18.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     18.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     18.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     18.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     18.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     18.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     18.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     18.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     18.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     18.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     18.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     18.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     18.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     18.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     18.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     18.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     18.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     18.17% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               3262258     71.36%     89.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               478730     10.47%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            2393468738                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        8765568367                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2369911853                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2608866274                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2404274207                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2396508890                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded           14406299                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      190161688                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           252318                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved       2986811                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     49176846                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   3967726617                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.604001                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.807168                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         2214003175     55.80%     55.80% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1         1237118649     31.18%     86.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          423297137     10.67%     97.65% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           72058471      1.82%     99.46% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4           12933580      0.33%     99.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            6024549      0.15%     99.94% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            1505836      0.04%     99.98% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             553287      0.01%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             231933      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     3967726617                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.552266                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         38719564                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         6253588                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           772752482                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          293782656                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   2907                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      4339408131                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     4421589                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              593662991                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1421264844                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              19437835                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles              1566255068                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              17153104                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                56995                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           2986298547                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            2446706803                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         1576043043                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles               1726896465                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              22765771                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              20107607                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             60153556                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               154778194                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               56                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      2986298491                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        650930                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              8892                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 44431431                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          8892                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  6275760140                       # The number of ROB reads
system.cpu0.rob.rob_writes                 4876395743                       # The number of ROB writes
system.cpu0.timesIdled                       46455902                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2863                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.539959                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               17854406                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            19087464                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          1776081                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         32338333                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            910308                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         917833                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            7525                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35481359                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        46651                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       3801577                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1373453                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  29517203                       # Number of branches committed
system.cpu1.commit.bw_lim_events              3355473                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls       11405422                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       14149823                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           130066967                       # Number of instructions committed
system.cpu1.commit.committedOps             133868726                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    669000756                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.200103                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     0.889553                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    614804773     91.90%     91.90% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     26588954      3.97%     95.87% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      8283639      1.24%     97.11% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      8779212      1.31%     98.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      2496673      0.37%     98.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       862926      0.13%     98.93% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      3573990      0.53%     99.46% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       255116      0.04%     99.50% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      3355473      0.50%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    669000756                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1457139                       # Number of function calls committed.
system.cpu1.commit.int_insts                125272919                       # Number of committed integer instructions.
system.cpu1.commit.loads                     36890087                       # Number of loads committed
system.cpu1.commit.membars                    7603285                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      7603285      5.68%      5.68% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        77451225     57.86%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     63.54% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       40691664     30.40%     93.93% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       8122408      6.07%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        133868726                       # Class of committed instruction
system.cpu1.commit.refs                      48814084                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  130066967                       # Number of Instructions Simulated
system.cpu1.committedOps                    133868726                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              5.171394                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        5.171394                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            591769083                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               418514                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            17143980                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             153674826                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                19046536                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 50848980                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1375005                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              1056895                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              8670422                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35481359                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 19164339                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    649238200                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               207940                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles            1                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     154580665                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   4                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.PendingTrapStallCycles           16                       # Number of stall cycles due to pending traps
system.cpu1.fetch.SquashCycles                3555268                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.052750                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          20694171                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          18764714                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.229816                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         671710026                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.235790                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.689116                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               576999803     85.90%     85.90% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                54889474      8.17%     94.07% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                24018148      3.58%     97.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                10297744      1.53%     99.18% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 3814056      0.57%     99.75% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  837709      0.12%     99.87% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  852770      0.13%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     168      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     154      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           671710026                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         917518                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             1493543                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                31486752                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.213727                       # Inst execution rate
system.cpu1.iew.exec_refs                    51839505                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  12313301                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              509935891                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             40036142                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           3802249                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1266943                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            12608957                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          148006231                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             39526204                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1414705                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            143758721                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               3704396                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              3952563                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1375005                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             11866048                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked        49157                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1108180                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        31963                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         1924                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads         3992                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      3146055                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       684960                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          1924                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       509730                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect        983813                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 83952177                       # num instructions consuming a value
system.cpu1.iew.wb_count                    142837114                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.853510                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 71654055                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.212357                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     142883558                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               178821633                       # number of integer regfile reads
system.cpu1.int_regfile_writes               96053527                       # number of integer regfile writes
system.cpu1.ipc                              0.193371                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.193371                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          7603392      5.24%      5.24% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             85311789     58.77%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  46      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   90      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     64.00% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            43699432     30.10%     94.10% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            8558665      5.90%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             145173426                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    4167982                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.028710                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 760509     18.25%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     18.25% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               3048166     73.13%     91.38% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               359304      8.62%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             141738001                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         966496752                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    142837102                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        162145249                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 136600538                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                145173426                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded           11405693                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       14137504                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           271919                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           271                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      5672151                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    671710026                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.216125                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.691352                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          584750441     87.05%     87.05% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           54594286      8.13%     95.18% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           18603382      2.77%     97.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6149593      0.92%     98.87% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            5329295      0.79%     99.66% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5             757166      0.11%     99.77% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6            1009570      0.15%     99.92% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             367177      0.05%     99.98% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             149116      0.02%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      671710026                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.215830                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         23682294                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         2165631                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            40036142                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           12608957                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    105                       # number of misc regfile reads
system.cpu1.numCycles                       672627544                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  3671191445                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              547988588                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             89325181                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              24280929                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                22352324                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               4310995                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                41170                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            189407542                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             151744320                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands          101901019                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 54321706                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              15976091                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1375005                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             45645286                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                12575838                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       189407530                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         27117                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               610                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 49834870                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           610                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   813663611                       # The number of ROB reads
system.cpu1.rob.rob_writes                  298754676                       # The number of ROB writes
system.cpu1.timesIdled                          27837                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued         14526168                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                 3232                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified            14604854                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                362124                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests     19362153                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      38610644                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       303944                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops       168606                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    134117808                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      9058010                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    268222183                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        9226616                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 2171913720000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp           14772018                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      5650925                       # Transaction distribution
system.membus.trans_dist::CleanEvict         13597464                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              404                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            286                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4587230                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4587224                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq      14772018                       # Transaction distribution
system.membus.trans_dist::InvalidateReq          2317                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     57969886                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               57969886                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port   1600650688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total              1600650688                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              567                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples          19362255                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                19362255    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total            19362255                       # Request fanout histogram
system.membus.respLayer1.occupancy       100238832694                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              4.6                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         66187964726                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   2171913720000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 2171913720000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 2171913720000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 2171913720000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2171913720000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   2171913720000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 2171913720000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 2171913720000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 2171913720000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2171913720000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                  8                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            4                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean       552699125                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   751939922.260568                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            4    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       168500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1595701500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              4                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   2169702923500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2210796500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 2171913720000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    382859710                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       382859710                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    382859710                       # number of overall hits
system.cpu0.icache.overall_hits::total      382859710                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     61092767                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      61092767                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     61092767                       # number of overall misses
system.cpu0.icache.overall_misses::total     61092767                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 831172092994                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 831172092994                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 831172092994                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 831172092994                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    443952477                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    443952477                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    443952477                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    443952477                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.137611                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.137611                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.137611                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.137611                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13605.081809                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13605.081809                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13605.081809                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13605.081809                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3938                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               73                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    53.945205                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     55377510                       # number of writebacks
system.cpu0.icache.writebacks::total         55377510                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst      5715220                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total      5715220                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst      5715220                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total      5715220                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     55377547                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     55377547                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     55377547                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     55377547                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 726642876998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 726642876998                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 726642876998                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 726642876998                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.124738                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.124738                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.124738                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.124738                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 13121.615463                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 13121.615463                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 13121.615463                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 13121.615463                       # average overall mshr miss latency
system.cpu0.icache.replacements              55377510                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    382859710                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      382859710                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     61092767                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     61092767                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 831172092994                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 831172092994                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    443952477                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    443952477                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.137611                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.137611                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13605.081809                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13605.081809                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst      5715220                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total      5715220                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     55377547                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     55377547                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 726642876998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 726642876998                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.124738                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.124738                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 13121.615463                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 13121.615463                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 2171913720000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.961674                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          438236959                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         55377513                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             7.913627                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            97500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.961674                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.998802                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.998802                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           31                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        943282499                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       943282499                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 2171913720000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    872159993                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       872159993                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    872159993                       # number of overall hits
system.cpu0.dcache.overall_hits::total      872159993                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    103621530                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     103621530                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    103621530                       # number of overall misses
system.cpu0.dcache.overall_misses::total    103621530                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 2406169240502                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 2406169240502                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 2406169240502                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 2406169240502                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    975781523                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    975781523                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    975781523                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    975781523                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.106193                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.106193                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.106193                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.106193                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 23220.746118                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 23220.746118                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 23220.746118                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 23220.746118                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     12148162                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       770487                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           272066                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           8702                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    44.651526                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    88.541370                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     74983598                       # number of writebacks
system.cpu0.dcache.writebacks::total         74983598                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     30096309                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     30096309                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     30096309                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     30096309                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     73525221                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     73525221                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     73525221                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     73525221                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 1243971493210                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 1243971493210                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 1243971493210                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 1243971493210                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.075350                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.075350                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.075350                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.075350                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 16918.976595                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16918.976595                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 16918.976595                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16918.976595                       # average overall mshr miss latency
system.cpu0.dcache.replacements              74983598                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    629446201                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      629446201                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     81592261                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     81592261                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1567349052500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1567349052500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    711038462                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    711038462                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.114751                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.114751                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 19209.530822                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 19209.530822                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     17863492                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     17863492                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     63728769                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     63728769                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 926104288500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 926104288500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.089628                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.089628                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 14531.965752                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 14531.965752                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    242713792                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     242713792                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     22029269                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     22029269                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 838820188002                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 838820188002                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    264743061                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    264743061                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.083210                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.083210                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 38077.531669                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 38077.531669                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     12232817                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     12232817                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      9796452                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      9796452                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 317867204710                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 317867204710                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.037004                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.037004                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 32447.176254                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 32447.176254                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3130                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3130                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         2800                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         2800                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    230344500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    230344500                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         5930                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         5930                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.472175                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.472175                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 82265.892857                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 82265.892857                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         2783                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         2783                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           17                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           17                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       823000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       823000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.002867                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.002867                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 48411.764706                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 48411.764706                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         5728                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         5728                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          150                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          150                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       628000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       628000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         5878                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         5878                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.025519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.025519                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4186.666667                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4186.666667                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          149                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          149                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       479000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       479000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.025349                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.025349                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3214.765101                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3214.765101                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      2335978                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        2335978                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data      1465876                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total      1465876                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data 127302250499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total 127302250499                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      3801854                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      3801854                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.385569                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.385569                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 86843.805683                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 86843.805683                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data      1465876                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total      1465876                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data 125836374499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total 125836374499                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.385569                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.385569                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 85843.805683                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 85843.805683                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2171913720000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.995490                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          949495787                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         74990782                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            12.661500                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           299500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.995490                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999859                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999859                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       2034181184                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      2034181184                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 2171913720000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            54908190                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            70789743                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               27847                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              890573                       # number of demand (read+write) hits
system.l2.demand_hits::total                126616353                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           54908190                       # number of overall hits
system.l2.overall_hits::.cpu0.data           70789743                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              27847                       # number of overall hits
system.l2.overall_hits::.cpu1.data             890573                       # number of overall hits
system.l2.overall_hits::total               126616353                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            469353                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           4190270                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              6069                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2817797                       # number of demand (read+write) misses
system.l2.demand_misses::total                7483489                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           469353                       # number of overall misses
system.l2.overall_misses::.cpu0.data          4190270                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             6069                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2817797                       # number of overall misses
system.l2.overall_misses::total               7483489                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  38991234500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 402684736000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    567008000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 291443094000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     733686072500                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  38991234500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 402684736000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    567008000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 291443094000                       # number of overall miss cycles
system.l2.overall_miss_latency::total    733686072500                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        55377543                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        74980013                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           33916                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         3708370                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            134099842                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       55377543                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       74980013                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          33916                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        3708370                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           134099842                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.008476                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.055885                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.178942                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.759848                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.055805                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.008476                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.055885                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.178942                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.759848                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.055805                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 83074.433316                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 96099.949645                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 93426.923711                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 103429.414539                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 98040.642874                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 83074.433316                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 96099.949645                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 93426.923711                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 103429.414539                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 98040.642874                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                103                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         1                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            103                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  11080497                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             5650925                       # number of writebacks
system.l2.writebacks::total                   5650925                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            181                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         445496                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             42                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         211849                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              657568                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           181                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        445496                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            42                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        211849                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             657568                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       469172                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      3744774                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         6027                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2605948                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           6825921                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       469172                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      3744774                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         6027                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2605948                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     12954762                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total         19780683                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  34290052501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 330747041501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    504460500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 246404007510                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 611945562012                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  34290052501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 330747041501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    504460500                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 246404007510                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 1030697613717                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 1642643175729                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.008472                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.049944                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.177704                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.702721                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.050902                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.008472                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.049944                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.177704                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.702721                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.147507                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 73086.314829                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 88322.297020                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 83700.099552                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 94554.460607                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 89650.255550                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 73086.314829                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 88322.297020                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 83700.099552                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 94554.460607                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 79561.292883                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83042.793605                       # average overall mshr miss latency
system.l2.replacements                       27992243                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     18090227                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         18090227                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     18090227                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     18090227                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks    115715205                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        115715205                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks    115715205                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    115715205                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     12954762                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       12954762                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 1030697613717                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 1030697613717                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 79561.292883                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 79561.292883                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data              11                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   11                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            97                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             3                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                100                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       208000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       208000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data          108                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              111                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.898148                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.900901                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  2144.329897                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total         2080                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           97                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            3                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           100                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1934000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data        58500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1992500                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.898148                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.900901                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 19938.144330                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        19500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total        19925                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_misses::.cpu0.data            1                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           25                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               26                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_accesses::.cpu0.data            1                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           25                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             26                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data            1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total             1                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           25                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           26                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        19500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       504500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       524000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total            1                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data        20180                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20153.846154                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          8449706                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           384112                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               8833818                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2801989                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2118565                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4920554                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 274322698000                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 220083106500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  494405804500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data     11251695                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      2502677                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total          13754372                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.249028                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.846520                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.357745                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 97902.846157                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 103883.103185                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 100477.670705                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       245289                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       130404                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           375693                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2556700                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1988161                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4544861                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 228311659501                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 188267556503                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 416579216004                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.227228                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.794414                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.330430                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 89299.354442                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 94694.321286                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 91659.396405                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      54908190                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         27847                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           54936037                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       469353                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         6069                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           475422                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  38991234500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    567008000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  39558242500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     55377543                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        33916                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       55411459                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.008476                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.178942                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.008580                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 83074.433316                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 93426.923711                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 83206.588042                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          181                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           42                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           223                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       469172                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         6027                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       475199                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  34290052501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    504460500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  34794513001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.008472                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.177704                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.008576                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 73086.314829                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 83700.099552                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 73220.930602                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     62340037                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       506461                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          62846498                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1388281                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       699232                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         2087513                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 128362038000                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  71359987500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 199722025500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     63728318                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1205693                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      64934011                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.021784                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.579942                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.032148                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 92461.135750                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 102054.807989                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 95674.625978                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       200207                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        81445                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total       281652                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1188074                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       617787                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1805861                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 102435382000                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  58136451007                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 160571833007                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.018643                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.512392                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.027811                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 86219.698436                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 94104.361223                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 88917.050098                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data          134                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           33                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total               167                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data         3170                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data          107                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total            3277                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data     67147000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      3071500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total     70218500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data         3304                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data          140                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total          3444                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.959443                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.764286                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.951510                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 21182.018927                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 28705.607477                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 21427.677754                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data          937                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           33                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total          970                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data         2233                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           74                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total         2307                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data     44160491                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data      1486999                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total     45647490                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.675847                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.528571                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.669861                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19776.305867                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 20094.581081                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total 19786.514954                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 2171913720000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 2171913720000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999957                       # Cycle average of tags in use
system.l2.tags.total_refs                   279780976                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  27993370                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      9.994544                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.064526                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.605040                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       11.173770                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.009408                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        0.865992                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    20.281222                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.454133                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.040704                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.174590                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000147                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.013531                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.316894                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            37                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            27                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           36                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            3                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.578125                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.421875                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                2171264282                       # Number of tag accesses
system.l2.tags.data_accesses               2171264282                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 2171913720000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      30027008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     241294336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        385728                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     168067136                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    799217280                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total         1238991488                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     30027008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       385728                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      30412736                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    361659200                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       361659200                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         469172                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        3770224                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           6027                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2626049                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     12487770                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total            19359242                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      5650925                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            5650925                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst         13825139                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        111097570                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           177598                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data         77382050                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    367978374                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             570460731                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst     13825139                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       177598                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         14002737                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      166516375                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            166516375                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      166516375                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst        13825139                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       111097570                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          177598                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data        77382050                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    367978374                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            736977106                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   5460818.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    469172.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   3555831.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      6027.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2549525.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  12457774.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.013494901250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       335873                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       335873                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            36823121                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            5141063                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                    19359242                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    5650925                       # Number of write requests accepted
system.mem_ctrls.readBursts                  19359242                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  5650925                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 320913                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                190107                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            928756                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            941690                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2           1172160                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3           1948312                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4           1491089                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5           1660890                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6           1235129                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1228736                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8           1362946                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9           1133025                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10          1088355                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           971817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12          1005046                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           980026                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           929708                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           960644                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            289470                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            290674                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            344572                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            341013                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            392068                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            411714                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            386953                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            399374                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            389532                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            366525                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           339656                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           306164                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           315635                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           307461                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           285397                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           294586                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.81                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.85                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 609188014459                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                95191645000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            966156683209                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     31997.98                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                50747.98                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                 14376626                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 2935760                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 75.51                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                53.76                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6              19359242                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              5650925                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 4062912                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 4121358                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                 4217589                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                 2322655                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                 1909850                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                 1358534                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  390729                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  287910                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  200941                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                   67822                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  43597                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  27924                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  12777                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                   7750                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                   3685                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   1904                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                    281                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                    104                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  30966                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  33809                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 127348                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 250428                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 326431                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 355061                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 360410                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 359616                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 359951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 361430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 365783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 380560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 363734                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 358335                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 350031                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 343655                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 342883                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 345680                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  12704                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   5580                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   3621                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2728                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   2209                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1853                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1690                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1469                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   1387                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   1332                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1235                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1152                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1054                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    886                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    811                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    761                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    785                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    721                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    654                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    584                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    537                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    506                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                    253                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                    111                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                     13                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      5                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      7186729                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    218.171920                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   162.807639                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   200.470884                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      2101896     29.25%     29.25% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255      3373512     46.94%     76.19% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       696612      9.69%     85.88% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       452124      6.29%     92.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639       164416      2.29%     94.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        77169      1.07%     95.53% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        69528      0.97%     96.50% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        42953      0.60%     97.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       208519      2.90%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      7186729                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       335873                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      56.682913                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     50.621364                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    449.100291                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       335868    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-16383            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::253952-262143            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        335873                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       335873                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.258508                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.241669                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.775825                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           297587     88.60%     88.60% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             4028      1.20%     89.80% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            24329      7.24%     97.04% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             6766      2.01%     99.06% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             2325      0.69%     99.75% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              597      0.18%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              164      0.05%     99.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               58      0.02%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24               11      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::27                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::29                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        335873                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM             1218453056                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                20538432                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               349490816                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys              1238991488                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            361659200                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       561.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       160.91                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    570.46                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    166.52                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.64                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     4.38                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.26                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  2171913635500                       # Total gap between requests
system.mem_ctrls.avgGap                      86841.23                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     30027008                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    227573184                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       385728                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    163169600                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    797297536                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    349490816                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 13825138.505041535944                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 104780029.659741729498                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 177598.215089317644                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 75127109.561239838600                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 367094479.241099834442                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 160913765.948308467865                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       469172                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      3770224                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         6027                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2626049                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     12487770                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      5650925                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst  14944805849                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 176423051224                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    251096927                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 137993954530                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 636543774679                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 51749779129382                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31853.58                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     46793.78                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     41662.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     52548.13                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     50973.37                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   9157753.66                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    70.67                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          23830656780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy          12666283080                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         60201388380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        13597870320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     171448910880.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     368162247600                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     523983502080                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       1173890859120                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        540.486875                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 1358060515803                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  72524920000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 741328284197                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          27482645400                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          14607353475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         75732280680                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        14907474360                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     171448910880.000031                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     660498744960                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     277805399040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       1242482808795                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        572.068217                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 714865093174                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  72524920000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 1384523706826                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                175                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           88                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    20855033204.545456                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   101327505458.051346                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           83     94.32%     94.32% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.14%     95.45% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.14%     96.59% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.14%     97.73% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.14%     98.86% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::7.5e+11-8e+11            1      1.14%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        22000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 793695082500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             88                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   336670798000                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 1835242922000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 2171913720000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     19124812                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        19124812                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     19124812                       # number of overall hits
system.cpu1.icache.overall_hits::total       19124812                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        39527                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         39527                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        39527                       # number of overall misses
system.cpu1.icache.overall_misses::total        39527                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1049898999                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1049898999                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1049898999                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1049898999                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     19164339                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     19164339                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     19164339                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     19164339                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.002063                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.002063                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.002063                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.002063                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 26561.565487                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 26561.565487                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 26561.565487                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 26561.565487                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          425                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                4                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs   106.250000                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        33884                       # number of writebacks
system.cpu1.icache.writebacks::total            33884                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         5611                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         5611                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         5611                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         5611                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        33916                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        33916                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        33916                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        33916                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst    929409999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total    929409999                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst    929409999                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total    929409999                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.001770                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.001770                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.001770                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.001770                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 27403.290453                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 27403.290453                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 27403.290453                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 27403.290453                       # average overall mshr miss latency
system.cpu1.icache.replacements                 33884                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     19124812                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       19124812                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        39527                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        39527                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1049898999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1049898999                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     19164339                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     19164339                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.002063                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.002063                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 26561.565487                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 26561.565487                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         5611                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         5611                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        33916                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        33916                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst    929409999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total    929409999                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.001770                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.001770                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 27403.290453                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 27403.290453                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 2171913720000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           31.166118                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           18112588                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            33884                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           534.546925                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        357172500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    31.166118                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.973941                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.973941                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           15                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::3           10                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         38362594                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        38362594                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 2171913720000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     37826543                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        37826543                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     37826543                       # number of overall hits
system.cpu1.dcache.overall_hits::total       37826543                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      8535301                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       8535301                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      8535301                       # number of overall misses
system.cpu1.dcache.overall_misses::total      8535301                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 715098925976                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 715098925976                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 715098925976                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 715098925976                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     46361844                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     46361844                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     46361844                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     46361844                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.184102                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.184102                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.184102                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.184102                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 83781.336590                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 83781.336590                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 83781.336590                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 83781.336590                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      3483199                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       417318                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs            50951                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           4686                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    68.363702                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    89.056338                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      3708312                       # number of writebacks
system.cpu1.dcache.writebacks::total          3708312                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      6171092                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      6171092                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      6171092                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      6171092                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2364209                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2364209                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2364209                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2364209                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 190285360792                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 190285360792                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 190285360792                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 190285360792                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.050995                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.050995                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.050995                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.050995                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 80485.845707                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 80485.845707                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 80485.845707                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 80485.845707                       # average overall mshr miss latency
system.cpu1.dcache.replacements               3708312                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     33099142                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       33099142                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5140737                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5140737                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 369778119000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 369778119000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     38239879                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     38239879                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.134434                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.134434                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 71930.954453                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 71930.954453                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      3934569                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      3934569                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1206168                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1206168                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  79724919500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  79724919500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.031542                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.031542                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 66097.690786                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 66097.690786                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      4727401                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       4727401                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3394564                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3394564                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 345320806976                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 345320806976                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      8121965                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      8121965                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.417949                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.417949                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 101727.587689                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 101727.587689                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2236523                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2236523                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      1158041                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      1158041                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 110560441292                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 110560441292                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.142581                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.142581                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 95471.957635                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 95471.957635                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          325                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          325                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          154                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          154                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      5997500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      5997500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          479                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          479                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.321503                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.321503                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 38944.805195                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 38944.805195                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          148                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          148                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            6                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            6                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data        62000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total        62000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.012526                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.012526                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 10333.333333                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 10333.333333                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          313                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          313                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          138                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          138                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1267500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1267500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          451                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          451                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.305987                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.305987                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9184.782609                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9184.782609                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          137                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          137                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1130500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1130500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.303769                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.303769                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8251.824818                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8251.824818                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      2449766                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        2449766                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data      1351811                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total      1351811                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data 119970272500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total 119970272500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      3801577                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      3801577                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.355592                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.355592                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 88747.814968                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 88747.814968                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data      1351811                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total      1351811                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data 118618461500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total 118618461500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.355592                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.355592                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 87747.814968                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 87747.814968                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 2171913720000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.614944                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           43991517                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          3715886                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            11.838769                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        357184000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.614944                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.925467                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.925467                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0            4                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::3           24                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses        104044616                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses       104044616                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 2171913720000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         120346371                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     23741152                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    116013068                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        22341318                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq         19660270                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp               8                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             412                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           286                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            698                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq         13768374                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp        13768374                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      55411462                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     64934910                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq         3444                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp         3444                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side    166132598                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    224958286                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       101716                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side     11133013                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             402325613                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   7088323328                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   9597671040                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4339200                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    474667648                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            17165001216                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        47667986                       # Total snoops (count)
system.tol2bus.snoopTraffic                 362613568                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        181771401                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.053439                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.228998                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              172226397     94.75%     94.75% # Request fanout histogram
system.tol2bus.snoop_fanout::1                9376274      5.16%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::2                 168724      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      6      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          181771401                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       268214390492                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      112488136990                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       83073643817                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.8                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        5575481748                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.3                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          50912921                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy            12005                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               9695668327500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  44295                       # Simulator instruction rate (inst/s)
host_mem_usage                                 704240                       # Number of bytes of host memory used
host_op_rate                                    44340                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                191510.90                       # Real time elapsed on the host
host_tick_rate                               39286299                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  8482979196                       # Number of instructions simulated
sim_ops                                    8491587048                       # Number of ops (including micro ops) simulated
sim_seconds                                  7.523755                       # Number of seconds simulated
sim_ticks                                7523754607500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            96.253894                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              531607468                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           552297103                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         36936067                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        608997973                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            625006                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups         636654                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses           11648                       # Number of indirect misses.
system.cpu0.branchPred.lookups              610912972                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         8933                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        500037                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         36920669                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 403980957                       # Number of branches committed
system.cpu0.commit.bw_lim_events            106311005                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1507788                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts      588458545                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          3062196323                       # Number of instructions committed
system.cpu0.commit.committedOps            3062696630                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples  14931179759                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.205121                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.094126                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0  14185085252     95.00%     95.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    266252732      1.78%     96.79% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     69873042      0.47%     97.25% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     21391371      0.14%     97.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     21431303      0.14%     97.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     20245748      0.14%     97.68% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6    129043433      0.86%     98.54% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7    111545873      0.75%     99.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8    106311005      0.71%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total  14931179759                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                1018205030                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1579597                       # Number of function calls committed.
system.cpu0.commit.int_insts               2537539561                       # Number of committed integer instructions.
system.cpu0.commit.loads                    833882923                       # Number of loads committed
system.cpu0.commit.membars                     996961                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass       997972      0.03%      0.03% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu      1574324920     51.40%     51.44% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult          12535      0.00%     51.44% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv            1998      0.00%     51.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd     398123569     13.00%     64.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           994      0.00%     64.44% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt      94496117      3.09%     67.52% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult     31519359      1.03%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     68.55% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv      31454769      1.03%     69.58% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc     31519746      1.03%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      467840997     15.28%     85.88% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1313178      0.04%     85.92% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead    366541963     11.97%     97.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     64548513      2.11%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       3062696630                       # Class of committed instruction
system.cpu0.commit.refs                     900244651                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 3062196323                       # Number of Instructions Simulated
system.cpu0.committedOps                   3062696630                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              4.912051                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        4.912051                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles          13723255679                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                15495                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           448117719                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            3977606062                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               223286182                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                806072654                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              38964649                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                24257                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles            236368975                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  610912972                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                114796990                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                  14867232142                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes               744804                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles           63                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    4651116209                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                   7                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.SquashCycles               77960094                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.040615                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         121735880                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         532232474                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.309216                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples       15027948139                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.309537                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.839077                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0             12126368850     80.69%     80.69% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              2195625266     14.61%     95.30% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2                97559285      0.65%     95.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               451289978      3.00%     98.95% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                29309994      0.20%     99.15% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 1528767      0.01%     99.16% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6               101659652      0.68%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                24593014      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                   13333      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total         15027948139                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads               1096303900                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               974985844                       # number of floating regfile writes
system.cpu0.idleCycles                       13715477                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            38674889                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               445974032                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.334580                       # Inst execution rate
system.cpu0.iew.exec_refs                  2718514770                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  67410768                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles             6163502025                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            993425504                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            583396                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         33039386                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts            76446750                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         3640772499                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts           2651104002                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         33718269                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           5032632548                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents              54105954                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents           4099442740                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              38964649                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles           4203920492                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked    191298837                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads          995705                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          173                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation      2345335                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           13                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads    159542581                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     10085022                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents       2345335                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect      9971246                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      28703643                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               2834734802                       # num instructions consuming a value
system.cpu0.iew.wb_count                   3246081171                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.812160                       # average fanout of values written-back
system.cpu0.iew.wb_producers               2302257019                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.215806                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    3251370598                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              5288027071                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1763723816                       # number of integer regfile writes
system.cpu0.ipc                              0.203581                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.203581                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1000898      0.02%      0.02% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1732263178     34.19%     34.21% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult               13426      0.00%     34.21% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                 2011      0.00%     34.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd          402889138      7.95%     42.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                996      0.00%     42.16% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt          103377864      2.04%     44.20% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult          32508267      0.64%     44.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     44.85% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv           31454769      0.62%     45.47% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc          32404907      0.64%     46.11% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     46.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     46.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     46.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     46.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     46.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     46.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     46.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     46.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     46.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     46.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     46.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     46.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     46.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     46.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     46.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     46.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     46.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     46.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     46.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     46.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     46.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     46.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     46.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     46.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     46.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     46.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     46.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     46.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     46.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     46.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     46.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     46.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     46.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     46.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     46.11% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     46.11% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead          1610801818     31.79%     77.90% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1328764      0.03%     77.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead     1052649021     20.78%     98.70% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      65655759      1.30%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            5066350816                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses             1999087407                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads         3722053243                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses   1040124510                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes        1412835702                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                  620753426                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.122525                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu               27852442      4.49%      4.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      4.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%      4.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                 2824      0.00%      4.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      4.49% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt               223631      0.04%      4.52% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult               59097      0.01%      4.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      4.53% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv            162445645     26.17%     30.70% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc               79088      0.01%     30.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     30.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     30.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     30.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     30.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     30.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     30.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     30.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     30.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     30.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     30.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     30.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     30.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     30.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     30.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     30.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     30.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     30.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     30.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     30.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     30.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     30.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     30.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     30.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     30.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     30.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     30.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     30.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     30.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     30.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     30.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     30.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     30.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     30.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     30.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     30.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     30.71% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead             314744342     50.70%     81.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 9956      0.00%     81.42% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead        115336397     18.58%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               4      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            3687015937                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads       22078128207                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   2205956661                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2808356400                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                3639048757                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               5066350816                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            1723742                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined      578075872                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued         18778252                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        215954                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    544891241                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples  15027948139                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.337129                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.072586                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0        13104353427     87.20%     87.20% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          731709620      4.87%     92.07% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          334641748      2.23%     94.30% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3          228265001      1.52%     95.81% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4          357964132      2.38%     98.20% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5          165482644      1.10%     99.30% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           49002645      0.33%     99.62% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7           24954297      0.17%     99.79% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8           31574625      0.21%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total    15027948139                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.336821                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         39275004                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        25145253                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           993425504                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores           76446750                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads             1099558140                       # number of misc regfile reads
system.cpu0.misc_regfile_writes             587114554                       # number of misc regfile writes
system.cpu0.numCycles                     15041663616                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     5845718                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles            10954112682                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           2592901601                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents             589786734                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               337966421                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents            2466415957                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents             21788797                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           5392490191                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            3790220242                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         3221114213                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                869405124                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              10759550                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              38964649                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles           2826958162                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps               628212617                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups       1379348116                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      4013142075                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        541101                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts             12263                       # count of serializing insts renamed
system.cpu0.rename.skidInsts               1469574352                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts         12273                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                 18475907800                       # The number of ROB reads
system.cpu0.rob.rob_writes                 7399172147                       # The number of ROB writes
system.cpu0.timesIdled                         165589                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 2926                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            93.386381                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              532017886                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           569695367                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         36752521                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        608764046                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            592670                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         598588                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            5918                       # Number of indirect misses.
system.cpu1.branchPred.lookups              610585629                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         3636                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        495898                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         36743706                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 404499453                       # Number of branches committed
system.cpu1.commit.bw_lim_events            106038250                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1498532                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts      585037298                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts          3066004247                       # Number of instructions committed
system.cpu1.commit.committedOps            3066502878                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples  14934645442                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.205328                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.095102                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0  14189111876     95.01%     95.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1    265344484      1.78%     96.78% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     69567249      0.47%     97.25% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     21284827      0.14%     97.39% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4     21385215      0.14%     97.54% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5     20186105      0.14%     97.67% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6    128700022      0.86%     98.53% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7    113027414      0.76%     99.29% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8    106038250      0.71%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total  14934645442                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                1019190273                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1511951                       # Number of function calls committed.
system.cpu1.commit.int_insts               2541063363                       # Number of committed integer instructions.
system.cpu1.commit.loads                    835196418                       # Number of loads committed
system.cpu1.commit.membars                     992920                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass       992920      0.03%      0.03% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu      1577056884     51.43%     51.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            976      0.00%     51.46% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             672      0.00%     51.46% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd     398813727     13.01%     64.47% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     64.47% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt      94234882      3.07%     67.54% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult     31389761      1.02%     68.56% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     68.56% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv      31454400      1.03%     69.59% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc     31389761      1.02%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.61% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      468202415     15.27%     85.88% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1058738      0.03%     85.92% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead    367489901     11.98%     97.90% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     64417841      2.10%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total       3066502878                       # Class of committed instruction
system.cpu1.commit.refs                     901168895                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                 3066004247                       # Number of Instructions Simulated
system.cpu1.committedOps                   3066502878                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              4.903500                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        4.903500                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles          13723687470                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 8843                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           448706259                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts            3976707494                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               219398711                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                813457057                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              38771174                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                19168                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles            235548981                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  610585629                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                113855372                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                  14874058273                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               718157                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                    4648114790                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles               77559978                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.040613                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         118025131                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         532610556                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.309170                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples       15030863393                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.309278                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.837860                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0             12128509905     80.69%     80.69% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1              2196808444     14.62%     95.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                97350074      0.65%     95.95% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3               452146379      3.01%     98.96% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                29179193      0.19%     99.16% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 1513354      0.01%     99.17% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6               101014144      0.67%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                24338187      0.16%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    3713      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total         15030863393                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads               1096665136                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               975832337                       # number of floating regfile writes
system.cpu1.idleCycles                        3288105                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            38486947                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               446178432                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.334602                       # Inst execution rate
system.cpu1.iew.exec_refs                  2714710647                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  66996750                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles             6186082354                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            993850015                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            578826                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         32821343                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            75957007                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts         3641146881                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts           2647713897                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         33528907                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts           5030456005                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents              54336766                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents           4071972405                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              38771174                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles           4177078296                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked    190592631                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads          980621                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           92                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation      2330823                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads    158653597                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores      9984530                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents       2330823                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect      9880249                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect      28606698                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers               2835039048                       # num instructions consuming a value
system.cpu1.iew.wb_count                   3248209450                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.812706                       # average fanout of values written-back
system.cpu1.iew.wb_producers               2304051940                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.216055                       # insts written-back per cycle
system.cpu1.iew.wb_sent                    3253451842                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              5286734809                       # number of integer regfile reads
system.cpu1.int_regfile_writes             1765132770                       # number of integer regfile writes
system.cpu1.ipc                              0.203936                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.203936                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass           995173      0.02%      0.02% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu           1733811661     34.24%     34.26% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 978      0.00%     34.26% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  672      0.00%     34.26% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd          403505818      7.97%     42.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     42.23% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt          103021547      2.03%     44.26% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult          32361971      0.64%     44.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     44.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv           31454400      0.62%     45.52% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc          32259607      0.64%     46.16% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     46.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     46.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     46.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     46.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     46.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     46.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     46.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     46.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     46.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     46.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     46.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     46.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     46.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     46.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     46.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     46.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     46.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     46.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     46.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     46.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     46.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     46.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     46.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     46.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     46.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     46.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     46.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     46.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     46.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     46.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     46.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     46.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     46.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     46.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     46.16% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     46.16% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead          1608176109     31.76%     77.91% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1063867      0.02%     77.94% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead     1051825566     20.77%     98.71% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      65507543      1.29%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total            5063984912                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses             1999041467                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads         3720990372                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses   1040825403                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes        1411183581                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                  621301862                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.122690                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu               28017823      4.51%      4.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      4.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      4.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                 2739      0.00%      4.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      4.51% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt               210397      0.03%      4.54% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult               60100      0.01%      4.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      4.55% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv            163470160     26.31%     30.86% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc               79788      0.01%     30.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     30.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     30.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     30.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     30.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     30.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     30.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     30.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     30.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     30.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     30.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     30.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     30.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     30.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     30.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     30.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     30.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     30.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     30.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     30.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     30.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     30.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     30.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     30.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     30.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     30.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     30.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     30.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     30.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     30.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     30.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     30.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     30.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     30.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     30.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     30.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     30.88% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead             314178941     50.57%     81.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   83      0.00%     81.45% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead        115281829     18.55%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               2      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses            3685250134                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads       22077874148                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses   2207384047                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes       2806936669                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                3639431186                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued               5063984912                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            1715695                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined      574644003                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued         18729441                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        217163                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    542389693                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples  15030863393                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.336906                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.071999                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0        13105664624     87.19%     87.19% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          734304745      4.89%     92.08% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          335565064      2.23%     94.31% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3          227553577      1.51%     95.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4          356734813      2.37%     98.20% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5          165496085      1.10%     99.30% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6           49012545      0.33%     99.62% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7           24861159      0.17%     99.79% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8           31670781      0.21%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total    15030863393                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.336832                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         39079543                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores        25018335                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           993850015                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           75957007                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads             1100013187                       # number of misc regfile reads
system.cpu1.misc_regfile_writes             587282531                       # number of misc regfile writes
system.cpu1.numCycles                     15034151498                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    13253434                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles            10945225903                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps           2596543670                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents             589304292                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               333769630                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents            2477340054                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents             21655525                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           5392060729                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts            3789869461                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands         3221239656                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                876325870                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents               9583454                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              38771174                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles           2836313480                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps               624695986                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups       1377774222                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups      4014286507                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        457336                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts             11796                       # count of serializing insts renamed
system.cpu1.rename.skidInsts               1464280085                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts         11814                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                 18480039104                       # The number of ROB reads
system.cpu1.rob.rob_writes                 7399390645                       # The number of ROB writes
system.cpu1.timesIdled                          34271                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued        810346204                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              3094056                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified           825474192                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull               1473                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              18442508                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests   1113106148                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests    2216373279                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests     25376890                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      9335366                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    496968498                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    423539542                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    993160645                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      432874908                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 7523754607500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp         1107852470                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     12719896                       # Transaction distribution
system.membus.trans_dist::WritebackClean         3538                       # Transaction distribution
system.membus.trans_dist::CleanEvict       1090561160                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           552185                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           5502                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4678524                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4668522                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq    1107852474                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port   3328894271                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total             3328894271                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  72015643264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             72015643264                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           423932                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples        1113088685                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0              1113088685    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total          1113088685                       # Request fanout histogram
system.membus.respLayer1.occupancy       5677609657631                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             75.5                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        2594681634095                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              34.5                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   7523754607500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 7523754607500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 7523754607500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 7523754607500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7523754607500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   7523754607500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 7523754607500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 7523754607500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 7523754607500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7523754607500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions               1542                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          771                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    3791497.405966                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   4520961.412592                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          771    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value         7000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     15690000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            771                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   7520831363000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   2923244500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 7523754607500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    114631464                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       114631464                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    114631464                       # number of overall hits
system.cpu0.icache.overall_hits::total      114631464                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       165526                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        165526                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       165526                       # number of overall misses
system.cpu0.icache.overall_misses::total       165526                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst  10639410499                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total  10639410499                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst  10639410499                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total  10639410499                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    114796990                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    114796990                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    114796990                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    114796990                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.001442                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.001442                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.001442                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.001442                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 64276.370474                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 64276.370474                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 64276.370474                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 64276.370474                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         1601                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               35                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    45.742857                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks       152535                       # number of writebacks
system.cpu0.icache.writebacks::total           152535                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        12991                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        12991                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        12991                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        12991                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst       152535                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total       152535                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst       152535                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total       152535                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   9792193999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   9792193999                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   9792193999                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   9792193999                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.001329                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.001329                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.001329                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.001329                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 64196.374596                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 64196.374596                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 64196.374596                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 64196.374596                       # average overall mshr miss latency
system.cpu0.icache.replacements                152535                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    114631464                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      114631464                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       165526                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       165526                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst  10639410499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total  10639410499                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    114796990                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    114796990                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.001442                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.001442                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 64276.370474                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 64276.370474                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        12991                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        12991                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst       152535                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total       152535                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   9792193999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   9792193999                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.001329                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.001329                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 64196.374596                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 64196.374596                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 7523754607500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          114784295                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs           152567                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs           752.353360                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        229746515                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       229746515                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 7523754607500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    459291989                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       459291989                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    459291989                       # number of overall hits
system.cpu0.dcache.overall_hits::total      459291989                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    503924413                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     503924413                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    503924413                       # number of overall misses
system.cpu0.dcache.overall_misses::total    503924413                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 44463194237204                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 44463194237204                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 44463194237204                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 44463194237204                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    963216402                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    963216402                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    963216402                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    963216402                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.523168                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.523168                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.523168                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.523168                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 88233.856289                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 88233.856289                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 88233.856289                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 88233.856289                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs  10667919686                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      3808898                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs        194375780                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          60378                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    54.882968                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    63.084203                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks    247741300                       # number of writebacks
system.cpu0.dcache.writebacks::total        247741300                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data    255960371                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total    255960371                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data    255960371                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total    255960371                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data    247964042                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total    247964042                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data    247964042                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total    247964042                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 25902296074502                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 25902296074502                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 25902296074502                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 25902296074502                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.257433                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.257433                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.257433                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.257433                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 104459.888077                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 104459.888077                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 104459.888077                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 104459.888077                       # average overall mshr miss latency
system.cpu0.dcache.replacements             247740980                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    417321025                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      417321025                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data    480040539                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total    480040539                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 42700055965500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 42700055965500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    897361564                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    897361564                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.534947                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.534947                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 88950.937466                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 88950.937466                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data    236303956                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total    236303956                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data    243736583                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total    243736583                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 25619976667500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 25619976667500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.271615                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.271615                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 105113.382456                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 105113.382456                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     41970964                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      41970964                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     23883874                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     23883874                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 1763138271704                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 1763138271704                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     65854838                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     65854838                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.362675                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.362675                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 73821.285094                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 73821.285094                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     19656415                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     19656415                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4227459                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4227459                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 282319407002                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 282319407002                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.064194                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.064194                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 66782.293336                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 66782.293336                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         5827                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         5827                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1874                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1874                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     82143000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     82143000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         7701                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         7701                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.243345                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.243345                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 43832.977588                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 43832.977588                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1774                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1774                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data          100                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total          100                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data      1010000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total      1010000                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.012985                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.012985                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data        10100                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total        10100                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         4529                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         4529                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         2294                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         2294                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data     10969500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total     10969500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         6823                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         6823                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.336216                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.336216                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4781.822145                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4781.822145                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         2292                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         2292                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      8678500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      8678500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.335923                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.335923                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3786.431065                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3786.431065                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_miss_latency::.cpu0.data        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_miss_latency::total        15500                       # number of StoreCondFailReq miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::.cpu0.data        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_mshr_miss_latency::total        14500                       # number of StoreCondFailReq MSHR miss cycles
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu0.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         5300                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           5300                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       494737                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       494737                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  13834325498                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  13834325498                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       500037                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       500037                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.989401                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.989401                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 27962.989423                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 27962.989423                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       494737                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       494737                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  13339588498                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  13339588498                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.989401                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.989401                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 26962.989423                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 26962.989423                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7523754607500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.981805                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          707903345                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs        248210543                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             2.852028                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.981805                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999431                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999431                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       2175672437                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      2175672437                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 7523754607500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst               55170                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            36395258                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               10686                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            36642166                       # number of demand (read+write) hits
system.l2.demand_hits::total                 73103280                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst              55170                       # number of overall hits
system.l2.overall_hits::.cpu0.data           36395258                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              10686                       # number of overall hits
system.l2.overall_hits::.cpu1.data           36642166                       # number of overall hits
system.l2.overall_hits::total                73103280                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             97366                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data         211333938                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             26009                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data         210497484                       # number of demand (read+write) misses
system.l2.demand_misses::total              421954797                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            97366                       # number of overall misses
system.l2.overall_misses::.cpu0.data        211333938                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            26009                       # number of overall misses
system.l2.overall_misses::.cpu1.data        210497484                       # number of overall misses
system.l2.overall_misses::total             421954797                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   8954152995                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 24998479733291                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   2370207498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 24947034386317                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     49956838480101                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   8954152995                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 24998479733291                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   2370207498                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 24947034386317                       # number of overall miss cycles
system.l2.overall_miss_latency::total    49956838480101                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst          152536                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data       247729196                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           36695                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data       247139650                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            495058077                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst         152536                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data      247729196                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          36695                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data      247139650                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           495058077                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.638315                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.853085                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.708789                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.851735                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.852334                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.638315                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.853085                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.708789                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.851735                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.852334                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 91963.857969                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 118288.997829                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 91130.281749                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 118514.644034                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 118393.815725                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 91963.857969                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 118288.997829                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 91130.281749                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 118514.644034                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 118393.815725                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs          146952800                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                   7809370                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      18.817497                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                 712061813                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks            12719881                       # number of writebacks
system.l2.writebacks::total                  12719881                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            392                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data       19403583                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            453                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data       18798772                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total            38203200                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           392                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data      19403583                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           453                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data      18798772                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total           38203200                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        96974                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data    191930355                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        25556                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data    191698712                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         383751597                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        96974                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data    191930355                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        25556                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data    191698712                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher    746540221                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total       1130291818                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   7954631499                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 21684745889139                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   2093994001                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 21676245906691                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 43371040421330                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   7954631499                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 21684745889139                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   2093994001                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 21676245906691                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 72701553898850                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 116072594320180                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.635745                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.774759                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.696444                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.775670                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.775165                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.635745                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.774759                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.696444                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.775670                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      2.283150                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 82028.497319                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 112982.367428                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 81937.470692                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 113074.551626                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 113018.527507                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 82028.497319                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 112982.367428                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 81937.470692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 113074.551626                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 97384.644328                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 102692.590065                       # average overall mshr miss latency
system.l2.replacements                     1516454855                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     17158265                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         17158265                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks           15                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total             15                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks     17158280                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     17158280                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks           15                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total           15                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks    453294207                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        453294207                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks         3538                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total           3538                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks    453297745                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    453297745                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000008                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000008                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks         3538                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total         3538                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000008                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000008                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher    746540221                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total      746540221                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 72701553898850                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 72701553898850                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 97384.644328                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 97384.644328                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data           23649                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data           24001                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                47650                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data         71333                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data         71417                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             142750                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    546230498                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    576897993                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total   1123128491                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data        94982                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data        95418                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           190400                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.751016                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.748465                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.749737                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  7657.472670                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  8077.880519                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7867.800287                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data         5321                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data         5758                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total           11079                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data        66012                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data        65659                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        131671                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data   1594692849                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data   1602746873                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   3197439722                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.694995                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.688120                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.691549                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 24157.620569                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 24410.162704                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 24283.553113                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            10                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            27                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                 37                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           54                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           77                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total              131                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data        54000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       506000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total       560000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           64                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          104                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            168                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.843750                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.740385                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.779762                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data         1000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data  6571.428571                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  4274.809160                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::.cpu1.data            6                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             7                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           53                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           71                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total          124                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data      1191500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data      1575000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total      2766500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.828125                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.682692                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.738095                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data 22481.132075                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 22183.098592                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 22310.483871                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1598209                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data          1632660                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3230869                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2689905                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2620609                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             5310514                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 261117463556                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 260448268669                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  521565732225                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      4288114                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      4253269                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8541383                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.627293                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.616140                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.621739                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 97073.117287                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 99384.634896                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 98213.794790                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       322962                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data       318756                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           641718                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2366943                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2301853                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4668796                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 216154241556                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 217076385176                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 433230626732                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.551978                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.541196                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.546609                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 91322.115301                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 94305.059956                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 92792.794273                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst         55170                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         10686                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total              65856                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        97366                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        26009                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           123375                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   8954152995                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   2370207498                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  11324360493                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst       152536                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        36695                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         189231                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.638315                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.708789                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.651981                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 91963.857969                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 91130.281749                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 91788.129629                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          392                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          453                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           845                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        96974                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        25556                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       122530                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   7954631499                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   2093994001                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  10048625500                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.635745                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.696444                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.647515                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 82028.497319                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 81937.470692                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 82009.511956                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     34797049                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data     35009506                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          69806555                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data    208644033                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data    207876875                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       416520908                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 24737362269735                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 24686586117648                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 49423948387383                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data    243441082                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data    242886381                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     486327463                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.857062                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.855861                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.856462                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 118562.519685                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 118755.807339                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 118658.985511                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data     19080621                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data     18480016                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total     37560637                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data    189563412                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data    189396859                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    378960271                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 21468591647583                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 21459169521515                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 42927761169098                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.778683                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.779776                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.779229                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 113252.823533                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 113302.668454                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 113277.735040                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 7523754607500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 7523754607500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                  1656137041                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                1516454919                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.092111                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      20.742636                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.003409                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data        8.013483                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.001093                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        8.010845                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    27.228534                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.324104                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000053                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.125211                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000017                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.125169                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.425446                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            39                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            25                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            8                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           21                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            4                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.609375                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.390625                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                9242224295                       # Number of tag accesses
system.l2.tags.data_accesses               9242224295                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 7523754607500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       6206336                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data   12314125184                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1635584                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data   12295946816                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher  46583429632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        71201343552                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      6206336                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1635584                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       7841920                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    814073344                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       814073344                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          96974                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data      192408206                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          25556                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data      192124169                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher    727866088                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total          1112520993                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks     12719896                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           12719896                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst           824899                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1636699471                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           217389                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1634283341                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   6191513687                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            9463538787                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst       824899                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       217389                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1042288                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      108200411                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            108200411                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      108200411                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst          824899                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1636699471                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          217389                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1634283341                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   6191513687                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           9571739198                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   8436958.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     96969.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples 190199975.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     25556.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples 189955125.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples 725885674.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.003210306750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       526678                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       526678                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState          1246095500                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            7975123                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                  1112520996                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   12723434                       # Number of write requests accepted
system.mem_ctrls.readBursts                1112520996                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 12723434                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                6357697                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               4286476                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0          56311190                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1          55154128                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2         116167726                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3          98617691                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4         104374958                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5          94974539                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6          76070878                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7          66605612                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          62950038                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          50978646                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         51720477                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         51289874                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         58776716                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13         66919647                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14         51117817                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15         44133362                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            507519                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            503965                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            463299                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            560034                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            541901                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            550348                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            507313                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            507242                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            626019                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            508774                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           622480                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           510610                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           507108                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           506936                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           506873                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           506543                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                      11.64                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.91                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 56088877757463                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               5530816495000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            76829439613713                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     50705.78                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                69455.78                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                893802217                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 7665780                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 80.80                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                90.86                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6            1112520996                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             12723434                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 5865570                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 9389187                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                14959494                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                22219454                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                30341078                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                38863628                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                47506304                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                57605406                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                68915459                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                87087081                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10              166259614                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11              283660547                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12              152778044                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13               46562966                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14               33756333                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15               21840267                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16               12894401                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                4843774                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                 692312                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                 122380                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   1622                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   3179                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 266762                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 380225                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 450145                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 493347                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 519207                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 535098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 543848                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 550112                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 555452                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 561599                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 554943                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 551963                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 550039                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 547445                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 547313                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 551529                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 124804                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  57606                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  31141                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  18177                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                  11327                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   7553                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   5214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   3797                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                   2845                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                   2231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                   1707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                   1366                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                   1098                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    902                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    719                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    596                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    497                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    412                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    344                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    279                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    194                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     66                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     19                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      4                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples    213132262                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    334.695522                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   263.817809                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   259.745192                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     10024731      4.70%      4.70% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255    116641098     54.73%     59.43% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383     15667696      7.35%     66.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511     29374233     13.78%     80.56% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639     12566815      5.90%     86.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767      4686470      2.20%     88.66% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895      5473694      2.57%     91.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023      3566077      1.67%     92.90% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151     15131448      7.10%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total    213132262                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       526678                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    2100.264917                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    463.959913                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   4223.600508                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-2047       374850     71.17%     71.17% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-4095        71034     13.49%     84.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-6143        36588      6.95%     91.61% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::6144-8191        14619      2.78%     94.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::8192-10239         9489      1.80%     96.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::10240-12287         6050      1.15%     97.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::12288-14335         3180      0.60%     97.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::14336-16383         1985      0.38%     98.31% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::16384-18431         1531      0.29%     98.60% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::18432-20479         1157      0.22%     98.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::20480-22527          705      0.13%     98.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::22528-24575          759      0.14%     99.10% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::24576-26623          786      0.15%     99.25% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::26624-28671          769      0.15%     99.40% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::28672-30719          732      0.14%     99.54% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::30720-32767          613      0.12%     99.65% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-34815          510      0.10%     99.75% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::34816-36863          409      0.08%     99.83% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::36864-38911          315      0.06%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::38912-40959          182      0.03%     99.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::40960-43007          148      0.03%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::43008-45055          106      0.02%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::45056-47103           76      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::47104-49151           47      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::49152-51199           23      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::51200-53247           11      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::53248-55295            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        526678                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       526678                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.019207                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.018030                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.204323                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           520937     98.91%     98.91% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2562      0.49%     99.40% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             2328      0.44%     99.84% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              601      0.11%     99.95% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              175      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               57      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22               16      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        526678                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            70794451136                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               406892608                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               539965696                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             71201343744                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            814299776                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      9409.46                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        71.77                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   9463.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    108.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        74.07                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    73.51                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.56                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  7523754678500                       # Total gap between requests
system.mem_ctrls.avgGap                       6686.33                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      6206016                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data  12172798400                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1635584                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data  12157128000                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher  46456683136                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    539965696                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 824856.248476469191                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1617915393.979707241058                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 217389.333560876636                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1615832604.093873023987                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 6174667511.044285774231                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 71768116.342037409544                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        96975                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data    192408206                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        25556                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data    192124169                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher    727866090                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks     12723434                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   3927260335                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 13640579991467                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst   1026597664                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 13643125183634                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 49540780580613                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 187877837648594                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     40497.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     70893.96                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     40170.51                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     71012.02                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     68063.04                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks  14766283.82                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    80.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         655402976760                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         348354939735                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        3126510159780                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        22421690460                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     593918641680.000122                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     3374240228430                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      47656313760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       8168504950605                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1085.695291                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  91839356220                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 251234620000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 7180680631280                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         866361402480                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         460481994555                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        4771495773660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        21619261620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     593918641680.000122                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     3390454534500                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      34002161280                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       10138333769775                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1347.509893                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  54074221889                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 251234620000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 7218445765611                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1828                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          915                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    7299798.907104                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   7939637.706557                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          915    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        10000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     56368500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            915                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   7517075291500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   6679316000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 7523754607500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst    113815536                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       113815536                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    113815536                       # number of overall hits
system.cpu1.icache.overall_hits::total      113815536                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        39836                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         39836                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        39836                       # number of overall misses
system.cpu1.icache.overall_misses::total        39836                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   2780832500                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   2780832500                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   2780832500                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   2780832500                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst    113855372                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    113855372                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    113855372                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    113855372                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000350                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000350                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000350                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000350                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 69807.021287                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 69807.021287                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 69807.021287                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 69807.021287                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           28                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           28                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        36695                       # number of writebacks
system.cpu1.icache.writebacks::total            36695                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         3141                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         3141                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         3141                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         3141                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        36695                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        36695                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        36695                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        36695                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   2545470000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   2545470000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   2545470000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   2545470000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000322                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000322                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000322                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000322                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 69368.306309                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 69368.306309                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 69368.306309                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 69368.306309                       # average overall mshr miss latency
system.cpu1.icache.replacements                 36695                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst    113815536                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      113815536                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        39836                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        39836                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   2780832500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   2780832500                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    113855372                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    113855372                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000350                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000350                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 69807.021287                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 69807.021287                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         3141                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         3141                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        36695                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        36695                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   2545470000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   2545470000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000322                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000322                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 69368.306309                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 69368.306309                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 7523754607500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          114898371                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            36727                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs          3128.444224                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           23                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            9                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        227747439                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       227747439                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 7523754607500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    458961686                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       458961686                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    458961686                       # number of overall hits
system.cpu1.dcache.overall_hits::total      458961686                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data    504597704                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total     504597704                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data    504597704                       # number of overall misses
system.cpu1.dcache.overall_misses::total    504597704                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 44489230325125                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 44489230325125                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 44489230325125                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 44489230325125                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    963559390                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    963559390                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    963559390                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    963559390                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.523681                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.523681                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.523681                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.523681                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 88167.722470                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 88167.722470                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 88167.722470                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 88167.722470                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs  10638083409                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      3749991                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs        193655287                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          59769                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    54.933091                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    62.741404                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks    247129507                       # number of writebacks
system.cpu1.dcache.writebacks::total        247129507                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data    257231905                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total    257231905                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data    257231905                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total    257231905                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data    247365799                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total    247365799                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data    247365799                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total    247365799                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 25851800251639                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 25851800251639                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 25851800251639                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 25851800251639                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.256721                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.256721                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.256721                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.256721                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 104508.385380                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 104508.385380                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 104508.385380                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 104508.385380                       # average overall mshr miss latency
system.cpu1.dcache.replacements             247129227                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    418185961                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      418185961                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data    479904311                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total    479904311                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 42700111426000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 42700111426000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    898090272                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    898090272                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.534361                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.534361                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 88976.303082                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 88976.303082                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data    236724981                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total    236724981                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data    243179330                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total    243179330                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 25570187077000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 25570187077000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.270774                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.270774                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 105149.508706                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 105149.508706                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     40775725                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      40775725                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data     24693393                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total     24693393                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 1789118899125                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 1789118899125                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     65469118                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     65469118                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.377176                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.377176                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 72453.344064                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 72453.344064                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data     20506924                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total     20506924                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      4186469                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      4186469                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 281613174639                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 281613174639                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.063946                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.063946                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 67267.469230                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 67267.469230                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         6775                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         6775                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data         1451                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total         1451                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     51822500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     51822500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         8226                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         8226                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.176392                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.176392                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 35715.024121                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 35715.024121                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data         1160                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total         1160                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data          291                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total          291                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data      4560500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total      4560500                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.035376                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.035376                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data 15671.821306                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total 15671.821306                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         3989                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         3989                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         3253                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         3253                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data     15887500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total     15887500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         7242                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         7242                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.449185                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.449185                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  4883.953274                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4883.953274                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         3253                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         3253                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data     12635500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total     12635500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.449185                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.449185                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  3884.260682                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3884.260682                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_miss_latency::.cpu1.data         6000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_miss_latency::total         6000                       # number of StoreCondFailReq miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_avg_miss_latency::total          inf                       # average StoreCondFailReq miss latency
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::.cpu1.data         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_mshr_miss_latency::total         5000                       # number of StoreCondFailReq MSHR miss cycles
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::.cpu1.data          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.StoreCondFailReq_avg_mshr_miss_latency::total          inf                       # average StoreCondFailReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         3673                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           3673                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       492225                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       492225                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  13842485000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  13842485000                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       495898                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       495898                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.992593                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.992593                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 28122.271319                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 28122.271319                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       492225                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       492225                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  13350260000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  13350260000                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.992593                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.992593                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 27122.271319                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 27122.271319                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 7523754607500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.976533                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          706976335                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs        247611554                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             2.855183                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.976533                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.999267                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.999267                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.781250                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       2175753038                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      2175753038                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 7523754607500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         487100704                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     29878161                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    477900919                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict      1503735828                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq       1187453595                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             723                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          598955                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          5543                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         604498                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeFailReq            2                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeFailResp            2                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8911161                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8911161                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        189231                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    486911475                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       457606                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    744079765                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       110085                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    742277476                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total            1486924932                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     19524480                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side  31710110080                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      4696960                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side  31633220288                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            63367551808                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                      2705277749                       # Total snoops (count)
system.tol2bus.snoopTraffic                 875161344                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples       3200932174                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.146327                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.361592                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0             2741884111     85.66%     85.66% # Request fanout histogram
system.tol2bus.snoop_fanout::1              449712697     14.05%     99.71% # Request fanout histogram
system.tol2bus.snoop_fanout::2                9335366      0.29%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total         3200932174                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       992357772153                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             13.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      373028971834                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.0                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         229031541                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy      372130144364                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             4.9                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          55358866                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy          1085075                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
