# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../DS_ROM.srcs/sources_1/new/DS_ROM_Example.vhd" \

# Do not sort compile order
nosort
