// Seed: 819055867
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  inout wire id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  output wire id_2;
  input wire id_1;
  always @(-1 or posedge id_5) begin : LABEL_0
    assume (1'd0);
  end
endmodule
module module_1;
  logic [-1 : ""] id_1;
  module_0 modCall_1 (
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1
  );
  logic id_2;
  ;
  wire id_3;
  ;
  initial assume (-1'd0 == id_3);
endmodule
module module_2 (
    output tri1 id_0
    , id_7,
    output tri1 id_1,
    input wand id_2,
    output wor id_3,
    output wand id_4,
    output supply0 id_5
);
  logic [(  -1  !=?  1  ) : -1] id_8, id_9;
  module_0 modCall_1 (
      id_8,
      id_9,
      id_8,
      id_9,
      id_9,
      id_9
  );
  wire id_10;
  assign id_8 = id_2;
endmodule
