#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Fri Aug 16 11:49:43 2024
# Process ID: 17652
# Current directory: C:/INTERNSHIP_2/TRAINING/four_bit_ALU_unit/work1/ALU_design
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent8600 C:\INTERNSHIP_2\TRAINING\four_bit_ALU_unit\work1\ALU_design\ALU_design.xpr
# Log file: C:/INTERNSHIP_2/TRAINING/four_bit_ALU_unit/work1/ALU_design/vivado.log
# Journal file: C:/INTERNSHIP_2/TRAINING/four_bit_ALU_unit/work1/ALU_design\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/INTERNSHIP_2/TRAINING/four_bit_ALU_unit/work1/ALU_design/ALU_design.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/vivado2018/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 920.746 ; gain = 185.660
update_compile_order -fileset sources_1exit
INFO: [Common 17-206] Exiting Vivado at Fri Aug 16 11:50:42 2024...
rting synth_design
Using part: xc7vx485tffg1157-1
Top: alu
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 1003.980 ; gain = 72.473
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'alu' [C:/INTERNSHIP_2/TRAINING/four_bit_ALU_unit/work1/ALU_design/ALU_design.srcs/sources_1/new/alu.vhd:21]
WARNING: [Synth 8-3848] Net borrow_out in module/entity alu does not have driver. [C:/INTERNSHIP_2/TRAINING/four_bit_ALU_unit/work1/ALU_design/ALU_design.srcs/sources_1/new/alu.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'alu' (1#1) [C:/INTERNSHIP_2/TRAINING/four_bit_ALU_unit/work1/ALU_design/ALU_design.srcs/sources_1/new/alu.vhd:21]
WARNING: [Synth 8-3331] design alu has unconnected port borrow_out
Failed to compress file C:/INTERNSHIP_2/TRAINING/four_bit_ALU_unit/work1/ALU_design/.Xil/Vivado-17652-Sithu-laptop/elab.rtd.  Please check the path and rerun synthesis.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1047.816 ; gain = 116.309
---------------------------------------------------------------------------------
RTL Elaboration failed
2 Infos, 2 Warnings, 0 Critical Warnings and 1 Errors encountered.
synth_design failed
ERROR: [Vivado_Tcl 4-5] Elaboration failed - please see the console for details
reset_run impl_1
launch_runs impl_1 -jobs 4
[Fri Aug 16 11:51:38 2024] Launched impl_1...
Run output will be captured here: C:/INTERNSHIP_2/TRAINING/four_bit_ALU_unit/work1/ALU_design/ALU_design.runs/impl_1/runme.log
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7vx485tffg1157-1
Top: alu
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:09 . Memory (MB): peak = 1075.355 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'alu' [C:/INTERNSHIP_2/TRAINING/four_bit_ALU_unit/work1/ALU_design/ALU_design.srcs/sources_1/new/alu.vhd:21]
WARNING: [Synth 8-3848] Net borrow_out in module/entity alu does not have driver. [C:/INTERNSHIP_2/TRAINING/four_bit_ALU_unit/work1/ALU_design/ALU_design.srcs/sources_1/new/alu.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'alu' (1#1) [C:/INTERNSHIP_2/TRAINING/four_bit_ALU_unit/work1/ALU_design/ALU_design.srcs/sources_1/new/alu.vhd:21]
WARNING: [Synth 8-3331] design alu has unconnected port borrow_out
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1108.664 ; gain = 33.309
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1108.664 ; gain = 33.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 1108.664 ; gain = 33.309
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7vx485tffg1157-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:29 ; elapsed = 00:00:41 . Memory (MB): peak = 1642.906 ; gain = 567.551
6 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:42 . Memory (MB): peak = 1642.906 ; gain = 567.551
exit
INFO: [Common 17-206] Exiting Vivado at Fri Aug 16 13:45:46 2024...
