#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x262e820 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x267c710 .scope module, "tb" "tb" 3 144;
 .timescale -12 -12;
L_0x262c8e0 .functor NOT 1, L_0x26bc5e0, C4<0>, C4<0>, C4<0>;
L_0x262d880 .functor XOR 4, L_0x26bc080, L_0x26bc360, C4<0000>, C4<0000>;
L_0x265b1a0 .functor XOR 4, L_0x262d880, L_0x26bc4a0, C4<0000>, C4<0000>;
v0x26a9810_0 .net *"_ivl_10", 3 0, L_0x26bc4a0;  1 drivers
v0x26a9910_0 .net *"_ivl_12", 3 0, L_0x265b1a0;  1 drivers
v0x26a99f0_0 .net *"_ivl_2", 3 0, L_0x26bbfe0;  1 drivers
v0x26a9ab0_0 .net *"_ivl_4", 3 0, L_0x26bc080;  1 drivers
v0x26a9b90_0 .net *"_ivl_6", 3 0, L_0x26bc360;  1 drivers
v0x26a9cc0_0 .net *"_ivl_8", 3 0, L_0x262d880;  1 drivers
v0x26a9da0_0 .net "aaah_dut", 0 0, v0x26a86c0_0;  1 drivers
v0x26a9e40_0 .net "aaah_ref", 0 0, L_0x262cd80;  1 drivers
v0x26a9ee0_0 .net "areset", 0 0, L_0x262cb20;  1 drivers
v0x26aa010_0 .net "bump_left", 0 0, v0x26a79c0_0;  1 drivers
v0x26aa0b0_0 .net "bump_right", 0 0, v0x26a7a60_0;  1 drivers
v0x26aa150_0 .var "clk", 0 0;
v0x26aa1f0_0 .net "dig", 0 0, v0x26a7c90_0;  1 drivers
v0x26aa290_0 .net "digging_dut", 0 0, v0x26a8cc0_0;  1 drivers
v0x26aa330_0 .net "digging_ref", 0 0, L_0x262d380;  1 drivers
v0x26aa3d0_0 .net "ground", 0 0, v0x26a7d60_0;  1 drivers
v0x26aa470_0 .var/2u "stats1", 351 0;
v0x26aa620_0 .var/2u "strobe", 0 0;
v0x26aa6c0_0 .net "tb_match", 0 0, L_0x26bc5e0;  1 drivers
v0x26aa760_0 .net "tb_mismatch", 0 0, L_0x262c8e0;  1 drivers
v0x26aa800_0 .net "walk_left_dut", 0 0, v0x26a9290_0;  1 drivers
v0x26aa8a0_0 .net "walk_left_ref", 0 0, L_0x26baed0;  1 drivers
v0x26aa970_0 .net "walk_right_dut", 0 0, v0x26a9350_0;  1 drivers
v0x26aaa40_0 .net "walk_right_ref", 0 0, L_0x26bb1f0;  1 drivers
v0x26aab10_0 .net "wavedrom_enable", 0 0, v0x26a7f70_0;  1 drivers
v0x26aabe0_0 .net "wavedrom_title", 511 0, v0x26a8010_0;  1 drivers
L_0x26bbfe0 .concat [ 1 1 1 1], L_0x262d380, L_0x262cd80, L_0x26bb1f0, L_0x26baed0;
L_0x26bc080 .concat [ 1 1 1 1], L_0x262d380, L_0x262cd80, L_0x26bb1f0, L_0x26baed0;
L_0x26bc360 .concat [ 1 1 1 1], v0x26a8cc0_0, v0x26a86c0_0, v0x26a9350_0, v0x26a9290_0;
L_0x26bc4a0 .concat [ 1 1 1 1], L_0x262d380, L_0x262cd80, L_0x26bb1f0, L_0x26baed0;
L_0x26bc5e0 .cmp/eeq 4, L_0x26bbfe0, L_0x265b1a0;
S_0x2679700 .scope module, "good1" "reference_module" 3 203, 3 4 0, S_0x267c710;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "bump_left";
    .port_info 3 /INPUT 1 "bump_right";
    .port_info 4 /INPUT 1 "ground";
    .port_info 5 /INPUT 1 "dig";
    .port_info 6 /OUTPUT 1 "walk_left";
    .port_info 7 /OUTPUT 1 "walk_right";
    .port_info 8 /OUTPUT 1 "aaah";
    .port_info 9 /OUTPUT 1 "digging";
P_0x2679d30 .param/l "DIGL" 0 3 16, +C4<00000000000000000000000000000100>;
P_0x2679d70 .param/l "DIGR" 0 3 16, +C4<00000000000000000000000000000101>;
P_0x2679db0 .param/l "FALLL" 0 3 16, +C4<00000000000000000000000000000010>;
P_0x2679df0 .param/l "FALLR" 0 3 16, +C4<00000000000000000000000000000011>;
P_0x2679e30 .param/l "WL" 0 3 16, +C4<00000000000000000000000000000000>;
P_0x2679e70 .param/l "WR" 0 3 16, +C4<00000000000000000000000000000001>;
L_0x262cd80 .functor OR 1, L_0x26bb4a0, L_0x26bb7e0, C4<0>, C4<0>;
L_0x262d380 .functor OR 1, L_0x26bbb00, L_0x26bbd40, C4<0>, C4<0>;
v0x2630b10_0 .net *"_ivl_0", 31 0, L_0x26bad20;  1 drivers
L_0x7f8e7cb900f0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x2630d40_0 .net *"_ivl_11", 28 0, L_0x7f8e7cb900f0;  1 drivers
L_0x7f8e7cb90138 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x262c950_0 .net/2u *"_ivl_12", 31 0, L_0x7f8e7cb90138;  1 drivers
v0x262cb90_0 .net *"_ivl_16", 31 0, L_0x26bb3b0;  1 drivers
L_0x7f8e7cb90180 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x262cdf0_0 .net *"_ivl_19", 28 0, L_0x7f8e7cb90180;  1 drivers
L_0x7f8e7cb901c8 .functor BUFT 1, C4<00000000000000000000000000000010>, C4<0>, C4<0>, C4<0>;
v0x262d4d0_0 .net/2u *"_ivl_20", 31 0, L_0x7f8e7cb901c8;  1 drivers
v0x262d990_0 .net *"_ivl_22", 0 0, L_0x26bb4a0;  1 drivers
v0x26a5090_0 .net *"_ivl_24", 31 0, L_0x26bb620;  1 drivers
L_0x7f8e7cb90210 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x26a5170_0 .net *"_ivl_27", 28 0, L_0x7f8e7cb90210;  1 drivers
L_0x7f8e7cb90258 .functor BUFT 1, C4<00000000000000000000000000000011>, C4<0>, C4<0>, C4<0>;
v0x26a5250_0 .net/2u *"_ivl_28", 31 0, L_0x7f8e7cb90258;  1 drivers
L_0x7f8e7cb90060 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x26a5330_0 .net *"_ivl_3", 28 0, L_0x7f8e7cb90060;  1 drivers
v0x26a5410_0 .net *"_ivl_30", 0 0, L_0x26bb7e0;  1 drivers
v0x26a54d0_0 .net *"_ivl_34", 31 0, L_0x26bba10;  1 drivers
L_0x7f8e7cb902a0 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x26a55b0_0 .net *"_ivl_37", 28 0, L_0x7f8e7cb902a0;  1 drivers
L_0x7f8e7cb902e8 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v0x26a5690_0 .net/2u *"_ivl_38", 31 0, L_0x7f8e7cb902e8;  1 drivers
L_0x7f8e7cb900a8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x26a5770_0 .net/2u *"_ivl_4", 31 0, L_0x7f8e7cb900a8;  1 drivers
v0x26a5850_0 .net *"_ivl_40", 0 0, L_0x26bbb00;  1 drivers
v0x26a5910_0 .net *"_ivl_42", 31 0, L_0x26bbca0;  1 drivers
L_0x7f8e7cb90330 .functor BUFT 1, C4<00000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x26a59f0_0 .net *"_ivl_45", 28 0, L_0x7f8e7cb90330;  1 drivers
L_0x7f8e7cb90378 .functor BUFT 1, C4<00000000000000000000000000000101>, C4<0>, C4<0>, C4<0>;
v0x26a5ad0_0 .net/2u *"_ivl_46", 31 0, L_0x7f8e7cb90378;  1 drivers
v0x26a5bb0_0 .net *"_ivl_48", 0 0, L_0x26bbd40;  1 drivers
v0x26a5c70_0 .net *"_ivl_8", 31 0, L_0x26bb060;  1 drivers
v0x26a5d50_0 .net "aaah", 0 0, L_0x262cd80;  alias, 1 drivers
v0x26a5e10_0 .net "areset", 0 0, L_0x262cb20;  alias, 1 drivers
v0x26a5ed0_0 .net "bump_left", 0 0, v0x26a79c0_0;  alias, 1 drivers
v0x26a5f90_0 .net "bump_right", 0 0, v0x26a7a60_0;  alias, 1 drivers
v0x26a6050_0 .net "clk", 0 0, v0x26aa150_0;  1 drivers
v0x26a6110_0 .net "dig", 0 0, v0x26a7c90_0;  alias, 1 drivers
v0x26a61d0_0 .net "digging", 0 0, L_0x262d380;  alias, 1 drivers
v0x26a6290_0 .net "ground", 0 0, v0x26a7d60_0;  alias, 1 drivers
v0x26a6350_0 .var "next", 2 0;
v0x26a6430_0 .var "state", 2 0;
v0x26a6510_0 .net "walk_left", 0 0, L_0x26baed0;  alias, 1 drivers
v0x26a67e0_0 .net "walk_right", 0 0, L_0x26bb1f0;  alias, 1 drivers
E_0x264aee0 .event posedge, v0x26a5e10_0, v0x26a6050_0;
E_0x2649b20/0 .event anyedge, v0x26a6430_0, v0x26a6290_0, v0x26a6110_0, v0x26a5ed0_0;
E_0x2649b20/1 .event anyedge, v0x26a5f90_0;
E_0x2649b20 .event/or E_0x2649b20/0, E_0x2649b20/1;
L_0x26bad20 .concat [ 3 29 0 0], v0x26a6430_0, L_0x7f8e7cb90060;
L_0x26baed0 .cmp/eq 32, L_0x26bad20, L_0x7f8e7cb900a8;
L_0x26bb060 .concat [ 3 29 0 0], v0x26a6430_0, L_0x7f8e7cb900f0;
L_0x26bb1f0 .cmp/eq 32, L_0x26bb060, L_0x7f8e7cb90138;
L_0x26bb3b0 .concat [ 3 29 0 0], v0x26a6430_0, L_0x7f8e7cb90180;
L_0x26bb4a0 .cmp/eq 32, L_0x26bb3b0, L_0x7f8e7cb901c8;
L_0x26bb620 .concat [ 3 29 0 0], v0x26a6430_0, L_0x7f8e7cb90210;
L_0x26bb7e0 .cmp/eq 32, L_0x26bb620, L_0x7f8e7cb90258;
L_0x26bba10 .concat [ 3 29 0 0], v0x26a6430_0, L_0x7f8e7cb902a0;
L_0x26bbb00 .cmp/eq 32, L_0x26bba10, L_0x7f8e7cb902e8;
L_0x26bbca0 .concat [ 3 29 0 0], v0x26a6430_0, L_0x7f8e7cb90330;
L_0x26bbd40 .cmp/eq 32, L_0x26bbca0, L_0x7f8e7cb90378;
S_0x26a69e0 .scope module, "stim1" "stimulus_gen" 3 195, 3 51 0, S_0x267c710;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "areset";
    .port_info 2 /OUTPUT 1 "bump_left";
    .port_info 3 /OUTPUT 1 "bump_right";
    .port_info 4 /OUTPUT 1 "dig";
    .port_info 5 /OUTPUT 1 "ground";
    .port_info 6 /OUTPUT 512 "wavedrom_title";
    .port_info 7 /OUTPUT 1 "wavedrom_enable";
    .port_info 8 /INPUT 1 "tb_match";
L_0x262cb20 .functor BUFZ 1, v0x26a7e30_0, C4<0>, C4<0>, C4<0>;
v0x26a7900_0 .net "areset", 0 0, L_0x262cb20;  alias, 1 drivers
v0x26a79c0_0 .var "bump_left", 0 0;
v0x26a7a60_0 .var "bump_right", 0 0;
v0x26a7b00_0 .net "clk", 0 0, v0x26aa150_0;  alias, 1 drivers
L_0x7f8e7cb90018 .functor BUFT 1, C4<00100010001100101010001000000000000000110010001000100010>, C4<0>, C4<0>, C4<0>;
v0x26a7ba0_0 .net "d", 55 0, L_0x7f8e7cb90018;  1 drivers
v0x26a7c90_0 .var "dig", 0 0;
v0x26a7d60_0 .var "ground", 0 0;
v0x26a7e30_0 .var "reset", 0 0;
v0x26a7ed0_0 .net "tb_match", 0 0, L_0x26bc5e0;  alias, 1 drivers
v0x26a7f70_0 .var "wavedrom_enable", 0 0;
v0x26a8010_0 .var "wavedrom_title", 511 0;
E_0x2649d70/0 .event negedge, v0x26a6050_0;
E_0x2649d70/1 .event posedge, v0x26a6050_0;
E_0x2649d70 .event/or E_0x2649d70/0, E_0x2649d70/1;
S_0x26a6c00 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 129, 3 129 0, S_0x26a69e0;
 .timescale -12 -12;
v0x26a6e40_0 .var/2s "i", 31 0;
E_0x26209f0 .event posedge, v0x26a6050_0;
S_0x26a6f40 .scope task, "reset_test" "reset_test" 3 65, 3 65 0, S_0x26a69e0;
 .timescale -12 -12;
v0x26a7160_0 .var/2u "arfail", 0 0;
v0x26a7240_0 .var "async", 0 0;
v0x26a7300_0 .var/2u "datafail", 0 0;
v0x26a73a0_0 .var/2u "srfail", 0 0;
E_0x2688b40 .event negedge, v0x26a6050_0;
TD_tb.stim1.reset_test ;
    %wait E_0x26209f0;
    %wait E_0x26209f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26a7e30_0, 0;
    %pushi/vec4 3, 0, 32;
T_0.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_0.1, 5;
    %jmp/1 T_0.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x26209f0;
    %jmp T_0.0;
T_0.1 ;
    %pop/vec4 1;
    %wait E_0x2688b40;
    %load/vec4 v0x26a7ed0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x26a7300_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26a7e30_0, 0;
    %wait E_0x26209f0;
    %load/vec4 v0x26a7ed0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x26a7160_0, 0, 1;
    %wait E_0x26209f0;
    %load/vec4 v0x26a7ed0_0;
    %nor/r;
    %cast2;
    %store/vec4 v0x26a73a0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26a7e30_0, 0;
    %load/vec4 v0x26a73a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %vpi_call/w 3 79 "$display", "Hint: Your reset doesn't seem to be working." {0 0 0};
    %jmp T_0.3;
T_0.2 ;
    %load/vec4 v0x26a7160_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_0.6, 9;
    %load/vec4 v0x26a7240_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/1 T_0.7, 9;
    %load/vec4 v0x26a7300_0;
    %nor/r;
    %or;
T_0.7;
    %and;
T_0.6;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0x26a7240_0;
    %flag_set/vec4 8;
    %jmp/0 T_0.8, 8;
    %pushi/vec4 1634957678, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/1 T_0.9, 8;
T_0.8 ; End of true expr.
    %pushi/vec4 7567726, 0, 32; draw_string_vec4
    %pushi/vec4 1667789423, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %pushi/vec4 1852798323, 0, 32; draw_string_vec4
    %concat/vec4; draw_string_vec4
    %jmp/0 T_0.9, 8;
 ; End of false expr.
    %blend;
T_0.9;
    %vpi_call/w 3 81 "$display", "Hint: Your reset should be %0s, but doesn't appear to be.", S<0,vec4,u96> {1 0 0};
T_0.4 ;
T_0.3 ;
    %end;
S_0x26a7460 .scope task, "wavedrom_start" "wavedrom_start" 3 92, 3 92 0, S_0x26a69e0;
 .timescale -12 -12;
v0x26a7640_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x26a7720 .scope task, "wavedrom_stop" "wavedrom_stop" 3 95, 3 95 0, S_0x26a69e0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x26a81b0 .scope module, "top_module1" "top_module" 3 215, 4 1 0, S_0x267c710;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "areset";
    .port_info 2 /INPUT 1 "bump_left";
    .port_info 3 /INPUT 1 "bump_right";
    .port_info 4 /INPUT 1 "ground";
    .port_info 5 /INPUT 1 "dig";
    .port_info 6 /OUTPUT 1 "walk_left";
    .port_info 7 /OUTPUT 1 "walk_right";
    .port_info 8 /OUTPUT 1 "aaah";
    .port_info 9 /OUTPUT 1 "digging";
P_0x267ce70 .param/l "FALL" 0 4 23, C4<11>;
P_0x267ceb0 .param/l "IDLE" 0 4 20, C4<00>;
P_0x267cef0 .param/l "WALK_LEFT" 0 4 21, C4<01>;
P_0x267cf30 .param/l "WALK_RIGHT" 0 4 22, C4<10>;
v0x26a86c0_0 .var "aaah", 0 0;
v0x26a87a0_0 .net "areset", 0 0, L_0x262cb20;  alias, 1 drivers
v0x26a88b0_0 .net "bump_left", 0 0, v0x26a79c0_0;  alias, 1 drivers
v0x26a89a0_0 .net "bump_right", 0 0, v0x26a7a60_0;  alias, 1 drivers
v0x26a8a90_0 .net "clk", 0 0, v0x26aa150_0;  alias, 1 drivers
v0x26a8bd0_0 .net "dig", 0 0, v0x26a7c90_0;  alias, 1 drivers
v0x26a8cc0_0 .var "digging", 0 0;
v0x26a8d60_0 .var "fall", 0 0;
v0x26a8e00_0 .net "ground", 0 0, v0x26a7d60_0;  alias, 1 drivers
v0x26a8f30_0 .var "next_prev_state", 1 0;
v0x26a9010_0 .var "next_state", 1 0;
v0x26a90f0_0 .var "prev_state", 0 0;
v0x26a91b0_0 .var "state", 1 0;
v0x26a9290_0 .var "walk_left", 0 0;
v0x26a9350_0 .var "walk_right", 0 0;
E_0x2688e60/0 .event anyedge, v0x26a8d60_0, v0x26a6110_0, v0x26a6290_0, v0x26a5f90_0;
E_0x2688e60/1 .event anyedge, v0x26a5ed0_0, v0x26a90f0_0, v0x26a91b0_0;
E_0x2688e60 .event/or E_0x2688e60/0, E_0x2688e60/1;
S_0x26a95b0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 229, 3 229 0, S_0x267c710;
 .timescale -12 -12;
E_0x26a9790 .event anyedge, v0x26aa620_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_3.10 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.11, 5;
    %jmp/1 T_3.11, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x26aa620_0;
    %nor/r;
    %assign/vec4 v0x26aa620_0, 0;
    %wait E_0x26a9790;
    %jmp T_3.10;
T_3.11 ;
    %pop/vec4 1;
    %end;
    .scope S_0x26a69e0;
T_4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26a7e30_0, 0;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x26a7c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26a7d60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26a7a60_0, 0;
    %assign/vec4 v0x26a79c0_0, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x26a7240_0, 0, 1;
    %fork TD_tb.stim1.reset_test, S_0x26a6f40;
    %join;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26a7e30_0, 0;
    %wait E_0x26209f0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26a7e30_0, 0;
    %wait E_0x2688b40;
    %fork t_1, S_0x26a6c00;
    %jmp t_0;
    .scope S_0x26a6c00;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x26a6e40_0, 0, 32;
T_4.0 ; Top of for-loop 
    %load/vec4 v0x26a6e40_0;
    %cmpi/s 14, 0, 32;
    %jmp/0xz T_4.1, 5;
    %wait E_0x26209f0;
    %load/vec4 v0x26a7ba0_0;
    %pushi/vec4 52, 0, 35;
    %load/vec4 v0x26a6e40_0;
    %pad/s 34;
    %muli 4, 0, 34;
    %pad/s 35;
    %sub;
    %part/s 4;
    %split/vec4 1;
    %assign/vec4 v0x26a7c90_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26a7d60_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26a7a60_0, 0;
    %assign/vec4 v0x26a79c0_0, 0;
T_4.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x26a6e40_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x26a6e40_0, 0, 32;
    %jmp T_4.0;
T_4.1 ; for-loop exit label
    %end;
    .scope S_0x26a69e0;
t_0 %join;
    %fork TD_tb.stim1.wavedrom_stop, S_0x26a7720;
    %join;
    %pushi/vec4 400, 0, 32;
T_4.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_4.4, 5;
    %jmp/1 T_4.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x2649d70;
    %vpi_func 3 134 "$random" 32 {0 0 0};
    %vpi_func 3 134 "$random" 32 {0 0 0};
    %and;
    %pad/s 3;
    %split/vec4 1;
    %assign/vec4 v0x26a79c0_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x26a7a60_0, 0;
    %assign/vec4 v0x26a7c90_0, 0;
    %vpi_func 3 135 "$random" 32 {0 0 0};
    %pushi/vec4 7, 0, 32;
    %and;
    %or/r;
    %assign/vec4 v0x26a7d60_0, 0;
    %vpi_func 3 136 "$random" 32 {0 0 0};
    %pushi/vec4 31, 0, 32;
    %and;
    %nor/r;
    %assign/vec4 v0x26a7e30_0, 0;
    %jmp T_4.3;
T_4.4 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 139 "$finish" {0 0 0};
    %end;
    .thread T_4;
    .scope S_0x2679700;
T_5 ;
Ewait_0 .event/or E_0x2649b20, E_0x0;
    %wait Ewait_0;
    %load/vec4 v0x26a6430_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %jmp T_5.6;
T_5.0 ;
    %load/vec4 v0x26a6290_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.7, 8;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x26a6350_0, 0, 3;
    %jmp T_5.8;
T_5.7 ;
    %load/vec4 v0x26a6110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.9, 8;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x26a6350_0, 0, 3;
    %jmp T_5.10;
T_5.9 ;
    %load/vec4 v0x26a5ed0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.11, 8;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x26a6350_0, 0, 3;
    %jmp T_5.12;
T_5.11 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x26a6350_0, 0, 3;
T_5.12 ;
T_5.10 ;
T_5.8 ;
    %jmp T_5.6;
T_5.1 ;
    %load/vec4 v0x26a6290_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.13, 8;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x26a6350_0, 0, 3;
    %jmp T_5.14;
T_5.13 ;
    %load/vec4 v0x26a6110_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.15, 8;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x26a6350_0, 0, 3;
    %jmp T_5.16;
T_5.15 ;
    %load/vec4 v0x26a5f90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.17, 8;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x26a6350_0, 0, 3;
    %jmp T_5.18;
T_5.17 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x26a6350_0, 0, 3;
T_5.18 ;
T_5.16 ;
T_5.14 ;
    %jmp T_5.6;
T_5.2 ;
    %load/vec4 v0x26a6290_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.19, 8;
    %pushi/vec4 0, 0, 32;
    %jmp/1 T_5.20, 8;
T_5.19 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_5.20, 8;
 ; End of false expr.
    %blend;
T_5.20;
    %pad/s 3;
    %store/vec4 v0x26a6350_0, 0, 3;
    %jmp T_5.6;
T_5.3 ;
    %load/vec4 v0x26a6290_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.21, 8;
    %pushi/vec4 1, 0, 32;
    %jmp/1 T_5.22, 8;
T_5.21 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_5.22, 8;
 ; End of false expr.
    %blend;
T_5.22;
    %pad/s 3;
    %store/vec4 v0x26a6350_0, 0, 3;
    %jmp T_5.6;
T_5.4 ;
    %load/vec4 v0x26a6290_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.23, 8;
    %pushi/vec4 4, 0, 32;
    %jmp/1 T_5.24, 8;
T_5.23 ; End of true expr.
    %pushi/vec4 2, 0, 32;
    %jmp/0 T_5.24, 8;
 ; End of false expr.
    %blend;
T_5.24;
    %pad/s 3;
    %store/vec4 v0x26a6350_0, 0, 3;
    %jmp T_5.6;
T_5.5 ;
    %load/vec4 v0x26a6290_0;
    %flag_set/vec4 8;
    %jmp/0 T_5.25, 8;
    %pushi/vec4 5, 0, 32;
    %jmp/1 T_5.26, 8;
T_5.25 ; End of true expr.
    %pushi/vec4 3, 0, 32;
    %jmp/0 T_5.26, 8;
 ; End of false expr.
    %blend;
T_5.26;
    %pad/s 3;
    %store/vec4 v0x26a6350_0, 0, 3;
    %jmp T_5.6;
T_5.6 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x2679700;
T_6 ;
    %wait E_0x264aee0;
    %load/vec4 v0x26a5e10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v0x26a6430_0, 0;
    %jmp T_6.1;
T_6.0 ;
    %load/vec4 v0x26a6350_0;
    %assign/vec4 v0x26a6430_0, 0;
T_6.1 ;
    %jmp T_6;
    .thread T_6;
    .scope S_0x26a81b0;
T_7 ;
    %wait E_0x264aee0;
    %load/vec4 v0x26a87a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v0x26a91b0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26a9290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26a9350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26a86c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26a8cc0_0, 0;
    %load/vec4 v0x26a8e00_0;
    %assign/vec4 v0x26a8d60_0, 0;
    %jmp T_7.1;
T_7.0 ;
    %load/vec4 v0x26a9010_0;
    %assign/vec4 v0x26a91b0_0, 0;
    %load/vec4 v0x26a8f30_0;
    %pad/u 1;
    %assign/vec4 v0x26a90f0_0, 0;
T_7.1 ;
    %jmp T_7;
    .thread T_7;
    .scope S_0x26a81b0;
T_8 ;
    %wait E_0x2688e60;
    %load/vec4 v0x26a90f0_0;
    %pad/u 2;
    %store/vec4 v0x26a8f30_0, 0, 2;
    %load/vec4 v0x26a91b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_8.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_8.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_8.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_8.3, 6;
    %jmp T_8.4;
T_8.0 ;
    %load/vec4 v0x26a88b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.7, 9;
    %load/vec4 v0x26a89a0_0;
    %nor/r;
    %and;
T_8.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.5, 8;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x26a9010_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x26a8f30_0, 0, 2;
    %jmp T_8.6;
T_8.5 ;
    %load/vec4 v0x26a88b0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.10, 9;
    %load/vec4 v0x26a89a0_0;
    %and;
T_8.10;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.8, 8;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x26a9010_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x26a8f30_0, 0, 2;
    %jmp T_8.9;
T_8.8 ;
    %load/vec4 v0x26a88b0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.13, 9;
    %load/vec4 v0x26a89a0_0;
    %and;
T_8.13;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.11, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x26a9010_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x26a8f30_0, 0, 2;
    %jmp T_8.12;
T_8.11 ;
    %load/vec4 v0x26a8d60_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.16, 9;
    %load/vec4 v0x26a8e00_0;
    %nor/r;
    %and;
T_8.16;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.14, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x26a9010_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x26a8f30_0, 0, 2;
    %jmp T_8.15;
T_8.14 ;
    %load/vec4 v0x26a8d60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.19, 9;
    %load/vec4 v0x26a8e00_0;
    %and;
T_8.19;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.17, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x26a9010_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x26a8f30_0, 0, 2;
    %jmp T_8.18;
T_8.17 ;
    %load/vec4 v0x26a8e00_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_8.23, 10;
    %load/vec4 v0x26a8bd0_0;
    %and;
T_8.23;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.22, 9;
    %load/vec4 v0x26a8d60_0;
    %nor/r;
    %and;
T_8.22;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.20, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x26a9010_0, 0, 2;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x26a8f30_0, 0, 2;
T_8.20 ;
T_8.18 ;
T_8.15 ;
T_8.12 ;
T_8.9 ;
T_8.6 ;
    %jmp T_8.4;
T_8.1 ;
    %load/vec4 v0x26a89a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.24, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x26a9010_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x26a8f30_0, 0, 2;
    %jmp T_8.25;
T_8.24 ;
    %load/vec4 v0x26a8d60_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.28, 9;
    %load/vec4 v0x26a8e00_0;
    %nor/r;
    %and;
T_8.28;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.26, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x26a9010_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x26a8f30_0, 0, 2;
    %jmp T_8.27;
T_8.26 ;
    %load/vec4 v0x26a8d60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.31, 9;
    %load/vec4 v0x26a8e00_0;
    %and;
T_8.31;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.29, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26a86c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x26a9010_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x26a8f30_0, 0, 2;
    %jmp T_8.30;
T_8.29 ;
    %load/vec4 v0x26a8e00_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_8.35, 10;
    %load/vec4 v0x26a8bd0_0;
    %and;
T_8.35;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.34, 9;
    %load/vec4 v0x26a8d60_0;
    %nor/r;
    %and;
T_8.34;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.32, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x26a9010_0, 0, 2;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x26a8f30_0, 0, 2;
T_8.32 ;
T_8.30 ;
T_8.27 ;
T_8.25 ;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v0x26a88b0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.36, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x26a9010_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x26a8f30_0, 0, 2;
    %jmp T_8.37;
T_8.36 ;
    %load/vec4 v0x26a8d60_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.40, 9;
    %load/vec4 v0x26a8e00_0;
    %nor/r;
    %and;
T_8.40;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.38, 8;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x26a9010_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x26a8f30_0, 0, 2;
    %jmp T_8.39;
T_8.38 ;
    %load/vec4 v0x26a8d60_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.43, 9;
    %load/vec4 v0x26a8e00_0;
    %and;
T_8.43;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.41, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26a86c0_0, 0;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x26a9010_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x26a8f30_0, 0, 2;
    %jmp T_8.42;
T_8.41 ;
    %load/vec4 v0x26a8e00_0;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_8.47, 10;
    %load/vec4 v0x26a8bd0_0;
    %and;
T_8.47;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_8.46, 9;
    %load/vec4 v0x26a8d60_0;
    %nor/r;
    %and;
T_8.46;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.44, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x26a9010_0, 0, 2;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x26a8f30_0, 0, 2;
T_8.44 ;
T_8.42 ;
T_8.39 ;
T_8.37 ;
    %jmp T_8.4;
T_8.3 ;
    %load/vec4 v0x26a8e00_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.48, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x26a9010_0, 0, 2;
    %pushi/vec4 3, 0, 2;
    %store/vec4 v0x26a8f30_0, 0, 2;
T_8.48 ;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_0x26a81b0;
T_9 ;
    %wait E_0x264aee0;
    %load/vec4 v0x26a87a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26a9290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26a9350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26a86c0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26a8cc0_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v0x26a91b0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %jmp T_9.6;
T_9.2 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26a9290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26a9350_0, 0;
    %jmp T_9.6;
T_9.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26a9290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26a9350_0, 0;
    %jmp T_9.6;
T_9.4 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26a9290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26a9350_0, 0;
    %jmp T_9.6;
T_9.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26a9290_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26a9350_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26a86c0_0, 0;
    %jmp T_9.6;
T_9.6 ;
    %pop/vec4 1;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x26a81b0;
T_10 ;
    %wait E_0x264aee0;
    %load/vec4 v0x26a87a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x26a8e00_0;
    %assign/vec4 v0x26a8d60_0, 0;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0x26a8e00_0;
    %assign/vec4 v0x26a8d60_0, 0;
T_10.1 ;
    %jmp T_10;
    .thread T_10;
    .scope S_0x26a81b0;
T_11 ;
    %wait E_0x264aee0;
    %load/vec4 v0x26a87a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26a8cc0_0, 0;
    %jmp T_11.1;
T_11.0 ;
    %load/vec4 v0x26a91b0_0;
    %cmpi/e 0, 0, 2;
    %flag_get/vec4 4;
    %jmp/0 T_11.6, 4;
    %load/vec4 v0x26a8bd0_0;
    %and;
T_11.6;
    %flag_set/vec4 10;
    %flag_get/vec4 10;
    %jmp/0 T_11.5, 10;
    %load/vec4 v0x26a8e00_0;
    %and;
T_11.5;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_11.4, 9;
    %load/vec4 v0x26a8d60_0;
    %nor/r;
    %and;
T_11.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x26a8cc0_0, 0;
    %jmp T_11.3;
T_11.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x26a8cc0_0, 0;
T_11.3 ;
T_11.1 ;
    %jmp T_11;
    .thread T_11;
    .scope S_0x267c710;
T_12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26aa150_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x26aa620_0, 0, 1;
    %end;
    .thread T_12, $init;
    .scope S_0x267c710;
T_13 ;
T_13.0 ;
    %delay 5, 0;
    %load/vec4 v0x26aa150_0;
    %inv;
    %store/vec4 v0x26aa150_0, 0, 1;
    %jmp T_13.0;
T_13.1 ;
    %end;
    .thread T_13;
    .scope S_0x267c710;
T_14 ;
    %vpi_call/w 3 187 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 188 "$dumpvars", 32'sb00000000000000000000000000000001, v0x26a7b00_0, v0x26aa760_0, v0x26aa150_0, v0x26a9ee0_0, v0x26aa010_0, v0x26aa0b0_0, v0x26aa3d0_0, v0x26aa1f0_0, v0x26aa8a0_0, v0x26aa800_0, v0x26aaa40_0, v0x26aa970_0, v0x26a9e40_0, v0x26a9da0_0, v0x26aa330_0, v0x26aa290_0 {0 0 0};
    %end;
    .thread T_14;
    .scope S_0x267c710;
T_15 ;
    %load/vec4 v0x26aa470_0;
    %parti/u 32, 256, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v0x26aa470_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x26aa470_0;
    %parti/u 32, 224, 32;
    %vpi_call/w 3 238 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "walk_left", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_15.1;
T_15.0 ;
    %vpi_call/w 3 239 "$display", "Hint: Output '%s' has no mismatches.", "walk_left" {0 0 0};
T_15.1 ;
    %load/vec4 v0x26aa470_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_15.2, 4;
    %load/vec4 v0x26aa470_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x26aa470_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 240 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "walk_right", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_15.3;
T_15.2 ;
    %vpi_call/w 3 241 "$display", "Hint: Output '%s' has no mismatches.", "walk_right" {0 0 0};
T_15.3 ;
    %load/vec4 v0x26aa470_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_15.4, 4;
    %load/vec4 v0x26aa470_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x26aa470_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 242 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "aaah", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_15.5;
T_15.4 ;
    %vpi_call/w 3 243 "$display", "Hint: Output '%s' has no mismatches.", "aaah" {0 0 0};
T_15.5 ;
    %load/vec4 v0x26aa470_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_15.6, 4;
    %load/vec4 v0x26aa470_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x26aa470_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 244 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "digging", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_15.7;
T_15.6 ;
    %vpi_call/w 3 245 "$display", "Hint: Output '%s' has no mismatches.", "digging" {0 0 0};
T_15.7 ;
    %load/vec4 v0x26aa470_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x26aa470_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 247 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 248 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x26aa470_0;
    %parti/u 32, 320, 32;
    %load/vec4 v0x26aa470_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 249 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_15, $final;
    .scope S_0x267c710;
T_16 ;
    %wait E_0x2649d70;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x26aa470_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26aa470_0, 4, 32;
    %load/vec4 v0x26aa6c0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %load/vec4 v0x26aa470_0;
    %parti/u 32, 320, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.2, 4;
    %vpi_func 3 260 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 288, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26aa470_0, 4, 32;
T_16.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x26aa470_0;
    %pushi/vec4 320, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 320, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26aa470_0, 4, 32;
T_16.0 ;
    %load/vec4 v0x26aa8a0_0;
    %load/vec4 v0x26aa8a0_0;
    %load/vec4 v0x26aa800_0;
    %xor;
    %load/vec4 v0x26aa8a0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_16.4, 6;
    %load/vec4 v0x26aa470_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.6, 4;
    %vpi_func 3 264 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26aa470_0, 4, 32;
T_16.6 ;
    %load/vec4 v0x26aa470_0;
    %parti/u 32, 256, 32;
    %addi 1, 0, 32;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26aa470_0, 4, 32;
T_16.4 ;
    %load/vec4 v0x26aaa40_0;
    %load/vec4 v0x26aaa40_0;
    %load/vec4 v0x26aa970_0;
    %xor;
    %load/vec4 v0x26aaa40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_16.8, 6;
    %load/vec4 v0x26aa470_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.10, 4;
    %vpi_func 3 267 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26aa470_0, 4, 32;
T_16.10 ;
    %load/vec4 v0x26aa470_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26aa470_0, 4, 32;
T_16.8 ;
    %load/vec4 v0x26a9e40_0;
    %load/vec4 v0x26a9e40_0;
    %load/vec4 v0x26a9da0_0;
    %xor;
    %load/vec4 v0x26a9e40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_16.12, 6;
    %load/vec4 v0x26aa470_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.14, 4;
    %vpi_func 3 270 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26aa470_0, 4, 32;
T_16.14 ;
    %load/vec4 v0x26aa470_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26aa470_0, 4, 32;
T_16.12 ;
    %load/vec4 v0x26aa330_0;
    %load/vec4 v0x26aa330_0;
    %load/vec4 v0x26aa290_0;
    %xor;
    %load/vec4 v0x26aa330_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_16.16, 6;
    %load/vec4 v0x26aa470_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_16.18, 4;
    %vpi_func 3 273 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26aa470_0, 4, 32;
T_16.18 ;
    %load/vec4 v0x26aa470_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x26aa470_0, 4, 32;
T_16.16 ;
    %jmp T_16;
    .thread T_16;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/lemmings3/lemmings3_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3.5_turbo_16k/lemmings3/iter7/response3/top_module.sv";
