/home/gshimabuko/Documents/Estudo/Digital_Electronics/vhdl/Topicos/Template/SevenSeg/src/sevseg.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/gshimabuko/Documents/Estudo/Digital_Electronics/vhdl/Topicos/Template/SevenSeg/src/sevseg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Loading package NUMERIC_STD
-- Loading package sevseg_pkg
-- Compiling entity sevseg
-- Compiling architecture behavioural of sevseg

} {} {}} /home/gshimabuko/Documents/Estudo/Digital_Electronics/vhdl/Topicos/Template/SevenSeg/src/sevseg_pkg.vhd {1 {vcom -work work -2002 -explicit -stats=none /home/gshimabuko/Documents/Estudo/Digital_Electronics/vhdl/Topicos/Template/SevenSeg/src/sevseg_pkg.vhd
Model Technology ModelSim - Intel FPGA Edition vcom 10.5b Compiler 2016.10 Oct  5 2016
-- Loading package STANDARD
-- Loading package TEXTIO
-- Loading package std_logic_1164
-- Compiling package sevseg_pkg
-- Compiling package body sevseg_pkg
-- Loading package sevseg_pkg

} {} {}}
