{
  "run__flow__generate_date": "2022-09-17 22:18",
  "run__flow__metrics_version": "Metrics_2.1.2",
  "run__flow__openroad_version": "b7631451350809842e4fb0c635c3f3ed7f6b270f",
  "run__flow__openroad_commit": "N/A",
  "run__flow__scripts_commit": "ed2ebe867f7b12a7dc1a9a579dffcbab06527233",
  "run__flow__uuid": "f251fe40-a807-41c7-b740-dcf2ebc75404",
  "run__flow__design": "halut_decoder",
  "run__flow__platform": "asap7",
  "run__flow__platform_commit": "N/A",
  "run__flow__variant": "base",
  "run__flow__platform__time_units": "1ps",
  "run__flow__platform__capacitance_units": "1fF",
  "run__flow__platform__resistance_units": "1kohm",
  "run__flow__platform__voltage_units": "1v",
  "run__flow__platform__current_units": "1mA",
  "run__flow__platform__power_units": "1pW",
  "run__flow__platform__distance_units": "1um",
  "floorplan__timing__setup__tns": -6644904.0,
  "floorplan__timing__setup__ws": -43114.1211,
  "floorplan__clock__skew__setup": 172.4412,
  "floorplan__clock__skew__hold": 70.8955,
  "floorplan__design__io": 71,
  "floorplan__design__instance__count": 29297,
  "floorplan__design__instance__area": 4139.1602,
  "floorplan__design__instance__count__stdcell": 29297,
  "floorplan__design__instance__area__stdcell": 4139.1602,
  "floorplan__design__instance__count__macros": 0,
  "floorplan__design__instance__area__macros": 0.0,
  "floorplan__design__instance__utilization": 0.3867,
  "floorplan__design__instance__utilization__stdcell": 0.3867,
  "globalplace__timing__setup__tns": -13352240.0,
  "globalplace__timing__setup__ws": -49867.3086,
  "globalplace__clock__skew__setup": 218.0842,
  "globalplace__clock__skew__hold": 76.8362,
  "globalplace__design__io": 71,
  "globalplace__design__instance__count": 30833,
  "globalplace__design__instance__area": 4183.9497,
  "globalplace__design__instance__count__stdcell": 30833,
  "globalplace__design__instance__area__stdcell": 4183.9497,
  "globalplace__design__instance__count__macros": 0,
  "globalplace__design__instance__area__macros": 0.0,
  "globalplace__design__instance__utilization": 0.3909,
  "globalplace__design__instance__utilization__stdcell": 0.3909,
  "placeopt__timing__setup__tns__pre_opt": -13352240.0,
  "placeopt__timing__setup__ws__pre_opt": -49867.3086,
  "placeopt__clock__skew__setup__pre_opt": 218.0842,
  "placeopt__clock__skew__hold__pre_opt": 76.8362,
  "placeopt__design__io__pre_opt": 71,
  "placeopt__design__instance__count__pre_opt": 30833,
  "placeopt__design__instance__area__pre_opt": 4183.9497,
  "placeopt__design__instance__count__stdcell__pre_opt": 30833,
  "placeopt__design__instance__area__stdcell__pre_opt": 4183.9497,
  "placeopt__design__instance__count__macros__pre_opt": 0,
  "placeopt__design__instance__area__macros__pre_opt": 0.0,
  "placeopt__design__instance__utilization__pre_opt": 0.3909,
  "placeopt__design__instance__utilization__stdcell__pre_opt": 0.3909,
  "placeopt__timing__setup__tns": -47468.5898,
  "placeopt__timing__setup__ws": -884.46,
  "placeopt__clock__skew__setup": 144.6368,
  "placeopt__clock__skew__hold": 76.8362,
  "placeopt__timing__drv__max_slew_limit": 0.0039,
  "placeopt__timing__drv__max_slew": 0,
  "placeopt__timing__drv__max_cap_limit": 0.3586,
  "placeopt__timing__drv__max_cap": 0,
  "placeopt__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "placeopt__timing__drv__max_fanout": 0,
  "placeopt__timing__drv__setup_violation_count": 1,
  "placeopt__timing__drv__hold_violation_count": 0,
  "placeopt__design__io": 71,
  "placeopt__design__instance__count": 31812,
  "placeopt__design__instance__area": 4556.7896,
  "placeopt__design__instance__count__stdcell": 31812,
  "placeopt__design__instance__area__stdcell": 4556.7896,
  "placeopt__design__instance__count__macros": 0,
  "placeopt__design__instance__area__macros": 0.0,
  "placeopt__design__instance__utilization": 0.4257,
  "placeopt__design__instance__utilization__stdcell": 0.4257,
  "detailedplace__design__instance__displacement__total": 8782.506,
  "detailedplace__design__instance__displacement__mean": 0.276,
  "detailedplace__design__instance__displacement__max": 5.922,
  "detailedplace__route__wirelength__estimated": 92262.592,
  "detailedplace__design__violations": 0,
  "detailedplace__timing__setup__tns": -47930.0312,
  "detailedplace__timing__setup__ws": -890.52,
  "detailedplace__clock__skew__setup": 143.5609,
  "detailedplace__clock__skew__hold": 76.3144,
  "detailedplace__timing__drv__max_slew_limit": -0.0541,
  "detailedplace__timing__drv__max_slew": 8,
  "detailedplace__timing__drv__max_cap_limit": 0.3419,
  "detailedplace__timing__drv__max_cap": 0,
  "detailedplace__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "detailedplace__timing__drv__max_fanout": 0,
  "detailedplace__timing__drv__setup_violation_count": 1,
  "detailedplace__timing__drv__hold_violation_count": 0,
  "detailedplace__design__io": 71,
  "detailedplace__design__instance__count": 31812,
  "detailedplace__design__instance__area": 4556.7896,
  "detailedplace__design__instance__count__stdcell": 31812,
  "detailedplace__design__instance__area__stdcell": 4556.7896,
  "detailedplace__design__instance__count__macros": 0,
  "detailedplace__design__instance__area__macros": 0.0,
  "detailedplace__design__instance__utilization": 0.4257,
  "detailedplace__design__instance__utilization__stdcell": 0.4257,
  "cts__timing__setup__tns__pre_repair": -48426.1719,
  "cts__timing__setup__ws__pre_repair": -900.35,
  "cts__clock__skew__setup__pre_repair": 256.1497,
  "cts__clock__skew__hold__pre_repair": 221.6469,
  "cts__timing__drv__max_slew_limit__pre_repair": -0.0541,
  "cts__timing__drv__max_slew__pre_repair": 8,
  "cts__timing__drv__max_cap_limit__pre_repair": 0.3419,
  "cts__timing__drv__max_cap__pre_repair": 0,
  "cts__timing__drv__max_fanout_limit__pre_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout__pre_repair": 0,
  "cts__timing__drv__setup_violation_count__pre_repair": 1,
  "cts__timing__drv__hold_violation_count__pre_repair": 2,
  "cts__design__io__pre_repair": 71,
  "cts__design__instance__count__pre_repair": 33456,
  "cts__design__instance__area__pre_repair": 4724.5762,
  "cts__design__instance__count__stdcell__pre_repair": 33456,
  "cts__design__instance__area__stdcell__pre_repair": 4724.5762,
  "cts__design__instance__count__macros__pre_repair": 0,
  "cts__design__instance__area__macros__pre_repair": 0.0,
  "cts__design__instance__utilization__pre_repair": 0.4414,
  "cts__design__instance__utilization__stdcell__pre_repair": 0.4414,
  "cts__timing__setup__tns__post_repair": -48426.1719,
  "cts__timing__setup__ws__post_repair": -900.35,
  "cts__clock__skew__setup__post_repair": 256.1497,
  "cts__clock__skew__hold__post_repair": 221.6469,
  "cts__timing__drv__max_slew_limit__post_repair": -0.0541,
  "cts__timing__drv__max_slew__post_repair": 8,
  "cts__timing__drv__max_cap_limit__post_repair": 0.3419,
  "cts__timing__drv__max_cap__post_repair": 0,
  "cts__timing__drv__max_fanout_limit__post_repair": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout__post_repair": 0,
  "cts__timing__drv__setup_violation_count__post_repair": 1,
  "cts__timing__drv__hold_violation_count__post_repair": 2,
  "cts__design__io__post_repair": 71,
  "cts__design__instance__count__post_repair": 33456,
  "cts__design__instance__area__post_repair": 4724.5762,
  "cts__design__instance__count__stdcell__post_repair": 33456,
  "cts__design__instance__area__stdcell__post_repair": 4724.5762,
  "cts__design__instance__count__macros__post_repair": 0,
  "cts__design__instance__area__macros__post_repair": 0.0,
  "cts__design__instance__utilization__post_repair": 0.4414,
  "cts__design__instance__utilization__stdcell__post_repair": 0.4414,
  "cts__design__instance__displacement__total": 489.306,
  "cts__design__instance__displacement__mean": 0.014,
  "cts__design__instance__displacement__max": 6.855,
  "cts__route__wirelength__estimated": 101387.771,
  "cts__design__instance__count__hold_buffer": 88.0,
  "cts__design__violations": 0,
  "cts__timing__setup__tns": -21240.3301,
  "cts__timing__setup__ws": -443.44,
  "cts__clock__skew__setup": 256.5515,
  "cts__clock__skew__hold": 221.9723,
  "cts__timing__drv__max_slew_limit": -0.0546,
  "cts__timing__drv__max_slew": 11,
  "cts__timing__drv__max_cap_limit": 0.7193,
  "cts__timing__drv__max_cap": 0,
  "cts__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "cts__timing__drv__max_fanout": 0,
  "cts__timing__drv__setup_violation_count": 1,
  "cts__timing__drv__hold_violation_count": 0,
  "cts__design__io": 71,
  "cts__design__instance__count": 33709,
  "cts__design__instance__area": 4749.8286,
  "cts__design__instance__count__stdcell": 33709,
  "cts__design__instance__area__stdcell": 4749.8286,
  "cts__design__instance__count__macros": 0,
  "cts__design__instance__area__macros": 0.0,
  "cts__design__instance__utilization": 0.4437,
  "cts__design__instance__utilization__stdcell": 0.4437,
  "globalroute__timing__setup__tns": -25196.3496,
  "globalroute__timing__setup__ws": -512.85,
  "globalroute__clock__skew__setup": 256.8394,
  "globalroute__clock__skew__hold": 227.0406,
  "globalroute__timing__drv__max_slew_limit": 0.0334,
  "globalroute__timing__drv__max_slew": 0,
  "globalroute__timing__drv__max_cap_limit": 0.7235,
  "globalroute__timing__drv__max_cap": 0,
  "globalroute__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "globalroute__timing__drv__max_fanout": 0,
  "globalroute__timing__drv__setup_violation_count": 1,
  "globalroute__timing__drv__hold_violation_count": 0,
  "globalroute__design__io": 71,
  "globalroute__design__instance__count": 33709,
  "globalroute__design__instance__area": 4749.8286,
  "globalroute__design__instance__count__stdcell": 33709,
  "globalroute__design__instance__area__stdcell": 4749.8286,
  "globalroute__design__instance__count__macros": 0,
  "globalroute__design__instance__area__macros": 0.0,
  "globalroute__design__instance__utilization": 0.4437,
  "globalroute__design__instance__utilization__stdcell": 0.4437,
  "detailedroute__route__net": 32211,
  "detailedroute__route__net__special": 2,
  "detailedroute__route__drc_errors__iter:1": 16161,
  "detailedroute__route__wirelength__iter:1": 134138,
  "detailedroute__route__drc_errors__iter:2": 8856,
  "detailedroute__route__wirelength__iter:2": 133434,
  "detailedroute__route__drc_errors__iter:3": 8799,
  "detailedroute__route__wirelength__iter:3": 133127,
  "detailedroute__route__drc_errors__iter:4": 28,
  "detailedroute__route__wirelength__iter:4": 133127,
  "detailedroute__route__drc_errors__iter:5": 9,
  "detailedroute__route__wirelength__iter:5": 133125,
  "detailedroute__route__drc_errors__iter:6": 2,
  "detailedroute__route__wirelength__iter:6": 133127,
  "detailedroute__route__drc_errors__iter:7": 0,
  "detailedroute__route__wirelength__iter:7": 133127,
  "detailedroute__route__drc_errors": 0,
  "detailedroute__route__wirelength": 133127,
  "detailedroute__route__vias": 262900,
  "detailedroute__route__vias__singlecut": 262900,
  "detailedroute__route__vias__multicut": 0,
  "finish__timing__setup__tns": -11340.5098,
  "finish__timing__setup__ws": -276.58,
  "finish__clock__skew__setup": 229.8681,
  "finish__clock__skew__hold": 200.9871,
  "finish__timing__drv__max_slew_limit": -0.0462,
  "finish__timing__drv__max_slew": 8,
  "finish__timing__drv__max_cap_limit": 0.6807,
  "finish__timing__drv__max_cap": 0,
  "finish__timing__drv__max_fanout_limit": 1.0000000150474662e+30,
  "finish__timing__drv__max_fanout": 0,
  "finish__timing__drv__setup_violation_count": 0.0,
  "finish__timing__drv__hold_violation_count": 1.0,
  "finish__design__io": 71,
  "finish__design__instance__count": 33709,
  "finish__design__instance__area": 4749.8286,
  "finish__design__instance__count__stdcell": 33709,
  "finish__design__instance__area__stdcell": 4749.8286,
  "finish__design__instance__count__macros": 0,
  "finish__design__instance__area__macros": 0.0,
  "finish__design__instance__utilization": 0.4437,
  "finish__design__instance__utilization__stdcell": 0.4437,
  "synth__design__instance__count__stdcell": 31244.0,
  "synth__design__instance__area__stdcell": 55.02492,
  "synth__runtime__total": "0:39.66",
  "synth__cpu__total": 38.69,
  "synth__mem__peak": 174752.0,
  "constraints__clocks__count": 1,
  "constraints__clocks__details": [
    "clk_i: 1500.0000"
  ],
  "floorplan__runtime__total": "0:01.46",
  "floorplan__cpu__total": 1.36,
  "floorplan__mem__peak": 220076.0,
  "placeopt__runtime__total": "0:17.61",
  "placeopt__cpu__total": 17.33,
  "placeopt__mem__peak": 365948.0,
  "detailedplace__runtime__total": "0:14.23",
  "detailedplace__cpu__total": 14.03,
  "detailedplace__mem__peak": 359896.0,
  "cts__design__instance__count__setup_buffer": 165.0,
  "globalroute__timing__clock__slack": -512.846,
  "finish__timing__wns_percent_delay": -14.490762,
  "finish__runtime__total": "0:47.66",
  "finish__cpu__total": 46.25,
  "finish__mem__peak": 1906536.0,
  "total_time": "0:02:00.620000"
}