// Seed: 1434440263
module module_0 (
    output supply0 id_0,
    output tri1 id_1
);
  wire id_4;
  always begin
    id_3 <= id_3;
  end
endmodule
module module_1 (
    output wor id_0
    , id_16,
    input wor id_1,
    input supply0 id_2,
    input wand id_3,
    input wand id_4,
    input tri0 id_5,
    input logic id_6,
    output tri0 id_7,
    input supply0 id_8,
    output tri id_9,
    input tri0 id_10,
    output supply0 id_11,
    output supply1 id_12,
    output supply0 id_13,
    output logic id_14
);
  supply0 id_17;
  always id_14 <= id_17 < 1 - 1'b0;
  assign id_16 = id_17;
  assign id_13 = 1;
  module_0(
      id_0, id_11
  );
  assign id_14 = id_6;
endmodule
