// Seed: 187983466
module module_0 (
    output wor  id_0,
    output wor  id_1,
    input  wire id_2,
    input  tri1 id_3,
    output tri1 id_4,
    output tri  id_5
);
  assign id_1 = id_2;
  tri0 id_7 = (1);
  assign module_1.id_7 = 0;
  assign id_0 = id_5++;
  assign id_5 = id_2 - id_2;
  wire id_8;
  assign id_0 = 1;
  wire id_9;
  supply0 id_10 = 1;
  wire id_11;
  wire id_12;
endmodule
module module_1 (
    output wire id_0,
    input tri1 id_1,
    inout logic id_2,
    input tri id_3,
    output supply1 id_4,
    input wand id_5,
    input logic id_6,
    output logic id_7,
    output tri0 id_8
);
  always
    case (1'b0)
      1: id_7 <= 1;
      default: id_7 <= id_6;
    endcase
  module_0 modCall_1 (
      id_0,
      id_8,
      id_1,
      id_3,
      id_4,
      id_8
  );
  supply0 id_10;
  initial begin : LABEL_0
    forever begin : LABEL_0
      id_8 = 1;
      $display(1, id_3);
    end
    id_2 <= 1;
  end
  assign id_0  = 1;
  assign id_10 = 1'b0;
endmodule
