library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity addRoundKey is

	generic
	(
		DATA_WIDTH : natural := 8
	);

	port 
	(
		clock		  : in std_logic;
		chave      : in std_logic_vector (127 downto 0);
		entrada    : in std_logic_vector (127 downto 0);
		saida      : out std_logic_vector(127 downto 0)
	);

end entity;

architecture rtl of addRoundKey is
begin
	saida <= chave xor entrada;
end rtl;