ISE Auto-Make Log File
-----------------------

Starting: 'jhdparse @fpga_debug.jp'


JHDPARSE - VHDL/Verilog Parser.
ISE 4.1i Copyright(c) 1999-2001 Xilinx, Inc.  All rights reserved. 

Scanning    F:/PT-HD_eval/Xilinx/Hw-debug/Fpga/fpga_debug.vhd
Scanning    F:/PT-HD_eval/Xilinx/Hw-debug/Fpga/fpga_debug.vhd
Writing fpga_debug.jhd.

JHDPARSE complete -    0 errors,    0 warnings.

Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Implement Design

Starting: 'exewrap @__fpga_debug_2prj_exewrap.rsp'


Creating TCL Process
Done: completed successfully.

Starting: 'exewrap -tapkeep -mode pipe -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_filesAllClean.tcl _XSTClean.rsp 0'


Creating TCL Process
Cleaning Up Project
Finished cleaning up project
Done: completed successfully.

Starting: 'exewrap -mode pipe -tapkeep -command C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn fpga_debug.xst -ofn fpga_debug.syr'


Starting: 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe -ifn fpga_debug.xst -ofn fpga_debug.syr '


Release 4.2WP3.x - xst E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to .
CPU : 0.00 / 0.28 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter overwrite set to YES
CPU : 0.00 / 0.28 s | Elapsed : 0.00 / 0.00 s
 
--> Parameter xsthdpdir set to ./xst
CPU : 0.00 / 0.28 s | Elapsed : 0.00 / 0.00 s
 
--> =========================================================================
---- Source Parameters
Input Format                       : VHDL
Input File Name                    : fpga_debug.prj

---- Target Parameters
Target Device                      : xc2s300e-fg456-6
Output File Name                   : fpga_debug
Output Format                      : NGC
Target Technology                  : spartan2e

---- Source Options
Entity Name                        : fpga_debug
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
FSM Flip-Flop Type                 : D
Mux Extraction                     : YES
Resource Sharing                   : YES
Complex Clock Enable Extraction    : YES
ROM Extraction                     : Yes
RAM Extraction                     : Yes
RAM Style                          : Auto
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : YES
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Equivalent register Removal        : YES
Add Generic Clock Buffer(BUFG)     : 4
Global Maximum Fanout              : 100
Register Duplication               : YES
Move First FlipFlop Stage          : YES
Move Last FlipFlop Stage           : YES
Slice Packing                      : YES
Pack IO Registers into IOBs        : auto
Speed Grade                        : 6

---- General Options
Optimization Criterion             : Speed
Optimization Effort                : 1
Check Attribute Syntax             : YES
Keep Hierarchy                     : No
Global Optimization                : AllClockNets
Write Timing Constraints           : No

=========================================================================

Compiling vhdl file F:/PT-HD_eval/Xilinx/Hw-debug/Fpga/fpga_debug.vhd in Library work.
Entity <fpga_debug> (Architecture <behavioral>) compiled.

Analyzing Entity <fpga_debug> (Architecture <behavioral>).
WARNING:Xst:819 - F:/PT-HD_eval/Xilinx/Hw-debug/Fpga/fpga_debug.vhd (Line 241). The following signals are missing in the pro
cess sensitivity list:
   video<19>, video<18>, video<17>, video<16>, video<15>, video<14>, video<13>, video<12>, video<11>, video<10>, video<9>, v
ideo<8>, video<7>, video<6>, video<5>, video<4>, video<3>, video<2>, video<1>, f_tp3.
Entity <fpga_debug> analyzed. Unit <fpga_debug> generated.


Synthesizing Unit <fpga_debug>.
    Related source file is F:/PT-HD_eval/Xilinx/Hw-debug/Fpga/fpga_debug.vhd.
    Found 20-bit register for signal <din>.
WARNING:Xst:652 - Inout <exth> is used but never assigned.
WARNING:Xst:652 - Inout <extf> is used but never assigned.
WARNING:Xst:647 - Input <lock1532> is never used.
WARNING:Xst:1220 - Output <f_tp1> is never assigned. Tied to value 0.
WARNING:Xst:1220 - Output <f_tp2> is never assigned. Tied to value 0.
WARNING:Xst:649 - Inout <pin7> is never used.
WARNING:Xst:649 - Inout <pin9> is never used.
WARNING:Xst:649 - Inout <pin20> is never used.
WARNING:Xst:649 - Inout <pin21> is never used.
WARNING:Xst:649 - Inout <pin22> is never used.
WARNING:Xst:649 - Inout <pin23> is never used.
WARNING:Xst:649 - Inout <pin24> is never used.
WARNING:Xst:649 - Inout <pin25> is never used.
WARNING:Xst:649 - Inout <pin26> is never used.
WARNING:Xst:652 - Inout <pin74> is used but never assigned.
    Summary:
	inferred  20 D-type flip-flop(s).
Unit <fpga_debug> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                        : 20
  1-bit register                   : 20

=========================================================================


Starting low level synthesis...
Optimizing unit <fpga_debug> ...

Building and optimizing final netlist ...

=========================================================================
Final Results
Top Level Output File Name         : fpga_debug
Output Format                      : NGC
Optimization Criterion             : Speed
Target Technology                  : spartan2e
Keep Hierarchy                     : No
Macro Generator                    : macro+

Design Statistics
# IOs                              : 116

Cell Usage :
# BELS                             : 41
#      GND                         : 1
#      LUT2                        : 40
# FlipFlops/Latches                : 20
#      FDCP                        : 20
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 114
#      IBUF                        : 40
#      OBUF                        : 74
=========================================================================


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
pclk1560                           | BUFGP                  | 23    |
-----------------------------------+------------------------+-------+

Timing Summary:
---------------
Speed Grade: -6

   Minimum period: No path found
   Minimum input arrival time before clock: 6.274ns
   Maximum output required time after clock: 6.514ns
   Maximum combinational path delay: 7.945ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET IN BEFORE for Clock 'pclk1560'
Offset:              6.274ns (Levels of Logic = 2)
  Source:            pin74
  Destination:       din_4
  Destination Clock: pclk1560 rising

  Data Path: pin74 to din_4
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IBUF:I->O             40   0.797   3.360  pin74_IBUF (pin74_IBUF)
    LUT2:I0->O             2   0.468   1.072  I__n0015 (N261)
    FDCP:PRE                   0.577          din_4
    ----------------------------------------
    Total                      6.274ns (1.842ns logic, 4.432ns route)
                                       (29.4% logic, 70.6% route)

-------------------------------------------------------------------------
Timing constraint: Default OFFSET OUT AFTER for Clock 'pclk1560'
Offset:              6.514ns (Levels of Logic = 1)
  Source:            din_6
  Destination:       din_6
  Source Clock:      pclk1560 rising

  Data Path: din_6 to din_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    FDCP:C->Q              1   0.992   0.920  din_6 (din_6_OBUF)
    OBUF:I->O                  4.602          din_6_OBUF (din_6)
    ----------------------------------------
    Total                      6.514ns (5.594ns logic, 0.920ns route)
                                       (85.9% logic, 14.1% route)

-------------------------------------------------------------------------
Timing constraint: Default path analysis
Delay:               7.945ns (Levels of Logic = 2)
  Source:            pclk1560
  Destination:       pclksd

  Data Path: pclk1560 to pclksd
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    BUFGP:I->O            23   0.663   2.680  pclk1560_BUFGP (pclksd_OBUF)
    OBUF:I->O                  4.602          pclksd_OBUF (pclksd)
    ----------------------------------------
    Total                      7.945ns (5.265ns logic, 2.680ns route)
                                       (66.3% logic, 33.7% route)

=========================================================================
CPU : 3.84 / 4.12 s | Elapsed : 4.00 / 4.00 s
 
--> 
EXEWRAP detected that program 'C:/Programmer/xilinx_webpack/bin/nt/xst.exe' completed successfully.

Done: completed successfully.

Starting: 'exewrap @__ednTOngd_exewrap.rsp'


Starting: 'ngdbuild -f __ngdbuild.rsp '


Release 4.2WP3.x - ngdbuild E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Command Line: ngdbuild -dd f:/pt-hd_eval/xilinx/hw-debug/fpga/fpga_debug/_ngo
-nt timestamp -p xc2s300e-fg456-6 fpga_debug.ngc fpga_debug.ngd 

Reading NGO file "F:/PT-HD_eval/Xilinx/Hw-debug/Fpga/fpga_debug/fpga_debug.ngc"
...
Reading component libraries for design expansion...

Annotating constraints to design from file "fpga_debug.ucf" ...

Checking timing specifications ...
Checking expanded design ...

NGDBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGD file "fpga_debug.ngd" ...

Writing NGDBUILD log file "fpga_debug.bld"...

NGDBUILD done.
EXEWRAP detected that program 'ngdbuild' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_ngdTOnc1_exewrap.rsp'


Creating TCL Process
Starting: 'map -f _map.rsp'


Release 4.2WP3.x - Map E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.
Using target part "2s300efg456-6".
Removing unused or disabled logic...
Running cover...
Writing file fpga_debug.ngm...
Running directed packing...
Running delay-based packing...
Running related packing...
Writing design file "fpga_debug.ncd"...

Design Summary:
   Number of errors:      0
   Number of warnings:   20
   Number of Slices:                 20 out of  3,072    1%
   Number of Slices containing
      unrelated logic:                0 out of     20    0%
   Number of Slice Flip Flops:       20 out of  6,144    1%
   Number of 4 input LUTs:           40 out of  6,144    1%
   Number of bonded IOBs:           114 out of    325   35%
   Number of GCLKs:                   1 out of      4   25%
   Number of GCLKIOBs:                1 out of      4   25%
Total equivalent gate count for design:  400
Additional JTAG gate count for IOBs:  5,520

Mapping completed.
See MAP report file "fpga_debug.mrp" for details.
Tcl C:/Programmer/xilinx_webpack/data/projnav/_map.tcl detected that program 'map -f _map.rsp' completed successfully.

Done: completed successfully.

Starting: 'exewrap @_nc1TOncd_exewrap.rsp'


Creating TCL Process
Found _prepar.rsp
Starting: 'par -f _par.rsp'


Release 4.2WP3.x - Par E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.


WARNING:Par:69 - Option "-xe" overrides some effects of "-ol".


Constraints file: fpga_debug.pcf

Loading design for application par from file par_temp.ncd.
   "fpga_debug" is an NCD, version 2.37, device xc2s300e, package fg456, speed
-6
Loading device for application par from file '2s300e.nph' in environment
C:/Programmer/xilinx_webpack.
Device speed data version:  PRELIMINARY 1.11 2002-05-10.


Resolving physical constraints.
Finished resolving physical constraints.

Device utilization summary:

   Number of External GCLKIOBs         1 out of 4      25%
   Number of External IOBs           114 out of 325    35%
      Number of LOCed External IOBs  113 out of 114    99%

   Number of SLICEs                   20 out of 3072    1%

   Number of GCLKs                     1 out of 4      25%



Overall effort level (-ol):   3 (set by user)
Placer effort level (-pl):    3 (set by user)
Placer cost table entry (-t): 1
Router effort level (-rl):    3 (set by user)
Extra effort level (-xe):     0 (set by user)

Starting initial Placement phase. REAL time: 3 secs 
Finished initial Placement phase. REAL time: 3 secs 
Starting the placer. REAL time: 3 secs 
Placement pass 1 .
Placer score = 35535
Placement pass 2 .
Placer score = 35550
Placement pass 3 .
Placer score = 35565
Placement pass 4 .
Placer score = 35430
Placement pass 5 .
Placer score = 35220
Optimizing ... 
Placer score = 33540
Placer score = 33540
Placer completed in real time: 3 secs 

Dumping design to file fpga_debug.ncd.

Total REAL time to Placer completion: 3 secs 
Total CPU time to Placer completion: 3 secs 

0 connection(s) routed; 204 unrouted.
Starting router resource preassignment
Completed router resource preassignment. REAL time: 4 secs 
Starting iterative routing. 
Routing active signals.
...
End of iteration 1 
204 successful; 0 unrouted; (0) REAL time: 5 secs 
Total REAL time: 5 secs 
Total CPU  time: 5 secs 
End of route.  204 routed (100.00%); 0 unrouted.
No errors found. 
Completely routed. 

This design was run without timing constraints.  It is likely that much better
circuit performance can be obtained by trying either or both of the following:

  - Enabling the Delay Based Cleanup router pass, if not already enabled
  - Supplying timing constraints in the input design


Total REAL time to Router completion: 5 secs 
Total CPU time to Router completion: 5 secs 

Generating PAR statistics.
Dumping design to file fpga_debug.ncd.


All signals are completely routed.

Total REAL time to PAR completion: 6 secs 
Total CPU time to PAR completion: 6 secs 

Placement: Completed - No errors found.
Routing: Completed - No errors found.

PAR done.
Tcl C:/Programmer/xilinx_webpack/data/projnav/_par.tcl detected that program 'par -f _par.rsp' completed successfully.

PAR completed successfully
Done: completed successfully.

ISE Auto-Make Log File
-----------------------

Updating: Generate Programming File

Starting: 'exewrap -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_bitgen.tcl bitgen.rsp fpga_debug'


Done: completed successfully.

Starting: 'exewrap -tapkeep -tcl -command C:/Programmer/xilinx_webpack/data/projnav/_utTObit.tcl fpga_debug'


Creating TCL Process
Starting: 'bitgen -f fpga_debug.ut fpga_debug.ncd'


Release 4.2WP3.x - Bitgen E.38
Copyright (c) 1995-2001 Xilinx, Inc.  All rights reserved.

Loading design for application Bitgen from file fpga_debug.ncd.
   "fpga_debug" is an NCD, version 2.37, device xc2s300e, package fg456, speed
-6
Loading device for application Bitgen from file '2s300e.nph' in environment
C:/Programmer/xilinx_webpack.
Opened constraints file fpga_debug.pcf.

Mon Feb 09 13:01:44 2004

Running DRC.
DRC detected 0 errors and 0 warnings.
Creating bit map...
Saving bit stream in "fpga_debug.bit".
Creating bit mask...
Saving mask bit stream in "fpga_debug.msk".
Bitstream generation is complete.
Tcl C:/Programmer/xilinx_webpack/data/projnav/_utTObit.tcl detected that program 'bitgen -f fpga_debug.ut fpga_debug.ncd' completed successfully.


Done: completed successfully.

