vendor_name = ModelSim
source_file = 1, /mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/saida_display.v
source_file = 1, /mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/display.v
source_file = 1, /mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/byte_to_bcd.v
source_file = 1, /mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/alu.v
source_file = 1, /mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/bc_registers.v
source_file = 1, /mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/mux_rd.v
source_file = 1, /mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/mux_wd.v
source_file = 1, /mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/mux_op_b.v
source_file = 1, /mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/in_out_module.v
source_file = 1, /mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/data_inst.v
source_file = 1, /mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/memory.v
source_file = 1, /mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/udcpc.v
source_file = 1, /mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_process.v
source_file = 1, /mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/unit_control.v
source_file = 1, /mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/processador.v
source_file = 1, /mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/press_button.v
source_file = 1, /mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/apresentacao.v
source_file = 1, /mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/bios_module.v
source_file = 1, /mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/Waveform.vwf
source_file = 1, /mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/disk_controller.v
source_file = 1, /mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/clk_divisor.v
source_file = 1, /mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/Waveform1.vwf
source_file = 1, /home/leon/intelFPGA/18.0/quartus/libraries/megafunctions/altsyncram.tdf
source_file = 1, /home/leon/intelFPGA/18.0/quartus/libraries/megafunctions/stratix_ram_block.inc
source_file = 1, /home/leon/intelFPGA/18.0/quartus/libraries/megafunctions/lpm_mux.inc
source_file = 1, /home/leon/intelFPGA/18.0/quartus/libraries/megafunctions/lpm_decode.inc
source_file = 1, /home/leon/intelFPGA/18.0/quartus/libraries/megafunctions/aglobal180.inc
source_file = 1, /home/leon/intelFPGA/18.0/quartus/libraries/megafunctions/a_rdenreg.inc
source_file = 1, /home/leon/intelFPGA/18.0/quartus/libraries/megafunctions/altrom.inc
source_file = 1, /home/leon/intelFPGA/18.0/quartus/libraries/megafunctions/altram.inc
source_file = 1, /home/leon/intelFPGA/18.0/quartus/libraries/megafunctions/altdpram.inc
source_file = 1, /home/leon/intelFPGA/18.0/quartus/libraries/megafunctions/cbx.lst
source_file = 1, /mnt/hdlinux/Documentos/Unifesp/8semestre/LabSO/Processador/db/altsyncram_4pd1.tdf
design_name = disk_controller
instance = comp, \read_value[0]~output , read_value[0]~output, disk_controller, 1
instance = comp, \read_value[1]~output , read_value[1]~output, disk_controller, 1
instance = comp, \read_value[2]~output , read_value[2]~output, disk_controller, 1
instance = comp, \read_value[3]~output , read_value[3]~output, disk_controller, 1
instance = comp, \read_value[4]~output , read_value[4]~output, disk_controller, 1
instance = comp, \read_value[5]~output , read_value[5]~output, disk_controller, 1
instance = comp, \read_value[6]~output , read_value[6]~output, disk_controller, 1
instance = comp, \read_value[7]~output , read_value[7]~output, disk_controller, 1
instance = comp, \read_value[8]~output , read_value[8]~output, disk_controller, 1
instance = comp, \read_value[9]~output , read_value[9]~output, disk_controller, 1
instance = comp, \read_value[10]~output , read_value[10]~output, disk_controller, 1
instance = comp, \read_value[11]~output , read_value[11]~output, disk_controller, 1
instance = comp, \read_value[12]~output , read_value[12]~output, disk_controller, 1
instance = comp, \read_value[13]~output , read_value[13]~output, disk_controller, 1
instance = comp, \read_value[14]~output , read_value[14]~output, disk_controller, 1
instance = comp, \read_value[15]~output , read_value[15]~output, disk_controller, 1
instance = comp, \read_value[16]~output , read_value[16]~output, disk_controller, 1
instance = comp, \read_value[17]~output , read_value[17]~output, disk_controller, 1
instance = comp, \read_value[18]~output , read_value[18]~output, disk_controller, 1
instance = comp, \read_value[19]~output , read_value[19]~output, disk_controller, 1
instance = comp, \read_value[20]~output , read_value[20]~output, disk_controller, 1
instance = comp, \read_value[21]~output , read_value[21]~output, disk_controller, 1
instance = comp, \read_value[22]~output , read_value[22]~output, disk_controller, 1
instance = comp, \read_value[23]~output , read_value[23]~output, disk_controller, 1
instance = comp, \read_value[24]~output , read_value[24]~output, disk_controller, 1
instance = comp, \read_value[25]~output , read_value[25]~output, disk_controller, 1
instance = comp, \read_value[26]~output , read_value[26]~output, disk_controller, 1
instance = comp, \read_value[27]~output , read_value[27]~output, disk_controller, 1
instance = comp, \read_value[28]~output , read_value[28]~output, disk_controller, 1
instance = comp, \read_value[29]~output , read_value[29]~output, disk_controller, 1
instance = comp, \read_value[30]~output , read_value[30]~output, disk_controller, 1
instance = comp, \read_value[31]~output , read_value[31]~output, disk_controller, 1
instance = comp, \read_done~output , read_done~output, disk_controller, 1
instance = comp, \write_done~output , write_done~output, disk_controller, 1
instance = comp, \write~input , write~input, disk_controller, 1
instance = comp, \clk~input , clk~input, disk_controller, 1
instance = comp, \clk~inputclkctrl , clk~inputclkctrl, disk_controller, 1
instance = comp, \read~input , read~input, disk_controller, 1
instance = comp, \write_value[0]~input , write_value[0]~input, disk_controller, 1
instance = comp, \address_in_sector[0]~input , address_in_sector[0]~input, disk_controller, 1
instance = comp, \address_in_sector[1]~input , address_in_sector[1]~input, disk_controller, 1
instance = comp, \address_in_sector[2]~input , address_in_sector[2]~input, disk_controller, 1
instance = comp, \address_in_sector[3]~input , address_in_sector[3]~input, disk_controller, 1
instance = comp, \write_value[1]~input , write_value[1]~input, disk_controller, 1
instance = comp, \write_value[2]~input , write_value[2]~input, disk_controller, 1
instance = comp, \write_value[3]~input , write_value[3]~input, disk_controller, 1
instance = comp, \write_value[4]~input , write_value[4]~input, disk_controller, 1
instance = comp, \write_value[5]~input , write_value[5]~input, disk_controller, 1
instance = comp, \write_value[6]~input , write_value[6]~input, disk_controller, 1
instance = comp, \write_value[7]~input , write_value[7]~input, disk_controller, 1
instance = comp, \write_value[8]~input , write_value[8]~input, disk_controller, 1
instance = comp, \write_value[9]~input , write_value[9]~input, disk_controller, 1
instance = comp, \write_value[10]~input , write_value[10]~input, disk_controller, 1
instance = comp, \write_value[11]~input , write_value[11]~input, disk_controller, 1
instance = comp, \write_value[12]~input , write_value[12]~input, disk_controller, 1
instance = comp, \write_value[13]~input , write_value[13]~input, disk_controller, 1
instance = comp, \write_value[14]~input , write_value[14]~input, disk_controller, 1
instance = comp, \write_value[15]~input , write_value[15]~input, disk_controller, 1
instance = comp, \write_value[16]~input , write_value[16]~input, disk_controller, 1
instance = comp, \write_value[17]~input , write_value[17]~input, disk_controller, 1
instance = comp, \write_value[18]~input , write_value[18]~input, disk_controller, 1
instance = comp, \write_value[19]~input , write_value[19]~input, disk_controller, 1
instance = comp, \write_value[20]~input , write_value[20]~input, disk_controller, 1
instance = comp, \write_value[21]~input , write_value[21]~input, disk_controller, 1
instance = comp, \write_value[22]~input , write_value[22]~input, disk_controller, 1
instance = comp, \write_value[23]~input , write_value[23]~input, disk_controller, 1
instance = comp, \write_value[24]~input , write_value[24]~input, disk_controller, 1
instance = comp, \write_value[25]~input , write_value[25]~input, disk_controller, 1
instance = comp, \write_value[26]~input , write_value[26]~input, disk_controller, 1
instance = comp, \write_value[27]~input , write_value[27]~input, disk_controller, 1
instance = comp, \write_value[28]~input , write_value[28]~input, disk_controller, 1
instance = comp, \write_value[29]~input , write_value[29]~input, disk_controller, 1
instance = comp, \write_value[30]~input , write_value[30]~input, disk_controller, 1
instance = comp, \write_value[31]~input , write_value[31]~input, disk_controller, 1
instance = comp, \values_rtl_0|auto_generated|ram_block1a0 , values_rtl_0|auto_generated|ram_block1a0, disk_controller, 1
instance = comp, \read_done~reg0feeder , read_done~reg0feeder, disk_controller, 1
instance = comp, \read_done~reg0 , read_done~reg0, disk_controller, 1
instance = comp, \write_done~reg0 , write_done~reg0, disk_controller, 1
instance = comp, \track[0]~input , track[0]~input, disk_controller, 1
instance = comp, \track[1]~input , track[1]~input, disk_controller, 1
instance = comp, \track[2]~input , track[2]~input, disk_controller, 1
instance = comp, \sector[0]~input , sector[0]~input, disk_controller, 1
instance = comp, \sector[1]~input , sector[1]~input, disk_controller, 1
instance = comp, \sector[2]~input , sector[2]~input, disk_controller, 1
instance = comp, \sector[3]~input , sector[3]~input, disk_controller, 1
instance = comp, \sector[4]~input , sector[4]~input, disk_controller, 1
instance = comp, \address_in_sector[4]~input , address_in_sector[4]~input, disk_controller, 1
instance = comp, \address_in_sector[5]~input , address_in_sector[5]~input, disk_controller, 1
instance = comp, \address_in_sector[6]~input , address_in_sector[6]~input, disk_controller, 1
design_name = hard_block
instance = comp, \~ALTERA_ASDO_DATA1~~ibuf , ~ALTERA_ASDO_DATA1~~ibuf, hard_block, 1
instance = comp, \~ALTERA_FLASH_nCE_nCSO~~ibuf , ~ALTERA_FLASH_nCE_nCSO~~ibuf, hard_block, 1
instance = comp, \~ALTERA_DATA0~~ibuf , ~ALTERA_DATA0~~ibuf, hard_block, 1
