ModuleName seg
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 64
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: w33
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 952 ,Y1: 248 ,X2: 992 ,Y2: 248
End
Branches
End
Wire Name: w32
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 952 ,Y1: 224 ,X2: 992 ,Y2: 224
End
Branches
End
Wire Name: w34
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 952 ,Y1: 272 ,X2: 992 ,Y2: 272
End
Branches
End
Wire Name: w35
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 952 ,Y1: 296 ,X2: 992 ,Y2: 296
End
Branches
End
Wire Name: w36
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 952 ,Y1: 320 ,X2: 992 ,Y2: 320
End
Branches
End
Wire Name: w37
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 952 ,Y1: 344 ,X2: 992 ,Y2: 344
End
Branches
End
Wire Name: w38
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 952 ,Y1: 368 ,X2: 992 ,Y2: 368
End
Branches
End
Wire Name: b23
LV: 7
RV: 0
Width: 8
Edges
Edge X1: 952 ,Y1: 152 ,X2: 976 ,Y2: 152
Edge X1: 952 ,Y1: 152 ,X2: 952 ,Y2: 416
End
Branches
Branch Left: 952 ,Top: 224
BranchStrList
0
End
Branch Left: 952 ,Top: 400
BranchStrList
7
End
Branch Left: 952 ,Top: 248
BranchStrList
1
End
Branch Left: 952 ,Top: 272
BranchStrList
2
End
Branch Left: 952 ,Top: 296
BranchStrList
3
End
Branch Left: 952 ,Top: 320
BranchStrList
4
End
Branch Left: 952 ,Top: 344
BranchStrList
5
End
Branch Left: 952 ,Top: 368
BranchStrList
6
End
End
Wire Name: w31
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 824 ,Y1: 264 ,X2: 848 ,Y2: 264
Edge X1: 848 ,Y1: 264 ,X2: 848 ,Y2: 400
Edge X1: 848 ,Y1: 400 ,X2: 952 ,Y2: 400
End
Branches
End
Wire Name: b19
LV: 1
RV: 0
Width: 2
Edges
Edge X1: 328 ,Y1: 96 ,X2: 384 ,Y2: 96
End
Branches
End
Wire Name: w19
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 656 ,Y1: 256 ,X2: 688 ,Y2: 256
End
Branches
End
Wire Name: w20
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 656 ,Y1: 312 ,X2: 688 ,Y2: 312
Edge X1: 688 ,Y1: 272 ,X2: 688 ,Y2: 312
End
Branches
End
Wire Name: w27
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 576 ,Y1: 312 ,X2: 592 ,Y2: 312
Edge X1: 576 ,Y1: 176 ,X2: 576 ,Y2: 312
Edge X1: 528 ,Y1: 176 ,X2: 576 ,Y2: 176
Edge X1: 576 ,Y1: 176 ,X2: 592 ,Y2: 176
End
Branches
End
Wire Name: w26
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 568 ,Y1: 296 ,X2: 592 ,Y2: 296
Edge X1: 568 ,Y1: 160 ,X2: 568 ,Y2: 296
Edge X1: 528 ,Y1: 160 ,X2: 568 ,Y2: 160
Edge X1: 568 ,Y1: 160 ,X2: 592 ,Y2: 160
End
Branches
End
Wire Name: w25
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 560 ,Y1: 280 ,X2: 592 ,Y2: 280
Edge X1: 560 ,Y1: 144 ,X2: 560 ,Y2: 280
Edge X1: 528 ,Y1: 144 ,X2: 560 ,Y2: 144
Edge X1: 560 ,Y1: 144 ,X2: 592 ,Y2: 144
End
Branches
End
Wire Name: w24
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 552 ,Y1: 264 ,X2: 592 ,Y2: 264
Edge X1: 552 ,Y1: 128 ,X2: 552 ,Y2: 264
Edge X1: 528 ,Y1: 128 ,X2: 552 ,Y2: 128
Edge X1: 552 ,Y1: 128 ,X2: 592 ,Y2: 128
End
Branches
End
Wire Name: w23
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 544 ,Y1: 248 ,X2: 592 ,Y2: 248
Edge X1: 544 ,Y1: 112 ,X2: 544 ,Y2: 248
Edge X1: 528 ,Y1: 112 ,X2: 544 ,Y2: 112
Edge X1: 544 ,Y1: 112 ,X2: 592 ,Y2: 112
End
Branches
End
Wire Name: w21
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 536 ,Y1: 232 ,X2: 592 ,Y2: 232
Edge X1: 536 ,Y1: 96 ,X2: 536 ,Y2: 232
Edge X1: 528 ,Y1: 96 ,X2: 536 ,Y2: 96
Edge X1: 536 ,Y1: 96 ,X2: 592 ,Y2: 96
End
Branches
End
Wire Name: w28
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 584 ,Y1: 328 ,X2: 592 ,Y2: 328
Edge X1: 584 ,Y1: 192 ,X2: 584 ,Y2: 328
Edge X1: 528 ,Y1: 192 ,X2: 584 ,Y2: 192
Edge X1: 584 ,Y1: 192 ,X2: 592 ,Y2: 192
End
Branches
End
Wire Name: w22
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 752 ,Y1: 264 ,X2: 768 ,Y2: 264
End
Branches
End
End
Ports
Port Left: 592 Top: 96 ,Orientation: 0
Portname: a ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 592 Top: 112 ,Orientation: 0
Portname: b ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 592 Top: 128 ,Orientation: 0
Portname: c ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 592 Top: 144 ,Orientation: 0
Portname: d ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 592 Top: 160 ,Orientation: 0
Portname: e ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 592 Top: 176 ,Orientation: 0
Portname: f ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 592 Top: 192 ,Orientation: 0
Portname: g ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 976 Top: 152 ,Orientation: 0
Portname: COM ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
7
,Width:
8
,RV:
0
Port Left: 328 Top: 96 ,Orientation: 0
Portname: DIP ,PortType: multibit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
1
,Width:
2
,RV:
0
End
Symbols
Symbol Left: 408 Top: 88
Name: s1
LibraryName: (NoLibraryName)
IpName: b2seg
SymbolParameters
End
Symbol Left: 984 Top: 208
Name: s8
LibraryName: PNULib
IpName: PNU_ONE
SymbolParameters
End
Symbol Left: 984 Top: 232
Name: s9
LibraryName: PNULib
IpName: PNU_ONE
SymbolParameters
End
Symbol Left: 984 Top: 256
Name: s10
LibraryName: PNULib
IpName: PNU_ONE
SymbolParameters
End
Symbol Left: 984 Top: 280
Name: s11
LibraryName: PNULib
IpName: PNU_ONE
SymbolParameters
End
Symbol Left: 984 Top: 304
Name: s12
LibraryName: PNULib
IpName: PNU_ONE
SymbolParameters
End
Symbol Left: 984 Top: 328
Name: s13
LibraryName: PNULib
IpName: PNU_ONE
SymbolParameters
End
Symbol Left: 984 Top: 352
Name: s14
LibraryName: PNULib
IpName: PNU_ONE
SymbolParameters
End
Symbol Left: 768 Top: 256
Name: s7
LibraryName: PNULib
IpName: PNU_NOT
SymbolParameters
End
Symbol Left: 592 Top: 232
Name: s15
LibraryName: PNULib
IpName: PNU_OR4
SymbolParameters
End
Symbol Left: 592 Top: 296
Name: s17
LibraryName: PNULib
IpName: PNU_OR3
SymbolParameters
End
Symbol Left: 688 Top: 248
Name: s18
LibraryName: PNULib
IpName: PNU_OR2
SymbolParameters
End
End
Texts
End
Links
End
