
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.032468                       # Number of seconds simulated
sim_ticks                                 32468020320                       # Number of ticks simulated
final_tick                               603970943439                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  59814                       # Simulator instruction rate (inst/s)
host_op_rate                                    77862                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 851359                       # Simulator tick rate (ticks/s)
host_mem_usage                               16897936                       # Number of bytes of host memory used
host_seconds                                 38136.69                       # Real time elapsed on the host
sim_insts                                  2281090450                       # Number of instructions simulated
sim_ops                                    2969417672                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data      1419392                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2688                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       475264                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1899392                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2688                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            4736                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       597120                       # Number of bytes written to this memory
system.physmem.bytes_written::total            597120                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data        11089                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           21                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         3713                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 14839                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            4665                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 4665                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        63077                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     43716617                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        82789                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     14637911                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                58500395                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        63077                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        82789                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             145867                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          18391020                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               18391020                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          18391020                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        63077                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     43716617                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        82789                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     14637911                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               76891414                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                77860961                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        28422185                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     24849706                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      1802635                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     14207958                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        13674561                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         2044339                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        56699                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     33527477                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             158158591                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           28422185                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15718900                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             32565689                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        8844785                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       3677353                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         16528040                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes       715918                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     76802436                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.370551                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.172556                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        44236747     57.60%     57.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         1616422      2.10%     59.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         2953412      3.85%     63.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         2772205      3.61%     67.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         4555417      5.93%     73.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         4746183      6.18%     79.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1128038      1.47%     80.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          848669      1.11%     81.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        13945343     18.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     76802436                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.365038                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.031295                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        34576506                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      3555924                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         31516962                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       126324                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       7026710                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      3093516                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         5204                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     176962382                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1359                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       7026710                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        36026654                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles        1164875                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       414819                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         30177747                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      1991622                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     172305954                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           14                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        689907                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents       790669                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    228782459                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    784263410                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    784263410                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    148896166                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        79886287                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        20324                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         9935                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          5351415                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     26498908                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      5759947                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads        98093                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2073694                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         163079753                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        19857                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        137637336                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       181693                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     48931686                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    134373774                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved           13                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples     76802436                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.792096                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.840054                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     26461413     34.45%     34.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     14313635     18.64%     53.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     12599578     16.41%     69.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7670537      9.99%     79.48% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8011128     10.43%     89.91% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      4728200      6.16%     96.07% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      2080276      2.71%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       555586      0.72%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       382083      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     76802436                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         541450     66.37%     66.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.37% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        174279     21.36%     87.74% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       100032     12.26%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    107971444     78.45%     78.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1085182      0.79%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.23% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         9921      0.01%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.24% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     23685121     17.21%     96.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      4885668      3.55%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     137637336                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.767732                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             815761                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005927                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    353074562                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    212031730                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    133144116                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     138453097                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       338827                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7568837                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          789                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          434                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      1406592                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       7026710                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         611238                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        54933                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    163099613                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       189623                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     26498908                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      5759947                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         9935                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         30484                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents          181                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          434                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       960115                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1061171                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2021286                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    135063855                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     22762759                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      2573481                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            27531163                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20413011                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           4768404                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.734680                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             133293772                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            133144116                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         81821884                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        199708700                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.710024                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.409706                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000005                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    113611588                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     49488671                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        19844                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      1807382                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     69775726                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.628239                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.320562                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     31962804     45.81%     45.81% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     14846101     21.28%     67.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8303027     11.90%     78.98% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      2814470      4.03%     83.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      2696719      3.86%     86.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1129338      1.62%     88.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      3013148      4.32%     92.82% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       877383      1.26%     94.08% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      4132736      5.92%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     69775726                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000005                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     113611588                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              23283426                       # Number of memory references committed
system.switch_cpus0.commit.loads             18930071                       # Number of loads committed
system.switch_cpus0.commit.membars               9922                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17789106                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         99179498                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      1536069                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      4132736                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           228743249                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          333233103                       # The number of ROB writes
system.switch_cpus0.timesIdled                  26621                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                1058525                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000005                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            113611588                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000005                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.778610                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.778610                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.284341                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.284341                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       624752432                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      174537111                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      182375125                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         19844                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                77860961                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        29360499                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     23960339                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      1959166                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     12369386                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        11592843                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3036408                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        86048                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     30426149                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             159561896                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           29360499                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     14629251                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             34597425                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       10218401                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4326577                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         14810616                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       752429                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     77593145                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.542775                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.339274                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        42995720     55.41%     55.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         2823355      3.64%     59.05% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4263975      5.50%     64.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         2944247      3.79%     68.34% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2072556      2.67%     71.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2025998      2.61%     73.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1215858      1.57%     75.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2608993      3.36%     78.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        16642443     21.45%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     77593145                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.377089                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.049318                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        31290616                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4541158                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         33035060                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       483746                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8242552                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      4942024                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          559                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     191082753                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         2436                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8242552                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        33034948                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         461757                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1558886                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         31738810                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2556181                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     185394773                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents       1073140                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       867044                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    259926401                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    862971880                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    862971880                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    160174567                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        99751796                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        33420                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        15950                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          7596063                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     17031141                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      8705611                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       108281                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2624552                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         172837810                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        31838                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        138102540                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       275353                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     57580138                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    176182954                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           58                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     77593145                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.779829                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.918221                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     27614583     35.59%     35.59% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     15556435     20.05%     55.64% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11248251     14.50%     70.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      7459284      9.61%     79.75% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      7528401      9.70%     89.45% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3633802      4.68%     94.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3211319      4.14%     98.27% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       607337      0.78%     99.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       733733      0.95%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     77593145                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         750834     71.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult            11      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     71.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        149757     14.16%     85.16% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       156975     14.84%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    115493882     83.63%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1748379      1.27%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        15891      0.01%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     13587213      9.84%     94.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7257175      5.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     138102540                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.773707                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1057577                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007658                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    355131153                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    230450237                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    134281633                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     139160117                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       432968                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      6607376                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         5734                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          452                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2082919                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8242552                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         240117                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        45673                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    172869650                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       602813                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     17031141                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      8705611                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        15948                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         38728                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            3                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          452                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1193082                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1066997                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2260079                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    135563950                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     12697592                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2538588                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            19778317                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        19266889                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7080725                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.741103                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             134340282                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            134281633                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         87003045                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        247109520                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.724634                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.352083                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts     93156808                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    114825605                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     58044265                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        31780                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      1974690                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     69350593                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.655726                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.177835                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     26399926     38.07%     38.07% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     19911294     28.71%     66.78% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      7529054     10.86%     77.63% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4217883      6.08%     83.72% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3564309      5.14%     88.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1595970      2.30%     91.16% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1524602      2.20%     93.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1042584      1.50%     94.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3564971      5.14%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     69350593                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts     93156808                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     114825605                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              17046455                       # Number of memory references committed
system.switch_cpus1.commit.loads             10423763                       # Number of loads committed
system.switch_cpus1.commit.membars              15890                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          16653916                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        103373102                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2372510                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3564971                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           238655492                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          353987572                       # The number of ROB writes
system.switch_cpus1.timesIdled                  16088                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 267816                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts           93156808                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            114825605                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total     93156808                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.835805                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.835805                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.196451                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.196451                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       608894169                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      186715948                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      175680491                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         31780                       # number of misc regfile writes
system.l2.replacements                          14839                       # number of replacements
system.l2.tagsinuse                      32767.888461                       # Cycle average of tags in use
system.l2.total_refs                           533258                       # Total number of references to valid blocks.
system.l2.sampled_refs                          47607                       # Sample count of references to valid blocks.
system.l2.avg_refs                          11.201252                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          2101.777227                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     15.934223                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   5545.935857                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     17.543128                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   1804.709296                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data          16008.856410                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           7273.132320                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.064141                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000486                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.169249                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000535                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.055075                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.488552                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.221958                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999997                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        38505                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        27185                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   65691                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            20345                       # number of Writeback hits
system.l2.Writeback_hits::total                 20345                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        38505                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        27185                       # number of demand (read+write) hits
system.l2.demand_hits::total                    65691                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        38505                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        27185                       # number of overall hits
system.l2.overall_hits::total                   65691                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data        11089                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           21                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         3694                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 14820                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus1.data           19                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                  19                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data        11089                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           21                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         3713                       # number of demand (read+write) misses
system.l2.demand_misses::total                  14839                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data        11089                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           21                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         3713                       # number of overall misses
system.l2.overall_misses::total                 14839                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       884174                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    687837949                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      1282218                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    235274934                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       925279275                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus1.data      1251464                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total       1251464                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       884174                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    687837949                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      1282218                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    236526398                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        926530739                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       884174                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    687837949                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      1282218                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    236526398                       # number of overall miss cycles
system.l2.overall_miss_latency::total       926530739                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        49594                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           22                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        30879                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               80511                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        20345                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             20345                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           19                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                19                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        49594                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           22                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        30898                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                80530                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        49594                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           22                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        30898                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               80530                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.223596                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.954545                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.119628                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.184074                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus1.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.223596                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.954545                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.120170                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.184267                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.223596                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.954545                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.120170                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.184267                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 55260.875000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 62028.852827                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst        61058                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 63691.102870                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 62434.498988                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus1.data 65866.526316                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 65866.526316                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 55260.875000                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 62028.852827                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst        61058                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 63702.234851                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 62438.893389                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 55260.875000                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 62028.852827                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst        61058                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 63702.234851                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 62438.893389                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 4665                       # number of writebacks
system.l2.writebacks::total                      4665                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data        11089                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           21                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         3694                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            14820                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus1.data           19                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total             19                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data        11089                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           21                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         3713                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             14839                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data        11089                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           21                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         3713                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            14839                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       793157                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    623488130                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      1161645                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    213883610                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    839326542                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus1.data      1142043                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total      1142043                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       793157                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    623488130                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      1161645                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    215025653                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    840468585                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       793157                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    623488130                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      1161645                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    215025653                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    840468585                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.223596                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.954545                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.119628                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.184074                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus1.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.223596                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.954545                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.120170                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.184267                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.223596                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.954545                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.120170                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.184267                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 49572.312500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 56225.821084                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 55316.428571                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 57900.273416                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 56634.719433                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 60107.526316                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 60107.526316                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 49572.312500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 56225.821084                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 55316.428571                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 57911.568274                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 56639.166049                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 49572.312500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 56225.821084                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 55316.428571                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 57911.568274                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 56639.166049                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               542.948578                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1016560134                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   543                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1872118.110497                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    15.948578                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.025559                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.870110                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     16528020                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       16528020                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     16528020                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        16528020                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     16528020                       # number of overall hits
system.cpu0.icache.overall_hits::total       16528020                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           20                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           20                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           20                       # number of overall misses
system.cpu0.icache.overall_misses::total           20                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1138766                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1138766                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1138766                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1138766                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1138766                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1138766                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     16528040                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     16528040                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     16528040                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     16528040                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     16528040                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     16528040                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 56938.300000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 56938.300000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 56938.300000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 56938.300000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 56938.300000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 56938.300000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            4                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            4                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           16                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           16                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       922471                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       922471                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       922471                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       922471                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       922471                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       922471                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 57654.437500                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 57654.437500                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 57654.437500                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 57654.437500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 57654.437500                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 57654.437500                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 49594                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               246455714                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 49850                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4943.946118                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   211.619950                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    44.380050                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.826640                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.173360                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     20672950                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       20672950                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      4333492                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       4333492                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         9934                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         9934                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         9922                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         9922                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     25006442                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        25006442                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     25006442                       # number of overall hits
system.cpu0.dcache.overall_hits::total       25006442                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       146922                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       146922                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       146922                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        146922                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       146922                       # number of overall misses
system.cpu0.dcache.overall_misses::total       146922                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   6028679992                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   6028679992                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   6028679992                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   6028679992                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   6028679992                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   6028679992                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     20819872                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     20819872                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      4333492                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         9934                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         9934                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         9922                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     25153364                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     25153364                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     25153364                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     25153364                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.007057                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.007057                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005841                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005841                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005841                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005841                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 41033.201236                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 41033.201236                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 41033.201236                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 41033.201236                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 41033.201236                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 41033.201236                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks        12974                       # number of writebacks
system.cpu0.dcache.writebacks::total            12974                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        97328                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        97328                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        97328                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        97328                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        97328                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        97328                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        49594                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        49594                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        49594                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        49594                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        49594                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        49594                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    972097476                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    972097476                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    972097476                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    972097476                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    972097476                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    972097476                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002382                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002382                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.001972                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.001972                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.001972                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.001972                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 19601.110538                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 19601.110538                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 19601.110538                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19601.110538                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 19601.110538                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19601.110538                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               464.374345                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1102751877                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   468                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2356307.429487                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    18.374345                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.029446                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.744190                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     14810590                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       14810590                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     14810590                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        14810590                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     14810590                       # number of overall hits
system.cpu1.icache.overall_hits::total       14810590                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           26                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           26                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           26                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            26                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           26                       # number of overall misses
system.cpu1.icache.overall_misses::total           26                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1653336                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1653336                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1653336                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1653336                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1653336                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1653336                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     14810616                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     14810616                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     14810616                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     14810616                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     14810616                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     14810616                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000002                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000002                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000002                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000002                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 63589.846154                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 63589.846154                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 63589.846154                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 63589.846154                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 63589.846154                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 63589.846154                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           22                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           22                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           22                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           22                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           22                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           22                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1314985                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1314985                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1314985                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1314985                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1314985                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1314985                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 59772.045455                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 59772.045455                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 59772.045455                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 59772.045455                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 59772.045455                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 59772.045455                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 30898                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               175878586                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 31154                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               5645.457598                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.884509                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.115491                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901893                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098107                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      9670600                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        9670600                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      6590501                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       6590501                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        15926                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        15926                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        15890                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        15890                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     16261101                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        16261101                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     16261101                       # number of overall hits
system.cpu1.dcache.overall_hits::total       16261101                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        62579                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        62579                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          141                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          141                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        62720                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         62720                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        62720                       # number of overall misses
system.cpu1.dcache.overall_misses::total        62720                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1646578099                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1646578099                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     10534939                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     10534939                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1657113038                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1657113038                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1657113038                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1657113038                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      9733179                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      9733179                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      6590642                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      6590642                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        15926                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        15926                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        15890                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        15890                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     16323821                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     16323821                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     16323821                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     16323821                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006429                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006429                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000021                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000021                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003842                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003842                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003842                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003842                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 26311.991227                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 26311.991227                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 74715.879433                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 74715.879433                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 26420.807366                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 26420.807366                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 26420.807366                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 26420.807366                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets         5219                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets         5219                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         7371                       # number of writebacks
system.cpu1.dcache.writebacks::total             7371                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        31700                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        31700                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          122                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          122                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        31822                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        31822                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        31822                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        31822                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        30879                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        30879                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           19                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           19                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        30898                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        30898                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        30898                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        30898                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    459160888                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    459160888                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1290950                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1290950                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    460451838                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    460451838                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    460451838                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    460451838                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003173                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003173                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000003                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001893                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001893                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001893                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001893                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 14869.681272                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14869.681272                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 67944.736842                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 67944.736842                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 14902.318532                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 14902.318532                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 14902.318532                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 14902.318532                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
