

================================================================
== Vitis HLS Report for 'finn_feeder_chiplet_Pipeline_VITIS_LOOP_33_2'
================================================================
* Date:           Mon Jun 24 00:04:03 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        finn_feeder_chiplet
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  9.500 ns|     0.50 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        ?|        ?|         ?|         ?|    ?|    ?|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_33_2  |        ?|        ?|        14|          4|          4|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 4, depth = 14


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 14
* Pipeline : 1
  Pipeline-0 : II = 4, D = 14, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.66>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%p = alloca i32 1" [finn_feeder_chiplet.cpp:26]   --->   Operation 17 'alloca' 'p' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%ext_mem_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %ext_mem"   --->   Operation 18 'read' 'ext_mem_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%conv3_i_i_i45_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %conv3_i_i_i45"   --->   Operation 19 'read' 'conv3_i_i_i45_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%zext_ln25_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %zext_ln25"   --->   Operation 20 'read' 'zext_ln25_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%conv3_i_i_i45_cast = zext i32 %conv3_i_i_i45_read"   --->   Operation 21 'zext' 'conv3_i_i_i45_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%zext_ln25_cast = zext i30 %zext_ln25_read"   --->   Operation 22 'zext' 'zext_ln25_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln0 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i8 %out_stream_V_data_V, i1 0, i1 0, i1 0, i1 0, i1 0, i1 0, void @empty_12"   --->   Operation 23 'specaxissidechannel' 'specaxissidechannel_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %out_stream_V_data_V, void @empty_0, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_7, void @empty_7, void @empty_7, i32 0, i32 0, i32 0, i32 0, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty_6, i32 0, i32 0, void @empty_7, i32 0, i32 0, void @empty_8, void @empty, void @empty_7, i32 16, i32 16, i32 16, i32 16, void @empty_7, void @empty_7, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.58ns)   --->   "%store_ln26 = store i16 0, i16 %p" [finn_feeder_chiplet.cpp:26]   --->   Operation 26 'store' 'store_ln26' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln0 = br void %VITIS_LOOP_38_3"   --->   Operation 27 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%p_1 = load i16 %p" [finn_feeder_chiplet.cpp:33]   --->   Operation 28 'load' 'p_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 29 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%sext_ln33 = sext i16 %p_1" [finn_feeder_chiplet.cpp:33]   --->   Operation 30 'sext' 'sext_ln33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (2.49ns)   --->   "%icmp_ln33 = icmp_ugt  i31 %zext_ln25_cast, i31 %sext_ln33" [finn_feeder_chiplet.cpp:33]   --->   Operation 31 'icmp' 'icmp_ln33' <Predicate = true> <Delay = 2.49> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.49> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (2.07ns)   --->   "%p_2 = add i16 %p_1, i16 1" [finn_feeder_chiplet.cpp:33]   --->   Operation 32 'add' 'p_2' <Predicate = true> <Delay = 2.07> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.07> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln33 = br i1 %icmp_ln33, void %for.inc18.loopexit.exitStub, void %VITIS_LOOP_38_3.split" [finn_feeder_chiplet.cpp:33]   --->   Operation 33 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%sext_ln35 = sext i16 %p_1" [finn_feeder_chiplet.cpp:35]   --->   Operation 34 'sext' 'sext_ln35' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (2.55ns)   --->   "%add_ln35 = add i34 %conv3_i_i_i45_cast, i34 %sext_ln35" [finn_feeder_chiplet.cpp:35]   --->   Operation 35 'add' 'add_ln35' <Predicate = (icmp_ln33)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%shl_ln = bitconcatenate i36 @_ssdm_op_BitConcatenate.i36.i34.i2, i34 %add_ln35, i2 0" [finn_feeder_chiplet.cpp:35]   --->   Operation 36 'bitconcatenate' 'shl_ln' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%sext_ln35_1 = sext i36 %shl_ln" [finn_feeder_chiplet.cpp:35]   --->   Operation 37 'sext' 'sext_ln35_1' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (3.52ns)   --->   "%add_ln35_1 = add i64 %sext_ln35_1, i64 %ext_mem_read" [finn_feeder_chiplet.cpp:35]   --->   Operation 38 'add' 'add_ln35_1' <Predicate = (icmp_ln33)> <Delay = 3.52> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 3.52> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %add_ln35_1, i32 2, i32 63" [finn_feeder_chiplet.cpp:35]   --->   Operation 39 'partselect' 'trunc_ln' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%sext_ln35_2 = sext i62 %trunc_ln" [finn_feeder_chiplet.cpp:35]   --->   Operation 40 'sext' 'sext_ln35_2' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln35_2" [finn_feeder_chiplet.cpp:35]   --->   Operation 41 'getelementptr' 'gmem_addr' <Predicate = (icmp_ln33)> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (1.58ns)   --->   "%store_ln26 = store i16 %p_2, i16 %p" [finn_feeder_chiplet.cpp:26]   --->   Operation 42 'store' 'store_ln26' <Predicate = (icmp_ln33)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 9.50>
ST_2 : Operation 43 [8/8] (9.50ns)   --->   "%word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [finn_feeder_chiplet.cpp:35]   --->   Operation 43 'readreq' 'word_req' <Predicate = (icmp_ln33)> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 9.50>
ST_3 : Operation 44 [7/8] (9.50ns)   --->   "%word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [finn_feeder_chiplet.cpp:35]   --->   Operation 44 'readreq' 'word_req' <Predicate = (icmp_ln33)> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 4 <SV = 3> <Delay = 9.50>
ST_4 : Operation 45 [6/8] (9.50ns)   --->   "%word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [finn_feeder_chiplet.cpp:35]   --->   Operation 45 'readreq' 'word_req' <Predicate = (icmp_ln33)> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 5 <SV = 4> <Delay = 9.50>
ST_5 : Operation 46 [5/8] (9.50ns)   --->   "%word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [finn_feeder_chiplet.cpp:35]   --->   Operation 46 'readreq' 'word_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 6 <SV = 5> <Delay = 9.50>
ST_6 : Operation 47 [4/8] (9.50ns)   --->   "%word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [finn_feeder_chiplet.cpp:35]   --->   Operation 47 'readreq' 'word_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 7 <SV = 6> <Delay = 9.50>
ST_7 : Operation 48 [3/8] (9.50ns)   --->   "%word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [finn_feeder_chiplet.cpp:35]   --->   Operation 48 'readreq' 'word_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 8 <SV = 7> <Delay = 9.50>
ST_8 : Operation 49 [2/8] (9.50ns)   --->   "%word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [finn_feeder_chiplet.cpp:35]   --->   Operation 49 'readreq' 'word_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 9 <SV = 8> <Delay = 9.50>
ST_9 : Operation 50 [1/8] (9.50ns)   --->   "%word_req = readreq i1 @_ssdm_op_ReadReq.m_axi.i32P1A, i32 %gmem_addr, i32 1" [finn_feeder_chiplet.cpp:35]   --->   Operation 50 'readreq' 'word_req' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 10 <SV = 9> <Delay = 9.50>
ST_10 : Operation 51 [1/1] (9.50ns)   --->   "%word = read i32 @_ssdm_op_Read.m_axi.volatile.i32P1A, i32 %gmem_addr" [finn_feeder_chiplet.cpp:35]   --->   Operation 51 'read' 'word' <Predicate = true> <Delay = 9.50> <CoreInst = "m_axi">   --->   Core 113 'm_axi' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_10 : Operation 52 [1/1] (0.00ns)   --->   "%pixel_data = trunc i32 %word" [finn_feeder_chiplet.cpp:39]   --->   Operation 52 'trunc' 'pixel_data' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 53 [1/1] (0.00ns)   --->   "%pixel_data_1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %word, i32 8, i32 15" [finn_feeder_chiplet.cpp:39]   --->   Operation 53 'partselect' 'pixel_data_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 54 [1/1] (0.00ns)   --->   "%pixel_data_2 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %word, i32 16, i32 23" [finn_feeder_chiplet.cpp:39]   --->   Operation 54 'partselect' 'pixel_data_2' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 55 [1/1] (0.00ns)   --->   "%pixel_data_3 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %word, i32 24, i32 31" [finn_feeder_chiplet.cpp:39]   --->   Operation 55 'partselect' 'pixel_data_3' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 63 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 63 'ret' 'ret_ln0' <Predicate = (!icmp_ln33)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 1.00>
ST_11 : Operation 56 [1/1] (1.00ns)   --->   "%write_ln40 = write void @_ssdm_op_Write.axis.volatile.i8P0A, i8 %out_stream_V_data_V, i8 %pixel_data" [finn_feeder_chiplet.cpp:40]   --->   Operation 56 'write' 'write_ln40' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 12 <SV = 11> <Delay = 1.00>
ST_12 : Operation 57 [1/1] (1.00ns)   --->   "%write_ln40 = write void @_ssdm_op_Write.axis.volatile.i8P0A, i8 %out_stream_V_data_V, i8 %pixel_data_1" [finn_feeder_chiplet.cpp:40]   --->   Operation 57 'write' 'write_ln40' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 13 <SV = 12> <Delay = 1.00>
ST_13 : Operation 58 [1/1] (1.00ns)   --->   "%write_ln40 = write void @_ssdm_op_Write.axis.volatile.i8P0A, i8 %out_stream_V_data_V, i8 %pixel_data_2" [finn_feeder_chiplet.cpp:40]   --->   Operation 58 'write' 'write_ln40' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 14 <SV = 13> <Delay = 1.00>
ST_14 : Operation 59 [1/1] (0.00ns)   --->   "%specpipeline_ln34 = specpipeline void @_ssdm_op_SpecPipeline, i32 4, i32 0, i32 0, i32 0, void @empty_7" [finn_feeder_chiplet.cpp:34]   --->   Operation 59 'specpipeline' 'specpipeline_ln34' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln33 = specloopname void @_ssdm_op_SpecLoopName, void @empty_13" [finn_feeder_chiplet.cpp:33]   --->   Operation 60 'specloopname' 'specloopname_ln33' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 61 [1/1] (1.00ns)   --->   "%write_ln40 = write void @_ssdm_op_Write.axis.volatile.i8P0A, i8 %out_stream_V_data_V, i8 %pixel_data_3" [finn_feeder_chiplet.cpp:40]   --->   Operation 61 'write' 'write_ln40' <Predicate = true> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_14 : Operation 62 [1/1] (0.00ns)   --->   "%br_ln33 = br void %VITIS_LOOP_38_3" [finn_feeder_chiplet.cpp:33]   --->   Operation 62 'br' 'br_ln33' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ gmem]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=4; pingpong=0; private_global=0; IO mode=m_axi:ce=0
Port [ zext_ln25]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ conv3_i_i_i45]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ ext_mem]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_stream_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
p                       (alloca             ) [ 010000000000000]
ext_mem_read            (read               ) [ 000000000000000]
conv3_i_i_i45_read      (read               ) [ 000000000000000]
zext_ln25_read          (read               ) [ 000000000000000]
conv3_i_i_i45_cast      (zext               ) [ 000000000000000]
zext_ln25_cast          (zext               ) [ 000000000000000]
specaxissidechannel_ln0 (specaxissidechannel) [ 000000000000000]
specinterface_ln0       (specinterface      ) [ 000000000000000]
specinterface_ln0       (specinterface      ) [ 000000000000000]
store_ln26              (store              ) [ 000000000000000]
br_ln0                  (br                 ) [ 000000000000000]
p_1                     (load               ) [ 000000000000000]
specbitsmap_ln0         (specbitsmap        ) [ 000000000000000]
sext_ln33               (sext               ) [ 000000000000000]
icmp_ln33               (icmp               ) [ 011111111110000]
p_2                     (add                ) [ 000000000000000]
br_ln33                 (br                 ) [ 000000000000000]
sext_ln35               (sext               ) [ 000000000000000]
add_ln35                (add                ) [ 000000000000000]
shl_ln                  (bitconcatenate     ) [ 000000000000000]
sext_ln35_1             (sext               ) [ 000000000000000]
add_ln35_1              (add                ) [ 000000000000000]
trunc_ln                (partselect         ) [ 000000000000000]
sext_ln35_2             (sext               ) [ 000000000000000]
gmem_addr               (getelementptr      ) [ 011111111110000]
store_ln26              (store              ) [ 000000000000000]
word_req                (readreq            ) [ 000000000000000]
word                    (read               ) [ 000000000000000]
pixel_data              (trunc              ) [ 000100000001000]
pixel_data_1            (partselect         ) [ 000110000001100]
pixel_data_2            (partselect         ) [ 010110000001110]
pixel_data_3            (partselect         ) [ 011110000001111]
write_ln40              (write              ) [ 000000000000000]
write_ln40              (write              ) [ 000000000000000]
write_ln40              (write              ) [ 000000000000000]
specpipeline_ln34       (specpipeline       ) [ 000000000000000]
specloopname_ln33       (specloopname       ) [ 000000000000000]
write_ln40              (write              ) [ 000000000000000]
br_ln33                 (br                 ) [ 000000000000000]
ret_ln0                 (ret                ) [ 000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="gmem">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gmem"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="zext_ln25">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln25"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="conv3_i_i_i45">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="conv3_i_i_i45"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="ext_mem">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ext_mem"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="out_stream_V_data_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i30"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_12"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i36.i34.i2"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_ReadReq.m_axi.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.m_axi.volatile.i32P1A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_13"/></StgValue>
</bind>
</comp>

<comp id="86" class="1004" name="p_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="ext_mem_read_read_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="64" slack="0"/>
<pin id="92" dir="0" index="1" bw="64" slack="0"/>
<pin id="93" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="ext_mem_read/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="conv3_i_i_i45_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="32" slack="0"/>
<pin id="98" dir="0" index="1" bw="32" slack="0"/>
<pin id="99" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="conv3_i_i_i45_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="zext_ln25_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="30" slack="0"/>
<pin id="104" dir="0" index="1" bw="30" slack="0"/>
<pin id="105" dir="1" index="2" bw="30" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln25_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="grp_readreq_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="0" index="1" bw="32" slack="1"/>
<pin id="111" dir="0" index="2" bw="1" slack="0"/>
<pin id="112" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="readreq(1154) " fcode="readreq"/>
<opset="word_req/2 "/>
</bind>
</comp>

<comp id="115" class="1004" name="word_read_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="32" slack="0"/>
<pin id="117" dir="0" index="1" bw="32" slack="9"/>
<pin id="118" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="word/10 "/>
</bind>
</comp>

<comp id="120" class="1004" name="grp_write_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="0" slack="0"/>
<pin id="122" dir="0" index="1" bw="8" slack="0"/>
<pin id="123" dir="0" index="2" bw="8" slack="1"/>
<pin id="124" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln40/11 write_ln40/12 write_ln40/13 write_ln40/14 "/>
</bind>
</comp>

<comp id="127" class="1004" name="conv3_i_i_i45_cast_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="32" slack="0"/>
<pin id="129" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="conv3_i_i_i45_cast/1 "/>
</bind>
</comp>

<comp id="131" class="1004" name="zext_ln25_cast_fu_131">
<pin_list>
<pin id="132" dir="0" index="0" bw="30" slack="0"/>
<pin id="133" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25_cast/1 "/>
</bind>
</comp>

<comp id="135" class="1004" name="store_ln26_store_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="1" slack="0"/>
<pin id="137" dir="0" index="1" bw="16" slack="0"/>
<pin id="138" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="p_1_load_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="16" slack="0"/>
<pin id="142" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_1/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="sext_ln33_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="16" slack="0"/>
<pin id="145" dir="1" index="1" bw="31" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln33/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="icmp_ln33_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="30" slack="0"/>
<pin id="149" dir="0" index="1" bw="16" slack="0"/>
<pin id="150" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln33/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="p_2_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="16" slack="0"/>
<pin id="155" dir="0" index="1" bw="1" slack="0"/>
<pin id="156" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="p_2/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="sext_ln35_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="16" slack="0"/>
<pin id="161" dir="1" index="1" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln35/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="add_ln35_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="0" index="1" bw="16" slack="0"/>
<pin id="166" dir="1" index="2" bw="34" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35/1 "/>
</bind>
</comp>

<comp id="169" class="1004" name="shl_ln_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="36" slack="0"/>
<pin id="171" dir="0" index="1" bw="34" slack="0"/>
<pin id="172" dir="0" index="2" bw="1" slack="0"/>
<pin id="173" dir="1" index="3" bw="36" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="shl_ln/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="sext_ln35_1_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="36" slack="0"/>
<pin id="179" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln35_1/1 "/>
</bind>
</comp>

<comp id="181" class="1004" name="add_ln35_1_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="36" slack="0"/>
<pin id="183" dir="0" index="1" bw="64" slack="0"/>
<pin id="184" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln35_1/1 "/>
</bind>
</comp>

<comp id="187" class="1004" name="trunc_ln_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="62" slack="0"/>
<pin id="189" dir="0" index="1" bw="64" slack="0"/>
<pin id="190" dir="0" index="2" bw="3" slack="0"/>
<pin id="191" dir="0" index="3" bw="7" slack="0"/>
<pin id="192" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="sext_ln35_2_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="62" slack="0"/>
<pin id="199" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="sext_ln35_2/1 "/>
</bind>
</comp>

<comp id="201" class="1004" name="gmem_addr_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="32" slack="0"/>
<pin id="203" dir="0" index="1" bw="62" slack="0"/>
<pin id="204" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="gmem_addr/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="store_ln26_store_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="16" slack="0"/>
<pin id="209" dir="0" index="1" bw="16" slack="0"/>
<pin id="210" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln26/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="pixel_data_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="pixel_data/10 "/>
</bind>
</comp>

<comp id="216" class="1004" name="pixel_data_1_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="8" slack="0"/>
<pin id="218" dir="0" index="1" bw="32" slack="0"/>
<pin id="219" dir="0" index="2" bw="5" slack="0"/>
<pin id="220" dir="0" index="3" bw="5" slack="0"/>
<pin id="221" dir="1" index="4" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pixel_data_1/10 "/>
</bind>
</comp>

<comp id="226" class="1004" name="pixel_data_2_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="8" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="0" index="2" bw="6" slack="0"/>
<pin id="230" dir="0" index="3" bw="6" slack="0"/>
<pin id="231" dir="1" index="4" bw="8" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pixel_data_2/10 "/>
</bind>
</comp>

<comp id="236" class="1004" name="pixel_data_3_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="8" slack="0"/>
<pin id="238" dir="0" index="1" bw="32" slack="0"/>
<pin id="239" dir="0" index="2" bw="6" slack="0"/>
<pin id="240" dir="0" index="3" bw="6" slack="0"/>
<pin id="241" dir="1" index="4" bw="8" slack="4"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="pixel_data_3/10 "/>
</bind>
</comp>

<comp id="246" class="1005" name="p_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="16" slack="0"/>
<pin id="248" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opset="p "/>
</bind>
</comp>

<comp id="253" class="1005" name="icmp_ln33_reg_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="1" slack="1"/>
<pin id="255" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln33 "/>
</bind>
</comp>

<comp id="257" class="1005" name="gmem_addr_reg_257">
<pin_list>
<pin id="258" dir="0" index="0" bw="32" slack="1"/>
<pin id="259" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="gmem_addr "/>
</bind>
</comp>

<comp id="263" class="1005" name="pixel_data_reg_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="8" slack="1"/>
<pin id="265" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="pixel_data "/>
</bind>
</comp>

<comp id="268" class="1005" name="pixel_data_1_reg_268">
<pin_list>
<pin id="269" dir="0" index="0" bw="8" slack="2"/>
<pin id="270" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="pixel_data_1 "/>
</bind>
</comp>

<comp id="273" class="1005" name="pixel_data_2_reg_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="8" slack="3"/>
<pin id="275" dir="1" index="1" bw="8" slack="3"/>
</pin_list>
<bind>
<opset="pixel_data_2 "/>
</bind>
</comp>

<comp id="278" class="1005" name="pixel_data_3_reg_278">
<pin_list>
<pin id="279" dir="0" index="0" bw="8" slack="4"/>
<pin id="280" dir="1" index="1" bw="8" slack="4"/>
</pin_list>
<bind>
<opset="pixel_data_3 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="89"><net_src comp="10" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="94"><net_src comp="12" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="95"><net_src comp="6" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="100"><net_src comp="14" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="4" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="16" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="2" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="60" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="10" pin="0"/><net_sink comp="108" pin=2"/></net>

<net id="119"><net_src comp="62" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="125"><net_src comp="76" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="126"><net_src comp="8" pin="0"/><net_sink comp="120" pin=1"/></net>

<net id="130"><net_src comp="96" pin="2"/><net_sink comp="127" pin=0"/></net>

<net id="134"><net_src comp="102" pin="2"/><net_sink comp="131" pin=0"/></net>

<net id="139"><net_src comp="44" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="146"><net_src comp="140" pin="1"/><net_sink comp="143" pin=0"/></net>

<net id="151"><net_src comp="131" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="143" pin="1"/><net_sink comp="147" pin=1"/></net>

<net id="157"><net_src comp="140" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="48" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="162"><net_src comp="140" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="167"><net_src comp="127" pin="1"/><net_sink comp="163" pin=0"/></net>

<net id="168"><net_src comp="159" pin="1"/><net_sink comp="163" pin=1"/></net>

<net id="174"><net_src comp="50" pin="0"/><net_sink comp="169" pin=0"/></net>

<net id="175"><net_src comp="163" pin="2"/><net_sink comp="169" pin=1"/></net>

<net id="176"><net_src comp="52" pin="0"/><net_sink comp="169" pin=2"/></net>

<net id="180"><net_src comp="169" pin="3"/><net_sink comp="177" pin=0"/></net>

<net id="185"><net_src comp="177" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="186"><net_src comp="90" pin="2"/><net_sink comp="181" pin=1"/></net>

<net id="193"><net_src comp="54" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="181" pin="2"/><net_sink comp="187" pin=1"/></net>

<net id="195"><net_src comp="56" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="196"><net_src comp="58" pin="0"/><net_sink comp="187" pin=3"/></net>

<net id="200"><net_src comp="187" pin="4"/><net_sink comp="197" pin=0"/></net>

<net id="205"><net_src comp="0" pin="0"/><net_sink comp="201" pin=0"/></net>

<net id="206"><net_src comp="197" pin="1"/><net_sink comp="201" pin=1"/></net>

<net id="211"><net_src comp="153" pin="2"/><net_sink comp="207" pin=0"/></net>

<net id="215"><net_src comp="115" pin="2"/><net_sink comp="212" pin=0"/></net>

<net id="222"><net_src comp="64" pin="0"/><net_sink comp="216" pin=0"/></net>

<net id="223"><net_src comp="115" pin="2"/><net_sink comp="216" pin=1"/></net>

<net id="224"><net_src comp="66" pin="0"/><net_sink comp="216" pin=2"/></net>

<net id="225"><net_src comp="68" pin="0"/><net_sink comp="216" pin=3"/></net>

<net id="232"><net_src comp="64" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="115" pin="2"/><net_sink comp="226" pin=1"/></net>

<net id="234"><net_src comp="42" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="235"><net_src comp="70" pin="0"/><net_sink comp="226" pin=3"/></net>

<net id="242"><net_src comp="64" pin="0"/><net_sink comp="236" pin=0"/></net>

<net id="243"><net_src comp="115" pin="2"/><net_sink comp="236" pin=1"/></net>

<net id="244"><net_src comp="72" pin="0"/><net_sink comp="236" pin=2"/></net>

<net id="245"><net_src comp="74" pin="0"/><net_sink comp="236" pin=3"/></net>

<net id="249"><net_src comp="86" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="250"><net_src comp="246" pin="1"/><net_sink comp="135" pin=1"/></net>

<net id="251"><net_src comp="246" pin="1"/><net_sink comp="140" pin=0"/></net>

<net id="252"><net_src comp="246" pin="1"/><net_sink comp="207" pin=1"/></net>

<net id="256"><net_src comp="147" pin="2"/><net_sink comp="253" pin=0"/></net>

<net id="260"><net_src comp="201" pin="2"/><net_sink comp="257" pin=0"/></net>

<net id="261"><net_src comp="257" pin="1"/><net_sink comp="108" pin=1"/></net>

<net id="262"><net_src comp="257" pin="1"/><net_sink comp="115" pin=1"/></net>

<net id="266"><net_src comp="212" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="267"><net_src comp="263" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="271"><net_src comp="216" pin="4"/><net_sink comp="268" pin=0"/></net>

<net id="272"><net_src comp="268" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="276"><net_src comp="226" pin="4"/><net_sink comp="273" pin=0"/></net>

<net id="277"><net_src comp="273" pin="1"/><net_sink comp="120" pin=2"/></net>

<net id="281"><net_src comp="236" pin="4"/><net_sink comp="278" pin=0"/></net>

<net id="282"><net_src comp="278" pin="1"/><net_sink comp="120" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_stream_V_data_V | {11 12 13 14 }
 - Input state : 
	Port: finn_feeder_chiplet_Pipeline_VITIS_LOOP_33_2 : gmem | {2 3 4 5 6 7 8 9 10 }
	Port: finn_feeder_chiplet_Pipeline_VITIS_LOOP_33_2 : zext_ln25 | {1 }
	Port: finn_feeder_chiplet_Pipeline_VITIS_LOOP_33_2 : conv3_i_i_i45 | {1 }
	Port: finn_feeder_chiplet_Pipeline_VITIS_LOOP_33_2 : ext_mem | {1 }
  - Chain level:
	State 1
		store_ln26 : 1
		p_1 : 1
		sext_ln33 : 2
		icmp_ln33 : 3
		p_2 : 2
		br_ln33 : 4
		sext_ln35 : 2
		add_ln35 : 3
		shl_ln : 4
		sext_ln35_1 : 5
		add_ln35_1 : 6
		trunc_ln : 7
		sext_ln35_2 : 8
		gmem_addr : 9
		store_ln26 : 3
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|
| Operation|        Functional Unit        |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|
|          |           p_2_fu_153          |    0    |    23   |
|    add   |        add_ln35_fu_163        |    0    |    39   |
|          |       add_ln35_1_fu_181       |    0    |    71   |
|----------|-------------------------------|---------|---------|
|   icmp   |        icmp_ln33_fu_147       |    0    |    37   |
|----------|-------------------------------|---------|---------|
|          |    ext_mem_read_read_fu_90    |    0    |    0    |
|   read   | conv3_i_i_i45_read_read_fu_96 |    0    |    0    |
|          |   zext_ln25_read_read_fu_102  |    0    |    0    |
|          |        word_read_fu_115       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|  readreq |       grp_readreq_fu_108      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   write  |        grp_write_fu_120       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   zext   |   conv3_i_i_i45_cast_fu_127   |    0    |    0    |
|          |     zext_ln25_cast_fu_131     |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |        sext_ln33_fu_143       |    0    |    0    |
|   sext   |        sext_ln35_fu_159       |    0    |    0    |
|          |       sext_ln35_1_fu_177      |    0    |    0    |
|          |       sext_ln35_2_fu_197      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|bitconcatenate|         shl_ln_fu_169         |    0    |    0    |
|----------|-------------------------------|---------|---------|
|          |        trunc_ln_fu_187        |    0    |    0    |
|partselect|      pixel_data_1_fu_216      |    0    |    0    |
|          |      pixel_data_2_fu_226      |    0    |    0    |
|          |      pixel_data_3_fu_236      |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   trunc  |       pixel_data_fu_212       |    0    |    0    |
|----------|-------------------------------|---------|---------|
|   Total  |                               |    0    |   170   |
|----------|-------------------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|  gmem_addr_reg_257 |   32   |
|  icmp_ln33_reg_253 |    1   |
|      p_reg_246     |   16   |
|pixel_data_1_reg_268|    8   |
|pixel_data_2_reg_273|    8   |
|pixel_data_3_reg_278|    8   |
| pixel_data_reg_263 |    8   |
+--------------------+--------+
|        Total       |   81   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_write_fu_120 |  p2  |   4  |   8  |   32   ||    20   |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   32   ||  1.8266 ||    20   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   170  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   20   |
|  Register |    -   |   81   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   81   |   190  |
+-----------+--------+--------+--------+
