

================================================================
== Synthesis Summary Report of 'top'
================================================================
+ General Information: 
    * Date:           Thu Oct 20 20:21:19 2022
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:48:16 MDT 2022)
    * Project:        detector_solid
    * Solution:       solution2 (Vitis Kernel Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg484-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +----------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+----------+----------+-------------+-------------+-----+
    |                    Modules                   |  Issue |       | Latency |  Latency  | Iteration|         | Trip |          |          |          |             |             |     |
    |                    & Loops                   |  Type  | Slack | (cycles)|    (ns)   |  Latency | Interval| Count| Pipelined|   BRAM   |    DSP   |      FF     |     LUT     | URAM|
    +----------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+----------+----------+-------------+-------------+-----+
    |+ top                                         |  Timing|  -0.55|        -|          -|         -|        -|     -|        no|  64 (22%)|  22 (10%)|  17403 (16%)|  26164 (49%)|    -|
    | + run*                                       |  Timing|  -0.55|        -|          -|         -|        -|     -|  dataflow|         -|  22 (10%)|  11759 (11%)|  17765 (33%)|    -|
    |  + read_data                                 |  Timing|  -0.00|       72|  1.296e+03|         -|       72|     -|        no|         -|         -|    403 (~0%)|    438 (~0%)|    -|
    |  + compute                                   |  Timing|  -0.55|        -|          -|         -|        -|     -|        no|         -|  22 (10%)|   10160 (9%)|  16776 (31%)|    -|
    |   + insert_point                             |  Timing|  -0.55|     1268|  2.282e+04|         -|     1268|     -|        no|         -|  22 (10%)|    7980 (7%)|  12317 (23%)|    -|
    |    + insert_point_Pipeline_VITIS_LOOP_262_1  |  Timing|  -0.55|     1134|  2.041e+04|         -|     1134|     -|        no|         -|   17 (7%)|    5859 (5%)|   8432 (15%)|    -|
    |     o VITIS_LOOP_262_1                       |       -|  13.14|     1132|  2.038e+04|        46|        8|   136|       yes|         -|         -|            -|            -|    -|
    |    o is_valid_label2                         |       -|  13.14|       17|    306.000|         2|        -|     8|        no|         -|         -|            -|            -|    -|
    |    o insert_point_label4                     |       -|  13.14|        8|    144.000|         1|        -|     8|        no|         -|         -|            -|            -|    -|
    |    o insert_point_label6                     |       -|  13.14|       96|  1.728e+03|        12|        -|     8|        no|         -|         -|            -|            -|    -|
    |   o VITIS_LOOP_473_1                         |       -|  13.14|        -|          -|       792|        -|     -|        no|         -|         -|            -|            -|    -|
    |    o VITIS_LOOP_473_1.1                      |       -|  13.14|        8|    144.000|         1|        -|     8|        no|         -|         -|            -|            -|    -|
    |    o is_valid_label2                         |       -|  13.14|       17|    306.000|         2|        -|     8|        no|         -|         -|            -|            -|    -|
    |    o VITIS_LOOP_49_1                         |       -|  13.14|      757|  1.363e+04|        47|        -|    16|        no|         -|         -|            -|            -|    -|
    |     o VITIS_LOOP_55_2                        |       -|  13.14|       44|    792.000|         5|        -|     8|        no|         -|         -|            -|            -|    -|
    |  + handle_outcome                            |       -|   6.94|       25|    450.000|         -|       25|     -|        no|         -|         -|    996 (~0%)|    405 (~0%)|    -|
    |   o Loop 1                                   |       -|  13.14|       16|    288.000|         2|        -|     8|        no|         -|         -|            -|            -|    -|
    +----------------------------------------------+--------+-------+---------+-----------+----------+---------+------+----------+----------+----------+-------------+-------------+-----+


================================================================
== HW Interfaces
================================================================
* M_AXI
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| Interface  | Data Width | Address Width | Latency | Offset | Register | Max Widen | Max Read     | Max Write    | Num Read    | Num Write   |
|            | (SW->HW)   |               |         |        |          | Bitwidth  | Burst Length | Burst Length | Outstanding | Outstanding |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+
| m_axi_gmem | 352 -> 512 | 64            | 64      | slave  | 0        | 512       | 16           | 16           | 16          | 16          |
+------------+------------+---------------+---------+--------+----------+-----------+--------------+--------------+-------------+-------------+

* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+-------------------+
| Interface     | Data Width | Address Width | Offset | Register | Resource Estimate |
+---------------+------------+---------------+--------+----------+-------------------+
| s_axi_control | 32         | 11            | 16     | 0        | BRAM=16           |
+---------------+------------+---------------+--------+----------+-------------------+

* S_AXILITE Registers
+---------------+--------------------+--------+-------+--------+----------------------------------+---------------------------------------------------------------------------------+
| Interface     | Register           | Offset | Width | Access | Description                      | Bit Fields                                                                      |
+---------------+--------------------+--------+-------+--------+----------------------------------+---------------------------------------------------------------------------------+
| s_axi_control | CTRL               | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 8=SW_RESET 9=INTERRUPT |
| s_axi_control | GIER               | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                                        |
| s_axi_control | IP_IER             | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                                   |
| s_axi_control | IP_ISR             | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                                   |
| s_axi_control | accel_mode         | 0x10   | 32    | W      | Data signal of accel_mode        |                                                                                 |
| s_axi_control | copying            | 0x18   | 32    | R      | Data signal of copying           |                                                                                 |
| s_axi_control | inputData_1        | 0x28   | 32    | W      | Data signal of inputData         |                                                                                 |
| s_axi_control | inputData_2        | 0x2c   | 32    | W      | Data signal of inputData         |                                                                                 |
| s_axi_control | startCopy          | 0x34   | 32    | W      | Data signal of startCopy         |                                                                                 |
| s_axi_control | startCopy_ctrl     | 0x38   | 32    | RW     | Control signal of startCopy      | 0=startCopy_ap_vld 1=startCopy_ap_ack                                           |
| s_axi_control | trainedRegion_i_1  | 0x50   | 32    | W      | Data signal of trainedRegion_i   |                                                                                 |
| s_axi_control | trainedRegion_i_2  | 0x54   | 32    | W      | Data signal of trainedRegion_i   |                                                                                 |
| s_axi_control | trainedRegion_i_3  | 0x58   | 32    | W      | Data signal of trainedRegion_i   |                                                                                 |
| s_axi_control | trainedRegion_i_4  | 0x5c   | 32    | W      | Data signal of trainedRegion_i   |                                                                                 |
| s_axi_control | trainedRegion_i_5  | 0x60   | 32    | W      | Data signal of trainedRegion_i   |                                                                                 |
| s_axi_control | trainedRegion_i_6  | 0x64   | 32    | W      | Data signal of trainedRegion_i   |                                                                                 |
| s_axi_control | trainedRegion_i_7  | 0x68   | 32    | W      | Data signal of trainedRegion_i   |                                                                                 |
| s_axi_control | trainedRegion_i_8  | 0x6c   | 32    | W      | Data signal of trainedRegion_i   |                                                                                 |
| s_axi_control | trainedRegion_i_9  | 0x70   | 32    | W      | Data signal of trainedRegion_i   |                                                                                 |
| s_axi_control | trainedRegion_i_10 | 0x74   | 32    | W      | Data signal of trainedRegion_i   |                                                                                 |
| s_axi_control | trainedRegion_i_11 | 0x78   | 32    | W      | Data signal of trainedRegion_i   |                                                                                 |
| s_axi_control | trainedRegion_i_12 | 0x7c   | 32    | W      | Data signal of trainedRegion_i   |                                                                                 |
| s_axi_control | trainedRegion_i_13 | 0x80   | 32    | W      | Data signal of trainedRegion_i   |                                                                                 |
| s_axi_control | trainedRegion_i_14 | 0x84   | 32    | W      | Data signal of trainedRegion_i   |                                                                                 |
| s_axi_control | trainedRegion_i_15 | 0x88   | 32    | W      | Data signal of trainedRegion_i   |                                                                                 |
| s_axi_control | trainedRegion_i_16 | 0x8c   | 32    | W      | Data signal of trainedRegion_i   |                                                                                 |
| s_axi_control | trainedRegion_i_17 | 0x90   | 32    | W      | Data signal of trainedRegion_i   |                                                                                 |
| s_axi_control | trainedRegion_i_18 | 0x94   | 32    | W      | Data signal of trainedRegion_i   |                                                                                 |
| s_axi_control | trainedRegion_i_19 | 0x98   | 32    | W      | Data signal of trainedRegion_i   |                                                                                 |
| s_axi_control | trainedRegion_i_20 | 0x9c   | 32    | W      | Data signal of trainedRegion_i   |                                                                                 |
| s_axi_control | trainedRegion_i_21 | 0xa0   | 32    | W      | Data signal of trainedRegion_i   |                                                                                 |
| s_axi_control | trainedRegion_i_22 | 0xa4   | 32    | W      | Data signal of trainedRegion_i   |                                                                                 |
| s_axi_control | trainedRegion_i_23 | 0xa8   | 32    | W      | Data signal of trainedRegion_i   |                                                                                 |
| s_axi_control | trainedRegion_i_24 | 0xac   | 32    | W      | Data signal of trainedRegion_i   |                                                                                 |
| s_axi_control | trainedRegion_o_1  | 0xb4   | 32    | R      | Data signal of trainedRegion_o   |                                                                                 |
| s_axi_control | trainedRegion_o_2  | 0xb8   | 32    | R      | Data signal of trainedRegion_o   |                                                                                 |
| s_axi_control | trainedRegion_o_3  | 0xbc   | 32    | R      | Data signal of trainedRegion_o   |                                                                                 |
| s_axi_control | trainedRegion_o_4  | 0xc0   | 32    | R      | Data signal of trainedRegion_o   |                                                                                 |
| s_axi_control | trainedRegion_o_5  | 0xc4   | 32    | R      | Data signal of trainedRegion_o   |                                                                                 |
| s_axi_control | trainedRegion_o_6  | 0xc8   | 32    | R      | Data signal of trainedRegion_o   |                                                                                 |
| s_axi_control | trainedRegion_o_7  | 0xcc   | 32    | R      | Data signal of trainedRegion_o   |                                                                                 |
| s_axi_control | trainedRegion_o_8  | 0xd0   | 32    | R      | Data signal of trainedRegion_o   |                                                                                 |
| s_axi_control | trainedRegion_o_9  | 0xd4   | 32    | R      | Data signal of trainedRegion_o   |                                                                                 |
| s_axi_control | trainedRegion_o_10 | 0xd8   | 32    | R      | Data signal of trainedRegion_o   |                                                                                 |
| s_axi_control | trainedRegion_o_11 | 0xdc   | 32    | R      | Data signal of trainedRegion_o   |                                                                                 |
| s_axi_control | trainedRegion_o_12 | 0xe0   | 32    | R      | Data signal of trainedRegion_o   |                                                                                 |
| s_axi_control | trainedRegion_o_13 | 0xe4   | 32    | R      | Data signal of trainedRegion_o   |                                                                                 |
| s_axi_control | trainedRegion_o_14 | 0xe8   | 32    | R      | Data signal of trainedRegion_o   |                                                                                 |
| s_axi_control | trainedRegion_o_15 | 0xec   | 32    | R      | Data signal of trainedRegion_o   |                                                                                 |
| s_axi_control | trainedRegion_o_16 | 0xf0   | 32    | R      | Data signal of trainedRegion_o   |                                                                                 |
| s_axi_control | trainedRegion_o_17 | 0xf4   | 32    | R      | Data signal of trainedRegion_o   |                                                                                 |
| s_axi_control | trainedRegion_o_18 | 0xf8   | 32    | R      | Data signal of trainedRegion_o   |                                                                                 |
| s_axi_control | trainedRegion_o_19 | 0xfc   | 32    | R      | Data signal of trainedRegion_o   |                                                                                 |
| s_axi_control | trainedRegion_o_20 | 0x100  | 32    | R      | Data signal of trainedRegion_o   |                                                                                 |
| s_axi_control | trainedRegion_o_21 | 0x104  | 32    | R      | Data signal of trainedRegion_o   |                                                                                 |
| s_axi_control | trainedRegion_o_22 | 0x108  | 32    | R      | Data signal of trainedRegion_o   |                                                                                 |
| s_axi_control | trainedRegion_o_23 | 0x10c  | 32    | R      | Data signal of trainedRegion_o   |                                                                                 |
| s_axi_control | trainedRegion_o_24 | 0x110  | 32    | R      | Data signal of trainedRegion_o   |                                                                                 |
| s_axi_control | IOCheckIdx         | 0x17c  | 32    | W      | Data signal of IOCheckIdx        |                                                                                 |
| s_axi_control | IORegionIdx        | 0x184  | 32    | W      | Data signal of IORegionIdx       |                                                                                 |
| s_axi_control | n_regions_in_i     | 0x18c  | 32    | W      | Data signal of n_regions_in_i    |                                                                                 |
| s_axi_control | n_regions_in_o     | 0x194  | 32    | R      | Data signal of n_regions_in_o    |                                                                                 |
| s_axi_control | failedTask         | 0x1a0  | 32    | R      | Data signal of failedTask        |                                                                                 |
| s_axi_control | failedTask_ctrl    | 0x1a4  | 32    | R      | Control signal of failedTask     | 0=failedTask_ap_vld                                                             |
+---------------+--------------------+--------+-------+--------+----------------------------------+---------------------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+-----------------+-----------+--------------+
| Argument        | Direction | Datatype     |
+-----------------+-----------+--------------+
| accel_mode      | in        | char         |
| copying         | out       | pointer      |
| inputData       | in        | controlStr*  |
| startCopy       | in        | pointer      |
| errorInTask     | inout     | char*        |
| outcomeInRam    | out       | OutcomeStr*  |
| trainedRegion_i | in        | REGION_T     |
| trainedRegion_o | out       | REGION_T*    |
| IOCheckIdx      | in        | ap_uint<8>   |
| IORegionIdx     | in        | ap_uint<8>   |
| n_regions_in    | inout     | ap_uint<8>*  |
| failedTask      | out       | taskFailure* |
+-----------------+-----------+--------------+

* SW-to-HW Mapping
+-----------------+---------------+-----------+----------+-----------------------------------------------+
| Argument        | HW Interface  | HW Type   | HW Usage | HW Info                                       |
+-----------------+---------------+-----------+----------+-----------------------------------------------+
| accel_mode      | s_axi_control | register  |          | name=accel_mode offset=0x10 range=32          |
| copying         | s_axi_control | register  |          | name=copying offset=0x18 range=32             |
| inputData       | m_axi_gmem    | interface |          |                                               |
| inputData       | s_axi_control | register  | offset   | name=inputData_1 offset=0x28 range=32         |
| inputData       | s_axi_control | register  | offset   | name=inputData_2 offset=0x2c range=32         |
| startCopy       | s_axi_control | register  |          | name=startCopy offset=0x34 range=32           |
| startCopy       | s_axi_control | register  |          | name=startCopy_ctrl offset=0x38 range=32      |
| errorInTask     | s_axi_control | memory    |          | name=errorInTask offset=64 range=16           |
| outcomeInRam    | s_axi_control | memory    |          | name=outcomeInRam offset=1024 range=1024      |
| trainedRegion_i | s_axi_control | register  |          | name=trainedRegion_i_1 offset=0x50 range=32   |
| trainedRegion_i | s_axi_control | register  |          | name=trainedRegion_i_2 offset=0x54 range=32   |
| trainedRegion_i | s_axi_control | register  |          | name=trainedRegion_i_3 offset=0x58 range=32   |
| trainedRegion_i | s_axi_control | register  |          | name=trainedRegion_i_4 offset=0x5c range=32   |
| trainedRegion_i | s_axi_control | register  |          | name=trainedRegion_i_5 offset=0x60 range=32   |
| trainedRegion_i | s_axi_control | register  |          | name=trainedRegion_i_6 offset=0x64 range=32   |
| trainedRegion_i | s_axi_control | register  |          | name=trainedRegion_i_7 offset=0x68 range=32   |
| trainedRegion_i | s_axi_control | register  |          | name=trainedRegion_i_8 offset=0x6c range=32   |
| trainedRegion_i | s_axi_control | register  |          | name=trainedRegion_i_9 offset=0x70 range=32   |
| trainedRegion_i | s_axi_control | register  |          | name=trainedRegion_i_10 offset=0x74 range=32  |
| trainedRegion_i | s_axi_control | register  |          | name=trainedRegion_i_11 offset=0x78 range=32  |
| trainedRegion_i | s_axi_control | register  |          | name=trainedRegion_i_12 offset=0x7c range=32  |
| trainedRegion_i | s_axi_control | register  |          | name=trainedRegion_i_13 offset=0x80 range=32  |
| trainedRegion_i | s_axi_control | register  |          | name=trainedRegion_i_14 offset=0x84 range=32  |
| trainedRegion_i | s_axi_control | register  |          | name=trainedRegion_i_15 offset=0x88 range=32  |
| trainedRegion_i | s_axi_control | register  |          | name=trainedRegion_i_16 offset=0x8c range=32  |
| trainedRegion_i | s_axi_control | register  |          | name=trainedRegion_i_17 offset=0x90 range=32  |
| trainedRegion_i | s_axi_control | register  |          | name=trainedRegion_i_18 offset=0x94 range=32  |
| trainedRegion_i | s_axi_control | register  |          | name=trainedRegion_i_19 offset=0x98 range=32  |
| trainedRegion_i | s_axi_control | register  |          | name=trainedRegion_i_20 offset=0x9c range=32  |
| trainedRegion_i | s_axi_control | register  |          | name=trainedRegion_i_21 offset=0xa0 range=32  |
| trainedRegion_i | s_axi_control | register  |          | name=trainedRegion_i_22 offset=0xa4 range=32  |
| trainedRegion_i | s_axi_control | register  |          | name=trainedRegion_i_23 offset=0xa8 range=32  |
| trainedRegion_i | s_axi_control | register  |          | name=trainedRegion_i_24 offset=0xac range=32  |
| trainedRegion_o | s_axi_control | register  |          | name=trainedRegion_o_1 offset=0xb4 range=32   |
| trainedRegion_o | s_axi_control | register  |          | name=trainedRegion_o_2 offset=0xb8 range=32   |
| trainedRegion_o | s_axi_control | register  |          | name=trainedRegion_o_3 offset=0xbc range=32   |
| trainedRegion_o | s_axi_control | register  |          | name=trainedRegion_o_4 offset=0xc0 range=32   |
| trainedRegion_o | s_axi_control | register  |          | name=trainedRegion_o_5 offset=0xc4 range=32   |
| trainedRegion_o | s_axi_control | register  |          | name=trainedRegion_o_6 offset=0xc8 range=32   |
| trainedRegion_o | s_axi_control | register  |          | name=trainedRegion_o_7 offset=0xcc range=32   |
| trainedRegion_o | s_axi_control | register  |          | name=trainedRegion_o_8 offset=0xd0 range=32   |
| trainedRegion_o | s_axi_control | register  |          | name=trainedRegion_o_9 offset=0xd4 range=32   |
| trainedRegion_o | s_axi_control | register  |          | name=trainedRegion_o_10 offset=0xd8 range=32  |
| trainedRegion_o | s_axi_control | register  |          | name=trainedRegion_o_11 offset=0xdc range=32  |
| trainedRegion_o | s_axi_control | register  |          | name=trainedRegion_o_12 offset=0xe0 range=32  |
| trainedRegion_o | s_axi_control | register  |          | name=trainedRegion_o_13 offset=0xe4 range=32  |
| trainedRegion_o | s_axi_control | register  |          | name=trainedRegion_o_14 offset=0xe8 range=32  |
| trainedRegion_o | s_axi_control | register  |          | name=trainedRegion_o_15 offset=0xec range=32  |
| trainedRegion_o | s_axi_control | register  |          | name=trainedRegion_o_16 offset=0xf0 range=32  |
| trainedRegion_o | s_axi_control | register  |          | name=trainedRegion_o_17 offset=0xf4 range=32  |
| trainedRegion_o | s_axi_control | register  |          | name=trainedRegion_o_18 offset=0xf8 range=32  |
| trainedRegion_o | s_axi_control | register  |          | name=trainedRegion_o_19 offset=0xfc range=32  |
| trainedRegion_o | s_axi_control | register  |          | name=trainedRegion_o_20 offset=0x100 range=32 |
| trainedRegion_o | s_axi_control | register  |          | name=trainedRegion_o_21 offset=0x104 range=32 |
| trainedRegion_o | s_axi_control | register  |          | name=trainedRegion_o_22 offset=0x108 range=32 |
| trainedRegion_o | s_axi_control | register  |          | name=trainedRegion_o_23 offset=0x10c range=32 |
| trainedRegion_o | s_axi_control | register  |          | name=trainedRegion_o_24 offset=0x110 range=32 |
| IOCheckIdx      | s_axi_control | register  |          | name=IOCheckIdx offset=0x17c range=32         |
| IORegionIdx     | s_axi_control | register  |          | name=IORegionIdx offset=0x184 range=32        |
| n_regions_in    | s_axi_control | register  |          | name=n_regions_in_i offset=0x18c range=32     |
| n_regions_in    | s_axi_control | register  |          | name=n_regions_in_o offset=0x194 range=32     |
| failedTask      | s_axi_control | register  |          | name=failedTask offset=0x1a0 range=32         |
| failedTask      | s_axi_control | register  |          | name=failedTask_ctrl offset=0x1a4 range=32    |
+-----------------+---------------+-----------+----------+-----------------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+----------------------------------------------+-----+--------+--------------+------+---------+---------+
| Name                                         | DSP | Pragma | Variable     | Op   | Impl    | Latency |
+----------------------------------------------+-----+--------+--------------+------+---------+---------+
| + top                                        | 22  |        |              |      |         |         |
|   add_ln724_fu_1653_p2                       | -   |        | add_ln724    | add  | fabric  | 0       |
|   add_ln721_fu_2108_p2                       | -   |        | add_ln721    | add  | fabric  | 0       |
|  + run                                       | 22  |        |              |      |         |         |
|   + compute                                  | 22  |        |              |      |         |         |
|     empty_fu_2047_p2                         | -   |        | empty        | add  | fabric  | 0       |
|     add_ln70_fu_2093_p2                      | -   |        | add_ln70     | add  | fabric  | 0       |
|     add_ln49_fu_2263_p2                      | -   |        | add_ln49     | add  | fabric  | 0       |
|     add_ln59_fu_2283_p2                      | -   |        | add_ln59     | add  | fabric  | 0       |
|     add_ln59_1_fu_2298_p2                    | -   |        | add_ln59_1   | add  | fabric  | 0       |
|     add_ln55_fu_2325_p2                      | -   |        | add_ln55     | add  | fabric  | 0       |
|    + insert_point                            | 22  |        |              |      |         |         |
|      add_ln70_fu_1425_p2                     | -   |        | add_ln70     | add  | fabric  | 0       |
|      add_ln243_fu_1492_p2                    | -   |        | add_ln243    | add  | fabric  | 0       |
|      add_ln243_1_fu_1509_p2                  | -   |        | add_ln243_1  | add  | fabric  | 0       |
|      add_ln243_2_fu_1526_p2                  | -   |        | add_ln243_2  | add  | fabric  | 0       |
|      add_ln243_3_fu_1543_p2                  | -   |        | add_ln243_3  | add  | fabric  | 0       |
|      add_ln243_4_fu_1560_p2                  | -   |        | add_ln243_4  | add  | fabric  | 0       |
|      add_ln243_5_fu_1577_p2                  | -   |        | add_ln243_5  | add  | fabric  | 0       |
|      add_ln243_6_fu_1632_p2                  | -   |        | add_ln243_6  | add  | fabric  | 0       |
|      add_ln243_7_fu_1642_p2                  | -   |        | add_ln243_7  | add  | fabric  | 0       |
|      add_ln243_8_fu_1652_p2                  | -   |        | add_ln243_8  | add  | fabric  | 0       |
|      add_ln243_9_fu_1662_p2                  | -   |        | add_ln243_9  | add  | fabric  | 0       |
|      add_ln243_10_fu_1672_p2                 | -   |        | add_ln243_10 | add  | fabric  | 0       |
|      add_ln243_11_fu_1682_p2                 | -   |        | add_ln243_11 | add  | fabric  | 0       |
|      add_ln242_fu_1698_p2                    | -   |        | add_ln242    | add  | fabric  | 0       |
|      add_ln886_fu_1729_p2                    | -   |        | add_ln886    | add  | fabric  | 0       |
|      add_ln349_fu_1769_p2                    | -   |        | add_ln349    | add  | fabric  | 0       |
|      add_ln349_1_fu_1864_p2                  | -   |        | add_ln349_1  | add  | fabric  | 0       |
|      add_ln352_fu_1959_p2                    | -   |        | add_ln352    | add  | fabric  | 0       |
|      add_ln352_1_fu_2054_p2                  | -   |        | add_ln352_1  | add  | fabric  | 0       |
|      add_ln367_fu_2149_p2                    | -   |        | add_ln367    | add  | fabric  | 0       |
|      add_ln367_1_fu_2244_p2                  | -   |        | add_ln367_1  | add  | fabric  | 0       |
|      add_ln349_2_fu_2349_p2                  | -   |        | add_ln349_2  | add  | fabric  | 0       |
|      add_ln349_3_fu_2362_p2                  | -   |        | add_ln349_3  | add  | fabric  | 0       |
|      add_ln352_2_fu_2375_p2                  | -   |        | add_ln352_2  | add  | fabric  | 0       |
|      add_ln352_3_fu_2388_p2                  | -   |        | add_ln352_3  | add  | fabric  | 0       |
|      add_ln355_fu_2401_p2                    | -   |        | add_ln355    | add  | fabric  | 0       |
|      add_ln355_1_fu_2414_p2                  | -   |        | add_ln355_1  | add  | fabric  | 0       |
|      faddfsub_32ns_32ns_32_4_full_dsp_1_U44  | -   |        | add_ln349_4  | add  | fabric  | 0       |
|      add_ln349_5_fu_2444_p2                  | -   |        | add_ln349_5  | add  | fabric  | 0       |
|      add_ln349_6_fu_2454_p2                  | -   |        | add_ln349_6  | add  | fabric  | 0       |
|      add_ln349_7_fu_2464_p2                  | -   |        | add_ln349_7  | add  | fabric  | 0       |
|      add_ln352_4_fu_2474_p2                  | -   |        | add_ln352_4  | add  | fabric  | 0       |
|      add_ln352_5_fu_2484_p2                  | -   |        | add_ln352_5  | add  | fabric  | 0       |
|      fmul_32ns_32ns_32_2_max_dsp_1_U45       | -   |        | add_ln352_6  | add  | fabric  | 0       |
|      add_ln352_7_fu_2504_p2                  | -   |        | add_ln352_7  | add  | fabric  | 0       |
|      add_ln355_2_fu_2514_p2                  | -   |        | add_ln355_2  | add  | fabric  | 0       |
|      add_ln355_3_fu_2524_p2                  | -   |        | add_ln355_3  | add  | fabric  | 0       |
|      add_ln348_fu_2540_p2                    | -   |        | add_ln348    | add  | fabric  | 0       |
|      faddfsub_32ns_32ns_32_4_full_dsp_1_U44  | 2   |        | add          | fadd | fulldsp | 3       |
|      fmul_32ns_32ns_32_2_max_dsp_1_U45       | 3   |        | conv         | fmul | maxdsp  | 1       |
|     + insert_point_Pipeline_VITIS_LOOP_262_1 | 17  |        |              |      |         |         |
|       add_ln295_fu_1412_p2                   | -   |        | add_ln295    | add  | fabric  | 0       |
|       add_ln295_1_fu_1430_p2                 | -   |        | add_ln295_1  | add  | fabric  | 0       |
|       add_ln295_2_fu_1448_p2                 | -   |        | add_ln295_2  | add  | fabric  | 0       |
|       add_ln295_3_fu_1466_p2                 | -   |        | add_ln295_3  | add  | fabric  | 0       |
|       add_ln290_fu_1484_p2                   | -   |        | add_ln290    | add  | fabric  | 0       |
|       add_ln290_1_fu_1502_p2                 | -   |        | add_ln290_1  | add  | fabric  | 0       |
|       add_ln296_fu_1530_p2                   | -   |        | add_ln296    | add  | fabric  | 0       |
|       add_ln296_1_fu_1548_p2                 | -   |        | add_ln296_1  | add  | fabric  | 0       |
|       add_ln296_2_fu_1566_p2                 | -   |        | add_ln296_2  | add  | fabric  | 0       |
|       add_ln296_3_fu_1584_p2                 | -   |        | add_ln296_3  | add  | fabric  | 0       |
|       add_ln290_2_fu_1602_p2                 | -   |        | add_ln290_2  | add  | fabric  | 0       |
|       add_ln290_3_fu_1620_p2                 | -   |        | add_ln290_3  | add  | fabric  | 0       |
|       fsub_32ns_32ns_32_4_full_dsp_1_U7      | 2   |        | d1           | fsub | fulldsp | 3       |
|       fsub_32ns_32ns_32_4_full_dsp_1_U8      | 2   |        | d2           | fsub | fulldsp | 3       |
|       fsub_32ns_32ns_32_4_full_dsp_1_U9      | 2   |        | sub          | fsub | fulldsp | 3       |
|       fsub_32ns_32ns_32_4_full_dsp_1_U10     | 2   |        | sub2         | fsub | fulldsp | 3       |
|       faddfsub_32ns_32ns_32_4_full_dsp_1_U11 | 2   |        | distance_1   | fsub | fulldsp | 3       |
|       fsub_32ns_32ns_32_4_full_dsp_1_U7      | 2   |        | d1_1         | fsub | fulldsp | 3       |
|       fsub_32ns_32ns_32_4_full_dsp_1_U8      | 2   |        | d2_1         | fsub | fulldsp | 3       |
|       fsub_32ns_32ns_32_4_full_dsp_1_U9      | 2   |        | sub79_1      | fsub | fulldsp | 3       |
|       fsub_32ns_32ns_32_4_full_dsp_1_U10     | 2   |        | sub91_1      | fsub | fulldsp | 3       |
|       faddfsub_32ns_32ns_32_4_full_dsp_1_U11 | 2   |        | distance_2   | fsub | fulldsp | 3       |
|       fsub_32ns_32ns_32_4_full_dsp_1_U7      | 2   |        | d1_2         | fsub | fulldsp | 3       |
|       fsub_32ns_32ns_32_4_full_dsp_1_U8      | 2   |        | d2_2         | fsub | fulldsp | 3       |
|       fsub_32ns_32ns_32_4_full_dsp_1_U9      | 2   |        | sub79_2      | fsub | fulldsp | 3       |
|       fsub_32ns_32ns_32_4_full_dsp_1_U7      | 2   |        | ov_8         | fsub | fulldsp | 3       |
|       fsub_32ns_32ns_32_4_full_dsp_1_U10     | 2   |        | sub91_2      | fsub | fulldsp | 3       |
|       fsub_32ns_32ns_32_4_full_dsp_1_U7      | 2   |        | ov_9         | fsub | fulldsp | 3       |
|       fmul_32ns_32ns_32_2_max_dsp_1_U15      | 3   |        | overlap_2    | fmul | maxdsp  | 1       |
|       faddfsub_32ns_32ns_32_4_full_dsp_1_U12 | 2   |        | distance_3   | fsub | fulldsp | 3       |
|       fsub_32ns_32ns_32_4_full_dsp_1_U7      | 2   |        | d1_3         | fsub | fulldsp | 3       |
|       fsub_32ns_32ns_32_4_full_dsp_1_U8      | 2   |        | d2_3         | fsub | fulldsp | 3       |
|       fsub_32ns_32ns_32_4_full_dsp_1_U9      | 2   |        | sub79_3      | fsub | fulldsp | 3       |
|       fsub_32ns_32ns_32_4_full_dsp_1_U10     | 2   |        | sub91_3      | fsub | fulldsp | 3       |
|       fmul_32ns_32ns_32_2_max_dsp_1_U15      | 3   |        | overlap_3    | fmul | maxdsp  | 1       |
|       fsub_32ns_32ns_32_4_full_dsp_1_U7      | 2   |        | d_4          | fsub | fulldsp | 3       |
|       faddfsub_32ns_32ns_32_4_full_dsp_1_U12 | 2   |        | distance_4   | fsub | fulldsp | 3       |
|       fsub_32ns_32ns_32_4_full_dsp_1_U8      | 2   |        | d1_4         | fsub | fulldsp | 3       |
|       fsub_32ns_32ns_32_4_full_dsp_1_U9      | 2   |        | d2_4         | fsub | fulldsp | 3       |
|       fsub_32ns_32ns_32_4_full_dsp_1_U10     | 2   |        | sub79_4      | fsub | fulldsp | 3       |
|       faddfsub_32ns_32ns_32_4_full_dsp_1_U11 | 2   |        | ov_16        | fsub | fulldsp | 3       |
|       faddfsub_32ns_32ns_32_4_full_dsp_1_U11 | 2   |        | sub91_4      | fsub | fulldsp | 3       |
|       faddfsub_32ns_32ns_32_4_full_dsp_1_U11 | 2   |        | ov_17        | fsub | fulldsp | 3       |
|       fmul_32ns_32ns_32_2_max_dsp_1_U15      | 3   |        | overlap_4    | fmul | maxdsp  | 1       |
|       fsub_32ns_32ns_32_4_full_dsp_1_U7      | 2   |        | d_5          | fsub | fulldsp | 3       |
|       fadd_32ns_32ns_32_4_full_dsp_1_U13     | 2   |        | distance_5   | fadd | fulldsp | 3       |
|       fsub_32ns_32ns_32_4_full_dsp_1_U8      | 2   |        | d1_5         | fsub | fulldsp | 3       |
|       fsub_32ns_32ns_32_4_full_dsp_1_U9      | 2   |        | d2_5         | fsub | fulldsp | 3       |
|       fsub_32ns_32ns_32_4_full_dsp_1_U10     | 2   |        | sub79_5      | fsub | fulldsp | 3       |
|       faddfsub_32ns_32ns_32_4_full_dsp_1_U11 | 2   |        | ov_20        | fsub | fulldsp | 3       |
|       faddfsub_32ns_32ns_32_4_full_dsp_1_U11 | 2   |        | sub91_5      | fsub | fulldsp | 3       |
|       faddfsub_32ns_32ns_32_4_full_dsp_1_U11 | 2   |        | ov_21        | fsub | fulldsp | 3       |
|       fmul_32ns_32ns_32_2_max_dsp_1_U15      | 3   |        | overlap_5    | fmul | maxdsp  | 1       |
|       fsub_32ns_32ns_32_4_full_dsp_1_U7      | 2   |        | d_6          | fsub | fulldsp | 3       |
|       fmul_32ns_32ns_32_2_max_dsp_1_U15      | 3   |        | mul_6        | fmul | maxdsp  | 1       |
|       faddfsub_32ns_32ns_32_4_full_dsp_1_U12 | 2   |        | distance_6   | fsub | fulldsp | 3       |
|       fsub_32ns_32ns_32_4_full_dsp_1_U8      | 2   |        | d1_6         | fsub | fulldsp | 3       |
|       fsub_32ns_32ns_32_4_full_dsp_1_U9      | 2   |        | d2_6         | fsub | fulldsp | 3       |
|       fsub_32ns_32ns_32_4_full_dsp_1_U10     | 2   |        | sub79_6      | fsub | fulldsp | 3       |
|       faddfsub_32ns_32ns_32_4_full_dsp_1_U11 | 2   |        | ov_24        | fsub | fulldsp | 3       |
|       fsub_32ns_32ns_32_4_full_dsp_1_U8      | 2   |        | sub91_6      | fsub | fulldsp | 3       |
|       faddfsub_32ns_32ns_32_4_full_dsp_1_U11 | 2   |        | ov_25        | fsub | fulldsp | 3       |
|       fmul_32ns_32ns_32_2_max_dsp_1_U15      | 3   |        | overlap_6    | fmul | maxdsp  | 1       |
|       faddfsub_32ns_32ns_32_4_full_dsp_1_U12 | 2   |        | d_7          | fsub | fulldsp | 3       |
|       fmul_32ns_32ns_32_2_max_dsp_1_U15      | 3   |        | mul_7        | fmul | maxdsp  | 1       |
|       faddfsub_32ns_32ns_32_4_full_dsp_1_U12 | 2   |        | distance_7   | fsub | fulldsp | 3       |
|       fsub_32ns_32ns_32_4_full_dsp_1_U9      | 2   |        | d1_7         | fsub | fulldsp | 3       |
|       fsub_32ns_32ns_32_4_full_dsp_1_U10     | 2   |        | d2_7         | fsub | fulldsp | 3       |
|       faddfsub_32ns_32ns_32_4_full_dsp_1_U11 | 2   |        | sub79_7      | fsub | fulldsp | 3       |
|       faddfsub_32ns_32ns_32_4_full_dsp_1_U12 | 2   |        | ov_28        | fsub | fulldsp | 3       |
|       faddfsub_32ns_32ns_32_4_full_dsp_1_U12 | 2   |        | sub91_7      | fsub | fulldsp | 3       |
|       faddfsub_32ns_32ns_32_4_full_dsp_1_U12 | 2   |        | ov_29        | fsub | fulldsp | 3       |
|       i_real_4_fu_3017_p2                    | -   |        | i_real_4     | add  | fabric  | 0       |
|       k_real_fu_1644_p2                      | -   |        | k_real       | add  | fabric  | 0       |
|       k_real_2_fu_1650_p2                    | -   |        | k_real_2     | add  | fabric  | 0       |
|   + handle_outcome                           | 0   |        |              |      |         |         |
|     empty_fu_563_p2                          | -   |        | empty        | add  | fabric  | 0       |
+----------------------------------------------+-----+--------+--------------+------+---------+---------+


================================================================
== Bind Storage Report
================================================================
+--------------------+------+------+--------+--------------+---------+------+---------+
| Name               | BRAM | URAM | Pragma | Variable     | Storage | Impl | Latency |
+--------------------+------+------+--------+--------------+---------+------+---------+
| + top              | 64   | 0    |        |              |         |      |         |
|   regions_U        | 8    | -    |        | regions      | ram_t2p | auto | 1       |
|   regions_2_U      | 8    | -    |        | regions_2    | ram_t2p | auto | 1       |
|   regions_4_U      | 8    | -    |        | regions_4    | ram_t2p | auto | 1       |
|   regions_1_U      | 8    | -    |        | regions_1    | ram_t2p | auto | 1       |
|   regions_3_U      | 8    | -    |        | regions_3    | ram_t2p | auto | 1       |
|   regions_5_U      | 8    | -    |        | regions_5    | ram_t2p | auto | 1       |
|  + run             | 0    | 0    |        |              |         |      |         |
|    sourceStream_U  | -    | -    |        | sourceStream | fifo    | srl  | 0       |
|    destStream_U    | -    | -    |        | destStream   | fifo    | srl  | 0       |
|   + compute        | 0    | 0    |        |              |         |      |         |
|     out_AOV_U      | -    | -    |        | out_AOV      | ram_s2p | auto | 1       |
|   + handle_outcome | 0    | 0    |        |              |         |      |         |
|     in_AOV_U       | -    | -    |        | in_AOV       | ram_t2p | auto | 1       |
|     outcome_AOV_U  | -    | -    |        | outcome_AOV  | ram_s2p | auto | 1       |
+--------------------+------+------+--------+--------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+-------------------------------------------+--------------------------------------------------------------------------+
| Type            | Options                                   | Location                                                                 |
+-----------------+-------------------------------------------+--------------------------------------------------------------------------+
| loop_tripcount  | min=0 max=16                              | detector_solid/abs_solid_detector.cpp:53 in hasregion                    |
| loop_tripcount  | min=1 max=8                               | detector_solid/abs_solid_detector.cpp:57 in hasregion                    |
| inline          |                                           | detector_solid/abs_solid_detector.cpp:80 in update_train_regions         |
| loop_tripcount  | min=0 max=136                             | detector_solid/abs_solid_detector.cpp:264 in insert_point                |
| pipeline        | II=8                                      | detector_solid/abs_solid_detector.cpp:265 in insert_point                |
| interface       | mode=ap_ctrl_none port=return             | detector_solid/abs_solid_detector.cpp:428 in handle_outcome, return      |
| pipeline        | off                                       | detector_solid/abs_solid_detector.cpp:431 in handle_outcome              |
| array_partition | variable=in.AOV type=complete             | detector_solid/abs_solid_detector.cpp:467 in compute, in.AOV             |
| interface       | mode=ap_ctrl_none port=return             | detector_solid/abs_solid_detector.cpp:468 in compute, return             |
| pipeline        | off                                       | detector_solid/abs_solid_detector.cpp:471 in compute                     |
| interface       | mode=ap_ctrl_none port=return             | detector_solid/abs_solid_detector.cpp:522 in read_data, return           |
| pipeline        | off                                       | detector_solid/abs_solid_detector.cpp:525 in read_data                   |
| dataflow        | disable_start_propagation                 | detector_solid/abs_solid_detector.cpp:539 in run                         |
| stable          | variable=inputAOV                         | detector_solid/abs_solid_detector.cpp:540 in run, inputAOV               |
| stable          | variable=outcomeInRam                     | detector_solid/abs_solid_detector.cpp:541 in run, outcomeInRam           |
| stable          | variable=errorInTask                      | detector_solid/abs_solid_detector.cpp:542 in run, errorInTask            |
| stable          | variable=failedTaskExecutionIds           | detector_solid/abs_solid_detector.cpp:543 in run, failedTaskExecutionIds |
| stable          | variable=regions                          | detector_solid/abs_solid_detector.cpp:544 in run, regions                |
| stable          | variable=n_regions                        | detector_solid/abs_solid_detector.cpp:545 in run, n_regions              |
| interface       | mode=ap_ctrl_hs port=return               | detector_solid/abs_solid_detector.cpp:683 in top, return                 |
| interface       | mode=s_axilite port=return                | detector_solid/abs_solid_detector.cpp:684 in top, return                 |
| interface       | mode= s_axilite port = accel_mode         | detector_solid/abs_solid_detector.cpp:687 in top                         |
| interface       | mode= m_axi port = inputData offset=slave | detector_solid/abs_solid_detector.cpp:688 in top                         |
| interface       | mode= s_axilite port=copying              | detector_solid/abs_solid_detector.cpp:690 in top, copying                |
| interface       | mode= s_axilite port=startCopy            | detector_solid/abs_solid_detector.cpp:691 in top, startCopy              |
| interface       | mode=ap_hs port=startCopy                 | detector_solid/abs_solid_detector.cpp:692 in top, startCopy              |
| interface       | mode= s_axilite port = trainedRegion_i    | detector_solid/abs_solid_detector.cpp:694 in top                         |
| interface       | mode= s_axilite port = trainedRegion_o    | detector_solid/abs_solid_detector.cpp:695 in top                         |
| interface       | mode= s_axilite port = IOCheckIdx         | detector_solid/abs_solid_detector.cpp:696 in top                         |
| interface       | mode= s_axilite port = IORegionIdx        | detector_solid/abs_solid_detector.cpp:697 in top                         |
| interface       | mode=s_axilite port=failedTask            | detector_solid/abs_solid_detector.cpp:699 in top, failedTask             |
| interface       | mode=ap_hs port=failedTask                | detector_solid/abs_solid_detector.cpp:700 in top, failedTask             |
| interface       | mode=ap_hs port=failedTask                | detector_solid/abs_solid_detector.cpp:703 in top, failedTask             |
| interface       | mode=s_axilite port = n_regions_in        | detector_solid/abs_solid_detector.cpp:704 in top                         |
| interface       | mode=s_axilite port = errorInTask         | detector_solid/abs_solid_detector.cpp:706 in top                         |
| interface       | mode=s_axilite port = outcomeInRam        | detector_solid/abs_solid_detector.cpp:707 in top                         |
| array_partition | variable=regions dim=2 cyclic factor=2    | detector_solid/abs_solid_detector.cpp:712 in top, regions                |
| array_partition | variable=failedTaskExecutionIds complete  | detector_solid/abs_solid_detector.cpp:713 in top, failedTaskExecutionIds |
| reset           | variable=failedTaskExecutionIds           | detector_solid/abs_solid_detector.cpp:716 in top, failedTaskExecutionIds |
| array_partition | variable=n_regions complete               | detector_solid/abs_solid_detector.cpp:718 in top, n_regions              |
+-----------------+-------------------------------------------+--------------------------------------------------------------------------+


