{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1410840030445 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1410840030446 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Sep 15 23:00:30 2014 " "Processing started: Mon Sep 15 23:00:30 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1410840030446 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1410840030446 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab1_Part2 -c Lab1_Part2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab1_Part2 -c Lab1_Part2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1410840030446 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1410840030827 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab1_part2.v 1 1 " "Found 1 design units, including 1 entities, in source file lab1_part2.v" { { "Info" "ISGN_ENTITY_NAME" "1 Lab1_Part2 " "Found entity 1: Lab1_Part2" {  } { { "Lab1_Part2.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/1/Part 2/Lab1_Part2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1410840030873 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1410840030873 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x0 Lab1_Part2.v(8) " "Verilog HDL Implicit Net warning at Lab1_Part2.v(8): created implicit net for \"x0\"" {  } { { "Lab1_Part2.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/1/Part 2/Lab1_Part2.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1410840030873 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x1 Lab1_Part2.v(9) " "Verilog HDL Implicit Net warning at Lab1_Part2.v(9): created implicit net for \"x1\"" {  } { { "Lab1_Part2.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/1/Part 2/Lab1_Part2.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1410840030873 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x2 Lab1_Part2.v(10) " "Verilog HDL Implicit Net warning at Lab1_Part2.v(10): created implicit net for \"x2\"" {  } { { "Lab1_Part2.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/1/Part 2/Lab1_Part2.v" 10 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1410840030873 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x3 Lab1_Part2.v(11) " "Verilog HDL Implicit Net warning at Lab1_Part2.v(11): created implicit net for \"x3\"" {  } { { "Lab1_Part2.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/1/Part 2/Lab1_Part2.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1410840030873 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x4 Lab1_Part2.v(12) " "Verilog HDL Implicit Net warning at Lab1_Part2.v(12): created implicit net for \"x4\"" {  } { { "Lab1_Part2.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/1/Part 2/Lab1_Part2.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1410840030873 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x5 Lab1_Part2.v(13) " "Verilog HDL Implicit Net warning at Lab1_Part2.v(13): created implicit net for \"x5\"" {  } { { "Lab1_Part2.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/1/Part 2/Lab1_Part2.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1410840030874 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x6 Lab1_Part2.v(14) " "Verilog HDL Implicit Net warning at Lab1_Part2.v(14): created implicit net for \"x6\"" {  } { { "Lab1_Part2.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/1/Part 2/Lab1_Part2.v" 14 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1410840030874 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "x7 Lab1_Part2.v(15) " "Verilog HDL Implicit Net warning at Lab1_Part2.v(15): created implicit net for \"x7\"" {  } { { "Lab1_Part2.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/1/Part 2/Lab1_Part2.v" 15 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1410840030874 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y0 Lab1_Part2.v(17) " "Verilog HDL Implicit Net warning at Lab1_Part2.v(17): created implicit net for \"y0\"" {  } { { "Lab1_Part2.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/1/Part 2/Lab1_Part2.v" 17 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1410840030874 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y1 Lab1_Part2.v(18) " "Verilog HDL Implicit Net warning at Lab1_Part2.v(18): created implicit net for \"y1\"" {  } { { "Lab1_Part2.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/1/Part 2/Lab1_Part2.v" 18 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1410840030874 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y2 Lab1_Part2.v(19) " "Verilog HDL Implicit Net warning at Lab1_Part2.v(19): created implicit net for \"y2\"" {  } { { "Lab1_Part2.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/1/Part 2/Lab1_Part2.v" 19 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1410840030874 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y3 Lab1_Part2.v(20) " "Verilog HDL Implicit Net warning at Lab1_Part2.v(20): created implicit net for \"y3\"" {  } { { "Lab1_Part2.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/1/Part 2/Lab1_Part2.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1410840030874 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y4 Lab1_Part2.v(21) " "Verilog HDL Implicit Net warning at Lab1_Part2.v(21): created implicit net for \"y4\"" {  } { { "Lab1_Part2.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/1/Part 2/Lab1_Part2.v" 21 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1410840030874 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y5 Lab1_Part2.v(22) " "Verilog HDL Implicit Net warning at Lab1_Part2.v(22): created implicit net for \"y5\"" {  } { { "Lab1_Part2.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/1/Part 2/Lab1_Part2.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1410840030874 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y6 Lab1_Part2.v(23) " "Verilog HDL Implicit Net warning at Lab1_Part2.v(23): created implicit net for \"y6\"" {  } { { "Lab1_Part2.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/1/Part 2/Lab1_Part2.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1410840030874 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "y7 Lab1_Part2.v(24) " "Verilog HDL Implicit Net warning at Lab1_Part2.v(24): created implicit net for \"y7\"" {  } { { "Lab1_Part2.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/1/Part 2/Lab1_Part2.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1410840030874 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "s Lab1_Part2.v(26) " "Verilog HDL Implicit Net warning at Lab1_Part2.v(26): created implicit net for \"s\"" {  } { { "Lab1_Part2.v" "" { Text "C:/Users/Eric/Dropbox/School/4th Year 1st Semester/Digital Systems Implementation (ECE 4740)/Labs/1/Part 2/Lab1_Part2.v" 26 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1410840030874 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab1_Part2 " "Elaborating entity \"Lab1_Part2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1410840030899 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1410840031751 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1410840031751 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "52 " "Implemented 52 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "18 " "Implemented 18 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1410840032451 ""} { "Info" "ICUT_CUT_TM_OPINS" "26 " "Implemented 26 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1410840032451 ""} { "Info" "ICUT_CUT_TM_LCELLS" "8 " "Implemented 8 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1410840032451 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1410840032451 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "450 " "Peak virtual memory: 450 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1410840032479 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Sep 15 23:00:32 2014 " "Processing ended: Mon Sep 15 23:00:32 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1410840032479 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1410840032479 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1410840032479 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1410840032479 ""}
