; ModuleID = 'LLVMDialectModule'
source_filename = "LLVMDialectModule"
target datalayout = "e-p3:32:32-p4:32:32-p5:32:32-i64:64-i128:128-v16:16-v32:32-n16:32:64"

define void @triton_poi_fused_avg_pool2d_1(ptr addrspace(1) %0, ptr addrspace(1) %1, i32 %2) local_unnamed_addr !dbg !7 {
  %4 = tail call i32 asm "mov.u32 $0, %ctaid.x;", "=r"() #1, !dbg !10
  %5 = shl i32 %4, 7, !dbg !11
  %6 = tail call i32 @llvm.nvvm.read.ptx.sreg.tid.x(), !dbg !12
  %7 = and i32 %6, 127, !dbg !12
  %8 = or disjoint i32 %5, %7, !dbg !13
  %9 = icmp slt i32 %8, 132, !dbg !14
  %.frozen = freeze i32 %8, !dbg !15
  %10 = sdiv i32 %.frozen, 33, !dbg !15
  %11 = mul i32 %10, 33, !dbg !16
  %.decomposed = sub i32 %.frozen, %11, !dbg !16
  %12 = shl nsw i32 %.decomposed, 1, !dbg !17
  %13 = icmp sgt i32 %.decomposed, 0, !dbg !18
  %14 = shl i32 %10, 6, !dbg !19
  %15 = add i32 %14, %12, !dbg !20
  %16 = add i32 %15, -2, !dbg !21
  %17 = sext i32 %16 to i64, !dbg !22
  %18 = getelementptr float, ptr addrspace(1) %0, i64 %17, !dbg !22
  %19 = and i1 %9, %13, !dbg !23
  %20 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %18, i1 %19, i32 0, i1 %19) #1, !dbg !24
  %21 = bitcast i32 %20 to float, !dbg !24
  %22 = add i32 %15, -1, !dbg !25
  %23 = sext i32 %22 to i64, !dbg !26
  %24 = getelementptr float, ptr addrspace(1) %0, i64 %23, !dbg !26
  %25 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %24, i1 %19, i32 0, i1 %19) #1, !dbg !27
  %26 = bitcast i32 %25 to float, !dbg !27
  %27 = fadd float %21, %26, !dbg !28
  %28 = icmp ult i32 %.decomposed, 32, !dbg !29
  %29 = sext i32 %15 to i64, !dbg !30
  %30 = getelementptr float, ptr addrspace(1) %0, i64 %29, !dbg !30
  %31 = and i1 %9, %28, !dbg !31
  %32 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %30, i1 %31, i32 0, i1 %31) #1, !dbg !32
  %33 = bitcast i32 %32 to float, !dbg !32
  %34 = fadd float %27, %33, !dbg !33
  %35 = or disjoint i32 %12, 1, !dbg !34
  %36 = icmp sgt i32 %.decomposed, -1, !dbg !35
  %37 = icmp slt i32 %35, 64, !dbg !36
  %38 = and i1 %36, %37, !dbg !37
  %39 = add i32 %35, %14, !dbg !38
  %40 = sext i32 %39 to i64, !dbg !39
  %41 = getelementptr float, ptr addrspace(1) %0, i64 %40, !dbg !39
  %42 = and i1 %9, %38, !dbg !40
  %43 = tail call i32 asm sideeffect "mov.u32 $0, 0x0;\0A\09@$2 ld.global.L1::evict_last.b32 { $0 }, [ $1 + 0 ];\0A\09@!$4 mov.u32 $0, $3;", "=r,l,b,r,b"(ptr addrspace(1) %41, i1 %42, i32 0, i1 %42) #1, !dbg !41
  %44 = bitcast i32 %43 to float, !dbg !41
  %45 = fadd float %34, %44, !dbg !42
  %46 = add nsw i32 %12, 2, !dbg !43
  %47 = icmp sgt i32 %.decomposed, 31, !dbg !44
  %48 = select i1 %47, i32 66, i32 0, !dbg !45
  %49 = icmp slt i32 %.decomposed, 32, !dbg !46
  %50 = select i1 %49, i32 %46, i32 0, !dbg !47
  %reass.sub1 = sub nsw i32 %48, %12, !dbg !48
  %reass.sub = add nsw i32 %reass.sub1, 2, !dbg !48
  %51 = add nsw i32 %reass.sub, %50, !dbg !48
  %52 = sitofp i32 %51 to float, !dbg !49
  %53 = tail call float asm "div.full.f32 $0, $1, $2;", "=r,r,r"(float %45, float %52) #1, !dbg !49
  %54 = sext i32 %8 to i64, !dbg !50
  %55 = getelementptr float, ptr addrspace(1) %1, i64 %54, !dbg !50
  %56 = bitcast float %53 to i32, !dbg !51
  tail call void asm sideeffect "@$2 st.global.b32 [ $1 + 0 ], { $0 };", "r,l,b"(i32 %56, ptr addrspace(1) %55, i1 %9) #1, !dbg !51
  ret void, !dbg !52
}

; Function Attrs: mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none)
declare noundef i32 @llvm.nvvm.read.ptx.sreg.tid.x() #0

attributes #0 = { mustprogress nocallback nofree nosync nounwind speculatable willreturn memory(none) }
attributes #1 = { nounwind }

!llvm.module.flags = !{!0, !1}
!llvm.dbg.cu = !{!2}
!nvvm.annotations = !{!4, !5}
!llvm.ident = !{!6}

!0 = !{i32 2, !"Debug Info Version", i32 3}
!1 = !{i32 4, !"nvvm-reflect-ftz", i32 1}
!2 = distinct !DICompileUnit(language: DW_LANG_C, file: !3, producer: "triton", isOptimized: true, runtimeVersion: 0, emissionKind: LineTablesOnly)
!3 = !DIFile(filename: "crgvjpcauu6m5egeo4tv4s5nywh4764w2naywoum7rpi6buwdj5s.py", directory: "inductor_cache/rg")
!4 = !{ptr @triton_poi_fused_avg_pool2d_1, !"kernel", i32 1}
!5 = !{ptr @triton_poi_fused_avg_pool2d_1, !"reqntidx", i32 128}
!6 = !{!"clang version 3.8.0 (tags/RELEASE_380/final)"}
!7 = distinct !DISubprogram(name: "triton_poi_fused_avg_pool2d_1", linkageName: "triton_poi_fused_avg_pool2d_1", scope: !3, file: !3, line: 19, type: !8, scopeLine: 19, spFlags: DISPFlagDefinition | DISPFlagOptimized, unit: !2)
!8 = !DISubroutineType(cc: DW_CC_normal, types: !9)
!9 = !{}
!10 = !DILocation(line: 21, column: 28, scope: !7)
!11 = !DILocation(line: 21, column: 33, scope: !7)
!12 = !DILocation(line: 22, column: 36, scope: !7)
!13 = !DILocation(line: 22, column: 23, scope: !7)
!14 = !DILocation(line: 23, column: 21, scope: !7)
!15 = !DILocation(line: 25, column: 19, scope: !7)
!16 = !DILocation(line: 24, column: 19, scope: !7)
!17 = !DILocation(line: 32, column: 20, scope: !7)
!18 = !DILocation(line: 33, column: 19, scope: !7)
!19 = !DILocation(line: 38, column: 48, scope: !7)
!20 = !DILocation(line: 32, column: 18, scope: !7)
!21 = !DILocation(line: 38, column: 45, scope: !7)
!22 = !DILocation(line: 38, column: 31, scope: !7)
!23 = !DILocation(line: 38, column: 61, scope: !7)
!24 = !DILocation(line: 38, column: 53, scope: !7)
!25 = !DILocation(line: 44, column: 45, scope: !7)
!26 = !DILocation(line: 44, column: 31, scope: !7)
!27 = !DILocation(line: 44, column: 53, scope: !7)
!28 = !DILocation(line: 45, column: 20, scope: !7)
!29 = !DILocation(line: 49, column: 20, scope: !7)
!30 = !DILocation(line: 51, column: 31, scope: !7)
!31 = !DILocation(line: 51, column: 54, scope: !7)
!32 = !DILocation(line: 51, column: 46, scope: !7)
!33 = !DILocation(line: 52, column: 20, scope: !7)
!34 = !DILocation(line: 53, column: 16, scope: !7)
!35 = !DILocation(line: 54, column: 21, scope: !7)
!36 = !DILocation(line: 55, column: 20, scope: !7)
!37 = !DILocation(line: 56, column: 20, scope: !7)
!38 = !DILocation(line: 58, column: 42, scope: !7)
!39 = !DILocation(line: 58, column: 31, scope: !7)
!40 = !DILocation(line: 58, column: 58, scope: !7)
!41 = !DILocation(line: 58, column: 50, scope: !7)
!42 = !DILocation(line: 59, column: 20, scope: !7)
!43 = !DILocation(line: 60, column: 50, scope: !7)
!44 = !DILocation(line: 60, column: 46, scope: !7)
!45 = !DILocation(line: 60, column: 37, scope: !7)
!46 = !DILocation(line: 60, column: 87, scope: !7)
!47 = !DILocation(line: 60, column: 73, scope: !7)
!48 = !DILocation(line: 60, column: 29, scope: !7)
!49 = !DILocation(line: 61, column: 20, scope: !7)
!50 = !DILocation(line: 62, column: 25, scope: !7)
!51 = !DILocation(line: 62, column: 37, scope: !7)
!52 = !DILocation(line: 62, column: 4, scope: !7)
