# 24bit-riscv-cpu
A 24-bit CPU is designed and simulated in Verilog to execute from a predetermined set of sixteen custom instructions that will output a 24-bit binary output to memory-mapped peripherals. 
