SCHM0104

HEADER
{
 FREEID 126801
 VARIABLES
 {
  #ARCHITECTURE="sch"
  #BLOCKTABLE_FILE="F:\\Bibliotheque\\Electronique\\Active-HDL\\Cartouche\\#Telops.bde"
  #BLOCKTABLE_INCLUDED="1"
  #DEFAULT_RANGE0="<range<name=\"aoi_eol_pos\"><left=\"10\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE1="<range<name=\"aoi_fli_pos\"><left=\"10\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE2="<range<name=\"aoi_lli_pos\"><left=\"10\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE3="<range<name=\"aoi_sol_pos\"><left=\"10\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE4="<range<name=\"cal_common_err\"><left=\"7\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE5="<range<name=\"cal_core_err\"><left=\"143\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE6="<range<name=\"cal_err\"><left=\"159\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE7="<range<name=\"err\"><left=\"2\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE8="<range<name=\"full_width\"><left=\"10\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #DEFAULT_RANGE9="<range<name=\"pix_combine_err\"><left=\"2\"><direction=\"downto\"><right=\"0\"><initial_value=\"\"><delay=\"\">>"
  #ENTITY="calibration"
  #LANGUAGE="VHDL"
  AUTHOR="Unknown"
  COMPANY="Unknown"
  CREATIONDATE="6/26/2014"
  PAGECOUNT="2"
  TITLE=""
 }
 SYMBOL "work" "aec" "aec"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #DESCRIPTION=""
    #GENERIC0="CAL_2CH:boolean:=false"
    #HDL_ENTRIES=
"library IEEE,WORK;\n"+
"use ieee.std_logic_1164.all,work.TEL2000.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1489598197"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="61d363fb-e3ea-4cda-a085-11908a1e9ecb"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,-20,400,660)
    FREEID 28
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,380,640)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,470,118,494)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (277,30,375,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,510,127,534)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,410,183,434)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
     ORIENTATION 2
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,390,183,414)
     ALIGN 4
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,50,200,74)
     ALIGN 4
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,200,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 16
    }
    TEXT  19, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,190,176,214)
     ALIGN 4
     MARGINS (1,1)
     PARENT 18
    }
    TEXT  21, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,110,133,134)
     ALIGN 4
     MARGINS (1,1)
     PARENT 20
    }
    TEXT  23, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,90,133,114)
     ALIGN 4
     MARGINS (1,1)
     PARENT 22
    }
    TEXT  25, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,550,114,574)
     ALIGN 4
     MARGINS (1,1)
     PARENT 24
    }
    TEXT  27, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,590,133,614)
     ALIGN 4
     MARGINS (1,1)
     PARENT 26
    }
    PIN  2, 0, 0
    {
     COORD (0,480)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ARESETN"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (400,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="INTERUPT"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,520)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="CLK_CTRL"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,420)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="AXI4_LITE_MISO"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="t_axi4_lite_miso"
     }
     LINE  2, 0, 0
     {
      POINTS ( (20,0), (0,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (0,400)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="AXI4_LITE_MOSI"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="t_axi4_lite_mosi"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (0,60)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="AXIS_RAW0_MISO"
      #NUMBER="0"
      #VHDL_TYPE="t_axi4_stream_miso"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="AXIS_RAW0_MOSI"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="t_axi4_stream_mosi64"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  18, 0, 0
    {
     COORD (0,200)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="DECODED_HDR"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="decoded_hdr_type"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  20, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RAW_MISO"
      #NUMBER="0"
      #VHDL_TYPE="t_axi4_stream_miso"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  22, 0, 0
    {
     COORD (0,100)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RAW_MOSI"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="t_axi4_stream_mosi32"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  24, 0, 0
    {
     COORD (0,560)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="CLK_CAL"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  26, 0, 0
    {
     COORD (0,600)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="CLK_RAW0"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "axis128_split_axis64" "axis128_split_axis64"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE,WORK;\n"+
"use ieee.std_logic_1164.all,work.TEL2000.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1485361217"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="afdbaa24-e8ce-4d6c-baa0-d658a97b90c6"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,240,300)
    FREEID 21
   }
   
   BODY
   {
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,270,118,294)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,150,114,174)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
     ORIENTATION 2
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,250,65,274)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (117,50,215,74)
     ALIGN 6
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,130,114,154)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (117,210,215,234)
     ALIGN 6
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (117,70,215,94)
     ALIGN 6
     MARGINS (1,1)
     PARENT 14
     ORIENTATION 2
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (117,230,215,254)
     ALIGN 6
     MARGINS (1,1)
     PARENT 16
     ORIENTATION 2
    }
    GROUP  20, -1, 0
    {
     RECT (19,0,218,299)
     VARIABLES
     {
      #NAME="MUX"
      #OUTLINE_FILLING="1"
     }
     FREEID 1
     LINE  10, 0, 0
     {
      OUTLINE 0,2, (132,4,0)
      POINTS ( (198,0), (0,74), (0,223), (198,298), (198,0) )
      FILL (0,(255,255,156),0)
     }
    }
    PIN  2, 0, 0
    {
     COORD (0,280)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ARESETN"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RX_MISO"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="T_AXI4_STREAM_MISO"
     }
     LINE  2, 0, 0
     {
      POINTS ( (20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,260)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="CLK"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (240,60)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="TX0_MOSI"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="T_AXI4_STREAM_MOSI64"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,140)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RX_MOSI"
      #NUMBER="0"
      #VHDL_TYPE="T_AXI4_STREAM_MOSI128"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (240,220)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="TX1_MOSI"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="T_AXI4_STREAM_MOSI64"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (240,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="TX0_MISO"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="T_AXI4_STREAM_MISO"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (240,240)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="TX1_MISO"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="T_AXI4_STREAM_MISO"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "axis16_combine_axis32" "axis16_combine_axis32"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE,WORK;\n"+
"use ieee.std_logic_1164.all,work.TEL2000.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1487619023"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="9f58785d-e897-4e64-b780-00828371de1e"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,240,320)
    FREEID 25
   }
   
   BODY
   {
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (122,270,215,294)
     ALIGN 6
     MARGINS (1,1)
     PARENT 2
     ORIENTATION 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,70,125,94)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
     ORIENTATION 2
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (175,250,215,274)
     ALIGN 6
     MARGINS (1,1)
     PARENT 6
     ORIENTATION 2
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,230,125,254)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
     ORIENTATION 2
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,50,125,74)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (128,130,215,154)
     ALIGN 6
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,210,125,234)
     ALIGN 4
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (128,150,215,174)
     ALIGN 6
     MARGINS (1,1)
     PARENT 16
     ORIENTATION 2
    }
    GROUP  20, -1, 0
    {
     RECT (20,0,219,318)
     VARIABLES
     {
      #NAME="MUX"
      #OUTLINE_FILLING="1"
     }
     FREEID 1
     LINE  10, 0, 0
     {
      OUTLINE 0,2, (132,4,0)
      POINTS ( (0,0), (198,78), (198,237), (0,317), (0,0) )
      FILL (0,(255,255,156),0)
     }
    }
    TEXT  23, 0, 0
    {
     TEXT "$#NAME"
     RECT (135,288,217,312)
     ALIGN 6
     MARGINS (1,1)
     PARENT 22
    }
    PIN  2, 0, 0
    {
     COORD (240,280)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ARESETN"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RX0_MISO"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="T_AXI4_STREAM_MISO"
     }
     LINE  2, 0, 0
     {
      POINTS ( (20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (240,260)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="CLK"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,240)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RX1_MISO"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="T_AXI4_STREAM_MISO"
     }
     LINE  2, 0, 0
     {
      POINTS ( (20,0), (0,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,60)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RX0_MOSI"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="T_AXI4_STREAM_MOSI16"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (240,140)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="TX_MOSI"
      #NUMBER="0"
      #VHDL_TYPE="T_AXI4_STREAM_MOSI32"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (0,220)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RX1_MOSI"
      #NUMBER="0"
      #VHDL_TYPE="T_AXI4_STREAM_MOSI16"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (240,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="TX_MISO"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="T_AXI4_STREAM_MISO"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  22, 0, 0
    {
     COORD (240,300)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LABEL="Bus Out"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #MODIFIED=""
      #NAME="ERR(2:0)"
      #NUMBER="1"
      #SIDE="right"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,3, (128,128,128)
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "work" "axis32_split_axis16" "axis32_split_axis16"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE,WORK;\n"+
"use ieee.std_logic_1164.all,work.TEL2000.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1485283785"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="30d33822-cfc9-4f5c-a934-bbd4020cc25e"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,240,300)
    FREEID 25
   }
   
   BODY
   {
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,270,118,294)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,150,114,174)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
     ORIENTATION 2
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,250,65,274)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (117,50,215,74)
     ALIGN 6
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,130,114,154)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (117,210,215,234)
     ALIGN 6
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (117,70,215,94)
     ALIGN 6
     MARGINS (1,1)
     PARENT 14
     ORIENTATION 2
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (117,230,215,254)
     ALIGN 6
     MARGINS (1,1)
     PARENT 16
     ORIENTATION 2
    }
    GROUP  24, -1, 0
    {
     RECT (19,0,218,299)
     VARIABLES
     {
      #NAME="MUX"
      #OUTLINE_FILLING="1"
     }
     FREEID 1
     LINE  10, 0, 0
     {
      OUTLINE 0,2, (132,4,0)
      POINTS ( (198,0), (0,74), (0,223), (198,298), (198,0) )
      FILL (0,(255,255,156),0)
     }
    }
    PIN  2, 0, 0
    {
     COORD (0,280)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ARESETN"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RX_MISO"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="T_AXI4_STREAM_MISO"
     }
     LINE  2, 0, 0
     {
      POINTS ( (20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,260)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="CLK"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (240,60)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="TX0_MOSI"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="T_AXI4_STREAM_MOSI16"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,140)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RX_MOSI"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="T_AXI4_STREAM_MOSI32"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (240,220)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="TX1_MOSI"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="T_AXI4_STREAM_MOSI16"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (240,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="TX0_MISO"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="T_AXI4_STREAM_MISO"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (240,240)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="TX1_MISO"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="T_AXI4_STREAM_MISO"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "axis64_auto_sw_1_2" "axis64_auto_sw_1_2"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library WORK,IEEE;\n"+
"use work.TEL2000.all,ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1536086241"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="ef0dc4ce-d2ed-44d9-98bb-e3907a1463d0"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,-20,240,320)
    FREEID 30
   }
   
   BODY
   {
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,130,114,154)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (20,148,109,172)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
     ORIENTATION 2
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (117,50,215,74)
     ALIGN 6
     MARGINS (1,1)
     PARENT 6
     ORIENTATION 2
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (117,30,215,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (117,250,215,274)
     ALIGN 6
     MARGINS (1,1)
     PARENT 10
     ORIENTATION 2
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (117,230,215,254)
     ALIGN 6
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,290,118,314)
     ALIGN 4
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,270,65,294)
     ALIGN 4
     MARGINS (1,1)
     PARENT 16
    }
    GROUP  20, -1, 0
    {
     RECT (20,-20,218,317)
     VARIABLES
     {
      #NAME="MUX"
      #OUTLINE_FILLING="1"
     }
     FREEID 1
     LINE  10, 0, 0
     {
      OUTLINE 0,2, (132,4,0)
      POINTS ( (197,0), (0,81), (0,250), (197,336), (197,0) )
      FILL (0,(255,255,156),0)
     }
    }
    TEXT  29, 0, 0
    {
     TEXT "AUTO_SW"
     RECT (120,140,218,164)
     MARGINS (1,1)
     COLOR (255,4,0)
     FONT (8,0,0,400,0,0,0,"Arial")
     VAR
    }
    PIN  2, 0, 0
    {
     COORD (0,140)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RX_MOSI"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="T_AXI4_STREAM_MOSI64"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RX_MISO"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="T_AXI4_STREAM_MISO"
     }
     LINE  2, 0, 0
     {
      POINTS ( (20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (240,60)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="TX0_MISO"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="T_AXI4_STREAM_MISO"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (240,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="TX0_MOSI"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="T_AXI4_STREAM_MOSI64"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (240,260)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="TX1_MISO"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="T_AXI4_STREAM_MISO"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (240,240)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="TX1_MOSI"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="T_AXI4_STREAM_MOSI64"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (0,300)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ARESETN"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (0,280)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="CLK"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "axis64_auto_sw_2_1" "axis64_auto_sw_2_1"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library WORK,IEEE;\n"+
"use work.TEL2000.all,ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1536090097"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="2c3939e7-3a74-4815-869f-951f3c4d04e2"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,20,240,300)
    FREEID 24
   }
   
   BODY
   {
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,70,125,94)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,90,125,114)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
     ORIENTATION 2
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,210,125,234)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,230,125,254)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
     ORIENTATION 2
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (128,150,215,174)
     ALIGN 6
     MARGINS (1,1)
     PARENT 10
     ORIENTATION 2
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (128,130,215,154)
     ALIGN 6
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (122,270,215,294)
     ALIGN 6
     MARGINS (1,1)
     PARENT 14
     ORIENTATION 2
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (175,250,215,274)
     ALIGN 6
     MARGINS (1,1)
     PARENT 16
     ORIENTATION 2
    }
    GROUP  20, -1, 0
    {
     RECT (20,20,218,299)
     VARIABLES
     {
      #NAME="MUX"
      #OUTLINE_FILLING="1"
     }
     FREEID 1
     LINE  10, 0, 0
     {
      OUTLINE 0,2, (132,4,0)
      POINTS ( (0,0), (197,68), (197,207), (0,278), (0,0) )
      FILL (0,(255,255,156),0)
     }
    }
    TEXT  23, 0, 0
    {
     TEXT "SW_AUTO"
     RECT (20,140,118,164)
     MARGINS (1,1)
     COLOR (255,4,0)
     FONT (8,0,0,400,0,0,0,"Arial")
    }
    PIN  2, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RX0_MOSI"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="T_AXI4_STREAM_MOSI64"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,100)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RX0_MISO"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="T_AXI4_STREAM_MISO"
     }
     LINE  2, 0, 0
     {
      POINTS ( (20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,220)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RX1_MOSI"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="T_AXI4_STREAM_MOSI64"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,240)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RX1_MISO"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="T_AXI4_STREAM_MISO"
     }
     LINE  2, 0, 0
     {
      POINTS ( (20,0), (0,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (240,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="TX_MISO"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="T_AXI4_STREAM_MISO"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (240,140)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="TX_MOSI"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="T_AXI4_STREAM_MOSI64"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (240,280)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ARESETN"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (240,260)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="CLK"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "axis64_fanout2" "axis64_fanout2"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE,WORK;\n"+
"use ieee.std_logic_1164.all,work.TEL2000.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1479241778"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="71ea2cc6-b0cb-42bf-9ef3-e50cd4505eec"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,240,380)
    FREEID 32
   }
   
   BODY
   {
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,330,118,354)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,190,114,214)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
     ORIENTATION 2
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,350,65,374)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (117,50,215,74)
     ALIGN 6
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,150,114,174)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (117,250,215,274)
     ALIGN 6
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (117,90,215,114)
     ALIGN 6
     MARGINS (1,1)
     PARENT 14
     ORIENTATION 2
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (117,290,215,314)
     ALIGN 6
     MARGINS (1,1)
     PARENT 16
     ORIENTATION 2
    }
    GROUP  31, -1, 0
    {
     RECT (19,0,218,360)
     VARIABLES
     {
      #NAME="MUX"
      #OUTLINE_FILLING="1"
     }
     FREEID 1
     LINE  10, 0, 0
     {
      OUTLINE 0,2, (132,4,0)
      POINTS ( (198,0), (0,89), (0,269), (198,359), (198,0) )
      FILL (0,(255,255,156),0)
     }
    }
    PIN  2, 0, 0
    {
     COORD (0,340)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ARESETN"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,200)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RX_MISO"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="T_AXI4_STREAM_MISO"
     }
     LINE  2, 0, 0
     {
      POINTS ( (20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,360)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="CLK"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (240,60)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="TX0_MOSI"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="T_AXI4_STREAM_MOSI64"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RX_MOSI"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="T_AXI4_STREAM_MOSI64"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (240,260)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="TX1_MOSI"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="T_AXI4_STREAM_MOSI64"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (240,100)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="TX0_MISO"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="T_AXI4_STREAM_MISO"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (240,300)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="TX1_MISO"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="T_AXI4_STREAM_MISO"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "axis64_hder_extractor" "axis64_hder_extractor"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE,WORK;\n"+
"use ieee.std_logic_1164.all,work.TEL2000.all,work.calib_define.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1683053314"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="0e8386a4-a243-4715-8b6a-5a19b9a68003"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,-20,440,300)
    FREEID 22
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,420,280)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,90,105,114)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (264,30,415,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,110,65,134)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (228,70,415,94)
     ALIGN 6
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,186,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (160,110,415,134)
     ALIGN 6
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,50,186,74)
     ALIGN 4
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (295,150,415,174)
     ALIGN 6
     MARGINS (1,1)
     PARENT 16
    }
    TEXT  19, 0, 0
    {
     TEXT "$#NAME"
     RECT (271,190,415,214)
     ALIGN 6
     MARGINS (1,1)
     PARENT 18
    }
    PIN  2, 0, 0
    {
     COORD (0,100)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ARESET"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (440,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="DECODED_HDR"
      #NUMBER="0"
      #VHDL_TYPE="DECODED_HDR_TYPE"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="CLK"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (440,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="CAL_BLOCK_INDEX"
      #NUMBER="0"
      #VHDL_TYPE="CAL_BLOCK_INDEX_TYPE"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="IMG_DATA_MOSI"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="T_AXI4_STREAM_MOSI64"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (440,120)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="CAL_BLOCK_INDEX_VALID"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (0,60)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="IMG_DATA_MISO"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="T_AXI4_STREAM_MISO"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (440,160)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="MOI_SIGNAL"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  18, 0, 0
    {
     COORD (440,200)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="WRITE_FRAME"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "axis64_sw_1_2" "axis64_sw_1_2"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #DESCRIPTION=""
    #GENERIC0="sync_eof:BOOLEAN:=false"
    #GENERIC1="registered:BOOLEAN:=false"
    #HDL_ENTRIES=
"library STD,WORK,IEEE;\n"+
"use STD.STANDARD.all,work.TEL2000.all,ieee.std_logic_1164.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1536085434"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="d84d604d-d5fe-4ee9-8153-f636b19a7af8"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,-40,240,280)
    FREEID 42
   }
   
   BODY
   {
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,90,114,114)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,110,114,134)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
     ORIENTATION 2
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (117,30,215,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 6
     ORIENTATION 2
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (117,10,215,34)
     ALIGN 6
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (117,210,215,234)
     ALIGN 6
     MARGINS (1,1)
     PARENT 10
     ORIENTATION 2
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (117,190,215,214)
     ALIGN 6
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,270,103,294)
     ALIGN 4
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,250,118,274)
     ALIGN 4
     MARGINS (1,1)
     PARENT 16
    }
    TEXT  19, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,230,65,254)
     ALIGN 4
     MARGINS (1,1)
     PARENT 18
    }
    GROUP  41, -1, 0
    {
     RECT (20,-40,217,278)
     VARIABLES
     {
      #NAME="MUX"
      #OUTLINE_FILLING="1"
     }
     FREEID 1
     LINE  10, 0, 0
     {
      OUTLINE 0,2, (132,4,0)
      POINTS ( (196,0), (0,77), (0,236), (196,317), (196,0) )
      FILL (0,(255,255,156),0)
     }
    }
    PIN  2, 0, 0
    {
     COORD (0,100)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RX_MOSI"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="T_AXI4_STREAM_MOSI64"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RX_MISO"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="T_AXI4_STREAM_MISO"
     }
     LINE  2, 0, 0
     {
      POINTS ( (20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (240,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="TX0_MISO"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="T_AXI4_STREAM_MISO"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (240,20)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="TX0_MOSI"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="T_AXI4_STREAM_MOSI64"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (240,220)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="TX1_MISO"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="T_AXI4_STREAM_MISO"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (240,200)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="TX1_MOSI"
      #NUMBER="0"
      #VHDL_TYPE="T_AXI4_STREAM_MOSI64"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (0,280)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="SEL(1:0)"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (0,260)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ARESETN"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  18, 0, 0
    {
     COORD (0,240)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="CLK"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "axis64_sw_2_1" "axis64_sw_2_1"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #DESCRIPTION=""
    #GENERIC0="trdy_when_off:STD_LOGIC:='0'"
    #GENERIC1="sync_eof:BOOLEAN:=false"
    #GENERIC2="registered:BOOLEAN:=false"
    #HDL_ENTRIES=
"library IEEE,STD,WORK;\n"+
"use ieee.std_logic_1164.all,STD.STANDARD.all,work.TEL2000.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1536089919"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="b6a06e8c-b964-41a4-9356-3322be245fc8"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,-20,240,280)
    FREEID 23
   }
   
   BODY
   {
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,125,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,50,125,74)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
     ORIENTATION 2
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,190,125,214)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,210,125,234)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
     ORIENTATION 2
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (128,130,215,154)
     ALIGN 6
     MARGINS (1,1)
     PARENT 10
     ORIENTATION 2
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (128,110,215,134)
     ALIGN 6
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (137,270,215,294)
     ALIGN 6
     MARGINS (1,1)
     PARENT 14
     ORIENTATION 2
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (122,250,215,274)
     ALIGN 6
     MARGINS (1,1)
     PARENT 16
     ORIENTATION 2
    }
    TEXT  19, 0, 0
    {
     TEXT "$#NAME"
     RECT (175,230,215,254)
     ALIGN 6
     MARGINS (1,1)
     PARENT 18
     ORIENTATION 2
    }
    GROUP  22, -1, 0
    {
     RECT (20,-20,219,278)
     VARIABLES
     {
      #NAME="MUX"
      #OUTLINE_FILLING="1"
     }
     FREEID 1
     LINE  10, 0, 0
     {
      OUTLINE 0,2, (132,4,0)
      POINTS ( (0,0), (198,73), (198,222), (0,297), (0,0) )
      FILL (0,(255,255,156),0)
     }
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RX0_MOSI"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="T_AXI4_STREAM_MOSI64"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,60)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RX0_MISO"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="T_AXI4_STREAM_MISO"
     }
     LINE  2, 0, 0
     {
      POINTS ( (20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,200)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RX1_MOSI"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="T_AXI4_STREAM_MOSI64"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,220)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RX1_MISO"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="T_AXI4_STREAM_MISO"
     }
     LINE  2, 0, 0
     {
      POINTS ( (20,0), (0,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (240,140)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="TX_MISO"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="T_AXI4_STREAM_MISO"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (240,120)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="TX_MOSI"
      #NUMBER="0"
      #VHDL_TYPE="T_AXI4_STREAM_MOSI64"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (240,280)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="SEL(1:0)"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC_VECTOR"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (240,260)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ARESETN"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  18, 0, 0
    {
     COORD (240,240)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="CLK"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "work" "axis64_xcropping" "axis64_xcropping"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #DESCRIPTION=""
    #GENERIC0="G_GEN_CROPPING:std_logic:='0'"
    #GENERIC1="G_GEN_CROPPING_STATUS:std_logic:='0'"
    #GENERIC2="G_PIXDATA_NUM_PER_CLK:integer:=1"
    #HDL_ENTRIES=
"library IEEE,STD,WORK;\n"+
"use ieee.std_logic_1164.all,STD.STANDARD.all,work.TEL2000.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1692279574"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="df28d4d2-cb08-40a2-be8c-a22e53902b59"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,-20,340,340)
    FREEID 30
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,320,320)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,105,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (272,30,315,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,50,65,74)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,250,114,274)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
     ORIENTATION 2
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,170,213,194)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (228,230,315,254)
     ALIGN 6
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,110,203,134)
     ALIGN 4
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,130,202,154)
     ALIGN 4
     MARGINS (1,1)
     PARENT 16
    }
    TEXT  19, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,150,213,174)
     ALIGN 4
     MARGINS (1,1)
     PARENT 18
    }
    TEXT  21, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,90,199,114)
     ALIGN 4
     MARGINS (1,1)
     PARENT 20
    }
    TEXT  23, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,230,114,254)
     ALIGN 4
     MARGINS (1,1)
     PARENT 22
    }
    TEXT  25, 0, 0
    {
     TEXT "$#NAME"
     RECT (228,250,315,274)
     ALIGN 6
     MARGINS (1,1)
     PARENT 24
     ORIENTATION 2
    }
    TEXT  27, 0, 0
    {
     TEXT "$#NAME"
     RECT (237,290,315,314)
     ALIGN 6
     MARGINS (1,1)
     PARENT 26
    }
    TEXT  29, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,190,130,214)
     ALIGN 4
     MARGINS (1,1)
     PARENT 28
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ARESET"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (340,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ERR"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,60)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="CLK"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,260)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RX_MISO"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="T_AXI4_STREAM_MISO"
     }
     LINE  2, 0, 0
     {
      POINTS ( (20,0), (0,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,180)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="AOI_EOL_POS(10:0)"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (340,240)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="TX_MOSI"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="t_axi4_stream_mosi64"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="AOI_FLI_POS(10:0)"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (0,140)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="AOI_LLI_POS(10:0)"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  18, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="AOI_SOL_POS(10:0)"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  20, 0, 0
    {
     COORD (0,100)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="FULL_WIDTH(10:0)"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  22, 0, 0
    {
     COORD (0,240)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RX_MOSI"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="t_axi4_stream_mosi64"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  24, 0, 0
    {
     COORD (340,260)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="TX_MISO"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="t_axi4_stream_miso"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  26, 0, 0
    {
     COORD (340,300)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="STATUS"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="XCROPPING_STATUS_TYPE"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  28, 0, 0
    {
     COORD (0,200)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="CFG_DVAL"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "axis_128_to_64_wrap" "axis_128_to_64_wrap"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE,WORK;\n"+
"use ieee.std_logic_1164.all,work.TEL2000.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1485360933"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="37b77ac8-0013-4321-821d-4b075de4622e"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,280,180)
    FREEID 14
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,259,180)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,118,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,130,114,154)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
     ORIENTATION 2
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,50,65,74)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (168,110,255,134)
     ALIGN 6
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,110,114,134)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (168,130,255,154)
     ALIGN 6
     MARGINS (1,1)
     PARENT 12
     ORIENTATION 2
    }
    PIN  2, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ARESETN"
      #NUMBER="0"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,140)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RX_MISO"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="T_AXI4_STREAM_MISO"
     }
     LINE  2, 0, 0
     {
      POINTS ( (20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,60)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="CLK"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (280,120)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="TX_MOSI"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="T_AXI4_STREAM_MOSI64"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RX_MOSI"
      #NUMBER="0"
      #VHDL_TYPE="T_AXI4_STREAM_MOSI128"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (280,140)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="TX_MISO"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="T_AXI4_STREAM_MISO"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "work" "axis_lut_core_a32_d32" "axis_lut_core_a32_d32"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #DESCRIPTION=""
    #GENERIC0="PAGE_ADD_WIDTH:natural:=8"
    #GENERIC1="PAGE_NUMBER:natural:=64"
    #HDL_ENTRIES=
"library STD,IEEE,WORK;\n"+
"use STD.STANDARD.all,ieee.std_logic_1164.all,work.TEL2000.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1602250965"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="02fe3d8d-f8fe-49d1-8c73-6315c5875a76"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,-60,320,460)
    FREEID 42
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,-46,300,443)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,-10,105,14)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,110,174,134)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
     ORIENTATION 2
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,150,104,174)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (202,150,295,174)
     ALIGN 6
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,50,109,74)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,90,174,114)
     ALIGN 4
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  23, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,10,171,34)
     ALIGN 4
     MARGINS (1,1)
     PARENT 22
    }
    TEXT  25, 0, 0
    {
     TEXT "$#NAME"
     RECT (169,50,295,74)
     ALIGN 6
     MARGINS (1,1)
     PARENT 24
     ORIENTATION 2
    }
    TEXT  27, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,210,191,234)
     ALIGN 4
     MARGINS (1,1)
     PARENT 26
    }
    TEXT  29, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,270,191,294)
     ALIGN 4
     MARGINS (1,1)
     PARENT 28
    }
    TEXT  31, 0, 0
    {
     TEXT "$#NAME"
     RECT (118,330,295,354)
     ALIGN 6
     MARGINS (1,1)
     PARENT 30
     ORIENTATION 2
    }
    TEXT  33, 0, 0
    {
     TEXT "$#NAME"
     RECT (118,390,295,414)
     ALIGN 6
     MARGINS (1,1)
     PARENT 32
     ORIENTATION 2
    }
    TEXT  35, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,190,191,214)
     ALIGN 4
     MARGINS (1,1)
     PARENT 34
     ORIENTATION 2
    }
    TEXT  37, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,250,191,274)
     ALIGN 4
     MARGINS (1,1)
     PARENT 36
     ORIENTATION 2
    }
    TEXT  39, 0, 0
    {
     TEXT "$#NAME"
     RECT (123,308,300,332)
     ALIGN 6
     MARGINS (1,1)
     PARENT 38
    }
    TEXT  41, 0, 0
    {
     TEXT "$#NAME"
     RECT (118,370,295,394)
     ALIGN 6
     MARGINS (1,1)
     PARENT 40
    }
    PIN  2, 0, 0
    {
     COORD (0,0)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ARESET"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="AXIL_WR_MISO"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="t_axi4_lite_miso"
     }
     LINE  2, 0, 0
     {
      POINTS ( (20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RD_CLK"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (320,160)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ERR(10:0)"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,60)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="WR_CLK"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (0,100)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="AXIL_WR_MOSI"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="t_axi4_lite_mosi"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  22, 0, 0
    {
     COORD (0,20)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="BRAM_ARESET"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  24, 0, 0
    {
     COORD (320,60)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="LUT_SWITCH"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  26, 0, 0
    {
     COORD (0,220)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RD_ADD_A_MOSI"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="t_axi4_stream_mosi32"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  28, 0, 0
    {
     COORD (0,280)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RD_ADD_B_MOSI"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="t_axi4_stream_mosi32"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  30, 0, 0
    {
     COORD (320,340)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RD_DATA_A_MISO"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="t_axi4_stream_miso"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  32, 0, 0
    {
     COORD (320,400)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RD_DATA_B_MISO"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="t_axi4_stream_miso"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  34, 0, 0
    {
     COORD (0,200)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RD_ADD_A_MISO"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="t_axi4_stream_miso"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  36, 0, 0
    {
     COORD (0,260)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RD_ADD_B_MISO"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="t_axi4_stream_miso"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  38, 0, 0
    {
     COORD (320,320)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RD_DATA_A_MOSI"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="t_axi4_stream_mosi32"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  40, 0, 0
    {
     COORD (320,380)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RD_DATA_B_MOSI"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="t_axi4_stream_mosi32"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "badpixel_replacer64" "badpixel_replacer64"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE,WORK;\n"+
"use ieee.std_logic_1164.all,work.calib_define.all,work.TEL2000.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1489506023"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="3e948a13-f1cf-4e2d-94fb-14e636bfd9d9"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,260,240)
    FREEID 17
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,240,240)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,150,65,174)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,50,114,74)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
     ORIENTATION 2
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,110,118,134)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (148,30,235,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,190,146,214)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,114,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (148,50,235,74)
     ALIGN 6
     MARGINS (1,1)
     PARENT 14
     ORIENTATION 2
    }
    PIN  2, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="CLK"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,60)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RX_MISO"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="T_AXI4_STREAM_MISO"
     }
     LINE  2, 0, 0
     {
      POINTS ( (20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ARESETN"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (260,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="TX_MOSI"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="T_AXI4_STREAM_MOSI64"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,200)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="REPL_MODE"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="BPR_MODE_TYPE"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RX_MOSI"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="T_AXI4_STREAM_MOSI64"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (260,60)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="TX_MISO"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="T_AXI4_STREAM_MISO"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "badpixel_replacer64" "badpixel_replacer64"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE,WORK;\n"+
"use ieee.std_logic_1164.all,work.calib_define.all,work.TEL2000.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1489506023"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="a4155025-b2a5-438c-886c-d154648695e9"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,260,240)
    FREEID 17
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,240,240)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,150,65,174)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,50,114,74)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
     ORIENTATION 2
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,110,118,134)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (148,30,235,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,190,146,214)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,114,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (148,50,235,74)
     ALIGN 6
     MARGINS (1,1)
     PARENT 14
     ORIENTATION 2
    }
    PIN  2, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="CLK"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,60)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RX_MISO"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="T_AXI4_STREAM_MISO"
     }
     LINE  2, 0, 0
     {
      POINTS ( (20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ARESETN"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (260,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="TX_MOSI"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="T_AXI4_STREAM_MOSI64"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,200)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="REPL_MODE"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="BPR_MODE_TYPE"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RX_MOSI"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="T_AXI4_STREAM_MOSI64"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (260,60)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="TX_MISO"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="T_AXI4_STREAM_MISO"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "work" "calibration_common" "calibration_common"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #DESCRIPTION=""
    #GENERIC0="IMG_WIDTH_MAX:integer:=640"
    #GENERIC1="IMG_HEIGHT_MAX:integer:=512"
    #GENERIC2="CAL_AOI_ALIGN:boolean:=false"
    #HDL_ENTRIES=
"library IEEE,WORK;\n"+
"use ieee.std_logic_1164.all,work.TEL2000.all,work.calib_define.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1701895394"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="05d1fedc-4569-4710-823e-316740b634e6"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,-20,560,840)
    FREEID 80
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,-2,540,816)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,630,118,654)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (409,390,535,414)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,650,114,674)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (370,170,535,194)
     ALIGN 6
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,670,104,694)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (379,250,535,274)
     ALIGN 6
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (335,330,535,354)
     ALIGN 6
     MARGINS (1,1)
     PARENT 16
    }
    TEXT  19, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,270,169,294)
     ALIGN 4
     MARGINS (1,1)
     PARENT 18
    }
    TEXT  21, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,50,216,74)
     ALIGN 4
     MARGINS (1,1)
     PARENT 20
     ORIENTATION 2
    }
    TEXT  23, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,250,169,274)
     ALIGN 4
     MARGINS (1,1)
     PARENT 22
    }
    TEXT  25, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,110,217,134)
     ALIGN 4
     MARGINS (1,1)
     PARENT 24
     ORIENTATION 2
    }
    TEXT  27, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,330,190,354)
     ALIGN 4
     MARGINS (1,1)
     PARENT 26
    }
    TEXT  29, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,310,190,334)
     ALIGN 4
     MARGINS (1,1)
     PARENT 28
    }
    TEXT  31, 0, 0
    {
     TEXT "$#NAME"
     RECT (370,190,535,214)
     ALIGN 6
     MARGINS (1,1)
     PARENT 30
     ORIENTATION 2
    }
    TEXT  33, 0, 0
    {
     TEXT "$#NAME"
     RECT (379,270,535,294)
     ALIGN 6
     MARGINS (1,1)
     PARENT 32
     ORIENTATION 2
    }
    TEXT  35, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,170,169,194)
     ALIGN 4
     MARGINS (1,1)
     PARENT 34
    }
    TEXT  37, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,216,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 36
    }
    TEXT  39, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,90,217,114)
     ALIGN 4
     MARGINS (1,1)
     PARENT 38
    }
    TEXT  41, 0, 0
    {
     TEXT "$#NAME"
     RECT (415,450,535,474)
     ALIGN 6
     MARGINS (1,1)
     PARENT 40
    }
    TEXT  43, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,530,178,554)
     ALIGN 4
     MARGINS (1,1)
     PARENT 42
    }
    TEXT  45, 0, 0
    {
     TEXT "$#NAME"
     RECT (306,530,535,554)
     ALIGN 6
     MARGINS (1,1)
     PARENT 44
    }
    TEXT  47, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,690,128,714)
     ALIGN 4
     MARGINS (1,1)
     PARENT 46
    }
    TEXT  59, 0, 0
    {
     TEXT "$#NAME"
     RECT (24,368,175,392)
     ALIGN 4
     MARGINS (1,1)
     PARENT 58
    }
    TEXT  64, 0, 0
    {
     TEXT "$#NAME"
     RECT (24,408,211,432)
     ALIGN 4
     MARGINS (1,1)
     PARENT 63
    }
    TEXT  69, 0, 0
    {
     TEXT "$#NAME"
     RECT (24,448,279,472)
     ALIGN 4
     MARGINS (1,1)
     PARENT 68
    }
    TEXT  71, 0, 0
    {
     TEXT "$#NAME"
     RECT (360,690,535,714)
     ALIGN 6
     MARGINS (1,1)
     PARENT 70
    }
    TEXT  73, 0, 0
    {
     TEXT "$#NAME"
     RECT (355,730,535,754)
     ALIGN 6
     MARGINS (1,1)
     PARENT 72
    }
    TEXT  75, 0, 0
    {
     TEXT "$#NAME"
     RECT (289,590,535,614)
     ALIGN 6
     MARGINS (1,1)
     PARENT 74
    }
    TEXT  77, 0, 0
    {
     TEXT "$#NAME"
     RECT (306,610,535,634)
     ALIGN 6
     MARGINS (1,1)
     PARENT 76
    }
    TEXT  79, 0, 0
    {
     TEXT "$#NAME"
     RECT (342,770,535,794)
     ALIGN 6
     MARGINS (1,1)
     PARENT 78
    }
    PIN  2, 0, 0
    {
     COORD (0,640)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ARESETN"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (560,400)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="CAL_CONFIG"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="calib_config_type"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,660)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="CLK_CAL"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (560,180)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="CAL_HDER_MOSI"
      #NUMBER="0"
      #VHDL_TYPE="t_axi4_lite_mosi"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,680)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="CLK_MB"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (560,260)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="DDR_ADD_MOSI"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="t_axi4_stream_mosi72"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (560,340)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="CAL_DECODED_HDR"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="decoded_hdr_type"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  18, 0, 0
    {
     COORD (0,280)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="CAL_DIN_MISO"
      #NUMBER="0"
      #VHDL_TYPE="t_axi4_stream_miso"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  20, 0, 0
    {
     COORD (0,60)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="MB_CAL_CFG_MISO"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="t_axi4_lite_miso"
     }
     LINE  2, 0, 0
     {
      POINTS ( (20,0), (0,0) )
     }
    }
    PIN  22, 0, 0
    {
     COORD (0,260)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="CAL_DIN_MOSI"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="t_axi4_stream_mosi64"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  24, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="MB_CAL_RAM_MISO"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="t_axi4_lite_miso"
     }
     LINE  2, 0, 0
     {
      POINTS ( (20,0), (0,0) )
     }
    }
    PIN  26, 0, 0
    {
     COORD (0,340)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="CAL_DOUT_MISO"
      #NUMBER="0"
      #VHDL_TYPE="t_axi4_stream_miso"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  28, 0, 0
    {
     COORD (0,320)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="CAL_DOUT_MOSI"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="t_axi4_stream_mosi64"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  30, 0, 0
    {
     COORD (560,200)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="CAL_HDER_MISO"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="t_axi4_lite_miso"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  32, 0, 0
    {
     COORD (560,280)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="DDR_ADD_MISO"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="t_axi4_stream_miso"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  34, 0, 0
    {
     COORD (0,180)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="FPA_IMG_INFO"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="img_info_type"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  36, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="MB_CAL_CFG_MOSI"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="t_axi4_lite_mosi"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  38, 0, 0
    {
     COORD (0,100)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="MB_CAL_RAM_MOSI"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="t_axi4_lite_mosi"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  40, 0, 0
    {
     COORD (560,460)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="FLUSH_PIPE"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  42, 0, 0
    {
     COORD (0,540)
     VARIABLES
     {
      #DIRECTION="IN"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="CAL_ERR(159:0)"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  44, 0, 0
    {
     COORD (560,540)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="CAL_COMMON_ERR(7:0)"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  46, 0, 0
    {
     COORD (0,700)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="CLK_DATA"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  58, 0, 0
    {
     COORD (0,380)
     VARIABLES
     {
      #DIRECTION="IN"
      #LABEL="Record In"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #MODIFIED=""
      #NAME="DECODED_HDR"
      #NUMBER="1"
      #SIDE="left"
      #VHDL_TYPE="decoded_hdr_type"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,3, (128,128,128)
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  63, 0, 0
    {
     COORD (0,420)
     VARIABLES
     {
      #DIRECTION="IN"
      #LABEL="In"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #MODIFIED=""
      #NAME="CAL_BLOCK_INDEX"
      #NUMBER="2"
      #SIDE="left"
      #VHDL_TYPE="cal_block_index_type"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (128,128,128)
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  68, 0, 0
    {
     COORD (0,460)
     VARIABLES
     {
      #DIRECTION="IN"
      #LABEL="In"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #MODIFIED=""
      #NAME="CAL_BLOCK_INDEX_VALID"
      #NUMBER="3"
      #SIDE="left"
     }
     LINE  1, 0, 0
     {
      OUTLINE 0,1, (128,128,128)
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  70, 0, 0
    {
     COORD (560,700)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="NLC_LUT_SWITCH"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  72, 0, 0
    {
     COORD (560,740)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RQC_LUT_SWITCH"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  74, 0, 0
    {
     COORD (560,600)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="CAL_XCROPPING_PARAM"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="calib_xcropping_type"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  76, 0, 0
    {
     COORD (560,620)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="CAL_XCROPPING_DVAL"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  78, 0, 0
    {
     COORD (560,780)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="extracted_info_valid_o"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "work" "calibration_core" "calibration_core"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE,WORK;\n"+
"use ieee.NUMERIC_STD.all,ieee.std_logic_1164.all,work.calib_define.all,work.TEL2000.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1701895375"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="310a758a-05ee-470b-9ce9-387113328836"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,0,540,820)
    FREEID 75
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,13,520,801)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,650,118,674)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (295,650,515,674)
     ALIGN 6
     MARGINS (1,1)
     PARENT 4
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,670,114,694)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,550,192,574)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
     ORIENTATION 2
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,690,104,714)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,90,120,114)
     ALIGN 4
     MARGINS (1,1)
     PARENT 12
     ORIENTATION 2
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,350,151,374)
     ALIGN 4
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (399,70,515,94)
     ALIGN 6
     MARGINS (1,1)
     PARENT 16
    }
    TEXT  19, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,530,192,554)
     ALIGN 4
     MARGINS (1,1)
     PARENT 18
    }
    TEXT  23, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,310,176,334)
     ALIGN 4
     MARGINS (1,1)
     PARENT 22
    }
    TEXT  27, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,70,120,94)
     ALIGN 4
     MARGINS (1,1)
     PARENT 26
    }
    TEXT  29, 0, 0
    {
     TEXT "$#NAME"
     RECT (407,170,515,194)
     ALIGN 6
     MARGINS (1,1)
     PARENT 28
    }
    TEXT  31, 0, 0
    {
     TEXT "$#NAME"
     RECT (399,90,515,114)
     ALIGN 6
     MARGINS (1,1)
     PARENT 30
     ORIENTATION 2
    }
    TEXT  33, 0, 0
    {
     TEXT "$#NAME"
     RECT (407,150,515,174)
     ALIGN 6
     MARGINS (1,1)
     PARENT 32
    }
    TEXT  37, 0, 0
    {
     TEXT "$#NAME"
     RECT (392,530,515,554)
     ALIGN 6
     MARGINS (1,1)
     PARENT 36
    }
    TEXT  41, 0, 0
    {
     TEXT "$#NAME"
     RECT (392,550,515,574)
     ALIGN 6
     MARGINS (1,1)
     PARENT 40
     ORIENTATION 2
    }
    TEXT  51, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,430,145,454)
     ALIGN 4
     MARGINS (1,1)
     PARENT 50
    }
    TEXT  53, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,170,172,194)
     ALIGN 4
     MARGINS (1,1)
     PARENT 52
    }
    TEXT  57, 0, 0
    {
     TEXT "$#NAME"
     RECT (316,310,515,334)
     ALIGN 6
     MARGINS (1,1)
     PARENT 56
    }
    TEXT  59, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,190,172,214)
     ALIGN 4
     MARGINS (1,1)
     PARENT 58
     ORIENTATION 2
    }
    TEXT  61, 0, 0
    {
     TEXT "$#NAME"
     RECT (311,410,515,434)
     ALIGN 6
     MARGINS (1,1)
     PARENT 60
     ORIENTATION 2
    }
    TEXT  63, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,230,177,254)
     ALIGN 4
     MARGINS (1,1)
     PARENT 62
    }
    TEXT  65, 0, 0
    {
     TEXT "$#NAME"
     RECT (311,390,515,414)
     ALIGN 6
     MARGINS (1,1)
     PARENT 64
    }
    TEXT  67, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,250,177,274)
     ALIGN 4
     MARGINS (1,1)
     PARENT 66
     ORIENTATION 2
    }
    TEXT  69, 0, 0
    {
     TEXT "$#NAME"
     RECT (316,330,515,354)
     ALIGN 6
     MARGINS (1,1)
     PARENT 68
     ORIENTATION 2
    }
    TEXT  73, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,390,270,414)
     ALIGN 4
     MARGINS (1,1)
     PARENT 72
    }
    PIN  2, 0, 0
    {
     COORD (0,660)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ARESETN"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (540,660)
     VARIABLES
     {
      #DIRECTION="OUT"
      #DOWNTO="1"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="CAL_CORE_ERR(143:0)"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,680)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="CLK_CAL"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,560)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="DDR_DATA_MISO"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="t_axi4_stream_miso"
     }
     LINE  2, 0, 0
     {
      POINTS ( (20,0), (0,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,700)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="CLK_MB"
      #NUMBER="0"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (0,100)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="DIN_MISO"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="t_axi4_stream_miso"
     }
     LINE  2, 0, 0
     {
      POINTS ( (20,0), (0,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (0,360)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="CAL_CONFIG"
      #NUMBER="0"
      #VHDL_TYPE="calib_config_type"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (540,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="DOUT_MOSI"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="t_axi4_stream_mosi16"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  18, 0, 0
    {
     COORD (0,540)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="DDR_DATA_MOSI"
      #NUMBER="0"
      #VHDL_TYPE="t_axi4_stream_mosi64"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  22, 0, 0
    {
     COORD (0,320)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="DECODED_HDR"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="decoded_hdr_type"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  26, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="DIN_MOSI"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="t_axi4_stream_mosi16"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  28, 0, 0
    {
     COORD (540,180)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RAW_MISO"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="t_axi4_stream_miso"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  30, 0, 0
    {
     COORD (540,100)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="DOUT_MISO"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="t_axi4_stream_miso"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  32, 0, 0
    {
     COORD (540,160)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RAW_MOSI"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="t_axi4_stream_mosi32"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  36, 0, 0
    {
     COORD (540,540)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="VIDEO_MOSI"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="t_axi4_stream_mosi16"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  40, 0, 0
    {
     COORD (540,560)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="VIDEO_MISO"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="t_axi4_stream_miso"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  50, 0, 0
    {
     COORD (0,440)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="FLUSH_PIPE"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  52, 0, 0
    {
     COORD (0,180)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="NLC_LUT_MOSI"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="t_axi4_stream_mosi32"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  56, 0, 0
    {
     COORD (540,320)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="NLC_LUT_ADD_MOSI"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="t_axi4_stream_mosi32"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  58, 0, 0
    {
     COORD (0,200)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="NLC_LUT_MISO"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="t_axi4_stream_miso"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  60, 0, 0
    {
     COORD (540,420)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RQC_LUT_ADD_MISO"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="t_axi4_stream_miso"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  62, 0, 0
    {
     COORD (0,240)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RQC_LUT_MOSI"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="t_axi4_stream_mosi32"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  64, 0, 0
    {
     COORD (540,400)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RQC_LUT_ADD_MOSI"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="t_axi4_stream_mosi32"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  66, 0, 0
    {
     COORD (0,260)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RQC_LUT_MISO"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="t_axi4_stream_miso"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  68, 0, 0
    {
     COORD (540,340)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="NLC_LUT_ADD_MISO"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="t_axi4_stream_miso"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  72, 0, 0
    {
     COORD (0,400)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="EXTRACTED_INFO_VALID"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
   }
  }
 }
 SYMBOL "work" "raw_axis_add" "raw_axis_add"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #DESCRIPTION=""
    #HDL_ENTRIES=
"library IEEE,WORK;\n"+
"use ieee.std_logic_1164.all,work.TEL2000.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1489673069"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="18986009-84bb-41bf-b63a-5ca43eaebf8d"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,-20,260,220)
    FREEID 21
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,0,240,200)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,130,118,154)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,30,127,54)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
     ORIENTATION 2
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,150,65,174)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,90,127,114)
     ALIGN 4
     MARGINS (1,1)
     PARENT 8
     ORIENTATION 2
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,10,127,34)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (148,10,235,34)
     ALIGN 6
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,70,127,94)
     ALIGN 4
     MARGINS (1,1)
     PARENT 14
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (192,130,235,154)
     ALIGN 6
     MARGINS (1,1)
     PARENT 16
    }
    TEXT  19, 0, 0
    {
     TEXT "$#NAME"
     RECT (148,30,235,54)
     ALIGN 6
     MARGINS (1,1)
     PARENT 18
     ORIENTATION 2
    }
    PIN  2, 0, 0
    {
     COORD (0,140)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ARESETN"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,40)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RXA_MISO"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="T_AXI4_STREAM_MISO"
     }
     LINE  2, 0, 0
     {
      POINTS ( (20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,160)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="CLK"
      #NUMBER="0"
      #SIDE="left"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (0,100)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RXB_MISO"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="T_AXI4_STREAM_MISO"
     }
     LINE  2, 0, 0
     {
      POINTS ( (20,0), (0,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,20)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RXA_MOSI"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="T_AXI4_STREAM_MOSI32"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (260,20)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="TX_MOSI"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="T_AXI4_STREAM_MOSI32"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RXB_MOSI"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="T_AXI4_STREAM_MOSI32"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (260,140)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ERR"
      #NUMBER="0"
      #SIDE="right"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  18, 0, 0
    {
     COORD (260,40)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="TX_MISO"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="T_AXI4_STREAM_MISO"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "t_axi4_stream_wr16_rd64_fifo" "t_axi4_stream_wr16_rd64_fifo"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #DESCRIPTION=""
    #GENERIC0="WR_FIFO_DEPTH:INTEGER:=1024"
    #GENERIC1="ASYNC:BOOLEAN:=false"
    #HDL_ENTRIES=
"library STD,IEEE,WORK;\n"+
"use STD.STANDARD.all,ieee.std_logic_1164.all,work.TEL2000.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1536170354"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="c959f286-6543-4c98-bf1b-a789ea63b648"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,20,300,240)
    FREEID 18
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,20,280,240)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,50,118,74)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,190,114,214)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
     ORIENTATION 2
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,130,103,154)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (188,170,275,194)
     ALIGN 6
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,170,114,194)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (222,50,275,74)
     ALIGN 6
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (199,130,275,154)
     ALIGN 6
     MARGINS (1,1)
     PARENT 14
     ORIENTATION 2
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (188,190,275,214)
     ALIGN 6
     MARGINS (1,1)
     PARENT 16
     ORIENTATION 2
    }
    PIN  2, 0, 0
    {
     COORD (0,60)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ARESETN"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,200)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RX_MISO"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="T_AXI4_STREAM_MISO"
     }
     LINE  2, 0, 0
     {
      POINTS ( (20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,140)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RX_CLK"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (300,180)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="TX_MOSI"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="T_AXI4_STREAM_MOSI64"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,180)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RX_MOSI"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="T_AXI4_STREAM_MOSI16"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (300,60)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="OVFL"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (300,140)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="TX_CLK"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (300,200)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="TX_MISO"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="T_AXI4_STREAM_MISO"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "t_axi4_stream_wr32_rd64_fifo" "t_axi4_stream_wr32_rd64_fifo"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #DESCRIPTION=""
    #GENERIC0="WR_FIFO_DEPTH:INTEGER:=1024"
    #GENERIC1="ASYNC:BOOLEAN:=true"
    #HDL_ENTRIES=
"library STD,IEEE,WORK;\n"+
"use STD.STANDARD.all,ieee.std_logic_1164.all,work.TEL2000.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1536175841"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="a4d66ec7-98b1-467e-be18-56609203223f"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,20,280,240)
    FREEID 18
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,20,259,240)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,50,118,74)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,190,114,214)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
     ORIENTATION 2
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,130,103,154)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (168,170,255,194)
     ALIGN 6
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,170,114,194)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (202,50,255,74)
     ALIGN 6
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (179,130,255,154)
     ALIGN 6
     MARGINS (1,1)
     PARENT 14
     ORIENTATION 2
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (168,190,255,214)
     ALIGN 6
     MARGINS (1,1)
     PARENT 16
     ORIENTATION 2
    }
    PIN  2, 0, 0
    {
     COORD (0,60)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ARESETN"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,200)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RX_MISO"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="T_AXI4_STREAM_MISO"
     }
     LINE  2, 0, 0
     {
      POINTS ( (20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,140)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RX_CLK"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (280,180)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="TX_MOSI"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="T_AXI4_STREAM_MOSI64"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,180)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RX_MOSI"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="T_AXI4_STREAM_MOSI32"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (280,60)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="OVFL"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (280,140)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="TX_CLK"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (280,200)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="TX_MISO"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="T_AXI4_STREAM_MISO"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "t_axi4_stream_wr64_rd16_fifo" "t_axi4_stream_wr64_rd16_fifo"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #DESCRIPTION=""
    #GENERIC0="WR_FIFO_DEPTH:INTEGER:=16"
    #GENERIC1="ASYNC:BOOLEAN:=true"
    #HDL_ENTRIES=
"library STD,IEEE,WORK;\n"+
"use STD.STANDARD.all,ieee.std_logic_1164.all,work.TEL2000.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1536247761"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="0f13c727-f24e-4ea0-a78a-81a59f94cdbf"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,20,260,240)
    FREEID 18
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,20,240,240)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,50,118,74)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,190,114,214)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
     ORIENTATION 2
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,110,103,134)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (148,170,235,194)
     ALIGN 6
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,170,114,194)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (182,50,235,74)
     ALIGN 6
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (159,110,235,134)
     ALIGN 6
     MARGINS (1,1)
     PARENT 14
     ORIENTATION 2
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (148,190,235,214)
     ALIGN 6
     MARGINS (1,1)
     PARENT 16
     ORIENTATION 2
    }
    PIN  2, 0, 0
    {
     COORD (0,60)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ARESETN"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,200)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RX_MISO"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="T_AXI4_STREAM_MISO"
     }
     LINE  2, 0, 0
     {
      POINTS ( (20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RX_CLK"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (260,180)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="TX_MOSI"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="T_AXI4_STREAM_MOSI16"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,180)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RX_MOSI"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="T_AXI4_STREAM_MOSI64"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (260,60)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="OVFL"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (260,120)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="TX_CLK"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (260,200)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="TX_MISO"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="T_AXI4_STREAM_MISO"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "t_axi4_stream_wr64_rd32_fifo" "t_axi4_stream_wr64_rd32_fifo"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #DESCRIPTION=""
    #GENERIC0="WR_FIFO_DEPTH:INTEGER:=512"
    #GENERIC1="ASYNC:BOOLEAN:=false"
    #HDL_ENTRIES=
"library STD,IEEE,WORK;\n"+
"use STD.STANDARD.all,ieee.std_logic_1164.all,work.TEL2000.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1536248181"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="8c2f831b-25bd-4409-986e-da870abf21c2"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,40,260,240)
    FREEID 18
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,40,240,240)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,70,118,94)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,190,114,214)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
     ORIENTATION 2
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,130,103,154)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (148,170,235,194)
     ALIGN 6
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,170,114,194)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (182,70,235,94)
     ALIGN 6
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (159,130,235,154)
     ALIGN 6
     MARGINS (1,1)
     PARENT 14
     ORIENTATION 2
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (148,190,235,214)
     ALIGN 6
     MARGINS (1,1)
     PARENT 16
     ORIENTATION 2
    }
    PIN  2, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ARESETN"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,200)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RX_MISO"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="T_AXI4_STREAM_MISO"
     }
     LINE  2, 0, 0
     {
      POINTS ( (20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,140)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RX_CLK"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (260,180)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="TX_MOSI"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="T_AXI4_STREAM_MOSI32"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,180)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RX_MOSI"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="T_AXI4_STREAM_MOSI64"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (260,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="OVFL"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (260,140)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="TX_CLK"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (260,200)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="TX_MISO"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="T_AXI4_STREAM_MISO"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
 SYMBOL "#default" "t_axi4_stream_wr64_rd64_fifo" "t_axi4_stream_wr64_rd64_fifo"
 {
  HEADER
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #DESCRIPTION=""
    #GENERIC0="WR_FIFO_DEPTH:INTEGER:=512"
    #GENERIC1="ASYNC:BOOLEAN:=false"
    #HDL_ENTRIES=
"library STD,IEEE,WORK;\n"+
"use STD.STANDARD.all,ieee.std_logic_1164.all,work.TEL2000.all;"
    #LANGUAGE="VHDL"
    #MODIFIED="1536338007"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="a59e06f1-7f03-46ab-8a17-a7d449ab97de"
   }
  }
  PAGE "" 
  {
   PAGEHEADER
   {
    RECT (0,40,260,240)
    FREEID 18
   }
   
   BODY
   {
    RECT  1, -1, 0
    {
     VARIABLES
     {
      #OUTLINE_FILLING="1"
     }
     AREA (20,40,240,240)
    }
    TEXT  3, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,70,118,94)
     ALIGN 4
     MARGINS (1,1)
     PARENT 2
    }
    TEXT  5, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,190,114,214)
     ALIGN 4
     MARGINS (1,1)
     PARENT 4
     ORIENTATION 2
    }
    TEXT  7, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,130,103,154)
     ALIGN 4
     MARGINS (1,1)
     PARENT 6
    }
    TEXT  9, 0, 0
    {
     TEXT "$#NAME"
     RECT (148,170,235,194)
     ALIGN 6
     MARGINS (1,1)
     PARENT 8
    }
    TEXT  11, 0, 0
    {
     TEXT "$#NAME"
     RECT (25,170,114,194)
     ALIGN 4
     MARGINS (1,1)
     PARENT 10
    }
    TEXT  13, 0, 0
    {
     TEXT "$#NAME"
     RECT (182,70,235,94)
     ALIGN 6
     MARGINS (1,1)
     PARENT 12
    }
    TEXT  15, 0, 0
    {
     TEXT "$#NAME"
     RECT (159,130,235,154)
     ALIGN 6
     MARGINS (1,1)
     PARENT 14
     ORIENTATION 2
    }
    TEXT  17, 0, 0
    {
     TEXT "$#NAME"
     RECT (148,190,235,214)
     ALIGN 6
     MARGINS (1,1)
     PARENT 16
     ORIENTATION 2
    }
    PIN  2, 0, 0
    {
     COORD (0,80)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="ARESETN"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  4, 0, 0
    {
     COORD (0,200)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RX_MISO"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="T_AXI4_STREAM_MISO"
     }
     LINE  2, 0, 0
     {
      POINTS ( (20,0), (0,0) )
     }
    }
    PIN  6, 0, 0
    {
     COORD (0,140)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RX_CLK"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  8, 0, 0
    {
     COORD (260,180)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="TX_MOSI"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="T_AXI4_STREAM_MOSI64"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  10, 0, 0
    {
     COORD (0,180)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="RX_MOSI"
      #NUMBER="0"
      #SIDE="left"
      #VHDL_TYPE="T_AXI4_STREAM_MOSI64"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (20,0) )
     }
    }
    PIN  12, 0, 0
    {
     COORD (260,80)
     VARIABLES
     {
      #DIRECTION="OUT"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="OVFL"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (-20,0), (0,0) )
     }
    }
    PIN  14, 0, 0
    {
     COORD (260,140)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="TX_CLK"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="STD_LOGIC"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
    PIN  16, 0, 0
    {
     COORD (260,200)
     VARIABLES
     {
      #DIRECTION="IN"
      #LENGTH="20"
      #MDA_RECORD_TOKEN="OTHER"
      #NAME="TX_MISO"
      #NUMBER="0"
      #SIDE="right"
      #VHDL_TYPE="T_AXI4_STREAM_MISO"
     }
     LINE  2, 0, 0
     {
      POINTS ( (0,0), (-20,0) )
     }
    }
   }
  }
 }
}

PAGE ""
{
 PAGEHEADER
 {
  PAGESIZE (11200,5600)
  MARGINS (200,200,200,200)
  RECT (0,0,0,0)
  VARIABLES
  {
   #BLOCKTABLE_VISIBLE="1"
  }
 }
 
 BODY
 {
  INSTANCE  11868, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Global"
    #CUSTOM_NAME=""
    #LIBRARY="#connectors"
    #REFERENCE="ARESETN"
    #SYMBOL="Global"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
   }
   COORD (1260,320)
  }
  TEXT  11869, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1275,303,1414,338)
   ALIGN 4
   MARGINS (1,1)
   PARENT 11868
  }
  INSTANCE  11878, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="ARESETN"
    #SYMBOL="Input"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
   }
   COORD (1040,320)
   VERTEXES ( (2,97195) )
  }
  TEXT  11879, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (841,303,980,338)
   ALIGN 6
   MARGINS (1,1)
   PARENT 11878
  }
  INSTANCE  11883, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="CLK_DATA"
    #SYMBOL="Input"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
   }
   COORD (1040,440)
   VERTEXES ( (2,97189) )
  }
  TEXT  11884, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (828,423,980,458)
   ALIGN 6
   MARGINS (1,1)
   PARENT 11883
  }
  TEXT  11902, 0, 0
  {
   TEXT "$#NAME"
   RECT (1059,291,1141,320)
   ALIGN 9
   MARGINS (1,1)
   PARENT 97204
  }
  TEXT  12978, 0, 0
  {
   OUTLINE 0,1, (0,0,0)
   TEXT "Calibration TEL-2000"
   RECT (4200,320,5942,522)
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (72,0,0,700,0,0,0,"Arial")
  }
  INSTANCE  22870, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #CUSTOM_NAME=""
    #IS_UNCONSTRAINED_PORT="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="RECORD"
    #REFERENCE="DOUT1_MOSI"
    #SYMBOL="BusOutput"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="t_axi4_stream_mosi64"
   }
   COORD (10640,1640)
   VERTEXES ( (2,124246) )
  }
  TEXT  22871, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (10700,1623,10890,1658)
   ALIGN 4
   MARGINS (1,1)
   PARENT 22870
   ORIENTATION 2
  }
  INSTANCE  22872, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #CUSTOM_NAME=""
    #IS_UNCONSTRAINED_PORT="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="RECORD"
    #REFERENCE="DOUT1_MISO"
    #SYMBOL="BusInput"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="t_axi4_stream_miso"
   }
   COORD (10640,1680)
   ORIENTATION 2
   VERTEXES ( (2,124233) )
  }
  TEXT  22873, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (10700,1663,10890,1698)
   ALIGN 4
   MARGINS (1,1)
   PARENT 22872
   ORIENTATION 2
  }
  LINE  22874, 0, 0
  {
   OUTLINE 0,4, (0,0,0)
   POINTS ( (9820,1620), (9900,1640) )
   FILL (1,(0,0,0),0)
  }
  LINE  22875, 0, 0
  {
   OUTLINE 0,4, (0,0,0)
   POINTS ( (9900,1640), (9820,1660) )
   FILL (1,(0,0,0),0)
  }
  LINE  22876, 0, 0
  {
   OUTLINE 0,4, (0,0,0)
   POINTS ( (9620,1640), (9900,1640) )
   FILL (1,(0,0,0),0)
  }
  TEXT  22877, 0, 0
  {
   TEXT "CALIB DATA OUT"
   RECT (9540,1560,9900,1612)
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (18,0,0,400,0,0,0,"Arial")
  }
  GENERIC  23794, 0, 0
  {
   LABEL "Generic_1"
   TEXT 
"CAL_2CH : boolean := false;\n"+
"IMG_WIDTH_MAX : integer := 640;\n"+
"IMG_HEIGHT_MAX : integer := 512;\n"+
"CAL_AOI_ALIGN : boolean := false;\n"+
"G_GEN_CAL_CROPPING : std_logic := '0';\n"+
""
   RECT (1600,280,2220,520)
   OUTLINE 5,1, (0,0,0)
   FILL (0,(255,219,179),0)
   MARGINS (20,20)
   FONT (12,0,0,400,0,0,0,"Arial")
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
  INSTANCE  24088, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="RECORD"
    #REFERENCE="VIDEO_MOSI"
    #SYMBOL="BusOutput"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="t_axi4_stream_mosi64"
   }
   COORD (9900,2540)
   VERTEXES ( (2,113026) )
  }
  TEXT  24089, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (9960,2523,10139,2558)
   ALIGN 4
   MARGINS (1,1)
   PARENT 24088
  }
  INSTANCE  24093, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #CUSTOM_NAME=""
    #IS_UNCONSTRAINED_PORT="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="RECORD"
    #REFERENCE="VIDEO_MISO"
    #SYMBOL="BusInput"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="t_axi4_stream_miso"
   }
   COORD (9900,2560)
   ORIENTATION 2
   VERTEXES ( (2,113028) )
  }
  TEXT  24094, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (9960,2543,10139,2578)
   ALIGN 4
   MARGINS (1,1)
   PARENT 24093
   ORIENTATION 2
  }
  LINE  35543, 0, 0
  {
   OUTLINE 0,4, (0,0,0)
   POINTS ( (9860,2400), (9940,2420) )
   FILL (1,(0,0,0),0)
  }
  LINE  35544, 0, 0
  {
   OUTLINE 0,4, (0,0,0)
   POINTS ( (9940,2420), (9860,2440) )
   FILL (1,(0,0,0),0)
  }
  LINE  35545, 0, 0
  {
   OUTLINE 0,4, (0,0,0)
   POINTS ( (9660,2420), (9940,2420) )
   FILL (1,(0,0,0),0)
  }
  TEXT  35546, 0, 0
  {
   TEXT "VIDEO DATA OUT"
   RECT (9580,2320,9950,2372)
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (18,0,0,400,0,0,0,"Arial")
  }
  LINE  44812, 0, 0
  {
   OUTLINE 0,4, (0,0,0)
   POINTS ( (2120,1440), (2140,1360) )
   FILL (1,(0,0,0),0)
  }
  LINE  44813, 0, 0
  {
   OUTLINE 0,4, (0,0,0)
   POINTS ( (2140,1360), (2160,1440) )
   FILL (1,(0,0,0),0)
  }
  LINE  44814, 0, 0
  {
   OUTLINE 0,4, (0,0,0)
   POINTS ( (2140,1640), (2140,1360) )
   FILL (1,(0,0,0),0)
  }
  TEXT  44815, 0, 0
  {
   TEXT "HEADER"
   RECT (2080,1455,2132,1640)
   ALIGN 8
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (18,0,0,400,0,0,0,"Arial")
   ORIENTATION 8
  }
  LINE  44816, 0, 0
  {
   OUTLINE 0,4, (0,0,0)
   POINTS ( (2300,1900), (2360,1920), (2140,1920) )
   FILL (1,(0,0,0),0)
  }
  LINE  44817, 0, 0
  {
   OUTLINE 0,4, (0,0,0)
   POINTS ( (2360,1920), (2300,1940) )
   FILL (1,(0,0,0),0)
  }
  TEXT  44819, 0, 0
  {
   TEXT "PIXEL"
   RECT (2160,1860,2285,1912)
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (18,0,0,400,0,0,0,"Arial")
  }
  LINE  44854, 0, 0
  {
   OUTLINE 0,4, (0,0,0)
   POINTS ( (1580,1240), (1600,1160) )
   FILL (1,(0,0,0),0)
  }
  LINE  44855, 0, 0
  {
   OUTLINE 0,4, (0,0,0)
   POINTS ( (1600,1160), (1620,1240) )
   FILL (1,(0,0,0),0)
  }
  LINE  44856, 0, 0
  {
   OUTLINE 0,4, (0,0,0)
   POINTS ( (1600,1440), (1600,1160) )
   FILL (1,(0,0,0),0)
  }
  TEXT  44857, 0, 0
  {
   TEXT "PASSTHROUGH"
   RECT (1520,1140,1572,1480)
   ALIGN 8
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (18,0,0,400,0,0,0,"Arial")
   ORIENTATION 8
  }
  VHDLDESIGNUNITHDR  95089, 0, 0
  {
   LABEL "Design Unit Header"
   TEXT 
"library IEEE;\n"+
"use IEEE.std_logic_1164.all;\n"+
"use IEEE.numeric_std.all;\n"+
"\n"+
"library work;\n"+
"use work.tel2000.all;\n"+
"use work.calib_define.all;\n"+
""
   RECT (200,240,640,580)
   OUTLINE 5,1, (0,0,0)
   FILL (0,(239,235,255),0)
   MARGINS (20,20)
   FONT (12,0,0,400,0,0,0,"Arial")
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
  INSTANCE  95314, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="CLK_CAL"
    #SYMBOL="Input"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
   }
   COORD (1040,500)
   VERTEXES ( (2,97191) )
  }
  TEXT  95315, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (850,483,980,518)
   ALIGN 6
   MARGINS (1,1)
   PARENT 95314
  }
  INSTANCE  95316, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Input"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="CLK_MB"
    #SYMBOL="Input"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
   }
   COORD (1040,560)
   VERTEXES ( (2,97193) )
  }
  TEXT  95317, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (864,543,980,578)
   ALIGN 6
   MARGINS (1,1)
   PARENT 95316
  }
  NET WIRE  95323, 0, 0
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #NAME="clk_data"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
   }
  }
  TEXT  95324, 0, 0
  {
   TEXT "$#NAME"
   RECT (1054,410,1146,439)
   ALIGN 9
   MARGINS (1,1)
   PARENT 97201
  }
  TEXT  95331, 0, 0
  {
   TEXT "$#NAME"
   RECT (1062,470,1138,499)
   ALIGN 9
   MARGINS (1,1)
   PARENT 97202
  }
  TEXT  95335, 0, 0
  {
   TEXT "$#NAME"
   RECT (1061,530,1140,559)
   ALIGN 9
   MARGINS (1,1)
   PARENT 97203
  }
  NET WIRE  95342, 0, 0
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #NAME="clk_cal"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
   }
  }
  NET WIRE  95343, 0, 0
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #NAME="clk_mb"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
   }
  }
  NET RECORD  95356, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="axil_aec_ctrl_mosi"
    #VHDL_TYPE="t_axi4_lite_mosi"
   }
  }
  NET RECORD  95358, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="axil_aec_ctrl_miso"
    #VHDL_TYPE="t_axi4_lite_miso"
   }
  }
  TEXT  95489, 0, 0
  {
   TEXT "$#NAME"
   RECT (3074,1831,3166,1860)
   ALIGN 9
   MARGINS (1,1)
   PARENT 123075
  }
  TEXT  95493, 0, 0
  {
   TEXT "$#NAME"
   RECT (3442,1851,3518,1880)
   ALIGN 9
   MARGINS (1,1)
   PARENT 123097
  }
  INSTANCE  95507, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="RECORD"
    #REFERENCE="DIN_MOSI"
    #SYMBOL="BusInput"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="t_axi4_stream_mosi64"
   }
   COORD (460,1760)
   VERTEXES ( (2,110693) )
  }
  TEXT  95508, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (261,1743,400,1778)
   ALIGN 6
   MARGINS (1,1)
   PARENT 95507
  }
  INSTANCE  95516, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="RECORD"
    #REFERENCE="DIN_MISO"
    #SYMBOL="BusOutput"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="t_axi4_stream_miso"
   }
   COORD (460,1780)
   ORIENTATION 2
   VERTEXES ( (2,110665) )
  }
  TEXT  95517, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (261,1763,400,1798)
   ALIGN 6
   MARGINS (1,1)
   PARENT 95516
  }
  INSTANCE  95557, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="RECORD"
    #REFERENCE="AXIL_AEC_CTRL_MOSI"
    #SYMBOL="BusInput"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="t_axi4_lite_mosi"
   }
   COORD (1760,2680)
   VERTEXES ( (2,115443) )
  }
  TEXT  95558, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1381,2663,1700,2698)
   ALIGN 6
   MARGINS (1,1)
   PARENT 95557
  }
  INSTANCE  95562, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="RECORD"
    #REFERENCE="AXIL_AEC_CTRL_MISO"
    #SYMBOL="BusOutput"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="t_axi4_lite_miso"
   }
   COORD (1760,2700)
   ORIENTATION 2
   VERTEXES ( (2,115445) )
  }
  TEXT  95563, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1381,2683,1700,2718)
   ALIGN 6
   MARGINS (1,1)
   PARENT 95562
  }
  TEXT  95573, 0, 0
  {
   TEXT "$#NAME"
   RECT (1505,2810,1581,2839)
   ALIGN 9
   MARGINS (1,1)
   PARENT 115173
  }
  TEXT  95580, 1, 0
  {
   TEXT "$#NAME"
   RECT (1500,2770,1579,2799)
   ALIGN 9
   MARGINS (1,1)
   PARENT 115165
  }
  INSTANCE  95587, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Output"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #REFERENCE="AEC_INTC"
    #SYMBOL="Output"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
   }
   COORD (2220,2320)
   VERTEXES ( (2,115176) )
  }
  TEXT  95588, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2280,2303,2425,2338)
   ALIGN 4
   MARGINS (1,1)
   PARENT 95587
   ORIENTATION 2
  }
  TEXT  95727, 0, 0
  {
   TEXT "Max throughput is CLK_CAL * 1 pixel"
   RECT (2720,1400,3444,1452)
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (18,0,0,400,0,0,0,"Arial")
  }
  TEXT  95913, 0, 0
  {
   TEXT "$#NAME"
   RECT (6002,1851,6078,1880)
   ALIGN 9
   MARGINS (1,1)
   PARENT 123341
  }
  TEXT  95923, 0, 0
  {
   TEXT "Max throughput is CLK_CAL * 2 pixels"
   RECT (3120,2860,3866,2912)
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (18,0,0,400,0,0,0,"Arial")
  }
  INSTANCE  95946, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="axis32_split_axis16"
    #CUSTOM_NAME=""
    #IMPL="RTL"
    #LIBRARY="work"
    #REFERENCE="U5"
    #SYMBOL="axis32_split_axis16"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="30d33822-cfc9-4f5c-a934-bbd4020cc25e"
   }
   COORD (4020,3160)
   VERTEXES ( (6,110253), (12,110270), (16,110268), (10,113783), (4,113785), (14,122118), (8,122114) )
  }
  TEXT  95947, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (4020,3145,4059,3180)
   ALIGN 8
   MARGINS (1,1)
   PARENT 95946
  }
  TEXT  95951, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (4020,3460,4273,3495)
   MARGINS (1,1)
   PARENT 95946
  }
  INSTANCE  95955, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="axis16_combine_axis32"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U6"
    #SYMBOL="axis16_combine_axis32"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="9f58785d-e897-4e64-b780-00828371de1e"
   }
   COORD (5820,3160)
   VERTEXES ( (22,113286), (16,113330), (14,113283), (12,113332), (8,113285), (6,113280), (10,122116), (4,122112) )
  }
  TEXT  95956, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (5820,3124,5859,3159)
   ALIGN 8
   MARGINS (1,1)
   PARENT 95955
  }
  TEXT  95960, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (5820,3480,6131,3515)
   MARGINS (1,1)
   PARENT 95955
  }
  TEXT  95964, 0, 0
  {
   TEXT "$#NAME"
   RECT (3922,3390,3998,3419)
   ALIGN 9
   MARGINS (1,1)
   PARENT 110280
  }
  TEXT  95971, 0, 0
  {
   TEXT "$#NAME"
   RECT (6082,3390,6158,3419)
   ALIGN 9
   MARGINS (1,1)
   PARENT 113342
  }
  NET RECORD  96136, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="cal_din_mosi"
    #VHDL_TYPE="t_axi4_stream_mosi64"
    RECORD=""
    T_AXI4_STREAM_MOSI32=""
   }
  }
  TEXT  96137, 0, 0
  {
   TEXT "$#NAME"
   RECT (1696,1830,1838,1859)
   ALIGN 9
   MARGINS (1,1)
   PARENT 110779
  }
  NET RECORD  96141, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="cal_din_miso"
    #VHDL_TYPE="t_axi4_stream_miso"
    RECORD=""
    T_AXI4_STREAM_MISO=""
   }
  }
  TEXT  96142, 1, 0
  {
   TEXT "$#NAME"
   RECT (1696,1850,1838,1879)
   ALIGN 9
   MARGINS (1,1)
   PARENT 110778
  }
  NET RECORD  96172, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="cal_dout_mosi"
    #VHDL_TYPE="t_axi4_stream_mosi64"
    RECORD=""
    T_AXI4_STREAM_MOSI32=""
   }
  }
  TEXT  96173, 0, 0
  {
   TEXT "$#NAME"
   RECT (7897,1811,8054,1840)
   ALIGN 9
   MARGINS (1,1)
   PARENT 111337
  }
  NET RECORD  96177, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="cal_dout_miso"
    #VHDL_TYPE="t_axi4_stream_miso"
    RECORD=""
    T_AXI4_STREAM_MISO=""
   }
  }
  TEXT  96178, 3, 0
  {
   TEXT "$#NAME"
   RECT (7897,1831,8054,1860)
   ALIGN 9
   MARGINS (1,1)
   PARENT 111338
  }
  NET RECORD  96202, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="pix_out_mosi"
    #VHDL_TYPE="t_axi4_stream_mosi64"
    RECORD=""
    T_AXI4_STREAM_MOSI32=""
   }
  }
  TEXT  96203, 0, 0
  {
   TEXT "$#NAME"
   RECT (7446,1891,7588,1920)
   ALIGN 9
   MARGINS (1,1)
   PARENT 111343
  }
  NET RECORD  96207, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="pix_out_miso"
    #VHDL_TYPE="t_axi4_stream_miso"
    RECORD=""
    T_AXI4_STREAM_MISO=""
   }
  }
  TEXT  96208, 3, 0
  {
   TEXT "$#NAME"
   RECT (7446,1911,7588,1940)
   ALIGN 9
   MARGINS (1,1)
   PARENT 111344
  }
  TEXT  96224, 0, 0
  {
   TEXT "$#NAME"
   RECT (6429,1891,6571,1920)
   ALIGN 9
   MARGINS (1,1)
   PARENT 123350
  }
  TEXT  96226, 3, 0
  {
   TEXT "$#NAME"
   RECT (6429,1911,6571,1940)
   ALIGN 9
   MARGINS (1,1)
   PARENT 123353
  }
  TEXT  96238, 0, 0
  {
   TEXT "$#NAME"
   RECT (6628,3271,6770,3300)
   ALIGN 9
   MARGINS (1,1)
   PARENT 113375
  }
  TEXT  96240, 6, 0
  {
   TEXT "$#NAME"
   RECT (6628,3291,6770,3320)
   ALIGN 9
   MARGINS (1,1)
   PARENT 113378
  }
  TEXT  96252, 0, 0
  {
   TEXT "$#NAME"
   RECT (2377,1931,2504,1960)
   ALIGN 9
   MARGINS (1,1)
   PARENT 113490
  }
  TEXT  96254, 1, 0
  {
   TEXT "$#NAME"
   RECT (2377,1991,2504,2020)
   ALIGN 9
   MARGINS (1,1)
   PARENT 113493
  }
  NET RECORD  96266, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="pix_in_mosi"
    #VHDL_TYPE="t_axi4_stream_mosi64"
    RECORD=""
    T_AXI4_STREAM_MOSI32=""
   }
  }
  NET RECORD  96267, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="pix_in_miso"
    #VHDL_TYPE="t_axi4_stream_miso"
    RECORD=""
    T_AXI4_STREAM_MISO=""
   }
  }
  NET RECORD  96363, 0, 0
  {
   VARIABLES
   {
    #NAME="RECORD96363"
    #VHDL_TYPE="T_AXI4_STREAM_MISO"
    RECORD=""
    T_AXI4_STREAM_MISO=""
   }
  }
  NET RECORD  96367, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="RECORD96367"
    #VHDL_TYPE="t_axi4_stream_mosi64"
    RECORD=""
    T_AXI4_STREAM_MOSI32=""
   }
  }
  NET RECORD  96531, 0, 0
  {
   VARIABLES
   {
    #NAME="RECORD96531"
    #VHDL_TYPE="T_AXI4_STREAM_MISO"
    RECORD=""
    T_AXI4_STREAM_MISO=""
   }
  }
  TEXT  96713, 0, 0
  {
   TEXT "$#NAME"
   RECT (4834,830,4926,859)
   ALIGN 9
   MARGINS (1,1)
   PARENT 100012
  }
  TEXT  96727, 0, 0
  {
   TEXT "$#NAME"
   RECT (5214,830,5306,859)
   ALIGN 9
   MARGINS (1,1)
   PARENT 114637
  }
  GENERATE  96788, 0, 0
  {
   VARIABLES
   {
    #CONDITION="CAL_2CH = false"
    #GENERATE_KIND="IF"
    #LABEL="gen_cal_1ch"
   }
   AREA (2740,1600,6840,2700)
   INSTANCES 96991, 97931, 112261, 112278, 113517, 125022
   ASSIGNMENTS 101444, 125626
  }
  TEXT  96789, 0, 0
  {
   TEXT "@GENERATE_STATEMENT_DESCRIPTION"
   RECT (2740,1564,3349,1599)
   ALIGN 8
   MARGINS (1,1)
   PARENT 96788
  }
  GENERATE  96793, 0, 0
  {
   VARIABLES
   {
    #CONDITION="CAL_2CH = true"
    #GENERATE_KIND="IF"
    #LABEL="gen_cal_2ch"
   }
   AREA (2900,2820,7040,5221)
   INSTANCES 95946, 95955, 97000, 98584, 99044, 101591, 105074, 112341, 112499, 113727
  }
  TEXT  96794, 0, 0
  {
   TEXT "@GENERATE_STATEMENT_DESCRIPTION"
   RECT (2900,2784,3497,2819)
   ALIGN 8
   MARGINS (1,1)
   PARENT 96793
  }
  NET WIRE  96852, 0, 0
  {
   VARIABLES
   {
    #NAME="aresetn"
   }
  }
  INSTANCE  96991, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="axis_128_to_64_wrap"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U13"
    #SYMBOL="axis_128_to_64_wrap"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="37b77ac8-0013-4321-821d-4b075de4622e"
   }
   COORD (3460,2260)
   VERTEXES ( (10,125043), (4,125041), (6,125119), (8,126445), (12,126448) )
  }
  TEXT  96992, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3460,2224,3515,2259)
   ALIGN 8
   MARGINS (1,1)
   PARENT 96991
  }
  TEXT  96996, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (3460,2440,3744,2475)
   MARGINS (1,1)
   PARENT 96991
  }
  INSTANCE  97000, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="axis128_split_axis64"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U16"
    #SYMBOL="axis128_split_axis64"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="afdbaa24-e8ce-4d6c-baa0-d658a97b90c6"
   }
   COORD (4020,3620)
   VERTEXES ( (10,122357), (4,122359), (6,122356), (12,122363), (16,122361), (14,122395), (8,122392) )
  }
  TEXT  97001, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (4020,3605,4075,3640)
   ALIGN 8
   MARGINS (1,1)
   PARENT 97000
  }
  TEXT  97005, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (4020,3920,4289,3955)
   MARGINS (1,1)
   PARENT 97000
  }
  TEXT  97009, 0, 0
  {
   TEXT "$#NAME"
   RECT (3362,2291,3438,2320)
   ALIGN 9
   MARGINS (1,1)
   PARENT 125120
  }
  TEXT  97040, 0, 0
  {
   TEXT "$#NAME"
   RECT (3922,3850,3998,3879)
   ALIGN 9
   MARGINS (1,1)
   PARENT 122369
  }
  INSTANCE  97050, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="RECORD"
    #REFERENCE="DDR_DATA_MOSI"
    #SYMBOL="BusInput"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="t_axi4_stream_mosi128"
   }
   COORD (2420,3560)
   VERTEXES ( (2,98502) )
  }
  TEXT  97051, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2115,3543,2362,3578)
   ALIGN 6
   MARGINS (1,1)
   PARENT 97050
  }
  INSTANCE  97052, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #CUSTOM_NAME=""
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="RECORD"
    #REFERENCE="DDR_DATA_MISO"
    #SYMBOL="BusOutput"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="t_axi4_stream_miso"
   }
   COORD (2420,3580)
   ORIENTATION 2
   VERTEXES ( (2,98504) )
  }
  TEXT  97053, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2115,3563,2362,3598)
   ALIGN 6
   MARGINS (1,1)
   PARENT 97052
   ORIENTATION 2
  }
  TEXT  97058, 0, 0
  {
   TEXT "$#NAME"
   RECT (2440,3531,2601,3560)
   ALIGN 9
   MARGINS (1,1)
   PARENT 98540
  }
  NET RECORD  97062, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="ddr_data_mosi"
    #VHDL_TYPE="t_axi4_stream_mosi128"
    RECORD=""
    T_AXI4_STREAM_MOSI128=""
   }
  }
  TEXT  97067, 8, 0
  {
   TEXT "$#NAME"
   RECT (2440,3551,2601,3580)
   ALIGN 9
   MARGINS (1,1)
   PARENT 98541
  }
  NET RECORD  97071, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="ddr_data_miso"
    #VHDL_TYPE="t_axi4_stream_miso"
    RECORD=""
    T_AXI4_STREAM_MISO=""
   }
  }
  TEXT  97078, 0, 0
  {
   TEXT "$#NAME"
   RECT (3246,2351,3407,2380)
   ALIGN 9
   MARGINS (1,1)
   PARENT 125047
  }
  TEXT  97080, 2, 0
  {
   TEXT "$#NAME"
   RECT (3240,2371,3401,2400)
   ALIGN 9
   MARGINS (1,1)
   PARENT 125046
  }
  TEXT  97092, 0, 0
  {
   TEXT "$#NAME"
   RECT (3840,3731,4001,3760)
   ALIGN 9
   MARGINS (1,1)
   PARENT 122370
  }
  TEXT  97094, 5, 0
  {
   TEXT "$#NAME"
   RECT (3840,3751,4001,3780)
   ALIGN 9
   MARGINS (1,1)
   PARENT 122371
  }
  INSTANCE  97147, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="inv"
    #CUSTOM_NAME=""
    #LIBRARY="#builtin"
    #REFERENCE="U21"
    #SYMBOL="inv"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
   }
   COORD (940,360)
   VERTEXES ( (2,97197), (4,97199) )
  }
  TEXT  97150, 0, 0
  {
   TEXT "$#NAME"
   RECT (859,351,941,380)
   ALIGN 9
   MARGINS (1,1)
   PARENT 97205
  }
  TEXT  97152, 0, 0
  {
   TEXT "$#NAME"
   RECT (1066,351,1134,380)
   ALIGN 9
   MARGINS (1,1)
   PARENT 97206
  }
  NET WIRE  97154, 0, 0
  {
   VARIABLES
   {
    #NAME="areset"
   }
  }
  INSTANCE  97155, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="Global"
    #CUSTOM_NAME=""
    #LIBRARY="#connectors"
    #REFERENCE="ARESET"
    #SYMBOL="Global"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
   }
   COORD (1260,380)
  }
  TEXT  97156, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1275,363,1393,398)
   ALIGN 4
   MARGINS (1,1)
   PARENT 97155
  }
  VTX  97189, 0, 0
  {
   COORD (1040,440)
  }
  VTX  97190, 0, 0
  {
   COORD (1160,440)
  }
  VTX  97191, 0, 0
  {
   COORD (1040,500)
  }
  VTX  97192, 0, 0
  {
   COORD (1160,500)
  }
  VTX  97193, 0, 0
  {
   COORD (1040,560)
  }
  VTX  97194, 0, 0
  {
   COORD (1160,560)
  }
  VTX  97195, 0, 0
  {
   COORD (1040,320)
  }
  VTX  97196, 0, 0
  {
   COORD (1160,320)
  }
  VTX  97197, 0, 0
  {
   COORD (940,380)
  }
  VTX  97198, 0, 0
  {
   COORD (840,380)
  }
  VTX  97199, 0, 0
  {
   COORD (1060,380)
  }
  VTX  97200, 0, 0
  {
   COORD (1160,380)
  }
  WIRE  97201, 0, 0
  {
   NET 95323
   VTX 97189, 97190
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  97202, 0, 0
  {
   NET 95342
   VTX 97191, 97192
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  97203, 0, 0
  {
   NET 95343
   VTX 97193, 97194
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  97204, 0, 0
  {
   NET 96852
   VTX 97195, 97196
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  97205, 0, 0
  {
   NET 96852
   VTX 97197, 97198
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  97206, 0, 0
  {
   NET 97154
   VTX 97199, 97200
   VARIABLES
   {
    #NAMED="1"
   }
  }
  INSTANCE  97324, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="calibration_common"
    #CUSTOM_NAME=""
    #GENERIC0="IMG_WIDTH_MAX : integer := IMG_WIDTH_MAX"
    #GENERIC1="IMG_HEIGHT_MAX : integer := IMG_HEIGHT_MAX"
    #GENERIC2="CAL_AOI_ALIGN : boolean := CAL_AOI_ALIGN"
    #LIBRARY="work"
    #NO_CONF="1"
    #PRAGMED_GENERICS=""
    #REFERENCE="U17"
    #SYMBOL="calibration_common"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="05d1fedc-4569-4710-823e-316740b634e6"
   }
   COORD (1020,3300)
   VERTEXES ( (2,115002), (4,101175), (6,101156), (8,101123), (10,101158), (12,101125), (16,101178), (18,101108), (20,101101), (22,101110), (24,101099), (26,101112), (28,101114), (30,101127), (32,101129), (34,101107), (36,101103), (38,101105), (40,101172), (42,101161), (44,101170), (46,112117), (58,115018), (63,115248), (68,115251), (70,117793), (72,117798), (74,125894), (76,126145), (78,126483) )
  }
  TEXT  97325, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1020,3244,1075,3279)
   ALIGN 8
   MARGINS (1,1)
   PARENT 97324
  }
  TEXT  97329, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1020,4140,1285,4175)
   MARGINS (1,1)
   PARENT 97324
  }
  INSTANCE  97356, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #CUSTOM_NAME=""
    #IS_UNCONSTRAINED_PORT="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="RECORD"
    #REFERENCE="MB_CAL_RAM_MISO"
    #SYMBOL="BusOutput"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="T_AXI4_LITE_MISO"
   }
   COORD (940,3420)
   ORIENTATION 2
   VERTEXES ( (2,101098) )
  }
  TEXT  97357, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (597,3403,880,3438)
   ALIGN 6
   MARGINS (1,1)
   PARENT 97356
  }
  NET RECORD  97361, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="RECORD97361"
    #VHDL_TYPE="t_axi4_lite_miso"
    RECORD=""
    T_AXI4_LITE_MISO=""
   }
  }
  INSTANCE  97365, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #CUSTOM_NAME=""
    #IS_UNCONSTRAINED_PORT="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="RECORD"
    #REFERENCE="MB_CAL_CFG_MISO"
    #SYMBOL="BusOutput"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="T_AXI4_LITE_MISO"
   }
   COORD (940,3360)
   ORIENTATION 2
   VERTEXES ( (2,101100) )
  }
  TEXT  97366, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (598,3343,880,3378)
   ALIGN 6
   MARGINS (1,1)
   PARENT 97365
  }
  NET RECORD  97370, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="RECORD97370"
    #VHDL_TYPE="t_axi4_lite_miso"
    RECORD=""
    T_AXI4_LITE_MISO=""
   }
  }
  INSTANCE  97374, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #CUSTOM_NAME=""
    #IS_UNCONSTRAINED_PORT="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="RECORD"
    #REFERENCE="CAL_HDER_MOSI"
    #SYMBOL="BusOutput"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="T_AXI4_LITE_MOSI"
   }
   COORD (1660,3480)
   VERTEXES ( (2,101122) )
  }
  TEXT  97375, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1720,3463,1964,3498)
   ALIGN 4
   MARGINS (1,1)
   PARENT 97374
  }
  NET RECORD  97379, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="RECORD97379"
    #VHDL_TYPE="t_axi4_lite_mosi"
    RECORD=""
    T_AXI4_LITE_MOSI=""
   }
  }
  INSTANCE  97383, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #CUSTOM_NAME=""
    #IS_UNCONSTRAINED_PORT="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="RECORD"
    #REFERENCE="DDR_ADD_MOSI"
    #SYMBOL="BusOutput"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="T_AXI4_STREAM_MOSI72"
   }
   COORD (1660,3560)
   VERTEXES ( (2,101124) )
  }
  TEXT  97384, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1720,3543,1950,3578)
   ALIGN 4
   MARGINS (1,1)
   PARENT 97383
  }
  NET RECORD  97388, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="RECORD97388"
    #VHDL_TYPE="t_axi4_stream_mosi72"
    RECORD=""
    T_AXI4_STREAM_MOSI72=""
   }
  }
  INSTANCE  97392, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #CUSTOM_NAME=""
    #IS_UNCONSTRAINED_PORT="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="RECORD"
    #REFERENCE="MB_CAL_CFG_MOSI"
    #SYMBOL="BusInput"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="T_AXI4_LITE_MOSI"
   }
   COORD (940,3340)
   VERTEXES ( (2,101102) )
  }
  TEXT  97393, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (598,3323,880,3358)
   ALIGN 6
   MARGINS (1,1)
   PARENT 97392
  }
  NET RECORD  97397, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="RECORD97397"
    #VHDL_TYPE="t_axi4_lite_mosi"
    RECORD=""
    T_AXI4_LITE_MOSI=""
   }
  }
  INSTANCE  97401, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #CUSTOM_NAME=""
    #IS_UNCONSTRAINED_PORT="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="RECORD"
    #REFERENCE="MB_CAL_RAM_MOSI"
    #SYMBOL="BusInput"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="T_AXI4_LITE_MOSI"
   }
   COORD (940,3400)
   VERTEXES ( (2,101104) )
  }
  TEXT  97402, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (597,3383,880,3418)
   ALIGN 6
   MARGINS (1,1)
   PARENT 97401
  }
  NET RECORD  97406, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="RECORD97406"
    #VHDL_TYPE="t_axi4_lite_mosi"
    RECORD=""
    T_AXI4_LITE_MOSI=""
   }
  }
  INSTANCE  97410, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #CUSTOM_NAME=""
    #IS_UNCONSTRAINED_PORT="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="RECORD"
    #REFERENCE="FPA_IMG_INFO"
    #SYMBOL="BusInput"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="IMG_INFO_TYPE"
   }
   COORD (940,3480)
   VERTEXES ( (2,101106) )
  }
  TEXT  97411, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (668,3463,880,3498)
   ALIGN 6
   MARGINS (1,1)
   PARENT 97410
  }
  NET RECORD  97415, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="RECORD97415"
    #VHDL_TYPE="img_info_type"
    IMG_INFO_TYPE=""
    RECORD=""
   }
  }
  INSTANCE  97428, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #CUSTOM_NAME=""
    #IS_UNCONSTRAINED_PORT="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="RECORD"
    #REFERENCE="CAL_HDER_MISO"
    #SYMBOL="BusInput"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="T_AXI4_LITE_MISO"
   }
   COORD (1660,3500)
   ORIENTATION 2
   VERTEXES ( (2,101126) )
  }
  TEXT  97429, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1720,3483,1964,3518)
   ALIGN 4
   MARGINS (1,1)
   PARENT 97428
  }
  NET RECORD  97433, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="RECORD97433"
    #VHDL_TYPE="t_axi4_lite_miso"
    RECORD=""
    T_AXI4_LITE_MISO=""
   }
  }
  INSTANCE  97437, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #CUSTOM_NAME=""
    #IS_UNCONSTRAINED_PORT="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="RECORD"
    #REFERENCE="DDR_ADD_MISO"
    #SYMBOL="BusInput"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="T_AXI4_STREAM_MISO"
   }
   COORD (1660,3580)
   ORIENTATION 2
   VERTEXES ( (2,101128) )
  }
  TEXT  97438, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1720,3563,1950,3598)
   ALIGN 4
   MARGINS (1,1)
   PARENT 97437
  }
  NET RECORD  97442, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="RECORD97442"
    #VHDL_TYPE="t_axi4_stream_miso"
    RECORD=""
    T_AXI4_STREAM_MISO=""
   }
  }
  TEXT  97543, 0, 0
  {
   TEXT "$#NAME"
   RECT (849,3531,991,3560)
   ALIGN 9
   MARGINS (1,1)
   PARENT 101142
  }
  TEXT  97544, 8, 0
  {
   TEXT "$#NAME"
   RECT (849,3551,991,3580)
   ALIGN 9
   MARGINS (1,1)
   PARENT 101141
  }
  TEXT  97566, 8, 0
  {
   TEXT "$#NAME"
   RECT (842,3611,999,3640)
   ALIGN 9
   MARGINS (1,1)
   PARENT 101143
  }
  TEXT  97567, 0, 0
  {
   TEXT "$#NAME"
   RECT (842,3591,999,3620)
   ALIGN 9
   MARGINS (1,1)
   PARENT 101144
  }
  NET RECORD  97600, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="raw_mosi"
    #VHDL_TYPE="t_axi4_stream_mosi32"
   }
  }
  NET RECORD  97602, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="raw_miso"
    #VHDL_TYPE="t_axi4_stream_miso"
   }
  }
  TEXT  97606, 0, 0
  {
   TEXT "$#NAME"
   RECT (1522,2350,1625,2379)
   ALIGN 9
   MARGINS (1,1)
   PARENT 115172
  }
  TEXT  97609, 1, 0
  {
   TEXT "$#NAME"
   RECT (1522,2370,1625,2399)
   ALIGN 9
   MARGINS (1,1)
   PARENT 115171
  }
  INSTANCE  97665, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="aec"
    #CUSTOM_NAME=""
    #GENERIC0="CAL_2CH : boolean := CAL_2CH"
    #LIBRARY="work"
    #NO_CONF="1"
    #PRAGMED_GENERICS=""
    #REFERENCE="U19"
    #SYMBOL="aec"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="61d363fb-e3ea-4cda-a085-11908a1e9ecb"
   }
   COORD (1800,2280)
   VERTEXES ( (16,115153), (14,115152), (22,115159), (20,115157), (6,115147), (24,115161), (26,115163), (4,115175), (18,115429), (12,115442), (8,115444) )
  }
  TEXT  97666, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1800,2224,1855,2259)
   ALIGN 8
   MARGINS (1,1)
   PARENT 97665
  }
  TEXT  97670, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1800,2940,1849,2975)
   MARGINS (1,1)
   PARENT 97665
  }
  NET WIRE  97713, 0, 0
  TEXT  97775, 0, 0
  {
   TEXT "$#NAME"
   RECT (922,3930,998,3959)
   ALIGN 9
   MARGINS (1,1)
   PARENT 101159
  }
  TEXT  97777, 8, 0
  {
   TEXT "$#NAME"
   RECT (921,3950,1000,3979)
   ALIGN 9
   MARGINS (1,1)
   PARENT 101160
  }
  TEXT  97830, 0, 0
  {
   TEXT "$#NAME"
   RECT (845,3810,995,3839)
   ALIGN 9
   MARGINS (1,1)
   PARENT 101163
  }
  TEXT  97843, 0, 0
  {
   TEXT "$#NAME"
   RECT (1661,3671,1740,3700)
   ALIGN 9
   MARGINS (1,1)
   PARENT 101177
  }
  NET RECORD  97847, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="cal_cfg"
    #VHDL_TYPE="calib_config_type"
   }
  }
  NET RECORD  97852, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="cal_decoded_hdr"
    #VHDL_TYPE="decoded_hdr_type"
   }
  }
  TEXT  97853, 0, 0
  {
   TEXT "$#NAME"
   RECT (1606,3611,1794,3640)
   ALIGN 9
   MARGINS (1,1)
   PARENT 101180
  }
  INSTANCE  97931, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="calibration_core"
    #CUSTOM_NAME=""
    #IMPL="sch"
    #LIBRARY="work"
    #NO_CONF="1"
    #REFERENCE="CORE"
    #SYMBOL="calibration_core"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="310a758a-05ee-470b-9ce9-387113328836"
   }
   COORD (4860,1840)
   VERTEXES ( (4,121298), (6,122544), (8,126406), (10,122541), (12,123047), (14,119883), (16,123301), (18,126452), (22,119886), (26,123039), (28,123101), (30,123336), (32,123098), (36,123104), (40,123107), (50,119889), (52,123357), (56,116751), (58,123354), (60,117033), (62,123363), (64,117025), (66,123360), (68,123764), (72,126746) )
  }
  TEXT  97936, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (4880,2660,5089,2695)
   MARGINS (1,1)
   PARENT 97931
  }
  NET RECORD  97969, 0, 0
  {
   VARIABLES
   {
    #NAME="RECORD97969"
    #VHDL_TYPE="t_axi4_stream_miso"
    RECORD=""
    T_AXI4_STREAM_MISO=""
   }
  }
  NET RECORD  97973, 0, 0
  {
   VARIABLES
   {
    #NAME="RECORD97973"
    #VHDL_TYPE="t_axi4_stream_mosi16"
    RECORD=""
    T_AXI4_STREAM_MOSI16=""
   }
  }
  NET RECORD  97986, 0, 0
  {
   VARIABLES
   {
    #NAME="RECORD97986"
    #VHDL_TYPE="T_AXI4_STREAM_MISO"
    RECORD=""
    T_AXI4_STREAM_MISO=""
   }
  }
  NET RECORD  97990, 0, 0
  {
   VARIABLES
   {
    #NAME="RECORD97990"
    #VHDL_TYPE="T_AXI4_STREAM_MOSI16"
    RECORD=""
    T_AXI4_STREAM_MOSI16=""
   }
  }
  TEXT  98155, 0, 0
  {
   TEXT "$#NAME"
   RECT (5429,1971,5532,2000)
   ALIGN 9
   MARGINS (1,1)
   PARENT 123100
  }
  TEXT  98157, 4, 0
  {
   TEXT "$#NAME"
   RECT (5429,1991,5532,2020)
   ALIGN 9
   MARGINS (1,1)
   PARENT 123103
  }
  NET RECORD  98351, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="rqc_lut_mosi"
    #VHDL_TYPE="t_axi4_lite_mosi"
    RECORD=""
    T_AXI4_LITE_MOSI=""
   }
  }
  NET RECORD  98352, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="rqc_lut_miso"
    #VHDL_TYPE="t_axi4_lite_miso"
    RECORD=""
    T_AXI4_LITE_MISO=""
   }
  }
  NET RECORD  98353, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="nlc_lut_mosi"
    #VHDL_TYPE="t_axi4_lite_mosi"
    RECORD=""
    T_AXI4_LITE_MOSI=""
   }
  }
  NET RECORD  98354, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="nlc_lut_miso"
    #VHDL_TYPE="t_axi4_lite_miso"
    RECORD=""
    T_AXI4_LITE_MISO=""
   }
  }
  INSTANCE  98399, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #CUSTOM_NAME=""
    #IS_UNCONSTRAINED_PORT="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="RECORD"
    #REFERENCE="MB_NLC_LUT_MOSI"
    #SYMBOL="BusInput"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="t_axi4_lite_mosi"
   }
   COORD (2420,3340)
   VERTEXES ( (2,98524) )
  }
  TEXT  98401, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2082,3323,2360,3358)
   ALIGN 6
   MARGINS (1,1)
   PARENT 98399
  }
  INSTANCE  98402, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #CUSTOM_NAME=""
    #IS_UNCONSTRAINED_PORT="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="RECORD"
    #REFERENCE="MB_RQC_LUT_MOSI"
    #SYMBOL="BusInput"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="t_axi4_lite_mosi"
   }
   COORD (2420,3400)
   VERTEXES ( (2,98528) )
  }
  TEXT  98404, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2075,3383,2360,3418)
   ALIGN 6
   MARGINS (1,1)
   PARENT 98402
  }
  INSTANCE  98405, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #CUSTOM_NAME=""
    #IS_UNCONSTRAINED_PORT="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="RECORD"
    #REFERENCE="MB_NLC_LUT_MISO"
    #SYMBOL="BusOutput"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="t_axi4_lite_miso"
   }
   COORD (2420,3360)
   ORIENTATION 2
   VERTEXES ( (2,98526) )
  }
  TEXT  98407, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2082,3343,2360,3378)
   ALIGN 6
   MARGINS (1,1)
   PARENT 98405
  }
  INSTANCE  98408, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #CUSTOM_NAME=""
    #IS_UNCONSTRAINED_PORT="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="RECORD"
    #REFERENCE="MB_RQC_LUT_MISO"
    #SYMBOL="BusOutput"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="t_axi4_lite_miso"
   }
   COORD (2420,3420)
   ORIENTATION 2
   VERTEXES ( (2,98530) )
  }
  TEXT  98410, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (2075,3403,2360,3438)
   ALIGN 6
   MARGINS (1,1)
   PARENT 98408
  }
  TEXT  98411, 0, 0
  {
   TEXT "$#NAME"
   RECT (2452,3311,2589,3340)
   ALIGN 9
   MARGINS (1,1)
   PARENT 98551
  }
  TEXT  98413, 8, 0
  {
   TEXT "$#NAME"
   RECT (2452,3331,2589,3360)
   ALIGN 9
   MARGINS (1,1)
   PARENT 98552
  }
  TEXT  98415, 0, 0
  {
   TEXT "$#NAME"
   RECT (2451,3371,2590,3400)
   ALIGN 9
   MARGINS (1,1)
   PARENT 98553
  }
  TEXT  98417, 8, 0
  {
   TEXT "$#NAME"
   RECT (2451,3391,2590,3420)
   ALIGN 9
   MARGINS (1,1)
   PARENT 98554
  }
  VTX  98501, 0, 0
  {
   COORD (2620,3560)
  }
  VTX  98502, 0, 0
  {
   COORD (2420,3560)
  }
  VTX  98503, 0, 0
  {
   COORD (2620,3580)
  }
  VTX  98504, 0, 0
  {
   COORD (2420,3580)
  }
  VTX  98523, 0, 0
  {
   COORD (2620,3340)
  }
  VTX  98524, 0, 0
  {
   COORD (2420,3340)
  }
  VTX  98525, 0, 0
  {
   COORD (2620,3360)
  }
  VTX  98526, 0, 0
  {
   COORD (2420,3360)
  }
  VTX  98527, 0, 0
  {
   COORD (2620,3400)
  }
  VTX  98528, 0, 0
  {
   COORD (2420,3400)
  }
  VTX  98529, 0, 0
  {
   COORD (2620,3420)
  }
  VTX  98530, 0, 0
  {
   COORD (2420,3420)
  }
  RECORD  98540, 0, 0
  {
   NET 97062
   VTX 98501, 98502
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  98541, 0, 0
  {
   NET 97071
   VTX 98503, 98504
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  98551, 0, 0
  {
   NET 98353
   VTX 98523, 98524
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  98552, 0, 0
  {
   NET 98354
   VTX 98525, 98526
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  98553, 0, 0
  {
   NET 98351
   VTX 98527, 98528
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  98554, 0, 0
  {
   NET 98352
   VTX 98529, 98530
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  98582, 0, 0
  {
   TEXT "$#NAME"
   RECT (5396,3771,5605,3800)
   ALIGN 9
   MARGINS (1,1)
   PARENT 121035
  }
  INSTANCE  98584, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="calibration_core"
    #CUSTOM_NAME=""
    #IMPL="sch"
    #LIBRARY="work"
    #NO_CONF="1"
    #REFERENCE="CORE_0"
    #SYMBOL="calibration_core"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="310a758a-05ee-470b-9ce9-387113328836"
   }
   COORD (4860,3140)
   VERTEXES ( (68,123768), (66,121692), (64,121547), (62,121684), (60,121540), (58,121676), (56,121559), (52,121668), (50,124014), (40,121760), (36,121763), (32,122264), (30,122113), (28,122261), (26,122115), (22,119953), (18,122393), (16,122117), (14,119950), (12,122119), (10,119843), (8,122396), (6,119852), (4,121033), (72,126749) )
  }
  TEXT  98603, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (4860,3105,4978,3140)
   ALIGN 8
   MARGINS (1,1)
   PARENT 98584
  }
  TEXT  98604, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (4880,3960,5089,3995)
   MARGINS (1,1)
   PARENT 98584
  }
  TEXT  98642, 0, 0
  {
   TEXT "$#NAME"
   RECT (4762,3791,4838,3820)
   ALIGN 9
   MARGINS (1,1)
   PARENT 119853
  }
  TEXT  98644, 6, 0
  {
   TEXT "$#NAME"
   RECT (4761,3811,4840,3840)
   ALIGN 9
   MARGINS (1,1)
   PARENT 119845
  }
  TEXT  99000, 0, 0
  {
   TEXT "$#NAME"
   RECT (5396,2471,5605,2500)
   ALIGN 9
   MARGINS (1,1)
   PARENT 121300
  }
  TEXT  99004, 0, 0
  {
   TEXT "$#NAME"
   RECT (4702,2491,4778,2520)
   ALIGN 9
   MARGINS (1,1)
   PARENT 122545
  }
  TEXT  99006, 4, 0
  {
   TEXT "$#NAME"
   RECT (4701,2511,4780,2540)
   ALIGN 9
   MARGINS (1,1)
   PARENT 122542
  }
  TEXT  99038, 0, 0
  {
   TEXT "$#NAME"
   RECT (4761,4471,4840,4500)
   ALIGN 9
   MARGINS (1,1)
   PARENT 122415
  }
  TEXT  99040, 0, 0
  {
   TEXT "$#NAME"
   RECT (4646,4431,4834,4460)
   ALIGN 9
   MARGINS (1,1)
   PARENT 121212
  }
  INSTANCE  99044, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="calibration_core"
    #CUSTOM_NAME=""
    #IMPL="sch"
    #LIBRARY="work"
    #NO_CONF="1"
    #REFERENCE="CORE_1"
    #SYMBOL="calibration_core"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="310a758a-05ee-470b-9ce9-387113328836"
   }
   COORD (4860,4140)
   VERTEXES ( (68,123770), (66,121199), (64,121373), (62,121174), (60,121375), (58,122315), (56,121394), (52,121161), (50,124018), (40,121332), (36,121335), (32,122425), (30,122423), (28,122429), (26,122312), (22,121210), (18,121266), (16,122419), (14,122413), (12,122416), (10,121269), (8,121253), (6,121273), (72,126752) )
  }
  TEXT  99057, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (4860,4105,4978,4140)
   ALIGN 8
   MARGINS (1,1)
   PARENT 99044
  }
  TEXT  99058, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (4880,4960,5089,4995)
   MARGINS (1,1)
   PARENT 99044
  }
  TEXT  99073, 0, 0
  {
   TEXT "$#NAME"
   RECT (4751,4790,4827,4819)
   ALIGN 9
   MARGINS (1,1)
   PARENT 121274
  }
  TEXT  99075, 7, 0
  {
   TEXT "$#NAME"
   RECT (4741,4811,4820,4840)
   ALIGN 9
   MARGINS (1,1)
   PARENT 121271
  }
  NET RECORD  99245, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="core1_din_mosi"
    #VHDL_TYPE="t_axi4_stream_mosi16"
    RECORD=""
    T_AXI4_STREAM_MOSI16=""
   }
  }
  TEXT  99246, 0, 0
  {
   TEXT "$#NAME"
   RECT (4675,4191,4845,4220)
   ALIGN 9
   MARGINS (1,1)
   PARENT 122314
  }
  NET RECORD  99250, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="core1_din_miso"
    #VHDL_TYPE="t_axi4_stream_miso"
    RECORD=""
    T_AXI4_STREAM_MISO=""
   }
  }
  TEXT  99251, 7, 0
  {
   TEXT "$#NAME"
   RECT (4675,4211,4845,4240)
   ALIGN 9
   MARGINS (1,1)
   PARENT 122418
  }
  TEXT  99258, 0, 0
  {
   TEXT "$#NAME"
   RECT (4278,3350,4448,3379)
   ALIGN 9
   MARGINS (1,1)
   PARENT 110289
  }
  TEXT  99262, 5, 0
  {
   TEXT "$#NAME"
   RECT (4278,3370,4448,3399)
   ALIGN 9
   MARGINS (1,1)
   PARENT 110288
  }
  NET RECORD  99283, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="core1_dout_mosi"
    #VHDL_TYPE="t_axi4_stream_mosi16"
    RECORD=""
    T_AXI4_STREAM_MOSI16=""
   }
  }
  NET RECORD  99284, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="core1_dout_miso"
    #VHDL_TYPE="t_axi4_stream_miso"
    RECORD=""
    T_AXI4_STREAM_MISO=""
   }
  }
  NET RECORD  99317, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="core1_ddr_data_mosi"
    #VHDL_TYPE="t_axi4_stream_mosi64"
    RECORD=""
    T_AXI4_STREAM_MOSI64=""
   }
  }
  NET RECORD  99322, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="core1_ddr_data_miso"
    #VHDL_TYPE="t_axi4_stream_miso"
    RECORD=""
    T_AXI4_STREAM_MISO=""
   }
  }
  TEXT  99330, 0, 0
  {
   TEXT "$#NAME"
   RECT (4264,3811,4497,3840)
   ALIGN 9
   MARGINS (1,1)
   PARENT 122373
  }
  TEXT  99334, 5, 0
  {
   TEXT "$#NAME"
   RECT (4264,3831,4497,3860)
   ALIGN 9
   MARGINS (1,1)
   PARENT 122372
  }
  TEXT  99364, 0, 0
  {
   TEXT "$#NAME"
   RECT (4455,3191,4625,3220)
   ALIGN 9
   MARGINS (1,1)
   PARENT 122143
  }
  TEXT  99366, 5, 0
  {
   TEXT "$#NAME"
   RECT (4455,3211,4625,3240)
   ALIGN 9
   MARGINS (1,1)
   PARENT 122145
  }
  NET RECORD  99378, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="core0_din_mosi"
    #VHDL_TYPE="t_axi4_stream_mosi16"
    RECORD=""
    T_AXI4_STREAM_MOSI16=""
   }
  }
  NET RECORD  99379, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="core0_din_miso"
    #VHDL_TYPE="t_axi4_stream_miso"
    RECORD=""
    T_AXI4_STREAM_MISO=""
   }
  }
  TEXT  99386, 0, 0
  {
   TEXT "$#NAME"
   RECT (4260,3651,4493,3680)
   ALIGN 9
   MARGINS (1,1)
   PARENT 122394
  }
  TEXT  99388, 5, 0
  {
   TEXT "$#NAME"
   RECT (4264,3671,4497,3700)
   ALIGN 9
   MARGINS (1,1)
   PARENT 122397
  }
  TEXT  99418, 0, 0
  {
   TEXT "$#NAME"
   RECT (5608,3351,5793,3380)
   ALIGN 9
   MARGINS (1,1)
   PARENT 113343
  }
  TEXT  99420, 6, 0
  {
   TEXT "$#NAME"
   RECT (5608,3371,5793,3400)
   ALIGN 9
   MARGINS (1,1)
   PARENT 113344
  }
  TEXT  99444, 0, 0
  {
   TEXT "$#NAME"
   RECT (5491,3191,5676,3220)
   ALIGN 9
   MARGINS (1,1)
   PARENT 122144
  }
  TEXT  99446, 6, 0
  {
   TEXT "$#NAME"
   RECT (5488,3211,5673,3240)
   ALIGN 9
   MARGINS (1,1)
   PARENT 122142
  }
  NET RECORD  99464, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="core0_dout_mosi"
    #VHDL_TYPE="t_axi4_stream_mosi16"
    RECORD=""
    T_AXI4_STREAM_MOSI16=""
   }
  }
  NET RECORD  99465, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="core0_dout_miso"
    #VHDL_TYPE="t_axi4_stream_miso"
    RECORD=""
    T_AXI4_STREAM_MISO=""
   }
  }
  NET RECORD  99466, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="core0_ddr_data_mosi"
    #VHDL_TYPE="t_axi4_stream_mosi64"
    RECORD=""
    T_AXI4_STREAM_MOSI64=""
   }
  }
  NET RECORD  99467, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="core0_ddr_data_miso"
    #VHDL_TYPE="t_axi4_stream_miso"
    RECORD=""
    T_AXI4_STREAM_MISO=""
   }
  }
  TEXT  99468, 0, 0
  {
   TEXT "$#NAME"
   RECT (4640,4651,4873,4680)
   ALIGN 9
   MARGINS (1,1)
   PARENT 121268
  }
  TEXT  99470, 7, 0
  {
   TEXT "$#NAME"
   RECT (4644,4691,4877,4720)
   ALIGN 9
   MARGINS (1,1)
   PARENT 121255
  }
  TEXT  99506, 0, 0
  {
   TEXT "$#NAME"
   RECT (5448,4191,5633,4220)
   ALIGN 9
   MARGINS (1,1)
   PARENT 122421
  }
  TEXT  99508, 7, 0
  {
   TEXT "$#NAME"
   RECT (5448,4211,5633,4240)
   ALIGN 9
   MARGINS (1,1)
   PARENT 122424
  }
  TEXT  99524, 0, 0
  {
   TEXT "$#NAME"
   RECT (4721,3471,4800,3500)
   ALIGN 9
   MARGINS (1,1)
   PARENT 119952
  }
  TEXT  99526, 0, 0
  {
   TEXT "$#NAME"
   RECT (4646,3431,4834,3460)
   ALIGN 9
   MARGINS (1,1)
   PARENT 119955
  }
  TEXT  99566, 0, 0
  {
   TEXT "$#NAME"
   RECT (4701,2171,4780,2200)
   ALIGN 9
   MARGINS (1,1)
   PARENT 119885
  }
  TEXT  99568, 0, 0
  {
   TEXT "$#NAME"
   RECT (4646,2131,4834,2160)
   ALIGN 9
   MARGINS (1,1)
   PARENT 119888
  }
  NET RECORD  99598, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="core0_nlc_lut_mosi"
    #VHDL_TYPE="t_axi4_stream_mosi32"
    RECORD=""
    T_AXI4_LITE_MOSI=""
   }
  }
  NET RECORD  99599, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="core0_nlc_lut_miso"
    #VHDL_TYPE="t_axi4_stream_miso"
    RECORD=""
    T_AXI4_LITE_MISO=""
   }
  }
  NET RECORD  99600, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="core0_rqc_lut_mosi"
    #VHDL_TYPE="t_axi4_stream_mosi32"
    RECORD=""
    T_AXI4_LITE_MOSI=""
   }
  }
  NET RECORD  99601, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="core0_rqc_lut_miso"
    #VHDL_TYPE="t_axi4_stream_miso"
    RECORD=""
    T_AXI4_LITE_MISO=""
   }
  }
  VTX  99989, 0, 0
  {
   COORD (4820,860)
  }
  VTX  99990, 0, 0
  {
   COORD (4940,860)
  }
  WIRE  100012, 0, 0
  {
   NET 95323
   VTX 99989, 99990
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  100135, 0, 0
  {
   TEXT "$#NAME"
   RECT (9514,1850,9606,1879)
   ALIGN 9
   MARGINS (1,1)
   PARENT 112992
  }
  TEXT  100206, 0, 0
  {
   TEXT "@GENERIC_ACTUAL_VALUES()"
   RECT (1020,4176,1582,4275)
   PARENT 97324
  }
  NET WIRE  100313, 0, 0
  {
   VARIABLES
   {
    #NAME="flush_pipe"
   }
  }
  TEXT  100314, 0, 0
  {
   TEXT "$#NAME"
   RECT (1643,3731,1757,3760)
   ALIGN 9
   MARGINS (1,1)
   PARENT 101174
  }
  TEXT  100321, 0, 0
  {
   TEXT "$#NAME"
   RECT (4683,2251,4797,2280)
   ALIGN 9
   MARGINS (1,1)
   PARENT 119891
  }
  TEXT  100331, 0, 0
  {
   TEXT "$#NAME"
   RECT (4715,3551,4829,3580)
   ALIGN 9
   MARGINS (1,1)
   PARENT 124016
  }
  TEXT  100335, 0, 0
  {
   TEXT "$#NAME"
   RECT (4683,4551,4797,4580)
   ALIGN 9
   MARGINS (1,1)
   PARENT 124019
  }
  TEXT  100439, 0, 0
  {
   TEXT "$#NAME"
   RECT (8374,1891,8627,1920)
   ALIGN 9
   MARGINS (1,1)
   PARENT 111334
  }
  TEXT  100452, 0, 0
  {
   TEXT "$#NAME"
   RECT (1101,1951,1339,1980)
   ALIGN 9
   MARGINS (1,1)
   PARENT 110780
  }
  SIGNALASSIGN  100488, 0, 0
  {
   LABEL "SignalAssignments_1"
   TEXT "cal_flow_cfg <= cal_cfg.cal_flow_cfg;"
   RECT (2160,3660,2840,3780)
   OUTLINE 5,1, (0,0,0)
   FILL (0,(255,255,156),0)
   MARGINS (20,20)
   FONT (12,0,0,400,0,0,0,"Arial")
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
  NET RECORD  100489, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="cal_flow_cfg.input_sw"
    #VHDL_TYPE="calib_flow_config_type"
   }
  }
  NET RECORD  100490, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="cal_flow_cfg.output_sw"
    #VHDL_TYPE="calib_flow_config_type"
   }
  }
  TEXT  100642, 0, 0
  {
   TEXT "$#NAME"
   RECT (1953,3670,2088,3699)
   ALIGN 9
   MARGINS (1,1)
   PARENT 125770
  }
  NET RECORD  100649, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="cal_flow_cfg"
    #VHDL_TYPE="calib_flow_config_type"
   }
  }
  SIGNALASSIGN  100940, 0, 0
  {
   LABEL "SignalAssignments_3"
   TEXT 
"-- Error mapping\n"+
"cal_err(159) <= video_hdr_output_fifo_ovfl;\n"+
"cal_err(158) <= data_hdr_output_fifo_ovfl;\n"+
"cal_err(157) <= video_cal_core_output_fifo_ovfl;\n"+
"cal_err(156) <= data_cal_core_output_fifo_ovfl;\n"+
"cal_err(155) <= cal_core_input_fifo_ovfl;\n"+
"cal_err(154 downto 152) <= pix_combine_err;\n"+
"cal_err(151 downto 144) <= cal_common_err;\n"+
"cal_err(143 downto 0) <= cal_core_err;\n"+
""
   RECT (200,3940,860,4320)
   OUTLINE 5,1, (0,0,0)
   FILL (0,(255,255,156),0)
   MARGINS (20,20)
   FONT (12,0,0,400,0,0,0,"Arial")
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
  NET BUS  100941, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="cal_err(159:0)"
   }
  }
  VTX  101098, 0, 0
  {
   COORD (940,3420)
  }
  VTX  101099, 0, 0
  {
   COORD (1020,3420)
  }
  VTX  101100, 0, 0
  {
   COORD (940,3360)
  }
  VTX  101101, 0, 0
  {
   COORD (1020,3360)
  }
  VTX  101102, 0, 0
  {
   COORD (940,3340)
  }
  VTX  101103, 0, 0
  {
   COORD (1020,3340)
  }
  VTX  101104, 0, 0
  {
   COORD (940,3400)
  }
  VTX  101105, 0, 0
  {
   COORD (1020,3400)
  }
  VTX  101106, 0, 0
  {
   COORD (940,3480)
  }
  VTX  101107, 0, 0
  {
   COORD (1020,3480)
  }
  VTX  101108, 0, 0
  {
   COORD (1020,3580)
  }
  VTX  101109, 0, 0
  {
   COORD (820,3580)
  }
  VTX  101110, 0, 0
  {
   COORD (1020,3560)
  }
  VTX  101111, 0, 0
  {
   COORD (820,3560)
  }
  VTX  101112, 0, 0
  {
   COORD (1020,3640)
  }
  VTX  101113, 0, 0
  {
   COORD (820,3640)
  }
  VTX  101114, 0, 0
  {
   COORD (1020,3620)
  }
  VTX  101115, 0, 0
  {
   COORD (820,3620)
  }
  VTX  101122, 0, 0
  {
   COORD (1660,3480)
  }
  VTX  101123, 0, 0
  {
   COORD (1580,3480)
  }
  VTX  101124, 0, 0
  {
   COORD (1660,3560)
  }
  VTX  101125, 0, 0
  {
   COORD (1580,3560)
  }
  VTX  101126, 0, 0
  {
   COORD (1660,3500)
  }
  VTX  101127, 0, 0
  {
   COORD (1580,3500)
  }
  VTX  101128, 0, 0
  {
   COORD (1660,3580)
  }
  VTX  101129, 0, 0
  {
   COORD (1580,3580)
  }
  RECORD  101136, 0, 0
  {
   NET 97361
   VTX 101098, 101099
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  101137, 0, 0
  {
   NET 97370
   VTX 101100, 101101
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  101138, 0, 0
  {
   NET 97397
   VTX 101102, 101103
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  101139, 0, 0
  {
   NET 97406
   VTX 101104, 101105
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  101140, 0, 0
  {
   NET 97415
   VTX 101106, 101107
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  101141, 0, 0
  {
   NET 96141
   VTX 101108, 101109
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  101142, 0, 0
  {
   NET 96136
   VTX 101110, 101111
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  101143, 0, 0
  {
   NET 96177
   VTX 101112, 101113
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  101144, 0, 0
  {
   NET 96172
   VTX 101114, 101115
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  101148, 0, 0
  {
   NET 97379
   VTX 101122, 101123
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  101149, 0, 0
  {
   NET 97388
   VTX 101124, 101125
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  101150, 0, 0
  {
   NET 97433
   VTX 101126, 101127
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  101151, 0, 0
  {
   NET 97442
   VTX 101128, 101129
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  101155, 0, 0
  {
   COORD (900,3960)
  }
  VTX  101156, 0, 0
  {
   COORD (1020,3960)
  }
  VTX  101157, 0, 0
  {
   COORD (900,3980)
  }
  VTX  101158, 0, 0
  {
   COORD (1020,3980)
  }
  WIRE  101159, 0, 0
  {
   NET 95342
   VTX 101155, 101156
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  101160, 0, 0
  {
   NET 95343
   VTX 101157, 101158
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  101161, 0, 0
  {
   COORD (1020,3840)
  }
  VTX  101162, 0, 0
  {
   COORD (820,3840)
  }
  BUS  101163, 0, 0
  {
   NET 100941
   VTX 101161, 101162
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  101164, 0, 0
  {
   TEXT "$#NAME"
   RECT (1596,3810,1825,3839)
   ALIGN 9
   MARGINS (1,1)
   PARENT 101171
  }
  NET BUS  101166, 0, 0
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="cal_common_err(7:0)"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
   }
  }
  VTX  101169, 0, 0
  {
   COORD (1840,3840)
  }
  VTX  101170, 0, 0
  {
   COORD (1580,3840)
  }
  BUS  101171, 0, 0
  {
   NET 101166
   VTX 101169, 101170
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  101172, 0, 0
  {
   COORD (1580,3760)
  }
  VTX  101173, 0, 0
  {
   COORD (1840,3760)
  }
  WIRE  101174, 0, 0
  {
   NET 100313
   VTX 101172, 101173
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  101175, 0, 0
  {
   COORD (1580,3700)
  }
  VTX  101176, 0, 0
  {
   COORD (1840,3700)
  }
  RECORD  101177, 0, 0
  {
   NET 97847
   VTX 101175, 101176
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  101178, 0, 0
  {
   COORD (1580,3640)
  }
  VTX  101179, 0, 0
  {
   COORD (1840,3640)
  }
  RECORD  101180, 0, 0
  {
   NET 97852
   VTX 101178, 101179
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  101210, 0, 0
  {
   TEXT "$#NAME"
   RECT (6067,3431,6294,3460)
   ALIGN 9
   MARGINS (1,1)
   PARENT 113345
  }
  NET BUS  101318, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="pix_combine_err(2:0)"
   }
  }
  TEXT  101377, 0, 0
  {
   TEXT "$#NAME"
   RECT (6167,2131,6394,2160)
   ALIGN 9
   MARGINS (1,1)
   PARENT 112317
  }
  SIGNALASSIGN  101444, 0, 0
  {
   LABEL "SignalAssignments_4"
   TEXT "pix_combine_err <= (others => '0');"
   RECT (6140,2220,6660,2320)
   OUTLINE 5,1, (0,0,0)
   FILL (0,(255,255,156),0)
   MARGINS (20,20)
   FONT (12,0,0,400,0,0,0,"Arial")
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
  NET RECORD  101544, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="vid16_miso"
    #VHDL_TYPE="t_axi4_stream_miso"
    RECORD=""
    T_AXI4_STREAM_MISO=""
   }
  }
  NET RECORD  101549, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="vid16_mosi"
    #VHDL_TYPE="t_axi4_stream_mosi16"
    RECORD=""
    T_AXI4_STREAM_MOSI16=""
   }
  }
  TEXT  101553, 0, 0
  {
   TEXT "$#NAME"
   RECT (5436,2350,5557,2379)
   ALIGN 9
   MARGINS (1,1)
   PARENT 123106
  }
  TEXT  101557, 0, 0
  {
   TEXT "$#NAME"
   RECT (5440,2371,5561,2400)
   ALIGN 9
   MARGINS (1,1)
   PARENT 123109
  }
  INSTANCE  101591, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="axis16_combine_axis32"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U23"
    #SYMBOL="axis16_combine_axis32"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="9f58785d-e897-4e64-b780-00828371de1e"
   }
   COORD (5820,3780)
   VERTEXES ( (10,113290), (4,113292), (14,113294), (8,113296), (6,113288), (22,113320), (12,113425), (16,113423) )
  }
  TEXT  101598, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (5820,3744,5875,3779)
   ALIGN 8
   MARGINS (1,1)
   PARENT 101591
  }
  TEXT  101599, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (5820,4100,6131,4135)
   MARGINS (1,1)
   PARENT 101591
  }
  TEXT  101600, 0, 0
  {
   TEXT "$#NAME"
   RECT (6082,4010,6158,4039)
   ALIGN 9
   MARGINS (1,1)
   PARENT 113346
  }
  TEXT  101602, 0, 0
  {
   TEXT "$#NAME"
   RECT (6634,3891,6802,3920)
   ALIGN 9
   MARGINS (1,1)
   PARENT 113429
  }
  TEXT  101604, 6, 0
  {
   TEXT "$#NAME"
   RECT (6634,3911,6802,3940)
   ALIGN 9
   MARGINS (1,1)
   PARENT 113430
  }
  NET RECORD  101639, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="vid32_out_mosi"
    #VHDL_TYPE="t_axi4_stream_mosi64"
    RECORD=""
    T_AXI4_STREAM_MOSI32=""
   }
  }
  NET RECORD  101640, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="vid32_out_miso"
    #VHDL_TYPE="t_axi4_stream_miso"
    RECORD=""
    T_AXI4_STREAM_MISO=""
   }
  }
  TEXT  101786, 0, 0
  {
   TEXT "$#NAME"
   RECT (5940,2490,6061,2519)
   ALIGN 9
   MARGINS (1,1)
   PARENT 113209
  }
  TEXT  101788, 0, 0
  {
   TEXT "$#NAME"
   RECT (5940,2511,6061,2540)
   ALIGN 9
   MARGINS (1,1)
   PARENT 113206
  }
  TEXT  101800, 0, 0
  {
   TEXT "$#NAME"
   RECT (6021,2450,6097,2479)
   ALIGN 9
   MARGINS (1,1)
   PARENT 113207
  }
  TEXT  101807, 0, 0
  {
   TEXT "$#NAME"
   RECT (6436,2491,6604,2520)
   ALIGN 9
   MARGINS (1,1)
   PARENT 113208
  }
  TEXT  101809, 6, 0
  {
   TEXT "$#NAME"
   RECT (6436,2511,6604,2540)
   ALIGN 9
   MARGINS (1,1)
   PARENT 113211
  }
  NET RECORD  103359, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="core0_vid16_mosi"
    #VHDL_TYPE="t_axi4_stream_mosi16"
   }
  }
  TEXT  103360, 0, 0
  {
   TEXT "$#NAME"
   RECT (5460,3651,5653,3680)
   ALIGN 9
   MARGINS (1,1)
   PARENT 121764
  }
  NET RECORD  103368, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="core0_vid16_miso"
    #VHDL_TYPE="t_axi4_stream_miso"
   }
  }
  TEXT  103369, 0, 0
  {
   TEXT "$#NAME"
   RECT (5464,3671,5657,3700)
   ALIGN 9
   MARGINS (1,1)
   PARENT 121761
  }
  TEXT  103380, 0, 0
  {
   TEXT "$#NAME"
   RECT (5604,3810,5797,3839)
   ALIGN 9
   MARGINS (1,1)
   PARENT 113347
  }
  TEXT  103388, 0, 0
  {
   TEXT "$#NAME"
   RECT (5604,3830,5797,3859)
   ALIGN 9
   MARGINS (1,1)
   PARENT 113348
  }
  NET RECORD  103396, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="core1_vid16_mosi"
    #VHDL_TYPE="t_axi4_stream_mosi16"
   }
  }
  TEXT  103397, 0, 0
  {
   TEXT "$#NAME"
   RECT (5604,3970,5797,3999)
   ALIGN 9
   MARGINS (1,1)
   PARENT 113349
  }
  NET RECORD  103405, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="core1_vid16_miso"
    #VHDL_TYPE="t_axi4_stream_miso"
   }
  }
  TEXT  103406, 0, 0
  {
   TEXT "$#NAME"
   RECT (5604,3990,5797,4019)
   ALIGN 9
   MARGINS (1,1)
   PARENT 113350
  }
  TEXT  103414, 0, 0
  {
   TEXT "$#NAME"
   RECT (5424,4651,5617,4680)
   ALIGN 9
   MARGINS (1,1)
   PARENT 121336
  }
  TEXT  103422, 0, 0
  {
   TEXT "$#NAME"
   RECT (5424,4671,5617,4700)
   ALIGN 9
   MARGINS (1,1)
   PARENT 121333
  }
  INSTANCE  103782, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="badpixel_replacer64"
    #CUSTOM_NAME=""
    #IMPL="RTL"
    #LIBRARY="#default"
    #REFERENCE="U25"
    #SYMBOL="badpixel_replacer64"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="a4155025-b2a5-438c-886c-d154648695e9"
   }
   COORD (9620,1720)
   VERTEXES ( (2,112983), (4,112997), (12,113000), (14,124214), (8,124207), (10,124927) )
  }
  TEXT  103783, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (9620,1684,9675,1719)
   ALIGN 8
   MARGINS (1,1)
   PARENT 103782
  }
  TEXT  103787, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (9620,1960,9883,1995)
   MARGINS (1,1)
   PARENT 103782
  }
  NET RECORD  103791, 0, 0
  {
   VARIABLES
   {
    #NAME="RECORD103791"
    #VHDL_TYPE="T_AXI4_STREAM_MOSI64"
    RECORD=""
    T_AXI4_STREAM_MOSI64=""
   }
  }
  NET RECORD  103795, 0, 0
  {
   VARIABLES
   {
    #NAME="RECORD103795"
    #VHDL_TYPE="T_AXI4_STREAM_MISO"
    RECORD=""
    T_AXI4_STREAM_MISO=""
   }
  }
  INSTANCE  103917, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="badpixel_replacer64"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U26"
    #SYMBOL="badpixel_replacer64"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="3e948a13-f1cf-4e2d-94fb-14e636bfd9d9"
   }
   COORD (9620,2500)
   VERTEXES ( (12,112907), (4,112905), (2,112901), (8,113025), (14,113027), (10,112903) )
  }
  TEXT  103918, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (9620,2464,9675,2499)
   ALIGN 8
   MARGINS (1,1)
   PARENT 103917
  }
  TEXT  103922, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (9620,2740,9883,2775)
   MARGINS (1,1)
   PARENT 103917
  }
  NET RECORD  103926, 0, 0
  {
   VARIABLES
   {
    #NAME="RECORD103926"
    #VHDL_TYPE="T_AXI4_STREAM_MOSI64"
    RECORD=""
    T_AXI4_STREAM_MOSI64=""
   }
  }
  NET RECORD  103930, 0, 0
  {
   VARIABLES
   {
    #NAME="RECORD103930"
    #VHDL_TYPE="T_AXI4_STREAM_MISO"
    RECORD=""
    T_AXI4_STREAM_MISO=""
   }
  }
  TEXT  103952, 0, 0
  {
   TEXT "$#NAME"
   RECT (9514,2630,9606,2659)
   ALIGN 9
   MARGINS (1,1)
   PARENT 112922
  }
  TEXT  103954, 0, 0
  {
   TEXT "$#NAME"
   RECT (9348,2671,9612,2700)
   ALIGN 9
   MARGINS (1,1)
   PARENT 112923
  }
  TEXT  104021, 0, 0
  {
   TEXT "$#NAME"
   RECT (1479,2850,1571,2879)
   ALIGN 9
   MARGINS (1,1)
   PARENT 115174
  }
  TEXT  104057, 0, 0
  {
   TEXT "@GENERIC_ACTUAL_VALUES()"
   RECT (1800,2976,2110,3009)
   PARENT 97665
  }
  INSTANCE  104323, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="axis64_hder_extractor"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U27"
    #SYMBOL="axis64_hder_extractor"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="0e8386a4-a243-4715-8b6a-5a19b9a68003"
   }
   COORD (700,2440)
   VERTEXES ( (2,124470), (4,115428), (6,115423), (8,115425), (10,115430), (12,115427), (14,115431) )
  }
  TEXT  104324, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (700,2384,755,2419)
   ALIGN 8
   MARGINS (1,1)
   PARENT 104323
  }
  TEXT  104328, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (720,2720,1007,2755)
   MARGINS (1,1)
   PARENT 104323
  }
  VTX  104435, 0, 0
  {
   COORD (480,2320)
  }
  NET RECORD  104440, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="din_mosi"
    #VHDL_TYPE="t_axi4_stream_mosi64"
   }
  }
  VTX  104931, 0, 0
  {
   COORD (560,2340)
  }
  NET RECORD  104967, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="rec_miso"
    #VHDL_TYPE="t_axi4_stream_miso"
   }
  }
  INSTANCE  105074, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="raw_axis_add"
    #CUSTOM_NAME=""
    #IMPL="rtl"
    #LIBRARY="work"
    #REFERENCE="U18"
    #SYMBOL="raw_axis_add"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="18986009-84bb-41bf-b63a-5ca43eaebf8d"
   }
   COORD (6200,4440)
   VERTEXES ( (10,117364), (4,117362), (14,117358), (8,117360), (6,117366), (12,117353), (18,117355) )
  }
  TEXT  105075, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (6200,4384,6255,4419)
   ALIGN 8
   MARGINS (1,1)
   PARENT 105074
  }
  TEXT  105079, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (6200,4660,6380,4695)
   MARGINS (1,1)
   PARENT 105074
  }
  TEXT  105083, 0, 0
  {
   TEXT "$#NAME"
   RECT (6469,4430,6572,4459)
   ALIGN 9
   MARGINS (1,1)
   PARENT 117367
  }
  TEXT  105085, 6, 0
  {
   TEXT "$#NAME"
   RECT (6469,4450,6572,4479)
   ALIGN 9
   MARGINS (1,1)
   PARENT 117368
  }
  NET RECORD  105101, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="core0_raw_mosi"
    #VHDL_TYPE="t_axi4_stream_mosi32"
   }
  }
  TEXT  105102, 0, 0
  {
   TEXT "$#NAME"
   RECT (5413,3291,5588,3320)
   ALIGN 9
   MARGINS (1,1)
   PARENT 122265
  }
  NET RECORD  105110, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="core0_raw_miso"
    #VHDL_TYPE="t_axi4_stream_miso"
   }
  }
  TEXT  105111, 0, 0
  {
   TEXT "$#NAME"
   RECT (5413,3271,5588,3300)
   ALIGN 9
   MARGINS (1,1)
   PARENT 122262
  }
  NET RECORD  105119, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="core1_raw_mosi"
    #VHDL_TYPE="t_axi4_stream_mosi32"
   }
  }
  TEXT  105120, 0, 0
  {
   TEXT "$#NAME"
   RECT (5453,4271,5628,4300)
   ALIGN 9
   MARGINS (1,1)
   PARENT 122427
  }
  NET RECORD  105128, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="core1_raw_miso"
    #VHDL_TYPE="t_axi4_stream_miso"
   }
  }
  TEXT  105129, 0, 0
  {
   TEXT "$#NAME"
   RECT (5453,4291,5628,4320)
   ALIGN 9
   MARGINS (1,1)
   PARENT 122430
  }
  TEXT  105136, 0, 0
  {
   TEXT "$#NAME"
   RECT (5993,4490,6168,4519)
   ALIGN 9
   MARGINS (1,1)
   PARENT 117369
  }
  TEXT  105140, 0, 0
  {
   TEXT "$#NAME"
   RECT (5993,4510,6168,4539)
   ALIGN 9
   MARGINS (1,1)
   PARENT 117370
  }
  TEXT  105150, 0, 0
  {
   TEXT "$#NAME"
   RECT (5993,4431,6168,4460)
   ALIGN 9
   MARGINS (1,1)
   PARENT 117372
  }
  TEXT  105154, 0, 0
  {
   TEXT "$#NAME"
   RECT (5993,4451,6168,4480)
   ALIGN 9
   MARGINS (1,1)
   PARENT 117371
  }
  TEXT  105176, 0, 0
  {
   TEXT "$#NAME"
   RECT (6102,4570,6178,4599)
   ALIGN 9
   MARGINS (1,1)
   PARENT 117373
  }
  TEXT  107430, 0, 0
  {
   TEXT "$#NAME"
   RECT (600,2530,692,2559)
   ALIGN 9
   MARGINS (1,1)
   PARENT 115432
  }
  NET RECORD  107480, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="cal_cfg.video_bpr_mode"
    #VHDL_TYPE="calib_config_type"
   }
  }
  NET RECORD  107520, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="RAW0_MOSI"
    #VHDL_TYPE="t_axi4_stream_mosi64"
    RECORD=""
    T_AXI4_STREAM_MOSI32=""
   }
  }
  TEXT  107521, 0, 0
  {
   TEXT "$#NAME"
   RECT (7969,1631,8112,1660)
   ALIGN 9
   MARGINS (1,1)
   PARENT 114641
  }
  NET RECORD  107525, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="RAW0_MISO"
    #VHDL_TYPE="t_axi4_stream_miso"
    RECORD=""
    T_AXI4_STREAM_MISO=""
   }
  }
  TEXT  107526, 0, 0
  {
   TEXT "$#NAME"
   RECT (7969,1711,8112,1740)
   ALIGN 9
   MARGINS (1,1)
   PARENT 114648
  }
  TEXT  107588, 0, 0
  {
   TEXT "$#NAME"
   RECT (8651,1731,8829,1760)
   ALIGN 9
   MARGINS (1,1)
   PARENT 113001
  }
  TEXT  107593, 0, 0
  {
   TEXT "$#NAME"
   RECT (8410,1791,8591,1820)
   ALIGN 9
   MARGINS (1,1)
   PARENT 111336
  }
  TEXT  107800, 0, 0
  {
   TEXT "$#NAME"
   RECT (8484,2491,8677,2520)
   ALIGN 9
   MARGINS (1,1)
   PARENT 112918
  }
  TEXT  107802, 6, 0
  {
   TEXT "$#NAME"
   RECT (8484,2571,8677,2600)
   ALIGN 9
   MARGINS (1,1)
   PARENT 112919
  }
  TEXT  107838, 0, 0
  {
   TEXT "$#NAME"
   RECT (7434,2591,7602,2620)
   ALIGN 9
   MARGINS (1,1)
   PARENT 112908
  }
  TEXT  107840, 6, 0
  {
   TEXT "$#NAME"
   RECT (7434,2611,7602,2640)
   ALIGN 9
   MARGINS (1,1)
   PARENT 112909
  }
  NET RECORD  108332, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="HDR_MISO_DATA"
    #VHDL_TYPE="t_axi4_stream_miso"
   }
  }
  NET RECORD  108342, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="HDR_MISO_VIDEO"
    #VHDL_TYPE="t_axi4_stream_miso"
   }
  }
  TEXT  108442, 0, 0
  {
   TEXT "$#NAME"
   RECT (8651,1791,8829,1820)
   ALIGN 9
   MARGINS (1,1)
   PARENT 112998
  }
  SIGNALASSIGN  109714, 0, 0
  {
   LABEL "SignalAssignments_5"
   TEXT 
"TX_DATA_MOSI   <= RX_DATA_MOSI; \n"+
" \n"+
"TX_VIDEO_MOSI   <= RX_DATA_MOSI when (cal_flow_cfg.output_sw = \"00\") else RX_VIDEO_MOSI;\n"+
"   \n"+
"RX_DATA_MISO.TREADY <= TX_DATA_MISO.TREADY and tx_video_miso_o;  \n"+
"\n"+
"tx_video_miso_o  <= TX_VIDEO_MISO.TREADY when (cal_flow_cfg.output_sw = \"00\") else '1';\n"+
"\n"+
"RX_VIDEO_MISO   <= TX_VIDEO_MISO;"
   RECT (7920,2040,9440,2420)
   OUTLINE 5,1, (0,0,0)
   FILL (0,(255,255,156),0)
   MARGINS (20,20)
   FONT (12,0,0,400,0,0,0,"Arial")
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
  NET WIRE  109715, 0, 0
  {
   VARIABLES
   {
    #NAME="tx_video_miso_o"
   }
  }
  TEXT  109717, 0, 0
  {
   TEXT "$#NAME"
   RECT (8851,1991,9029,2020)
   ALIGN 9
   MARGINS (1,1)
   PARENT 112928
  }
  NET RECORD  109720, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="RX_VIDEO_MOSI"
    #VHDL_TYPE="t_axi4_stream_mosi64"
    RECORD=""
    T_AXI4_STREAM_MOSI32=""
   }
  }
  NET RECORD  109721, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="RX_VIDEO_MISO"
    #VHDL_TYPE="t_axi4_stream_miso"
    RECORD=""
    T_AXI4_STREAM_MISO=""
   }
  }
  NET RECORD  109728, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="RX_DATA_MOSI"
    #VHDL_TYPE="t_axi4_stream_mosi64"
   }
  }
  TEXT  109729, 0, 0
  {
   TEXT "$#NAME"
   RECT (8410,1731,8591,1760)
   ALIGN 9
   MARGINS (1,1)
   PARENT 111335
  }
  NET RECORD  109733, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="RX_DATA_MISO"
    #VHDL_TYPE="t_axi4_stream_miso"
    RECORD=""
    T_AXI4_STREAM_MISO=""
   }
  }
  NET RECORD  109737, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="TX_DATA_MOSI"
    #VHDL_TYPE="t_axi4_stream_mosi64"
    RECORD=""
    T_AXI4_STREAM_MOSI32=""
   }
  }
  NET RECORD  109738, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="TX_DATA_MISO"
    #VHDL_TYPE="t_axi4_stream_miso"
    RECORD=""
    T_AXI4_STREAM_MOSI32=""
   }
  }
  NET RECORD  109739, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="TX_VIDEO_MOSI"
    #VHDL_TYPE="t_axi4_stream_mosi64"
    RECORD=""
    T_AXI4_STREAM_MOSI32=""
   }
  }
  TEXT  109740, 0, 0
  {
   TEXT "$#NAME"
   RECT (8745,2491,8935,2520)
   ALIGN 9
   MARGINS (1,1)
   PARENT 112925
  }
  NET RECORD  109744, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="TX_VIDEO_MISO"
    #VHDL_TYPE="t_axi4_stream_miso"
    RECORD=""
    T_AXI4_STREAM_MISO=""
   }
  }
  TEXT  109745, 0, 0
  {
   TEXT "$#NAME"
   RECT (8745,2571,8935,2600)
   ALIGN 9
   MARGINS (1,1)
   PARENT 112924
  }
  VTX  110252, 0, 0
  {
   COORD (3900,3420)
  }
  VTX  110253, 0, 0
  {
   COORD (4020,3420)
  }
  VTX  110268, 0, 0
  {
   COORD (4260,3400)
  }
  VTX  110269, 0, 0
  {
   COORD (4500,3400)
  }
  VTX  110270, 0, 0
  {
   COORD (4260,3380)
  }
  VTX  110271, 0, 0
  {
   COORD (4500,3380)
  }
  WIRE  110280, 0, 0
  {
   NET 95342
   VTX 110252, 110253
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  110288, 0, 0
  {
   NET 99250
   VTX 110268, 110269
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  110289, 0, 0
  {
   NET 99245
   VTX 110270, 110271
   VARIABLES
   {
    #NAMED="1"
   }
  }
  INSTANCE  110420, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="axis64_sw_1_2"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U29"
    #SYMBOL="axis64_sw_1_2"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="d84d604d-d5fe-4ee9-8153-f636b19a7af8"
   }
   COORD (1380,1660)
   VERTEXES ( (2,110756), (4,110757), (18,110741), (12,110737), (10,110735), (8,110733), (6,110731), (14,110739) )
  }
  TEXT  110421, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1380,1625,1435,1660)
   ALIGN 8
   MARGINS (1,1)
   PARENT 110420
  }
  TEXT  110425, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1380,1940,1581,1975)
   MARGINS (1,1)
   PARENT 110420
  }
  TEXT  110538, 0, 0
  {
   TEXT "$#NAME"
   RECT (1274,1870,1366,1899)
   ALIGN 9
   MARGINS (1,1)
   PARENT 110781
  }
  INSTANCE  110580, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="axis64_auto_sw_1_2"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U7"
    #SYMBOL="axis64_auto_sw_1_2"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="ef0dc4ce-d2ed-44d9-98bb-e3907a1463d0"
   }
   COORD (1900,1720)
   VERTEXES ( (16,110751), (4,110734), (2,110736), (12,113488), (10,113491), (8,114429), (6,112199) )
  }
  TEXT  110581, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (1900,1664,1939,1699)
   ALIGN 8
   MARGINS (1,1)
   PARENT 110580
  }
  TEXT  110585, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (1900,2040,2173,2075)
   MARGINS (1,1)
   PARENT 110580
  }
  TEXT  110622, 0, 0
  {
   TEXT "$#NAME"
   RECT (1794,1970,1886,1999)
   ALIGN 9
   MARGINS (1,1)
   PARENT 110794
  }
  RECORD  110663, 0, 0
  {
   NET 104440
   VTX 104435, 110690
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  110665, 0, 0
  {
   COORD (460,1780)
  }
  RECORD  110668, 0, 0
  {
   NET 104967
   VTX 110680, 110665
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  110680, 0, 0
  {
   COORD (560,1780)
  }
  RECORD  110681, 0, 0
  {
   NET 104967
   VTX 104931, 110680
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  110690, 0, 0
  {
   COORD (480,1760)
  }
  VTX  110693, 0, 0
  {
   COORD (460,1760)
  }
  RECORD  110694, 0, 0
  {
   NET 104440
   VTX 110690, 110693
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  110730, 0, 0
  {
   COORD (4940,920)
  }
  VTX  110731, 0, 0
  {
   COORD (1620,1700)
  }
  VTX  110732, 0, 0
  {
   COORD (4940,900)
  }
  VTX  110733, 0, 0
  {
   COORD (1620,1680)
  }
  VTX  110734, 0, 0
  {
   COORD (1900,1880)
  }
  VTX  110735, 0, 0
  {
   COORD (1620,1880)
  }
  VTX  110736, 0, 0
  {
   COORD (1900,1860)
  }
  VTX  110737, 0, 0
  {
   COORD (1620,1860)
  }
  VTX  110738, 0, 0
  {
   COORD (1120,1940)
  }
  VTX  110739, 0, 0
  {
   COORD (1380,1940)
  }
  VTX  110740, 0, 0
  {
   COORD (1260,1900)
  }
  VTX  110741, 0, 0
  {
   COORD (1380,1900)
  }
  VTX  110750, 0, 0
  {
   COORD (1780,2000)
  }
  VTX  110751, 0, 0
  {
   COORD (1900,2000)
  }
  VTX  110756, 0, 0
  {
   COORD (1380,1760)
  }
  VTX  110757, 0, 0
  {
   COORD (1380,1780)
  }
  VTX  110768, 0, 0
  {
   COORD (1700,920)
  }
  RECORD  110769, 0, 0
  {
   NET 96363
   VTX 110730, 110768
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  110770, 0, 0
  {
   COORD (1700,1700)
  }
  RECORD  110771, 0, 0
  {
   NET 96363
   VTX 110768, 110770
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  110772, 0, 0
  {
   NET 96363
   VTX 110770, 110731
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  110773, 0, 0
  {
   COORD (1660,900)
  }
  RECORD  110774, 0, 0
  {
   NET 96367
   VTX 110732, 110773
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  110775, 0, 0
  {
   COORD (1660,1680)
  }
  RECORD  110776, 0, 0
  {
   NET 96367
   VTX 110773, 110775
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  110777, 0, 0
  {
   NET 96367
   VTX 110775, 110733
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  110778, 0, 0
  {
   NET 96141
   VTX 110734, 110735
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  110779, 0, 0
  {
   NET 96136
   VTX 110736, 110737
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  110780, 0, 0
  {
   NET 100489
   VTX 110738, 110739
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  110781, 0, 0
  {
   NET 95323
   VTX 110740, 110741
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  110794, 0, 0
  {
   NET 95323
   VTX 110750, 110751
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  110803, 0, 0
  {
   NET 104440
   VTX 110690, 110756
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  110804, 0, 0
  {
   NET 104967
   VTX 110680, 110757
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  111030, 0, 0
  {
   TEXT "$#NAME"
   RECT (3092,3271,3219,3300)
   ALIGN 9
   MARGINS (1,1)
   PARENT 113788
  }
  TEXT  111032, 2, 0
  {
   TEXT "$#NAME"
   RECT (3092,3291,3219,3320)
   ALIGN 9
   MARGINS (1,1)
   PARENT 113789
  }
  NET RECORD  111090, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="TX_MOSI_110"
    #VHDL_TYPE="t_axi4_stream_mosi32"
    RECORD=""
    T_AXI4_STREAM_MOSI32=""
   }
  }
  NET RECORD  111091, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="TX_MISO_110"
    #VHDL_TYPE="t_axi4_stream_miso"
    RECORD=""
    T_AXI4_STREAM_MISO=""
   }
  }
  TEXT  111098, 0, 0
  {
   TEXT "$#NAME"
   RECT (3518,3230,3594,3259)
   ALIGN 9
   MARGINS (1,1)
   PARENT 113787
  }
  INSTANCE  111215, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="axis64_sw_2_1"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U1"
    #SYMBOL="axis64_sw_2_1"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="b6a06e8c-b964-41a4-9356-3322be245fc8"
   }
   COORD (8120,1640)
   VERTEXES ( (6,111319), (8,111321), (12,111315), (10,111317), (14,111313), (18,112695), (2,114638), (4,114645) )
  }
  TEXT  111216, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (8120,1584,8159,1619)
   ALIGN 8
   MARGINS (1,1)
   PARENT 111215
  }
  TEXT  111220, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (8120,1920,8321,1955)
   MARGINS (1,1)
   PARENT 111215
  }
  INSTANCE  111247, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="axis64_auto_sw_2_1"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U10"
    #SYMBOL="axis64_auto_sw_2_1"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="2c3939e7-3a74-4815-869f-951f3c4d04e2"
   }
   COORD (7600,1700)
   VERTEXES ( (12,111320), (10,111322), (6,111340), (8,111341), (16,112685), (4,114665), (2,114662) )
  }
  TEXT  111248, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (7600,1684,7655,1719)
   ALIGN 8
   MARGINS (1,1)
   PARENT 111247
  }
  TEXT  111252, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (7600,2000,7873,2035)
   MARGINS (1,1)
   PARENT 111247
  }
  VTX  111313, 0, 0
  {
   COORD (8360,1920)
  }
  VTX  111314, 0, 0
  {
   COORD (8640,1920)
  }
  VTX  111315, 0, 0
  {
   COORD (8360,1760)
  }
  VTX  111316, 0, 0
  {
   COORD (8520,1760)
  }
  VTX  111317, 0, 0
  {
   COORD (8360,1780)
  }
  VTX  111318, 0, 0
  {
   COORD (8520,1780)
  }
  VTX  111319, 0, 0
  {
   COORD (8120,1840)
  }
  VTX  111320, 0, 0
  {
   COORD (7840,1840)
  }
  VTX  111321, 0, 0
  {
   COORD (8120,1860)
  }
  VTX  111322, 0, 0
  {
   COORD (7840,1860)
  }
  RECORD  111334, 0, 0
  {
   NET 100490
   VTX 111313, 111314
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  111335, 0, 0
  {
   NET 109728
   VTX 111315, 111316
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  111336, 0, 0
  {
   NET 109733
   VTX 111317, 111318
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  111337, 0, 0
  {
   NET 96172
   VTX 111319, 111320
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  111338, 0, 0
  {
   NET 96177
   VTX 111321, 111322
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  111339, 0, 0
  {
   COORD (7420,1920)
  }
  VTX  111340, 0, 0
  {
   COORD (7600,1920)
  }
  VTX  111341, 0, 0
  {
   COORD (7600,1940)
  }
  VTX  111342, 0, 0
  {
   COORD (7420,1940)
  }
  RECORD  111343, 0, 0
  {
   NET 96202
   VTX 111339, 111340
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  111344, 0, 0
  {
   NET 96207
   VTX 111341, 111342
   VARIABLES
   {
    #NAMED="1"
   }
  }
  INSTANCE  111345, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="axis64_auto_sw_2_1"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U12"
    #SYMBOL="axis64_auto_sw_2_1"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="2c3939e7-3a74-4815-869f-951f3c4d04e2"
   }
   COORD (7600,2400)
   VERTEXES ( (6,112877), (8,112879), (12,112892), (10,112894), (16,112890), (2,114700), (4,114703) )
  }
  TEXT  111346, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (7600,2384,7655,2419)
   ALIGN 8
   MARGINS (1,1)
   PARENT 111345
  }
  TEXT  111347, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (7600,2700,7873,2735)
   MARGINS (1,1)
   PARENT 111345
  }
  TEXT  111411, 0, 0
  {
   TEXT "$#NAME"
   RECT (7034,1710,7126,1739)
   ALIGN 9
   MARGINS (1,1)
   PARENT 111461
  }
  TEXT  111413, 0, 0
  {
   TEXT "$#NAME"
   RECT (7414,1710,7506,1739)
   ALIGN 9
   MARGINS (1,1)
   PARENT 114658
  }
  VTX  111453, 0, 0
  {
   COORD (7020,1740)
  }
  VTX  111454, 0, 0
  {
   COORD (7140,1740)
  }
  WIRE  111461, 0, 0
  {
   NET 95323
   VTX 111453, 111454
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  111465, 0, 0
  {
   TEXT "$#NAME"
   RECT (7033,2410,7125,2439)
   ALIGN 9
   MARGINS (1,1)
   PARENT 112910
  }
  TEXT  111495, 0, 0
  {
   TEXT "$#NAME"
   RECT (7413,2411,7505,2440)
   ALIGN 9
   MARGINS (1,1)
   PARENT 114708
  }
  TEXT  112112, 8, 0
  {
   TEXT "$#NAME"
   RECT (914,3970,1006,3999)
   ALIGN 9
   MARGINS (1,1)
   PARENT 112118
  }
  VTX  112116, 0, 0
  {
   COORD (900,4000)
  }
  VTX  112117, 0, 0
  {
   COORD (1020,4000)
  }
  WIRE  112118, 0, 0
  {
   NET 95323
   VTX 112116, 112117
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  112199, 0, 0
  {
   COORD (2140,1780)
  }
  VTX  112200, 0, 0
  {
   COORD (7140,1800)
  }
  VTX  112201, 0, 0
  {
   COORD (2180,1780)
  }
  RECORD  112202, 0, 0
  {
   NET 96531
   VTX 112199, 112201
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  112203, 0, 0
  {
   COORD (2180,1300)
  }
  RECORD  112204, 0, 0
  {
   NET 96531
   VTX 112201, 112203
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  112205, 0, 0
  {
   COORD (6960,1300)
  }
  RECORD  112206, 0, 0
  {
   NET 96531
   VTX 112203, 112205
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  112207, 0, 0
  {
   COORD (6960,1800)
  }
  RECORD  112208, 0, 0
  {
   NET 96531
   VTX 112205, 112207
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  112209, 0, 0
  {
   NET 96531
   VTX 112207, 112200
   VARIABLES
   {
    #NAMED="1"
   }
  }
  INSTANCE  112261, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="t_axi4_stream_wr16_rd64_fifo"
    #CUSTOM_NAME=""
    #GENERIC0="WR_FIFO_DEPTH : INTEGER := 1024"
    #GENERIC1="ASYNC : BOOLEAN := true"
    #LIBRARY="#default"
    #NO_CONF="1"
    #PRAGMED_GENERICS=""
    #REFERENCE="U2"
    #SYMBOL="t_axi4_stream_wr16_rd64_fifo"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="c959f286-6543-4c98-bf1b-a789ea63b648"
   }
   COORD (6100,1740)
   VERTEXES ( (10,123302), (4,123337), (6,123339), (14,123342), (12,123345), (8,123348), (16,123352) )
  }
  TEXT  112262, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (6100,1724,6139,1759)
   ALIGN 8
   MARGINS (1,1)
   PARENT 112261
  }
  TEXT  112263, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (6100,1980,6492,2015)
   MARGINS (1,1)
   PARENT 112261
  }
  TEXT  112264, 0, 0
  {
   TEXT "@GENERIC_ACTUAL_VALUES()"
   RECT (6100,2016,6462,2082)
   PARENT 112261
  }
  TEXT  112271, 0, 0
  {
   TEXT "$#NAME"
   RECT (6434,1851,6526,1880)
   ALIGN 9
   MARGINS (1,1)
   PARENT 123344
  }
  INSTANCE  112278, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="t_axi4_stream_wr16_rd64_fifo"
    #CUSTOM_NAME=""
    #GENERIC0="WR_FIFO_DEPTH : INTEGER := 1024"
    #GENERIC1="ASYNC : BOOLEAN := true"
    #LIBRARY="#default"
    #NO_CONF="1"
    #PRAGMED_GENERICS=""
    #REFERENCE="U3"
    #SYMBOL="t_axi4_stream_wr16_rd64_fifo"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="c959f286-6543-4c98-bf1b-a789ea63b648"
   }
   COORD (6120,2340)
   VERTEXES ( (6,113197), (10,113201), (4,113195), (14,113203), (8,113199), (16,113205), (12,113982) )
  }
  TEXT  112279, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (6140,2325,6179,2360)
   ALIGN 8
   MARGINS (1,1)
   PARENT 112278
  }
  TEXT  112280, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (6120,2580,6512,2615)
   MARGINS (1,1)
   PARENT 112278
  }
  TEXT  112281, 0, 0
  {
   TEXT "@GENERIC_ACTUAL_VALUES()"
   RECT (6120,2616,6482,2682)
   PARENT 112278
  }
  TEXT  112285, 0, 0
  {
   TEXT "$#NAME"
   RECT (6433,2450,6525,2479)
   ALIGN 9
   MARGINS (1,1)
   PARENT 113210
  }
  VTX  112315, 0, 0
  {
   COORD (6160,2160)
  }
  VTX  112316, 0, 0
  {
   COORD (6400,2160)
  }
  BUS  112317, 0, 0
  {
   NET 101318
   VTX 112315, 112316
   VARIABLES
   {
    #NAMED="1"
   }
  }
  INSTANCE  112341, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="t_axi4_stream_wr32_rd64_fifo"
    #CUSTOM_NAME=""
    #GENERIC0="WR_FIFO_DEPTH : INTEGER := 1024"
    #GENERIC1="ASYNC : BOOLEAN := true"
    #LIBRARY="#default"
    #NO_CONF="1"
    #PRAGMED_GENERICS=""
    #REFERENCE="U4"
    #SYMBOL="t_axi4_stream_wr32_rd64_fifo"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="a4d66ec7-98b1-467e-be18-56609203223f"
   }
   COORD (6320,3120)
   VERTEXES ( (16,113376), (14,113326), (10,113333), (8,113373), (6,113329), (4,113331), (12,113997) )
  }
  TEXT  112342, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (6320,3104,6359,3139)
   ALIGN 8
   MARGINS (1,1)
   PARENT 112341
  }
  TEXT  112343, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (6320,3360,6712,3395)
   MARGINS (1,1)
   PARENT 112341
  }
  NET RECORD  112471, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="TX_MOSI_1001"
    #VHDL_TYPE="t_axi4_stream_mosi32"
    RECORD=""
    T_AXI4_STREAM_MOSI32=""
   }
  }
  NET RECORD  112472, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="TX_MISO_1001"
    #VHDL_TYPE="t_axi4_stream_miso"
    RECORD=""
    T_AXI4_STREAM_MISO=""
   }
  }
  TEXT  112476, 0, 0
  {
   TEXT "$#NAME"
   RECT (6613,3230,6705,3259)
   ALIGN 9
   MARGINS (1,1)
   PARENT 113365
  }
  TEXT  112486, 0, 0
  {
   TEXT "$#NAME"
   RECT (6222,3230,6298,3259)
   ALIGN 9
   MARGINS (1,1)
   PARENT 113366
  }
  INSTANCE  112499, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="t_axi4_stream_wr32_rd64_fifo"
    #CUSTOM_NAME=""
    #GENERIC0="WR_FIFO_DEPTH : INTEGER := 1024"
    #GENERIC1="ASYNC : BOOLEAN := true"
    #LIBRARY="#default"
    #PRAGMED_GENERICS=""
    #REFERENCE="U20"
    #SYMBOL="t_axi4_stream_wr32_rd64_fifo"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="a4d66ec7-98b1-467e-be18-56609203223f"
   }
   COORD (6340,3740)
   VERTEXES ( (6,113418), (10,113426), (4,113424), (14,113415), (8,113420), (16,113422), (12,114004) )
  }
  TEXT  112502, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (6340,3724,6395,3759)
   ALIGN 8
   MARGINS (1,1)
   PARENT 112499
  }
  TEXT  112503, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (6340,3980,6732,4015)
   MARGINS (1,1)
   PARENT 112499
  }
  TEXT  112504, 0, 0
  {
   TEXT "$#NAME"
   RECT (6633,3850,6725,3879)
   ALIGN 9
   MARGINS (1,1)
   PARENT 113427
  }
  TEXT  112508, 0, 0
  {
   TEXT "$#NAME"
   RECT (6242,3850,6318,3879)
   ALIGN 9
   MARGINS (1,1)
   PARENT 113428
  }
  NET BUS  112578, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #NAME="ERR(2:0)"
   }
  }
  TEXT  112583, 0, 0
  {
   TEXT "$#NAME"
   RECT (6080,4050,6181,4079)
   ALIGN 9
   MARGINS (1,1)
   PARENT 113362
  }
  NET RECORD  112623, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="TX_MOSI_1002"
    #VHDL_TYPE="t_axi4_stream_mosi32"
    RECORD=""
    T_AXI4_STREAM_MOSI32=""
   }
  }
  NET RECORD  112628, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="TX_MISO_1002"
    #VHDL_TYPE="t_axi4_stream_miso"
    RECORD=""
    T_AXI4_STREAM_MISO=""
   }
  }
  TEXT  112678, 0, 0
  {
   TEXT "$#NAME"
   RECT (7854,1930,7946,1959)
   ALIGN 9
   MARGINS (1,1)
   PARENT 112687
  }
  VTX  112685, 0, 0
  {
   COORD (7840,1960)
  }
  VTX  112686, 0, 0
  {
   COORD (7960,1960)
  }
  WIRE  112687, 0, 0
  {
   NET 95323
   VTX 112685, 112686
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  112688, 0, 0
  {
   TEXT "$#NAME"
   RECT (8374,1850,8466,1879)
   ALIGN 9
   MARGINS (1,1)
   PARENT 112697
  }
  VTX  112695, 0, 0
  {
   COORD (8360,1880)
  }
  VTX  112696, 0, 0
  {
   COORD (8480,1880)
  }
  WIRE  112697, 0, 0
  {
   NET 95323
   VTX 112695, 112696
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  112705, 0, 0
  {
   TEXT "$#NAME"
   RECT (7854,2630,7946,2659)
   ALIGN 9
   MARGINS (1,1)
   PARENT 112917
  }
  VTX  112877, 0, 0
  {
   COORD (7600,2620)
  }
  VTX  112878, 0, 0
  {
   COORD (7420,2620)
  }
  VTX  112879, 0, 0
  {
   COORD (7600,2640)
  }
  VTX  112880, 0, 0
  {
   COORD (7420,2640)
  }
  VTX  112881, 0, 0
  {
   COORD (7020,2440)
  }
  VTX  112882, 0, 0
  {
   COORD (7140,2440)
  }
  VTX  112890, 0, 0
  {
   COORD (7840,2660)
  }
  VTX  112891, 0, 0
  {
   COORD (7960,2660)
  }
  VTX  112892, 0, 0
  {
   COORD (7840,2540)
  }
  VTX  112893, 0, 0
  {
   COORD (8680,2540)
  }
  VTX  112894, 0, 0
  {
   COORD (7840,2560)
  }
  VTX  112895, 0, 0
  {
   COORD (8680,2560)
  }
  VTX  112900, 0, 0
  {
   COORD (9500,2660)
  }
  VTX  112901, 0, 0
  {
   COORD (9620,2660)
  }
  VTX  112902, 0, 0
  {
   COORD (9340,2700)
  }
  VTX  112903, 0, 0
  {
   COORD (9620,2700)
  }
  VTX  112904, 0, 0
  {
   COORD (8760,2560)
  }
  VTX  112905, 0, 0
  {
   COORD (9620,2560)
  }
  VTX  112906, 0, 0
  {
   COORD (8760,2540)
  }
  VTX  112907, 0, 0
  {
   COORD (9620,2540)
  }
  RECORD  112908, 0, 0
  {
   NET 101639
   VTX 112877, 112878
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  112909, 0, 0
  {
   NET 101640
   VTX 112879, 112880
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  112910, 0, 0
  {
   NET 95323
   VTX 112881, 112882
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  112917, 0, 0
  {
   NET 95323
   VTX 112890, 112891
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  112918, 0, 0
  {
   NET 109720
   VTX 112892, 112893
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  112919, 0, 0
  {
   NET 109721
   VTX 112894, 112895
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  112922, 0, 0
  {
   NET 95323
   VTX 112900, 112901
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  112923, 0, 0
  {
   NET 107480
   VTX 112902, 112903
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  112924, 0, 0
  {
   NET 109744
   VTX 112904, 112905
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  112925, 0, 0
  {
   NET 109739
   VTX 112906, 112907
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  112926, 0, 0
  {
   COORD (8860,2020)
  }
  VTX  112927, 0, 0
  {
   COORD (9120,2020)
  }
  WIRE  112928, 0, 0
  {
   NET 109715
   VTX 112926, 112927
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  112982, 0, 0
  {
   COORD (9500,1880)
  }
  VTX  112983, 0, 0
  {
   COORD (9620,1880)
  }
  WIRE  112992, 0, 0
  {
   NET 95323
   VTX 112982, 112983
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  112996, 0, 0
  {
   COORD (8660,1780)
  }
  VTX  112997, 0, 0
  {
   COORD (9620,1780)
  }
  RECORD  112998, 0, 0
  {
   NET 109738
   VTX 112996, 112997
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  112999, 0, 0
  {
   COORD (8660,1760)
  }
  VTX  113000, 0, 0
  {
   COORD (9620,1760)
  }
  RECORD  113001, 0, 0
  {
   NET 109737
   VTX 112999, 113000
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  113025, 0, 0
  {
   COORD (9880,2540)
  }
  VTX  113026, 0, 0
  {
   COORD (9900,2540)
  }
  VTX  113027, 0, 0
  {
   COORD (9880,2560)
  }
  VTX  113028, 0, 0
  {
   COORD (9900,2560)
  }
  RECORD  113029, 0, 0
  {
   NET 103926
   VTX 113025, 113026
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  113030, 0, 0
  {
   NET 103930
   VTX 113027, 113028
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  113194, 0, 0
  {
   COORD (6000,2540)
  }
  VTX  113195, 0, 0
  {
   COORD (6120,2540)
  }
  VTX  113196, 0, 0
  {
   COORD (6000,2480)
  }
  VTX  113197, 0, 0
  {
   COORD (6120,2480)
  }
  VTX  113198, 0, 0
  {
   COORD (6600,2520)
  }
  VTX  113199, 0, 0
  {
   COORD (6420,2520)
  }
  VTX  113200, 0, 0
  {
   COORD (6000,2520)
  }
  VTX  113201, 0, 0
  {
   COORD (6120,2520)
  }
  VTX  113202, 0, 0
  {
   COORD (6540,2480)
  }
  VTX  113203, 0, 0
  {
   COORD (6420,2480)
  }
  VTX  113204, 0, 0
  {
   COORD (6600,2540)
  }
  VTX  113205, 0, 0
  {
   COORD (6420,2540)
  }
  RECORD  113206, 0, 0
  {
   NET 101544
   VTX 113194, 113195
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  113207, 0, 0
  {
   NET 95342
   VTX 113196, 113197
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  113208, 0, 0
  {
   NET 101639
   VTX 113198, 113199
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  113209, 0, 0
  {
   NET 101549
   VTX 113200, 113201
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  113210, 0, 0
  {
   NET 95323
   VTX 113202, 113203
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  113211, 0, 0
  {
   NET 101640
   VTX 113204, 113205
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  113258, 0, 0
  {
   TEXT "@GENERIC_ACTUAL_VALUES()"
   RECT (6320,3396,6682,3462)
   PARENT 112341
  }
  VTX  113280, 0, 0
  {
   COORD (6060,3420)
  }
  VTX  113281, 0, 0
  {
   COORD (6180,3420)
  }
  VTX  113282, 0, 0
  {
   COORD (5580,3380)
  }
  VTX  113283, 0, 0
  {
   COORD (5820,3380)
  }
  VTX  113284, 0, 0
  {
   COORD (5580,3400)
  }
  VTX  113285, 0, 0
  {
   COORD (5820,3400)
  }
  VTX  113286, 0, 0
  {
   COORD (6060,3460)
  }
  VTX  113287, 0, 0
  {
   COORD (6300,3460)
  }
  VTX  113288, 0, 0
  {
   COORD (6060,4040)
  }
  VTX  113289, 0, 0
  {
   COORD (6180,4040)
  }
  VTX  113290, 0, 0
  {
   COORD (5820,3840)
  }
  VTX  113291, 0, 0
  {
   COORD (5580,3840)
  }
  VTX  113292, 0, 0
  {
   COORD (5820,3860)
  }
  VTX  113293, 0, 0
  {
   COORD (5580,3860)
  }
  VTX  113294, 0, 0
  {
   COORD (5820,4000)
  }
  VTX  113295, 0, 0
  {
   COORD (5580,4000)
  }
  VTX  113296, 0, 0
  {
   COORD (5820,4020)
  }
  VTX  113297, 0, 0
  {
   COORD (5580,4020)
  }
  VTX  113320, 0, 0
  {
   COORD (6060,4080)
  }
  VTX  113321, 0, 0
  {
   COORD (6200,4080)
  }
  VTX  113326, 0, 0
  {
   COORD (6600,3260)
  }
  VTX  113327, 0, 0
  {
   COORD (6720,3260)
  }
  VTX  113328, 0, 0
  {
   COORD (6200,3260)
  }
  VTX  113329, 0, 0
  {
   COORD (6320,3260)
  }
  VTX  113330, 0, 0
  {
   COORD (6060,3320)
  }
  VTX  113331, 0, 0
  {
   COORD (6320,3320)
  }
  VTX  113332, 0, 0
  {
   COORD (6060,3300)
  }
  VTX  113333, 0, 0
  {
   COORD (6320,3300)
  }
  WIRE  113342, 0, 0
  {
   NET 95342
   VTX 113280, 113281
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  113343, 0, 0
  {
   NET 99283
   VTX 113282, 113283
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  113344, 0, 0
  {
   NET 99284
   VTX 113284, 113285
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  113345, 0, 0
  {
   NET 101318
   VTX 113286, 113287
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  113346, 0, 0
  {
   NET 95342
   VTX 113288, 113289
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  113347, 0, 0
  {
   NET 103359
   VTX 113290, 113291
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  113348, 0, 0
  {
   NET 103368
   VTX 113292, 113293
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  113349, 0, 0
  {
   NET 103396
   VTX 113294, 113295
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  113350, 0, 0
  {
   NET 103405
   VTX 113296, 113297
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  113362, 0, 0
  {
   NET 112578
   VTX 113320, 113321
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  113365, 0, 0
  {
   NET 95323
   VTX 113326, 113327
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  113366, 0, 0
  {
   NET 95342
   VTX 113328, 113329
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  113367, 0, 0
  {
   NET 112472
   VTX 113330, 113331
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  113368, 0, 0
  {
   NET 112471
   VTX 113332, 113333
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  113373, 0, 0
  {
   COORD (6600,3300)
  }
  VTX  113374, 0, 0
  {
   COORD (6800,3300)
  }
  RECORD  113375, 0, 0
  {
   NET 96202
   VTX 113373, 113374
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  113376, 0, 0
  {
   COORD (6600,3320)
  }
  VTX  113377, 0, 0
  {
   COORD (6800,3320)
  }
  RECORD  113378, 0, 0
  {
   NET 96207
   VTX 113376, 113377
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  113415, 0, 0
  {
   COORD (6620,3880)
  }
  VTX  113416, 0, 0
  {
   COORD (6740,3880)
  }
  VTX  113417, 0, 0
  {
   COORD (6220,3880)
  }
  VTX  113418, 0, 0
  {
   COORD (6340,3880)
  }
  VTX  113419, 0, 0
  {
   COORD (6800,3920)
  }
  VTX  113420, 0, 0
  {
   COORD (6620,3920)
  }
  VTX  113421, 0, 0
  {
   COORD (6800,3940)
  }
  VTX  113422, 0, 0
  {
   COORD (6620,3940)
  }
  VTX  113423, 0, 0
  {
   COORD (6060,3940)
  }
  VTX  113424, 0, 0
  {
   COORD (6340,3940)
  }
  VTX  113425, 0, 0
  {
   COORD (6060,3920)
  }
  VTX  113426, 0, 0
  {
   COORD (6340,3920)
  }
  WIRE  113427, 0, 0
  {
   NET 95323
   VTX 113415, 113416
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  113428, 0, 0
  {
   NET 95342
   VTX 113417, 113418
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  113429, 0, 0
  {
   NET 101639
   VTX 113419, 113420
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  113430, 0, 0
  {
   NET 101640
   VTX 113421, 113422
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  113431, 0, 0
  {
   NET 112628
   VTX 113423, 113424
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  113432, 0, 0
  {
   NET 112623
   VTX 113425, 113426
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  113433, 0, 0
  {
   TEXT "@GENERIC_ACTUAL_VALUES()"
   RECT (6340,4016,6702,4082)
   PARENT 112499
  }
  VTX  113488, 0, 0
  {
   COORD (2140,1960)
  }
  VTX  113489, 0, 0
  {
   COORD (2500,1960)
  }
  RECORD  113490, 0, 0
  {
   NET 96266
   VTX 113488, 113489
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  113491, 0, 0
  {
   COORD (2140,1980)
  }
  VTX  113492, 0, 0
  {
   COORD (2500,1980)
  }
  RECORD  113493, 0, 0
  {
   NET 96267
   VTX 113491, 113492
   VARIABLES
   {
    #NAMED="1"
   }
  }
  INSTANCE  113517, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="t_axi4_stream_wr64_rd16_fifo"
    #CUSTOM_NAME=""
    #GENERIC0="ASYNC : BOOLEAN := true"
    #GENERIC1="WR_FIFO_DEPTH : INTEGER := 16"
    #LIBRARY="#default"
    #PRAGMED_GENERICS=""
    #REFERENCE="U8"
    #SYMBOL="t_axi4_stream_wr64_rd16_fifo"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="0f13c727-f24e-4ea0-a78a-81a59f94cdbf"
   }
   COORD (3180,1740)
   VERTEXES ( (8,123040), (16,123048), (6,123073), (10,123076), (4,123089), (12,123092), (14,123095) )
  }
  TEXT  113518, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3180,1724,3219,1759)
   ALIGN 8
   MARGINS (1,1)
   PARENT 113517
  }
  TEXT  113522, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (3180,1980,3572,2015)
   MARGINS (1,1)
   PARENT 113517
  }
  TEXT  113586, 0, 0
  {
   TEXT "$#NAME"
   RECT (3057,1891,3184,1920)
   ALIGN 9
   MARGINS (1,1)
   PARENT 123078
  }
  TEXT  113588, 1, 0
  {
   TEXT "$#NAME"
   RECT (3057,1911,3184,1940)
   ALIGN 9
   MARGINS (1,1)
   PARENT 123091
  }
  INSTANCE  113727, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="t_axi4_stream_wr64_rd32_fifo"
    #CUSTOM_NAME=""
    #GENERIC0="WR_FIFO_DEPTH : INTEGER := 16"
    #GENERIC1="ASYNC : BOOLEAN := true"
    #LIBRARY="#default"
    #PRAGMED_GENERICS=""
    #REFERENCE="U9"
    #SYMBOL="t_axi4_stream_wr64_rd32_fifo"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="8c2f831b-25bd-4409-986e-da870abf21c2"
   }
   COORD (3240,3120)
   VERTEXES ( (6,113782), (10,113778), (4,113780), (14,113775), (8,113784), (16,113786), (12,113946) )
  }
  TEXT  113728, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (3240,3124,3279,3159)
   ALIGN 8
   MARGINS (1,1)
   PARENT 113727
  }
  TEXT  113732, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (3240,3360,3632,3395)
   MARGINS (1,1)
   PARENT 113727
  }
  TEXT  113745, 0, 0
  {
   TEXT "$#NAME"
   RECT (3130,3230,3222,3259)
   ALIGN 9
   MARGINS (1,1)
   PARENT 113790
  }
  VTX  113775, 0, 0
  {
   COORD (3500,3260)
  }
  VTX  113776, 0, 0
  {
   COORD (3620,3260)
  }
  VTX  113777, 0, 0
  {
   COORD (3060,3300)
  }
  VTX  113778, 0, 0
  {
   COORD (3240,3300)
  }
  VTX  113779, 0, 0
  {
   COORD (3060,3320)
  }
  VTX  113780, 0, 0
  {
   COORD (3240,3320)
  }
  VTX  113781, 0, 0
  {
   COORD (3120,3260)
  }
  VTX  113782, 0, 0
  {
   COORD (3240,3260)
  }
  VTX  113783, 0, 0
  {
   COORD (4020,3300)
  }
  VTX  113784, 0, 0
  {
   COORD (3500,3300)
  }
  VTX  113785, 0, 0
  {
   COORD (4020,3320)
  }
  VTX  113786, 0, 0
  {
   COORD (3500,3320)
  }
  WIRE  113787, 0, 0
  {
   NET 95342
   VTX 113775, 113776
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  113788, 0, 0
  {
   NET 96266
   VTX 113777, 113778
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  113789, 0, 0
  {
   NET 96267
   VTX 113779, 113780
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  113790, 0, 0
  {
   NET 95323
   VTX 113781, 113782
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  113791, 0, 0
  {
   NET 111090
   VTX 113783, 113784
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  113792, 0, 0
  {
   NET 111091
   VTX 113785, 113786
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  113839, 0, 0
  {
   TEXT "@GENERIC_ACTUAL_VALUES()"
   RECT (3180,2016,3510,2082)
   PARENT 113517
  }
  TEXT  113843, 0, 0
  {
   TEXT "@GENERIC_ACTUAL_VALUES()"
   RECT (3240,3396,3570,3462)
   PARENT 113727
  }
  TEXT  113939, 0, 0
  {
   TEXT "$#NAME"
   RECT (3513,3171,3767,3200)
   ALIGN 9
   MARGINS (1,1)
   PARENT 113948
  }
  VTX  113946, 0, 0
  {
   COORD (3500,3200)
  }
  VTX  113947, 0, 0
  {
   COORD (3620,3200)
  }
  WIRE  113948, 0, 0
  {
   NET 113949
   VTX 113946, 113947
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET WIRE  113949, 0, 0
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #NAME="cal_core_input_fifo_ovfl"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
   }
  }
  TEXT  113957, 0, 0
  {
   TEXT "$#NAME"
   RECT (3433,1791,3687,1820)
   ALIGN 9
   MARGINS (1,1)
   PARENT 123094
  }
  TEXT  113964, 0, 0
  {
   TEXT "$#NAME"
   RECT (6396,1771,6725,1800)
   ALIGN 9
   MARGINS (1,1)
   PARENT 123347
  }
  TEXT  113975, 0, 0
  {
   TEXT "$#NAME"
   RECT (6431,2371,6769,2400)
   ALIGN 9
   MARGINS (1,1)
   PARENT 113984
  }
  VTX  113982, 0, 0
  {
   COORD (6420,2400)
  }
  VTX  113983, 0, 0
  {
   COORD (6540,2400)
  }
  WIRE  113984, 0, 0
  {
   NET 114139
   VTX 113982, 113983
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  113993, 0, 0
  {
   TEXT "$#NAME"
   RECT (6616,3151,6945,3180)
   ALIGN 9
   MARGINS (1,1)
   PARENT 113999
  }
  VTX  113997, 0, 0
  {
   COORD (6600,3180)
  }
  VTX  113998, 0, 0
  {
   COORD (6720,3180)
  }
  WIRE  113999, 0, 0
  {
   NET 114138
   VTX 113997, 113998
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  114000, 0, 0
  {
   TEXT "$#NAME"
   RECT (6631,3771,6969,3800)
   ALIGN 9
   MARGINS (1,1)
   PARENT 114006
  }
  VTX  114004, 0, 0
  {
   COORD (6620,3800)
  }
  VTX  114005, 0, 0
  {
   COORD (6740,3800)
  }
  WIRE  114006, 0, 0
  {
   NET 114139
   VTX 114004, 114005
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  114053, 0, 0
  {
   TEXT "$#NAME"
   RECT (7398,2351,7682,2380)
   ALIGN 9
   MARGINS (1,1)
   PARENT 114711
  }
  NET WIRE  114060, 0, 0
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #NAME="video_hdr_output_fifo_ovfl"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
   }
  }
  TEXT  114061, 0, 0
  {
   TEXT "$#NAME"
   RECT (7403,1651,7678,1680)
   ALIGN 9
   MARGINS (1,1)
   PARENT 114661
  }
  NET WIRE  114068, 0, 0
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #NAME="data_hdr_output_fifo_ovfl"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
   }
  }
  NET WIRE  114138, 0, 0
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #NAME="data_cal_core_output_fifo_ovfl"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
   }
  }
  NET WIRE  114139, 0, 0
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #NAME="video_cal_core_output_fifo_ovfl"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
   }
  }
  NET RECORD  114355, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="bus_100000"
    #VHDL_TYPE="t_axi4_stream_mosi64"
    RECORD=""
    T_AXI4_STREAM_MOSI32=""
   }
  }
  VTX  114429, 0, 0
  {
   COORD (2140,1760)
  }
  VTX  114430, 0, 0
  {
   COORD (7140,1780)
  }
  VTX  114431, 0, 0
  {
   COORD (2160,1760)
  }
  RECORD  114432, 0, 0
  {
   NET 114355
   VTX 114429, 114431
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  114433, 0, 0
  {
   COORD (2160,1280)
  }
  RECORD  114434, 0, 0
  {
   NET 114355
   VTX 114431, 114433
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  114435, 0, 0
  {
   COORD (7040,1280)
  }
  RECORD  114436, 0, 0
  {
   NET 114355
   VTX 114433, 114435
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  114437, 0, 0
  {
   COORD (7040,1780)
  }
  RECORD  114438, 0, 0
  {
   NET 114355
   VTX 114435, 114437
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  114439, 0, 0
  {
   NET 114355
   VTX 114437, 114430
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  114476, 0, 0
  {
   COORD (7140,2480)
  }
  VTX  114477, 0, 0
  {
   COORD (7040,2480)
  }
  RECORD  114478, 0, 0
  {
   NET 114355
   VTX 114437, 114477
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  114479, 0, 0
  {
   NET 114355
   VTX 114477, 114476
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET RECORD  114526, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="bus_9000"
    #VHDL_TYPE="t_axi4_stream_mosi64"
    RECORD=""
    T_AXI4_STREAM_MOSI32=""
   }
  }
  NET RECORD  114531, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="bus_9001"
    #VHDL_TYPE="t_axi4_stream_mosi64"
    RECORD=""
    T_AXI4_STREAM_MOSI32=""
   }
  }
  INSTANCE  114622, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="t_axi4_stream_wr64_rd64_fifo"
    #CUSTOM_NAME=""
    #GENERIC0="ASYNC : BOOLEAN := false"
    #GENERIC1="WR_FIFO_DEPTH : INTEGER := 512"
    #LIBRARY="#default"
    #NO_CONF="1"
    #PRAGMED_GENERICS=""
    #REFERENCE="U11"
    #SYMBOL="t_axi4_stream_wr64_rd64_fifo"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="a59e06f1-7f03-46ab-8a17-a7d449ab97de"
   }
   COORD (4940,720)
   VERTEXES ( (4,110730), (6,99990), (10,110732), (14,114635), (8,114639), (16,114646) )
  }
  TEXT  114623, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (4940,724,4995,759)
   ALIGN 8
   MARGINS (1,1)
   PARENT 114622
  }
  TEXT  114627, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (4940,960,5332,995)
   MARGINS (1,1)
   PARENT 114622
  }
  TEXT  114631, 0, 0
  {
   TEXT "@GENERIC_ACTUAL_VALUES()"
   RECT (4940,996,5286,1062)
   PARENT 114622
  }
  VTX  114635, 0, 0
  {
   COORD (5200,860)
  }
  VTX  114636, 0, 0
  {
   COORD (5320,860)
  }
  WIRE  114637, 0, 0
  {
   NET 95323
   VTX 114635, 114636
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  114638, 0, 0
  {
   COORD (8120,1680)
  }
  VTX  114639, 0, 0
  {
   COORD (5200,900)
  }
  VTX  114640, 0, 0
  {
   COORD (7860,1680)
  }
  RECORD  114641, 0, 0
  {
   NET 107520
   VTX 114638, 114640
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  114642, 0, 0
  {
   COORD (7860,900)
  }
  RECORD  114643, 0, 0
  {
   NET 107520
   VTX 114640, 114642
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  114644, 0, 0
  {
   NET 107520
   VTX 114642, 114639
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  114645, 0, 0
  {
   COORD (8120,1700)
  }
  VTX  114646, 0, 0
  {
   COORD (5200,920)
  }
  VTX  114647, 0, 0
  {
   COORD (7840,1700)
  }
  RECORD  114648, 0, 0
  {
   NET 107525
   VTX 114645, 114647
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  114649, 0, 0
  {
   COORD (7840,920)
  }
  RECORD  114650, 0, 0
  {
   NET 107525
   VTX 114647, 114649
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  114651, 0, 0
  {
   NET 107525
   VTX 114649, 114646
   VARIABLES
   {
    #NAMED="1"
   }
  }
  INSTANCE  114652, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="t_axi4_stream_wr64_rd64_fifo"
    #CUSTOM_NAME=""
    #GENERIC0="ASYNC : BOOLEAN := false"
    #GENERIC1="WR_FIFO_DEPTH : INTEGER := 512"
    #LIBRARY="#default"
    #NO_CONF="1"
    #PRAGMED_GENERICS=""
    #REFERENCE="U14"
    #SYMBOL="t_axi4_stream_wr64_rd64_fifo"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="a59e06f1-7f03-46ab-8a17-a7d449ab97de"
   }
   COORD (7140,1600)
   VERTEXES ( (16,114666), (14,114656), (12,114659), (10,114430), (8,114663), (6,111454), (4,112200) )
  }
  TEXT  114653, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (7140,1604,7195,1639)
   ALIGN 8
   MARGINS (1,1)
   PARENT 114652
  }
  TEXT  114654, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (7140,1840,7532,1875)
   MARGINS (1,1)
   PARENT 114652
  }
  TEXT  114655, 0, 0
  {
   TEXT "@GENERIC_ACTUAL_VALUES()"
   RECT (7140,1540,7486,1606)
   PARENT 114652
  }
  VTX  114656, 0, 0
  {
   COORD (7400,1740)
  }
  VTX  114657, 0, 0
  {
   COORD (7520,1740)
  }
  WIRE  114658, 0, 0
  {
   NET 95323
   VTX 114656, 114657
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  114659, 0, 0
  {
   COORD (7400,1680)
  }
  VTX  114660, 0, 0
  {
   COORD (7520,1680)
  }
  WIRE  114661, 0, 0
  {
   NET 114068
   VTX 114659, 114660
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  114662, 0, 0
  {
   COORD (7600,1780)
  }
  VTX  114663, 0, 0
  {
   COORD (7400,1780)
  }
  RECORD  114664, 0, 0
  {
   NET 114526
   VTX 114662, 114663
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  114665, 0, 0
  {
   COORD (7600,1800)
  }
  VTX  114666, 0, 0
  {
   COORD (7400,1800)
  }
  RECORD  114667, 0, 0
  {
   NET 108332
   VTX 114665, 114666
   VARIABLES
   {
    #NAMED="1"
   }
  }
  INSTANCE  114696, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="t_axi4_stream_wr64_rd64_fifo"
    #CUSTOM_NAME=""
    #GENERIC0="ASYNC : BOOLEAN := false"
    #GENERIC1="WR_FIFO_DEPTH : INTEGER := 512"
    #LIBRARY="#default"
    #NO_CONF="1"
    #PRAGMED_GENERICS=""
    #REFERENCE="U15"
    #SYMBOL="t_axi4_stream_wr64_rd64_fifo"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="a59e06f1-7f03-46ab-8a17-a7d449ab97de"
   }
   COORD (7140,2300)
   VERTEXES ( (6,112882), (10,114476), (8,114701), (16,114704), (14,114707), (12,114709) )
  }
  TEXT  114697, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (7140,2304,7195,2339)
   ALIGN 8
   MARGINS (1,1)
   PARENT 114696
  }
  TEXT  114698, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (7140,2540,7532,2575)
   MARGINS (1,1)
   PARENT 114696
  }
  TEXT  114699, 0, 0
  {
   TEXT "@GENERIC_ACTUAL_VALUES()"
   RECT (7140,2240,7486,2306)
   PARENT 114696
  }
  VTX  114700, 0, 0
  {
   COORD (7600,2480)
  }
  VTX  114701, 0, 0
  {
   COORD (7400,2480)
  }
  RECORD  114702, 0, 0
  {
   NET 114531
   VTX 114700, 114701
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  114703, 0, 0
  {
   COORD (7600,2500)
  }
  VTX  114704, 0, 0
  {
   COORD (7400,2500)
  }
  RECORD  114705, 0, 0
  {
   NET 108342
   VTX 114703, 114704
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  114706, 0, 0
  {
   COORD (7460,2440)
  }
  VTX  114707, 0, 0
  {
   COORD (7400,2440)
  }
  WIRE  114708, 0, 0
  {
   NET 95323
   VTX 114706, 114707
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  114709, 0, 0
  {
   COORD (7400,2380)
  }
  VTX  114710, 0, 0
  {
   COORD (7520,2380)
  }
  WIRE  114711, 0, 0
  {
   NET 114060
   VTX 114709, 114710
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET RECORD  114997, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="decoded_hdr"
    #VHDL_TYPE="decoded_hdr_type"
    DECODED_HDR_TYPE=""
    RECORD=""
   }
  }
  TEXT  114998, 0, 0
  {
   TEXT "$#NAME"
   RECT (1177,2450,1321,2479)
   ALIGN 9
   MARGINS (1,1)
   PARENT 115435
  }
  VTX  115002, 0, 0
  {
   COORD (1020,3940)
  }
  VTX  115003, 0, 0
  {
   COORD (880,3940)
  }
  WIRE  115005, 0, 0
  {
   NET 115006
   VTX 115002, 115003
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET WIRE  115006, 0, 0
  {
   VARIABLES
   {
    #NAME="ARESETN"
   }
  }
  TEXT  115011, 0, 0
  {
   TEXT "$#NAME"
   RECT (848,3651,992,3680)
   ALIGN 9
   MARGINS (1,1)
   PARENT 115020
  }
  VTX  115018, 0, 0
  {
   COORD (1020,3680)
  }
  VTX  115019, 0, 0
  {
   COORD (820,3680)
  }
  RECORD  115020, 0, 0
  {
   NET 114997
   VTX 115018, 115019
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET WIRE  115049, 0, 0
  {
   VARIABLES
   {
    #NAME="cal_block_index"
   }
  }
  TEXT  115050, 0, 0
  {
   TEXT "$#NAME"
   RECT (1176,2491,1349,2520)
   ALIGN 9
   MARGINS (1,1)
   PARENT 115433
  }
  NET WIRE  115130, 0, 0
  {
   VARIABLES
   {
    #NAME="cal_block_index_valid"
   }
  }
  TEXT  115131, 0, 0
  {
   TEXT "$#NAME"
   RECT (1143,2531,1378,2560)
   ALIGN 9
   MARGINS (1,1)
   PARENT 115434
  }
  VTX  115146, 0, 0
  {
   COORD (1440,2800)
  }
  VTX  115147, 0, 0
  {
   COORD (1800,2800)
  }
  VTX  115152, 0, 0
  {
   COORD (1800,2340)
  }
  VTX  115153, 0, 0
  {
   COORD (1800,2320)
  }
  VTX  115156, 0, 0
  {
   COORD (1500,2400)
  }
  VTX  115157, 0, 0
  {
   COORD (1800,2400)
  }
  VTX  115158, 0, 0
  {
   COORD (1500,2380)
  }
  VTX  115159, 0, 0
  {
   COORD (1800,2380)
  }
  VTX  115160, 0, 0
  {
   COORD (1440,2840)
  }
  VTX  115161, 0, 0
  {
   COORD (1800,2840)
  }
  VTX  115162, 0, 0
  {
   COORD (1440,2880)
  }
  VTX  115163, 0, 0
  {
   COORD (1800,2880)
  }
  WIRE  115165, 0, 0
  {
   NET 95343
   VTX 115146, 115147
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  115168, 0, 0
  {
   NET 104967
   VTX 104931, 115152
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  115169, 0, 0
  {
   NET 104440
   VTX 104435, 115153
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  115171, 0, 0
  {
   NET 97602
   VTX 115156, 115157
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  115172, 0, 0
  {
   NET 97600
   VTX 115158, 115159
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  115173, 0, 0
  {
   NET 95342
   VTX 115160, 115161
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  115174, 0, 0
  {
   NET 95323
   VTX 115162, 115163
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  115175, 0, 0
  {
   COORD (2200,2320)
  }
  VTX  115176, 0, 0
  {
   COORD (2220,2320)
  }
  WIRE  115177, 0, 0
  {
   NET 97713
   VTX 115175, 115176
  }
  TEXT  115215, 0, 0
  {
   TEXT "$#NAME"
   RECT (824,3691,997,3720)
   ALIGN 9
   MARGINS (1,1)
   PARENT 115250
  }
  TEXT  115229, 0, 0
  {
   TEXT "$#NAME"
   RECT (783,3731,1018,3760)
   ALIGN 9
   MARGINS (1,1)
   PARENT 115253
  }
  VTX  115248, 0, 0
  {
   COORD (1020,3720)
  }
  VTX  115249, 0, 0
  {
   COORD (760,3720)
  }
  WIRE  115250, 0, 0
  {
   NET 115049
   VTX 115248, 115249
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  115251, 0, 0
  {
   COORD (1020,3760)
  }
  VTX  115252, 0, 0
  {
   COORD (760,3760)
  }
  WIRE  115253, 0, 0
  {
   NET 115130
   VTX 115251, 115252
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  115422, 0, 0
  {
   COORD (580,2560)
  }
  VTX  115423, 0, 0
  {
   COORD (700,2560)
  }
  VTX  115424, 0, 0
  {
   COORD (1400,2520)
  }
  VTX  115425, 0, 0
  {
   COORD (1140,2520)
  }
  VTX  115426, 0, 0
  {
   COORD (1400,2560)
  }
  VTX  115427, 0, 0
  {
   COORD (1140,2560)
  }
  VTX  115428, 0, 0
  {
   COORD (1140,2480)
  }
  VTX  115429, 0, 0
  {
   COORD (1800,2480)
  }
  VTX  115430, 0, 0
  {
   COORD (700,2480)
  }
  VTX  115431, 0, 0
  {
   COORD (700,2500)
  }
  WIRE  115432, 0, 0
  {
   NET 95323
   VTX 115422, 115423
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  115433, 0, 0
  {
   NET 115049
   VTX 115424, 115425
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  115434, 0, 0
  {
   NET 115130
   VTX 115426, 115427
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  115435, 0, 0
  {
   NET 114997
   VTX 115428, 115429
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  115436, 0, 0
  {
   COORD (480,2480)
  }
  RECORD  115437, 0, 0
  {
   NET 104440
   VTX 104435, 115436
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  115438, 0, 0
  {
   NET 104440
   VTX 115436, 115430
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  115439, 0, 0
  {
   COORD (560,2500)
  }
  RECORD  115440, 0, 0
  {
   NET 104967
   VTX 104931, 115439
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  115441, 0, 0
  {
   NET 104967
   VTX 115439, 115431
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  115442, 0, 0
  {
   COORD (1800,2680)
  }
  VTX  115443, 0, 0
  {
   COORD (1760,2680)
  }
  VTX  115444, 0, 0
  {
   COORD (1800,2700)
  }
  VTX  115445, 0, 0
  {
   COORD (1760,2700)
  }
  RECORD  115446, 0, 0
  {
   NET 95356
   VTX 115442, 115443
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  115447, 0, 0
  {
   NET 95358
   VTX 115444, 115445
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  116751, 0, 0
  {
   COORD (5400,2160)
  }
  VTX  116752, 0, 0
  {
   COORD (5620,2160)
  }
  RECORD  116754, 0, 0
  {
   NET 117335
   VTX 116751, 116752
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  116760, 0, 0
  {
   TEXT "$#NAME"
   RECT (5376,2130,5644,2159)
   ALIGN 9
   MARGINS (1,1)
   PARENT 116754
  }
  TEXT  116765, 0, 0
  {
   TEXT "$#NAME"
   RECT (5386,2151,5654,2180)
   ALIGN 9
   MARGINS (1,1)
   PARENT 123766
  }
  VTX  117025, 0, 0
  {
   COORD (5400,2240)
  }
  VTX  117026, 0, 0
  {
   COORD (5620,2240)
  }
  RECORD  117028, 0, 0
  {
   NET 117351
   VTX 117025, 117026
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  117029, 0, 0
  {
   TEXT "$#NAME"
   RECT (5385,2211,5655,2240)
   ALIGN 9
   MARGINS (1,1)
   PARENT 117028
  }
  VTX  117033, 0, 0
  {
   COORD (5400,2260)
  }
  VTX  117034, 0, 0
  {
   COORD (5620,2260)
  }
  RECORD  117036, 0, 0
  {
   NET 117352
   VTX 117033, 117034
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  117037, 0, 0
  {
   TEXT "$#NAME"
   RECT (5385,2231,5655,2260)
   ALIGN 9
   MARGINS (1,1)
   PARENT 117036
  }
  TEXT  117323, 0, 0
  {
   TEXT "$#NAME"
   RECT (5406,3431,5674,3460)
   ALIGN 9
   MARGINS (1,1)
   PARENT 121560
  }
  TEXT  117327, 0, 0
  {
   TEXT "$#NAME"
   RECT (5406,3451,5674,3480)
   ALIGN 9
   MARGINS (1,1)
   PARENT 123769
  }
  NET RECORD  117335, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="core0_nlc_address_mosi"
    #VHDL_TYPE="t_axi4_stream_mosi32"
   }
  }
  NET RECORD  117336, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="core0_nlc_address_miso"
    #VHDL_TYPE="t_axi4_stream_miso"
   }
  }
  TEXT  117340, 0, 0
  {
   TEXT "$#NAME"
   RECT (5406,3511,5676,3540)
   ALIGN 9
   MARGINS (1,1)
   PARENT 121548
  }
  TEXT  117344, 0, 0
  {
   TEXT "$#NAME"
   RECT (5405,3531,5675,3560)
   ALIGN 9
   MARGINS (1,1)
   PARENT 121542
  }
  NET RECORD  117351, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="core0_rqc_address_mosi"
    #VHDL_TYPE="t_axi4_stream_mosi32"
   }
  }
  NET RECORD  117352, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="core0_rqc_address_miso"
    #VHDL_TYPE="t_axi4_stream_miso"
   }
  }
  VTX  117353, 0, 0
  {
   COORD (6460,4460)
  }
  VTX  117354, 0, 0
  {
   COORD (6580,4460)
  }
  VTX  117355, 0, 0
  {
   COORD (6460,4480)
  }
  VTX  117356, 0, 0
  {
   COORD (6580,4480)
  }
  VTX  117357, 0, 0
  {
   COORD (5960,4520)
  }
  VTX  117358, 0, 0
  {
   COORD (6200,4520)
  }
  VTX  117359, 0, 0
  {
   COORD (5960,4540)
  }
  VTX  117360, 0, 0
  {
   COORD (6200,4540)
  }
  VTX  117361, 0, 0
  {
   COORD (5940,4480)
  }
  VTX  117362, 0, 0
  {
   COORD (6200,4480)
  }
  VTX  117363, 0, 0
  {
   COORD (5940,4460)
  }
  VTX  117364, 0, 0
  {
   COORD (6200,4460)
  }
  VTX  117365, 0, 0
  {
   COORD (6080,4600)
  }
  VTX  117366, 0, 0
  {
   COORD (6200,4600)
  }
  RECORD  117367, 0, 0
  {
   NET 97600
   VTX 117353, 117354
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  117368, 0, 0
  {
   NET 97602
   VTX 117355, 117356
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  117369, 0, 0
  {
   NET 105119
   VTX 117357, 117358
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  117370, 0, 0
  {
   NET 105128
   VTX 117359, 117360
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  117371, 0, 0
  {
   NET 105110
   VTX 117361, 117362
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  117372, 0, 0
  {
   NET 105101
   VTX 117363, 117364
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  117373, 0, 0
  {
   NET 95342
   VTX 117365, 117366
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  117377, 0, 0
  {
   TEXT "$#NAME"
   RECT (5406,4431,5674,4460)
   ALIGN 9
   MARGINS (1,1)
   PARENT 121395
  }
  TEXT  117381, 0, 0
  {
   TEXT "$#NAME"
   RECT (5406,4451,5674,4480)
   ALIGN 9
   MARGINS (1,1)
   PARENT 123772
  }
  NET RECORD  117388, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="core1_nlc_address_mosi"
    #VHDL_TYPE="t_axi4_stream_mosi32"
   }
  }
  NET RECORD  117389, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="core1_nlc_address_miso"
    #VHDL_TYPE="t_axi4_stream_miso"
   }
  }
  TEXT  117390, 0, 0
  {
   TEXT "$#NAME"
   RECT (5405,4511,5675,4540)
   ALIGN 9
   MARGINS (1,1)
   PARENT 121374
  }
  TEXT  117392, 0, 0
  {
   TEXT "$#NAME"
   RECT (5405,4531,5675,4560)
   ALIGN 9
   MARGINS (1,1)
   PARENT 121377
  }
  NET RECORD  117404, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="core1_rqc_address_miso"
    #VHDL_TYPE="t_axi4_stream_miso"
   }
  }
  NET RECORD  117405, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="core1_rqc_address_mosi"
    #VHDL_TYPE="t_axi4_stream_mosi32"
   }
  }
  TEXT  117605, 0, 0
  {
   TEXT "$#NAME"
   RECT (4636,4291,4845,4320)
   ALIGN 9
   MARGINS (1,1)
   PARENT 121163
  }
  TEXT  117607, 0, 0
  {
   TEXT "$#NAME"
   RECT (4636,4311,4845,4340)
   ALIGN 9
   MARGINS (1,1)
   PARENT 122317
  }
  TEXT  117619, 0, 0
  {
   TEXT "$#NAME"
   RECT (4655,4351,4866,4380)
   ALIGN 9
   MARGINS (1,1)
   PARENT 121176
  }
  TEXT  117621, 0, 0
  {
   TEXT "$#NAME"
   RECT (4655,4371,4866,4400)
   ALIGN 9
   MARGINS (1,1)
   PARENT 121200
  }
  NET RECORD  117633, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="core1_rqc_lut_miso"
    #VHDL_TYPE="t_axi4_stream_miso"
   }
  }
  NET RECORD  117634, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="core1_rqc_lut_mosi"
    #VHDL_TYPE="t_axi4_stream_mosi32"
   }
  }
  NET RECORD  117635, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="core1_nlc_lut_miso"
    #VHDL_TYPE="t_axi4_stream_miso"
   }
  }
  NET RECORD  117636, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="core1_nlc_lut_mosi"
    #VHDL_TYPE="t_axi4_stream_mosi32"
   }
  }
  VTX  117793, 0, 0
  {
   COORD (1580,4000)
  }
  VTX  117794, 0, 0
  {
   COORD (1840,4000)
  }
  WIRE  117796, 0, 0
  {
   NET 117813
   VTX 117793, 117794
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  117798, 0, 0
  {
   COORD (1580,4040)
  }
  VTX  117799, 0, 0
  {
   COORD (1840,4040)
  }
  WIRE  117801, 0, 0
  {
   NET 117822
   VTX 117798, 117799
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET WIRE  117813, 0, 0
  {
   VARIABLES
   {
    #NAME="nlc_lut_switch_int"
   }
  }
  TEXT  117818, 0, 0
  {
   TEXT "$#NAME"
   RECT (1614,3970,1807,3999)
   ALIGN 9
   MARGINS (1,1)
   PARENT 117796
  }
  NET WIRE  117822, 0, 0
  {
   VARIABLES
   {
    #NAME="rqc_lut_switch_int"
   }
  }
  TEXT  117833, 0, 0
  {
   TEXT "$#NAME"
   RECT (1613,4010,1808,4039)
   ALIGN 9
   MARGINS (1,1)
   PARENT 117801
  }
  VTX  119843, 0, 0
  {
   COORD (4860,3840)
  }
  VTX  119844, 0, 0
  {
   COORD (4740,3840)
  }
  WIRE  119845, 0, 0
  {
   NET 95343
   VTX 119843, 119844
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  119851, 0, 0
  {
   COORD (4740,3820)
  }
  VTX  119852, 0, 0
  {
   COORD (4860,3820)
  }
  WIRE  119853, 0, 0
  {
   NET 95342
   VTX 119851, 119852
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  119883, 0, 0
  {
   COORD (4860,2200)
  }
  VTX  119884, 0, 0
  {
   COORD (4620,2200)
  }
  RECORD  119885, 0, 0
  {
   NET 97847
   VTX 119883, 119884
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  119886, 0, 0
  {
   COORD (4860,2160)
  }
  VTX  119887, 0, 0
  {
   COORD (4620,2160)
  }
  RECORD  119888, 0, 0
  {
   NET 97852
   VTX 119886, 119887
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  119889, 0, 0
  {
   COORD (4860,2280)
  }
  VTX  119890, 0, 0
  {
   COORD (4620,2280)
  }
  WIRE  119891, 0, 0
  {
   NET 100313
   VTX 119889, 119890
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  119950, 0, 0
  {
   COORD (4860,3500)
  }
  VTX  119951, 0, 0
  {
   COORD (4620,3500)
  }
  RECORD  119952, 0, 0
  {
   NET 97847
   VTX 119950, 119951
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  119953, 0, 0
  {
   COORD (4860,3460)
  }
  VTX  119954, 0, 0
  {
   COORD (4620,3460)
  }
  RECORD  119955, 0, 0
  {
   NET 97852
   VTX 119953, 119954
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  121033, 0, 0
  {
   COORD (5400,3800)
  }
  VTX  121034, 0, 0
  {
   COORD (5600,3800)
  }
  BUS  121035, 0, 0
  {
   NET 123636
   VTX 121033, 121034
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  121161, 0, 0
  {
   COORD (4860,4320)
  }
  VTX  121162, 0, 0
  {
   COORD (4640,4320)
  }
  RECORD  121163, 0, 0
  {
   NET 117636
   VTX 121161, 121162
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  121174, 0, 0
  {
   COORD (4860,4380)
  }
  VTX  121175, 0, 0
  {
   COORD (4640,4380)
  }
  RECORD  121176, 0, 0
  {
   NET 117634
   VTX 121174, 121175
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  121198, 0, 0
  {
   COORD (4640,4400)
  }
  VTX  121199, 0, 0
  {
   COORD (4860,4400)
  }
  RECORD  121200, 0, 0
  {
   NET 117633
   VTX 121198, 121199
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  121210, 0, 0
  {
   COORD (4860,4460)
  }
  VTX  121211, 0, 0
  {
   COORD (4640,4460)
  }
  RECORD  121212, 0, 0
  {
   NET 97852
   VTX 121210, 121211
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  121253, 0, 0
  {
   COORD (4860,4700)
  }
  VTX  121254, 0, 0
  {
   COORD (4640,4700)
  }
  RECORD  121255, 0, 0
  {
   NET 99322
   VTX 121253, 121254
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  121266, 0, 0
  {
   COORD (4860,4680)
  }
  VTX  121267, 0, 0
  {
   COORD (4640,4680)
  }
  RECORD  121268, 0, 0
  {
   NET 99317
   VTX 121266, 121267
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  121269, 0, 0
  {
   COORD (4860,4840)
  }
  VTX  121270, 0, 0
  {
   COORD (4740,4840)
  }
  WIRE  121271, 0, 0
  {
   NET 95343
   VTX 121269, 121270
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  121272, 0, 0
  {
   COORD (4740,4820)
  }
  VTX  121273, 0, 0
  {
   COORD (4860,4820)
  }
  WIRE  121274, 0, 0
  {
   NET 95342
   VTX 121272, 121273
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  121298, 0, 0
  {
   COORD (5400,2500)
  }
  VTX  121299, 0, 0
  {
   COORD (5600,2500)
  }
  BUS  121300, 0, 0
  {
   NET 123636
   VTX 121298, 121299
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  121331, 0, 0
  {
   COORD (5640,4700)
  }
  VTX  121332, 0, 0
  {
   COORD (5400,4700)
  }
  RECORD  121333, 0, 0
  {
   NET 103405
   VTX 121331, 121332
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  121334, 0, 0
  {
   COORD (5640,4680)
  }
  VTX  121335, 0, 0
  {
   COORD (5400,4680)
  }
  RECORD  121336, 0, 0
  {
   NET 103396
   VTX 121334, 121335
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  121372, 0, 0
  {
   COORD (5640,4540)
  }
  VTX  121373, 0, 0
  {
   COORD (5400,4540)
  }
  RECORD  121374, 0, 0
  {
   NET 117405
   VTX 121372, 121373
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  121375, 0, 0
  {
   COORD (5400,4560)
  }
  VTX  121376, 0, 0
  {
   COORD (5640,4560)
  }
  RECORD  121377, 0, 0
  {
   NET 117404
   VTX 121375, 121376
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  121393, 0, 0
  {
   COORD (5640,4460)
  }
  VTX  121394, 0, 0
  {
   COORD (5400,4460)
  }
  RECORD  121395, 0, 0
  {
   NET 117388
   VTX 121393, 121394
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  121540, 0, 0
  {
   COORD (5400,3560)
  }
  VTX  121541, 0, 0
  {
   COORD (5700,3560)
  }
  RECORD  121542, 0, 0
  {
   NET 117352
   VTX 121540, 121541
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  121546, 0, 0
  {
   COORD (5700,3540)
  }
  VTX  121547, 0, 0
  {
   COORD (5400,3540)
  }
  RECORD  121548, 0, 0
  {
   NET 117351
   VTX 121546, 121547
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  121558, 0, 0
  {
   COORD (5700,3460)
  }
  VTX  121559, 0, 0
  {
   COORD (5400,3460)
  }
  RECORD  121560, 0, 0
  {
   NET 117335
   VTX 121558, 121559
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  121668, 0, 0
  {
   COORD (4860,3320)
  }
  VTX  121669, 0, 0
  {
   COORD (4620,3320)
  }
  RECORD  121671, 0, 0
  {
   NET 99598
   VTX 121668, 121669
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  121672, 0, 0
  {
   TEXT "$#NAME"
   RECT (4636,3290,4845,3319)
   ALIGN 9
   MARGINS (1,1)
   PARENT 121671
  }
  VTX  121676, 0, 0
  {
   COORD (4860,3340)
  }
  VTX  121677, 0, 0
  {
   COORD (4620,3340)
  }
  RECORD  121679, 0, 0
  {
   NET 99599
   VTX 121676, 121677
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  121680, 0, 0
  {
   TEXT "$#NAME"
   RECT (4636,3310,4845,3339)
   ALIGN 9
   MARGINS (1,1)
   PARENT 121679
  }
  VTX  121684, 0, 0
  {
   COORD (4860,3380)
  }
  VTX  121685, 0, 0
  {
   COORD (4620,3380)
  }
  RECORD  121687, 0, 0
  {
   NET 99600
   VTX 121684, 121685
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  121688, 0, 0
  {
   TEXT "$#NAME"
   RECT (4635,3350,4846,3379)
   ALIGN 9
   MARGINS (1,1)
   PARENT 121687
  }
  VTX  121692, 0, 0
  {
   COORD (4860,3400)
  }
  VTX  121693, 0, 0
  {
   COORD (4620,3400)
  }
  RECORD  121695, 0, 0
  {
   NET 99601
   VTX 121692, 121693
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  121696, 0, 0
  {
   TEXT "$#NAME"
   RECT (4635,3370,4846,3399)
   ALIGN 9
   MARGINS (1,1)
   PARENT 121695
  }
  VTX  121759, 0, 0
  {
   COORD (5700,3700)
  }
  VTX  121760, 0, 0
  {
   COORD (5400,3700)
  }
  RECORD  121761, 0, 0
  {
   NET 103368
   VTX 121759, 121760
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  121762, 0, 0
  {
   COORD (5700,3680)
  }
  VTX  121763, 0, 0
  {
   COORD (5400,3680)
  }
  RECORD  121764, 0, 0
  {
   NET 103359
   VTX 121762, 121763
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  122112, 0, 0
  {
   COORD (5820,3240)
  }
  VTX  122113, 0, 0
  {
   COORD (5400,3240)
  }
  VTX  122114, 0, 0
  {
   COORD (4260,3220)
  }
  VTX  122115, 0, 0
  {
   COORD (4860,3220)
  }
  VTX  122116, 0, 0
  {
   COORD (5820,3220)
  }
  VTX  122117, 0, 0
  {
   COORD (5400,3220)
  }
  VTX  122118, 0, 0
  {
   COORD (4260,3240)
  }
  VTX  122119, 0, 0
  {
   COORD (4860,3240)
  }
  RECORD  122142, 0, 0
  {
   NET 99465
   VTX 122112, 122113
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  122143, 0, 0
  {
   NET 99378
   VTX 122114, 122115
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  122144, 0, 0
  {
   NET 99464
   VTX 122116, 122117
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  122145, 0, 0
  {
   NET 99379
   VTX 122118, 122119
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  122260, 0, 0
  {
   COORD (5600,3320)
  }
  VTX  122261, 0, 0
  {
   COORD (5400,3320)
  }
  RECORD  122262, 0, 0
  {
   NET 105110
   VTX 122260, 122261
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  122263, 0, 0
  {
   COORD (5600,3300)
  }
  VTX  122264, 0, 0
  {
   COORD (5400,3300)
  }
  RECORD  122265, 0, 0
  {
   NET 105101
   VTX 122263, 122264
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  122312, 0, 0
  {
   COORD (4860,4220)
  }
  VTX  122313, 0, 0
  {
   COORD (4640,4220)
  }
  RECORD  122314, 0, 0
  {
   NET 99245
   VTX 122312, 122313
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  122315, 0, 0
  {
   COORD (4860,4340)
  }
  VTX  122316, 0, 0
  {
   COORD (4640,4340)
  }
  RECORD  122317, 0, 0
  {
   NET 117635
   VTX 122315, 122316
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  122355, 0, 0
  {
   COORD (3900,3880)
  }
  VTX  122356, 0, 0
  {
   COORD (4020,3880)
  }
  VTX  122357, 0, 0
  {
   COORD (4020,3760)
  }
  VTX  122358, 0, 0
  {
   COORD (3820,3760)
  }
  VTX  122359, 0, 0
  {
   COORD (4020,3780)
  }
  VTX  122360, 0, 0
  {
   COORD (3820,3780)
  }
  VTX  122361, 0, 0
  {
   COORD (4260,3860)
  }
  VTX  122362, 0, 0
  {
   COORD (4500,3860)
  }
  VTX  122363, 0, 0
  {
   COORD (4260,3840)
  }
  VTX  122364, 0, 0
  {
   COORD (4500,3840)
  }
  WIRE  122369, 0, 0
  {
   NET 95342
   VTX 122355, 122356
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  122370, 0, 0
  {
   NET 97062
   VTX 122357, 122358
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  122371, 0, 0
  {
   NET 97071
   VTX 122359, 122360
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  122372, 0, 0
  {
   NET 99322
   VTX 122361, 122362
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  122373, 0, 0
  {
   NET 99317
   VTX 122363, 122364
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  122392, 0, 0
  {
   COORD (4260,3680)
  }
  VTX  122393, 0, 0
  {
   COORD (4860,3680)
  }
  RECORD  122394, 0, 0
  {
   NET 99466
   VTX 122392, 122393
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  122395, 0, 0
  {
   COORD (4260,3700)
  }
  VTX  122396, 0, 0
  {
   COORD (4860,3700)
  }
  RECORD  122397, 0, 0
  {
   NET 99467
   VTX 122395, 122396
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  122413, 0, 0
  {
   COORD (4860,4500)
  }
  VTX  122414, 0, 0
  {
   COORD (4640,4500)
  }
  RECORD  122415, 0, 0
  {
   NET 97847
   VTX 122413, 122414
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  122416, 0, 0
  {
   COORD (4860,4240)
  }
  VTX  122417, 0, 0
  {
   COORD (4640,4240)
  }
  RECORD  122418, 0, 0
  {
   NET 99250
   VTX 122416, 122417
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  122419, 0, 0
  {
   COORD (5400,4220)
  }
  VTX  122420, 0, 0
  {
   COORD (5640,4220)
  }
  RECORD  122421, 0, 0
  {
   NET 99283
   VTX 122419, 122420
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  122422, 0, 0
  {
   COORD (5640,4240)
  }
  VTX  122423, 0, 0
  {
   COORD (5400,4240)
  }
  RECORD  122424, 0, 0
  {
   NET 99284
   VTX 122422, 122423
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  122425, 0, 0
  {
   COORD (5400,4300)
  }
  VTX  122426, 0, 0
  {
   COORD (5640,4300)
  }
  RECORD  122427, 0, 0
  {
   NET 105119
   VTX 122425, 122426
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  122428, 0, 0
  {
   COORD (5640,4320)
  }
  VTX  122429, 0, 0
  {
   COORD (5400,4320)
  }
  RECORD  122430, 0, 0
  {
   NET 105128
   VTX 122428, 122429
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  122540, 0, 0
  {
   COORD (4700,2540)
  }
  VTX  122541, 0, 0
  {
   COORD (4860,2540)
  }
  WIRE  122542, 0, 0
  {
   NET 95343
   VTX 122540, 122541
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  122543, 0, 0
  {
   COORD (4700,2520)
  }
  VTX  122544, 0, 0
  {
   COORD (4860,2520)
  }
  WIRE  122545, 0, 0
  {
   NET 95342
   VTX 122543, 122544
   VARIABLES
   {
    #NAMED="1"
   }
  }
  INSTANCE  122546, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="axis_lut_core_a32_d32"
    #CUSTOM_NAME=""
    #GENERIC0="PAGE_ADD_WIDTH : natural := 8"
    #GENERIC1="PAGE_NUMBER : natural := 64"
    #LIBRARY="work"
    #NO_CONF="1"
    #PRAGMED_GENERICS=""
    #REFERENCE="U30"
    #SYMBOL="axis_lut_core_a32_d32"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="02fe3d8d-f8fe-49d1-8c73-6315c5875a76"
   }
   COORD (7820,3200)
   VERTEXES ( (2,122696), (4,122685), (6,122689), (10,122691), (14,122687), (22,122697), (24,122743), (26,122712), (28,122720), (30,122733), (32,122729), (34,122714), (36,122722), (38,122731), (40,122727) )
  }
  TEXT  122562, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (7820,3104,7875,3139)
   ALIGN 8
   MARGINS (1,1)
   PARENT 122546
  }
  TEXT  122563, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (7820,3680,8121,3715)
   MARGINS (1,1)
   PARENT 122546
  }
  TEXT  122564, 0, 0
  {
   TEXT "@GENERIC_ACTUAL_VALUES()"
   RECT (7700,3740,8037,3806)
   PARENT 122546
  }
  INSTANCE  122565, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="axis_lut_core_a32_d32"
    #CUSTOM_NAME=""
    #GENERIC0="PAGE_ADD_WIDTH : natural := 12"
    #GENERIC1="PAGE_NUMBER : natural := NB_CALIB_BLOCK_MAX"
    #LIBRARY="work"
    #NO_CONF="1"
    #PRAGMED_GENERICS=""
    #REFERENCE="U31"
    #SYMBOL="axis_lut_core_a32_d32"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="02fe3d8d-f8fe-49d1-8c73-6315c5875a76"
   }
   COORD (8880,3200)
   VERTEXES ( (2,122847), (4,122896), (6,122899), (10,122890), (14,122893), (22,122883), (24,122845), (26,122905), (28,122911), (30,122843), (32,122839), (34,122902), (36,122908), (38,122841), (40,122837) )
  }
  TEXT  122581, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (8880,3104,8935,3139)
   ALIGN 8
   MARGINS (1,1)
   PARENT 122565
  }
  TEXT  122582, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (8880,3680,9181,3715)
   MARGINS (1,1)
   PARENT 122565
  }
  TEXT  122583, 0, 0
  {
   TEXT "@GENERIC_ACTUAL_VALUES()"
   RECT (8800,3740,9399,3806)
   PARENT 122565
  }
  TEXT  122584, 7, 0
  {
   TEXT "$#NAME"
   RECT (7614,3291,7751,3320)
   ALIGN 9
   MARGINS (1,1)
   PARENT 122747
  }
  TEXT  122586, 0, 0
  {
   TEXT "$#NAME"
   RECT (7632,3271,7769,3300)
   ALIGN 9
   MARGINS (1,1)
   PARENT 122748
  }
  TEXT  122593, 0, 0
  {
   TEXT "$#NAME"
   RECT (7732,3330,7808,3359)
   ALIGN 9
   MARGINS (1,1)
   PARENT 122749
  }
  TEXT  122596, 0, 0
  {
   TEXT "$#NAME"
   RECT (7732,3230,7808,3259)
   ALIGN 9
   MARGINS (1,1)
   PARENT 122750
  }
  INSTANCE  122597, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="inv"
    #CUSTOM_NAME=""
    #LIBRARY="#builtin"
    #REFERENCE="U32"
    #SYMBOL="inv"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
   }
   COORD (7600,3180)
   VERTEXES ( (4,122698), (2,122694) )
  }
  TEXT  122600, 0, 0
  {
   TEXT "$#NAME"
   RECT (7545,3211,7658,3240)
   ALIGN 9
   MARGINS (1,1)
   PARENT 122751
  }
  NET WIRE  122603, 0, 0
  {
   VARIABLES
   {
    #CUSTOM_NAME=""
    #NAME="ARESET"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
   }
  }
  TEXT  122610, 0, 0
  {
   TEXT "$#NAME"
   RECT (7712,3170,7808,3199)
   ALIGN 9
   MARGINS (1,1)
   PARENT 122756
  }
  TEXT  122616, 0, 0
  {
   TEXT "$#NAME"
   RECT (8782,3170,8878,3199)
   ALIGN 9
   MARGINS (1,1)
   PARENT 122873
  }
  TEXT  122621, 0, 0
  {
   TEXT "$#NAME"
   RECT (8686,3230,8762,3259)
   ALIGN 9
   MARGINS (1,1)
   PARENT 122892
  }
  TEXT  122624, 0, 0
  {
   TEXT "$#NAME"
   RECT (8686,3330,8762,3359)
   ALIGN 9
   MARGINS (1,1)
   PARENT 122901
  }
  TEXT  122625, 0, 0
  {
   TEXT "$#NAME"
   RECT (8706,3271,8845,3300)
   ALIGN 9
   MARGINS (1,1)
   PARENT 122895
  }
  TEXT  122627, 7, 0
  {
   TEXT "$#NAME"
   RECT (8706,3291,8845,3320)
   ALIGN 9
   MARGINS (1,1)
   PARENT 122898
  }
  TEXT  122631, 0, 0
  {
   TEXT "$#NAME"
   RECT (7596,3390,7864,3419)
   ALIGN 9
   MARGINS (1,1)
   PARENT 122766
  }
  TEXT  122633, 0, 0
  {
   TEXT "$#NAME"
   RECT (7586,3371,7854,3400)
   ALIGN 9
   MARGINS (1,1)
   PARENT 122767
  }
  TEXT  122635, 0, 0
  {
   TEXT "$#NAME"
   RECT (8625,3451,8895,3480)
   ALIGN 9
   MARGINS (1,1)
   PARENT 122913
  }
  TEXT  122637, 0, 0
  {
   TEXT "$#NAME"
   RECT (8635,3430,8905,3459)
   ALIGN 9
   MARGINS (1,1)
   PARENT 122910
  }
  TEXT  122641, 0, 0
  {
   TEXT "$#NAME"
   RECT (7596,3450,7864,3479)
   ALIGN 9
   MARGINS (1,1)
   PARENT 122770
  }
  TEXT  122643, 0, 0
  {
   TEXT "$#NAME"
   RECT (7586,3431,7854,3460)
   ALIGN 9
   MARGINS (1,1)
   PARENT 122771
  }
  TEXT  122649, 0, 0
  {
   TEXT "$#NAME"
   RECT (8625,3391,8895,3420)
   ALIGN 9
   MARGINS (1,1)
   PARENT 122907
  }
  TEXT  122651, 0, 0
  {
   TEXT "$#NAME"
   RECT (8635,3370,8905,3399)
   ALIGN 9
   MARGINS (1,1)
   PARENT 122904
  }
  TEXT  122655, 0, 0
  {
   TEXT "$#NAME"
   RECT (8146,3550,8355,3579)
   ALIGN 9
   MARGINS (1,1)
   PARENT 122774
  }
  TEXT  122657, 0, 0
  {
   TEXT "$#NAME"
   RECT (8156,3571,8365,3600)
   ALIGN 9
   MARGINS (1,1)
   PARENT 122775
  }
  TEXT  122661, 0, 0
  {
   TEXT "$#NAME"
   RECT (8146,3490,8355,3519)
   ALIGN 9
   MARGINS (1,1)
   PARENT 122776
  }
  TEXT  122663, 0, 0
  {
   TEXT "$#NAME"
   RECT (8156,3511,8365,3540)
   ALIGN 9
   MARGINS (1,1)
   PARENT 122777
  }
  TEXT  122667, 0, 0
  {
   TEXT "$#NAME"
   RECT (9205,3550,9416,3579)
   ALIGN 9
   MARGINS (1,1)
   PARENT 122865
  }
  TEXT  122669, 0, 0
  {
   TEXT "$#NAME"
   RECT (9205,3570,9416,3599)
   ALIGN 9
   MARGINS (1,1)
   PARENT 122866
  }
  TEXT  122673, 0, 0
  {
   TEXT "$#NAME"
   RECT (9205,3490,9416,3519)
   ALIGN 9
   MARGINS (1,1)
   PARENT 122867
  }
  TEXT  122675, 0, 0
  {
   TEXT "$#NAME"
   RECT (9205,3510,9416,3539)
   ALIGN 9
   MARGINS (1,1)
   PARENT 122868
  }
  TEXT  122679, 0, 0
  {
   TEXT "$#NAME"
   RECT (8124,3231,8317,3260)
   ALIGN 9
   MARGINS (1,1)
   PARENT 122782
  }
  TEXT  122681, 0, 0
  {
   TEXT "$#NAME"
   RECT (9203,3231,9398,3260)
   ALIGN 9
   MARGINS (1,1)
   PARENT 122869
  }
  VTX  122685, 0, 0
  {
   COORD (7820,3320)
  }
  VTX  122686, 0, 0
  {
   COORD (7580,3320)
  }
  VTX  122687, 0, 0
  {
   COORD (7820,3300)
  }
  VTX  122688, 0, 0
  {
   COORD (7580,3300)
  }
  VTX  122689, 0, 0
  {
   COORD (7820,3360)
  }
  VTX  122690, 0, 0
  {
   COORD (7720,3360)
  }
  VTX  122691, 0, 0
  {
   COORD (7820,3260)
  }
  VTX  122692, 0, 0
  {
   COORD (7720,3260)
  }
  VTX  122693, 0, 0
  {
   COORD (7520,3200)
  }
  VTX  122694, 0, 0
  {
   COORD (7600,3200)
  }
  VTX  122695, 0, 0
  {
   COORD (7800,3200)
  }
  VTX  122696, 0, 0
  {
   COORD (7820,3200)
  }
  VTX  122697, 0, 0
  {
   COORD (7820,3220)
  }
  VTX  122698, 0, 0
  {
   COORD (7720,3200)
  }
  VTX  122711, 0, 0
  {
   COORD (7620,3420)
  }
  VTX  122712, 0, 0
  {
   COORD (7820,3420)
  }
  VTX  122713, 0, 0
  {
   COORD (7620,3400)
  }
  VTX  122714, 0, 0
  {
   COORD (7820,3400)
  }
  VTX  122719, 0, 0
  {
   COORD (7620,3480)
  }
  VTX  122720, 0, 0
  {
   COORD (7820,3480)
  }
  VTX  122721, 0, 0
  {
   COORD (7620,3460)
  }
  VTX  122722, 0, 0
  {
   COORD (7820,3460)
  }
  VTX  122727, 0, 0
  {
   COORD (8140,3580)
  }
  VTX  122728, 0, 0
  {
   COORD (8360,3580)
  }
  VTX  122729, 0, 0
  {
   COORD (8140,3600)
  }
  VTX  122730, 0, 0
  {
   COORD (8360,3600)
  }
  VTX  122731, 0, 0
  {
   COORD (8140,3520)
  }
  VTX  122732, 0, 0
  {
   COORD (8360,3520)
  }
  VTX  122733, 0, 0
  {
   COORD (8140,3540)
  }
  VTX  122734, 0, 0
  {
   COORD (8360,3540)
  }
  VTX  122743, 0, 0
  {
   COORD (8140,3260)
  }
  VTX  122744, 0, 0
  {
   COORD (8320,3260)
  }
  RECORD  122747, 0, 0
  {
   NET 98354
   VTX 122685, 122686
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  122748, 0, 0
  {
   NET 98353
   VTX 122687, 122688
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  122749, 0, 0
  {
   NET 95342
   VTX 122689, 122690
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  122750, 0, 0
  {
   NET 95342
   VTX 122691, 122692
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  122751, 0, 0
  {
   NET 115006
   VTX 122693, 122694
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  122752, 0, 0
  {
   NET 122603
   VTX 122695, 122696
  }
  VTX  122753, 0, 0
  {
   COORD (7800,3220)
  }
  WIRE  122754, 0, 0
  {
   NET 122603
   VTX 122697, 122753
  }
  WIRE  122755, 0, 0
  {
   NET 122603
   VTX 122753, 122695
  }
  WIRE  122756, 0, 0
  {
   NET 122603
   VTX 122695, 122698
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  122766, 0, 0
  {
   NET 117335
   VTX 122711, 122712
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  122767, 0, 0
  {
   NET 117336
   VTX 122713, 122714
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  122770, 0, 0
  {
   NET 117388
   VTX 122719, 122720
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  122771, 0, 0
  {
   NET 117389
   VTX 122721, 122722
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  122774, 0, 0
  {
   NET 117636
   VTX 122727, 122728
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  122775, 0, 0
  {
   NET 117635
   VTX 122729, 122730
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  122776, 0, 0
  {
   NET 99598
   VTX 122731, 122732
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  122777, 0, 0
  {
   NET 99599
   VTX 122733, 122734
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  122782, 0, 0
  {
   NET 117813
   VTX 122743, 122744
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  122837, 0, 0
  {
   COORD (9200,3580)
  }
  VTX  122838, 0, 0
  {
   COORD (9420,3580)
  }
  VTX  122839, 0, 0
  {
   COORD (9200,3600)
  }
  VTX  122840, 0, 0
  {
   COORD (9420,3600)
  }
  VTX  122841, 0, 0
  {
   COORD (9200,3520)
  }
  VTX  122842, 0, 0
  {
   COORD (9420,3520)
  }
  VTX  122843, 0, 0
  {
   COORD (9200,3540)
  }
  VTX  122844, 0, 0
  {
   COORD (9420,3540)
  }
  VTX  122845, 0, 0
  {
   COORD (9200,3260)
  }
  VTX  122846, 0, 0
  {
   COORD (9440,3260)
  }
  VTX  122847, 0, 0
  {
   COORD (8880,3200)
  }
  RECORD  122865, 0, 0
  {
   NET 117634
   VTX 122837, 122838
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  122866, 0, 0
  {
   NET 117633
   VTX 122839, 122840
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  122867, 0, 0
  {
   NET 99600
   VTX 122841, 122842
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  122868, 0, 0
  {
   NET 99601
   VTX 122843, 122844
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  122869, 0, 0
  {
   NET 117822
   VTX 122845, 122846
   VARIABLES
   {
    #NAMED="1"
   }
  }
  WIRE  122873, 0, 0
  {
   NET 122603
   VTX 122884, 122847
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  122883, 0, 0
  {
   COORD (8880,3220)
  }
  VTX  122884, 0, 0
  {
   COORD (8780,3200)
  }
  VTX  122886, 0, 0
  {
   COORD (8780,3220)
  }
  WIRE  122887, 0, 0
  {
   NET 122603
   VTX 122884, 122886
  }
  WIRE  122888, 0, 0
  {
   NET 122603
   VTX 122886, 122883
  }
  VTX  122890, 0, 0
  {
   COORD (8880,3260)
  }
  VTX  122891, 0, 0
  {
   COORD (8660,3260)
  }
  WIRE  122892, 0, 0
  {
   NET 95342
   VTX 122890, 122891
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  122893, 0, 0
  {
   COORD (8880,3300)
  }
  VTX  122894, 0, 0
  {
   COORD (8660,3300)
  }
  RECORD  122895, 0, 0
  {
   NET 98351
   VTX 122893, 122894
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  122896, 0, 0
  {
   COORD (8880,3320)
  }
  VTX  122897, 0, 0
  {
   COORD (8660,3320)
  }
  RECORD  122898, 0, 0
  {
   NET 98352
   VTX 122896, 122897
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  122899, 0, 0
  {
   COORD (8880,3360)
  }
  VTX  122900, 0, 0
  {
   COORD (8660,3360)
  }
  WIRE  122901, 0, 0
  {
   NET 95342
   VTX 122899, 122900
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  122902, 0, 0
  {
   COORD (8880,3400)
  }
  VTX  122903, 0, 0
  {
   COORD (8660,3400)
  }
  RECORD  122904, 0, 0
  {
   NET 117352
   VTX 122902, 122903
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  122905, 0, 0
  {
   COORD (8880,3420)
  }
  VTX  122906, 0, 0
  {
   COORD (8660,3420)
  }
  RECORD  122907, 0, 0
  {
   NET 117351
   VTX 122905, 122906
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  122908, 0, 0
  {
   COORD (8880,3460)
  }
  VTX  122909, 0, 0
  {
   COORD (8660,3460)
  }
  RECORD  122910, 0, 0
  {
   NET 117404
   VTX 122908, 122909
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  122911, 0, 0
  {
   COORD (8880,3480)
  }
  VTX  122912, 0, 0
  {
   COORD (8660,3480)
  }
  RECORD  122913, 0, 0
  {
   NET 117405
   VTX 122911, 122912
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  122914, 0, 0
  {
   COORD (8660,3200)
  }
  WIRE  122915, 0, 0
  {
   NET 122603
   VTX 122914, 122884
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  123039, 0, 0
  {
   COORD (4860,1920)
  }
  VTX  123040, 0, 0
  {
   COORD (3440,1920)
  }
  VTX  123047, 0, 0
  {
   COORD (4860,1940)
  }
  VTX  123048, 0, 0
  {
   COORD (3440,1940)
  }
  RECORD  123057, 0, 0
  {
   NET 97973
   VTX 123039, 123040
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  123067, 0, 0
  {
   NET 97969
   VTX 123047, 123048
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  123073, 0, 0
  {
   COORD (3180,1860)
  }
  VTX  123074, 0, 0
  {
   COORD (3060,1860)
  }
  WIRE  123075, 0, 0
  {
   NET 95323
   VTX 123073, 123074
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  123076, 0, 0
  {
   COORD (3180,1920)
  }
  VTX  123077, 0, 0
  {
   COORD (3060,1920)
  }
  RECORD  123078, 0, 0
  {
   NET 96266
   VTX 123076, 123077
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  123089, 0, 0
  {
   COORD (3180,1940)
  }
  VTX  123090, 0, 0
  {
   COORD (3060,1940)
  }
  RECORD  123091, 0, 0
  {
   NET 96267
   VTX 123089, 123090
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  123092, 0, 0
  {
   COORD (3440,1800)
  }
  VTX  123093, 0, 0
  {
   COORD (3560,1800)
  }
  WIRE  123094, 0, 0
  {
   NET 113949
   VTX 123092, 123093
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  123095, 0, 0
  {
   COORD (3440,1860)
  }
  VTX  123096, 0, 0
  {
   COORD (3560,1860)
  }
  WIRE  123097, 0, 0
  {
   NET 95342
   VTX 123095, 123096
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  123098, 0, 0
  {
   COORD (5400,2000)
  }
  VTX  123099, 0, 0
  {
   COORD (5580,2000)
  }
  RECORD  123100, 0, 0
  {
   NET 97600
   VTX 123098, 123099
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  123101, 0, 0
  {
   COORD (5400,2020)
  }
  VTX  123102, 0, 0
  {
   COORD (5580,2020)
  }
  RECORD  123103, 0, 0
  {
   NET 97602
   VTX 123101, 123102
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  123104, 0, 0
  {
   COORD (5400,2380)
  }
  VTX  123105, 0, 0
  {
   COORD (5620,2380)
  }
  RECORD  123106, 0, 0
  {
   NET 101549
   VTX 123104, 123105
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  123107, 0, 0
  {
   COORD (5400,2400)
  }
  VTX  123108, 0, 0
  {
   COORD (5620,2400)
  }
  RECORD  123109, 0, 0
  {
   NET 101544
   VTX 123107, 123108
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  123301, 0, 0
  {
   COORD (5400,1920)
  }
  VTX  123302, 0, 0
  {
   COORD (6100,1920)
  }
  RECORD  123324, 0, 0
  {
   NET 97990
   VTX 123301, 123302
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  123336, 0, 0
  {
   COORD (5400,1940)
  }
  VTX  123337, 0, 0
  {
   COORD (6100,1940)
  }
  RECORD  123338, 0, 0
  {
   NET 97986
   VTX 123336, 123337
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  123339, 0, 0
  {
   COORD (6100,1880)
  }
  VTX  123340, 0, 0
  {
   COORD (5960,1880)
  }
  WIRE  123341, 0, 0
  {
   NET 95342
   VTX 123339, 123340
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  123342, 0, 0
  {
   COORD (6400,1880)
  }
  VTX  123343, 0, 0
  {
   COORD (6540,1880)
  }
  WIRE  123344, 0, 0
  {
   NET 95323
   VTX 123342, 123343
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  123345, 0, 0
  {
   COORD (6400,1800)
  }
  VTX  123346, 0, 0
  {
   COORD (6520,1800)
  }
  WIRE  123347, 0, 0
  {
   NET 114138
   VTX 123345, 123346
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  123348, 0, 0
  {
   COORD (6400,1920)
  }
  VTX  123349, 0, 0
  {
   COORD (6620,1920)
  }
  RECORD  123350, 0, 0
  {
   NET 96202
   VTX 123348, 123349
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  123351, 0, 0
  {
   COORD (6620,1940)
  }
  VTX  123352, 0, 0
  {
   COORD (6400,1940)
  }
  RECORD  123353, 0, 0
  {
   NET 96207
   VTX 123351, 123352
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  123354, 0, 0
  {
   COORD (4860,2040)
  }
  VTX  123355, 0, 0
  {
   COORD (4620,2040)
  }
  RECORD  123356, 0, 0
  {
   NET 99599
   VTX 123354, 123355
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  123357, 0, 0
  {
   COORD (4860,2020)
  }
  VTX  123358, 0, 0
  {
   COORD (4620,2020)
  }
  RECORD  123359, 0, 0
  {
   NET 99598
   VTX 123357, 123358
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  123360, 0, 0
  {
   COORD (4860,2100)
  }
  VTX  123361, 0, 0
  {
   COORD (4620,2100)
  }
  RECORD  123362, 0, 0
  {
   NET 99601
   VTX 123360, 123361
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  123363, 0, 0
  {
   COORD (4860,2080)
  }
  VTX  123364, 0, 0
  {
   COORD (4620,2080)
  }
  RECORD  123365, 0, 0
  {
   NET 99600
   VTX 123363, 123364
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  123366, 0, 0
  {
   TEXT "$#NAME"
   RECT (4636,1990,4845,2019)
   ALIGN 9
   MARGINS (1,1)
   PARENT 123359
  }
  TEXT  123370, 0, 0
  {
   TEXT "$#NAME"
   RECT (4636,2010,4845,2039)
   ALIGN 9
   MARGINS (1,1)
   PARENT 123356
  }
  TEXT  123374, 0, 0
  {
   TEXT "$#NAME"
   RECT (4635,2050,4846,2079)
   ALIGN 9
   MARGINS (1,1)
   PARENT 123365
  }
  TEXT  123378, 0, 0
  {
   TEXT "$#NAME"
   RECT (4635,2070,4846,2099)
   ALIGN 9
   MARGINS (1,1)
   PARENT 123362
  }
  RECT  123474, 0, 0
  {
   OUTLINE 0,6, (0,4,255)
   AREA (7470,2990,8410,3840)
   FILL (1,(0,0,0),0)
  }
  TEXT  123480, 0, 0
  {
   OUTLINE 0,0, (0,0,0)
   TEXT "NLC LUT"
   RECT (7480,2960,7644,3006)
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (16,0,0,400,0,0,0,"Arial")
   FILL (0,(206,255,255),0)
  }
  RECT  123481, 0, 0
  {
   OUTLINE 0,6, (0,4,255)
   AREA (8560,3000,9500,3840)
   FILL (1,(0,0,0),0)
  }
  TEXT  123482, 0, 0
  {
   OUTLINE 0,0, (0,0,0)
   TEXT "RQC LUT"
   RECT (8580,2960,8752,3006)
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (16,0,0,400,0,0,0,"Arial")
   FILL (0,(206,255,255),0)
  }
  NET BUS  123636, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="cal_core_err(143:0)"
   }
  }
  VTX  123764, 0, 0
  {
   COORD (5400,2180)
  }
  VTX  123765, 0, 0
  {
   COORD (5620,2180)
  }
  RECORD  123766, 0, 0
  {
   NET 117336
   VTX 123764, 123765
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  123767, 0, 0
  {
   COORD (5700,3480)
  }
  VTX  123768, 0, 0
  {
   COORD (5400,3480)
  }
  RECORD  123769, 0, 0
  {
   NET 117336
   VTX 123767, 123768
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  123770, 0, 0
  {
   COORD (5400,4480)
  }
  VTX  123771, 0, 0
  {
   COORD (5640,4480)
  }
  RECORD  123772, 0, 0
  {
   NET 117389
   VTX 123770, 123771
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  123796, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (4860,1806,4944,1839)
   ALIGN 8
   PARENT 97931
  }
  VTX  124014, 0, 0
  {
   COORD (4860,3580)
  }
  VTX  124015, 0, 0
  {
   COORD (4620,3580)
  }
  WIRE  124016, 0, 0
  {
   NET 100313
   VTX 124014, 124015
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  124017, 0, 0
  {
   COORD (4640,4580)
  }
  VTX  124018, 0, 0
  {
   COORD (4860,4580)
  }
  WIRE  124019, 0, 0
  {
   NET 100313
   VTX 124017, 124018
   VARIABLES
   {
    #NAMED="1"
   }
  }
  INSTANCE  124198, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="axis64_fanout2"
    #CUSTOM_NAME=""
    #LIBRARY="#default"
    #REFERENCE="U22"
    #SYMBOL="axis64_fanout2"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="71ea2cc6-b0cb-42bf-9ef3-e50cd4505eec"
   }
   COORD (10140,1580)
   VERTEXES ( (4,124215), (14,124232), (8,124245), (12,124263), (16,124261), (10,124208), (6,124283), (2,124301) )
  }
  TEXT  124199, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (10140,1544,10195,1579)
   ALIGN 8
   MARGINS (1,1)
   PARENT 124198
  }
  TEXT  124203, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (10140,1960,10337,1995)
   MARGINS (1,1)
   PARENT 124198
  }
  VTX  124207, 0, 0
  {
   COORD (9880,1760)
  }
  VTX  124208, 0, 0
  {
   COORD (10140,1740)
  }
  VTX  124209, 0, 0
  {
   COORD (9900,1760)
  }
  RECORD  124210, 0, 0
  {
   NET 103791
   VTX 124207, 124209
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  124211, 0, 0
  {
   COORD (9900,1740)
  }
  RECORD  124212, 0, 0
  {
   NET 103791
   VTX 124209, 124211
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  124213, 0, 0
  {
   NET 103791
   VTX 124211, 124208
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  124214, 0, 0
  {
   COORD (9880,1780)
  }
  VTX  124215, 0, 0
  {
   COORD (10140,1780)
  }
  RECORD  124216, 0, 0
  {
   NET 103795
   VTX 124214, 124215
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  124232, 0, 0
  {
   COORD (10380,1680)
  }
  VTX  124233, 0, 0
  {
   COORD (10640,1680)
  }
  RECORD  124234, 0, 0
  {
   NET 124240
   VTX 124232, 124233
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET RECORD  124235, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="RECORD1037911"
    #VHDL_TYPE="t_axi4_stream_mosi64"
    RECORD=""
    T_AXI4_STREAM_MOSI64=""
   }
  }
  NET RECORD  124240, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="RECORD1037951"
    #VHDL_TYPE="t_axi4_stream_miso"
    RECORD=""
    T_AXI4_STREAM_MISO=""
   }
  }
  VTX  124245, 0, 0
  {
   COORD (10380,1640)
  }
  VTX  124246, 0, 0
  {
   COORD (10640,1640)
  }
  RECORD  124247, 0, 0
  {
   NET 124235
   VTX 124245, 124246
   VARIABLES
   {
    #NAMED="1"
   }
  }
  INSTANCE  124248, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusOutput"
    #CUSTOM_NAME=""
    #IS_UNCONSTRAINED_PORT="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="RECORD"
    #REFERENCE="DOUT2_MOSI"
    #SYMBOL="BusOutput"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="t_axi4_stream_mosi64"
   }
   COORD (10640,1840)
   VERTEXES ( (2,124264) )
  }
  TEXT  124250, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (10700,1823,10890,1858)
   ALIGN 4
   MARGINS (1,1)
   PARENT 124248
   ORIENTATION 2
  }
  INSTANCE  124251, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="BusInput"
    #CUSTOM_NAME=""
    #IS_UNCONSTRAINED_PORT="1"
    #LIBRARY="#terminals"
    #MDA_RECORD_TOKEN="RECORD"
    #REFERENCE="DOUT2_MISO"
    #SYMBOL="BusInput"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER=""
    #VHDL_TYPE="t_axi4_stream_miso"
   }
   COORD (10640,1880)
   ORIENTATION 2
   VERTEXES ( (2,124262) )
  }
  TEXT  124253, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (10700,1863,10890,1898)
   ALIGN 4
   MARGINS (1,1)
   PARENT 124251
   ORIENTATION 2
  }
  VTX  124261, 0, 0
  {
   COORD (10380,1880)
  }
  VTX  124262, 0, 0
  {
   COORD (10640,1880)
  }
  VTX  124263, 0, 0
  {
   COORD (10380,1840)
  }
  VTX  124264, 0, 0
  {
   COORD (10640,1840)
  }
  RECORD  124265, 0, 0
  {
   NET 124268
   VTX 124261, 124262
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  124266, 0, 0
  {
   NET 124267
   VTX 124263, 124264
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET RECORD  124267, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="RECORD1037912"
    #VHDL_TYPE="t_axi4_stream_mosi64"
    RECORD=""
    T_AXI4_STREAM_MOSI64=""
   }
  }
  NET RECORD  124268, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="RECORD1037952"
    #VHDL_TYPE="t_axi4_stream_miso"
    RECORD=""
    T_AXI4_STREAM_MISO=""
   }
  }
  TEXT  124278, 0, 0
  {
   TEXT "$#NAME"
   RECT (10014,1911,10106,1940)
   ALIGN 9
   MARGINS (1,1)
   PARENT 124284
  }
  VTX  124282, 0, 0
  {
   COORD (10020,1940)
  }
  VTX  124283, 0, 0
  {
   COORD (10140,1940)
  }
  WIRE  124284, 0, 0
  {
   NET 95323
   VTX 124282, 124283
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  124285, 0, 0
  {
   TEXT "$#NAME"
   RECT (895,3912,1006,3939)
   ALIGN 9
   PARENT 115005
  }
  TEXT  124297, 0, 0
  {
   TEXT "$#NAME"
   RECT (10015,1892,10126,1919)
   ALIGN 9
   PARENT 124303
  }
  VTX  124301, 0, 0
  {
   COORD (10140,1920)
  }
  VTX  124302, 0, 0
  {
   COORD (10000,1920)
  }
  WIRE  124303, 0, 0
  {
   NET 115006
   VTX 124301, 124302
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  124470, 0, 0
  {
   COORD (700,2540)
  }
  VTX  124471, 0, 0
  {
   COORD (560,2540)
  }
  WIRE  124473, 0, 0
  {
   NET 122603
   VTX 124470, 124471
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  124490, 0, 0
  {
   TEXT "$#NAME"
   RECT (582,2510,678,2539)
   ALIGN 9
   MARGINS (1,1)
   PARENT 124473
  }
  TEXT  124922, 0, 0
  {
   TEXT "$#NAME"
   RECT (9226,1891,9574,1920)
   ALIGN 9
   MARGINS (1,1)
   PARENT 124928
  }
  VTX  124926, 0, 0
  {
   COORD (9360,1920)
  }
  VTX  124927, 0, 0
  {
   COORD (9620,1920)
  }
  RECORD  124928, 0, 0
  {
   NET 124929
   VTX 124926, 124927
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET RECORD  124929, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="cal_decoded_hdr.cal_bpr_mode"
    #VHDL_TYPE="decoded_hdr_type"
   }
  }
  INSTANCE  125022, 0, 0
  {
   VARIABLES
   {
    #COMPONENT="axis64_xcropping"
    #CUSTOM_NAME=""
    #GENERIC0="G_PIXDATA_NUM_PER_CLK : integer := "
    #GENERIC1="G_GEN_CROPPING_STATUS : std_logic := "
    #GENERIC2="G_GEN_CROPPING : std_logic := G_GEN_CAL_CROPPING"
    #LIBRARY="work"
    #NO_CONF="1"
    #PRAGMED_GENERICS=""
    #REFERENCE="U24"
    #SYMBOL="axis64_xcropping"
    #SYMBOL_GLOBALLY_UNIQUE_IDENTIFIER="df28d4d2-cb08-40a2-be8c-a22e53902b59"
   }
   COORD (4140,2140)
   VERTEXES ( (6,126388), (20,126398), (14,126390), (16,126392), (18,126394), (10,126396), (24,126407), (26,126409), (22,126446), (8,126449), (12,126451), (28,126458) )
   PINPROP 2,"#PIN_COMMENT",""
   PINPROP 4,"#PIN_COMMENT",""
   PINPROP 6,"#PIN_COMMENT",""
   PINPROP 8,"#PIN_COMMENT",""
   PINPROP 10,"#PIN_COMMENT",""
   PINPROP 12,"#PIN_COMMENT",""
   PINPROP 14,"#PIN_COMMENT",""
   PINPROP 16,"#PIN_COMMENT",""
   PINPROP 18,"#PIN_COMMENT",""
   PINPROP 20,"#PIN_COMMENT",""
   PINPROP 22,"#PIN_COMMENT",""
   PINPROP 24,"#PIN_COMMENT",""
   PINPROP 26,"#PIN_COMMENT",""
   PINPROP 16,"#PIN_STATE","0"
   PINPROP 14,"#PIN_STATE","0"
   PINPROP 18,"#PIN_STATE","0"
   PINPROP 4,"#PIN_STATE","0"
   PINPROP 24,"#PIN_STATE","0"
   PINPROP 22,"#PIN_STATE","0"
   PINPROP 12,"#PIN_STATE","0"
   PINPROP 8,"#PIN_STATE","0"
   PINPROP 6,"#PIN_STATE","0"
   PINPROP 10,"#PIN_STATE","0"
   PINPROP 20,"#PIN_STATE","0"
   PINPROP 2,"#PIN_STATE","0"
  }
  TEXT  125023, 0, 0
  {
   TEXT "$#REFERENCE"
   RECT (4140,2084,4195,2119)
   ALIGN 8
   MARGINS (1,1)
   PARENT 125022
  }
  TEXT  125027, 0, 0
  {
   TEXT "$#COMPONENT"
   RECT (4140,2480,4366,2515)
   MARGINS (1,1)
   PARENT 125022
  }
  VTX  125040, 0, 0
  {
   COORD (3240,2400)
  }
  VTX  125041, 0, 0
  {
   COORD (3460,2400)
  }
  VTX  125042, 0, 0
  {
   COORD (3240,2380)
  }
  VTX  125043, 0, 0
  {
   COORD (3460,2380)
  }
  RECORD  125046, 0, 0
  {
   NET 97071
   VTX 125040, 125041
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  125047, 0, 0
  {
   NET 97062
   VTX 125042, 125043
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET RECORD  125051, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="RECORD125051"
    #VHDL_TYPE="t_axi4_stream_mosi64"
    RECORD=""
    T_AXI4_STREAM_MOSI64=""
   }
  }
  NET RECORD  125059, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="RECORD125059"
    #VHDL_TYPE="t_axi4_stream_miso"
    RECORD=""
    T_AXI4_STREAM_MISO=""
   }
  }
  NET RECORD  125096, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="BUS125095"
    #VHDL_TYPE="t_axi4_stream_mosi64"
   }
  }
  NET RECORD  125106, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="BUS125105"
    #VHDL_TYPE="t_axi4_stream_miso"
   }
  }
  TEXT  125111, 0, 0
  {
   TEXT "$#NAME"
   RECT (4022,2171,4098,2200)
   ALIGN 9
   MARGINS (1,1)
   PARENT 126410
  }
  VTX  125118, 0, 0
  {
   COORD (3340,2320)
  }
  VTX  125119, 0, 0
  {
   COORD (3460,2320)
  }
  WIRE  125120, 0, 0
  {
   NET 95342
   VTX 125118, 125119
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  125121, 0, 0
  {
   TEXT "@GENERIC_ACTUAL_VALUES()"
   RECT (3900,2480,4566,2579)
   PARENT 125022
  }
  NET BUS  125199, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="full_width(10:0)"
   }
  }
  TEXT  125200, 0, 0
  {
   TEXT "$#NAME"
   RECT (3964,2210,4131,2239)
   ALIGN 9
   MARGINS (1,1)
   PARENT 126415
  }
  NET BUS  125279, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="aoi_fli_pos(10:0)"
   }
  }
  TEXT  125280, 0, 0
  {
   TEXT "$#NAME"
   RECT (3941,2230,4119,2259)
   ALIGN 9
   MARGINS (1,1)
   PARENT 126411
  }
  NET BUS  125312, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="aoi_lli_pos(10:0)"
   }
  }
  TEXT  125313, 0, 0
  {
   TEXT "$#NAME"
   RECT (3942,2250,4119,2279)
   ALIGN 9
   MARGINS (1,1)
   PARENT 126412
  }
  NET BUS  125483, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="aoi_sol_pos(10:0)"
   }
  }
  TEXT  125484, 0, 0
  {
   TEXT "$#NAME"
   RECT (3935,2270,4126,2299)
   ALIGN 9
   MARGINS (1,1)
   PARENT 126413
  }
  NET BUS  125595, 0, 0
  {
   VARIABLES
   {
    #DOWNTO="1"
    #MDA_RECORD_TOKEN="OTHER"
    #NAME="aoi_eol_pos(10:0)"
   }
  }
  TEXT  125596, 0, 0
  {
   TEXT "$#NAME"
   RECT (3934,2290,4126,2319)
   ALIGN 9
   MARGINS (1,1)
   PARENT 126414
  }
  SIGNALASSIGN  125626, 0, 0
  {
   LABEL "SignalAssignments_2"
   TEXT 
"full_width <= cal_xcropping_cfg.full_width;\n"+
"aoi_fli_pos <= cal_xcropping_cfg.aoi_fli_pos;\n"+
"aoi_lli_pos <= cal_xcropping_cfg.aoi_lli_pos;\n"+
"aoi_sol_pos <= cal_xcropping_cfg.aoi_sol_pos;\n"+
"aoi_eol_pos <= cal_xcropping_cfg.aoi_eol_pos;"
   RECT (3740,1660,4540,1880)
   OUTLINE 5,1, (0,0,0)
   FILL (0,(255,255,156),0)
   MARGINS (20,20)
   FONT (12,0,0,400,0,0,0,"Arial")
   MULTILINE
   SYNTAXCOLORED
   SHOWLABEL
   SHOWTEXT
   CORNER 10
  }
  VTX  125768, 0, 0
  {
   COORD (1920,3700)
  }
  VTX  125769, 0, 0
  {
   COORD (2120,3700)
  }
  RECORD  125770, 0, 0
  {
   NET 100649
   VTX 125768, 125769
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  125894, 0, 0
  {
   COORD (1580,3900)
  }
  VTX  125895, 0, 0
  {
   COORD (1840,3900)
  }
  RECORD  125897, 0, 0
  {
   NET 125902
   VTX 125894, 125895
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  125898, 0, 0
  {
   TEXT "$#NAME"
   RECT (1612,3870,1809,3899)
   ALIGN 9
   MARGINS (1,1)
   PARENT 125897
  }
  NET RECORD  125902, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="cal_xcropping_cfg"
    #VHDL_TYPE="calib_xcropping_type"
    CALIB_XCROPPING_TYPE=""
    RECORD=""
   }
  }
  TEXT  126045, 0, 0
  {
   TEXT "$#NAME"
   RECT (4481,2411,4640,2440)
   ALIGN 9
   MARGINS (1,1)
   PARENT 126444
  }
  NET RECORD  126050, 0, 0
  {
   VARIABLES
   {
    #MDA_RECORD_TOKEN="RECORD"
    #NAME="xcropping_stat"
    #VHDL_TYPE="xcropping_status_type"
    RECORD=""
    XCROPPING_STATUS_TYPE=""
   }
  }
  VTX  126145, 0, 0
  {
   COORD (1580,3920)
  }
  VTX  126146, 0, 0
  {
   COORD (1840,3920)
  }
  WIRE  126148, 0, 0
  {
   NET 126150
   VTX 126145, 126146
   VARIABLES
   {
    #NAMED="1"
   }
  }
  NET WIRE  126150, 0, 0
  {
   VARIABLES
   {
    #NAME="cal_xcropping_dval"
   }
  }
  TEXT  126151, 0, 0
  {
   TEXT "$#NAME"
   RECT (1606,3890,1814,3919)
   ALIGN 9
   MARGINS (1,1)
   PARENT 126148
  }
  TEXT  126254, 0, 0
  {
   TEXT "$#NAME"
   RECT (3936,2311,4144,2340)
   ALIGN 9
   MARGINS (1,1)
   PARENT 126459
  }
  VTX  126388, 0, 0
  {
   COORD (4140,2200)
  }
  VTX  126389, 0, 0
  {
   COORD (4000,2200)
  }
  VTX  126390, 0, 0
  {
   COORD (4140,2260)
  }
  VTX  126391, 0, 0
  {
   COORD (3920,2260)
  }
  VTX  126392, 0, 0
  {
   COORD (4140,2280)
  }
  VTX  126393, 0, 0
  {
   COORD (3920,2280)
  }
  VTX  126394, 0, 0
  {
   COORD (4140,2300)
  }
  VTX  126395, 0, 0
  {
   COORD (3920,2300)
  }
  VTX  126396, 0, 0
  {
   COORD (4140,2320)
  }
  VTX  126397, 0, 0
  {
   COORD (3920,2320)
  }
  VTX  126398, 0, 0
  {
   COORD (4140,2240)
  }
  VTX  126399, 0, 0
  {
   COORD (3940,2240)
  }
  VTX  126406, 0, 0
  {
   COORD (4860,2400)
  }
  VTX  126407, 0, 0
  {
   COORD (4480,2400)
  }
  VTX  126408, 0, 0
  {
   COORD (4640,2440)
  }
  VTX  126409, 0, 0
  {
   COORD (4480,2440)
  }
  WIRE  126410, 0, 0
  {
   NET 95342
   VTX 126388, 126389
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  126411, 0, 0
  {
   NET 125279
   VTX 126390, 126391
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  126412, 0, 0
  {
   NET 125312
   VTX 126392, 126393
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  126413, 0, 0
  {
   NET 125483
   VTX 126394, 126395
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  126414, 0, 0
  {
   NET 125595
   VTX 126396, 126397
   VARIABLES
   {
    #NAMED="1"
   }
  }
  BUS  126415, 0, 0
  {
   NET 125199
   VTX 126398, 126399
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  126443, 0, 0
  {
   NET 125059
   VTX 126406, 126407
   VARIABLES
   {
    #NAMED="1"
   }
  }
  RECORD  126444, 0, 0
  {
   NET 126050
   VTX 126408, 126409
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  126445, 0, 0
  {
   COORD (3740,2380)
  }
  VTX  126446, 0, 0
  {
   COORD (4140,2380)
  }
  RECORD  126447, 0, 0
  {
   NET 125096
   VTX 126445, 126446
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  126448, 0, 0
  {
   COORD (3740,2400)
  }
  VTX  126449, 0, 0
  {
   COORD (4140,2400)
  }
  RECORD  126450, 0, 0
  {
   NET 125106
   VTX 126448, 126449
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  126451, 0, 0
  {
   COORD (4480,2380)
  }
  VTX  126452, 0, 0
  {
   COORD (4860,2380)
  }
  RECORD  126453, 0, 0
  {
   NET 125051
   VTX 126451, 126452
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  126457, 0, 0
  {
   COORD (3920,2340)
  }
  VTX  126458, 0, 0
  {
   COORD (4140,2340)
  }
  WIRE  126459, 0, 0
  {
   NET 126150
   VTX 126457, 126458
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  126483, 0, 0
  {
   COORD (1580,4080)
  }
  VTX  126484, 0, 0
  {
   COORD (1840,4080)
  }
  WIRE  126486, 0, 0
  {
   NET 126493
   VTX 126483, 126484
   VARIABLES
   {
    #NAMED="1"
   }
  }
  TEXT  126489, 0, 0
  {
   TEXT "$#NAME"
   RECT (1594,4050,1826,4079)
   ALIGN 9
   MARGINS (1,1)
   PARENT 126486
  }
  NET WIRE  126493, 0, 0
  {
   VARIABLES
   {
    #NAME="extracted_info_valid_i"
   }
  }
  TEXT  126497, 0, 0
  {
   TEXT "$#NAME"
   RECT (4632,3510,4864,3539)
   ALIGN 9
   MARGINS (1,1)
   PARENT 126751
  }
  TEXT  126504, 0, 0
  {
   TEXT "$#NAME"
   RECT (4624,4511,4856,4540)
   ALIGN 9
   MARGINS (1,1)
   PARENT 126754
  }
  TEXT  126739, 0, 0
  {
   TEXT "$#NAME"
   RECT (4632,2210,4864,2239)
   ALIGN 9
   MARGINS (1,1)
   PARENT 126748
  }
  VTX  126746, 0, 0
  {
   COORD (4860,2240)
  }
  VTX  126747, 0, 0
  {
   COORD (4620,2240)
  }
  WIRE  126748, 0, 0
  {
   NET 126493
   VTX 126746, 126747
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  126749, 0, 0
  {
   COORD (4860,3540)
  }
  VTX  126750, 0, 0
  {
   COORD (4620,3540)
  }
  WIRE  126751, 0, 0
  {
   NET 126493
   VTX 126749, 126750
   VARIABLES
   {
    #NAMED="1"
   }
  }
  VTX  126752, 0, 0
  {
   COORD (4860,4540)
  }
  VTX  126753, 0, 0
  {
   COORD (4640,4540)
  }
  WIRE  126754, 0, 0
  {
   NET 126493
   VTX 126752, 126753
   VARIABLES
   {
    #NAMED="1"
   }
  }
 }
 
}

PAGE ""
{
 PAGEHEADER
 {
  PAGESIZE (11200,5600)
  MARGINS (200,200,200,200)
  RECT (0,0,0,0)
  VARIABLES
  {
   #BLOCKTABLE_PAGE="1"
   #BLOCKTABLE_TEMPL="1"
   #BLOCKTABLE_VISIBLE="0"
   #MODIFIED="1159534980"
   FIRMWARE="FIR-XXX-YYY-ZZZ",BOTH
   PAGENAME=""
   PAGENUMBER="1"
   PROJECT="FIRST",BOTH
   REVISION="A",BOTH
  }
 }
 
 BODY
 {
  TEXT  126778, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "Project:"
   RECT (10480,5336,10568,5384)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (11,0,0,400,0,0,0,"Arial")
  }
  TEXT  126779, 0, 0
  {
   PAGEALIGN 10
   TEXT "$CREATIONDATE"
   RECT (10200,5210,10440,5270)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (11,0,0,400,0,0,0,"Arial")
   UPDATE 0
  }
  TEXT  126780, 0, 0
  {
   PAGEALIGN 10
   TEXT "Title:"
   RECT (10480,5296,10536,5344)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (11,0,0,400,0,0,0,"Arial")
  }
  TEXT  126781, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "$TITLE"
   RECT (10600,5290,10980,5350)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (11,0,0,400,0,0,0,"Arial")
   UPDATE 0
  }
  LINE  126782, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (10460,5280), (11000,5280) )
   FILL (1,(0,0,0),0)
  }
  LINE  126783, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (10460,5280), (10460,5400) )
  }
  LINE  126784, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (11000,5400), (11000,5160), (10020,5160), (10020,5400), (11000,5400) )
   FILL (1,(0,0,0),0)
  }
  TEXT  126785, 0, 0
  {
   PAGEALIGN 10
   TEXT 
"100-2600 St-Jean-Baptiste\n"+
"Qubec, QC\t\t\t\t\tPhone:  418-874-7808\n"+
"Canada, G2E 6J5 \t\tFax :     418-864-7843\n"+
""
   RECT (10480,5180,10976,5294)
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (11,0,0,400,0,0,0,"Arial")
   VAR
   MULTILINE
  }
  LINE  126786, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (10460,5160), (10460,5280) )
  }
  LINE  126787, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (11000,5160), (11000,5040), (10460,5040), (10460,5160), (11000,5160) )
   FILL (1,(0,0,0),0)
  }
  TEXT  126788, 0, 0
  {
   PAGEALIGN 10
   TEXT "$FIRMWARE"
   RECT (10200,5290,10440,5350)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (11,0,0,400,0,0,0,"Arial")
   UPDATE 0
  }
  TEXT  126789, 0, 0
  {
   PAGEALIGN 10
   TEXT "$AUTHOR"
   RECT (10200,5170,10440,5230)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (11,0,0,400,0,0,0,"Arial")
   UPDATE 0
  }
  TEXT  126790, 0, 0
  {
   PAGEALIGN 10
   TEXT "$PROJECT"
   RECT (10600,5330,10800,5390)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (11,0,0,400,0,0,0,"Arial")
   UPDATE 0
  }
  TEXT  126791, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "Design by:"
   RECT (10040,5176,10161,5224)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (11,0,0,400,0,0,0,"Arial")
  }
  TEXT  126792, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "Date:"
   RECT (10040,5216,10102,5264)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (11,0,0,400,0,0,0,"Arial")
  }
  LINE  126793, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (10180,5160), (10180,5280) )
  }
  LINE  126794, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (10020,5280), (10460,5280) )
   FILL (1,(0,0,0),0)
  }
  TEXT  126795, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "Firmware #:"
   RECT (10040,5296,10176,5344)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (11,0,0,400,0,0,0,"Arial")
  }
  TEXT  126796, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 5,1, (0,0,0)
   TEXT "Revision:"
   RECT (10040,5336,10145,5384)
   ALIGN 4
   MARGINS (1,10)
   COLOR (0,0,0)
   FONT (11,0,0,400,0,0,0,"Arial")
  }
  LINE  126797, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (10180,5280), (10180,5400) )
  }
  LINE  126798, 0, 0
  {
   PAGEALIGN 10
   OUTLINE 0,1, (128,128,128)
   POINTS ( (10580,5280), (10580,5400) )
  }
  TEXT  126799, 0, 0
  {
   PAGEALIGN 10
   TEXT "$REVISION"
   RECT (10200,5330,10440,5390)
   ALIGN 4
   MARGINS (1,1)
   COLOR (0,0,0)
   FONT (11,0,0,400,0,0,0,"Arial")
   UPDATE 0
  }
  BMPPICT  126800, 0, 0
  {
   PAGEALIGN 10
   RECT (10540,5060,10920,5155)
   TEXT
   "ezE1QTMzOEZELTk0QjYtNGZmNC1BMUUwLTZCREEwNTg1QzkwRH0ALJEAACgAAAB8AQAAXwAAAAEACAAAAAAABI0AAMQOAADEDgAAAAEAAAAAAAD///8AVafzAAB87QA/nPEAf732AL/e+gCq0/kArnFvAMKVkwCGKycApGBdANa4twDgyskAZD9YAENTigAhZ7sAgYyxAIJ0jgBhiMAAoanEAP///wAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAAFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQEBAQCAgICAgICAgICAgICAgICAgICAgQEBAUUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQFBAMCAgICAgICAwEBAQEBAQEBAQEBAQEBAgICAgICAgICAwQFFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFAQEAgICAgIDAQEUFBQUFBQUFBQUFBQUFBQUFBQUFBQUAQEBAwICAgICAgQEFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUBQQCAgICAwEUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQBAQICAgICAwQFFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUBAMCAgIBBhQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQBAQICAgICBAUUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUBAICAgMBFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQBAwICAgIEBRQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUBAICAgMGFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFAEDAgICAwQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUBQMCAgMGFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUAQMCAgIDBRQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFAQCAgMGFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFAQBAgICAwQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFAUDAgIBFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUAQMCAgIEFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQFAgIDBhQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFAQDAgICBBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUBAICARQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQEAwICAgQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFAMCAgYUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUBAMCAgMFFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQDAgIGFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFAQDAgIDBRQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUAwICBhQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQEAgICBBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFAMCAgYUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUAQICAwUUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQFAgIGFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUBAMCAgQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQUFBQU"+
"
																							
														
															
													
		
			
		
			

					
					
												
			
		
																																																																																												
														
																																																																						
																																																																																																						
																																																																																																									

																																																																																																									
											
				
																																																						
													
	
	"+
"																				
																

																																																											
																
									
																																						

								

	
													
																																								
												
	
											
																																														
																																																																				

											
																															
																	

																																																																																																																												
																																																																										
																										
																				
																																														
																																						

																																																																				
																																						
																																																																								
					
																													
																		
																		
											
	

								
										
																																																																			
																															
																												
	


					

					
																				

										
																															
																																				
																																								
																						
										
																																																			
																	
																																
																																																																														
				
																																										
																																																																																																					
																																																																																																																												"+
"																																												
																																																																																																	
						
																								
																																																																																																
		
																												
																
										
		
			
					
						
		
				
		
		
											

					
					

			
		

						

				
								
			

					

				
							

																								
"+
""
  }
 }
 
}

