// Seed: 2304176694
module module_0 (
    input  tri1  id_0,
    output uwire id_1
);
  localparam id_3 = 1;
  assign id_1 = -1;
  assign id_1 = 1;
endmodule
module module_1 #(
    parameter id_2 = 32'd58,
    parameter id_3 = 32'd25
) (
    output uwire id_0,
    input wire id_1,
    input tri _id_2,
    input supply1 _id_3,
    input tri0 id_4,
    output supply1 id_5,
    input wire id_6,
    input wire id_7,
    output wor id_8,
    input tri0 id_9,
    output tri id_10
);
  wire id_12;
  logic [7:0][id_3 : id_2] id_13;
  module_0 modCall_1 (
      id_9,
      id_8
  );
  assign id_5 = id_9 ? 1 : "" !=? id_4 ? -1 : id_12 | !id_13[(id_3^1+-1)] | id_9;
endmodule
