<!doctype html>
<html>
<head>
<meta name="viewport" content="width=device-width, initial-scale=1.0"><title>X86InstrInfo.h source code [llvm/llvm/lib/Target/X86/X86InstrInfo.h] - Woboq Code Browser</title>
<meta name="woboq:interestingDefinitions" content="llvm::X86::AsmComments,llvm::X86InstrInfo "/>
<link rel="stylesheet" href="../../../../../../data/qtcreator.css" title="QtCreator"/>
<link rel="alternate stylesheet" href="../../../../../../data/kdevelop.css" title="KDevelop"/>
<script type="text/javascript" src="../../../../../../data/jquery/jquery.min.js"></script>
<script type="text/javascript" src="../../../../../../data/jquery/jquery-ui.min.js"></script>
<script>var file = 'llvm/llvm/lib/Target/X86/X86InstrInfo.h'; var root_path = '../../../../..'; var data_path = '../../../../../../data';</script>
<script src='../../../../../../data/codebrowser.js'></script>
</head>
<body><div id='header'><h1 id='breadcrumb'><span>Browse the source code of </span><a href='../../../..'>llvm</a>/<a href='../../..'>llvm</a>/<a href='../..'>lib</a>/<a href='..'>Target</a>/<a href='./'>X86</a>/<a href='X86InstrInfo.h.html'>X86InstrInfo.h</a></h1></div>
<hr/><div id='content'><table class="code">
<tr><th id="1">1</th><td><i>//===-- X86InstrInfo.h - X86 Instruction Information ------------*- C++ -*-===//</i></td></tr>
<tr><th id="2">2</th><td><i>//</i></td></tr>
<tr><th id="3">3</th><td><i>// Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</i></td></tr>
<tr><th id="4">4</th><td><i>// See <a href="https://llvm.org/LICENSE.txt">https://llvm.org/LICENSE.txt</a> for license information.</i></td></tr>
<tr><th id="5">5</th><td><i>// SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</i></td></tr>
<tr><th id="6">6</th><td><i>//</i></td></tr>
<tr><th id="7">7</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="8">8</th><td><i>//</i></td></tr>
<tr><th id="9">9</th><td><i>// This file contains the X86 implementation of the TargetInstrInfo class.</i></td></tr>
<tr><th id="10">10</th><td><i>//</i></td></tr>
<tr><th id="11">11</th><td><i>//===----------------------------------------------------------------------===//</i></td></tr>
<tr><th id="12">12</th><td></td></tr>
<tr><th id="13">13</th><td><u>#<span data-ppcond="13">ifndef</span> <span class="macro" data-ref="_M/LLVM_LIB_TARGET_X86_X86INSTRINFO_H">LLVM_LIB_TARGET_X86_X86INSTRINFO_H</span></u></td></tr>
<tr><th id="14">14</th><td><u>#define <dfn class="macro" id="_M/LLVM_LIB_TARGET_X86_X86INSTRINFO_H" data-ref="_M/LLVM_LIB_TARGET_X86_X86INSTRINFO_H">LLVM_LIB_TARGET_X86_X86INSTRINFO_H</dfn></u></td></tr>
<tr><th id="15">15</th><td></td></tr>
<tr><th id="16">16</th><td><u>#include <a href="MCTargetDesc/X86BaseInfo.h.html">"MCTargetDesc/X86BaseInfo.h"</a></u></td></tr>
<tr><th id="17">17</th><td><u>#include <a href="X86InstrFMA3Info.h.html">"X86InstrFMA3Info.h"</a></u></td></tr>
<tr><th id="18">18</th><td><u>#include <a href="X86RegisterInfo.h.html">"X86RegisterInfo.h"</a></u></td></tr>
<tr><th id="19">19</th><td><u>#include <a href="../../../include/llvm/CodeGen/ISDOpcodes.h.html">"llvm/CodeGen/ISDOpcodes.h"</a></u></td></tr>
<tr><th id="20">20</th><td><u>#include <a href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html">"llvm/CodeGen/TargetInstrInfo.h"</a></u></td></tr>
<tr><th id="21">21</th><td><u>#include <a href="../../../../../include/c++/7/vector.html">&lt;vector&gt;</a></u></td></tr>
<tr><th id="22">22</th><td></td></tr>
<tr><th id="23">23</th><td><u>#define <dfn class="macro" id="_M/GET_INSTRINFO_HEADER" data-ref="_M/GET_INSTRINFO_HEADER">GET_INSTRINFO_HEADER</dfn></u></td></tr>
<tr><th id="24">24</th><td><u>#include <span class='error' title="&apos;X86GenInstrInfo.inc&apos; file not found">"X86GenInstrInfo.inc"</span></u></td></tr>
<tr><th id="25">25</th><td></td></tr>
<tr><th id="26">26</th><td><b>namespace</b> <span class="namespace">llvm</span> {</td></tr>
<tr><th id="27">27</th><td><b>class</b> <a class="type" href="X86FrameLowering.h.html#llvm::MachineInstrBuilder" title='llvm::MachineInstrBuilder' data-ref="llvm::MachineInstrBuilder" id="llvm::MachineInstrBuilder">MachineInstrBuilder</a>;</td></tr>
<tr><th id="28">28</th><td><b>class</b> <a class="type" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo" title='llvm::X86RegisterInfo' data-ref="llvm::X86RegisterInfo" id="llvm::X86RegisterInfo">X86RegisterInfo</a>;</td></tr>
<tr><th id="29">29</th><td><b>class</b> <a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget" id="llvm::X86Subtarget">X86Subtarget</a>;</td></tr>
<tr><th id="30">30</th><td></td></tr>
<tr><th id="31">31</th><td><b>namespace</b> <span class="namespace">X86</span> {</td></tr>
<tr><th id="32">32</th><td></td></tr>
<tr><th id="33">33</th><td><b>enum</b> <dfn class="type def" id="llvm::X86::AsmComments" title='llvm::X86::AsmComments' data-ref="llvm::X86::AsmComments">AsmComments</dfn> {</td></tr>
<tr><th id="34">34</th><td>  <i>// For instr that was compressed from EVEX to VEX.</i></td></tr>
<tr><th id="35">35</th><td>  <dfn class="enum" id="llvm::X86::AsmComments::AC_EVEX_2_VEX" title='llvm::X86::AsmComments::AC_EVEX_2_VEX' data-ref="llvm::X86::AsmComments::AC_EVEX_2_VEX">AC_EVEX_2_VEX</dfn> = <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a>::<a class="enum" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr::CommentFlag::TAsmComments" title='llvm::MachineInstr::CommentFlag::TAsmComments' data-ref="llvm::MachineInstr::CommentFlag::TAsmComments">TAsmComments</a></td></tr>
<tr><th id="36">36</th><td>};</td></tr>
<tr><th id="37">37</th><td></td></tr>
<tr><th id="38">38</th><td><i class="doc">/// Return a pair of condition code for the given predicate and whether</i></td></tr>
<tr><th id="39">39</th><td><i class="doc">/// the instruction operands should be swaped to match the condition code.</i></td></tr>
<tr><th id="40">40</th><td><span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="type" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::CondCode" title='llvm::X86::CondCode' data-ref="llvm::X86::CondCode">CondCode</a>, <em>bool</em>&gt; <dfn class="decl" id="_ZN4llvm3X8619getX86ConditionCodeENS_7CmpInst9PredicateE" title='llvm::X86::getX86ConditionCode' data-ref="_ZN4llvm3X8619getX86ConditionCodeENS_7CmpInst9PredicateE">getX86ConditionCode</dfn>(<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst" title='llvm::CmpInst' data-ref="llvm::CmpInst">CmpInst</a>::<a class="type" href="../../../include/llvm/IR/InstrTypes.h.html#llvm::CmpInst::Predicate" title='llvm::CmpInst::Predicate' data-ref="llvm::CmpInst::Predicate">Predicate</a> <dfn class="local col1 decl" id="701Predicate" title='Predicate' data-type='CmpInst::Predicate' data-ref="701Predicate">Predicate</dfn>);</td></tr>
<tr><th id="41">41</th><td></td></tr>
<tr><th id="42">42</th><td><i class="doc">/// Return a setcc opcode based on whether it has a memory operand.</i></td></tr>
<tr><th id="43">43</th><td><em>unsigned</em> <dfn class="decl" id="_ZN4llvm3X869getSETOpcEb" title='llvm::X86::getSETOpc' data-ref="_ZN4llvm3X869getSETOpcEb">getSETOpc</dfn>(<em>bool</em> <dfn class="local col2 decl" id="702HasMemoryOperand" title='HasMemoryOperand' data-type='bool' data-ref="702HasMemoryOperand">HasMemoryOperand</dfn> = <b>false</b>);</td></tr>
<tr><th id="44">44</th><td></td></tr>
<tr><th id="45">45</th><td><i class="doc">/// Return a cmov opcode for the given register size in bytes, and operand type.</i></td></tr>
<tr><th id="46">46</th><td><em>unsigned</em> <dfn class="decl" id="_ZN4llvm3X8613getCMovOpcodeEjb" title='llvm::X86::getCMovOpcode' data-ref="_ZN4llvm3X8613getCMovOpcodeEjb">getCMovOpcode</dfn>(<em>unsigned</em> <dfn class="local col3 decl" id="703RegBytes" title='RegBytes' data-type='unsigned int' data-ref="703RegBytes">RegBytes</dfn>, <em>bool</em> <dfn class="local col4 decl" id="704HasMemoryOperand" title='HasMemoryOperand' data-type='bool' data-ref="704HasMemoryOperand">HasMemoryOperand</dfn> = <b>false</b>);</td></tr>
<tr><th id="47">47</th><td></td></tr>
<tr><th id="48">48</th><td><i>// Turn jCC instruction into condition code.</i></td></tr>
<tr><th id="49">49</th><td><a class="type" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::CondCode" title='llvm::X86::CondCode' data-ref="llvm::X86::CondCode">CondCode</a> <dfn class="decl" id="_ZN4llvm3X8617getCondFromBranchERKNS_12MachineInstrE" title='llvm::X86::getCondFromBranch' data-ref="_ZN4llvm3X8617getCondFromBranchERKNS_12MachineInstrE">getCondFromBranch</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="705MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="705MI">MI</dfn>);</td></tr>
<tr><th id="50">50</th><td></td></tr>
<tr><th id="51">51</th><td><i>// Turn setCC instruction into condition code.</i></td></tr>
<tr><th id="52">52</th><td><a class="type" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::CondCode" title='llvm::X86::CondCode' data-ref="llvm::X86::CondCode">CondCode</a> <dfn class="decl" id="_ZN4llvm3X8616getCondFromSETCCERKNS_12MachineInstrE" title='llvm::X86::getCondFromSETCC' data-ref="_ZN4llvm3X8616getCondFromSETCCERKNS_12MachineInstrE">getCondFromSETCC</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="706MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="706MI">MI</dfn>);</td></tr>
<tr><th id="53">53</th><td></td></tr>
<tr><th id="54">54</th><td><i>// Turn CMov instruction into condition code.</i></td></tr>
<tr><th id="55">55</th><td><a class="type" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::CondCode" title='llvm::X86::CondCode' data-ref="llvm::X86::CondCode">CondCode</a> <dfn class="decl" id="_ZN4llvm3X8615getCondFromCMovERKNS_12MachineInstrE" title='llvm::X86::getCondFromCMov' data-ref="_ZN4llvm3X8615getCondFromCMovERKNS_12MachineInstrE">getCondFromCMov</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="707MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="707MI">MI</dfn>);</td></tr>
<tr><th id="56">56</th><td></td></tr>
<tr><th id="57">57</th><td><i class="doc">/// GetOppositeBranchCondition - Return the inverse of the specified cond,</i></td></tr>
<tr><th id="58">58</th><td><i class="doc">/// e.g. turning COND_E to COND_NE.</i></td></tr>
<tr><th id="59">59</th><td><a class="type" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::CondCode" title='llvm::X86::CondCode' data-ref="llvm::X86::CondCode">CondCode</a> <dfn class="decl" id="_ZN4llvm3X8626GetOppositeBranchConditionENS0_8CondCodeE" title='llvm::X86::GetOppositeBranchCondition' data-ref="_ZN4llvm3X8626GetOppositeBranchConditionENS0_8CondCodeE">GetOppositeBranchCondition</dfn>(<a class="type" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::CondCode" title='llvm::X86::CondCode' data-ref="llvm::X86::CondCode">CondCode</a> <dfn class="local col8 decl" id="708CC" title='CC' data-type='llvm::X86::CondCode' data-ref="708CC">CC</dfn>);</td></tr>
<tr><th id="60">60</th><td></td></tr>
<tr><th id="61">61</th><td><i class="doc">/// Get the VPCMP immediate for the given condition.</i></td></tr>
<tr><th id="62">62</th><td><em>unsigned</em> <dfn class="decl" id="_ZN4llvm3X8618getVPCMPImmForCondENS_3ISD8CondCodeE" title='llvm::X86::getVPCMPImmForCond' data-ref="_ZN4llvm3X8618getVPCMPImmForCondENS_3ISD8CondCodeE">getVPCMPImmForCond</dfn>(<span class="namespace">ISD::</span><a class="type" href="../../../include/llvm/CodeGen/ISDOpcodes.h.html#llvm::ISD::CondCode" title='llvm::ISD::CondCode' data-ref="llvm::ISD::CondCode">CondCode</a> <dfn class="local col9 decl" id="709CC" title='CC' data-type='ISD::CondCode' data-ref="709CC">CC</dfn>);</td></tr>
<tr><th id="63">63</th><td></td></tr>
<tr><th id="64">64</th><td><i class="doc">/// Get the VPCMP immediate if the opcodes are swapped.</i></td></tr>
<tr><th id="65">65</th><td><em>unsigned</em> <dfn class="decl" id="_ZN4llvm3X8618getSwappedVPCMPImmEj" title='llvm::X86::getSwappedVPCMPImm' data-ref="_ZN4llvm3X8618getSwappedVPCMPImmEj">getSwappedVPCMPImm</dfn>(<em>unsigned</em> <dfn class="local col0 decl" id="710Imm" title='Imm' data-type='unsigned int' data-ref="710Imm">Imm</dfn>);</td></tr>
<tr><th id="66">66</th><td></td></tr>
<tr><th id="67">67</th><td><i class="doc">/// Get the VPCOM immediate if the opcodes are swapped.</i></td></tr>
<tr><th id="68">68</th><td><em>unsigned</em> <dfn class="decl" id="_ZN4llvm3X8618getSwappedVPCOMImmEj" title='llvm::X86::getSwappedVPCOMImm' data-ref="_ZN4llvm3X8618getSwappedVPCOMImmEj">getSwappedVPCOMImm</dfn>(<em>unsigned</em> <dfn class="local col1 decl" id="711Imm" title='Imm' data-type='unsigned int' data-ref="711Imm">Imm</dfn>);</td></tr>
<tr><th id="69">69</th><td></td></tr>
<tr><th id="70">70</th><td>} <i>// namespace X86</i></td></tr>
<tr><th id="71">71</th><td></td></tr>
<tr><th id="72">72</th><td><i class="doc">/// isGlobalStubReference - Return true if the specified TargetFlag operand is</i></td></tr>
<tr><th id="73">73</th><td><i class="doc">/// a reference to a stub for a global, not the global itself.</i></td></tr>
<tr><th id="74">74</th><td><b>inline</b> <em>static</em> <em>bool</em> <dfn class="decl def" id="_ZN4llvmL21isGlobalStubReferenceEh" title='llvm::isGlobalStubReference' data-ref="_ZN4llvmL21isGlobalStubReferenceEh">isGlobalStubReference</dfn>(<em>unsigned</em> <em>char</em> <dfn class="local col2 decl" id="712TargetFlag" title='TargetFlag' data-type='unsigned char' data-ref="712TargetFlag">TargetFlag</dfn>) {</td></tr>
<tr><th id="75">75</th><td>  <b>switch</b> (<a class="local col2 ref" href="#712TargetFlag" title='TargetFlag' data-ref="712TargetFlag">TargetFlag</a>) {</td></tr>
<tr><th id="76">76</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::TOF::MO_DLLIMPORT" title='llvm::X86II::TOF::MO_DLLIMPORT' data-ref="llvm::X86II::TOF::MO_DLLIMPORT">MO_DLLIMPORT</a>:               <i>// dllimport stub.</i></td></tr>
<tr><th id="77">77</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::TOF::MO_GOTPCREL" title='llvm::X86II::TOF::MO_GOTPCREL' data-ref="llvm::X86II::TOF::MO_GOTPCREL">MO_GOTPCREL</a>:                <i>// rip-relative GOT reference.</i></td></tr>
<tr><th id="78">78</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::TOF::MO_GOT" title='llvm::X86II::TOF::MO_GOT' data-ref="llvm::X86II::TOF::MO_GOT">MO_GOT</a>:                     <i>// normal GOT reference.</i></td></tr>
<tr><th id="79">79</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::TOF::MO_DARWIN_NONLAZY_PIC_BASE" title='llvm::X86II::TOF::MO_DARWIN_NONLAZY_PIC_BASE' data-ref="llvm::X86II::TOF::MO_DARWIN_NONLAZY_PIC_BASE">MO_DARWIN_NONLAZY_PIC_BASE</a>: <i>// Normal $non_lazy_ptr ref.</i></td></tr>
<tr><th id="80">80</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::TOF::MO_DARWIN_NONLAZY" title='llvm::X86II::TOF::MO_DARWIN_NONLAZY' data-ref="llvm::X86II::TOF::MO_DARWIN_NONLAZY">MO_DARWIN_NONLAZY</a>:          <i>// Normal $non_lazy_ptr ref.</i></td></tr>
<tr><th id="81">81</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::TOF::MO_COFFSTUB" title='llvm::X86II::TOF::MO_COFFSTUB' data-ref="llvm::X86II::TOF::MO_COFFSTUB">MO_COFFSTUB</a>:                <i>// COFF .refptr stub.</i></td></tr>
<tr><th id="82">82</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="83">83</th><td>  <b>default</b>:</td></tr>
<tr><th id="84">84</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="85">85</th><td>  }</td></tr>
<tr><th id="86">86</th><td>}</td></tr>
<tr><th id="87">87</th><td></td></tr>
<tr><th id="88">88</th><td><i class="doc">/// isGlobalRelativeToPICBase - Return true if the specified global value</i></td></tr>
<tr><th id="89">89</th><td><i class="doc">/// reference is relative to a 32-bit PIC base (X86ISD::GlobalBaseReg).  If this</i></td></tr>
<tr><th id="90">90</th><td><i class="doc">/// is true, the addressing mode has the PIC base register added in (e.g. EBX).</i></td></tr>
<tr><th id="91">91</th><td><b>inline</b> <em>static</em> <em>bool</em> <dfn class="decl def" id="_ZN4llvmL25isGlobalRelativeToPICBaseEh" title='llvm::isGlobalRelativeToPICBase' data-ref="_ZN4llvmL25isGlobalRelativeToPICBaseEh">isGlobalRelativeToPICBase</dfn>(<em>unsigned</em> <em>char</em> <dfn class="local col3 decl" id="713TargetFlag" title='TargetFlag' data-type='unsigned char' data-ref="713TargetFlag">TargetFlag</dfn>) {</td></tr>
<tr><th id="92">92</th><td>  <b>switch</b> (<a class="local col3 ref" href="#713TargetFlag" title='TargetFlag' data-ref="713TargetFlag">TargetFlag</a>) {</td></tr>
<tr><th id="93">93</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::TOF::MO_GOTOFF" title='llvm::X86II::TOF::MO_GOTOFF' data-ref="llvm::X86II::TOF::MO_GOTOFF">MO_GOTOFF</a>:                  <i>// isPICStyleGOT: local global.</i></td></tr>
<tr><th id="94">94</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::TOF::MO_GOT" title='llvm::X86II::TOF::MO_GOT' data-ref="llvm::X86II::TOF::MO_GOT">MO_GOT</a>:                     <i>// isPICStyleGOT: other global.</i></td></tr>
<tr><th id="95">95</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::TOF::MO_PIC_BASE_OFFSET" title='llvm::X86II::TOF::MO_PIC_BASE_OFFSET' data-ref="llvm::X86II::TOF::MO_PIC_BASE_OFFSET">MO_PIC_BASE_OFFSET</a>:         <i>// Darwin local global.</i></td></tr>
<tr><th id="96">96</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::TOF::MO_DARWIN_NONLAZY_PIC_BASE" title='llvm::X86II::TOF::MO_DARWIN_NONLAZY_PIC_BASE' data-ref="llvm::X86II::TOF::MO_DARWIN_NONLAZY_PIC_BASE">MO_DARWIN_NONLAZY_PIC_BASE</a>: <i>// Darwin/32 external global.</i></td></tr>
<tr><th id="97">97</th><td>  <b>case</b> <span class="namespace">X86II::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86II::TOF::MO_TLVP" title='llvm::X86II::TOF::MO_TLVP' data-ref="llvm::X86II::TOF::MO_TLVP">MO_TLVP</a>:                    <i>// ??? Pretty sure..</i></td></tr>
<tr><th id="98">98</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="99">99</th><td>  <b>default</b>:</td></tr>
<tr><th id="100">100</th><td>    <b>return</b> <b>false</b>;</td></tr>
<tr><th id="101">101</th><td>  }</td></tr>
<tr><th id="102">102</th><td>}</td></tr>
<tr><th id="103">103</th><td></td></tr>
<tr><th id="104">104</th><td><b>inline</b> <em>static</em> <em>bool</em> <dfn class="decl def" id="_ZN4llvmL7isScaleERKNS_14MachineOperandE" title='llvm::isScale' data-ref="_ZN4llvmL7isScaleERKNS_14MachineOperandE">isScale</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col4 decl" id="714MO" title='MO' data-type='const llvm::MachineOperand &amp;' data-ref="714MO">MO</dfn>) {</td></tr>
<tr><th id="105">105</th><td>  <b>return</b> <a class="local col4 ref" href="#714MO" title='MO' data-ref="714MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() &amp;&amp; (<a class="local col4 ref" href="#714MO" title='MO' data-ref="714MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <var>1</var> || <a class="local col4 ref" href="#714MO" title='MO' data-ref="714MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <var>2</var> ||</td></tr>
<tr><th id="106">106</th><td>                        <a class="local col4 ref" href="#714MO" title='MO' data-ref="714MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <var>4</var> || <a class="local col4 ref" href="#714MO" title='MO' data-ref="714MO">MO</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>() == <var>8</var>);</td></tr>
<tr><th id="107">107</th><td>}</td></tr>
<tr><th id="108">108</th><td></td></tr>
<tr><th id="109">109</th><td><b>inline</b> <em>static</em> <em>bool</em> <dfn class="decl def" id="_ZN4llvmL8isLeaMemERKNS_12MachineInstrEj" title='llvm::isLeaMem' data-ref="_ZN4llvmL8isLeaMemERKNS_12MachineInstrEj">isLeaMem</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="715MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="715MI">MI</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="716Op" title='Op' data-type='unsigned int' data-ref="716Op">Op</dfn>) {</td></tr>
<tr><th id="110">110</th><td>  <b>if</b> (<a class="local col5 ref" href="#715MI" title='MI' data-ref="715MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#716Op" title='Op' data-ref="716Op">Op</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>())</td></tr>
<tr><th id="111">111</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="112">112</th><td>  <b>return</b> <a class="local col6 ref" href="#716Op" title='Op' data-ref="716Op">Op</a> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrSegmentReg" title='llvm::X86::AddrSegmentReg' data-ref="llvm::X86::AddrSegmentReg">AddrSegmentReg</a> &lt;= <a class="local col5 ref" href="#715MI" title='MI' data-ref="715MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() &amp;&amp;</td></tr>
<tr><th id="113">113</th><td>         <a class="local col5 ref" href="#715MI" title='MI' data-ref="715MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#716Op" title='Op' data-ref="716Op">Op</a> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrBaseReg" title='llvm::X86::AddrBaseReg' data-ref="llvm::X86::AddrBaseReg">AddrBaseReg</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp;</td></tr>
<tr><th id="114">114</th><td>         <a class="ref" href="#_ZN4llvmL7isScaleERKNS_14MachineOperandE" title='llvm::isScale' data-ref="_ZN4llvmL7isScaleERKNS_14MachineOperandE">isScale</a>(<a class="local col5 ref" href="#715MI" title='MI' data-ref="715MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#716Op" title='Op' data-ref="716Op">Op</a> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrScaleAmt" title='llvm::X86::AddrScaleAmt' data-ref="llvm::X86::AddrScaleAmt">AddrScaleAmt</a>)) &amp;&amp;</td></tr>
<tr><th id="115">115</th><td>         <a class="local col5 ref" href="#715MI" title='MI' data-ref="715MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#716Op" title='Op' data-ref="716Op">Op</a> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrIndexReg" title='llvm::X86::AddrIndexReg' data-ref="llvm::X86::AddrIndexReg">AddrIndexReg</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp;</td></tr>
<tr><th id="116">116</th><td>         (<a class="local col5 ref" href="#715MI" title='MI' data-ref="715MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#716Op" title='Op' data-ref="716Op">Op</a> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrDisp" title='llvm::X86::AddrDisp' data-ref="llvm::X86::AddrDisp">AddrDisp</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isImmEv" title='llvm::MachineOperand::isImm' data-ref="_ZNK4llvm14MachineOperand5isImmEv">isImm</a>() ||</td></tr>
<tr><th id="117">117</th><td>          <a class="local col5 ref" href="#715MI" title='MI' data-ref="715MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#716Op" title='Op' data-ref="716Op">Op</a> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrDisp" title='llvm::X86::AddrDisp' data-ref="llvm::X86::AddrDisp">AddrDisp</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand8isGlobalEv" title='llvm::MachineOperand::isGlobal' data-ref="_ZNK4llvm14MachineOperand8isGlobalEv">isGlobal</a>() ||</td></tr>
<tr><th id="118">118</th><td>          <a class="local col5 ref" href="#715MI" title='MI' data-ref="715MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#716Op" title='Op' data-ref="716Op">Op</a> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrDisp" title='llvm::X86::AddrDisp' data-ref="llvm::X86::AddrDisp">AddrDisp</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isCPIEv" title='llvm::MachineOperand::isCPI' data-ref="_ZNK4llvm14MachineOperand5isCPIEv">isCPI</a>() ||</td></tr>
<tr><th id="119">119</th><td>          <a class="local col5 ref" href="#715MI" title='MI' data-ref="715MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col6 ref" href="#716Op" title='Op' data-ref="716Op">Op</a> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrDisp" title='llvm::X86::AddrDisp' data-ref="llvm::X86::AddrDisp">AddrDisp</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isJTIEv" title='llvm::MachineOperand::isJTI' data-ref="_ZNK4llvm14MachineOperand5isJTIEv">isJTI</a>());</td></tr>
<tr><th id="120">120</th><td>}</td></tr>
<tr><th id="121">121</th><td></td></tr>
<tr><th id="122">122</th><td><b>inline</b> <em>static</em> <em>bool</em> <dfn class="decl def" id="_ZN4llvmL5isMemERKNS_12MachineInstrEj" title='llvm::isMem' data-ref="_ZN4llvmL5isMemERKNS_12MachineInstrEj">isMem</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="717MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="717MI">MI</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="718Op" title='Op' data-type='unsigned int' data-ref="718Op">Op</dfn>) {</td></tr>
<tr><th id="123">123</th><td>  <b>if</b> (<a class="local col7 ref" href="#717MI" title='MI' data-ref="717MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#718Op" title='Op' data-ref="718Op">Op</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand4isFIEv" title='llvm::MachineOperand::isFI' data-ref="_ZNK4llvm14MachineOperand4isFIEv">isFI</a>())</td></tr>
<tr><th id="124">124</th><td>    <b>return</b> <b>true</b>;</td></tr>
<tr><th id="125">125</th><td>  <b>return</b> <a class="local col8 ref" href="#718Op" title='Op' data-ref="718Op">Op</a> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrNumOperands" title='llvm::X86::AddrNumOperands' data-ref="llvm::X86::AddrNumOperands">AddrNumOperands</a> &lt;= <a class="local col7 ref" href="#717MI" title='MI' data-ref="717MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr14getNumOperandsEv" title='llvm::MachineInstr::getNumOperands' data-ref="_ZNK4llvm12MachineInstr14getNumOperandsEv">getNumOperands</a>() &amp;&amp;</td></tr>
<tr><th id="126">126</th><td>         <a class="local col7 ref" href="#717MI" title='MI' data-ref="717MI">MI</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<a class="local col8 ref" href="#718Op" title='Op' data-ref="718Op">Op</a> + <span class="namespace">X86::</span><a class="enum" href="MCTargetDesc/X86BaseInfo.h.html#llvm::X86::AddrSegmentReg" title='llvm::X86::AddrSegmentReg' data-ref="llvm::X86::AddrSegmentReg">AddrSegmentReg</a>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand5isRegEv" title='llvm::MachineOperand::isReg' data-ref="_ZNK4llvm14MachineOperand5isRegEv">isReg</a>() &amp;&amp; <a class="ref" href="#_ZN4llvmL8isLeaMemERKNS_12MachineInstrEj" title='llvm::isLeaMem' data-ref="_ZN4llvmL8isLeaMemERKNS_12MachineInstrEj">isLeaMem</a>(<a class="local col7 ref" href="#717MI" title='MI' data-ref="717MI">MI</a>, <a class="local col8 ref" href="#718Op" title='Op' data-ref="718Op">Op</a>);</td></tr>
<tr><th id="127">127</th><td>}</td></tr>
<tr><th id="128">128</th><td></td></tr>
<tr><th id="129">129</th><td><b>class</b> <dfn class="type def" id="llvm::X86InstrInfo" title='llvm::X86InstrInfo' data-ref="llvm::X86InstrInfo">X86InstrInfo</dfn> final : <b>public</b> X86GenInstrInfo {</td></tr>
<tr><th id="130">130</th><td>  <a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget">X86Subtarget</a> &amp;<dfn class="decl" id="llvm::X86InstrInfo::Subtarget" title='llvm::X86InstrInfo::Subtarget' data-ref="llvm::X86InstrInfo::Subtarget">Subtarget</dfn>;</td></tr>
<tr><th id="131">131</th><td>  <em>const</em> <a class="type" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo" title='llvm::X86RegisterInfo' data-ref="llvm::X86RegisterInfo">X86RegisterInfo</a> <dfn class="decl" id="llvm::X86InstrInfo::RI" title='llvm::X86InstrInfo::RI' data-ref="llvm::X86InstrInfo::RI">RI</dfn>;</td></tr>
<tr><th id="132">132</th><td></td></tr>
<tr><th id="133">133</th><td>  <b>virtual</b> <em>void</em> <dfn class="virtual decl" id="_ZN4llvm12X86InstrInfo6anchorEv" title='llvm::X86InstrInfo::anchor' data-ref="_ZN4llvm12X86InstrInfo6anchorEv">anchor</dfn>();</td></tr>
<tr><th id="134">134</th><td></td></tr>
<tr><th id="135">135</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12X86InstrInfo17AnalyzeBranchImplERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEERNS5_IPNS_12MachineInstrEEEb" title='llvm::X86InstrInfo::AnalyzeBranchImpl' data-ref="_ZNK4llvm12X86InstrInfo17AnalyzeBranchImplERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEERNS5_IPNS_12MachineInstrEEEb">AnalyzeBranchImpl</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="719MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="719MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col0 decl" id="720TBB" title='TBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="720TBB">TBB</dfn>,</td></tr>
<tr><th id="136">136</th><td>                         <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col1 decl" id="721FBB" title='FBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="721FBB">FBB</dfn>,</td></tr>
<tr><th id="137">137</th><td>                         <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col2 decl" id="722Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="722Cond">Cond</dfn>,</td></tr>
<tr><th id="138">138</th><td>                         <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col3 decl" id="723CondBranches" title='CondBranches' data-type='SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="723CondBranches">CondBranches</dfn>,</td></tr>
<tr><th id="139">139</th><td>                         <em>bool</em> <dfn class="local col4 decl" id="724AllowModify" title='AllowModify' data-type='bool' data-ref="724AllowModify">AllowModify</dfn>) <em>const</em>;</td></tr>
<tr><th id="140">140</th><td></td></tr>
<tr><th id="141">141</th><td><b>public</b>:</td></tr>
<tr><th id="142">142</th><td>  <b>explicit</b> <dfn class="decl" id="_ZN4llvm12X86InstrInfoC1ERNS_12X86SubtargetE" title='llvm::X86InstrInfo::X86InstrInfo' data-ref="_ZN4llvm12X86InstrInfoC1ERNS_12X86SubtargetE">X86InstrInfo</dfn>(<a class="type" href="X86Subtarget.h.html#llvm::X86Subtarget" title='llvm::X86Subtarget' data-ref="llvm::X86Subtarget">X86Subtarget</a> &amp;<dfn class="local col5 decl" id="725STI" title='STI' data-type='llvm::X86Subtarget &amp;' data-ref="725STI">STI</dfn>);</td></tr>
<tr><th id="143">143</th><td></td></tr>
<tr><th id="144">144</th><td>  <i class="doc">/// getRegisterInfo - TargetInstrInfo is a superset of MRegister info.  As</i></td></tr>
<tr><th id="145">145</th><td><i class="doc">  /// such, whenever a client has an instance of instruction info, it should</i></td></tr>
<tr><th id="146">146</th><td><i class="doc">  /// always be able to get register info as well (through this method).</i></td></tr>
<tr><th id="147">147</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="148">148</th><td>  <em>const</em> <a class="type" href="X86RegisterInfo.h.html#llvm::X86RegisterInfo" title='llvm::X86RegisterInfo' data-ref="llvm::X86RegisterInfo">X86RegisterInfo</a> &amp;<dfn class="decl def" id="_ZNK4llvm12X86InstrInfo15getRegisterInfoEv" title='llvm::X86InstrInfo::getRegisterInfo' data-ref="_ZNK4llvm12X86InstrInfo15getRegisterInfoEv">getRegisterInfo</dfn>() <em>const</em> { <b>return</b> <a class="member" href="#llvm::X86InstrInfo::RI" title='llvm::X86InstrInfo::RI' data-ref="llvm::X86InstrInfo::RI">RI</a>; }</td></tr>
<tr><th id="149">149</th><td></td></tr>
<tr><th id="150">150</th><td>  <i class="doc">/// Returns the stack pointer adjustment that happens inside the frame</i></td></tr>
<tr><th id="151">151</th><td><i class="doc">  /// setup..destroy sequence (e.g. by pushes, or inside the callee).</i></td></tr>
<tr><th id="152">152</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="decl def" id="_ZNK4llvm12X86InstrInfo18getFrameAdjustmentERKNS_12MachineInstrE" title='llvm::X86InstrInfo::getFrameAdjustment' data-ref="_ZNK4llvm12X86InstrInfo18getFrameAdjustmentERKNS_12MachineInstrE">getFrameAdjustment</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="726I" title='I' data-type='const llvm::MachineInstr &amp;' data-ref="726I">I</dfn>) <em>const</em> {</td></tr>
<tr><th id="153">153</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isFrameInstr(I)) ? void (0) : __assert_fail (&quot;isFrameInstr(I)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86InstrInfo.h&quot;, 153, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(isFrameInstr(I));</td></tr>
<tr><th id="154">154</th><td>    <b>if</b> (isFrameSetup(I))</td></tr>
<tr><th id="155">155</th><td>      <b>return</b> <a class="local col6 ref" href="#726I" title='I' data-ref="726I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="156">156</th><td>    <b>return</b> <a class="local col6 ref" href="#726I" title='I' data-ref="726I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZNK4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZNK4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZNK4llvm14MachineOperand6getImmEv" title='llvm::MachineOperand::getImm' data-ref="_ZNK4llvm14MachineOperand6getImmEv">getImm</a>();</td></tr>
<tr><th id="157">157</th><td>  }</td></tr>
<tr><th id="158">158</th><td></td></tr>
<tr><th id="159">159</th><td>  <i class="doc">/// Sets the stack pointer adjustment made inside the frame made up by this</i></td></tr>
<tr><th id="160">160</th><td><i class="doc">  /// instruction.</i></td></tr>
<tr><th id="161">161</th><td>  <em>void</em> <dfn class="decl def" id="_ZNK4llvm12X86InstrInfo18setFrameAdjustmentERNS_12MachineInstrEl" title='llvm::X86InstrInfo::setFrameAdjustment' data-ref="_ZNK4llvm12X86InstrInfo18setFrameAdjustmentERNS_12MachineInstrEl">setFrameAdjustment</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="727I" title='I' data-type='llvm::MachineInstr &amp;' data-ref="727I">I</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col8 decl" id="728V" title='V' data-type='int64_t' data-ref="728V">V</dfn>) <em>const</em> {</td></tr>
<tr><th id="162">162</th><td>    <a class="macro" href="../../../../../include/assert.h.html#92" title="(static_cast &lt;bool&gt; (isFrameInstr(I)) ? void (0) : __assert_fail (&quot;isFrameInstr(I)&quot;, &quot;/root/cheri/llvm-project/llvm/lib/Target/X86/X86InstrInfo.h&quot;, 162, __extension__ __PRETTY_FUNCTION__))" data-ref="_M/assert">assert</a>(isFrameInstr(I));</td></tr>
<tr><th id="163">163</th><td>    <b>if</b> (isFrameSetup(I))</td></tr>
<tr><th id="164">164</th><td>      <a class="local col7 ref" href="#727I" title='I' data-ref="727I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>2</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col8 ref" href="#728V" title='V' data-ref="728V">V</a>);</td></tr>
<tr><th id="165">165</th><td>    <b>else</b></td></tr>
<tr><th id="166">166</th><td>      <a class="local col7 ref" href="#727I" title='I' data-ref="727I">I</a>.<a class="ref" href="../../../include/llvm/CodeGen/MachineInstr.h.html#_ZN4llvm12MachineInstr10getOperandEj" title='llvm::MachineInstr::getOperand' data-ref="_ZN4llvm12MachineInstr10getOperandEj">getOperand</a>(<var>1</var>).<a class="ref" href="../../../include/llvm/CodeGen/MachineOperand.h.html#_ZN4llvm14MachineOperand6setImmEl" title='llvm::MachineOperand::setImm' data-ref="_ZN4llvm14MachineOperand6setImmEl">setImm</a>(<a class="local col8 ref" href="#728V" title='V' data-ref="728V">V</a>);</td></tr>
<tr><th id="167">167</th><td>  }</td></tr>
<tr><th id="168">168</th><td></td></tr>
<tr><th id="169">169</th><td>  <i class="doc">/// getSPAdjust - This returns the stack pointer adjustment made by</i></td></tr>
<tr><th id="170">170</th><td><i class="doc">  /// this instruction. For x86, we need to handle more complex call</i></td></tr>
<tr><th id="171">171</th><td><i class="doc">  /// sequences involving PUSHes.</i></td></tr>
<tr><th id="172">172</th><td>  <em>int</em> <dfn class="decl" id="_ZNK4llvm12X86InstrInfo11getSPAdjustERKNS_12MachineInstrE" title='llvm::X86InstrInfo::getSPAdjust' data-ref="_ZNK4llvm12X86InstrInfo11getSPAdjustERKNS_12MachineInstrE">getSPAdjust</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="729MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="729MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="173">173</th><td></td></tr>
<tr><th id="174">174</th><td>  <i class="doc">/// isCoalescableExtInstr - Return true if the instruction is a "coalescable"</i></td></tr>
<tr><th id="175">175</th><td><i class="doc">  /// extension instruction. That is, it's like a copy where it's legal for the</i></td></tr>
<tr><th id="176">176</th><td><i class="doc">  /// source to overlap the destination. e.g. X86::MOVSX64rr32. If this returns</i></td></tr>
<tr><th id="177">177</th><td><i class="doc">  /// true, then it's expected the pre-extension value is available as a subreg</i></td></tr>
<tr><th id="178">178</th><td><i class="doc">  /// of the result register. This also returns the sub-register index in</i></td></tr>
<tr><th id="179">179</th><td><i class="doc">  /// SubIdx.</i></td></tr>
<tr><th id="180">180</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12X86InstrInfo21isCoalescableExtInstrERKNS_12MachineInstrERjS4_S4_" title='llvm::X86InstrInfo::isCoalescableExtInstr' data-ref="_ZNK4llvm12X86InstrInfo21isCoalescableExtInstrERKNS_12MachineInstrERjS4_S4_">isCoalescableExtInstr</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="730MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="730MI">MI</dfn>, <em>unsigned</em> &amp;<dfn class="local col1 decl" id="731SrcReg" title='SrcReg' data-type='unsigned int &amp;' data-ref="731SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="181">181</th><td>                             <em>unsigned</em> &amp;<dfn class="local col2 decl" id="732DstReg" title='DstReg' data-type='unsigned int &amp;' data-ref="732DstReg">DstReg</dfn>, <em>unsigned</em> &amp;<dfn class="local col3 decl" id="733SubIdx" title='SubIdx' data-type='unsigned int &amp;' data-ref="733SubIdx">SubIdx</dfn>) <em>const</em> override;</td></tr>
<tr><th id="182">182</th><td></td></tr>
<tr><th id="183">183</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm12X86InstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi" title='llvm::X86InstrInfo::isLoadFromStackSlot' data-ref="_ZNK4llvm12X86InstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERi">isLoadFromStackSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="734MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="734MI">MI</dfn>,</td></tr>
<tr><th id="184">184</th><td>                               <em>int</em> &amp;<dfn class="local col5 decl" id="735FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="735FrameIndex">FrameIndex</dfn>) <em>const</em> override;</td></tr>
<tr><th id="185">185</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm12X86InstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERiRj" title='llvm::X86InstrInfo::isLoadFromStackSlot' data-ref="_ZNK4llvm12X86InstrInfo19isLoadFromStackSlotERKNS_12MachineInstrERiRj">isLoadFromStackSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="736MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="736MI">MI</dfn>,</td></tr>
<tr><th id="186">186</th><td>                               <em>int</em> &amp;<dfn class="local col7 decl" id="737FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="737FrameIndex">FrameIndex</dfn>,</td></tr>
<tr><th id="187">187</th><td>                               <em>unsigned</em> &amp;<dfn class="local col8 decl" id="738MemBytes" title='MemBytes' data-type='unsigned int &amp;' data-ref="738MemBytes">MemBytes</dfn>) <em>const</em> override;</td></tr>
<tr><th id="188">188</th><td>  <i class="doc">/// isLoadFromStackSlotPostFE - Check for post-frame ptr elimination</i></td></tr>
<tr><th id="189">189</th><td><i class="doc">  /// stack locations as well.  This uses a heuristic so it isn't</i></td></tr>
<tr><th id="190">190</th><td><i class="doc">  /// reliable for correctness.</i></td></tr>
<tr><th id="191">191</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm12X86InstrInfo25isLoadFromStackSlotPostFEERKNS_12MachineInstrERi" title='llvm::X86InstrInfo::isLoadFromStackSlotPostFE' data-ref="_ZNK4llvm12X86InstrInfo25isLoadFromStackSlotPostFEERKNS_12MachineInstrERi">isLoadFromStackSlotPostFE</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="739MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="739MI">MI</dfn>,</td></tr>
<tr><th id="192">192</th><td>                                     <em>int</em> &amp;<dfn class="local col0 decl" id="740FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="740FrameIndex">FrameIndex</dfn>) <em>const</em> override;</td></tr>
<tr><th id="193">193</th><td></td></tr>
<tr><th id="194">194</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm12X86InstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi" title='llvm::X86InstrInfo::isStoreToStackSlot' data-ref="_ZNK4llvm12X86InstrInfo18isStoreToStackSlotERKNS_12MachineInstrERi">isStoreToStackSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="741MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="741MI">MI</dfn>,</td></tr>
<tr><th id="195">195</th><td>                              <em>int</em> &amp;<dfn class="local col2 decl" id="742FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="742FrameIndex">FrameIndex</dfn>) <em>const</em> override;</td></tr>
<tr><th id="196">196</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm12X86InstrInfo18isStoreToStackSlotERKNS_12MachineInstrERiRj" title='llvm::X86InstrInfo::isStoreToStackSlot' data-ref="_ZNK4llvm12X86InstrInfo18isStoreToStackSlotERKNS_12MachineInstrERiRj">isStoreToStackSlot</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="743MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="743MI">MI</dfn>,</td></tr>
<tr><th id="197">197</th><td>                              <em>int</em> &amp;<dfn class="local col4 decl" id="744FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="744FrameIndex">FrameIndex</dfn>,</td></tr>
<tr><th id="198">198</th><td>                              <em>unsigned</em> &amp;<dfn class="local col5 decl" id="745MemBytes" title='MemBytes' data-type='unsigned int &amp;' data-ref="745MemBytes">MemBytes</dfn>) <em>const</em> override;</td></tr>
<tr><th id="199">199</th><td>  <i class="doc">/// isStoreToStackSlotPostFE - Check for post-frame ptr elimination</i></td></tr>
<tr><th id="200">200</th><td><i class="doc">  /// stack locations as well.  This uses a heuristic so it isn't</i></td></tr>
<tr><th id="201">201</th><td><i class="doc">  /// reliable for correctness.</i></td></tr>
<tr><th id="202">202</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm12X86InstrInfo24isStoreToStackSlotPostFEERKNS_12MachineInstrERi" title='llvm::X86InstrInfo::isStoreToStackSlotPostFE' data-ref="_ZNK4llvm12X86InstrInfo24isStoreToStackSlotPostFEERKNS_12MachineInstrERi">isStoreToStackSlotPostFE</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="746MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="746MI">MI</dfn>,</td></tr>
<tr><th id="203">203</th><td>                                    <em>int</em> &amp;<dfn class="local col7 decl" id="747FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="747FrameIndex">FrameIndex</dfn>) <em>const</em> override;</td></tr>
<tr><th id="204">204</th><td></td></tr>
<tr><th id="205">205</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12X86InstrInfo33isReallyTriviallyReMaterializableERKNS_12MachineInstrEPNS_9AAResultsE" title='llvm::X86InstrInfo::isReallyTriviallyReMaterializable' data-ref="_ZNK4llvm12X86InstrInfo33isReallyTriviallyReMaterializableERKNS_12MachineInstrEPNS_9AAResultsE">isReallyTriviallyReMaterializable</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="748MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="748MI">MI</dfn>,</td></tr>
<tr><th id="206">206</th><td>                                         <a class="typedef" href="../../../include/llvm/Analysis/AliasAnalysis.h.html#llvm::AliasAnalysis" title='llvm::AliasAnalysis' data-type='llvm::AAResults' data-ref="llvm::AliasAnalysis">AliasAnalysis</a> *<dfn class="local col9 decl" id="749AA" title='AA' data-type='AliasAnalysis *' data-ref="749AA">AA</dfn>) <em>const</em> override;</td></tr>
<tr><th id="207">207</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm12X86InstrInfo13reMaterializeERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjRKS4_RKNS_18TargetRegisterInfoE" title='llvm::X86InstrInfo::reMaterialize' data-ref="_ZNK4llvm12X86InstrInfo13reMaterializeERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjjRKS4_RKNS_18TargetRegisterInfoE">reMaterialize</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="750MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="750MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col1 decl" id="751MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="751MI">MI</dfn>,</td></tr>
<tr><th id="208">208</th><td>                     <em>unsigned</em> <dfn class="local col2 decl" id="752DestReg" title='DestReg' data-type='unsigned int' data-ref="752DestReg">DestReg</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="753SubIdx" title='SubIdx' data-type='unsigned int' data-ref="753SubIdx">SubIdx</dfn>,</td></tr>
<tr><th id="209">209</th><td>                     <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="754Orig" title='Orig' data-type='const llvm::MachineInstr &amp;' data-ref="754Orig">Orig</dfn>,</td></tr>
<tr><th id="210">210</th><td>                     <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> &amp;<dfn class="local col5 decl" id="755TRI" title='TRI' data-type='const llvm::TargetRegisterInfo &amp;' data-ref="755TRI">TRI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="211">211</th><td></td></tr>
<tr><th id="212">212</th><td>  <i class="doc">/// Given an operand within a MachineInstr, insert preceding code to put it</i></td></tr>
<tr><th id="213">213</th><td><i class="doc">  /// into the right format for a particular kind of LEA instruction. This may</i></td></tr>
<tr><th id="214">214</th><td><i class="doc">  /// involve using an appropriate super-register instead (with an implicit use</i></td></tr>
<tr><th id="215">215</th><td><i class="doc">  /// of the original) or creating a new virtual register and inserting COPY</i></td></tr>
<tr><th id="216">216</th><td><i class="doc">  /// instructions to get the data into the right class.</i></td></tr>
<tr><th id="217">217</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="218">218</th><td><i class="doc">  /// Reference parameters are set to indicate how caller should add this</i></td></tr>
<tr><th id="219">219</th><td><i class="doc">  /// operand to the LEA instruction.</i></td></tr>
<tr><th id="220">220</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12X86InstrInfo14classifyLEARegERNS_12MachineInstrERKNS_14MachineOperandEjbRjRbRS3_PNS_13LiveVariablesE" title='llvm::X86InstrInfo::classifyLEAReg' data-ref="_ZNK4llvm12X86InstrInfo14classifyLEARegERNS_12MachineInstrERKNS_14MachineOperandEjbRjRbRS3_PNS_13LiveVariablesE">classifyLEAReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="756MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="756MI">MI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col7 decl" id="757Src" title='Src' data-type='const llvm::MachineOperand &amp;' data-ref="757Src">Src</dfn>,</td></tr>
<tr><th id="221">221</th><td>                      <em>unsigned</em> <dfn class="local col8 decl" id="758LEAOpcode" title='LEAOpcode' data-type='unsigned int' data-ref="758LEAOpcode">LEAOpcode</dfn>, <em>bool</em> <dfn class="local col9 decl" id="759AllowSP" title='AllowSP' data-type='bool' data-ref="759AllowSP">AllowSP</dfn>, <em>unsigned</em> &amp;<dfn class="local col0 decl" id="760NewSrc" title='NewSrc' data-type='unsigned int &amp;' data-ref="760NewSrc">NewSrc</dfn>,</td></tr>
<tr><th id="222">222</th><td>                      <em>bool</em> &amp;<dfn class="local col1 decl" id="761isKill" title='isKill' data-type='bool &amp;' data-ref="761isKill">isKill</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> &amp;<dfn class="local col2 decl" id="762ImplicitOp" title='ImplicitOp' data-type='llvm::MachineOperand &amp;' data-ref="762ImplicitOp">ImplicitOp</dfn>,</td></tr>
<tr><th id="223">223</th><td>                      <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::LiveVariables" title='llvm::LiveVariables' data-ref="llvm::LiveVariables">LiveVariables</a> *<dfn class="local col3 decl" id="763LV" title='LV' data-type='llvm::LiveVariables *' data-ref="763LV">LV</dfn>) <em>const</em>;</td></tr>
<tr><th id="224">224</th><td></td></tr>
<tr><th id="225">225</th><td>  <i class="doc">/// convertToThreeAddress - This method must be implemented by targets that</i></td></tr>
<tr><th id="226">226</th><td><i class="doc">  /// set the M_CONVERTIBLE_TO_3_ADDR flag.  When this flag is set, the target</i></td></tr>
<tr><th id="227">227</th><td><i class="doc">  /// may be able to convert a two-address instruction into a true</i></td></tr>
<tr><th id="228">228</th><td><i class="doc">  /// three-address instruction on demand.  This allows the X86 target (for</i></td></tr>
<tr><th id="229">229</th><td><i class="doc">  /// example) to convert ADD and SHL instructions into LEA instructions if they</i></td></tr>
<tr><th id="230">230</th><td><i class="doc">  /// would require register copies due to two-addressness.</i></td></tr>
<tr><th id="231">231</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="232">232</th><td><i class="doc">  /// This method returns a null pointer if the transformation cannot be</i></td></tr>
<tr><th id="233">233</th><td><i class="doc">  /// performed, otherwise it returns the new instruction.</i></td></tr>
<tr><th id="234">234</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="235">235</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="decl" id="_ZNK4llvm12X86InstrInfo21convertToThreeAddressERNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEERNS_124127112" title='llvm::X86InstrInfo::convertToThreeAddress' data-ref="_ZNK4llvm12X86InstrInfo21convertToThreeAddressERNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0EEERNS_124127112">convertToThreeAddress</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::iterator" title='llvm::MachineFunction::iterator' data-type='BasicBlockListType::iterator' data-ref="llvm::MachineFunction::iterator">iterator</a> &amp;<dfn class="local col4 decl" id="764MFI" title='MFI' data-type='MachineFunction::iterator &amp;' data-ref="764MFI">MFI</dfn>,</td></tr>
<tr><th id="236">236</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="765MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="765MI">MI</dfn>,</td></tr>
<tr><th id="237">237</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::LiveVariables" title='llvm::LiveVariables' data-ref="llvm::LiveVariables">LiveVariables</a> *<dfn class="local col6 decl" id="766LV" title='LV' data-type='llvm::LiveVariables *' data-ref="766LV">LV</dfn>) <em>const</em> override;</td></tr>
<tr><th id="238">238</th><td></td></tr>
<tr><th id="239">239</th><td>  <i class="doc">/// Returns true iff the routine could find two commutable operands in the</i></td></tr>
<tr><th id="240">240</th><td><i class="doc">  /// given machine instruction.</i></td></tr>
<tr><th id="241">241</th><td><i class="doc">  /// The 'SrcOpIdx1' and 'SrcOpIdx2' are INPUT and OUTPUT arguments. Their</i></td></tr>
<tr><th id="242">242</th><td><i class="doc">  /// input values can be re-defined in this method only if the input values</i></td></tr>
<tr><th id="243">243</th><td><i class="doc">  /// are not pre-defined, which is designated by the special value</i></td></tr>
<tr><th id="244">244</th><td><i class="doc">  /// 'CommuteAnyOperandIndex' assigned to it.</i></td></tr>
<tr><th id="245">245</th><td><i class="doc">  /// If both of indices are pre-defined and refer to some operands, then the</i></td></tr>
<tr><th id="246">246</th><td><i class="doc">  /// method simply returns true if the corresponding operands are commutable</i></td></tr>
<tr><th id="247">247</th><td><i class="doc">  /// and returns false otherwise.</i></td></tr>
<tr><th id="248">248</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="249">249</th><td><i class="doc">  /// For example, calling this method this way:</i></td></tr>
<tr><th id="250">250</th><td><i class="doc">  ///     unsigned Op1 = 1, Op2 = CommuteAnyOperandIndex;</i></td></tr>
<tr><th id="251">251</th><td><i class="doc">  ///     findCommutedOpIndices(MI, Op1, Op2);</i></td></tr>
<tr><th id="252">252</th><td><i class="doc">  /// can be interpreted as a query asking to find an operand that would be</i></td></tr>
<tr><th id="253">253</th><td><i class="doc">  /// commutable with the operand#1.</i></td></tr>
<tr><th id="254">254</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12X86InstrInfo21findCommutedOpIndicesERNS_12MachineInstrERjS3_" title='llvm::X86InstrInfo::findCommutedOpIndices' data-ref="_ZNK4llvm12X86InstrInfo21findCommutedOpIndicesERNS_12MachineInstrERjS3_">findCommutedOpIndices</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="767MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="767MI">MI</dfn>, <em>unsigned</em> &amp;<dfn class="local col8 decl" id="768SrcOpIdx1" title='SrcOpIdx1' data-type='unsigned int &amp;' data-ref="768SrcOpIdx1">SrcOpIdx1</dfn>,</td></tr>
<tr><th id="255">255</th><td>                             <em>unsigned</em> &amp;<dfn class="local col9 decl" id="769SrcOpIdx2" title='SrcOpIdx2' data-type='unsigned int &amp;' data-ref="769SrcOpIdx2">SrcOpIdx2</dfn>) <em>const</em> override;</td></tr>
<tr><th id="256">256</th><td></td></tr>
<tr><th id="257">257</th><td>  <i class="doc">/// Returns an adjusted FMA opcode that must be used in FMA instruction that</i></td></tr>
<tr><th id="258">258</th><td><i class="doc">  /// performs the same computations as the given<span class="command"> \p</span> <span class="arg">MI</span> but which has the</i></td></tr>
<tr><th id="259">259</th><td><i class="doc">  /// operands<span class="command"> \p</span> <span class="arg">SrcOpIdx1</span> and<span class="command"> \p</span> <span class="arg">SrcOpIdx2</span> commuted.</i></td></tr>
<tr><th id="260">260</th><td><i class="doc">  /// It may return 0 if it is unsafe to commute the operands.</i></td></tr>
<tr><th id="261">261</th><td><i class="doc">  /// Note that a machine instruction (instead of its opcode) is passed as the</i></td></tr>
<tr><th id="262">262</th><td><i class="doc">  /// first parameter to make it possible to analyze the instruction's uses and</i></td></tr>
<tr><th id="263">263</th><td><i class="doc">  /// commute the first operand of FMA even when it seems unsafe when you look</i></td></tr>
<tr><th id="264">264</th><td><i class="doc">  /// at the opcode. For example, it is Ok to commute the first operand of</i></td></tr>
<tr><th id="265">265</th><td><i class="doc">  /// VFMADD*SD_Int, if ONLY the lowest 64-bit element of the result is used.</i></td></tr>
<tr><th id="266">266</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="267">267</th><td><i class="doc">  /// The returned FMA opcode may differ from the opcode in the given<span class="command"> \p</span> <span class="arg">MI.</span></i></td></tr>
<tr><th id="268">268</th><td><i class="doc">  /// For example, commuting the operands #1 and #3 in the following FMA</i></td></tr>
<tr><th id="269">269</th><td><i class="doc">  ///     FMA213 #1, #2, #3</i></td></tr>
<tr><th id="270">270</th><td><i class="doc">  /// results into instruction with adjusted opcode:</i></td></tr>
<tr><th id="271">271</th><td><i class="doc">  ///     FMA231 #3, #2, #1</i></td></tr>
<tr><th id="272">272</th><td>  <em>unsigned</em></td></tr>
<tr><th id="273">273</th><td>  <dfn class="decl" id="_ZNK4llvm12X86InstrInfo30getFMA3OpcodeToCommuteOperandsERKNS_12MachineInstrEjjRKNS_17X86InstrFMA3GroupE" title='llvm::X86InstrInfo::getFMA3OpcodeToCommuteOperands' data-ref="_ZNK4llvm12X86InstrInfo30getFMA3OpcodeToCommuteOperandsERKNS_12MachineInstrEjjRKNS_17X86InstrFMA3GroupE">getFMA3OpcodeToCommuteOperands</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="770MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="770MI">MI</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="771SrcOpIdx1" title='SrcOpIdx1' data-type='unsigned int' data-ref="771SrcOpIdx1">SrcOpIdx1</dfn>,</td></tr>
<tr><th id="274">274</th><td>                                 <em>unsigned</em> <dfn class="local col2 decl" id="772SrcOpIdx2" title='SrcOpIdx2' data-type='unsigned int' data-ref="772SrcOpIdx2">SrcOpIdx2</dfn>,</td></tr>
<tr><th id="275">275</th><td>                                 <em>const</em> <a class="type" href="X86InstrFMA3Info.h.html#llvm::X86InstrFMA3Group" title='llvm::X86InstrFMA3Group' data-ref="llvm::X86InstrFMA3Group">X86InstrFMA3Group</a> &amp;<dfn class="local col3 decl" id="773FMA3Group" title='FMA3Group' data-type='const llvm::X86InstrFMA3Group &amp;' data-ref="773FMA3Group">FMA3Group</dfn>) <em>const</em>;</td></tr>
<tr><th id="276">276</th><td></td></tr>
<tr><th id="277">277</th><td>  <i>// Branch analysis.</i></td></tr>
<tr><th id="278">278</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12X86InstrInfo24isUnpredicatedTerminatorERKNS_12MachineInstrE" title='llvm::X86InstrInfo::isUnpredicatedTerminator' data-ref="_ZNK4llvm12X86InstrInfo24isUnpredicatedTerminatorERKNS_12MachineInstrE">isUnpredicatedTerminator</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="774MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="774MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="279">279</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12X86InstrInfo23isUnconditionalTailCallERKNS_12MachineInstrE" title='llvm::X86InstrInfo::isUnconditionalTailCall' data-ref="_ZNK4llvm12X86InstrInfo23isUnconditionalTailCallERKNS_12MachineInstrE">isUnconditionalTailCall</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="775MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="775MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="280">280</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12X86InstrInfo26canMakeTailCallConditionalERNS_15SmallVectorImplINS_14MachineOperandEEERKNS_12MachineInstrE" title='llvm::X86InstrInfo::canMakeTailCallConditional' data-ref="_ZNK4llvm12X86InstrInfo26canMakeTailCallConditionalERNS_15SmallVectorImplINS_14MachineOperandEEERKNS_12MachineInstrE">canMakeTailCallConditional</dfn>(<a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col6 decl" id="776Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="776Cond">Cond</dfn>,</td></tr>
<tr><th id="281">281</th><td>                                  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="777TailCall" title='TailCall' data-type='const llvm::MachineInstr &amp;' data-ref="777TailCall">TailCall</dfn>) <em>const</em> override;</td></tr>
<tr><th id="282">282</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm12X86InstrInfo25replaceBranchWithTailCallERNS_17MachineBasicBlockERNS_15SmallVectorImplINS_14MachineOperandEEERKNS_12MachineInstrE" title='llvm::X86InstrInfo::replaceBranchWithTailCall' data-ref="_ZNK4llvm12X86InstrInfo25replaceBranchWithTailCallERNS_17MachineBasicBlockERNS_15SmallVectorImplINS_14MachineOperandEEERKNS_12MachineInstrE">replaceBranchWithTailCall</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col8 decl" id="778MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="778MBB">MBB</dfn>,</td></tr>
<tr><th id="283">283</th><td>                                 <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col9 decl" id="779Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="779Cond">Cond</dfn>,</td></tr>
<tr><th id="284">284</th><td>                                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="780TailCall" title='TailCall' data-type='const llvm::MachineInstr &amp;' data-ref="780TailCall">TailCall</dfn>) <em>const</em> override;</td></tr>
<tr><th id="285">285</th><td></td></tr>
<tr><th id="286">286</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12X86InstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb" title='llvm::X86InstrInfo::analyzeBranch' data-ref="_ZNK4llvm12X86InstrInfo13analyzeBranchERNS_17MachineBasicBlockERPS1_S4_RNS_15SmallVectorImplINS_14MachineOperandEEEb">analyzeBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col1 decl" id="781MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="781MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col2 decl" id="782TBB" title='TBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="782TBB">TBB</dfn>,</td></tr>
<tr><th id="287">287</th><td>                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *&amp;<dfn class="local col3 decl" id="783FBB" title='FBB' data-type='llvm::MachineBasicBlock *&amp;' data-ref="783FBB">FBB</dfn>,</td></tr>
<tr><th id="288">288</th><td>                     <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col4 decl" id="784Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="784Cond">Cond</dfn>,</td></tr>
<tr><th id="289">289</th><td>                     <em>bool</em> <dfn class="local col5 decl" id="785AllowModify" title='AllowModify' data-type='bool' data-ref="785AllowModify">AllowModify</dfn>) <em>const</em> override;</td></tr>
<tr><th id="290">290</th><td></td></tr>
<tr><th id="291">291</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12X86InstrInfo23getMemOperandWithOffsetERKNS_12MachineInstrERPKNS_14MachineOperandERlPKNS_18TargetRegisterInfoE" title='llvm::X86InstrInfo::getMemOperandWithOffset' data-ref="_ZNK4llvm12X86InstrInfo23getMemOperandWithOffsetERKNS_12MachineInstrERPKNS_14MachineOperandERlPKNS_18TargetRegisterInfoE">getMemOperandWithOffset</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="786LdSt" title='LdSt' data-type='const llvm::MachineInstr &amp;' data-ref="786LdSt">LdSt</dfn>,</td></tr>
<tr><th id="292">292</th><td>                               <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *&amp;<dfn class="local col7 decl" id="787BaseOp" title='BaseOp' data-type='const llvm::MachineOperand *&amp;' data-ref="787BaseOp">BaseOp</dfn>,</td></tr>
<tr><th id="293">293</th><td>                               <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> &amp;<dfn class="local col8 decl" id="788Offset" title='Offset' data-type='int64_t &amp;' data-ref="788Offset">Offset</dfn>,</td></tr>
<tr><th id="294">294</th><td>                               <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col9 decl" id="789TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="789TRI">TRI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="295">295</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12X86InstrInfo22analyzeBranchPredicateERNS_17MachineBasicBlockERNS_15TargetInstrInfo22MachineBranchPredicateEb" title='llvm::X86InstrInfo::analyzeBranchPredicate' data-ref="_ZNK4llvm12X86InstrInfo22analyzeBranchPredicateERNS_17MachineBasicBlockERNS_15TargetInstrInfo22MachineBranchPredicateEb">analyzeBranchPredicate</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="790MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="790MBB">MBB</dfn>,</td></tr>
<tr><th id="296">296</th><td>                              <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo" title='llvm::TargetInstrInfo' data-ref="llvm::TargetInstrInfo">TargetInstrInfo</a>::<a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::TargetInstrInfo::MachineBranchPredicate" title='llvm::TargetInstrInfo::MachineBranchPredicate' data-ref="llvm::TargetInstrInfo::MachineBranchPredicate">MachineBranchPredicate</a> &amp;<dfn class="local col1 decl" id="791MBP" title='MBP' data-type='TargetInstrInfo::MachineBranchPredicate &amp;' data-ref="791MBP">MBP</dfn>,</td></tr>
<tr><th id="297">297</th><td>                              <em>bool</em> <dfn class="local col2 decl" id="792AllowModify" title='AllowModify' data-type='bool' data-ref="792AllowModify">AllowModify</dfn> = <b>false</b>) <em>const</em> override;</td></tr>
<tr><th id="298">298</th><td></td></tr>
<tr><th id="299">299</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm12X86InstrInfo12removeBranchERNS_17MachineBasicBlockEPi" title='llvm::X86InstrInfo::removeBranch' data-ref="_ZNK4llvm12X86InstrInfo12removeBranchERNS_17MachineBasicBlockEPi">removeBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col3 decl" id="793MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="793MBB">MBB</dfn>,</td></tr>
<tr><th id="300">300</th><td>                        <em>int</em> *<dfn class="local col4 decl" id="794BytesRemoved" title='BytesRemoved' data-type='int *' data-ref="794BytesRemoved">BytesRemoved</dfn> = <b>nullptr</b>) <em>const</em> override;</td></tr>
<tr><th id="301">301</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm12X86InstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi" title='llvm::X86InstrInfo::insertBranch' data-ref="_ZNK4llvm12X86InstrInfo12insertBranchERNS_17MachineBasicBlockEPS1_S3_NS_8ArrayRefINS_14MachineOperandEEERKNS_8DebugLocEPi">insertBranch</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="795MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="795MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="796TBB" title='TBB' data-type='llvm::MachineBasicBlock *' data-ref="796TBB">TBB</dfn>,</td></tr>
<tr><th id="302">302</th><td>                        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col7 decl" id="797FBB" title='FBB' data-type='llvm::MachineBasicBlock *' data-ref="797FBB">FBB</dfn>, <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; <dfn class="local col8 decl" id="798Cond" title='Cond' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="798Cond">Cond</dfn>,</td></tr>
<tr><th id="303">303</th><td>                        <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col9 decl" id="799DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="799DL">DL</dfn>,</td></tr>
<tr><th id="304">304</th><td>                        <em>int</em> *<dfn class="local col0 decl" id="800BytesAdded" title='BytesAdded' data-type='int *' data-ref="800BytesAdded">BytesAdded</dfn> = <b>nullptr</b>) <em>const</em> override;</td></tr>
<tr><th id="305">305</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12X86InstrInfo15canInsertSelectERKNS_17MachineBasicBlockENS_8ArrayRefINS_14MachineOperandEEEjjRiS7_S7_" title='llvm::X86InstrInfo::canInsertSelect' data-ref="_ZNK4llvm12X86InstrInfo15canInsertSelectERKNS_17MachineBasicBlockENS_8ArrayRefINS_14MachineOperandEEEjjRiS7_S7_">canInsertSelect</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;, <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; <dfn class="local col1 decl" id="801Cond" title='Cond' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="801Cond">Cond</dfn>,</td></tr>
<tr><th id="306">306</th><td>                       <em>unsigned</em>, <em>unsigned</em>, <em>int</em> &amp;, <em>int</em> &amp;, <em>int</em> &amp;) <em>const</em> override;</td></tr>
<tr><th id="307">307</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm12X86InstrInfo12insertSelectERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjNS_8ArrayRefINS_2779131" title='llvm::X86InstrInfo::insertSelect' data-ref="_ZNK4llvm12X86InstrInfo12insertSelectERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjNS_8ArrayRefINS_2779131">insertSelect</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="802MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="802MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col3 decl" id="803MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="803MI">MI</dfn>,</td></tr>
<tr><th id="308">308</th><td>                    <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col4 decl" id="804DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="804DL">DL</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="805DstReg" title='DstReg' data-type='unsigned int' data-ref="805DstReg">DstReg</dfn>,</td></tr>
<tr><th id="309">309</th><td>                    <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; <dfn class="local col6 decl" id="806Cond" title='Cond' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="806Cond">Cond</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="807TrueReg" title='TrueReg' data-type='unsigned int' data-ref="807TrueReg">TrueReg</dfn>,</td></tr>
<tr><th id="310">310</th><td>                    <em>unsigned</em> <dfn class="local col8 decl" id="808FalseReg" title='FalseReg' data-type='unsigned int' data-ref="808FalseReg">FalseReg</dfn>) <em>const</em> override;</td></tr>
<tr><th id="311">311</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm12X86InstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjb" title='llvm::X86InstrInfo::copyPhysReg' data-ref="_ZNK4llvm12X86InstrInfo11copyPhysRegERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERKNS_8DebugLocEjjb">copyPhysReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="809MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="809MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="810MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="810MI">MI</dfn>,</td></tr>
<tr><th id="312">312</th><td>                   <em>const</em> <a class="type" href="../../../include/llvm/IR/DebugLoc.h.html#llvm::DebugLoc" title='llvm::DebugLoc' data-ref="llvm::DebugLoc">DebugLoc</a> &amp;<dfn class="local col1 decl" id="811DL" title='DL' data-type='const llvm::DebugLoc &amp;' data-ref="811DL">DL</dfn>, <em>unsigned</em> <dfn class="local col2 decl" id="812DestReg" title='DestReg' data-type='unsigned int' data-ref="812DestReg">DestReg</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="813SrcReg" title='SrcReg' data-type='unsigned int' data-ref="813SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="313">313</th><td>                   <em>bool</em> <dfn class="local col4 decl" id="814KillSrc" title='KillSrc' data-type='bool' data-ref="814KillSrc">KillSrc</dfn>) <em>const</em> override;</td></tr>
<tr><th id="314">314</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm12X86InstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbiPKNS_19TargetRegisterC14656299" title='llvm::X86InstrInfo::storeRegToStackSlot' data-ref="_ZNK4llvm12X86InstrInfo19storeRegToStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjbiPKNS_19TargetRegisterC14656299">storeRegToStackSlot</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col5 decl" id="815MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="815MBB">MBB</dfn>,</td></tr>
<tr><th id="315">315</th><td>                           <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="816MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="816MI">MI</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="817SrcReg" title='SrcReg' data-type='unsigned int' data-ref="817SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="316">316</th><td>                           <em>bool</em> <dfn class="local col8 decl" id="818isKill" title='isKill' data-type='bool' data-ref="818isKill">isKill</dfn>, <em>int</em> <dfn class="local col9 decl" id="819FrameIndex" title='FrameIndex' data-type='int' data-ref="819FrameIndex">FrameIndex</dfn>,</td></tr>
<tr><th id="317">317</th><td>                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col0 decl" id="820RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="820RC">RC</dfn>,</td></tr>
<tr><th id="318">318</th><td>                           <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col1 decl" id="821TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="821TRI">TRI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="319">319</th><td></td></tr>
<tr><th id="320">320</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm12X86InstrInfo14storeRegToAddrERNS_15MachineFunctionEjbRNS_15SmallVectorImplINS_14MachineOperandEEEPKNS_19TargetRegisterClassENS_8ArrayRefIPN6878590" title='llvm::X86InstrInfo::storeRegToAddr' data-ref="_ZNK4llvm12X86InstrInfo14storeRegToAddrERNS_15MachineFunctionEjbRNS_15SmallVectorImplINS_14MachineOperandEEEPKNS_19TargetRegisterClassENS_8ArrayRefIPN6878590">storeRegToAddr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="822MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="822MF">MF</dfn>, <em>unsigned</em> <dfn class="local col3 decl" id="823SrcReg" title='SrcReg' data-type='unsigned int' data-ref="823SrcReg">SrcReg</dfn>, <em>bool</em> <dfn class="local col4 decl" id="824isKill" title='isKill' data-type='bool' data-ref="824isKill">isKill</dfn>,</td></tr>
<tr><th id="321">321</th><td>                      <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col5 decl" id="825Addr" title='Addr' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="825Addr">Addr</dfn>,</td></tr>
<tr><th id="322">322</th><td>                      <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col6 decl" id="826RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="826RC">RC</dfn>,</td></tr>
<tr><th id="323">323</th><td>                      <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *&gt; <dfn class="local col7 decl" id="827MMOs" title='MMOs' data-type='ArrayRef&lt;llvm::MachineMemOperand *&gt;' data-ref="827MMOs">MMOs</dfn>,</td></tr>
<tr><th id="324">324</th><td>                      <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col8 decl" id="828NewMIs" title='NewMIs' data-type='SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="828NewMIs">NewMIs</dfn>) <em>const</em>;</td></tr>
<tr><th id="325">325</th><td></td></tr>
<tr><th id="326">326</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm12X86InstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiPKNS_19TargetRegisterC2861300" title='llvm::X86InstrInfo::loadRegFromStackSlot' data-ref="_ZNK4llvm12X86InstrInfo20loadRegFromStackSlotERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEjiPKNS_19TargetRegisterC2861300">loadRegFromStackSlot</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col9 decl" id="829MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="829MBB">MBB</dfn>,</td></tr>
<tr><th id="327">327</th><td>                            <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col0 decl" id="830MI" title='MI' data-type='MachineBasicBlock::iterator' data-ref="830MI">MI</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="831DestReg" title='DestReg' data-type='unsigned int' data-ref="831DestReg">DestReg</dfn>,</td></tr>
<tr><th id="328">328</th><td>                            <em>int</em> <dfn class="local col2 decl" id="832FrameIndex" title='FrameIndex' data-type='int' data-ref="832FrameIndex">FrameIndex</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col3 decl" id="833RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="833RC">RC</dfn>,</td></tr>
<tr><th id="329">329</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col4 decl" id="834TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="834TRI">TRI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="330">330</th><td></td></tr>
<tr><th id="331">331</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm12X86InstrInfo15loadRegFromAddrERNS_15MachineFunctionEjRNS_15SmallVectorImplINS_14MachineOperandEEEPKNS_19TargetRegisterClassENS_8ArrayRefIPN15566831" title='llvm::X86InstrInfo::loadRegFromAddr' data-ref="_ZNK4llvm12X86InstrInfo15loadRegFromAddrERNS_15MachineFunctionEjRNS_15SmallVectorImplINS_14MachineOperandEEEPKNS_19TargetRegisterClassENS_8ArrayRefIPN15566831">loadRegFromAddr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="835MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="835MF">MF</dfn>, <em>unsigned</em> <dfn class="local col6 decl" id="836DestReg" title='DestReg' data-type='unsigned int' data-ref="836DestReg">DestReg</dfn>,</td></tr>
<tr><th id="332">332</th><td>                       <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col7 decl" id="837Addr" title='Addr' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="837Addr">Addr</dfn>,</td></tr>
<tr><th id="333">333</th><td>                       <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col8 decl" id="838RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="838RC">RC</dfn>,</td></tr>
<tr><th id="334">334</th><td>                       <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineMemOperand.h.html#llvm::MachineMemOperand" title='llvm::MachineMemOperand' data-ref="llvm::MachineMemOperand">MachineMemOperand</a> *&gt; <dfn class="local col9 decl" id="839MMOs" title='MMOs' data-type='ArrayRef&lt;llvm::MachineMemOperand *&gt;' data-ref="839MMOs">MMOs</dfn>,</td></tr>
<tr><th id="335">335</th><td>                       <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col0 decl" id="840NewMIs" title='NewMIs' data-type='SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="840NewMIs">NewMIs</dfn>) <em>const</em>;</td></tr>
<tr><th id="336">336</th><td></td></tr>
<tr><th id="337">337</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12X86InstrInfo18expandPostRAPseudoERNS_12MachineInstrE" title='llvm::X86InstrInfo::expandPostRAPseudo' data-ref="_ZNK4llvm12X86InstrInfo18expandPostRAPseudoERNS_12MachineInstrE">expandPostRAPseudo</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="841MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="841MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="338">338</th><td></td></tr>
<tr><th id="339">339</th><td>  <i class="doc">/// Check whether the target can fold a load that feeds a subreg operand</i></td></tr>
<tr><th id="340">340</th><td><i class="doc">  /// (or a subreg operand that feeds a store).</i></td></tr>
<tr><th id="341">341</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86InstrInfo16isSubregFoldableEv" title='llvm::X86InstrInfo::isSubregFoldable' data-ref="_ZNK4llvm12X86InstrInfo16isSubregFoldableEv">isSubregFoldable</dfn>() <em>const</em> override { <b>return</b> <b>true</b>; }</td></tr>
<tr><th id="342">342</th><td></td></tr>
<tr><th id="343">343</th><td>  <i class="doc">/// foldMemoryOperand - If this target supports it, fold a load or store of</i></td></tr>
<tr><th id="344">344</th><td><i class="doc">  /// the specified stack slot into the specified machine instruction for the</i></td></tr>
<tr><th id="345">345</th><td><i class="doc">  /// specified operand(s).  If this is possible, the target should perform the</i></td></tr>
<tr><th id="346">346</th><td><i class="doc">  /// folding and return true, otherwise it should return false.  If it folds</i></td></tr>
<tr><th id="347">347</th><td><i class="doc">  /// the instruction, it is likely that the MachineInstruction the iterator</i></td></tr>
<tr><th id="348">348</th><td><i class="doc">  /// references has been changed.</i></td></tr>
<tr><th id="349">349</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *</td></tr>
<tr><th id="350">350</th><td>  <dfn class="decl" id="_ZNK4llvm12X86InstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrENS_8ArrayRefIjEENS_26MachineInstrBundleIteratorIS3_Lb0EEEiPNS_13641444" title='llvm::X86InstrInfo::foldMemoryOperandImpl' data-ref="_ZNK4llvm12X86InstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrENS_8ArrayRefIjEENS_26MachineInstrBundleIteratorIS3_Lb0EEEiPNS_13641444">foldMemoryOperandImpl</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="842MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="842MF">MF</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="843MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="843MI">MI</dfn>,</td></tr>
<tr><th id="351">351</th><td>                        <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col4 decl" id="844Ops" title='Ops' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="844Ops">Ops</dfn>,</td></tr>
<tr><th id="352">352</th><td>                        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col5 decl" id="845InsertPt" title='InsertPt' data-type='MachineBasicBlock::iterator' data-ref="845InsertPt">InsertPt</dfn>, <em>int</em> <dfn class="local col6 decl" id="846FrameIndex" title='FrameIndex' data-type='int' data-ref="846FrameIndex">FrameIndex</dfn>,</td></tr>
<tr><th id="353">353</th><td>                        <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> *<dfn class="local col7 decl" id="847LIS" title='LIS' data-type='llvm::LiveIntervals *' data-ref="847LIS">LIS</dfn> = <b>nullptr</b>,</td></tr>
<tr><th id="354">354</th><td>                        <a class="type" href="../../../include/llvm/CodeGen/VirtRegMap.h.html#llvm::VirtRegMap" title='llvm::VirtRegMap' data-ref="llvm::VirtRegMap">VirtRegMap</a> *<dfn class="local col8 decl" id="848VRM" title='VRM' data-type='llvm::VirtRegMap *' data-ref="848VRM">VRM</dfn> = <b>nullptr</b>) <em>const</em> override;</td></tr>
<tr><th id="355">355</th><td></td></tr>
<tr><th id="356">356</th><td>  <i class="doc">/// foldMemoryOperand - Same as the previous version except it allows folding</i></td></tr>
<tr><th id="357">357</th><td><i class="doc">  /// of any load and store from / to any address, not just from a specific</i></td></tr>
<tr><th id="358">358</th><td><i class="doc">  /// stack slot.</i></td></tr>
<tr><th id="359">359</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="decl" id="_ZNK4llvm12X86InstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrENS_8ArrayRefIjEENS_26MachineInstrBundleIteratorIS3_Lb0EEES4_PNS_13LiveIntervalsE" title='llvm::X86InstrInfo::foldMemoryOperandImpl' data-ref="_ZNK4llvm12X86InstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrENS_8ArrayRefIjEENS_26MachineInstrBundleIteratorIS3_Lb0EEES4_PNS_13LiveIntervalsE">foldMemoryOperandImpl</dfn>(</td></tr>
<tr><th id="360">360</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="849MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="849MF">MF</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="850MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="850MI">MI</dfn>, <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<em>unsigned</em>&gt; <dfn class="local col1 decl" id="851Ops" title='Ops' data-type='ArrayRef&lt;unsigned int&gt;' data-ref="851Ops">Ops</dfn>,</td></tr>
<tr><th id="361">361</th><td>      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col2 decl" id="852InsertPt" title='InsertPt' data-type='MachineBasicBlock::iterator' data-ref="852InsertPt">InsertPt</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="853LoadMI" title='LoadMI' data-type='llvm::MachineInstr &amp;' data-ref="853LoadMI">LoadMI</dfn>,</td></tr>
<tr><th id="362">362</th><td>      <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::LiveIntervals" title='llvm::LiveIntervals' data-ref="llvm::LiveIntervals">LiveIntervals</a> *<dfn class="local col4 decl" id="854LIS" title='LIS' data-type='llvm::LiveIntervals *' data-ref="854LIS">LIS</dfn> = <b>nullptr</b>) <em>const</em> override;</td></tr>
<tr><th id="363">363</th><td></td></tr>
<tr><th id="364">364</th><td>  <i class="doc">/// unfoldMemoryOperand - Separate a single instruction which folded a load or</i></td></tr>
<tr><th id="365">365</th><td><i class="doc">  /// a store or a load and a store into two or more instruction. If this is</i></td></tr>
<tr><th id="366">366</th><td><i class="doc">  /// possible, returns true as well as the new instructions by reference.</i></td></tr>
<tr><th id="367">367</th><td>  <em>bool</em></td></tr>
<tr><th id="368">368</th><td>  <dfn class="decl" id="_ZNK4llvm12X86InstrInfo19unfoldMemoryOperandERNS_15MachineFunctionERNS_12MachineInstrEjbbRNS_15SmallVectorImplIPS3_EE" title='llvm::X86InstrInfo::unfoldMemoryOperand' data-ref="_ZNK4llvm12X86InstrInfo19unfoldMemoryOperandERNS_15MachineFunctionERNS_12MachineInstrEjbbRNS_15SmallVectorImplIPS3_EE">unfoldMemoryOperand</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col5 decl" id="855MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="855MF">MF</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="856MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="856MI">MI</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="857Reg" title='Reg' data-type='unsigned int' data-ref="857Reg">Reg</dfn>,</td></tr>
<tr><th id="369">369</th><td>                      <em>bool</em> <dfn class="local col8 decl" id="858UnfoldLoad" title='UnfoldLoad' data-type='bool' data-ref="858UnfoldLoad">UnfoldLoad</dfn>, <em>bool</em> <dfn class="local col9 decl" id="859UnfoldStore" title='UnfoldStore' data-type='bool' data-ref="859UnfoldStore">UnfoldStore</dfn>,</td></tr>
<tr><th id="370">370</th><td>                      <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&gt; &amp;<dfn class="local col0 decl" id="860NewMIs" title='NewMIs' data-type='SmallVectorImpl&lt;llvm::MachineInstr *&gt; &amp;' data-ref="860NewMIs">NewMIs</dfn>) <em>const</em> override;</td></tr>
<tr><th id="371">371</th><td></td></tr>
<tr><th id="372">372</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12X86InstrInfo19unfoldMemoryOperandERNS_12SelectionDAGEPNS_6SDNodeERNS_15SmallVectorImplIS4_EE" title='llvm::X86InstrInfo::unfoldMemoryOperand' data-ref="_ZNK4llvm12X86InstrInfo19unfoldMemoryOperandERNS_12SelectionDAGEPNS_6SDNodeERNS_15SmallVectorImplIS4_EE">unfoldMemoryOperand</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAG.h.html#llvm::SelectionDAG" title='llvm::SelectionDAG' data-ref="llvm::SelectionDAG">SelectionDAG</a> &amp;<dfn class="local col1 decl" id="861DAG" title='DAG' data-type='llvm::SelectionDAG &amp;' data-ref="861DAG">DAG</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col2 decl" id="862N" title='N' data-type='llvm::SDNode *' data-ref="862N">N</dfn>,</td></tr>
<tr><th id="373">373</th><td>                           <a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *&gt; &amp;<dfn class="local col3 decl" id="863NewNodes" title='NewNodes' data-type='SmallVectorImpl&lt;llvm::SDNode *&gt; &amp;' data-ref="863NewNodes">NewNodes</dfn>) <em>const</em> override;</td></tr>
<tr><th id="374">374</th><td></td></tr>
<tr><th id="375">375</th><td>  <i class="doc">/// getOpcodeAfterMemoryUnfold - Returns the opcode of the would be new</i></td></tr>
<tr><th id="376">376</th><td><i class="doc">  /// instruction after load / store are unfolded from an instruction of the</i></td></tr>
<tr><th id="377">377</th><td><i class="doc">  /// specified opcode. It returns zero if the specified unfolding is not</i></td></tr>
<tr><th id="378">378</th><td><i class="doc">  /// possible. If LoadRegIndex is non-null, it is filled in with the operand</i></td></tr>
<tr><th id="379">379</th><td><i class="doc">  /// index of the operand which will hold the register holding the loaded</i></td></tr>
<tr><th id="380">380</th><td><i class="doc">  /// value.</i></td></tr>
<tr><th id="381">381</th><td>  <em>unsigned</em></td></tr>
<tr><th id="382">382</th><td>  <dfn class="decl" id="_ZNK4llvm12X86InstrInfo26getOpcodeAfterMemoryUnfoldEjbbPj" title='llvm::X86InstrInfo::getOpcodeAfterMemoryUnfold' data-ref="_ZNK4llvm12X86InstrInfo26getOpcodeAfterMemoryUnfoldEjbbPj">getOpcodeAfterMemoryUnfold</dfn>(<em>unsigned</em> <dfn class="local col4 decl" id="864Opc" title='Opc' data-type='unsigned int' data-ref="864Opc">Opc</dfn>, <em>bool</em> <dfn class="local col5 decl" id="865UnfoldLoad" title='UnfoldLoad' data-type='bool' data-ref="865UnfoldLoad">UnfoldLoad</dfn>, <em>bool</em> <dfn class="local col6 decl" id="866UnfoldStore" title='UnfoldStore' data-type='bool' data-ref="866UnfoldStore">UnfoldStore</dfn>,</td></tr>
<tr><th id="383">383</th><td>                             <em>unsigned</em> *<dfn class="local col7 decl" id="867LoadRegIndex" title='LoadRegIndex' data-type='unsigned int *' data-ref="867LoadRegIndex">LoadRegIndex</dfn> = <b>nullptr</b>) <em>const</em> override;</td></tr>
<tr><th id="384">384</th><td></td></tr>
<tr><th id="385">385</th><td>  <i class="doc">/// areLoadsFromSameBasePtr - This is used by the pre-regalloc scheduler</i></td></tr>
<tr><th id="386">386</th><td><i class="doc">  /// to determine if two loads are loading from the same base address. It</i></td></tr>
<tr><th id="387">387</th><td><i class="doc">  /// should only return true if the base pointers are the same and the</i></td></tr>
<tr><th id="388">388</th><td><i class="doc">  /// only differences between the two addresses are the offset. It also returns</i></td></tr>
<tr><th id="389">389</th><td><i class="doc">  /// the offsets by reference.</i></td></tr>
<tr><th id="390">390</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12X86InstrInfo23areLoadsFromSameBasePtrEPNS_6SDNodeES2_RlS3_" title='llvm::X86InstrInfo::areLoadsFromSameBasePtr' data-ref="_ZNK4llvm12X86InstrInfo23areLoadsFromSameBasePtrEPNS_6SDNodeES2_RlS3_">areLoadsFromSameBasePtr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col8 decl" id="868Load1" title='Load1' data-type='llvm::SDNode *' data-ref="868Load1">Load1</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col9 decl" id="869Load2" title='Load2' data-type='llvm::SDNode *' data-ref="869Load2">Load2</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> &amp;<dfn class="local col0 decl" id="870Offset1" title='Offset1' data-type='int64_t &amp;' data-ref="870Offset1">Offset1</dfn>,</td></tr>
<tr><th id="391">391</th><td>                               <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> &amp;<dfn class="local col1 decl" id="871Offset2" title='Offset2' data-type='int64_t &amp;' data-ref="871Offset2">Offset2</dfn>) <em>const</em> override;</td></tr>
<tr><th id="392">392</th><td></td></tr>
<tr><th id="393">393</th><td>  <i class="doc">/// shouldScheduleLoadsNear - This is a used by the pre-regalloc scheduler to</i></td></tr>
<tr><th id="394">394</th><td><i class="doc">  /// determine (in conjunction with areLoadsFromSameBasePtr) if two loads</i></td></tr>
<tr><th id="395">395</th><td><i class="doc">  /// should be scheduled togther. On some targets if two loads are loading from</i></td></tr>
<tr><th id="396">396</th><td><i class="doc">  /// addresses in the same cache line, it's better if they are scheduled</i></td></tr>
<tr><th id="397">397</th><td><i class="doc">  /// together. This function takes two integers that represent the load offsets</i></td></tr>
<tr><th id="398">398</th><td><i class="doc">  /// from the common base address. It returns true if it decides it's desirable</i></td></tr>
<tr><th id="399">399</th><td><i class="doc">  /// to schedule the two loads together. "NumLoads" is the number of loads that</i></td></tr>
<tr><th id="400">400</th><td><i class="doc">  /// have already been scheduled after Load1.</i></td></tr>
<tr><th id="401">401</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12X86InstrInfo23shouldScheduleLoadsNearEPNS_6SDNodeES2_llj" title='llvm::X86InstrInfo::shouldScheduleLoadsNear' data-ref="_ZNK4llvm12X86InstrInfo23shouldScheduleLoadsNearEPNS_6SDNodeES2_llj">shouldScheduleLoadsNear</dfn>(<a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col2 decl" id="872Load1" title='Load1' data-type='llvm::SDNode *' data-ref="872Load1">Load1</dfn>, <a class="type" href="../../../include/llvm/CodeGen/SelectionDAGNodes.h.html#llvm::SDNode" title='llvm::SDNode' data-ref="llvm::SDNode">SDNode</a> *<dfn class="local col3 decl" id="873Load2" title='Load2' data-type='llvm::SDNode *' data-ref="873Load2">Load2</dfn>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col4 decl" id="874Offset1" title='Offset1' data-type='int64_t' data-ref="874Offset1">Offset1</dfn>,</td></tr>
<tr><th id="402">402</th><td>                               <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-intn.h.html#int64_t" title='int64_t' data-type='__int64_t' data-ref="int64_t">int64_t</a> <dfn class="local col5 decl" id="875Offset2" title='Offset2' data-type='int64_t' data-ref="875Offset2">Offset2</dfn>,</td></tr>
<tr><th id="403">403</th><td>                               <em>unsigned</em> <dfn class="local col6 decl" id="876NumLoads" title='NumLoads' data-type='unsigned int' data-ref="876NumLoads">NumLoads</dfn>) <em>const</em> override;</td></tr>
<tr><th id="404">404</th><td></td></tr>
<tr><th id="405">405</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm12X86InstrInfo7getNoopERNS_6MCInstE" title='llvm::X86InstrInfo::getNoop' data-ref="_ZNK4llvm12X86InstrInfo7getNoopERNS_6MCInstE">getNoop</dfn>(<a class="type" href="../../../include/llvm/MC/MCInst.h.html#llvm::MCInst" title='llvm::MCInst' data-ref="llvm::MCInst">MCInst</a> &amp;<dfn class="local col7 decl" id="877NopInst" title='NopInst' data-type='llvm::MCInst &amp;' data-ref="877NopInst">NopInst</dfn>) <em>const</em> override;</td></tr>
<tr><th id="406">406</th><td></td></tr>
<tr><th id="407">407</th><td>  <em>bool</em></td></tr>
<tr><th id="408">408</th><td>  <dfn class="decl" id="_ZNK4llvm12X86InstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE" title='llvm::X86InstrInfo::reverseBranchCondition' data-ref="_ZNK4llvm12X86InstrInfo22reverseBranchConditionERNS_15SmallVectorImplINS_14MachineOperandEEE">reverseBranchCondition</dfn>(<a class="type" href="../../../include/llvm/ADT/SmallVector.h.html#llvm::SmallVectorImpl" title='llvm::SmallVectorImpl' data-ref="llvm::SmallVectorImpl">SmallVectorImpl</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; &amp;<dfn class="local col8 decl" id="878Cond" title='Cond' data-type='SmallVectorImpl&lt;llvm::MachineOperand&gt; &amp;' data-ref="878Cond">Cond</dfn>) <em>const</em> override;</td></tr>
<tr><th id="409">409</th><td></td></tr>
<tr><th id="410">410</th><td>  <i class="doc">/// isSafeToMoveRegClassDefs - Return true if it's safe to move a machine</i></td></tr>
<tr><th id="411">411</th><td><i class="doc">  /// instruction that defines the specified register class.</i></td></tr>
<tr><th id="412">412</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12X86InstrInfo24isSafeToMoveRegClassDefsEPKNS_19TargetRegisterClassE" title='llvm::X86InstrInfo::isSafeToMoveRegClassDefs' data-ref="_ZNK4llvm12X86InstrInfo24isSafeToMoveRegClassDefsEPKNS_19TargetRegisterClassE">isSafeToMoveRegClassDefs</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterClass" title='llvm::TargetRegisterClass' data-ref="llvm::TargetRegisterClass">TargetRegisterClass</a> *<dfn class="local col9 decl" id="879RC" title='RC' data-type='const llvm::TargetRegisterClass *' data-ref="879RC">RC</dfn>) <em>const</em> override;</td></tr>
<tr><th id="413">413</th><td></td></tr>
<tr><th id="414">414</th><td>  <i class="doc">/// isSafeToClobberEFLAGS - Return true if it's safe insert an instruction tha</i></td></tr>
<tr><th id="415">415</th><td><i class="doc">  /// would clobber the EFLAGS condition register. Note the result may be</i></td></tr>
<tr><th id="416">416</th><td><i class="doc">  /// conservative. If it cannot definitely determine the safety after visiting</i></td></tr>
<tr><th id="417">417</th><td><i class="doc">  /// a few instructions in each direction it assumes it's not safe.</i></td></tr>
<tr><th id="418">418</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86InstrInfo21isSafeToClobberEFLAGSERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE" title='llvm::X86InstrInfo::isSafeToClobberEFLAGS' data-ref="_ZNK4llvm12X86InstrInfo21isSafeToClobberEFLAGSERNS_17MachineBasicBlockENS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEE">isSafeToClobberEFLAGS</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col0 decl" id="880MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="880MBB">MBB</dfn>,</td></tr>
<tr><th id="419">419</th><td>                             <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col1 decl" id="881I" title='I' data-type='MachineBasicBlock::iterator' data-ref="881I">I</dfn>) <em>const</em> {</td></tr>
<tr><th id="420">420</th><td>    <b>return</b> MBB.computeRegisterLiveness(&amp;RI, X86::EFLAGS, I, <var>4</var>) ==</td></tr>
<tr><th id="421">421</th><td>           MachineBasicBlock::LQR_Dead;</td></tr>
<tr><th id="422">422</th><td>  }</td></tr>
<tr><th id="423">423</th><td></td></tr>
<tr><th id="424">424</th><td>  <i class="doc">/// True if MI has a condition code def, e.g. EFLAGS, that is</i></td></tr>
<tr><th id="425">425</th><td><i class="doc">  /// not marked dead.</i></td></tr>
<tr><th id="426">426</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12X86InstrInfo18hasLiveCondCodeDefERNS_12MachineInstrE" title='llvm::X86InstrInfo::hasLiveCondCodeDef' data-ref="_ZNK4llvm12X86InstrInfo18hasLiveCondCodeDefERNS_12MachineInstrE">hasLiveCondCodeDef</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="882MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="882MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="427">427</th><td></td></tr>
<tr><th id="428">428</th><td>  <i class="doc">/// getGlobalBaseReg - Return a virtual register initialized with the</i></td></tr>
<tr><th id="429">429</th><td><i class="doc">  /// the global base register value. Output instructions required to</i></td></tr>
<tr><th id="430">430</th><td><i class="doc">  /// initialize the register in the function entry block, if necessary.</i></td></tr>
<tr><th id="431">431</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="432">432</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm12X86InstrInfo16getGlobalBaseRegEPNS_15MachineFunctionE" title='llvm::X86InstrInfo::getGlobalBaseReg' data-ref="_ZNK4llvm12X86InstrInfo16getGlobalBaseRegEPNS_15MachineFunctionE">getGlobalBaseReg</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> *<dfn class="local col3 decl" id="883MF" title='MF' data-type='llvm::MachineFunction *' data-ref="883MF">MF</dfn>) <em>const</em>;</td></tr>
<tr><th id="433">433</th><td></td></tr>
<tr><th id="434">434</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a>, <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a>&gt;</td></tr>
<tr><th id="435">435</th><td>  <dfn class="decl" id="_ZNK4llvm12X86InstrInfo18getExecutionDomainERKNS_12MachineInstrE" title='llvm::X86InstrInfo::getExecutionDomain' data-ref="_ZNK4llvm12X86InstrInfo18getExecutionDomainERKNS_12MachineInstrE">getExecutionDomain</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="884MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="884MI">MI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="436">436</th><td></td></tr>
<tr><th id="437">437</th><td>  <a class="typedef" href="../../../../../include/x86_64-linux-gnu/bits/stdint-uintn.h.html#uint16_t" title='uint16_t' data-type='__uint16_t' data-ref="uint16_t">uint16_t</a> <dfn class="decl" id="_ZNK4llvm12X86InstrInfo24getExecutionDomainCustomERKNS_12MachineInstrE" title='llvm::X86InstrInfo::getExecutionDomainCustom' data-ref="_ZNK4llvm12X86InstrInfo24getExecutionDomainCustomERKNS_12MachineInstrE">getExecutionDomainCustom</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="885MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="885MI">MI</dfn>) <em>const</em>;</td></tr>
<tr><th id="438">438</th><td></td></tr>
<tr><th id="439">439</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm12X86InstrInfo18setExecutionDomainERNS_12MachineInstrEj" title='llvm::X86InstrInfo::setExecutionDomain' data-ref="_ZNK4llvm12X86InstrInfo18setExecutionDomainERNS_12MachineInstrEj">setExecutionDomain</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="886MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="886MI">MI</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="887Domain" title='Domain' data-type='unsigned int' data-ref="887Domain">Domain</dfn>) <em>const</em> override;</td></tr>
<tr><th id="440">440</th><td></td></tr>
<tr><th id="441">441</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12X86InstrInfo24setExecutionDomainCustomERNS_12MachineInstrEj" title='llvm::X86InstrInfo::setExecutionDomainCustom' data-ref="_ZNK4llvm12X86InstrInfo24setExecutionDomainCustomERNS_12MachineInstrEj">setExecutionDomainCustom</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="888MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="888MI">MI</dfn>, <em>unsigned</em> <dfn class="local col9 decl" id="889Domain" title='Domain' data-type='unsigned int' data-ref="889Domain">Domain</dfn>) <em>const</em>;</td></tr>
<tr><th id="442">442</th><td></td></tr>
<tr><th id="443">443</th><td>  <em>unsigned</em></td></tr>
<tr><th id="444">444</th><td>  <dfn class="decl" id="_ZNK4llvm12X86InstrInfo28getPartialRegUpdateClearanceERKNS_12MachineInstrEjPKNS_18TargetRegisterInfoE" title='llvm::X86InstrInfo::getPartialRegUpdateClearance' data-ref="_ZNK4llvm12X86InstrInfo28getPartialRegUpdateClearanceERKNS_12MachineInstrEjPKNS_18TargetRegisterInfoE">getPartialRegUpdateClearance</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="890MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="890MI">MI</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="891OpNum" title='OpNum' data-type='unsigned int' data-ref="891OpNum">OpNum</dfn>,</td></tr>
<tr><th id="445">445</th><td>                               <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col2 decl" id="892TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="892TRI">TRI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="446">446</th><td>  <em>unsigned</em> <dfn class="decl" id="_ZNK4llvm12X86InstrInfo20getUndefRegClearanceERKNS_12MachineInstrERjPKNS_18TargetRegisterInfoE" title='llvm::X86InstrInfo::getUndefRegClearance' data-ref="_ZNK4llvm12X86InstrInfo20getUndefRegClearanceERKNS_12MachineInstrERjPKNS_18TargetRegisterInfoE">getUndefRegClearance</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="893MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="893MI">MI</dfn>, <em>unsigned</em> &amp;<dfn class="local col4 decl" id="894OpNum" title='OpNum' data-type='unsigned int &amp;' data-ref="894OpNum">OpNum</dfn>,</td></tr>
<tr><th id="447">447</th><td>                                <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col5 decl" id="895TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="895TRI">TRI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="448">448</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm12X86InstrInfo25breakPartialRegDependencyERNS_12MachineInstrEjPKNS_18TargetRegisterInfoE" title='llvm::X86InstrInfo::breakPartialRegDependency' data-ref="_ZNK4llvm12X86InstrInfo25breakPartialRegDependencyERNS_12MachineInstrEjPKNS_18TargetRegisterInfoE">breakPartialRegDependency</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="896MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="896MI">MI</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="897OpNum" title='OpNum' data-type='unsigned int' data-ref="897OpNum">OpNum</dfn>,</td></tr>
<tr><th id="449">449</th><td>                                 <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetRegisterInfo.h.html#llvm::TargetRegisterInfo" title='llvm::TargetRegisterInfo' data-ref="llvm::TargetRegisterInfo">TargetRegisterInfo</a> *<dfn class="local col8 decl" id="898TRI" title='TRI' data-type='const llvm::TargetRegisterInfo *' data-ref="898TRI">TRI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="450">450</th><td></td></tr>
<tr><th id="451">451</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="decl" id="_ZNK4llvm12X86InstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrEjNS_8ArrayRefINS_14MachineOperandEEENS_26MachineInstrBundleIteratorIS3_Lb0EEEjjb" title='llvm::X86InstrInfo::foldMemoryOperandImpl' data-ref="_ZNK4llvm12X86InstrInfo21foldMemoryOperandImplERNS_15MachineFunctionERNS_12MachineInstrEjNS_8ArrayRefINS_14MachineOperandEEENS_26MachineInstrBundleIteratorIS3_Lb0EEEjjb">foldMemoryOperandImpl</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col9 decl" id="899MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="899MF">MF</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="900MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="900MI">MI</dfn>,</td></tr>
<tr><th id="452">452</th><td>                                      <em>unsigned</em> <dfn class="local col1 decl" id="901OpNum" title='OpNum' data-type='unsigned int' data-ref="901OpNum">OpNum</dfn>,</td></tr>
<tr><th id="453">453</th><td>                                      <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; <dfn class="local col2 decl" id="902MOs" title='MOs' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="902MOs">MOs</dfn>,</td></tr>
<tr><th id="454">454</th><td>                                      <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col3 decl" id="903InsertPt" title='InsertPt' data-type='MachineBasicBlock::iterator' data-ref="903InsertPt">InsertPt</dfn>,</td></tr>
<tr><th id="455">455</th><td>                                      <em>unsigned</em> <dfn class="local col4 decl" id="904Size" title='Size' data-type='unsigned int' data-ref="904Size">Size</dfn>, <em>unsigned</em> <dfn class="local col5 decl" id="905Alignment" title='Alignment' data-type='unsigned int' data-ref="905Alignment">Alignment</dfn>,</td></tr>
<tr><th id="456">456</th><td>                                      <em>bool</em> <dfn class="local col6 decl" id="906AllowCommute" title='AllowCommute' data-type='bool' data-ref="906AllowCommute">AllowCommute</dfn>) <em>const</em>;</td></tr>
<tr><th id="457">457</th><td></td></tr>
<tr><th id="458">458</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12X86InstrInfo16isHighLatencyDefEi" title='llvm::X86InstrInfo::isHighLatencyDef' data-ref="_ZNK4llvm12X86InstrInfo16isHighLatencyDefEi">isHighLatencyDef</dfn>(<em>int</em> <dfn class="local col7 decl" id="907opc" title='opc' data-type='int' data-ref="907opc">opc</dfn>) <em>const</em> override;</td></tr>
<tr><th id="459">459</th><td></td></tr>
<tr><th id="460">460</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12X86InstrInfo21hasHighOperandLatencyERKNS_16TargetSchedModelEPKNS_19MachineRegisterInfoERKNS_12MachineInstrEjS9_j" title='llvm::X86InstrInfo::hasHighOperandLatency' data-ref="_ZNK4llvm12X86InstrInfo21hasHighOperandLatencyERKNS_16TargetSchedModelEPKNS_19MachineRegisterInfoERKNS_12MachineInstrEjS9_j">hasHighOperandLatency</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/TargetSubtargetInfo.h.html#llvm::TargetSchedModel" title='llvm::TargetSchedModel' data-ref="llvm::TargetSchedModel">TargetSchedModel</a> &amp;<dfn class="local col8 decl" id="908SchedModel" title='SchedModel' data-type='const llvm::TargetSchedModel &amp;' data-ref="908SchedModel">SchedModel</dfn>,</td></tr>
<tr><th id="461">461</th><td>                             <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col9 decl" id="909MRI" title='MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="909MRI">MRI</dfn>,</td></tr>
<tr><th id="462">462</th><td>                             <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="910DefMI" title='DefMI' data-type='const llvm::MachineInstr &amp;' data-ref="910DefMI">DefMI</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="911DefIdx" title='DefIdx' data-type='unsigned int' data-ref="911DefIdx">DefIdx</dfn>,</td></tr>
<tr><th id="463">463</th><td>                             <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="912UseMI" title='UseMI' data-type='const llvm::MachineInstr &amp;' data-ref="912UseMI">UseMI</dfn>,</td></tr>
<tr><th id="464">464</th><td>                             <em>unsigned</em> <dfn class="local col3 decl" id="913UseIdx" title='UseIdx' data-type='unsigned int' data-ref="913UseIdx">UseIdx</dfn>) <em>const</em> override;</td></tr>
<tr><th id="465">465</th><td></td></tr>
<tr><th id="466">466</th><td>  <em>bool</em> <dfn class="decl def" id="_ZNK4llvm12X86InstrInfo18useMachineCombinerEv" title='llvm::X86InstrInfo::useMachineCombiner' data-ref="_ZNK4llvm12X86InstrInfo18useMachineCombinerEv">useMachineCombiner</dfn>() <em>const</em> override { <b>return</b> <b>true</b>; }</td></tr>
<tr><th id="467">467</th><td></td></tr>
<tr><th id="468">468</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12X86InstrInfo27isAssociativeAndCommutativeERKNS_12MachineInstrE" title='llvm::X86InstrInfo::isAssociativeAndCommutative' data-ref="_ZNK4llvm12X86InstrInfo27isAssociativeAndCommutativeERKNS_12MachineInstrE">isAssociativeAndCommutative</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="914Inst" title='Inst' data-type='const llvm::MachineInstr &amp;' data-ref="914Inst">Inst</dfn>) <em>const</em> override;</td></tr>
<tr><th id="469">469</th><td></td></tr>
<tr><th id="470">470</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12X86InstrInfo23hasReassociableOperandsERKNS_12MachineInstrEPKNS_17MachineBasicBlockE" title='llvm::X86InstrInfo::hasReassociableOperands' data-ref="_ZNK4llvm12X86InstrInfo23hasReassociableOperandsERKNS_12MachineInstrEPKNS_17MachineBasicBlockE">hasReassociableOperands</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col5 decl" id="915Inst" title='Inst' data-type='const llvm::MachineInstr &amp;' data-ref="915Inst">Inst</dfn>,</td></tr>
<tr><th id="471">471</th><td>                               <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> *<dfn class="local col6 decl" id="916MBB" title='MBB' data-type='const llvm::MachineBasicBlock *' data-ref="916MBB">MBB</dfn>) <em>const</em> override;</td></tr>
<tr><th id="472">472</th><td></td></tr>
<tr><th id="473">473</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm12X86InstrInfo21setSpecialOperandAttrERNS_12MachineInstrES2_S2_S2_" title='llvm::X86InstrInfo::setSpecialOperandAttr' data-ref="_ZNK4llvm12X86InstrInfo21setSpecialOperandAttrERNS_12MachineInstrES2_S2_S2_">setSpecialOperandAttr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col7 decl" id="917OldMI1" title='OldMI1' data-type='llvm::MachineInstr &amp;' data-ref="917OldMI1">OldMI1</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col8 decl" id="918OldMI2" title='OldMI2' data-type='llvm::MachineInstr &amp;' data-ref="918OldMI2">OldMI2</dfn>,</td></tr>
<tr><th id="474">474</th><td>                             <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="919NewMI1" title='NewMI1' data-type='llvm::MachineInstr &amp;' data-ref="919NewMI1">NewMI1</dfn>,</td></tr>
<tr><th id="475">475</th><td>                             <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="920NewMI2" title='NewMI2' data-type='llvm::MachineInstr &amp;' data-ref="920NewMI2">NewMI2</dfn>) <em>const</em> override;</td></tr>
<tr><th id="476">476</th><td></td></tr>
<tr><th id="477">477</th><td>  <i class="doc">/// analyzeCompare - For a comparison instruction, return the source registers</i></td></tr>
<tr><th id="478">478</th><td><i class="doc">  /// in SrcReg and SrcReg2 if having two register operands, and the value it</i></td></tr>
<tr><th id="479">479</th><td><i class="doc">  /// compares against in CmpValue. Return true if the comparison instruction</i></td></tr>
<tr><th id="480">480</th><td><i class="doc">  /// can be analyzed.</i></td></tr>
<tr><th id="481">481</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12X86InstrInfo14analyzeCompareERKNS_12MachineInstrERjS4_RiS5_" title='llvm::X86InstrInfo::analyzeCompare' data-ref="_ZNK4llvm12X86InstrInfo14analyzeCompareERKNS_12MachineInstrERjS4_RiS5_">analyzeCompare</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col1 decl" id="921MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="921MI">MI</dfn>, <em>unsigned</em> &amp;<dfn class="local col2 decl" id="922SrcReg" title='SrcReg' data-type='unsigned int &amp;' data-ref="922SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="482">482</th><td>                      <em>unsigned</em> &amp;<dfn class="local col3 decl" id="923SrcReg2" title='SrcReg2' data-type='unsigned int &amp;' data-ref="923SrcReg2">SrcReg2</dfn>, <em>int</em> &amp;<dfn class="local col4 decl" id="924CmpMask" title='CmpMask' data-type='int &amp;' data-ref="924CmpMask">CmpMask</dfn>,</td></tr>
<tr><th id="483">483</th><td>                      <em>int</em> &amp;<dfn class="local col5 decl" id="925CmpValue" title='CmpValue' data-type='int &amp;' data-ref="925CmpValue">CmpValue</dfn>) <em>const</em> override;</td></tr>
<tr><th id="484">484</th><td></td></tr>
<tr><th id="485">485</th><td>  <i class="doc">/// optimizeCompareInstr - Check if there exists an earlier instruction that</i></td></tr>
<tr><th id="486">486</th><td><i class="doc">  /// operates on the same source operands and sets flags in the same way as</i></td></tr>
<tr><th id="487">487</th><td><i class="doc">  /// Compare; remove Compare if possible.</i></td></tr>
<tr><th id="488">488</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12X86InstrInfo20optimizeCompareInstrERNS_12MachineInstrEjjiiPKNS_19MachineRegisterInfoE" title='llvm::X86InstrInfo::optimizeCompareInstr' data-ref="_ZNK4llvm12X86InstrInfo20optimizeCompareInstrERNS_12MachineInstrEjjiiPKNS_19MachineRegisterInfoE">optimizeCompareInstr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col6 decl" id="926CmpInstr" title='CmpInstr' data-type='llvm::MachineInstr &amp;' data-ref="926CmpInstr">CmpInstr</dfn>, <em>unsigned</em> <dfn class="local col7 decl" id="927SrcReg" title='SrcReg' data-type='unsigned int' data-ref="927SrcReg">SrcReg</dfn>,</td></tr>
<tr><th id="489">489</th><td>                            <em>unsigned</em> <dfn class="local col8 decl" id="928SrcReg2" title='SrcReg2' data-type='unsigned int' data-ref="928SrcReg2">SrcReg2</dfn>, <em>int</em> <dfn class="local col9 decl" id="929CmpMask" title='CmpMask' data-type='int' data-ref="929CmpMask">CmpMask</dfn>, <em>int</em> <dfn class="local col0 decl" id="930CmpValue" title='CmpValue' data-type='int' data-ref="930CmpValue">CmpValue</dfn>,</td></tr>
<tr><th id="490">490</th><td>                            <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col1 decl" id="931MRI" title='MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="931MRI">MRI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="491">491</th><td></td></tr>
<tr><th id="492">492</th><td>  <i class="doc">/// optimizeLoadInstr - Try to remove the load by folding it to a register</i></td></tr>
<tr><th id="493">493</th><td><i class="doc">  /// operand at the use. We fold the load instructions if and only if the</i></td></tr>
<tr><th id="494">494</th><td><i class="doc">  /// def and use are in the same BB. We only look at one load and see</i></td></tr>
<tr><th id="495">495</th><td><i class="doc">  /// whether it can be folded into MI. FoldAsLoadDefReg is the virtual register</i></td></tr>
<tr><th id="496">496</th><td><i class="doc">  /// defined by the load we are trying to fold. DefMI returns the machine</i></td></tr>
<tr><th id="497">497</th><td><i class="doc">  /// instruction that defines FoldAsLoadDefReg, and the function returns</i></td></tr>
<tr><th id="498">498</th><td><i class="doc">  /// the machine instruction generated due to folding.</i></td></tr>
<tr><th id="499">499</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="decl" id="_ZNK4llvm12X86InstrInfo17optimizeLoadInstrERNS_12MachineInstrEPKNS_19MachineRegisterInfoERjRPS1_" title='llvm::X86InstrInfo::optimizeLoadInstr' data-ref="_ZNK4llvm12X86InstrInfo17optimizeLoadInstrERNS_12MachineInstrEPKNS_19MachineRegisterInfoERjRPS1_">optimizeLoadInstr</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="932MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="932MI">MI</dfn>,</td></tr>
<tr><th id="500">500</th><td>                                  <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineRegisterInfo.h.html#llvm::MachineRegisterInfo" title='llvm::MachineRegisterInfo' data-ref="llvm::MachineRegisterInfo">MachineRegisterInfo</a> *<dfn class="local col3 decl" id="933MRI" title='MRI' data-type='const llvm::MachineRegisterInfo *' data-ref="933MRI">MRI</dfn>,</td></tr>
<tr><th id="501">501</th><td>                                  <em>unsigned</em> &amp;<dfn class="local col4 decl" id="934FoldAsLoadDefReg" title='FoldAsLoadDefReg' data-type='unsigned int &amp;' data-ref="934FoldAsLoadDefReg">FoldAsLoadDefReg</dfn>,</td></tr>
<tr><th id="502">502</th><td>                                  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *&amp;<dfn class="local col5 decl" id="935DefMI" title='DefMI' data-type='llvm::MachineInstr *&amp;' data-ref="935DefMI">DefMI</dfn>) <em>const</em> override;</td></tr>
<tr><th id="503">503</th><td></td></tr>
<tr><th id="504">504</th><td>  <span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>unsigned</em>&gt;</td></tr>
<tr><th id="505">505</th><td>  <dfn class="decl" id="_ZNK4llvm12X86InstrInfo35decomposeMachineOperandsTargetFlagsEj" title='llvm::X86InstrInfo::decomposeMachineOperandsTargetFlags' data-ref="_ZNK4llvm12X86InstrInfo35decomposeMachineOperandsTargetFlagsEj">decomposeMachineOperandsTargetFlags</dfn>(<em>unsigned</em> <dfn class="local col6 decl" id="936TF" title='TF' data-type='unsigned int' data-ref="936TF">TF</dfn>) <em>const</em> override;</td></tr>
<tr><th id="506">506</th><td></td></tr>
<tr><th id="507">507</th><td>  <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<span class="namespace">std::</span><a class="type" href="../../../../../include/c++/7/bits/stl_pair.h.html#std::pair" title='std::pair' data-ref="std::pair">pair</a>&lt;<em>unsigned</em>, <em>const</em> <em>char</em> *&gt;&gt;</td></tr>
<tr><th id="508">508</th><td>  <dfn class="decl" id="_ZNK4llvm12X86InstrInfo46getSerializableDirectMachineOperandTargetFlagsEv" title='llvm::X86InstrInfo::getSerializableDirectMachineOperandTargetFlags' data-ref="_ZNK4llvm12X86InstrInfo46getSerializableDirectMachineOperandTargetFlagsEv">getSerializableDirectMachineOperandTargetFlags</dfn>() <em>const</em> override;</td></tr>
<tr><th id="509">509</th><td></td></tr>
<tr><th id="510">510</th><td>  <b>virtual</b> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::OutlinedFunction" title='llvm::outliner::OutlinedFunction' data-ref="llvm::outliner::OutlinedFunction">OutlinedFunction</a> <dfn class="virtual decl" id="_ZNK4llvm12X86InstrInfo25getOutliningCandidateInfoERi" title='llvm::X86InstrInfo::getOutliningCandidateInfo' data-ref="_ZNK4llvm12X86InstrInfo25getOutliningCandidateInfoERi">getOutliningCandidateInfo</dfn>(</td></tr>
<tr><th id="511">511</th><td>      std::vector&lt;outliner::Candidate&gt; &amp;<dfn class="local col7 decl" id="937RepeatedSequenceLocs" title='RepeatedSequenceLocs' data-type='int &amp;' data-ref="937RepeatedSequenceLocs">RepeatedSequenceLocs</dfn>) <em>const</em> override;</td></tr>
<tr><th id="512">512</th><td></td></tr>
<tr><th id="513">513</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12X86InstrInfo27isFunctionSafeToOutlineFromERNS_15MachineFunctionEb" title='llvm::X86InstrInfo::isFunctionSafeToOutlineFrom' data-ref="_ZNK4llvm12X86InstrInfo27isFunctionSafeToOutlineFromERNS_15MachineFunctionEb">isFunctionSafeToOutlineFrom</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="938MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="938MF">MF</dfn>,</td></tr>
<tr><th id="514">514</th><td>                                   <em>bool</em> <dfn class="local col9 decl" id="939OutlineFromLinkOnceODRs" title='OutlineFromLinkOnceODRs' data-type='bool' data-ref="939OutlineFromLinkOnceODRs">OutlineFromLinkOnceODRs</dfn>) <em>const</em> override;</td></tr>
<tr><th id="515">515</th><td></td></tr>
<tr><th id="516">516</th><td>  <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::InstrType" title='llvm::outliner::InstrType' data-ref="llvm::outliner::InstrType">InstrType</a></td></tr>
<tr><th id="517">517</th><td>  <dfn class="decl" id="_ZNK4llvm12X86InstrInfo16getOutliningTypeERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj" title='llvm::X86InstrInfo::getOutliningType' data-ref="_ZNK4llvm12X86InstrInfo16getOutliningTypeERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEEj">getOutliningType</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col0 decl" id="940MIT" title='MIT' data-type='MachineBasicBlock::iterator &amp;' data-ref="940MIT">MIT</dfn>, <em>unsigned</em> <dfn class="local col1 decl" id="941Flags" title='Flags' data-type='unsigned int' data-ref="941Flags">Flags</dfn>) <em>const</em> override;</td></tr>
<tr><th id="518">518</th><td></td></tr>
<tr><th id="519">519</th><td>  <em>void</em> <dfn class="decl" id="_ZNK4llvm12X86InstrInfo18buildOutlinedFrameERNS_17MachineBasicBlockERNS_15MachineFunctionERKNS_8outliner16OutlinedFunctionE" title='llvm::X86InstrInfo::buildOutlinedFrame' data-ref="_ZNK4llvm12X86InstrInfo18buildOutlinedFrameERNS_17MachineBasicBlockERNS_15MachineFunctionERKNS_8outliner16OutlinedFunctionE">buildOutlinedFrame</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col2 decl" id="942MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="942MBB">MBB</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col3 decl" id="943MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="943MF">MF</dfn>,</td></tr>
<tr><th id="520">520</th><td>                          <em>const</em> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::OutlinedFunction" title='llvm::outliner::OutlinedFunction' data-ref="llvm::outliner::OutlinedFunction">OutlinedFunction</a> &amp;<dfn class="local col4 decl" id="944OF" title='OF' data-type='const outliner::OutlinedFunction &amp;' data-ref="944OF">OF</dfn>) <em>const</em> override;</td></tr>
<tr><th id="521">521</th><td></td></tr>
<tr><th id="522">522</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a></td></tr>
<tr><th id="523">523</th><td>  <dfn class="decl" id="_ZNK4llvm12X86InstrInfo18insertOutlinedCallERNS_6ModuleERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_15Machine14610202" title='llvm::X86InstrInfo::insertOutlinedCall' data-ref="_ZNK4llvm12X86InstrInfo18insertOutlinedCallERNS_6ModuleERNS_17MachineBasicBlockERNS_26MachineInstrBundleIteratorINS_12MachineInstrELb0EEERNS_15Machine14610202">insertOutlinedCall</dfn>(<a class="type" href="../../../include/llvm/IR/Module.h.html#llvm::Module" title='llvm::Module' data-ref="llvm::Module">Module</a> &amp;<dfn class="local col5 decl" id="945M" title='M' data-type='llvm::Module &amp;' data-ref="945M">M</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a> &amp;<dfn class="local col6 decl" id="946MBB" title='MBB' data-type='llvm::MachineBasicBlock &amp;' data-ref="946MBB">MBB</dfn>,</td></tr>
<tr><th id="524">524</th><td>                     <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> &amp;<dfn class="local col7 decl" id="947It" title='It' data-type='MachineBasicBlock::iterator &amp;' data-ref="947It">It</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col8 decl" id="948MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="948MF">MF</dfn>,</td></tr>
<tr><th id="525">525</th><td>                     <em>const</em> <span class="namespace">outliner::</span><a class="type" href="../../../include/llvm/CodeGen/MachineOutliner.h.html#llvm::outliner::Candidate" title='llvm::outliner::Candidate' data-ref="llvm::outliner::Candidate">Candidate</a> &amp;<dfn class="local col9 decl" id="949C" title='C' data-type='const outliner::Candidate &amp;' data-ref="949C">C</dfn>) <em>const</em> override;</td></tr>
<tr><th id="526">526</th><td></td></tr>
<tr><th id="527">527</th><td><u>#define <dfn class="macro" id="_M/GET_INSTRINFO_HELPER_DECLS" data-ref="_M/GET_INSTRINFO_HELPER_DECLS">GET_INSTRINFO_HELPER_DECLS</dfn></u></td></tr>
<tr><th id="528">528</th><td><u>#include "X86GenInstrInfo.inc"</u></td></tr>
<tr><th id="529">529</th><td></td></tr>
<tr><th id="530">530</th><td><b>protected</b>:</td></tr>
<tr><th id="531">531</th><td>  <i class="doc">/// Commutes the operands in the given instruction by changing the operands</i></td></tr>
<tr><th id="532">532</th><td><i class="doc">  /// order and/or changing the instruction's opcode and/or the immediate value</i></td></tr>
<tr><th id="533">533</th><td><i class="doc">  /// operand.</i></td></tr>
<tr><th id="534">534</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="535">535</th><td><i class="doc">  /// The arguments 'CommuteOpIdx1' and 'CommuteOpIdx2' specify the operands</i></td></tr>
<tr><th id="536">536</th><td><i class="doc">  /// to be commuted.</i></td></tr>
<tr><th id="537">537</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="538">538</th><td><i class="doc">  /// Do not call this method for a non-commutable instruction or</i></td></tr>
<tr><th id="539">539</th><td><i class="doc">  /// non-commutable operands.</i></td></tr>
<tr><th id="540">540</th><td><i class="doc">  /// Even though the instruction is commutable, the method may still</i></td></tr>
<tr><th id="541">541</th><td><i class="doc">  /// fail to commute the operands, null pointer is returned in such cases.</i></td></tr>
<tr><th id="542">542</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="decl" id="_ZNK4llvm12X86InstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj" title='llvm::X86InstrInfo::commuteInstructionImpl' data-ref="_ZNK4llvm12X86InstrInfo22commuteInstructionImplERNS_12MachineInstrEbjj">commuteInstructionImpl</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col0 decl" id="950MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="950MI">MI</dfn>, <em>bool</em> <dfn class="local col1 decl" id="951NewMI" title='NewMI' data-type='bool' data-ref="951NewMI">NewMI</dfn>,</td></tr>
<tr><th id="543">543</th><td>                                       <em>unsigned</em> <dfn class="local col2 decl" id="952CommuteOpIdx1" title='CommuteOpIdx1' data-type='unsigned int' data-ref="952CommuteOpIdx1">CommuteOpIdx1</dfn>,</td></tr>
<tr><th id="544">544</th><td>                                       <em>unsigned</em> <dfn class="local col3 decl" id="953CommuteOpIdx2" title='CommuteOpIdx2' data-type='unsigned int' data-ref="953CommuteOpIdx2">CommuteOpIdx2</dfn>) <em>const</em> override;</td></tr>
<tr><th id="545">545</th><td></td></tr>
<tr><th id="546">546</th><td>  <i class="doc">/// If the specific machine instruction is a instruction that moves/copies</i></td></tr>
<tr><th id="547">547</th><td><i class="doc">  /// value from one register to another register return true along with</i></td></tr>
<tr><th id="548">548</th><td><i class="doc">  ///<span class="command"> @Source</span> machine operand and<span class="command"> @Destination</span> machine operand.</i></td></tr>
<tr><th id="549">549</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12X86InstrInfo15isCopyInstrImplERKNS_12MachineInstrERPKNS_14MachineOperandES7_" title='llvm::X86InstrInfo::isCopyInstrImpl' data-ref="_ZNK4llvm12X86InstrInfo15isCopyInstrImplERKNS_12MachineInstrERPKNS_14MachineOperandES7_">isCopyInstrImpl</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col4 decl" id="954MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="954MI">MI</dfn>, <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *&amp;<dfn class="local col5 decl" id="955Source" title='Source' data-type='const llvm::MachineOperand *&amp;' data-ref="955Source">Source</dfn>,</td></tr>
<tr><th id="550">550</th><td>                       <em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a> *&amp;<dfn class="local col6 decl" id="956Destination" title='Destination' data-type='const llvm::MachineOperand *&amp;' data-ref="956Destination">Destination</dfn>) <em>const</em> override;</td></tr>
<tr><th id="551">551</th><td></td></tr>
<tr><th id="552">552</th><td><b>private</b>:</td></tr>
<tr><th id="553">553</th><td>  <i class="doc">/// This is a helper for convertToThreeAddress for 8 and 16-bit instructions.</i></td></tr>
<tr><th id="554">554</th><td><i class="doc">  /// We use 32-bit LEA to form 3-address code by promoting to a 32-bit</i></td></tr>
<tr><th id="555">555</th><td><i class="doc">  /// super-register and then truncating back down to a 8/16-bit sub-register.</i></td></tr>
<tr><th id="556">556</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="decl" id="_ZNK4llvm12X86InstrInfo28convertToThreeAddressWithLEAEjRNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0E10208652" title='llvm::X86InstrInfo::convertToThreeAddressWithLEA' data-ref="_ZNK4llvm12X86InstrInfo28convertToThreeAddressWithLEAEjRNS_14ilist_iteratorINS_12ilist_detail12node_optionsINS_17MachineBasicBlockELb1ELb0EvEELb0ELb0E10208652">convertToThreeAddressWithLEA</dfn>(<em>unsigned</em> <dfn class="local col7 decl" id="957MIOpc" title='MIOpc' data-type='unsigned int' data-ref="957MIOpc">MIOpc</dfn>,</td></tr>
<tr><th id="557">557</th><td>                                             <a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction::iterator" title='llvm::MachineFunction::iterator' data-type='BasicBlockListType::iterator' data-ref="llvm::MachineFunction::iterator">iterator</a> &amp;<dfn class="local col8 decl" id="958MFI" title='MFI' data-type='MachineFunction::iterator &amp;' data-ref="958MFI">MFI</dfn>,</td></tr>
<tr><th id="558">558</th><td>                                             <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="959MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="959MI">MI</dfn>,</td></tr>
<tr><th id="559">559</th><td>                                             <a class="type" href="../../../include/llvm/CodeGen/TargetInstrInfo.h.html#llvm::LiveVariables" title='llvm::LiveVariables' data-ref="llvm::LiveVariables">LiveVariables</a> *<dfn class="local col0 decl" id="960LV" title='LV' data-type='llvm::LiveVariables *' data-ref="960LV">LV</dfn>,</td></tr>
<tr><th id="560">560</th><td>                                             <em>bool</em> <dfn class="local col1 decl" id="961Is8BitOp" title='Is8BitOp' data-type='bool' data-ref="961Is8BitOp">Is8BitOp</dfn>) <em>const</em>;</td></tr>
<tr><th id="561">561</th><td></td></tr>
<tr><th id="562">562</th><td>  <i class="doc">/// Handles memory folding for special case instructions, for instance those</i></td></tr>
<tr><th id="563">563</th><td><i class="doc">  /// requiring custom manipulation of the address.</i></td></tr>
<tr><th id="564">564</th><td>  <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> *<dfn class="decl" id="_ZNK4llvm12X86InstrInfo23foldMemoryOperandCustomERNS_15MachineFunctionERNS_12MachineInstrEjNS_8ArrayRefINS_14MachineOperandEEENS_26MachineInstrBundleIteratorIS3_Lb0EEEjj" title='llvm::X86InstrInfo::foldMemoryOperandCustom' data-ref="_ZNK4llvm12X86InstrInfo23foldMemoryOperandCustomERNS_15MachineFunctionERNS_12MachineInstrEjNS_8ArrayRefINS_14MachineOperandEEENS_26MachineInstrBundleIteratorIS3_Lb0EEEjj">foldMemoryOperandCustom</dfn>(<a class="type" href="../../../include/llvm/CodeGen/MachineFunction.h.html#llvm::MachineFunction" title='llvm::MachineFunction' data-ref="llvm::MachineFunction">MachineFunction</a> &amp;<dfn class="local col2 decl" id="962MF" title='MF' data-type='llvm::MachineFunction &amp;' data-ref="962MF">MF</dfn>, <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col3 decl" id="963MI" title='MI' data-type='llvm::MachineInstr &amp;' data-ref="963MI">MI</dfn>,</td></tr>
<tr><th id="565">565</th><td>                                        <em>unsigned</em> <dfn class="local col4 decl" id="964OpNum" title='OpNum' data-type='unsigned int' data-ref="964OpNum">OpNum</dfn>,</td></tr>
<tr><th id="566">566</th><td>                                        <a class="type" href="../../../include/llvm/ADT/ArrayRef.h.html#llvm::ArrayRef" title='llvm::ArrayRef' data-ref="llvm::ArrayRef">ArrayRef</a>&lt;<a class="type" href="../../../include/llvm/CodeGen/MachineOperand.h.html#llvm::MachineOperand" title='llvm::MachineOperand' data-ref="llvm::MachineOperand">MachineOperand</a>&gt; <dfn class="local col5 decl" id="965MOs" title='MOs' data-type='ArrayRef&lt;llvm::MachineOperand&gt;' data-ref="965MOs">MOs</dfn>,</td></tr>
<tr><th id="567">567</th><td>                                        <a class="type" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock" title='llvm::MachineBasicBlock' data-ref="llvm::MachineBasicBlock">MachineBasicBlock</a>::<a class="typedef" href="../../../include/llvm/CodeGen/MachineBasicBlock.h.html#llvm::MachineBasicBlock::iterator" title='llvm::MachineBasicBlock::iterator' data-type='MachineInstrBundleIterator&lt;llvm::MachineInstr&gt;' data-ref="llvm::MachineBasicBlock::iterator">iterator</a> <dfn class="local col6 decl" id="966InsertPt" title='InsertPt' data-type='MachineBasicBlock::iterator' data-ref="966InsertPt">InsertPt</dfn>,</td></tr>
<tr><th id="568">568</th><td>                                        <em>unsigned</em> <dfn class="local col7 decl" id="967Size" title='Size' data-type='unsigned int' data-ref="967Size">Size</dfn>, <em>unsigned</em> <dfn class="local col8 decl" id="968Align" title='Align' data-type='unsigned int' data-ref="968Align">Align</dfn>) <em>const</em>;</td></tr>
<tr><th id="569">569</th><td></td></tr>
<tr><th id="570">570</th><td>  <i class="doc">/// isFrameOperand - Return true and the FrameIndex if the specified</i></td></tr>
<tr><th id="571">571</th><td><i class="doc">  /// operand and follow operands form a reference to the stack frame.</i></td></tr>
<tr><th id="572">572</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12X86InstrInfo14isFrameOperandERKNS_12MachineInstrEjRi" title='llvm::X86InstrInfo::isFrameOperand' data-ref="_ZNK4llvm12X86InstrInfo14isFrameOperandERKNS_12MachineInstrEjRi">isFrameOperand</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col9 decl" id="969MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="969MI">MI</dfn>, <em>unsigned</em> <em>int</em> <dfn class="local col0 decl" id="970Op" title='Op' data-type='unsigned int' data-ref="970Op">Op</dfn>,</td></tr>
<tr><th id="573">573</th><td>                      <em>int</em> &amp;<dfn class="local col1 decl" id="971FrameIndex" title='FrameIndex' data-type='int &amp;' data-ref="971FrameIndex">FrameIndex</dfn>) <em>const</em>;</td></tr>
<tr><th id="574">574</th><td></td></tr>
<tr><th id="575">575</th><td>  <i class="doc">/// Returns true iff the routine could find two commutable operands in the</i></td></tr>
<tr><th id="576">576</th><td><i class="doc">  /// given machine instruction with 3 vector inputs.</i></td></tr>
<tr><th id="577">577</th><td><i class="doc">  /// The 'SrcOpIdx1' and 'SrcOpIdx2' are INPUT and OUTPUT arguments. Their</i></td></tr>
<tr><th id="578">578</th><td><i class="doc">  /// input values can be re-defined in this method only if the input values</i></td></tr>
<tr><th id="579">579</th><td><i class="doc">  /// are not pre-defined, which is designated by the special value</i></td></tr>
<tr><th id="580">580</th><td><i class="doc">  /// 'CommuteAnyOperandIndex' assigned to it.</i></td></tr>
<tr><th id="581">581</th><td><i class="doc">  /// If both of indices are pre-defined and refer to some operands, then the</i></td></tr>
<tr><th id="582">582</th><td><i class="doc">  /// method simply returns true if the corresponding operands are commutable</i></td></tr>
<tr><th id="583">583</th><td><i class="doc">  /// and returns false otherwise.</i></td></tr>
<tr><th id="584">584</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="585">585</th><td><i class="doc">  /// For example, calling this method this way:</i></td></tr>
<tr><th id="586">586</th><td><i class="doc">  ///     unsigned Op1 = 1, Op2 = CommuteAnyOperandIndex;</i></td></tr>
<tr><th id="587">587</th><td><i class="doc">  ///     findThreeSrcCommutedOpIndices(MI, Op1, Op2);</i></td></tr>
<tr><th id="588">588</th><td><i class="doc">  /// can be interpreted as a query asking to find an operand that would be</i></td></tr>
<tr><th id="589">589</th><td><i class="doc">  /// commutable with the operand#1.</i></td></tr>
<tr><th id="590">590</th><td><i class="doc">  ///</i></td></tr>
<tr><th id="591">591</th><td><i class="doc">  /// If IsIntrinsic is set, operand 1 will be ignored for commuting.</i></td></tr>
<tr><th id="592">592</th><td>  <em>bool</em> <dfn class="decl" id="_ZNK4llvm12X86InstrInfo29findThreeSrcCommutedOpIndicesERKNS_12MachineInstrERjS4_b" title='llvm::X86InstrInfo::findThreeSrcCommutedOpIndices' data-ref="_ZNK4llvm12X86InstrInfo29findThreeSrcCommutedOpIndicesERKNS_12MachineInstrERjS4_b">findThreeSrcCommutedOpIndices</dfn>(<em>const</em> <a class="type" href="../../../include/llvm/CodeGen/MachineInstr.h.html#llvm::MachineInstr" title='llvm::MachineInstr' data-ref="llvm::MachineInstr">MachineInstr</a> &amp;<dfn class="local col2 decl" id="972MI" title='MI' data-type='const llvm::MachineInstr &amp;' data-ref="972MI">MI</dfn>,</td></tr>
<tr><th id="593">593</th><td>                                     <em>unsigned</em> &amp;<dfn class="local col3 decl" id="973SrcOpIdx1" title='SrcOpIdx1' data-type='unsigned int &amp;' data-ref="973SrcOpIdx1">SrcOpIdx1</dfn>,</td></tr>
<tr><th id="594">594</th><td>                                     <em>unsigned</em> &amp;<dfn class="local col4 decl" id="974SrcOpIdx2" title='SrcOpIdx2' data-type='unsigned int &amp;' data-ref="974SrcOpIdx2">SrcOpIdx2</dfn>,</td></tr>
<tr><th id="595">595</th><td>                                     <em>bool</em> <dfn class="local col5 decl" id="975IsIntrinsic" title='IsIntrinsic' data-type='bool' data-ref="975IsIntrinsic">IsIntrinsic</dfn> = <b>false</b>) <em>const</em>;</td></tr>
<tr><th id="596">596</th><td>};</td></tr>
<tr><th id="597">597</th><td></td></tr>
<tr><th id="598">598</th><td>} <i>// namespace llvm</i></td></tr>
<tr><th id="599">599</th><td></td></tr>
<tr><th id="600">600</th><td><u>#<span data-ppcond="13">endif</span></u></td></tr>
<tr><th id="601">601</th><td></td></tr>
</table><hr/><p id='footer'>
Generated while processing <a href='X86AsmPrinter.cpp.html'>llvm/llvm/lib/Target/X86/X86AsmPrinter.cpp</a><br/>Generated on <em>2019-Jul-08</em> from project llvm revision <em>2cdaed95cde</em><br />Powered by <a href='https://woboq.com'><img alt='Woboq' src='https://code.woboq.org/woboq-16.png' width='41' height='16' /></a> <a href='https://code.woboq.org'>Code Browser</a> 2.1
<br/>Generator usage only permitted with license.</p>
</div></body></html>
