
# Messages from "go new"

Creating project directory 'H:\FPGA_Project\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter\sobel_filter'. (PRJ-1)
Branching solution 'solution.v1' at state 'new' (PRJ-2)
Branching solution 'solution.v1' at state 'new' (PRJ-2)
Completed transformation 'compile' on solution 'mean_vga.v2': elapsed time 3.98 seconds, memory usage 156856kB, peak memory usage 288120kB (SOL-9)
Branching solution 'solution.v1' at state 'new' (PRJ-2)
Branching solution 'solution.v2' at state 'new' (PRJ-2)
Branching solution 'solution.v3' at state 'new' (PRJ-2)
Branching solution 'solution.v4' at state 'new' (PRJ-2)
Branching solution 'solution.v5' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)
Branching solution 'solution.v6' at state 'new' (PRJ-2)

# Messages from "go analyze"

Front End called with arguments: -- {H:\FPGA_Project\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\shift_class_sob.h} {H:\FPGA_Project\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\bmp_io_sob.cpp} {H:\FPGA_Project\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\bmp_io_sob.h} {H:\FPGA_Project\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.h} {H:\FPGA_Project\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\blur_sob.c} {H:\FPGA_Project\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\tb_blur_sob.cpp} (CIN-69)
Edison Design Group C++/C Front End - Version 3.10.1 (CIN-1)
Pragma 'hls_design<top>' detected on routine 'mean_vga' (CIN-6)
Source file analysis completed (CIN-68)
Starting transformation 'analyze' on solution 'solution.v6' (SOL-8)
Completed transformation 'analyze' on solution 'solution.v6': elapsed time 4.23 seconds, memory usage 209520kB, peak memory usage 354376kB (SOL-9)
$PROJECT_HOME/../sobel_filter_source/bmp_io_sob.cpp(1699): variable "garray" is used before its value is set (CRD-549)
          detected during compilation of secondary translation unit "H:\FPGA_Project\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\bmp_io_sob.cpp"
$PROJECT_HOME/../sobel_filter_source/bmp_io_sob.cpp(1700): variable "barray" is used before its value is set (CRD-549)
          detected during compilation of secondary translation unit "H:\FPGA_Project\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\bmp_io_sob.cpp"
$PROJECT_HOME/../sobel_filter_source/tb_blur_sob.cpp(262): nested comment is not allowed (CRD-9)
          detected during compilation of secondary translation unit "H:\FPGA_Project\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\tb_blur_sob.cpp"
$PROJECT_HOME/../sobel_filter_source/tb_blur_sob.cpp(263): nested comment is not allowed (CRD-9)
          detected during compilation of secondary translation unit "H:\FPGA_Project\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\tb_blur_sob.cpp"
$PROJECT_HOME/../sobel_filter_source/tb_blur_sob.cpp(264): nested comment is not allowed (CRD-9)
          detected during compilation of secondary translation unit "H:\FPGA_Project\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\tb_blur_sob.cpp"
$PROJECT_HOME/../sobel_filter_source/tb_blur_sob.cpp(265): nested comment is not allowed (CRD-9)
          detected during compilation of secondary translation unit "H:\FPGA_Project\EIE-1stYear-project-FPGA\prj2\catapult_proj\sobel_filter_source\tb_blur_sob.cpp"

# Messages from "go compile"

Starting transformation 'compile' on solution 'solution.v6' (SOL-8)
Generating synthesis internal form... (CIN-3)
Found top design routine 'mean_vga' specified by directive (CIN-52)
Synthesizing routine 'mean_vga' (CIN-13)
Inlining routine 'mean_vga' (CIN-14)
Inlining member function 'shift_class<ac_int<90, false>, 3>::shift_class' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator<<' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
Inlining member function 'shift_class<ac_int<90, false>, 3>::operator[]' on object 'regs' (CIN-64)
Inlining routine 'sqrt' (CIN-14)
Optimizing block '/mean_vga' ... (CIN-4)
Inout port 'vin' is only used as an input. (OPT-10)
Inout port 'vout' is only used as an output. (OPT-11)
Loop '/mean_vga/core/RESET' iterated at most 3 times. (LOOP-2)
Loop '/mean_vga/core/SHIFT' iterated at most 3 times. (LOOP-2)
Loop '/mean_vga/core/ACC1' iterated at most 3 times. (LOOP-2)
Loop '/mean_vga/core/sqrt:for' iterated at most 17 times. (LOOP-2)
Loop '/mean_vga/core/FRAME' iterated at most 307200 times. (LOOP-2)
Detected constant initialization of array 'r', optimizing loop 'RESET' (LOOP-12)
Detected constant initialization of array 'g', optimizing loop 'RESET' (LOOP-12)
Detected constant initialization of array 'b', optimizing loop 'RESET' (LOOP-12)
Detected constant initialization of array 'gr', optimizing loop 'RESET' (LOOP-12)
Design 'mean_vga' was read (SOL-1)
Optimizing partition '/mean_vga': (Total ops = 589, Real ops = 132, Vars = 145) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 589, Real ops = 132, Vars = 143) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 586, Real ops = 130, Vars = 144) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 586, Real ops = 130, Vars = 146) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 586, Real ops = 130, Vars = 146) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 586, Real ops = 130, Vars = 144) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 541, Real ops = 129, Vars = 117) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 524, Real ops = 129, Vars = 116) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 524, Real ops = 129, Vars = 116) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 524, Real ops = 129, Vars = 118) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 524, Real ops = 129, Vars = 118) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 570, Real ops = 144, Vars = 191) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 849, Real ops = 123, Vars = 54) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 849, Real ops = 123, Vars = 56) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 839, Real ops = 123, Vars = 70) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 839, Real ops = 123, Vars = 55) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 839, Real ops = 123, Vars = 57) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 839, Real ops = 123, Vars = 55) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 839, Real ops = 123, Vars = 57) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 839, Real ops = 123, Vars = 57) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 839, Real ops = 123, Vars = 55) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 582, Real ops = 114, Vars = 64) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 451, Real ops = 96, Vars = 53) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 449, Real ops = 96, Vars = 53) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 449, Real ops = 96, Vars = 55) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 445, Real ops = 96, Vars = 57) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 444, Real ops = 96, Vars = 53) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 444, Real ops = 96, Vars = 55) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 444, Real ops = 96, Vars = 53) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 444, Real ops = 96, Vars = 55) (SOL-10)
Completed transformation 'compile' on solution 'mean_vga.v5': elapsed time 4.60 seconds, memory usage 212872kB, peak memory usage 354376kB (SOL-9)

# Messages from "go architect"

Starting transformation 'architect' on solution 'mean_vga.v5' (SOL-8)
Loop '/mean_vga/core/SHIFT' is being fully unrolled (3 times). (LOOP-7)
Loop '/mean_vga/core/ACC1' is being fully unrolled (3 times). (LOOP-7)
Loop '/mean_vga/core/sqrt:for' is left rolled. (LOOP-4)
Loop '/mean_vga/core/FRAME' is left rolled. (LOOP-4)
Loop '/mean_vga/core/main' is left rolled. (LOOP-4)
Optimizing partition '/mean_vga/core': (Total ops = 1063, Real ops = 225, Vars = 53) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 949, Real ops = 188, Vars = 74) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 948, Real ops = 188, Vars = 73) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 948, Real ops = 188, Vars = 73) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 858, Real ops = 172, Vars = 70) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 858, Real ops = 172, Vars = 75) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 858, Real ops = 172, Vars = 72) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 858, Real ops = 172, Vars = 70) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 858, Real ops = 172, Vars = 75) (SOL-10)
I/O-Port inferred - resource 'vin:rsc' (from var: vin) mapped to 'mgc_ioport.mgc_in_wire' (size: 90). (MEM-2)
I/O-Port inferred - resource 'vout:rsc' (from var: vout) mapped to 'mgc_ioport.mgc_out_stdreg' (size: 30). (MEM-2)
Optimizing partition '/mean_vga': (Total ops = 854, Real ops = 172, Vars = 78) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 854, Real ops = 172, Vars = 73) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 860, Real ops = 192, Vars = 67) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 860, Real ops = 192, Vars = 72) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 860, Real ops = 192, Vars = 67) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 860, Real ops = 192, Vars = 72) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 860, Real ops = 192, Vars = 72) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 860, Real ops = 192, Vars = 67) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 860, Real ops = 192, Vars = 67) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 860, Real ops = 192, Vars = 72) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 857, Real ops = 192, Vars = 76) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 856, Real ops = 192, Vars = 72) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 865, Real ops = 227, Vars = 67) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 865, Real ops = 227, Vars = 72) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 865, Real ops = 227, Vars = 67) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 865, Real ops = 227, Vars = 72) (SOL-10)
Design 'mean_vga' contains '445' real operations. (SOL-11)
Optimizing partition '/mean_vga/core': (Total ops = 872, Real ops = 228, Vars = 70) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 872, Real ops = 228, Vars = 70) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 1560, Real ops = 305, Vars = 472) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 939, Real ops = 276, Vars = 95) (SOL-10)
Optimizing partition '/mean_vga/core': (Total ops = 938, Real ops = 277, Vars = 93) (SOL-10)
Completed transformation 'architect' on solution 'mean_vga.v5': elapsed time 11.87 seconds, memory usage 213224kB, peak memory usage 354376kB (SOL-9)

# Messages from "go allocate"

Performing concurrent resource allocation and scheduling on '/mean_vga/core' (CRAAS-1)
Prescheduled LOOP 'main' (3 c-steps) (SCHD-7)
Prescheduled LOOP 'core:rlp' (0 c-steps) (SCHD-7)
Prescheduled SEQUENTIAL 'core' (total length 3 c-steps) (SCHD-8)
At least one feasible schedule exists. (CRAAS-9)
Resource allocation and scheduling done. (CRAAS-2)
Netlist written to file 'schedule.gnt' (NET-4)
Starting transformation 'allocate' on solution 'mean_vga.v5' (SOL-8)
Select qualified components for data operations ... (CRAAS-3)
Apply resource constraints on data operations ... (CRAAS-4)
Initial schedule of SEQUENTIAL 'core': Latency = 5222401, Area (Datapath, Register, Total) = 5725.31, 0.00, 5725.31 (CRAAS-11)
Optimized LOOP 'main': Latency = 5222401, Area (Datapath, Register, Total) = 5724.57, 0.00, 5724.57 (CRAAS-10)
Optimized LOOP 'main': Latency = 5222401, Area (Datapath, Register, Total) = 5620.16, 0.00, 5620.16 (CRAAS-10)
Final schedule of SEQUENTIAL 'core': Latency = 5222401, Area (Datapath, Register, Total) = 5620.16, 0.00, 5620.16 (CRAAS-12)
Completed transformation 'allocate' on solution 'mean_vga.v5': elapsed time 5.24 seconds, memory usage 215692kB, peak memory usage 354376kB (SOL-9)

# Messages from "go schedule"

Performing concurrent resource allocation and scheduling on '/mean_vga/core' (CRAAS-1)
Global signal 'vin:rsc.z' added to design 'mean_vga' for component 'vin:rsc:mgc_in_wire' (LIB-3)
Global signal 'vout:rsc.z' added to design 'mean_vga' for component 'vout:rsc:mgc_out_stdreg' (LIB-3)
Netlist written to file 'cycle.v' (NET-4)
Starting transformation 'schedule' on solution 'mean_vga.v5' (SOL-8)
Optimizing partition '/mean_vga': (Total ops = 1417, Real ops = 446, Vars = 159) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1407, Real ops = 445, Vars = 151) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1450, Real ops = 461, Vars = 187) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1243, Real ops = 375, Vars = 156) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1231, Real ops = 375, Vars = 147) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1229, Real ops = 375, Vars = 145) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1243, Real ops = 375, Vars = 157) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1234, Real ops = 375, Vars = 150) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core/core': (Total ops = 1229, Real ops = 375, Vars = 145) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1243, Real ops = 375, Vars = 157) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1234, Real ops = 375, Vars = 150) (SOL-10)
Completed transformation 'schedule' on solution 'mean_vga.v5': elapsed time 6.72 seconds, memory usage 236848kB, peak memory usage 354376kB (SOL-9)
Cannot build distributed pipeline in process 'core' because of missing handshake for resource 'vout:rsc' (SCHD-15)

# Messages from "go dpfsm"

Performing FSM extraction... (FSM-1)
Starting transformation 'dpfsm' on solution 'mean_vga.v5' (SOL-8)
Optimizing partition '/mean_vga': (Total ops = 1711, Real ops = 442, Vars = 1342) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1702, Real ops = 442, Vars = 1335) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 2188, Real ops = 470, Vars = 114) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 2179, Real ops = 470, Vars = 107) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1227, Real ops = 419, Vars = 114) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1218, Real ops = 419, Vars = 107) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1230, Real ops = 422, Vars = 116) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1221, Real ops = 422, Vars = 109) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1220, Real ops = 421, Vars = 109) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1220, Real ops = 421, Vars = 108) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1229, Real ops = 421, Vars = 115) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1229, Real ops = 421, Vars = 115) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1220, Real ops = 421, Vars = 108) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1244, Real ops = 435, Vars = 136) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1235, Real ops = 435, Vars = 129) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1248, Real ops = 434, Vars = 121) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1239, Real ops = 434, Vars = 114) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1242, Real ops = 430, Vars = 116) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1233, Real ops = 430, Vars = 109) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1242, Real ops = 430, Vars = 116) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1233, Real ops = 430, Vars = 109) (SOL-10)
Completed transformation 'dpfsm' on solution 'mean_vga.v5': elapsed time 3.25 seconds, memory usage 238676kB, peak memory usage 354376kB (SOL-9)

# Messages from "go extract"

Netlist written to file 'schematic.nlv' (NET-4)
Starting transformation 'extract' on solution 'mean_vga.v5' (SOL-8)
Optimizing partition '/mean_vga': (Total ops = 1402, Real ops = 496, Vars = 1399) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1393, Real ops = 496, Vars = 1392) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1295, Real ops = 455, Vars = 119) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1286, Real ops = 455, Vars = 112) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1297, Real ops = 456, Vars = 115) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1288, Real ops = 456, Vars = 108) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1297, Real ops = 456, Vars = 115) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1288, Real ops = 456, Vars = 108) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1297, Real ops = 456, Vars = 115) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1288, Real ops = 456, Vars = 108) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1283, Real ops = 451, Vars = 108) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1281, Real ops = 451, Vars = 102) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1290, Real ops = 451, Vars = 109) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1290, Real ops = 451, Vars = 109) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1281, Real ops = 451, Vars = 102) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1291, Real ops = 452, Vars = 111) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1282, Real ops = 452, Vars = 104) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1292, Real ops = 453, Vars = 110) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1283, Real ops = 453, Vars = 103) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1292, Real ops = 453, Vars = 110) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1283, Real ops = 453, Vars = 103) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1367, Real ops = 491, Vars = 1364) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1358, Real ops = 491, Vars = 1357) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1367, Real ops = 491, Vars = 1364) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1358, Real ops = 491, Vars = 1357) (SOL-10)
Reassigned operation ACC1-1:if:acc#2:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(12,1,12,1,13) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,1,10,1,12) (ASG-1)
Reassigned operation ACC1:if:acc#81:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,11) (ASG-1)
Reassigned operation ACC1:if#2:acc#74:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,11) (ASG-1)
Reassigned operation ACC1:if:acc#84:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(5,0,5,1,7) (ASG-1)
Reassigned operation ACC1:if:acc#85:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,1,9,1,11) (ASG-1)
Reassigned operation ACC1:if#2:acc#75:DEFAULT to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,1,10,1,11) (ASG-1)
Reassigned operation ACC1-3:acc#13:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
Reassigned operation ACC1-1:acc#13:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
Reassigned operation ACC1-3:acc#8:mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(11,0,10,1,12) to mgc_Altera-Cyclone-III-6_beh_psr.mgc_add(10,0,10,1,12) (ASG-1)
Netlist written to file 'rtl.v' (NET-4)
Optimizing partition '/mean_vga': (Total ops = 1367, Real ops = 491, Vars = 1364) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1358, Real ops = 491, Vars = 1357) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1286, Real ops = 453, Vars = 113) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1277, Real ops = 453, Vars = 106) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1286, Real ops = 453, Vars = 110) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1277, Real ops = 453, Vars = 103) (SOL-10)
Optimizing partition '/mean_vga': (Total ops = 1286, Real ops = 453, Vars = 110) (SOL-10)
Optimizing partition '/mean_vga/mean_vga:core': (Total ops = 1277, Real ops = 453, Vars = 103) (SOL-10)
Completed transformation 'extract' on solution 'mean_vga.v5': elapsed time 13.57 seconds, memory usage 241700kB, peak memory usage 354376kB (SOL-9)
