Scenario,λ*,Failure Reason,Failure λ,Final V_min (p.u.),Final V_max (p.u.),Final ρ_max (%),Overloaded Lines,Undervoltage Buses
N-1_line_17,1.0,Thermal limits violated,1.0,0.9922304749488831,1.0032804012298584,179.8295259475708,2,0
N-1_line_9,1.0,Thermal limits violated,1.0,0.9318299293518066,1.0016001462936401,300.400972366333,2,0
N-1_line_15,1.0,Thermal limits violated,1.0,0.9937095642089844,1.0118952989578247,100.35927295684814,1,0
base_case,1.2400000000000002,Thermal limits violated,1.2500000000000002,0.9783129692077637,1.0,100.2545714378357,1,0
N-1_line_16,1.2500000000000002,Thermal limits violated,1.2600000000000002,0.9794443845748901,1.0,100.15727281570435,1,0
N-1_line_4,1.2600000000000002,Thermal limits violated,1.2700000000000002,0.9755324125289917,1.0,100.64996480941772,1,0
