/*
mgsim: Microgrid Simulator
Copyright (C) 2006,2007,2008,2009  The Microgrid Project.

This library is free software; you can redistribute it and/or
modify it under the terms of the GNU Library General Public
License as published by the Free Software Foundation; either
version 2 of the License, or (at your option) any later version.

This library is distributed in the hope that it will be useful,
but WITHOUT ANY WARRANTY; without even the implied warranty of
MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the GNU
Library General Public License for more details.

You should have received a copy of the GNU Library General Public
License along with this library; if not, write to the Free Software
Foundation, Inc., 51 Franklin Street, Fifth Floor, Boston, MA  02110-1301, USA
*/
#include "FPU.h"
#include "RegisterFile.h"
#include "config.h"
#include <cassert>
#include <cmath>
using namespace std;

namespace Simulator
{

static const char* const OperationNames[FPU_NUM_OPS] = {
    "ADD", "SUB", "MUL", "DIV", "SQRT"
};
    
bool FPU::QueueOperation(FPUOperation fop, int size, double Rav, double Rbv, RegisterFile& regfile, const RegAddr& Rc)
{
	// The size must be a multiple of the arch's native integer size
	assert(size > 0);
	assert(size % sizeof(Integer) == 0);
	assert(Rc.valid());

    Operation op;
    op.op   = fop;
    op.size = size;
    op.Rav  = Rav;
    op.Rbv  = Rbv;
    op.Rc   = Rc;
    
    QueueMap::iterator p = m_queues.insert(make_pair(&regfile, Buffer<Operation>(*GetKernel(), m_queueSize))).first;
    if (!p->second.push(op))
    {
        return false;
    }
    
    DebugSimWrite("Queued FP %s operation into queue %p", OperationNames[fop], &regfile);
    return true;
}

FPU::Result FPU::CalculateResult(const Operation& op, CycleNo start) const
{
	CycleNo	latency = 0;
	double  value = 0.0;
	
    // The result is actually calculated at the queueing. The rest is just a delay
    // to simulate the supposed calculation.
	switch (op.op)
	{
	    case FPU_OP_SQRT:
	        value = sqrt( op.Rbv );
	        latency = m_sqrtLatency;
	        break;
	            
	    case FPU_OP_ADD: 
			value = op.Rav + op.Rbv;
			latency = m_addLatency;
			break;
				
        case FPU_OP_SUB:
            value = op.Rav - op.Rbv;
			latency = m_subLatency;
			break;
			
        case FPU_OP_MUL:
            value = op.Rav * op.Rbv;
			latency = m_mulLatency;
			break;
			
        case FPU_OP_DIV:
			value = op.Rav / op.Rbv;
			latency = m_divLatency;
			break;

		default:
		    assert(0);
		    break;
	}
	
	assert(latency > 0);

	Result  res;
 	res.address    = op.Rc;
 	res.size       = op.size;
 	res.completion = start + latency;
 	res.value.fromfloat(value, op.size);

    DebugSimWrite("Issueing FP %s operation, writing back to %s at cycle %u", OperationNames[op.op], res.address.str().c_str(), res.completion);

	return res;
}

bool FPU::OnCompletion(const Result& res) const
{
    if (!res.regfile->p_asyncW.Write(res.address))
    {
        DeadlockWrite("Unable to acquire port to write back to %s", res.address.str().c_str());
    	return false;
    }

    RegValue value;
    if (!res.regfile->ReadRegister(res.address, value))
    {
        DeadlockWrite("Unable to read register %s", res.address.str().c_str());
	    return false;
    }

    if (value.m_state != RST_EMPTY && value.m_state != RST_WAITING)
    {
    	// We're too fast, wait!
    	DeadlockWrite("FP operation completed before register %s was cleared", res.address.str().c_str());
    	return false;
    }
    value.m_state = RST_FULL;
    
    uint64_t data = res.value.toint(res.size);
    unsigned int nRegs = res.size / sizeof(Integer);
    for (unsigned int i = 0; i < nRegs; ++i)
    {
        RegAddr a = res.address;
#if ARCH_ENDIANNESS == ARCH_BIG_ENDIAN
        // LSB goes in last register
        a.index += (nRegs - 1 - i);
#else
        // LSB goes in first register
        a.index += i;
#endif

	    value.m_float.integer = (Integer)data;
	    if (!res.regfile->WriteRegister(a, value, false))
	    {
            DeadlockWrite("Unable to write register %s", res.address.str().c_str());
	    	return false;
	    }

        // We do this in two steps; otherwise the compiler could complain
        // about shifting the whole data size.
        data >>= sizeof(Integer) * 4;
        data >>= sizeof(Integer) * 4;
	}
	return true;
}

Result FPU::OnCycleWritePhase(unsigned int stateIndex)
{
	CycleNo now = GetKernel()->GetCycleNo();
	if (stateIndex < FPU_NUM_OPS)
	{
 		Result& res = m_units[stateIndex];
	    if (res.address.valid())
	    {
		    if (res.completion > now)
    	    {
    	        // This operation hasn't completed yet;
    	        // pretend we advanced the calculation with a cycle
    	        return SUCCESS;
    	    }
    	        
            // Write back result
		    if (!OnCompletion(res))
		    {
    	        // Stall pipeline
    		    return FAILED;
	        }
	    	
	        // Clear execution unit
	        COMMIT{ res.address = INVALID_REG; }
   		    return SUCCESS;
        }
    }
    else
    {
        assert(stateIndex == FPU_NUM_OPS);
    
        /*
         Select an input to put in an execution unit.
         We grab an operation from the fullest queue.
      
         Note that we might pick a queue whose operation has to go in a unit
         that is full. If possible in hardware, we can optimize to check this
         and pick another queue instead. Here, however, we don't.
        */
        QueueMap::iterator q = m_queues.end();
        for (QueueMap::iterator p = m_queues.begin(); p != m_queues.end(); ++p)
        {
            if (q == m_queues.end() || p->second.size() > q->second.size())
            {
                q = p;
            }
        }
    
        if (q != m_queues.end() && !q->second.empty())
        {
            const Operation& op = q->second.front();
            Result& unit = m_units[op.op];
            if (unit.address.valid())
            {
                // Unit is busy
                return FAILED;
            }
        
            // Calculate the result and store it in the unit
            COMMIT{
                unit = CalculateResult(op, now);
                unit.regfile = q->first;
            }
            
            // Remove the queued operation from the queue
            q->second.pop();
            return SUCCESS;
        }
    }
    return DELAYED;
}

FPU::FPU(Object* parent, Kernel& kernel, const std::string& name, const Config& config)
	: IComponent(parent, kernel, name, "add|sub|mul|div|sqrt|read-input"),
	  m_queueSize  (config.getInteger<BufferSize>("FPUBufferSize", INFINITE)),
      m_addLatency (config.getInteger<CycleNo>("FPUAddLatency", 1)),
      m_subLatency (config.getInteger<CycleNo>("FPUSubLatency", 1)),
      m_mulLatency (config.getInteger<CycleNo>("FPUMulLatency", 1)),
      m_divLatency (config.getInteger<CycleNo>("FPUDivLatency", 1)),
      m_sqrtLatency(config.getInteger<CycleNo>("FPUSqrtLatency", 1))
{
    for (int i = 0; i < FPU_NUM_OPS; ++i)
    {
        m_units[i].address = INVALID_REG;
    }
}

}
