# Tiny Tapeout project information (Wokwi project)
project:
  wokwi_id:     440004235377529857
  title:        "Latched 4-bits adder"
  author:       "Adan Kvitschal"
  discord:      "adankvitschal"
  description:  "4-bits added with lacthed output, sum result is updated every clock rising edge"
  language:     "Wokwi" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     1       # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2


# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
# This section is for the datasheet/website. Use descriptive names (e.g., RX, TX, MOSI, SCL, SEG_A, etc.).
pinout:
  # Inputs
  ui[0]: "a[0]"
  ui[1]: "a[1]"
  ui[2]: "a[2]"
  ui[3]: "a[3]"
  ui[4]: "b[0]"
  ui[5]: "b[1]"
  ui[6]: "b[2]"
  ui[7]: "b[3]"

  # Outputs
  uo[0]: "s[0]"
  uo[1]: "s[1]"
  uo[2]: "s[2]"
  uo[3]: "s[3]"
  uo[4]: "cout"
  uo[5]: ""
  uo[6]: ""
  uo[7]: ""

  # Bidirectional pins
  uio[0]: ""
  uio[1]: ""
  uio[2]: ""
  uio[3]: ""
  uio[4]: ""
  uio[5]: ""
  uio[6]: ""
  uio[7]: ""

# Do not change!
yaml_version: 6
