Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Thu May 30 19:42:37 2019
| Host         : LAPTOP-3J2V42RO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file DDU_timing_summary_routed.rpt -pb DDU_timing_summary_routed.pb -rpx DDU_timing_summary_routed.rpx -warn_on_violation
| Design       : DDU
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 959 register/latch pins with no clock driven by root clock pin: frequency/cnt_reg[0]/Q (HIGH)

 There are 959 register/latch pins with no clock driven by root clock pin: frequency/cnt_reg[10]/Q (HIGH)

 There are 959 register/latch pins with no clock driven by root clock pin: frequency/cnt_reg[11]/Q (HIGH)

 There are 959 register/latch pins with no clock driven by root clock pin: frequency/cnt_reg[12]/Q (HIGH)

 There are 959 register/latch pins with no clock driven by root clock pin: frequency/cnt_reg[13]/Q (HIGH)

 There are 959 register/latch pins with no clock driven by root clock pin: frequency/cnt_reg[14]/Q (HIGH)

 There are 959 register/latch pins with no clock driven by root clock pin: frequency/cnt_reg[15]/Q (HIGH)

 There are 959 register/latch pins with no clock driven by root clock pin: frequency/cnt_reg[16]/Q (HIGH)

 There are 959 register/latch pins with no clock driven by root clock pin: frequency/cnt_reg[17]/Q (HIGH)

 There are 959 register/latch pins with no clock driven by root clock pin: frequency/cnt_reg[18]/Q (HIGH)

 There are 959 register/latch pins with no clock driven by root clock pin: frequency/cnt_reg[19]/Q (HIGH)

 There are 959 register/latch pins with no clock driven by root clock pin: frequency/cnt_reg[1]/Q (HIGH)

 There are 959 register/latch pins with no clock driven by root clock pin: frequency/cnt_reg[20]/Q (HIGH)

 There are 959 register/latch pins with no clock driven by root clock pin: frequency/cnt_reg[21]/Q (HIGH)

 There are 959 register/latch pins with no clock driven by root clock pin: frequency/cnt_reg[22]/Q (HIGH)

 There are 959 register/latch pins with no clock driven by root clock pin: frequency/cnt_reg[2]/Q (HIGH)

 There are 959 register/latch pins with no clock driven by root clock pin: frequency/cnt_reg[3]/Q (HIGH)

 There are 959 register/latch pins with no clock driven by root clock pin: frequency/cnt_reg[4]/Q (HIGH)

 There are 959 register/latch pins with no clock driven by root clock pin: frequency/cnt_reg[5]/Q (HIGH)

 There are 959 register/latch pins with no clock driven by root clock pin: frequency/cnt_reg[6]/Q (HIGH)

 There are 959 register/latch pins with no clock driven by root clock pin: frequency/cnt_reg[7]/Q (HIGH)

 There are 959 register/latch pins with no clock driven by root clock pin: frequency/cnt_reg[8]/Q (HIGH)

 There are 959 register/latch pins with no clock driven by root clock pin: frequency/cnt_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top/U1/state_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top/U1/state_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top/U1/state_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: top/U1/state_reg[3]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 5984 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 45 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.188        0.000                      0                  219        0.117        0.000                      0                  219        3.000        0.000                       0                   109  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
clk100M               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_1  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_1  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk100M                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_1        7.188        0.000                      0                  219        0.117        0.000                      0                  219        9.500        0.000                       0                   105  
  clkfbout_clk_wiz_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk100M
  To Clock:  clk100M

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk100M
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk100M }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  DUT1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  DUT1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  DUT1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  DUT1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  DUT1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  DUT1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_1
  To Clock:  clk_out1_clk_wiz_1

Setup :            0  Failing Endpoints,  Worst Slack        7.188ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.117ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.188ns  (required time - arrival time)
  Source:                 CounterX_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vrgb_reg[0]_lopt_replica_11/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        12.551ns  (logic 2.390ns (19.042%)  route 10.161ns (80.958%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 18.474 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT1/inst/clkout1_buf/O
                         net (fo=103, routed)         1.613    -0.927    clk50mhz
    SLICE_X57Y70         FDRE                                         r  CounterX_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y70         FDRE (Prop_fdre_C_Q)         0.419    -0.508 r  CounterX_reg[0]_rep/Q
                         net (fo=128, routed)         4.323     3.815    CounterX_reg[0]_rep_n_0
    SLICE_X39Y101        LUT2 (Prop_lut2_I0_O)        0.299     4.114 r  vrgb[0]_i_4103/O
                         net (fo=1, routed)           0.000     4.114    vrgb[0]_i_4103_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.646 r  vrgb_reg[0]_i_2071/CO[3]
                         net (fo=1, routed)           0.000     4.646    vrgb_reg[0]_i_2071_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.917 r  vrgb_reg[0]_i_858/CO[0]
                         net (fo=2, routed)           0.659     5.576    vrgb_reg[0]_i_858_n_3
    SLICE_X36Y102        LUT3 (Prop_lut3_I0_O)        0.373     5.949 f  vrgb[0]_i_811/O
                         net (fo=1, routed)           0.674     6.623    top/U10/vrgb[0]_i_35_0
    SLICE_X36Y102        LUT6 (Prop_lut6_I4_O)        0.124     6.747 r  top/U10/vrgb[0]_i_192/O
                         net (fo=1, routed)           0.955     7.703    top/U10/vrgb[0]_i_192_n_0
    SLICE_X36Y99         LUT6 (Prop_lut6_I4_O)        0.124     7.827 r  top/U10/vrgb[0]_i_35/O
                         net (fo=1, routed)           1.004     8.831    top/U10/vrgb[0]_i_35_n_0
    SLICE_X36Y92         LUT6 (Prop_lut6_I0_O)        0.124     8.955 r  top/U10/vrgb[0]_i_7/O
                         net (fo=1, routed)           0.653     9.608    top/U10/vrgb[0]_i_7_n_0
    SLICE_X41Y85         LUT6 (Prop_lut6_I5_O)        0.124     9.732 r  top/U10/vrgb[0]_i_1/O
                         net (fo=12, routed)          1.893    11.625    EN
    SLICE_X47Y110        FDRE                                         r  vrgb_reg[0]_lopt_replica_11/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100M (IN)
                         net (fo=0)                   0.000    20.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    DUT1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    DUT1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  DUT1/inst/clkout1_buf/O
                         net (fo=103, routed)         1.495    18.474    clk50mhz
    SLICE_X47Y110        FDRE                                         r  vrgb_reg[0]_lopt_replica_11/C
                         clock pessimism              0.480    18.955    
                         clock uncertainty           -0.084    18.871    
    SLICE_X47Y110        FDRE (Setup_fdre_C_D)       -0.058    18.813    vrgb_reg[0]_lopt_replica_11
  -------------------------------------------------------------------
                         required time                         18.813    
                         arrival time                         -11.625    
  -------------------------------------------------------------------
                         slack                                  7.188    

Slack (MET) :             7.214ns  (required time - arrival time)
  Source:                 CounterX_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vrgb_reg[0]_lopt_replica_2/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        12.551ns  (logic 2.390ns (19.042%)  route 10.161ns (80.958%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 18.473 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT1/inst/clkout1_buf/O
                         net (fo=103, routed)         1.613    -0.927    clk50mhz
    SLICE_X57Y70         FDRE                                         r  CounterX_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y70         FDRE (Prop_fdre_C_Q)         0.419    -0.508 r  CounterX_reg[0]_rep/Q
                         net (fo=128, routed)         4.323     3.815    CounterX_reg[0]_rep_n_0
    SLICE_X39Y101        LUT2 (Prop_lut2_I0_O)        0.299     4.114 r  vrgb[0]_i_4103/O
                         net (fo=1, routed)           0.000     4.114    vrgb[0]_i_4103_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.646 r  vrgb_reg[0]_i_2071/CO[3]
                         net (fo=1, routed)           0.000     4.646    vrgb_reg[0]_i_2071_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.917 r  vrgb_reg[0]_i_858/CO[0]
                         net (fo=2, routed)           0.659     5.576    vrgb_reg[0]_i_858_n_3
    SLICE_X36Y102        LUT3 (Prop_lut3_I0_O)        0.373     5.949 f  vrgb[0]_i_811/O
                         net (fo=1, routed)           0.674     6.623    top/U10/vrgb[0]_i_35_0
    SLICE_X36Y102        LUT6 (Prop_lut6_I4_O)        0.124     6.747 r  top/U10/vrgb[0]_i_192/O
                         net (fo=1, routed)           0.955     7.703    top/U10/vrgb[0]_i_192_n_0
    SLICE_X36Y99         LUT6 (Prop_lut6_I4_O)        0.124     7.827 r  top/U10/vrgb[0]_i_35/O
                         net (fo=1, routed)           1.004     8.831    top/U10/vrgb[0]_i_35_n_0
    SLICE_X36Y92         LUT6 (Prop_lut6_I0_O)        0.124     8.955 r  top/U10/vrgb[0]_i_7/O
                         net (fo=1, routed)           0.653     9.608    top/U10/vrgb[0]_i_7_n_0
    SLICE_X41Y85         LUT6 (Prop_lut6_I5_O)        0.124     9.732 r  top/U10/vrgb[0]_i_1/O
                         net (fo=12, routed)          1.893    11.625    EN
    SLICE_X46Y111        FDRE                                         r  vrgb_reg[0]_lopt_replica_2/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100M (IN)
                         net (fo=0)                   0.000    20.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    DUT1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    DUT1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  DUT1/inst/clkout1_buf/O
                         net (fo=103, routed)         1.494    18.473    clk50mhz
    SLICE_X46Y111        FDRE                                         r  vrgb_reg[0]_lopt_replica_2/C
                         clock pessimism              0.480    18.954    
                         clock uncertainty           -0.084    18.870    
    SLICE_X46Y111        FDRE (Setup_fdre_C_D)       -0.031    18.839    vrgb_reg[0]_lopt_replica_2
  -------------------------------------------------------------------
                         required time                         18.839    
                         arrival time                         -11.625    
  -------------------------------------------------------------------
                         slack                                  7.214    

Slack (MET) :             7.375ns  (required time - arrival time)
  Source:                 CounterX_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vrgb_reg[0]_lopt_replica_10/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        12.362ns  (logic 2.390ns (19.333%)  route 9.972ns (80.667%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 18.474 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT1/inst/clkout1_buf/O
                         net (fo=103, routed)         1.613    -0.927    clk50mhz
    SLICE_X57Y70         FDRE                                         r  CounterX_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y70         FDRE (Prop_fdre_C_Q)         0.419    -0.508 r  CounterX_reg[0]_rep/Q
                         net (fo=128, routed)         4.323     3.815    CounterX_reg[0]_rep_n_0
    SLICE_X39Y101        LUT2 (Prop_lut2_I0_O)        0.299     4.114 r  vrgb[0]_i_4103/O
                         net (fo=1, routed)           0.000     4.114    vrgb[0]_i_4103_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.646 r  vrgb_reg[0]_i_2071/CO[3]
                         net (fo=1, routed)           0.000     4.646    vrgb_reg[0]_i_2071_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.917 r  vrgb_reg[0]_i_858/CO[0]
                         net (fo=2, routed)           0.659     5.576    vrgb_reg[0]_i_858_n_3
    SLICE_X36Y102        LUT3 (Prop_lut3_I0_O)        0.373     5.949 f  vrgb[0]_i_811/O
                         net (fo=1, routed)           0.674     6.623    top/U10/vrgb[0]_i_35_0
    SLICE_X36Y102        LUT6 (Prop_lut6_I4_O)        0.124     6.747 r  top/U10/vrgb[0]_i_192/O
                         net (fo=1, routed)           0.955     7.703    top/U10/vrgb[0]_i_192_n_0
    SLICE_X36Y99         LUT6 (Prop_lut6_I4_O)        0.124     7.827 r  top/U10/vrgb[0]_i_35/O
                         net (fo=1, routed)           1.004     8.831    top/U10/vrgb[0]_i_35_n_0
    SLICE_X36Y92         LUT6 (Prop_lut6_I0_O)        0.124     8.955 r  top/U10/vrgb[0]_i_7/O
                         net (fo=1, routed)           0.653     9.608    top/U10/vrgb[0]_i_7_n_0
    SLICE_X41Y85         LUT6 (Prop_lut6_I5_O)        0.124     9.732 r  top/U10/vrgb[0]_i_1/O
                         net (fo=12, routed)          1.704    11.435    EN
    SLICE_X47Y110        FDRE                                         r  vrgb_reg[0]_lopt_replica_10/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100M (IN)
                         net (fo=0)                   0.000    20.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    DUT1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    DUT1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  DUT1/inst/clkout1_buf/O
                         net (fo=103, routed)         1.495    18.474    clk50mhz
    SLICE_X47Y110        FDRE                                         r  vrgb_reg[0]_lopt_replica_10/C
                         clock pessimism              0.480    18.955    
                         clock uncertainty           -0.084    18.871    
    SLICE_X47Y110        FDRE (Setup_fdre_C_D)       -0.061    18.810    vrgb_reg[0]_lopt_replica_10
  -------------------------------------------------------------------
                         required time                         18.810    
                         arrival time                         -11.435    
  -------------------------------------------------------------------
                         slack                                  7.375    

Slack (MET) :             7.380ns  (required time - arrival time)
  Source:                 CounterX_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vrgb_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        12.351ns  (logic 2.390ns (19.351%)  route 9.961ns (80.649%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 18.474 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT1/inst/clkout1_buf/O
                         net (fo=103, routed)         1.613    -0.927    clk50mhz
    SLICE_X57Y70         FDRE                                         r  CounterX_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y70         FDRE (Prop_fdre_C_Q)         0.419    -0.508 r  CounterX_reg[0]_rep/Q
                         net (fo=128, routed)         4.323     3.815    CounterX_reg[0]_rep_n_0
    SLICE_X39Y101        LUT2 (Prop_lut2_I0_O)        0.299     4.114 r  vrgb[0]_i_4103/O
                         net (fo=1, routed)           0.000     4.114    vrgb[0]_i_4103_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.646 r  vrgb_reg[0]_i_2071/CO[3]
                         net (fo=1, routed)           0.000     4.646    vrgb_reg[0]_i_2071_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.917 r  vrgb_reg[0]_i_858/CO[0]
                         net (fo=2, routed)           0.659     5.576    vrgb_reg[0]_i_858_n_3
    SLICE_X36Y102        LUT3 (Prop_lut3_I0_O)        0.373     5.949 f  vrgb[0]_i_811/O
                         net (fo=1, routed)           0.674     6.623    top/U10/vrgb[0]_i_35_0
    SLICE_X36Y102        LUT6 (Prop_lut6_I4_O)        0.124     6.747 r  top/U10/vrgb[0]_i_192/O
                         net (fo=1, routed)           0.955     7.703    top/U10/vrgb[0]_i_192_n_0
    SLICE_X36Y99         LUT6 (Prop_lut6_I4_O)        0.124     7.827 r  top/U10/vrgb[0]_i_35/O
                         net (fo=1, routed)           1.004     8.831    top/U10/vrgb[0]_i_35_n_0
    SLICE_X36Y92         LUT6 (Prop_lut6_I0_O)        0.124     8.955 r  top/U10/vrgb[0]_i_7/O
                         net (fo=1, routed)           0.653     9.608    top/U10/vrgb[0]_i_7_n_0
    SLICE_X41Y85         LUT6 (Prop_lut6_I5_O)        0.124     9.732 r  top/U10/vrgb[0]_i_1/O
                         net (fo=12, routed)          1.692    11.424    EN
    SLICE_X47Y110        FDRE                                         r  vrgb_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100M (IN)
                         net (fo=0)                   0.000    20.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    DUT1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    DUT1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  DUT1/inst/clkout1_buf/O
                         net (fo=103, routed)         1.495    18.474    clk50mhz
    SLICE_X47Y110        FDRE                                         r  vrgb_reg[0]/C
                         clock pessimism              0.480    18.955    
                         clock uncertainty           -0.084    18.871    
    SLICE_X47Y110        FDRE (Setup_fdre_C_D)       -0.067    18.804    vrgb_reg[0]
  -------------------------------------------------------------------
                         required time                         18.804    
                         arrival time                         -11.424    
  -------------------------------------------------------------------
                         slack                                  7.380    

Slack (MET) :             7.408ns  (required time - arrival time)
  Source:                 CounterX_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vrgb_reg[0]_lopt_replica_9/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        12.362ns  (logic 2.390ns (19.333%)  route 9.972ns (80.667%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 18.474 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT1/inst/clkout1_buf/O
                         net (fo=103, routed)         1.613    -0.927    clk50mhz
    SLICE_X57Y70         FDRE                                         r  CounterX_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y70         FDRE (Prop_fdre_C_Q)         0.419    -0.508 r  CounterX_reg[0]_rep/Q
                         net (fo=128, routed)         4.323     3.815    CounterX_reg[0]_rep_n_0
    SLICE_X39Y101        LUT2 (Prop_lut2_I0_O)        0.299     4.114 r  vrgb[0]_i_4103/O
                         net (fo=1, routed)           0.000     4.114    vrgb[0]_i_4103_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.646 r  vrgb_reg[0]_i_2071/CO[3]
                         net (fo=1, routed)           0.000     4.646    vrgb_reg[0]_i_2071_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.917 r  vrgb_reg[0]_i_858/CO[0]
                         net (fo=2, routed)           0.659     5.576    vrgb_reg[0]_i_858_n_3
    SLICE_X36Y102        LUT3 (Prop_lut3_I0_O)        0.373     5.949 f  vrgb[0]_i_811/O
                         net (fo=1, routed)           0.674     6.623    top/U10/vrgb[0]_i_35_0
    SLICE_X36Y102        LUT6 (Prop_lut6_I4_O)        0.124     6.747 r  top/U10/vrgb[0]_i_192/O
                         net (fo=1, routed)           0.955     7.703    top/U10/vrgb[0]_i_192_n_0
    SLICE_X36Y99         LUT6 (Prop_lut6_I4_O)        0.124     7.827 r  top/U10/vrgb[0]_i_35/O
                         net (fo=1, routed)           1.004     8.831    top/U10/vrgb[0]_i_35_n_0
    SLICE_X36Y92         LUT6 (Prop_lut6_I0_O)        0.124     8.955 r  top/U10/vrgb[0]_i_7/O
                         net (fo=1, routed)           0.653     9.608    top/U10/vrgb[0]_i_7_n_0
    SLICE_X41Y85         LUT6 (Prop_lut6_I5_O)        0.124     9.732 r  top/U10/vrgb[0]_i_1/O
                         net (fo=12, routed)          1.704    11.435    EN
    SLICE_X46Y110        FDRE                                         r  vrgb_reg[0]_lopt_replica_9/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100M (IN)
                         net (fo=0)                   0.000    20.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    DUT1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    DUT1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  DUT1/inst/clkout1_buf/O
                         net (fo=103, routed)         1.495    18.474    clk50mhz
    SLICE_X46Y110        FDRE                                         r  vrgb_reg[0]_lopt_replica_9/C
                         clock pessimism              0.480    18.955    
                         clock uncertainty           -0.084    18.871    
    SLICE_X46Y110        FDRE (Setup_fdre_C_D)       -0.028    18.843    vrgb_reg[0]_lopt_replica_9
  -------------------------------------------------------------------
                         required time                         18.843    
                         arrival time                         -11.435    
  -------------------------------------------------------------------
                         slack                                  7.408    

Slack (MET) :             7.480ns  (required time - arrival time)
  Source:                 CounterX_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vrgb_reg[0]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        12.289ns  (logic 2.390ns (19.449%)  route 9.899ns (80.551%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 18.473 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT1/inst/clkout1_buf/O
                         net (fo=103, routed)         1.613    -0.927    clk50mhz
    SLICE_X57Y70         FDRE                                         r  CounterX_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y70         FDRE (Prop_fdre_C_Q)         0.419    -0.508 r  CounterX_reg[0]_rep/Q
                         net (fo=128, routed)         4.323     3.815    CounterX_reg[0]_rep_n_0
    SLICE_X39Y101        LUT2 (Prop_lut2_I0_O)        0.299     4.114 r  vrgb[0]_i_4103/O
                         net (fo=1, routed)           0.000     4.114    vrgb[0]_i_4103_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.646 r  vrgb_reg[0]_i_2071/CO[3]
                         net (fo=1, routed)           0.000     4.646    vrgb_reg[0]_i_2071_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.917 r  vrgb_reg[0]_i_858/CO[0]
                         net (fo=2, routed)           0.659     5.576    vrgb_reg[0]_i_858_n_3
    SLICE_X36Y102        LUT3 (Prop_lut3_I0_O)        0.373     5.949 f  vrgb[0]_i_811/O
                         net (fo=1, routed)           0.674     6.623    top/U10/vrgb[0]_i_35_0
    SLICE_X36Y102        LUT6 (Prop_lut6_I4_O)        0.124     6.747 r  top/U10/vrgb[0]_i_192/O
                         net (fo=1, routed)           0.955     7.703    top/U10/vrgb[0]_i_192_n_0
    SLICE_X36Y99         LUT6 (Prop_lut6_I4_O)        0.124     7.827 r  top/U10/vrgb[0]_i_35/O
                         net (fo=1, routed)           1.004     8.831    top/U10/vrgb[0]_i_35_n_0
    SLICE_X36Y92         LUT6 (Prop_lut6_I0_O)        0.124     8.955 r  top/U10/vrgb[0]_i_7/O
                         net (fo=1, routed)           0.653     9.608    top/U10/vrgb[0]_i_7_n_0
    SLICE_X41Y85         LUT6 (Prop_lut6_I5_O)        0.124     9.732 r  top/U10/vrgb[0]_i_1/O
                         net (fo=12, routed)          1.630    11.362    EN
    SLICE_X46Y111        FDRE                                         r  vrgb_reg[0]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100M (IN)
                         net (fo=0)                   0.000    20.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    DUT1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    DUT1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  DUT1/inst/clkout1_buf/O
                         net (fo=103, routed)         1.494    18.473    clk50mhz
    SLICE_X46Y111        FDRE                                         r  vrgb_reg[0]_lopt_replica_4/C
                         clock pessimism              0.480    18.954    
                         clock uncertainty           -0.084    18.870    
    SLICE_X46Y111        FDRE (Setup_fdre_C_D)       -0.028    18.842    vrgb_reg[0]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         18.842    
                         arrival time                         -11.362    
  -------------------------------------------------------------------
                         slack                                  7.480    

Slack (MET) :             7.487ns  (required time - arrival time)
  Source:                 CounterX_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vrgb_reg[0]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        12.282ns  (logic 2.390ns (19.460%)  route 9.892ns (80.540%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 18.473 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT1/inst/clkout1_buf/O
                         net (fo=103, routed)         1.613    -0.927    clk50mhz
    SLICE_X57Y70         FDRE                                         r  CounterX_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y70         FDRE (Prop_fdre_C_Q)         0.419    -0.508 r  CounterX_reg[0]_rep/Q
                         net (fo=128, routed)         4.323     3.815    CounterX_reg[0]_rep_n_0
    SLICE_X39Y101        LUT2 (Prop_lut2_I0_O)        0.299     4.114 r  vrgb[0]_i_4103/O
                         net (fo=1, routed)           0.000     4.114    vrgb[0]_i_4103_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.646 r  vrgb_reg[0]_i_2071/CO[3]
                         net (fo=1, routed)           0.000     4.646    vrgb_reg[0]_i_2071_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.917 r  vrgb_reg[0]_i_858/CO[0]
                         net (fo=2, routed)           0.659     5.576    vrgb_reg[0]_i_858_n_3
    SLICE_X36Y102        LUT3 (Prop_lut3_I0_O)        0.373     5.949 f  vrgb[0]_i_811/O
                         net (fo=1, routed)           0.674     6.623    top/U10/vrgb[0]_i_35_0
    SLICE_X36Y102        LUT6 (Prop_lut6_I4_O)        0.124     6.747 r  top/U10/vrgb[0]_i_192/O
                         net (fo=1, routed)           0.955     7.703    top/U10/vrgb[0]_i_192_n_0
    SLICE_X36Y99         LUT6 (Prop_lut6_I4_O)        0.124     7.827 r  top/U10/vrgb[0]_i_35/O
                         net (fo=1, routed)           1.004     8.831    top/U10/vrgb[0]_i_35_n_0
    SLICE_X36Y92         LUT6 (Prop_lut6_I0_O)        0.124     8.955 r  top/U10/vrgb[0]_i_7/O
                         net (fo=1, routed)           0.653     9.608    top/U10/vrgb[0]_i_7_n_0
    SLICE_X41Y85         LUT6 (Prop_lut6_I5_O)        0.124     9.732 r  top/U10/vrgb[0]_i_1/O
                         net (fo=12, routed)          1.623    11.355    EN
    SLICE_X46Y111        FDRE                                         r  vrgb_reg[0]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100M (IN)
                         net (fo=0)                   0.000    20.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    DUT1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    DUT1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  DUT1/inst/clkout1_buf/O
                         net (fo=103, routed)         1.494    18.473    clk50mhz
    SLICE_X46Y111        FDRE                                         r  vrgb_reg[0]_lopt_replica_5/C
                         clock pessimism              0.480    18.954    
                         clock uncertainty           -0.084    18.870    
    SLICE_X46Y111        FDRE (Setup_fdre_C_D)       -0.028    18.842    vrgb_reg[0]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         18.842    
                         arrival time                         -11.355    
  -------------------------------------------------------------------
                         slack                                  7.487    

Slack (MET) :             7.555ns  (required time - arrival time)
  Source:                 CounterX_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vrgb_reg[0]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        12.162ns  (logic 2.390ns (19.652%)  route 9.772ns (80.348%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 18.474 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT1/inst/clkout1_buf/O
                         net (fo=103, routed)         1.613    -0.927    clk50mhz
    SLICE_X57Y70         FDRE                                         r  CounterX_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y70         FDRE (Prop_fdre_C_Q)         0.419    -0.508 r  CounterX_reg[0]_rep/Q
                         net (fo=128, routed)         4.323     3.815    CounterX_reg[0]_rep_n_0
    SLICE_X39Y101        LUT2 (Prop_lut2_I0_O)        0.299     4.114 r  vrgb[0]_i_4103/O
                         net (fo=1, routed)           0.000     4.114    vrgb[0]_i_4103_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.646 r  vrgb_reg[0]_i_2071/CO[3]
                         net (fo=1, routed)           0.000     4.646    vrgb_reg[0]_i_2071_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.917 r  vrgb_reg[0]_i_858/CO[0]
                         net (fo=2, routed)           0.659     5.576    vrgb_reg[0]_i_858_n_3
    SLICE_X36Y102        LUT3 (Prop_lut3_I0_O)        0.373     5.949 f  vrgb[0]_i_811/O
                         net (fo=1, routed)           0.674     6.623    top/U10/vrgb[0]_i_35_0
    SLICE_X36Y102        LUT6 (Prop_lut6_I4_O)        0.124     6.747 r  top/U10/vrgb[0]_i_192/O
                         net (fo=1, routed)           0.955     7.703    top/U10/vrgb[0]_i_192_n_0
    SLICE_X36Y99         LUT6 (Prop_lut6_I4_O)        0.124     7.827 r  top/U10/vrgb[0]_i_35/O
                         net (fo=1, routed)           1.004     8.831    top/U10/vrgb[0]_i_35_n_0
    SLICE_X36Y92         LUT6 (Prop_lut6_I0_O)        0.124     8.955 r  top/U10/vrgb[0]_i_7/O
                         net (fo=1, routed)           0.653     9.608    top/U10/vrgb[0]_i_7_n_0
    SLICE_X41Y85         LUT6 (Prop_lut6_I5_O)        0.124     9.732 r  top/U10/vrgb[0]_i_1/O
                         net (fo=12, routed)          1.503    11.235    EN
    SLICE_X47Y110        FDRE                                         r  vrgb_reg[0]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100M (IN)
                         net (fo=0)                   0.000    20.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    DUT1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    DUT1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  DUT1/inst/clkout1_buf/O
                         net (fo=103, routed)         1.495    18.474    clk50mhz
    SLICE_X47Y110        FDRE                                         r  vrgb_reg[0]_lopt_replica/C
                         clock pessimism              0.480    18.955    
                         clock uncertainty           -0.084    18.871    
    SLICE_X47Y110        FDRE (Setup_fdre_C_D)       -0.081    18.790    vrgb_reg[0]_lopt_replica
  -------------------------------------------------------------------
                         required time                         18.790    
                         arrival time                         -11.235    
  -------------------------------------------------------------------
                         slack                                  7.555    

Slack (MET) :             7.608ns  (required time - arrival time)
  Source:                 CounterX_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vrgb_reg[0]_lopt_replica_8/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        12.162ns  (logic 2.390ns (19.652%)  route 9.772ns (80.348%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.119ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.526ns = ( 18.474 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT1/inst/clkout1_buf/O
                         net (fo=103, routed)         1.613    -0.927    clk50mhz
    SLICE_X57Y70         FDRE                                         r  CounterX_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y70         FDRE (Prop_fdre_C_Q)         0.419    -0.508 r  CounterX_reg[0]_rep/Q
                         net (fo=128, routed)         4.323     3.815    CounterX_reg[0]_rep_n_0
    SLICE_X39Y101        LUT2 (Prop_lut2_I0_O)        0.299     4.114 r  vrgb[0]_i_4103/O
                         net (fo=1, routed)           0.000     4.114    vrgb[0]_i_4103_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.646 r  vrgb_reg[0]_i_2071/CO[3]
                         net (fo=1, routed)           0.000     4.646    vrgb_reg[0]_i_2071_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.917 r  vrgb_reg[0]_i_858/CO[0]
                         net (fo=2, routed)           0.659     5.576    vrgb_reg[0]_i_858_n_3
    SLICE_X36Y102        LUT3 (Prop_lut3_I0_O)        0.373     5.949 f  vrgb[0]_i_811/O
                         net (fo=1, routed)           0.674     6.623    top/U10/vrgb[0]_i_35_0
    SLICE_X36Y102        LUT6 (Prop_lut6_I4_O)        0.124     6.747 r  top/U10/vrgb[0]_i_192/O
                         net (fo=1, routed)           0.955     7.703    top/U10/vrgb[0]_i_192_n_0
    SLICE_X36Y99         LUT6 (Prop_lut6_I4_O)        0.124     7.827 r  top/U10/vrgb[0]_i_35/O
                         net (fo=1, routed)           1.004     8.831    top/U10/vrgb[0]_i_35_n_0
    SLICE_X36Y92         LUT6 (Prop_lut6_I0_O)        0.124     8.955 r  top/U10/vrgb[0]_i_7/O
                         net (fo=1, routed)           0.653     9.608    top/U10/vrgb[0]_i_7_n_0
    SLICE_X41Y85         LUT6 (Prop_lut6_I5_O)        0.124     9.732 r  top/U10/vrgb[0]_i_1/O
                         net (fo=12, routed)          1.503    11.235    EN
    SLICE_X46Y110        FDRE                                         r  vrgb_reg[0]_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100M (IN)
                         net (fo=0)                   0.000    20.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    DUT1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    DUT1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  DUT1/inst/clkout1_buf/O
                         net (fo=103, routed)         1.495    18.474    clk50mhz
    SLICE_X46Y110        FDRE                                         r  vrgb_reg[0]_lopt_replica_8/C
                         clock pessimism              0.480    18.955    
                         clock uncertainty           -0.084    18.871    
    SLICE_X46Y110        FDRE (Setup_fdre_C_D)       -0.028    18.843    vrgb_reg[0]_lopt_replica_8
  -------------------------------------------------------------------
                         required time                         18.843    
                         arrival time                         -11.235    
  -------------------------------------------------------------------
                         slack                                  7.608    

Slack (MET) :             7.652ns  (required time - arrival time)
  Source:                 CounterX_reg[0]_rep/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vrgb_reg[0]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_1 rise@20.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        12.099ns  (logic 2.390ns (19.753%)  route 9.709ns (80.247%))
  Logic Levels:           8  (CARRY4=2 LUT2=1 LUT3=1 LUT6=4)
  Clock Path Skew:        -0.120ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.527ns = ( 18.473 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.927ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    DUT1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    DUT1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  DUT1/inst/clkout1_buf/O
                         net (fo=103, routed)         1.613    -0.927    clk50mhz
    SLICE_X57Y70         FDRE                                         r  CounterX_reg[0]_rep/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y70         FDRE (Prop_fdre_C_Q)         0.419    -0.508 r  CounterX_reg[0]_rep/Q
                         net (fo=128, routed)         4.323     3.815    CounterX_reg[0]_rep_n_0
    SLICE_X39Y101        LUT2 (Prop_lut2_I0_O)        0.299     4.114 r  vrgb[0]_i_4103/O
                         net (fo=1, routed)           0.000     4.114    vrgb[0]_i_4103_n_0
    SLICE_X39Y101        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     4.646 r  vrgb_reg[0]_i_2071/CO[3]
                         net (fo=1, routed)           0.000     4.646    vrgb_reg[0]_i_2071_n_0
    SLICE_X39Y102        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     4.917 r  vrgb_reg[0]_i_858/CO[0]
                         net (fo=2, routed)           0.659     5.576    vrgb_reg[0]_i_858_n_3
    SLICE_X36Y102        LUT3 (Prop_lut3_I0_O)        0.373     5.949 f  vrgb[0]_i_811/O
                         net (fo=1, routed)           0.674     6.623    top/U10/vrgb[0]_i_35_0
    SLICE_X36Y102        LUT6 (Prop_lut6_I4_O)        0.124     6.747 r  top/U10/vrgb[0]_i_192/O
                         net (fo=1, routed)           0.955     7.703    top/U10/vrgb[0]_i_192_n_0
    SLICE_X36Y99         LUT6 (Prop_lut6_I4_O)        0.124     7.827 r  top/U10/vrgb[0]_i_35/O
                         net (fo=1, routed)           1.004     8.831    top/U10/vrgb[0]_i_35_n_0
    SLICE_X36Y92         LUT6 (Prop_lut6_I0_O)        0.124     8.955 r  top/U10/vrgb[0]_i_7/O
                         net (fo=1, routed)           0.653     9.608    top/U10/vrgb[0]_i_7_n_0
    SLICE_X41Y85         LUT6 (Prop_lut6_I5_O)        0.124     9.732 r  top/U10/vrgb[0]_i_1/O
                         net (fo=12, routed)          1.441    11.173    EN
    SLICE_X46Y111        FDRE                                         r  vrgb_reg[0]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  clk100M (IN)
                         net (fo=0)                   0.000    20.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    DUT1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    DUT1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  DUT1/inst/clkout1_buf/O
                         net (fo=103, routed)         1.494    18.473    clk50mhz
    SLICE_X46Y111        FDRE                                         r  vrgb_reg[0]_lopt_replica_3/C
                         clock pessimism              0.480    18.954    
                         clock uncertainty           -0.084    18.870    
    SLICE_X46Y111        FDRE (Setup_fdre_C_D)       -0.045    18.825    vrgb_reg[0]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         18.825    
                         arrival time                         -11.173    
  -------------------------------------------------------------------
                         slack                                  7.652    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 frequency/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frequency/cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.355ns (73.034%)  route 0.131ns (26.966%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT1/inst/clkout1_buf/O
                         net (fo=103, routed)         0.566    -0.598    frequency/clk_out1
    SLICE_X57Y99         FDRE                                         r  frequency/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  frequency/cnt_reg[15]/Q
                         net (fo=3, routed)           0.130    -0.327    frequency/cnt_reg[15]
    SLICE_X57Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.167 r  frequency/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.166    frequency/cnt_reg[12]_i_1_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.112 r  frequency/cnt_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.112    frequency/cnt_reg[16]_i_1_n_7
    SLICE_X57Y100        FDRE                                         r  frequency/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT1/inst/clkout1_buf/O
                         net (fo=103, routed)         0.830    -0.843    frequency/clk_out1
    SLICE_X57Y100        FDRE                                         r  frequency/cnt_reg[16]/C
                         clock pessimism              0.509    -0.334    
    SLICE_X57Y100        FDRE (Hold_fdre_C_D)         0.105    -0.229    frequency/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.112    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.128ns  (arrival time - required time)
  Source:                 frequency/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frequency/cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.366ns (73.631%)  route 0.131ns (26.369%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT1/inst/clkout1_buf/O
                         net (fo=103, routed)         0.566    -0.598    frequency/clk_out1
    SLICE_X57Y99         FDRE                                         r  frequency/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  frequency/cnt_reg[15]/Q
                         net (fo=3, routed)           0.130    -0.327    frequency/cnt_reg[15]
    SLICE_X57Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.167 r  frequency/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.166    frequency/cnt_reg[12]_i_1_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.101 r  frequency/cnt_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.101    frequency/cnt_reg[16]_i_1_n_5
    SLICE_X57Y100        FDRE                                         r  frequency/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT1/inst/clkout1_buf/O
                         net (fo=103, routed)         0.830    -0.843    frequency/clk_out1
    SLICE_X57Y100        FDRE                                         r  frequency/cnt_reg[18]/C
                         clock pessimism              0.509    -0.334    
    SLICE_X57Y100        FDRE (Hold_fdre_C_D)         0.105    -0.229    frequency/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.101    
  -------------------------------------------------------------------
                         slack                                  0.128    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 frequency/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frequency/cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.391ns (74.894%)  route 0.131ns (25.106%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT1/inst/clkout1_buf/O
                         net (fo=103, routed)         0.566    -0.598    frequency/clk_out1
    SLICE_X57Y99         FDRE                                         r  frequency/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  frequency/cnt_reg[15]/Q
                         net (fo=3, routed)           0.130    -0.327    frequency/cnt_reg[15]
    SLICE_X57Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.167 r  frequency/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.166    frequency/cnt_reg[12]_i_1_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.076 r  frequency/cnt_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.076    frequency/cnt_reg[16]_i_1_n_6
    SLICE_X57Y100        FDRE                                         r  frequency/cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT1/inst/clkout1_buf/O
                         net (fo=103, routed)         0.830    -0.843    frequency/clk_out1
    SLICE_X57Y100        FDRE                                         r  frequency/cnt_reg[17]/C
                         clock pessimism              0.509    -0.334    
    SLICE_X57Y100        FDRE (Hold_fdre_C_D)         0.105    -0.229    frequency/cnt_reg[17]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.153ns  (arrival time - required time)
  Source:                 frequency/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frequency/cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.522ns  (logic 0.391ns (74.894%)  route 0.131ns (25.106%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT1/inst/clkout1_buf/O
                         net (fo=103, routed)         0.566    -0.598    frequency/clk_out1
    SLICE_X57Y99         FDRE                                         r  frequency/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  frequency/cnt_reg[15]/Q
                         net (fo=3, routed)           0.130    -0.327    frequency/cnt_reg[15]
    SLICE_X57Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.167 r  frequency/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.166    frequency/cnt_reg[12]_i_1_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.090    -0.076 r  frequency/cnt_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000    -0.076    frequency/cnt_reg[16]_i_1_n_4
    SLICE_X57Y100        FDRE                                         r  frequency/cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT1/inst/clkout1_buf/O
                         net (fo=103, routed)         0.830    -0.843    frequency/clk_out1
    SLICE_X57Y100        FDRE                                         r  frequency/cnt_reg[19]/C
                         clock pessimism              0.509    -0.334    
    SLICE_X57Y100        FDRE (Hold_fdre_C_D)         0.105    -0.229    frequency/cnt_reg[19]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.076    
  -------------------------------------------------------------------
                         slack                                  0.153    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 frequency/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frequency/cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.525ns  (logic 0.394ns (75.037%)  route 0.131ns (24.963%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT1/inst/clkout1_buf/O
                         net (fo=103, routed)         0.566    -0.598    frequency/clk_out1
    SLICE_X57Y99         FDRE                                         r  frequency/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  frequency/cnt_reg[15]/Q
                         net (fo=3, routed)           0.130    -0.327    frequency/cnt_reg[15]
    SLICE_X57Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.167 r  frequency/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.166    frequency/cnt_reg[12]_i_1_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.127 r  frequency/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.127    frequency/cnt_reg[16]_i_1_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.054    -0.073 r  frequency/cnt_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000    -0.073    frequency/cnt_reg[20]_i_1_n_7
    SLICE_X57Y101        FDRE                                         r  frequency/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT1/inst/clkout1_buf/O
                         net (fo=103, routed)         0.830    -0.843    frequency/clk_out1
    SLICE_X57Y101        FDRE                                         r  frequency/cnt_reg[20]/C
                         clock pessimism              0.509    -0.334    
    SLICE_X57Y101        FDRE (Hold_fdre_C_D)         0.105    -0.229    frequency/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 frequency/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frequency/cnt_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.405ns (75.549%)  route 0.131ns (24.451%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT1/inst/clkout1_buf/O
                         net (fo=103, routed)         0.566    -0.598    frequency/clk_out1
    SLICE_X57Y99         FDRE                                         r  frequency/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  frequency/cnt_reg[15]/Q
                         net (fo=3, routed)           0.130    -0.327    frequency/cnt_reg[15]
    SLICE_X57Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.167 r  frequency/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.166    frequency/cnt_reg[12]_i_1_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.127 r  frequency/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.127    frequency/cnt_reg[16]_i_1_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.065    -0.062 r  frequency/cnt_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000    -0.062    frequency/cnt_reg[20]_i_1_n_5
    SLICE_X57Y101        FDRE                                         r  frequency/cnt_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT1/inst/clkout1_buf/O
                         net (fo=103, routed)         0.830    -0.843    frequency/clk_out1
    SLICE_X57Y101        FDRE                                         r  frequency/cnt_reg[22]/C
                         clock pessimism              0.509    -0.334    
    SLICE_X57Y101        FDRE (Hold_fdre_C_D)         0.105    -0.229    frequency/cnt_reg[22]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.062    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.169ns  (arrival time - required time)
  Source:                 CounterY_reg[3]_rep__2/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CounterY_reg[7]_rep/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.186ns (67.771%)  route 0.088ns (32.229%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.846ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT1/inst/clkout1_buf/O
                         net (fo=103, routed)         0.559    -0.605    clk50mhz
    SLICE_X44Y70         FDRE                                         r  CounterY_reg[3]_rep__2/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y70         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  CounterY_reg[3]_rep__2/Q
                         net (fo=121, routed)         0.088    -0.376    CounterY_reg[3]_rep__2_n_0
    SLICE_X45Y70         LUT6 (Prop_lut6_I3_O)        0.045    -0.331 r  CounterY[7]_rep_i_1/O
                         net (fo=1, routed)           0.000    -0.331    CounterY[7]_rep_i_1_n_0
    SLICE_X45Y70         FDRE                                         r  CounterY_reg[7]_rep/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT1/inst/clkout1_buf/O
                         net (fo=103, routed)         0.827    -0.846    clk50mhz
    SLICE_X45Y70         FDRE                                         r  CounterY_reg[7]_rep/C
                         clock pessimism              0.254    -0.592    
    SLICE_X45Y70         FDRE (Hold_fdre_C_D)         0.092    -0.500    CounterY_reg[7]_rep
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.331    
  -------------------------------------------------------------------
                         slack                                  0.169    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 CounterY_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CounterY_reg[0]_rep__1/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.530ns  (logic 0.186ns (35.086%)  route 0.344ns (64.914%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.258ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.849ns
    Source Clock Delay      (SCD):    -0.603ns
    Clock Pessimism Removal (CPR):    -0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT1/inst/clkout1_buf/O
                         net (fo=103, routed)         0.561    -0.603    clk50mhz
    SLICE_X44Y68         FDRE                                         r  CounterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y68         FDRE (Prop_fdre_C_Q)         0.141    -0.462 f  CounterY_reg[0]/Q
                         net (fo=69, routed)          0.344    -0.118    CounterY_reg__0[0]
    SLICE_X52Y69         LUT5 (Prop_lut5_I0_O)        0.045    -0.073 r  CounterY[0]_rep__1_i_1/O
                         net (fo=1, routed)           0.000    -0.073    CounterY[0]_rep__1_i_1_n_0
    SLICE_X52Y69         FDRE                                         r  CounterY_reg[0]_rep__1/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT1/inst/clkout1_buf/O
                         net (fo=103, routed)         0.824    -0.849    clk50mhz
    SLICE_X52Y69         FDRE                                         r  CounterY_reg[0]_rep__1/C
                         clock pessimism              0.504    -0.345    
    SLICE_X52Y69         FDRE (Hold_fdre_C_D)         0.091    -0.254    CounterY_reg[0]_rep__1
  -------------------------------------------------------------------
                         required time                          0.254    
                         arrival time                          -0.073    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.183ns  (arrival time - required time)
  Source:                 CounterX_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            CounterX_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.316ns  (logic 0.186ns (58.843%)  route 0.130ns (41.157%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.848ns
    Source Clock Delay      (SCD):    -0.607ns
    Clock Pessimism Removal (CPR):    -0.254ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT1/inst/clkout1_buf/O
                         net (fo=103, routed)         0.557    -0.607    clk50mhz
    SLICE_X57Y69         FDRE                                         r  CounterX_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y69         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  CounterX_reg[9]/Q
                         net (fo=332, routed)         0.130    -0.336    CounterX_reg__0[9]
    SLICE_X56Y69         LUT6 (Prop_lut6_I5_O)        0.045    -0.291 r  CounterX[10]_i_2/O
                         net (fo=1, routed)           0.000    -0.291    p_0_in__0[10]
    SLICE_X56Y69         FDRE                                         r  CounterX_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT1/inst/clkout1_buf/O
                         net (fo=103, routed)         0.825    -0.848    clk50mhz
    SLICE_X56Y69         FDRE                                         r  CounterX_reg[10]/C
                         clock pessimism              0.254    -0.594    
    SLICE_X56Y69         FDRE (Hold_fdre_C_D)         0.120    -0.474    CounterX_reg[10]
  -------------------------------------------------------------------
                         required time                          0.474    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.183    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 frequency/cnt_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            frequency/cnt_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_1 rise@0.000ns - clk_out1_clk_wiz_1 rise@0.000ns)
  Data Path Delay:        0.561ns  (logic 0.430ns (76.639%)  route 0.131ns (23.361%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.843ns
    Source Clock Delay      (SCD):    -0.598ns
    Clock Pessimism Removal (CPR):    -0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    DUT1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    DUT1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  DUT1/inst/clkout1_buf/O
                         net (fo=103, routed)         0.566    -0.598    frequency/clk_out1
    SLICE_X57Y99         FDRE                                         r  frequency/cnt_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y99         FDRE (Prop_fdre_C_Q)         0.141    -0.457 r  frequency/cnt_reg[15]/Q
                         net (fo=3, routed)           0.130    -0.327    frequency/cnt_reg[15]
    SLICE_X57Y99         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.160    -0.167 r  frequency/cnt_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001    -0.166    frequency/cnt_reg[12]_i_1_n_0
    SLICE_X57Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.039    -0.127 r  frequency/cnt_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000    -0.127    frequency/cnt_reg[16]_i_1_n_0
    SLICE_X57Y101        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.090    -0.037 r  frequency/cnt_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000    -0.037    frequency/cnt_reg[20]_i_1_n_6
    SLICE_X57Y101        FDRE                                         r  frequency/cnt_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk100M (IN)
                         net (fo=0)                   0.000     0.000    DUT1/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  DUT1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    DUT1/inst/clk_in1_clk_wiz_1
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  DUT1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    DUT1/inst/clk_out1_clk_wiz_1
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  DUT1/inst/clkout1_buf/O
                         net (fo=103, routed)         0.830    -0.843    frequency/clk_out1
    SLICE_X57Y101        FDRE                                         r  frequency/cnt_reg[21]/C
                         clock pessimism              0.509    -0.334    
    SLICE_X57Y101        FDRE (Hold_fdre_C_D)         0.105    -0.229    frequency/cnt_reg[21]
  -------------------------------------------------------------------
                         required time                          0.229    
                         arrival time                          -0.037    
  -------------------------------------------------------------------
                         slack                                  0.192    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { DUT1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y16   DUT1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y2  DUT1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X57Y70     CounterX_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X57Y70     CounterX_reg[0]_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X59Y71     CounterX_reg[0]_rep__0/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X57Y70     CounterX_reg[0]_rep__1/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X56Y69     CounterX_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X45Y69     CounterX_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X55Y69     CounterX_reg[1]_rep/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X45Y71     CounterX_reg[1]_rep__0/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  DUT1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X57Y100    frequency/cnt_reg[16]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X57Y100    frequency/cnt_reg[17]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X57Y100    frequency/cnt_reg[18]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X57Y100    frequency/cnt_reg[19]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X57Y101    frequency/cnt_reg[20]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X57Y101    frequency/cnt_reg[21]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X57Y101    frequency/cnt_reg[22]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X47Y110    vrgb_reg[0]_lopt_replica/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X47Y110    vrgb_reg[0]_lopt_replica_10/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X47Y110    vrgb_reg[0]_lopt_replica_11/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X57Y70     CounterX_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X57Y70     CounterX_reg[0]_rep/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X59Y71     CounterX_reg[0]_rep__0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X57Y70     CounterX_reg[0]_rep__1/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X45Y69     CounterX_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y69     CounterX_reg[1]_rep/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X55Y69     CounterX_reg[1]_rep/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X45Y71     CounterX_reg[1]_rep__0/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X58Y71     CounterX_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         10.000      9.500      SLICE_X58Y71     CounterX_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_1
  To Clock:  clkfbout_clk_wiz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { DUT1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y17   DUT1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  DUT1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  DUT1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  DUT1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  DUT1/inst/mmcm_adv_inst/CLKFBOUT



