vsim -gui work.integration_1
# vsim -gui work.integration_1 
# Start time: 19:43:50 on Nov 17,2022
# Loading work.integration_1
# Loading work.instruction_memory
# Loading work.read_file
# Loading work.buffer
# Loading work.mux_generic
# Loading work.control_unit
# Loading work.decode_ciruit
# Loading work.alu
# Loading work.sign_extend
# Loading work.data_stack_memory
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/inst_mem_stage/read File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/read_file.v Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'sel'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/mux_generic.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/mux_1 File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (70) does not match connection size (86) for port 'read_data'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/buffer.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/buffer_mem File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 155
# ** Warning: (vsim-3015) [PCDPC] - Port size (70) does not match connection size (86) for port 'write_data'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/buffer.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/buffer_mem File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 155
add wave -position end  sim:/integration_1/alu_controls
add wave -position end  sim:/integration_1/clk
add wave -position end  sim:/integration_1/cs_alu_op
add wave -position end  sim:/integration_1/cs_call
add wave -position end  sim:/integration_1/cs_clrc
add wave -position end  sim:/integration_1/cs_int
add wave -position end  sim:/integration_1/cs_jc
add wave -position end  sim:/integration_1/cs_jmp
add wave -position end  sim:/integration_1/cs_jn
add wave -position end  sim:/integration_1/cs_jz
add wave -position end  sim:/integration_1/cs_ldd
add wave -position end  sim:/integration_1/cs_ldm
add wave -position end  sim:/integration_1/cs_mem_op
add wave -position end  sim:/integration_1/cs_mem_read
add wave -position end  sim:/integration_1/cs_mem_write
add wave -position end  sim:/integration_1/CS_NUM
add wave -position end  sim:/integration_1/cs_pop
add wave -position end  sim:/integration_1/cs_push
add wave -position end  sim:/integration_1/cs_reg_write
add wave -position end  sim:/integration_1/cs_reset
add wave -position end  sim:/integration_1/cs_ret
add wave -position end  sim:/integration_1/cs_rti
add wave -position end  sim:/integration_1/cs_setc
add wave -position end  sim:/integration_1/cs_std
add wave -position end  sim:/integration_1/d_alu_controls
add wave -position end  sim:/integration_1/d_alu_op
add wave -position end  sim:/integration_1/d_call
add wave -position end  sim:/integration_1/d_clrc
add wave -position end  sim:/integration_1/d_immediate
add wave -position end  sim:/integration_1/d_int
add wave -position end  sim:/integration_1/d_jc
add wave -position end  sim:/integration_1/d_jmp
add wave -position end  sim:/integration_1/d_jn
add wave -position end  sim:/integration_1/d_jz
add wave -position end  sim:/integration_1/d_ldd
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Asmaa Adel  Hostname: ASMAA-ADEL  ProcessID: 12536
#           Attempting to use alternate WLF file "./wlftsv2j1r".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftsv2j1r
add wave -position end  sim:/integration_1/d_ldm
add wave -position end  sim:/integration_1/d_mem_op
add wave -position end  sim:/integration_1/d_mem_read
add wave -position end  sim:/integration_1/d_mem_write
add wave -position end  sim:/integration_1/d_pop
add wave -position end  sim:/integration_1/d_push
add wave -position end  sim:/integration_1/d_read_add_2
add wave -position end  sim:/integration_1/d_read_data1
add wave -position end  sim:/integration_1/d_read_data2
add wave -position end  sim:/integration_1/d_reg_write
add wave -position end  sim:/integration_1/d_reset
add wave -position end  sim:/integration_1/d_ret
add wave -position end  sim:/integration_1/d_rti
add wave -position end  sim:/integration_1/d_setc
add wave -position end  sim:/integration_1/d_shamt
add wave -position end  sim:/integration_1/d_std
add wave -position end  sim:/integration_1/data
add wave -position end  sim:/integration_1/e_alu_op
add wave -position end  sim:/integration_1/e_call
add wave -position end  sim:/integration_1/e_clrc
add wave -position end  sim:/integration_1/e_flag
add wave -position end  sim:/integration_1/e_immediate
add wave -position end  sim:/integration_1/e_int
add wave -position end  sim:/integration_1/e_jc
add wave -position end  sim:/integration_1/e_jmp
add wave -position end  sim:/integration_1/e_jn
add wave -position end  sim:/integration_1/e_jz
add wave -position end  sim:/integration_1/e_ldd
add wave -position end  sim:/integration_1/e_ldm
add wave -position end  sim:/integration_1/e_mem_op
add wave -position end  sim:/integration_1/e_mem_read
add wave -position end  sim:/integration_1/e_mem_write
add wave -position end  sim:/integration_1/e_pop
add wave -position end  sim:/integration_1/e_push
add wave -position end  sim:/integration_1/e_read_add_2
add wave -position end  sim:/integration_1/e_read_data1
add wave -position end  sim:/integration_1/e_read_data2
add wave -position end  sim:/integration_1/e_reg_write
add wave -position end  sim:/integration_1/e_reset
add wave -position end  sim:/integration_1/e_result
add wave -position end  sim:/integration_1/e_ret
add wave -position end  sim:/integration_1/e_rti
add wave -position end  sim:/integration_1/e_setc
add wave -position end  sim:/integration_1/e_std
add wave -position end  sim:/integration_1/flag
add wave -position end  sim:/integration_1/flag_result
add wave -position end  sim:/integration_1/immediate
add wave -position end  sim:/integration_1/immediate_f
add wave -position end  sim:/integration_1/instuction
add wave -position end  sim:/integration_1/instuction_f
add wave -position end  sim:/integration_1/m_alu_op
add wave -position end  sim:/integration_1/m_call
add wave -position end  sim:/integration_1/m_clrc
add wave -position end  sim:/integration_1/m_data
add wave -position end  sim:/integration_1/m_immediate
add wave -position end  sim:/integration_1/m_int
add wave -position end  sim:/integration_1/m_jc
add wave -position end  sim:/integration_1/m_jmp
add wave -position end  sim:/integration_1/m_jn
add wave -position end  sim:/integration_1/m_jz
add wave -position end  sim:/integration_1/m_ldd
add wave -position end  sim:/integration_1/m_ldm
add wave -position end  sim:/integration_1/m_mem_op
add wave -position end  sim:/integration_1/m_pop
add wave -position end  sim:/integration_1/m_push
add wave -position end  sim:/integration_1/m_read_add_2
add wave -position end  sim:/integration_1/m_reg_write
add wave -position end  sim:/integration_1/m_reset
add wave -position end  sim:/integration_1/m_result
add wave -position end  sim:/integration_1/m_ret
add wave -position end  sim:/integration_1/m_rti
add wave -position end  sim:/integration_1/m_setc
add wave -position end  sim:/integration_1/m_std
add wave -position end  sim:/integration_1/mem_address
add wave -position end  sim:/integration_1/Num_alu
add wave -position end  sim:/integration_1/Num_of_bits
add wave -position end  sim:/integration_1/Num_of_registers
add wave -position end  sim:/integration_1/op2
add wave -position end  sim:/integration_1/op_code_width
add wave -position end  sim:/integration_1/pc
add wave -position end  sim:/integration_1/pc_modified
add wave -position end  sim:/integration_1/pc_width
add wave -position end  sim:/integration_1/pop_width
add wave -position end  sim:/integration_1/read_add_1
add wave -position end  sim:/integration_1/read_add_2
add wave -position end  sim:/integration_1/read_data1
add wave -position end  sim:/integration_1/read_data1_result
add wave -position end  sim:/integration_1/read_data2
add wave -position end  sim:/integration_1/read_data2_result
add wave -position end  sim:/integration_1/result
add wave -position end  sim:/integration_1/selector_1
add wave -position end  sim:/integration_1/selector_2
add wave -position end  sim:/integration_1/selector_3
add wave -position end  sim:/integration_1/selector_4
add wave -position end  sim:/integration_1/selector_5
add wave -position end  sim:/integration_1/selector_6
add wave -position end  sim:/integration_1/selector_7
add wave -position end  sim:/integration_1/sp
add wave -position end  sim:/integration_1/sp_jump
add wave -position end  sim:/integration_1/sp_width
add wave -position end  sim:/integration_1/value
add wave -position end  sim:/integration_1/write_data
add wave -position end  sim:/integration_1/z_value
# WARNING: No extended dataflow license exists
force -freeze sim:/integration_1/clk 0 0, 1 {50 ps} -r 100
vsim -gui work.integration_1
# End time: 19:45:16 on Nov 17,2022, Elapsed time: 0:01:26
# Errors: 0, Warnings: 7
# vsim -gui work.integration_1 
# Start time: 19:45:16 on Nov 17,2022
# Loading work.integration_1
# Loading work.instruction_memory
# Loading work.read_file
# Loading work.buffer
# Loading work.mux_generic
# Loading work.control_unit
# Loading work.decode_ciruit
# Loading work.alu
# Loading work.sign_extend
# Loading work.data_stack_memory
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/inst_mem_stage/read File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/read_file.v Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'sel'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/mux_generic.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/mux_1 File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (70) does not match connection size (86) for port 'read_data'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/buffer.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/buffer_mem File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 155
# ** Warning: (vsim-3015) [PCDPC] - Port size (70) does not match connection size (86) for port 'write_data'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/buffer.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/buffer_mem File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 155
add wave -position end  sim:/integration_1/alu_controls
add wave -position end  sim:/integration_1/clk
add wave -position end  sim:/integration_1/cs_alu_op
add wave -position end  sim:/integration_1/cs_call
add wave -position end  sim:/integration_1/cs_clrc
add wave -position end  sim:/integration_1/cs_int
add wave -position end  sim:/integration_1/cs_jc
add wave -position end  sim:/integration_1/cs_jmp
add wave -position end  sim:/integration_1/cs_jn
add wave -position end  sim:/integration_1/cs_jz
add wave -position end  sim:/integration_1/cs_ldd
add wave -position end  sim:/integration_1/cs_ldm
add wave -position end  sim:/integration_1/cs_mem_op
add wave -position end  sim:/integration_1/cs_mem_read
add wave -position end  sim:/integration_1/cs_mem_write
add wave -position end  sim:/integration_1/CS_NUM
add wave -position end  sim:/integration_1/cs_pop
add wave -position end  sim:/integration_1/cs_push
add wave -position end  sim:/integration_1/cs_reg_write
add wave -position end  sim:/integration_1/cs_reset
add wave -position end  sim:/integration_1/cs_ret
add wave -position end  sim:/integration_1/cs_rti
add wave -position end  sim:/integration_1/cs_setc
add wave -position end  sim:/integration_1/cs_std
add wave -position end  sim:/integration_1/d_alu_controls
add wave -position end  sim:/integration_1/d_alu_op
add wave -position end  sim:/integration_1/d_call
add wave -position end  sim:/integration_1/d_clrc
add wave -position end  sim:/integration_1/d_immediate
add wave -position end  sim:/integration_1/d_int
add wave -position end  sim:/integration_1/d_jc
add wave -position end  sim:/integration_1/d_jmp
add wave -position end  sim:/integration_1/d_jn
add wave -position end  sim:/integration_1/d_jz
add wave -position end  sim:/integration_1/d_ldd
add wave -position end  sim:/integration_1/d_ldm
add wave -position end  sim:/integration_1/d_mem_op
add wave -position end  sim:/integration_1/d_mem_read
add wave -position end  sim:/integration_1/d_mem_write
add wave -position end  sim:/integration_1/d_pop
add wave -position end  sim:/integration_1/d_push
add wave -position end  sim:/integration_1/d_read_add_2
add wave -position end  sim:/integration_1/d_read_data1
add wave -position end  sim:/integration_1/d_read_data2
add wave -position end  sim:/integration_1/d_reg_write
add wave -position end  sim:/integration_1/d_reset
add wave -position end  sim:/integration_1/d_ret
add wave -position end  sim:/integration_1/d_rti
add wave -position end  sim:/integration_1/d_setc
add wave -position end  sim:/integration_1/d_shamt
add wave -position end  sim:/integration_1/d_std
add wave -position end  sim:/integration_1/data
add wave -position end  sim:/integration_1/e_alu_op
add wave -position end  sim:/integration_1/e_call
add wave -position end  sim:/integration_1/e_clrc
add wave -position end  sim:/integration_1/e_flag
add wave -position end  sim:/integration_1/e_immediate
add wave -position end  sim:/integration_1/e_int
add wave -position end  sim:/integration_1/e_jc
add wave -position end  sim:/integration_1/e_jmp
add wave -position end  sim:/integration_1/e_jn
add wave -position end  sim:/integration_1/e_jz
add wave -position end  sim:/integration_1/e_ldd
add wave -position end  sim:/integration_1/e_ldm
add wave -position end  sim:/integration_1/e_mem_op
add wave -position end  sim:/integration_1/e_mem_read
add wave -position end  sim:/integration_1/e_mem_write
add wave -position end  sim:/integration_1/e_pop
add wave -position end  sim:/integration_1/e_push
add wave -position end  sim:/integration_1/e_read_add_2
add wave -position end  sim:/integration_1/e_read_data1
add wave -position end  sim:/integration_1/e_read_data2
add wave -position end  sim:/integration_1/e_reg_write
add wave -position end  sim:/integration_1/e_reset
add wave -position end  sim:/integration_1/e_result
add wave -position end  sim:/integration_1/e_ret
add wave -position end  sim:/integration_1/e_rti
add wave -position end  sim:/integration_1/e_setc
add wave -position end  sim:/integration_1/e_std
add wave -position end  sim:/integration_1/flag
add wave -position end  sim:/integration_1/flag_result
add wave -position end  sim:/integration_1/immediate
add wave -position end  sim:/integration_1/immediate_f
add wave -position end  sim:/integration_1/instuction
add wave -position end  sim:/integration_1/instuction_f
add wave -position end  sim:/integration_1/m_alu_op
add wave -position end  sim:/integration_1/m_call
add wave -position end  sim:/integration_1/m_clrc
add wave -position end  sim:/integration_1/m_data
add wave -position end  sim:/integration_1/m_immediate
add wave -position end  sim:/integration_1/m_int
add wave -position end  sim:/integration_1/m_jc
add wave -position end  sim:/integration_1/m_jmp
add wave -position end  sim:/integration_1/m_jn
add wave -position end  sim:/integration_1/m_jz
add wave -position end  sim:/integration_1/m_ldd
add wave -position end  sim:/integration_1/m_ldm
add wave -position end  sim:/integration_1/m_mem_op
add wave -position end  sim:/integration_1/m_pop
add wave -position end  sim:/integration_1/m_push
add wave -position end  sim:/integration_1/m_read_add_2
add wave -position end  sim:/integration_1/m_reg_write
add wave -position end  sim:/integration_1/m_reset
add wave -position end  sim:/integration_1/m_result
add wave -position end  sim:/integration_1/m_ret
add wave -position end  sim:/integration_1/m_rti
add wave -position end  sim:/integration_1/m_setc
add wave -position end  sim:/integration_1/m_std
add wave -position end  sim:/integration_1/mem_address
add wave -position end  sim:/integration_1/Num_alu
add wave -position end  sim:/integration_1/Num_of_bits
add wave -position end  sim:/integration_1/Num_of_registers
add wave -position end  sim:/integration_1/op2
add wave -position end  sim:/integration_1/op_code_width
add wave -position end  sim:/integration_1/pc
add wave -position end  sim:/integration_1/pc_modified
add wave -position end  sim:/integration_1/pc_width
add wave -position end  sim:/integration_1/pop_width
add wave -position end  sim:/integration_1/read_add_1
add wave -position end  sim:/integration_1/read_add_2
add wave -position end  sim:/integration_1/read_data1
add wave -position end  sim:/integration_1/read_data1_result
add wave -position end  sim:/integration_1/read_data2
add wave -position end  sim:/integration_1/read_data2_result
add wave -position end  sim:/integration_1/result
add wave -position end  sim:/integration_1/selector_1
add wave -position end  sim:/integration_1/selector_2
add wave -position end  sim:/integration_1/selector_3
add wave -position end  sim:/integration_1/selector_4
add wave -position end  sim:/integration_1/selector_5
add wave -position end  sim:/integration_1/selector_6
add wave -position end  sim:/integration_1/selector_7
add wave -position end  sim:/integration_1/sp
add wave -position end  sim:/integration_1/sp_jump
add wave -position end  sim:/integration_1/sp_width
add wave -position end  sim:/integration_1/value
add wave -position end  sim:/integration_1/write_data
add wave -position end  sim:/integration_1/z_value
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Asmaa Adel  Hostname: ASMAA-ADEL  ProcessID: 12536
#           Attempting to use alternate WLF file "./wlftys6dv3".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftys6dv3
force -freeze sim:/integration_1/clk 0 0, 1 {50 ps} -r 100
run
# 0000000000000000
# 0000000000000000
# 0000100000100000
# 0000000000000111
# 0000100001000000
# 0000000000000011
# 0000100001000000
# 0000000000000101
vsim -gui work.integration_1
# End time: 19:49:03 on Nov 17,2022, Elapsed time: 0:03:47
# Errors: 0, Warnings: 7
# vsim -gui work.integration_1 
# Start time: 19:49:03 on Nov 17,2022
# Loading work.integration_1
# Loading work.instruction_memory
# Loading work.read_file
# Loading work.buffer
# Loading work.mux_generic
# Loading work.control_unit
# Loading work.decode_ciruit
# Loading work.alu
# Loading work.sign_extend
# Loading work.data_stack_memory
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/inst_mem_stage/read File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/read_file.v Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'sel'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/mux_generic.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/mux_1 File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (70) does not match connection size (86) for port 'read_data'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/buffer.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/buffer_mem File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 155
# ** Warning: (vsim-3015) [PCDPC] - Port size (70) does not match connection size (86) for port 'write_data'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/buffer.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/buffer_mem File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 155
add wave -position end  sim:/integration_1/alu_controls
add wave -position end  sim:/integration_1/clk
add wave -position end  sim:/integration_1/cs_alu_op
add wave -position end  sim:/integration_1/cs_call
add wave -position end  sim:/integration_1/cs_clrc
add wave -position end  sim:/integration_1/cs_int
add wave -position end  sim:/integration_1/cs_jc
add wave -position end  sim:/integration_1/cs_jmp
add wave -position end  sim:/integration_1/cs_jn
add wave -position end  sim:/integration_1/cs_jz
add wave -position end  sim:/integration_1/cs_ldd
add wave -position end  sim:/integration_1/cs_ldm
add wave -position end  sim:/integration_1/cs_mem_op
add wave -position end  sim:/integration_1/cs_mem_read
add wave -position end  sim:/integration_1/cs_mem_write
add wave -position end  sim:/integration_1/CS_NUM
add wave -position end  sim:/integration_1/cs_pop
add wave -position end  sim:/integration_1/cs_push
add wave -position end  sim:/integration_1/cs_reg_write
add wave -position end  sim:/integration_1/cs_reset
add wave -position end  sim:/integration_1/cs_ret
add wave -position end  sim:/integration_1/cs_rti
add wave -position end  sim:/integration_1/cs_setc
add wave -position end  sim:/integration_1/cs_std
add wave -position end  sim:/integration_1/d_alu_controls
add wave -position end  sim:/integration_1/d_alu_op
add wave -position end  sim:/integration_1/d_call
add wave -position end  sim:/integration_1/d_clrc
add wave -position end  sim:/integration_1/d_immediate
add wave -position end  sim:/integration_1/d_int
add wave -position end  sim:/integration_1/d_jc
add wave -position end  sim:/integration_1/d_jmp
add wave -position end  sim:/integration_1/d_jn
add wave -position end  sim:/integration_1/d_jz
add wave -position end  sim:/integration_1/d_ldd
add wave -position end  sim:/integration_1/d_ldm
add wave -position end  sim:/integration_1/d_mem_op
add wave -position end  sim:/integration_1/d_mem_read
add wave -position end  sim:/integration_1/d_mem_write
add wave -position end  sim:/integration_1/d_pop
add wave -position end  sim:/integration_1/d_push
add wave -position end  sim:/integration_1/d_read_add_2
add wave -position end  sim:/integration_1/d_read_data1
add wave -position end  sim:/integration_1/d_read_data2
add wave -position end  sim:/integration_1/d_reg_write
add wave -position end  sim:/integration_1/d_reset
add wave -position end  sim:/integration_1/d_ret
add wave -position end  sim:/integration_1/d_rti
add wave -position end  sim:/integration_1/d_setc
add wave -position end  sim:/integration_1/d_shamt
add wave -position end  sim:/integration_1/d_std
add wave -position end  sim:/integration_1/data
add wave -position end  sim:/integration_1/e_alu_op
add wave -position end  sim:/integration_1/e_call
add wave -position end  sim:/integration_1/e_clrc
add wave -position end  sim:/integration_1/e_flag
add wave -position end  sim:/integration_1/e_immediate
add wave -position end  sim:/integration_1/e_int
add wave -position end  sim:/integration_1/e_jc
add wave -position end  sim:/integration_1/e_jmp
add wave -position end  sim:/integration_1/e_jn
add wave -position end  sim:/integration_1/e_jz
add wave -position end  sim:/integration_1/e_ldd
add wave -position end  sim:/integration_1/e_ldm
add wave -position end  sim:/integration_1/e_mem_op
add wave -position end  sim:/integration_1/e_mem_read
add wave -position end  sim:/integration_1/e_mem_write
add wave -position end  sim:/integration_1/e_pop
add wave -position end  sim:/integration_1/e_push
add wave -position end  sim:/integration_1/e_read_add_2
add wave -position end  sim:/integration_1/e_read_data1
add wave -position end  sim:/integration_1/e_read_data2
add wave -position end  sim:/integration_1/e_reg_write
add wave -position end  sim:/integration_1/e_reset
add wave -position end  sim:/integration_1/e_result
add wave -position end  sim:/integration_1/e_ret
add wave -position end  sim:/integration_1/e_rti
add wave -position end  sim:/integration_1/e_setc
add wave -position end  sim:/integration_1/e_std
add wave -position end  sim:/integration_1/flag
add wave -position end  sim:/integration_1/flag_result
add wave -position end  sim:/integration_1/immediate
add wave -position end  sim:/integration_1/immediate_f
add wave -position end  sim:/integration_1/instuction
add wave -position end  sim:/integration_1/instuction_f
add wave -position end  sim:/integration_1/m_alu_op
add wave -position end  sim:/integration_1/m_call
add wave -position end  sim:/integration_1/m_clrc
add wave -position end  sim:/integration_1/m_data
add wave -position end  sim:/integration_1/m_immediate
add wave -position end  sim:/integration_1/m_int
add wave -position end  sim:/integration_1/m_jc
add wave -position end  sim:/integration_1/m_jmp
add wave -position end  sim:/integration_1/m_jn
add wave -position end  sim:/integration_1/m_jz
add wave -position end  sim:/integration_1/m_ldd
add wave -position end  sim:/integration_1/m_ldm
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Asmaa Adel  Hostname: ASMAA-ADEL  ProcessID: 12536
#           Attempting to use alternate WLF file "./wlftkvisma".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftkvisma
add wave -position end  sim:/integration_1/m_mem_op
add wave -position end  sim:/integration_1/m_pop
add wave -position end  sim:/integration_1/m_push
add wave -position end  sim:/integration_1/m_read_add_2
add wave -position end  sim:/integration_1/m_reg_write
add wave -position end  sim:/integration_1/m_reset
add wave -position end  sim:/integration_1/m_result
add wave -position end  sim:/integration_1/m_ret
add wave -position end  sim:/integration_1/m_rti
add wave -position end  sim:/integration_1/m_setc
add wave -position end  sim:/integration_1/m_std
add wave -position end  sim:/integration_1/mem_address
add wave -position end  sim:/integration_1/Num_alu
add wave -position end  sim:/integration_1/Num_of_bits
add wave -position end  sim:/integration_1/Num_of_registers
add wave -position end  sim:/integration_1/op2
add wave -position end  sim:/integration_1/op_code_width
add wave -position end  sim:/integration_1/pc
add wave -position end  sim:/integration_1/pc_modified
add wave -position end  sim:/integration_1/pc_width
add wave -position end  sim:/integration_1/pop_width
add wave -position end  sim:/integration_1/read_add_1
add wave -position end  sim:/integration_1/read_add_2
add wave -position end  sim:/integration_1/read_data1
add wave -position end  sim:/integration_1/read_data1_result
add wave -position end  sim:/integration_1/read_data2
add wave -position end  sim:/integration_1/read_data2_result
add wave -position end  sim:/integration_1/result
add wave -position end  sim:/integration_1/selector_1
add wave -position end  sim:/integration_1/selector_2
add wave -position end  sim:/integration_1/selector_3
add wave -position end  sim:/integration_1/selector_4
add wave -position end  sim:/integration_1/selector_5
add wave -position end  sim:/integration_1/selector_6
add wave -position end  sim:/integration_1/selector_7
add wave -position end  sim:/integration_1/sp
add wave -position end  sim:/integration_1/sp_jump
add wave -position end  sim:/integration_1/sp_width
add wave -position end  sim:/integration_1/value
add wave -position end  sim:/integration_1/write_data
add wave -position end  sim:/integration_1/z_value
force -freeze sim:/integration_1/clk 0 0, 1 {50 ps} -r 100
run
# 0000000000000000
# 0000000000000000
# 0000100000100000
# 0000000000000001
# 0000100001000000
# 0000000000000010
# 0000100001100000
# 0000000000000011
# 0000100010000000
# 0000000000000100
# 0000100010100000
# 0000000000000101
# 0000100011000000
# 0000000000000110
# 0000100011100000
# 0000000000000111
# 0001100101000000
add wave -position 134  sim:/integration_1/decode_stage/address_width
add wave -position 135  sim:/integration_1/decode_stage/array_reg
add wave -position 136  sim:/integration_1/decode_stage/clk
add wave -position 137  sim:/integration_1/decode_stage/data_width
add wave -position 138  sim:/integration_1/decode_stage/i
add wave -position 139  sim:/integration_1/decode_stage/read_address1
add wave -position 140  sim:/integration_1/decode_stage/read_address1[0]
add wave -position 141  sim:/integration_1/decode_stage/read_address1[1]
add wave -position 142  sim:/integration_1/decode_stage/read_address1[2]
add wave -position 143  sim:/integration_1/decode_stage/read_address2
add wave -position 144  sim:/integration_1/decode_stage/read_data1
add wave -position 145  sim:/integration_1/decode_stage/read_data2
add wave -position 146  sim:/integration_1/decode_stage/write_address
add wave -position 147  sim:/integration_1/decode_stage/write_data
add wave -position 148  sim:/integration_1/decode_stage/write_enable
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/inst_mem_stage/read File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/read_file.v Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'sel'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/mux_generic.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/mux_1 File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (70) does not match connection size (86) for port 'read_data'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/buffer.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/buffer_mem File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 155
# ** Warning: (vsim-3015) [PCDPC] - Port size (70) does not match connection size (86) for port 'write_data'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/buffer.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/buffer_mem File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 155
add wave -position end  sim:/integration_1/alu_controls
add wave -position end  sim:/integration_1/clk
add wave -position end  sim:/integration_1/cs_alu_op
add wave -position end  sim:/integration_1/cs_call
add wave -position end  sim:/integration_1/cs_clrc
add wave -position end  sim:/integration_1/cs_int
add wave -position end  sim:/integration_1/cs_jc
add wave -position end  sim:/integration_1/cs_jmp
add wave -position end  sim:/integration_1/cs_jn
add wave -position end  sim:/integration_1/cs_jz
add wave -position end  sim:/integration_1/cs_ldd
add wave -position end  sim:/integration_1/cs_ldm
add wave -position end  sim:/integration_1/cs_mem_op
add wave -position end  sim:/integration_1/cs_mem_read
add wave -position end  sim:/integration_1/cs_mem_write
add wave -position end  sim:/integration_1/CS_NUM
add wave -position end  sim:/integration_1/cs_pop
add wave -position end  sim:/integration_1/cs_push
add wave -position end  sim:/integration_1/cs_reg_write
add wave -position end  sim:/integration_1/cs_reset
add wave -position end  sim:/integration_1/cs_ret
add wave -position end  sim:/integration_1/cs_rti
add wave -position end  sim:/integration_1/cs_setc
add wave -position end  sim:/integration_1/cs_std
add wave -position end  sim:/integration_1/d_alu_controls
add wave -position end  sim:/integration_1/d_alu_op
add wave -position end  sim:/integration_1/d_call
add wave -position end  sim:/integration_1/d_clrc
add wave -position end  sim:/integration_1/d_immediate
add wave -position end  sim:/integration_1/d_int
add wave -position end  sim:/integration_1/d_jc
add wave -position end  sim:/integration_1/d_jmp
add wave -position end  sim:/integration_1/d_jn
add wave -position end  sim:/integration_1/d_jz
add wave -position end  sim:/integration_1/d_ldd
add wave -position end  sim:/integration_1/d_ldm
add wave -position end  sim:/integration_1/d_mem_op
add wave -position end  sim:/integration_1/d_mem_read
add wave -position end  sim:/integration_1/d_mem_write
add wave -position end  sim:/integration_1/d_pop
add wave -position end  sim:/integration_1/d_push
add wave -position end  sim:/integration_1/d_read_add_2
add wave -position end  sim:/integration_1/d_read_data1
add wave -position end  sim:/integration_1/d_read_data2
add wave -position end  sim:/integration_1/d_reg_write
add wave -position end  sim:/integration_1/d_reset
add wave -position end  sim:/integration_1/d_ret
add wave -position end  sim:/integration_1/d_rti
add wave -position end  sim:/integration_1/d_setc
add wave -position end  sim:/integration_1/d_shamt
add wave -position end  sim:/integration_1/d_std
add wave -position end  sim:/integration_1/data
add wave -position end  sim:/integration_1/e_alu_op
add wave -position end  sim:/integration_1/e_call
add wave -position end  sim:/integration_1/e_clrc
add wave -position end  sim:/integration_1/e_flag
add wave -position end  sim:/integration_1/e_immediate
add wave -position end  sim:/integration_1/e_int
add wave -position end  sim:/integration_1/e_jc
add wave -position end  sim:/integration_1/e_jmp
add wave -position end  sim:/integration_1/e_jn
add wave -position end  sim:/integration_1/e_jz
add wave -position end  sim:/integration_1/e_ldd
add wave -position end  sim:/integration_1/e_ldm
add wave -position end  sim:/integration_1/e_mem_op
add wave -position end  sim:/integration_1/e_mem_read
add wave -position end  sim:/integration_1/e_mem_write
add wave -position end  sim:/integration_1/e_pop
add wave -position end  sim:/integration_1/e_push
add wave -position end  sim:/integration_1/e_read_add_2
add wave -position end  sim:/integration_1/e_read_data1
add wave -position end  sim:/integration_1/e_read_data2
add wave -position end  sim:/integration_1/e_reg_write
add wave -position end  sim:/integration_1/e_reset
add wave -position end  sim:/integration_1/e_result
add wave -position end  sim:/integration_1/e_ret
add wave -position end  sim:/integration_1/e_rti
add wave -position end  sim:/integration_1/e_setc
add wave -position end  sim:/integration_1/e_std
add wave -position end  sim:/integration_1/flag
add wave -position end  sim:/integration_1/flag_result
add wave -position end  sim:/integration_1/immediate
add wave -position end  sim:/integration_1/immediate_f
add wave -position end  sim:/integration_1/instuction
add wave -position end  sim:/integration_1/instuction_f
add wave -position end  sim:/integration_1/m_alu_op
add wave -position end  sim:/integration_1/m_call
add wave -position end  sim:/integration_1/m_clrc
add wave -position end  sim:/integration_1/m_data
add wave -position end  sim:/integration_1/m_immediate
add wave -position end  sim:/integration_1/m_int
add wave -position end  sim:/integration_1/m_jc
add wave -position end  sim:/integration_1/m_jmp
add wave -position end  sim:/integration_1/m_jn
add wave -position end  sim:/integration_1/m_jz
add wave -position end  sim:/integration_1/m_ldd
add wave -position end  sim:/integration_1/m_ldm
add wave -position end  sim:/integration_1/m_mem_op
add wave -position end  sim:/integration_1/m_pop
add wave -position end  sim:/integration_1/m_push
add wave -position end  sim:/integration_1/m_read_add_2
add wave -position end  sim:/integration_1/m_reg_write
add wave -position end  sim:/integration_1/m_reset
add wave -position end  sim:/integration_1/m_result
add wave -position end  sim:/integration_1/m_ret
add wave -position end  sim:/integration_1/m_rti
add wave -position end  sim:/integration_1/m_setc
add wave -position end  sim:/integration_1/m_std
add wave -position end  sim:/integration_1/mem_address
add wave -position end  sim:/integration_1/Num_alu
add wave -position end  sim:/integration_1/Num_of_bits
add wave -position end  sim:/integration_1/Num_of_registers
add wave -position end  sim:/integration_1/op2
add wave -position end  sim:/integration_1/op_code_width
add wave -position end  sim:/integration_1/pc
add wave -position end  sim:/integration_1/pc_modified
add wave -position end  sim:/integration_1/pc_width
add wave -position end  sim:/integration_1/pop_width
add wave -position end  sim:/integration_1/read_add_1
add wave -position end  sim:/integration_1/read_add_2
add wave -position end  sim:/integration_1/read_data1
add wave -position end  sim:/integration_1/read_data1_result
add wave -position end  sim:/integration_1/read_data2
add wave -position end  sim:/integration_1/read_data2_result
add wave -position end  sim:/integration_1/result
add wave -position end  sim:/integration_1/selector_1
add wave -position end  sim:/integration_1/selector_2
add wave -position end  sim:/integration_1/selector_3
add wave -position end  sim:/integration_1/selector_4
add wave -position end  sim:/integration_1/selector_5
add wave -position end  sim:/integration_1/selector_6
add wave -position end  sim:/integration_1/selector_7
add wave -position end  sim:/integration_1/sp
add wave -position end  sim:/integration_1/sp_jump
add wave -position end  sim:/integration_1/sp_width
add wave -position end  sim:/integration_1/value
add wave -position end  sim:/integration_1/write_data
add wave -position end  sim:/integration_1/z_value
add wave -position end  sim:/integration_1/decode_stage/address_width
add wave -position end  sim:/integration_1/decode_stage/array_reg
add wave -position end  sim:/integration_1/decode_stage/clk
add wave -position end  sim:/integration_1/decode_stage/data_width
add wave -position end  sim:/integration_1/decode_stage/i
add wave -position end  sim:/integration_1/decode_stage/read_address1
add wave -position end  sim:/integration_1/decode_stage/read_address2
add wave -position end  sim:/integration_1/decode_stage/read_data1
add wave -position end  sim:/integration_1/decode_stage/read_data2
add wave -position end  sim:/integration_1/decode_stage/write_address
add wave -position end  sim:/integration_1/decode_stage/write_data
add wave -position end  sim:/integration_1/decode_stage/write_enable
force -freeze sim:/integration_1/clk 0 0, 1 {50 ps} -r 100
run
# 0000000000000000
# 0000000000000000
# 0000100000100000
# 0000000000000001
# 0000100001000000
# 0000000000000010
# 0000100001100000
# 0000000000000011
# 0000100010000000
# 0000000000000100
# 0000100010100000
# 0000000000000101
# 0000100011000000
# 0000000000000110
# 0000100011100000
# 0000000000000111
# 0001100101000000
# Compile of alu.v was successful.
# Compile of control_unit.v was successful.
# Compile of instruction_memory.v was successful.
# Compile of read_file.v was successful.
# Compile of data_stack_memory.v was successful.
# Compile of integration_file.v was successful.
# Compile of decode_ciruit.v was successful.
# Compile of mux_generic.v was successful.
# Compile of sign_extend.v was successful.
# Compile of integration_phase_1.v was successful.
# Compile of buffer.v was successful.
# 11 compiles, 0 failed with no errors.
vsim -gui work.integration_1
# End time: 20:20:58 on Nov 17,2022, Elapsed time: 0:31:55
# Errors: 0, Warnings: 6
# vsim -gui work.integration_1 
# Start time: 20:20:58 on Nov 17,2022
# Loading work.integration_1
# Loading work.instruction_memory
# Loading work.read_file
# Loading work.buffer
# Loading work.mux_generic
# Loading work.control_unit
# Loading work.decode_ciruit
# Loading work.alu
# Loading work.sign_extend
# Loading work.data_stack_memory
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/inst_mem_stage/read File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/read_file.v Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'sel'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/mux_generic.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/mux_1 File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (70) does not match connection size (86) for port 'read_data'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/buffer.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/buffer_mem File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 155
# ** Warning: (vsim-3015) [PCDPC] - Port size (70) does not match connection size (86) for port 'write_data'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/buffer.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/buffer_mem File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 155
add wave -position end  sim:/integration_1/alu_controls
add wave -position end  sim:/integration_1/clk
add wave -position end  sim:/integration_1/cs_alu_op
add wave -position end  sim:/integration_1/cs_call
add wave -position end  sim:/integration_1/cs_clrc
add wave -position end  sim:/integration_1/cs_int
add wave -position end  sim:/integration_1/cs_jc
add wave -position end  sim:/integration_1/cs_jmp
add wave -position end  sim:/integration_1/cs_jn
add wave -position end  sim:/integration_1/cs_jz
add wave -position end  sim:/integration_1/cs_ldd
add wave -position end  sim:/integration_1/cs_ldm
add wave -position end  sim:/integration_1/cs_mem_op
add wave -position end  sim:/integration_1/cs_mem_read
add wave -position end  sim:/integration_1/cs_mem_write
add wave -position end  sim:/integration_1/CS_NUM
add wave -position end  sim:/integration_1/cs_pop
add wave -position end  sim:/integration_1/cs_push
add wave -position end  sim:/integration_1/cs_reg_write
add wave -position end  sim:/integration_1/cs_reset
add wave -position end  sim:/integration_1/cs_ret
add wave -position end  sim:/integration_1/cs_rti
add wave -position end  sim:/integration_1/cs_setc
add wave -position end  sim:/integration_1/cs_std
add wave -position end  sim:/integration_1/d_alu_controls
add wave -position end  sim:/integration_1/d_alu_op
add wave -position end  sim:/integration_1/d_call
add wave -position end  sim:/integration_1/d_clrc
add wave -position end  sim:/integration_1/d_immediate
add wave -position end  sim:/integration_1/d_int
add wave -position end  sim:/integration_1/d_jc
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Asmaa Adel  Hostname: ASMAA-ADEL  ProcessID: 12536
#           Attempting to use alternate WLF file "./wlfteh23q0".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfteh23q0
add wave -position end  sim:/integration_1/d_jmp
add wave -position end  sim:/integration_1/d_jn
add wave -position end  sim:/integration_1/d_jz
add wave -position end  sim:/integration_1/d_ldd
add wave -position end  sim:/integration_1/d_ldm
add wave -position end  sim:/integration_1/d_mem_op
add wave -position end  sim:/integration_1/d_mem_read
add wave -position end  sim:/integration_1/d_mem_write
add wave -position end  sim:/integration_1/d_pop
add wave -position end  sim:/integration_1/d_push
add wave -position end  sim:/integration_1/d_read_add_2
add wave -position end  sim:/integration_1/d_read_data1
add wave -position end  sim:/integration_1/d_read_data2
add wave -position end  sim:/integration_1/d_reg_write
add wave -position end  sim:/integration_1/d_reset
add wave -position end  sim:/integration_1/d_ret
add wave -position end  sim:/integration_1/d_rti
add wave -position end  sim:/integration_1/d_setc
add wave -position end  sim:/integration_1/d_shamt
add wave -position end  sim:/integration_1/d_std
add wave -position end  sim:/integration_1/data
add wave -position end  sim:/integration_1/e_alu_op
add wave -position end  sim:/integration_1/e_call
add wave -position end  sim:/integration_1/e_clrc
add wave -position end  sim:/integration_1/e_flag
add wave -position end  sim:/integration_1/e_immediate
add wave -position end  sim:/integration_1/e_int
add wave -position end  sim:/integration_1/e_jc
add wave -position end  sim:/integration_1/e_jmp
add wave -position end  sim:/integration_1/e_jn
add wave -position end  sim:/integration_1/e_jz
add wave -position end  sim:/integration_1/e_ldd
add wave -position end  sim:/integration_1/e_ldm
add wave -position end  sim:/integration_1/e_mem_op
add wave -position end  sim:/integration_1/e_mem_read
add wave -position end  sim:/integration_1/e_mem_write
add wave -position end  sim:/integration_1/e_pop
add wave -position end  sim:/integration_1/e_push
add wave -position end  sim:/integration_1/e_read_add_2
add wave -position end  sim:/integration_1/e_read_data1
add wave -position end  sim:/integration_1/e_read_data2
add wave -position end  sim:/integration_1/e_reg_write
add wave -position end  sim:/integration_1/e_reset
add wave -position end  sim:/integration_1/e_result
add wave -position end  sim:/integration_1/e_ret
add wave -position end  sim:/integration_1/e_rti
add wave -position end  sim:/integration_1/e_setc
add wave -position end  sim:/integration_1/e_std
add wave -position end  sim:/integration_1/flag
add wave -position end  sim:/integration_1/flag_result
add wave -position end  sim:/integration_1/immediate
add wave -position end  sim:/integration_1/immediate_f
add wave -position end  sim:/integration_1/instuction
add wave -position end  sim:/integration_1/instuction_f
add wave -position end  sim:/integration_1/m_alu_op
add wave -position end  sim:/integration_1/m_call
add wave -position end  sim:/integration_1/m_clrc
add wave -position end  sim:/integration_1/m_data
add wave -position end  sim:/integration_1/m_immediate
add wave -position end  sim:/integration_1/m_int
add wave -position end  sim:/integration_1/m_jc
add wave -position end  sim:/integration_1/m_jmp
add wave -position end  sim:/integration_1/m_jn
add wave -position end  sim:/integration_1/m_jz
add wave -position end  sim:/integration_1/m_ldd
add wave -position end  sim:/integration_1/m_ldm
add wave -position end  sim:/integration_1/m_mem_op
add wave -position end  sim:/integration_1/m_pop
add wave -position end  sim:/integration_1/m_push
add wave -position end  sim:/integration_1/m_read_add_2
add wave -position end  sim:/integration_1/m_reg_write
add wave -position end  sim:/integration_1/m_reset
add wave -position end  sim:/integration_1/m_result
add wave -position end  sim:/integration_1/m_ret
add wave -position end  sim:/integration_1/m_rti
add wave -position end  sim:/integration_1/m_setc
add wave -position end  sim:/integration_1/m_std
add wave -position end  sim:/integration_1/mem_address
add wave -position end  sim:/integration_1/Num_alu
add wave -position end  sim:/integration_1/Num_of_bits
add wave -position end  sim:/integration_1/Num_of_registers
add wave -position end  sim:/integration_1/op2
add wave -position end  sim:/integration_1/op_code_width
add wave -position end  sim:/integration_1/pc
add wave -position end  sim:/integration_1/pc_modified
add wave -position end  sim:/integration_1/pc_width
add wave -position end  sim:/integration_1/pop_width
add wave -position end  sim:/integration_1/read_add_1
add wave -position end  sim:/integration_1/read_add_2
add wave -position end  sim:/integration_1/read_data1
add wave -position end  sim:/integration_1/read_data1_result
add wave -position end  sim:/integration_1/read_data2
add wave -position end  sim:/integration_1/read_data2_result
add wave -position end  sim:/integration_1/result
add wave -position end  sim:/integration_1/selector_1
add wave -position end  sim:/integration_1/selector_2
add wave -position end  sim:/integration_1/selector_3
add wave -position end  sim:/integration_1/selector_4
add wave -position end  sim:/integration_1/selector_5
add wave -position end  sim:/integration_1/selector_6
add wave -position end  sim:/integration_1/selector_7
add wave -position end  sim:/integration_1/sp
add wave -position end  sim:/integration_1/sp_jump
add wave -position end  sim:/integration_1/sp_width
add wave -position end  sim:/integration_1/value
add wave -position end  sim:/integration_1/write_data
add wave -position end  sim:/integration_1/z_value
force -freeze sim:/integration_1/clk 0 0, 1 {50 ps} -r 100
run
# 0000000000000000
# 0000000000000000
# 0000100000100000
# 0000000000000001
# 0000100001000000
# 0000000000000010
# 0000100001100000
# 0000000000000011
# 0000100010000000
# 0000000000000100
# 0000100010100000
# 0000000000000101
# 0000100011000000
# 0000000000000110
# 0000100011100000
# 0000000000000111
# 0001100101000000
# 0000000000000111
add wave -position end  sim:/integration_1/alu_stage/alu_operation
add wave -position end  sim:/integration_1/alu_stage/clk
add wave -position end  sim:/integration_1/alu_stage/flag
add wave -position end  sim:/integration_1/alu_stage/op1
add wave -position end  sim:/integration_1/alu_stage/op2
add wave -position end  sim:/integration_1/alu_stage/result
add wave -position end  sim:/integration_1/alu_stage/shamt
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/inst_mem_stage/read File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/read_file.v Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'sel'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/mux_generic.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/mux_1 File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (70) does not match connection size (86) for port 'read_data'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/buffer.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/buffer_mem File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 155
# ** Warning: (vsim-3015) [PCDPC] - Port size (70) does not match connection size (86) for port 'write_data'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/buffer.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/buffer_mem File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 155
# Compile of decode_ciruit.v was successful.
vsim -gui work.integration_1
# End time: 20:25:38 on Nov 17,2022, Elapsed time: 0:04:40
# Errors: 0, Warnings: 6
# vsim -gui work.integration_1 
# Start time: 20:25:38 on Nov 17,2022
# Loading work.integration_1
# Loading work.instruction_memory
# Loading work.read_file
# Loading work.buffer
# Loading work.mux_generic
# Loading work.control_unit
# Loading work.decode_ciruit
# Loading work.alu
# Loading work.sign_extend
# Loading work.data_stack_memory
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/inst_mem_stage/read File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/read_file.v Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'sel'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/mux_generic.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/mux_1 File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (70) does not match connection size (86) for port 'read_data'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/buffer.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/buffer_mem File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 155
# ** Warning: (vsim-3015) [PCDPC] - Port size (70) does not match connection size (86) for port 'write_data'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/buffer.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/buffer_mem File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 155
add wave -position end  sim:/integration_1/alu_controls
add wave -position end  sim:/integration_1/clk
add wave -position end  sim:/integration_1/cs_alu_op
add wave -position end  sim:/integration_1/cs_call
add wave -position end  sim:/integration_1/cs_clrc
add wave -position end  sim:/integration_1/cs_int
add wave -position end  sim:/integration_1/cs_jc
add wave -position end  sim:/integration_1/cs_jmp
add wave -position end  sim:/integration_1/cs_jn
add wave -position end  sim:/integration_1/cs_jz
add wave -position end  sim:/integration_1/cs_ldd
add wave -position end  sim:/integration_1/cs_ldm
add wave -position end  sim:/integration_1/cs_mem_op
add wave -position end  sim:/integration_1/cs_mem_read
add wave -position end  sim:/integration_1/cs_mem_write
add wave -position end  sim:/integration_1/CS_NUM
add wave -position end  sim:/integration_1/cs_pop
add wave -position end  sim:/integration_1/cs_push
add wave -position end  sim:/integration_1/cs_reg_write
add wave -position end  sim:/integration_1/cs_reset
add wave -position end  sim:/integration_1/cs_ret
add wave -position end  sim:/integration_1/cs_rti
add wave -position end  sim:/integration_1/cs_setc
add wave -position end  sim:/integration_1/cs_std
add wave -position end  sim:/integration_1/d_alu_controls
add wave -position end  sim:/integration_1/d_alu_op
add wave -position end  sim:/integration_1/d_call
add wave -position end  sim:/integration_1/d_clrc
add wave -position end  sim:/integration_1/d_immediate
add wave -position end  sim:/integration_1/d_int
add wave -position end  sim:/integration_1/d_jc
add wave -position end  sim:/integration_1/d_jmp
add wave -position end  sim:/integration_1/d_jn
add wave -position end  sim:/integration_1/d_jz
add wave -position end  sim:/integration_1/d_ldd
add wave -position end  sim:/integration_1/d_ldm
add wave -position end  sim:/integration_1/d_mem_op
add wave -position end  sim:/integration_1/d_mem_read
add wave -position end  sim:/integration_1/d_mem_write
add wave -position end  sim:/integration_1/d_pop
add wave -position end  sim:/integration_1/d_push
add wave -position end  sim:/integration_1/d_read_add_2
add wave -position end  sim:/integration_1/d_read_data1
add wave -position end  sim:/integration_1/d_read_data2
add wave -position end  sim:/integration_1/d_reg_write
add wave -position end  sim:/integration_1/d_reset
add wave -position end  sim:/integration_1/d_ret
add wave -position end  sim:/integration_1/d_rti
add wave -position end  sim:/integration_1/d_setc
add wave -position end  sim:/integration_1/d_shamt
add wave -position end  sim:/integration_1/d_std
add wave -position end  sim:/integration_1/data
add wave -position end  sim:/integration_1/e_alu_op
add wave -position end  sim:/integration_1/e_call
add wave -position end  sim:/integration_1/e_clrc
add wave -position end  sim:/integration_1/e_flag
add wave -position end  sim:/integration_1/e_immediate
add wave -position end  sim:/integration_1/e_int
add wave -position end  sim:/integration_1/e_jc
add wave -position end  sim:/integration_1/e_jmp
add wave -position end  sim:/integration_1/e_jn
add wave -position end  sim:/integration_1/e_jz
add wave -position end  sim:/integration_1/e_ldd
add wave -position end  sim:/integration_1/e_ldm
add wave -position end  sim:/integration_1/e_mem_op
add wave -position end  sim:/integration_1/e_mem_read
add wave -position end  sim:/integration_1/e_mem_write
add wave -position end  sim:/integration_1/e_pop
add wave -position end  sim:/integration_1/e_push
add wave -position end  sim:/integration_1/e_read_add_2
add wave -position end  sim:/integration_1/e_read_data1
add wave -position end  sim:/integration_1/e_read_data2
add wave -position end  sim:/integration_1/e_reg_write
add wave -position end  sim:/integration_1/e_reset
add wave -position end  sim:/integration_1/e_result
add wave -position end  sim:/integration_1/e_ret
add wave -position end  sim:/integration_1/e_rti
add wave -position end  sim:/integration_1/e_setc
add wave -position end  sim:/integration_1/e_std
add wave -position end  sim:/integration_1/flag
add wave -position end  sim:/integration_1/flag_result
add wave -position end  sim:/integration_1/immediate
add wave -position end  sim:/integration_1/immediate_f
add wave -position end  sim:/integration_1/instuction
add wave -position end  sim:/integration_1/instuction_f
add wave -position end  sim:/integration_1/m_alu_op
add wave -position end  sim:/integration_1/m_call
add wave -position end  sim:/integration_1/m_clrc
add wave -position end  sim:/integration_1/m_data
add wave -position end  sim:/integration_1/m_immediate
add wave -position end  sim:/integration_1/m_int
add wave -position end  sim:/integration_1/m_jc
add wave -position end  sim:/integration_1/m_jmp
add wave -position end  sim:/integration_1/m_jn
add wave -position end  sim:/integration_1/m_jz
add wave -position end  sim:/integration_1/m_ldd
add wave -position end  sim:/integration_1/m_ldm
add wave -position end  sim:/integration_1/m_mem_op
add wave -position end  sim:/integration_1/m_pop
add wave -position end  sim:/integration_1/m_push
add wave -position end  sim:/integration_1/m_read_add_2
add wave -position end  sim:/integration_1/m_reg_write
add wave -position end  sim:/integration_1/m_reset
add wave -position end  sim:/integration_1/m_result
add wave -position end  sim:/integration_1/m_ret
add wave -position end  sim:/integration_1/m_rti
add wave -position end  sim:/integration_1/m_setc
add wave -position end  sim:/integration_1/m_std
add wave -position end  sim:/integration_1/mem_address
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Asmaa Adel  Hostname: ASMAA-ADEL  ProcessID: 12536
#           Attempting to use alternate WLF file "./wlft37w55i".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlft37w55i
add wave -position end  sim:/integration_1/Num_alu
add wave -position end  sim:/integration_1/Num_of_bits
add wave -position end  sim:/integration_1/Num_of_registers
add wave -position end  sim:/integration_1/op2
add wave -position end  sim:/integration_1/op_code_width
add wave -position end  sim:/integration_1/pc
add wave -position end  sim:/integration_1/pc_modified
add wave -position end  sim:/integration_1/pc_width
add wave -position end  sim:/integration_1/pop_width
add wave -position end  sim:/integration_1/read_add_1
add wave -position end  sim:/integration_1/read_add_2
add wave -position end  sim:/integration_1/read_data1
add wave -position end  sim:/integration_1/read_data1_result
add wave -position end  sim:/integration_1/read_data2
add wave -position end  sim:/integration_1/read_data2_result
add wave -position end  sim:/integration_1/result
add wave -position end  sim:/integration_1/selector_1
add wave -position end  sim:/integration_1/selector_2
add wave -position end  sim:/integration_1/selector_3
add wave -position end  sim:/integration_1/selector_4
add wave -position end  sim:/integration_1/selector_5
add wave -position end  sim:/integration_1/selector_6
add wave -position end  sim:/integration_1/selector_7
add wave -position end  sim:/integration_1/sp
add wave -position end  sim:/integration_1/sp_jump
add wave -position end  sim:/integration_1/sp_width
add wave -position end  sim:/integration_1/value
add wave -position end  sim:/integration_1/write_data
add wave -position end  sim:/integration_1/z_value
force -freeze sim:/integration_1/clk 0 0, 1 {50 ps} -r 100
run
# 0000000000000000
# 0000000000000000
# 0000100000100000
# 0000000000000001
# 0000100001000000
# 0000000000000010
# 0000100001100000
# 0000000000000011
# 0000100010000000
# 0000000000000100
# 0000100010100000
# 0000000000000101
# 0000100011000000
# 0000000000000110
# 0000100011100000
# 0000000000000111
# 0001100101000000
# 0000000000000111
vsim -gui work.integration_1
# End time: 20:29:57 on Nov 17,2022, Elapsed time: 0:04:19
# Errors: 0, Warnings: 7
# vsim -gui work.integration_1 
# Start time: 20:29:57 on Nov 17,2022
# Loading work.integration_1
# Loading work.instruction_memory
# Loading work.read_file
# Loading work.buffer
# Loading work.mux_generic
# Loading work.control_unit
# Loading work.decode_ciruit
# Loading work.alu
# Loading work.sign_extend
# Loading work.data_stack_memory
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/inst_mem_stage/read File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/read_file.v Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'sel'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/mux_generic.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/mux_1 File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (70) does not match connection size (86) for port 'read_data'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/buffer.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/buffer_mem File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 155
# ** Warning: (vsim-3015) [PCDPC] - Port size (70) does not match connection size (86) for port 'write_data'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/buffer.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/buffer_mem File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 155
add wave -position end  sim:/integration_1/alu_controls
add wave -position end  sim:/integration_1/clk
add wave -position end  sim:/integration_1/cs_alu_op
add wave -position end  sim:/integration_1/cs_call
add wave -position end  sim:/integration_1/cs_clrc
add wave -position end  sim:/integration_1/cs_int
add wave -position end  sim:/integration_1/cs_jc
add wave -position end  sim:/integration_1/cs_jmp
add wave -position end  sim:/integration_1/cs_jn
add wave -position end  sim:/integration_1/cs_jz
add wave -position end  sim:/integration_1/cs_ldd
add wave -position end  sim:/integration_1/cs_ldm
add wave -position end  sim:/integration_1/cs_mem_op
add wave -position end  sim:/integration_1/cs_mem_read
add wave -position end  sim:/integration_1/cs_mem_write
add wave -position end  sim:/integration_1/CS_NUM
add wave -position end  sim:/integration_1/cs_pop
add wave -position end  sim:/integration_1/cs_push
add wave -position end  sim:/integration_1/cs_reg_write
add wave -position end  sim:/integration_1/cs_reset
add wave -position end  sim:/integration_1/cs_ret
add wave -position end  sim:/integration_1/cs_rti
add wave -position end  sim:/integration_1/cs_setc
add wave -position end  sim:/integration_1/cs_std
add wave -position end  sim:/integration_1/d_alu_controls
add wave -position end  sim:/integration_1/d_alu_op
add wave -position end  sim:/integration_1/d_call
add wave -position end  sim:/integration_1/d_clrc
add wave -position end  sim:/integration_1/d_immediate
add wave -position end  sim:/integration_1/d_int
add wave -position end  sim:/integration_1/d_jc
add wave -position end  sim:/integration_1/d_jmp
add wave -position end  sim:/integration_1/d_jn
add wave -position end  sim:/integration_1/d_jz
add wave -position end  sim:/integration_1/d_ldd
add wave -position end  sim:/integration_1/d_ldm
add wave -position end  sim:/integration_1/d_mem_op
add wave -position end  sim:/integration_1/d_mem_read
add wave -position end  sim:/integration_1/d_mem_write
add wave -position end  sim:/integration_1/d_pop
add wave -position end  sim:/integration_1/d_push
add wave -position end  sim:/integration_1/d_read_add_2
add wave -position end  sim:/integration_1/d_read_data1
add wave -position end  sim:/integration_1/d_read_data2
add wave -position end  sim:/integration_1/d_reg_write
add wave -position end  sim:/integration_1/d_reset
add wave -position end  sim:/integration_1/d_ret
add wave -position end  sim:/integration_1/d_rti
add wave -position end  sim:/integration_1/d_setc
add wave -position end  sim:/integration_1/d_shamt
add wave -position end  sim:/integration_1/d_std
add wave -position end  sim:/integration_1/data
add wave -position end  sim:/integration_1/e_alu_op
add wave -position end  sim:/integration_1/e_call
add wave -position end  sim:/integration_1/e_clrc
add wave -position end  sim:/integration_1/e_flag
add wave -position end  sim:/integration_1/e_immediate
add wave -position end  sim:/integration_1/e_int
add wave -position end  sim:/integration_1/e_jc
add wave -position end  sim:/integration_1/e_jmp
add wave -position end  sim:/integration_1/e_jn
add wave -position end  sim:/integration_1/e_jz
add wave -position end  sim:/integration_1/e_ldd
add wave -position end  sim:/integration_1/e_ldm
add wave -position end  sim:/integration_1/e_mem_op
add wave -position end  sim:/integration_1/e_mem_read
add wave -position end  sim:/integration_1/e_mem_write
add wave -position end  sim:/integration_1/e_pop
add wave -position end  sim:/integration_1/e_push
add wave -position end  sim:/integration_1/e_read_add_2
add wave -position end  sim:/integration_1/e_read_data1
add wave -position end  sim:/integration_1/e_read_data2
add wave -position end  sim:/integration_1/e_reg_write
add wave -position end  sim:/integration_1/e_reset
add wave -position end  sim:/integration_1/e_result
add wave -position end  sim:/integration_1/e_ret
add wave -position end  sim:/integration_1/e_rti
add wave -position end  sim:/integration_1/e_setc
add wave -position end  sim:/integration_1/e_std
add wave -position end  sim:/integration_1/flag
add wave -position end  sim:/integration_1/flag_result
add wave -position end  sim:/integration_1/immediate
add wave -position end  sim:/integration_1/immediate_f
add wave -position end  sim:/integration_1/instuction
add wave -position end  sim:/integration_1/instuction_f
add wave -position end  sim:/integration_1/m_alu_op
add wave -position end  sim:/integration_1/m_call
add wave -position end  sim:/integration_1/m_clrc
add wave -position end  sim:/integration_1/m_data
add wave -position end  sim:/integration_1/m_immediate
add wave -position end  sim:/integration_1/m_int
add wave -position end  sim:/integration_1/m_jc
add wave -position end  sim:/integration_1/m_jmp
add wave -position end  sim:/integration_1/m_jn
add wave -position end  sim:/integration_1/m_jz
add wave -position end  sim:/integration_1/m_ldd
add wave -position end  sim:/integration_1/m_ldm
add wave -position end  sim:/integration_1/m_mem_op
add wave -position end  sim:/integration_1/m_pop
add wave -position end  sim:/integration_1/m_push
add wave -position end  sim:/integration_1/m_read_add_2
add wave -position end  sim:/integration_1/m_reg_write
add wave -position end  sim:/integration_1/m_reset
add wave -position end  sim:/integration_1/m_result
add wave -position end  sim:/integration_1/m_ret
add wave -position end  sim:/integration_1/m_rti
add wave -position end  sim:/integration_1/m_setc
add wave -position end  sim:/integration_1/m_std
add wave -position end  sim:/integration_1/mem_address
add wave -position end  sim:/integration_1/Num_alu
add wave -position end  sim:/integration_1/Num_of_bits
add wave -position end  sim:/integration_1/Num_of_registers
add wave -position end  sim:/integration_1/op2
add wave -position end  sim:/integration_1/op_code_width
add wave -position end  sim:/integration_1/pc
add wave -position end  sim:/integration_1/pc_modified
add wave -position end  sim:/integration_1/pc_width
add wave -position end  sim:/integration_1/pop_width
add wave -position end  sim:/integration_1/read_add_1
add wave -position end  sim:/integration_1/read_add_2
add wave -position end  sim:/integration_1/read_data1
add wave -position end  sim:/integration_1/read_data1_result
add wave -position end  sim:/integration_1/read_data2
add wave -position end  sim:/integration_1/read_data2_result
add wave -position end  sim:/integration_1/result
add wave -position end  sim:/integration_1/selector_1
add wave -position end  sim:/integration_1/selector_2
add wave -position end  sim:/integration_1/selector_3
add wave -position end  sim:/integration_1/selector_4
add wave -position end  sim:/integration_1/selector_5
add wave -position end  sim:/integration_1/selector_6
add wave -position end  sim:/integration_1/selector_7
add wave -position end  sim:/integration_1/sp
add wave -position end  sim:/integration_1/sp_jump
add wave -position end  sim:/integration_1/sp_width
add wave -position end  sim:/integration_1/value
add wave -position end  sim:/integration_1/write_data
add wave -position end  sim:/integration_1/z_value
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Asmaa Adel  Hostname: ASMAA-ADEL  ProcessID: 12536
#           Attempting to use alternate WLF file "./wlftw99ne8".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftw99ne8
force -freeze sim:/integration_1/clk 0 0, 1 {50 ps} -r 100
run
# 0000000000000000
# 0000000000000000
# 0000100000100000
# 0000000000000001
# 0000100001000000
# 0000000000000010
# 0000100001100000
# 0000000000000011
# 0000100010000000
# 0000000000000100
# 0000100010100000
# 0000000000000101
# 0000100011000000
# 0000000000000110
# 0000100011100000
# 0000000000000111
# 0010000001100000
# 0000000000000111
vsim -gui work.integration_1
# End time: 20:33:37 on Nov 17,2022, Elapsed time: 0:03:40
# Errors: 0, Warnings: 7
# vsim -gui work.integration_1 
# Start time: 20:33:37 on Nov 17,2022
# Loading work.integration_1
# Loading work.instruction_memory
# Loading work.read_file
# Loading work.buffer
# Loading work.mux_generic
# Loading work.control_unit
# Loading work.decode_ciruit
# Loading work.alu
# Loading work.sign_extend
# Loading work.data_stack_memory
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/inst_mem_stage/read File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/read_file.v Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'sel'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/mux_generic.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/mux_1 File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (70) does not match connection size (86) for port 'read_data'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/buffer.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/buffer_mem File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 155
# ** Warning: (vsim-3015) [PCDPC] - Port size (70) does not match connection size (86) for port 'write_data'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/buffer.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/buffer_mem File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 155
add wave -position end  sim:/integration_1/alu_controls
add wave -position end  sim:/integration_1/clk
add wave -position end  sim:/integration_1/cs_alu_op
add wave -position end  sim:/integration_1/cs_call
add wave -position end  sim:/integration_1/cs_clrc
add wave -position end  sim:/integration_1/cs_int
add wave -position end  sim:/integration_1/cs_jc
add wave -position end  sim:/integration_1/cs_jmp
add wave -position end  sim:/integration_1/cs_jn
add wave -position end  sim:/integration_1/cs_jz
add wave -position end  sim:/integration_1/cs_ldd
add wave -position end  sim:/integration_1/cs_ldm
add wave -position end  sim:/integration_1/cs_mem_op
add wave -position end  sim:/integration_1/cs_mem_read
add wave -position end  sim:/integration_1/cs_mem_write
add wave -position end  sim:/integration_1/CS_NUM
add wave -position end  sim:/integration_1/cs_pop
add wave -position end  sim:/integration_1/cs_push
add wave -position end  sim:/integration_1/cs_reg_write
add wave -position end  sim:/integration_1/cs_reset
add wave -position end  sim:/integration_1/cs_ret
add wave -position end  sim:/integration_1/cs_rti
add wave -position end  sim:/integration_1/cs_setc
add wave -position end  sim:/integration_1/cs_std
add wave -position end  sim:/integration_1/d_alu_controls
add wave -position end  sim:/integration_1/d_alu_op
add wave -position end  sim:/integration_1/d_call
add wave -position end  sim:/integration_1/d_clrc
add wave -position end  sim:/integration_1/d_immediate
add wave -position end  sim:/integration_1/d_int
add wave -position end  sim:/integration_1/d_jc
add wave -position end  sim:/integration_1/d_jmp
add wave -position end  sim:/integration_1/d_jn
add wave -position end  sim:/integration_1/d_jz
add wave -position end  sim:/integration_1/d_ldd
add wave -position end  sim:/integration_1/d_ldm
add wave -position end  sim:/integration_1/d_mem_op
add wave -position end  sim:/integration_1/d_mem_read
add wave -position end  sim:/integration_1/d_mem_write
add wave -position end  sim:/integration_1/d_pop
add wave -position end  sim:/integration_1/d_push
add wave -position end  sim:/integration_1/d_read_add_2
add wave -position end  sim:/integration_1/d_read_data1
add wave -position end  sim:/integration_1/d_read_data2
add wave -position end  sim:/integration_1/d_reg_write
add wave -position end  sim:/integration_1/d_reset
add wave -position end  sim:/integration_1/d_ret
add wave -position end  sim:/integration_1/d_rti
add wave -position end  sim:/integration_1/d_setc
add wave -position end  sim:/integration_1/d_shamt
add wave -position end  sim:/integration_1/d_std
add wave -position end  sim:/integration_1/data
add wave -position end  sim:/integration_1/e_alu_op
add wave -position end  sim:/integration_1/e_call
add wave -position end  sim:/integration_1/e_clrc
add wave -position end  sim:/integration_1/e_flag
add wave -position end  sim:/integration_1/e_immediate
add wave -position end  sim:/integration_1/e_int
add wave -position end  sim:/integration_1/e_jc
add wave -position end  sim:/integration_1/e_jmp
add wave -position end  sim:/integration_1/e_jn
add wave -position end  sim:/integration_1/e_jz
add wave -position end  sim:/integration_1/e_ldd
add wave -position end  sim:/integration_1/e_ldm
add wave -position end  sim:/integration_1/e_mem_op
add wave -position end  sim:/integration_1/e_mem_read
add wave -position end  sim:/integration_1/e_mem_write
add wave -position end  sim:/integration_1/e_pop
add wave -position end  sim:/integration_1/e_push
add wave -position end  sim:/integration_1/e_read_add_2
add wave -position end  sim:/integration_1/e_read_data1
add wave -position end  sim:/integration_1/e_read_data2
add wave -position end  sim:/integration_1/e_reg_write
add wave -position end  sim:/integration_1/e_reset
add wave -position end  sim:/integration_1/e_result
add wave -position end  sim:/integration_1/e_ret
add wave -position end  sim:/integration_1/e_rti
add wave -position end  sim:/integration_1/e_setc
add wave -position end  sim:/integration_1/e_std
add wave -position end  sim:/integration_1/flag
add wave -position end  sim:/integration_1/flag_result
add wave -position end  sim:/integration_1/immediate
add wave -position end  sim:/integration_1/immediate_f
add wave -position end  sim:/integration_1/instuction
add wave -position end  sim:/integration_1/instuction_f
add wave -position end  sim:/integration_1/m_alu_op
add wave -position end  sim:/integration_1/m_call
add wave -position end  sim:/integration_1/m_clrc
add wave -position end  sim:/integration_1/m_data
add wave -position end  sim:/integration_1/m_immediate
add wave -position end  sim:/integration_1/m_int
add wave -position end  sim:/integration_1/m_jc
add wave -position end  sim:/integration_1/m_jmp
add wave -position end  sim:/integration_1/m_jn
add wave -position end  sim:/integration_1/m_jz
add wave -position end  sim:/integration_1/m_ldd
add wave -position end  sim:/integration_1/m_ldm
add wave -position end  sim:/integration_1/m_mem_op
add wave -position end  sim:/integration_1/m_pop
add wave -position end  sim:/integration_1/m_push
add wave -position end  sim:/integration_1/m_read_add_2
add wave -position end  sim:/integration_1/m_reg_write
add wave -position end  sim:/integration_1/m_reset
add wave -position end  sim:/integration_1/m_result
add wave -position end  sim:/integration_1/m_ret
add wave -position end  sim:/integration_1/m_rti
add wave -position end  sim:/integration_1/m_setc
add wave -position end  sim:/integration_1/m_std
add wave -position end  sim:/integration_1/mem_address
add wave -position end  sim:/integration_1/Num_alu
add wave -position end  sim:/integration_1/Num_of_bits
add wave -position end  sim:/integration_1/Num_of_registers
add wave -position end  sim:/integration_1/op2
add wave -position end  sim:/integration_1/op_code_width
add wave -position end  sim:/integration_1/pc
add wave -position end  sim:/integration_1/pc_modified
add wave -position end  sim:/integration_1/pc_width
add wave -position end  sim:/integration_1/pop_width
add wave -position end  sim:/integration_1/read_add_1
add wave -position end  sim:/integration_1/read_add_2
add wave -position end  sim:/integration_1/read_data1
add wave -position end  sim:/integration_1/read_data1_result
add wave -position end  sim:/integration_1/read_data2
add wave -position end  sim:/integration_1/read_data2_result
add wave -position end  sim:/integration_1/result
add wave -position end  sim:/integration_1/selector_1
add wave -position end  sim:/integration_1/selector_2
add wave -position end  sim:/integration_1/selector_3
add wave -position end  sim:/integration_1/selector_4
add wave -position end  sim:/integration_1/selector_5
add wave -position end  sim:/integration_1/selector_6
add wave -position end  sim:/integration_1/selector_7
add wave -position end  sim:/integration_1/sp
add wave -position end  sim:/integration_1/sp_jump
add wave -position end  sim:/integration_1/sp_width
add wave -position end  sim:/integration_1/value
add wave -position end  sim:/integration_1/write_data
add wave -position end  sim:/integration_1/z_value
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Asmaa Adel  Hostname: ASMAA-ADEL  ProcessID: 12536
#           Attempting to use alternate WLF file "./wlfti5t2br".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlfti5t2br
force -freeze sim:/integration_1/clk 0 0, 1 {50 ps} -r 100
run
# 0000000000000000
# 0000000000000000
# 0000100000100000
# 0000000000000001
# 0000100001000000
# 0000000000000010
# 0010100000000000
# 0010100000000000
# 0010100000000000
# 0010100000000000
# 0001100101000000
# 0000000000000111
add wave -position end  sim:/integration_1/decode_stage/array_reg
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/inst_mem_stage/read File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/read_file.v Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'sel'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/mux_generic.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/mux_1 File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (70) does not match connection size (86) for port 'read_data'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/buffer.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/buffer_mem File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 155
# ** Warning: (vsim-3015) [PCDPC] - Port size (70) does not match connection size (86) for port 'write_data'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/buffer.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/buffer_mem File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 155
add wave -position end  sim:/integration_1/clk
add wave -position end  sim:/integration_1/result
add wave -position end  sim:/integration_1/decode_stage/array_reg
force -freeze sim:/integration_1/clk 0 0, 1 {50 ps} -r 100
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# 0000000000000000
# 0000000000000000
# 0000100000100000
# 0000000000000001
# 0000100001000000
# 0000000000000010
# 0010100000000000
# 0010100000000000
# 0010100000000000
# 0010100000000000
# 0001100101000000
# 0000000000000111
vsim -gui work.integration_1
# End time: 20:37:19 on Nov 17,2022, Elapsed time: 0:03:42
# Errors: 0, Warnings: 5
# vsim -gui work.integration_1 
# Start time: 20:37:19 on Nov 17,2022
# Loading work.integration_1
# Loading work.instruction_memory
# Loading work.read_file
# Loading work.buffer
# Loading work.mux_generic
# Loading work.control_unit
# Loading work.decode_ciruit
# Loading work.alu
# Loading work.sign_extend
# Loading work.data_stack_memory
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/inst_mem_stage/read File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/read_file.v Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'sel'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/mux_generic.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/mux_1 File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (70) does not match connection size (86) for port 'read_data'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/buffer.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/buffer_mem File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 155
# ** Warning: (vsim-3015) [PCDPC] - Port size (70) does not match connection size (86) for port 'write_data'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/buffer.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/buffer_mem File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 155
add wave -position end  sim:/integration_1/clk
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Asmaa Adel  Hostname: ASMAA-ADEL  ProcessID: 12536
#           Attempting to use alternate WLF file "./wlftw0rv09".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftw0rv09
add wave -position end  sim:/integration_1/cont_unit/alu_controls
add wave -position end  sim:/integration_1/cont_unit/cs
add wave -position end  sim:/integration_1/cont_unit/cs_alu_op
add wave -position end  sim:/integration_1/cont_unit/cs_call
add wave -position end  sim:/integration_1/cont_unit/cs_clrc
add wave -position end  sim:/integration_1/cont_unit/cs_int
add wave -position end  sim:/integration_1/cont_unit/cs_jc
add wave -position end  sim:/integration_1/cont_unit/cs_jmp
add wave -position end  sim:/integration_1/cont_unit/cs_jn
add wave -position end  sim:/integration_1/cont_unit/cs_jz
add wave -position end  sim:/integration_1/cont_unit/cs_ldd
add wave -position end  sim:/integration_1/cont_unit/cs_ldm
add wave -position end  sim:/integration_1/cont_unit/cs_mem_op
add wave -position end  sim:/integration_1/cont_unit/cs_mem_read
add wave -position end  sim:/integration_1/cont_unit/cs_mem_write
add wave -position end  sim:/integration_1/cont_unit/CS_NUM
add wave -position end  sim:/integration_1/cont_unit/cs_pop
add wave -position end  sim:/integration_1/cont_unit/cs_push
add wave -position end  sim:/integration_1/cont_unit/cs_reg_write
add wave -position end  sim:/integration_1/cont_unit/cs_reset
add wave -position end  sim:/integration_1/cont_unit/cs_ret
add wave -position end  sim:/integration_1/cont_unit/cs_rti
add wave -position end  sim:/integration_1/cont_unit/cs_setc
add wave -position end  sim:/integration_1/cont_unit/cs_std
add wave -position end  sim:/integration_1/cont_unit/N
add wave -position end  sim:/integration_1/cont_unit/Num_alu
add wave -position end  sim:/integration_1/cont_unit/op_code
add wave -position end  sim:/integration_1/decode_stage/array_reg
force -freeze sim:/integration_1/clk 0 0, 1 {50 ps} -r 100
run
# 0000000000000000
# 0000000000000000
# 0000100000100000
# 0000000000000001
# 0000100001000000
# 0000000000000010
# 0010100000000000
# Load canceled
# Load canceled
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/inst_mem_stage/read File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/read_file.v Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'sel'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/mux_generic.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/mux_1 File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (70) does not match connection size (86) for port 'read_data'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/buffer.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/buffer_mem File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 155
# ** Warning: (vsim-3015) [PCDPC] - Port size (70) does not match connection size (86) for port 'write_data'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/buffer.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/buffer_mem File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 155
add wave -position end  sim:/integration_1/clk
add wave -position end  sim:/integration_1/result
force -freeze sim:/integration_1/clk 0 0, 1 {50 ps} -r 100
run
# 0000000000000000
# 0000000000000000
# 0000100000100000
# 0000000000000001
# 0000100001000000
# 0000000000000010
# 0010100000000000
# 0010100000000000
# 0010100000000000
# 0010100000000000
# 0010100000000000
# 0010100000000000
# 0010100000000000
# 0010100000000000
# 0001100101000000
# 0000000000000111
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/inst_mem_stage/read File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/read_file.v Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'sel'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/mux_generic.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/mux_1 File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (70) does not match connection size (86) for port 'read_data'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/buffer.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/buffer_mem File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 155
# ** Warning: (vsim-3015) [PCDPC] - Port size (70) does not match connection size (86) for port 'write_data'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/buffer.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/buffer_mem File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 155
vsim -gui work.integration_1
# End time: 20:50:41 on Nov 17,2022, Elapsed time: 0:13:22
# Errors: 0, Warnings: 5
# vsim -gui work.integration_1 
# Start time: 20:50:41 on Nov 17,2022
# Loading work.integration_1
# Loading work.instruction_memory
# Loading work.read_file
# Loading work.buffer
# Loading work.mux_generic
# Loading work.control_unit
# Loading work.decode_ciruit
# Loading work.alu
# Loading work.sign_extend
# Loading work.data_stack_memory
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/inst_mem_stage/read File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/read_file.v Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'sel'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/mux_generic.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/mux_1 File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (70) does not match connection size (86) for port 'read_data'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/buffer.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/buffer_mem File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 155
# ** Warning: (vsim-3015) [PCDPC] - Port size (70) does not match connection size (86) for port 'write_data'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/buffer.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/buffer_mem File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 155
add wave -position end  sim:/integration_1/clk
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: Asmaa Adel  Hostname: ASMAA-ADEL  ProcessID: 12536
#           Attempting to use alternate WLF file "./wlftg3e7b0".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftg3e7b0
add wave -position end  sim:/integration_1/memory_stage/array_reg
force -freeze sim:/integration_1/clk 0 0, 1 {50 ps} -r 100
run
# 0000000000000000
# 0000000000000000
# 0000100000100000
# 0000000000000001
# 0000100001000000
# 0000000000000010
# 0010100000000000
# 0010100000000000
# 0010100000000000
# 0010100000000000
# 0010100000000000
# 0010100000000000
# 0010100000000000
# 0010100000000000
# 0001000101000000
# 0000000000000111
add wave -position end  sim:/integration_1/read_data1_result
restart -f
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
# ** Warning: (vsim-PLI-3691) Expected a system task, not a system function '$fscanf'.
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/inst_mem_stage/read File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/read_file.v Line: 13
# ** Warning: (vsim-3015) [PCDPC] - Port size (1) does not match connection size (32) for port 'sel'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/mux_generic.v(4).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/mux_1 File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 83
# ** Warning: (vsim-3015) [PCDPC] - Port size (70) does not match connection size (86) for port 'read_data'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/buffer.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/buffer_mem File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 155
# ** Warning: (vsim-3015) [PCDPC] - Port size (70) does not match connection size (86) for port 'write_data'. The port definition is at: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/buffer.v(2).
#    Time: 0 ps  Iteration: 0  Instance: /integration_1/buffer_mem File: D:/CUFE24/3rd year/first term/Computer Architecture/Five-stages-Pipeline-Processor/integration_phase_1.v Line: 155
add wave -position end  sim:/integration_1/read_data2_result
force -freeze sim:/integration_1/clk 0 0, 1 {50 ps} -r 100
run
# GetModuleFileName: The specified module could not be found.
# 
# 
# 0000000000000000
# 0000000000000000
# 0000100000100000
# 0000000000000001
# 0000100001000000
# 0000000000000010
# 0010100000000000
# 0010100000000000
# 0010100000000000
# 0010100000000000
# 0010100000000000
# 0010100000000000
# 0010100000000000
# 0010100000000000
# 0001000101000000
# 0000000000000111
