TimeQuest Timing Analyzer report for rocketchip
Tue Nov 27 13:46:57 2018
Quartus Prime Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. SDC File List
  5. Clocks
  6. Slow 900mV 100C Model Fmax Summary
  7. Timing Closure Recommendations
  8. Slow 900mV 100C Model Setup Summary
  9. Slow 900mV 100C Model Hold Summary
 10. Slow 900mV 100C Model Recovery Summary
 11. Slow 900mV 100C Model Removal Summary
 12. Slow 900mV 100C Model Minimum Pulse Width Summary
 13. Slow 900mV 100C Model Metastability Summary
 14. Slow 900mV 0C Model Fmax Summary
 15. Slow 900mV 0C Model Setup Summary
 16. Slow 900mV 0C Model Hold Summary
 17. Slow 900mV 0C Model Recovery Summary
 18. Slow 900mV 0C Model Removal Summary
 19. Slow 900mV 0C Model Minimum Pulse Width Summary
 20. Slow 900mV 0C Model Metastability Summary
 21. Fast 900mV 100C Model Setup Summary
 22. Fast 900mV 100C Model Hold Summary
 23. Fast 900mV 100C Model Recovery Summary
 24. Fast 900mV 100C Model Removal Summary
 25. Fast 900mV 100C Model Minimum Pulse Width Summary
 26. Fast 900mV 100C Model Metastability Summary
 27. Fast 900mV 0C Model Setup Summary
 28. Fast 900mV 0C Model Hold Summary
 29. Fast 900mV 0C Model Recovery Summary
 30. Fast 900mV 0C Model Removal Summary
 31. Fast 900mV 0C Model Minimum Pulse Width Summary
 32. Fast 900mV 0C Model Metastability Summary
 33. Multicorner Timing Analysis Summary
 34. Board Trace Model Assignments
 35. Input Transition Times
 36. Signal Integrity Metrics (Slow 900mv 100c Model)
 37. Signal Integrity Metrics (Fast 900mv 0c Model)
 38. Setup Transfers
 39. Hold Transfers
 40. Unconstrained Paths Summary
 41. Clock Status Summary
 42. Unconstrained Input Ports
 43. Unconstrained Output Ports
 44. Unconstrained Input Ports
 45. Unconstrained Output Ports
 46. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+---------------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                               ;
+-----------------------+---------------------------------------------------------+
; Quartus Prime Version ; Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition ;
; Timing Analyzer       ; TimeQuest Spectra-Q                                     ;
; Revision Name         ; rocketchip                                              ;
; Device Family         ; Arria 10                                                ;
; Device Name           ; 10AX115N3F40E2SG                                        ;
; Timing Models         ; Final                                                   ;
; Delay Model           ; Combined                                                ;
; Rise/Fall Delays      ; Enabled                                                 ;
+-----------------------+---------------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.06        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   1.8%      ;
+----------------------------+-------------+


+----------------------------------------------------+
; SDC File List                                      ;
+----------------+--------+--------------------------+
; SDC File Path  ; Status ; Read at                  ;
+----------------+--------+--------------------------+
; rocketchip.sdc ; OK     ; Tue Nov 27 13:46:57 2018 ;
+----------------+--------+--------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                         ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; Clock Name ; Type ; Period ; Frequency ; Rise  ; Fall  ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source ; Targets ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+
; clk        ; Base ; 2.500  ; 400.0 MHz ; 0.000 ; 1.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;        ; { clk } ;
+------------+------+--------+-----------+-------+-------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+--------+---------+


+--------------------------------------------------+
; Slow 900mV 100C Model Fmax Summary               ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 322.68 MHz ; 322.68 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+-------------------------------------+
; Slow 900mV 100C Model Setup Summary ;
+-------+--------+--------------------+
; Clock ; Slack  ; End Point TNS      ;
+-------+--------+--------------------+
; clk   ; -0.599 ; -60.240            ;
+-------+--------+--------------------+


+------------------------------------+
; Slow 900mV 100C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.058 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Slow 900mV 100C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Slow 900mV 100C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Slow 900mV 100C Model Minimum Pulse Width Summary ;
+-------+-------+-----------------------------------+
; Clock ; Slack ; End Point TNS                     ;
+-------+-------+-----------------------------------+
; clk   ; 0.581 ; 0.000                             ;
+-------+-------+-----------------------------------+


-----------------------------------------------
; Slow 900mV 100C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+--------------------------------------------------+
; Slow 900mV 0C Model Fmax Summary                 ;
+------------+-----------------+------------+------+
; Fmax       ; Restricted Fmax ; Clock Name ; Note ;
+------------+-----------------+------------+------+
; 321.03 MHz ; 321.03 MHz      ; clk        ;      ;
+------------+-----------------+------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+-----------------------------------+
; Slow 900mV 0C Model Setup Summary ;
+-------+--------+------------------+
; Clock ; Slack  ; End Point TNS    ;
+-------+--------+------------------+
; clk   ; -0.615 ; -40.178          ;
+-------+--------+------------------+


+----------------------------------+
; Slow 900mV 0C Model Hold Summary ;
+-------+-------+------------------+
; Clock ; Slack ; End Point TNS    ;
+-------+-------+------------------+
; clk   ; 0.052 ; 0.000            ;
+-------+-------+------------------+


----------------------------------------
; Slow 900mV 0C Model Recovery Summary ;
----------------------------------------
No paths to report.


---------------------------------------
; Slow 900mV 0C Model Removal Summary ;
---------------------------------------
No paths to report.


+-------------------------------------------------+
; Slow 900mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+---------------------------------+
; Clock ; Slack ; End Point TNS                   ;
+-------+-------+---------------------------------+
; clk   ; 0.466 ; 0.000                           ;
+-------+-------+---------------------------------+


---------------------------------------------
; Slow 900mV 0C Model Metastability Summary ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------+
; Fast 900mV 100C Model Setup Summary ;
+-------+-------+---------------------+
; Clock ; Slack ; End Point TNS       ;
+-------+-------+---------------------+
; clk   ; 0.458 ; 0.000               ;
+-------+-------+---------------------+


+------------------------------------+
; Fast 900mV 100C Model Hold Summary ;
+-------+-------+--------------------+
; Clock ; Slack ; End Point TNS      ;
+-------+-------+--------------------+
; clk   ; 0.023 ; 0.000              ;
+-------+-------+--------------------+


------------------------------------------
; Fast 900mV 100C Model Recovery Summary ;
------------------------------------------
No paths to report.


-----------------------------------------
; Fast 900mV 100C Model Removal Summary ;
-----------------------------------------
No paths to report.


+---------------------------------------------------+
; Fast 900mV 100C Model Minimum Pulse Width Summary ;
+-------+-------+-----------------------------------+
; Clock ; Slack ; End Point TNS                     ;
+-------+-------+-----------------------------------+
; clk   ; 0.780 ; 0.000                             ;
+-------+-------+-----------------------------------+


-----------------------------------------------
; Fast 900mV 100C Model Metastability Summary ;
-----------------------------------------------
No synchronizer chains to report.


+-----------------------------------+
; Fast 900mV 0C Model Setup Summary ;
+-------+-------+-------------------+
; Clock ; Slack ; End Point TNS     ;
+-------+-------+-------------------+
; clk   ; 0.781 ; 0.000             ;
+-------+-------+-------------------+


+----------------------------------+
; Fast 900mV 0C Model Hold Summary ;
+-------+-------+------------------+
; Clock ; Slack ; End Point TNS    ;
+-------+-------+------------------+
; clk   ; 0.020 ; 0.000            ;
+-------+-------+------------------+


----------------------------------------
; Fast 900mV 0C Model Recovery Summary ;
----------------------------------------
No paths to report.


---------------------------------------
; Fast 900mV 0C Model Removal Summary ;
---------------------------------------
No paths to report.


+-------------------------------------------------+
; Fast 900mV 0C Model Minimum Pulse Width Summary ;
+-------+-------+---------------------------------+
; Clock ; Slack ; End Point TNS                   ;
+-------+-------+---------------------------------+
; clk   ; 0.780 ; 0.000                           ;
+-------+-------+---------------------------------+


---------------------------------------------
; Fast 900mV 0C Model Metastability Summary ;
---------------------------------------------
No synchronizer chains to report.


+-------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                           ;
+------------------+---------+-------+----------+---------+---------------------+
; Clock            ; Setup   ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------+---------+-------+----------+---------+---------------------+
; Worst-case Slack ; -0.615  ; 0.020 ; N/A      ; N/A     ; 0.466               ;
;  clk             ; -0.615  ; 0.020 ; N/A      ; N/A     ; 0.466               ;
; Design-wide TNS  ; -60.24  ; 0.0   ; 0.0      ; 0.0     ; 0.0                 ;
;  clk             ; -60.240 ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------+---------+-------+----------+---------+---------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                          ;
+-----+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+-----+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+-------------------------------------------------------------------+
; Input Transition Times                                            ;
+----------------+--------------+-----------------+-----------------+
; Pin            ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+----------------+--------------+-----------------+-----------------+
; clk            ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; reset          ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
; ~ALTERA_DATA0~ ; 1.8 V        ; 1440 ps         ; 1440 ps         ;
+----------------+--------------+-----------------+-----------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 900mv 100c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+-----+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 900mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+-----+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+-----+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------+
; Setup Transfers                                                   ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 122919   ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------+
; Hold Transfers                                                    ;
+------------+----------+----------+----------+----------+----------+
; From Clock ; To Clock ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------+----------+----------+----------+----------+----------+
; clk        ; clk      ; 122919   ; 0        ; 0        ; 0        ;
+------------+----------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 75    ; 75   ;
; Unconstrained Input Port Paths  ; 1652  ; 1652 ;
; Unconstrained Output Ports      ; 111   ; 111  ;
; Unconstrained Output Port Paths ; 677   ; 677  ;
+---------------------------------+-------+------+


+-------------------------------------+
; Clock Status Summary                ;
+--------+-------+------+-------------+
; Target ; Clock ; Type ; Status      ;
+--------+-------+------+-------------+
; clk    ; clk   ; Base ; Constrained ;
+--------+-------+------+-------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                                    ;
+---------------------------------------+--------------------------------------------------------------------------------------+
; Input Port                            ; Comment                                                                              ;
+---------------------------------------+--------------------------------------------------------------------------------------+
; io_DBUS_in_data_data[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_in_data_data[1]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_in_data_data[2]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_in_data_data[3]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_in_data_data[4]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_in_data_data[5]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_in_data_data[6]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_in_data_data[7]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_in_data_data[8]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_in_data_data[9]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_in_data_data[10]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_in_data_data[11]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_in_data_data[12]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_in_data_data[13]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_in_data_data[14]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_in_data_data[15]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_in_data_data[16]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_in_data_data[17]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_in_data_data[18]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_in_data_data[19]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_in_data_data[20]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_in_data_data[21]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_in_data_data[22]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_in_data_data[23]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_in_data_data[24]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_in_data_data[25]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_in_data_data[26]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_in_data_data[27]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_in_data_data[28]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_in_data_data[29]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_in_data_data[30]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_in_data_data[31]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_in_data_data[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_in_data_data[1]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_in_data_data[2]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_in_data_data[3]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_in_data_data[4]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_in_data_data[5]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_in_data_data[6]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_in_data_data[7]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_in_data_data[8]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_in_data_data[9]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_in_data_data[10]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_in_data_data[11]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_in_data_data[12]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_in_data_data[13]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_in_data_data[14]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_in_data_data[15]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_in_data_data[16]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_in_data_data[17]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_in_data_data[18]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_in_data_data[19]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_in_data_data[20]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_in_data_data[21]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_in_data_data[22]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_in_data_data[23]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_in_data_data[24]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_in_data_data[25]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_in_data_data[26]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_in_data_data[27]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_in_data_data[28]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_in_data_data[29]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_in_data_data[30]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_in_data_data[31]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_in_data_valid                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_INTERRUPT_in_interrupt_id_valid    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_jtag_JTAG_TAP_in_clock_data        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_jtag_JTAG_TAP_in_clock_valid       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_jtag_JTAG_TAP_in_mode_select_data  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_jtag_JTAG_TAP_in_mode_select_valid ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_jtag_JTAG_TAP_in_reset_data        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_jtag_JTAG_TAP_in_reset_valid       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_jtag_in_data_data                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_jtag_in_data_valid                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset                                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                                    ;
+---------------------------------------+---------------------------------------------------------------------------------------+
; Output Port                           ; Comment                                                                               ;
+---------------------------------------+---------------------------------------------------------------------------------------+
; io_DBUS_in_data_ready                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_address_data[0]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_address_data[1]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_address_data[2]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_address_data[3]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_address_data[4]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_address_data[5]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_address_data[6]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_address_data[7]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_address_data[8]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_address_data[9]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_address_data[10]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_address_data[11]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_address_data[12]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_address_data[13]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_address_data[14]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_address_data[15]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_address_data[16]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_address_data[17]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_address_data[18]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_address_data[19]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_address_data[20]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_address_data[21]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_address_data[22]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_address_data[23]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_address_data[24]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_address_data[25]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_address_data[26]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_address_data[27]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_address_data[28]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_address_data[29]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_address_data[30]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_address_data[31]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_address_valid             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_control_data[0]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_control_data[1]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_data_data[0]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_data_data[1]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_data_data[2]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_data_data[3]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_data_data[4]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_data_data[5]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_data_data[6]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_data_data[7]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_data_data[8]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_data_data[9]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_data_data[10]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_data_data[11]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_data_data[12]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_data_data[13]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_data_data[14]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_data_data[15]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_data_data[16]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_data_data[17]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_data_data[18]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_data_data[19]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_data_data[20]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_data_data[21]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_data_data[22]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_data_data[23]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_data_data[24]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_data_data[25]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_data_data[26]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_data_data[27]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_data_data[28]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_data_data[29]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_data_data[30]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_data_data[31]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_data_valid                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_in_data_ready                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_out_address_data[0]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_out_address_data[1]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_out_address_data[2]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_out_address_data[3]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_out_address_data[4]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_out_address_data[5]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_out_address_data[6]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_out_address_data[7]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_out_address_data[8]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_out_address_data[9]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_out_address_data[10]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_out_address_data[11]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_out_address_data[12]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_out_address_data[13]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_out_address_data[14]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_out_address_data[15]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_out_address_data[16]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_out_address_data[17]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_out_address_data[18]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_out_address_data[19]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_out_address_data[20]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_out_address_data[21]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_out_address_data[22]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_out_address_data[23]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_out_address_data[24]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_out_address_data[25]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_out_address_data[26]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_out_address_data[27]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_out_address_data[28]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_out_address_data[29]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_out_address_data[30]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_out_address_data[31]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_INTERRUPT_in_interrupt_id_ready    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_jtag_JTAG_TAP_in_clock_ready       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_jtag_JTAG_TAP_in_mode_select_ready ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_jtag_JTAG_TAP_in_reset_ready       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_jtag_in_data_ready                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_jtag_out_data_data                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_jtag_out_data_valid                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_out_branch_stall                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_out_fwd_stall                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------------------------+---------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                                                    ;
+---------------------------------------+--------------------------------------------------------------------------------------+
; Input Port                            ; Comment                                                                              ;
+---------------------------------------+--------------------------------------------------------------------------------------+
; io_DBUS_in_data_data[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_in_data_data[1]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_in_data_data[2]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_in_data_data[3]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_in_data_data[4]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_in_data_data[5]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_in_data_data[6]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_in_data_data[7]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_in_data_data[8]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_in_data_data[9]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_in_data_data[10]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_in_data_data[11]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_in_data_data[12]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_in_data_data[13]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_in_data_data[14]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_in_data_data[15]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_in_data_data[16]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_in_data_data[17]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_in_data_data[18]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_in_data_data[19]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_in_data_data[20]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_in_data_data[21]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_in_data_data[22]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_in_data_data[23]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_in_data_data[24]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_in_data_data[25]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_in_data_data[26]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_in_data_data[27]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_in_data_data[28]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_in_data_data[29]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_in_data_data[30]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_in_data_data[31]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_in_data_data[0]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_in_data_data[1]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_in_data_data[2]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_in_data_data[3]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_in_data_data[4]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_in_data_data[5]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_in_data_data[6]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_in_data_data[7]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_in_data_data[8]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_in_data_data[9]               ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_in_data_data[10]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_in_data_data[11]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_in_data_data[12]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_in_data_data[13]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_in_data_data[14]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_in_data_data[15]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_in_data_data[16]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_in_data_data[17]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_in_data_data[18]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_in_data_data[19]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_in_data_data[20]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_in_data_data[21]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_in_data_data[22]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_in_data_data[23]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_in_data_data[24]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_in_data_data[25]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_in_data_data[26]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_in_data_data[27]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_in_data_data[28]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_in_data_data[29]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_in_data_data[30]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_in_data_data[31]              ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_in_data_valid                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_INTERRUPT_in_interrupt_id_valid    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_jtag_JTAG_TAP_in_clock_data        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_jtag_JTAG_TAP_in_clock_valid       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_jtag_JTAG_TAP_in_mode_select_data  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_jtag_JTAG_TAP_in_mode_select_valid ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_jtag_JTAG_TAP_in_reset_data        ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_jtag_JTAG_TAP_in_reset_valid       ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_jtag_in_data_data                  ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_jtag_in_data_valid                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; reset                                 ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------------------------+--------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                                                    ;
+---------------------------------------+---------------------------------------------------------------------------------------+
; Output Port                           ; Comment                                                                               ;
+---------------------------------------+---------------------------------------------------------------------------------------+
; io_DBUS_in_data_ready                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_address_data[0]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_address_data[1]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_address_data[2]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_address_data[3]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_address_data[4]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_address_data[5]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_address_data[6]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_address_data[7]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_address_data[8]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_address_data[9]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_address_data[10]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_address_data[11]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_address_data[12]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_address_data[13]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_address_data[14]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_address_data[15]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_address_data[16]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_address_data[17]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_address_data[18]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_address_data[19]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_address_data[20]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_address_data[21]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_address_data[22]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_address_data[23]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_address_data[24]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_address_data[25]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_address_data[26]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_address_data[27]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_address_data[28]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_address_data[29]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_address_data[30]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_address_data[31]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_address_valid             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_control_data[0]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_control_data[1]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_data_data[0]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_data_data[1]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_data_data[2]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_data_data[3]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_data_data[4]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_data_data[5]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_data_data[6]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_data_data[7]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_data_data[8]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_data_data[9]              ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_data_data[10]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_data_data[11]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_data_data[12]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_data_data[13]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_data_data[14]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_data_data[15]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_data_data[16]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_data_data[17]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_data_data[18]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_data_data[19]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_data_data[20]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_data_data[21]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_data_data[22]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_data_data[23]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_data_data[24]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_data_data[25]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_data_data[26]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_data_data[27]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_data_data[28]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_data_data[29]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_data_data[30]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_data_data[31]             ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_DBUS_out_data_valid                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_in_data_ready                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_out_address_data[0]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_out_address_data[1]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_out_address_data[2]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_out_address_data[3]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_out_address_data[4]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_out_address_data[5]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_out_address_data[6]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_out_address_data[7]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_out_address_data[8]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_out_address_data[9]           ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_out_address_data[10]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_out_address_data[11]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_out_address_data[12]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_out_address_data[13]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_out_address_data[14]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_out_address_data[15]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_out_address_data[16]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_out_address_data[17]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_out_address_data[18]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_out_address_data[19]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_out_address_data[20]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_out_address_data[21]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_out_address_data[22]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_out_address_data[23]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_out_address_data[24]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_out_address_data[25]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_out_address_data[26]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_out_address_data[27]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_out_address_data[28]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_out_address_data[29]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_out_address_data[30]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_IBUS_out_address_data[31]          ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_INTERRUPT_in_interrupt_id_ready    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_jtag_JTAG_TAP_in_clock_ready       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_jtag_JTAG_TAP_in_mode_select_ready ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_jtag_JTAG_TAP_in_reset_ready       ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_jtag_in_data_ready                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_jtag_out_data_data                 ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_jtag_out_data_valid                ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_out_branch_stall                   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; io_out_fwd_stall                      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+---------------------------------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.1.0 Build 590 10/25/2017 SJ Standard Edition
    Info: Copyright (C) 2017  Intel Corporation. All rights reserved.
    Info: Your use of Intel Corporation's design tools, logic functions 
    Info: and other software and tools, and its AMPP partner logic 
    Info: functions, and any output files from any of the foregoing 
    Info: (including device programming or simulation files), and any 
    Info: associated documentation or information are expressly subject 
    Info: to the terms and conditions of the Intel Program License 
    Info: Subscription Agreement, the Intel Quartus Prime License Agreement,
    Info: the Intel FPGA IP License Agreement, or other applicable license
    Info: agreement, including, without limitation, that your use is for
    Info: the sole purpose of programming logic devices manufactured by
    Info: Intel and sold by Intel or its authorized distributors.  Please
    Info: refer to the applicable agreement for further details.
    Info: Processing started: Tue Nov 27 13:46:47 2018
Info: Command: quartus_sta rocketchip --do_report_timing
Info: qsta_default_script.tcl version: #3
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (21076): Core supply voltage operating condition is not set. Assuming a default value of '0.9V'.
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '100'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (332104): Reading SDC File: 'rocketchip.sdc'
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 900mV 100C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -0.599
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.599             -60.240 clk 
Info (332146): Worst-case hold slack is 0.058
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.058               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.581
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.581               0.000 clk 
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.599
    Info (332115): -to_clock [get_clocks {clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -0.599 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : D_E_Register:__module6__|reg1247
    Info (332115): To Node      : E_M_Register:__module8__|reg1899[1]
    Info (332115): Launch Clock : clk
    Info (332115): Latch Clock  : clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.373      4.373  R                    clock network delay
    Info (332115):      4.373      0.000                       D_E_Register:__module6__|reg1247
    Info (332115):      4.588      0.215 RR  uTco              __module6__|reg1247|q
    Info (332115):      4.714      0.126 RR  CELL  High Speed  D_E_Register:__module6__|reg1247~la_lab/laboutb[13]
    Info (332115):      5.202      0.488 RR    IC  High Speed  __module7__|sel1598[31]~1|datac
    Info (332115):      5.362      0.160 RR  CELL  High Speed  __module7__|sel1598[31]~1|combout
    Info (332115):      5.368      0.006 RR  CELL  High Speed  Execute:__module7__|sel1598[31]~1~la_mlab/laboutb[16]
    Info (332115):      5.565      0.197 RR    IC  High Speed  __module7__|LessThan1~35|datae
    Info (332115):      5.700      0.135 RF  CELL  High Speed  __module7__|LessThan1~35|combout
    Info (332115):      5.704      0.004 FF  CELL  High Speed  Execute:__module7__|LessThan1~35~la_lab/laboutb[4]
    Info (332115):      5.890      0.186 FF    IC  High Speed  __module7__|LessThan1~38|datad
    Info (332115):      6.043      0.153 FR  CELL  High Speed  __module7__|LessThan1~38|combout
    Info (332115):      6.048      0.005 RR  CELL  High Speed  Execute:__module7__|LessThan1~38~la_lab/laboutt[11]
    Info (332115):      6.349      0.301 RR    IC  High Speed  __module7__|LessThan1~47|datae
    Info (332115):      6.450      0.101 RR  CELL  High Speed  __module7__|LessThan1~47|combout
    Info (332115):      6.455      0.005 RR  CELL  High Speed  Execute:__module7__|LessThan1~47~la_mlab/laboutt[2]
    Info (332115):      6.663      0.208 RR    IC  High Speed  __module7__|LessThan1~41|datae
    Info (332115):      6.803      0.140 RR  CELL  High Speed  __module7__|LessThan1~41|combout
    Info (332115):      6.809      0.006 RR  CELL  High Speed  Execute:__module7__|LessThan1~41~la_mlab/laboutb[17]
    Info (332115):      7.158      0.349 RR    IC  High Speed  __module8__|reg1899~227|datab
    Info (332115):      7.427      0.269 RR  CELL  High Speed  __module8__|reg1899~227|combout
    Info (332115):      7.432      0.005 RR  CELL  High Speed  E_M_Register:__module8__|reg1899~227~la_lab/laboutt[9]
    Info (332115):      7.635      0.203 RR    IC  High Speed  __module8__|reg1899~14|dataf
    Info (332115):      7.681      0.046 RR  CELL  High Speed  __module8__|reg1899~14|combout
    Info (332115):      7.681      0.000 RR  CELL  High Speed  __module8__|reg1899[1]|d
    Info (332115):      7.681      0.000 RR  CELL  High Speed  E_M_Register:__module8__|reg1899[1]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      2.500      2.500                       latch edge time
    Info (332115):      6.560      4.060  R                    clock network delay
    Info (332115):      6.830      0.270                       clock pessimism removed
    Info (332115):      6.800     -0.030                       clock uncertainty
    Info (332115):      7.082      0.282     uTsu              E_M_Register:__module8__|reg1899[1]
    Info (332115): 
    Info (332115): Data Arrival Time  :     7.681
    Info (332115): Data Required Time :     7.082
    Info (332115): Slack              :    -0.599 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.058
    Info (332115): -to_clock [get_clocks {clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.058 
    Info (332115): ===================================================================
    Info (332115): From Node    : F_D_Register:__module3__|reg299[19]
    Info (332115): To Node      : F_D_Register:__module3__|reg299[19]
    Info (332115): Launch Clock : clk
    Info (332115): Latch Clock  : clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.054      4.054  R                    clock network delay
    Info (332115):      4.054      0.000                       F_D_Register:__module3__|reg299[19]
    Info (332115):      4.240      0.186 FF  uTco              __module3__|reg299[19]|q
    Info (332115):      4.240      0.000 FF  CELL  High Speed  __module3__|reg299~1|datad
    Info (332115):      4.549      0.309 FF  CELL  High Speed  __module3__|reg299~1|combout
    Info (332115):      4.549      0.000 FF  CELL  High Speed  __module3__|reg299[19]|d
    Info (332115):      4.549      0.000 FF  CELL  High Speed  F_D_Register:__module3__|reg299[19]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      4.380      4.380  R                    clock network delay
    Info (332115):      4.055     -0.325                       clock pessimism removed
    Info (332115):      4.055      0.000                       clock uncertainty
    Info (332115):      4.491      0.436      uTh              F_D_Register:__module3__|reg299[19]
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.549
    Info (332115): Data Required Time :     4.491
    Info (332115): Slack              :     0.058 
    Info (332115): ===================================================================
    Info (332115): 
Info: Analyzing Slow 900mV 0C Model
Info (332146): Worst-case setup slack is -0.615
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.615             -40.178 clk 
Info (332146): Worst-case hold slack is 0.052
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.052               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.466
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.466               0.000 clk 
Info (332115): Report Timing: Found 1 setup paths (1 violated).  Worst case slack is -0.615
    Info (332115): -to_clock [get_clocks {clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is -0.615 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): From Node    : CSR_Handler:__module17__|altsyncram:mem3543_rtl_0|altsyncram_7li1:auto_generated|ram_block1a2~reg1
    Info (332115): To Node      : E_M_Register:__module8__|reg1899[2]
    Info (332115): Launch Clock : clk
    Info (332115): Latch Clock  : clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.564      4.564  R                    clock network delay
    Info (332115):      4.564      0.000                       CSR_Handler:__module17__|altsyncram:mem3543_rtl_0|altsyncram_7li1:auto_generated|ram_block1a2~reg1
    Info (332115):      6.653      2.089 FF  uTco              __module17__|mem3543_rtl_0|auto_generated|ram_block1a2|portbdataout[0]
    Info (332115):      7.148      0.495 FF    IC  High Speed  __module17__|mem3543~9|dataf
    Info (332115):      7.192      0.044 FF  CELL  High Speed  __module17__|mem3543~9|combout
    Info (332115):      7.197      0.005 FF  CELL  High Speed  CSR_Handler:__module17__|mem3543~9~la_mlab/laboutb[19]
    Info (332115):      7.483      0.286 FF    IC  High Speed  __module8__|reg1899~223|datad
    Info (332115):      7.652      0.169 FF  CELL  High Speed  __module8__|reg1899~223|combout
    Info (332115):      7.656      0.004 FF  CELL  High Speed  E_M_Register:__module8__|reg1899~223~la_lab/laboutb[8]
    Info (332115):      7.813      0.157 FF    IC  High Speed  __module8__|reg1899~19|dataf
    Info (332115):      7.857      0.044 FF  CELL  High Speed  __module8__|reg1899~19|combout
    Info (332115):      7.857      0.000 FF  CELL  High Speed  __module8__|reg1899[2]|d
    Info (332115):      7.857      0.000 FF  CELL  High Speed  E_M_Register:__module8__|reg1899[2]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      2.500      2.500                       latch edge time
    Info (332115):      6.702      4.202  R                    clock network delay
    Info (332115):      6.994      0.292                       clock pessimism removed
    Info (332115):      6.964     -0.030                       clock uncertainty
    Info (332115):      7.242      0.278     uTsu              E_M_Register:__module8__|reg1899[2]
    Info (332115): 
    Info (332115): Data Arrival Time  :     7.857
    Info (332115): Data Required Time :     7.242
    Info (332115): Slack              :    -0.615 (VIOLATED)
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.052
    Info (332115): -to_clock [get_clocks {clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.052 
    Info (332115): ===================================================================
    Info (332115): From Node    : E_M_Register:__module8__|reg1953[0]
    Info (332115): To Node      : M_W_Register:__module11__|reg2631[11]
    Info (332115): Launch Clock : clk
    Info (332115): Latch Clock  : clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      4.175      4.175  R                    clock network delay
    Info (332115):      4.175      0.000                       E_M_Register:__module8__|reg1953[0]
    Info (332115):      4.364      0.189 FF  uTco              __module8__|reg1953[0]|q
    Info (332115):      4.427      0.063 FF  CELL  High Speed  E_M_Register:__module8__|reg1953[0]~la_lab/laboutb[9]
    Info (332115):      4.808      0.381 FF    IC       Mixed  __module11__|reg2631~10|dataf
    Info (332115):      4.850      0.042 FF  CELL   Low Power  __module11__|reg2631~10|combout
    Info (332115):      4.850      0.000 FF  CELL   Low Power  __module11__|reg2631[11]|d
    Info (332115):      4.850      0.000 FF  CELL   Low Power  M_W_Register:__module11__|reg2631[11]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      4.551      4.551  R                    clock network delay
    Info (332115):      4.259     -0.292                       clock pessimism removed
    Info (332115):      4.259      0.000                       clock uncertainty
    Info (332115):      4.798      0.539      uTh              M_W_Register:__module11__|reg2631[11]
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.850
    Info (332115): Data Required Time :     4.798
    Info (332115): Slack              :     0.052 
    Info (332115): ===================================================================
    Info (332115): 
Info: Analyzing Fast 900mV 100C Model
Info (332146): Worst-case setup slack is 0.458
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.458               0.000 clk 
Info (332146): Worst-case hold slack is 0.023
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.023               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.780
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.780               0.000 clk 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.458
    Info (332115): -to_clock [get_clocks {clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 0.458 
    Info (332115): ===================================================================
    Info (332115): From Node    : D_E_Register:__module6__|reg1247
    Info (332115): To Node      : E_M_Register:__module8__|reg1899[3]
    Info (332115): Launch Clock : clk
    Info (332115): Latch Clock  : clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.769      2.769  R                    clock network delay
    Info (332115):      2.769      0.000                       D_E_Register:__module6__|reg1247
    Info (332115):      2.890      0.121 RR  uTco              __module6__|reg1247|q
    Info (332115):      2.956      0.066 RR  CELL  High Speed  D_E_Register:__module6__|reg1247~la_lab/laboutb[13]
    Info (332115):      3.235      0.279 RR    IC  High Speed  __module7__|sel1598[5]~15|dataf
    Info (332115):      3.261      0.026 RR  CELL  High Speed  __module7__|sel1598[5]~15|combout
    Info (332115):      3.266      0.005 RR  CELL  High Speed  Execute:__module7__|sel1598[5]~15~la_lab/laboutt[15]
    Info (332115):      3.499      0.233 RR    IC  High Speed  __module7__|ShiftLeft0~9|datac
    Info (332115):      3.589      0.090 RF  CELL  High Speed  __module7__|ShiftLeft0~9|combout
    Info (332115):      3.595      0.006 FF  CELL  High Speed  Execute:__module7__|ShiftLeft0~9~la_mlab/laboutt[11]
    Info (332115):      3.831      0.236 FF    IC  High Speed  __module7__|ShiftLeft0~10|datac
    Info (332115):      3.913      0.082 FF  CELL  High Speed  __module7__|ShiftLeft0~10|combout
    Info (332115):      3.917      0.004 FF  CELL  High Speed  Execute:__module7__|ShiftLeft0~10~la_lab/laboutb[12]
    Info (332115):      4.051      0.134 FF    IC  High Speed  __module8__|reg1899[2]~0|dataf
    Info (332115):      4.078      0.027 FF  CELL  High Speed  __module8__|reg1899[2]~0|combout
    Info (332115):      4.082      0.004 FF  CELL  High Speed  E_M_Register:__module8__|reg1899[2]~0~la_lab/laboutt[2]
    Info (332115):      4.444      0.362 FF    IC  High Speed  __module8__|reg1899[2]~5|dataf
    Info (332115):      4.472      0.028 FR  CELL  High Speed  __module8__|reg1899[2]~5|combout
    Info (332115):      4.477      0.005 RR  CELL  High Speed  E_M_Register:__module8__|reg1899[2]~5~la_lab/laboutt[15]
    Info (332115):      4.585      0.108 RR    IC  High Speed  __module8__|reg1899~219|datab
    Info (332115):      4.719      0.134 RR  CELL  High Speed  __module8__|reg1899~219|combout
    Info (332115):      4.724      0.005 RR  CELL  High Speed  E_M_Register:__module8__|reg1899~219~la_lab/laboutt[5]
    Info (332115):      4.843      0.119 RR    IC  High Speed  __module8__|reg1899~24|datad
    Info (332115):      4.915      0.072 RR  CELL  High Speed  __module8__|reg1899~24|combout
    Info (332115):      4.915      0.000 RR  CELL  High Speed  __module8__|reg1899[3]|d
    Info (332115):      4.915      0.000 RR  CELL  High Speed  E_M_Register:__module8__|reg1899[3]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      2.500      2.500                       latch edge time
    Info (332115):      5.065      2.565  R                    clock network delay
    Info (332115):      5.242      0.177                       clock pessimism removed
    Info (332115):      5.212     -0.030                       clock uncertainty
    Info (332115):      5.373      0.161     uTsu              E_M_Register:__module8__|reg1899[3]
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.915
    Info (332115): Data Required Time :     5.373
    Info (332115): Slack              :     0.458 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.023
    Info (332115): -to_clock [get_clocks {clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.023 
    Info (332115): ===================================================================
    Info (332115): From Node    : F_D_Register:__module3__|reg299[19]
    Info (332115): To Node      : F_D_Register:__module3__|reg299[19]
    Info (332115): Launch Clock : clk
    Info (332115): Latch Clock  : clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.556      2.556  R                    clock network delay
    Info (332115):      2.556      0.000                       F_D_Register:__module3__|reg299[19]
    Info (332115):      2.662      0.106 FF  uTco              __module3__|reg299[19]|q
    Info (332115):      2.662      0.000 FF  CELL  High Speed  __module3__|reg299~1|datad
    Info (332115):      2.820      0.158 FF  CELL  High Speed  __module3__|reg299~1|combout
    Info (332115):      2.820      0.000 FF  CELL  High Speed  __module3__|reg299[19]|d
    Info (332115):      2.820      0.000 FF  CELL  High Speed  F_D_Register:__module3__|reg299[19]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      2.764      2.764  R                    clock network delay
    Info (332115):      2.555     -0.209                       clock pessimism removed
    Info (332115):      2.555      0.000                       clock uncertainty
    Info (332115):      2.797      0.242      uTh              F_D_Register:__module3__|reg299[19]
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.820
    Info (332115): Data Required Time :     2.797
    Info (332115): Slack              :     0.023 
    Info (332115): ===================================================================
    Info (332115): 
Info: Analyzing Fast 900mV 0C Model
Info (332146): Worst-case setup slack is 0.781
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.781               0.000 clk 
Info (332146): Worst-case hold slack is 0.020
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.020               0.000 clk 
Info (332140): No Recovery paths to report
Info (332140): No Removal paths to report
Info (332146): Worst-case minimum pulse width slack is 0.780
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.780               0.000 clk 
Info (332115): Report Timing: Found 1 setup paths (0 violated).  Worst case slack is 0.781
    Info (332115): -to_clock [get_clocks {clk}]
    Info (332115): -setup
    Info (332115): -stdout
Info (332115): Path #1: Setup slack is 0.781 
    Info (332115): ===================================================================
    Info (332115): From Node    : D_E_Register:__module6__|reg1247
    Info (332115): To Node      : E_M_Register:__module8__|reg1899[3]
    Info (332115): Launch Clock : clk
    Info (332115): Latch Clock  : clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.524      2.524  R                    clock network delay
    Info (332115):      2.524      0.000                       D_E_Register:__module6__|reg1247
    Info (332115):      2.641      0.117 RR  uTco              __module6__|reg1247|q
    Info (332115):      2.705      0.064 RR  CELL  High Speed  D_E_Register:__module6__|reg1247~la_lab/laboutb[13]
    Info (332115):      2.919      0.214 RR    IC  High Speed  __module7__|sel1598[5]~15|dataf
    Info (332115):      2.944      0.025 RR  CELL  High Speed  __module7__|sel1598[5]~15|combout
    Info (332115):      2.948      0.004 RR  CELL  High Speed  Execute:__module7__|sel1598[5]~15~la_lab/laboutt[15]
    Info (332115):      3.127      0.179 RR    IC  High Speed  __module7__|ShiftLeft0~9|datac
    Info (332115):      3.213      0.086 RF  CELL  High Speed  __module7__|ShiftLeft0~9|combout
    Info (332115):      3.218      0.005 FF  CELL  High Speed  Execute:__module7__|ShiftLeft0~9~la_mlab/laboutt[11]
    Info (332115):      3.410      0.192 FF    IC  High Speed  __module7__|ShiftLeft0~10|datac
    Info (332115):      3.490      0.080 FF  CELL  High Speed  __module7__|ShiftLeft0~10|combout
    Info (332115):      3.494      0.004 FF  CELL  High Speed  Execute:__module7__|ShiftLeft0~10~la_lab/laboutb[12]
    Info (332115):      3.604      0.110 FF    IC  High Speed  __module8__|reg1899[2]~0|dataf
    Info (332115):      3.630      0.026 FF  CELL  High Speed  __module8__|reg1899[2]~0|combout
    Info (332115):      3.634      0.004 FF  CELL  High Speed  E_M_Register:__module8__|reg1899[2]~0~la_lab/laboutt[2]
    Info (332115):      3.932      0.298 FF    IC  High Speed  __module8__|reg1899[2]~5|dataf
    Info (332115):      3.958      0.026 FR  CELL  High Speed  __module8__|reg1899[2]~5|combout
    Info (332115):      3.962      0.004 RR  CELL  High Speed  E_M_Register:__module8__|reg1899[2]~5~la_lab/laboutt[15]
    Info (332115):      4.047      0.085 RR    IC  High Speed  __module8__|reg1899~219|datab
    Info (332115):      4.180      0.133 RR  CELL  High Speed  __module8__|reg1899~219|combout
    Info (332115):      4.184      0.004 RR  CELL  High Speed  E_M_Register:__module8__|reg1899~219~la_lab/laboutt[5]
    Info (332115):      4.277      0.093 RR    IC  High Speed  __module8__|reg1899~24|datad
    Info (332115):      4.347      0.070 RR  CELL  High Speed  __module8__|reg1899~24|combout
    Info (332115):      4.347      0.000 RR  CELL  High Speed  __module8__|reg1899[3]|d
    Info (332115):      4.347      0.000 RR  CELL  High Speed  E_M_Register:__module8__|reg1899[3]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      2.500      2.500                       latch edge time
    Info (332115):      4.835      2.335  R                    clock network delay
    Info (332115):      5.000      0.165                       clock pessimism removed
    Info (332115):      4.970     -0.030                       clock uncertainty
    Info (332115):      5.128      0.158     uTsu              E_M_Register:__module8__|reg1899[3]
    Info (332115): 
    Info (332115): Data Arrival Time  :     4.347
    Info (332115): Data Required Time :     5.128
    Info (332115): Slack              :     0.781 
    Info (332115): ===================================================================
    Info (332115): 
Info (332115): Report Timing: Found 1 hold paths (0 violated).  Worst case slack is 0.020
    Info (332115): -to_clock [get_clocks {clk}]
    Info (332115): -hold
    Info (332115): -stdout
Info (332115): Path #1: Hold slack is 0.020 
    Info (332115): ===================================================================
    Info (332115): From Node    : F_D_Register:__module3__|reg299[19]
    Info (332115): To Node      : F_D_Register:__module3__|reg299[19]
    Info (332115): Launch Clock : clk
    Info (332115): Latch Clock  : clk
    Info (332115): 
    Info (332115): Data Arrival Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       launch edge time
    Info (332115):      2.322      2.322  R                    clock network delay
    Info (332115):      2.322      0.000                       F_D_Register:__module3__|reg299[19]
    Info (332115):      2.425      0.103 FF  uTco              __module3__|reg299[19]|q
    Info (332115):      2.425      0.000 FF  CELL  High Speed  __module3__|reg299~1|datad
    Info (332115):      2.580      0.155 FF  CELL  High Speed  __module3__|reg299~1|combout
    Info (332115):      2.580      0.000 FF  CELL  High Speed  __module3__|reg299[19]|d
    Info (332115):      2.580      0.000 FF  CELL  High Speed  F_D_Register:__module3__|reg299[19]
    Info (332115): 
    Info (332115): Data Required Path:
    Info (332115): 
    Info (332115): Total (ns)  Incr (ns)     Type    HS/LP     Element
    Info (332115): ==========  ========= ==  ====  ==========  ===================================
    Info (332115):      0.000      0.000                       latch edge time
    Info (332115):      2.516      2.516  R                    clock network delay
    Info (332115):      2.322     -0.194                       clock pessimism removed
    Info (332115):      2.322      0.000                       clock uncertainty
    Info (332115):      2.560      0.238      uTh              F_D_Register:__module3__|reg299[19]
    Info (332115): 
    Info (332115): Data Arrival Time  :     2.580
    Info (332115): Data Required Time :     2.560
    Info (332115): Slack              :     0.020 
    Info (332115): ===================================================================
    Info (332115): 
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 2945 megabytes
    Info: Processing ended: Tue Nov 27 13:46:57 2018
    Info: Elapsed time: 00:00:10
    Info: Total CPU time (on all processors): 00:00:18


