<stg><name>rocev2_top</name>


<trans_list>

<trans id="594" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="595" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="596" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="597" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="598" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="599" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="600" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="601" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="602" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="603" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="604" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="605" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="606" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="607" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="608" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="609" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="610" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="611" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="612" from="19" to="20">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="613" from="20" to="21">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="614" from="21" to="22">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="615" from="22" to="23">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="616" from="23" to="24">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="617" from="24" to="25">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="618" from="25" to="26">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="619" from="26" to="27">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="620" from="27" to="28">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="621" from="28" to="29">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="622" from="29" to="30">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="623" from="30" to="31">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="624" from="31" to="32">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="625" from="32" to="33">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="626" from="33" to="34">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="627" from="34" to="35">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="628" from="35" to="36">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="629" from="36" to="37">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="38" st_id="1" stage="2" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
codeRepl:0  %local_ip_address_V_r = call i128 @_ssdm_op_Read.ap_none.i128(i128 %local_ip_address_V)

]]></Node>
<StgValue><ssdm name="local_ip_address_V_r"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="410" bw="128" op_0_bw="64">
<![CDATA[
codeRepl:1  %local_ip_address_V_c_1 = alloca i128, align 8

]]></Node>
<StgValue><ssdm name="local_ip_address_V_c_1"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>FIFO</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="411" bw="128" op_0_bw="64">
<![CDATA[
codeRepl:2  %local_ip_address_V_c = alloca i128, align 8

]]></Node>
<StgValue><ssdm name="local_ip_address_V_c"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="1" op_4_bw="1" op_5_bw="16" op_6_bw="160" op_7_bw="1" op_8_bw="512" op_9_bw="64" op_10_bw="1" op_11_bw="4" op_12_bw="32" op_13_bw="16">
<![CDATA[
codeRepl:436  call fastcc void @"process_ipv4<512>"() nounwind uwtable noinline

]]></Node>
<StgValue><ssdm name="call_ln369"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="42" st_id="2" stage="1" lat="2">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="409" bw="128" op_0_bw="128" op_1_bw="128">
<![CDATA[
codeRepl:0  %local_ip_address_V_r = call i128 @_ssdm_op_Read.ap_none.i128(i128 %local_ip_address_V)

]]></Node>
<StgValue><ssdm name="local_ip_address_V_r"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="843" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128">
<![CDATA[
codeRepl:434  call void @rocev2_top.entry3(i128 %local_ip_address_V_r, i128* %local_ip_address_V_c_1)

]]></Node>
<StgValue><ssdm name="call_ln770"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="845" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="1" op_4_bw="1" op_5_bw="16" op_6_bw="160" op_7_bw="1" op_8_bw="512" op_9_bw="64" op_10_bw="1" op_11_bw="4" op_12_bw="32" op_13_bw="16">
<![CDATA[
codeRepl:436  call fastcc void @"process_ipv4<512>"() nounwind uwtable noinline

]]></Node>
<StgValue><ssdm name="call_ln369"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="45" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="4" op_3_bw="512" op_4_bw="64" op_5_bw="4" op_6_bw="512" op_7_bw="64" op_8_bw="1" op_9_bw="512" op_10_bw="64" op_11_bw="1" op_12_bw="0">
<![CDATA[
codeRepl:437  call fastcc void @ipv4_drop_optional_i() nounwind uwtable noinline

]]></Node>
<StgValue><ssdm name="call_ln379"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="46" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="846" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="4" op_3_bw="512" op_4_bw="64" op_5_bw="4" op_6_bw="512" op_7_bw="64" op_8_bw="1" op_9_bw="512" op_10_bw="64" op_11_bw="1" op_12_bw="0">
<![CDATA[
codeRepl:437  call fastcc void @ipv4_drop_optional_i() nounwind uwtable noinline

]]></Node>
<StgValue><ssdm name="call_ln379"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="47" st_id="5" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="1" op_4_bw="1" op_5_bw="16" op_6_bw="64" op_7_bw="1" op_8_bw="512" op_9_bw="64" op_10_bw="1" op_11_bw="49" op_12_bw="0">
<![CDATA[
codeRepl:441  call fastcc void @"process_udp<512>2150"() noinline

]]></Node>
<StgValue><ssdm name="call_ln246"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="48" st_id="6" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="1" op_4_bw="1" op_5_bw="16" op_6_bw="64" op_7_bw="1" op_8_bw="512" op_9_bw="64" op_10_bw="1" op_11_bw="49" op_12_bw="0">
<![CDATA[
codeRepl:441  call fastcc void @"process_udp<512>2150"() noinline

]]></Node>
<StgValue><ssdm name="call_ln246"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="49" st_id="7" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="850" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="1" op_4_bw="1" op_5_bw="16" op_6_bw="64" op_7_bw="1" op_8_bw="512" op_9_bw="64" op_10_bw="1" op_11_bw="49" op_12_bw="0">
<![CDATA[
codeRepl:441  call fastcc void @"process_udp<512>2150"() noinline

]]></Node>
<StgValue><ssdm name="call_ln246"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="50" st_id="8" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="512" op_3_bw="64" op_4_bw="512" op_5_bw="64" op_6_bw="1" op_7_bw="1" op_8_bw="512" op_9_bw="64" op_10_bw="1" op_11_bw="0">
<![CDATA[
codeRepl:442  call fastcc void @udp_rshiftWordByOcte() nounwind uwtable noinline

]]></Node>
<StgValue><ssdm name="call_ln251"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="51" st_id="9" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="851" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="512" op_3_bw="64" op_4_bw="512" op_5_bw="64" op_6_bw="1" op_7_bw="1" op_8_bw="512" op_9_bw="64" op_10_bw="1" op_11_bw="0">
<![CDATA[
codeRepl:442  call fastcc void @udp_rshiftWordByOcte() nounwind uwtable noinline

]]></Node>
<StgValue><ssdm name="call_ln251"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="52" st_id="10" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="1" op_4_bw="1" op_5_bw="16" op_6_bw="96" op_7_bw="1" op_8_bw="512" op_9_bw="64" op_10_bw="1" op_11_bw="92" op_12_bw="5" op_13_bw="0">
<![CDATA[
codeRepl:448  call fastcc void @"rx_process_ibh<512>"() nounwind uwtable noinline

]]></Node>
<StgValue><ssdm name="call_ln2854"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="53" st_id="11" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="857" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="1" op_4_bw="1" op_5_bw="16" op_6_bw="96" op_7_bw="1" op_8_bw="512" op_9_bw="64" op_10_bw="1" op_11_bw="92" op_12_bw="5" op_13_bw="0">
<![CDATA[
codeRepl:448  call fastcc void @"rx_process_ibh<512>"() nounwind uwtable noinline

]]></Node>
<StgValue><ssdm name="call_ln2854"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="54" st_id="12" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="512" op_3_bw="64" op_4_bw="512" op_5_bw="64" op_6_bw="1" op_7_bw="1" op_8_bw="512" op_9_bw="64" op_10_bw="1" op_11_bw="0">
<![CDATA[
codeRepl:449  call fastcc void @rshiftWordByOctet.2() nounwind uwtable noinline

]]></Node>
<StgValue><ssdm name="call_ln2862"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="55" st_id="13" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="858" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="512" op_3_bw="64" op_4_bw="512" op_5_bw="64" op_6_bw="1" op_7_bw="1" op_8_bw="512" op_9_bw="64" op_10_bw="1" op_11_bw="0">
<![CDATA[
codeRepl:449  call fastcc void @rshiftWordByOctet.2() nounwind uwtable noinline

]]></Node>
<StgValue><ssdm name="call_ln2862"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="56" st_id="14" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="5" op_3_bw="1" op_4_bw="5" op_5_bw="512" op_6_bw="64" op_7_bw="1" op_8_bw="1" op_9_bw="16" op_10_bw="32" op_11_bw="512" op_12_bw="64" op_13_bw="1" op_14_bw="23" op_15_bw="241" op_16_bw="1" op_17_bw="16" op_18_bw="128" op_19_bw="0">
<![CDATA[
codeRepl:450  call fastcc void @"rx_process_exh<512>"() nounwind uwtable noinline

]]></Node>
<StgValue><ssdm name="call_ln2885"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="57" st_id="15" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="859" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="5" op_3_bw="1" op_4_bw="5" op_5_bw="512" op_6_bw="64" op_7_bw="1" op_8_bw="1" op_9_bw="16" op_10_bw="32" op_11_bw="512" op_12_bw="64" op_13_bw="1" op_14_bw="23" op_15_bw="241" op_16_bw="1" op_17_bw="16" op_18_bw="128" op_19_bw="0">
<![CDATA[
codeRepl:450  call fastcc void @"rx_process_exh<512>"() nounwind uwtable noinline

]]></Node>
<StgValue><ssdm name="call_ln2885"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="58" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="16" op_3_bw="49" op_4_bw="128" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="0">
<![CDATA[
codeRepl:443  call fastcc void @merge_rx_meta() nounwind uwtable noinline

]]></Node>
<StgValue><ssdm name="call_ln256"/></StgValue>
</operation>

<operation id="59" st_id="16" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="5" op_4_bw="16" op_5_bw="24" op_6_bw="24" op_7_bw="1" op_8_bw="22" op_9_bw="1" op_10_bw="1" op_11_bw="92" op_12_bw="23" op_13_bw="22" op_14_bw="45" op_15_bw="75" op_16_bw="1" op_17_bw="2" op_18_bw="92" op_19_bw="32" op_20_bw="50" op_21_bw="0">
<![CDATA[
codeRepl:451  call fastcc void @rx_ibh_fsm(i32* nocapture %regInvalidPsnDropCount_V) noinline

]]></Node>
<StgValue><ssdm name="call_ln2916"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="60" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="852" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="16" op_3_bw="49" op_4_bw="128" op_5_bw="16" op_6_bw="16" op_7_bw="16" op_8_bw="0">
<![CDATA[
codeRepl:443  call fastcc void @merge_rx_meta() nounwind uwtable noinline

]]></Node>
<StgValue><ssdm name="call_ln256"/></StgValue>
</operation>

<operation id="61" st_id="17" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="860" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="1" op_3_bw="5" op_4_bw="16" op_5_bw="24" op_6_bw="24" op_7_bw="1" op_8_bw="22" op_9_bw="1" op_10_bw="1" op_11_bw="92" op_12_bw="23" op_13_bw="22" op_14_bw="45" op_15_bw="75" op_16_bw="1" op_17_bw="2" op_18_bw="92" op_19_bw="32" op_20_bw="50" op_21_bw="0">
<![CDATA[
codeRepl:451  call fastcc void @rx_ibh_fsm(i32* nocapture %regInvalidPsnDropCount_V) noinline

]]></Node>
<StgValue><ssdm name="call_ln2916"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="62" st_id="18" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="241" op_6_bw="2" op_7_bw="16" op_8_bw="241" op_9_bw="0" op_10_bw="0">
<![CDATA[
codeRepl:453  call fastcc void @ipUdpMetaHandler() nounwind uwtable noinline

]]></Node>
<StgValue><ssdm name="call_ln2957"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="63" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="512" op_3_bw="64" op_4_bw="512" op_5_bw="64" op_6_bw="1" op_7_bw="512" op_8_bw="64" op_9_bw="1" op_10_bw="1">
<![CDATA[
codeRepl:438  call fastcc void @ipv4_lshiftWordByOct() nounwind uwtable noinline

]]></Node>
<StgValue><ssdm name="call_ln390"/></StgValue>
</operation>

<operation id="64" st_id="19" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="862" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="241" op_6_bw="2" op_7_bw="16" op_8_bw="241" op_9_bw="0" op_10_bw="0">
<![CDATA[
codeRepl:453  call fastcc void @ipUdpMetaHandler() nounwind uwtable noinline

]]></Node>
<StgValue><ssdm name="call_ln2957"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="65" st_id="20" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="844" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="128" op_3_bw="0" op_4_bw="0">
<![CDATA[
codeRepl:435  call fastcc void @rocev2_top.entry2153(i128* nocapture %local_ip_address_V_c_1, i128* %local_ip_address_V_c)

]]></Node>
<StgValue><ssdm name="call_ln527"/></StgValue>
</operation>

<operation id="66" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="847" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="512" op_3_bw="64" op_4_bw="512" op_5_bw="64" op_6_bw="1" op_7_bw="512" op_8_bw="64" op_9_bw="1" op_10_bw="1">
<![CDATA[
codeRepl:438  call fastcc void @ipv4_lshiftWordByOct() nounwind uwtable noinline

]]></Node>
<StgValue><ssdm name="call_ln390"/></StgValue>
</operation>

<operation id="67" st_id="20" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="0" op_0_bw="0" op_1_bw="96" op_2_bw="1" op_3_bw="2" op_4_bw="5" op_5_bw="24" op_6_bw="24" op_7_bw="1" op_8_bw="24" op_9_bw="64" op_10_bw="16" op_11_bw="92" op_12_bw="241" op_13_bw="224" op_14_bw="137" op_15_bw="17" op_16_bw="152" op_17_bw="16" op_18_bw="64" op_19_bw="32" op_20_bw="64" op_21_bw="50" op_22_bw="6" op_23_bw="2" op_24_bw="129" op_25_bw="41" op_26_bw="0">
<![CDATA[
codeRepl:454  call fastcc void @"rx_exh_fsm<512>"(i96* %m_axis_mem_write_cmd_V_data, i1* %m_axis_mem_write_cmd_V_dest_V) noinline

]]></Node>
<StgValue><ssdm name="call_ln2989"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="68" st_id="21" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="2" op_3_bw="16" op_4_bw="32" op_5_bw="16" op_6_bw="160" op_7_bw="512" op_8_bw="64" op_9_bw="1" op_10_bw="512" op_11_bw="64" op_12_bw="1" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
codeRepl:439  call fastcc void @ipv4_generate_ipv421(i128* nocapture %local_ip_address_V_c)

]]></Node>
<StgValue><ssdm name="call_ln400"/></StgValue>
</operation>

<operation id="69" st_id="21" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="0" op_0_bw="0" op_1_bw="96" op_2_bw="1" op_3_bw="2" op_4_bw="5" op_5_bw="24" op_6_bw="24" op_7_bw="1" op_8_bw="24" op_9_bw="64" op_10_bw="16" op_11_bw="92" op_12_bw="241" op_13_bw="224" op_14_bw="137" op_15_bw="17" op_16_bw="152" op_17_bw="16" op_18_bw="64" op_19_bw="32" op_20_bw="64" op_21_bw="50" op_22_bw="6" op_23_bw="2" op_24_bw="129" op_25_bw="41" op_26_bw="0">
<![CDATA[
codeRepl:454  call fastcc void @"rx_exh_fsm<512>"(i96* %m_axis_mem_write_cmd_V_data, i1* %m_axis_mem_write_cmd_V_dest_V) noinline

]]></Node>
<StgValue><ssdm name="call_ln2989"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="70" st_id="22" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="848" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="2" op_3_bw="16" op_4_bw="32" op_5_bw="16" op_6_bw="160" op_7_bw="512" op_8_bw="64" op_9_bw="1" op_10_bw="512" op_11_bw="64" op_12_bw="1" op_13_bw="0" op_14_bw="0" op_15_bw="0">
<![CDATA[
codeRepl:439  call fastcc void @ipv4_generate_ipv421(i128* nocapture %local_ip_address_V_c)

]]></Node>
<StgValue><ssdm name="call_ln400"/></StgValue>
</operation>

<operation id="71" st_id="22" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="863" bw="0" op_0_bw="0" op_1_bw="96" op_2_bw="1" op_3_bw="2" op_4_bw="5" op_5_bw="24" op_6_bw="24" op_7_bw="1" op_8_bw="24" op_9_bw="64" op_10_bw="16" op_11_bw="92" op_12_bw="241" op_13_bw="224" op_14_bw="137" op_15_bw="17" op_16_bw="152" op_17_bw="16" op_18_bw="64" op_19_bw="32" op_20_bw="64" op_21_bw="50" op_22_bw="6" op_23_bw="2" op_24_bw="129" op_25_bw="41" op_26_bw="0">
<![CDATA[
codeRepl:454  call fastcc void @"rx_exh_fsm<512>"(i96* %m_axis_mem_write_cmd_V_data, i1* %m_axis_mem_write_cmd_V_dest_V) noinline

]]></Node>
<StgValue><ssdm name="call_ln2989"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="72" st_id="23" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="1" op_4_bw="1" op_5_bw="512" op_6_bw="64" op_7_bw="1" op_8_bw="0" op_9_bw="0">
<![CDATA[
codeRepl:440  call fastcc void @compute_ipv4_checksu() nounwind uwtable noinline

]]></Node>
<StgValue><ssdm name="call_ln402"/></StgValue>
</operation>

<operation id="73" st_id="23" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="0" op_0_bw="0" op_1_bw="50" op_2_bw="50" op_3_bw="50" op_4_bw="0">
<![CDATA[
codeRepl:457  call fastcc void @stream_merger() nounwind uwtable noinline

]]></Node>
<StgValue><ssdm name="call_ln3072"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="74" st_id="24" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="849" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="1" op_4_bw="1" op_5_bw="512" op_6_bw="64" op_7_bw="1" op_8_bw="0" op_9_bw="0">
<![CDATA[
codeRepl:440  call fastcc void @compute_ipv4_checksu() nounwind uwtable noinline

]]></Node>
<StgValue><ssdm name="call_ln402"/></StgValue>
</operation>

<operation id="75" st_id="24" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="48" op_3_bw="32" op_4_bw="129" op_5_bw="24" op_6_bw="24" op_7_bw="113" op_8_bw="135" op_9_bw="0">
<![CDATA[
codeRepl:456  call fastcc void @handle_read_requests() nounwind uwtable noinline

]]></Node>
<StgValue><ssdm name="call_ln3049"/></StgValue>
</operation>

<operation id="76" st_id="24" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="0" op_0_bw="0" op_1_bw="50" op_2_bw="50" op_3_bw="50" op_4_bw="0">
<![CDATA[
codeRepl:457  call fastcc void @stream_merger() nounwind uwtable noinline

]]></Node>
<StgValue><ssdm name="call_ln3072"/></StgValue>
</operation>

<operation id="77" st_id="24" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="0" op_0_bw="0" op_1_bw="160" op_2_bw="1" op_3_bw="3" op_4_bw="48" op_5_bw="48" op_6_bw="32" op_7_bw="24" op_8_bw="5" op_9_bw="24" op_10_bw="48" op_11_bw="32" op_12_bw="24" op_13_bw="1" op_14_bw="1" op_15_bw="16" op_16_bw="64" op_17_bw="113">
<![CDATA[
codeRepl:461  call fastcc void @local_req_handler(i160* %s_axis_tx_meta_V)

]]></Node>
<StgValue><ssdm name="call_ln3135"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="78" st_id="25" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="865" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="48" op_3_bw="32" op_4_bw="129" op_5_bw="24" op_6_bw="24" op_7_bw="113" op_8_bw="135" op_9_bw="0">
<![CDATA[
codeRepl:456  call fastcc void @handle_read_requests() nounwind uwtable noinline

]]></Node>
<StgValue><ssdm name="call_ln3049"/></StgValue>
</operation>

<operation id="79" st_id="25" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="866" bw="0" op_0_bw="0" op_1_bw="50" op_2_bw="50" op_3_bw="50" op_4_bw="0">
<![CDATA[
codeRepl:457  call fastcc void @stream_merger() nounwind uwtable noinline

]]></Node>
<StgValue><ssdm name="call_ln3072"/></StgValue>
</operation>

<operation id="80" st_id="25" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="870" bw="0" op_0_bw="0" op_1_bw="160" op_2_bw="1" op_3_bw="3" op_4_bw="48" op_5_bw="48" op_6_bw="32" op_7_bw="24" op_8_bw="5" op_9_bw="24" op_10_bw="48" op_11_bw="32" op_12_bw="24" op_13_bw="1" op_14_bw="1" op_15_bw="16" op_16_bw="64" op_17_bw="113">
<![CDATA[
codeRepl:461  call fastcc void @local_req_handler(i160* %s_axis_tx_meta_V)

]]></Node>
<StgValue><ssdm name="call_ln3135"/></StgValue>
</operation>

<operation id="81" st_id="25" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="1" op_4_bw="8" op_5_bw="512" op_6_bw="64" op_7_bw="1" op_8_bw="512" op_9_bw="64" op_10_bw="1" op_11_bw="0" op_12_bw="0">
<![CDATA[
codeRepl:483  call fastcc void @mask_header_fields() nounwind uwtable noinline

]]></Node>
<StgValue><ssdm name="call_ln906"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="82" st_id="26" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="0" op_0_bw="0" op_1_bw="50" op_2_bw="16" op_3_bw="5" op_4_bw="16" op_5_bw="24" op_6_bw="24" op_7_bw="1" op_8_bw="22" op_9_bw="135" op_10_bw="135" op_11_bw="5" op_12_bw="24" op_13_bw="48" op_14_bw="32" op_15_bw="24" op_16_bw="1" op_17_bw="1" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
codeRepl:463  call fastcc void @meta_merger() nounwind uwtable noinline

]]></Node>
<StgValue><ssdm name="call_ln3208"/></StgValue>
</operation>

<operation id="83" st_id="26" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="892" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="1" op_4_bw="8" op_5_bw="512" op_6_bw="64" op_7_bw="1" op_8_bw="512" op_9_bw="64" op_10_bw="1" op_11_bw="0" op_12_bw="0">
<![CDATA[
codeRepl:483  call fastcc void @mask_header_fields() nounwind uwtable noinline

]]></Node>
<StgValue><ssdm name="call_ln906"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="84" st_id="27" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="0" op_0_bw="0" op_1_bw="50" op_2_bw="16" op_3_bw="5" op_4_bw="16" op_5_bw="24" op_6_bw="24" op_7_bw="1" op_8_bw="22" op_9_bw="135" op_10_bw="135" op_11_bw="5" op_12_bw="24" op_13_bw="48" op_14_bw="32" op_15_bw="24" op_16_bw="1" op_17_bw="1" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
codeRepl:463  call fastcc void @meta_merger() nounwind uwtable noinline

]]></Node>
<StgValue><ssdm name="call_ln3208"/></StgValue>
</operation>

<operation id="85" st_id="27" stage="7" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="32" op_3_bw="64" op_4_bw="512" op_5_bw="1" op_6_bw="512" op_7_bw="64" op_8_bw="1" op_9_bw="32" op_10_bw="0" op_11_bw="0">
<![CDATA[
codeRepl:484  call fastcc void @compute_crc32() nounwind uwtable noinline

]]></Node>
<StgValue><ssdm name="call_ln921"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="86" st_id="28" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="1" op_3_bw="512" op_4_bw="64" op_5_bw="1" op_6_bw="512" op_7_bw="64" op_8_bw="1" op_9_bw="0">
<![CDATA[
codeRepl:452  call fastcc void @"drop_ooo_ibh<512>"() nounwind uwtable noinline

]]></Node>
<StgValue><ssdm name="call_ln2939"/></StgValue>
</operation>

<operation id="87" st_id="28" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="1" op_4_bw="512" op_5_bw="64" op_6_bw="1" op_7_bw="3" op_8_bw="1" op_9_bw="29" op_10_bw="8" op_11_bw="1" op_12_bw="1" op_13_bw="29" op_14_bw="512" op_15_bw="64" op_16_bw="1" op_17_bw="512" op_18_bw="64" op_19_bw="1" op_20_bw="512" op_21_bw="64" op_22_bw="1">
<![CDATA[
codeRepl:462  call fastcc void @"tx_pkg_arbiter<512>"(i512* %s_axis_tx_data_V_data_V, i64* %s_axis_tx_data_V_keep_V, i1* %s_axis_tx_data_V_last_V, i512* %s_axis_mem_read_data_V_data_V, i64* %s_axis_mem_read_data_V_keep_V, i1* %s_axis_mem_read_data_V_last_V) noinline

]]></Node>
<StgValue><ssdm name="call_ln3163"/></StgValue>
</operation>

<operation id="88" st_id="28" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="0" op_0_bw="0" op_1_bw="50" op_2_bw="16" op_3_bw="5" op_4_bw="16" op_5_bw="24" op_6_bw="24" op_7_bw="1" op_8_bw="22" op_9_bw="135" op_10_bw="135" op_11_bw="5" op_12_bw="24" op_13_bw="48" op_14_bw="32" op_15_bw="24" op_16_bw="1" op_17_bw="1" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
codeRepl:463  call fastcc void @meta_merger() nounwind uwtable noinline

]]></Node>
<StgValue><ssdm name="call_ln3208"/></StgValue>
</operation>

<operation id="89" st_id="28" stage="6" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="32" op_3_bw="64" op_4_bw="512" op_5_bw="1" op_6_bw="512" op_7_bw="64" op_8_bw="1" op_9_bw="32" op_10_bw="0" op_11_bw="0">
<![CDATA[
codeRepl:484  call fastcc void @compute_crc32() nounwind uwtable noinline

]]></Node>
<StgValue><ssdm name="call_ln921"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="90" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="861" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="1" op_3_bw="512" op_4_bw="64" op_5_bw="1" op_6_bw="512" op_7_bw="64" op_8_bw="1" op_9_bw="0">
<![CDATA[
codeRepl:452  call fastcc void @"drop_ooo_ibh<512>"() nounwind uwtable noinline

]]></Node>
<StgValue><ssdm name="call_ln2939"/></StgValue>
</operation>

<operation id="91" st_id="29" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="871" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="1" op_4_bw="512" op_5_bw="64" op_6_bw="1" op_7_bw="3" op_8_bw="1" op_9_bw="29" op_10_bw="8" op_11_bw="1" op_12_bw="1" op_13_bw="29" op_14_bw="512" op_15_bw="64" op_16_bw="1" op_17_bw="512" op_18_bw="64" op_19_bw="1" op_20_bw="512" op_21_bw="64" op_22_bw="1">
<![CDATA[
codeRepl:462  call fastcc void @"tx_pkg_arbiter<512>"(i512* %s_axis_tx_data_V_data_V, i64* %s_axis_tx_data_V_keep_V, i1* %s_axis_tx_data_V_last_V, i512* %s_axis_mem_read_data_V_data_V, i64* %s_axis_mem_read_data_V_keep_V, i1* %s_axis_mem_read_data_V_last_V) noinline

]]></Node>
<StgValue><ssdm name="call_ln3163"/></StgValue>
</operation>

<operation id="92" st_id="29" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="872" bw="0" op_0_bw="0" op_1_bw="50" op_2_bw="16" op_3_bw="5" op_4_bw="16" op_5_bw="24" op_6_bw="24" op_7_bw="1" op_8_bw="22" op_9_bw="135" op_10_bw="135" op_11_bw="5" op_12_bw="24" op_13_bw="48" op_14_bw="32" op_15_bw="24" op_16_bw="1" op_17_bw="1" op_18_bw="0" op_19_bw="0" op_20_bw="0">
<![CDATA[
codeRepl:463  call fastcc void @meta_merger() nounwind uwtable noinline

]]></Node>
<StgValue><ssdm name="call_ln3208"/></StgValue>
</operation>

<operation id="93" st_id="29" stage="5" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="32" op_3_bw="64" op_4_bw="512" op_5_bw="1" op_6_bw="512" op_7_bw="64" op_8_bw="1" op_9_bw="32" op_10_bw="0" op_11_bw="0">
<![CDATA[
codeRepl:484  call fastcc void @compute_crc32() nounwind uwtable noinline

]]></Node>
<StgValue><ssdm name="call_ln921"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="94" st_id="30" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="5" op_3_bw="1" op_4_bw="6" op_5_bw="512" op_6_bw="64" op_7_bw="1" op_8_bw="512" op_9_bw="64" op_10_bw="1" op_11_bw="1" op_12_bw="512" op_13_bw="64" op_14_bw="1" op_15_bw="512" op_16_bw="64" op_17_bw="1" op_18_bw="1" op_19_bw="0" op_20_bw="0">
<![CDATA[
codeRepl:455  call fastcc void @"rx_exh_payload<512>"() nounwind uwtable noinline

]]></Node>
<StgValue><ssdm name="call_ln3025"/></StgValue>
</operation>

<operation id="95" st_id="30" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="512" op_3_bw="64" op_4_bw="512" op_5_bw="64" op_6_bw="1" op_7_bw="512" op_8_bw="64" op_9_bw="1" op_10_bw="1" op_11_bw="0">
<![CDATA[
codeRepl:464  call fastcc void @lshiftWordByOctet.1() nounwind uwtable noinline

]]></Node>
<StgValue><ssdm name="call_ln3217"/></StgValue>
</operation>

<operation id="96" st_id="30" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="512" op_3_bw="64" op_4_bw="512" op_5_bw="64" op_6_bw="1" op_7_bw="512" op_8_bw="64" op_9_bw="1" op_10_bw="1" op_11_bw="0">
<![CDATA[
codeRepl:465  call fastcc void @lshiftWordByOctet() nounwind uwtable noinline

]]></Node>
<StgValue><ssdm name="call_ln3220"/></StgValue>
</operation>

<operation id="97" st_id="30" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="16" op_3_bw="16" op_4_bw="5" op_5_bw="48" op_6_bw="32" op_7_bw="1" op_8_bw="1" op_9_bw="24" op_10_bw="32" op_11_bw="135" op_12_bw="24" op_13_bw="24" op_14_bw="16" op_15_bw="56" op_16_bw="512" op_17_bw="64" op_18_bw="1" op_19_bw="3" op_20_bw="16" op_21_bw="40" op_22_bw="32" op_23_bw="0">
<![CDATA[
codeRepl:466  call fastcc void @"generate_exh<512>"() nounwind uwtable noinline

]]></Node>
<StgValue><ssdm name="call_ln3256"/></StgValue>
</operation>

<operation id="98" st_id="30" stage="4" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="32" op_3_bw="64" op_4_bw="512" op_5_bw="1" op_6_bw="512" op_7_bw="64" op_8_bw="1" op_9_bw="32" op_10_bw="0" op_11_bw="0">
<![CDATA[
codeRepl:484  call fastcc void @compute_crc32() nounwind uwtable noinline

]]></Node>
<StgValue><ssdm name="call_ln921"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="99" st_id="31" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="864" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="5" op_3_bw="1" op_4_bw="6" op_5_bw="512" op_6_bw="64" op_7_bw="1" op_8_bw="512" op_9_bw="64" op_10_bw="1" op_11_bw="1" op_12_bw="512" op_13_bw="64" op_14_bw="1" op_15_bw="512" op_16_bw="64" op_17_bw="1" op_18_bw="1" op_19_bw="0" op_20_bw="0">
<![CDATA[
codeRepl:455  call fastcc void @"rx_exh_payload<512>"() nounwind uwtable noinline

]]></Node>
<StgValue><ssdm name="call_ln3025"/></StgValue>
</operation>

<operation id="100" st_id="31" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="873" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="512" op_3_bw="64" op_4_bw="512" op_5_bw="64" op_6_bw="1" op_7_bw="512" op_8_bw="64" op_9_bw="1" op_10_bw="1" op_11_bw="0">
<![CDATA[
codeRepl:464  call fastcc void @lshiftWordByOctet.1() nounwind uwtable noinline

]]></Node>
<StgValue><ssdm name="call_ln3217"/></StgValue>
</operation>

<operation id="101" st_id="31" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="874" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="512" op_3_bw="64" op_4_bw="512" op_5_bw="64" op_6_bw="1" op_7_bw="512" op_8_bw="64" op_9_bw="1" op_10_bw="1" op_11_bw="0">
<![CDATA[
codeRepl:465  call fastcc void @lshiftWordByOctet() nounwind uwtable noinline

]]></Node>
<StgValue><ssdm name="call_ln3220"/></StgValue>
</operation>

<operation id="102" st_id="31" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="875" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="16" op_3_bw="16" op_4_bw="5" op_5_bw="48" op_6_bw="32" op_7_bw="1" op_8_bw="1" op_9_bw="24" op_10_bw="32" op_11_bw="135" op_12_bw="24" op_13_bw="24" op_14_bw="16" op_15_bw="56" op_16_bw="512" op_17_bw="64" op_18_bw="1" op_19_bw="3" op_20_bw="16" op_21_bw="40" op_22_bw="32" op_23_bw="0">
<![CDATA[
codeRepl:466  call fastcc void @"generate_exh<512>"() nounwind uwtable noinline

]]></Node>
<StgValue><ssdm name="call_ln3256"/></StgValue>
</operation>

<operation id="103" st_id="31" stage="3" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="32" op_3_bw="64" op_4_bw="512" op_5_bw="1" op_6_bw="512" op_7_bw="64" op_8_bw="1" op_9_bw="32" op_10_bw="0" op_11_bw="0">
<![CDATA[
codeRepl:484  call fastcc void @compute_crc32() nounwind uwtable noinline

]]></Node>
<StgValue><ssdm name="call_ln921"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="104" st_id="32" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="32" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="1" op_11_bw="0">
<![CDATA[
codeRepl:444  call fastcc void @split_tx_meta() nounwind uwtable noinline

]]></Node>
<StgValue><ssdm name="call_ln274"/></StgValue>
</operation>

<operation id="105" st_id="32" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="0" op_0_bw="0" op_1_bw="144" op_2_bw="1" op_3_bw="3" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="16" op_8_bw="68" op_9_bw="123" op_10_bw="48">
<![CDATA[
codeRepl:447  call fastcc void @qp_interface(i144* %s_axis_qp_interface_V)

]]></Node>
<StgValue><ssdm name="call_ln2828"/></StgValue>
</operation>

<operation id="106" st_id="32" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="512" op_3_bw="64" op_4_bw="512" op_5_bw="64" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="512" op_10_bw="64" op_11_bw="1" op_12_bw="1" op_13_bw="0">
<![CDATA[
codeRepl:458  call fastcc void @rshiftWordByOctet() nounwind uwtable noinline

]]></Node>
<StgValue><ssdm name="call_ln3084"/></StgValue>
</operation>

<operation id="107" st_id="32" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="512" op_3_bw="64" op_4_bw="512" op_5_bw="64" op_6_bw="1" op_7_bw="1" op_8_bw="512" op_9_bw="64" op_10_bw="1" op_11_bw="0">
<![CDATA[
codeRepl:459  call fastcc void @rshiftWordByOctet.1() nounwind uwtable noinline

]]></Node>
<StgValue><ssdm name="call_ln3094"/></StgValue>
</operation>

<operation id="108" st_id="32" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="512" op_6_bw="3" op_7_bw="512" op_8_bw="64" op_9_bw="1" op_10_bw="512" op_11_bw="64" op_12_bw="1" op_13_bw="512" op_14_bw="64" op_15_bw="1" op_16_bw="512" op_17_bw="64" op_18_bw="1" op_19_bw="512" op_20_bw="64" op_21_bw="1" op_22_bw="0" op_23_bw="0" op_24_bw="0">
<![CDATA[
codeRepl:467  call fastcc void @"append_payload<512>"() nounwind uwtable noinline

]]></Node>
<StgValue><ssdm name="call_ln3288"/></StgValue>
</operation>

<operation id="109" st_id="32" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="5" op_3_bw="24" op_4_bw="5" op_5_bw="16" op_6_bw="24" op_7_bw="24" op_8_bw="1" op_9_bw="22" op_10_bw="24" op_11_bw="22" op_12_bw="96" op_13_bw="113" op_14_bw="41" op_15_bw="123" op_16_bw="0">
<![CDATA[
codeRepl:469  call fastcc void @"generate_ibh<512>"() nounwind uwtable noinline

]]></Node>
<StgValue><ssdm name="call_ln3308"/></StgValue>
</operation>

<operation id="110" st_id="32" stage="2" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="32" op_3_bw="64" op_4_bw="512" op_5_bw="1" op_6_bw="512" op_7_bw="64" op_8_bw="1" op_9_bw="32" op_10_bw="0" op_11_bw="0">
<![CDATA[
codeRepl:484  call fastcc void @compute_crc32() nounwind uwtable noinline

]]></Node>
<StgValue><ssdm name="call_ln921"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="111" st_id="33" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="853" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="32" op_6_bw="16" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="1" op_11_bw="0">
<![CDATA[
codeRepl:444  call fastcc void @split_tx_meta() nounwind uwtable noinline

]]></Node>
<StgValue><ssdm name="call_ln274"/></StgValue>
</operation>

<operation id="112" st_id="33" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="856" bw="0" op_0_bw="0" op_1_bw="144" op_2_bw="1" op_3_bw="3" op_4_bw="24" op_5_bw="24" op_6_bw="24" op_7_bw="16" op_8_bw="68" op_9_bw="123" op_10_bw="48">
<![CDATA[
codeRepl:447  call fastcc void @qp_interface(i144* %s_axis_qp_interface_V)

]]></Node>
<StgValue><ssdm name="call_ln2828"/></StgValue>
</operation>

<operation id="113" st_id="33" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="867" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="512" op_3_bw="64" op_4_bw="512" op_5_bw="64" op_6_bw="1" op_7_bw="1" op_8_bw="1" op_9_bw="512" op_10_bw="64" op_11_bw="1" op_12_bw="1" op_13_bw="0">
<![CDATA[
codeRepl:458  call fastcc void @rshiftWordByOctet() nounwind uwtable noinline

]]></Node>
<StgValue><ssdm name="call_ln3084"/></StgValue>
</operation>

<operation id="114" st_id="33" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="868" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="512" op_3_bw="64" op_4_bw="512" op_5_bw="64" op_6_bw="1" op_7_bw="1" op_8_bw="512" op_9_bw="64" op_10_bw="1" op_11_bw="0">
<![CDATA[
codeRepl:459  call fastcc void @rshiftWordByOctet.1() nounwind uwtable noinline

]]></Node>
<StgValue><ssdm name="call_ln3094"/></StgValue>
</operation>

<operation id="115" st_id="33" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="876" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="1" op_3_bw="1" op_4_bw="1" op_5_bw="512" op_6_bw="3" op_7_bw="512" op_8_bw="64" op_9_bw="1" op_10_bw="512" op_11_bw="64" op_12_bw="1" op_13_bw="512" op_14_bw="64" op_15_bw="1" op_16_bw="512" op_17_bw="64" op_18_bw="1" op_19_bw="512" op_20_bw="64" op_21_bw="1" op_22_bw="0" op_23_bw="0" op_24_bw="0">
<![CDATA[
codeRepl:467  call fastcc void @"append_payload<512>"() nounwind uwtable noinline

]]></Node>
<StgValue><ssdm name="call_ln3288"/></StgValue>
</operation>

<operation id="116" st_id="33" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="878" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="5" op_3_bw="24" op_4_bw="5" op_5_bw="16" op_6_bw="24" op_7_bw="24" op_8_bw="1" op_9_bw="22" op_10_bw="24" op_11_bw="22" op_12_bw="96" op_13_bw="113" op_14_bw="41" op_15_bw="123" op_16_bw="0">
<![CDATA[
codeRepl:469  call fastcc void @"generate_ibh<512>"() nounwind uwtable noinline

]]></Node>
<StgValue><ssdm name="call_ln3308"/></StgValue>
</operation>

<operation id="117" st_id="33" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="0" op_0_bw="0" op_1_bw="96" op_2_bw="1" op_3_bw="113" op_4_bw="1" op_5_bw="1" op_6_bw="29" op_7_bw="113" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
codeRepl:472  call fastcc void @"mem_cmd_merger<512>"(i96* %m_axis_mem_read_cmd_V_data, i1* %m_axis_mem_read_cmd_V_dest_V) noinline

]]></Node>
<StgValue><ssdm name="call_ln3353"/></StgValue>
</operation>

<operation id="118" st_id="33" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="1" op_5_bw="16" op_6_bw="1" op_7_bw="16" op_8_bw="16" op_9_bw="1" op_10_bw="16" op_11_bw="1" op_12_bw="1" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="1">
<![CDATA[
codeRepl:478  call fastcc void @mq_pointer_table() nounwind uwtable noinline

]]></Node>
<StgValue><ssdm name="call_ln552"/></StgValue>
</operation>

<operation id="119" st_id="33" stage="1" lat="7">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="893" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="32" op_3_bw="64" op_4_bw="512" op_5_bw="1" op_6_bw="512" op_7_bw="64" op_8_bw="1" op_9_bw="32" op_10_bw="0" op_11_bw="0">
<![CDATA[
codeRepl:484  call fastcc void @compute_crc32() nounwind uwtable noinline

]]></Node>
<StgValue><ssdm name="call_ln921"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="120" st_id="34" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="512" op_3_bw="64" op_4_bw="512" op_5_bw="64" op_6_bw="1" op_7_bw="512" op_8_bw="64" op_9_bw="1" op_10_bw="1">
<![CDATA[
codeRepl:445  call fastcc void @udp_lshiftWordByOcte() nounwind uwtable noinline

]]></Node>
<StgValue><ssdm name="call_ln282"/></StgValue>
</operation>

<operation id="121" st_id="34" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="1" op_4_bw="1" op_5_bw="2" op_6_bw="2" op_7_bw="512" op_8_bw="64" op_9_bw="1" op_10_bw="512" op_11_bw="64" op_12_bw="1" op_13_bw="1" op_14_bw="512" op_15_bw="64" op_16_bw="1" op_17_bw="1" op_18_bw="0" op_19_bw="0">
<![CDATA[
codeRepl:460  call fastcc void @"merge_rx_pkgs<512>"(i512* %m_axis_mem_write_data_V_data_V, i64* %m_axis_mem_write_data_V_keep_V, i1* %m_axis_mem_write_data_V_last_V, i1* %m_axis_mem_write_data_V_dest_V) noinline

]]></Node>
<StgValue><ssdm name="call_ln3106"/></StgValue>
</operation>

<operation id="122" st_id="34" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="512" op_3_bw="64" op_4_bw="512" op_5_bw="64" op_6_bw="1" op_7_bw="512" op_8_bw="64" op_9_bw="1" op_10_bw="1" op_11_bw="0">
<![CDATA[
codeRepl:468  call fastcc void @lshiftWordByOctet.2() nounwind uwtable noinline

]]></Node>
<StgValue><ssdm name="call_ln3296"/></StgValue>
</operation>

<operation id="123" st_id="34" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="0" op_0_bw="0" op_1_bw="168" op_2_bw="16" op_3_bw="128" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="24" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
codeRepl:471  call fastcc void @tx_ipUdpMetaMerger() nounwind uwtable noinline

]]></Node>
<StgValue><ssdm name="call_ln3341"/></StgValue>
</operation>

<operation id="124" st_id="34" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="0" op_0_bw="0" op_1_bw="96" op_2_bw="1" op_3_bw="113" op_4_bw="1" op_5_bw="1" op_6_bw="29" op_7_bw="113" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
codeRepl:472  call fastcc void @"mem_cmd_merger<512>"(i96* %m_axis_mem_read_cmd_V_data, i1* %m_axis_mem_read_cmd_V_dest_V) noinline

]]></Node>
<StgValue><ssdm name="call_ln3353"/></StgValue>
</operation>

<operation id="125" st_id="34" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="0" op_0_bw="0" op_1_bw="45" op_2_bw="24" op_3_bw="24" op_4_bw="3" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="75" op_9_bw="41" op_10_bw="123" op_11_bw="68" op_12_bw="123" op_13_bw="0" op_14_bw="0">
<![CDATA[
codeRepl:474  call fastcc void @state_table() nounwind uwtable noinline

]]></Node>
<StgValue><ssdm name="call_ln3379"/></StgValue>
</operation>

<operation id="126" st_id="34" stage="4" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="0" op_0_bw="0" op_1_bw="137" op_2_bw="24" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="152" op_7_bw="16" op_8_bw="56" op_9_bw="48" op_10_bw="0" op_11_bw="0">
<![CDATA[
codeRepl:475  call fastcc void @msn_table() nounwind uwtable noinline

]]></Node>
<StgValue><ssdm name="call_ln3398"/></StgValue>
</operation>

<operation id="127" st_id="34" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
codeRepl:477  call fastcc void @mq_freelist_handler() nounwind uwtable noinline

]]></Node>
<StgValue><ssdm name="call_ln550"/></StgValue>
</operation>

<operation id="128" st_id="34" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="1" op_5_bw="16" op_6_bw="1" op_7_bw="16" op_8_bw="16" op_9_bw="1" op_10_bw="16" op_11_bw="1" op_12_bw="1" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="1">
<![CDATA[
codeRepl:478  call fastcc void @mq_pointer_table() nounwind uwtable noinline

]]></Node>
<StgValue><ssdm name="call_ln552"/></StgValue>
</operation>

<operation id="129" st_id="34" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="16" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="64" op_9_bw="16" op_10_bw="1" op_11_bw="1" op_12_bw="64" op_13_bw="16" op_14_bw="1" op_15_bw="1">
<![CDATA[
codeRepl:479  call fastcc void @mq_meta_table() nounwind uwtable noinline

]]></Node>
<StgValue><ssdm name="call_ln554"/></StgValue>
</operation>

<operation id="130" st_id="34" stage="3" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="1" op_4_bw="2" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="64" op_9_bw="1" op_10_bw="0" op_11_bw="0">
<![CDATA[
codeRepl:485  call fastcc void @"insert_icrc<512>"(i512* %m_axis_tx_data_V_data_V, i64* %m_axis_tx_data_V_keep_V, i1* %m_axis_tx_data_V_last_V) noinline

]]></Node>
<StgValue><ssdm name="call_ln944"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="131" st_id="35" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="854" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="512" op_3_bw="64" op_4_bw="512" op_5_bw="64" op_6_bw="1" op_7_bw="512" op_8_bw="64" op_9_bw="1" op_10_bw="1">
<![CDATA[
codeRepl:445  call fastcc void @udp_lshiftWordByOcte() nounwind uwtable noinline

]]></Node>
<StgValue><ssdm name="call_ln282"/></StgValue>
</operation>

<operation id="132" st_id="35" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="1" op_4_bw="1" op_5_bw="2" op_6_bw="2" op_7_bw="512" op_8_bw="64" op_9_bw="1" op_10_bw="512" op_11_bw="64" op_12_bw="1" op_13_bw="1" op_14_bw="512" op_15_bw="64" op_16_bw="1" op_17_bw="1" op_18_bw="0" op_19_bw="0">
<![CDATA[
codeRepl:460  call fastcc void @"merge_rx_pkgs<512>"(i512* %m_axis_mem_write_data_V_data_V, i64* %m_axis_mem_write_data_V_keep_V, i1* %m_axis_mem_write_data_V_last_V, i1* %m_axis_mem_write_data_V_dest_V) noinline

]]></Node>
<StgValue><ssdm name="call_ln3106"/></StgValue>
</operation>

<operation id="133" st_id="35" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="877" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="512" op_3_bw="64" op_4_bw="512" op_5_bw="64" op_6_bw="1" op_7_bw="512" op_8_bw="64" op_9_bw="1" op_10_bw="1" op_11_bw="0">
<![CDATA[
codeRepl:468  call fastcc void @lshiftWordByOctet.2() nounwind uwtable noinline

]]></Node>
<StgValue><ssdm name="call_ln3296"/></StgValue>
</operation>

<operation id="134" st_id="35" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="880" bw="0" op_0_bw="0" op_1_bw="168" op_2_bw="16" op_3_bw="128" op_4_bw="16" op_5_bw="16" op_6_bw="16" op_7_bw="24" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
codeRepl:471  call fastcc void @tx_ipUdpMetaMerger() nounwind uwtable noinline

]]></Node>
<StgValue><ssdm name="call_ln3341"/></StgValue>
</operation>

<operation id="135" st_id="35" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="0" op_0_bw="0" op_1_bw="96" op_2_bw="1" op_3_bw="113" op_4_bw="1" op_5_bw="1" op_6_bw="29" op_7_bw="113" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
codeRepl:472  call fastcc void @"mem_cmd_merger<512>"(i96* %m_axis_mem_read_cmd_V_data, i1* %m_axis_mem_read_cmd_V_dest_V) noinline

]]></Node>
<StgValue><ssdm name="call_ln3353"/></StgValue>
</operation>

<operation id="136" st_id="35" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="0" op_0_bw="0" op_1_bw="45" op_2_bw="24" op_3_bw="24" op_4_bw="3" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="75" op_9_bw="41" op_10_bw="123" op_11_bw="68" op_12_bw="123" op_13_bw="0" op_14_bw="0">
<![CDATA[
codeRepl:474  call fastcc void @state_table() nounwind uwtable noinline

]]></Node>
<StgValue><ssdm name="call_ln3379"/></StgValue>
</operation>

<operation id="137" st_id="35" stage="3" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="0" op_0_bw="0" op_1_bw="137" op_2_bw="24" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="152" op_7_bw="16" op_8_bw="56" op_9_bw="48" op_10_bw="0" op_11_bw="0">
<![CDATA[
codeRepl:475  call fastcc void @msn_table() nounwind uwtable noinline

]]></Node>
<StgValue><ssdm name="call_ln3398"/></StgValue>
</operation>

<operation id="138" st_id="35" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="886" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16">
<![CDATA[
codeRepl:477  call fastcc void @mq_freelist_handler() nounwind uwtable noinline

]]></Node>
<StgValue><ssdm name="call_ln550"/></StgValue>
</operation>

<operation id="139" st_id="35" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="887" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="16" op_3_bw="16" op_4_bw="1" op_5_bw="16" op_6_bw="1" op_7_bw="16" op_8_bw="16" op_9_bw="1" op_10_bw="16" op_11_bw="1" op_12_bw="1" op_13_bw="16" op_14_bw="16" op_15_bw="16" op_16_bw="1">
<![CDATA[
codeRepl:478  call fastcc void @mq_pointer_table() nounwind uwtable noinline

]]></Node>
<StgValue><ssdm name="call_ln552"/></StgValue>
</operation>

<operation id="140" st_id="35" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="888" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="64" op_3_bw="16" op_4_bw="1" op_5_bw="1" op_6_bw="1" op_7_bw="1" op_8_bw="64" op_9_bw="16" op_10_bw="1" op_11_bw="1" op_12_bw="64" op_13_bw="16" op_14_bw="1" op_15_bw="1">
<![CDATA[
codeRepl:479  call fastcc void @mq_meta_table() nounwind uwtable noinline

]]></Node>
<StgValue><ssdm name="call_ln554"/></StgValue>
</operation>

<operation id="141" st_id="35" stage="2" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="1" op_4_bw="2" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="64" op_9_bw="1" op_10_bw="0" op_11_bw="0">
<![CDATA[
codeRepl:485  call fastcc void @"insert_icrc<512>"(i512* %m_axis_tx_data_V_data_V, i64* %m_axis_tx_data_V_keep_V, i1* %m_axis_tx_data_V_last_V) noinline

]]></Node>
<StgValue><ssdm name="call_ln944"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="142" st_id="36" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="1" op_7_bw="64" op_8_bw="512" op_9_bw="64" op_10_bw="1" op_11_bw="512" op_12_bw="64" op_13_bw="1" op_14_bw="0" op_15_bw="0">
<![CDATA[
codeRepl:446  call fastcc void @"generate_udp<512>"() nounwind uwtable noinline

]]></Node>
<StgValue><ssdm name="call_ln290"/></StgValue>
</operation>

<operation id="143" st_id="36" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="869" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="1" op_4_bw="1" op_5_bw="2" op_6_bw="2" op_7_bw="512" op_8_bw="64" op_9_bw="1" op_10_bw="512" op_11_bw="64" op_12_bw="1" op_13_bw="1" op_14_bw="512" op_15_bw="64" op_16_bw="1" op_17_bw="1" op_18_bw="0" op_19_bw="0">
<![CDATA[
codeRepl:460  call fastcc void @"merge_rx_pkgs<512>"(i512* %m_axis_mem_write_data_V_data_V, i64* %m_axis_mem_write_data_V_keep_V, i1* %m_axis_mem_write_data_V_last_V, i1* %m_axis_mem_write_data_V_dest_V) noinline

]]></Node>
<StgValue><ssdm name="call_ln3106"/></StgValue>
</operation>

<operation id="144" st_id="36" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="16" op_3_bw="96" op_4_bw="113" op_5_bw="512" op_6_bw="64" op_7_bw="1" op_8_bw="512" op_9_bw="64" op_10_bw="1" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
codeRepl:470  call fastcc void @prepend_ibh_header() nounwind uwtable noinline

]]></Node>
<StgValue><ssdm name="call_ln3325"/></StgValue>
</operation>

<operation id="145" st_id="36" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="881" bw="0" op_0_bw="0" op_1_bw="96" op_2_bw="1" op_3_bw="113" op_4_bw="1" op_5_bw="1" op_6_bw="29" op_7_bw="113" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
codeRepl:472  call fastcc void @"mem_cmd_merger<512>"(i96* %m_axis_mem_read_cmd_V_data, i1* %m_axis_mem_read_cmd_V_dest_V) noinline

]]></Node>
<StgValue><ssdm name="call_ln3353"/></StgValue>
</operation>

<operation id="146" st_id="36" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="0" op_0_bw="0" op_1_bw="184" op_2_bw="16" op_3_bw="24" op_4_bw="128" op_5_bw="16" op_6_bw="168" op_7_bw="0">
<![CDATA[
codeRepl:473  call fastcc void @conn_table(i184* %s_axis_qp_conn_interface_V) noinline

]]></Node>
<StgValue><ssdm name="call_ln3358"/></StgValue>
</operation>

<operation id="147" st_id="36" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="0" op_0_bw="0" op_1_bw="45" op_2_bw="24" op_3_bw="24" op_4_bw="3" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="75" op_9_bw="41" op_10_bw="123" op_11_bw="68" op_12_bw="123" op_13_bw="0" op_14_bw="0">
<![CDATA[
codeRepl:474  call fastcc void @state_table() nounwind uwtable noinline

]]></Node>
<StgValue><ssdm name="call_ln3379"/></StgValue>
</operation>

<operation id="148" st_id="36" stage="2" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="0" op_0_bw="0" op_1_bw="137" op_2_bw="24" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="152" op_7_bw="16" op_8_bw="56" op_9_bw="48" op_10_bw="0" op_11_bw="0">
<![CDATA[
codeRepl:475  call fastcc void @msn_table() nounwind uwtable noinline

]]></Node>
<StgValue><ssdm name="call_ln3398"/></StgValue>
</operation>

<operation id="149" st_id="36" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="24" op_3_bw="41" op_4_bw="24" op_5_bw="0">
<![CDATA[
codeRepl:476  call fastcc void @read_req_table() nounwind uwtable noinline

]]></Node>
<StgValue><ssdm name="call_ln3404"/></StgValue>
</operation>

<operation id="150" st_id="36" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="16" op_3_bw="16" op_4_bw="64" op_5_bw="1" op_6_bw="16" op_7_bw="16" op_8_bw="1" op_9_bw="16" op_10_bw="64" op_11_bw="16" op_12_bw="16" op_13_bw="1" op_14_bw="17" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="1" op_19_bw="16" op_20_bw="64" op_21_bw="16" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="1" op_30_bw="64" op_31_bw="16" op_32_bw="1" op_33_bw="1" op_34_bw="64" op_35_bw="16" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0">
<![CDATA[
codeRepl:480  call fastcc void @mq_process_requests() nounwind uwtable noinline

]]></Node>
<StgValue><ssdm name="call_ln557"/></StgValue>
</operation>

<operation id="151" st_id="36" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="1" op_4_bw="2" op_5_bw="512" op_6_bw="64" op_7_bw="1" op_8_bw="512" op_9_bw="64" op_10_bw="1" op_11_bw="0">
<![CDATA[
codeRepl:482  call fastcc void @"extract_icrc<512>"(i512* %s_axis_rx_data_V_data_V, i64* %s_axis_rx_data_V_keep_V, i1* %s_axis_rx_data_V_last_V) noinline

]]></Node>
<StgValue><ssdm name="call_ln852"/></StgValue>
</operation>

<operation id="152" st_id="36" stage="1" lat="3">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="894" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="1" op_4_bw="2" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="64" op_9_bw="1" op_10_bw="0" op_11_bw="0">
<![CDATA[
codeRepl:485  call fastcc void @"insert_icrc<512>"(i512* %m_axis_tx_data_V_data_V, i64* %m_axis_tx_data_V_keep_V, i1* %m_axis_tx_data_V_last_V) noinline

]]></Node>
<StgValue><ssdm name="call_ln944"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="153" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="412" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
codeRepl:3  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str112) nounwind

]]></Node>
<StgValue><ssdm name="specdataflowpipeline_ln527"/></StgValue>
</operation>

<operation id="154" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="413" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
codeRepl:4  %empty = call i32 (...)* @_ssdm_op_SpecChannel([13 x i8]* @crcFifo1_OC_V_OC_V_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32* @crcFifo1_V_V, i32* @crcFifo1_V_V)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="155" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="414" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:5  call void (...)* @_ssdm_op_SpecInterface(i32* @crcFifo1_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="156" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="415" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:6  %empty_233 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @exh_lengthFifo_OC_V_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 4, i16* @exh_lengthFifo_V_V, i16* @exh_lengthFifo_V_V)

]]></Node>
<StgValue><ssdm name="empty_233"/></StgValue>
</operation>

<operation id="157" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="416" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:7  call void (...)* @_ssdm_op_SpecInterface(i16* @exh_lengthFifo_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="158" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="417" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="48" op_8_bw="48">
<![CDATA[
codeRepl:8  %empty_234 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @if2msnTable_init_OC_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i48* @if2msnTable_init_V, i48* @if2msnTable_init_V)

]]></Node>
<StgValue><ssdm name="empty_234"/></StgValue>
</operation>

<operation id="159" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="418" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:9  call void (...)* @_ssdm_op_SpecInterface(i48* @if2msnTable_init_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="160" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="419" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
codeRepl:10  %empty_235 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @ip2checksum_OC_V_OC_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 8, i32 8, i512* @ip2checksum_V_data_V, i512* @ip2checksum_V_data_V)

]]></Node>
<StgValue><ssdm name="empty_235"/></StgValue>
</operation>

<operation id="161" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="420" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:11  call void (...)* @_ssdm_op_SpecInterface(i512* @ip2checksum_V_data_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="162" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="421" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
codeRepl:12  %empty_236 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @ip2checksum_OC_V_OC_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 8, i32 8, i64* @ip2checksum_V_keep_V, i64* @ip2checksum_V_keep_V)

]]></Node>
<StgValue><ssdm name="empty_236"/></StgValue>
</operation>

<operation id="163" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="422" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:13  call void (...)* @_ssdm_op_SpecInterface(i64* @ip2checksum_V_keep_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="164" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="423" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
codeRepl:14  %empty_237 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @ip2checksum_OC_V_OC_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 8, i32 8, i1* @ip2checksum_V_last_V, i1* @ip2checksum_V_last_V)

]]></Node>
<StgValue><ssdm name="empty_237"/></StgValue>
</operation>

<operation id="165" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="424" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:15  call void (...)* @_ssdm_op_SpecInterface(i1* @ip2checksum_V_last_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="166" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="425" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:16  %empty_238 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @mq_freeListFifo_OC_V, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2048, i32 2048, i16* @mq_freeListFifo_V_V, i16* @mq_freeListFifo_V_V)

]]></Node>
<StgValue><ssdm name="empty_238"/></StgValue>
</operation>

<operation id="167" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="426" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:17  call void (...)* @_ssdm_op_SpecInterface(i16* @mq_freeListFifo_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="168" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="427" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
codeRepl:18  %empty_239 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @mq_metaReqFifo_OC_V_6, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i1* @mq_metaReqFifo_V_app, i1* @mq_metaReqFifo_V_app)

]]></Node>
<StgValue><ssdm name="empty_239"/></StgValue>
</operation>

<operation id="169" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="428" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:19  call void (...)* @_ssdm_op_SpecInterface(i1* @mq_metaReqFifo_V_app, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="170" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="429" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
codeRepl:20  %empty_240 = call i32 (...)* @_ssdm_op_SpecChannel([30 x i8]* @mq_metaReqFifo_OC_V_5, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i1* @mq_metaReqFifo_V_ent_1, i1* @mq_metaReqFifo_V_ent_1)

]]></Node>
<StgValue><ssdm name="empty_240"/></StgValue>
</operation>

<operation id="171" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="430" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:21  call void (...)* @_ssdm_op_SpecInterface(i1* @mq_metaReqFifo_V_ent_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="172" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="431" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:22  %empty_241 = call i32 (...)* @_ssdm_op_SpecChannel([30 x i8]* @mq_metaReqFifo_OC_V_4, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* @mq_metaReqFifo_V_ent_3, i16* @mq_metaReqFifo_V_ent_3)

]]></Node>
<StgValue><ssdm name="empty_241"/></StgValue>
</operation>

<operation id="173" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="432" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:23  call void (...)* @_ssdm_op_SpecInterface(i16* @mq_metaReqFifo_V_ent_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="174" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="433" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
codeRepl:24  %empty_242 = call i32 (...)* @_ssdm_op_SpecChannel([29 x i8]* @mq_metaReqFifo_OC_V_3, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i1* @mq_metaReqFifo_V_ent_4, i1* @mq_metaReqFifo_V_ent_4)

]]></Node>
<StgValue><ssdm name="empty_242"/></StgValue>
</operation>

<operation id="175" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="434" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:25  call void (...)* @_ssdm_op_SpecInterface(i1* @mq_metaReqFifo_V_ent_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="176" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="435" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
codeRepl:26  %empty_243 = call i32 (...)* @_ssdm_op_SpecChannel([31 x i8]* @mq_metaReqFifo_OC_V_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* @mq_metaReqFifo_V_ent, i64* @mq_metaReqFifo_V_ent)

]]></Node>
<StgValue><ssdm name="empty_243"/></StgValue>
</operation>

<operation id="177" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="436" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:27  call void (...)* @_ssdm_op_SpecInterface(i64* @mq_metaReqFifo_V_ent, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="178" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="437" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:28  %empty_244 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @mq_metaReqFifo_OC_V_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* @mq_metaReqFifo_V_idx, i16* @mq_metaReqFifo_V_idx)

]]></Node>
<StgValue><ssdm name="empty_244"/></StgValue>
</operation>

<operation id="179" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="438" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:29  call void (...)* @_ssdm_op_SpecInterface(i16* @mq_metaReqFifo_V_idx, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="180" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="439" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
codeRepl:30  %empty_245 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @mq_metaReqFifo_OC_V_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i1* @mq_metaReqFifo_V_wri, i1* @mq_metaReqFifo_V_wri)

]]></Node>
<StgValue><ssdm name="empty_245"/></StgValue>
</operation>

<operation id="181" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="440" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:31  call void (...)* @_ssdm_op_SpecInterface(i1* @mq_metaReqFifo_V_wri, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="182" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="441" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
codeRepl:32  %empty_246 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @mq_metaRspFifo_OC_V_3, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i1* @mq_metaRspFifo_V_isT, i1* @mq_metaRspFifo_V_isT)

]]></Node>
<StgValue><ssdm name="empty_246"/></StgValue>
</operation>

<operation id="183" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="442" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:33  call void (...)* @_ssdm_op_SpecInterface(i1* @mq_metaRspFifo_V_isT, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="184" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="443" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:34  %empty_247 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @mq_metaRspFifo_OC_V_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* @mq_metaRspFifo_V_nex, i16* @mq_metaRspFifo_V_nex)

]]></Node>
<StgValue><ssdm name="empty_247"/></StgValue>
</operation>

<operation id="185" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="444" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:35  call void (...)* @_ssdm_op_SpecInterface(i16* @mq_metaRspFifo_V_nex, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="186" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="445" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
codeRepl:36  %empty_248 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @mq_metaRspFifo_OC_V_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i1* @mq_metaRspFifo_V_val_1, i1* @mq_metaRspFifo_V_val_1)

]]></Node>
<StgValue><ssdm name="empty_248"/></StgValue>
</operation>

<operation id="187" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="446" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:37  call void (...)* @_ssdm_op_SpecInterface(i1* @mq_metaRspFifo_V_val_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="188" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="447" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
codeRepl:38  %empty_249 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @mq_metaRspFifo_OC_V_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* @mq_metaRspFifo_V_val, i64* @mq_metaRspFifo_V_val)

]]></Node>
<StgValue><ssdm name="empty_249"/></StgValue>
</operation>

<operation id="189" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="448" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:39  call void (...)* @_ssdm_op_SpecInterface(i64* @mq_metaRspFifo_V_val, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="190" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="449" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:40  %empty_250 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @mq_pointerReqFifo_OC_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* @mq_pointerReqFifo_V_1, i16* @mq_pointerReqFifo_V_1)

]]></Node>
<StgValue><ssdm name="empty_250"/></StgValue>
</operation>

<operation id="191" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="450" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:41  call void (...)* @_ssdm_op_SpecInterface(i16* @mq_pointerReqFifo_V_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="192" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="451" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
codeRepl:42  %empty_251 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @mq_pointerReqFifo_OC, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i1* @mq_pointerReqFifo_V_s, i1* @mq_pointerReqFifo_V_s)

]]></Node>
<StgValue><ssdm name="empty_251"/></StgValue>
</operation>

<operation id="193" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="452" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:43  call void (...)* @_ssdm_op_SpecInterface(i1* @mq_pointerReqFifo_V_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="194" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="453" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:44  %empty_252 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @mq_pointerRspFifo_OC_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* @mq_pointerRspFifo_V_1, i16* @mq_pointerRspFifo_V_1)

]]></Node>
<StgValue><ssdm name="empty_252"/></StgValue>
</operation>

<operation id="195" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="454" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:45  call void (...)* @_ssdm_op_SpecInterface(i16* @mq_pointerRspFifo_V_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="196" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="455" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:46  %empty_253 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @mq_pointerRspFifo_OC_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* @mq_pointerRspFifo_V_2, i16* @mq_pointerRspFifo_V_2)

]]></Node>
<StgValue><ssdm name="empty_253"/></StgValue>
</operation>

<operation id="197" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="456" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:47  call void (...)* @_ssdm_op_SpecInterface(i16* @mq_pointerRspFifo_V_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="198" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="457" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
codeRepl:48  %empty_254 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @mq_pointerRspFifo_OC, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i1* @mq_pointerRspFifo_V_s, i1* @mq_pointerRspFifo_V_s)

]]></Node>
<StgValue><ssdm name="empty_254"/></StgValue>
</operation>

<operation id="199" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="458" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:49  call void (...)* @_ssdm_op_SpecInterface(i1* @mq_pointerRspFifo_V_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="200" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="459" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:50  %empty_255 = call i32 (...)* @_ssdm_op_SpecChannel([33 x i8]* @mq_pointerUpdFifo_OC_3, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* @mq_pointerUpdFifo_V_1, i16* @mq_pointerUpdFifo_V_1)

]]></Node>
<StgValue><ssdm name="empty_255"/></StgValue>
</operation>

<operation id="201" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="460" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:51  call void (...)* @_ssdm_op_SpecInterface(i16* @mq_pointerUpdFifo_V_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="202" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="461" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:52  %empty_256 = call i32 (...)* @_ssdm_op_SpecChannel([33 x i8]* @mq_pointerUpdFifo_OC_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* @mq_pointerUpdFifo_V_3, i16* @mq_pointerUpdFifo_V_3)

]]></Node>
<StgValue><ssdm name="empty_256"/></StgValue>
</operation>

<operation id="203" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="462" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:53  call void (...)* @_ssdm_op_SpecInterface(i16* @mq_pointerUpdFifo_V_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="204" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="463" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
codeRepl:54  %empty_257 = call i32 (...)* @_ssdm_op_SpecChannel([32 x i8]* @mq_pointerUpdFifo_OC_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i1* @mq_pointerUpdFifo_V_4, i1* @mq_pointerUpdFifo_V_4)

]]></Node>
<StgValue><ssdm name="empty_257"/></StgValue>
</operation>

<operation id="205" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="464" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:55  call void (...)* @_ssdm_op_SpecInterface(i1* @mq_pointerUpdFifo_V_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="206" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="465" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:56  %empty_258 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @mq_pointerUpdFifo_OC, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* @mq_pointerUpdFifo_V_s, i16* @mq_pointerUpdFifo_V_s)

]]></Node>
<StgValue><ssdm name="empty_258"/></StgValue>
</operation>

<operation id="207" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="466" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:57  call void (...)* @_ssdm_op_SpecInterface(i16* @mq_pointerUpdFifo_V_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="208" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="467" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:58  %empty_259 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @mq_releaseFifo_OC_V_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* @mq_releaseFifo_V_V, i16* @mq_releaseFifo_V_V)

]]></Node>
<StgValue><ssdm name="empty_259"/></StgValue>
</operation>

<operation id="209" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="468" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:59  call void (...)* @_ssdm_op_SpecInterface(i16* @mq_releaseFifo_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="210" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="469" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="152" op_8_bw="152">
<![CDATA[
codeRepl:60  %empty_260 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @msnTable2rxExh_rsp_O, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i152* @msnTable2rxExh_rsp_V, i152* @msnTable2rxExh_rsp_V)

]]></Node>
<StgValue><ssdm name="empty_260"/></StgValue>
</operation>

<operation id="211" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="470" bw="0" op_0_bw="0" op_1_bw="152" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:61  call void (...)* @_ssdm_op_SpecInterface(i152* @msnTable2rxExh_rsp_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="212" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="471" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="56" op_8_bw="56">
<![CDATA[
codeRepl:62  %empty_261 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @msnTable2txExh_rsp_O, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i56* @msnTable2txExh_rsp_V, i56* @msnTable2txExh_rsp_V)

]]></Node>
<StgValue><ssdm name="empty_261"/></StgValue>
</operation>

<operation id="213" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="472" bw="0" op_0_bw="0" op_1_bw="56" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:63  call void (...)* @_ssdm_op_SpecInterface(i56* @msnTable2txExh_rsp_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="214" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="473" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="68" op_8_bw="68">
<![CDATA[
codeRepl:64  %empty_262 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @qpi2stateTable_upd_r, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i68* @qpi2stateTable_upd_r_1, i68* @qpi2stateTable_upd_r_1)

]]></Node>
<StgValue><ssdm name="empty_262"/></StgValue>
</operation>

<operation id="215" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="474" bw="0" op_0_bw="0" op_1_bw="68" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:65  call void (...)* @_ssdm_op_SpecInterface(i68* @qpi2stateTable_upd_r_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="216" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="475" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="137" op_8_bw="137">
<![CDATA[
codeRepl:66  %empty_263 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @rxExh2msnTable_upd_r, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i137* @rxExh2msnTable_upd_r_1, i137* @rxExh2msnTable_upd_r_1)

]]></Node>
<StgValue><ssdm name="empty_263"/></StgValue>
</operation>

<operation id="217" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="476" bw="0" op_0_bw="0" op_1_bw="137" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:67  call void (...)* @_ssdm_op_SpecInterface(i137* @rxExh2msnTable_upd_r_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="218" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="477" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="45" op_8_bw="45">
<![CDATA[
codeRepl:68  %empty_264 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @rxIbh2stateTable_upd, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i45* @rxIbh2stateTable_upd_1, i45* @rxIbh2stateTable_upd_1)

]]></Node>
<StgValue><ssdm name="empty_264"/></StgValue>
</operation>

<operation id="219" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="478" bw="0" op_0_bw="0" op_1_bw="45" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:69  call void (...)* @_ssdm_op_SpecInterface(i45* @rxIbh2stateTable_upd_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="220" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="479" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="50" op_8_bw="50">
<![CDATA[
codeRepl:70  %empty_265 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @rx_ackEventFifo_OC_V, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 4, i50* @rx_ackEventFifo_V, i50* @rx_ackEventFifo_V)

]]></Node>
<StgValue><ssdm name="empty_265"/></StgValue>
</operation>

<operation id="221" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="480" bw="0" op_0_bw="0" op_1_bw="50" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:71  call void (...)* @_ssdm_op_SpecInterface(i50* @rx_ackEventFifo_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="222" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="481" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
codeRepl:72  %empty_266 = call i32 (...)* @_ssdm_op_SpecChannel([32 x i8]* @rx_aethSift2mergerFi_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 4, i512* @rx_aethSift2mergerFi_3, i512* @rx_aethSift2mergerFi_3)

]]></Node>
<StgValue><ssdm name="empty_266"/></StgValue>
</operation>

<operation id="223" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="482" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:73  call void (...)* @_ssdm_op_SpecInterface(i512* @rx_aethSift2mergerFi_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="224" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="483" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
codeRepl:74  %empty_267 = call i32 (...)* @_ssdm_op_SpecChannel([32 x i8]* @rx_aethSift2mergerFi_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 4, i64* @rx_aethSift2mergerFi_5, i64* @rx_aethSift2mergerFi_5)

]]></Node>
<StgValue><ssdm name="empty_267"/></StgValue>
</operation>

<operation id="225" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="484" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:75  call void (...)* @_ssdm_op_SpecInterface(i64* @rx_aethSift2mergerFi_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="226" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="485" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
codeRepl:76  %empty_268 = call i32 (...)* @_ssdm_op_SpecChannel([32 x i8]* @rx_aethSift2mergerFi, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 4, i1* @rx_aethSift2mergerFi_6, i1* @rx_aethSift2mergerFi_6)

]]></Node>
<StgValue><ssdm name="empty_268"/></StgValue>
</operation>

<operation id="227" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="486" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:77  call void (...)* @_ssdm_op_SpecInterface(i1* @rx_aethSift2mergerFi_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="228" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="487" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
codeRepl:78  %empty_269 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @rx_crc2ipFifo_OC_V_O_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i512* @rx_crc2ipFifo_V_data, i512* @rx_crc2ipFifo_V_data)

]]></Node>
<StgValue><ssdm name="empty_269"/></StgValue>
</operation>

<operation id="229" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="488" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:79  call void (...)* @_ssdm_op_SpecInterface(i512* @rx_crc2ipFifo_V_data, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="230" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="489" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
codeRepl:80  %empty_270 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @rx_crc2ipFifo_OC_V_O_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* @rx_crc2ipFifo_V_keep, i64* @rx_crc2ipFifo_V_keep)

]]></Node>
<StgValue><ssdm name="empty_270"/></StgValue>
</operation>

<operation id="231" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="490" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:81  call void (...)* @_ssdm_op_SpecInterface(i64* @rx_crc2ipFifo_V_keep, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="232" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="491" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
codeRepl:82  %empty_271 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @rx_crc2ipFifo_OC_V_O, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i1* @rx_crc2ipFifo_V_last, i1* @rx_crc2ipFifo_V_last)

]]></Node>
<StgValue><ssdm name="empty_271"/></StgValue>
</operation>

<operation id="233" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="492" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:83  call void (...)* @_ssdm_op_SpecInterface(i1* @rx_crc2ipFifo_V_last, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="234" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="493" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="241" op_8_bw="241">
<![CDATA[
codeRepl:84  %empty_272 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @rx_drop2exhFsm_MetaF, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i241* @rx_drop2exhFsm_MetaF_1, i241* @rx_drop2exhFsm_MetaF_1)

]]></Node>
<StgValue><ssdm name="empty_272"/></StgValue>
</operation>

<operation id="235" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="494" bw="0" op_0_bw="0" op_1_bw="241" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:85  call void (...)* @_ssdm_op_SpecInterface(i241* @rx_drop2exhFsm_MetaF_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="236" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="495" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
codeRepl:86  %empty_273 = call i32 (...)* @_ssdm_op_SpecChannel([30 x i8]* @rx_exh2aethShiftFifo_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 4, i512* @rx_exh2aethShiftFifo_3, i512* @rx_exh2aethShiftFifo_3)

]]></Node>
<StgValue><ssdm name="empty_273"/></StgValue>
</operation>

<operation id="237" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="496" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:87  call void (...)* @_ssdm_op_SpecInterface(i512* @rx_exh2aethShiftFifo_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="238" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="497" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
codeRepl:88  %empty_274 = call i32 (...)* @_ssdm_op_SpecChannel([30 x i8]* @rx_exh2aethShiftFifo_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 4, i64* @rx_exh2aethShiftFifo_5, i64* @rx_exh2aethShiftFifo_5)

]]></Node>
<StgValue><ssdm name="empty_274"/></StgValue>
</operation>

<operation id="239" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="498" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:89  call void (...)* @_ssdm_op_SpecInterface(i64* @rx_exh2aethShiftFifo_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="240" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="499" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
codeRepl:90  %empty_275 = call i32 (...)* @_ssdm_op_SpecChannel([30 x i8]* @rx_exh2aethShiftFifo, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 4, i1* @rx_exh2aethShiftFifo_6, i1* @rx_exh2aethShiftFifo_6)

]]></Node>
<StgValue><ssdm name="empty_275"/></StgValue>
</operation>

<operation id="241" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="500" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:91  call void (...)* @_ssdm_op_SpecInterface(i1* @rx_exh2aethShiftFifo_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="242" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="501" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
codeRepl:92  %empty_276 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @rx_exh2dropFifo_OC_V_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 32, i32 32, i512* @rx_exh2dropFifo_V_da, i512* @rx_exh2dropFifo_V_da)

]]></Node>
<StgValue><ssdm name="empty_276"/></StgValue>
</operation>

<operation id="243" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="502" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:93  call void (...)* @_ssdm_op_SpecInterface(i512* @rx_exh2dropFifo_V_da, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="244" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="503" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
codeRepl:94  %empty_277 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @rx_exh2dropFifo_OC_V_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 32, i32 32, i64* @rx_exh2dropFifo_V_ke, i64* @rx_exh2dropFifo_V_ke)

]]></Node>
<StgValue><ssdm name="empty_277"/></StgValue>
</operation>

<operation id="245" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="504" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:95  call void (...)* @_ssdm_op_SpecInterface(i64* @rx_exh2dropFifo_V_ke, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="246" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="505" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
codeRepl:96  %empty_278 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @rx_exh2dropFifo_OC_V, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 32, i32 32, i1* @rx_exh2dropFifo_V_la, i1* @rx_exh2dropFifo_V_la)

]]></Node>
<StgValue><ssdm name="empty_278"/></StgValue>
</operation>

<operation id="247" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="506" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:97  call void (...)* @_ssdm_op_SpecInterface(i1* @rx_exh2dropFifo_V_la, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="248" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="507" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="241" op_8_bw="241">
<![CDATA[
codeRepl:98  %empty_279 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @rx_exh2drop_MetaFifo, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 8, i32 8, i241* @rx_exh2drop_MetaFifo_1, i241* @rx_exh2drop_MetaFifo_1)

]]></Node>
<StgValue><ssdm name="empty_279"/></StgValue>
</operation>

<operation id="249" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="508" bw="0" op_0_bw="0" op_1_bw="241" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:99  call void (...)* @_ssdm_op_SpecInterface(i241* @rx_exh2drop_MetaFifo_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="250" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="509" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
codeRepl:100  %empty_280 = call i32 (...)* @_ssdm_op_SpecChannel([30 x i8]* @rx_exh2rethShiftFifo_3, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 4, i512* @rx_exh2rethShiftFifo_8, i512* @rx_exh2rethShiftFifo_8)

]]></Node>
<StgValue><ssdm name="empty_280"/></StgValue>
</operation>

<operation id="251" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="510" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:101  call void (...)* @_ssdm_op_SpecInterface(i512* @rx_exh2rethShiftFifo_8, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="252" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="511" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
codeRepl:102  %empty_281 = call i32 (...)* @_ssdm_op_SpecChannel([30 x i8]* @rx_exh2rethShiftFifo_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 4, i1* @rx_exh2rethShiftFifo_4, i1* @rx_exh2rethShiftFifo_4)

]]></Node>
<StgValue><ssdm name="empty_281"/></StgValue>
</operation>

<operation id="253" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="512" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:103  call void (...)* @_ssdm_op_SpecInterface(i1* @rx_exh2rethShiftFifo_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="254" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="513" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
codeRepl:104  %empty_282 = call i32 (...)* @_ssdm_op_SpecChannel([30 x i8]* @rx_exh2rethShiftFifo_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 4, i64* @rx_exh2rethShiftFifo_6, i64* @rx_exh2rethShiftFifo_6)

]]></Node>
<StgValue><ssdm name="empty_282"/></StgValue>
</operation>

<operation id="255" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="514" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:105  call void (...)* @_ssdm_op_SpecInterface(i64* @rx_exh2rethShiftFifo_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="256" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="515" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
codeRepl:106  %empty_283 = call i32 (...)* @_ssdm_op_SpecChannel([30 x i8]* @rx_exh2rethShiftFifo, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 4, i1* @rx_exh2rethShiftFifo_7, i1* @rx_exh2rethShiftFifo_7)

]]></Node>
<StgValue><ssdm name="empty_283"/></StgValue>
</operation>

<operation id="257" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="516" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:107  call void (...)* @_ssdm_op_SpecInterface(i1* @rx_exh2rethShiftFifo_7, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="258" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="517" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="50" op_8_bw="50">
<![CDATA[
codeRepl:108  %empty_284 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @rx_exhEventMetaFifo_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i50* @rx_exhEventMetaFifo_s_12, i50* @rx_exhEventMetaFifo_s_12)

]]></Node>
<StgValue><ssdm name="empty_284"/></StgValue>
</operation>

<operation id="259" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="518" bw="0" op_0_bw="0" op_1_bw="50" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:109  call void (...)* @_ssdm_op_SpecInterface(i50* @rx_exhEventMetaFifo_s_12, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="260" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="519" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="23" op_8_bw="23">
<![CDATA[
codeRepl:110  %empty_285 = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @rx_exhMetaFifo_OC_V_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i23* @rx_exhMetaFifo_V, i23* @rx_exhMetaFifo_V)

]]></Node>
<StgValue><ssdm name="empty_285"/></StgValue>
</operation>

<operation id="261" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="520" bw="0" op_0_bw="0" op_1_bw="23" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:111  call void (...)* @_ssdm_op_SpecInterface(i23* @rx_exhMetaFifo_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="262" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="521" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
codeRepl:112  %empty_286 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @rx_exhNoShiftFifo_OC_3, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 4, i512* @rx_exhNoShiftFifo_V_1, i512* @rx_exhNoShiftFifo_V_1)

]]></Node>
<StgValue><ssdm name="empty_286"/></StgValue>
</operation>

<operation id="263" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="522" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:113  call void (...)* @_ssdm_op_SpecInterface(i512* @rx_exhNoShiftFifo_V_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="264" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="523" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
codeRepl:114  %empty_287 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @rx_exhNoShiftFifo_OC_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 4, i1* @rx_exhNoShiftFifo_V_3, i1* @rx_exhNoShiftFifo_V_3)

]]></Node>
<StgValue><ssdm name="empty_287"/></StgValue>
</operation>

<operation id="265" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="524" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:115  call void (...)* @_ssdm_op_SpecInterface(i1* @rx_exhNoShiftFifo_V_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="266" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="525" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
codeRepl:116  %empty_288 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @rx_exhNoShiftFifo_OC_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 4, i64* @rx_exhNoShiftFifo_V_4, i64* @rx_exhNoShiftFifo_V_4)

]]></Node>
<StgValue><ssdm name="empty_288"/></StgValue>
</operation>

<operation id="267" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="526" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:117  call void (...)* @_ssdm_op_SpecInterface(i64* @rx_exhNoShiftFifo_V_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="268" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="527" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
codeRepl:118  %empty_289 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @rx_exhNoShiftFifo_OC, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 4, i1* @rx_exhNoShiftFifo_V_s, i1* @rx_exhNoShiftFifo_V_s)

]]></Node>
<StgValue><ssdm name="empty_289"/></StgValue>
</operation>

<operation id="269" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="528" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:119  call void (...)* @_ssdm_op_SpecInterface(i1* @rx_exhNoShiftFifo_V_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="270" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="529" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="92" op_8_bw="92">
<![CDATA[
codeRepl:120  %empty_290 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @rx_fsm2exh_MetaFifo_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i92* @rx_fsm2exh_MetaFifo_s_11, i92* @rx_fsm2exh_MetaFifo_s_11)

]]></Node>
<StgValue><ssdm name="empty_290"/></StgValue>
</operation>

<operation id="271" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="530" bw="0" op_0_bw="0" op_1_bw="92" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:121  call void (...)* @_ssdm_op_SpecInterface(i92* @rx_fsm2exh_MetaFifo_s_11, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="272" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="531" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="5" op_8_bw="5">
<![CDATA[
codeRepl:122  %empty_291 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @rx_ibh2exh_MetaFifo_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i5* @rx_ibh2exh_MetaFifo_s_10, i5* @rx_ibh2exh_MetaFifo_s_10)

]]></Node>
<StgValue><ssdm name="empty_291"/></StgValue>
</operation>

<operation id="273" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="532" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:123  call void (...)* @_ssdm_op_SpecInterface(i5* @rx_ibh2exh_MetaFifo_s_10, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="274" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="533" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="92" op_8_bw="92">
<![CDATA[
codeRepl:124  %empty_292 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @rx_ibh2fsm_MetaFifo_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i92* @rx_ibh2fsm_MetaFifo_s_9, i92* @rx_ibh2fsm_MetaFifo_s_9)

]]></Node>
<StgValue><ssdm name="empty_292"/></StgValue>
</operation>

<operation id="275" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="534" bw="0" op_0_bw="0" op_1_bw="92" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:125  call void (...)* @_ssdm_op_SpecInterface(i92* @rx_ibh2fsm_MetaFifo_s_9, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="276" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="535" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
codeRepl:126  %empty_293 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @rx_ibh2shiftFifo_OC_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i512* @rx_ibh2shiftFifo_V_d, i512* @rx_ibh2shiftFifo_V_d)

]]></Node>
<StgValue><ssdm name="empty_293"/></StgValue>
</operation>

<operation id="277" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="536" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:127  call void (...)* @_ssdm_op_SpecInterface(i512* @rx_ibh2shiftFifo_V_d, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="278" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="537" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
codeRepl:128  %empty_294 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @rx_ibh2shiftFifo_OC_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* @rx_ibh2shiftFifo_V_k, i64* @rx_ibh2shiftFifo_V_k)

]]></Node>
<StgValue><ssdm name="empty_294"/></StgValue>
</operation>

<operation id="279" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="538" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:129  call void (...)* @_ssdm_op_SpecInterface(i64* @rx_ibh2shiftFifo_V_k, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="280" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="539" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
codeRepl:130  %empty_295 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @rx_ibh2shiftFifo_OC_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i1* @rx_ibh2shiftFifo_V_l, i1* @rx_ibh2shiftFifo_V_l)

]]></Node>
<StgValue><ssdm name="empty_295"/></StgValue>
</operation>

<operation id="281" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="540" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:131  call void (...)* @_ssdm_op_SpecInterface(i1* @rx_ibh2shiftFifo_V_l, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="282" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="541" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
codeRepl:132  %empty_296 = call i32 (...)* @_ssdm_op_SpecChannel([28 x i8]* @rx_ibhDrop2exhFifo_O_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 32, i32 32, i512* @rx_ibhDrop2exhFifo_V_1, i512* @rx_ibhDrop2exhFifo_V_1)

]]></Node>
<StgValue><ssdm name="empty_296"/></StgValue>
</operation>

<operation id="283" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="542" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:133  call void (...)* @_ssdm_op_SpecInterface(i512* @rx_ibhDrop2exhFifo_V_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="284" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="543" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
codeRepl:134  %empty_297 = call i32 (...)* @_ssdm_op_SpecChannel([28 x i8]* @rx_ibhDrop2exhFifo_O_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 32, i32 32, i64* @rx_ibhDrop2exhFifo_V_2, i64* @rx_ibhDrop2exhFifo_V_2)

]]></Node>
<StgValue><ssdm name="empty_297"/></StgValue>
</operation>

<operation id="285" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="544" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:135  call void (...)* @_ssdm_op_SpecInterface(i64* @rx_ibhDrop2exhFifo_V_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="286" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="545" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
codeRepl:136  %empty_298 = call i32 (...)* @_ssdm_op_SpecChannel([28 x i8]* @rx_ibhDrop2exhFifo_O, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 32, i32 32, i1* @rx_ibhDrop2exhFifo_V, i1* @rx_ibhDrop2exhFifo_V)

]]></Node>
<StgValue><ssdm name="empty_298"/></StgValue>
</operation>

<operation id="287" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="546" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:137  call void (...)* @_ssdm_op_SpecInterface(i1* @rx_ibhDrop2exhFifo_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="288" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="547" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
codeRepl:138  %empty_299 = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @rx_ibhDropFifo_OC_V_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i1* @rx_ibhDropFifo_V, i1* @rx_ibhDropFifo_V)

]]></Node>
<StgValue><ssdm name="empty_299"/></StgValue>
</operation>

<operation id="289" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="548" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:139  call void (...)* @_ssdm_op_SpecInterface(i1* @rx_ibhDropFifo_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="290" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="549" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="2" op_8_bw="2">
<![CDATA[
codeRepl:140  %empty_300 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @rx_ibhDropMetaFifo_O, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i2* @rx_ibhDropMetaFifo_V, i2* @rx_ibhDropMetaFifo_V)

]]></Node>
<StgValue><ssdm name="empty_300"/></StgValue>
</operation>

<operation id="291" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="550" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:141  call void (...)* @_ssdm_op_SpecInterface(i2* @rx_ibhDropMetaFifo_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="292" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="551" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="50" op_8_bw="50">
<![CDATA[
codeRepl:142  %empty_301 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @rx_ibhEventFifo_OC_V, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i50* @rx_ibhEventFifo_V, i50* @rx_ibhEventFifo_V)

]]></Node>
<StgValue><ssdm name="empty_301"/></StgValue>
</operation>

<operation id="293" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="552" bw="0" op_0_bw="0" op_1_bw="50" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:143  call void (...)* @_ssdm_op_SpecInterface(i50* @rx_ibhEventFifo_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="294" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="553" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
codeRepl:144  %empty_302 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @rx_ip2udpFifo_OC_V_O_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i512* @rx_ip2udpFifo_V_data, i512* @rx_ip2udpFifo_V_data)

]]></Node>
<StgValue><ssdm name="empty_302"/></StgValue>
</operation>

<operation id="295" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="554" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:145  call void (...)* @_ssdm_op_SpecInterface(i512* @rx_ip2udpFifo_V_data, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="296" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="555" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
codeRepl:146  %empty_303 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @rx_ip2udpFifo_OC_V_O_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* @rx_ip2udpFifo_V_keep, i64* @rx_ip2udpFifo_V_keep)

]]></Node>
<StgValue><ssdm name="empty_303"/></StgValue>
</operation>

<operation id="297" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="556" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:147  call void (...)* @_ssdm_op_SpecInterface(i64* @rx_ip2udpFifo_V_keep, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="298" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="557" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
codeRepl:148  %empty_304 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @rx_ip2udpFifo_OC_V_O, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i1* @rx_ip2udpFifo_V_last, i1* @rx_ip2udpFifo_V_last)

]]></Node>
<StgValue><ssdm name="empty_304"/></StgValue>
</operation>

<operation id="299" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="558" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:149  call void (...)* @_ssdm_op_SpecInterface(i1* @rx_ip2udpFifo_V_last, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="300" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="559" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:150  %empty_305 = call i32 (...)* @_ssdm_op_SpecChannel([29 x i8]* @rx_ip2udpMetaFifo_OC_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* @rx_ip2udpMetaFifo_V_1, i16* @rx_ip2udpMetaFifo_V_1)

]]></Node>
<StgValue><ssdm name="empty_305"/></StgValue>
</operation>

<operation id="301" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="560" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:151  call void (...)* @_ssdm_op_SpecInterface(i16* @rx_ip2udpMetaFifo_V_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="302" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="561" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
codeRepl:152  %empty_306 = call i32 (...)* @_ssdm_op_SpecChannel([36 x i8]* @rx_ip2udpMetaFifo_OC, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32* @rx_ip2udpMetaFifo_V_s, i32* @rx_ip2udpMetaFifo_V_s)

]]></Node>
<StgValue><ssdm name="empty_306"/></StgValue>
</operation>

<operation id="303" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="562" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:153  call void (...)* @_ssdm_op_SpecInterface(i32* @rx_ip2udpMetaFifo_V_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="304" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="563" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:154  %empty_307 = call i32 (...)* @_ssdm_op_SpecChannel([28 x i8]* @rx_ipUdpMetaFifo_OC_3, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 8, i32 8, i16* @rx_ipUdpMetaFifo_V_l, i16* @rx_ipUdpMetaFifo_V_l)

]]></Node>
<StgValue><ssdm name="empty_307"/></StgValue>
</operation>

<operation id="305" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="564" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:155  call void (...)* @_ssdm_op_SpecInterface(i16* @rx_ipUdpMetaFifo_V_l, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="306" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="565" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:156  %empty_308 = call i32 (...)* @_ssdm_op_SpecChannel([29 x i8]* @rx_ipUdpMetaFifo_OC_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 8, i32 8, i16* @rx_ipUdpMetaFifo_V_m, i16* @rx_ipUdpMetaFifo_V_m)

]]></Node>
<StgValue><ssdm name="empty_308"/></StgValue>
</operation>

<operation id="307" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="566" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:157  call void (...)* @_ssdm_op_SpecInterface(i16* @rx_ipUdpMetaFifo_V_m, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="308" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="567" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
codeRepl:158  %empty_309 = call i32 (...)* @_ssdm_op_SpecChannel([35 x i8]* @rx_ipUdpMetaFifo_OC_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 8, i32 8, i128* @rx_ipUdpMetaFifo_V_t_1, i128* @rx_ipUdpMetaFifo_V_t_1)

]]></Node>
<StgValue><ssdm name="empty_309"/></StgValue>
</operation>

<operation id="309" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="568" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:159  call void (...)* @_ssdm_op_SpecInterface(i128* @rx_ipUdpMetaFifo_V_t_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="310" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="569" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:160  %empty_310 = call i32 (...)* @_ssdm_op_SpecChannel([32 x i8]* @rx_ipUdpMetaFifo_OC_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 8, i32 8, i16* @rx_ipUdpMetaFifo_V_t, i16* @rx_ipUdpMetaFifo_V_t)

]]></Node>
<StgValue><ssdm name="empty_310"/></StgValue>
</operation>

<operation id="311" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="570" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:161  call void (...)* @_ssdm_op_SpecInterface(i16* @rx_ipUdpMetaFifo_V_t, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="312" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="571" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="2" op_8_bw="2">
<![CDATA[
codeRepl:162  %empty_311 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @rx_pkgShiftTypeFifo_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i2* @rx_pkgShiftTypeFifo_s_8, i2* @rx_pkgShiftTypeFifo_s_8)

]]></Node>
<StgValue><ssdm name="empty_311"/></StgValue>
</operation>

<operation id="313" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="572" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:163  call void (...)* @_ssdm_op_SpecInterface(i2* @rx_pkgShiftTypeFifo_s_8, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="314" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="573" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="6" op_8_bw="6">
<![CDATA[
codeRepl:164  %empty_312 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @rx_pkgSplitTypeFifo_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i6* @rx_pkgSplitTypeFifo_s_7, i6* @rx_pkgSplitTypeFifo_s_7)

]]></Node>
<StgValue><ssdm name="empty_312"/></StgValue>
</operation>

<operation id="315" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="574" bw="0" op_0_bw="0" op_1_bw="6" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:165  call void (...)* @_ssdm_op_SpecInterface(i6* @rx_pkgSplitTypeFifo_s_7, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="316" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="575" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
codeRepl:166  %empty_313 = call i32 (...)* @_ssdm_op_SpecChannel([29 x i8]* @rx_process2dropFifo_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 8, i32 8, i512* @rx_process2dropFifo_1_5, i512* @rx_process2dropFifo_1_5)

]]></Node>
<StgValue><ssdm name="empty_313"/></StgValue>
</operation>

<operation id="317" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="576" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:167  call void (...)* @_ssdm_op_SpecInterface(i512* @rx_process2dropFifo_1_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="318" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="577" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
codeRepl:168  %empty_314 = call i32 (...)* @_ssdm_op_SpecChannel([29 x i8]* @rx_process2dropFifo_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 8, i32 8, i64* @rx_process2dropFifo_2_4, i64* @rx_process2dropFifo_2_4)

]]></Node>
<StgValue><ssdm name="empty_314"/></StgValue>
</operation>

<operation id="319" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="578" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:169  call void (...)* @_ssdm_op_SpecInterface(i64* @rx_process2dropFifo_2_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="320" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="579" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
codeRepl:170  %empty_315 = call i32 (...)* @_ssdm_op_SpecChannel([29 x i8]* @rx_process2dropFifo_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 8, i32 8, i1* @rx_process2dropFifo_s_6, i1* @rx_process2dropFifo_s_6)

]]></Node>
<StgValue><ssdm name="empty_315"/></StgValue>
</operation>

<operation id="321" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="580" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:171  call void (...)* @_ssdm_op_SpecInterface(i1* @rx_process2dropFifo_s_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="322" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="581" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="4" op_8_bw="4">
<![CDATA[
codeRepl:172  %empty_316 = call i32 (...)* @_ssdm_op_SpecChannel([30 x i8]* @rx_process2dropLengt, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i4* @rx_process2dropLengt_1, i4* @rx_process2dropLengt_1)

]]></Node>
<StgValue><ssdm name="empty_316"/></StgValue>
</operation>

<operation id="323" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="582" bw="0" op_0_bw="0" op_1_bw="4" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:173  call void (...)* @_ssdm_op_SpecInterface(i4* @rx_process2dropLengt_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="324" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="583" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="135" op_8_bw="135">
<![CDATA[
codeRepl:174  %empty_317 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @rx_readEvenFifo_OC_V, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 512, i32 512, i135* @rx_readEvenFifo_V, i135* @rx_readEvenFifo_V)

]]></Node>
<StgValue><ssdm name="empty_317"/></StgValue>
</operation>

<operation id="325" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="584" bw="0" op_0_bw="0" op_1_bw="135" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:175  call void (...)* @_ssdm_op_SpecInterface(i135* @rx_readEvenFifo_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="326" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="585" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="17" op_8_bw="17">
<![CDATA[
codeRepl:176  %empty_318 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @rx_readReqAddr_pop_r_3, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i17* @rx_readReqAddr_pop_r_4, i17* @rx_readReqAddr_pop_r_4)

]]></Node>
<StgValue><ssdm name="empty_318"/></StgValue>
</operation>

<operation id="327" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="586" bw="0" op_0_bw="0" op_1_bw="17" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:177  call void (...)* @_ssdm_op_SpecInterface(i17* @rx_readReqAddr_pop_r_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="328" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="587" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
codeRepl:178  %empty_319 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @rx_readReqAddr_pop_r, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* @rx_readReqAddr_pop_r_1, i64* @rx_readReqAddr_pop_r_1)

]]></Node>
<StgValue><ssdm name="empty_319"/></StgValue>
</operation>

<operation id="329" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="588" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:179  call void (...)* @_ssdm_op_SpecInterface(i64* @rx_readReqAddr_pop_r_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="330" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="589" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="41" op_8_bw="41">
<![CDATA[
codeRepl:180  %empty_320 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @rx_readReqTable_upd_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i41* @rx_readReqTable_upd_1, i41* @rx_readReqTable_upd_1)

]]></Node>
<StgValue><ssdm name="empty_320"/></StgValue>
</operation>

<operation id="331" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="590" bw="0" op_0_bw="0" op_1_bw="41" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:181  call void (...)* @_ssdm_op_SpecInterface(i41* @rx_readReqTable_upd_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="332" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="591" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="129" op_8_bw="129">
<![CDATA[
codeRepl:182  %empty_321 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @rx_readRequestFifo_O, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 8, i32 8, i129* @rx_readRequestFifo_V, i129* @rx_readRequestFifo_V)

]]></Node>
<StgValue><ssdm name="empty_321"/></StgValue>
</operation>

<operation id="333" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="592" bw="0" op_0_bw="0" op_1_bw="129" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:183  call void (...)* @_ssdm_op_SpecInterface(i129* @rx_readRequestFifo_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="334" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="593" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="113" op_8_bw="113">
<![CDATA[
codeRepl:184  %empty_322 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @rx_remoteMemCmd_OC_V, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 512, i32 512, i113* @rx_remoteMemCmd_V, i113* @rx_remoteMemCmd_V)

]]></Node>
<StgValue><ssdm name="empty_322"/></StgValue>
</operation>

<operation id="335" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="594" bw="0" op_0_bw="0" op_1_bw="113" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:185  call void (...)* @_ssdm_op_SpecInterface(i113* @rx_remoteMemCmd_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="336" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="595" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
codeRepl:186  %empty_323 = call i32 (...)* @_ssdm_op_SpecChannel([32 x i8]* @rx_rethSift2mergerFi_3, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 4, i512* @rx_rethSift2mergerFi_8, i512* @rx_rethSift2mergerFi_8)

]]></Node>
<StgValue><ssdm name="empty_323"/></StgValue>
</operation>

<operation id="337" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="596" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:187  call void (...)* @_ssdm_op_SpecInterface(i512* @rx_rethSift2mergerFi_8, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="338" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="597" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
codeRepl:188  %empty_324 = call i32 (...)* @_ssdm_op_SpecChannel([32 x i8]* @rx_rethSift2mergerFi_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 4, i1* @rx_rethSift2mergerFi_4, i1* @rx_rethSift2mergerFi_4)

]]></Node>
<StgValue><ssdm name="empty_324"/></StgValue>
</operation>

<operation id="339" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="598" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:189  call void (...)* @_ssdm_op_SpecInterface(i1* @rx_rethSift2mergerFi_4, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="340" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="599" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
codeRepl:190  %empty_325 = call i32 (...)* @_ssdm_op_SpecChannel([32 x i8]* @rx_rethSift2mergerFi_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 4, i64* @rx_rethSift2mergerFi_6, i64* @rx_rethSift2mergerFi_6)

]]></Node>
<StgValue><ssdm name="empty_325"/></StgValue>
</operation>

<operation id="341" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="600" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:191  call void (...)* @_ssdm_op_SpecInterface(i64* @rx_rethSift2mergerFi_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="342" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="601" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
codeRepl:192  %empty_326 = call i32 (...)* @_ssdm_op_SpecChannel([32 x i8]* @rx_rethSift2mergerFi, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 4, i1* @rx_rethSift2mergerFi_7, i1* @rx_rethSift2mergerFi_7)

]]></Node>
<StgValue><ssdm name="empty_326"/></StgValue>
</operation>

<operation id="343" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="602" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:193  call void (...)* @_ssdm_op_SpecInterface(i1* @rx_rethSift2mergerFi_7, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="344" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="603" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
codeRepl:194  %empty_327 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @rx_shift2exhFifo_OC_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i512* @rx_shift2exhFifo_V_d, i512* @rx_shift2exhFifo_V_d)

]]></Node>
<StgValue><ssdm name="empty_327"/></StgValue>
</operation>

<operation id="345" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="604" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:195  call void (...)* @_ssdm_op_SpecInterface(i512* @rx_shift2exhFifo_V_d, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="346" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="605" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
codeRepl:196  %empty_328 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @rx_shift2exhFifo_OC_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* @rx_shift2exhFifo_V_k, i64* @rx_shift2exhFifo_V_k)

]]></Node>
<StgValue><ssdm name="empty_328"/></StgValue>
</operation>

<operation id="347" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="606" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:197  call void (...)* @_ssdm_op_SpecInterface(i64* @rx_shift2exhFifo_V_k, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="348" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="607" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
codeRepl:198  %empty_329 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @rx_shift2exhFifo_OC_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i1* @rx_shift2exhFifo_V_l, i1* @rx_shift2exhFifo_V_l)

]]></Node>
<StgValue><ssdm name="empty_329"/></StgValue>
</operation>

<operation id="349" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="608" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:199  call void (...)* @_ssdm_op_SpecInterface(i1* @rx_shift2exhFifo_V_l, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="350" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="609" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
codeRepl:200  %empty_330 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @rx_udp2ibFifo_OC_V_O_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i512* @rx_udp2ibFifo_V_data, i512* @rx_udp2ibFifo_V_data)

]]></Node>
<StgValue><ssdm name="empty_330"/></StgValue>
</operation>

<operation id="351" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="610" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:201  call void (...)* @_ssdm_op_SpecInterface(i512* @rx_udp2ibFifo_V_data, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="352" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="611" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
codeRepl:202  %empty_331 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @rx_udp2ibFifo_OC_V_O_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* @rx_udp2ibFifo_V_keep, i64* @rx_udp2ibFifo_V_keep)

]]></Node>
<StgValue><ssdm name="empty_331"/></StgValue>
</operation>

<operation id="353" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="612" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:203  call void (...)* @_ssdm_op_SpecInterface(i64* @rx_udp2ibFifo_V_keep, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="354" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="613" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
codeRepl:204  %empty_332 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @rx_udp2ibFifo_OC_V_O, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i1* @rx_udp2ibFifo_V_last, i1* @rx_udp2ibFifo_V_last)

]]></Node>
<StgValue><ssdm name="empty_332"/></StgValue>
</operation>

<operation id="355" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="614" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:205  call void (...)* @_ssdm_op_SpecInterface(i1* @rx_udp2ibFifo_V_last, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="356" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="615" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
codeRepl:206  %empty_333 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @rx_udp2shiftFifo_OC_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i512* @rx_udp2shiftFifo_V_d, i512* @rx_udp2shiftFifo_V_d)

]]></Node>
<StgValue><ssdm name="empty_333"/></StgValue>
</operation>

<operation id="357" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="616" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:207  call void (...)* @_ssdm_op_SpecInterface(i512* @rx_udp2shiftFifo_V_d, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="358" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="617" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
codeRepl:208  %empty_334 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @rx_udp2shiftFifo_OC_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* @rx_udp2shiftFifo_V_k, i64* @rx_udp2shiftFifo_V_k)

]]></Node>
<StgValue><ssdm name="empty_334"/></StgValue>
</operation>

<operation id="359" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="618" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:209  call void (...)* @_ssdm_op_SpecInterface(i64* @rx_udp2shiftFifo_V_k, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="360" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="619" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
codeRepl:210  %empty_335 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @rx_udp2shiftFifo_OC_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i1* @rx_udp2shiftFifo_V_l, i1* @rx_udp2shiftFifo_V_l)

]]></Node>
<StgValue><ssdm name="empty_335"/></StgValue>
</operation>

<operation id="361" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="620" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:211  call void (...)* @_ssdm_op_SpecInterface(i1* @rx_udp2shiftFifo_V_l, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="362" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="621" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="49" op_8_bw="49">
<![CDATA[
codeRepl:212  %empty_336 = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @rx_udpMetaFifo_OC_V_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i49* @rx_udpMetaFifo_V, i49* @rx_udpMetaFifo_V)

]]></Node>
<StgValue><ssdm name="empty_336"/></StgValue>
</operation>

<operation id="363" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="622" bw="0" op_0_bw="0" op_1_bw="49" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:213  call void (...)* @_ssdm_op_SpecInterface(i49* @rx_udpMetaFifo_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="364" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="623" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="123" op_8_bw="123">
<![CDATA[
codeRepl:214  %empty_337 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @stateTable2qpi_rsp_O, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i123* @stateTable2qpi_rsp_V, i123* @stateTable2qpi_rsp_V)

]]></Node>
<StgValue><ssdm name="empty_337"/></StgValue>
</operation>

<operation id="365" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="624" bw="0" op_0_bw="0" op_1_bw="123" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:215  call void (...)* @_ssdm_op_SpecInterface(i123* @stateTable2qpi_rsp_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="366" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="625" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="75" op_8_bw="75">
<![CDATA[
codeRepl:216  %empty_338 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @stateTable2rxIbh_rsp, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i75* @stateTable2rxIbh_rsp_1, i75* @stateTable2rxIbh_rsp_1)

]]></Node>
<StgValue><ssdm name="empty_338"/></StgValue>
</operation>

<operation id="367" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="626" bw="0" op_0_bw="0" op_1_bw="75" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:217  call void (...)* @_ssdm_op_SpecInterface(i75* @stateTable2rxIbh_rsp_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="368" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="627" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="123" op_8_bw="123">
<![CDATA[
codeRepl:218  %empty_339 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @stateTable2txIbh_rsp, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i123* @stateTable2txIbh_rsp_1, i123* @stateTable2txIbh_rsp_1)

]]></Node>
<StgValue><ssdm name="empty_339"/></StgValue>
</operation>

<operation id="369" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="628" bw="0" op_0_bw="0" op_1_bw="123" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:219  call void (...)* @_ssdm_op_SpecInterface(i123* @stateTable2txIbh_rsp_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="370" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="629" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:220  %empty_340 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @txExh2msnTable_req_O, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* @txExh2msnTable_req_V, i16* @txExh2msnTable_req_V)

]]></Node>
<StgValue><ssdm name="empty_340"/></StgValue>
</operation>

<operation id="371" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="630" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:221  call void (...)* @_ssdm_op_SpecInterface(i16* @txExh2msnTable_req_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="372" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="631" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="41" op_8_bw="41">
<![CDATA[
codeRepl:222  %empty_341 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @txIbh2stateTable_upd, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i41* @txIbh2stateTable_upd_1, i41* @txIbh2stateTable_upd_1)

]]></Node>
<StgValue><ssdm name="empty_341"/></StgValue>
</operation>

<operation id="373" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="632" bw="0" op_0_bw="0" op_1_bw="41" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:223  call void (...)* @_ssdm_op_SpecInterface(i41* @txIbh2stateTable_upd_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="374" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="633" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
codeRepl:224  %empty_342 = call i32 (...)* @_ssdm_op_SpecChannel([30 x i8]* @tx_aethShift2payFifo_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i512* @tx_aethShift2payFifo_3, i512* @tx_aethShift2payFifo_3)

]]></Node>
<StgValue><ssdm name="empty_342"/></StgValue>
</operation>

<operation id="375" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="634" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:225  call void (...)* @_ssdm_op_SpecInterface(i512* @tx_aethShift2payFifo_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="376" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="635" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
codeRepl:226  %empty_343 = call i32 (...)* @_ssdm_op_SpecChannel([30 x i8]* @tx_aethShift2payFifo_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* @tx_aethShift2payFifo_5, i64* @tx_aethShift2payFifo_5)

]]></Node>
<StgValue><ssdm name="empty_343"/></StgValue>
</operation>

<operation id="377" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="636" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:227  call void (...)* @_ssdm_op_SpecInterface(i64* @tx_aethShift2payFifo_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="378" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="637" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
codeRepl:228  %empty_344 = call i32 (...)* @_ssdm_op_SpecChannel([30 x i8]* @tx_aethShift2payFifo, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i1* @tx_aethShift2payFifo_6, i1* @tx_aethShift2payFifo_6)

]]></Node>
<StgValue><ssdm name="empty_344"/></StgValue>
</operation>

<operation id="379" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="638" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:229  call void (...)* @_ssdm_op_SpecInterface(i1* @tx_aethShift2payFifo_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="380" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="639" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="48" op_8_bw="48">
<![CDATA[
codeRepl:230  %empty_345 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @tx_appMetaFifo_OC_V_6, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 32, i32 32, i48* @tx_appMetaFifo_V_add, i48* @tx_appMetaFifo_V_add)

]]></Node>
<StgValue><ssdm name="empty_345"/></StgValue>
</operation>

<operation id="381" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="640" bw="0" op_0_bw="0" op_1_bw="48" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:231  call void (...)* @_ssdm_op_SpecInterface(i48* @tx_appMetaFifo_V_add, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="382" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="641" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
codeRepl:232  %empty_346 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @tx_appMetaFifo_OC_V_5, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 32, i32 32, i1* @tx_appMetaFifo_V_isN, i1* @tx_appMetaFifo_V_isN)

]]></Node>
<StgValue><ssdm name="empty_346"/></StgValue>
</operation>

<operation id="383" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="642" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:233  call void (...)* @_ssdm_op_SpecInterface(i1* @tx_appMetaFifo_V_isN, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="384" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="643" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
codeRepl:234  %empty_347 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @tx_appMetaFifo_OC_V_4, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 32, i32 32, i32* @tx_appMetaFifo_V_len, i32* @tx_appMetaFifo_V_len)

]]></Node>
<StgValue><ssdm name="empty_347"/></StgValue>
</operation>

<operation id="385" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="644" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:235  call void (...)* @_ssdm_op_SpecInterface(i32* @tx_appMetaFifo_V_len, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="386" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="645" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="5" op_8_bw="5">
<![CDATA[
codeRepl:236  %empty_348 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @tx_appMetaFifo_OC_V_3, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 32, i32 32, i5* @tx_appMetaFifo_V_op_s, i5* @tx_appMetaFifo_V_op_s)

]]></Node>
<StgValue><ssdm name="empty_348"/></StgValue>
</operation>

<operation id="387" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="646" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:237  call void (...)* @_ssdm_op_SpecInterface(i5* @tx_appMetaFifo_V_op_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="388" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="647" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="24" op_8_bw="24">
<![CDATA[
codeRepl:238  %empty_349 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @tx_appMetaFifo_OC_V_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 32, i32 32, i24* @tx_appMetaFifo_V_psn, i24* @tx_appMetaFifo_V_psn)

]]></Node>
<StgValue><ssdm name="empty_349"/></StgValue>
</operation>

<operation id="389" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="648" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:239  call void (...)* @_ssdm_op_SpecInterface(i24* @tx_appMetaFifo_V_psn, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="390" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="649" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="24" op_8_bw="24">
<![CDATA[
codeRepl:240  %empty_350 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @tx_appMetaFifo_OC_V_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 32, i32 32, i24* @tx_appMetaFifo_V_qpn, i24* @tx_appMetaFifo_V_qpn)

]]></Node>
<StgValue><ssdm name="empty_350"/></StgValue>
</operation>

<operation id="391" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="650" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:241  call void (...)* @_ssdm_op_SpecInterface(i24* @tx_appMetaFifo_V_qpn, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="392" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="651" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
codeRepl:242  %empty_351 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @tx_appMetaFifo_OC_V_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 32, i32 32, i1* @tx_appMetaFifo_V_val, i1* @tx_appMetaFifo_V_val)

]]></Node>
<StgValue><ssdm name="empty_351"/></StgValue>
</operation>

<operation id="393" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="652" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:243  call void (...)* @_ssdm_op_SpecInterface(i1* @tx_appMetaFifo_V_val, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="394" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="653" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="168" op_8_bw="168">
<![CDATA[
codeRepl:244  %empty_352 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @tx_connTable2ibh_rsp, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 8, i32 8, i168* @tx_connTable2ibh_rsp_1, i168* @tx_connTable2ibh_rsp_1)

]]></Node>
<StgValue><ssdm name="empty_352"/></StgValue>
</operation>

<operation id="395" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="654" bw="0" op_0_bw="0" op_1_bw="168" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:245  call void (...)* @_ssdm_op_SpecInterface(i168* @tx_connTable2ibh_rsp_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="396" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="655" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
codeRepl:246  %empty_353 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @tx_crcDataFifo_OC_V_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 384, i32 384, i512* @tx_crcDataFifo_V_dat, i512* @tx_crcDataFifo_V_dat)

]]></Node>
<StgValue><ssdm name="empty_353"/></StgValue>
</operation>

<operation id="397" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="656" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:247  call void (...)* @_ssdm_op_SpecInterface(i512* @tx_crcDataFifo_V_dat, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="398" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="657" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
codeRepl:248  %empty_354 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @tx_crcDataFifo_OC_V_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 384, i32 384, i64* @tx_crcDataFifo_V_kee, i64* @tx_crcDataFifo_V_kee)

]]></Node>
<StgValue><ssdm name="empty_354"/></StgValue>
</operation>

<operation id="399" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="658" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:249  call void (...)* @_ssdm_op_SpecInterface(i64* @tx_crcDataFifo_V_kee, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="400" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="659" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
codeRepl:250  %empty_355 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @tx_crcDataFifo_OC_V_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 384, i32 384, i1* @tx_crcDataFifo_V_las, i1* @tx_crcDataFifo_V_las)

]]></Node>
<StgValue><ssdm name="empty_355"/></StgValue>
</operation>

<operation id="401" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="660" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:251  call void (...)* @_ssdm_op_SpecInterface(i1* @tx_crcDataFifo_V_las, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="402" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="661" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="24" op_8_bw="24">
<![CDATA[
codeRepl:252  %empty_356 = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @tx_dstQpFifo_OC_V_OC, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i24* @tx_dstQpFifo_V_V, i24* @tx_dstQpFifo_V_V)

]]></Node>
<StgValue><ssdm name="empty_356"/></StgValue>
</operation>

<operation id="403" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="662" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:253  call void (...)* @_ssdm_op_SpecInterface(i24* @tx_dstQpFifo_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="404" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="663" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
codeRepl:254  %empty_357 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @tx_exh2payFifo_OC_V_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 4, i512* @tx_exh2payFifo_V_dat, i512* @tx_exh2payFifo_V_dat)

]]></Node>
<StgValue><ssdm name="empty_357"/></StgValue>
</operation>

<operation id="405" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="664" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:255  call void (...)* @_ssdm_op_SpecInterface(i512* @tx_exh2payFifo_V_dat, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="406" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="665" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
codeRepl:256  %empty_358 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @tx_exh2payFifo_OC_V_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 4, i64* @tx_exh2payFifo_V_kee, i64* @tx_exh2payFifo_V_kee)

]]></Node>
<StgValue><ssdm name="empty_358"/></StgValue>
</operation>

<operation id="407" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="666" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:257  call void (...)* @_ssdm_op_SpecInterface(i64* @tx_exh2payFifo_V_kee, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="408" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="667" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
codeRepl:258  %empty_359 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @tx_exh2payFifo_OC_V_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 4, i1* @tx_exh2payFifo_V_las, i1* @tx_exh2payFifo_V_las)

]]></Node>
<StgValue><ssdm name="empty_359"/></StgValue>
</operation>

<operation id="409" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="668" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:259  call void (...)* @_ssdm_op_SpecInterface(i1* @tx_exh2payFifo_V_las, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="410" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="669" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
codeRepl:260  %empty_360 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @tx_exh2shiftFifo_OC_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i512* @tx_exh2shiftFifo_V_d, i512* @tx_exh2shiftFifo_V_d)

]]></Node>
<StgValue><ssdm name="empty_360"/></StgValue>
</operation>

<operation id="411" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="670" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:261  call void (...)* @_ssdm_op_SpecInterface(i512* @tx_exh2shiftFifo_V_d, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="412" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="671" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
codeRepl:262  %empty_361 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @tx_exh2shiftFifo_OC_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* @tx_exh2shiftFifo_V_k, i64* @tx_exh2shiftFifo_V_k)

]]></Node>
<StgValue><ssdm name="empty_361"/></StgValue>
</operation>

<operation id="413" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="672" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:263  call void (...)* @_ssdm_op_SpecInterface(i64* @tx_exh2shiftFifo_V_k, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="414" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="673" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
codeRepl:264  %empty_362 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @tx_exh2shiftFifo_OC_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i1* @tx_exh2shiftFifo_V_l, i1* @tx_exh2shiftFifo_V_l)

]]></Node>
<StgValue><ssdm name="empty_362"/></StgValue>
</operation>

<operation id="415" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="674" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:265  call void (...)* @_ssdm_op_SpecInterface(i1* @tx_exh2shiftFifo_V_l, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="416" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="675" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="135" op_8_bw="135">
<![CDATA[
codeRepl:266  %empty_363 = call i32 (...)* @_ssdm_op_SpecChannel([17 x i8]* @tx_exhMetaFifo_OC_V_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 4, i135* @tx_exhMetaFifo_V, i135* @tx_exhMetaFifo_V)

]]></Node>
<StgValue><ssdm name="empty_363"/></StgValue>
</operation>

<operation id="417" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="676" bw="0" op_0_bw="0" op_1_bw="135" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:267  call void (...)* @_ssdm_op_SpecInterface(i135* @tx_exhMetaFifo_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="418" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="677" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
codeRepl:268  %empty_364 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @tx_ib2udpFifo_OC_V_O_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i512* @tx_ib2udpFifo_V_data, i512* @tx_ib2udpFifo_V_data)

]]></Node>
<StgValue><ssdm name="empty_364"/></StgValue>
</operation>

<operation id="419" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="678" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:269  call void (...)* @_ssdm_op_SpecInterface(i512* @tx_ib2udpFifo_V_data, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="420" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="679" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
codeRepl:270  %empty_365 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @tx_ib2udpFifo_OC_V_O_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* @tx_ib2udpFifo_V_keep, i64* @tx_ib2udpFifo_V_keep)

]]></Node>
<StgValue><ssdm name="empty_365"/></StgValue>
</operation>

<operation id="421" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="680" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:271  call void (...)* @_ssdm_op_SpecInterface(i64* @tx_ib2udpFifo_V_keep, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="422" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="681" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
codeRepl:272  %empty_366 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @tx_ib2udpFifo_OC_V_O, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i1* @tx_ib2udpFifo_V_last, i1* @tx_ib2udpFifo_V_last)

]]></Node>
<StgValue><ssdm name="empty_366"/></StgValue>
</operation>

<operation id="423" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="682" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:273  call void (...)* @_ssdm_op_SpecInterface(i1* @tx_ib2udpFifo_V_last, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="424" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="683" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="113" op_8_bw="113">
<![CDATA[
codeRepl:274  %empty_367 = call i32 (...)* @_ssdm_op_SpecChannel([19 x i8]* @tx_ibhHeaderFifo_OC_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i113* @tx_ibhHeaderFifo_V, i113* @tx_ibhHeaderFifo_V)

]]></Node>
<StgValue><ssdm name="empty_367"/></StgValue>
</operation>

<operation id="425" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="684" bw="0" op_0_bw="0" op_1_bw="113" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:275  call void (...)* @_ssdm_op_SpecInterface(i113* @tx_ibhHeaderFifo_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="426" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="685" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="24" op_8_bw="24">
<![CDATA[
codeRepl:276  %empty_368 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @tx_ibhMetaFifo_OC_V_5, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 8, i32 8, i24* @tx_ibhMetaFifo_V_des, i24* @tx_ibhMetaFifo_V_des)

]]></Node>
<StgValue><ssdm name="empty_368"/></StgValue>
</operation>

<operation id="427" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="686" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:277  call void (...)* @_ssdm_op_SpecInterface(i24* @tx_ibhMetaFifo_V_des, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="428" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="687" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="22" op_8_bw="22">
<![CDATA[
codeRepl:278  %empty_369 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @tx_ibhMetaFifo_OC_V_4, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 8, i32 8, i22* @tx_ibhMetaFifo_V_num, i22* @tx_ibhMetaFifo_V_num)

]]></Node>
<StgValue><ssdm name="empty_369"/></StgValue>
</operation>

<operation id="429" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="688" bw="0" op_0_bw="0" op_1_bw="22" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:279  call void (...)* @_ssdm_op_SpecInterface(i22* @tx_ibhMetaFifo_V_num, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="430" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="689" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="5" op_8_bw="5">
<![CDATA[
codeRepl:280  %empty_370 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @tx_ibhMetaFifo_OC_V_3, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 8, i32 8, i5* @tx_ibhMetaFifo_V_op_s, i5* @tx_ibhMetaFifo_V_op_s)

]]></Node>
<StgValue><ssdm name="empty_370"/></StgValue>
</operation>

<operation id="431" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="690" bw="0" op_0_bw="0" op_1_bw="5" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:281  call void (...)* @_ssdm_op_SpecInterface(i5* @tx_ibhMetaFifo_V_op_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="432" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="691" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:282  %empty_371 = call i32 (...)* @_ssdm_op_SpecChannel([33 x i8]* @tx_ibhMetaFifo_OC_V_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 8, i32 8, i16* @tx_ibhMetaFifo_V_par, i16* @tx_ibhMetaFifo_V_par)

]]></Node>
<StgValue><ssdm name="empty_371"/></StgValue>
</operation>

<operation id="433" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="692" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:283  call void (...)* @_ssdm_op_SpecInterface(i16* @tx_ibhMetaFifo_V_par, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="434" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="693" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="24" op_8_bw="24">
<![CDATA[
codeRepl:284  %empty_372 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @tx_ibhMetaFifo_OC_V_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 8, i32 8, i24* @tx_ibhMetaFifo_V_psn, i24* @tx_ibhMetaFifo_V_psn)

]]></Node>
<StgValue><ssdm name="empty_372"/></StgValue>
</operation>

<operation id="435" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="694" bw="0" op_0_bw="0" op_1_bw="24" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:285  call void (...)* @_ssdm_op_SpecInterface(i24* @tx_ibhMetaFifo_V_psn, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="436" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="695" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
codeRepl:286  %empty_373 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @tx_ibhMetaFifo_OC_V_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 8, i32 8, i1* @tx_ibhMetaFifo_V_val, i1* @tx_ibhMetaFifo_V_val)

]]></Node>
<StgValue><ssdm name="empty_373"/></StgValue>
</operation>

<operation id="437" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="696" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:287  call void (...)* @_ssdm_op_SpecInterface(i1* @tx_ibhMetaFifo_V_val, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="438" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="697" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:288  %empty_374 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @tx_ibhconnTable_req_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* @tx_ibhconnTable_req_s_3, i16* @tx_ibhconnTable_req_s_3)

]]></Node>
<StgValue><ssdm name="empty_374"/></StgValue>
</operation>

<operation id="439" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="698" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:289  call void (...)* @_ssdm_op_SpecInterface(i16* @tx_ibhconnTable_req_s_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="440" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="699" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
codeRepl:290  %empty_375 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @tx_ip2crcFifo_OC_V_O_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i512* @tx_ip2crcFifo_V_data, i512* @tx_ip2crcFifo_V_data)

]]></Node>
<StgValue><ssdm name="empty_375"/></StgValue>
</operation>

<operation id="441" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="700" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:291  call void (...)* @_ssdm_op_SpecInterface(i512* @tx_ip2crcFifo_V_data, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="442" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="701" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
codeRepl:292  %empty_376 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @tx_ip2crcFifo_OC_V_O_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* @tx_ip2crcFifo_V_keep, i64* @tx_ip2crcFifo_V_keep)

]]></Node>
<StgValue><ssdm name="empty_376"/></StgValue>
</operation>

<operation id="443" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="702" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:293  call void (...)* @_ssdm_op_SpecInterface(i64* @tx_ip2crcFifo_V_keep, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="444" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="703" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
codeRepl:294  %empty_377 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @tx_ip2crcFifo_OC_V_O, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i1* @tx_ip2crcFifo_V_last, i1* @tx_ip2crcFifo_V_last)

]]></Node>
<StgValue><ssdm name="empty_377"/></StgValue>
</operation>

<operation id="445" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="704" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:295  call void (...)* @_ssdm_op_SpecInterface(i1* @tx_ip2crcFifo_V_last, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="446" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="705" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:296  %empty_378 = call i32 (...)* @_ssdm_op_SpecChannel([28 x i8]* @tx_ipUdpMetaFifo_OC_3, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* @tx_ipUdpMetaFifo_V_l, i16* @tx_ipUdpMetaFifo_V_l)

]]></Node>
<StgValue><ssdm name="empty_378"/></StgValue>
</operation>

<operation id="447" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="706" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:297  call void (...)* @_ssdm_op_SpecInterface(i16* @tx_ipUdpMetaFifo_V_l, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="448" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="707" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:298  %empty_379 = call i32 (...)* @_ssdm_op_SpecChannel([29 x i8]* @tx_ipUdpMetaFifo_OC_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* @tx_ipUdpMetaFifo_V_m, i16* @tx_ipUdpMetaFifo_V_m)

]]></Node>
<StgValue><ssdm name="empty_379"/></StgValue>
</operation>

<operation id="449" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="708" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:299  call void (...)* @_ssdm_op_SpecInterface(i16* @tx_ipUdpMetaFifo_V_m, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="450" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="709" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
codeRepl:300  %empty_380 = call i32 (...)* @_ssdm_op_SpecChannel([35 x i8]* @tx_ipUdpMetaFifo_OC_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i128* @tx_ipUdpMetaFifo_V_t_1, i128* @tx_ipUdpMetaFifo_V_t_1)

]]></Node>
<StgValue><ssdm name="empty_380"/></StgValue>
</operation>

<operation id="451" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="710" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:301  call void (...)* @_ssdm_op_SpecInterface(i128* @tx_ipUdpMetaFifo_V_t_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="452" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="711" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:302  %empty_381 = call i32 (...)* @_ssdm_op_SpecChannel([32 x i8]* @tx_ipUdpMetaFifo_OC_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* @tx_ipUdpMetaFifo_V_t, i16* @tx_ipUdpMetaFifo_V_t)

]]></Node>
<StgValue><ssdm name="empty_381"/></StgValue>
</operation>

<operation id="453" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="712" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:303  call void (...)* @_ssdm_op_SpecInterface(i16* @tx_ipUdpMetaFifo_V_t, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="454" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="713" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:304  %empty_382 = call i32 (...)* @_ssdm_op_SpecChannel([18 x i8]* @tx_lengthFifo_OC_V_O, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 4, i16* @tx_lengthFifo_V_V, i16* @tx_lengthFifo_V_V)

]]></Node>
<StgValue><ssdm name="empty_382"/></StgValue>
</operation>

<operation id="455" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="714" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:305  call void (...)* @_ssdm_op_SpecInterface(i16* @tx_lengthFifo_V_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="456" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="715" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="113" op_8_bw="113">
<![CDATA[
codeRepl:306  %empty_383 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @tx_localMemCmdFifo_O, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i113* @tx_localMemCmdFifo_V, i113* @tx_localMemCmdFifo_V)

]]></Node>
<StgValue><ssdm name="empty_383"/></StgValue>
</operation>

<operation id="457" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="716" bw="0" op_0_bw="0" op_1_bw="113" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:307  call void (...)* @_ssdm_op_SpecInterface(i113* @tx_localMemCmdFifo_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="458" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="717" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
codeRepl:308  %empty_384 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @tx_maskedDataFifo_OC_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 4, i512* @tx_maskedDataFifo_V_1, i512* @tx_maskedDataFifo_V_1)

]]></Node>
<StgValue><ssdm name="empty_384"/></StgValue>
</operation>

<operation id="459" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="718" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:309  call void (...)* @_ssdm_op_SpecInterface(i512* @tx_maskedDataFifo_V_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="460" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="719" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
codeRepl:310  %empty_385 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @tx_maskedDataFifo_OC_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 4, i64* @tx_maskedDataFifo_V_2, i64* @tx_maskedDataFifo_V_2)

]]></Node>
<StgValue><ssdm name="empty_385"/></StgValue>
</operation>

<operation id="461" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="720" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:311  call void (...)* @_ssdm_op_SpecInterface(i64* @tx_maskedDataFifo_V_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="462" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="721" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
codeRepl:312  %empty_386 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @tx_maskedDataFifo_OC, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 4, i1* @tx_maskedDataFifo_V_s, i1* @tx_maskedDataFifo_V_s)

]]></Node>
<StgValue><ssdm name="empty_386"/></StgValue>
</operation>

<operation id="463" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="722" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:313  call void (...)* @_ssdm_op_SpecInterface(i1* @tx_maskedDataFifo_V_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="464" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="723" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="3" op_8_bw="3">
<![CDATA[
codeRepl:314  %empty_387 = call i32 (...)* @_ssdm_op_SpecChannel([20 x i8]* @tx_packetInfoFifo_OC, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i3* @tx_packetInfoFifo_V, i3* @tx_packetInfoFifo_V)

]]></Node>
<StgValue><ssdm name="empty_387"/></StgValue>
</operation>

<operation id="465" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="724" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:315  call void (...)* @_ssdm_op_SpecInterface(i3* @tx_packetInfoFifo_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="466" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="725" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
codeRepl:316  %empty_388 = call i32 (...)* @_ssdm_op_SpecChannel([24 x i8]* @tx_pkgInfoFifo_OC_V_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 128, i32 128, i1* @tx_pkgInfoFifo_V_sou, i1* @tx_pkgInfoFifo_V_sou)

]]></Node>
<StgValue><ssdm name="empty_388"/></StgValue>
</operation>

<operation id="467" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="726" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:317  call void (...)* @_ssdm_op_SpecInterface(i1* @tx_pkgInfoFifo_V_sou, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="468" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="727" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
codeRepl:318  %empty_389 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @tx_pkgInfoFifo_OC_V_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 128, i32 128, i1* @tx_pkgInfoFifo_V_typ, i1* @tx_pkgInfoFifo_V_typ)

]]></Node>
<StgValue><ssdm name="empty_389"/></StgValue>
</operation>

<operation id="469" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="728" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:319  call void (...)* @_ssdm_op_SpecInterface(i1* @tx_pkgInfoFifo_V_typ, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="470" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="729" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="29" op_8_bw="29">
<![CDATA[
codeRepl:320  %empty_390 = call i32 (...)* @_ssdm_op_SpecChannel([25 x i8]* @tx_pkgInfoFifo_OC_V_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 128, i32 128, i29* @tx_pkgInfoFifo_V_wor, i29* @tx_pkgInfoFifo_V_wor)

]]></Node>
<StgValue><ssdm name="empty_390"/></StgValue>
</operation>

<operation id="471" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="730" bw="0" op_0_bw="0" op_1_bw="29" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:321  call void (...)* @_ssdm_op_SpecInterface(i29* @tx_pkgInfoFifo_V_wor, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="472" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="731" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
codeRepl:322  %empty_391 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @tx_rawPayFifo_OC_V_O_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 4, i512* @tx_rawPayFifo_V_data, i512* @tx_rawPayFifo_V_data)

]]></Node>
<StgValue><ssdm name="empty_391"/></StgValue>
</operation>

<operation id="473" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="732" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:323  call void (...)* @_ssdm_op_SpecInterface(i512* @tx_rawPayFifo_V_data, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="474" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="733" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
codeRepl:324  %empty_392 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @tx_rawPayFifo_OC_V_O_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 4, i64* @tx_rawPayFifo_V_keep, i64* @tx_rawPayFifo_V_keep)

]]></Node>
<StgValue><ssdm name="empty_392"/></StgValue>
</operation>

<operation id="475" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="734" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:325  call void (...)* @_ssdm_op_SpecInterface(i64* @tx_rawPayFifo_V_keep, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="476" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="735" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
codeRepl:326  %empty_393 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @tx_rawPayFifo_OC_V_O, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 4, i1* @tx_rawPayFifo_V_last, i1* @tx_rawPayFifo_V_last)

]]></Node>
<StgValue><ssdm name="empty_393"/></StgValue>
</operation>

<operation id="477" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="736" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:327  call void (...)* @_ssdm_op_SpecInterface(i1* @tx_rawPayFifo_V_last, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="478" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="737" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:328  %empty_394 = call i32 (...)* @_ssdm_op_SpecChannel([28 x i8]* @tx_readReqAddr_push_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* @tx_readReqAddr_push_1_1, i16* @tx_readReqAddr_push_1_1)

]]></Node>
<StgValue><ssdm name="empty_394"/></StgValue>
</operation>

<operation id="479" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="738" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:329  call void (...)* @_ssdm_op_SpecInterface(i16* @tx_readReqAddr_push_1_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="480" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="739" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
codeRepl:330  %empty_395 = call i32 (...)* @_ssdm_op_SpecChannel([30 x i8]* @tx_readReqAddr_push_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* @tx_readReqAddr_push_s_2, i64* @tx_readReqAddr_push_s_2)

]]></Node>
<StgValue><ssdm name="empty_395"/></StgValue>
</operation>

<operation id="481" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="740" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:331  call void (...)* @_ssdm_op_SpecInterface(i64* @tx_readReqAddr_push_s_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="482" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="741" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="40" op_8_bw="40">
<![CDATA[
codeRepl:332  %empty_396 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @tx_readReqTable_upd_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i40* @tx_readReqTable_upd_s_0, i40* @tx_readReqTable_upd_s_0)

]]></Node>
<StgValue><ssdm name="empty_396"/></StgValue>
</operation>

<operation id="483" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="742" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:333  call void (...)* @_ssdm_op_SpecInterface(i40* @tx_readReqTable_upd_s_0, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="484" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="743" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
codeRepl:334  %empty_397 = call i32 (...)* @_ssdm_op_SpecChannel([32 x i8]* @tx_rethMerge2rethShi_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 4, i512* @tx_rethMerge2rethShi_3, i512* @tx_rethMerge2rethShi_3)

]]></Node>
<StgValue><ssdm name="empty_397"/></StgValue>
</operation>

<operation id="485" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="744" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:335  call void (...)* @_ssdm_op_SpecInterface(i512* @tx_rethMerge2rethShi_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="486" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="745" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
codeRepl:336  %empty_398 = call i32 (...)* @_ssdm_op_SpecChannel([32 x i8]* @tx_rethMerge2rethShi_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 4, i64* @tx_rethMerge2rethShi_5, i64* @tx_rethMerge2rethShi_5)

]]></Node>
<StgValue><ssdm name="empty_398"/></StgValue>
</operation>

<operation id="487" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="746" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:337  call void (...)* @_ssdm_op_SpecInterface(i64* @tx_rethMerge2rethShi_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="488" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="747" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
codeRepl:338  %empty_399 = call i32 (...)* @_ssdm_op_SpecChannel([32 x i8]* @tx_rethMerge2rethShi, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 4, i1* @tx_rethMerge2rethShi_6, i1* @tx_rethMerge2rethShi_6)

]]></Node>
<StgValue><ssdm name="empty_399"/></StgValue>
</operation>

<operation id="489" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="748" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:339  call void (...)* @_ssdm_op_SpecInterface(i1* @tx_rethMerge2rethShi_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="490" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="749" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
codeRepl:340  %empty_400 = call i32 (...)* @_ssdm_op_SpecChannel([30 x i8]* @tx_rethShift2payFifo_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i512* @tx_rethShift2payFifo_3, i512* @tx_rethShift2payFifo_3)

]]></Node>
<StgValue><ssdm name="empty_400"/></StgValue>
</operation>

<operation id="491" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="750" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:341  call void (...)* @_ssdm_op_SpecInterface(i512* @tx_rethShift2payFifo_3, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="492" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="751" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
codeRepl:342  %empty_401 = call i32 (...)* @_ssdm_op_SpecChannel([30 x i8]* @tx_rethShift2payFifo_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* @tx_rethShift2payFifo_5, i64* @tx_rethShift2payFifo_5)

]]></Node>
<StgValue><ssdm name="empty_401"/></StgValue>
</operation>

<operation id="493" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="752" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:343  call void (...)* @_ssdm_op_SpecInterface(i64* @tx_rethShift2payFifo_5, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="494" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="753" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
codeRepl:344  %empty_402 = call i32 (...)* @_ssdm_op_SpecChannel([30 x i8]* @tx_rethShift2payFifo, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i1* @tx_rethShift2payFifo_6, i1* @tx_rethShift2payFifo_6)

]]></Node>
<StgValue><ssdm name="empty_402"/></StgValue>
</operation>

<operation id="495" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="754" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:345  call void (...)* @_ssdm_op_SpecInterface(i1* @tx_rethShift2payFifo_6, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="496" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="755" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
codeRepl:346  %empty_403 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @tx_shift2ibhFifo_OC_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 8, i32 8, i512* @tx_shift2ibhFifo_V_d, i512* @tx_shift2ibhFifo_V_d)

]]></Node>
<StgValue><ssdm name="empty_403"/></StgValue>
</operation>

<operation id="497" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="756" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:347  call void (...)* @_ssdm_op_SpecInterface(i512* @tx_shift2ibhFifo_V_d, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="498" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="757" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
codeRepl:348  %empty_404 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @tx_shift2ibhFifo_OC_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 8, i32 8, i64* @tx_shift2ibhFifo_V_k, i64* @tx_shift2ibhFifo_V_k)

]]></Node>
<StgValue><ssdm name="empty_404"/></StgValue>
</operation>

<operation id="499" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="758" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:349  call void (...)* @_ssdm_op_SpecInterface(i64* @tx_shift2ibhFifo_V_k, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="500" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="759" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
codeRepl:350  %empty_405 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @tx_shift2ibhFifo_OC_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 8, i32 8, i1* @tx_shift2ibhFifo_V_l, i1* @tx_shift2ibhFifo_V_l)

]]></Node>
<StgValue><ssdm name="empty_405"/></StgValue>
</operation>

<operation id="501" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="760" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:351  call void (...)* @_ssdm_op_SpecInterface(i1* @tx_shift2ibhFifo_V_l, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="502" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="761" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
codeRepl:352  %empty_406 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @tx_shift2ipv4Fifo_OC_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 8, i32 8, i512* @tx_shift2ipv4Fifo_V_1, i512* @tx_shift2ipv4Fifo_V_1)

]]></Node>
<StgValue><ssdm name="empty_406"/></StgValue>
</operation>

<operation id="503" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="762" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:353  call void (...)* @_ssdm_op_SpecInterface(i512* @tx_shift2ipv4Fifo_V_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="504" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="763" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
codeRepl:354  %empty_407 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @tx_shift2ipv4Fifo_OC_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 8, i32 8, i64* @tx_shift2ipv4Fifo_V_2, i64* @tx_shift2ipv4Fifo_V_2)

]]></Node>
<StgValue><ssdm name="empty_407"/></StgValue>
</operation>

<operation id="505" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="764" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:355  call void (...)* @_ssdm_op_SpecInterface(i64* @tx_shift2ipv4Fifo_V_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="506" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="765" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
codeRepl:356  %empty_408 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @tx_shift2ipv4Fifo_OC, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 8, i32 8, i1* @tx_shift2ipv4Fifo_V_s, i1* @tx_shift2ipv4Fifo_V_s)

]]></Node>
<StgValue><ssdm name="empty_408"/></StgValue>
</operation>

<operation id="507" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="766" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:357  call void (...)* @_ssdm_op_SpecInterface(i1* @tx_shift2ipv4Fifo_V_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="508" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="767" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
codeRepl:358  %empty_409 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @tx_shift2udpFifo_OC_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i512* @tx_shift2udpFifo_V_d, i512* @tx_shift2udpFifo_V_d)

]]></Node>
<StgValue><ssdm name="empty_409"/></StgValue>
</operation>

<operation id="509" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="768" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:359  call void (...)* @_ssdm_op_SpecInterface(i512* @tx_shift2udpFifo_V_d, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="510" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="769" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
codeRepl:360  %empty_410 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @tx_shift2udpFifo_OC_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* @tx_shift2udpFifo_V_k, i64* @tx_shift2udpFifo_V_k)

]]></Node>
<StgValue><ssdm name="empty_410"/></StgValue>
</operation>

<operation id="511" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="770" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:361  call void (...)* @_ssdm_op_SpecInterface(i64* @tx_shift2udpFifo_V_k, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="512" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="771" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
codeRepl:362  %empty_411 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @tx_shift2udpFifo_OC_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i1* @tx_shift2udpFifo_V_l, i1* @tx_shift2udpFifo_V_l)

]]></Node>
<StgValue><ssdm name="empty_411"/></StgValue>
</operation>

<operation id="513" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="772" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:363  call void (...)* @_ssdm_op_SpecInterface(i1* @tx_shift2udpFifo_V_l, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="514" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="773" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
codeRepl:364  %empty_412 = call i32 (...)* @_ssdm_op_SpecChannel([28 x i8]* @tx_split2aethShift_O_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 4, i512* @tx_split2aethShift_V_1, i512* @tx_split2aethShift_V_1)

]]></Node>
<StgValue><ssdm name="empty_412"/></StgValue>
</operation>

<operation id="515" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="774" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:365  call void (...)* @_ssdm_op_SpecInterface(i512* @tx_split2aethShift_V_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="516" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="775" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
codeRepl:366  %empty_413 = call i32 (...)* @_ssdm_op_SpecChannel([28 x i8]* @tx_split2aethShift_O_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 4, i64* @tx_split2aethShift_V_2, i64* @tx_split2aethShift_V_2)

]]></Node>
<StgValue><ssdm name="empty_413"/></StgValue>
</operation>

<operation id="517" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="776" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:367  call void (...)* @_ssdm_op_SpecInterface(i64* @tx_split2aethShift_V_2, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="518" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="777" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
codeRepl:368  %empty_414 = call i32 (...)* @_ssdm_op_SpecChannel([28 x i8]* @tx_split2aethShift_O, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 4, i32 4, i1* @tx_split2aethShift_V, i1* @tx_split2aethShift_V)

]]></Node>
<StgValue><ssdm name="empty_414"/></StgValue>
</operation>

<operation id="519" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="778" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:369  call void (...)* @_ssdm_op_SpecInterface(i1* @tx_split2aethShift_V, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="520" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="779" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="512" op_8_bw="512">
<![CDATA[
codeRepl:370  %empty_415 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @tx_udp2ipFifo_OC_V_O_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i512* @tx_udp2ipFifo_V_data, i512* @tx_udp2ipFifo_V_data)

]]></Node>
<StgValue><ssdm name="empty_415"/></StgValue>
</operation>

<operation id="521" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="780" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:371  call void (...)* @_ssdm_op_SpecInterface(i512* @tx_udp2ipFifo_V_data, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="522" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="781" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="64" op_8_bw="64">
<![CDATA[
codeRepl:372  %empty_416 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @tx_udp2ipFifo_OC_V_O_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i64* @tx_udp2ipFifo_V_keep, i64* @tx_udp2ipFifo_V_keep)

]]></Node>
<StgValue><ssdm name="empty_416"/></StgValue>
</operation>

<operation id="523" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="782" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:373  call void (...)* @_ssdm_op_SpecInterface(i64* @tx_udp2ipFifo_V_keep, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="524" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="783" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
codeRepl:374  %empty_417 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @tx_udp2ipFifo_OC_V_O, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i1* @tx_udp2ipFifo_V_last, i1* @tx_udp2ipFifo_V_last)

]]></Node>
<StgValue><ssdm name="empty_417"/></StgValue>
</operation>

<operation id="525" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="784" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:375  call void (...)* @_ssdm_op_SpecInterface(i1* @tx_udp2ipFifo_V_last, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="526" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="785" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:376  %empty_418 = call i32 (...)* @_ssdm_op_SpecChannel([29 x i8]* @tx_udp2ipMetaFifo_OC_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* @tx_udp2ipMetaFifo_V_1, i16* @tx_udp2ipMetaFifo_V_1)

]]></Node>
<StgValue><ssdm name="empty_418"/></StgValue>
</operation>

<operation id="527" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="786" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:377  call void (...)* @_ssdm_op_SpecInterface(i16* @tx_udp2ipMetaFifo_V_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="528" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="787" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
codeRepl:378  %empty_419 = call i32 (...)* @_ssdm_op_SpecChannel([36 x i8]* @tx_udp2ipMetaFifo_OC, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32* @tx_udp2ipMetaFifo_V_s, i32* @tx_udp2ipMetaFifo_V_s)

]]></Node>
<StgValue><ssdm name="empty_419"/></StgValue>
</operation>

<operation id="529" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="788" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:379  call void (...)* @_ssdm_op_SpecInterface(i32* @tx_udp2ipMetaFifo_V_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="530" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="789" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:380  %empty_420 = call i32 (...)* @_ssdm_op_SpecChannel([26 x i8]* @tx_udpMetaFifo_OC_V_3, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* @tx_udpMetaFifo_V_len, i16* @tx_udpMetaFifo_V_len)

]]></Node>
<StgValue><ssdm name="empty_420"/></StgValue>
</operation>

<operation id="531" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="790" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:381  call void (...)* @_ssdm_op_SpecInterface(i16* @tx_udpMetaFifo_V_len, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="532" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="791" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:382  %empty_421 = call i32 (...)* @_ssdm_op_SpecChannel([27 x i8]* @tx_udpMetaFifo_OC_V_2, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* @tx_udpMetaFifo_V_my_s, i16* @tx_udpMetaFifo_V_my_s)

]]></Node>
<StgValue><ssdm name="empty_421"/></StgValue>
</operation>

<operation id="533" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="792" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:383  call void (...)* @_ssdm_op_SpecInterface(i16* @tx_udpMetaFifo_V_my_s, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="534" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="793" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="16" op_8_bw="16">
<![CDATA[
codeRepl:384  %empty_422 = call i32 (...)* @_ssdm_op_SpecChannel([30 x i8]* @tx_udpMetaFifo_OC_V_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i16* @tx_udpMetaFifo_V_the, i16* @tx_udpMetaFifo_V_the)

]]></Node>
<StgValue><ssdm name="empty_422"/></StgValue>
</operation>

<operation id="535" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="794" bw="0" op_0_bw="0" op_1_bw="16" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:385  call void (...)* @_ssdm_op_SpecInterface(i16* @tx_udpMetaFifo_V_the, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="536" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="795" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="1" op_8_bw="1">
<![CDATA[
codeRepl:386  %empty_423 = call i32 (...)* @_ssdm_op_SpecChannel([23 x i8]* @tx_udpMetaFifo_OC_V_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i1* @tx_udpMetaFifo_V_val, i1* @tx_udpMetaFifo_V_val)

]]></Node>
<StgValue><ssdm name="empty_423"/></StgValue>
</operation>

<operation id="537" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="796" bw="0" op_0_bw="0" op_1_bw="1" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:387  call void (...)* @_ssdm_op_SpecInterface(i1* @tx_udpMetaFifo_V_val, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="538" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="797" bw="0" op_0_bw="0" op_1_bw="184">
<![CDATA[
codeRepl:388  call void (...)* @_ssdm_op_SpecBitsMap(i184* %s_axis_qp_conn_interface_V), !map !1126

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="539" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="798" bw="0" op_0_bw="0" op_1_bw="144">
<![CDATA[
codeRepl:389  call void (...)* @_ssdm_op_SpecBitsMap(i144* %s_axis_qp_interface_V), !map !1141

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="540" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="799" bw="0" op_0_bw="0" op_1_bw="96">
<![CDATA[
codeRepl:390  call void (...)* @_ssdm_op_SpecBitsMap(i96* %m_axis_mem_read_cmd_V_data), !map !1160

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="541" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="800" bw="0" op_0_bw="0" op_1_bw="96">
<![CDATA[
codeRepl:391  call void (...)* @_ssdm_op_SpecBitsMap(i96* %m_axis_mem_write_cmd_V_data), !map !1167

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="542" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="801" bw="0" op_0_bw="0" op_1_bw="160">
<![CDATA[
codeRepl:392  call void (...)* @_ssdm_op_SpecBitsMap(i160* %s_axis_tx_meta_V), !map !1174

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="543" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="802" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
codeRepl:393  call void (...)* @_ssdm_op_SpecBitsMap(i512* %s_axis_rx_data_V_data_V), !map !1190

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="544" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="803" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
codeRepl:394  call void (...)* @_ssdm_op_SpecBitsMap(i64* %s_axis_rx_data_V_keep_V), !map !1194

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="545" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="804" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:395  call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_axis_rx_data_V_last_V), !map !1198

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="546" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="805" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
codeRepl:396  call void (...)* @_ssdm_op_SpecBitsMap(i512* %s_axis_tx_data_V_data_V), !map !1202

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="547" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="806" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
codeRepl:397  call void (...)* @_ssdm_op_SpecBitsMap(i64* %s_axis_tx_data_V_keep_V), !map !1206

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="548" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="807" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:398  call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_axis_tx_data_V_last_V), !map !1210

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="549" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="808" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
codeRepl:399  call void (...)* @_ssdm_op_SpecBitsMap(i512* %m_axis_tx_data_V_data_V), !map !1214

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="550" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="809" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
codeRepl:400  call void (...)* @_ssdm_op_SpecBitsMap(i64* %m_axis_tx_data_V_keep_V), !map !1218

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="551" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="810" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:401  call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_tx_data_V_last_V), !map !1222

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="552" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="811" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:402  call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_mem_write_cmd_V_dest_V), !map !1226

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="553" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="812" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:403  call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_mem_read_cmd_V_dest_V), !map !1230

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="554" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="813" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
codeRepl:404  call void (...)* @_ssdm_op_SpecBitsMap(i512* %m_axis_mem_write_data_V_data_V), !map !1234

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="555" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="814" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
codeRepl:405  call void (...)* @_ssdm_op_SpecBitsMap(i64* %m_axis_mem_write_data_V_keep_V), !map !1238

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="556" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="815" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:406  call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_mem_write_data_V_last_V), !map !1242

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="557" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="816" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:407  call void (...)* @_ssdm_op_SpecBitsMap(i1* %m_axis_mem_write_data_V_dest_V), !map !1246

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="558" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="817" bw="0" op_0_bw="0" op_1_bw="512">
<![CDATA[
codeRepl:408  call void (...)* @_ssdm_op_SpecBitsMap(i512* %s_axis_mem_read_data_V_data_V), !map !1250

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="559" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="818" bw="0" op_0_bw="0" op_1_bw="64">
<![CDATA[
codeRepl:409  call void (...)* @_ssdm_op_SpecBitsMap(i64* %s_axis_mem_read_data_V_keep_V), !map !1254

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="560" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="819" bw="0" op_0_bw="0" op_1_bw="1">
<![CDATA[
codeRepl:410  call void (...)* @_ssdm_op_SpecBitsMap(i1* %s_axis_mem_read_data_V_last_V), !map !1258

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="561" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="820" bw="0" op_0_bw="0" op_1_bw="128">
<![CDATA[
codeRepl:411  call void (...)* @_ssdm_op_SpecBitsMap(i128 %local_ip_address_V), !map !1262

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="562" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="821" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl:412  call void (...)* @_ssdm_op_SpecBitsMap(i32* %regCrcDropPkgCount_V), !map !1268

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="563" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="822" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl:413  call void (...)* @_ssdm_op_SpecBitsMap(i32* %regInvalidPsnDropCount_V), !map !1272

]]></Node>
<StgValue><ssdm name="specbitsmap_ln0"/></StgValue>
</operation>

<operation id="564" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="823" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
codeRepl:414  call void (...)* @_ssdm_op_SpecTopModule([11 x i8]* @rocev2_top_str) nounwind

]]></Node>
<StgValue><ssdm name="spectopmodule_ln0"/></StgValue>
</operation>

<operation id="565" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="824" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="0">
<![CDATA[
codeRepl:415  call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 1, [1 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specdataflowpipeline_ln989"/></StgValue>
</operation>

<operation id="566" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="825" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:416  call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str4, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln990"/></StgValue>
</operation>

<operation id="567" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="826" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="1" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="32" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="0" op_18_bw="0">
<![CDATA[
codeRepl:417  call void (...)* @_ssdm_op_SpecInterface(i512* %s_axis_rx_data_V_data_V, i64* %s_axis_rx_data_V_keep_V, i1* %s_axis_rx_data_V_last_V, [5 x i8]* @p_str5, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln993"/></StgValue>
</operation>

<operation id="568" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="827" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="1" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="32" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="0" op_18_bw="0">
<![CDATA[
codeRepl:418  call void (...)* @_ssdm_op_SpecInterface(i512* %s_axis_tx_data_V_data_V, i64* %s_axis_tx_data_V_keep_V, i1* %s_axis_tx_data_V_last_V, [5 x i8]* @p_str5, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln994"/></StgValue>
</operation>

<operation id="569" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="828" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="1" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="32" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="0" op_18_bw="0">
<![CDATA[
codeRepl:419  call void (...)* @_ssdm_op_SpecInterface(i512* %s_axis_tx_data_V_data_V, i64* %s_axis_tx_data_V_keep_V, i1* %s_axis_tx_data_V_last_V, [5 x i8]* @p_str5, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln995"/></StgValue>
</operation>

<operation id="570" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="829" bw="0" op_0_bw="0" op_1_bw="160" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:420  call void (...)* @_ssdm_op_SpecInterface(i160* %s_axis_tx_meta_V, [5 x i8]* @p_str5, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="specinterface_ln996"/></StgValue>
</operation>

<operation id="571" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="830" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="1" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="32" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="0" op_18_bw="0">
<![CDATA[
codeRepl:421  call void (...)* @_ssdm_op_SpecInterface(i512* %m_axis_tx_data_V_data_V, i64* %m_axis_tx_data_V_keep_V, i1* %m_axis_tx_data_V_last_V, [5 x i8]* @p_str5, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln997"/></StgValue>
</operation>

<operation id="572" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="831" bw="0" op_0_bw="0" op_1_bw="96" op_2_bw="1" op_3_bw="0" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="0" op_17_bw="0">
<![CDATA[
codeRepl:422  call void (...)* @_ssdm_op_SpecInterface(i96* %m_axis_mem_write_cmd_V_data, i1* %m_axis_mem_write_cmd_V_dest_V, [5 x i8]* @p_str5, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln1001"/></StgValue>
</operation>

<operation id="573" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="832" bw="0" op_0_bw="0" op_1_bw="96" op_2_bw="1" op_3_bw="0" op_4_bw="32" op_5_bw="32" op_6_bw="0" op_7_bw="32" op_8_bw="32" op_9_bw="0" op_10_bw="0" op_11_bw="0" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="0" op_17_bw="0">
<![CDATA[
codeRepl:423  call void (...)* @_ssdm_op_SpecInterface(i96* %m_axis_mem_read_cmd_V_data, i1* %m_axis_mem_read_cmd_V_dest_V, [5 x i8]* @p_str5, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln1002"/></StgValue>
</operation>

<operation id="574" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="833" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="1" op_4_bw="1" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="32" op_10_bw="32" op_11_bw="0" op_12_bw="0" op_13_bw="0" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="32" op_18_bw="0" op_19_bw="0">
<![CDATA[
codeRepl:424  call void (...)* @_ssdm_op_SpecInterface(i512* %m_axis_mem_write_data_V_data_V, i64* %m_axis_mem_write_data_V_keep_V, i1* %m_axis_mem_write_data_V_last_V, i1* %m_axis_mem_write_data_V_dest_V, [5 x i8]* @p_str5, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln1003"/></StgValue>
</operation>

<operation id="575" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="834" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="1" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="0" op_8_bw="32" op_9_bw="32" op_10_bw="0" op_11_bw="0" op_12_bw="0" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="32" op_17_bw="0" op_18_bw="0">
<![CDATA[
codeRepl:425  call void (...)* @_ssdm_op_SpecInterface(i512* %s_axis_mem_read_data_V_data_V, i64* %s_axis_mem_read_data_V_keep_V, i1* %s_axis_mem_read_data_V_last_V, [5 x i8]* @p_str5, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln1004"/></StgValue>
</operation>

<operation id="576" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="835" bw="0" op_0_bw="0" op_1_bw="144" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:426  call void (...)* @_ssdm_op_SpecInterface(i144* %s_axis_qp_interface_V, [5 x i8]* @p_str5, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3)

]]></Node>
<StgValue><ssdm name="specinterface_ln1007"/></StgValue>
</operation>

<operation id="577" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="836" bw="0" op_0_bw="0" op_1_bw="184" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:427  call void (...)* @_ssdm_op_SpecInterface(i184* %s_axis_qp_conn_interface_V, [5 x i8]* @p_str5, i32 1, i32 1, [5 x i8]* @p_str6, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln1008"/></StgValue>
</operation>

<operation id="578" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="837" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:428  call void (...)* @_ssdm_op_SpecInterface(i128 %local_ip_address_V, [8 x i8]* @p_str7, i32 1, i32 1, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln1020"/></StgValue>
</operation>

<operation id="579" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="838" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:429  call void (...)* @_ssdm_op_SpecInterface(i32* %regCrcDropPkgCount_V, [7 x i8]* @p_str8, i32 0, i32 0, [1 x i8]* @p_str3, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3, [1 x i8]* @p_str3, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str3, [1 x i8]* @p_str3) nounwind

]]></Node>
<StgValue><ssdm name="specinterface_ln1023"/></StgValue>
</operation>

<operation id="580" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="839" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
codeRepl:430  %empty_424 = call i32 (...)* @_ssdm_op_SpecChannel([21 x i8]* @local_ip_address_OC_s, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 3, i32 0, i128* %local_ip_address_V_c, i128* %local_ip_address_V_c)

]]></Node>
<StgValue><ssdm name="empty_424"/></StgValue>
</operation>

<operation id="581" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="840" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:431  call void (...)* @_ssdm_op_SpecInterface(i128* %local_ip_address_V_c, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln770"/></StgValue>
</operation>

<operation id="582" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="841" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="32" op_7_bw="128" op_8_bw="128">
<![CDATA[
codeRepl:432  %empty_425 = call i32 (...)* @_ssdm_op_SpecChannel([22 x i8]* @local_ip_address_OC_1, i32 1, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 0, i128* %local_ip_address_V_c_1, i128* %local_ip_address_V_c_1)

]]></Node>
<StgValue><ssdm name="empty_425"/></StgValue>
</operation>

<operation id="583" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="842" bw="0" op_0_bw="0" op_1_bw="128" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0">
<![CDATA[
codeRepl:433  call void (...)* @_ssdm_op_SpecInterface(i128* %local_ip_address_V_c_1, [8 x i8]* @ap_fifo_str, i32 0, i32 0, [1 x i8]* @p_str, i32 0, i32 0, [1 x i8]* @p_str, [1 x i8]* @p_str, [1 x i8]* @p_str, i32 2, i32 2, i32 16, i32 16, [1 x i8]* @p_str, [1 x i8]* @p_str)

]]></Node>
<StgValue><ssdm name="specinterface_ln770"/></StgValue>
</operation>

<operation id="584" st_id="37" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="855" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="16" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="1" op_7_bw="64" op_8_bw="512" op_9_bw="64" op_10_bw="1" op_11_bw="512" op_12_bw="64" op_13_bw="1" op_14_bw="0" op_15_bw="0">
<![CDATA[
codeRepl:446  call fastcc void @"generate_udp<512>"() nounwind uwtable noinline

]]></Node>
<StgValue><ssdm name="call_ln290"/></StgValue>
</operation>

<operation id="585" st_id="37" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="879" bw="0" op_0_bw="0" op_1_bw="2" op_2_bw="16" op_3_bw="96" op_4_bw="113" op_5_bw="512" op_6_bw="64" op_7_bw="1" op_8_bw="512" op_9_bw="64" op_10_bw="1" op_11_bw="0" op_12_bw="0" op_13_bw="0">
<![CDATA[
codeRepl:470  call fastcc void @prepend_ibh_header() nounwind uwtable noinline

]]></Node>
<StgValue><ssdm name="call_ln3325"/></StgValue>
</operation>

<operation id="586" st_id="37" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="882" bw="0" op_0_bw="0" op_1_bw="184" op_2_bw="16" op_3_bw="24" op_4_bw="128" op_5_bw="16" op_6_bw="168" op_7_bw="0">
<![CDATA[
codeRepl:473  call fastcc void @conn_table(i184* %s_axis_qp_conn_interface_V) noinline

]]></Node>
<StgValue><ssdm name="call_ln3358"/></StgValue>
</operation>

<operation id="587" st_id="37" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="883" bw="0" op_0_bw="0" op_1_bw="45" op_2_bw="24" op_3_bw="24" op_4_bw="3" op_5_bw="24" op_6_bw="24" op_7_bw="24" op_8_bw="75" op_9_bw="41" op_10_bw="123" op_11_bw="68" op_12_bw="123" op_13_bw="0" op_14_bw="0">
<![CDATA[
codeRepl:474  call fastcc void @state_table() nounwind uwtable noinline

]]></Node>
<StgValue><ssdm name="call_ln3379"/></StgValue>
</operation>

<operation id="588" st_id="37" stage="1" lat="4">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="884" bw="0" op_0_bw="0" op_1_bw="137" op_2_bw="24" op_3_bw="64" op_4_bw="32" op_5_bw="32" op_6_bw="152" op_7_bw="16" op_8_bw="56" op_9_bw="48" op_10_bw="0" op_11_bw="0">
<![CDATA[
codeRepl:475  call fastcc void @msn_table() nounwind uwtable noinline

]]></Node>
<StgValue><ssdm name="call_ln3398"/></StgValue>
</operation>

<operation id="589" st_id="37" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="885" bw="0" op_0_bw="0" op_1_bw="40" op_2_bw="24" op_3_bw="41" op_4_bw="24" op_5_bw="0">
<![CDATA[
codeRepl:476  call fastcc void @read_req_table() nounwind uwtable noinline

]]></Node>
<StgValue><ssdm name="call_ln3404"/></StgValue>
</operation>

<operation id="590" st_id="37" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="889" bw="0" op_0_bw="0" op_1_bw="3" op_2_bw="16" op_3_bw="16" op_4_bw="64" op_5_bw="1" op_6_bw="16" op_7_bw="16" op_8_bw="1" op_9_bw="16" op_10_bw="64" op_11_bw="16" op_12_bw="16" op_13_bw="1" op_14_bw="17" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="1" op_19_bw="16" op_20_bw="64" op_21_bw="16" op_22_bw="1" op_23_bw="1" op_24_bw="1" op_25_bw="1" op_26_bw="16" op_27_bw="16" op_28_bw="16" op_29_bw="1" op_30_bw="64" op_31_bw="16" op_32_bw="1" op_33_bw="1" op_34_bw="64" op_35_bw="16" op_36_bw="0" op_37_bw="0" op_38_bw="0" op_39_bw="0" op_40_bw="0">
<![CDATA[
codeRepl:480  call fastcc void @mq_process_requests() nounwind uwtable noinline

]]></Node>
<StgValue><ssdm name="call_ln557"/></StgValue>
</operation>

<operation id="591" st_id="37" stage="1" lat="1">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="890" bw="0" op_0_bw="0" op_1_bw="32">
<![CDATA[
codeRepl:481  call fastcc void @Block__proc(i32* %regCrcDropPkgCount_V)

]]></Node>
<StgValue><ssdm name="call_ln0"/></StgValue>
</operation>

<operation id="592" st_id="37" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="891" bw="0" op_0_bw="0" op_1_bw="512" op_2_bw="64" op_3_bw="1" op_4_bw="2" op_5_bw="512" op_6_bw="64" op_7_bw="1" op_8_bw="512" op_9_bw="64" op_10_bw="1" op_11_bw="0">
<![CDATA[
codeRepl:482  call fastcc void @"extract_icrc<512>"(i512* %s_axis_rx_data_V_data_V, i64* %s_axis_rx_data_V_keep_V, i1* %s_axis_rx_data_V_last_V) noinline

]]></Node>
<StgValue><ssdm name="call_ln852"/></StgValue>
</operation>

<operation id="593" st_id="37" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="895" bw="0">
<![CDATA[
codeRepl:486  ret void

]]></Node>
<StgValue><ssdm name="ret_ln1038"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
