/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  reg [5:0] celloutsig_0_1z;
  wire celloutsig_0_2z;
  wire celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [28:0] celloutsig_1_17z;
  wire celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire [2:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [15:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire [2:0] celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_7z = !(celloutsig_1_2z ? celloutsig_1_3z[4] : celloutsig_1_1z[1]);
  assign celloutsig_1_10z = !(celloutsig_1_4z ? celloutsig_1_1z[1] : 1'h0);
  assign celloutsig_0_2z = !(celloutsig_0_1z[0] ? celloutsig_0_0z : celloutsig_0_0z);
  assign celloutsig_0_0z = ~((in_data[45] | in_data[95]) & in_data[21]);
  assign celloutsig_0_3z = ~((celloutsig_0_1z[1] | celloutsig_0_2z) & celloutsig_0_0z);
  assign celloutsig_1_5z = ~((celloutsig_1_2z | celloutsig_1_4z) & in_data[170]);
  assign celloutsig_1_0z = in_data[160] | ~(in_data[155]);
  assign celloutsig_1_12z = celloutsig_1_5z | ~(celloutsig_1_7z);
  assign celloutsig_0_4z = { in_data[74:69], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_0z } >= { celloutsig_0_1z[4:3], celloutsig_0_2z, celloutsig_0_1z };
  assign celloutsig_1_2z = { in_data[121:118], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z } >= { in_data[181:175], celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z };
  assign celloutsig_1_4z = { celloutsig_1_3z[5:4], celloutsig_1_2z } >= in_data[106:104];
  assign celloutsig_1_18z = celloutsig_1_17z[28:23] >= { celloutsig_1_3z[4:0], celloutsig_1_0z };
  assign celloutsig_1_6z = { in_data[184:180], celloutsig_1_5z, celloutsig_1_2z } || { celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_5z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_4z };
  assign celloutsig_1_13z = { in_data[184:181], celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_7z, celloutsig_1_5z, celloutsig_1_6z, celloutsig_1_12z, celloutsig_1_4z, celloutsig_1_5z, celloutsig_1_9z } || { in_data[162:140], celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_11z };
  assign celloutsig_1_1z = { in_data[98], celloutsig_1_0z, celloutsig_1_0z } % { 1'h1, celloutsig_1_0z, in_data[96] };
  assign celloutsig_1_3z = { in_data[114:112], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_0z } % { 1'h1, in_data[149:142], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_1z, in_data[96] };
  assign celloutsig_1_9z = in_data[141:139] % { 1'h1, celloutsig_1_1z[0], celloutsig_1_6z };
  assign celloutsig_1_17z = { in_data[125:105], celloutsig_1_13z, celloutsig_1_9z, celloutsig_1_13z, celloutsig_1_9z } * { in_data[160:133], celloutsig_1_13z };
  assign celloutsig_1_19z = in_data[178:173] * in_data[115:110];
  assign celloutsig_1_11z = celloutsig_1_3z[11:9] ^ { in_data[109:108], celloutsig_1_10z };
  always_latch
    if (clkin_data[0]) celloutsig_0_1z = 6'h00;
    else if (!celloutsig_1_18z) celloutsig_0_1z = in_data[86:81];
  assign { out_data[128], out_data[101:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_3z, celloutsig_0_4z };
endmodule
