Return-Path: <qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org>
X-Original-To: lists+qemu-devel@lfdr.de
Delivered-To: lists+qemu-devel@lfdr.de
Received: from lists.gnu.org (lists.gnu.org [209.51.188.17])
	by mail.lfdr.de (Postfix) with ESMTPS id A5ED79E8B7C
	for <lists+qemu-devel@lfdr.de>; Mon,  9 Dec 2024 07:25:49 +0100 (CET)
Received: from localhost ([::1] helo=lists1p.gnu.org)
	by lists.gnu.org with esmtp (Exim 4.90_1)
	(envelope-from <qemu-devel-bounces@nongnu.org>)
	id 1tKXCe-0005fv-69; Mon, 09 Dec 2024 01:25:08 -0500
Received: from eggs.gnu.org ([2001:470:142:3::10])
 by lists.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <jasowang@redhat.com>)
 id 1tKXCa-0005fh-Uw
 for qemu-devel@nongnu.org; Mon, 09 Dec 2024 01:25:05 -0500
Received: from us-smtp-delivery-124.mimecast.com ([170.10.133.124])
 by eggs.gnu.org with esmtps (TLS1.2:ECDHE_RSA_AES_256_GCM_SHA384:256)
 (Exim 4.90_1) (envelope-from <jasowang@redhat.com>)
 id 1tKXCZ-0002IK-04
 for qemu-devel@nongnu.org; Mon, 09 Dec 2024 01:25:04 -0500
DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed; d=redhat.com;
 s=mimecast20190719; t=1733725499;
 h=from:from:reply-to:subject:subject:date:date:message-id:message-id:
 to:to:cc:cc:mime-version:mime-version:content-type:content-type:
 content-transfer-encoding:content-transfer-encoding:
 in-reply-to:in-reply-to:references:references;
 bh=MPr8xENO1EvRwBwPhxBpsUInpc2rEFGtrZHmBrTilNo=;
 b=JTP6MVBjJ/UqO6JKebYzYE4GWvyoQtGjKvvV0fmbqRRpjZ9kEOZAUKK28Ve+h9S5bwpYks
 2z96IQ+gzsEzd3qD68jc/zwkZBIbNU3VxVXGrmr/k1+q5e2uTqAH7GaA8BIboPV6F8vaFn
 5s0HGqPs//gsjiNxOCv6HLhMAT5uQxQ=
Received: from mail-pl1-f198.google.com (mail-pl1-f198.google.com
 [209.85.214.198]) by relay.mimecast.com with ESMTP with STARTTLS
 (version=TLSv1.3, cipher=TLS_AES_256_GCM_SHA384) id
 us-mta-570-c2jB2I6zMl6OorykEV2rTg-1; Mon, 09 Dec 2024 01:24:58 -0500
X-MC-Unique: c2jB2I6zMl6OorykEV2rTg-1
X-Mimecast-MFC-AGG-ID: c2jB2I6zMl6OorykEV2rTg
Received: by mail-pl1-f198.google.com with SMTP id
 d9443c01a7336-216387ddda8so10406785ad.3
 for <qemu-devel@nongnu.org>; Sun, 08 Dec 2024 22:24:58 -0800 (PST)
X-Google-DKIM-Signature: v=1; a=rsa-sha256; c=relaxed/relaxed;
 d=1e100.net; s=20230601; t=1733725497; x=1734330297;
 h=content-transfer-encoding:cc:to:subject:message-id:date:from
 :in-reply-to:references:mime-version:x-gm-message-state:from:to:cc
 :subject:date:message-id:reply-to;
 bh=MPr8xENO1EvRwBwPhxBpsUInpc2rEFGtrZHmBrTilNo=;
 b=JLukxEDZakrEHPjFGaHLZEJK+/Nr/aBvjIWZQZIp6amRdsVSSaEISCF3cNaRG/ukyS
 8fpBrvRe1cvW/C5p4CjuoqFVLdOKafqo/s76/5tTV5kJhXWCwBQaUTOSgjPhy/Eugqmf
 eYXZGKJY7o8LdnpDl2yh2x4aUvanEZu4zFb8ZBO6l7jR2YCaINtgmqlz/KuMKb/+b0IF
 ctb7VYDPKXHpu62QA76/WdEzHuqPy7j/dvDxB10Pww5upQv0n/swUAnDZ+721Zwt1a7K
 rkRTCopB2mguvGv8XPx64l5dyeY7yAQLsWJ0Nbu2qMH+8V6M5O5wXsshgMJmUgw7fiQn
 AM8g==
X-Forwarded-Encrypted: i=1;
 AJvYcCXDVBy7G5R5N/I8C8ER2Ur/2Y9fpDTyYRO229mlEF4CQMsse73HA+SN277XrzKQ+5EoxpNpsNPg3z3n@nongnu.org
X-Gm-Message-State: AOJu0YzY/frzF5bW3eDzgF1ymb2N2fKvnL2mLKSYod80HzeMveMkKFsi
 cx6LIFxqEKINLyNfAWGopFlHVFgJsh5cSR5TCu1PZTKK32QuYbEf9NQJmPwThn6kc4IZ1gTJpXD
 cdust6I5yddDxfWKDPauKKxFF84w4DpaF/h6/Azdt2S5dMMymfVRgcb4iRLBk47EQCzj23uvQAQ
 W/+0rBm8vp3KpDfuOyyTnsjf6N4e0=
X-Gm-Gg: ASbGnct7IKosL8VqZ8zPG43W/BGQ3bK8Non81hDfNl2dofGcrxM4D5qkPJbNAUwJ6RR
 YqZDQGVaq7tgAa3/kfaGO62o5vyHsqeEJ
X-Received: by 2002:a17:903:18a:b0:20d:cb6:11e with SMTP id
 d9443c01a7336-21614d50de0mr149737295ad.26.1733725497275; 
 Sun, 08 Dec 2024 22:24:57 -0800 (PST)
X-Google-Smtp-Source: AGHT+IGU+O1/J2qRqECF7YvY+alaEETETqb9haKkNLcu/OqX4k+JFy9jjbXDvapbxdqD5afYJpedlm8iYlm7hDOoKyU=
X-Received: by 2002:a17:903:18a:b0:20d:cb6:11e with SMTP id
 d9443c01a7336-21614d50de0mr149736975ad.26.1733725496795; Sun, 08 Dec 2024
 22:24:56 -0800 (PST)
MIME-Version: 1.0
References: <20241111083457.2090664-1-zhenzhong.duan@intel.com>
 <20241111083457.2090664-19-zhenzhong.duan@intel.com>
 <CACGkMEtwV51X9ovWB3JHtyW4gpLT8zD8bieKFA2X=BVNZF8ymA@mail.gmail.com>
 <7126398e-fc27-4d4f-894b-f71b012f98e1@eviden.com>
 <CACGkMEvuX4CtADqq0O3TnD1=Jh2aBnXFdTzLS9junGyxkKq+Xw@mail.gmail.com>
 <68d3a523-19c4-4296-9df8-b98b498d4c0e@eviden.com>
In-Reply-To: <68d3a523-19c4-4296-9df8-b98b498d4c0e@eviden.com>
From: Jason Wang <jasowang@redhat.com>
Date: Mon, 9 Dec 2024 14:24:45 +0800
Message-ID: <CACGkMEs0xTf+YeCWmBbyJaQSS2RzBe2pBYzrv3n_mW+6EV4few@mail.gmail.com>
Subject: Re: [PATCH v5 18/20] intel_iommu: Introduce a property x-flts for
 scalable modern mode
To: CLEMENT MATHIEU--DRIF <clement.mathieu--drif@eviden.com>
Cc: Zhenzhong Duan <zhenzhong.duan@intel.com>, 
 "qemu-devel@nongnu.org" <qemu-devel@nongnu.org>, 
 "alex.williamson@redhat.com" <alex.williamson@redhat.com>,
 "clg@redhat.com" <clg@redhat.com>, 
 "eric.auger@redhat.com" <eric.auger@redhat.com>,
 "mst@redhat.com" <mst@redhat.com>, 
 "peterx@redhat.com" <peterx@redhat.com>, "jgg@nvidia.com" <jgg@nvidia.com>, 
 "nicolinc@nvidia.com" <nicolinc@nvidia.com>, 
 "joao.m.martins@oracle.com" <joao.m.martins@oracle.com>,
 "kevin.tian@intel.com" <kevin.tian@intel.com>, 
 "yi.l.liu@intel.com" <yi.l.liu@intel.com>,
 "chao.p.peng@intel.com" <chao.p.peng@intel.com>, 
 Yi Sun <yi.y.sun@linux.intel.com>,
 Marcel Apfelbaum <marcel.apfelbaum@gmail.com>, 
 Paolo Bonzini <pbonzini@redhat.com>,
 Richard Henderson <richard.henderson@linaro.org>, 
 Eduardo Habkost <eduardo@habkost.net>
Content-Type: text/plain; charset="UTF-8"
Content-Transfer-Encoding: quoted-printable
Received-SPF: pass client-ip=170.10.133.124; envelope-from=jasowang@redhat.com;
 helo=us-smtp-delivery-124.mimecast.com
X-Spam_score_int: -25
X-Spam_score: -2.6
X-Spam_bar: --
X-Spam_report: (-2.6 / 5.0 requ) BAYES_00=-1.9, DKIMWL_WL_HIGH=-0.495,
 DKIM_SIGNED=0.1, DKIM_VALID=-0.1, DKIM_VALID_AU=-0.1, DKIM_VALID_EF=-0.1,
 RCVD_IN_DNSWL_NONE=-0.0001, RCVD_IN_MSPIKE_H2=-0.001,
 RCVD_IN_VALIDITY_RPBL_BLOCKED=0.001, RCVD_IN_VALIDITY_SAFE_BLOCKED=0.001,
 SPF_HELO_NONE=0.001, SPF_PASS=-0.001 autolearn=ham autolearn_force=no
X-Spam_action: no action
X-BeenThere: qemu-devel@nongnu.org
X-Mailman-Version: 2.1.29
Precedence: list
List-Id: <qemu-devel.nongnu.org>
List-Unsubscribe: <https://lists.nongnu.org/mailman/options/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=unsubscribe>
List-Archive: <https://lists.nongnu.org/archive/html/qemu-devel>
List-Post: <mailto:qemu-devel@nongnu.org>
List-Help: <mailto:qemu-devel-request@nongnu.org?subject=help>
List-Subscribe: <https://lists.nongnu.org/mailman/listinfo/qemu-devel>,
 <mailto:qemu-devel-request@nongnu.org?subject=subscribe>
Errors-To: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org
Sender: qemu-devel-bounces+lists+qemu-devel=lfdr.de@nongnu.org

On Mon, Dec 9, 2024 at 2:15=E2=80=AFPM CLEMENT MATHIEU--DRIF
<clement.mathieu--drif@eviden.com> wrote:
>
>
>
> On 09/12/2024 04:13, Jason Wang wrote:
> > Caution: External email. Do not open attachments or click links, unless=
 this email comes from a known sender and you know the content is safe.
> >
> >
> > On Wed, Dec 4, 2024 at 2:14=E2=80=AFPM CLEMENT MATHIEU--DRIF
> > <clement.mathieu--drif@eviden.com> wrote:
> >>
> >>
> >>
> >> On 04/12/2024 04:34, Jason Wang wrote:
> >>> Caution: External email. Do not open attachments or click links, unle=
ss this email comes from a known sender and you know the content is safe.
> >>>
> >>>
> >>> On Mon, Nov 11, 2024 at 4:39=E2=80=AFPM Zhenzhong Duan <zhenzhong.dua=
n@intel.com> wrote:
> >>>>
> >>>> Intel VT-d 3.0 introduces scalable mode, and it has a bunch of capab=
ilities
> >>>> related to scalable mode translation, thus there are multiple combin=
ations.
> >>>>
> >>>> This vIOMMU implementation wants to simplify it with a new property =
"x-flts".
> >>>> When enabled in scalable mode, first stage translation also known as=
 scalable
> >>>> modern mode is supported. When enabled in legacy mode, throw out err=
or.
> >>>>
> >>>> With scalable modern mode exposed to user, also accurate the pasid e=
ntry
> >>>> check in vtd_pe_type_check().
> >>>>
> >>>> Suggested-by: Jason Wang <jasowang@redhat.com>
> >>>> Signed-off-by: Yi Liu <yi.l.liu@intel.com>
> >>>> Signed-off-by: Yi Sun <yi.y.sun@linux.intel.com>
> >>>> Signed-off-by: Zhenzhong Duan <zhenzhong.duan@intel.com>
> >>>> ---
> >>>>    hw/i386/intel_iommu_internal.h |  2 ++
> >>>>    hw/i386/intel_iommu.c          | 28 +++++++++++++++++++---------
> >>>>    2 files changed, 21 insertions(+), 9 deletions(-)
> >>>>
> >>>> diff --git a/hw/i386/intel_iommu_internal.h b/hw/i386/intel_iommu_in=
ternal.h
> >>>> index 2c977aa7da..e8b211e8b0 100644
> >>>> --- a/hw/i386/intel_iommu_internal.h
> >>>> +++ b/hw/i386/intel_iommu_internal.h
> >>>> @@ -195,6 +195,7 @@
> >>>>    #define VTD_ECAP_PASID              (1ULL << 40)
> >>>>    #define VTD_ECAP_SMTS               (1ULL << 43)
> >>>>    #define VTD_ECAP_SLTS               (1ULL << 46)
> >>>> +#define VTD_ECAP_FLTS               (1ULL << 47)
> >>>>
> >>>>    /* CAP_REG */
> >>>>    /* (offset >> 4) << 24 */
> >>>> @@ -211,6 +212,7 @@
> >>>>    #define VTD_CAP_SLLPS               ((1ULL << 34) | (1ULL << 35))
> >>>>    #define VTD_CAP_DRAIN_WRITE         (1ULL << 54)
> >>>>    #define VTD_CAP_DRAIN_READ          (1ULL << 55)
> >>>> +#define VTD_CAP_FS1GP               (1ULL << 56)
> >>>>    #define VTD_CAP_DRAIN               (VTD_CAP_DRAIN_READ | VTD_CAP=
_DRAIN_WRITE)
> >>>>    #define VTD_CAP_CM                  (1ULL << 7)
> >>>>    #define VTD_PASID_ID_SHIFT          20
> >>>> diff --git a/hw/i386/intel_iommu.c b/hw/i386/intel_iommu.c
> >>>> index b921793c3a..a7a81aebee 100644
> >>>> --- a/hw/i386/intel_iommu.c
> >>>> +++ b/hw/i386/intel_iommu.c
> >>>> @@ -803,16 +803,18 @@ static inline bool vtd_is_fl_level_supported(I=
ntelIOMMUState *s, uint32_t level)
> >>>>    }
> >>>>
> >>>>    /* Return true if check passed, otherwise false */
> >>>> -static inline bool vtd_pe_type_check(X86IOMMUState *x86_iommu,
> >>>> -                                     VTDPASIDEntry *pe)
> >>>> +static inline bool vtd_pe_type_check(IntelIOMMUState *s, VTDPASIDEn=
try *pe)
> >>>>    {
> >>>>        switch (VTD_PE_GET_TYPE(pe)) {
> >>>> -    case VTD_SM_PASID_ENTRY_SLT:
> >>>> -        return true;
> >>>> -    case VTD_SM_PASID_ENTRY_PT:
> >>>> -        return x86_iommu->pt_supported;
> >>>>        case VTD_SM_PASID_ENTRY_FLT:
> >>>> +        return !!(s->ecap & VTD_ECAP_FLTS);
> >>>> +    case VTD_SM_PASID_ENTRY_SLT:
> >>>> +        return !!(s->ecap & VTD_ECAP_SLTS);
> >>>>        case VTD_SM_PASID_ENTRY_NESTED:
> >>>> +        /* Not support NESTED page table type yet */
> >>>> +        return false;
> >>>> +    case VTD_SM_PASID_ENTRY_PT:
> >>>> +        return !!(s->ecap & VTD_ECAP_PT);
> >>>>        default:
> >>>>            /* Unknown type */
> >>>>            return false;
> >>>> @@ -861,7 +863,6 @@ static int vtd_get_pe_in_pasid_leaf_table(IntelI=
OMMUState *s,
> >>>>        uint8_t pgtt;
> >>>>        uint32_t index;
> >>>>        dma_addr_t entry_size;
> >>>> -    X86IOMMUState *x86_iommu =3D X86_IOMMU_DEVICE(s);
> >>>>
> >>>>        index =3D VTD_PASID_TABLE_INDEX(pasid);
> >>>>        entry_size =3D VTD_PASID_ENTRY_SIZE;
> >>>> @@ -875,7 +876,7 @@ static int vtd_get_pe_in_pasid_leaf_table(IntelI=
OMMUState *s,
> >>>>        }
> >>>>
> >>>>        /* Do translation type check */
> >>>> -    if (!vtd_pe_type_check(x86_iommu, pe)) {
> >>>> +    if (!vtd_pe_type_check(s, pe)) {
> >>>>            return -VTD_FR_PASID_TABLE_ENTRY_INV;
> >>>>        }
> >>>>
> >>>> @@ -3827,6 +3828,7 @@ static Property vtd_properties[] =3D {
> >>>>                          VTD_HOST_ADDRESS_WIDTH),
> >>>>        DEFINE_PROP_BOOL("caching-mode", IntelIOMMUState, caching_mod=
e, FALSE),
> >>>>        DEFINE_PROP_BOOL("x-scalable-mode", IntelIOMMUState, scalable=
_mode, FALSE),
> >>>> +    DEFINE_PROP_BOOL("x-flts", IntelIOMMUState, scalable_modern, FA=
LSE),
> >>>>        DEFINE_PROP_BOOL("snoop-control", IntelIOMMUState, snoop_cont=
rol, false),
> >>>>        DEFINE_PROP_BOOL("x-pasid-mode", IntelIOMMUState, pasid, fals=
e),
> >>>>        DEFINE_PROP_BOOL("dma-drain", IntelIOMMUState, dma_drain, tru=
e),
> >>>> @@ -4558,7 +4560,10 @@ static void vtd_cap_init(IntelIOMMUState *s)
> >>>>        }
> >>>>
> >>>>        /* TODO: read cap/ecap from host to decide which cap to be ex=
posed. */
> >>>> -    if (s->scalable_mode) {
> >>>> +    if (s->scalable_modern) {
> >>>> +        s->ecap |=3D VTD_ECAP_SMTS | VTD_ECAP_FLTS;
> >>>> +        s->cap |=3D VTD_CAP_FS1GP;
> >>>> +    } else if (s->scalable_mode) {
> >>>>            s->ecap |=3D VTD_ECAP_SMTS | VTD_ECAP_SRS | VTD_ECAP_SLTS=
;
> >>>>        }
> >>>>
> >>>> @@ -4737,6 +4742,11 @@ static bool vtd_decide_config(IntelIOMMUState=
 *s, Error **errp)
> >>>>            }
> >>>>        }
> >>>>
> >>>> +    if (!s->scalable_mode && s->scalable_modern) {
> >>>> +        error_setg(errp, "Legacy mode: not support x-flts=3Don");
> >>>
> >>> This seems to be wired, should we say "scalable mode is needed for
> >>> scalable modern mode"?
> >>
> >> Hi Jason,
> >>
> >> We agreed to use the following sentence: "x-flts is only available in
> >> scalable mode"
> >>
> >> Does it look goot to you?
> >
> > Better but if we add more features to the scalable modern, we need to
> > change the error message here.
>
> Hi Jason
>
> Maybe the weirdness comes from the fact that x-flts on the command line
> is mapped to scalable_modern in the code?

Yes, actually the code checks if scalable mode is enabled if scalable
modern is enabled. But this is inconsistent with the error message
(though x-flts was implied there probably).

Thanks


>
> Thanks
>  >cmd
>
> >
> > Thanks
> >
> >>
> >> Thanks
> >> cmd
> >>
> >>>
> >>>> +        return false;
> >>>> +    }
> >>>> +
> >>>>        if (!s->scalable_modern && s->aw_bits !=3D VTD_HOST_AW_39BIT =
&&
> >>>>            s->aw_bits !=3D VTD_HOST_AW_48BIT) {
> >>>>            error_setg(errp, "%s mode: supported values for aw-bits a=
re: %d, %d",
> >>>> --
> >>>> 2.34.1
> >>>>
> >>>
> >>> Thanks
> >>>
> >


