INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (lin64) Build 6140274 Wed May 21 22:58:25 MDT 2025
| Date         : Mon Sep 22 12:25:40 2025
| Host         : shp running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : bisection
| Device       : 7k160t-fbg484
| Speed File   : -2  PRODUCTION 1.12 2017-02-17
| Design State : Physopt postRoute
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.284ns  (required time - arrival time)
  Source:                 addf2/ip/roundingAdder/X_1_d1_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            buffer2/dataReg_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk rise@10.000ns - clk rise@0.000ns)
  Data Path Delay:        9.964ns  (logic 2.388ns (23.967%)  route 7.576ns (76.033%))
  Logic Levels:           34  (CARRY4=13 LUT4=2 LUT5=2 LUT6=17)
  Clock Path Skew:        -0.084ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.268ns = ( 11.268 - 10.000 ) 
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.087ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=3046, unset)         1.439     1.439    addf2/ip/roundingAdder/clk
    SLICE_X15Y74         FDRE                                         r  addf2/ip/roundingAdder/X_1_d1_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y74         FDRE (Prop_fdre_C_Q)         0.204     1.643 r  addf2/ip/roundingAdder/X_1_d1_reg[3]/Q
                         net (fo=2, routed)           0.372     2.015    addf2/ip/roundingAdder/X_1_d1_reg_n_0_[3]
    SLICE_X14Y74         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.306     2.321 r  addf2/ip/roundingAdder/outs_reg[2]_i_2/CO[3]
                         net (fo=1, routed)           0.007     2.328    addf2/ip/roundingAdder/outs_reg[2]_i_2_n_0
    SLICE_X14Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.382 r  addf2/ip/roundingAdder/outs_reg[6]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.382    addf2/ip/roundingAdder/outs_reg[6]_i_2_n_0
    SLICE_X14Y76         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.436 r  addf2/ip/roundingAdder/outs_reg[10]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.436    addf2/ip/roundingAdder/outs_reg[10]_i_2_n_0
    SLICE_X14Y77         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.490 r  addf2/ip/roundingAdder/outs_reg[14]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.490    addf2/ip/roundingAdder/outs_reg[14]_i_2_n_0
    SLICE_X14Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.544 r  addf2/ip/roundingAdder/outs_reg[18]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.544    addf2/ip/roundingAdder/outs_reg[18]_i_2_n_0
    SLICE_X14Y79         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.598 r  addf2/ip/roundingAdder/outs_reg[22]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.598    addf2/ip/roundingAdder/outs_reg[22]_i_2_n_0
    SLICE_X14Y80         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.652 r  addf2/ip/roundingAdder/outs_reg[26]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.652    addf2/ip/roundingAdder/outs_reg[26]_i_2_n_0
    SLICE_X14Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.054     2.706 r  addf2/ip/roundingAdder/outs_reg[30]_i_2/CO[3]
                         net (fo=1, routed)           0.000     2.706    addf2/ip/roundingAdder/outs_reg[30]_i_2_n_0
    SLICE_X14Y82         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.108     2.814 f  addf2/ip/roundingAdder/outs_reg[30]_i_3__0/O[0]
                         net (fo=3, routed)           0.359     3.172    addf2/ip/roundingAdder/RoundedExpFrac[32]
    SLICE_X15Y82         LUT6 (Prop_lut6_I4_O)        0.123     3.295 f  addf2/ip/roundingAdder/outs[30]_i_4/O
                         net (fo=11, routed)          0.324     3.619    addf2/ip/roundingAdder/outs[30]_i_4_n_0
    SLICE_X15Y84         LUT6 (Prop_lut6_I4_O)        0.043     3.662 f  addf2/ip/roundingAdder/ltOp_carry_i_20/O
                         net (fo=1, routed)           0.418     4.080    addf2/ip/roundingAdder/ltOp_carry_i_20_n_0
    SLICE_X13Y82         LUT5 (Prop_lut5_I4_O)        0.043     4.123 f  addf2/ip/roundingAdder/ltOp_carry_i_18/O
                         net (fo=4, routed)           0.117     4.240    addf2/ip/roundingAdder/ltOp_carry_i_18_n_0
    SLICE_X13Y82         LUT4 (Prop_lut4_I3_O)        0.043     4.283 r  addf2/ip/roundingAdder/ltOp_carry_i_16__0/O
                         net (fo=22, routed)          0.337     4.620    addf2/ip/roundingAdder/excRt_d8_reg[0]
    SLICE_X13Y80         LUT6 (Prop_lut6_I1_O)        0.043     4.663 r  addf2/ip/roundingAdder/ltOp_carry_i_14/O
                         net (fo=2, routed)           0.292     4.955    buffer9/control/ltOp_carry_0
    SLICE_X10Y79         LUT6 (Prop_lut6_I3_O)        0.043     4.998 r  buffer9/control/ltOp_carry_i_3/O
                         net (fo=1, routed)           0.289     5.287    cmpf0/operator/operator/ExpFracCmp/DI[1]
    SLICE_X9Y79          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.250     5.537 r  cmpf0/operator/operator/ExpFracCmp/ltOp_carry/CO[3]
                         net (fo=1, routed)           0.000     5.537    cmpf0/operator/operator/ExpFracCmp/ltOp_carry_n_0
    SLICE_X9Y80          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.590 r  cmpf0/operator/operator/ExpFracCmp/ltOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     5.590    cmpf0/operator/operator/ExpFracCmp/ltOp_carry__0_n_0
    SLICE_X9Y81          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.643 r  cmpf0/operator/operator/ExpFracCmp/ltOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     5.643    cmpf0/operator/operator/ExpFracCmp/ltOp_carry__1_n_0
    SLICE_X9Y82          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.053     5.696 r  cmpf0/operator/operator/ExpFracCmp/ltOp_carry__2/CO[3]
                         net (fo=3, routed)           0.458     6.153    addf2/ip/roundingAdder/CO[0]
    SLICE_X7Y82          LUT6 (Prop_lut6_I4_O)        0.043     6.196 f  addf2/ip/roundingAdder/reg_out0_i_4/O
                         net (fo=1, routed)           0.189     6.385    buffer9/control/reg_out1_i_3__1
    SLICE_X6Y81          LUT6 (Prop_lut6_I5_O)        0.043     6.428 r  buffer9/control/reg_out0_i_3/O
                         net (fo=3, routed)           0.285     6.713    fork14/control/generateBlocks[1].regblock/buffer14_outs
    SLICE_X6Y78          LUT6 (Prop_lut6_I2_O)        0.043     6.756 f  fork14/control/generateBlocks[1].regblock/reg_out0_i_2__0/O
                         net (fo=4, routed)           0.246     7.001    mulf3/one_slot_break_dv/fork14_outs_1_valid
    SLICE_X5Y78          LUT6 (Prop_lut6_I4_O)        0.043     7.044 f  mulf3/one_slot_break_dv/fullReg_i_5/O
                         net (fo=4, routed)           0.122     7.166    control_merge0/fork_valid/generateBlocks[1].regblock/select0_result_valid
    SLICE_X5Y78          LUT6 (Prop_lut6_I1_O)        0.043     7.209 f  control_merge0/fork_valid/generateBlocks[1].regblock/outputValid_i_6/O
                         net (fo=5, routed)           0.584     7.793    fork18/control/generateBlocks[1].regblock/condition_ready0_alias
    SLICE_X9Y77          LUT6 (Prop_lut6_I3_O)        0.043     7.836 f  fork18/control/generateBlocks[1].regblock/Cin_1_d1_i_1__5_comp/O
                         net (fo=156, routed)         0.210     8.047    mulf3/one_slot_break_dv/one_slot_break_dv_ready_26
    SLICE_X10Y77         LUT6 (Prop_lut6_I0_O)        0.043     8.090 f  mulf3/one_slot_break_dv/transmitValue_i_3__7/O
                         net (fo=4, routed)           0.112     8.202    addf2/one_slot_break_dv/transmitValue_reg_0
    SLICE_X10Y77         LUT4 (Prop_lut4_I3_O)        0.043     8.245 r  addf2/one_slot_break_dv/Cin_1_d1_i_4__4/O
                         net (fo=3, routed)           0.541     8.785    fork12/control/generateBlocks[4].regblock/transmitValue_reg_1[1]
    SLICE_X11Y76         LUT6 (Prop_lut6_I3_O)        0.043     8.828 r  fork12/control/generateBlocks[4].regblock/transmitValue_i_2__5/O
                         net (fo=3, routed)           0.156     8.984    fork9/control/generateBlocks[1].regblock/anyBlockStop
    SLICE_X11Y76         LUT5 (Prop_lut5_I0_O)        0.043     9.027 f  fork9/control/generateBlocks[1].regblock/outputValid_i_3__1/O
                         net (fo=5, routed)           0.297     9.324    buffer9/control/outs_reg[31]_0
    SLICE_X12Y76         LUT6 (Prop_lut6_I1_O)        0.043     9.367 r  buffer9/control/transmitValue_i_2__1/O
                         net (fo=3, routed)           0.357     9.724    fork8/control/generateBlocks[7].regblock/Cin_1_d1_reg_2[0]
    SLICE_X13Y77         LUT6 (Prop_lut6_I5_O)        0.043     9.767 r  fork8/control/generateBlocks[7].regblock/Cin_1_d1_i_4__2/O
                         net (fo=2, routed)           0.263    10.030    addf2/one_slot_break_dv/Cin_1_d1_reg_0
    SLICE_X16Y77         LUT6 (Prop_lut6_I3_O)        0.043    10.073 f  addf2/one_slot_break_dv/Cin_1_d1_i_1__6/O
                         net (fo=410, routed)         0.272    10.345    fork6/control/generateBlocks[1].regblock/Mint
    SLICE_X17Y77         LUT6 (Prop_lut6_I4_O)        0.043    10.388 f  fork6/control/generateBlocks[1].regblock/Cin_1_d1_i_1__1_comp/O
                         net (fo=376, routed)         0.660    11.048    control_merge0/one_slot_break_r/control/one_slot_break_dv_ready_25
    SLICE_X29Y77         LUT6 (Prop_lut6_I4_O)        0.043    11.091 r  control_merge0/one_slot_break_r/control/dataReg[31]_i_1__0_comp/O
                         net (fo=32, routed)          0.312    11.403    buffer2/E[0]
    SLICE_X31Y79         FDRE                                         r  buffer2/dataReg_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)       10.000    10.000 r  
                                                      0.000    10.000 r  clk (IN)
                         net (fo=3046, unset)         1.268    11.268    buffer2/clk
    SLICE_X31Y79         FDRE                                         r  buffer2/dataReg_reg[0]/C
                         clock pessimism              0.087    11.355    
                         clock uncertainty           -0.035    11.320    
    SLICE_X31Y79         FDRE (Setup_fdre_C_CE)      -0.201    11.119    buffer2/dataReg_reg[0]
  -------------------------------------------------------------------
                         required time                         11.119    
                         arrival time                         -11.403    
  -------------------------------------------------------------------
                         slack                                 -0.284    




