
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)


-- Executing script file `out.ys' --

1. Executing Verilog-2005 frontend: /home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v
Parsing SystemVerilog input from `/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v' to AST representation.
Generating RTLIL representation for module `\conv'.
Generating RTLIL representation for module `\ram'.
Generating RTLIL representation for module `\matmul_4x4_systolic'.
/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1952: Warning: Identifier `\row_latch_en' is implicitly declared.
Generating RTLIL representation for module `\output_logic'.
Generating RTLIL representation for module `\systolic_data_setup'.
Generating RTLIL representation for module `\systolic_pe_matrix'.
Generating RTLIL representation for module `\processing_element'.
Generating RTLIL representation for module `\seq_mac'.
Generating RTLIL representation for module `\qmult'.
Generating RTLIL representation for module `\qadd'.
Successfully finished Verilog frontend.

2. Executing HIERARCHY pass (managing design hierarchy).

2.1. Finding top of design hierarchy..
root of   0 design levels: qadd                
root of   0 design levels: qmult               
root of   1 design levels: seq_mac             
root of   2 design levels: processing_element  
root of   3 design levels: systolic_pe_matrix  
root of   0 design levels: systolic_data_setup 
root of   0 design levels: output_logic        
root of   4 design levels: matmul_4x4_systolic 
root of   0 design levels: ram                 
root of   5 design levels: conv                
Automatically selected conv as design top module.

2.2. Analyzing design hierarchy..
Top module:  \conv
Used module:     \matmul_4x4_systolic
Used module:         \systolic_pe_matrix
Used module:             \processing_element
Used module:                 \seq_mac
Used module:                     \qadd
Used module:                     \qmult
Used module:         \output_logic
Used module:         \systolic_data_setup
Used module:     \ram

2.3. Analyzing design hierarchy..
Top module:  \conv
Used module:     \matmul_4x4_systolic
Used module:         \systolic_pe_matrix
Used module:             \processing_element
Used module:                 \seq_mac
Used module:                     \qadd
Used module:                     \qmult
Used module:         \output_logic
Used module:         \systolic_data_setup
Used module:     \ram
Removed 0 unused modules.

3. Executing PROC pass (convert processes to netlists).

3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2810$406 in module seq_mac.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2784$399 in module seq_mac.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2767$394 in module seq_mac.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2755$393 in module seq_mac.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2622$388 in module processing_element.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2394$355 in module systolic_data_setup.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2357$325 in module systolic_data_setup.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2338$310 in module systolic_data_setup.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2309$302 in module systolic_data_setup.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2272$272 in module systolic_data_setup.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2252$257 in module systolic_data_setup.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2124$246 in module output_logic.
Marked 3 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1792$213 in module matmul_4x4_systolic.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1633$164 in module ram.
Marked 4 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1623$127 in module ram.
Marked 2 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31 in module conv.
Marked 1 switch rules as full_case in process $proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:460$7 in module conv.
Removed a total of 0 dead cases.

3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 20 redundant assignments.
Promoted 77 assignments to connections.

3.4. Executing PROC_INIT pass (extract init attributes).

3.5. Executing PROC_ARST pass (detect async resets in processes).

3.6. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\seq_mac.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2810$406'.
     1/1: $0\out[15:0]
Creating decoders for process `\seq_mac.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2784$399'.
     1/1: $0\add_out_reg[31:0]
Creating decoders for process `\seq_mac.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2767$394'.
     1/1: $0\mul_out_reg[31:0]
Creating decoders for process `\seq_mac.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2755$393'.
     1/2: $0\b_flopped[15:0]
     2/2: $0\a_flopped[15:0]
Creating decoders for process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2622$388'.
     1/2: $0\out_b[15:0]
     2/2: $0\out_a[15:0]
Creating decoders for process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2394$355'.
     1/6: $0\b3_data_delayed_3_temp[15:0]
     2/6: $0\b3_data_delayed_2_temp[15:0]
     3/6: $0\b3_data_delayed_1_temp[15:0]
     4/6: $0\b2_data_delayed_2_temp[15:0]
     5/6: $0\b2_data_delayed_1_temp[15:0]
     6/6: $0\b1_data_delayed_1_temp[15:0]
Creating decoders for process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2357$325'.
     1/1: $0\b_mem_access_counter[7:0]
Creating decoders for process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2338$310'.
     1/2: $0\b_mem_access[0:0]
     2/2: $0\b_addr[9:0]
Creating decoders for process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2309$302'.
     1/6: $0\a3_data_delayed_3_temp[15:0]
     2/6: $0\a3_data_delayed_2_temp[15:0]
     3/6: $0\a3_data_delayed_1_temp[15:0]
     4/6: $0\a2_data_delayed_2_temp[15:0]
     5/6: $0\a2_data_delayed_1_temp[15:0]
     6/6: $0\a1_data_delayed_1_temp[15:0]
Creating decoders for process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2272$272'.
     1/1: $0\a_mem_access_counter[7:0]
Creating decoders for process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2252$257'.
     1/2: $0\a_mem_access[0:0]
     2/2: $0\a_addr[9:0]
Creating decoders for process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2124$246'.
     1/8: $0\c_data_out_3[63:0]
     2/8: $0\c_data_out_2[63:0]
     3/8: $0\c_data_out_1[63:0]
     4/8: $0\counter[31:0]
     5/8: $0\start_capturing_c_data[0:0]
     6/8: $0\c_data_available[0:0]
     7/8: $0\c_addr[9:0]
     8/8: $0\c_data_out[63:0]
Creating decoders for process `\matmul_4x4_systolic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1792$213'.
     1/2: $0\clk_cnt[7:0]
     2/2: $0\done_mat_mul[0:0]
Creating decoders for process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1633$164'.
     1/12: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1636$126_EN[15:0]$191
     2/12: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1636$126_DATA[15:0]$190
     3/12: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1636$126_ADDR[31:0]$189
     4/12: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1636$125_EN[15:0]$187
     5/12: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1636$125_DATA[15:0]$186
     6/12: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1636$125_ADDR[31:0]$185
     7/12: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1636$124_EN[15:0]$183
     8/12: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1636$124_DATA[15:0]$182
     9/12: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1636$124_ADDR[31:0]$181
    10/12: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1636$123_EN[15:0]$179
    11/12: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1636$123_DATA[15:0]$178
    12/12: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1636$123_ADDR[31:0]$177
Creating decoders for process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1623$127'.
     1/12: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1626$122_EN[15:0]$154
     2/12: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1626$122_DATA[15:0]$153
     3/12: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1626$122_ADDR[31:0]$152
     4/12: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1626$121_EN[15:0]$150
     5/12: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1626$121_DATA[15:0]$149
     6/12: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1626$121_ADDR[31:0]$148
     7/12: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1626$120_EN[15:0]$146
     8/12: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1626$120_DATA[15:0]$145
     9/12: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1626$120_ADDR[31:0]$144
    10/12: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1626$119_EN[15:0]$142
    11/12: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1626$119_DATA[15:0]$141
    12/12: $1$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1626$119_ADDR[31:0]$140
Creating decoders for process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31'.
     1/88: $0\vertical_count[4:0]
     2/88: $0\state[4:0]
     3/88: $0\count[3:0]
     4/88: $0\slice_6_op[1:0]
     5/88: $0\slice_5_op[1:0]
     6/88: $0\slice_4_op[1:0]
     7/88: $0\slice_3_op[1:0]
     8/88: $0\slice_2_op[1:0]
     9/88: $0\slice_1_op[1:0]
    10/88: $0\slice_0_op[1:0]
    11/88: $0\validity_mask_b_6_cols[3:0]
    12/88: $0\validity_mask_b_6_rows[3:0]
    13/88: $0\validity_mask_a_6_cols[3:0]
    14/88: $0\validity_mask_a_6_rows[3:0]
    15/88: $0\address_stride_c_6[15:0]
    16/88: $0\address_stride_b_6[15:0]
    17/88: $0\address_stride_a_6[15:0]
    18/88: $0\address_mat_c_6[9:0]
    19/88: $0\address_mat_b_6[9:0]
    20/88: $0\address_mat_a_6[9:0]
    21/88: $0\start_mat_mul_6[0:0]
    22/88: $0\validity_mask_b_5_cols[3:0]
    23/88: $0\validity_mask_b_5_rows[3:0]
    24/88: $0\validity_mask_a_5_cols[3:0]
    25/88: $0\validity_mask_a_5_rows[3:0]
    26/88: $0\address_stride_c_5[15:0]
    27/88: $0\address_stride_b_5[15:0]
    28/88: $0\address_stride_a_5[15:0]
    29/88: $0\address_mat_c_5[9:0]
    30/88: $0\address_mat_b_5[9:0]
    31/88: $0\address_mat_a_5[9:0]
    32/88: $0\start_mat_mul_5[0:0]
    33/88: $0\validity_mask_b_4_cols[3:0]
    34/88: $0\validity_mask_b_4_rows[3:0]
    35/88: $0\validity_mask_a_4_cols[3:0]
    36/88: $0\validity_mask_a_4_rows[3:0]
    37/88: $0\address_stride_c_4[15:0]
    38/88: $0\address_stride_b_4[15:0]
    39/88: $0\address_stride_a_4[15:0]
    40/88: $0\address_mat_c_4[9:0]
    41/88: $0\address_mat_b_4[9:0]
    42/88: $0\address_mat_a_4[9:0]
    43/88: $0\start_mat_mul_4[0:0]
    44/88: $0\validity_mask_b_3_cols[3:0]
    45/88: $0\validity_mask_b_3_rows[3:0]
    46/88: $0\validity_mask_a_3_cols[3:0]
    47/88: $0\validity_mask_a_3_rows[3:0]
    48/88: $0\address_stride_c_3[15:0]
    49/88: $0\address_stride_b_3[15:0]
    50/88: $0\address_stride_a_3[15:0]
    51/88: $0\address_mat_c_3[9:0]
    52/88: $0\address_mat_b_3[9:0]
    53/88: $0\address_mat_a_3[9:0]
    54/88: $0\start_mat_mul_3[0:0]
    55/88: $0\validity_mask_b_2_cols[3:0]
    56/88: $0\validity_mask_b_2_rows[3:0]
    57/88: $0\validity_mask_a_2_cols[3:0]
    58/88: $0\validity_mask_a_2_rows[3:0]
    59/88: $0\address_stride_c_2[15:0]
    60/88: $0\address_stride_b_2[15:0]
    61/88: $0\address_stride_a_2[15:0]
    62/88: $0\address_mat_c_2[9:0]
    63/88: $0\address_mat_b_2[9:0]
    64/88: $0\address_mat_a_2[9:0]
    65/88: $0\start_mat_mul_2[0:0]
    66/88: $0\validity_mask_b_1_cols[3:0]
    67/88: $0\validity_mask_b_1_rows[3:0]
    68/88: $0\validity_mask_a_1_cols[3:0]
    69/88: $0\validity_mask_a_1_rows[3:0]
    70/88: $0\address_stride_c_1[15:0]
    71/88: $0\address_stride_b_1[15:0]
    72/88: $0\address_stride_a_1[15:0]
    73/88: $0\address_mat_c_1[9:0]
    74/88: $0\address_mat_b_1[9:0]
    75/88: $0\address_mat_a_1[9:0]
    76/88: $0\start_mat_mul_1[0:0]
    77/88: $0\validity_mask_b_0_cols[3:0]
    78/88: $0\validity_mask_b_0_rows[3:0]
    79/88: $0\validity_mask_a_0_cols[3:0]
    80/88: $0\validity_mask_a_0_rows[3:0]
    81/88: $0\address_stride_c_0[15:0]
    82/88: $0\address_stride_b_0[15:0]
    83/88: $0\address_stride_a_0[15:0]
    84/88: $0\address_mat_c_0[9:0]
    85/88: $0\address_mat_b_0[9:0]
    86/88: $0\address_mat_a_0[9:0]
    87/88: $0\start_mat_mul_0[0:0]
    88/88: $0\done[0:0]
Creating decoders for process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:460$7'.
     1/43: $1\bram_rdata_ext[63:0]
     2/43: $1\bram_we_a_0_ext[3:0]
     3/43: $1\bram_wdata_a_0_ext[63:0]
     4/43: $1\bram_addr_a_0_ext[9:0]
     5/43: $1\bram_we_b_6_ext[3:0]
     6/43: $1\bram_wdata_b_6_ext[63:0]
     7/43: $1\bram_addr_b_6_ext[9:0]
     8/43: $1\bram_we_a_6_ext[3:0]
     9/43: $1\bram_wdata_a_6_ext[63:0]
    10/43: $1\bram_addr_a_6_ext[9:0]
    11/43: $1\bram_we_b_5_ext[3:0]
    12/43: $1\bram_wdata_b_5_ext[63:0]
    13/43: $1\bram_addr_b_5_ext[9:0]
    14/43: $1\bram_we_a_5_ext[3:0]
    15/43: $1\bram_wdata_a_5_ext[63:0]
    16/43: $1\bram_addr_a_5_ext[9:0]
    17/43: $1\bram_we_b_4_ext[3:0]
    18/43: $1\bram_wdata_b_4_ext[63:0]
    19/43: $1\bram_addr_b_4_ext[9:0]
    20/43: $1\bram_we_a_4_ext[3:0]
    21/43: $1\bram_wdata_a_4_ext[63:0]
    22/43: $1\bram_addr_a_4_ext[9:0]
    23/43: $1\bram_we_b_3_ext[3:0]
    24/43: $1\bram_wdata_b_3_ext[63:0]
    25/43: $1\bram_addr_b_3_ext[9:0]
    26/43: $1\bram_we_a_3_ext[3:0]
    27/43: $1\bram_wdata_a_3_ext[63:0]
    28/43: $1\bram_addr_a_3_ext[9:0]
    29/43: $1\bram_we_b_2_ext[3:0]
    30/43: $1\bram_wdata_b_2_ext[63:0]
    31/43: $1\bram_addr_b_2_ext[9:0]
    32/43: $1\bram_we_a_2_ext[3:0]
    33/43: $1\bram_wdata_a_2_ext[63:0]
    34/43: $1\bram_addr_a_2_ext[9:0]
    35/43: $1\bram_we_b_1_ext[3:0]
    36/43: $1\bram_wdata_b_1_ext[63:0]
    37/43: $1\bram_addr_b_1_ext[9:0]
    38/43: $1\bram_we_a_1_ext[3:0]
    39/43: $1\bram_wdata_a_1_ext[63:0]
    40/43: $1\bram_addr_a_1_ext[9:0]
    41/43: $1\bram_we_b_0_ext[3:0]
    42/43: $1\bram_wdata_b_0_ext[63:0]
    43/43: $1\bram_addr_b_0_ext[9:0]

3.7. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\conv.\bram_rdata_ext' from process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:460$7'.
Latch inferred for signal `\conv.\bram_addr_a_0_ext' from process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:460$7': $auto$proc_dlatch.cc:427:proc_dlatch$2222
Latch inferred for signal `\conv.\bram_wdata_a_0_ext' from process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:460$7': $auto$proc_dlatch.cc:427:proc_dlatch$2233
Latch inferred for signal `\conv.\bram_we_a_0_ext' from process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:460$7': $auto$proc_dlatch.cc:427:proc_dlatch$2244
Latch inferred for signal `\conv.\bram_addr_b_0_ext' from process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:460$7': $auto$proc_dlatch.cc:427:proc_dlatch$2255
Latch inferred for signal `\conv.\bram_wdata_b_0_ext' from process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:460$7': $auto$proc_dlatch.cc:427:proc_dlatch$2266
Latch inferred for signal `\conv.\bram_we_b_0_ext' from process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:460$7': $auto$proc_dlatch.cc:427:proc_dlatch$2277
Latch inferred for signal `\conv.\bram_addr_a_1_ext' from process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:460$7': $auto$proc_dlatch.cc:427:proc_dlatch$2288
Latch inferred for signal `\conv.\bram_wdata_a_1_ext' from process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:460$7': $auto$proc_dlatch.cc:427:proc_dlatch$2299
Latch inferred for signal `\conv.\bram_we_a_1_ext' from process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:460$7': $auto$proc_dlatch.cc:427:proc_dlatch$2310
Latch inferred for signal `\conv.\bram_addr_b_1_ext' from process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:460$7': $auto$proc_dlatch.cc:427:proc_dlatch$2321
Latch inferred for signal `\conv.\bram_wdata_b_1_ext' from process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:460$7': $auto$proc_dlatch.cc:427:proc_dlatch$2332
Latch inferred for signal `\conv.\bram_we_b_1_ext' from process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:460$7': $auto$proc_dlatch.cc:427:proc_dlatch$2343
Latch inferred for signal `\conv.\bram_addr_a_2_ext' from process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:460$7': $auto$proc_dlatch.cc:427:proc_dlatch$2354
Latch inferred for signal `\conv.\bram_wdata_a_2_ext' from process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:460$7': $auto$proc_dlatch.cc:427:proc_dlatch$2365
Latch inferred for signal `\conv.\bram_we_a_2_ext' from process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:460$7': $auto$proc_dlatch.cc:427:proc_dlatch$2376
Latch inferred for signal `\conv.\bram_addr_b_2_ext' from process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:460$7': $auto$proc_dlatch.cc:427:proc_dlatch$2387
Latch inferred for signal `\conv.\bram_wdata_b_2_ext' from process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:460$7': $auto$proc_dlatch.cc:427:proc_dlatch$2398
Latch inferred for signal `\conv.\bram_we_b_2_ext' from process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:460$7': $auto$proc_dlatch.cc:427:proc_dlatch$2409
Latch inferred for signal `\conv.\bram_addr_a_3_ext' from process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:460$7': $auto$proc_dlatch.cc:427:proc_dlatch$2420
Latch inferred for signal `\conv.\bram_wdata_a_3_ext' from process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:460$7': $auto$proc_dlatch.cc:427:proc_dlatch$2431
Latch inferred for signal `\conv.\bram_we_a_3_ext' from process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:460$7': $auto$proc_dlatch.cc:427:proc_dlatch$2442
Latch inferred for signal `\conv.\bram_addr_b_3_ext' from process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:460$7': $auto$proc_dlatch.cc:427:proc_dlatch$2453
Latch inferred for signal `\conv.\bram_wdata_b_3_ext' from process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:460$7': $auto$proc_dlatch.cc:427:proc_dlatch$2464
Latch inferred for signal `\conv.\bram_we_b_3_ext' from process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:460$7': $auto$proc_dlatch.cc:427:proc_dlatch$2475
Latch inferred for signal `\conv.\bram_addr_a_4_ext' from process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:460$7': $auto$proc_dlatch.cc:427:proc_dlatch$2486
Latch inferred for signal `\conv.\bram_wdata_a_4_ext' from process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:460$7': $auto$proc_dlatch.cc:427:proc_dlatch$2497
Latch inferred for signal `\conv.\bram_we_a_4_ext' from process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:460$7': $auto$proc_dlatch.cc:427:proc_dlatch$2508
Latch inferred for signal `\conv.\bram_addr_b_4_ext' from process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:460$7': $auto$proc_dlatch.cc:427:proc_dlatch$2519
Latch inferred for signal `\conv.\bram_wdata_b_4_ext' from process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:460$7': $auto$proc_dlatch.cc:427:proc_dlatch$2530
Latch inferred for signal `\conv.\bram_we_b_4_ext' from process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:460$7': $auto$proc_dlatch.cc:427:proc_dlatch$2541
Latch inferred for signal `\conv.\bram_addr_a_5_ext' from process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:460$7': $auto$proc_dlatch.cc:427:proc_dlatch$2552
Latch inferred for signal `\conv.\bram_wdata_a_5_ext' from process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:460$7': $auto$proc_dlatch.cc:427:proc_dlatch$2563
Latch inferred for signal `\conv.\bram_we_a_5_ext' from process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:460$7': $auto$proc_dlatch.cc:427:proc_dlatch$2574
Latch inferred for signal `\conv.\bram_addr_b_5_ext' from process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:460$7': $auto$proc_dlatch.cc:427:proc_dlatch$2585
Latch inferred for signal `\conv.\bram_wdata_b_5_ext' from process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:460$7': $auto$proc_dlatch.cc:427:proc_dlatch$2596
Latch inferred for signal `\conv.\bram_we_b_5_ext' from process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:460$7': $auto$proc_dlatch.cc:427:proc_dlatch$2607
Latch inferred for signal `\conv.\bram_addr_a_6_ext' from process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:460$7': $auto$proc_dlatch.cc:427:proc_dlatch$2618
Latch inferred for signal `\conv.\bram_wdata_a_6_ext' from process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:460$7': $auto$proc_dlatch.cc:427:proc_dlatch$2629
Latch inferred for signal `\conv.\bram_we_a_6_ext' from process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:460$7': $auto$proc_dlatch.cc:427:proc_dlatch$2640
Latch inferred for signal `\conv.\bram_addr_b_6_ext' from process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:460$7': $auto$proc_dlatch.cc:427:proc_dlatch$2651
Latch inferred for signal `\conv.\bram_wdata_b_6_ext' from process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:460$7': $auto$proc_dlatch.cc:427:proc_dlatch$2662
Latch inferred for signal `\conv.\bram_we_b_6_ext' from process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:460$7': $auto$proc_dlatch.cc:427:proc_dlatch$2673

3.8. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\seq_mac.\out' using process `\seq_mac.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2810$406'.
  created $dff cell `$procdff$2674' with positive edge clock.
Creating register for signal `\seq_mac.\add_out_reg' using process `\seq_mac.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2784$399'.
  created $dff cell `$procdff$2675' with positive edge clock.
Creating register for signal `\seq_mac.\mul_out_reg' using process `\seq_mac.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2767$394'.
  created $dff cell `$procdff$2676' with positive edge clock.
Creating register for signal `\seq_mac.\a_flopped' using process `\seq_mac.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2755$393'.
  created $dff cell `$procdff$2677' with positive edge clock.
Creating register for signal `\seq_mac.\b_flopped' using process `\seq_mac.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2755$393'.
  created $dff cell `$procdff$2678' with positive edge clock.
Creating register for signal `\processing_element.\out_a' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2622$388'.
  created $dff cell `$procdff$2679' with positive edge clock.
Creating register for signal `\processing_element.\out_b' using process `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2622$388'.
  created $dff cell `$procdff$2680' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b1_data_delayed_1_temp' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2394$355'.
  created $dff cell `$procdff$2681' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b2_data_delayed_1_temp' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2394$355'.
  created $dff cell `$procdff$2682' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b2_data_delayed_2_temp' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2394$355'.
  created $dff cell `$procdff$2683' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b3_data_delayed_1_temp' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2394$355'.
  created $dff cell `$procdff$2684' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b3_data_delayed_2_temp' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2394$355'.
  created $dff cell `$procdff$2685' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b3_data_delayed_3_temp' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2394$355'.
  created $dff cell `$procdff$2686' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b_mem_access_counter' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2357$325'.
  created $dff cell `$procdff$2687' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b_addr' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2338$310'.
  created $dff cell `$procdff$2688' with positive edge clock.
Creating register for signal `\systolic_data_setup.\b_mem_access' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2338$310'.
  created $dff cell `$procdff$2689' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a1_data_delayed_1_temp' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2309$302'.
  created $dff cell `$procdff$2690' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a2_data_delayed_1_temp' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2309$302'.
  created $dff cell `$procdff$2691' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a2_data_delayed_2_temp' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2309$302'.
  created $dff cell `$procdff$2692' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a3_data_delayed_1_temp' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2309$302'.
  created $dff cell `$procdff$2693' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a3_data_delayed_2_temp' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2309$302'.
  created $dff cell `$procdff$2694' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a3_data_delayed_3_temp' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2309$302'.
  created $dff cell `$procdff$2695' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a_mem_access_counter' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2272$272'.
  created $dff cell `$procdff$2696' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a_addr' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2252$257'.
  created $dff cell `$procdff$2697' with positive edge clock.
Creating register for signal `\systolic_data_setup.\a_mem_access' using process `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2252$257'.
  created $dff cell `$procdff$2698' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2124$246'.
  created $dff cell `$procdff$2699' with positive edge clock.
Creating register for signal `\output_logic.\c_addr' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2124$246'.
  created $dff cell `$procdff$2700' with positive edge clock.
Creating register for signal `\output_logic.\c_data_available' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2124$246'.
  created $dff cell `$procdff$2701' with positive edge clock.
Creating register for signal `\output_logic.\start_capturing_c_data' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2124$246'.
  created $dff cell `$procdff$2702' with positive edge clock.
Creating register for signal `\output_logic.\counter' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2124$246'.
  created $dff cell `$procdff$2703' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out_1' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2124$246'.
  created $dff cell `$procdff$2704' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out_2' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2124$246'.
  created $dff cell `$procdff$2705' with positive edge clock.
Creating register for signal `\output_logic.\c_data_out_3' using process `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2124$246'.
  created $dff cell `$procdff$2706' with positive edge clock.
Creating register for signal `\matmul_4x4_systolic.\done_mat_mul' using process `\matmul_4x4_systolic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1792$213'.
  created $dff cell `$procdff$2707' with positive edge clock.
Creating register for signal `\matmul_4x4_systolic.\clk_cnt' using process `\matmul_4x4_systolic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1792$213'.
  created $dff cell `$procdff$2708' with positive edge clock.
Creating register for signal `\ram.\q1' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1633$164'.
  created $dff cell `$procdff$2709' with positive edge clock.
Creating register for signal `\ram.\i' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1633$164'.
  created $dff cell `$procdff$2710' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1636$123_ADDR' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1633$164'.
  created $dff cell `$procdff$2711' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1636$123_DATA' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1633$164'.
  created $dff cell `$procdff$2712' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1636$123_EN' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1633$164'.
  created $dff cell `$procdff$2713' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1636$124_ADDR' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1633$164'.
  created $dff cell `$procdff$2714' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1636$124_DATA' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1633$164'.
  created $dff cell `$procdff$2715' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1636$124_EN' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1633$164'.
  created $dff cell `$procdff$2716' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1636$125_ADDR' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1633$164'.
  created $dff cell `$procdff$2717' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1636$125_DATA' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1633$164'.
  created $dff cell `$procdff$2718' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1636$125_EN' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1633$164'.
  created $dff cell `$procdff$2719' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1636$126_ADDR' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1633$164'.
  created $dff cell `$procdff$2720' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1636$126_DATA' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1633$164'.
  created $dff cell `$procdff$2721' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1636$126_EN' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1633$164'.
  created $dff cell `$procdff$2722' with positive edge clock.
Creating register for signal `\ram.\q0' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1623$127'.
  created $dff cell `$procdff$2723' with positive edge clock.
Creating register for signal `\ram.\i' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1623$127'.
  created $dff cell `$procdff$2724' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1626$119_ADDR' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1623$127'.
  created $dff cell `$procdff$2725' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1626$119_DATA' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1623$127'.
  created $dff cell `$procdff$2726' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1626$119_EN' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1623$127'.
  created $dff cell `$procdff$2727' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1626$120_ADDR' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1623$127'.
  created $dff cell `$procdff$2728' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1626$120_DATA' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1623$127'.
  created $dff cell `$procdff$2729' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1626$120_EN' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1623$127'.
  created $dff cell `$procdff$2730' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1626$121_ADDR' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1623$127'.
  created $dff cell `$procdff$2731' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1626$121_DATA' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1623$127'.
  created $dff cell `$procdff$2732' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1626$121_EN' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1623$127'.
  created $dff cell `$procdff$2733' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1626$122_ADDR' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1623$127'.
  created $dff cell `$procdff$2734' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1626$122_DATA' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1623$127'.
  created $dff cell `$procdff$2735' with positive edge clock.
Creating register for signal `\ram.$memwr$\ram$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1626$122_EN' using process `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1623$127'.
  created $dff cell `$procdff$2736' with positive edge clock.
Creating register for signal `\conv.\done' using process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31'.
  created $dff cell `$procdff$2737' with positive edge clock.
Creating register for signal `\conv.\start_mat_mul_0' using process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31'.
  created $dff cell `$procdff$2738' with positive edge clock.
Creating register for signal `\conv.\address_mat_a_0' using process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31'.
  created $dff cell `$procdff$2739' with positive edge clock.
Creating register for signal `\conv.\address_mat_b_0' using process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31'.
  created $dff cell `$procdff$2740' with positive edge clock.
Creating register for signal `\conv.\address_mat_c_0' using process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31'.
  created $dff cell `$procdff$2741' with positive edge clock.
Creating register for signal `\conv.\address_stride_a_0' using process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31'.
  created $dff cell `$procdff$2742' with positive edge clock.
Creating register for signal `\conv.\address_stride_b_0' using process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31'.
  created $dff cell `$procdff$2743' with positive edge clock.
Creating register for signal `\conv.\address_stride_c_0' using process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31'.
  created $dff cell `$procdff$2744' with positive edge clock.
Creating register for signal `\conv.\validity_mask_a_0_rows' using process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31'.
  created $dff cell `$procdff$2745' with positive edge clock.
Creating register for signal `\conv.\validity_mask_a_0_cols' using process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31'.
  created $dff cell `$procdff$2746' with positive edge clock.
Creating register for signal `\conv.\validity_mask_b_0_rows' using process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31'.
  created $dff cell `$procdff$2747' with positive edge clock.
Creating register for signal `\conv.\validity_mask_b_0_cols' using process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31'.
  created $dff cell `$procdff$2748' with positive edge clock.
Creating register for signal `\conv.\start_mat_mul_1' using process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31'.
  created $dff cell `$procdff$2749' with positive edge clock.
Creating register for signal `\conv.\address_mat_a_1' using process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31'.
  created $dff cell `$procdff$2750' with positive edge clock.
Creating register for signal `\conv.\address_mat_b_1' using process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31'.
  created $dff cell `$procdff$2751' with positive edge clock.
Creating register for signal `\conv.\address_mat_c_1' using process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31'.
  created $dff cell `$procdff$2752' with positive edge clock.
Creating register for signal `\conv.\address_stride_a_1' using process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31'.
  created $dff cell `$procdff$2753' with positive edge clock.
Creating register for signal `\conv.\address_stride_b_1' using process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31'.
  created $dff cell `$procdff$2754' with positive edge clock.
Creating register for signal `\conv.\address_stride_c_1' using process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31'.
  created $dff cell `$procdff$2755' with positive edge clock.
Creating register for signal `\conv.\validity_mask_a_1_rows' using process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31'.
  created $dff cell `$procdff$2756' with positive edge clock.
Creating register for signal `\conv.\validity_mask_a_1_cols' using process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31'.
  created $dff cell `$procdff$2757' with positive edge clock.
Creating register for signal `\conv.\validity_mask_b_1_rows' using process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31'.
  created $dff cell `$procdff$2758' with positive edge clock.
Creating register for signal `\conv.\validity_mask_b_1_cols' using process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31'.
  created $dff cell `$procdff$2759' with positive edge clock.
Creating register for signal `\conv.\start_mat_mul_2' using process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31'.
  created $dff cell `$procdff$2760' with positive edge clock.
Creating register for signal `\conv.\address_mat_a_2' using process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31'.
  created $dff cell `$procdff$2761' with positive edge clock.
Creating register for signal `\conv.\address_mat_b_2' using process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31'.
  created $dff cell `$procdff$2762' with positive edge clock.
Creating register for signal `\conv.\address_mat_c_2' using process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31'.
  created $dff cell `$procdff$2763' with positive edge clock.
Creating register for signal `\conv.\address_stride_a_2' using process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31'.
  created $dff cell `$procdff$2764' with positive edge clock.
Creating register for signal `\conv.\address_stride_b_2' using process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31'.
  created $dff cell `$procdff$2765' with positive edge clock.
Creating register for signal `\conv.\address_stride_c_2' using process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31'.
  created $dff cell `$procdff$2766' with positive edge clock.
Creating register for signal `\conv.\validity_mask_a_2_rows' using process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31'.
  created $dff cell `$procdff$2767' with positive edge clock.
Creating register for signal `\conv.\validity_mask_a_2_cols' using process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31'.
  created $dff cell `$procdff$2768' with positive edge clock.
Creating register for signal `\conv.\validity_mask_b_2_rows' using process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31'.
  created $dff cell `$procdff$2769' with positive edge clock.
Creating register for signal `\conv.\validity_mask_b_2_cols' using process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31'.
  created $dff cell `$procdff$2770' with positive edge clock.
Creating register for signal `\conv.\start_mat_mul_3' using process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31'.
  created $dff cell `$procdff$2771' with positive edge clock.
Creating register for signal `\conv.\address_mat_a_3' using process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31'.
  created $dff cell `$procdff$2772' with positive edge clock.
Creating register for signal `\conv.\address_mat_b_3' using process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31'.
  created $dff cell `$procdff$2773' with positive edge clock.
Creating register for signal `\conv.\address_mat_c_3' using process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31'.
  created $dff cell `$procdff$2774' with positive edge clock.
Creating register for signal `\conv.\address_stride_a_3' using process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31'.
  created $dff cell `$procdff$2775' with positive edge clock.
Creating register for signal `\conv.\address_stride_b_3' using process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31'.
  created $dff cell `$procdff$2776' with positive edge clock.
Creating register for signal `\conv.\address_stride_c_3' using process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31'.
  created $dff cell `$procdff$2777' with positive edge clock.
Creating register for signal `\conv.\validity_mask_a_3_rows' using process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31'.
  created $dff cell `$procdff$2778' with positive edge clock.
Creating register for signal `\conv.\validity_mask_a_3_cols' using process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31'.
  created $dff cell `$procdff$2779' with positive edge clock.
Creating register for signal `\conv.\validity_mask_b_3_rows' using process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31'.
  created $dff cell `$procdff$2780' with positive edge clock.
Creating register for signal `\conv.\validity_mask_b_3_cols' using process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31'.
  created $dff cell `$procdff$2781' with positive edge clock.
Creating register for signal `\conv.\start_mat_mul_4' using process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31'.
  created $dff cell `$procdff$2782' with positive edge clock.
Creating register for signal `\conv.\address_mat_a_4' using process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31'.
  created $dff cell `$procdff$2783' with positive edge clock.
Creating register for signal `\conv.\address_mat_b_4' using process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31'.
  created $dff cell `$procdff$2784' with positive edge clock.
Creating register for signal `\conv.\address_mat_c_4' using process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31'.
  created $dff cell `$procdff$2785' with positive edge clock.
Creating register for signal `\conv.\address_stride_a_4' using process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31'.
  created $dff cell `$procdff$2786' with positive edge clock.
Creating register for signal `\conv.\address_stride_b_4' using process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31'.
  created $dff cell `$procdff$2787' with positive edge clock.
Creating register for signal `\conv.\address_stride_c_4' using process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31'.
  created $dff cell `$procdff$2788' with positive edge clock.
Creating register for signal `\conv.\validity_mask_a_4_rows' using process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31'.
  created $dff cell `$procdff$2789' with positive edge clock.
Creating register for signal `\conv.\validity_mask_a_4_cols' using process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31'.
  created $dff cell `$procdff$2790' with positive edge clock.
Creating register for signal `\conv.\validity_mask_b_4_rows' using process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31'.
  created $dff cell `$procdff$2791' with positive edge clock.
Creating register for signal `\conv.\validity_mask_b_4_cols' using process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31'.
  created $dff cell `$procdff$2792' with positive edge clock.
Creating register for signal `\conv.\start_mat_mul_5' using process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31'.
  created $dff cell `$procdff$2793' with positive edge clock.
Creating register for signal `\conv.\address_mat_a_5' using process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31'.
  created $dff cell `$procdff$2794' with positive edge clock.
Creating register for signal `\conv.\address_mat_b_5' using process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31'.
  created $dff cell `$procdff$2795' with positive edge clock.
Creating register for signal `\conv.\address_mat_c_5' using process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31'.
  created $dff cell `$procdff$2796' with positive edge clock.
Creating register for signal `\conv.\address_stride_a_5' using process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31'.
  created $dff cell `$procdff$2797' with positive edge clock.
Creating register for signal `\conv.\address_stride_b_5' using process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31'.
  created $dff cell `$procdff$2798' with positive edge clock.
Creating register for signal `\conv.\address_stride_c_5' using process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31'.
  created $dff cell `$procdff$2799' with positive edge clock.
Creating register for signal `\conv.\validity_mask_a_5_rows' using process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31'.
  created $dff cell `$procdff$2800' with positive edge clock.
Creating register for signal `\conv.\validity_mask_a_5_cols' using process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31'.
  created $dff cell `$procdff$2801' with positive edge clock.
Creating register for signal `\conv.\validity_mask_b_5_rows' using process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31'.
  created $dff cell `$procdff$2802' with positive edge clock.
Creating register for signal `\conv.\validity_mask_b_5_cols' using process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31'.
  created $dff cell `$procdff$2803' with positive edge clock.
Creating register for signal `\conv.\start_mat_mul_6' using process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31'.
  created $dff cell `$procdff$2804' with positive edge clock.
Creating register for signal `\conv.\address_mat_a_6' using process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31'.
  created $dff cell `$procdff$2805' with positive edge clock.
Creating register for signal `\conv.\address_mat_b_6' using process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31'.
  created $dff cell `$procdff$2806' with positive edge clock.
Creating register for signal `\conv.\address_mat_c_6' using process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31'.
  created $dff cell `$procdff$2807' with positive edge clock.
Creating register for signal `\conv.\address_stride_a_6' using process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31'.
  created $dff cell `$procdff$2808' with positive edge clock.
Creating register for signal `\conv.\address_stride_b_6' using process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31'.
  created $dff cell `$procdff$2809' with positive edge clock.
Creating register for signal `\conv.\address_stride_c_6' using process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31'.
  created $dff cell `$procdff$2810' with positive edge clock.
Creating register for signal `\conv.\validity_mask_a_6_rows' using process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31'.
  created $dff cell `$procdff$2811' with positive edge clock.
Creating register for signal `\conv.\validity_mask_a_6_cols' using process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31'.
  created $dff cell `$procdff$2812' with positive edge clock.
Creating register for signal `\conv.\validity_mask_b_6_rows' using process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31'.
  created $dff cell `$procdff$2813' with positive edge clock.
Creating register for signal `\conv.\validity_mask_b_6_cols' using process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31'.
  created $dff cell `$procdff$2814' with positive edge clock.
Creating register for signal `\conv.\slice_0_op' using process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31'.
  created $dff cell `$procdff$2815' with positive edge clock.
Creating register for signal `\conv.\slice_1_op' using process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31'.
  created $dff cell `$procdff$2816' with positive edge clock.
Creating register for signal `\conv.\slice_2_op' using process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31'.
  created $dff cell `$procdff$2817' with positive edge clock.
Creating register for signal `\conv.\slice_3_op' using process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31'.
  created $dff cell `$procdff$2818' with positive edge clock.
Creating register for signal `\conv.\slice_4_op' using process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31'.
  created $dff cell `$procdff$2819' with positive edge clock.
Creating register for signal `\conv.\slice_5_op' using process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31'.
  created $dff cell `$procdff$2820' with positive edge clock.
Creating register for signal `\conv.\slice_6_op' using process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31'.
  created $dff cell `$procdff$2821' with positive edge clock.
Creating register for signal `\conv.\count' using process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31'.
  created $dff cell `$procdff$2822' with positive edge clock.
Creating register for signal `\conv.\state' using process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31'.
  created $dff cell `$procdff$2823' with positive edge clock.
Creating register for signal `\conv.\vertical_count' using process `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31'.
  created $dff cell `$procdff$2824' with positive edge clock.

3.9. Executing PROC_MEMWR pass (convert process memory writes to cells).

3.10. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `\seq_mac.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2810$406'.
Removing empty process `seq_mac.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2810$406'.
Found and cleaned up 1 empty switch in `\seq_mac.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2784$399'.
Removing empty process `seq_mac.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2784$399'.
Found and cleaned up 1 empty switch in `\seq_mac.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2767$394'.
Removing empty process `seq_mac.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2767$394'.
Found and cleaned up 1 empty switch in `\seq_mac.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2755$393'.
Removing empty process `seq_mac.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2755$393'.
Found and cleaned up 2 empty switches in `\processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2622$388'.
Removing empty process `processing_element.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2622$388'.
Found and cleaned up 1 empty switch in `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2394$355'.
Removing empty process `systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2394$355'.
Found and cleaned up 2 empty switches in `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2357$325'.
Removing empty process `systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2357$325'.
Found and cleaned up 2 empty switches in `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2338$310'.
Removing empty process `systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2338$310'.
Found and cleaned up 1 empty switch in `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2309$302'.
Removing empty process `systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2309$302'.
Found and cleaned up 2 empty switches in `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2272$272'.
Removing empty process `systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2272$272'.
Found and cleaned up 2 empty switches in `\systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2252$257'.
Removing empty process `systolic_data_setup.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2252$257'.
Found and cleaned up 5 empty switches in `\output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2124$246'.
Removing empty process `output_logic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2124$246'.
Found and cleaned up 3 empty switches in `\matmul_4x4_systolic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1792$213'.
Removing empty process `matmul_4x4_systolic.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1792$213'.
Found and cleaned up 4 empty switches in `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1633$164'.
Removing empty process `ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1633$164'.
Found and cleaned up 4 empty switches in `\ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1623$127'.
Removing empty process `ram.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1623$127'.
Found and cleaned up 8 empty switches in `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31'.
Removing empty process `conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:872$31'.
Found and cleaned up 1 empty switch in `\conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:460$7'.
Removing empty process `conv.$proc$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:460$7'.
Cleaned up 41 empty switches.

3.11. Executing OPT_EXPR pass (perform const folding).
Optimizing module qadd.
Optimizing module qmult.
Optimizing module seq_mac.
<suppressed ~2 debug messages>
Optimizing module processing_element.
Optimizing module systolic_pe_matrix.
Optimizing module systolic_data_setup.
<suppressed ~18 debug messages>
Optimizing module output_logic.
<suppressed ~1 debug messages>
Optimizing module matmul_4x4_systolic.
<suppressed ~13 debug messages>
Optimizing module ram.
Optimizing module conv.
<suppressed ~319 debug messages>

4. Executing OPT pass (performing simple optimizations).

4.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module qadd.
Optimizing module qmult.
Optimizing module seq_mac.
Optimizing module processing_element.
Optimizing module systolic_pe_matrix.
<suppressed ~4 debug messages>
Optimizing module systolic_data_setup.
Optimizing module output_logic.
Optimizing module matmul_4x4_systolic.
Optimizing module ram.
<suppressed ~4 debug messages>
Optimizing module conv.
<suppressed ~41 debug messages>

4.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\qadd'.
Finding identical cells in module `\qmult'.
Finding identical cells in module `\seq_mac'.
<suppressed ~6 debug messages>
Finding identical cells in module `\processing_element'.
<suppressed ~3 debug messages>
Finding identical cells in module `\systolic_pe_matrix'.
Finding identical cells in module `\systolic_data_setup'.
<suppressed ~42 debug messages>
Finding identical cells in module `\output_logic'.
<suppressed ~12 debug messages>
Finding identical cells in module `\matmul_4x4_systolic'.
<suppressed ~24 debug messages>
Finding identical cells in module `\ram'.
<suppressed ~27 debug messages>
Finding identical cells in module `\conv'.
<suppressed ~942 debug messages>
Removed a total of 352 cells.

4.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \qadd..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \qmult..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \seq_mac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2804$404: { \add_out_reg [31] 15'000000000000000 } -> 16'1000000000000000
      Replacing known input bits on port B of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2804$404: { \add_out_reg [31] \add_out_reg [14:0] } -> { 1'1 \add_out_reg [14:0] }
      Replacing known input bits on port A of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2798$402: { \add_out_reg [31] \add_out_reg [14:0] } -> { 1'0 \add_out_reg [14:0] }
      Replacing known input bits on port B of cell $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2798$402: { \add_out_reg [31] 15'111111111111111 } -> 16'0111111111111111
  Analyzing evaluation results.
Running muxtree optimizer on module \processing_element..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \systolic_pe_matrix..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \systolic_data_setup..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \output_logic..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \matmul_4x4_systolic..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
      Replacing known input bits on port A of cell $procmux$619: \done_mat_mul -> 1'0
  Analyzing evaluation results.
Running muxtree optimizer on module \ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \conv..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~182 debug messages>

4.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \qadd.
  Optimizing cells in module \qmult.
  Optimizing cells in module \seq_mac.
  Optimizing cells in module \processing_element.
  Optimizing cells in module \systolic_pe_matrix.
  Optimizing cells in module \systolic_data_setup.
  Optimizing cells in module \output_logic.
  Optimizing cells in module \matmul_4x4_systolic.
    New ctrl vector for $mux cell $procmux$619: { }
    New ctrl vector for $mux cell $procmux$610: { }
    New ctrl vector for $mux cell $procmux$613: { }
  Optimizing cells in module \matmul_4x4_systolic.
  Optimizing cells in module \ram.
    Consolidated identical input bits for $mux cell $procmux$691:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$691_Y
      New ports: A=1'0, B=1'1, Y=$procmux$691_Y [0]
      New connections: $procmux$691_Y [15:1] = { $procmux$691_Y [0] $procmux$691_Y [0] $procmux$691_Y [0] $procmux$691_Y [0] $procmux$691_Y [0] $procmux$691_Y [0] $procmux$691_Y [0] $procmux$691_Y [0] $procmux$691_Y [0] $procmux$691_Y [0] $procmux$691_Y [0] $procmux$691_Y [0] $procmux$691_Y [0] $procmux$691_Y [0] $procmux$691_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$682:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$682_Y
      New ports: A=1'0, B=1'1, Y=$procmux$682_Y [0]
      New connections: $procmux$682_Y [15:1] = { $procmux$682_Y [0] $procmux$682_Y [0] $procmux$682_Y [0] $procmux$682_Y [0] $procmux$682_Y [0] $procmux$682_Y [0] $procmux$682_Y [0] $procmux$682_Y [0] $procmux$682_Y [0] $procmux$682_Y [0] $procmux$682_Y [0] $procmux$682_Y [0] $procmux$682_Y [0] $procmux$682_Y [0] $procmux$682_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$673:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$673_Y
      New ports: A=1'0, B=1'1, Y=$procmux$673_Y [0]
      New connections: $procmux$673_Y [15:1] = { $procmux$673_Y [0] $procmux$673_Y [0] $procmux$673_Y [0] $procmux$673_Y [0] $procmux$673_Y [0] $procmux$673_Y [0] $procmux$673_Y [0] $procmux$673_Y [0] $procmux$673_Y [0] $procmux$673_Y [0] $procmux$673_Y [0] $procmux$673_Y [0] $procmux$673_Y [0] $procmux$673_Y [0] $procmux$673_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$664:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$664_Y
      New ports: A=1'0, B=1'1, Y=$procmux$664_Y [0]
      New connections: $procmux$664_Y [15:1] = { $procmux$664_Y [0] $procmux$664_Y [0] $procmux$664_Y [0] $procmux$664_Y [0] $procmux$664_Y [0] $procmux$664_Y [0] $procmux$664_Y [0] $procmux$664_Y [0] $procmux$664_Y [0] $procmux$664_Y [0] $procmux$664_Y [0] $procmux$664_Y [0] $procmux$664_Y [0] $procmux$664_Y [0] $procmux$664_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$655:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$655_Y
      New ports: A=1'0, B=1'1, Y=$procmux$655_Y [0]
      New connections: $procmux$655_Y [15:1] = { $procmux$655_Y [0] $procmux$655_Y [0] $procmux$655_Y [0] $procmux$655_Y [0] $procmux$655_Y [0] $procmux$655_Y [0] $procmux$655_Y [0] $procmux$655_Y [0] $procmux$655_Y [0] $procmux$655_Y [0] $procmux$655_Y [0] $procmux$655_Y [0] $procmux$655_Y [0] $procmux$655_Y [0] $procmux$655_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$646:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$646_Y
      New ports: A=1'0, B=1'1, Y=$procmux$646_Y [0]
      New connections: $procmux$646_Y [15:1] = { $procmux$646_Y [0] $procmux$646_Y [0] $procmux$646_Y [0] $procmux$646_Y [0] $procmux$646_Y [0] $procmux$646_Y [0] $procmux$646_Y [0] $procmux$646_Y [0] $procmux$646_Y [0] $procmux$646_Y [0] $procmux$646_Y [0] $procmux$646_Y [0] $procmux$646_Y [0] $procmux$646_Y [0] $procmux$646_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$637:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$637_Y
      New ports: A=1'0, B=1'1, Y=$procmux$637_Y [0]
      New connections: $procmux$637_Y [15:1] = { $procmux$637_Y [0] $procmux$637_Y [0] $procmux$637_Y [0] $procmux$637_Y [0] $procmux$637_Y [0] $procmux$637_Y [0] $procmux$637_Y [0] $procmux$637_Y [0] $procmux$637_Y [0] $procmux$637_Y [0] $procmux$637_Y [0] $procmux$637_Y [0] $procmux$637_Y [0] $procmux$637_Y [0] $procmux$637_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$628:
      Old ports: A=16'0000000000000000, B=16'1111111111111111, Y=$procmux$628_Y
      New ports: A=1'0, B=1'1, Y=$procmux$628_Y [0]
      New connections: $procmux$628_Y [15:1] = { $procmux$628_Y [0] $procmux$628_Y [0] $procmux$628_Y [0] $procmux$628_Y [0] $procmux$628_Y [0] $procmux$628_Y [0] $procmux$628_Y [0] $procmux$628_Y [0] $procmux$628_Y [0] $procmux$628_Y [0] $procmux$628_Y [0] $procmux$628_Y [0] $procmux$628_Y [0] $procmux$628_Y [0] $procmux$628_Y [0] }
  Optimizing cells in module \ram.
  Optimizing cells in module \conv.
    New ctrl vector for $pmux cell $procmux$1347: { $procmux$1781_CMP $auto$opt_reduce.cc:134:opt_mux$2834 }
    New ctrl vector for $pmux cell $procmux$1201: { $auto$opt_reduce.cc:134:opt_mux$2838 $auto$opt_reduce.cc:134:opt_mux$2836 }
    New ctrl vector for $pmux cell $procmux$1635: { $procmux$1781_CMP $auto$opt_reduce.cc:134:opt_mux$2840 }
    New ctrl vector for $pmux cell $procmux$1130: $auto$opt_reduce.cc:134:opt_mux$2842
    New ctrl vector for $pmux cell $procmux$1118: $auto$opt_reduce.cc:134:opt_mux$2844
    New ctrl vector for $pmux cell $procmux$1106: $auto$opt_reduce.cc:134:opt_mux$2846
    New ctrl vector for $pmux cell $procmux$1094: $auto$opt_reduce.cc:134:opt_mux$2848
    New ctrl vector for $pmux cell $procmux$1082: $auto$opt_reduce.cc:134:opt_mux$2850
    New ctrl vector for $pmux cell $procmux$1065: { $auto$opt_reduce.cc:134:opt_mux$2854 $auto$opt_reduce.cc:134:opt_mux$2852 }
    New ctrl vector for $pmux cell $procmux$1022: { $procmux$1781_CMP $auto$opt_reduce.cc:134:opt_mux$2856 }
    New ctrl vector for $pmux cell $procmux$1011: { $procmux$1781_CMP $auto$opt_reduce.cc:134:opt_mux$2858 }
    New ctrl vector for $pmux cell $procmux$1000: $auto$opt_reduce.cc:134:opt_mux$2860
    New ctrl vector for $pmux cell $procmux$989: $auto$opt_reduce.cc:134:opt_mux$2862
    New ctrl vector for $pmux cell $procmux$978: $auto$opt_reduce.cc:134:opt_mux$2864
    New ctrl vector for $pmux cell $procmux$967: $auto$opt_reduce.cc:134:opt_mux$2866
    New ctrl vector for $pmux cell $procmux$956: $auto$opt_reduce.cc:134:opt_mux$2868
    New ctrl vector for $pmux cell $procmux$939: { $auto$opt_reduce.cc:134:opt_mux$2872 $auto$opt_reduce.cc:134:opt_mux$2870 }
    New ctrl vector for $pmux cell $procmux$900: { $procmux$1781_CMP $auto$opt_reduce.cc:134:opt_mux$2874 }
    New ctrl vector for $pmux cell $procmux$890: { $procmux$1781_CMP $auto$opt_reduce.cc:134:opt_mux$2876 }
    New ctrl vector for $pmux cell $procmux$880: $auto$opt_reduce.cc:134:opt_mux$2878
    New ctrl vector for $pmux cell $procmux$870: $auto$opt_reduce.cc:134:opt_mux$2880
    New ctrl vector for $pmux cell $procmux$860: $auto$opt_reduce.cc:134:opt_mux$2882
    New ctrl vector for $pmux cell $procmux$850: $auto$opt_reduce.cc:134:opt_mux$2884
    New ctrl vector for $pmux cell $procmux$840: $auto$opt_reduce.cc:134:opt_mux$2886
    New ctrl vector for $pmux cell $procmux$767: { $procmux$1781_CMP $auto$opt_reduce.cc:134:opt_mux$2888 }
    New ctrl vector for $pmux cell $procmux$755: { $procmux$1781_CMP $auto$opt_reduce.cc:134:opt_mux$2890 }
    New ctrl vector for $pmux cell $procmux$1779: { $procmux$1781_CMP $auto$opt_reduce.cc:134:opt_mux$2892 }
    New ctrl vector for $pmux cell $procmux$1491: { $procmux$1781_CMP $auto$opt_reduce.cc:134:opt_mux$2894 }
  Optimizing cells in module \conv.
Performed a total of 39 changes.

4.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\qadd'.
Finding identical cells in module `\qmult'.
Finding identical cells in module `\seq_mac'.
Finding identical cells in module `\processing_element'.
Finding identical cells in module `\systolic_pe_matrix'.
Finding identical cells in module `\systolic_data_setup'.
Finding identical cells in module `\output_logic'.
Finding identical cells in module `\matmul_4x4_systolic'.
Finding identical cells in module `\ram'.
Finding identical cells in module `\conv'.
<suppressed ~66 debug messages>
Removed a total of 22 cells.

4.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $procdff$2677 ($dff) from module seq_mac (D = \a, Q = \a_flopped, rval = 16'0000000000000000).
Adding SRST signal on $procdff$2678 ($dff) from module seq_mac (D = \b, Q = \b_flopped, rval = 16'0000000000000000).
Adding SRST signal on $procdff$2674 ($dff) from module seq_mac (D = $ternary$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2796$405_Y, Q = \out, rval = 16'0000000000000000).
Adding SRST signal on $procdff$2675 ($dff) from module seq_mac (D = \add_out, Q = \add_out_reg, rval = 0).
Adding SRST signal on $procdff$2676 ($dff) from module seq_mac (D = \mul_out, Q = \mul_out_reg, rval = 0).
Adding SRST signal on $procdff$2680 ($dff) from module processing_element (D = $procmux$424_Y, Q = \out_b, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2900 ($sdff) from module processing_element (D = \in_b, Q = \out_b).
Adding SRST signal on $procdff$2679 ($dff) from module processing_element (D = $procmux$429_Y, Q = \out_a, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2902 ($sdff) from module processing_element (D = \in_a, Q = \out_a).
Adding SRST signal on $procdff$2683 ($dff) from module systolic_data_setup (D = \b2_data_delayed_1_temp, Q = \b2_data_delayed_2_temp, rval = 16'0000000000000000).
Adding SRST signal on $procdff$2698 ($dff) from module systolic_data_setup (D = $procmux$492_Y, Q = \a_mem_access, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2905 ($sdff) from module systolic_data_setup (D = 1'1, Q = \a_mem_access).
Adding SRST signal on $procdff$2684 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2385$354_Y, Q = \b3_data_delayed_1_temp, rval = 16'0000000000000000).
Adding EN signal on $procdff$2697 ($dff) from module systolic_data_setup (D = $procmux$500_Y, Q = \a_addr).
Adding SRST signal on $procdff$2696 ($dff) from module systolic_data_setup (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2277$276_Y [7:0], Q = \a_mem_access_counter, rval = 8'00000000).
Adding SRST signal on $procdff$2685 ($dff) from module systolic_data_setup (D = \b3_data_delayed_1_temp, Q = \b3_data_delayed_2_temp, rval = 16'0000000000000000).
Adding SRST signal on $procdff$2695 ($dff) from module systolic_data_setup (D = \a3_data_delayed_2_temp, Q = \a3_data_delayed_3_temp, rval = 16'0000000000000000).
Adding SRST signal on $procdff$2686 ($dff) from module systolic_data_setup (D = \b3_data_delayed_2_temp, Q = \b3_data_delayed_3_temp, rval = 16'0000000000000000).
Adding SRST signal on $procdff$2687 ($dff) from module systolic_data_setup (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2362$329_Y [7:0], Q = \b_mem_access_counter, rval = 8'00000000).
Adding EN signal on $procdff$2688 ($dff) from module systolic_data_setup (D = $procmux$466_Y, Q = \b_addr).
Adding SRST signal on $procdff$2681 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2383$350_Y, Q = \b1_data_delayed_1_temp, rval = 16'0000000000000000).
Adding SRST signal on $procdff$2694 ($dff) from module systolic_data_setup (D = \a3_data_delayed_1_temp, Q = \a3_data_delayed_2_temp, rval = 16'0000000000000000).
Adding SRST signal on $procdff$2689 ($dff) from module systolic_data_setup (D = $procmux$458_Y, Q = \b_mem_access, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2929 ($sdff) from module systolic_data_setup (D = 1'1, Q = \b_mem_access).
Adding SRST signal on $procdff$2693 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2300$301_Y, Q = \a3_data_delayed_1_temp, rval = 16'0000000000000000).
Adding SRST signal on $procdff$2692 ($dff) from module systolic_data_setup (D = \a2_data_delayed_1_temp, Q = \a2_data_delayed_2_temp, rval = 16'0000000000000000).
Adding SRST signal on $procdff$2690 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2298$297_Y, Q = \a1_data_delayed_1_temp, rval = 16'0000000000000000).
Adding SRST signal on $procdff$2682 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2384$352_Y, Q = \b2_data_delayed_1_temp, rval = 16'0000000000000000).
Adding SRST signal on $procdff$2691 ($dff) from module systolic_data_setup (D = $and$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:2299$299_Y, Q = \a2_data_delayed_1_temp, rval = 16'0000000000000000).
Adding SRST signal on $procdff$2706 ($dff) from module output_logic (D = $procmux$511_Y, Q = \c_data_out_3, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2936 ($sdff) from module output_logic (D = $procmux$511_Y, Q = \c_data_out_3).
Adding SRST signal on $procdff$2702 ($dff) from module output_logic (D = $procmux$562_Y, Q = \start_capturing_c_data, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2940 ($sdff) from module output_logic (D = $procmux$562_Y, Q = \start_capturing_c_data).
Adding SRST signal on $procdff$2703 ($dff) from module output_logic (D = $procmux$553_Y, Q = \counter, rval = 0).
Adding EN signal on $auto$ff.cc:262:slice$2944 ($sdff) from module output_logic (D = $procmux$553_Y, Q = \counter).
Adding SRST signal on $procdff$2704 ($dff) from module output_logic (D = $procmux$539_Y, Q = \c_data_out_1, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2954 ($sdff) from module output_logic (D = $procmux$539_Y, Q = \c_data_out_1).
Adding SRST signal on $procdff$2705 ($dff) from module output_logic (D = $procmux$525_Y, Q = \c_data_out_2, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2958 ($sdff) from module output_logic (D = $procmux$525_Y, Q = \c_data_out_2).
Adding SRST signal on $procdff$2699 ($dff) from module output_logic (D = $procmux$604_Y, Q = \c_data_out, rval = 64'0000000000000000000000000000000000000000000000000000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$2962 ($sdff) from module output_logic (D = $procmux$604_Y, Q = \c_data_out).
Adding EN signal on $procdff$2700 ($dff) from module output_logic (D = $procmux$593_Y, Q = \c_addr).
Adding SRST signal on $procdff$2701 ($dff) from module output_logic (D = $procmux$576_Y, Q = \c_data_available, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$2969 ($sdff) from module output_logic (D = $procmux$576_Y, Q = \c_data_available).
Adding SRST signal on $procdff$2708 ($dff) from module matmul_4x4_systolic (D = $procmux$613_Y, Q = \clk_cnt, rval = 8'00000000).
Adding SRST signal on $procdff$2707 ($dff) from module matmul_4x4_systolic (D = $procmux$622_Y, Q = \done_mat_mul, rval = 1'0).
Setting constant 0-bit at position 0 on $procdff$2724 ($dff) from module ram.
Setting constant 0-bit at position 1 on $procdff$2724 ($dff) from module ram.
Setting constant 1-bit at position 2 on $procdff$2724 ($dff) from module ram.
Setting constant 0-bit at position 3 on $procdff$2724 ($dff) from module ram.
Setting constant 0-bit at position 4 on $procdff$2724 ($dff) from module ram.
Setting constant 0-bit at position 5 on $procdff$2724 ($dff) from module ram.
Setting constant 0-bit at position 6 on $procdff$2724 ($dff) from module ram.
Setting constant 0-bit at position 7 on $procdff$2724 ($dff) from module ram.
Setting constant 0-bit at position 8 on $procdff$2724 ($dff) from module ram.
Setting constant 0-bit at position 9 on $procdff$2724 ($dff) from module ram.
Setting constant 0-bit at position 10 on $procdff$2724 ($dff) from module ram.
Setting constant 0-bit at position 11 on $procdff$2724 ($dff) from module ram.
Setting constant 0-bit at position 12 on $procdff$2724 ($dff) from module ram.
Setting constant 0-bit at position 13 on $procdff$2724 ($dff) from module ram.
Setting constant 0-bit at position 14 on $procdff$2724 ($dff) from module ram.
Setting constant 0-bit at position 15 on $procdff$2724 ($dff) from module ram.
Setting constant 0-bit at position 16 on $procdff$2724 ($dff) from module ram.
Setting constant 0-bit at position 17 on $procdff$2724 ($dff) from module ram.
Setting constant 0-bit at position 18 on $procdff$2724 ($dff) from module ram.
Setting constant 0-bit at position 19 on $procdff$2724 ($dff) from module ram.
Setting constant 0-bit at position 20 on $procdff$2724 ($dff) from module ram.
Setting constant 0-bit at position 21 on $procdff$2724 ($dff) from module ram.
Setting constant 0-bit at position 22 on $procdff$2724 ($dff) from module ram.
Setting constant 0-bit at position 23 on $procdff$2724 ($dff) from module ram.
Setting constant 0-bit at position 24 on $procdff$2724 ($dff) from module ram.
Setting constant 0-bit at position 25 on $procdff$2724 ($dff) from module ram.
Setting constant 0-bit at position 26 on $procdff$2724 ($dff) from module ram.
Setting constant 0-bit at position 27 on $procdff$2724 ($dff) from module ram.
Setting constant 0-bit at position 28 on $procdff$2724 ($dff) from module ram.
Setting constant 0-bit at position 29 on $procdff$2724 ($dff) from module ram.
Setting constant 0-bit at position 30 on $procdff$2724 ($dff) from module ram.
Setting constant 0-bit at position 31 on $procdff$2724 ($dff) from module ram.
Adding SRST signal on $procdff$2824 ($dff) from module conv (D = $procmux$702_Y, Q = \vertical_count, rval = 5'00000).
Adding EN signal on $auto$ff.cc:262:slice$2979 ($sdff) from module conv (D = $procmux$702_Y, Q = \vertical_count).
Adding SRST signal on $procdff$2741 ($dff) from module conv (D = $procmux$1741_Y, Q = \address_mat_c_0, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:262:slice$2989 ($sdff) from module conv (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1195$93_Y, Q = \address_mat_c_0).
Adding SRST signal on $procdff$2740 ($dff) from module conv (D = $procmux$1754_Y, Q = \address_mat_b_0, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:262:slice$2991 ($sdff) from module conv (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1006$37_Y, Q = \address_mat_b_0).
Adding SRST signal on $procdff$2739 ($dff) from module conv (D = $procmux$1767_Y, Q = \address_mat_a_0, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:262:slice$2993 ($sdff) from module conv (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1006$37_Y, Q = \address_mat_a_0).
Adding SRST signal on $procdff$2823 ($dff) from module conv (D = $procmux$713_Y, Q = \state, rval = 5'00000).
Adding EN signal on $auto$ff.cc:262:slice$2995 ($sdff) from module conv (D = $procmux$713_Y, Q = \state).
Adding SRST signal on $procdff$2738 ($dff) from module conv (D = $procmux$1779_Y, Q = \start_mat_mul_0, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3011 ($sdff) from module conv (D = $procmux$1779_Y, Q = \start_mat_mul_0).
Adding SRST signal on $procdff$2737 ($dff) from module conv (D = $procmux$1789_Y, Q = \done, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3015 ($sdff) from module conv (D = $procmux$1789_Y, Q = \done).
Adding SRST signal on $procdff$2822 ($dff) from module conv (D = $procmux$744_Y, Q = \count, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$3025 ($sdff) from module conv (D = $procmux$744_Y, Q = \count).
Adding SRST signal on $procdff$2821 ($dff) from module conv (D = $procmux$755_Y, Q = \slice_6_op, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3033 ($sdff) from module conv (D = $procmux$755_Y, Q = \slice_6_op).
Adding SRST signal on $procdff$2820 ($dff) from module conv (D = $procmux$767_Y, Q = \slice_5_op, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3037 ($sdff) from module conv (D = $procmux$767_Y, Q = \slice_5_op).
Adding SRST signal on $procdff$2819 ($dff) from module conv (D = $procmux$780_Y, Q = \slice_4_op, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3041 ($sdff) from module conv (D = $procmux$780_Y, Q = \slice_4_op).
Adding SRST signal on $procdff$2818 ($dff) from module conv (D = $procmux$794_Y, Q = \slice_3_op, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3045 ($sdff) from module conv (D = 2'00, Q = \slice_3_op).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$3046 ($sdffe) from module conv.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$3046 ($sdffe) from module conv.
Adding SRST signal on $procdff$2817 ($dff) from module conv (D = $procmux$807_Y, Q = \slice_2_op, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3047 ($sdff) from module conv (D = 2'00, Q = \slice_2_op).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$3048 ($sdffe) from module conv.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$3048 ($sdffe) from module conv.
Adding SRST signal on $procdff$2816 ($dff) from module conv (D = $procmux$820_Y, Q = \slice_1_op, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3049 ($sdff) from module conv (D = 2'00, Q = \slice_1_op).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$3050 ($sdffe) from module conv.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$3050 ($sdffe) from module conv.
Adding SRST signal on $procdff$2815 ($dff) from module conv (D = $procmux$833_Y, Q = \slice_0_op, rval = 2'00).
Adding EN signal on $auto$ff.cc:262:slice$3051 ($sdff) from module conv (D = 2'00, Q = \slice_0_op).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$3052 ($sdffe) from module conv.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$3052 ($sdffe) from module conv.
Adding SRST signal on $procdff$2814 ($dff) from module conv (D = $procmux$840_Y, Q = \validity_mask_b_6_cols, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$3053 ($sdff) from module conv (D = 4'0111, Q = \validity_mask_b_6_cols).
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$3054 ($sdffe) from module conv.
Adding SRST signal on $procdff$2813 ($dff) from module conv (D = $procmux$850_Y, Q = \validity_mask_b_6_rows, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$3056 ($sdff) from module conv (D = 4'1111, Q = \validity_mask_b_6_rows).
Adding SRST signal on $procdff$2812 ($dff) from module conv (D = $procmux$860_Y, Q = \validity_mask_a_6_cols, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$3058 ($sdff) from module conv (D = 4'1111, Q = \validity_mask_a_6_cols).
Adding SRST signal on $procdff$2811 ($dff) from module conv (D = $procmux$870_Y, Q = \validity_mask_a_6_rows, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$3060 ($sdff) from module conv (D = 4'1111, Q = \validity_mask_a_6_rows).
Adding SRST signal on $procdff$2810 ($dff) from module conv (D = $procmux$880_Y, Q = \address_stride_c_6, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3062 ($sdff) from module conv (D = 16'0000000001000000, Q = \address_stride_c_6).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$3063 ($sdffe) from module conv.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$3063 ($sdffe) from module conv.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$3063 ($sdffe) from module conv.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$3063 ($sdffe) from module conv.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$3063 ($sdffe) from module conv.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$3063 ($sdffe) from module conv.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$3063 ($sdffe) from module conv.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$3063 ($sdffe) from module conv.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$3063 ($sdffe) from module conv.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$3063 ($sdffe) from module conv.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$3063 ($sdffe) from module conv.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$3063 ($sdffe) from module conv.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$3063 ($sdffe) from module conv.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$3063 ($sdffe) from module conv.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$3063 ($sdffe) from module conv.
Adding SRST signal on $procdff$2809 ($dff) from module conv (D = $procmux$890_Y, Q = \address_stride_b_6, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3065 ($sdff) from module conv (D = $procmux$890_Y, Q = \address_stride_b_6).
Adding SRST signal on $procdff$2808 ($dff) from module conv (D = $procmux$900_Y, Q = \address_stride_a_6, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3069 ($sdff) from module conv (D = $procmux$900_Y, Q = \address_stride_a_6).
Adding SRST signal on $procdff$2807 ($dff) from module conv (D = $procmux$910_Y, Q = \address_mat_c_6, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:262:slice$3073 ($sdff) from module conv (D = $procmux$910_Y, Q = \address_mat_c_6).
Adding SRST signal on $procdff$2806 ($dff) from module conv (D = $procmux$920_Y, Q = \address_mat_b_6, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:262:slice$3077 ($sdff) from module conv (D = $procmux$920_Y, Q = \address_mat_b_6).
Adding SRST signal on $procdff$2805 ($dff) from module conv (D = $procmux$930_Y, Q = \address_mat_a_6, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:262:slice$3081 ($sdff) from module conv (D = $procmux$930_Y, Q = \address_mat_a_6).
Adding SRST signal on $procdff$2804 ($dff) from module conv (D = $procmux$939_Y, Q = \start_mat_mul_6, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3085 ($sdff) from module conv (D = $procmux$939_Y, Q = \start_mat_mul_6).
Adding SRST signal on $procdff$2803 ($dff) from module conv (D = $procmux$956_Y, Q = \validity_mask_b_5_cols, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$3089 ($sdff) from module conv (D = 4'0111, Q = \validity_mask_b_5_cols).
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$3090 ($sdffe) from module conv.
Adding SRST signal on $procdff$2802 ($dff) from module conv (D = $procmux$967_Y, Q = \validity_mask_b_5_rows, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$3092 ($sdff) from module conv (D = 4'1111, Q = \validity_mask_b_5_rows).
Adding SRST signal on $procdff$2801 ($dff) from module conv (D = $procmux$978_Y, Q = \validity_mask_a_5_cols, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$3094 ($sdff) from module conv (D = 4'1111, Q = \validity_mask_a_5_cols).
Adding SRST signal on $procdff$2800 ($dff) from module conv (D = $procmux$989_Y, Q = \validity_mask_a_5_rows, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$3096 ($sdff) from module conv (D = 4'1111, Q = \validity_mask_a_5_rows).
Adding SRST signal on $procdff$2799 ($dff) from module conv (D = $procmux$1000_Y, Q = \address_stride_c_5, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3098 ($sdff) from module conv (D = 16'0000000001000000, Q = \address_stride_c_5).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$3099 ($sdffe) from module conv.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$3099 ($sdffe) from module conv.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$3099 ($sdffe) from module conv.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$3099 ($sdffe) from module conv.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$3099 ($sdffe) from module conv.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$3099 ($sdffe) from module conv.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$3099 ($sdffe) from module conv.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$3099 ($sdffe) from module conv.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$3099 ($sdffe) from module conv.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$3099 ($sdffe) from module conv.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$3099 ($sdffe) from module conv.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$3099 ($sdffe) from module conv.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$3099 ($sdffe) from module conv.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$3099 ($sdffe) from module conv.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$3099 ($sdffe) from module conv.
Adding SRST signal on $procdff$2798 ($dff) from module conv (D = $procmux$1011_Y, Q = \address_stride_b_5, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3101 ($sdff) from module conv (D = $procmux$1011_Y, Q = \address_stride_b_5).
Adding SRST signal on $procdff$2797 ($dff) from module conv (D = $procmux$1022_Y, Q = \address_stride_a_5, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3105 ($sdff) from module conv (D = $procmux$1022_Y, Q = \address_stride_a_5).
Adding SRST signal on $procdff$2796 ($dff) from module conv (D = $procmux$1033_Y, Q = \address_mat_c_5, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:262:slice$3109 ($sdff) from module conv (D = $procmux$1033_Y, Q = \address_mat_c_5).
Adding SRST signal on $procdff$2795 ($dff) from module conv (D = $procmux$1044_Y, Q = \address_mat_b_5, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:262:slice$3113 ($sdff) from module conv (D = $procmux$1044_Y, Q = \address_mat_b_5).
Adding SRST signal on $procdff$2794 ($dff) from module conv (D = $procmux$1055_Y, Q = \address_mat_a_5, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:262:slice$3117 ($sdff) from module conv (D = $procmux$1055_Y, Q = \address_mat_a_5).
Adding SRST signal on $procdff$2793 ($dff) from module conv (D = $procmux$1065_Y, Q = \start_mat_mul_5, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3121 ($sdff) from module conv (D = $procmux$1065_Y, Q = \start_mat_mul_5).
Adding SRST signal on $procdff$2792 ($dff) from module conv (D = $procmux$1082_Y, Q = \validity_mask_b_4_cols, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$3125 ($sdff) from module conv (D = 4'0111, Q = \validity_mask_b_4_cols).
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$3126 ($sdffe) from module conv.
Adding SRST signal on $procdff$2791 ($dff) from module conv (D = $procmux$1094_Y, Q = \validity_mask_b_4_rows, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$3128 ($sdff) from module conv (D = 4'1111, Q = \validity_mask_b_4_rows).
Adding SRST signal on $procdff$2790 ($dff) from module conv (D = $procmux$1106_Y, Q = \validity_mask_a_4_cols, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$3130 ($sdff) from module conv (D = 4'1111, Q = \validity_mask_a_4_cols).
Adding SRST signal on $procdff$2789 ($dff) from module conv (D = $procmux$1118_Y, Q = \validity_mask_a_4_rows, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$3132 ($sdff) from module conv (D = 4'1111, Q = \validity_mask_a_4_rows).
Adding SRST signal on $procdff$2788 ($dff) from module conv (D = $procmux$1130_Y, Q = \address_stride_c_4, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3134 ($sdff) from module conv (D = 16'0000000001000000, Q = \address_stride_c_4).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$3135 ($sdffe) from module conv.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$3135 ($sdffe) from module conv.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$3135 ($sdffe) from module conv.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$3135 ($sdffe) from module conv.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$3135 ($sdffe) from module conv.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$3135 ($sdffe) from module conv.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$3135 ($sdffe) from module conv.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$3135 ($sdffe) from module conv.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$3135 ($sdffe) from module conv.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$3135 ($sdffe) from module conv.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$3135 ($sdffe) from module conv.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$3135 ($sdffe) from module conv.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$3135 ($sdffe) from module conv.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$3135 ($sdffe) from module conv.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$3135 ($sdffe) from module conv.
Adding SRST signal on $procdff$2787 ($dff) from module conv (D = $procmux$1142_Y, Q = \address_stride_b_4, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3137 ($sdff) from module conv (D = $procmux$1142_Y, Q = \address_stride_b_4).
Adding SRST signal on $procdff$2786 ($dff) from module conv (D = $procmux$1154_Y, Q = \address_stride_a_4, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3141 ($sdff) from module conv (D = $procmux$1154_Y, Q = \address_stride_a_4).
Adding SRST signal on $procdff$2785 ($dff) from module conv (D = $procmux$1166_Y, Q = \address_mat_c_4, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:262:slice$3145 ($sdff) from module conv (D = $procmux$1166_Y, Q = \address_mat_c_4).
Adding SRST signal on $procdff$2784 ($dff) from module conv (D = $procmux$1178_Y, Q = \address_mat_b_4, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:262:slice$3149 ($sdff) from module conv (D = $procmux$1178_Y, Q = \address_mat_b_4).
Adding SRST signal on $procdff$2783 ($dff) from module conv (D = $procmux$1190_Y, Q = \address_mat_a_4, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:262:slice$3153 ($sdff) from module conv (D = $procmux$1190_Y, Q = \address_mat_a_4).
Adding SRST signal on $procdff$2782 ($dff) from module conv (D = $procmux$1201_Y, Q = \start_mat_mul_4, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3157 ($sdff) from module conv (D = $procmux$1201_Y, Q = \start_mat_mul_4).
Adding SRST signal on $procdff$2781 ($dff) from module conv (D = $procmux$1218_Y, Q = \validity_mask_b_3_cols, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$3161 ($sdff) from module conv (D = 4'0111, Q = \validity_mask_b_3_cols).
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$3162 ($sdffe) from module conv.
Adding SRST signal on $procdff$2780 ($dff) from module conv (D = $procmux$1231_Y, Q = \validity_mask_b_3_rows, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$3164 ($sdff) from module conv (D = 4'1111, Q = \validity_mask_b_3_rows).
Adding SRST signal on $procdff$2779 ($dff) from module conv (D = $procmux$1244_Y, Q = \validity_mask_a_3_cols, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$3166 ($sdff) from module conv (D = 4'1111, Q = \validity_mask_a_3_cols).
Adding SRST signal on $procdff$2778 ($dff) from module conv (D = $procmux$1257_Y, Q = \validity_mask_a_3_rows, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$3168 ($sdff) from module conv (D = 4'1111, Q = \validity_mask_a_3_rows).
Adding SRST signal on $procdff$2777 ($dff) from module conv (D = $procmux$1270_Y, Q = \address_stride_c_3, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3170 ($sdff) from module conv (D = 16'0000000001000000, Q = \address_stride_c_3).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$3171 ($sdffe) from module conv.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$3171 ($sdffe) from module conv.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$3171 ($sdffe) from module conv.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$3171 ($sdffe) from module conv.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$3171 ($sdffe) from module conv.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$3171 ($sdffe) from module conv.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$3171 ($sdffe) from module conv.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$3171 ($sdffe) from module conv.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$3171 ($sdffe) from module conv.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$3171 ($sdffe) from module conv.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$3171 ($sdffe) from module conv.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$3171 ($sdffe) from module conv.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$3171 ($sdffe) from module conv.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$3171 ($sdffe) from module conv.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$3171 ($sdffe) from module conv.
Adding SRST signal on $procdff$2776 ($dff) from module conv (D = $procmux$1283_Y, Q = \address_stride_b_3, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3173 ($sdff) from module conv (D = 16'0000000000000011, Q = \address_stride_b_3).
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$3174 ($sdffe) from module conv.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$3174 ($sdffe) from module conv.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$3174 ($sdffe) from module conv.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$3174 ($sdffe) from module conv.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$3174 ($sdffe) from module conv.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$3174 ($sdffe) from module conv.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$3174 ($sdffe) from module conv.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$3174 ($sdffe) from module conv.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$3174 ($sdffe) from module conv.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$3174 ($sdffe) from module conv.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$3174 ($sdffe) from module conv.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$3174 ($sdffe) from module conv.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$3174 ($sdffe) from module conv.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$3174 ($sdffe) from module conv.
Adding SRST signal on $procdff$2775 ($dff) from module conv (D = $procmux$1296_Y, Q = \address_stride_a_3, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3176 ($sdff) from module conv (D = 16'0000000000000001, Q = \address_stride_a_3).
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$3177 ($sdffe) from module conv.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$3177 ($sdffe) from module conv.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$3177 ($sdffe) from module conv.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$3177 ($sdffe) from module conv.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$3177 ($sdffe) from module conv.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$3177 ($sdffe) from module conv.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$3177 ($sdffe) from module conv.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$3177 ($sdffe) from module conv.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$3177 ($sdffe) from module conv.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$3177 ($sdffe) from module conv.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$3177 ($sdffe) from module conv.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$3177 ($sdffe) from module conv.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$3177 ($sdffe) from module conv.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$3177 ($sdffe) from module conv.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$3177 ($sdffe) from module conv.
Adding SRST signal on $procdff$2774 ($dff) from module conv (D = $procmux$1309_Y, Q = \address_mat_c_3, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:262:slice$3179 ($sdff) from module conv (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1195$93_Y, Q = \address_mat_c_3).
Adding SRST signal on $procdff$2773 ($dff) from module conv (D = $procmux$1322_Y, Q = \address_mat_b_3, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:262:slice$3181 ($sdff) from module conv (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1060$55_Y, Q = \address_mat_b_3).
Adding SRST signal on $procdff$2772 ($dff) from module conv (D = $procmux$1335_Y, Q = \address_mat_a_3, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:262:slice$3183 ($sdff) from module conv (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1059$53_Y, Q = \address_mat_a_3).
Adding SRST signal on $procdff$2771 ($dff) from module conv (D = $procmux$1347_Y, Q = \start_mat_mul_3, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3185 ($sdff) from module conv (D = $procmux$1347_Y, Q = \start_mat_mul_3).
Adding SRST signal on $procdff$2770 ($dff) from module conv (D = $procmux$1362_Y, Q = \validity_mask_b_2_cols, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$3189 ($sdff) from module conv (D = 4'0111, Q = \validity_mask_b_2_cols).
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$3190 ($sdffe) from module conv.
Adding SRST signal on $procdff$2769 ($dff) from module conv (D = $procmux$1375_Y, Q = \validity_mask_b_2_rows, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$3192 ($sdff) from module conv (D = 4'1111, Q = \validity_mask_b_2_rows).
Adding SRST signal on $procdff$2768 ($dff) from module conv (D = $procmux$1388_Y, Q = \validity_mask_a_2_cols, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$3194 ($sdff) from module conv (D = 4'1111, Q = \validity_mask_a_2_cols).
Adding SRST signal on $procdff$2767 ($dff) from module conv (D = $procmux$1401_Y, Q = \validity_mask_a_2_rows, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$3196 ($sdff) from module conv (D = 4'1111, Q = \validity_mask_a_2_rows).
Adding SRST signal on $procdff$2766 ($dff) from module conv (D = $procmux$1414_Y, Q = \address_stride_c_2, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3198 ($sdff) from module conv (D = 16'0000000001000000, Q = \address_stride_c_2).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$3199 ($sdffe) from module conv.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$3199 ($sdffe) from module conv.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$3199 ($sdffe) from module conv.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$3199 ($sdffe) from module conv.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$3199 ($sdffe) from module conv.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$3199 ($sdffe) from module conv.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$3199 ($sdffe) from module conv.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$3199 ($sdffe) from module conv.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$3199 ($sdffe) from module conv.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$3199 ($sdffe) from module conv.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$3199 ($sdffe) from module conv.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$3199 ($sdffe) from module conv.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$3199 ($sdffe) from module conv.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$3199 ($sdffe) from module conv.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$3199 ($sdffe) from module conv.
Adding SRST signal on $procdff$2765 ($dff) from module conv (D = $procmux$1427_Y, Q = \address_stride_b_2, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3201 ($sdff) from module conv (D = 16'0000000000000011, Q = \address_stride_b_2).
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$3202 ($sdffe) from module conv.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$3202 ($sdffe) from module conv.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$3202 ($sdffe) from module conv.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$3202 ($sdffe) from module conv.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$3202 ($sdffe) from module conv.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$3202 ($sdffe) from module conv.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$3202 ($sdffe) from module conv.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$3202 ($sdffe) from module conv.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$3202 ($sdffe) from module conv.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$3202 ($sdffe) from module conv.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$3202 ($sdffe) from module conv.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$3202 ($sdffe) from module conv.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$3202 ($sdffe) from module conv.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$3202 ($sdffe) from module conv.
Adding SRST signal on $procdff$2764 ($dff) from module conv (D = $procmux$1440_Y, Q = \address_stride_a_2, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3204 ($sdff) from module conv (D = 16'0000000000000001, Q = \address_stride_a_2).
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$3205 ($sdffe) from module conv.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$3205 ($sdffe) from module conv.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$3205 ($sdffe) from module conv.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$3205 ($sdffe) from module conv.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$3205 ($sdffe) from module conv.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$3205 ($sdffe) from module conv.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$3205 ($sdffe) from module conv.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$3205 ($sdffe) from module conv.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$3205 ($sdffe) from module conv.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$3205 ($sdffe) from module conv.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$3205 ($sdffe) from module conv.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$3205 ($sdffe) from module conv.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$3205 ($sdffe) from module conv.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$3205 ($sdffe) from module conv.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$3205 ($sdffe) from module conv.
Adding SRST signal on $procdff$2763 ($dff) from module conv (D = $procmux$1453_Y, Q = \address_mat_c_2, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:262:slice$3207 ($sdff) from module conv (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1195$93_Y, Q = \address_mat_c_2).
Adding SRST signal on $procdff$2762 ($dff) from module conv (D = $procmux$1466_Y, Q = \address_mat_b_2, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:262:slice$3209 ($sdff) from module conv (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1042$49_Y, Q = \address_mat_b_2).
Adding SRST signal on $procdff$2761 ($dff) from module conv (D = $procmux$1479_Y, Q = \address_mat_a_2, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:262:slice$3211 ($sdff) from module conv (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1041$47_Y, Q = \address_mat_a_2).
Adding SRST signal on $procdff$2760 ($dff) from module conv (D = $procmux$1491_Y, Q = \start_mat_mul_2, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3213 ($sdff) from module conv (D = $procmux$1491_Y, Q = \start_mat_mul_2).
Adding SRST signal on $procdff$2759 ($dff) from module conv (D = $procmux$1506_Y, Q = \validity_mask_b_1_cols, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$3217 ($sdff) from module conv (D = 4'0111, Q = \validity_mask_b_1_cols).
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$3218 ($sdffe) from module conv.
Adding SRST signal on $procdff$2758 ($dff) from module conv (D = $procmux$1519_Y, Q = \validity_mask_b_1_rows, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$3220 ($sdff) from module conv (D = 4'1111, Q = \validity_mask_b_1_rows).
Adding SRST signal on $procdff$2757 ($dff) from module conv (D = $procmux$1532_Y, Q = \validity_mask_a_1_cols, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$3222 ($sdff) from module conv (D = 4'1111, Q = \validity_mask_a_1_cols).
Adding SRST signal on $procdff$2756 ($dff) from module conv (D = $procmux$1545_Y, Q = \validity_mask_a_1_rows, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$3224 ($sdff) from module conv (D = 4'1111, Q = \validity_mask_a_1_rows).
Adding SRST signal on $procdff$2755 ($dff) from module conv (D = $procmux$1558_Y, Q = \address_stride_c_1, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3226 ($sdff) from module conv (D = 16'0000000001000000, Q = \address_stride_c_1).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$3227 ($sdffe) from module conv.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$3227 ($sdffe) from module conv.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$3227 ($sdffe) from module conv.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$3227 ($sdffe) from module conv.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$3227 ($sdffe) from module conv.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$3227 ($sdffe) from module conv.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$3227 ($sdffe) from module conv.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$3227 ($sdffe) from module conv.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$3227 ($sdffe) from module conv.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$3227 ($sdffe) from module conv.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$3227 ($sdffe) from module conv.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$3227 ($sdffe) from module conv.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$3227 ($sdffe) from module conv.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$3227 ($sdffe) from module conv.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$3227 ($sdffe) from module conv.
Adding SRST signal on $procdff$2754 ($dff) from module conv (D = $procmux$1571_Y, Q = \address_stride_b_1, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3229 ($sdff) from module conv (D = 16'0000000000000011, Q = \address_stride_b_1).
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$3230 ($sdffe) from module conv.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$3230 ($sdffe) from module conv.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$3230 ($sdffe) from module conv.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$3230 ($sdffe) from module conv.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$3230 ($sdffe) from module conv.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$3230 ($sdffe) from module conv.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$3230 ($sdffe) from module conv.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$3230 ($sdffe) from module conv.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$3230 ($sdffe) from module conv.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$3230 ($sdffe) from module conv.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$3230 ($sdffe) from module conv.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$3230 ($sdffe) from module conv.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$3230 ($sdffe) from module conv.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$3230 ($sdffe) from module conv.
Adding SRST signal on $procdff$2753 ($dff) from module conv (D = $procmux$1584_Y, Q = \address_stride_a_1, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3232 ($sdff) from module conv (D = 16'0000000000000001, Q = \address_stride_a_1).
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$3233 ($sdffe) from module conv.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$3233 ($sdffe) from module conv.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$3233 ($sdffe) from module conv.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$3233 ($sdffe) from module conv.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$3233 ($sdffe) from module conv.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$3233 ($sdffe) from module conv.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$3233 ($sdffe) from module conv.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$3233 ($sdffe) from module conv.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$3233 ($sdffe) from module conv.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$3233 ($sdffe) from module conv.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$3233 ($sdffe) from module conv.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$3233 ($sdffe) from module conv.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$3233 ($sdffe) from module conv.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$3233 ($sdffe) from module conv.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$3233 ($sdffe) from module conv.
Adding SRST signal on $procdff$2752 ($dff) from module conv (D = $procmux$1597_Y, Q = \address_mat_c_1, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:262:slice$3235 ($sdff) from module conv (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1195$93_Y, Q = \address_mat_c_1).
Adding SRST signal on $procdff$2751 ($dff) from module conv (D = $procmux$1610_Y, Q = \address_mat_b_1, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:262:slice$3237 ($sdff) from module conv (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1024$43_Y, Q = \address_mat_b_1).
Adding SRST signal on $procdff$2750 ($dff) from module conv (D = $procmux$1623_Y, Q = \address_mat_a_1, rval = 10'0000000000).
Adding EN signal on $auto$ff.cc:262:slice$3239 ($sdff) from module conv (D = $add$/home/zhigang/raw_data/raw_designs/vtr_designs/verilog/koios/conv_layer.v:1023$41_Y, Q = \address_mat_a_1).
Adding SRST signal on $procdff$2749 ($dff) from module conv (D = $procmux$1635_Y, Q = \start_mat_mul_1, rval = 1'0).
Adding EN signal on $auto$ff.cc:262:slice$3241 ($sdff) from module conv (D = $procmux$1635_Y, Q = \start_mat_mul_1).
Adding SRST signal on $procdff$2748 ($dff) from module conv (D = $procmux$1650_Y, Q = \validity_mask_b_0_cols, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$3245 ($sdff) from module conv (D = 4'0111, Q = \validity_mask_b_0_cols).
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$3246 ($sdffe) from module conv.
Adding SRST signal on $procdff$2747 ($dff) from module conv (D = $procmux$1663_Y, Q = \validity_mask_b_0_rows, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$3248 ($sdff) from module conv (D = 4'1111, Q = \validity_mask_b_0_rows).
Adding SRST signal on $procdff$2746 ($dff) from module conv (D = $procmux$1676_Y, Q = \validity_mask_a_0_cols, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$3250 ($sdff) from module conv (D = 4'1111, Q = \validity_mask_a_0_cols).
Adding SRST signal on $procdff$2745 ($dff) from module conv (D = $procmux$1689_Y, Q = \validity_mask_a_0_rows, rval = 4'0000).
Adding EN signal on $auto$ff.cc:262:slice$3252 ($sdff) from module conv (D = 4'1111, Q = \validity_mask_a_0_rows).
Adding SRST signal on $procdff$2744 ($dff) from module conv (D = $procmux$1702_Y, Q = \address_stride_c_0, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3254 ($sdff) from module conv (D = 16'0000000001000000, Q = \address_stride_c_0).
Setting constant 0-bit at position 0 on $auto$ff.cc:262:slice$3255 ($sdffe) from module conv.
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$3255 ($sdffe) from module conv.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$3255 ($sdffe) from module conv.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$3255 ($sdffe) from module conv.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$3255 ($sdffe) from module conv.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$3255 ($sdffe) from module conv.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$3255 ($sdffe) from module conv.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$3255 ($sdffe) from module conv.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$3255 ($sdffe) from module conv.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$3255 ($sdffe) from module conv.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$3255 ($sdffe) from module conv.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$3255 ($sdffe) from module conv.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$3255 ($sdffe) from module conv.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$3255 ($sdffe) from module conv.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$3255 ($sdffe) from module conv.
Adding SRST signal on $procdff$2743 ($dff) from module conv (D = $procmux$1715_Y, Q = \address_stride_b_0, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3257 ($sdff) from module conv (D = 16'0000000000000011, Q = \address_stride_b_0).
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$3258 ($sdffe) from module conv.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$3258 ($sdffe) from module conv.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$3258 ($sdffe) from module conv.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$3258 ($sdffe) from module conv.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$3258 ($sdffe) from module conv.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$3258 ($sdffe) from module conv.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$3258 ($sdffe) from module conv.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$3258 ($sdffe) from module conv.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$3258 ($sdffe) from module conv.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$3258 ($sdffe) from module conv.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$3258 ($sdffe) from module conv.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$3258 ($sdffe) from module conv.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$3258 ($sdffe) from module conv.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$3258 ($sdffe) from module conv.
Adding SRST signal on $procdff$2742 ($dff) from module conv (D = $procmux$1728_Y, Q = \address_stride_a_0, rval = 16'0000000000000000).
Adding EN signal on $auto$ff.cc:262:slice$3260 ($sdff) from module conv (D = 16'0000000000000001, Q = \address_stride_a_0).
Setting constant 0-bit at position 1 on $auto$ff.cc:262:slice$3261 ($sdffe) from module conv.
Setting constant 0-bit at position 2 on $auto$ff.cc:262:slice$3261 ($sdffe) from module conv.
Setting constant 0-bit at position 3 on $auto$ff.cc:262:slice$3261 ($sdffe) from module conv.
Setting constant 0-bit at position 4 on $auto$ff.cc:262:slice$3261 ($sdffe) from module conv.
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$3261 ($sdffe) from module conv.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$3261 ($sdffe) from module conv.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$3261 ($sdffe) from module conv.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$3261 ($sdffe) from module conv.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$3261 ($sdffe) from module conv.
Setting constant 0-bit at position 10 on $auto$ff.cc:262:slice$3261 ($sdffe) from module conv.
Setting constant 0-bit at position 11 on $auto$ff.cc:262:slice$3261 ($sdffe) from module conv.
Setting constant 0-bit at position 12 on $auto$ff.cc:262:slice$3261 ($sdffe) from module conv.
Setting constant 0-bit at position 13 on $auto$ff.cc:262:slice$3261 ($sdffe) from module conv.
Setting constant 0-bit at position 14 on $auto$ff.cc:262:slice$3261 ($sdffe) from module conv.
Setting constant 0-bit at position 15 on $auto$ff.cc:262:slice$3261 ($sdffe) from module conv.

4.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \qadd..
Finding unused cells or wires in module \qmult..
Finding unused cells or wires in module \seq_mac..
Finding unused cells or wires in module \processing_element..
Finding unused cells or wires in module \systolic_pe_matrix..
Finding unused cells or wires in module \systolic_data_setup..
Finding unused cells or wires in module \output_logic..
Finding unused cells or wires in module \matmul_4x4_systolic..
Finding unused cells or wires in module \ram..
Finding unused cells or wires in module \conv..
Removed 240 unused cells and 1423 unused wires.
<suppressed ~308 debug messages>

4.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module conv.
<suppressed ~28 debug messages>
Optimizing module matmul_4x4_systolic.
Optimizing module output_logic.
<suppressed ~8 debug messages>
Optimizing module processing_element.
Optimizing module qadd.
Optimizing module qmult.
Optimizing module ram.
Optimizing module seq_mac.
Optimizing module systolic_data_setup.
<suppressed ~2 debug messages>
Optimizing module systolic_pe_matrix.

4.9. Rerunning OPT passes. (Maybe there is more to do..)

4.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \conv..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \matmul_4x4_systolic..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \output_logic..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \processing_element..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \qadd..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \qmult..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \seq_mac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \systolic_data_setup..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \systolic_pe_matrix..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~99 debug messages>

4.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \conv.
  Optimizing cells in module \matmul_4x4_systolic.
  Optimizing cells in module \output_logic.
  Optimizing cells in module \processing_element.
  Optimizing cells in module \qadd.
  Optimizing cells in module \qmult.
  Optimizing cells in module \ram.
  Optimizing cells in module \seq_mac.
  Optimizing cells in module \systolic_data_setup.
  Optimizing cells in module \systolic_pe_matrix.
Performed a total of 0 changes.

4.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\conv'.
<suppressed ~180 debug messages>
Finding identical cells in module `\matmul_4x4_systolic'.
Finding identical cells in module `\output_logic'.
<suppressed ~18 debug messages>
Finding identical cells in module `\processing_element'.
Finding identical cells in module `\qadd'.
Finding identical cells in module `\qmult'.
Finding identical cells in module `\ram'.
Finding identical cells in module `\seq_mac'.
Finding identical cells in module `\systolic_data_setup'.
Finding identical cells in module `\systolic_pe_matrix'.
Removed a total of 66 cells.

4.13. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 5 on $auto$ff.cc:262:slice$2992 ($sdffe) from module conv.
Setting constant 0-bit at position 6 on $auto$ff.cc:262:slice$2992 ($sdffe) from module conv.
Setting constant 0-bit at position 7 on $auto$ff.cc:262:slice$2992 ($sdffe) from module conv.
Setting constant 0-bit at position 8 on $auto$ff.cc:262:slice$2992 ($sdffe) from module conv.
Setting constant 0-bit at position 9 on $auto$ff.cc:262:slice$2992 ($sdffe) from module conv.

4.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \conv..
Finding unused cells or wires in module \matmul_4x4_systolic..
Finding unused cells or wires in module \output_logic..
Finding unused cells or wires in module \processing_element..
Finding unused cells or wires in module \qadd..
Finding unused cells or wires in module \qmult..
Finding unused cells or wires in module \ram..
Finding unused cells or wires in module \seq_mac..
Finding unused cells or wires in module \systolic_data_setup..
Finding unused cells or wires in module \systolic_pe_matrix..
Removed 0 unused cells and 29 unused wires.
<suppressed ~2 debug messages>

4.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module conv.
Optimizing module matmul_4x4_systolic.
Optimizing module output_logic.
Optimizing module processing_element.
Optimizing module qadd.
Optimizing module qmult.
Optimizing module ram.
Optimizing module seq_mac.
Optimizing module systolic_data_setup.
Optimizing module systolic_pe_matrix.

4.16. Rerunning OPT passes. (Maybe there is more to do..)

4.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \conv..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \matmul_4x4_systolic..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \output_logic..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \processing_element..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \qadd..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \qmult..
  Creating internal representation of mux trees.
  No muxes found in this module.
Running muxtree optimizer on module \ram..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \seq_mac..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \systolic_data_setup..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Running muxtree optimizer on module \systolic_pe_matrix..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.
<suppressed ~97 debug messages>

4.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \conv.
  Optimizing cells in module \matmul_4x4_systolic.
  Optimizing cells in module \output_logic.
  Optimizing cells in module \processing_element.
  Optimizing cells in module \qadd.
  Optimizing cells in module \qmult.
  Optimizing cells in module \ram.
  Optimizing cells in module \seq_mac.
  Optimizing cells in module \systolic_data_setup.
  Optimizing cells in module \systolic_pe_matrix.
Performed a total of 0 changes.

4.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\conv'.
Finding identical cells in module `\matmul_4x4_systolic'.
Finding identical cells in module `\output_logic'.
Finding identical cells in module `\processing_element'.
Finding identical cells in module `\qadd'.
Finding identical cells in module `\qmult'.
Finding identical cells in module `\ram'.
Finding identical cells in module `\seq_mac'.
Finding identical cells in module `\systolic_data_setup'.
Finding identical cells in module `\systolic_pe_matrix'.
Removed a total of 0 cells.

4.20. Executing OPT_DFF pass (perform DFF optimizations).

4.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \conv..
Finding unused cells or wires in module \matmul_4x4_systolic..
Finding unused cells or wires in module \output_logic..
Finding unused cells or wires in module \processing_element..
Finding unused cells or wires in module \qadd..
Finding unused cells or wires in module \qmult..
Finding unused cells or wires in module \ram..
Finding unused cells or wires in module \seq_mac..
Finding unused cells or wires in module \systolic_data_setup..
Finding unused cells or wires in module \systolic_pe_matrix..

4.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module conv.
Optimizing module matmul_4x4_systolic.
Optimizing module output_logic.
Optimizing module processing_element.
Optimizing module qadd.
Optimizing module qmult.
Optimizing module ram.
Optimizing module seq_mac.
Optimizing module systolic_data_setup.
Optimizing module systolic_pe_matrix.

4.23. Finished OPT passes. (There is nothing left to do.)

5. Printing statistics.

=== conv ===

   Number of wires:                419
   Number of wire bits:           8209
   Number of public wires:         307
   Number of public wire bits:    7712
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                241
     $add                          192
     $and                            9
     $dlatch                      1092
     $eq                           154
     $logic_not                     13
     $mux                          135
     $ne                            14
     $not                            2
     $pmux                         271
     $reduce_and                    12
     $reduce_bool                   33
     $reduce_or                     28
     $sdffe                        316

=== matmul_4x4_systolic ===

   Number of wires:                 94
   Number of wire bits:           1503
   Number of public wires:          83
   Number of public wire bits:    1337
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 26
     $add                           96
     $eq                             8
     $gt                             8
     $logic_not                     16
     $logic_or                       1
     $mux                          161
     $not                            1
     $or                             1
     $sdff                           9
     $sub                           32

=== output_logic ===

   Number of wires:                 90
   Number of wire bits:           2337
   Number of public wires:          40
   Number of public wire bits:     925
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 59
     $add                          112
     $dffe                          10
     $eq                            64
     $ge                            32
     $mux                         1209
     $ne                             5
     $not                            1
     $or                             1
     $reduce_and                     5
     $reduce_bool                   11
     $sdffe                        290
     $sub                           80

=== processing_element ===

   Number of wires:                 20
   Number of wire bits:            114
   Number of public wires:          14
   Number of public wire bits:     108
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 12
     $and                            2
     $logic_and                      1
     $logic_or                       2
     $not                            3
     $or                             1
     $sdffe                         32

=== qadd ===

   Number of wires:                  3
   Number of wire bits:             96
   Number of public wires:           3
   Number of public wire bits:      96
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $add                           32

=== qmult ===

   Number of wires:                  3
   Number of wire bits:             64
   Number of public wires:           3
   Number of public wire bits:      64
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  1
     $mul                           32

=== ram ===

   Number of wires:                 42
   Number of wire bits:           1149
   Number of public wires:          10
   Number of public wire bits:     317
   Number of memories:               1
   Number of memory bits:        16384
   Number of processes:              0
   Number of cells:                 48
     $add                          192
     $dff                          128
     $mux                          392

=== seq_mac ===

   Number of wires:                 20
   Number of wire bits:            326
   Number of public wires:          16
   Number of public wire bits:     292
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 14
     $and                            1
     $mux                          112
     $reduce_or                     16
     $sdff                         112

=== systolic_data_setup ===

   Number of wires:                124
   Number of wire bits:           1052
   Number of public wires:          52
   Number of public wire bits:     688
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                106
     $add                          112
     $and                          256
     $dffe                          20
     $eq                            64
     $ge                            96
     $logic_and                     10
     $logic_not                      8
     $logic_or                      10
     $lt                            16
     $mux                          138
     $not                           11
     $reduce_bool                    4
     $reduce_or                      4
     $sdff                         208
     $sdffe                          2
     $sub                           32

=== systolic_pe_matrix ===

   Number of wires:                 89
   Number of wire bits:           1092
   Number of public wires:          79
   Number of public wire bits:    1052
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 24
     $or                            45

=== design hierarchy ===

   conv                              1
     matmul_4x4_systolic             0
       output_logic                  0
       systolic_data_setup           0
       systolic_pe_matrix            0
         processing_element          0
           seq_mac                   0
             qadd                    0
             qmult                   0
     ram                             0

   Number of wires:                419
   Number of wire bits:           8209
   Number of public wires:         307
   Number of public wire bits:    7712
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                241
     $add                          192
     $and                            9
     $dlatch                      1092
     $eq                           154
     $logic_not                     13
     $mux                          135
     $ne                            14
     $not                            2
     $pmux                         271
     $reduce_and                    12
     $reduce_bool                   33
     $reduce_or                     28
     $sdffe                        316

Warnings: 1 unique messages, 1 total
End of script. Logfile hash: a2ce973ebf, CPU: user 0.89s system 0.00s, MEM: 26.16 MB peak
Yosys 0.10+12 (git sha1 72fac04, gcc 7.4.0-1ubuntu1~16.04~ppa1 -fPIC -Os)
Time spent: 22% 5x opt_expr (0 sec), 19% 3x opt_clean (0 sec), ...
