<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01 Transitional//EN">
<HTML>
 <HEAD>
   <TITLE> [Openocd-development] Problem with OpenOCD 0.5.0-rc1 and STM32 verify_image
   </TITLE>
   <LINK REL="Index" HREF="http://lists.berlios.de/pipermail/openocd-development/2011-July/index.html" >
   <LINK REL="made" HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20%3D%3Futf-8%3Fq%3FProblem_with_OpenOCD_0%3D2E5%3D2E0-rc%3F%3D%0A%09%3D%3Futf-8%3Fq%3F1_and_STM32_verify%3D5Fimage%3F%3D&In-Reply-To=%3Cloom.20110721T173551-890%40post.gmane.org%3E">
   <META NAME="robots" CONTENT="index,nofollow">
   <style type="text/css">
       pre {
           white-space: pre-wrap;       /* css-2.1, curent FF, Opera, Safari */
           }
   </style>
   <META http-equiv="Content-Type" content="text/html; charset=us-ascii">
   <LINK REL="Previous"  HREF="020377.html">
   <LINK REL="Next"  HREF="020350.html">
 </HEAD>
 <BODY BGCOLOR="#ffffff">
   <H1>[Openocd-development] Problem with OpenOCD 0.5.0-rc1 and STM32 verify_image</H1>
    <B>Magnus S.</B> 
    <A HREF="mailto:openocd-development%40lists.berlios.de?Subject=Re%3A%20%5BOpenocd-development%5D%20%3D%3Futf-8%3Fq%3FProblem_with_OpenOCD_0%3D2E5%3D2E0-rc%3F%3D%0A%09%3D%3Futf-8%3Fq%3F1_and_STM32_verify%3D5Fimage%3F%3D&In-Reply-To=%3Cloom.20110721T173551-890%40post.gmane.org%3E"
       TITLE="[Openocd-development] Problem with OpenOCD 0.5.0-rc1 and STM32 verify_image">mankku86 at yahoo.se
       </A><BR>
    <I>Thu Jul 21 17:57:32 CEST 2011</I>
    <P><UL>
        <LI>Previous message: <A HREF="020377.html">[Openocd-development] [PATCH] Remove deprecated '-p' option from doc
</A></li>
        <LI>Next message: <A HREF="020350.html">[Openocd-development] Problem with OpenOCD 0.5.0-rc1 and STM32 verify_image
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#20349">[ date ]</a>
              <a href="thread.html#20349">[ thread ]</a>
              <a href="subject.html#20349">[ subject ]</a>
              <a href="author.html#20349">[ author ]</a>
         </LI>
       </UL>
    <HR>  
<!--beginarticle-->
<PRE>Hi all

I have been using OpenOCD 0.5.0 (development version October 2010) and have ued
the verify_image command to check if the Flash needs to be reprogrammed. I
started encountering problems with the verify_image command failing to calculate
the checksum, then doing a binary compare over SRAM (0x20000000) which to me
seems like madness, as I'm trying to verify Flash. I'm using an Olimex JTAG
Tiny and running Windows 7 64-bit.

I am using a telnet port for controlling the debugger; this shouldn't be 
relevant.

I have resorted to using the command &quot;verify_image x.elf 0x00000000&quot; and it has
been successful. In the STM32 I use, the space starting at 0x00000000 is
remapped to 0x08000000 which is the embedded Flash. Below is a debug-level 3 
print.

C:\&gt;openocd -d3 -c &quot;telnet_port 4444&quot; -c &quot;source [find
tcl/interface/olimex-jtag-tiny.cfg]&quot; -c &quot;source [find tcl/target/stm32.cfg]&quot; -c
&quot;init&quot; -c &quot;reset halt
&quot; -c &quot;verify_image
&quot;F:/EsorolTechnologies/embeddedfws/BuildTools/BuildOutput/FW00018/FW00018.elf&quot;
0x00000000

Open On-Chip Debugger 0.5.0-dev (2011-07-11-21:18)
Licensed under GNU GPL v2
For bug reports, read
        <A HREF="http://openocd.berlios.de/doc/doxygen/bugs.html">http://openocd.berlios.de/doc/doxygen/bugs.html</A>
User : 11 6 command.c:557 command_print(): debug_level: 3
Debug: 12 9 configuration.c:45 add_script_search_dir(): adding C:\Program File
s (x86)\OpenOCD\openocd-x64-0.5.0-rc1\bin\..
Debug: 13 18 configuration.c:45 add_script_search_dir(): adding C:/Program Fil
es (x86)/OpenOCD/openocd-x64-0.5.0-rc1/bin/../share/openocd/scripts
Debug: 14 29 command.c:151 script_debug(): command - ocd_command ocd_command t
ype ocd_telnet_port 4444
Debug: 15 37 command.c:151 script_debug(): command - telnet_port ocd_telnet_po
rt 4444
Debug: 17 41 configuration.c:87 find_file(): found C:\Program Files (x86)\Open
OCD\openocd-x64-0.5.0-rc1\bin\../tcl/interface/olimex-jtag-tiny.cfg
Debug: 18 48 command.c:151 script_debug(): command - ocd_command ocd_command t
ype ocd_interface ft2232
Debug: 19 53 command.c:151 script_debug(): command - interface ocd_interface f
t2232
Debug: 21 57 command.c:364 register_command_handler(): registering 'ocd_ft2232
_device_desc'...
Debug: 22 61 command.c:364 register_command_handler(): registering 'ocd_ft2232
_serial'...
Debug: 23 66 command.c:364 register_command_handler(): registering 'ocd_ft2232
_layout'...
Debug: 24 70 command.c:364 register_command_handler(): registering 'ocd_ft2232
_vid_pid'...
Debug: 25 74 command.c:364 register_command_handler(): registering 'ocd_ft2232
_latency'...
Info : 26 78 transport.c:123 allow_transports(): only one transport option; au
toselect 'jtag'
Debug: 27 82 command.c:364 register_command_handler(): registering 'ocd_jtag_f
lush_queue_sleep'...
Debug: 28 87 command.c:364 register_command_handler(): registering 'ocd_jtag_r
clk'...
Debug: 29 91 command.c:364 register_command_handler(): registering 'ocd_jtag_n
trst_delay'...
Debug: 30 95 command.c:364 register_command_handler(): registering 'ocd_jtag_n
trst_assert_width'...
Debug: 31 99 command.c:364 register_command_handler(): registering 'ocd_scan_c
hain'...
Debug: 32 104 command.c:364 register_command_handler(): registering 'ocd_jtag_
reset'...
Debug: 33 108 command.c:364 register_command_handler(): registering 'ocd_runte
st'...
Debug: 34 111 command.c:364 register_command_handler(): registering 'ocd_irsca
n'...
Debug: 35 115 command.c:364 register_command_handler(): registering 'ocd_verif
y_ircapture'...
Debug: 36 120 command.c:364 register_command_handler(): registering 'ocd_verif
y_jtag'...
Debug: 37 124 command.c:364 register_command_handler(): registering 'ocd_tms_s
equence'...
Debug: 38 128 command.c:364 register_command_handler(): registering 'ocd_wait_
srst_deassert'...
Debug: 39 133 command.c:364 register_command_handler(): registering 'ocd_jtag'
...
Debug: 40 138 command.c:364 register_command_handler(): registering 'ocd_jtag'
...
Debug: 41 144 command.c:364 register_command_handler(): registering 'ocd_jtag'
...
Debug: 42 150 command.c:364 register_command_handler(): registering 'ocd_jtag'
...
Debug: 43 156 command.c:364 register_command_handler(): registering 'ocd_jtag'
...
Debug: 44 162 command.c:364 register_command_handler(): registering 'ocd_jtag'
...
Debug: 45 168 command.c:364 register_command_handler(): registering 'ocd_jtag'
...
Debug: 46 174 command.c:364 register_command_handler(): registering 'ocd_jtag'
...
Debug: 47 181 command.c:364 register_command_handler(): registering 'ocd_jtag'
...
Debug: 48 187 command.c:364 register_command_handler(): registering 'ocd_jtag'
...
Debug: 49 192 command.c:364 register_command_handler(): registering 'ocd_jtag'
...
Debug: 50 198 command.c:364 register_command_handler(): registering 'ocd_jtag'
...
Debug: 51 204 command.c:364 register_command_handler(): registering 'ocd_jtag'
...
Debug: 52 209 command.c:364 register_command_handler(): registering 'ocd_svf'.
..
Debug: 53 215 command.c:364 register_command_handler(): registering 'ocd_xsvf'
...
Debug: 54 222 command.c:151 script_debug(): command - ocd_command ocd_command
type ocd_ft2232_device_desc Olimex OpenOCD JTAG TINY
Debug: 55 229 command.c:151 script_debug(): command - ft2232_device_desc ocd_f
t2232_device_desc Olimex OpenOCD JTAG TINY
Debug: 57 236 command.c:151 script_debug(): command - ocd_command ocd_command
type ocd_ft2232_layout olimex-jtag
Debug: 58 241 command.c:151 script_debug(): command - ft2232_layout ocd_ft2232
_layout olimex-jtag
Debug: 60 247 command.c:151 script_debug(): command - ocd_command ocd_command
type ocd_ft2232_vid_pid 0x15ba 0x0004
Debug: 61 253 command.c:151 script_debug(): command - ft2232_vid_pid ocd_ft223
2_vid_pid 0x15ba 0x0004
Debug: 63 259 configuration.c:87 find_file(): found C:\Program Files (x86)\Ope
nOCD\openocd-x64-0.5.0-rc1\bin\../tcl/target/stm32.cfg
Debug: 64 267 command.c:151 script_debug(): command - ocd_command ocd_command
type ocd_adapter_khz 1000
Debug: 65 272 command.c:151 script_debug(): command - adapter_khz ocd_adapter_
khz 1000
Debug: 67 277 core.c:1639 jtag_config_khz(): handle jtag khz
Debug: 68 281 core.c:1602 adapter_khz_to_speed(): convert khz to interface spe
cific speed value
Debug: 69 287 core.c:1602 adapter_khz_to_speed(): convert khz to interface spe
cific speed value
User : 70 292 command.c:557 command_print(): 1000 kHz
Debug: 71 296 command.c:151 script_debug(): command - ocd_command ocd_command
type ocd_adapter_nsrst_delay 100
Debug: 72 301 command.c:151 script_debug(): command - adapter_nsrst_delay ocd_
adapter_nsrst_delay 100
User : 74 307 command.c:557 command_print(): adapter_nsrst_delay: 100
Debug: 75 311 command.c:151 script_debug(): command - ocd_command ocd_command
type ocd_jtag_ntrst_delay 100
Debug: 76 317 command.c:151 script_debug(): command - jtag_ntrst_delay ocd_jta
g_ntrst_delay 100
User : 78 322 command.c:557 command_print(): jtag_ntrst_delay: 100
Debug: 79 326 command.c:151 script_debug(): command - ocd_command ocd_command
type ocd_jtag newtap stm32 cpu -irlen 4 -ircapture 0x1 -irmask 0xf -expected-i
d 0x3ba00477
Debug: 80 334 command.c:151 script_debug(): command - ocd_jtag ocd_jtag newtap
 stm32 cpu -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id 0x3ba00477
Debug: 81 343 tcl.c:575 jim_newtap_cmd(): Creating New Tap, Chip: stm32, Tap:
cpu, Dotted: stm32.cpu, 8 params
Debug: 82 349 tcl.c:592 jim_newtap_cmd(): Processing option: -irlen
Debug: 83 353 tcl.c:592 jim_newtap_cmd(): Processing option: -ircapture
Debug: 84 357 tcl.c:592 jim_newtap_cmd(): Processing option: -irmask
Debug: 85 360 tcl.c:592 jim_newtap_cmd(): Processing option: -expected-id
Debug: 86 364 core.c:1337 jtag_tap_init(): Created Tap: stm32.cpu @ abs positi
on 0, irlen 4, capture: 0x1 mask: 0xf
Debug: 87 371 command.c:151 script_debug(): command - ocd_command ocd_command
type ocd_jtag newtap stm32 bs -irlen 5 -expected-id 0x06412041 -expected-id 0x
06410041 -expected-id 0x16410041 -expected-id 0x06420041 -expected-id 0x064140
41 -expected-id 0x06418041 -expected-id 0x06430041
Debug: 88 385 command.c:151 script_debug(): command - ocd_jtag ocd_jtag newtap
 stm32 bs -irlen 5 -expected-id 0x06412041 -expected-id 0x06410041 -expected-i
d 0x16410041 -expected-id 0x06420041 -expected-id 0x06414041 -expected-id 0x06
418041 -expected-id 0x06430041
Debug: 89 399 tcl.c:575 jim_newtap_cmd(): Creating New Tap, Chip: stm32, Tap:
bs, Dotted: stm32.bs, 16 params
Debug: 90 405 tcl.c:592 jim_newtap_cmd(): Processing option: -irlen
Debug: 91 408 tcl.c:592 jim_newtap_cmd(): Processing option: -expected-id
Debug: 92 412 tcl.c:592 jim_newtap_cmd(): Processing option: -expected-id
Debug: 93 416 tcl.c:592 jim_newtap_cmd(): Processing option: -expected-id
Debug: 94 420 tcl.c:592 jim_newtap_cmd(): Processing option: -expected-id
Debug: 95 424 tcl.c:592 jim_newtap_cmd(): Processing option: -expected-id
Debug: 96 428 tcl.c:592 jim_newtap_cmd(): Processing option: -expected-id
Debug: 97 431 tcl.c:592 jim_newtap_cmd(): Processing option: -expected-id
Debug: 98 435 core.c:1337 jtag_tap_init(): Created Tap: stm32.bs @ abs positio
n 0, irlen 5, capture: 0x1 mask: 0x3
Debug: 99 441 command.c:151 script_debug(): command - ocd_command ocd_command
type ocd_target create stm32.cpu cortex_m3 -endian little -chain-position stm3
2.cpu
Debug: 100 450 command.c:151 script_debug(): command - ocd_target ocd_target c
reate stm32.cpu cortex_m3 -endian little -chain-position stm32.cpu
Debug: 101 458 command.c:364 register_command_handler(): registering 'ocd_arm'
...
Debug: 102 463 command.c:364 register_command_handler(): registering 'ocd_arm'
...
Debug: 103 470 command.c:364 register_command_handler(): registering 'ocd_arm'
...
Debug: 104 475 command.c:364 register_command_handler(): registering 'ocd_arm'
...
Debug: 105 481 command.c:364 register_command_handler(): registering 'ocd_arm'
...
Debug: 106 487 command.c:364 register_command_handler(): registering 'ocd_arm'
...
Debug: 107 492 command.c:364 register_command_handler(): registering 'ocd_dap'
...
Debug: 108 498 command.c:364 register_command_handler(): registering 'ocd_dap'
...
Debug: 109 505 command.c:364 register_command_handler(): registering 'ocd_dap'
...
Debug: 110 510 command.c:364 register_command_handler(): registering 'ocd_dap'
...
Debug: 111 516 command.c:364 register_command_handler(): registering 'ocd_dap'
...
Debug: 112 522 command.c:364 register_command_handler(): registering 'ocd_cort
ex_m3'...
Debug: 113 528 command.c:364 register_command_handler(): registering 'ocd_cort
ex_m3'...
Debug: 114 534 command.c:364 register_command_handler(): registering 'ocd_cort
ex_m3'...
Debug: 115 541 command.c:364 register_command_handler(): registering 'ocd_stm3
2.cpu'...
Debug: 116 547 command.c:364 register_command_handler(): registering 'ocd_stm3
2.cpu'...
Debug: 117 553 command.c:364 register_command_handler(): registering 'ocd_stm3
2.cpu'...
Debug: 118 558 command.c:364 register_command_handler(): registering 'ocd_stm3
2.cpu'...
Debug: 119 564 command.c:364 register_command_handler(): registering 'ocd_stm3
2.cpu'...
Debug: 120 571 command.c:364 register_command_handler(): registering 'ocd_stm3
2.cpu'...
Debug: 121 576 command.c:364 register_command_handler(): registering 'ocd_stm3
2.cpu'...
Debug: 122 582 command.c:364 register_command_handler(): registering 'ocd_stm3
2.cpu'...
Debug: 123 588 command.c:364 register_command_handler(): registering 'ocd_stm3
2.cpu'...
Debug: 124 594 command.c:364 register_command_handler(): registering 'ocd_stm3
2.cpu'...
Debug: 125 600 command.c:364 register_command_handler(): registering 'ocd_stm3
2.cpu'...
Debug: 126 606 command.c:364 register_command_handler(): registering 'ocd_stm3
2.cpu'...
Debug: 127 613 command.c:364 register_command_handler(): registering 'ocd_stm3
2.cpu'...
Debug: 128 619 command.c:364 register_command_handler(): registering 'ocd_stm3
2.cpu'...
Debug: 129 625 command.c:364 register_command_handler(): registering 'ocd_stm3
2.cpu'...
Debug: 130 631 command.c:364 register_command_handler(): registering 'ocd_stm3
2.cpu'...
Debug: 131 638 command.c:364 register_command_handler(): registering 'ocd_stm3
2.cpu'...
Debug: 132 642 command.c:364 register_command_handler(): registering 'ocd_stm3
2.cpu'...
Debug: 133 649 command.c:364 register_command_handler(): registering 'ocd_stm3
2.cpu'...
Debug: 134 655 command.c:364 register_command_handler(): registering 'ocd_stm3
2.cpu'...
Debug: 135 661 command.c:364 register_command_handler(): registering 'ocd_stm3
2.cpu'...
Debug: 136 667 command.c:364 register_command_handler(): registering 'ocd_stm3
2.cpu'...
Debug: 137 673 command.c:364 register_command_handler(): registering 'ocd_stm3
2.cpu'...
Debug: 138 679 command.c:364 register_command_handler(): registering 'ocd_stm3
2.cpu'...
Debug: 139 686 command.c:364 register_command_handler(): registering 'ocd_stm3
2.cpu'...
Debug: 140 692 command.c:364 register_command_handler(): registering 'ocd_stm3
2.cpu'...
Debug: 141 698 command.c:364 register_command_handler(): registering 'ocd_stm3
2.cpu'...
Debug: 142 705 command.c:364 register_command_handler(): registering 'ocd_stm3
2.cpu'...
Debug: 143 709 command.c:364 register_command_handler(): registering 'ocd_stm3
2.cpu'...
Debug: 144 716 command.c:364 register_command_handler(): registering 'ocd_stm3
2.cpu'...
Debug: 145 722 command.c:364 register_command_handler(): registering 'ocd_stm3
2.cpu'...
Debug: 146 728 command.c:364 register_command_handler(): registering 'ocd_stm3
2.cpu'...
Debug: 147 734 command.c:364 register_command_handler(): registering 'ocd_stm3
2.cpu'...
Debug: 148 740 command.c:364 register_command_handler(): registering 'ocd_stm3
2.cpu'...
Debug: 149 746 command.c:364 register_command_handler(): registering 'ocd_stm3
2.cpu'...
Debug: 150 753 command.c:364 register_command_handler(): registering 'ocd_stm3
2.cpu'...
Debug: 151 759 command.c:151 script_debug(): command - ocd_command ocd_command
 type ocd_stm32.cpu configure -work-area-phys 0x20000000 -work-area-size 0x400
0 -work-area-backup 0
Debug: 152 769 command.c:151 script_debug(): command - ocd_stm32.cpu ocd_stm32
.cpu configure -work-area-phys 0x20000000 -work-area-size 0x4000 -work-area-ba
ckup 0
Debug: 153 779 command.c:151 script_debug(): command - ocd_command ocd_command
 type ocd_flash bank stm32.flash stm32x 0x08000000 0 0 0 stm32.cpu
Debug: 154 788 command.c:151 script_debug(): command - ocd_flash ocd_flash ban
k stm32.flash stm32x 0x08000000 0 0 0 stm32.cpu
Debug: 157 794 command.c:364 register_command_handler(): registering 'ocd_stm3
2x'...
Debug: 158 799 command.c:364 register_command_handler(): registering 'ocd_stm3
2x'...
Debug: 159 805 command.c:364 register_command_handler(): registering 'ocd_stm3
2x'...
Debug: 160 811 command.c:364 register_command_handler(): registering 'ocd_stm3
2x'...
Debug: 161 817 command.c:364 register_command_handler(): registering 'ocd_stm3
2x'...
Debug: 162 824 command.c:151 script_debug(): command - ocd_command ocd_command
 type ocd_cortex_m3 reset_config sysresetreq
Debug: 163 832 command.c:151 script_debug(): command - ocd_cortex_m3 ocd_corte
x_m3 reset_config sysresetreq
User : 165 838 command.c:557 command_print(): cortex_m3 reset_config sysresetr
eq
Debug: 166 843 command.c:151 script_debug(): command - ocd_command ocd_command
 type ocd_init
Debug: 167 849 command.c:151 script_debug(): command - init ocd_init
Debug: 169 854 command.c:151 script_debug(): command - ocd_command ocd_command
 type ocd_target init
Debug: 170 860 command.c:151 script_debug(): command - ocd_target ocd_target i
nit
Debug: 172 865 target.c:929 handle_target_init_command(): Initializing targets
...
Debug: 173 871 command.c:364 register_command_handler(): registering 'ocd_targ
et_request'...
Debug: 174 877 command.c:364 register_command_handler(): registering 'ocd_trac
e'...
Debug: 175 883 command.c:364 register_command_handler(): registering 'ocd_trac
e'...
Debug: 176 889 command.c:364 register_command_handler(): registering 'ocd_fast
_load_image'...
Debug: 177 896 command.c:364 register_command_handler(): registering 'ocd_fast
_load'...
Debug: 178 902 command.c:364 register_command_handler(): registering 'ocd_prof
ile'...
Debug: 179 908 command.c:364 register_command_handler(): registering 'ocd_virt
2phys'...
Debug: 180 914 command.c:364 register_command_handler(): registering 'ocd_reg'
...
Debug: 181 920 command.c:364 register_command_handler(): registering 'ocd_poll
'...
Debug: 182 925 command.c:364 register_command_handler(): registering 'ocd_wait
_halt'...
Debug: 183 931 command.c:364 register_command_handler(): registering 'ocd_halt
'...
Debug: 184 938 command.c:364 register_command_handler(): registering 'ocd_resu
me'...
Debug: 185 943 command.c:364 register_command_handler(): registering 'ocd_rese
t'...
Debug: 186 949 command.c:364 register_command_handler(): registering 'ocd_soft
_reset_halt'...
Debug: 187 956 command.c:364 register_command_handler(): registering 'ocd_step
'...
Debug: 188 961 command.c:364 register_command_handler(): registering 'ocd_mdw'
...
Debug: 189 967 command.c:364 register_command_handler(): registering 'ocd_mdh'
...
Debug: 190 973 command.c:364 register_command_handler(): registering 'ocd_mdb'
...
Debug: 191 979 command.c:364 register_command_handler(): registering 'ocd_mww'
...
Debug: 192 985 command.c:364 register_command_handler(): registering 'ocd_mwh'
...
Debug: 193 991 command.c:364 register_command_handler(): registering 'ocd_mwb'
...
Debug: 194 997 command.c:364 register_command_handler(): registering 'ocd_bp'.
..
Debug: 195 1004 command.c:364 register_command_handler(): registering 'ocd_rbp
'...
Debug: 196 1008 command.c:364 register_command_handler(): registering 'ocd_wp'
...
Debug: 197 1014 command.c:364 register_command_handler(): registering 'ocd_rwp
'...
Debug: 198 1021 command.c:364 register_command_handler(): registering 'ocd_loa
d_image'...
Debug: 199 1026 command.c:364 register_command_handler(): registering 'ocd_dum
p_image'...
Debug: 200 1032 command.c:364 register_command_handler(): registering 'ocd_ver
ify_image'...
Debug: 201 1039 command.c:364 register_command_handler(): registering 'ocd_tes
t_image'...
Debug: 202 1044 command.c:364 register_command_handler(): registering 'ocd_res
et_nag'...
Debug: 203 1050 ft2232.c:2457 ft2232_init(): ft2232 interface using shortest p
ath jtag state transitions
Debug: 204 1057 ft2232.c:2330 ft2232_init_libftdi(): 'ft2232' interface using
libftdi with 'olimex-jtag' layout (15ba:0004)
Debug: 205 1102 ft2232.c:2377 ft2232_init_libftdi(): current latency timer: 2
Debug: 206 1108 ft2232.c:2388 ft2232_init_libftdi(): FTDI chip type: 2 &quot;2232C&quot;

Debug: 207 1112 ft2232.c:2414 ft2232_set_data_bits_low_byte(): 80 08 1b
Debug: 208 1119 ft2232.c:2434 ft2232_set_data_bits_high_byte(): 82 09 0f
Debug: 209 1132 core.c:1602 adapter_khz_to_speed(): convert khz to interface s
pecific speed value
Debug: 210 1137 core.c:1606 adapter_khz_to_speed(): have interface set up
Debug: 211 1141 ft2232.c:676 ft2232_speed(): 86 05 00
Debug: 212 1146 core.c:1602 adapter_khz_to_speed(): convert khz to interface s
pecific speed value
Debug: 213 1151 core.c:1606 adapter_khz_to_speed(): have interface set up
Info : 214 1155 core.c:1421 adapter_init(): clock speed 1000 kHz
Debug: 215 1158 openocd.c:137 handle_init_command(): Debug Adapter init comple
te
Debug: 216 1163 command.c:151 script_debug(): command - ocd_command ocd_comman
d type ocd_transport init
Debug: 217 1170 command.c:151 script_debug(): command - ocd_transport ocd_tran
sport init
Debug: 219 1175 transport.c:255 handle_transport_init(): handle_transport_init

Debug: 220 1181 ft2232.c:1515 olimex_jtag_reset(): trst: 0, srst: 0, high_outp
ut: 0x01, high_direction: 0x0f
Debug: 221 1191 core.c:713 jtag_add_reset(): SRST line released
Debug: 222 1194 core.c:737 jtag_add_reset(): TRST line released
Debug: 223 1197 core.c:329 jtag_call_event_callbacks(): jtag event: TAP reset
Debug: 225 1403 command.c:151 script_debug(): command - ocd_command ocd_comman
d type ocd_jtag arp_init
Debug: 226 1411 command.c:151 script_debug(): command - ocd_jtag ocd_jtag arp_
init
Debug: 227 1418 core.c:1435 jtag_init_inner(): Init JTAG chain
Debug: 228 1424 core.c:329 jtag_call_event_callbacks(): jtag event: TAP reset
Debug: 229 1432 core.c:1055 jtag_examine_chain(): DR scan interrogation for ID
CODE/BYPASS
Debug: 230 1439 core.c:329 jtag_call_event_callbacks(): jtag event: TAP reset
Info : 231 1451 core.c:955 jtag_examine_chain_display(): JTAG tap: stm32.cpu t
ap/device found: 0x3ba00477 (mfg: 0x23b, part: 0xba00, ver: 0x3)
Info : 232 1462 core.c:955 jtag_examine_chain_display(): JTAG tap: stm32.bs ta
p/device found: 0x06414041 (mfg: 0x020, part: 0x6414, ver: 0x0)
Debug: 233 1473 core.c:1219 jtag_validate_ircapture(): IR capture validation s
can
Debug: 234 1486 core.c:1280 jtag_validate_ircapture(): stm32.cpu: IR capture 0
x01
Debug: 235 1493 core.c:1280 jtag_validate_ircapture(): stm32.bs: IR capture 0x
01
Debug: 236 1501 openocd.c:150 handle_init_command(): Examining targets...
Debug: 237 1508 arm_adi_v5.c:987 ahbap_debugport_init():
Debug: 238 1522 target.c:1605 target_read_u32(): address: 0xe000ed00, value: 0
x411fc231
Debug: 239 1529 cortex_m3.c:1907 cortex_m3_examine(): Cortex-M3 r1p1 processor
 detected
Debug: 240 1538 cortex_m3.c:1908 cortex_m3_examine(): cpuid: 0x411fc231
Debug: 241 1549 target.c:1605 target_read_u32(): address: 0xe0002000, value: 0
x00000261
Debug: 242 1556 cortex_m3.c:1925 cortex_m3_examine(): FPB fpcr 0x261, numcode
6, numlit 2
Debug: 243 1571 target.c:1605 target_read_u32(): address: 0xe0001000, value: 0
x40000000
Debug: 244 1578 cortex_m3.c:1877 cortex_m3_dwt_setup(): DWT dwtcr 0x40000000,
comp 4, watch/trigger
Info : 245 1587 cortex_m3.c:1934 cortex_m3_examine(): stm32.cpu: hardware has
6 breakpoints, 4 watchpoints
Debug: 246 1597 command.c:151 script_debug(): command - ocd_command ocd_comman
d type ocd_flash init
Debug: 247 1603 command.c:151 script_debug(): command - ocd_flash ocd_flash in
it
Debug: 249 1614 tcl.c:912 handle_flash_init_command(): Initializing flash devi
ces...
Debug: 250 1618 command.c:364 register_command_handler(): registering 'ocd_fla
sh'...
Debug: 251 1624 command.c:364 register_command_handler(): registering 'ocd_fla
sh'...
Debug: 252 1630 command.c:364 register_command_handler(): registering 'ocd_fla
sh'...
Debug: 253 1637 command.c:364 register_command_handler(): registering 'ocd_fla
sh'...
Debug: 254 1642 command.c:364 register_command_handler(): registering 'ocd_fla
sh'...
Debug: 255 1648 command.c:364 register_command_handler(): registering 'ocd_fla
sh'...
Debug: 256 1655 command.c:364 register_command_handler(): registering 'ocd_fla
sh'...
Debug: 257 1660 command.c:364 register_command_handler(): registering 'ocd_fla
sh'...
Debug: 258 1666 command.c:364 register_command_handler(): registering 'ocd_fla
sh'...
Debug: 259 1672 command.c:364 register_command_handler(): registering 'ocd_fla
sh'...
Debug: 260 1678 command.c:364 register_command_handler(): registering 'ocd_fla
sh'...
Debug: 261 1685 command.c:151 script_debug(): command - ocd_command ocd_comman
d type ocd_mflash init
Debug: 262 1691 command.c:151 script_debug(): command - ocd_mflash ocd_mflash
init
Debug: 264 1701 mflash.c:1331 handle_mflash_init_command(): Initializing mflas
h devices...
Debug: 265 1706 command.c:151 script_debug(): command - ocd_command ocd_comman
d type ocd_nand init
Debug: 266 1712 command.c:151 script_debug(): command - ocd_nand ocd_nand init

Debug: 268 1723 tcl.c:521 handle_nand_init_command(): Initializing NAND device
s...
Debug: 269 1728 command.c:151 script_debug(): command - ocd_command ocd_comman
d type ocd_pld init
Debug: 270 1734 command.c:151 script_debug(): command - ocd_pld ocd_pld init
Debug: 272 1744 pld.c:232 handle_pld_init_command(): Initializing PLDs...
Debug: 273 1748 command.c:151 script_debug(): command - ocd_command ocd_comman
d type ocd_reset halt
Debug: 274 1754 command.c:151 script_debug(): command - reset ocd_reset halt
Debug: 276 1763 command.c:151 script_debug(): command - ocd_command ocd_comman
d type ocd_target names
Debug: 277 1768 command.c:151 script_debug(): command - ocd_target ocd_target
names
Debug: 278 1773 command.c:151 script_debug(): command - ocd_command ocd_comman
d type ocd_stm32.cpu invoke-event reset-start
Debug: 279 1781 command.c:151 script_debug(): command - ocd_stm32.cpu ocd_stm3
2.cpu invoke-event reset-start
Debug: 280 1787 command.c:151 script_debug(): command - ocd_command ocd_comman
d type ocd_jtag arp_init-reset
Debug: 281 1793 command.c:151 script_debug(): command - ocd_jtag ocd_jtag arp_
init-reset
Debug: 282 1798 core.c:1530 jtag_init_reset(): Initializing with hard TRST+SRS
T reset
Debug: 283 1805 core.c:726 jtag_add_reset(): JTAG reset with TLR instead of TR
ST
Debug: 284 1810 core.c:329 jtag_call_event_callbacks(): jtag event: TAP reset
Debug: 285 1816 core.c:1435 jtag_init_inner(): Init JTAG chain
Debug: 286 1819 core.c:329 jtag_call_event_callbacks(): jtag event: TAP reset
Debug: 287 1825 core.c:1055 jtag_examine_chain(): DR scan interrogation for ID
CODE/BYPASS
Debug: 288 1829 core.c:329 jtag_call_event_callbacks(): jtag event: TAP reset
Info : 289 1844 core.c:955 jtag_examine_chain_display(): JTAG tap: stm32.cpu t
ap/device found: 0x3ba00477 (mfg: 0x23b, part: 0xba00, ver: 0x3)
Info : 290 1854 core.c:955 jtag_examine_chain_display(): JTAG tap: stm32.bs ta
p/device found: 0x06414041 (mfg: 0x020, part: 0x6414, ver: 0x0)
Debug: 291 1863 core.c:1219 jtag_validate_ircapture(): IR capture validation s
can
Debug: 292 1874 core.c:1280 jtag_validate_ircapture(): stm32.cpu: IR capture 0
x01
Debug: 293 1880 core.c:1280 jtag_validate_ircapture(): stm32.bs: IR capture 0x
01
Debug: 294 1887 command.c:151 script_debug(): command - ocd_command ocd_comman
d type ocd_stm32.cpu cget -chain-position
Debug: 295 1894 command.c:151 script_debug(): command - ocd_stm32.cpu ocd_stm3
2.cpu cget -chain-position
Debug: 296 1900 command.c:151 script_debug(): command - ocd_command ocd_comman
d type ocd_jtag tapisenabled stm32.cpu
Debug: 297 1907 command.c:151 script_debug(): command - ocd_jtag ocd_jtag tapi
senabled stm32.cpu
Debug: 298 1912 command.c:151 script_debug(): command - ocd_command ocd_comman
d type ocd_stm32.cpu arp_examine
Debug: 299 1920 command.c:151 script_debug(): command - ocd_stm32.cpu ocd_stm3
2.cpu arp_examine
Debug: 300 1925 arm_adi_v5.c:987 ahbap_debugport_init():
Debug: 301 1934 command.c:151 script_debug(): command - ocd_command ocd_comman
d type ocd_stm32.cpu invoke-event reset-assert-pre
Debug: 302 1941 command.c:151 script_debug(): command - ocd_stm32.cpu ocd_stm3
2.cpu invoke-event reset-assert-pre
Debug: 303 1947 command.c:151 script_debug(): command - ocd_command ocd_comman
d type ocd_stm32.cpu cget -chain-position
Debug: 304 1954 command.c:151 script_debug(): command - ocd_stm32.cpu ocd_stm3
2.cpu cget -chain-position
Debug: 305 1961 command.c:151 script_debug(): command - ocd_command ocd_comman
d type ocd_jtag tapisenabled stm32.cpu
Debug: 306 1968 command.c:151 script_debug(): command - ocd_jtag ocd_jtag tapi
senabled stm32.cpu
Debug: 307 1973 command.c:151 script_debug(): command - ocd_command ocd_comman
d type ocd_stm32.cpu arp_reset assert 1
Debug: 308 1980 command.c:151 script_debug(): command - ocd_stm32.cpu ocd_stm3
2.cpu arp_reset assert 1
Debug: 309 1986 cortex_m3.c:1010 cortex_m3_assert_reset(): target-&gt;state: halt
ed
Debug: 310 2005 cortex_m3.c:1097 cortex_m3_assert_reset(): Using Cortex-M3 SYS
RESETREQ
Debug: 312 2014 cortex_m3.c:636 cortex_m3_halt(): target-&gt;state: reset
Debug: 313 2017 command.c:151 script_debug(): command - ocd_command ocd_comman
d type ocd_stm32.cpu invoke-event reset-assert-post
Debug: 314 2025 command.c:151 script_debug(): command - ocd_stm32.cpu ocd_stm3
2.cpu invoke-event reset-assert-post
Debug: 315 2033 command.c:151 script_debug(): command - ocd_command ocd_comman
d type ocd_stm32.cpu invoke-event reset-deassert-pre
Debug: 316 2041 command.c:151 script_debug(): command - ocd_stm32.cpu ocd_stm3
2.cpu invoke-event reset-deassert-pre
Debug: 317 2047 command.c:151 script_debug(): command - ocd_command ocd_comman
d type ocd_stm32.cpu cget -chain-position
Debug: 318 2054 command.c:151 script_debug(): command - ocd_stm32.cpu ocd_stm3
2.cpu cget -chain-position
Debug: 319 2060 command.c:151 script_debug(): command - ocd_command ocd_comman
d type ocd_jtag tapisenabled stm32.cpu
Debug: 320 2067 command.c:151 script_debug(): command - ocd_jtag ocd_jtag tapi
senabled stm32.cpu
Debug: 321 2073 command.c:151 script_debug(): command - ocd_command ocd_comman
d type ocd_stm32.cpu arp_reset deassert 1
Debug: 322 2081 command.c:151 script_debug(): command - ocd_stm32.cpu ocd_stm3
2.cpu arp_reset deassert 1
Debug: 323 2087 cortex_m3.c:1133 cortex_m3_deassert_reset(): target-&gt;state: re
set
Debug: 324 2092 command.c:151 script_debug(): command - ocd_command ocd_comman
d type ocd_stm32.cpu invoke-event reset-deassert-post
Debug: 325 2100 command.c:151 script_debug(): command - ocd_stm32.cpu ocd_stm3
2.cpu invoke-event reset-deassert-post
Debug: 326 2107 command.c:151 script_debug(): command - ocd_command ocd_comman
d type ocd_stm32.cpu cget -chain-position
Debug: 327 2113 command.c:151 script_debug(): command - ocd_stm32.cpu ocd_stm3
2.cpu cget -chain-position
Debug: 328 2119 command.c:151 script_debug(): command - ocd_command ocd_comman
d type ocd_jtag tapisenabled stm32.cpu
Debug: 329 2126 command.c:151 script_debug(): command - ocd_jtag ocd_jtag tapi
senabled stm32.cpu
Debug: 330 2131 command.c:151 script_debug(): command - ocd_command ocd_comman
d type ocd_stm32.cpu arp_waitstate halted 1000
Debug: 331 2139 command.c:151 script_debug(): command - ocd_stm32.cpu ocd_stm3
2.cpu arp_waitstate halted 1000
Debug: 332 2208 cortex_m3.c:583 cortex_m3_poll(): Exit from reset with dcb_dhc
sr 0x30003
Debug: 333 2219 cortex_m3.c:232 cortex_m3_endreset_event(): DCB_DEMCR = 0x0100
0501
Debug: 334 2234 target.c:1682 target_write_u32(): address: 0xe0002000, value:
0x00000003
Debug: 335 2245 target.c:1682 target_write_u32(): address: 0xe0002008, value:
0x00000000
Debug: 336 2256 target.c:1682 target_write_u32(): address: 0xe000200c, value:
0x00000000
Debug: 337 2267 target.c:1682 target_write_u32(): address: 0xe0002010, value:
0x00000000
Debug: 338 2278 target.c:1682 target_write_u32(): address: 0xe0002014, value:
0x00000000
Debug: 339 2289 target.c:1682 target_write_u32(): address: 0xe0002018, value:
0x00000000
Debug: 340 2300 target.c:1682 target_write_u32(): address: 0xe000201c, value:
0x00000000
Debug: 341 2311 target.c:1682 target_write_u32(): address: 0xe0002020, value:
0x00000000
Debug: 342 2322 target.c:1682 target_write_u32(): address: 0xe0002024, value:
0x00000000
Debug: 343 2333 target.c:1682 target_write_u32(): address: 0xe0001020, value:
0x00000000
Debug: 344 2344 target.c:1682 target_write_u32(): address: 0xe0001024, value:
0x00000000
Debug: 345 2355 target.c:1682 target_write_u32(): address: 0xe0001028, value:
0x00000000
Debug: 346 2366 target.c:1682 target_write_u32(): address: 0xe0001030, value:
0x00000000
Debug: 347 2378 target.c:1682 target_write_u32(): address: 0xe0001034, value:
0x00000000
Debug: 348 2389 target.c:1682 target_write_u32(): address: 0xe0001038, value:
0x00000000
Debug: 349 2400 target.c:1682 target_write_u32(): address: 0xe0001040, value:
0x00000000
Debug: 350 2411 target.c:1682 target_write_u32(): address: 0xe0001044, value:
0x00000000
Debug: 351 2422 target.c:1682 target_write_u32(): address: 0xe0001048, value:
0x00000000
Debug: 352 2433 target.c:1682 target_write_u32(): address: 0xe0001050, value:
0x00000000
Debug: 353 2444 target.c:1682 target_write_u32(): address: 0xe0001054, value:
0x00000000
Debug: 354 2455 target.c:1682 target_write_u32(): address: 0xe0001058, value:
0x00000000
Debug: 355 2477 cortex_m3.c:437 cortex_m3_debug_entry():
Debug: 356 2493 cortex_m3.c:178 cortex_m3_clear_halt():  NVIC_DFSR 0x9
Debug: 357 2509 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from core
 reg 0  value 0x9ef6c5da
Debug: 358 2523 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from core
 reg 1  value 0xf1
Debug: 359 2537 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from core
 reg 2  value 0x20000000
Debug: 360 2551 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from core
 reg 3  value 0x34
Debug: 361 2565 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from core
 reg 4  value 0x34
Debug: 362 2580 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from core
 reg 5  value 0x8
Debug: 363 2594 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from core
 reg 6  value 0x9ef6c5da
Debug: 364 2608 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from core
 reg 7  value 0x4c11db7
Debug: 365 2622 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from core
 reg 8  value 0xa5a5a5a5
Debug: 366 2636 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from core
 reg 9  value 0xa5a5a5a5
Debug: 367 2650 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from core
 reg 10  value 0xa5a5a5a5
Debug: 368 2664 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from core
 reg 11  value 0xa5a5a5a5
Debug: 369 2678 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from core
 reg 12  value 0xa5a5a5a5
Debug: 370 2692 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from core
 reg 13  value 0x20010000
Debug: 371 2706 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from core
 reg 14  value 0xffffffff
Debug: 372 2720 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from core
 reg 15  value 0x8009488
Debug: 373 2734 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from core
 reg 16  value 0x1000000
Debug: 374 2749 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from core
 reg 17  value 0x20010000
Debug: 375 2763 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from core
 reg 18  value 0x20000b38
Debug: 376 2777 cortex_m3.c:1591 cortex_m3_load_core_reg_u32(): load from spec
ial reg 19 value 0x0
Debug: 377 2790 cortex_m3.c:1591 cortex_m3_load_core_reg_u32(): load from spec
ial reg 20 value 0x0
Debug: 378 2804 cortex_m3.c:1591 cortex_m3_load_core_reg_u32(): load from spec
ial reg 21 value 0x0
Debug: 379 2818 cortex_m3.c:1591 cortex_m3_load_core_reg_u32(): load from spec
ial reg 22 value 0x0
Debug: 380 2823 cortex_m3.c:515 cortex_m3_debug_entry(): entered debug state i
n core mode: Thread at PC 0x8009488, target-&gt;state: halted
Debug: 381 2831 target.c:1062 target_call_event_callbacks(): target event 2 (g
db-halt)
Debug: 382 2836 target.c:1062 target_call_event_callbacks(): target event 3 (h
alted)
User : 383 2842 target.c:1339 target_arch_state(): target state: halted
User : 384 2847 armv7m.c:477 armv7m_arch_state(): target halted due to debug-r
equest, current mode: Thread
xPSR: 0x01000000 pc: 0x08009488 msp: 0x20010000
Debug: 385 2857 command.c:151 script_debug(): command - ocd_command ocd_comman
d type ocd_stm32.cpu curstate
Debug: 386 2863 command.c:151 script_debug(): command - ocd_stm32.cpu ocd_stm3
2.cpu curstate
Debug: 387 2868 command.c:151 script_debug(): command - ocd_command ocd_comman
d type ocd_stm32.cpu invoke-event reset-end
Debug: 388 2876 command.c:151 script_debug(): command - ocd_stm32.cpu ocd_stm3
2.cpu invoke-event reset-end
Debug: 390 2887 command.c:151 script_debug(): command - ocd_command ocd_comman
d type ocd_verify_image F:/EsorolTechnologies/embeddedfws/BuildTools/BuildOutp
ut/FW00018/FW00018.elf 0x00000000
Debug: 391 2897 command.c:151 script_debug(): command - verify_image ocd_verif
y_image F:/EsorolTechnologies/embeddedfws/BuildTools/BuildOutput/FW00018/FW000
18.elf 0x00000000
Debug: 393 2912 configuration.c:87 find_file(): found F:/EsorolTechnologies/em
beddedfws/BuildTools/BuildOutput/FW00018/FW00018.elf
Debug: 394 2919 image.c:76 autodetect_image_type(): ELF image detected.
Debug: 395 2922 configuration.c:87 find_file(): found F:/EsorolTechnologies/em
beddedfws/BuildTools/BuildOutput/FW00018/FW00018.elf
Debug: 396 2929 image.c:527 image_elf_read_section(): load segment 0 at 0x0 (s
z = 0xee10)
Debug: 397 2934 image.c:535 image_elf_read_section(): read elf: size = 0x60944
 at 0x74
Debug: 398 2940 image.c:1122 image_calculate_checksum(): Calculating checksum
Debug: 399 2945 image.c:1159 image_calculate_checksum(): Calculating checksum
done
Debug: 400 2950 target.c:1166 target_alloc_working_area_try(): MMU disabled, u
sing physical address for working memory 0x20000000
Debug: 401 2957 target.c:1226 target_alloc_working_area_try(): allocated new w
orking area at address 0x20000000
Debug: 402 2963 target.c:1705 target_write_u16(): address: 0x20000000, value:
0x00004602
Debug: 403 2973 target.c:1705 target_write_u16(): address: 0x20000002, value:
0x0000f04f
Debug: 404 2982 target.c:1705 target_write_u16(): address: 0x20000004, value:
0x000030ff
Debug: 405 2991 target.c:1705 target_write_u16(): address: 0x20000006, value:
0x0000460b
Debug: 406 3000 target.c:1705 target_write_u16(): address: 0x20000008, value:
0x0000f04f
Debug: 407 3009 target.c:1705 target_write_u16(): address: 0x2000000a, value:
0x00000400
Debug: 408 3018 target.c:1705 target_write_u16(): address: 0x2000000c, value:
0x0000e013
Debug: 409 3027 target.c:1705 target_write_u16(): address: 0x2000000e, value:
0x00005d11
Debug: 410 3036 target.c:1705 target_write_u16(): address: 0x20000010, value:
0x0000f8df
Debug: 411 3045 target.c:1705 target_write_u16(): address: 0x20000012, value:
0x00007028
Debug: 412 3054 target.c:1705 target_write_u16(): address: 0x20000014, value:
0x0000ea80
Debug: 413 3063 target.c:1705 target_write_u16(): address: 0x20000016, value:
0x00006001
Debug: 414 3072 target.c:1705 target_write_u16(): address: 0x20000018, value:
0x0000f04f
Debug: 415 3081 target.c:1705 target_write_u16(): address: 0x2000001a, value:
0x00000500
Debug: 416 3090 target.c:1705 target_write_u16(): address: 0x2000001c, value:
0x00002800
Debug: 417 3099 target.c:1705 target_write_u16(): address: 0x2000001e, value:
0x0000ea4f
Debug: 418 3108 target.c:1705 target_write_u16(): address: 0x20000020, value:
0x00000640
Debug: 419 3117 target.c:1705 target_write_u16(): address: 0x20000022, value:
0x0000f105
Debug: 420 3126 target.c:1705 target_write_u16(): address: 0x20000024, value:
0x00000501
Debug: 421 3135 target.c:1705 target_write_u16(): address: 0x20000026, value:
0x00004630
Debug: 422 3145 target.c:1705 target_write_u16(): address: 0x20000028, value:
0x0000bfb8
Debug: 423 3154 target.c:1705 target_write_u16(): address: 0x2000002a, value:
0x0000ea86
Debug: 424 3163 target.c:1705 target_write_u16(): address: 0x2000002c, value:
0x00000007
Debug: 425 3172 target.c:1705 target_write_u16(): address: 0x2000002e, value:
0x00002d08
Debug: 426 3181 target.c:1705 target_write_u16(): address: 0x20000030, value:
0x0000d1f4
Debug: 427 3190 target.c:1705 target_write_u16(): address: 0x20000032, value:
0x0000f104
Debug: 428 3199 target.c:1705 target_write_u16(): address: 0x20000034, value:
0x00000401
Debug: 429 3208 target.c:1705 target_write_u16(): address: 0x20000036, value:
0x0000429c
Debug: 430 3217 target.c:1705 target_write_u16(): address: 0x20000038, value:
0x0000d1e9
Debug: 431 3226 target.c:1705 target_write_u16(): address: 0x2000003a, value:
0x0000be00
Debug: 432 3235 target.c:1705 target_write_u16(): address: 0x2000003c, value:
0x00001db7
Debug: 433 3244 target.c:1705 target_write_u16(): address: 0x2000003e, value:
0x000004c1
Debug: 434 3253 armv7m.c:129 armv7m_restore_context():
Debug: 435 3272 cortex_m3.c:1671 cortex_m3_store_core_reg_u32(): write special
 reg 19 value 0x1
Debug: 436 3277 armv7m.c:239 armv7m_write_core_reg(): write core reg 19 value
0x1
Debug: 437 3291 cortex_m3.c:1637 cortex_m3_store_core_reg_u32(): write core re
g 16 value 0x1000000
Debug: 438 3296 armv7m.c:239 armv7m_write_core_reg(): write core reg 16 value
0x1000000
Debug: 439 3310 cortex_m3.c:1637 cortex_m3_store_core_reg_u32(): write core re
g 15 value 0x20000000
Debug: 440 3314 armv7m.c:239 armv7m_write_core_reg(): write core reg 15 value
0x20000000
Debug: 441 3329 cortex_m3.c:1637 cortex_m3_store_core_reg_u32(): write core re
g 1 value 0xee10
Debug: 442 3333 armv7m.c:239 armv7m_write_core_reg(): write core reg 1 value 0
xee10
Debug: 443 3349 cortex_m3.c:1637 cortex_m3_store_core_reg_u32(): write core re
g 0 value 0x8000000
Debug: 444 3354 armv7m.c:239 armv7m_write_core_reg(): write core reg 0 value 0
x8000000
Debug: 445 3365 target.c:1062 target_call_event_callbacks(): target event 22 (
debug-resumed)
Debug: 446 3370 cortex_m3.c:846 cortex_m3_resume(): target debug resumed at 0x
20000000
Debug: 447 3380 target.c:2184 target_wait_state(): waiting for target halted..
.
Debug: 448 3883 log.c:437 keep_alive(): keep_alive() was not invoked in the 10
00ms timelimit (1001). This may cause trouble with GDB connections.
Debug: 450 4309 cortex_m3.c:605 cortex_m3_poll():
Debug: 451 4312 cortex_m3.c:437 cortex_m3_debug_entry():
Debug: 452 4329 cortex_m3.c:178 cortex_m3_clear_halt():  NVIC_DFSR 0x3
Debug: 453 4346 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from core
 reg 0  value 0xd8825ff5
Debug: 454 4362 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from core
 reg 1  value 0x0
Debug: 455 4377 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from core
 reg 2  value 0x8000000
Debug: 456 4393 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from core
 reg 3  value 0xee10
Debug: 457 4408 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from core
 reg 4  value 0xee10
Debug: 458 4423 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from core
 reg 5  value 0x8
Debug: 459 4438 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from core
 reg 6  value 0xdc434242
Debug: 460 4454 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from core
 reg 7  value 0x4c11db7
Debug: 461 4470 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from core
 reg 8  value 0xa5a5a5a5
Debug: 462 4486 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from core
 reg 9  value 0xa5a5a5a5
Debug: 463 4502 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from core
 reg 10  value 0xa5a5a5a5
Debug: 464 4518 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from core
 reg 11  value 0xa5a5a5a5
Debug: 465 4535 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from core
 reg 12  value 0xa5a5a5a5
Debug: 466 4551 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from core
 reg 13  value 0x20010000
Debug: 467 4567 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from core
 reg 14  value 0xffffffff
Debug: 468 4583 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from core
 reg 15  value 0x2000003a
Debug: 469 4600 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from core
 reg 16  value 0x61000000
Debug: 470 4616 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from core
 reg 17  value 0x20010000
Debug: 471 4632 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from core
 reg 18  value 0x20000b38
Debug: 472 4648 cortex_m3.c:1591 cortex_m3_load_core_reg_u32(): load from spec
ial reg 19 value 0x1
Debug: 473 4664 cortex_m3.c:1591 cortex_m3_load_core_reg_u32(): load from spec
ial reg 20 value 0x0
Debug: 474 4680 cortex_m3.c:1591 cortex_m3_load_core_reg_u32(): load from spec
ial reg 21 value 0x0
Debug: 475 4696 cortex_m3.c:1591 cortex_m3_load_core_reg_u32(): load from spec
ial reg 22 value 0x0
Debug: 476 4704 cortex_m3.c:515 cortex_m3_debug_entry(): entered debug state i
n core mode: Thread at PC 0x2000003a, target-&gt;state: halted
Debug: 477 4717 target.c:1062 target_call_event_callbacks(): target event 21 (
debug-halted)
Debug: 478 4730 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from core
 reg 15  value 0x2000003a
Debug: 479 4734 armv7m.c:445 armv7m_run_algorithm(): restoring register primas
k with value 0x00000000
Debug: 480 4740 armv7m.c:445 armv7m_run_algorithm(): restoring register xPSR w
ith value 0x01000000
Debug: 481 4747 armv7m.c:445 armv7m_run_algorithm(): restoring register pc wit
h value 0x08009488
Debug: 482 4753 armv7m.c:445 armv7m_run_algorithm(): restoring register r6 wit
h value 0x9ef6c5da
Debug: 483 4758 armv7m.c:445 armv7m_run_algorithm(): restoring register r4 wit
h value 0x00000034
Debug: 484 4763 armv7m.c:445 armv7m_run_algorithm(): restoring register r3 wit
h value 0x00000034
Debug: 485 4769 armv7m.c:445 armv7m_run_algorithm(): restoring register r2 wit
h value 0x20000000
Debug: 486 4775 armv7m.c:445 armv7m_run_algorithm(): restoring register r1 wit
h value 0x000000f1
Debug: 487 4780 armv7m.c:445 armv7m_run_algorithm(): restoring register r0 wit
h value 0x9ef6c5da
Debug: 488 4785 image.c:527 image_elf_read_section(): load segment 1 at 0x0 (s
z = 0x34)
Debug: 489 4790 image.c:535 image_elf_read_section(): read elf: size = 0x52 at
 0xee84
Debug: 490 4794 image.c:1122 image_calculate_checksum(): Calculating checksum
Debug: 492 4799 image.c:1159 image_calculate_checksum(): Calculating checksum
done
Debug: 493 4804 target.c:1705 target_write_u16(): address: 0x20000000, value:
0x00004602
Debug: 494 4814 target.c:1705 target_write_u16(): address: 0x20000002, value:
0x0000f04f
Debug: 495 4823 target.c:1705 target_write_u16(): address: 0x20000004, value:
0x000030ff
Debug: 496 4832 target.c:1705 target_write_u16(): address: 0x20000006, value:
0x0000460b
Debug: 497 4841 target.c:1705 target_write_u16(): address: 0x20000008, value:
0x0000f04f
Debug: 498 4850 target.c:1705 target_write_u16(): address: 0x2000000a, value:
0x00000400
Debug: 499 4859 target.c:1705 target_write_u16(): address: 0x2000000c, value:
0x0000e013
Debug: 500 4868 target.c:1705 target_write_u16(): address: 0x2000000e, value:
0x00005d11
Debug: 501 4877 target.c:1705 target_write_u16(): address: 0x20000010, value:
0x0000f8df
Debug: 502 4886 target.c:1705 target_write_u16(): address: 0x20000012, value:
0x00007028
Debug: 503 4895 target.c:1705 target_write_u16(): address: 0x20000014, value:
0x0000ea80
Debug: 504 4905 target.c:1705 target_write_u16(): address: 0x20000016, value:
0x00006001
Debug: 505 4914 target.c:1705 target_write_u16(): address: 0x20000018, value:
0x0000f04f
Debug: 506 4923 target.c:1705 target_write_u16(): address: 0x2000001a, value:
0x00000500
Debug: 507 4932 target.c:1705 target_write_u16(): address: 0x2000001c, value:
0x00002800
Debug: 508 4941 target.c:1705 target_write_u16(): address: 0x2000001e, value:
0x0000ea4f
Debug: 509 4950 target.c:1705 target_write_u16(): address: 0x20000020, value:
0x00000640
Debug: 510 4959 target.c:1705 target_write_u16(): address: 0x20000022, value:
0x0000f105
Debug: 511 4969 target.c:1705 target_write_u16(): address: 0x20000024, value:
0x00000501
Debug: 512 4978 target.c:1705 target_write_u16(): address: 0x20000026, value:
0x00004630
Debug: 513 4987 target.c:1705 target_write_u16(): address: 0x20000028, value:
0x0000bfb8
Debug: 514 4996 target.c:1705 target_write_u16(): address: 0x2000002a, value:
0x0000ea86
Debug: 515 5005 target.c:1705 target_write_u16(): address: 0x2000002c, value:
0x00000007
Debug: 516 5014 target.c:1705 target_write_u16(): address: 0x2000002e, value:
0x00002d08
Debug: 517 5023 target.c:1705 target_write_u16(): address: 0x20000030, value:
0x0000d1f4
Debug: 518 5032 target.c:1705 target_write_u16(): address: 0x20000032, value:
0x0000f104
Debug: 519 5041 target.c:1705 target_write_u16(): address: 0x20000034, value:
0x00000401
Debug: 520 5050 target.c:1705 target_write_u16(): address: 0x20000036, value:
0x0000429c
Debug: 521 5059 target.c:1705 target_write_u16(): address: 0x20000038, value:
0x0000d1e9
Debug: 522 5068 target.c:1705 target_write_u16(): address: 0x2000003a, value:
0x0000be00
Debug: 523 5077 target.c:1705 target_write_u16(): address: 0x2000003c, value:
0x00001db7
Debug: 524 5086 target.c:1705 target_write_u16(): address: 0x2000003e, value:
0x000004c1
Debug: 525 5097 armv7m.c:129 armv7m_restore_context():
Debug: 526 5115 cortex_m3.c:1671 cortex_m3_store_core_reg_u32(): write special
 reg 19 value 0x1
Debug: 527 5119 armv7m.c:239 armv7m_write_core_reg(): write core reg 19 value
0x1
Debug: 528 5132 cortex_m3.c:1637 cortex_m3_store_core_reg_u32(): write core re
g 16 value 0x1000000
Debug: 529 5136 armv7m.c:239 armv7m_write_core_reg(): write core reg 16 value
0x1000000
Debug: 530 5149 cortex_m3.c:1637 cortex_m3_store_core_reg_u32(): write core re
g 15 value 0x20000000
Debug: 531 5153 armv7m.c:239 armv7m_write_core_reg(): write core reg 15 value
0x20000000
Debug: 532 5166 cortex_m3.c:1637 cortex_m3_store_core_reg_u32(): write core re
g 6 value 0x9ef6c5da
Debug: 533 5170 armv7m.c:239 armv7m_write_core_reg(): write core reg 6 value 0
x9ef6c5da
Debug: 534 5183 cortex_m3.c:1637 cortex_m3_store_core_reg_u32(): write core re
g 4 value 0x34
Debug: 535 5187 armv7m.c:239 armv7m_write_core_reg(): write core reg 4 value 0
x34
Debug: 536 5200 cortex_m3.c:1637 cortex_m3_store_core_reg_u32(): write core re
g 3 value 0x34
Debug: 537 5204 armv7m.c:239 armv7m_write_core_reg(): write core reg 3 value 0
x34
Debug: 538 5218 cortex_m3.c:1637 cortex_m3_store_core_reg_u32(): write core re
g 2 value 0x20000000
Debug: 539 5222 armv7m.c:239 armv7m_write_core_reg(): write core reg 2 value 0
x20000000
Debug: 540 5236 cortex_m3.c:1637 cortex_m3_store_core_reg_u32(): write core re
g 1 value 0x34
Debug: 541 5240 armv7m.c:239 armv7m_write_core_reg(): write core reg 1 value 0
x34
Debug: 542 5255 cortex_m3.c:1637 cortex_m3_store_core_reg_u32(): write core re
g 0 value 0x20000000
Debug: 543 5260 armv7m.c:239 armv7m_write_core_reg(): write core reg 0 value 0
x20000000
Debug: 544 5271 target.c:1062 target_call_event_callbacks(): target event 22 (
debug-resumed)
Debug: 545 5276 cortex_m3.c:846 cortex_m3_resume(): target debug resumed at 0x
20000000
Debug: 546 5288 cortex_m3.c:605 cortex_m3_poll():
Debug: 547 5290 cortex_m3.c:437 cortex_m3_debug_entry():
Debug: 548 5305 cortex_m3.c:178 cortex_m3_clear_halt():  NVIC_DFSR 0x3
Debug: 549 5320 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from core
 reg 0  value 0x9ef6c5da
Debug: 550 5333 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from core
 reg 1  value 0xf1
Debug: 551 5346 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from core
 reg 2  value 0x20000000
Debug: 552 5359 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from core
 reg 3  value 0x34
Debug: 553 5372 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from core
 reg 4  value 0x34
Debug: 554 5385 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from core
 reg 5  value 0x8
Debug: 555 5398 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from core
 reg 6  value 0x9ef6c5da
Debug: 556 5411 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from core
 reg 7  value 0x4c11db7
Debug: 557 5424 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from core
 reg 8  value 0xa5a5a5a5
Debug: 558 5438 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from core
 reg 9  value 0xa5a5a5a5
Debug: 559 5452 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from core
 reg 10  value 0xa5a5a5a5
Debug: 560 5465 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from core
 reg 11  value 0xa5a5a5a5
Debug: 561 5478 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from core
 reg 12  value 0xa5a5a5a5
Debug: 562 5491 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from core
 reg 13  value 0x20010000
Debug: 563 5506 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from core
 reg 14  value 0xffffffff
Debug: 564 5519 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from core
 reg 15  value 0x2000003a
Debug: 565 5532 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from core
 reg 16  value 0x61000000
Debug: 566 5545 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from core
 reg 17  value 0x20010000
Debug: 567 5558 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from core
 reg 18  value 0x20000b38
Debug: 568 5571 cortex_m3.c:1591 cortex_m3_load_core_reg_u32(): load from spec
ial reg 19 value 0x1
Debug: 569 5584 cortex_m3.c:1591 cortex_m3_load_core_reg_u32(): load from spec
ial reg 20 value 0x0
Debug: 570 5597 cortex_m3.c:1591 cortex_m3_load_core_reg_u32(): load from spec
ial reg 21 value 0x0
Debug: 571 5610 cortex_m3.c:1591 cortex_m3_load_core_reg_u32(): load from spec
ial reg 22 value 0x0
Debug: 572 5615 cortex_m3.c:515 cortex_m3_debug_entry(): entered debug state i
n core mode: Thread at PC 0x2000003a, target-&gt;state: halted
Debug: 573 5624 target.c:1062 target_call_event_callbacks(): target event 21 (
debug-halted)
Debug: 574 5638 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from core
 reg 15  value 0x2000003a
Debug: 575 5642 armv7m.c:445 armv7m_run_algorithm(): restoring register primas
k with value 0x00000000
Debug: 576 5648 armv7m.c:445 armv7m_run_algorithm(): restoring register xPSR w
ith value 0x01000000
Debug: 577 5654 armv7m.c:445 armv7m_run_algorithm(): restoring register pc wit
h value 0x08009488
Error: 578 5660 target.c:2799 handle_verify_image_command_internal(): checksum
 mismatch - attempting binary compare
User : 579 5673 command.c:557 command_print(): diff 0 address 0x20000000. Was
0x02 instead of 0xff
User : 581 5680 command.c:557 command_print(): diff 1 address 0x20000001. Was
0x46 instead of 0xff
User : 582 5686 command.c:557 command_print(): diff 2 address 0x20000002. Was
0x4f instead of 0x00
User : 583 5692 command.c:557 command_print(): diff 3 address 0x20000003. Was
0xf0 instead of 0x00
User : 584 5698 command.c:557 command_print(): diff 4 address 0x20000004. Was
0xff instead of 0x00
User : 585 5705 command.c:557 command_print(): diff 5 address 0x20000005. Was
0x30 instead of 0x40
User : 586 5710 command.c:557 command_print(): diff 6 address 0x20000006. Was
0x0b instead of 0x00
User : 587 5716 command.c:557 command_print(): diff 7 address 0x20000007. Was
0x46 instead of 0x00
User : 588 5723 command.c:557 command_print(): diff 8 address 0x20000008. Was
0x4f instead of 0xaa
User : 589 5729 command.c:557 command_print(): diff 9 address 0x20000009. Was
0xf0 instead of 0xaa
User : 590 5735 command.c:557 command_print(): diff 10 address 0x2000000a. Was
 0x00 instead of 0xaa
User : 591 5743 command.c:557 command_print(): diff 11 address 0x2000000b. Was
 0x04 instead of 0xaa
User : 592 5749 command.c:557 command_print(): diff 12 address 0x2000000c. Was
 0x13 instead of 0x00
User : 593 5755 command.c:557 command_print(): diff 13 address 0x2000000d. Was
 0xe0 instead of 0xa2
User : 594 5760 command.c:557 command_print(): diff 14 address 0x2000000e. Was
 0x11 instead of 0x4a
User : 595 5765 command.c:557 command_print(): diff 15 address 0x2000000f. Was
 0x5d instead of 0x04
User : 596 5771 command.c:557 command_print(): diff 16 address 0x20000010. Was
 0xdf instead of 0x00
User : 597 5776 command.c:557 command_print(): diff 17 address 0x20000011. Was
 0xf8 instead of 0x00
User : 598 5782 command.c:557 command_print(): diff 18 address 0x20000012. Was
 0x28 instead of 0x00
User : 599 5788 command.c:557 command_print(): diff 19 address 0x20000013. Was
 0x70 instead of 0x00
User : 600 5794 command.c:557 command_print(): diff 20 address 0x20000014. Was
 0x80 instead of 0x00
User : 601 5801 command.c:557 command_print(): diff 21 address 0x20000015. Was
 0xea instead of 0x00
User : 602 5806 command.c:557 command_print(): diff 22 address 0x20000016. Was
 0x01 instead of 0x00
User : 603 5812 command.c:557 command_print(): diff 23 address 0x20000017. Was
 0x60 instead of 0x00
User : 604 5817 command.c:557 command_print(): diff 24 address 0x20000018. Was
 0x4f instead of 0x01
User : 605 5825 command.c:557 command_print(): diff 25 address 0x20000019. Was
 0xf0 instead of 0x02
User : 606 5831 command.c:557 command_print(): diff 26 address 0x2000001a. Was
 0x00 instead of 0x03
User : 607 5840 command.c:557 command_print(): diff 27 address 0x2000001b. Was
 0x05 instead of 0x04
User : 608 5845 command.c:557 command_print(): diff 28 address 0x2000001c. Was
 0x00 instead of 0x06
User : 609 5851 command.c:557 command_print(): diff 29 address 0x2000001d. Was
 0x28 instead of 0x07
User : 610 5857 command.c:557 command_print(): diff 30 address 0x2000001e. Was
 0x4f instead of 0x08
User : 611 5863 command.c:557 command_print(): diff 31 address 0x2000001f. Was
 0xea instead of 0x09
User : 612 5869 command.c:557 command_print(): diff 32 address 0x20000020. Was
 0x40 instead of 0x00
User : 613 5875 command.c:557 command_print(): diff 33 address 0x20000021. Was
 0x06 instead of 0x00
User : 614 5881 command.c:557 command_print(): diff 34 address 0x20000022. Was
 0x05 instead of 0x00
User : 615 5888 command.c:557 command_print(): diff 35 address 0x20000023. Was
 0xf1 instead of 0x00
User : 616 5893 command.c:557 command_print(): diff 36 address 0x20000025. Was
 0x05 instead of 0x02
User : 617 5899 command.c:557 command_print(): diff 37 address 0x20000026. Was
 0x30 instead of 0x03
User : 618 5905 command.c:557 command_print(): diff 38 address 0x20000027. Was
 0x46 instead of 0x04
User : 619 5911 command.c:557 command_print(): diff 39 address 0x20000028. Was
 0xb8 instead of 0x01
User : 620 5917 command.c:557 command_print(): diff 40 address 0x20000029. Was
 0xbf instead of 0x02
User : 621 5923 command.c:557 command_print(): diff 41 address 0x2000002a. Was
 0x86 instead of 0x03
User : 622 5929 command.c:557 command_print(): diff 42 address 0x2000002b. Was
 0xea instead of 0x04
User : 623 5938 command.c:557 command_print(): diff 43 address 0x2000002c. Was
 0x07 instead of 0x06
User : 624 5944 command.c:557 command_print(): diff 44 address 0x2000002d. Was
 0x00 instead of 0x07
User : 625 5950 command.c:557 command_print(): diff 45 address 0x2000002f. Was
 0x2d instead of 0x09
User : 626 5959 command.c:557 command_print(): diff 46 address 0x20000030. Was
 0xf4 instead of 0x02
User : 627 5966 command.c:557 command_print(): diff 47 address 0x20000031. Was
 0xd1 instead of 0x04
User : 628 5973 command.c:557 command_print(): diff 48 address 0x20000032. Was
 0x04 instead of 0x06
User : 629 5979 command.c:557 command_print(): diff 49 address 0x20000033. Was
 0xf1 instead of 0x08
User : 630 5985 command.c:557 command_print(): No more differences found.
Debug: 631 5989 command.c:638 run_command(): Command failed with error code -4

User : 632 5994 command.c:679 command_run_line(): in procedure 'verify_image'


/*-----*/

However, as this has started to fail, I have tried changing the address of the
verify_image command to 0x08000000. However, in this case the verification
procedure ends in a &quot;timed out while waiting for target halted&quot; error. See below
for a print of this situation.

/*-----*/



C:\&gt;openocd -d3 -c &quot;telnet_port 4444&quot; -c &quot;source [find
tcl/interface/olimex-jtag-tiny.cfg]&quot; -c &quot;source [find tcl/target/stm32.cfg]&quot; -c
&quot;init&quot; -c &quot;reset halt
&quot; -c &quot;verify_image
&quot;F:/EsorolTechnologies/embeddedfws/BuildTools/BuildOutput/FW00018/FW00018.elf&quot;
0x08000000


Open On-Chip Debugger 0.5.0-dev (2011-07-11-21:18)
Licensed under GNU GPL v2
For bug reports, read
        <A HREF="http://openocd.berlios.de/doc/doxygen/bugs.html">http://openocd.berlios.de/doc/doxygen/bugs.html</A>
User : 11 3 command.c:557 command_print(): debug_level: 3
Debug: 12 6 configuration.c:45 add_script_search_dir(): adding C:\Program File
s (x86)\OpenOCD\openocd-x64-0.5.0-rc1\bin\..
Debug: 13 11 configuration.c:45 add_script_search_dir(): adding C:/Program Fil
es (x86)/OpenOCD/openocd-x64-0.5.0-rc1/bin/../share/openocd/scripts
Debug: 14 19 command.c:151 script_debug(): command - ocd_command ocd_command t
ype ocd_telnet_port 4444
Debug: 15 24 command.c:151 script_debug(): command - telnet_port ocd_telnet_po
rt 4444
Debug: 17 29 configuration.c:87 find_file(): found C:\Program Files (x86)\Open
OCD\openocd-x64-0.5.0-rc1\bin\../tcl/interface/olimex-jtag-tiny.cfg
Debug: 18 36 command.c:151 script_debug(): command - ocd_command ocd_command t
ype ocd_interface ft2232
Debug: 19 41 command.c:151 script_debug(): command - interface ocd_interface f
t2232
Debug: 21 45 command.c:364 register_command_handler(): registering 'ocd_ft2232
_device_desc'...
Debug: 22 49 command.c:364 register_command_handler(): registering 'ocd_ft2232
_serial'...
Debug: 23 54 command.c:364 register_command_handler(): registering 'ocd_ft2232
_layout'...
Debug: 24 58 command.c:364 register_command_handler(): registering 'ocd_ft2232
_vid_pid'...
Debug: 25 62 command.c:364 register_command_handler(): registering 'ocd_ft2232
_latency'...
Info : 26 66 transport.c:123 allow_transports(): only one transport option; au
toselect 'jtag'
Debug: 27 71 command.c:364 register_command_handler(): registering 'ocd_jtag_f
lush_queue_sleep'...
Debug: 28 75 command.c:364 register_command_handler(): registering 'ocd_jtag_r
clk'...
Debug: 29 79 command.c:364 register_command_handler(): registering 'ocd_jtag_n
trst_delay'...
Debug: 30 83 command.c:364 register_command_handler(): registering 'ocd_jtag_n
trst_assert_width'...
Debug: 31 88 command.c:364 register_command_handler(): registering 'ocd_scan_c
hain'...
Debug: 32 92 command.c:364 register_command_handler(): registering 'ocd_jtag_r
eset'...
Debug: 33 96 command.c:364 register_command_handler(): registering 'ocd_runtes
t'...
Debug: 34 100 command.c:364 register_command_handler(): registering 'ocd_irsca
n'...
Debug: 35 104 command.c:364 register_command_handler(): registering 'ocd_verif
y_ircapture'...
Debug: 36 109 command.c:364 register_command_handler(): registering 'ocd_verif
y_jtag'...
Debug: 37 112 command.c:364 register_command_handler(): registering 'ocd_tms_s
equence'...
Debug: 38 117 command.c:364 register_command_handler(): registering 'ocd_wait_
srst_deassert'...
Debug: 39 122 command.c:364 register_command_handler(): registering 'ocd_jtag'
...
Debug: 40 127 command.c:364 register_command_handler(): registering 'ocd_jtag'
...
Debug: 41 133 command.c:364 register_command_handler(): registering 'ocd_jtag'
...
Debug: 42 139 command.c:364 register_command_handler(): registering 'ocd_jtag'
...
Debug: 43 144 command.c:364 register_command_handler(): registering 'ocd_jtag'
...
Debug: 44 150 command.c:364 register_command_handler(): registering 'ocd_jtag'
...
Debug: 45 156 command.c:364 register_command_handler(): registering 'ocd_jtag'
...
Debug: 46 160 command.c:364 register_command_handler(): registering 'ocd_jtag'
...
Debug: 47 166 command.c:364 register_command_handler(): registering 'ocd_jtag'
...
Debug: 48 172 command.c:364 register_command_handler(): registering 'ocd_jtag'
...
Debug: 49 177 command.c:364 register_command_handler(): registering 'ocd_jtag'
...
Debug: 50 182 command.c:364 register_command_handler(): registering 'ocd_jtag'
...
Debug: 51 187 command.c:364 register_command_handler(): registering 'ocd_jtag'
...
Debug: 52 193 command.c:364 register_command_handler(): registering 'ocd_svf'.
..
Debug: 53 198 command.c:364 register_command_handler(): registering 'ocd_xsvf'
...
Debug: 54 204 command.c:151 script_debug(): command - ocd_command ocd_command
type ocd_ft2232_device_desc Olimex OpenOCD JTAG TINY
Debug: 55 212 command.c:151 script_debug(): command - ft2232_device_desc ocd_f
t2232_device_desc Olimex OpenOCD JTAG TINY
Debug: 57 219 command.c:151 script_debug(): command - ocd_command ocd_command
type ocd_ft2232_layout olimex-jtag
Debug: 58 225 command.c:151 script_debug(): command - ft2232_layout ocd_ft2232
_layout olimex-jtag
Debug: 60 230 command.c:151 script_debug(): command - ocd_command ocd_command
type ocd_ft2232_vid_pid 0x15ba 0x0004
Debug: 61 238 command.c:151 script_debug(): command - ft2232_vid_pid ocd_ft223
2_vid_pid 0x15ba 0x0004
Debug: 63 243 configuration.c:87 find_file(): found C:\Program Files (x86)\Ope
nOCD\openocd-x64-0.5.0-rc1\bin\../tcl/target/stm32.cfg
Debug: 64 251 command.c:151 script_debug(): command - ocd_command ocd_command
type ocd_adapter_khz 1000
Debug: 65 257 command.c:151 script_debug(): command - adapter_khz ocd_adapter_
khz 1000
Debug: 67 262 core.c:1639 jtag_config_khz(): handle jtag khz
Debug: 68 266 core.c:1602 adapter_khz_to_speed(): convert khz to interface spe
cific speed value
Debug: 69 272 core.c:1602 adapter_khz_to_speed(): convert khz to interface spe
cific speed value
User : 70 277 command.c:557 command_print(): 1000 kHz
Debug: 71 281 command.c:151 script_debug(): command - ocd_command ocd_command
type ocd_adapter_nsrst_delay 100
Debug: 72 287 command.c:151 script_debug(): command - adapter_nsrst_delay ocd_
adapter_nsrst_delay 100
User : 74 293 command.c:557 command_print(): adapter_nsrst_delay: 100
Debug: 75 297 command.c:151 script_debug(): command - ocd_command ocd_command
type ocd_jtag_ntrst_delay 100
Debug: 76 303 command.c:151 script_debug(): command - jtag_ntrst_delay ocd_jta
g_ntrst_delay 100
User : 78 309 command.c:557 command_print(): jtag_ntrst_delay: 100
Debug: 79 313 command.c:151 script_debug(): command - ocd_command ocd_command
type ocd_jtag newtap stm32 cpu -irlen 4 -ircapture 0x1 -irmask 0xf -expected-i
d 0x3ba00477
Debug: 80 323 command.c:151 script_debug(): command - ocd_jtag ocd_jtag newtap
 stm32 cpu -irlen 4 -ircapture 0x1 -irmask 0xf -expected-id 0x3ba00477
Debug: 81 330 tcl.c:575 jim_newtap_cmd(): Creating New Tap, Chip: stm32, Tap:
cpu, Dotted: stm32.cpu, 8 params
Debug: 82 336 tcl.c:592 jim_newtap_cmd(): Processing option: -irlen
Debug: 83 340 tcl.c:592 jim_newtap_cmd(): Processing option: -ircapture
Debug: 84 344 tcl.c:592 jim_newtap_cmd(): Processing option: -irmask
Debug: 85 347 tcl.c:592 jim_newtap_cmd(): Processing option: -expected-id
Debug: 86 351 core.c:1337 jtag_tap_init(): Created Tap: stm32.cpu @ abs positi
on 0, irlen 4, capture: 0x1 mask: 0xf
Debug: 87 358 command.c:151 script_debug(): command - ocd_command ocd_command
type ocd_jtag newtap stm32 bs -irlen 5 -expected-id 0x06412041 -expected-id 0x
06410041 -expected-id 0x16410041 -expected-id 0x06420041 -expected-id 0x064140
41 -expected-id 0x06418041 -expected-id 0x06430041
Debug: 88 373 command.c:151 script_debug(): command - ocd_jtag ocd_jtag newtap
 stm32 bs -irlen 5 -expected-id 0x06412041 -expected-id 0x06410041 -expected-i
d 0x16410041 -expected-id 0x06420041 -expected-id 0x06414041 -expected-id 0x06
418041 -expected-id 0x06430041
Debug: 89 387 tcl.c:575 jim_newtap_cmd(): Creating New Tap, Chip: stm32, Tap:
bs, Dotted: stm32.bs, 16 params
Debug: 90 393 tcl.c:592 jim_newtap_cmd(): Processing option: -irlen
Debug: 91 397 tcl.c:592 jim_newtap_cmd(): Processing option: -expected-id
Debug: 92 400 tcl.c:592 jim_newtap_cmd(): Processing option: -expected-id
Debug: 93 405 tcl.c:592 jim_newtap_cmd(): Processing option: -expected-id
Debug: 94 408 tcl.c:592 jim_newtap_cmd(): Processing option: -expected-id
Debug: 95 412 tcl.c:592 jim_newtap_cmd(): Processing option: -expected-id
Debug: 96 416 tcl.c:592 jim_newtap_cmd(): Processing option: -expected-id
Debug: 97 420 tcl.c:592 jim_newtap_cmd(): Processing option: -expected-id
Debug: 98 423 core.c:1337 jtag_tap_init(): Created Tap: stm32.bs @ abs positio
n 0, irlen 5, capture: 0x1 mask: 0x3
Debug: 99 430 command.c:151 script_debug(): command - ocd_command ocd_command
type ocd_target create stm32.cpu cortex_m3 -endian little -chain-position stm3
2.cpu
Debug: 100 439 command.c:151 script_debug(): command - ocd_target ocd_target c
reate stm32.cpu cortex_m3 -endian little -chain-position stm32.cpu
Debug: 101 446 command.c:364 register_command_handler(): registering 'ocd_arm'
...
Debug: 102 451 command.c:364 register_command_handler(): registering 'ocd_arm'
...
Debug: 103 457 command.c:364 register_command_handler(): registering 'ocd_arm'
...
Debug: 104 463 command.c:364 register_command_handler(): registering 'ocd_arm'
...
Debug: 105 469 command.c:364 register_command_handler(): registering 'ocd_arm'
...
Debug: 106 475 command.c:364 register_command_handler(): registering 'ocd_arm'
...
Debug: 107 481 command.c:364 register_command_handler(): registering 'ocd_dap'
...
Debug: 108 487 command.c:364 register_command_handler(): registering 'ocd_dap'
...
Debug: 109 493 command.c:364 register_command_handler(): registering 'ocd_dap'
...
Debug: 110 499 command.c:364 register_command_handler(): registering 'ocd_dap'
...
Debug: 111 506 command.c:364 register_command_handler(): registering 'ocd_dap'
...
Debug: 112 511 command.c:364 register_command_handler(): registering 'ocd_cort
ex_m3'...
Debug: 113 517 command.c:364 register_command_handler(): registering 'ocd_cort
ex_m3'...
Debug: 114 523 command.c:364 register_command_handler(): registering 'ocd_cort
ex_m3'...
Debug: 115 529 command.c:364 register_command_handler(): registering 'ocd_stm3
2.cpu'...
Debug: 116 534 command.c:364 register_command_handler(): registering 'ocd_stm3
2.cpu'...
Debug: 117 540 command.c:364 register_command_handler(): registering 'ocd_stm3
2.cpu'...
Debug: 118 545 command.c:364 register_command_handler(): registering 'ocd_stm3
2.cpu'...
Debug: 119 551 command.c:364 register_command_handler(): registering 'ocd_stm3
2.cpu'...
Debug: 120 557 command.c:364 register_command_handler(): registering 'ocd_stm3
2.cpu'...
Debug: 121 564 command.c:364 register_command_handler(): registering 'ocd_stm3
2.cpu'...
Debug: 122 570 command.c:364 register_command_handler(): registering 'ocd_stm3
2.cpu'...
Debug: 123 576 command.c:364 register_command_handler(): registering 'ocd_stm3
2.cpu'...
Debug: 124 582 command.c:364 register_command_handler(): registering 'ocd_stm3
2.cpu'...
Debug: 125 588 command.c:364 register_command_handler(): registering 'ocd_stm3
2.cpu'...
Debug: 126 593 command.c:364 register_command_handler(): registering 'ocd_stm3
2.cpu'...
Debug: 127 599 command.c:364 register_command_handler(): registering 'ocd_stm3
2.cpu'...
Debug: 128 606 command.c:364 register_command_handler(): registering 'ocd_stm3
2.cpu'...
Debug: 129 611 command.c:364 register_command_handler(): registering 'ocd_stm3
2.cpu'...
Debug: 130 617 command.c:364 register_command_handler(): registering 'ocd_stm3
2.cpu'...
Debug: 131 623 command.c:364 register_command_handler(): registering 'ocd_stm3
2.cpu'...
Debug: 132 628 command.c:364 register_command_handler(): registering 'ocd_stm3
2.cpu'...
Debug: 133 634 command.c:364 register_command_handler(): registering 'ocd_stm3
2.cpu'...
Debug: 134 640 command.c:364 register_command_handler(): registering 'ocd_stm3
2.cpu'...
Debug: 135 646 command.c:364 register_command_handler(): registering 'ocd_stm3
2.cpu'...
Debug: 136 652 command.c:364 register_command_handler(): registering 'ocd_stm3
2.cpu'...
Debug: 137 659 command.c:364 register_command_handler(): registering 'ocd_stm3
2.cpu'...
Debug: 138 665 command.c:364 register_command_handler(): registering 'ocd_stm3
2.cpu'...
Debug: 139 671 command.c:364 register_command_handler(): registering 'ocd_stm3
2.cpu'...
Debug: 140 677 command.c:364 register_command_handler(): registering 'ocd_stm3
2.cpu'...
Debug: 141 683 command.c:364 register_command_handler(): registering 'ocd_stm3
2.cpu'...
Debug: 142 690 command.c:364 register_command_handler(): registering 'ocd_stm3
2.cpu'...
Debug: 143 695 command.c:364 register_command_handler(): registering 'ocd_stm3
2.cpu'...
Debug: 144 701 command.c:364 register_command_handler(): registering 'ocd_stm3
2.cpu'...
Debug: 145 707 command.c:364 register_command_handler(): registering 'ocd_stm3
2.cpu'...
Debug: 146 713 command.c:364 register_command_handler(): registering 'ocd_stm3
2.cpu'...
Debug: 147 718 command.c:364 register_command_handler(): registering 'ocd_stm3
2.cpu'...
Debug: 148 725 command.c:364 register_command_handler(): registering 'ocd_stm3
2.cpu'...
Debug: 149 731 command.c:364 register_command_handler(): registering 'ocd_stm3
2.cpu'...
Debug: 150 737 command.c:364 register_command_handler(): registering 'ocd_stm3
2.cpu'...
Debug: 151 743 command.c:151 script_debug(): command - ocd_command ocd_command
 type ocd_stm32.cpu configure -work-area-phys 0x20000000 -work-area-size 0x400
0 -work-area-backup 0
Debug: 152 753 command.c:151 script_debug(): command - ocd_stm32.cpu ocd_stm32
.cpu configure -work-area-phys 0x20000000 -work-area-size 0x4000 -work-area-ba
ckup 0
Debug: 153 762 command.c:151 script_debug(): command - ocd_command ocd_command
 type ocd_flash bank stm32.flash stm32x 0x08000000 0 0 0 stm32.cpu
Debug: 154 771 command.c:151 script_debug(): command - ocd_flash ocd_flash ban
k stm32.flash stm32x 0x08000000 0 0 0 stm32.cpu
Debug: 157 777 command.c:364 register_command_handler(): registering 'ocd_stm3
2x'...
Debug: 158 782 command.c:364 register_command_handler(): registering 'ocd_stm3
2x'...
Debug: 159 788 command.c:364 register_command_handler(): registering 'ocd_stm3
2x'...
Debug: 160 793 command.c:364 register_command_handler(): registering 'ocd_stm3
2x'...
Debug: 161 799 command.c:364 register_command_handler(): registering 'ocd_stm3
2x'...
Debug: 162 805 command.c:151 script_debug(): command - ocd_command ocd_command
 type ocd_cortex_m3 reset_config sysresetreq
Debug: 163 812 command.c:151 script_debug(): command - ocd_cortex_m3 ocd_corte
x_m3 reset_config sysresetreq
User : 165 817 command.c:557 command_print(): cortex_m3 reset_config sysresetr
eq
Debug: 166 823 command.c:151 script_debug(): command - ocd_command ocd_command
 type ocd_init
Debug: 167 828 command.c:151 script_debug(): command - init ocd_init
Debug: 169 833 command.c:151 script_debug(): command - ocd_command ocd_command
 type ocd_target init
Debug: 170 839 command.c:151 script_debug(): command - ocd_target ocd_target i
nit
Debug: 172 844 target.c:929 handle_target_init_command(): Initializing targets
...
Debug: 173 851 command.c:364 register_command_handler(): registering 'ocd_targ
et_request'...
Debug: 174 857 command.c:364 register_command_handler(): registering 'ocd_trac
e'...
Debug: 175 862 command.c:364 register_command_handler(): registering 'ocd_trac
e'...
Debug: 176 868 command.c:364 register_command_handler(): registering 'ocd_fast
_load_image'...
Debug: 177 875 command.c:364 register_command_handler(): registering 'ocd_fast
_load'...
Debug: 178 881 command.c:364 register_command_handler(): registering 'ocd_prof
ile'...
Debug: 179 887 command.c:364 register_command_handler(): registering 'ocd_virt
2phys'...
Debug: 180 893 command.c:364 register_command_handler(): registering 'ocd_reg'
...
Debug: 181 899 command.c:364 register_command_handler(): registering 'ocd_poll
'...
Debug: 182 906 command.c:364 register_command_handler(): registering 'ocd_wait
_halt'...
Debug: 183 911 command.c:364 register_command_handler(): registering 'ocd_halt
'...
Debug: 184 917 command.c:364 register_command_handler(): registering 'ocd_resu
me'...
Debug: 185 923 command.c:364 register_command_handler(): registering 'ocd_rese
t'...
Debug: 186 929 command.c:364 register_command_handler(): registering 'ocd_soft
_reset_halt'...
Debug: 187 935 command.c:364 register_command_handler(): registering 'ocd_step
'...
Debug: 188 941 command.c:364 register_command_handler(): registering 'ocd_mdw'
...
Debug: 189 947 command.c:364 register_command_handler(): registering 'ocd_mdh'
...
Debug: 190 953 command.c:364 register_command_handler(): registering 'ocd_mdb'
...
Debug: 191 959 command.c:364 register_command_handler(): registering 'ocd_mww'
...
Debug: 192 965 command.c:364 register_command_handler(): registering 'ocd_mwh'
...
Debug: 193 971 command.c:364 register_command_handler(): registering 'ocd_mwb'
...
Debug: 194 977 command.c:364 register_command_handler(): registering 'ocd_bp'.
..
Debug: 195 983 command.c:364 register_command_handler(): registering 'ocd_rbp'
...
Debug: 196 989 command.c:364 register_command_handler(): registering 'ocd_wp'.
..
Debug: 197 994 command.c:364 register_command_handler(): registering 'ocd_rwp'
...
Debug: 198 1000 command.c:364 register_command_handler(): registering 'ocd_loa
d_image'...
Debug: 199 1006 command.c:364 register_command_handler(): registering 'ocd_dum
p_image'...
Debug: 200 1012 command.c:364 register_command_handler(): registering 'ocd_ver
ify_image'...
Debug: 201 1018 command.c:364 register_command_handler(): registering 'ocd_tes
t_image'...
Debug: 202 1024 command.c:364 register_command_handler(): registering 'ocd_res
et_nag'...
Debug: 203 1030 ft2232.c:2457 ft2232_init(): ft2232 interface using shortest p
ath jtag state transitions
Debug: 204 1037 ft2232.c:2330 ft2232_init_libftdi(): 'ft2232' interface using
libftdi with 'olimex-jtag' layout (15ba:0004)
Debug: 205 1083 ft2232.c:2377 ft2232_init_libftdi(): current latency timer: 2
Debug: 206 1089 ft2232.c:2388 ft2232_init_libftdi(): FTDI chip type: 2 &quot;2232C&quot;

Debug: 207 1093 ft2232.c:2414 ft2232_set_data_bits_low_byte(): 80 08 1b
Debug: 208 1099 ft2232.c:2434 ft2232_set_data_bits_high_byte(): 82 09 0f
Debug: 209 1112 core.c:1602 adapter_khz_to_speed(): convert khz to interface s
pecific speed value
Debug: 210 1117 core.c:1606 adapter_khz_to_speed(): have interface set up
Debug: 211 1122 ft2232.c:676 ft2232_speed(): 86 05 00
Debug: 212 1126 core.c:1602 adapter_khz_to_speed(): convert khz to interface s
pecific speed value
Debug: 213 1131 core.c:1606 adapter_khz_to_speed(): have interface set up
Info : 214 1135 core.c:1421 adapter_init(): clock speed 1000 kHz
Debug: 215 1139 openocd.c:137 handle_init_command(): Debug Adapter init comple
te
Debug: 216 1144 command.c:151 script_debug(): command - ocd_command ocd_comman
d type ocd_transport init
Debug: 217 1150 command.c:151 script_debug(): command - ocd_transport ocd_tran
sport init
Debug: 219 1155 transport.c:255 handle_transport_init(): handle_transport_init

Debug: 220 1160 ft2232.c:1515 olimex_jtag_reset(): trst: 0, srst: 0, high_outp
ut: 0x01, high_direction: 0x0f
Debug: 221 1168 core.c:713 jtag_add_reset(): SRST line released
Debug: 222 1171 core.c:737 jtag_add_reset(): TRST line released
Debug: 223 1175 core.c:329 jtag_call_event_callbacks(): jtag event: TAP reset
Debug: 225 1380 command.c:151 script_debug(): command - ocd_command ocd_comman
d type ocd_jtag arp_init
Debug: 226 1385 command.c:151 script_debug(): command - ocd_jtag ocd_jtag arp_
init
Debug: 227 1390 core.c:1435 jtag_init_inner(): Init JTAG chain
Debug: 228 1395 core.c:329 jtag_call_event_callbacks(): jtag event: TAP reset
Debug: 229 1400 core.c:1055 jtag_examine_chain(): DR scan interrogation for ID
CODE/BYPASS
Debug: 230 1405 core.c:329 jtag_call_event_callbacks(): jtag event: TAP reset
Info : 231 1415 core.c:955 jtag_examine_chain_display(): JTAG tap: stm32.cpu t
ap/device found: 0x3ba00477 (mfg: 0x23b, part: 0xba00, ver: 0x3)
Info : 232 1422 core.c:955 jtag_examine_chain_display(): JTAG tap: stm32.bs ta
p/device found: 0x06414041 (mfg: 0x020, part: 0x6414, ver: 0x0)
Debug: 233 1429 core.c:1219 jtag_validate_ircapture(): IR capture validation s
can
Debug: 234 1439 core.c:1280 jtag_validate_ircapture(): stm32.cpu: IR capture 0
x01
Debug: 235 1443 core.c:1280 jtag_validate_ircapture(): stm32.bs: IR capture 0x
01
Debug: 236 1449 openocd.c:150 handle_init_command(): Examining targets...
Debug: 237 1455 arm_adi_v5.c:987 ahbap_debugport_init():
Debug: 238 1466 target.c:1605 target_read_u32(): address: 0xe000ed00, value: 0
x411fc231
Debug: 239 1471 cortex_m3.c:1907 cortex_m3_examine(): Cortex-M3 r1p1 processor
 detected
Debug: 240 1477 cortex_m3.c:1908 cortex_m3_examine(): cpuid: 0x411fc231
Debug: 241 1486 target.c:1605 target_read_u32(): address: 0xe0002000, value: 0
x00000261
Debug: 242 1491 cortex_m3.c:1925 cortex_m3_examine(): FPB fpcr 0x261, numcode
6, numlit 2
Debug: 243 1501 target.c:1605 target_read_u32(): address: 0xe0001000, value: 0
x40000000
Debug: 244 1506 cortex_m3.c:1877 cortex_m3_dwt_setup(): DWT dwtcr 0x40000000,
comp 4, watch/trigger
Info : 245 1511 cortex_m3.c:1934 cortex_m3_examine(): stm32.cpu: hardware has
6 breakpoints, 4 watchpoints
Debug: 246 1518 command.c:151 script_debug(): command - ocd_command ocd_comman
d type ocd_flash init
Debug: 247 1524 command.c:151 script_debug(): command - ocd_flash ocd_flash in
it
Debug: 249 1534 tcl.c:912 handle_flash_init_command(): Initializing flash devi
ces...
Debug: 250 1539 command.c:364 register_command_handler(): registering 'ocd_fla
sh'...
Debug: 251 1543 command.c:364 register_command_handler(): registering 'ocd_fla
sh'...
Debug: 252 1549 command.c:364 register_command_handler(): registering 'ocd_fla
sh'...
Debug: 253 1555 command.c:364 register_command_handler(): registering 'ocd_fla
sh'...
Debug: 254 1560 command.c:364 register_command_handler(): registering 'ocd_fla
sh'...
Debug: 255 1565 command.c:364 register_command_handler(): registering 'ocd_fla
sh'...
Debug: 256 1572 command.c:364 register_command_handler(): registering 'ocd_fla
sh'...
Debug: 257 1577 command.c:364 register_command_handler(): registering 'ocd_fla
sh'...
Debug: 258 1582 command.c:364 register_command_handler(): registering 'ocd_fla
sh'...
Debug: 259 1588 command.c:364 register_command_handler(): registering 'ocd_fla
sh'...
Debug: 260 1593 command.c:364 register_command_handler(): registering 'ocd_fla
sh'...
Debug: 261 1599 command.c:151 script_debug(): command - ocd_command ocd_comman
d type ocd_mflash init
Debug: 262 1606 command.c:151 script_debug(): command - ocd_mflash ocd_mflash
init
Debug: 264 1615 mflash.c:1331 handle_mflash_init_command(): Initializing mflas
h devices...
Debug: 265 1619 command.c:151 script_debug(): command - ocd_command ocd_comman
d type ocd_nand init
Debug: 266 1625 command.c:151 script_debug(): command - ocd_nand ocd_nand init

Debug: 268 1635 tcl.c:521 handle_nand_init_command(): Initializing NAND device
s...
Debug: 269 1640 command.c:151 script_debug(): command - ocd_command ocd_comman
d type ocd_pld init
Debug: 270 1646 command.c:151 script_debug(): command - ocd_pld ocd_pld init
Debug: 272 1655 pld.c:232 handle_pld_init_command(): Initializing PLDs...
Debug: 273 1660 command.c:151 script_debug(): command - ocd_command ocd_comman
d type ocd_reset halt
Debug: 274 1665 command.c:151 script_debug(): command - reset ocd_reset halt
Debug: 276 1674 command.c:151 script_debug(): command - ocd_command ocd_comman
d type ocd_target names
Debug: 277 1679 command.c:151 script_debug(): command - ocd_target ocd_target
names
Debug: 278 1685 command.c:151 script_debug(): command - ocd_command ocd_comman
d type ocd_stm32.cpu invoke-event reset-start
Debug: 279 1693 command.c:151 script_debug(): command - ocd_stm32.cpu ocd_stm3
2.cpu invoke-event reset-start
Debug: 280 1699 command.c:151 script_debug(): command - ocd_command ocd_comman
d type ocd_jtag arp_init-reset
Debug: 281 1705 command.c:151 script_debug(): command - ocd_jtag ocd_jtag arp_
init-reset
Debug: 282 1711 core.c:1530 jtag_init_reset(): Initializing with hard TRST+SRS
T reset
Debug: 283 1718 core.c:726 jtag_add_reset(): JTAG reset with TLR instead of TR
ST
Debug: 284 1724 core.c:329 jtag_call_event_callbacks(): jtag event: TAP reset
Debug: 285 1729 core.c:1435 jtag_init_inner(): Init JTAG chain
Debug: 286 1732 core.c:329 jtag_call_event_callbacks(): jtag event: TAP reset
Debug: 287 1737 core.c:1055 jtag_examine_chain(): DR scan interrogation for ID
CODE/BYPASS
Debug: 288 1742 core.c:329 jtag_call_event_callbacks(): jtag event: TAP reset
Info : 289 1752 core.c:955 jtag_examine_chain_display(): JTAG tap: stm32.cpu t
ap/device found: 0x3ba00477 (mfg: 0x23b, part: 0xba00, ver: 0x3)
Info : 290 1759 core.c:955 jtag_examine_chain_display(): JTAG tap: stm32.bs ta
p/device found: 0x06414041 (mfg: 0x020, part: 0x6414, ver: 0x0)
Debug: 291 1767 core.c:1219 jtag_validate_ircapture(): IR capture validation s
can
Debug: 292 1776 core.c:1280 jtag_validate_ircapture(): stm32.cpu: IR capture 0
x01
Debug: 293 1780 core.c:1280 jtag_validate_ircapture(): stm32.bs: IR capture 0x
01
Debug: 294 1787 command.c:151 script_debug(): command - ocd_command ocd_comman
d type ocd_stm32.cpu cget -chain-position
Debug: 295 1794 command.c:151 script_debug(): command - ocd_stm32.cpu ocd_stm3
2.cpu cget -chain-position
Debug: 296 1800 command.c:151 script_debug(): command - ocd_command ocd_comman
d type ocd_jtag tapisenabled stm32.cpu
Debug: 297 1807 command.c:151 script_debug(): command - ocd_jtag ocd_jtag tapi
senabled stm32.cpu
Debug: 298 1812 command.c:151 script_debug(): command - ocd_command ocd_comman
d type ocd_stm32.cpu arp_examine
Debug: 299 1819 command.c:151 script_debug(): command - ocd_stm32.cpu ocd_stm3
2.cpu arp_examine
Debug: 300 1825 arm_adi_v5.c:987 ahbap_debugport_init():
Debug: 301 1834 command.c:151 script_debug(): command - ocd_command ocd_comman
d type ocd_stm32.cpu invoke-event reset-assert-pre
Debug: 302 1841 command.c:151 script_debug(): command - ocd_stm32.cpu ocd_stm3
2.cpu invoke-event reset-assert-pre
Debug: 303 1847 command.c:151 script_debug(): command - ocd_command ocd_comman
d type ocd_stm32.cpu cget -chain-position
Debug: 304 1854 command.c:151 script_debug(): command - ocd_stm32.cpu ocd_stm3
2.cpu cget -chain-position
Debug: 305 1860 command.c:151 script_debug(): command - ocd_command ocd_comman
d type ocd_jtag tapisenabled stm32.cpu
Debug: 306 1866 command.c:151 script_debug(): command - ocd_jtag ocd_jtag tapi
senabled stm32.cpu
Debug: 307 1872 command.c:151 script_debug(): command - ocd_command ocd_comman
d type ocd_stm32.cpu arp_reset assert 1
Debug: 308 1878 command.c:151 script_debug(): command - ocd_stm32.cpu ocd_stm3
2.cpu arp_reset assert 1
Debug: 309 1884 cortex_m3.c:1010 cortex_m3_assert_reset(): target-&gt;state: halt
ed
Debug: 310 1901 cortex_m3.c:1097 cortex_m3_assert_reset(): Using Cortex-M3 SYS
RESETREQ
Debug: 312 1910 cortex_m3.c:636 cortex_m3_halt(): target-&gt;state: reset
Debug: 313 1913 command.c:151 script_debug(): command - ocd_command ocd_comman
d type ocd_stm32.cpu invoke-event reset-assert-post
Debug: 314 1920 command.c:151 script_debug(): command - ocd_stm32.cpu ocd_stm3
2.cpu invoke-event reset-assert-post
Debug: 315 1927 command.c:151 script_debug(): command - ocd_command ocd_comman
d type ocd_stm32.cpu invoke-event reset-deassert-pre
Debug: 316 1933 command.c:151 script_debug(): command - ocd_stm32.cpu ocd_stm3
2.cpu invoke-event reset-deassert-pre
Debug: 317 1940 command.c:151 script_debug(): command - ocd_command ocd_comman
d type ocd_stm32.cpu cget -chain-position
Debug: 318 1946 command.c:151 script_debug(): command - ocd_stm32.cpu ocd_stm3
2.cpu cget -chain-position
Debug: 319 1952 command.c:151 script_debug(): command - ocd_command ocd_comman
d type ocd_jtag tapisenabled stm32.cpu
Debug: 320 1959 command.c:151 script_debug(): command - ocd_jtag ocd_jtag tapi
senabled stm32.cpu
Debug: 321 1965 command.c:151 script_debug(): command - ocd_command ocd_comman
d type ocd_stm32.cpu arp_reset deassert 1
Debug: 322 1972 command.c:151 script_debug(): command - ocd_stm32.cpu ocd_stm3
2.cpu arp_reset deassert 1
Debug: 323 1978 cortex_m3.c:1133 cortex_m3_deassert_reset(): target-&gt;state: re
set
Debug: 324 1983 command.c:151 script_debug(): command - ocd_command ocd_comman
d type ocd_stm32.cpu invoke-event reset-deassert-post
Debug: 325 1992 command.c:151 script_debug(): command - ocd_stm32.cpu ocd_stm3
2.cpu invoke-event reset-deassert-post
Debug: 326 1998 command.c:151 script_debug(): command - ocd_command ocd_comman
d type ocd_stm32.cpu cget -chain-position
Debug: 327 2004 command.c:151 script_debug(): command - ocd_stm32.cpu ocd_stm3
2.cpu cget -chain-position
Debug: 328 2009 command.c:151 script_debug(): command - ocd_command ocd_comman
d type ocd_jtag tapisenabled stm32.cpu
Debug: 329 2015 command.c:151 script_debug(): command - ocd_jtag ocd_jtag tapi
senabled stm32.cpu
Debug: 330 2020 command.c:151 script_debug(): command - ocd_command ocd_comman
d type ocd_stm32.cpu arp_waitstate halted 1000
Debug: 331 2026 command.c:151 script_debug(): command - ocd_stm32.cpu ocd_stm3
2.cpu arp_waitstate halted 1000
Debug: 332 2091 cortex_m3.c:583 cortex_m3_poll(): Exit from reset with dcb_dhc
sr 0x30003
Debug: 333 2100 cortex_m3.c:232 cortex_m3_endreset_event(): DCB_DEMCR = 0x0100
0501
Debug: 334 2113 target.c:1682 target_write_u32(): address: 0xe0002000, value:
0x00000003
Debug: 335 2122 target.c:1682 target_write_u32(): address: 0xe0002008, value:
0x00000000
Debug: 336 2131 target.c:1682 target_write_u32(): address: 0xe000200c, value:
0x00000000
Debug: 337 2140 target.c:1682 target_write_u32(): address: 0xe0002010, value:
0x00000000
Debug: 338 2149 target.c:1682 target_write_u32(): address: 0xe0002014, value:
0x00000000
Debug: 339 2158 target.c:1682 target_write_u32(): address: 0xe0002018, value:
0x00000000
Debug: 340 2167 target.c:1682 target_write_u32(): address: 0xe000201c, value:
0x00000000
Debug: 341 2176 target.c:1682 target_write_u32(): address: 0xe0002020, value:
0x00000000
Debug: 342 2185 target.c:1682 target_write_u32(): address: 0xe0002024, value:
0x00000000
Debug: 343 2194 target.c:1682 target_write_u32(): address: 0xe0001020, value:
0x00000000
Debug: 344 2203 target.c:1682 target_write_u32(): address: 0xe0001024, value:
0x00000000
Debug: 345 2212 target.c:1682 target_write_u32(): address: 0xe0001028, value:
0x00000000
Debug: 346 2221 target.c:1682 target_write_u32(): address: 0xe0001030, value:
0x00000000
Debug: 347 2230 target.c:1682 target_write_u32(): address: 0xe0001034, value:
0x00000000
Debug: 348 2239 target.c:1682 target_write_u32(): address: 0xe0001038, value:
0x00000000
Debug: 349 2248 target.c:1682 target_write_u32(): address: 0xe0001040, value:
0x00000000
Debug: 350 2257 target.c:1682 target_write_u32(): address: 0xe0001044, value:
0x00000000
Debug: 351 2266 target.c:1682 target_write_u32(): address: 0xe0001048, value:
0x00000000
Debug: 352 2275 target.c:1682 target_write_u32(): address: 0xe0001050, value:
0x00000000
Debug: 353 2284 target.c:1682 target_write_u32(): address: 0xe0001054, value:
0x00000000
Debug: 354 2294 target.c:1682 target_write_u32(): address: 0xe0001058, value:
0x00000000
Debug: 355 2310 cortex_m3.c:437 cortex_m3_debug_entry():
Debug: 356 2324 cortex_m3.c:178 cortex_m3_clear_halt():  NVIC_DFSR 0x9
Debug: 357 2339 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from core
 reg 0  value 0x9ef6c5da
Debug: 358 2351 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from core
 reg 1  value 0xf1
Debug: 359 2364 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from core
 reg 2  value 0x20000000
Debug: 360 2377 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from core
 reg 3  value 0x34
Debug: 361 2390 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from core
 reg 4  value 0x34
Debug: 362 2403 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from core
 reg 5  value 0x8
Debug: 363 2416 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from core
 reg 6  value 0x9ef6c5da
Debug: 364 2428 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from core
 reg 7  value 0x4c11db7
Debug: 365 2440 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from core
 reg 8  value 0xa5a5a5a5
Debug: 366 2452 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from core
 reg 9  value 0xa5a5a5a5
Debug: 367 2465 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from core
 reg 10  value 0xa5a5a5a5
Debug: 368 2478 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from core
 reg 11  value 0xa5a5a5a5
Debug: 369 2491 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from core
 reg 12  value 0xa5a5a5a5
Debug: 370 2504 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from core
 reg 13  value 0x20010000
Debug: 371 2517 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from core
 reg 14  value 0xffffffff
Debug: 372 2530 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from core
 reg 15  value 0x8009488
Debug: 373 2543 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from core
 reg 16  value 0x1000000
Debug: 374 2556 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from core
 reg 17  value 0x20010000
Debug: 375 2569 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from core
 reg 18  value 0x20000b38
Debug: 376 2582 cortex_m3.c:1591 cortex_m3_load_core_reg_u32(): load from spec
ial reg 19 value 0x0
Debug: 377 2595 cortex_m3.c:1591 cortex_m3_load_core_reg_u32(): load from spec
ial reg 20 value 0x0
Debug: 378 2608 cortex_m3.c:1591 cortex_m3_load_core_reg_u32(): load from spec
ial reg 21 value 0x0
Debug: 379 2621 cortex_m3.c:1591 cortex_m3_load_core_reg_u32(): load from spec
ial reg 22 value 0x0
Debug: 380 2626 cortex_m3.c:515 cortex_m3_debug_entry(): entered debug state i
n core mode: Thread at PC 0x8009488, target-&gt;state: halted
Debug: 381 2634 target.c:1062 target_call_event_callbacks(): target event 2 (g
db-halt)
Debug: 382 2639 target.c:1062 target_call_event_callbacks(): target event 3 (h
alted)
User : 383 2644 target.c:1339 target_arch_state(): target state: halted
User : 384 2649 armv7m.c:477 armv7m_arch_state(): target halted due to debug-r
equest, current mode: Thread
xPSR: 0x01000000 pc: 0x08009488 msp: 0x20010000
Debug: 385 2658 command.c:151 script_debug(): command - ocd_command ocd_comman
d type ocd_stm32.cpu curstate
Debug: 386 2664 command.c:151 script_debug(): command - ocd_stm32.cpu ocd_stm3
2.cpu curstate
Debug: 387 2670 command.c:151 script_debug(): command - ocd_command ocd_comman
d type ocd_stm32.cpu invoke-event reset-end
Debug: 388 2677 command.c:151 script_debug(): command - ocd_stm32.cpu ocd_stm3
2.cpu invoke-event reset-end
Debug: 390 2689 command.c:151 script_debug(): command - ocd_command ocd_comman
d type ocd_verify_image F:/EsorolTechnologies/embeddedfws/BuildTools/BuildOutp
ut/FW00018/FW00018.elf 0x08000000
Debug: 391 2699 command.c:151 script_debug(): command - verify_image ocd_verif
y_image F:/EsorolTechnologies/embeddedfws/BuildTools/BuildOutput/FW00018/FW000
18.elf 0x08000000
Debug: 393 2713 configuration.c:87 find_file(): found F:/EsorolTechnologies/em
beddedfws/BuildTools/BuildOutput/FW00018/FW00018.elf
Debug: 394 2720 image.c:76 autodetect_image_type(): ELF image detected.
Debug: 395 2723 configuration.c:87 find_file(): found F:/EsorolTechnologies/em
beddedfws/BuildTools/BuildOutput/FW00018/FW00018.elf
Debug: 396 2730 image.c:527 image_elf_read_section(): load segment 0 at 0x0 (s
z = 0xee10)
Debug: 397 2735 image.c:535 image_elf_read_section(): read elf: size = 0x60944
 at 0x74
Debug: 398 2742 image.c:1122 image_calculate_checksum(): Calculating checksum
Debug: 399 2747 image.c:1159 image_calculate_checksum(): Calculating checksum
done
Debug: 400 2752 target.c:1166 target_alloc_working_area_try(): MMU disabled, u
sing physical address for working memory 0x20000000
Debug: 401 2759 target.c:1226 target_alloc_working_area_try(): allocated new w
orking area at address 0x20000000
Debug: 402 2765 target.c:1705 target_write_u16(): address: 0x20000000, value:
0x00004602
Debug: 403 2775 target.c:1705 target_write_u16(): address: 0x20000002, value:
0x0000f04f
Debug: 404 2784 target.c:1705 target_write_u16(): address: 0x20000004, value:
0x000030ff
Debug: 405 2794 target.c:1705 target_write_u16(): address: 0x20000006, value:
0x0000460b
Debug: 406 2803 target.c:1705 target_write_u16(): address: 0x20000008, value:
0x0000f04f
Debug: 407 2812 target.c:1705 target_write_u16(): address: 0x2000000a, value:
0x00000400
Debug: 408 2821 target.c:1705 target_write_u16(): address: 0x2000000c, value:
0x0000e013
Debug: 409 2830 target.c:1705 target_write_u16(): address: 0x2000000e, value:
0x00005d11
Debug: 410 2839 target.c:1705 target_write_u16(): address: 0x20000010, value:
0x0000f8df
Debug: 411 2848 target.c:1705 target_write_u16(): address: 0x20000012, value:
0x00007028
Debug: 412 2857 target.c:1705 target_write_u16(): address: 0x20000014, value:
0x0000ea80
Debug: 413 2866 target.c:1705 target_write_u16(): address: 0x20000016, value:
0x00006001
Debug: 414 2875 target.c:1705 target_write_u16(): address: 0x20000018, value:
0x0000f04f
Debug: 415 2884 target.c:1705 target_write_u16(): address: 0x2000001a, value:
0x00000500
Debug: 416 2893 target.c:1705 target_write_u16(): address: 0x2000001c, value:
0x00002800
Debug: 417 2902 target.c:1705 target_write_u16(): address: 0x2000001e, value:
0x0000ea4f
Debug: 418 2911 target.c:1705 target_write_u16(): address: 0x20000020, value:
0x00000640
Debug: 419 2920 target.c:1705 target_write_u16(): address: 0x20000022, value:
0x0000f105
Debug: 420 2929 target.c:1705 target_write_u16(): address: 0x20000024, value:
0x00000501
Debug: 421 2938 target.c:1705 target_write_u16(): address: 0x20000026, value:
0x00004630
Debug: 422 2947 target.c:1705 target_write_u16(): address: 0x20000028, value:
0x0000bfb8
Debug: 423 2956 target.c:1705 target_write_u16(): address: 0x2000002a, value:
0x0000ea86
Debug: 424 2965 target.c:1705 target_write_u16(): address: 0x2000002c, value:
0x00000007
Debug: 425 2974 target.c:1705 target_write_u16(): address: 0x2000002e, value:
0x00002d08
Debug: 426 2983 target.c:1705 target_write_u16(): address: 0x20000030, value:
0x0000d1f4
Debug: 427 2992 target.c:1705 target_write_u16(): address: 0x20000032, value:
0x0000f104
Debug: 428 3001 target.c:1705 target_write_u16(): address: 0x20000034, value:
0x00000401
Debug: 429 3011 target.c:1705 target_write_u16(): address: 0x20000036, value:
0x0000429c
Debug: 430 3020 target.c:1705 target_write_u16(): address: 0x20000038, value:
0x0000d1e9
Debug: 431 3029 target.c:1705 target_write_u16(): address: 0x2000003a, value:
0x0000be00
Debug: 432 3038 target.c:1705 target_write_u16(): address: 0x2000003c, value:
0x00001db7
Debug: 433 3047 target.c:1705 target_write_u16(): address: 0x2000003e, value:
0x000004c1
Debug: 434 3056 armv7m.c:129 armv7m_restore_context():
Debug: 435 3075 cortex_m3.c:1671 cortex_m3_store_core_reg_u32(): write special
 reg 19 value 0x1
Debug: 436 3080 armv7m.c:239 armv7m_write_core_reg(): write core reg 19 value
0x1
Debug: 437 3093 cortex_m3.c:1637 cortex_m3_store_core_reg_u32(): write core re
g 16 value 0x1000000
Debug: 438 3098 armv7m.c:239 armv7m_write_core_reg(): write core reg 16 value
0x1000000
Debug: 439 3112 cortex_m3.c:1637 cortex_m3_store_core_reg_u32(): write core re
g 15 value 0x20000000
Debug: 440 3117 armv7m.c:239 armv7m_write_core_reg(): write core reg 15 value
0x20000000
Debug: 441 3131 cortex_m3.c:1637 cortex_m3_store_core_reg_u32(): write core re
g 1 value 0xee10
Debug: 442 3136 armv7m.c:239 armv7m_write_core_reg(): write core reg 1 value 0
xee10
Debug: 443 3149 cortex_m3.c:1637 cortex_m3_store_core_reg_u32(): write core re
g 0 value 0x10000000
Debug: 444 3154 armv7m.c:239 armv7m_write_core_reg(): write core reg 0 value 0
x10000000
Debug: 445 3164 target.c:1062 target_call_event_callbacks(): target event 22 (
debug-resumed)
Debug: 446 3169 cortex_m3.c:846 cortex_m3_resume(): target debug resumed at 0x
20000000
Debug: 447 3179 target.c:2184 target_wait_state(): waiting for target halted..
.
Error: 487 23181 target.c:2195 target_wait_state(): timed out while waiting fo
r target halted
Debug: 488 23185 cortex_m3.c:636 cortex_m3_halt(): target-&gt;state: debug-runnin
g
Debug: 489 23200 cortex_m3.c:605 cortex_m3_poll():
Debug: 490 23202 cortex_m3.c:437 cortex_m3_debug_entry():
Debug: 491 23218 cortex_m3.c:178 cortex_m3_clear_halt():  NVIC_DFSR 0x1
Debug: 492 23234 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from cor
e reg 0  value 0xffffffff
Debug: 493 23248 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from cor
e reg 1  value 0xee10
Debug: 494 23262 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from cor
e reg 2  value 0x10000000
Debug: 495 23276 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from cor
e reg 3  value 0xee10
Debug: 496 23290 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from cor
e reg 4  value 0x0
Debug: 497 23304 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from cor
e reg 5  value 0x8
Debug: 498 23318 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from cor
e reg 6  value 0x9ef6c5da
Debug: 499 23332 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from cor
e reg 7  value 0x4c11db7
Debug: 500 23346 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from cor
e reg 8  value 0xa5a5a5a5
Debug: 501 23361 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from cor
e reg 9  value 0xa5a5a5a5
Debug: 502 23375 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from cor
e reg 10  value 0xa5a5a5a5
Debug: 503 23389 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from cor
e reg 11  value 0xa5a5a5a5
Debug: 504 23403 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from cor
e reg 12  value 0xa5a5a5a5
Debug: 505 23417 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from cor
e reg 13  value 0x20010000
Debug: 506 23432 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from cor
e reg 14  value 0xffffffff
Debug: 507 23446 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from cor
e reg 15  value 0x2000000e
Debug: 508 23460 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from cor
e reg 16  value 0x81000000
Debug: 509 23474 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from cor
e reg 17  value 0x20010000
Debug: 510 23488 cortex_m3.c:1559 cortex_m3_load_core_reg_u32(): load from cor
e reg 18  value 0x20000b38
Debug: 511 23502 cortex_m3.c:1591 cortex_m3_load_core_reg_u32(): load from spe
cial reg 19 value 0x1
Debug: 512 23516 cortex_m3.c:1591 cortex_m3_load_core_reg_u32(): load from spe
cial reg 20 value 0x0
Debug: 513 23530 cortex_m3.c:1591 cortex_m3_load_core_reg_u32(): load from spe
cial reg 21 value 0x0
Debug: 514 23544 cortex_m3.c:1591 cortex_m3_load_core_reg_u32(): load from spe
cial reg 22 value 0x0
Debug: 515 23549 cortex_m3.c:515 cortex_m3_debug_entry(): entered debug state
in core mode: Thread at PC 0x2000000e, target-&gt;state: halted
Debug: 516 23557 target.c:1062 target_call_event_callbacks(): target event 21
(debug-halted)
Error: 517 23562 armv7m.c:625 armv7m_checksum_memory(): error executing cortex
_m3 crc algorithm
Debug: 518 23569 target.c:1443 target_read_buffer(): reading buffer of 60944 b
yte at 0x10000000
Debug: 519 23576 ft2232.c:2127 ft2232_execute_queue(): read buffer size looks
too high 258/257
Debug: 520 23591 ft2232.c:2127 ft2232_execute_queue(): read buffer size looks
too high 258/257
Debug: 521 23605 ft2232.c:2127 ft2232_execute_queue(): read buffer size looks
too high 258/257
Debug: 522 23619 ft2232.c:2127 ft2232_execute_queue(): read buffer size looks
too high 258/257
Debug: 523 23633 ft2232.c:2127 ft2232_execute_queue(): read buffer size looks
too high 258/257
Debug: 524 23647 ft2232.c:2127 ft2232_execute_queue(): read buffer size looks
too high 258/257
Debug: 525 23661 ft2232.c:2127 ft2232_execute_queue(): read buffer size looks
too high 258/257
Debug: 526 23675 ft2232.c:2127 ft2232_execute_queue(): read buffer size looks
too high 258/257
Debug: 527 23689 ft2232.c:2127 ft2232_execute_queue(): read buffer size looks
too high 258/257
Debug: 528 23703 ft2232.c:2127 ft2232_execute_queue(): read buffer size looks
too high 258/257
Debug: 529 23717 ft2232.c:2127 ft2232_execute_queue(): read buffer size looks
too high 258/257
Debug: 530 23731 ft2232.c:2127 ft2232_execute_queue(): read buffer size looks
too high 258/257
Debug: 531 23745 ft2232.c:2127 ft2232_execute_queue(): read buffer size looks
too high 258/257
Debug: 532 23759 ft2232.c:2127 ft2232_execute_queue(): read buffer size looks
too high 258/257
Debug: 533 23773 ft2232.c:2127 ft2232_execute_queue(): read buffer size looks
too high 258/257
Debug: 534 23786 ft2232.c:2127 ft2232_execute_queue(): read buffer size looks
too high 258/257
Debug: 535 23799 ft2232.c:2127 ft2232_execute_queue(): read buffer size looks
too high 258/257
Debug: 536 23812 ft2232.c:2127 ft2232_execute_queue(): read buffer size looks
too high 258/257
Debug: 537 23826 ft2232.c:2127 ft2232_execute_queue(): read buffer size looks
too high 258/257
Debug: 538 23840 ft2232.c:2127 ft2232_execute_queue(): read buffer size looks
too high 258/257
Debug: 539 23854 ft2232.c:2127 ft2232_execute_queue(): read buffer size looks
too high 258/257
Debug: 540 23868 ft2232.c:2127 ft2232_execute_queue(): read buffer size looks
too high 258/257
Debug: 541 23882 ft2232.c:2127 ft2232_execute_queue(): read buffer size looks
too high 258/257
Debug: 542 23903 adi_v5_jtag.c:274 jtagdp_transaction_endcheck(): jtag-dp: CTR
L/STAT error, 0xf0000021
Error: 543 23908 adi_v5_jtag.c:304 jtagdp_transaction_endcheck(): JTAG-DP STIC
KY ERROR
Debug: 544 23919 adi_v5_jtag.c:320 jtagdp_transaction_endcheck(): jtag-dp: CTR
L/STAT 0xf0000001
Error: 545 23929 adi_v5_jtag.c:335 jtagdp_transaction_endcheck(): MEM_AP_CSW 0
x23000052, MEM_AP_TAR 0x10000004
Debug: 546 23939 ft2232.c:2127 ft2232_execute_queue(): read buffer size looks
too high 258/257
Debug: 547 23953 ft2232.c:2127 ft2232_execute_queue(): read buffer size looks
too high 258/257
Debug: 548 23967 ft2232.c:2127 ft2232_execute_queue(): read buffer size looks
too high 258/257
Debug: 549 23981 ft2232.c:2127 ft2232_execute_queue(): read buffer size looks
too high 258/257
Debug: 550 23995 ft2232.c:2127 ft2232_execute_queue(): read buffer size looks
too high 258/257
Debug: 551 24009 ft2232.c:2127 ft2232_execute_queue(): read buffer size looks
too high 258/257
Debug: 552 24023 ft2232.c:2127 ft2232_execute_queue(): read buffer size looks
too high 258/257
Debug: 553 24037 ft2232.c:2127 ft2232_execute_queue(): read buffer size looks
too high 258/257
Debug: 554 24051 ft2232.c:2127 ft2232_execute_queue(): read buffer size looks
too high 258/257
Debug: 555 24065 ft2232.c:2127 ft2232_execute_queue(): read buffer size looks
too high 258/257
Debug: 556 24079 ft2232.c:2127 ft2232_execute_queue(): read buffer size looks
too high 258/257
Debug: 557 24093 ft2232.c:2127 ft2232_execute_queue(): read buffer size looks
too high 258/257
Debug: 558 24107 ft2232.c:2127 ft2232_execute_queue(): read buffer size looks
too high 258/257
Debug: 559 24121 ft2232.c:2127 ft2232_execute_queue(): read buffer size looks
too high 258/257
Debug: 560 24135 ft2232.c:2127 ft2232_execute_queue(): read buffer size looks
too high 258/257
Debug: 561 24148 ft2232.c:2127 ft2232_execute_queue(): read buffer size looks
too high 258/257
Debug: 562 24162 ft2232.c:2127 ft2232_execute_queue(): read buffer size looks
too high 258/257
Debug: 563 24176 ft2232.c:2127 ft2232_execute_queue(): read buffer size looks
too high 258/257
Debug: 564 24189 ft2232.c:2127 ft2232_execute_queue(): read buffer size looks
too high 258/257
Debug: 565 24203 ft2232.c:2127 ft2232_execute_queue(): read buffer size looks
too high 258/257
Debug: 566 24217 ft2232.c:2127 ft2232_execute_queue(): read buffer size looks
too high 258/257
Debug: 567 24231 ft2232.c:2127 ft2232_execute_queue(): read buffer size looks
too high 258/257
Debug: 568 24244 ft2232.c:2127 ft2232_execute_queue(): read buffer size looks
too high 258/257
Debug: 569 24264 adi_v5_jtag.c:274 jtagdp_transaction_endcheck(): jtag-dp: CTR
L/STAT error, 0xf0000021
Error: 570 24269 adi_v5_jtag.c:304 jtagdp_transaction_endcheck(): JTAG-DP STIC
KY ERROR
Debug: 571 24280 adi_v5_jtag.c:320 jtagdp_transaction_endcheck(): jtag-dp: CTR
L/STAT 0xf0000001
Error: 572 24289 adi_v5_jtag.c:335 jtagdp_transaction_endcheck(): MEM_AP_CSW 0
x23000052, MEM_AP_TAR 0x10000004
Warn : 573 24298 arm_adi_v5.c:652 mem_ap_read_buf_u32(): Block read error addr
ess 0x10000000
Debug: 574 24302 command.c:638 run_command(): Command failed with error code -
107
User : 575 24307 command.c:679 command_run_line(): in procedure 'verify_image'


Can anyone shed any light on this issue?

Thank you for your time.


// Magnus S.





</PRE>

<!--endarticle-->
    <HR>
    <P><UL>
        <!--threads-->
	<LI>Previous message: <A HREF="020377.html">[Openocd-development] [PATCH] Remove deprecated '-p' option from doc
</A></li>
	<LI>Next message: <A HREF="020350.html">[Openocd-development] Problem with OpenOCD 0.5.0-rc1 and STM32 verify_image
</A></li>
         <LI> <B>Messages sorted by:</B> 
              <a href="date.html#20349">[ date ]</a>
              <a href="thread.html#20349">[ thread ]</a>
              <a href="subject.html#20349">[ subject ]</a>
              <a href="author.html#20349">[ author ]</a>
         </LI>
       </UL>

<hr>
<a href="https://lists.berlios.de/mailman/listinfo/openocd-development">More information about the Openocd-development
mailing list</a><br>
</body></html>
