INSTANCE_TOGGLE_RATE {
lmu_u0/mcu_u/d_ram/ram 0.7
lmu_u0/mcu_u/i_ram/ram 0.7
lmu_u0/mcu_u/mcu_ctl/crc_retry_ram_0 0.7
lmu_u0/mcu_u/mcu_ctl/crc_retry_ram_1 0.7
lmu_u0/mcu_u/mcu_ctl/crc_retry_ram_2 0.7
lmu_u0/mcu_u/mcu_ctl/crc_retry_ram_3 0.7
lmu_u0/mcu_u/mcu_ctl/rrb_ram_0 0.7
lmu_u0/mcu_u/mcu_ctl/rrb_ram_1 0.7
lmu_u0/mcu_u/mcu_ctl/wdb_ram_0 0.7
lmu_u0/mcu_u/mcu_ctl/wdb_ram_1 0.7
lmu_u1/mcu_u/d_ram/ram 0.7
lmu_u1/mcu_u/i_ram/ram 0.7
lmu_u1/mcu_u/mcu_ctl/crc_retry_ram_0 0.7
lmu_u1/mcu_u/mcu_ctl/crc_retry_ram_1 0.7
lmu_u1/mcu_u/mcu_ctl/crc_retry_ram_2 0.7
lmu_u1/mcu_u/mcu_ctl/crc_retry_ram_3 0.7
lmu_u1/mcu_u/mcu_ctl/rrb_ram_0 0.7
lmu_u1/mcu_u/mcu_ctl/rrb_ram_1 0.7
lmu_u1/mcu_u/mcu_ctl/wdb_ram_0 0.7
lmu_u1/mcu_u/mcu_ctl/wdb_ram_1 0.7
lmu_u2/mcu_u/d_ram/ram 0.7
lmu_u2/mcu_u/i_ram/ram 0.7
lmu_u2/mcu_u/mcu_ctl/crc_retry_ram_0 0.7
lmu_u2/mcu_u/mcu_ctl/crc_retry_ram_1 0.7
lmu_u2/mcu_u/mcu_ctl/crc_retry_ram_2 0.7
lmu_u2/mcu_u/mcu_ctl/crc_retry_ram_3 0.7
lmu_u2/mcu_u/mcu_ctl/rrb_ram_0 0.7
lmu_u2/mcu_u/mcu_ctl/rrb_ram_1 0.7
lmu_u2/mcu_u/mcu_ctl/wdb_ram_0 0.7
lmu_u2/mcu_u/mcu_ctl/wdb_ram_1 0.7
lmu_u3/mcu_u/d_ram/ram 0.7
lmu_u3/mcu_u/i_ram/ram 0.7
lmu_u3/mcu_u/mcu_ctl/crc_retry_ram_0 0.7
lmu_u3/mcu_u/mcu_ctl/crc_retry_ram_1 0.7
lmu_u3/mcu_u/mcu_ctl/crc_retry_ram_2 0.7
lmu_u3/mcu_u/mcu_ctl/crc_retry_ram_3 0.7
lmu_u3/mcu_u/mcu_ctl/rrb_ram_0 0.7
lmu_u3/mcu_u/mcu_ctl/rrb_ram_1 0.7
lmu_u3/mcu_u/mcu_ctl/wdb_ram_0 0.7
lmu_u3/mcu_u/mcu_ctl/wdb_ram_1 0.7
lmu_u4/mcu_u/d_ram/ram 0.7
lmu_u4/mcu_u/i_ram/ram 0.7
lmu_u4/mcu_u/mcu_ctl/crc_retry_ram_0 0.7
lmu_u4/mcu_u/mcu_ctl/crc_retry_ram_1 0.7
lmu_u4/mcu_u/mcu_ctl/crc_retry_ram_2 0.7
lmu_u4/mcu_u/mcu_ctl/crc_retry_ram_3 0.7
lmu_u4/mcu_u/mcu_ctl/rrb_ram_0 0.7
lmu_u4/mcu_u/mcu_ctl/rrb_ram_1 0.7
lmu_u4/mcu_u/mcu_ctl/wdb_ram_0 0.7
lmu_u4/mcu_u/mcu_ctl/wdb_ram_1 0.7
lmu_u5/mcu_u/d_ram/ram 0.7
lmu_u5/mcu_u/i_ram/ram 0.7
lmu_u5/mcu_u/mcu_ctl/crc_retry_ram_0 0.7
lmu_u5/mcu_u/mcu_ctl/crc_retry_ram_1 0.7
lmu_u5/mcu_u/mcu_ctl/crc_retry_ram_2 0.7
lmu_u5/mcu_u/mcu_ctl/crc_retry_ram_3 0.7
lmu_u5/mcu_u/mcu_ctl/rrb_ram_0 0.7
lmu_u5/mcu_u/mcu_ctl/rrb_ram_1 0.7
lmu_u5/mcu_u/mcu_ctl/wdb_ram_0 0.7
lmu_u5/mcu_u/mcu_ctl/wdb_ram_1 0.7
lmu_u6/mcu_u/d_ram/ram 0.7
lmu_u6/mcu_u/i_ram/ram 0.7
lmu_u6/mcu_u/mcu_ctl/crc_retry_ram_0 0.7
lmu_u6/mcu_u/mcu_ctl/crc_retry_ram_1 0.7
lmu_u6/mcu_u/mcu_ctl/crc_retry_ram_2 0.7
lmu_u6/mcu_u/mcu_ctl/crc_retry_ram_3 0.7
lmu_u6/mcu_u/mcu_ctl/rrb_ram_0 0.7
lmu_u6/mcu_u/mcu_ctl/rrb_ram_1 0.7
lmu_u6/mcu_u/mcu_ctl/wdb_ram_0 0.7
lmu_u6/mcu_u/mcu_ctl/wdb_ram_1 0.7
lmu_u7/mcu_u/d_ram/ram 0.7
lmu_u7/mcu_u/i_ram/ram 0.7
lmu_u7/mcu_u/mcu_ctl/crc_retry_ram_0 0.7
lmu_u7/mcu_u/mcu_ctl/crc_retry_ram_1 0.7
lmu_u7/mcu_u/mcu_ctl/crc_retry_ram_2 0.7
lmu_u7/mcu_u/mcu_ctl/crc_retry_ram_3 0.7
lmu_u7/mcu_u/mcu_ctl/rrb_ram_0 0.7
lmu_u7/mcu_u/mcu_ctl/rrb_ram_1 0.7
lmu_u7/mcu_u/mcu_ctl/wdb_ram_0 0.7
lmu_u7/mcu_u/mcu_ctl/wdb_ram_1 0.7
panel_u0/dxe_u/dnbc_u0/etf_sram/array 0.7
panel_u0/dxe_u/dnbc_u1/etf_sram/array 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_0__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_0__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_0__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_0__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_10__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_10__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_10__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_10__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_11__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_11__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_11__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_11__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_12__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_12__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_12__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_12__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_13__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_13__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_13__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_13__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_14__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_14__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_14__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_14__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_15__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_15__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_15__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_15__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_16__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_16__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_16__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_16__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_17__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_17__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_17__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_17__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_18__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_18__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_18__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_18__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_19__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_19__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_19__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_19__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_1__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_1__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_1__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_1__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_20__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_20__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_20__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_20__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_21__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_21__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_21__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_21__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_22__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_22__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_22__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_22__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_23__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_23__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_23__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_23__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_2__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_2__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_2__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_2__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_3__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_3__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_3__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_3__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_4__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_4__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_4__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_4__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_5__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_5__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_5__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_5__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_6__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_6__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_6__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_6__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_7__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_7__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_7__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_7__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_8__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_8__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_8__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_8__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_9__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_9__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_9__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_9__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_0__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_0__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_0__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_0__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_10__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_10__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_10__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_10__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_11__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_11__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_11__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_11__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_12__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_12__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_12__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_12__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_13__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_13__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_13__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_13__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_14__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_14__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_14__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_14__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_15__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_15__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_15__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_15__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_16__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_16__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_16__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_16__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_17__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_17__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_17__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_17__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_18__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_18__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_18__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_18__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_19__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_19__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_19__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_19__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_1__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_1__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_1__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_1__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_20__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_20__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_20__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_20__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_21__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_21__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_21__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_21__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_22__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_22__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_22__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_22__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_23__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_23__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_23__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_23__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_2__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_2__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_2__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_2__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_3__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_3__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_3__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_3__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_4__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_4__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_4__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_4__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_5__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_5__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_5__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_5__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_6__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_6__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_6__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_6__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_7__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_7__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_7__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_7__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_8__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_8__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_8__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_8__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_9__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_9__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_9__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_9__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_uop/uop_ram/gen_uop_ram_ram0 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_uop/uop_ram/gen_uop_ram_ram1 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_in/cfl_buf/cbuf/ram0 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_in/cfl_buf/cbuf/ram1 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_out/rsp_snp/rsp/rsp_l2c/rsp_dbuf/ram00 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_out/rsp_snp/rsp/rsp_l2c/rsp_dbuf/ram01 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_out/rsp_snp/rsp/rsp_l2c/rsp_dbuf/ram10 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_out/rsp_snp/rsp/rsp_l2c/rsp_dbuf/ram11 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_out/rsp_snp/rsp/rsp_mcu/rsp_dbuf/ram00 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_out/rsp_snp/rsp/rsp_mcu/rsp_dbuf/ram01 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_out/rsp_snp/rsp/rsp_mcu/rsp_dbuf/ram10 0.7
panel_u0/dxe_u/dxe_dcm0/dcu/dcu_out/rsp_snp/rsp/rsp_mcu/rsp_dbuf/ram11 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_0__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_0__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_0__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_0__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_10__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_10__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_10__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_10__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_11__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_11__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_11__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_11__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_12__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_12__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_12__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_12__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_13__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_13__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_13__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_13__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_14__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_14__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_14__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_14__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_15__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_15__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_15__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_15__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_16__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_16__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_16__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_16__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_17__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_17__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_17__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_17__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_18__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_18__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_18__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_18__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_19__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_19__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_19__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_19__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_1__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_1__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_1__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_1__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_20__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_20__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_20__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_20__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_21__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_21__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_21__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_21__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_22__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_22__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_22__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_22__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_23__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_23__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_23__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_23__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_2__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_2__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_2__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_2__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_3__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_3__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_3__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_3__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_4__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_4__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_4__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_4__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_5__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_5__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_5__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_5__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_6__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_6__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_6__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_6__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_7__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_7__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_7__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_7__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_8__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_8__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_8__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_8__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_9__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_9__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_9__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_9__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_0__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_0__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_0__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_0__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_10__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_10__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_10__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_10__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_11__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_11__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_11__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_11__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_12__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_12__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_12__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_12__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_13__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_13__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_13__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_13__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_14__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_14__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_14__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_14__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_15__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_15__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_15__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_15__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_16__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_16__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_16__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_16__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_17__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_17__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_17__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_17__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_18__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_18__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_18__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_18__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_19__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_19__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_19__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_19__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_1__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_1__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_1__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_1__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_20__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_20__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_20__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_20__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_21__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_21__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_21__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_21__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_22__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_22__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_22__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_22__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_23__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_23__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_23__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_23__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_2__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_2__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_2__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_2__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_3__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_3__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_3__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_3__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_4__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_4__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_4__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_4__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_5__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_5__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_5__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_5__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_6__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_6__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_6__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_6__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_7__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_7__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_7__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_7__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_8__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_8__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_8__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_8__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_9__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_9__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_9__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_9__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_uop/uop_ram/gen_uop_ram_ram0 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_uop/uop_ram/gen_uop_ram_ram1 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_in/cfl_buf/cbuf/ram0 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_in/cfl_buf/cbuf/ram1 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_out/rsp_snp/rsp/rsp_l2c/rsp_dbuf/ram00 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_out/rsp_snp/rsp/rsp_l2c/rsp_dbuf/ram01 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_out/rsp_snp/rsp/rsp_l2c/rsp_dbuf/ram10 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_out/rsp_snp/rsp/rsp_l2c/rsp_dbuf/ram11 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_out/rsp_snp/rsp/rsp_mcu/rsp_dbuf/ram00 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_out/rsp_snp/rsp/rsp_mcu/rsp_dbuf/ram01 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_out/rsp_snp/rsp/rsp_mcu/rsp_dbuf/ram10 0.7
panel_u0/dxe_u/dxe_dcm1/dcu/dcu_out/rsp_snp/rsp/rsp_mcu/rsp_dbuf/ram11 0.7
panel_u0/mpc0_core0/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_0 0.7
panel_u0/mpc0_core0/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_1 0.7
panel_u0/mpc0_core0/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_0 0.7
panel_u0/mpc0_core0/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_1 0.7
panel_u0/mpc0_core0/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_0 0.7
panel_u0/mpc0_core0/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_1 0.7
panel_u0/mpc0_core0/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_0 0.7
panel_u0/mpc0_core0/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_1 0.7
panel_u0/mpc0_core0/uifu/udata_arr/udata_ram_w0b0_h/uif_data_ram 0.7
panel_u0/mpc0_core0/uifu/udata_arr/udata_ram_w0b0_l/uif_data_ram 0.7
panel_u0/mpc0_core0/uifu/udata_arr/udata_ram_w0b1_h/uif_data_ram 0.7
panel_u0/mpc0_core0/uifu/udata_arr/udata_ram_w0b1_l/uif_data_ram 0.7
panel_u0/mpc0_core0/uifu/udata_arr/udata_ram_w0b2_h/uif_data_ram 0.7
panel_u0/mpc0_core0/uifu/udata_arr/udata_ram_w0b2_l/uif_data_ram 0.7
panel_u0/mpc0_core0/uifu/udata_arr/udata_ram_w0b3_h/uif_data_ram 0.7
panel_u0/mpc0_core0/uifu/udata_arr/udata_ram_w0b3_l/uif_data_ram 0.7
panel_u0/mpc0_core0/uifu/udata_arr/udata_ram_w1b0_h/uif_data_ram 0.7
panel_u0/mpc0_core0/uifu/udata_arr/udata_ram_w1b0_l/uif_data_ram 0.7
panel_u0/mpc0_core0/uifu/udata_arr/udata_ram_w1b1_h/uif_data_ram 0.7
panel_u0/mpc0_core0/uifu/udata_arr/udata_ram_w1b1_l/uif_data_ram 0.7
panel_u0/mpc0_core0/uifu/udata_arr/udata_ram_w1b2_h/uif_data_ram 0.7
panel_u0/mpc0_core0/uifu/udata_arr/udata_ram_w1b2_l/uif_data_ram 0.7
panel_u0/mpc0_core0/uifu/udata_arr/udata_ram_w1b3_h/uif_data_ram 0.7
panel_u0/mpc0_core0/uifu/udata_arr/udata_ram_w1b3_l/uif_data_ram 0.7
panel_u0/mpc0_core0/uifu/udata_arr/udata_ram_w2b0_h/uif_data_ram 0.7
panel_u0/mpc0_core0/uifu/udata_arr/udata_ram_w2b0_l/uif_data_ram 0.7
panel_u0/mpc0_core0/uifu/udata_arr/udata_ram_w2b1_h/uif_data_ram 0.7
panel_u0/mpc0_core0/uifu/udata_arr/udata_ram_w2b1_l/uif_data_ram 0.7
panel_u0/mpc0_core0/uifu/udata_arr/udata_ram_w2b2_h/uif_data_ram 0.7
panel_u0/mpc0_core0/uifu/udata_arr/udata_ram_w2b2_l/uif_data_ram 0.7
panel_u0/mpc0_core0/uifu/udata_arr/udata_ram_w2b3_h/uif_data_ram 0.7
panel_u0/mpc0_core0/uifu/udata_arr/udata_ram_w2b3_l/uif_data_ram 0.7
panel_u0/mpc0_core0/uifu/ughb_arr/udir_t0/uif_ghb_t0_ram 0.7
panel_u0/mpc0_core0/uifu/ughb_arr/udir_t1/uif_ghb_t1t2_ram 0.7
panel_u0/mpc0_core0/uifu/ughb_arr/udir_t2/uif_ghb_t1t2_ram 0.7
panel_u0/mpc0_core0/uifu/ughb_arr/udir_t3/uif_ghb_t3t4_ram 0.7
panel_u0/mpc0_core0/uifu/ughb_arr/udir_t4/uif_ghb_t3t4_ram 0.7
panel_u0/mpc0_core0/uifu/ughb_arr/ustr_t0/uif_ghb_t0_ram 0.7
panel_u0/mpc0_core0/uifu/ughb_arr/ustr_t1/uif_ghb_t1t2_ram 0.7
panel_u0/mpc0_core0/uifu/ughb_arr/ustr_t2/uif_ghb_t1t2_ram 0.7
panel_u0/mpc0_core0/uifu/ughb_arr/ustr_t3/uif_ghb_t3t4_ram 0.7
panel_u0/mpc0_core0/uifu/ughb_arr/ustr_t4/uif_ghb_t3t4_ram 0.7
panel_u0/mpc0_core0/uifu/uip_arr/uip_ram_w0/uif_ip_ram 0.7
panel_u0/mpc0_core0/uifu/uip_arr/uip_ram_w1/uif_ip_ram 0.7
panel_u0/mpc0_core0/uifu/utag_arr/utag_ram_b0/uif_tag_ram 0.7
panel_u0/mpc0_core0/uifu/utag_arr/utag_ram_b1/uif_tag_ram 0.7
panel_u0/mpc0_core0/ul2_cpu_slv/usram_l2_tlb_0/uTLB_ram 0.7
panel_u0/mpc0_core0/ul2_cpu_slv/usram_l2_tlb_1/uTLB_ram 0.7
panel_u0/mpc0_core0/ul2_cpu_slv/usram_l2_tlb_2/uTLB_ram 0.7
panel_u0/mpc0_core0/ul2_cpu_slv/usram_l2_tlb_3/uTLB_ram 0.7
panel_u0/mpc0_core0/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_0 0.7
panel_u0/mpc0_core0/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_1 0.7
panel_u0/mpc0_core0/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_2 0.7
panel_u0/mpc0_core0/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_3 0.7
panel_u0/mpc0_core0/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_0 0.7
panel_u0/mpc0_core0/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_1 0.7
panel_u0/mpc0_core0/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_2 0.7
panel_u0/mpc0_core0/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_3 0.7
panel_u0/mpc0_core0/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_0 0.7
panel_u0/mpc0_core0/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_1 0.7
panel_u0/mpc0_core0/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_2 0.7
panel_u0/mpc0_core0/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_3 0.7
panel_u0/mpc0_core0/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_0 0.7
panel_u0/mpc0_core0/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_1 0.7
panel_u0/mpc0_core0/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_2 0.7
panel_u0/mpc0_core0/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_3 0.7
panel_u0/mpc0_core0/ulsu/utag_arr/utag_ram_bnk0/uls_tag_ram 0.7
panel_u0/mpc0_core0/ulsu/utag_arr/utag_ram_bnk1/uls_tag_ram 0.7
panel_u0/mpc0_core0/ulsu/utag_arr/utag_ram_bnk2/uls_tag_ram 0.7
panel_u0/mpc0_core0/ulsu/utag_arr/utag_ram_bnk3/uls_tag_ram 0.7
panel_u0/mpc0_core1/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_0 0.7
panel_u0/mpc0_core1/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_1 0.7
panel_u0/mpc0_core1/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_0 0.7
panel_u0/mpc0_core1/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_1 0.7
panel_u0/mpc0_core1/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_0 0.7
panel_u0/mpc0_core1/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_1 0.7
panel_u0/mpc0_core1/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_0 0.7
panel_u0/mpc0_core1/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_1 0.7
panel_u0/mpc0_core1/uifu/udata_arr/udata_ram_w0b0_h/uif_data_ram 0.7
panel_u0/mpc0_core1/uifu/udata_arr/udata_ram_w0b0_l/uif_data_ram 0.7
panel_u0/mpc0_core1/uifu/udata_arr/udata_ram_w0b1_h/uif_data_ram 0.7
panel_u0/mpc0_core1/uifu/udata_arr/udata_ram_w0b1_l/uif_data_ram 0.7
panel_u0/mpc0_core1/uifu/udata_arr/udata_ram_w0b2_h/uif_data_ram 0.7
panel_u0/mpc0_core1/uifu/udata_arr/udata_ram_w0b2_l/uif_data_ram 0.7
panel_u0/mpc0_core1/uifu/udata_arr/udata_ram_w0b3_h/uif_data_ram 0.7
panel_u0/mpc0_core1/uifu/udata_arr/udata_ram_w0b3_l/uif_data_ram 0.7
panel_u0/mpc0_core1/uifu/udata_arr/udata_ram_w1b0_h/uif_data_ram 0.7
panel_u0/mpc0_core1/uifu/udata_arr/udata_ram_w1b0_l/uif_data_ram 0.7
panel_u0/mpc0_core1/uifu/udata_arr/udata_ram_w1b1_h/uif_data_ram 0.7
panel_u0/mpc0_core1/uifu/udata_arr/udata_ram_w1b1_l/uif_data_ram 0.7
panel_u0/mpc0_core1/uifu/udata_arr/udata_ram_w1b2_h/uif_data_ram 0.7
panel_u0/mpc0_core1/uifu/udata_arr/udata_ram_w1b2_l/uif_data_ram 0.7
panel_u0/mpc0_core1/uifu/udata_arr/udata_ram_w1b3_h/uif_data_ram 0.7
panel_u0/mpc0_core1/uifu/udata_arr/udata_ram_w1b3_l/uif_data_ram 0.7
panel_u0/mpc0_core1/uifu/udata_arr/udata_ram_w2b0_h/uif_data_ram 0.7
panel_u0/mpc0_core1/uifu/udata_arr/udata_ram_w2b0_l/uif_data_ram 0.7
panel_u0/mpc0_core1/uifu/udata_arr/udata_ram_w2b1_h/uif_data_ram 0.7
panel_u0/mpc0_core1/uifu/udata_arr/udata_ram_w2b1_l/uif_data_ram 0.7
panel_u0/mpc0_core1/uifu/udata_arr/udata_ram_w2b2_h/uif_data_ram 0.7
panel_u0/mpc0_core1/uifu/udata_arr/udata_ram_w2b2_l/uif_data_ram 0.7
panel_u0/mpc0_core1/uifu/udata_arr/udata_ram_w2b3_h/uif_data_ram 0.7
panel_u0/mpc0_core1/uifu/udata_arr/udata_ram_w2b3_l/uif_data_ram 0.7
panel_u0/mpc0_core1/uifu/ughb_arr/udir_t0/uif_ghb_t0_ram 0.7
panel_u0/mpc0_core1/uifu/ughb_arr/udir_t1/uif_ghb_t1t2_ram 0.7
panel_u0/mpc0_core1/uifu/ughb_arr/udir_t2/uif_ghb_t1t2_ram 0.7
panel_u0/mpc0_core1/uifu/ughb_arr/udir_t3/uif_ghb_t3t4_ram 0.7
panel_u0/mpc0_core1/uifu/ughb_arr/udir_t4/uif_ghb_t3t4_ram 0.7
panel_u0/mpc0_core1/uifu/ughb_arr/ustr_t0/uif_ghb_t0_ram 0.7
panel_u0/mpc0_core1/uifu/ughb_arr/ustr_t1/uif_ghb_t1t2_ram 0.7
panel_u0/mpc0_core1/uifu/ughb_arr/ustr_t2/uif_ghb_t1t2_ram 0.7
panel_u0/mpc0_core1/uifu/ughb_arr/ustr_t3/uif_ghb_t3t4_ram 0.7
panel_u0/mpc0_core1/uifu/ughb_arr/ustr_t4/uif_ghb_t3t4_ram 0.7
panel_u0/mpc0_core1/uifu/uip_arr/uip_ram_w0/uif_ip_ram 0.7
panel_u0/mpc0_core1/uifu/uip_arr/uip_ram_w1/uif_ip_ram 0.7
panel_u0/mpc0_core1/uifu/utag_arr/utag_ram_b0/uif_tag_ram 0.7
panel_u0/mpc0_core1/uifu/utag_arr/utag_ram_b1/uif_tag_ram 0.7
panel_u0/mpc0_core1/ul2_cpu_slv/usram_l2_tlb_0/uTLB_ram 0.7
panel_u0/mpc0_core1/ul2_cpu_slv/usram_l2_tlb_1/uTLB_ram 0.7
panel_u0/mpc0_core1/ul2_cpu_slv/usram_l2_tlb_2/uTLB_ram 0.7
panel_u0/mpc0_core1/ul2_cpu_slv/usram_l2_tlb_3/uTLB_ram 0.7
panel_u0/mpc0_core1/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_0 0.7
panel_u0/mpc0_core1/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_1 0.7
panel_u0/mpc0_core1/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_2 0.7
panel_u0/mpc0_core1/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_3 0.7
panel_u0/mpc0_core1/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_0 0.7
panel_u0/mpc0_core1/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_1 0.7
panel_u0/mpc0_core1/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_2 0.7
panel_u0/mpc0_core1/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_3 0.7
panel_u0/mpc0_core1/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_0 0.7
panel_u0/mpc0_core1/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_1 0.7
panel_u0/mpc0_core1/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_2 0.7
panel_u0/mpc0_core1/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_3 0.7
panel_u0/mpc0_core1/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_0 0.7
panel_u0/mpc0_core1/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_1 0.7
panel_u0/mpc0_core1/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_2 0.7
panel_u0/mpc0_core1/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_3 0.7
panel_u0/mpc0_core1/ulsu/utag_arr/utag_ram_bnk0/uls_tag_ram 0.7
panel_u0/mpc0_core1/ulsu/utag_arr/utag_ram_bnk1/uls_tag_ram 0.7
panel_u0/mpc0_core1/ulsu/utag_arr/utag_ram_bnk2/uls_tag_ram 0.7
panel_u0/mpc0_core1/ulsu/utag_arr/utag_ram_bnk3/uls_tag_ram 0.7
panel_u0/mpc0_core2/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_0 0.7
panel_u0/mpc0_core2/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_1 0.7
panel_u0/mpc0_core2/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_0 0.7
panel_u0/mpc0_core2/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_1 0.7
panel_u0/mpc0_core2/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_0 0.7
panel_u0/mpc0_core2/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_1 0.7
panel_u0/mpc0_core2/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_0 0.7
panel_u0/mpc0_core2/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_1 0.7
panel_u0/mpc0_core2/uifu/udata_arr/udata_ram_w0b0_h/uif_data_ram 0.7
panel_u0/mpc0_core2/uifu/udata_arr/udata_ram_w0b0_l/uif_data_ram 0.7
panel_u0/mpc0_core2/uifu/udata_arr/udata_ram_w0b1_h/uif_data_ram 0.7
panel_u0/mpc0_core2/uifu/udata_arr/udata_ram_w0b1_l/uif_data_ram 0.7
panel_u0/mpc0_core2/uifu/udata_arr/udata_ram_w0b2_h/uif_data_ram 0.7
panel_u0/mpc0_core2/uifu/udata_arr/udata_ram_w0b2_l/uif_data_ram 0.7
panel_u0/mpc0_core2/uifu/udata_arr/udata_ram_w0b3_h/uif_data_ram 0.7
panel_u0/mpc0_core2/uifu/udata_arr/udata_ram_w0b3_l/uif_data_ram 0.7
panel_u0/mpc0_core2/uifu/udata_arr/udata_ram_w1b0_h/uif_data_ram 0.7
panel_u0/mpc0_core2/uifu/udata_arr/udata_ram_w1b0_l/uif_data_ram 0.7
panel_u0/mpc0_core2/uifu/udata_arr/udata_ram_w1b1_h/uif_data_ram 0.7
panel_u0/mpc0_core2/uifu/udata_arr/udata_ram_w1b1_l/uif_data_ram 0.7
panel_u0/mpc0_core2/uifu/udata_arr/udata_ram_w1b2_h/uif_data_ram 0.7
panel_u0/mpc0_core2/uifu/udata_arr/udata_ram_w1b2_l/uif_data_ram 0.7
panel_u0/mpc0_core2/uifu/udata_arr/udata_ram_w1b3_h/uif_data_ram 0.7
panel_u0/mpc0_core2/uifu/udata_arr/udata_ram_w1b3_l/uif_data_ram 0.7
panel_u0/mpc0_core2/uifu/udata_arr/udata_ram_w2b0_h/uif_data_ram 0.7
panel_u0/mpc0_core2/uifu/udata_arr/udata_ram_w2b0_l/uif_data_ram 0.7
panel_u0/mpc0_core2/uifu/udata_arr/udata_ram_w2b1_h/uif_data_ram 0.7
panel_u0/mpc0_core2/uifu/udata_arr/udata_ram_w2b1_l/uif_data_ram 0.7
panel_u0/mpc0_core2/uifu/udata_arr/udata_ram_w2b2_h/uif_data_ram 0.7
panel_u0/mpc0_core2/uifu/udata_arr/udata_ram_w2b2_l/uif_data_ram 0.7
panel_u0/mpc0_core2/uifu/udata_arr/udata_ram_w2b3_h/uif_data_ram 0.7
panel_u0/mpc0_core2/uifu/udata_arr/udata_ram_w2b3_l/uif_data_ram 0.7
panel_u0/mpc0_core2/uifu/ughb_arr/udir_t0/uif_ghb_t0_ram 0.7
panel_u0/mpc0_core2/uifu/ughb_arr/udir_t1/uif_ghb_t1t2_ram 0.7
panel_u0/mpc0_core2/uifu/ughb_arr/udir_t2/uif_ghb_t1t2_ram 0.7
panel_u0/mpc0_core2/uifu/ughb_arr/udir_t3/uif_ghb_t3t4_ram 0.7
panel_u0/mpc0_core2/uifu/ughb_arr/udir_t4/uif_ghb_t3t4_ram 0.7
panel_u0/mpc0_core2/uifu/ughb_arr/ustr_t0/uif_ghb_t0_ram 0.7
panel_u0/mpc0_core2/uifu/ughb_arr/ustr_t1/uif_ghb_t1t2_ram 0.7
panel_u0/mpc0_core2/uifu/ughb_arr/ustr_t2/uif_ghb_t1t2_ram 0.7
panel_u0/mpc0_core2/uifu/ughb_arr/ustr_t3/uif_ghb_t3t4_ram 0.7
panel_u0/mpc0_core2/uifu/ughb_arr/ustr_t4/uif_ghb_t3t4_ram 0.7
panel_u0/mpc0_core2/uifu/uip_arr/uip_ram_w0/uif_ip_ram 0.7
panel_u0/mpc0_core2/uifu/uip_arr/uip_ram_w1/uif_ip_ram 0.7
panel_u0/mpc0_core2/uifu/utag_arr/utag_ram_b0/uif_tag_ram 0.7
panel_u0/mpc0_core2/uifu/utag_arr/utag_ram_b1/uif_tag_ram 0.7
panel_u0/mpc0_core2/ul2_cpu_slv/usram_l2_tlb_0/uTLB_ram 0.7
panel_u0/mpc0_core2/ul2_cpu_slv/usram_l2_tlb_1/uTLB_ram 0.7
panel_u0/mpc0_core2/ul2_cpu_slv/usram_l2_tlb_2/uTLB_ram 0.7
panel_u0/mpc0_core2/ul2_cpu_slv/usram_l2_tlb_3/uTLB_ram 0.7
panel_u0/mpc0_core2/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_0 0.7
panel_u0/mpc0_core2/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_1 0.7
panel_u0/mpc0_core2/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_2 0.7
panel_u0/mpc0_core2/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_3 0.7
panel_u0/mpc0_core2/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_0 0.7
panel_u0/mpc0_core2/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_1 0.7
panel_u0/mpc0_core2/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_2 0.7
panel_u0/mpc0_core2/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_3 0.7
panel_u0/mpc0_core2/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_0 0.7
panel_u0/mpc0_core2/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_1 0.7
panel_u0/mpc0_core2/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_2 0.7
panel_u0/mpc0_core2/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_3 0.7
panel_u0/mpc0_core2/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_0 0.7
panel_u0/mpc0_core2/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_1 0.7
panel_u0/mpc0_core2/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_2 0.7
panel_u0/mpc0_core2/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_3 0.7
panel_u0/mpc0_core2/ulsu/utag_arr/utag_ram_bnk0/uls_tag_ram 0.7
panel_u0/mpc0_core2/ulsu/utag_arr/utag_ram_bnk1/uls_tag_ram 0.7
panel_u0/mpc0_core2/ulsu/utag_arr/utag_ram_bnk2/uls_tag_ram 0.7
panel_u0/mpc0_core2/ulsu/utag_arr/utag_ram_bnk3/uls_tag_ram 0.7
panel_u0/mpc0_core3/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_0 0.7
panel_u0/mpc0_core3/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_1 0.7
panel_u0/mpc0_core3/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_0 0.7
panel_u0/mpc0_core3/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_1 0.7
panel_u0/mpc0_core3/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_0 0.7
panel_u0/mpc0_core3/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_1 0.7
panel_u0/mpc0_core3/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_0 0.7
panel_u0/mpc0_core3/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_1 0.7
panel_u0/mpc0_core3/uifu/udata_arr/udata_ram_w0b0_h/uif_data_ram 0.7
panel_u0/mpc0_core3/uifu/udata_arr/udata_ram_w0b0_l/uif_data_ram 0.7
panel_u0/mpc0_core3/uifu/udata_arr/udata_ram_w0b1_h/uif_data_ram 0.7
panel_u0/mpc0_core3/uifu/udata_arr/udata_ram_w0b1_l/uif_data_ram 0.7
panel_u0/mpc0_core3/uifu/udata_arr/udata_ram_w0b2_h/uif_data_ram 0.7
panel_u0/mpc0_core3/uifu/udata_arr/udata_ram_w0b2_l/uif_data_ram 0.7
panel_u0/mpc0_core3/uifu/udata_arr/udata_ram_w0b3_h/uif_data_ram 0.7
panel_u0/mpc0_core3/uifu/udata_arr/udata_ram_w0b3_l/uif_data_ram 0.7
panel_u0/mpc0_core3/uifu/udata_arr/udata_ram_w1b0_h/uif_data_ram 0.7
panel_u0/mpc0_core3/uifu/udata_arr/udata_ram_w1b0_l/uif_data_ram 0.7
panel_u0/mpc0_core3/uifu/udata_arr/udata_ram_w1b1_h/uif_data_ram 0.7
panel_u0/mpc0_core3/uifu/udata_arr/udata_ram_w1b1_l/uif_data_ram 0.7
panel_u0/mpc0_core3/uifu/udata_arr/udata_ram_w1b2_h/uif_data_ram 0.7
panel_u0/mpc0_core3/uifu/udata_arr/udata_ram_w1b2_l/uif_data_ram 0.7
panel_u0/mpc0_core3/uifu/udata_arr/udata_ram_w1b3_h/uif_data_ram 0.7
panel_u0/mpc0_core3/uifu/udata_arr/udata_ram_w1b3_l/uif_data_ram 0.7
panel_u0/mpc0_core3/uifu/udata_arr/udata_ram_w2b0_h/uif_data_ram 0.7
panel_u0/mpc0_core3/uifu/udata_arr/udata_ram_w2b0_l/uif_data_ram 0.7
panel_u0/mpc0_core3/uifu/udata_arr/udata_ram_w2b1_h/uif_data_ram 0.7
panel_u0/mpc0_core3/uifu/udata_arr/udata_ram_w2b1_l/uif_data_ram 0.7
panel_u0/mpc0_core3/uifu/udata_arr/udata_ram_w2b2_h/uif_data_ram 0.7
panel_u0/mpc0_core3/uifu/udata_arr/udata_ram_w2b2_l/uif_data_ram 0.7
panel_u0/mpc0_core3/uifu/udata_arr/udata_ram_w2b3_h/uif_data_ram 0.7
panel_u0/mpc0_core3/uifu/udata_arr/udata_ram_w2b3_l/uif_data_ram 0.7
panel_u0/mpc0_core3/uifu/ughb_arr/udir_t0/uif_ghb_t0_ram 0.7
panel_u0/mpc0_core3/uifu/ughb_arr/udir_t1/uif_ghb_t1t2_ram 0.7
panel_u0/mpc0_core3/uifu/ughb_arr/udir_t2/uif_ghb_t1t2_ram 0.7
panel_u0/mpc0_core3/uifu/ughb_arr/udir_t3/uif_ghb_t3t4_ram 0.7
panel_u0/mpc0_core3/uifu/ughb_arr/udir_t4/uif_ghb_t3t4_ram 0.7
panel_u0/mpc0_core3/uifu/ughb_arr/ustr_t0/uif_ghb_t0_ram 0.7
panel_u0/mpc0_core3/uifu/ughb_arr/ustr_t1/uif_ghb_t1t2_ram 0.7
panel_u0/mpc0_core3/uifu/ughb_arr/ustr_t2/uif_ghb_t1t2_ram 0.7
panel_u0/mpc0_core3/uifu/ughb_arr/ustr_t3/uif_ghb_t3t4_ram 0.7
panel_u0/mpc0_core3/uifu/ughb_arr/ustr_t4/uif_ghb_t3t4_ram 0.7
panel_u0/mpc0_core3/uifu/uip_arr/uip_ram_w0/uif_ip_ram 0.7
panel_u0/mpc0_core3/uifu/uip_arr/uip_ram_w1/uif_ip_ram 0.7
panel_u0/mpc0_core3/uifu/utag_arr/utag_ram_b0/uif_tag_ram 0.7
panel_u0/mpc0_core3/uifu/utag_arr/utag_ram_b1/uif_tag_ram 0.7
panel_u0/mpc0_core3/ul2_cpu_slv/usram_l2_tlb_0/uTLB_ram 0.7
panel_u0/mpc0_core3/ul2_cpu_slv/usram_l2_tlb_1/uTLB_ram 0.7
panel_u0/mpc0_core3/ul2_cpu_slv/usram_l2_tlb_2/uTLB_ram 0.7
panel_u0/mpc0_core3/ul2_cpu_slv/usram_l2_tlb_3/uTLB_ram 0.7
panel_u0/mpc0_core3/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_0 0.7
panel_u0/mpc0_core3/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_1 0.7
panel_u0/mpc0_core3/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_2 0.7
panel_u0/mpc0_core3/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_3 0.7
panel_u0/mpc0_core3/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_0 0.7
panel_u0/mpc0_core3/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_1 0.7
panel_u0/mpc0_core3/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_2 0.7
panel_u0/mpc0_core3/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_3 0.7
panel_u0/mpc0_core3/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_0 0.7
panel_u0/mpc0_core3/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_1 0.7
panel_u0/mpc0_core3/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_2 0.7
panel_u0/mpc0_core3/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_3 0.7
panel_u0/mpc0_core3/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_0 0.7
panel_u0/mpc0_core3/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_1 0.7
panel_u0/mpc0_core3/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_2 0.7
panel_u0/mpc0_core3/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_3 0.7
panel_u0/mpc0_core3/ulsu/utag_arr/utag_ram_bnk0/uls_tag_ram 0.7
panel_u0/mpc0_core3/ulsu/utag_arr/utag_ram_bnk1/uls_tag_ram 0.7
panel_u0/mpc0_core3/ulsu/utag_arr/utag_ram_bnk2/uls_tag_ram 0.7
panel_u0/mpc0_core3/ulsu/utag_arr/utag_ram_bnk3/uls_tag_ram 0.7
panel_u0/mpc0_l2cache/ul2_logic/uprefetch/ucpu0_pf_logic/ucpu_psq_ram/usram0 0.7
panel_u0/mpc0_l2cache/ul2_logic/uprefetch/ucpu1_pf_logic/ucpu_psq_ram/usram0 0.7
panel_u0/mpc0_l2cache/ul2_logic/uprefetch/ucpu2_pf_logic/ucpu_psq_ram/usram0 0.7
panel_u0/mpc0_l2cache/ul2_logic/uprefetch/ucpu3_pf_logic/ucpu_psq_ram/usram0 0.7
panel_u0/mpc0_l2cache/ul2_logic/usram_l2_tbnk0_snp_0/usram0 0.7
panel_u0/mpc0_l2cache/ul2_logic/usram_l2_tbnk0_snp_1/usram0 0.7
panel_u0/mpc0_l2cache/ul2_logic/usram_l2_tbnk0_snp_2/usram0 0.7
panel_u0/mpc0_l2cache/ul2_logic/usram_l2_tbnk0_snp_3/usram0 0.7
panel_u0/mpc0_l2cache/ul2_logic/usram_l2_tbnk1_snp_0/usram0 0.7
panel_u0/mpc0_l2cache/ul2_logic/usram_l2_tbnk1_snp_1/usram0 0.7
panel_u0/mpc0_l2cache/ul2_logic/usram_l2_tbnk1_snp_2/usram0 0.7
panel_u0/mpc0_l2cache/ul2_logic/usram_l2_tbnk1_snp_3/usram0 0.7
panel_u0/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_01/usram0 0.7
panel_u0/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_01/usram1 0.7
panel_u0/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_23/usram0 0.7
panel_u0/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_23/usram1 0.7
panel_u0/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_45/usram0 0.7
panel_u0/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_45/usram1 0.7
panel_u0/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_67/usram0 0.7
panel_u0/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_67/usram1 0.7
panel_u0/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_89/usram0 0.7
panel_u0/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_89/usram1 0.7
panel_u0/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_ab/usram0 0.7
panel_u0/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_ab/usram1 0.7
panel_u0/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_cd/usram0 0.7
panel_u0/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_cd/usram1 0.7
panel_u0/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk0/usram0 0.7
panel_u0/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk0/usram1 0.7
panel_u0/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk1/usram0 0.7
panel_u0/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk1/usram1 0.7
panel_u0/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk2/usram0 0.7
panel_u0/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk2/usram1 0.7
panel_u0/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk3/usram0 0.7
panel_u0/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk3/usram1 0.7
panel_u0/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dirty/usram0 0.7
panel_u0/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dirty/usram1 0.7
panel_u0/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dirty/usram2 0.7
panel_u0/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dirty/usram3 0.7
panel_u0/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_ef/usram0 0.7
panel_u0/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_ef/usram1 0.7
panel_u0/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_incl_pf/usram0 0.7
panel_u0/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_01/usram0 0.7
panel_u0/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_01/usram1 0.7
panel_u0/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_23/usram0 0.7
panel_u0/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_23/usram1 0.7
panel_u0/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_45/usram0 0.7
panel_u0/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_45/usram1 0.7
panel_u0/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_67/usram0 0.7
panel_u0/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_67/usram1 0.7
panel_u0/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_89/usram0 0.7
panel_u0/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_89/usram1 0.7
panel_u0/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_ab/usram0 0.7
panel_u0/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_ab/usram1 0.7
panel_u0/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_cd/usram0 0.7
panel_u0/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_cd/usram1 0.7
panel_u0/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk0/usram0 0.7
panel_u0/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk0/usram1 0.7
panel_u0/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk1/usram0 0.7
panel_u0/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk1/usram1 0.7
panel_u0/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk2/usram0 0.7
panel_u0/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk2/usram1 0.7
panel_u0/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk3/usram0 0.7
panel_u0/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk3/usram1 0.7
panel_u0/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dirty/usram0 0.7
panel_u0/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dirty/usram1 0.7
panel_u0/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dirty/usram2 0.7
panel_u0/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dirty/usram3 0.7
panel_u0/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_ef/usram0 0.7
panel_u0/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_ef/usram1 0.7
panel_u0/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_incl_pf/usram0 0.7
panel_u0/mpc1_core0/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_0 0.7
panel_u0/mpc1_core0/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_1 0.7
panel_u0/mpc1_core0/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_0 0.7
panel_u0/mpc1_core0/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_1 0.7
panel_u0/mpc1_core0/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_0 0.7
panel_u0/mpc1_core0/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_1 0.7
panel_u0/mpc1_core0/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_0 0.7
panel_u0/mpc1_core0/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_1 0.7
panel_u0/mpc1_core0/uifu/udata_arr/udata_ram_w0b0_h/uif_data_ram 0.7
panel_u0/mpc1_core0/uifu/udata_arr/udata_ram_w0b0_l/uif_data_ram 0.7
panel_u0/mpc1_core0/uifu/udata_arr/udata_ram_w0b1_h/uif_data_ram 0.7
panel_u0/mpc1_core0/uifu/udata_arr/udata_ram_w0b1_l/uif_data_ram 0.7
panel_u0/mpc1_core0/uifu/udata_arr/udata_ram_w0b2_h/uif_data_ram 0.7
panel_u0/mpc1_core0/uifu/udata_arr/udata_ram_w0b2_l/uif_data_ram 0.7
panel_u0/mpc1_core0/uifu/udata_arr/udata_ram_w0b3_h/uif_data_ram 0.7
panel_u0/mpc1_core0/uifu/udata_arr/udata_ram_w0b3_l/uif_data_ram 0.7
panel_u0/mpc1_core0/uifu/udata_arr/udata_ram_w1b0_h/uif_data_ram 0.7
panel_u0/mpc1_core0/uifu/udata_arr/udata_ram_w1b0_l/uif_data_ram 0.7
panel_u0/mpc1_core0/uifu/udata_arr/udata_ram_w1b1_h/uif_data_ram 0.7
panel_u0/mpc1_core0/uifu/udata_arr/udata_ram_w1b1_l/uif_data_ram 0.7
panel_u0/mpc1_core0/uifu/udata_arr/udata_ram_w1b2_h/uif_data_ram 0.7
panel_u0/mpc1_core0/uifu/udata_arr/udata_ram_w1b2_l/uif_data_ram 0.7
panel_u0/mpc1_core0/uifu/udata_arr/udata_ram_w1b3_h/uif_data_ram 0.7
panel_u0/mpc1_core0/uifu/udata_arr/udata_ram_w1b3_l/uif_data_ram 0.7
panel_u0/mpc1_core0/uifu/udata_arr/udata_ram_w2b0_h/uif_data_ram 0.7
panel_u0/mpc1_core0/uifu/udata_arr/udata_ram_w2b0_l/uif_data_ram 0.7
panel_u0/mpc1_core0/uifu/udata_arr/udata_ram_w2b1_h/uif_data_ram 0.7
panel_u0/mpc1_core0/uifu/udata_arr/udata_ram_w2b1_l/uif_data_ram 0.7
panel_u0/mpc1_core0/uifu/udata_arr/udata_ram_w2b2_h/uif_data_ram 0.7
panel_u0/mpc1_core0/uifu/udata_arr/udata_ram_w2b2_l/uif_data_ram 0.7
panel_u0/mpc1_core0/uifu/udata_arr/udata_ram_w2b3_h/uif_data_ram 0.7
panel_u0/mpc1_core0/uifu/udata_arr/udata_ram_w2b3_l/uif_data_ram 0.7
panel_u0/mpc1_core0/uifu/ughb_arr/udir_t0/uif_ghb_t0_ram 0.7
panel_u0/mpc1_core0/uifu/ughb_arr/udir_t1/uif_ghb_t1t2_ram 0.7
panel_u0/mpc1_core0/uifu/ughb_arr/udir_t2/uif_ghb_t1t2_ram 0.7
panel_u0/mpc1_core0/uifu/ughb_arr/udir_t3/uif_ghb_t3t4_ram 0.7
panel_u0/mpc1_core0/uifu/ughb_arr/udir_t4/uif_ghb_t3t4_ram 0.7
panel_u0/mpc1_core0/uifu/ughb_arr/ustr_t0/uif_ghb_t0_ram 0.7
panel_u0/mpc1_core0/uifu/ughb_arr/ustr_t1/uif_ghb_t1t2_ram 0.7
panel_u0/mpc1_core0/uifu/ughb_arr/ustr_t2/uif_ghb_t1t2_ram 0.7
panel_u0/mpc1_core0/uifu/ughb_arr/ustr_t3/uif_ghb_t3t4_ram 0.7
panel_u0/mpc1_core0/uifu/ughb_arr/ustr_t4/uif_ghb_t3t4_ram 0.7
panel_u0/mpc1_core0/uifu/uip_arr/uip_ram_w0/uif_ip_ram 0.7
panel_u0/mpc1_core0/uifu/uip_arr/uip_ram_w1/uif_ip_ram 0.7
panel_u0/mpc1_core0/uifu/utag_arr/utag_ram_b0/uif_tag_ram 0.7
panel_u0/mpc1_core0/uifu/utag_arr/utag_ram_b1/uif_tag_ram 0.7
panel_u0/mpc1_core0/ul2_cpu_slv/usram_l2_tlb_0/uTLB_ram 0.7
panel_u0/mpc1_core0/ul2_cpu_slv/usram_l2_tlb_1/uTLB_ram 0.7
panel_u0/mpc1_core0/ul2_cpu_slv/usram_l2_tlb_2/uTLB_ram 0.7
panel_u0/mpc1_core0/ul2_cpu_slv/usram_l2_tlb_3/uTLB_ram 0.7
panel_u0/mpc1_core0/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_0 0.7
panel_u0/mpc1_core0/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_1 0.7
panel_u0/mpc1_core0/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_2 0.7
panel_u0/mpc1_core0/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_3 0.7
panel_u0/mpc1_core0/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_0 0.7
panel_u0/mpc1_core0/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_1 0.7
panel_u0/mpc1_core0/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_2 0.7
panel_u0/mpc1_core0/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_3 0.7
panel_u0/mpc1_core0/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_0 0.7
panel_u0/mpc1_core0/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_1 0.7
panel_u0/mpc1_core0/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_2 0.7
panel_u0/mpc1_core0/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_3 0.7
panel_u0/mpc1_core0/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_0 0.7
panel_u0/mpc1_core0/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_1 0.7
panel_u0/mpc1_core0/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_2 0.7
panel_u0/mpc1_core0/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_3 0.7
panel_u0/mpc1_core0/ulsu/utag_arr/utag_ram_bnk0/uls_tag_ram 0.7
panel_u0/mpc1_core0/ulsu/utag_arr/utag_ram_bnk1/uls_tag_ram 0.7
panel_u0/mpc1_core0/ulsu/utag_arr/utag_ram_bnk2/uls_tag_ram 0.7
panel_u0/mpc1_core0/ulsu/utag_arr/utag_ram_bnk3/uls_tag_ram 0.7
panel_u0/mpc1_core1/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_0 0.7
panel_u0/mpc1_core1/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_1 0.7
panel_u0/mpc1_core1/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_0 0.7
panel_u0/mpc1_core1/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_1 0.7
panel_u0/mpc1_core1/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_0 0.7
panel_u0/mpc1_core1/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_1 0.7
panel_u0/mpc1_core1/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_0 0.7
panel_u0/mpc1_core1/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_1 0.7
panel_u0/mpc1_core1/uifu/udata_arr/udata_ram_w0b0_h/uif_data_ram 0.7
panel_u0/mpc1_core1/uifu/udata_arr/udata_ram_w0b0_l/uif_data_ram 0.7
panel_u0/mpc1_core1/uifu/udata_arr/udata_ram_w0b1_h/uif_data_ram 0.7
panel_u0/mpc1_core1/uifu/udata_arr/udata_ram_w0b1_l/uif_data_ram 0.7
panel_u0/mpc1_core1/uifu/udata_arr/udata_ram_w0b2_h/uif_data_ram 0.7
panel_u0/mpc1_core1/uifu/udata_arr/udata_ram_w0b2_l/uif_data_ram 0.7
panel_u0/mpc1_core1/uifu/udata_arr/udata_ram_w0b3_h/uif_data_ram 0.7
panel_u0/mpc1_core1/uifu/udata_arr/udata_ram_w0b3_l/uif_data_ram 0.7
panel_u0/mpc1_core1/uifu/udata_arr/udata_ram_w1b0_h/uif_data_ram 0.7
panel_u0/mpc1_core1/uifu/udata_arr/udata_ram_w1b0_l/uif_data_ram 0.7
panel_u0/mpc1_core1/uifu/udata_arr/udata_ram_w1b1_h/uif_data_ram 0.7
panel_u0/mpc1_core1/uifu/udata_arr/udata_ram_w1b1_l/uif_data_ram 0.7
panel_u0/mpc1_core1/uifu/udata_arr/udata_ram_w1b2_h/uif_data_ram 0.7
panel_u0/mpc1_core1/uifu/udata_arr/udata_ram_w1b2_l/uif_data_ram 0.7
panel_u0/mpc1_core1/uifu/udata_arr/udata_ram_w1b3_h/uif_data_ram 0.7
panel_u0/mpc1_core1/uifu/udata_arr/udata_ram_w1b3_l/uif_data_ram 0.7
panel_u0/mpc1_core1/uifu/udata_arr/udata_ram_w2b0_h/uif_data_ram 0.7
panel_u0/mpc1_core1/uifu/udata_arr/udata_ram_w2b0_l/uif_data_ram 0.7
panel_u0/mpc1_core1/uifu/udata_arr/udata_ram_w2b1_h/uif_data_ram 0.7
panel_u0/mpc1_core1/uifu/udata_arr/udata_ram_w2b1_l/uif_data_ram 0.7
panel_u0/mpc1_core1/uifu/udata_arr/udata_ram_w2b2_h/uif_data_ram 0.7
panel_u0/mpc1_core1/uifu/udata_arr/udata_ram_w2b2_l/uif_data_ram 0.7
panel_u0/mpc1_core1/uifu/udata_arr/udata_ram_w2b3_h/uif_data_ram 0.7
panel_u0/mpc1_core1/uifu/udata_arr/udata_ram_w2b3_l/uif_data_ram 0.7
panel_u0/mpc1_core1/uifu/ughb_arr/udir_t0/uif_ghb_t0_ram 0.7
panel_u0/mpc1_core1/uifu/ughb_arr/udir_t1/uif_ghb_t1t2_ram 0.7
panel_u0/mpc1_core1/uifu/ughb_arr/udir_t2/uif_ghb_t1t2_ram 0.7
panel_u0/mpc1_core1/uifu/ughb_arr/udir_t3/uif_ghb_t3t4_ram 0.7
panel_u0/mpc1_core1/uifu/ughb_arr/udir_t4/uif_ghb_t3t4_ram 0.7
panel_u0/mpc1_core1/uifu/ughb_arr/ustr_t0/uif_ghb_t0_ram 0.7
panel_u0/mpc1_core1/uifu/ughb_arr/ustr_t1/uif_ghb_t1t2_ram 0.7
panel_u0/mpc1_core1/uifu/ughb_arr/ustr_t2/uif_ghb_t1t2_ram 0.7
panel_u0/mpc1_core1/uifu/ughb_arr/ustr_t3/uif_ghb_t3t4_ram 0.7
panel_u0/mpc1_core1/uifu/ughb_arr/ustr_t4/uif_ghb_t3t4_ram 0.7
panel_u0/mpc1_core1/uifu/uip_arr/uip_ram_w0/uif_ip_ram 0.7
panel_u0/mpc1_core1/uifu/uip_arr/uip_ram_w1/uif_ip_ram 0.7
panel_u0/mpc1_core1/uifu/utag_arr/utag_ram_b0/uif_tag_ram 0.7
panel_u0/mpc1_core1/uifu/utag_arr/utag_ram_b1/uif_tag_ram 0.7
panel_u0/mpc1_core1/ul2_cpu_slv/usram_l2_tlb_0/uTLB_ram 0.7
panel_u0/mpc1_core1/ul2_cpu_slv/usram_l2_tlb_1/uTLB_ram 0.7
panel_u0/mpc1_core1/ul2_cpu_slv/usram_l2_tlb_2/uTLB_ram 0.7
panel_u0/mpc1_core1/ul2_cpu_slv/usram_l2_tlb_3/uTLB_ram 0.7
panel_u0/mpc1_core1/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_0 0.7
panel_u0/mpc1_core1/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_1 0.7
panel_u0/mpc1_core1/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_2 0.7
panel_u0/mpc1_core1/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_3 0.7
panel_u0/mpc1_core1/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_0 0.7
panel_u0/mpc1_core1/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_1 0.7
panel_u0/mpc1_core1/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_2 0.7
panel_u0/mpc1_core1/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_3 0.7
panel_u0/mpc1_core1/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_0 0.7
panel_u0/mpc1_core1/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_1 0.7
panel_u0/mpc1_core1/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_2 0.7
panel_u0/mpc1_core1/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_3 0.7
panel_u0/mpc1_core1/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_0 0.7
panel_u0/mpc1_core1/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_1 0.7
panel_u0/mpc1_core1/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_2 0.7
panel_u0/mpc1_core1/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_3 0.7
panel_u0/mpc1_core1/ulsu/utag_arr/utag_ram_bnk0/uls_tag_ram 0.7
panel_u0/mpc1_core1/ulsu/utag_arr/utag_ram_bnk1/uls_tag_ram 0.7
panel_u0/mpc1_core1/ulsu/utag_arr/utag_ram_bnk2/uls_tag_ram 0.7
panel_u0/mpc1_core1/ulsu/utag_arr/utag_ram_bnk3/uls_tag_ram 0.7
panel_u0/mpc1_core2/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_0 0.7
panel_u0/mpc1_core2/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_1 0.7
panel_u0/mpc1_core2/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_0 0.7
panel_u0/mpc1_core2/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_1 0.7
panel_u0/mpc1_core2/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_0 0.7
panel_u0/mpc1_core2/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_1 0.7
panel_u0/mpc1_core2/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_0 0.7
panel_u0/mpc1_core2/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_1 0.7
panel_u0/mpc1_core2/uifu/udata_arr/udata_ram_w0b0_h/uif_data_ram 0.7
panel_u0/mpc1_core2/uifu/udata_arr/udata_ram_w0b0_l/uif_data_ram 0.7
panel_u0/mpc1_core2/uifu/udata_arr/udata_ram_w0b1_h/uif_data_ram 0.7
panel_u0/mpc1_core2/uifu/udata_arr/udata_ram_w0b1_l/uif_data_ram 0.7
panel_u0/mpc1_core2/uifu/udata_arr/udata_ram_w0b2_h/uif_data_ram 0.7
panel_u0/mpc1_core2/uifu/udata_arr/udata_ram_w0b2_l/uif_data_ram 0.7
panel_u0/mpc1_core2/uifu/udata_arr/udata_ram_w0b3_h/uif_data_ram 0.7
panel_u0/mpc1_core2/uifu/udata_arr/udata_ram_w0b3_l/uif_data_ram 0.7
panel_u0/mpc1_core2/uifu/udata_arr/udata_ram_w1b0_h/uif_data_ram 0.7
panel_u0/mpc1_core2/uifu/udata_arr/udata_ram_w1b0_l/uif_data_ram 0.7
panel_u0/mpc1_core2/uifu/udata_arr/udata_ram_w1b1_h/uif_data_ram 0.7
panel_u0/mpc1_core2/uifu/udata_arr/udata_ram_w1b1_l/uif_data_ram 0.7
panel_u0/mpc1_core2/uifu/udata_arr/udata_ram_w1b2_h/uif_data_ram 0.7
panel_u0/mpc1_core2/uifu/udata_arr/udata_ram_w1b2_l/uif_data_ram 0.7
panel_u0/mpc1_core2/uifu/udata_arr/udata_ram_w1b3_h/uif_data_ram 0.7
panel_u0/mpc1_core2/uifu/udata_arr/udata_ram_w1b3_l/uif_data_ram 0.7
panel_u0/mpc1_core2/uifu/udata_arr/udata_ram_w2b0_h/uif_data_ram 0.7
panel_u0/mpc1_core2/uifu/udata_arr/udata_ram_w2b0_l/uif_data_ram 0.7
panel_u0/mpc1_core2/uifu/udata_arr/udata_ram_w2b1_h/uif_data_ram 0.7
panel_u0/mpc1_core2/uifu/udata_arr/udata_ram_w2b1_l/uif_data_ram 0.7
panel_u0/mpc1_core2/uifu/udata_arr/udata_ram_w2b2_h/uif_data_ram 0.7
panel_u0/mpc1_core2/uifu/udata_arr/udata_ram_w2b2_l/uif_data_ram 0.7
panel_u0/mpc1_core2/uifu/udata_arr/udata_ram_w2b3_h/uif_data_ram 0.7
panel_u0/mpc1_core2/uifu/udata_arr/udata_ram_w2b3_l/uif_data_ram 0.7
panel_u0/mpc1_core2/uifu/ughb_arr/udir_t0/uif_ghb_t0_ram 0.7
panel_u0/mpc1_core2/uifu/ughb_arr/udir_t1/uif_ghb_t1t2_ram 0.7
panel_u0/mpc1_core2/uifu/ughb_arr/udir_t2/uif_ghb_t1t2_ram 0.7
panel_u0/mpc1_core2/uifu/ughb_arr/udir_t3/uif_ghb_t3t4_ram 0.7
panel_u0/mpc1_core2/uifu/ughb_arr/udir_t4/uif_ghb_t3t4_ram 0.7
panel_u0/mpc1_core2/uifu/ughb_arr/ustr_t0/uif_ghb_t0_ram 0.7
panel_u0/mpc1_core2/uifu/ughb_arr/ustr_t1/uif_ghb_t1t2_ram 0.7
panel_u0/mpc1_core2/uifu/ughb_arr/ustr_t2/uif_ghb_t1t2_ram 0.7
panel_u0/mpc1_core2/uifu/ughb_arr/ustr_t3/uif_ghb_t3t4_ram 0.7
panel_u0/mpc1_core2/uifu/ughb_arr/ustr_t4/uif_ghb_t3t4_ram 0.7
panel_u0/mpc1_core2/uifu/uip_arr/uip_ram_w0/uif_ip_ram 0.7
panel_u0/mpc1_core2/uifu/uip_arr/uip_ram_w1/uif_ip_ram 0.7
panel_u0/mpc1_core2/uifu/utag_arr/utag_ram_b0/uif_tag_ram 0.7
panel_u0/mpc1_core2/uifu/utag_arr/utag_ram_b1/uif_tag_ram 0.7
panel_u0/mpc1_core2/ul2_cpu_slv/usram_l2_tlb_0/uTLB_ram 0.7
panel_u0/mpc1_core2/ul2_cpu_slv/usram_l2_tlb_1/uTLB_ram 0.7
panel_u0/mpc1_core2/ul2_cpu_slv/usram_l2_tlb_2/uTLB_ram 0.7
panel_u0/mpc1_core2/ul2_cpu_slv/usram_l2_tlb_3/uTLB_ram 0.7
panel_u0/mpc1_core2/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_0 0.7
panel_u0/mpc1_core2/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_1 0.7
panel_u0/mpc1_core2/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_2 0.7
panel_u0/mpc1_core2/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_3 0.7
panel_u0/mpc1_core2/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_0 0.7
panel_u0/mpc1_core2/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_1 0.7
panel_u0/mpc1_core2/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_2 0.7
panel_u0/mpc1_core2/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_3 0.7
panel_u0/mpc1_core2/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_0 0.7
panel_u0/mpc1_core2/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_1 0.7
panel_u0/mpc1_core2/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_2 0.7
panel_u0/mpc1_core2/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_3 0.7
panel_u0/mpc1_core2/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_0 0.7
panel_u0/mpc1_core2/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_1 0.7
panel_u0/mpc1_core2/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_2 0.7
panel_u0/mpc1_core2/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_3 0.7
panel_u0/mpc1_core2/ulsu/utag_arr/utag_ram_bnk0/uls_tag_ram 0.7
panel_u0/mpc1_core2/ulsu/utag_arr/utag_ram_bnk1/uls_tag_ram 0.7
panel_u0/mpc1_core2/ulsu/utag_arr/utag_ram_bnk2/uls_tag_ram 0.7
panel_u0/mpc1_core2/ulsu/utag_arr/utag_ram_bnk3/uls_tag_ram 0.7
panel_u0/mpc1_core3/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_0 0.7
panel_u0/mpc1_core3/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_1 0.7
panel_u0/mpc1_core3/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_0 0.7
panel_u0/mpc1_core3/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_1 0.7
panel_u0/mpc1_core3/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_0 0.7
panel_u0/mpc1_core3/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_1 0.7
panel_u0/mpc1_core3/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_0 0.7
panel_u0/mpc1_core3/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_1 0.7
panel_u0/mpc1_core3/uifu/udata_arr/udata_ram_w0b0_h/uif_data_ram 0.7
panel_u0/mpc1_core3/uifu/udata_arr/udata_ram_w0b0_l/uif_data_ram 0.7
panel_u0/mpc1_core3/uifu/udata_arr/udata_ram_w0b1_h/uif_data_ram 0.7
panel_u0/mpc1_core3/uifu/udata_arr/udata_ram_w0b1_l/uif_data_ram 0.7
panel_u0/mpc1_core3/uifu/udata_arr/udata_ram_w0b2_h/uif_data_ram 0.7
panel_u0/mpc1_core3/uifu/udata_arr/udata_ram_w0b2_l/uif_data_ram 0.7
panel_u0/mpc1_core3/uifu/udata_arr/udata_ram_w0b3_h/uif_data_ram 0.7
panel_u0/mpc1_core3/uifu/udata_arr/udata_ram_w0b3_l/uif_data_ram 0.7
panel_u0/mpc1_core3/uifu/udata_arr/udata_ram_w1b0_h/uif_data_ram 0.7
panel_u0/mpc1_core3/uifu/udata_arr/udata_ram_w1b0_l/uif_data_ram 0.7
panel_u0/mpc1_core3/uifu/udata_arr/udata_ram_w1b1_h/uif_data_ram 0.7
panel_u0/mpc1_core3/uifu/udata_arr/udata_ram_w1b1_l/uif_data_ram 0.7
panel_u0/mpc1_core3/uifu/udata_arr/udata_ram_w1b2_h/uif_data_ram 0.7
panel_u0/mpc1_core3/uifu/udata_arr/udata_ram_w1b2_l/uif_data_ram 0.7
panel_u0/mpc1_core3/uifu/udata_arr/udata_ram_w1b3_h/uif_data_ram 0.7
panel_u0/mpc1_core3/uifu/udata_arr/udata_ram_w1b3_l/uif_data_ram 0.7
panel_u0/mpc1_core3/uifu/udata_arr/udata_ram_w2b0_h/uif_data_ram 0.7
panel_u0/mpc1_core3/uifu/udata_arr/udata_ram_w2b0_l/uif_data_ram 0.7
panel_u0/mpc1_core3/uifu/udata_arr/udata_ram_w2b1_h/uif_data_ram 0.7
panel_u0/mpc1_core3/uifu/udata_arr/udata_ram_w2b1_l/uif_data_ram 0.7
panel_u0/mpc1_core3/uifu/udata_arr/udata_ram_w2b2_h/uif_data_ram 0.7
panel_u0/mpc1_core3/uifu/udata_arr/udata_ram_w2b2_l/uif_data_ram 0.7
panel_u0/mpc1_core3/uifu/udata_arr/udata_ram_w2b3_h/uif_data_ram 0.7
panel_u0/mpc1_core3/uifu/udata_arr/udata_ram_w2b3_l/uif_data_ram 0.7
panel_u0/mpc1_core3/uifu/ughb_arr/udir_t0/uif_ghb_t0_ram 0.7
panel_u0/mpc1_core3/uifu/ughb_arr/udir_t1/uif_ghb_t1t2_ram 0.7
panel_u0/mpc1_core3/uifu/ughb_arr/udir_t2/uif_ghb_t1t2_ram 0.7
panel_u0/mpc1_core3/uifu/ughb_arr/udir_t3/uif_ghb_t3t4_ram 0.7
panel_u0/mpc1_core3/uifu/ughb_arr/udir_t4/uif_ghb_t3t4_ram 0.7
panel_u0/mpc1_core3/uifu/ughb_arr/ustr_t0/uif_ghb_t0_ram 0.7
panel_u0/mpc1_core3/uifu/ughb_arr/ustr_t1/uif_ghb_t1t2_ram 0.7
panel_u0/mpc1_core3/uifu/ughb_arr/ustr_t2/uif_ghb_t1t2_ram 0.7
panel_u0/mpc1_core3/uifu/ughb_arr/ustr_t3/uif_ghb_t3t4_ram 0.7
panel_u0/mpc1_core3/uifu/ughb_arr/ustr_t4/uif_ghb_t3t4_ram 0.7
panel_u0/mpc1_core3/uifu/uip_arr/uip_ram_w0/uif_ip_ram 0.7
panel_u0/mpc1_core3/uifu/uip_arr/uip_ram_w1/uif_ip_ram 0.7
panel_u0/mpc1_core3/uifu/utag_arr/utag_ram_b0/uif_tag_ram 0.7
panel_u0/mpc1_core3/uifu/utag_arr/utag_ram_b1/uif_tag_ram 0.7
panel_u0/mpc1_core3/ul2_cpu_slv/usram_l2_tlb_0/uTLB_ram 0.7
panel_u0/mpc1_core3/ul2_cpu_slv/usram_l2_tlb_1/uTLB_ram 0.7
panel_u0/mpc1_core3/ul2_cpu_slv/usram_l2_tlb_2/uTLB_ram 0.7
panel_u0/mpc1_core3/ul2_cpu_slv/usram_l2_tlb_3/uTLB_ram 0.7
panel_u0/mpc1_core3/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_0 0.7
panel_u0/mpc1_core3/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_1 0.7
panel_u0/mpc1_core3/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_2 0.7
panel_u0/mpc1_core3/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_3 0.7
panel_u0/mpc1_core3/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_0 0.7
panel_u0/mpc1_core3/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_1 0.7
panel_u0/mpc1_core3/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_2 0.7
panel_u0/mpc1_core3/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_3 0.7
panel_u0/mpc1_core3/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_0 0.7
panel_u0/mpc1_core3/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_1 0.7
panel_u0/mpc1_core3/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_2 0.7
panel_u0/mpc1_core3/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_3 0.7
panel_u0/mpc1_core3/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_0 0.7
panel_u0/mpc1_core3/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_1 0.7
panel_u0/mpc1_core3/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_2 0.7
panel_u0/mpc1_core3/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_3 0.7
panel_u0/mpc1_core3/ulsu/utag_arr/utag_ram_bnk0/uls_tag_ram 0.7
panel_u0/mpc1_core3/ulsu/utag_arr/utag_ram_bnk1/uls_tag_ram 0.7
panel_u0/mpc1_core3/ulsu/utag_arr/utag_ram_bnk2/uls_tag_ram 0.7
panel_u0/mpc1_core3/ulsu/utag_arr/utag_ram_bnk3/uls_tag_ram 0.7
panel_u0/mpc1_l2cache/ul2_logic/uprefetch/ucpu0_pf_logic/ucpu_psq_ram/usram0 0.7
panel_u0/mpc1_l2cache/ul2_logic/uprefetch/ucpu1_pf_logic/ucpu_psq_ram/usram0 0.7
panel_u0/mpc1_l2cache/ul2_logic/uprefetch/ucpu2_pf_logic/ucpu_psq_ram/usram0 0.7
panel_u0/mpc1_l2cache/ul2_logic/uprefetch/ucpu3_pf_logic/ucpu_psq_ram/usram0 0.7
panel_u0/mpc1_l2cache/ul2_logic/usram_l2_tbnk0_snp_0/usram0 0.7
panel_u0/mpc1_l2cache/ul2_logic/usram_l2_tbnk0_snp_1/usram0 0.7
panel_u0/mpc1_l2cache/ul2_logic/usram_l2_tbnk0_snp_2/usram0 0.7
panel_u0/mpc1_l2cache/ul2_logic/usram_l2_tbnk0_snp_3/usram0 0.7
panel_u0/mpc1_l2cache/ul2_logic/usram_l2_tbnk1_snp_0/usram0 0.7
panel_u0/mpc1_l2cache/ul2_logic/usram_l2_tbnk1_snp_1/usram0 0.7
panel_u0/mpc1_l2cache/ul2_logic/usram_l2_tbnk1_snp_2/usram0 0.7
panel_u0/mpc1_l2cache/ul2_logic/usram_l2_tbnk1_snp_3/usram0 0.7
panel_u0/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_01/usram0 0.7
panel_u0/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_01/usram1 0.7
panel_u0/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_23/usram0 0.7
panel_u0/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_23/usram1 0.7
panel_u0/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_45/usram0 0.7
panel_u0/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_45/usram1 0.7
panel_u0/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_67/usram0 0.7
panel_u0/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_67/usram1 0.7
panel_u0/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_89/usram0 0.7
panel_u0/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_89/usram1 0.7
panel_u0/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_ab/usram0 0.7
panel_u0/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_ab/usram1 0.7
panel_u0/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_cd/usram0 0.7
panel_u0/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_cd/usram1 0.7
panel_u0/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk0/usram0 0.7
panel_u0/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk0/usram1 0.7
panel_u0/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk1/usram0 0.7
panel_u0/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk1/usram1 0.7
panel_u0/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk2/usram0 0.7
panel_u0/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk2/usram1 0.7
panel_u0/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk3/usram0 0.7
panel_u0/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk3/usram1 0.7
panel_u0/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dirty/usram0 0.7
panel_u0/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dirty/usram1 0.7
panel_u0/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dirty/usram2 0.7
panel_u0/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dirty/usram3 0.7
panel_u0/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_ef/usram0 0.7
panel_u0/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_ef/usram1 0.7
panel_u0/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_incl_pf/usram0 0.7
panel_u0/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_01/usram0 0.7
panel_u0/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_01/usram1 0.7
panel_u0/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_23/usram0 0.7
panel_u0/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_23/usram1 0.7
panel_u0/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_45/usram0 0.7
panel_u0/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_45/usram1 0.7
panel_u0/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_67/usram0 0.7
panel_u0/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_67/usram1 0.7
panel_u0/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_89/usram0 0.7
panel_u0/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_89/usram1 0.7
panel_u0/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_ab/usram0 0.7
panel_u0/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_ab/usram1 0.7
panel_u0/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_cd/usram0 0.7
panel_u0/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_cd/usram1 0.7
panel_u0/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk0/usram0 0.7
panel_u0/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk0/usram1 0.7
panel_u0/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk1/usram0 0.7
panel_u0/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk1/usram1 0.7
panel_u0/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk2/usram0 0.7
panel_u0/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk2/usram1 0.7
panel_u0/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk3/usram0 0.7
panel_u0/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk3/usram1 0.7
panel_u0/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dirty/usram0 0.7
panel_u0/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dirty/usram1 0.7
panel_u0/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dirty/usram2 0.7
panel_u0/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dirty/usram3 0.7
panel_u0/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_ef/usram0 0.7
panel_u0/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_ef/usram1 0.7
panel_u0/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_incl_pf/usram0 0.7
panel_u1/dxe_u/dnbc_u0/etf_sram/array 0.7
panel_u1/dxe_u/dnbc_u1/etf_sram/array 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_0__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_0__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_0__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_0__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_10__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_10__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_10__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_10__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_11__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_11__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_11__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_11__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_12__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_12__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_12__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_12__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_13__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_13__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_13__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_13__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_14__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_14__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_14__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_14__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_15__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_15__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_15__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_15__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_16__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_16__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_16__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_16__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_17__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_17__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_17__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_17__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_18__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_18__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_18__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_18__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_19__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_19__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_19__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_19__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_1__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_1__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_1__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_1__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_20__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_20__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_20__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_20__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_21__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_21__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_21__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_21__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_22__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_22__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_22__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_22__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_23__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_23__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_23__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_23__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_2__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_2__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_2__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_2__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_3__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_3__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_3__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_3__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_4__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_4__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_4__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_4__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_5__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_5__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_5__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_5__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_6__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_6__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_6__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_6__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_7__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_7__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_7__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_7__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_8__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_8__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_8__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_8__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_9__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_9__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_9__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_9__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_0__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_0__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_0__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_0__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_10__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_10__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_10__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_10__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_11__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_11__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_11__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_11__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_12__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_12__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_12__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_12__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_13__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_13__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_13__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_13__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_14__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_14__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_14__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_14__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_15__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_15__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_15__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_15__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_16__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_16__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_16__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_16__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_17__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_17__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_17__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_17__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_18__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_18__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_18__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_18__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_19__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_19__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_19__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_19__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_1__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_1__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_1__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_1__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_20__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_20__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_20__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_20__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_21__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_21__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_21__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_21__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_22__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_22__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_22__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_22__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_23__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_23__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_23__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_23__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_2__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_2__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_2__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_2__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_3__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_3__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_3__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_3__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_4__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_4__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_4__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_4__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_5__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_5__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_5__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_5__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_6__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_6__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_6__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_6__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_7__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_7__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_7__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_7__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_8__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_8__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_8__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_8__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_9__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_9__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_9__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_9__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_uop/uop_ram/gen_uop_ram_ram0 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_uop/uop_ram/gen_uop_ram_ram1 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_in/cfl_buf/cbuf/ram0 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_in/cfl_buf/cbuf/ram1 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_out/rsp_snp/rsp/rsp_l2c/rsp_dbuf/ram00 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_out/rsp_snp/rsp/rsp_l2c/rsp_dbuf/ram01 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_out/rsp_snp/rsp/rsp_l2c/rsp_dbuf/ram10 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_out/rsp_snp/rsp/rsp_l2c/rsp_dbuf/ram11 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_out/rsp_snp/rsp/rsp_mcu/rsp_dbuf/ram00 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_out/rsp_snp/rsp/rsp_mcu/rsp_dbuf/ram01 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_out/rsp_snp/rsp/rsp_mcu/rsp_dbuf/ram10 0.7
panel_u1/dxe_u/dxe_dcm0/dcu/dcu_out/rsp_snp/rsp/rsp_mcu/rsp_dbuf/ram11 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_0__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_0__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_0__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_0__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_10__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_10__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_10__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_10__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_11__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_11__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_11__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_11__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_12__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_12__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_12__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_12__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_13__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_13__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_13__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_13__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_14__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_14__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_14__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_14__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_15__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_15__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_15__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_15__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_16__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_16__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_16__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_16__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_17__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_17__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_17__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_17__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_18__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_18__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_18__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_18__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_19__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_19__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_19__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_19__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_1__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_1__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_1__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_1__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_20__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_20__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_20__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_20__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_21__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_21__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_21__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_21__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_22__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_22__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_22__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_22__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_23__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_23__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_23__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_23__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_2__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_2__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_2__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_2__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_3__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_3__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_3__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_3__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_4__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_4__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_4__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_4__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_5__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_5__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_5__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_5__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_6__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_6__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_6__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_6__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_7__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_7__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_7__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_7__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_8__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_8__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_8__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_8__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_9__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_9__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_9__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_9__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_0__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_0__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_0__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_0__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_10__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_10__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_10__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_10__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_11__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_11__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_11__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_11__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_12__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_12__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_12__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_12__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_13__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_13__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_13__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_13__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_14__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_14__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_14__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_14__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_15__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_15__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_15__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_15__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_16__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_16__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_16__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_16__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_17__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_17__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_17__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_17__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_18__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_18__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_18__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_18__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_19__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_19__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_19__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_19__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_1__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_1__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_1__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_1__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_20__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_20__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_20__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_20__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_21__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_21__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_21__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_21__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_22__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_22__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_22__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_22__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_23__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_23__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_23__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_23__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_2__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_2__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_2__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_2__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_3__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_3__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_3__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_3__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_4__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_4__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_4__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_4__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_5__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_5__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_5__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_5__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_6__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_6__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_6__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_6__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_7__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_7__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_7__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_7__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_8__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_8__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_8__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_8__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_9__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_9__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_9__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_9__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_uop/uop_ram/gen_uop_ram_ram0 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_uop/uop_ram/gen_uop_ram_ram1 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_in/cfl_buf/cbuf/ram0 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_in/cfl_buf/cbuf/ram1 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_out/rsp_snp/rsp/rsp_l2c/rsp_dbuf/ram00 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_out/rsp_snp/rsp/rsp_l2c/rsp_dbuf/ram01 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_out/rsp_snp/rsp/rsp_l2c/rsp_dbuf/ram10 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_out/rsp_snp/rsp/rsp_l2c/rsp_dbuf/ram11 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_out/rsp_snp/rsp/rsp_mcu/rsp_dbuf/ram00 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_out/rsp_snp/rsp/rsp_mcu/rsp_dbuf/ram01 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_out/rsp_snp/rsp/rsp_mcu/rsp_dbuf/ram10 0.7
panel_u1/dxe_u/dxe_dcm1/dcu/dcu_out/rsp_snp/rsp/rsp_mcu/rsp_dbuf/ram11 0.7
panel_u1/mpc0_core0/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_0 0.7
panel_u1/mpc0_core0/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_1 0.7
panel_u1/mpc0_core0/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_0 0.7
panel_u1/mpc0_core0/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_1 0.7
panel_u1/mpc0_core0/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_0 0.7
panel_u1/mpc0_core0/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_1 0.7
panel_u1/mpc0_core0/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_0 0.7
panel_u1/mpc0_core0/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_1 0.7
panel_u1/mpc0_core0/uifu/udata_arr/udata_ram_w0b0_h/uif_data_ram 0.7
panel_u1/mpc0_core0/uifu/udata_arr/udata_ram_w0b0_l/uif_data_ram 0.7
panel_u1/mpc0_core0/uifu/udata_arr/udata_ram_w0b1_h/uif_data_ram 0.7
panel_u1/mpc0_core0/uifu/udata_arr/udata_ram_w0b1_l/uif_data_ram 0.7
panel_u1/mpc0_core0/uifu/udata_arr/udata_ram_w0b2_h/uif_data_ram 0.7
panel_u1/mpc0_core0/uifu/udata_arr/udata_ram_w0b2_l/uif_data_ram 0.7
panel_u1/mpc0_core0/uifu/udata_arr/udata_ram_w0b3_h/uif_data_ram 0.7
panel_u1/mpc0_core0/uifu/udata_arr/udata_ram_w0b3_l/uif_data_ram 0.7
panel_u1/mpc0_core0/uifu/udata_arr/udata_ram_w1b0_h/uif_data_ram 0.7
panel_u1/mpc0_core0/uifu/udata_arr/udata_ram_w1b0_l/uif_data_ram 0.7
panel_u1/mpc0_core0/uifu/udata_arr/udata_ram_w1b1_h/uif_data_ram 0.7
panel_u1/mpc0_core0/uifu/udata_arr/udata_ram_w1b1_l/uif_data_ram 0.7
panel_u1/mpc0_core0/uifu/udata_arr/udata_ram_w1b2_h/uif_data_ram 0.7
panel_u1/mpc0_core0/uifu/udata_arr/udata_ram_w1b2_l/uif_data_ram 0.7
panel_u1/mpc0_core0/uifu/udata_arr/udata_ram_w1b3_h/uif_data_ram 0.7
panel_u1/mpc0_core0/uifu/udata_arr/udata_ram_w1b3_l/uif_data_ram 0.7
panel_u1/mpc0_core0/uifu/udata_arr/udata_ram_w2b0_h/uif_data_ram 0.7
panel_u1/mpc0_core0/uifu/udata_arr/udata_ram_w2b0_l/uif_data_ram 0.7
panel_u1/mpc0_core0/uifu/udata_arr/udata_ram_w2b1_h/uif_data_ram 0.7
panel_u1/mpc0_core0/uifu/udata_arr/udata_ram_w2b1_l/uif_data_ram 0.7
panel_u1/mpc0_core0/uifu/udata_arr/udata_ram_w2b2_h/uif_data_ram 0.7
panel_u1/mpc0_core0/uifu/udata_arr/udata_ram_w2b2_l/uif_data_ram 0.7
panel_u1/mpc0_core0/uifu/udata_arr/udata_ram_w2b3_h/uif_data_ram 0.7
panel_u1/mpc0_core0/uifu/udata_arr/udata_ram_w2b3_l/uif_data_ram 0.7
panel_u1/mpc0_core0/uifu/ughb_arr/udir_t0/uif_ghb_t0_ram 0.7
panel_u1/mpc0_core0/uifu/ughb_arr/udir_t1/uif_ghb_t1t2_ram 0.7
panel_u1/mpc0_core0/uifu/ughb_arr/udir_t2/uif_ghb_t1t2_ram 0.7
panel_u1/mpc0_core0/uifu/ughb_arr/udir_t3/uif_ghb_t3t4_ram 0.7
panel_u1/mpc0_core0/uifu/ughb_arr/udir_t4/uif_ghb_t3t4_ram 0.7
panel_u1/mpc0_core0/uifu/ughb_arr/ustr_t0/uif_ghb_t0_ram 0.7
panel_u1/mpc0_core0/uifu/ughb_arr/ustr_t1/uif_ghb_t1t2_ram 0.7
panel_u1/mpc0_core0/uifu/ughb_arr/ustr_t2/uif_ghb_t1t2_ram 0.7
panel_u1/mpc0_core0/uifu/ughb_arr/ustr_t3/uif_ghb_t3t4_ram 0.7
panel_u1/mpc0_core0/uifu/ughb_arr/ustr_t4/uif_ghb_t3t4_ram 0.7
panel_u1/mpc0_core0/uifu/uip_arr/uip_ram_w0/uif_ip_ram 0.7
panel_u1/mpc0_core0/uifu/uip_arr/uip_ram_w1/uif_ip_ram 0.7
panel_u1/mpc0_core0/uifu/utag_arr/utag_ram_b0/uif_tag_ram 0.7
panel_u1/mpc0_core0/uifu/utag_arr/utag_ram_b1/uif_tag_ram 0.7
panel_u1/mpc0_core0/ul2_cpu_slv/usram_l2_tlb_0/uTLB_ram 0.7
panel_u1/mpc0_core0/ul2_cpu_slv/usram_l2_tlb_1/uTLB_ram 0.7
panel_u1/mpc0_core0/ul2_cpu_slv/usram_l2_tlb_2/uTLB_ram 0.7
panel_u1/mpc0_core0/ul2_cpu_slv/usram_l2_tlb_3/uTLB_ram 0.7
panel_u1/mpc0_core0/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_0 0.7
panel_u1/mpc0_core0/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_1 0.7
panel_u1/mpc0_core0/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_2 0.7
panel_u1/mpc0_core0/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_3 0.7
panel_u1/mpc0_core0/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_0 0.7
panel_u1/mpc0_core0/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_1 0.7
panel_u1/mpc0_core0/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_2 0.7
panel_u1/mpc0_core0/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_3 0.7
panel_u1/mpc0_core0/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_0 0.7
panel_u1/mpc0_core0/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_1 0.7
panel_u1/mpc0_core0/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_2 0.7
panel_u1/mpc0_core0/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_3 0.7
panel_u1/mpc0_core0/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_0 0.7
panel_u1/mpc0_core0/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_1 0.7
panel_u1/mpc0_core0/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_2 0.7
panel_u1/mpc0_core0/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_3 0.7
panel_u1/mpc0_core0/ulsu/utag_arr/utag_ram_bnk0/uls_tag_ram 0.7
panel_u1/mpc0_core0/ulsu/utag_arr/utag_ram_bnk1/uls_tag_ram 0.7
panel_u1/mpc0_core0/ulsu/utag_arr/utag_ram_bnk2/uls_tag_ram 0.7
panel_u1/mpc0_core0/ulsu/utag_arr/utag_ram_bnk3/uls_tag_ram 0.7
panel_u1/mpc0_core1/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_0 0.7
panel_u1/mpc0_core1/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_1 0.7
panel_u1/mpc0_core1/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_0 0.7
panel_u1/mpc0_core1/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_1 0.7
panel_u1/mpc0_core1/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_0 0.7
panel_u1/mpc0_core1/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_1 0.7
panel_u1/mpc0_core1/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_0 0.7
panel_u1/mpc0_core1/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_1 0.7
panel_u1/mpc0_core1/uifu/udata_arr/udata_ram_w0b0_h/uif_data_ram 0.7
panel_u1/mpc0_core1/uifu/udata_arr/udata_ram_w0b0_l/uif_data_ram 0.7
panel_u1/mpc0_core1/uifu/udata_arr/udata_ram_w0b1_h/uif_data_ram 0.7
panel_u1/mpc0_core1/uifu/udata_arr/udata_ram_w0b1_l/uif_data_ram 0.7
panel_u1/mpc0_core1/uifu/udata_arr/udata_ram_w0b2_h/uif_data_ram 0.7
panel_u1/mpc0_core1/uifu/udata_arr/udata_ram_w0b2_l/uif_data_ram 0.7
panel_u1/mpc0_core1/uifu/udata_arr/udata_ram_w0b3_h/uif_data_ram 0.7
panel_u1/mpc0_core1/uifu/udata_arr/udata_ram_w0b3_l/uif_data_ram 0.7
panel_u1/mpc0_core1/uifu/udata_arr/udata_ram_w1b0_h/uif_data_ram 0.7
panel_u1/mpc0_core1/uifu/udata_arr/udata_ram_w1b0_l/uif_data_ram 0.7
panel_u1/mpc0_core1/uifu/udata_arr/udata_ram_w1b1_h/uif_data_ram 0.7
panel_u1/mpc0_core1/uifu/udata_arr/udata_ram_w1b1_l/uif_data_ram 0.7
panel_u1/mpc0_core1/uifu/udata_arr/udata_ram_w1b2_h/uif_data_ram 0.7
panel_u1/mpc0_core1/uifu/udata_arr/udata_ram_w1b2_l/uif_data_ram 0.7
panel_u1/mpc0_core1/uifu/udata_arr/udata_ram_w1b3_h/uif_data_ram 0.7
panel_u1/mpc0_core1/uifu/udata_arr/udata_ram_w1b3_l/uif_data_ram 0.7
panel_u1/mpc0_core1/uifu/udata_arr/udata_ram_w2b0_h/uif_data_ram 0.7
panel_u1/mpc0_core1/uifu/udata_arr/udata_ram_w2b0_l/uif_data_ram 0.7
panel_u1/mpc0_core1/uifu/udata_arr/udata_ram_w2b1_h/uif_data_ram 0.7
panel_u1/mpc0_core1/uifu/udata_arr/udata_ram_w2b1_l/uif_data_ram 0.7
panel_u1/mpc0_core1/uifu/udata_arr/udata_ram_w2b2_h/uif_data_ram 0.7
panel_u1/mpc0_core1/uifu/udata_arr/udata_ram_w2b2_l/uif_data_ram 0.7
panel_u1/mpc0_core1/uifu/udata_arr/udata_ram_w2b3_h/uif_data_ram 0.7
panel_u1/mpc0_core1/uifu/udata_arr/udata_ram_w2b3_l/uif_data_ram 0.7
panel_u1/mpc0_core1/uifu/ughb_arr/udir_t0/uif_ghb_t0_ram 0.7
panel_u1/mpc0_core1/uifu/ughb_arr/udir_t1/uif_ghb_t1t2_ram 0.7
panel_u1/mpc0_core1/uifu/ughb_arr/udir_t2/uif_ghb_t1t2_ram 0.7
panel_u1/mpc0_core1/uifu/ughb_arr/udir_t3/uif_ghb_t3t4_ram 0.7
panel_u1/mpc0_core1/uifu/ughb_arr/udir_t4/uif_ghb_t3t4_ram 0.7
panel_u1/mpc0_core1/uifu/ughb_arr/ustr_t0/uif_ghb_t0_ram 0.7
panel_u1/mpc0_core1/uifu/ughb_arr/ustr_t1/uif_ghb_t1t2_ram 0.7
panel_u1/mpc0_core1/uifu/ughb_arr/ustr_t2/uif_ghb_t1t2_ram 0.7
panel_u1/mpc0_core1/uifu/ughb_arr/ustr_t3/uif_ghb_t3t4_ram 0.7
panel_u1/mpc0_core1/uifu/ughb_arr/ustr_t4/uif_ghb_t3t4_ram 0.7
panel_u1/mpc0_core1/uifu/uip_arr/uip_ram_w0/uif_ip_ram 0.7
panel_u1/mpc0_core1/uifu/uip_arr/uip_ram_w1/uif_ip_ram 0.7
panel_u1/mpc0_core1/uifu/utag_arr/utag_ram_b0/uif_tag_ram 0.7
panel_u1/mpc0_core1/uifu/utag_arr/utag_ram_b1/uif_tag_ram 0.7
panel_u1/mpc0_core1/ul2_cpu_slv/usram_l2_tlb_0/uTLB_ram 0.7
panel_u1/mpc0_core1/ul2_cpu_slv/usram_l2_tlb_1/uTLB_ram 0.7
panel_u1/mpc0_core1/ul2_cpu_slv/usram_l2_tlb_2/uTLB_ram 0.7
panel_u1/mpc0_core1/ul2_cpu_slv/usram_l2_tlb_3/uTLB_ram 0.7
panel_u1/mpc0_core1/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_0 0.7
panel_u1/mpc0_core1/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_1 0.7
panel_u1/mpc0_core1/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_2 0.7
panel_u1/mpc0_core1/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_3 0.7
panel_u1/mpc0_core1/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_0 0.7
panel_u1/mpc0_core1/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_1 0.7
panel_u1/mpc0_core1/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_2 0.7
panel_u1/mpc0_core1/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_3 0.7
panel_u1/mpc0_core1/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_0 0.7
panel_u1/mpc0_core1/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_1 0.7
panel_u1/mpc0_core1/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_2 0.7
panel_u1/mpc0_core1/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_3 0.7
panel_u1/mpc0_core1/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_0 0.7
panel_u1/mpc0_core1/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_1 0.7
panel_u1/mpc0_core1/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_2 0.7
panel_u1/mpc0_core1/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_3 0.7
panel_u1/mpc0_core1/ulsu/utag_arr/utag_ram_bnk0/uls_tag_ram 0.7
panel_u1/mpc0_core1/ulsu/utag_arr/utag_ram_bnk1/uls_tag_ram 0.7
panel_u1/mpc0_core1/ulsu/utag_arr/utag_ram_bnk2/uls_tag_ram 0.7
panel_u1/mpc0_core1/ulsu/utag_arr/utag_ram_bnk3/uls_tag_ram 0.7
panel_u1/mpc0_core2/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_0 0.7
panel_u1/mpc0_core2/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_1 0.7
panel_u1/mpc0_core2/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_0 0.7
panel_u1/mpc0_core2/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_1 0.7
panel_u1/mpc0_core2/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_0 0.7
panel_u1/mpc0_core2/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_1 0.7
panel_u1/mpc0_core2/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_0 0.7
panel_u1/mpc0_core2/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_1 0.7
panel_u1/mpc0_core2/uifu/udata_arr/udata_ram_w0b0_h/uif_data_ram 0.7
panel_u1/mpc0_core2/uifu/udata_arr/udata_ram_w0b0_l/uif_data_ram 0.7
panel_u1/mpc0_core2/uifu/udata_arr/udata_ram_w0b1_h/uif_data_ram 0.7
panel_u1/mpc0_core2/uifu/udata_arr/udata_ram_w0b1_l/uif_data_ram 0.7
panel_u1/mpc0_core2/uifu/udata_arr/udata_ram_w0b2_h/uif_data_ram 0.7
panel_u1/mpc0_core2/uifu/udata_arr/udata_ram_w0b2_l/uif_data_ram 0.7
panel_u1/mpc0_core2/uifu/udata_arr/udata_ram_w0b3_h/uif_data_ram 0.7
panel_u1/mpc0_core2/uifu/udata_arr/udata_ram_w0b3_l/uif_data_ram 0.7
panel_u1/mpc0_core2/uifu/udata_arr/udata_ram_w1b0_h/uif_data_ram 0.7
panel_u1/mpc0_core2/uifu/udata_arr/udata_ram_w1b0_l/uif_data_ram 0.7
panel_u1/mpc0_core2/uifu/udata_arr/udata_ram_w1b1_h/uif_data_ram 0.7
panel_u1/mpc0_core2/uifu/udata_arr/udata_ram_w1b1_l/uif_data_ram 0.7
panel_u1/mpc0_core2/uifu/udata_arr/udata_ram_w1b2_h/uif_data_ram 0.7
panel_u1/mpc0_core2/uifu/udata_arr/udata_ram_w1b2_l/uif_data_ram 0.7
panel_u1/mpc0_core2/uifu/udata_arr/udata_ram_w1b3_h/uif_data_ram 0.7
panel_u1/mpc0_core2/uifu/udata_arr/udata_ram_w1b3_l/uif_data_ram 0.7
panel_u1/mpc0_core2/uifu/udata_arr/udata_ram_w2b0_h/uif_data_ram 0.7
panel_u1/mpc0_core2/uifu/udata_arr/udata_ram_w2b0_l/uif_data_ram 0.7
panel_u1/mpc0_core2/uifu/udata_arr/udata_ram_w2b1_h/uif_data_ram 0.7
panel_u1/mpc0_core2/uifu/udata_arr/udata_ram_w2b1_l/uif_data_ram 0.7
panel_u1/mpc0_core2/uifu/udata_arr/udata_ram_w2b2_h/uif_data_ram 0.7
panel_u1/mpc0_core2/uifu/udata_arr/udata_ram_w2b2_l/uif_data_ram 0.7
panel_u1/mpc0_core2/uifu/udata_arr/udata_ram_w2b3_h/uif_data_ram 0.7
panel_u1/mpc0_core2/uifu/udata_arr/udata_ram_w2b3_l/uif_data_ram 0.7
panel_u1/mpc0_core2/uifu/ughb_arr/udir_t0/uif_ghb_t0_ram 0.7
panel_u1/mpc0_core2/uifu/ughb_arr/udir_t1/uif_ghb_t1t2_ram 0.7
panel_u1/mpc0_core2/uifu/ughb_arr/udir_t2/uif_ghb_t1t2_ram 0.7
panel_u1/mpc0_core2/uifu/ughb_arr/udir_t3/uif_ghb_t3t4_ram 0.7
panel_u1/mpc0_core2/uifu/ughb_arr/udir_t4/uif_ghb_t3t4_ram 0.7
panel_u1/mpc0_core2/uifu/ughb_arr/ustr_t0/uif_ghb_t0_ram 0.7
panel_u1/mpc0_core2/uifu/ughb_arr/ustr_t1/uif_ghb_t1t2_ram 0.7
panel_u1/mpc0_core2/uifu/ughb_arr/ustr_t2/uif_ghb_t1t2_ram 0.7
panel_u1/mpc0_core2/uifu/ughb_arr/ustr_t3/uif_ghb_t3t4_ram 0.7
panel_u1/mpc0_core2/uifu/ughb_arr/ustr_t4/uif_ghb_t3t4_ram 0.7
panel_u1/mpc0_core2/uifu/uip_arr/uip_ram_w0/uif_ip_ram 0.7
panel_u1/mpc0_core2/uifu/uip_arr/uip_ram_w1/uif_ip_ram 0.7
panel_u1/mpc0_core2/uifu/utag_arr/utag_ram_b0/uif_tag_ram 0.7
panel_u1/mpc0_core2/uifu/utag_arr/utag_ram_b1/uif_tag_ram 0.7
panel_u1/mpc0_core2/ul2_cpu_slv/usram_l2_tlb_0/uTLB_ram 0.7
panel_u1/mpc0_core2/ul2_cpu_slv/usram_l2_tlb_1/uTLB_ram 0.7
panel_u1/mpc0_core2/ul2_cpu_slv/usram_l2_tlb_2/uTLB_ram 0.7
panel_u1/mpc0_core2/ul2_cpu_slv/usram_l2_tlb_3/uTLB_ram 0.7
panel_u1/mpc0_core2/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_0 0.7
panel_u1/mpc0_core2/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_1 0.7
panel_u1/mpc0_core2/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_2 0.7
panel_u1/mpc0_core2/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_3 0.7
panel_u1/mpc0_core2/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_0 0.7
panel_u1/mpc0_core2/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_1 0.7
panel_u1/mpc0_core2/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_2 0.7
panel_u1/mpc0_core2/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_3 0.7
panel_u1/mpc0_core2/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_0 0.7
panel_u1/mpc0_core2/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_1 0.7
panel_u1/mpc0_core2/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_2 0.7
panel_u1/mpc0_core2/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_3 0.7
panel_u1/mpc0_core2/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_0 0.7
panel_u1/mpc0_core2/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_1 0.7
panel_u1/mpc0_core2/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_2 0.7
panel_u1/mpc0_core2/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_3 0.7
panel_u1/mpc0_core2/ulsu/utag_arr/utag_ram_bnk0/uls_tag_ram 0.7
panel_u1/mpc0_core2/ulsu/utag_arr/utag_ram_bnk1/uls_tag_ram 0.7
panel_u1/mpc0_core2/ulsu/utag_arr/utag_ram_bnk2/uls_tag_ram 0.7
panel_u1/mpc0_core2/ulsu/utag_arr/utag_ram_bnk3/uls_tag_ram 0.7
panel_u1/mpc0_core3/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_0 0.7
panel_u1/mpc0_core3/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_1 0.7
panel_u1/mpc0_core3/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_0 0.7
panel_u1/mpc0_core3/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_1 0.7
panel_u1/mpc0_core3/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_0 0.7
panel_u1/mpc0_core3/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_1 0.7
panel_u1/mpc0_core3/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_0 0.7
panel_u1/mpc0_core3/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_1 0.7
panel_u1/mpc0_core3/uifu/udata_arr/udata_ram_w0b0_h/uif_data_ram 0.7
panel_u1/mpc0_core3/uifu/udata_arr/udata_ram_w0b0_l/uif_data_ram 0.7
panel_u1/mpc0_core3/uifu/udata_arr/udata_ram_w0b1_h/uif_data_ram 0.7
panel_u1/mpc0_core3/uifu/udata_arr/udata_ram_w0b1_l/uif_data_ram 0.7
panel_u1/mpc0_core3/uifu/udata_arr/udata_ram_w0b2_h/uif_data_ram 0.7
panel_u1/mpc0_core3/uifu/udata_arr/udata_ram_w0b2_l/uif_data_ram 0.7
panel_u1/mpc0_core3/uifu/udata_arr/udata_ram_w0b3_h/uif_data_ram 0.7
panel_u1/mpc0_core3/uifu/udata_arr/udata_ram_w0b3_l/uif_data_ram 0.7
panel_u1/mpc0_core3/uifu/udata_arr/udata_ram_w1b0_h/uif_data_ram 0.7
panel_u1/mpc0_core3/uifu/udata_arr/udata_ram_w1b0_l/uif_data_ram 0.7
panel_u1/mpc0_core3/uifu/udata_arr/udata_ram_w1b1_h/uif_data_ram 0.7
panel_u1/mpc0_core3/uifu/udata_arr/udata_ram_w1b1_l/uif_data_ram 0.7
panel_u1/mpc0_core3/uifu/udata_arr/udata_ram_w1b2_h/uif_data_ram 0.7
panel_u1/mpc0_core3/uifu/udata_arr/udata_ram_w1b2_l/uif_data_ram 0.7
panel_u1/mpc0_core3/uifu/udata_arr/udata_ram_w1b3_h/uif_data_ram 0.7
panel_u1/mpc0_core3/uifu/udata_arr/udata_ram_w1b3_l/uif_data_ram 0.7
panel_u1/mpc0_core3/uifu/udata_arr/udata_ram_w2b0_h/uif_data_ram 0.7
panel_u1/mpc0_core3/uifu/udata_arr/udata_ram_w2b0_l/uif_data_ram 0.7
panel_u1/mpc0_core3/uifu/udata_arr/udata_ram_w2b1_h/uif_data_ram 0.7
panel_u1/mpc0_core3/uifu/udata_arr/udata_ram_w2b1_l/uif_data_ram 0.7
panel_u1/mpc0_core3/uifu/udata_arr/udata_ram_w2b2_h/uif_data_ram 0.7
panel_u1/mpc0_core3/uifu/udata_arr/udata_ram_w2b2_l/uif_data_ram 0.7
panel_u1/mpc0_core3/uifu/udata_arr/udata_ram_w2b3_h/uif_data_ram 0.7
panel_u1/mpc0_core3/uifu/udata_arr/udata_ram_w2b3_l/uif_data_ram 0.7
panel_u1/mpc0_core3/uifu/ughb_arr/udir_t0/uif_ghb_t0_ram 0.7
panel_u1/mpc0_core3/uifu/ughb_arr/udir_t1/uif_ghb_t1t2_ram 0.7
panel_u1/mpc0_core3/uifu/ughb_arr/udir_t2/uif_ghb_t1t2_ram 0.7
panel_u1/mpc0_core3/uifu/ughb_arr/udir_t3/uif_ghb_t3t4_ram 0.7
panel_u1/mpc0_core3/uifu/ughb_arr/udir_t4/uif_ghb_t3t4_ram 0.7
panel_u1/mpc0_core3/uifu/ughb_arr/ustr_t0/uif_ghb_t0_ram 0.7
panel_u1/mpc0_core3/uifu/ughb_arr/ustr_t1/uif_ghb_t1t2_ram 0.7
panel_u1/mpc0_core3/uifu/ughb_arr/ustr_t2/uif_ghb_t1t2_ram 0.7
panel_u1/mpc0_core3/uifu/ughb_arr/ustr_t3/uif_ghb_t3t4_ram 0.7
panel_u1/mpc0_core3/uifu/ughb_arr/ustr_t4/uif_ghb_t3t4_ram 0.7
panel_u1/mpc0_core3/uifu/uip_arr/uip_ram_w0/uif_ip_ram 0.7
panel_u1/mpc0_core3/uifu/uip_arr/uip_ram_w1/uif_ip_ram 0.7
panel_u1/mpc0_core3/uifu/utag_arr/utag_ram_b0/uif_tag_ram 0.7
panel_u1/mpc0_core3/uifu/utag_arr/utag_ram_b1/uif_tag_ram 0.7
panel_u1/mpc0_core3/ul2_cpu_slv/usram_l2_tlb_0/uTLB_ram 0.7
panel_u1/mpc0_core3/ul2_cpu_slv/usram_l2_tlb_1/uTLB_ram 0.7
panel_u1/mpc0_core3/ul2_cpu_slv/usram_l2_tlb_2/uTLB_ram 0.7
panel_u1/mpc0_core3/ul2_cpu_slv/usram_l2_tlb_3/uTLB_ram 0.7
panel_u1/mpc0_core3/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_0 0.7
panel_u1/mpc0_core3/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_1 0.7
panel_u1/mpc0_core3/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_2 0.7
panel_u1/mpc0_core3/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_3 0.7
panel_u1/mpc0_core3/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_0 0.7
panel_u1/mpc0_core3/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_1 0.7
panel_u1/mpc0_core3/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_2 0.7
panel_u1/mpc0_core3/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_3 0.7
panel_u1/mpc0_core3/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_0 0.7
panel_u1/mpc0_core3/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_1 0.7
panel_u1/mpc0_core3/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_2 0.7
panel_u1/mpc0_core3/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_3 0.7
panel_u1/mpc0_core3/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_0 0.7
panel_u1/mpc0_core3/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_1 0.7
panel_u1/mpc0_core3/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_2 0.7
panel_u1/mpc0_core3/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_3 0.7
panel_u1/mpc0_core3/ulsu/utag_arr/utag_ram_bnk0/uls_tag_ram 0.7
panel_u1/mpc0_core3/ulsu/utag_arr/utag_ram_bnk1/uls_tag_ram 0.7
panel_u1/mpc0_core3/ulsu/utag_arr/utag_ram_bnk2/uls_tag_ram 0.7
panel_u1/mpc0_core3/ulsu/utag_arr/utag_ram_bnk3/uls_tag_ram 0.7
panel_u1/mpc0_l2cache/ul2_logic/uprefetch/ucpu0_pf_logic/ucpu_psq_ram/usram0 0.7
panel_u1/mpc0_l2cache/ul2_logic/uprefetch/ucpu1_pf_logic/ucpu_psq_ram/usram0 0.7
panel_u1/mpc0_l2cache/ul2_logic/uprefetch/ucpu2_pf_logic/ucpu_psq_ram/usram0 0.7
panel_u1/mpc0_l2cache/ul2_logic/uprefetch/ucpu3_pf_logic/ucpu_psq_ram/usram0 0.7
panel_u1/mpc0_l2cache/ul2_logic/usram_l2_tbnk0_snp_0/usram0 0.7
panel_u1/mpc0_l2cache/ul2_logic/usram_l2_tbnk0_snp_1/usram0 0.7
panel_u1/mpc0_l2cache/ul2_logic/usram_l2_tbnk0_snp_2/usram0 0.7
panel_u1/mpc0_l2cache/ul2_logic/usram_l2_tbnk0_snp_3/usram0 0.7
panel_u1/mpc0_l2cache/ul2_logic/usram_l2_tbnk1_snp_0/usram0 0.7
panel_u1/mpc0_l2cache/ul2_logic/usram_l2_tbnk1_snp_1/usram0 0.7
panel_u1/mpc0_l2cache/ul2_logic/usram_l2_tbnk1_snp_2/usram0 0.7
panel_u1/mpc0_l2cache/ul2_logic/usram_l2_tbnk1_snp_3/usram0 0.7
panel_u1/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_01/usram0 0.7
panel_u1/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_01/usram1 0.7
panel_u1/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_23/usram0 0.7
panel_u1/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_23/usram1 0.7
panel_u1/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_45/usram0 0.7
panel_u1/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_45/usram1 0.7
panel_u1/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_67/usram0 0.7
panel_u1/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_67/usram1 0.7
panel_u1/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_89/usram0 0.7
panel_u1/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_89/usram1 0.7
panel_u1/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_ab/usram0 0.7
panel_u1/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_ab/usram1 0.7
panel_u1/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_cd/usram0 0.7
panel_u1/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_cd/usram1 0.7
panel_u1/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk0/usram0 0.7
panel_u1/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk0/usram1 0.7
panel_u1/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk1/usram0 0.7
panel_u1/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk1/usram1 0.7
panel_u1/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk2/usram0 0.7
panel_u1/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk2/usram1 0.7
panel_u1/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk3/usram0 0.7
panel_u1/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk3/usram1 0.7
panel_u1/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dirty/usram0 0.7
panel_u1/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dirty/usram1 0.7
panel_u1/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dirty/usram2 0.7
panel_u1/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dirty/usram3 0.7
panel_u1/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_ef/usram0 0.7
panel_u1/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_ef/usram1 0.7
panel_u1/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_incl_pf/usram0 0.7
panel_u1/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_01/usram0 0.7
panel_u1/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_01/usram1 0.7
panel_u1/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_23/usram0 0.7
panel_u1/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_23/usram1 0.7
panel_u1/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_45/usram0 0.7
panel_u1/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_45/usram1 0.7
panel_u1/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_67/usram0 0.7
panel_u1/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_67/usram1 0.7
panel_u1/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_89/usram0 0.7
panel_u1/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_89/usram1 0.7
panel_u1/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_ab/usram0 0.7
panel_u1/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_ab/usram1 0.7
panel_u1/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_cd/usram0 0.7
panel_u1/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_cd/usram1 0.7
panel_u1/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk0/usram0 0.7
panel_u1/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk0/usram1 0.7
panel_u1/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk1/usram0 0.7
panel_u1/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk1/usram1 0.7
panel_u1/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk2/usram0 0.7
panel_u1/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk2/usram1 0.7
panel_u1/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk3/usram0 0.7
panel_u1/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk3/usram1 0.7
panel_u1/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dirty/usram0 0.7
panel_u1/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dirty/usram1 0.7
panel_u1/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dirty/usram2 0.7
panel_u1/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dirty/usram3 0.7
panel_u1/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_ef/usram0 0.7
panel_u1/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_ef/usram1 0.7
panel_u1/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_incl_pf/usram0 0.7
panel_u1/mpc1_core0/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_0 0.7
panel_u1/mpc1_core0/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_1 0.7
panel_u1/mpc1_core0/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_0 0.7
panel_u1/mpc1_core0/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_1 0.7
panel_u1/mpc1_core0/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_0 0.7
panel_u1/mpc1_core0/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_1 0.7
panel_u1/mpc1_core0/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_0 0.7
panel_u1/mpc1_core0/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_1 0.7
panel_u1/mpc1_core0/uifu/udata_arr/udata_ram_w0b0_h/uif_data_ram 0.7
panel_u1/mpc1_core0/uifu/udata_arr/udata_ram_w0b0_l/uif_data_ram 0.7
panel_u1/mpc1_core0/uifu/udata_arr/udata_ram_w0b1_h/uif_data_ram 0.7
panel_u1/mpc1_core0/uifu/udata_arr/udata_ram_w0b1_l/uif_data_ram 0.7
panel_u1/mpc1_core0/uifu/udata_arr/udata_ram_w0b2_h/uif_data_ram 0.7
panel_u1/mpc1_core0/uifu/udata_arr/udata_ram_w0b2_l/uif_data_ram 0.7
panel_u1/mpc1_core0/uifu/udata_arr/udata_ram_w0b3_h/uif_data_ram 0.7
panel_u1/mpc1_core0/uifu/udata_arr/udata_ram_w0b3_l/uif_data_ram 0.7
panel_u1/mpc1_core0/uifu/udata_arr/udata_ram_w1b0_h/uif_data_ram 0.7
panel_u1/mpc1_core0/uifu/udata_arr/udata_ram_w1b0_l/uif_data_ram 0.7
panel_u1/mpc1_core0/uifu/udata_arr/udata_ram_w1b1_h/uif_data_ram 0.7
panel_u1/mpc1_core0/uifu/udata_arr/udata_ram_w1b1_l/uif_data_ram 0.7
panel_u1/mpc1_core0/uifu/udata_arr/udata_ram_w1b2_h/uif_data_ram 0.7
panel_u1/mpc1_core0/uifu/udata_arr/udata_ram_w1b2_l/uif_data_ram 0.7
panel_u1/mpc1_core0/uifu/udata_arr/udata_ram_w1b3_h/uif_data_ram 0.7
panel_u1/mpc1_core0/uifu/udata_arr/udata_ram_w1b3_l/uif_data_ram 0.7
panel_u1/mpc1_core0/uifu/udata_arr/udata_ram_w2b0_h/uif_data_ram 0.7
panel_u1/mpc1_core0/uifu/udata_arr/udata_ram_w2b0_l/uif_data_ram 0.7
panel_u1/mpc1_core0/uifu/udata_arr/udata_ram_w2b1_h/uif_data_ram 0.7
panel_u1/mpc1_core0/uifu/udata_arr/udata_ram_w2b1_l/uif_data_ram 0.7
panel_u1/mpc1_core0/uifu/udata_arr/udata_ram_w2b2_h/uif_data_ram 0.7
panel_u1/mpc1_core0/uifu/udata_arr/udata_ram_w2b2_l/uif_data_ram 0.7
panel_u1/mpc1_core0/uifu/udata_arr/udata_ram_w2b3_h/uif_data_ram 0.7
panel_u1/mpc1_core0/uifu/udata_arr/udata_ram_w2b3_l/uif_data_ram 0.7
panel_u1/mpc1_core0/uifu/ughb_arr/udir_t0/uif_ghb_t0_ram 0.7
panel_u1/mpc1_core0/uifu/ughb_arr/udir_t1/uif_ghb_t1t2_ram 0.7
panel_u1/mpc1_core0/uifu/ughb_arr/udir_t2/uif_ghb_t1t2_ram 0.7
panel_u1/mpc1_core0/uifu/ughb_arr/udir_t3/uif_ghb_t3t4_ram 0.7
panel_u1/mpc1_core0/uifu/ughb_arr/udir_t4/uif_ghb_t3t4_ram 0.7
panel_u1/mpc1_core0/uifu/ughb_arr/ustr_t0/uif_ghb_t0_ram 0.7
panel_u1/mpc1_core0/uifu/ughb_arr/ustr_t1/uif_ghb_t1t2_ram 0.7
panel_u1/mpc1_core0/uifu/ughb_arr/ustr_t2/uif_ghb_t1t2_ram 0.7
panel_u1/mpc1_core0/uifu/ughb_arr/ustr_t3/uif_ghb_t3t4_ram 0.7
panel_u1/mpc1_core0/uifu/ughb_arr/ustr_t4/uif_ghb_t3t4_ram 0.7
panel_u1/mpc1_core0/uifu/uip_arr/uip_ram_w0/uif_ip_ram 0.7
panel_u1/mpc1_core0/uifu/uip_arr/uip_ram_w1/uif_ip_ram 0.7
panel_u1/mpc1_core0/uifu/utag_arr/utag_ram_b0/uif_tag_ram 0.7
panel_u1/mpc1_core0/uifu/utag_arr/utag_ram_b1/uif_tag_ram 0.7
panel_u1/mpc1_core0/ul2_cpu_slv/usram_l2_tlb_0/uTLB_ram 0.7
panel_u1/mpc1_core0/ul2_cpu_slv/usram_l2_tlb_1/uTLB_ram 0.7
panel_u1/mpc1_core0/ul2_cpu_slv/usram_l2_tlb_2/uTLB_ram 0.7
panel_u1/mpc1_core0/ul2_cpu_slv/usram_l2_tlb_3/uTLB_ram 0.7
panel_u1/mpc1_core0/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_0 0.7
panel_u1/mpc1_core0/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_1 0.7
panel_u1/mpc1_core0/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_2 0.7
panel_u1/mpc1_core0/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_3 0.7
panel_u1/mpc1_core0/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_0 0.7
panel_u1/mpc1_core0/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_1 0.7
panel_u1/mpc1_core0/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_2 0.7
panel_u1/mpc1_core0/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_3 0.7
panel_u1/mpc1_core0/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_0 0.7
panel_u1/mpc1_core0/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_1 0.7
panel_u1/mpc1_core0/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_2 0.7
panel_u1/mpc1_core0/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_3 0.7
panel_u1/mpc1_core0/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_0 0.7
panel_u1/mpc1_core0/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_1 0.7
panel_u1/mpc1_core0/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_2 0.7
panel_u1/mpc1_core0/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_3 0.7
panel_u1/mpc1_core0/ulsu/utag_arr/utag_ram_bnk0/uls_tag_ram 0.7
panel_u1/mpc1_core0/ulsu/utag_arr/utag_ram_bnk1/uls_tag_ram 0.7
panel_u1/mpc1_core0/ulsu/utag_arr/utag_ram_bnk2/uls_tag_ram 0.7
panel_u1/mpc1_core0/ulsu/utag_arr/utag_ram_bnk3/uls_tag_ram 0.7
panel_u1/mpc1_core1/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_0 0.7
panel_u1/mpc1_core1/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_1 0.7
panel_u1/mpc1_core1/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_0 0.7
panel_u1/mpc1_core1/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_1 0.7
panel_u1/mpc1_core1/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_0 0.7
panel_u1/mpc1_core1/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_1 0.7
panel_u1/mpc1_core1/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_0 0.7
panel_u1/mpc1_core1/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_1 0.7
panel_u1/mpc1_core1/uifu/udata_arr/udata_ram_w0b0_h/uif_data_ram 0.7
panel_u1/mpc1_core1/uifu/udata_arr/udata_ram_w0b0_l/uif_data_ram 0.7
panel_u1/mpc1_core1/uifu/udata_arr/udata_ram_w0b1_h/uif_data_ram 0.7
panel_u1/mpc1_core1/uifu/udata_arr/udata_ram_w0b1_l/uif_data_ram 0.7
panel_u1/mpc1_core1/uifu/udata_arr/udata_ram_w0b2_h/uif_data_ram 0.7
panel_u1/mpc1_core1/uifu/udata_arr/udata_ram_w0b2_l/uif_data_ram 0.7
panel_u1/mpc1_core1/uifu/udata_arr/udata_ram_w0b3_h/uif_data_ram 0.7
panel_u1/mpc1_core1/uifu/udata_arr/udata_ram_w0b3_l/uif_data_ram 0.7
panel_u1/mpc1_core1/uifu/udata_arr/udata_ram_w1b0_h/uif_data_ram 0.7
panel_u1/mpc1_core1/uifu/udata_arr/udata_ram_w1b0_l/uif_data_ram 0.7
panel_u1/mpc1_core1/uifu/udata_arr/udata_ram_w1b1_h/uif_data_ram 0.7
panel_u1/mpc1_core1/uifu/udata_arr/udata_ram_w1b1_l/uif_data_ram 0.7
panel_u1/mpc1_core1/uifu/udata_arr/udata_ram_w1b2_h/uif_data_ram 0.7
panel_u1/mpc1_core1/uifu/udata_arr/udata_ram_w1b2_l/uif_data_ram 0.7
panel_u1/mpc1_core1/uifu/udata_arr/udata_ram_w1b3_h/uif_data_ram 0.7
panel_u1/mpc1_core1/uifu/udata_arr/udata_ram_w1b3_l/uif_data_ram 0.7
panel_u1/mpc1_core1/uifu/udata_arr/udata_ram_w2b0_h/uif_data_ram 0.7
panel_u1/mpc1_core1/uifu/udata_arr/udata_ram_w2b0_l/uif_data_ram 0.7
panel_u1/mpc1_core1/uifu/udata_arr/udata_ram_w2b1_h/uif_data_ram 0.7
panel_u1/mpc1_core1/uifu/udata_arr/udata_ram_w2b1_l/uif_data_ram 0.7
panel_u1/mpc1_core1/uifu/udata_arr/udata_ram_w2b2_h/uif_data_ram 0.7
panel_u1/mpc1_core1/uifu/udata_arr/udata_ram_w2b2_l/uif_data_ram 0.7
panel_u1/mpc1_core1/uifu/udata_arr/udata_ram_w2b3_h/uif_data_ram 0.7
panel_u1/mpc1_core1/uifu/udata_arr/udata_ram_w2b3_l/uif_data_ram 0.7
panel_u1/mpc1_core1/uifu/ughb_arr/udir_t0/uif_ghb_t0_ram 0.7
panel_u1/mpc1_core1/uifu/ughb_arr/udir_t1/uif_ghb_t1t2_ram 0.7
panel_u1/mpc1_core1/uifu/ughb_arr/udir_t2/uif_ghb_t1t2_ram 0.7
panel_u1/mpc1_core1/uifu/ughb_arr/udir_t3/uif_ghb_t3t4_ram 0.7
panel_u1/mpc1_core1/uifu/ughb_arr/udir_t4/uif_ghb_t3t4_ram 0.7
panel_u1/mpc1_core1/uifu/ughb_arr/ustr_t0/uif_ghb_t0_ram 0.7
panel_u1/mpc1_core1/uifu/ughb_arr/ustr_t1/uif_ghb_t1t2_ram 0.7
panel_u1/mpc1_core1/uifu/ughb_arr/ustr_t2/uif_ghb_t1t2_ram 0.7
panel_u1/mpc1_core1/uifu/ughb_arr/ustr_t3/uif_ghb_t3t4_ram 0.7
panel_u1/mpc1_core1/uifu/ughb_arr/ustr_t4/uif_ghb_t3t4_ram 0.7
panel_u1/mpc1_core1/uifu/uip_arr/uip_ram_w0/uif_ip_ram 0.7
panel_u1/mpc1_core1/uifu/uip_arr/uip_ram_w1/uif_ip_ram 0.7
panel_u1/mpc1_core1/uifu/utag_arr/utag_ram_b0/uif_tag_ram 0.7
panel_u1/mpc1_core1/uifu/utag_arr/utag_ram_b1/uif_tag_ram 0.7
panel_u1/mpc1_core1/ul2_cpu_slv/usram_l2_tlb_0/uTLB_ram 0.7
panel_u1/mpc1_core1/ul2_cpu_slv/usram_l2_tlb_1/uTLB_ram 0.7
panel_u1/mpc1_core1/ul2_cpu_slv/usram_l2_tlb_2/uTLB_ram 0.7
panel_u1/mpc1_core1/ul2_cpu_slv/usram_l2_tlb_3/uTLB_ram 0.7
panel_u1/mpc1_core1/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_0 0.7
panel_u1/mpc1_core1/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_1 0.7
panel_u1/mpc1_core1/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_2 0.7
panel_u1/mpc1_core1/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_3 0.7
panel_u1/mpc1_core1/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_0 0.7
panel_u1/mpc1_core1/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_1 0.7
panel_u1/mpc1_core1/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_2 0.7
panel_u1/mpc1_core1/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_3 0.7
panel_u1/mpc1_core1/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_0 0.7
panel_u1/mpc1_core1/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_1 0.7
panel_u1/mpc1_core1/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_2 0.7
panel_u1/mpc1_core1/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_3 0.7
panel_u1/mpc1_core1/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_0 0.7
panel_u1/mpc1_core1/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_1 0.7
panel_u1/mpc1_core1/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_2 0.7
panel_u1/mpc1_core1/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_3 0.7
panel_u1/mpc1_core1/ulsu/utag_arr/utag_ram_bnk0/uls_tag_ram 0.7
panel_u1/mpc1_core1/ulsu/utag_arr/utag_ram_bnk1/uls_tag_ram 0.7
panel_u1/mpc1_core1/ulsu/utag_arr/utag_ram_bnk2/uls_tag_ram 0.7
panel_u1/mpc1_core1/ulsu/utag_arr/utag_ram_bnk3/uls_tag_ram 0.7
panel_u1/mpc1_core2/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_0 0.7
panel_u1/mpc1_core2/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_1 0.7
panel_u1/mpc1_core2/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_0 0.7
panel_u1/mpc1_core2/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_1 0.7
panel_u1/mpc1_core2/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_0 0.7
panel_u1/mpc1_core2/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_1 0.7
panel_u1/mpc1_core2/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_0 0.7
panel_u1/mpc1_core2/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_1 0.7
panel_u1/mpc1_core2/uifu/udata_arr/udata_ram_w0b0_h/uif_data_ram 0.7
panel_u1/mpc1_core2/uifu/udata_arr/udata_ram_w0b0_l/uif_data_ram 0.7
panel_u1/mpc1_core2/uifu/udata_arr/udata_ram_w0b1_h/uif_data_ram 0.7
panel_u1/mpc1_core2/uifu/udata_arr/udata_ram_w0b1_l/uif_data_ram 0.7
panel_u1/mpc1_core2/uifu/udata_arr/udata_ram_w0b2_h/uif_data_ram 0.7
panel_u1/mpc1_core2/uifu/udata_arr/udata_ram_w0b2_l/uif_data_ram 0.7
panel_u1/mpc1_core2/uifu/udata_arr/udata_ram_w0b3_h/uif_data_ram 0.7
panel_u1/mpc1_core2/uifu/udata_arr/udata_ram_w0b3_l/uif_data_ram 0.7
panel_u1/mpc1_core2/uifu/udata_arr/udata_ram_w1b0_h/uif_data_ram 0.7
panel_u1/mpc1_core2/uifu/udata_arr/udata_ram_w1b0_l/uif_data_ram 0.7
panel_u1/mpc1_core2/uifu/udata_arr/udata_ram_w1b1_h/uif_data_ram 0.7
panel_u1/mpc1_core2/uifu/udata_arr/udata_ram_w1b1_l/uif_data_ram 0.7
panel_u1/mpc1_core2/uifu/udata_arr/udata_ram_w1b2_h/uif_data_ram 0.7
panel_u1/mpc1_core2/uifu/udata_arr/udata_ram_w1b2_l/uif_data_ram 0.7
panel_u1/mpc1_core2/uifu/udata_arr/udata_ram_w1b3_h/uif_data_ram 0.7
panel_u1/mpc1_core2/uifu/udata_arr/udata_ram_w1b3_l/uif_data_ram 0.7
panel_u1/mpc1_core2/uifu/udata_arr/udata_ram_w2b0_h/uif_data_ram 0.7
panel_u1/mpc1_core2/uifu/udata_arr/udata_ram_w2b0_l/uif_data_ram 0.7
panel_u1/mpc1_core2/uifu/udata_arr/udata_ram_w2b1_h/uif_data_ram 0.7
panel_u1/mpc1_core2/uifu/udata_arr/udata_ram_w2b1_l/uif_data_ram 0.7
panel_u1/mpc1_core2/uifu/udata_arr/udata_ram_w2b2_h/uif_data_ram 0.7
panel_u1/mpc1_core2/uifu/udata_arr/udata_ram_w2b2_l/uif_data_ram 0.7
panel_u1/mpc1_core2/uifu/udata_arr/udata_ram_w2b3_h/uif_data_ram 0.7
panel_u1/mpc1_core2/uifu/udata_arr/udata_ram_w2b3_l/uif_data_ram 0.7
panel_u1/mpc1_core2/uifu/ughb_arr/udir_t0/uif_ghb_t0_ram 0.7
panel_u1/mpc1_core2/uifu/ughb_arr/udir_t1/uif_ghb_t1t2_ram 0.7
panel_u1/mpc1_core2/uifu/ughb_arr/udir_t2/uif_ghb_t1t2_ram 0.7
panel_u1/mpc1_core2/uifu/ughb_arr/udir_t3/uif_ghb_t3t4_ram 0.7
panel_u1/mpc1_core2/uifu/ughb_arr/udir_t4/uif_ghb_t3t4_ram 0.7
panel_u1/mpc1_core2/uifu/ughb_arr/ustr_t0/uif_ghb_t0_ram 0.7
panel_u1/mpc1_core2/uifu/ughb_arr/ustr_t1/uif_ghb_t1t2_ram 0.7
panel_u1/mpc1_core2/uifu/ughb_arr/ustr_t2/uif_ghb_t1t2_ram 0.7
panel_u1/mpc1_core2/uifu/ughb_arr/ustr_t3/uif_ghb_t3t4_ram 0.7
panel_u1/mpc1_core2/uifu/ughb_arr/ustr_t4/uif_ghb_t3t4_ram 0.7
panel_u1/mpc1_core2/uifu/uip_arr/uip_ram_w0/uif_ip_ram 0.7
panel_u1/mpc1_core2/uifu/uip_arr/uip_ram_w1/uif_ip_ram 0.7
panel_u1/mpc1_core2/uifu/utag_arr/utag_ram_b0/uif_tag_ram 0.7
panel_u1/mpc1_core2/uifu/utag_arr/utag_ram_b1/uif_tag_ram 0.7
panel_u1/mpc1_core2/ul2_cpu_slv/usram_l2_tlb_0/uTLB_ram 0.7
panel_u1/mpc1_core2/ul2_cpu_slv/usram_l2_tlb_1/uTLB_ram 0.7
panel_u1/mpc1_core2/ul2_cpu_slv/usram_l2_tlb_2/uTLB_ram 0.7
panel_u1/mpc1_core2/ul2_cpu_slv/usram_l2_tlb_3/uTLB_ram 0.7
panel_u1/mpc1_core2/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_0 0.7
panel_u1/mpc1_core2/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_1 0.7
panel_u1/mpc1_core2/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_2 0.7
panel_u1/mpc1_core2/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_3 0.7
panel_u1/mpc1_core2/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_0 0.7
panel_u1/mpc1_core2/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_1 0.7
panel_u1/mpc1_core2/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_2 0.7
panel_u1/mpc1_core2/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_3 0.7
panel_u1/mpc1_core2/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_0 0.7
panel_u1/mpc1_core2/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_1 0.7
panel_u1/mpc1_core2/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_2 0.7
panel_u1/mpc1_core2/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_3 0.7
panel_u1/mpc1_core2/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_0 0.7
panel_u1/mpc1_core2/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_1 0.7
panel_u1/mpc1_core2/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_2 0.7
panel_u1/mpc1_core2/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_3 0.7
panel_u1/mpc1_core2/ulsu/utag_arr/utag_ram_bnk0/uls_tag_ram 0.7
panel_u1/mpc1_core2/ulsu/utag_arr/utag_ram_bnk1/uls_tag_ram 0.7
panel_u1/mpc1_core2/ulsu/utag_arr/utag_ram_bnk2/uls_tag_ram 0.7
panel_u1/mpc1_core2/ulsu/utag_arr/utag_ram_bnk3/uls_tag_ram 0.7
panel_u1/mpc1_core3/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_0 0.7
panel_u1/mpc1_core3/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_1 0.7
panel_u1/mpc1_core3/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_0 0.7
panel_u1/mpc1_core3/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_1 0.7
panel_u1/mpc1_core3/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_0 0.7
panel_u1/mpc1_core3/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_1 0.7
panel_u1/mpc1_core3/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_0 0.7
panel_u1/mpc1_core3/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_1 0.7
panel_u1/mpc1_core3/uifu/udata_arr/udata_ram_w0b0_h/uif_data_ram 0.7
panel_u1/mpc1_core3/uifu/udata_arr/udata_ram_w0b0_l/uif_data_ram 0.7
panel_u1/mpc1_core3/uifu/udata_arr/udata_ram_w0b1_h/uif_data_ram 0.7
panel_u1/mpc1_core3/uifu/udata_arr/udata_ram_w0b1_l/uif_data_ram 0.7
panel_u1/mpc1_core3/uifu/udata_arr/udata_ram_w0b2_h/uif_data_ram 0.7
panel_u1/mpc1_core3/uifu/udata_arr/udata_ram_w0b2_l/uif_data_ram 0.7
panel_u1/mpc1_core3/uifu/udata_arr/udata_ram_w0b3_h/uif_data_ram 0.7
panel_u1/mpc1_core3/uifu/udata_arr/udata_ram_w0b3_l/uif_data_ram 0.7
panel_u1/mpc1_core3/uifu/udata_arr/udata_ram_w1b0_h/uif_data_ram 0.7
panel_u1/mpc1_core3/uifu/udata_arr/udata_ram_w1b0_l/uif_data_ram 0.7
panel_u1/mpc1_core3/uifu/udata_arr/udata_ram_w1b1_h/uif_data_ram 0.7
panel_u1/mpc1_core3/uifu/udata_arr/udata_ram_w1b1_l/uif_data_ram 0.7
panel_u1/mpc1_core3/uifu/udata_arr/udata_ram_w1b2_h/uif_data_ram 0.7
panel_u1/mpc1_core3/uifu/udata_arr/udata_ram_w1b2_l/uif_data_ram 0.7
panel_u1/mpc1_core3/uifu/udata_arr/udata_ram_w1b3_h/uif_data_ram 0.7
panel_u1/mpc1_core3/uifu/udata_arr/udata_ram_w1b3_l/uif_data_ram 0.7
panel_u1/mpc1_core3/uifu/udata_arr/udata_ram_w2b0_h/uif_data_ram 0.7
panel_u1/mpc1_core3/uifu/udata_arr/udata_ram_w2b0_l/uif_data_ram 0.7
panel_u1/mpc1_core3/uifu/udata_arr/udata_ram_w2b1_h/uif_data_ram 0.7
panel_u1/mpc1_core3/uifu/udata_arr/udata_ram_w2b1_l/uif_data_ram 0.7
panel_u1/mpc1_core3/uifu/udata_arr/udata_ram_w2b2_h/uif_data_ram 0.7
panel_u1/mpc1_core3/uifu/udata_arr/udata_ram_w2b2_l/uif_data_ram 0.7
panel_u1/mpc1_core3/uifu/udata_arr/udata_ram_w2b3_h/uif_data_ram 0.7
panel_u1/mpc1_core3/uifu/udata_arr/udata_ram_w2b3_l/uif_data_ram 0.7
panel_u1/mpc1_core3/uifu/ughb_arr/udir_t0/uif_ghb_t0_ram 0.7
panel_u1/mpc1_core3/uifu/ughb_arr/udir_t1/uif_ghb_t1t2_ram 0.7
panel_u1/mpc1_core3/uifu/ughb_arr/udir_t2/uif_ghb_t1t2_ram 0.7
panel_u1/mpc1_core3/uifu/ughb_arr/udir_t3/uif_ghb_t3t4_ram 0.7
panel_u1/mpc1_core3/uifu/ughb_arr/udir_t4/uif_ghb_t3t4_ram 0.7
panel_u1/mpc1_core3/uifu/ughb_arr/ustr_t0/uif_ghb_t0_ram 0.7
panel_u1/mpc1_core3/uifu/ughb_arr/ustr_t1/uif_ghb_t1t2_ram 0.7
panel_u1/mpc1_core3/uifu/ughb_arr/ustr_t2/uif_ghb_t1t2_ram 0.7
panel_u1/mpc1_core3/uifu/ughb_arr/ustr_t3/uif_ghb_t3t4_ram 0.7
panel_u1/mpc1_core3/uifu/ughb_arr/ustr_t4/uif_ghb_t3t4_ram 0.7
panel_u1/mpc1_core3/uifu/uip_arr/uip_ram_w0/uif_ip_ram 0.7
panel_u1/mpc1_core3/uifu/uip_arr/uip_ram_w1/uif_ip_ram 0.7
panel_u1/mpc1_core3/uifu/utag_arr/utag_ram_b0/uif_tag_ram 0.7
panel_u1/mpc1_core3/uifu/utag_arr/utag_ram_b1/uif_tag_ram 0.7
panel_u1/mpc1_core3/ul2_cpu_slv/usram_l2_tlb_0/uTLB_ram 0.7
panel_u1/mpc1_core3/ul2_cpu_slv/usram_l2_tlb_1/uTLB_ram 0.7
panel_u1/mpc1_core3/ul2_cpu_slv/usram_l2_tlb_2/uTLB_ram 0.7
panel_u1/mpc1_core3/ul2_cpu_slv/usram_l2_tlb_3/uTLB_ram 0.7
panel_u1/mpc1_core3/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_0 0.7
panel_u1/mpc1_core3/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_1 0.7
panel_u1/mpc1_core3/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_2 0.7
panel_u1/mpc1_core3/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_3 0.7
panel_u1/mpc1_core3/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_0 0.7
panel_u1/mpc1_core3/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_1 0.7
panel_u1/mpc1_core3/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_2 0.7
panel_u1/mpc1_core3/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_3 0.7
panel_u1/mpc1_core3/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_0 0.7
panel_u1/mpc1_core3/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_1 0.7
panel_u1/mpc1_core3/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_2 0.7
panel_u1/mpc1_core3/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_3 0.7
panel_u1/mpc1_core3/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_0 0.7
panel_u1/mpc1_core3/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_1 0.7
panel_u1/mpc1_core3/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_2 0.7
panel_u1/mpc1_core3/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_3 0.7
panel_u1/mpc1_core3/ulsu/utag_arr/utag_ram_bnk0/uls_tag_ram 0.7
panel_u1/mpc1_core3/ulsu/utag_arr/utag_ram_bnk1/uls_tag_ram 0.7
panel_u1/mpc1_core3/ulsu/utag_arr/utag_ram_bnk2/uls_tag_ram 0.7
panel_u1/mpc1_core3/ulsu/utag_arr/utag_ram_bnk3/uls_tag_ram 0.7
panel_u1/mpc1_l2cache/ul2_logic/uprefetch/ucpu0_pf_logic/ucpu_psq_ram/usram0 0.7
panel_u1/mpc1_l2cache/ul2_logic/uprefetch/ucpu1_pf_logic/ucpu_psq_ram/usram0 0.7
panel_u1/mpc1_l2cache/ul2_logic/uprefetch/ucpu2_pf_logic/ucpu_psq_ram/usram0 0.7
panel_u1/mpc1_l2cache/ul2_logic/uprefetch/ucpu3_pf_logic/ucpu_psq_ram/usram0 0.7
panel_u1/mpc1_l2cache/ul2_logic/usram_l2_tbnk0_snp_0/usram0 0.7
panel_u1/mpc1_l2cache/ul2_logic/usram_l2_tbnk0_snp_1/usram0 0.7
panel_u1/mpc1_l2cache/ul2_logic/usram_l2_tbnk0_snp_2/usram0 0.7
panel_u1/mpc1_l2cache/ul2_logic/usram_l2_tbnk0_snp_3/usram0 0.7
panel_u1/mpc1_l2cache/ul2_logic/usram_l2_tbnk1_snp_0/usram0 0.7
panel_u1/mpc1_l2cache/ul2_logic/usram_l2_tbnk1_snp_1/usram0 0.7
panel_u1/mpc1_l2cache/ul2_logic/usram_l2_tbnk1_snp_2/usram0 0.7
panel_u1/mpc1_l2cache/ul2_logic/usram_l2_tbnk1_snp_3/usram0 0.7
panel_u1/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_01/usram0 0.7
panel_u1/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_01/usram1 0.7
panel_u1/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_23/usram0 0.7
panel_u1/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_23/usram1 0.7
panel_u1/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_45/usram0 0.7
panel_u1/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_45/usram1 0.7
panel_u1/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_67/usram0 0.7
panel_u1/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_67/usram1 0.7
panel_u1/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_89/usram0 0.7
panel_u1/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_89/usram1 0.7
panel_u1/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_ab/usram0 0.7
panel_u1/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_ab/usram1 0.7
panel_u1/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_cd/usram0 0.7
panel_u1/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_cd/usram1 0.7
panel_u1/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk0/usram0 0.7
panel_u1/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk0/usram1 0.7
panel_u1/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk1/usram0 0.7
panel_u1/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk1/usram1 0.7
panel_u1/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk2/usram0 0.7
panel_u1/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk2/usram1 0.7
panel_u1/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk3/usram0 0.7
panel_u1/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk3/usram1 0.7
panel_u1/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dirty/usram0 0.7
panel_u1/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dirty/usram1 0.7
panel_u1/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dirty/usram2 0.7
panel_u1/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dirty/usram3 0.7
panel_u1/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_ef/usram0 0.7
panel_u1/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_ef/usram1 0.7
panel_u1/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_incl_pf/usram0 0.7
panel_u1/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_01/usram0 0.7
panel_u1/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_01/usram1 0.7
panel_u1/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_23/usram0 0.7
panel_u1/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_23/usram1 0.7
panel_u1/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_45/usram0 0.7
panel_u1/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_45/usram1 0.7
panel_u1/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_67/usram0 0.7
panel_u1/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_67/usram1 0.7
panel_u1/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_89/usram0 0.7
panel_u1/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_89/usram1 0.7
panel_u1/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_ab/usram0 0.7
panel_u1/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_ab/usram1 0.7
panel_u1/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_cd/usram0 0.7
panel_u1/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_cd/usram1 0.7
panel_u1/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk0/usram0 0.7
panel_u1/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk0/usram1 0.7
panel_u1/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk1/usram0 0.7
panel_u1/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk1/usram1 0.7
panel_u1/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk2/usram0 0.7
panel_u1/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk2/usram1 0.7
panel_u1/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk3/usram0 0.7
panel_u1/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk3/usram1 0.7
panel_u1/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dirty/usram0 0.7
panel_u1/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dirty/usram1 0.7
panel_u1/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dirty/usram2 0.7
panel_u1/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dirty/usram3 0.7
panel_u1/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_ef/usram0 0.7
panel_u1/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_ef/usram1 0.7
panel_u1/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_incl_pf/usram0 0.7
panel_u2/dxe_u/dnbc_u0/etf_sram/array 0.7
panel_u2/dxe_u/dnbc_u1/etf_sram/array 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_0__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_0__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_0__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_0__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_10__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_10__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_10__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_10__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_11__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_11__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_11__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_11__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_12__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_12__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_12__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_12__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_13__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_13__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_13__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_13__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_14__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_14__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_14__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_14__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_15__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_15__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_15__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_15__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_16__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_16__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_16__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_16__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_17__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_17__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_17__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_17__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_18__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_18__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_18__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_18__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_19__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_19__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_19__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_19__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_1__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_1__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_1__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_1__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_20__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_20__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_20__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_20__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_21__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_21__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_21__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_21__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_22__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_22__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_22__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_22__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_23__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_23__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_23__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_23__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_2__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_2__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_2__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_2__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_3__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_3__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_3__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_3__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_4__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_4__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_4__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_4__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_5__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_5__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_5__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_5__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_6__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_6__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_6__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_6__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_7__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_7__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_7__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_7__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_8__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_8__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_8__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_8__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_9__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_9__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_9__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_9__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_0__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_0__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_0__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_0__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_10__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_10__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_10__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_10__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_11__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_11__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_11__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_11__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_12__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_12__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_12__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_12__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_13__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_13__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_13__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_13__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_14__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_14__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_14__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_14__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_15__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_15__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_15__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_15__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_16__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_16__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_16__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_16__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_17__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_17__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_17__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_17__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_18__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_18__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_18__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_18__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_19__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_19__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_19__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_19__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_1__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_1__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_1__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_1__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_20__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_20__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_20__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_20__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_21__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_21__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_21__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_21__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_22__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_22__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_22__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_22__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_23__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_23__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_23__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_23__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_2__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_2__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_2__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_2__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_3__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_3__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_3__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_3__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_4__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_4__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_4__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_4__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_5__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_5__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_5__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_5__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_6__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_6__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_6__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_6__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_7__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_7__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_7__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_7__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_8__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_8__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_8__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_8__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_9__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_9__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_9__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_9__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_uop/uop_ram/gen_uop_ram_ram0 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_uop/uop_ram/gen_uop_ram_ram1 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_in/cfl_buf/cbuf/ram0 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_in/cfl_buf/cbuf/ram1 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_out/rsp_snp/rsp/rsp_l2c/rsp_dbuf/ram00 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_out/rsp_snp/rsp/rsp_l2c/rsp_dbuf/ram01 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_out/rsp_snp/rsp/rsp_l2c/rsp_dbuf/ram10 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_out/rsp_snp/rsp/rsp_l2c/rsp_dbuf/ram11 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_out/rsp_snp/rsp/rsp_mcu/rsp_dbuf/ram00 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_out/rsp_snp/rsp/rsp_mcu/rsp_dbuf/ram01 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_out/rsp_snp/rsp/rsp_mcu/rsp_dbuf/ram10 0.7
panel_u2/dxe_u/dxe_dcm0/dcu/dcu_out/rsp_snp/rsp/rsp_mcu/rsp_dbuf/ram11 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_0__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_0__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_0__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_0__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_10__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_10__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_10__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_10__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_11__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_11__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_11__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_11__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_12__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_12__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_12__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_12__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_13__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_13__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_13__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_13__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_14__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_14__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_14__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_14__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_15__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_15__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_15__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_15__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_16__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_16__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_16__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_16__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_17__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_17__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_17__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_17__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_18__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_18__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_18__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_18__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_19__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_19__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_19__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_19__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_1__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_1__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_1__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_1__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_20__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_20__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_20__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_20__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_21__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_21__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_21__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_21__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_22__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_22__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_22__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_22__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_23__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_23__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_23__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_23__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_2__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_2__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_2__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_2__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_3__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_3__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_3__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_3__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_4__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_4__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_4__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_4__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_5__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_5__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_5__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_5__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_6__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_6__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_6__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_6__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_7__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_7__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_7__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_7__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_8__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_8__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_8__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_8__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_9__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_9__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_9__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_9__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_0__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_0__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_0__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_0__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_10__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_10__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_10__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_10__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_11__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_11__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_11__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_11__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_12__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_12__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_12__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_12__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_13__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_13__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_13__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_13__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_14__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_14__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_14__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_14__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_15__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_15__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_15__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_15__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_16__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_16__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_16__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_16__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_17__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_17__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_17__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_17__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_18__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_18__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_18__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_18__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_19__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_19__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_19__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_19__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_1__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_1__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_1__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_1__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_20__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_20__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_20__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_20__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_21__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_21__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_21__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_21__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_22__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_22__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_22__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_22__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_23__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_23__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_23__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_23__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_2__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_2__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_2__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_2__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_3__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_3__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_3__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_3__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_4__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_4__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_4__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_4__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_5__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_5__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_5__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_5__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_6__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_6__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_6__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_6__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_7__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_7__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_7__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_7__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_8__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_8__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_8__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_8__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_9__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_9__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_9__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_9__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_uop/uop_ram/gen_uop_ram_ram0 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_uop/uop_ram/gen_uop_ram_ram1 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_in/cfl_buf/cbuf/ram0 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_in/cfl_buf/cbuf/ram1 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_out/rsp_snp/rsp/rsp_l2c/rsp_dbuf/ram00 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_out/rsp_snp/rsp/rsp_l2c/rsp_dbuf/ram01 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_out/rsp_snp/rsp/rsp_l2c/rsp_dbuf/ram10 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_out/rsp_snp/rsp/rsp_l2c/rsp_dbuf/ram11 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_out/rsp_snp/rsp/rsp_mcu/rsp_dbuf/ram00 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_out/rsp_snp/rsp/rsp_mcu/rsp_dbuf/ram01 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_out/rsp_snp/rsp/rsp_mcu/rsp_dbuf/ram10 0.7
panel_u2/dxe_u/dxe_dcm1/dcu/dcu_out/rsp_snp/rsp/rsp_mcu/rsp_dbuf/ram11 0.7
panel_u2/mpc0_core0/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_0 0.7
panel_u2/mpc0_core0/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_1 0.7
panel_u2/mpc0_core0/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_0 0.7
panel_u2/mpc0_core0/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_1 0.7
panel_u2/mpc0_core0/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_0 0.7
panel_u2/mpc0_core0/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_1 0.7
panel_u2/mpc0_core0/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_0 0.7
panel_u2/mpc0_core0/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_1 0.7
panel_u2/mpc0_core0/uifu/udata_arr/udata_ram_w0b0_h/uif_data_ram 0.7
panel_u2/mpc0_core0/uifu/udata_arr/udata_ram_w0b0_l/uif_data_ram 0.7
panel_u2/mpc0_core0/uifu/udata_arr/udata_ram_w0b1_h/uif_data_ram 0.7
panel_u2/mpc0_core0/uifu/udata_arr/udata_ram_w0b1_l/uif_data_ram 0.7
panel_u2/mpc0_core0/uifu/udata_arr/udata_ram_w0b2_h/uif_data_ram 0.7
panel_u2/mpc0_core0/uifu/udata_arr/udata_ram_w0b2_l/uif_data_ram 0.7
panel_u2/mpc0_core0/uifu/udata_arr/udata_ram_w0b3_h/uif_data_ram 0.7
panel_u2/mpc0_core0/uifu/udata_arr/udata_ram_w0b3_l/uif_data_ram 0.7
panel_u2/mpc0_core0/uifu/udata_arr/udata_ram_w1b0_h/uif_data_ram 0.7
panel_u2/mpc0_core0/uifu/udata_arr/udata_ram_w1b0_l/uif_data_ram 0.7
panel_u2/mpc0_core0/uifu/udata_arr/udata_ram_w1b1_h/uif_data_ram 0.7
panel_u2/mpc0_core0/uifu/udata_arr/udata_ram_w1b1_l/uif_data_ram 0.7
panel_u2/mpc0_core0/uifu/udata_arr/udata_ram_w1b2_h/uif_data_ram 0.7
panel_u2/mpc0_core0/uifu/udata_arr/udata_ram_w1b2_l/uif_data_ram 0.7
panel_u2/mpc0_core0/uifu/udata_arr/udata_ram_w1b3_h/uif_data_ram 0.7
panel_u2/mpc0_core0/uifu/udata_arr/udata_ram_w1b3_l/uif_data_ram 0.7
panel_u2/mpc0_core0/uifu/udata_arr/udata_ram_w2b0_h/uif_data_ram 0.7
panel_u2/mpc0_core0/uifu/udata_arr/udata_ram_w2b0_l/uif_data_ram 0.7
panel_u2/mpc0_core0/uifu/udata_arr/udata_ram_w2b1_h/uif_data_ram 0.7
panel_u2/mpc0_core0/uifu/udata_arr/udata_ram_w2b1_l/uif_data_ram 0.7
panel_u2/mpc0_core0/uifu/udata_arr/udata_ram_w2b2_h/uif_data_ram 0.7
panel_u2/mpc0_core0/uifu/udata_arr/udata_ram_w2b2_l/uif_data_ram 0.7
panel_u2/mpc0_core0/uifu/udata_arr/udata_ram_w2b3_h/uif_data_ram 0.7
panel_u2/mpc0_core0/uifu/udata_arr/udata_ram_w2b3_l/uif_data_ram 0.7
panel_u2/mpc0_core0/uifu/ughb_arr/udir_t0/uif_ghb_t0_ram 0.7
panel_u2/mpc0_core0/uifu/ughb_arr/udir_t1/uif_ghb_t1t2_ram 0.7
panel_u2/mpc0_core0/uifu/ughb_arr/udir_t2/uif_ghb_t1t2_ram 0.7
panel_u2/mpc0_core0/uifu/ughb_arr/udir_t3/uif_ghb_t3t4_ram 0.7
panel_u2/mpc0_core0/uifu/ughb_arr/udir_t4/uif_ghb_t3t4_ram 0.7
panel_u2/mpc0_core0/uifu/ughb_arr/ustr_t0/uif_ghb_t0_ram 0.7
panel_u2/mpc0_core0/uifu/ughb_arr/ustr_t1/uif_ghb_t1t2_ram 0.7
panel_u2/mpc0_core0/uifu/ughb_arr/ustr_t2/uif_ghb_t1t2_ram 0.7
panel_u2/mpc0_core0/uifu/ughb_arr/ustr_t3/uif_ghb_t3t4_ram 0.7
panel_u2/mpc0_core0/uifu/ughb_arr/ustr_t4/uif_ghb_t3t4_ram 0.7
panel_u2/mpc0_core0/uifu/uip_arr/uip_ram_w0/uif_ip_ram 0.7
panel_u2/mpc0_core0/uifu/uip_arr/uip_ram_w1/uif_ip_ram 0.7
panel_u2/mpc0_core0/uifu/utag_arr/utag_ram_b0/uif_tag_ram 0.7
panel_u2/mpc0_core0/uifu/utag_arr/utag_ram_b1/uif_tag_ram 0.7
panel_u2/mpc0_core0/ul2_cpu_slv/usram_l2_tlb_0/uTLB_ram 0.7
panel_u2/mpc0_core0/ul2_cpu_slv/usram_l2_tlb_1/uTLB_ram 0.7
panel_u2/mpc0_core0/ul2_cpu_slv/usram_l2_tlb_2/uTLB_ram 0.7
panel_u2/mpc0_core0/ul2_cpu_slv/usram_l2_tlb_3/uTLB_ram 0.7
panel_u2/mpc0_core0/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_0 0.7
panel_u2/mpc0_core0/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_1 0.7
panel_u2/mpc0_core0/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_2 0.7
panel_u2/mpc0_core0/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_3 0.7
panel_u2/mpc0_core0/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_0 0.7
panel_u2/mpc0_core0/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_1 0.7
panel_u2/mpc0_core0/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_2 0.7
panel_u2/mpc0_core0/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_3 0.7
panel_u2/mpc0_core0/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_0 0.7
panel_u2/mpc0_core0/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_1 0.7
panel_u2/mpc0_core0/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_2 0.7
panel_u2/mpc0_core0/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_3 0.7
panel_u2/mpc0_core0/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_0 0.7
panel_u2/mpc0_core0/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_1 0.7
panel_u2/mpc0_core0/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_2 0.7
panel_u2/mpc0_core0/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_3 0.7
panel_u2/mpc0_core0/ulsu/utag_arr/utag_ram_bnk0/uls_tag_ram 0.7
panel_u2/mpc0_core0/ulsu/utag_arr/utag_ram_bnk1/uls_tag_ram 0.7
panel_u2/mpc0_core0/ulsu/utag_arr/utag_ram_bnk2/uls_tag_ram 0.7
panel_u2/mpc0_core0/ulsu/utag_arr/utag_ram_bnk3/uls_tag_ram 0.7
panel_u2/mpc0_core1/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_0 0.7
panel_u2/mpc0_core1/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_1 0.7
panel_u2/mpc0_core1/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_0 0.7
panel_u2/mpc0_core1/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_1 0.7
panel_u2/mpc0_core1/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_0 0.7
panel_u2/mpc0_core1/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_1 0.7
panel_u2/mpc0_core1/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_0 0.7
panel_u2/mpc0_core1/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_1 0.7
panel_u2/mpc0_core1/uifu/udata_arr/udata_ram_w0b0_h/uif_data_ram 0.7
panel_u2/mpc0_core1/uifu/udata_arr/udata_ram_w0b0_l/uif_data_ram 0.7
panel_u2/mpc0_core1/uifu/udata_arr/udata_ram_w0b1_h/uif_data_ram 0.7
panel_u2/mpc0_core1/uifu/udata_arr/udata_ram_w0b1_l/uif_data_ram 0.7
panel_u2/mpc0_core1/uifu/udata_arr/udata_ram_w0b2_h/uif_data_ram 0.7
panel_u2/mpc0_core1/uifu/udata_arr/udata_ram_w0b2_l/uif_data_ram 0.7
panel_u2/mpc0_core1/uifu/udata_arr/udata_ram_w0b3_h/uif_data_ram 0.7
panel_u2/mpc0_core1/uifu/udata_arr/udata_ram_w0b3_l/uif_data_ram 0.7
panel_u2/mpc0_core1/uifu/udata_arr/udata_ram_w1b0_h/uif_data_ram 0.7
panel_u2/mpc0_core1/uifu/udata_arr/udata_ram_w1b0_l/uif_data_ram 0.7
panel_u2/mpc0_core1/uifu/udata_arr/udata_ram_w1b1_h/uif_data_ram 0.7
panel_u2/mpc0_core1/uifu/udata_arr/udata_ram_w1b1_l/uif_data_ram 0.7
panel_u2/mpc0_core1/uifu/udata_arr/udata_ram_w1b2_h/uif_data_ram 0.7
panel_u2/mpc0_core1/uifu/udata_arr/udata_ram_w1b2_l/uif_data_ram 0.7
panel_u2/mpc0_core1/uifu/udata_arr/udata_ram_w1b3_h/uif_data_ram 0.7
panel_u2/mpc0_core1/uifu/udata_arr/udata_ram_w1b3_l/uif_data_ram 0.7
panel_u2/mpc0_core1/uifu/udata_arr/udata_ram_w2b0_h/uif_data_ram 0.7
panel_u2/mpc0_core1/uifu/udata_arr/udata_ram_w2b0_l/uif_data_ram 0.7
panel_u2/mpc0_core1/uifu/udata_arr/udata_ram_w2b1_h/uif_data_ram 0.7
panel_u2/mpc0_core1/uifu/udata_arr/udata_ram_w2b1_l/uif_data_ram 0.7
panel_u2/mpc0_core1/uifu/udata_arr/udata_ram_w2b2_h/uif_data_ram 0.7
panel_u2/mpc0_core1/uifu/udata_arr/udata_ram_w2b2_l/uif_data_ram 0.7
panel_u2/mpc0_core1/uifu/udata_arr/udata_ram_w2b3_h/uif_data_ram 0.7
panel_u2/mpc0_core1/uifu/udata_arr/udata_ram_w2b3_l/uif_data_ram 0.7
panel_u2/mpc0_core1/uifu/ughb_arr/udir_t0/uif_ghb_t0_ram 0.7
panel_u2/mpc0_core1/uifu/ughb_arr/udir_t1/uif_ghb_t1t2_ram 0.7
panel_u2/mpc0_core1/uifu/ughb_arr/udir_t2/uif_ghb_t1t2_ram 0.7
panel_u2/mpc0_core1/uifu/ughb_arr/udir_t3/uif_ghb_t3t4_ram 0.7
panel_u2/mpc0_core1/uifu/ughb_arr/udir_t4/uif_ghb_t3t4_ram 0.7
panel_u2/mpc0_core1/uifu/ughb_arr/ustr_t0/uif_ghb_t0_ram 0.7
panel_u2/mpc0_core1/uifu/ughb_arr/ustr_t1/uif_ghb_t1t2_ram 0.7
panel_u2/mpc0_core1/uifu/ughb_arr/ustr_t2/uif_ghb_t1t2_ram 0.7
panel_u2/mpc0_core1/uifu/ughb_arr/ustr_t3/uif_ghb_t3t4_ram 0.7
panel_u2/mpc0_core1/uifu/ughb_arr/ustr_t4/uif_ghb_t3t4_ram 0.7
panel_u2/mpc0_core1/uifu/uip_arr/uip_ram_w0/uif_ip_ram 0.7
panel_u2/mpc0_core1/uifu/uip_arr/uip_ram_w1/uif_ip_ram 0.7
panel_u2/mpc0_core1/uifu/utag_arr/utag_ram_b0/uif_tag_ram 0.7
panel_u2/mpc0_core1/uifu/utag_arr/utag_ram_b1/uif_tag_ram 0.7
panel_u2/mpc0_core1/ul2_cpu_slv/usram_l2_tlb_0/uTLB_ram 0.7
panel_u2/mpc0_core1/ul2_cpu_slv/usram_l2_tlb_1/uTLB_ram 0.7
panel_u2/mpc0_core1/ul2_cpu_slv/usram_l2_tlb_2/uTLB_ram 0.7
panel_u2/mpc0_core1/ul2_cpu_slv/usram_l2_tlb_3/uTLB_ram 0.7
panel_u2/mpc0_core1/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_0 0.7
panel_u2/mpc0_core1/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_1 0.7
panel_u2/mpc0_core1/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_2 0.7
panel_u2/mpc0_core1/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_3 0.7
panel_u2/mpc0_core1/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_0 0.7
panel_u2/mpc0_core1/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_1 0.7
panel_u2/mpc0_core1/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_2 0.7
panel_u2/mpc0_core1/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_3 0.7
panel_u2/mpc0_core1/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_0 0.7
panel_u2/mpc0_core1/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_1 0.7
panel_u2/mpc0_core1/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_2 0.7
panel_u2/mpc0_core1/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_3 0.7
panel_u2/mpc0_core1/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_0 0.7
panel_u2/mpc0_core1/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_1 0.7
panel_u2/mpc0_core1/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_2 0.7
panel_u2/mpc0_core1/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_3 0.7
panel_u2/mpc0_core1/ulsu/utag_arr/utag_ram_bnk0/uls_tag_ram 0.7
panel_u2/mpc0_core1/ulsu/utag_arr/utag_ram_bnk1/uls_tag_ram 0.7
panel_u2/mpc0_core1/ulsu/utag_arr/utag_ram_bnk2/uls_tag_ram 0.7
panel_u2/mpc0_core1/ulsu/utag_arr/utag_ram_bnk3/uls_tag_ram 0.7
panel_u2/mpc0_core2/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_0 0.7
panel_u2/mpc0_core2/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_1 0.7
panel_u2/mpc0_core2/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_0 0.7
panel_u2/mpc0_core2/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_1 0.7
panel_u2/mpc0_core2/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_0 0.7
panel_u2/mpc0_core2/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_1 0.7
panel_u2/mpc0_core2/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_0 0.7
panel_u2/mpc0_core2/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_1 0.7
panel_u2/mpc0_core2/uifu/udata_arr/udata_ram_w0b0_h/uif_data_ram 0.7
panel_u2/mpc0_core2/uifu/udata_arr/udata_ram_w0b0_l/uif_data_ram 0.7
panel_u2/mpc0_core2/uifu/udata_arr/udata_ram_w0b1_h/uif_data_ram 0.7
panel_u2/mpc0_core2/uifu/udata_arr/udata_ram_w0b1_l/uif_data_ram 0.7
panel_u2/mpc0_core2/uifu/udata_arr/udata_ram_w0b2_h/uif_data_ram 0.7
panel_u2/mpc0_core2/uifu/udata_arr/udata_ram_w0b2_l/uif_data_ram 0.7
panel_u2/mpc0_core2/uifu/udata_arr/udata_ram_w0b3_h/uif_data_ram 0.7
panel_u2/mpc0_core2/uifu/udata_arr/udata_ram_w0b3_l/uif_data_ram 0.7
panel_u2/mpc0_core2/uifu/udata_arr/udata_ram_w1b0_h/uif_data_ram 0.7
panel_u2/mpc0_core2/uifu/udata_arr/udata_ram_w1b0_l/uif_data_ram 0.7
panel_u2/mpc0_core2/uifu/udata_arr/udata_ram_w1b1_h/uif_data_ram 0.7
panel_u2/mpc0_core2/uifu/udata_arr/udata_ram_w1b1_l/uif_data_ram 0.7
panel_u2/mpc0_core2/uifu/udata_arr/udata_ram_w1b2_h/uif_data_ram 0.7
panel_u2/mpc0_core2/uifu/udata_arr/udata_ram_w1b2_l/uif_data_ram 0.7
panel_u2/mpc0_core2/uifu/udata_arr/udata_ram_w1b3_h/uif_data_ram 0.7
panel_u2/mpc0_core2/uifu/udata_arr/udata_ram_w1b3_l/uif_data_ram 0.7
panel_u2/mpc0_core2/uifu/udata_arr/udata_ram_w2b0_h/uif_data_ram 0.7
panel_u2/mpc0_core2/uifu/udata_arr/udata_ram_w2b0_l/uif_data_ram 0.7
panel_u2/mpc0_core2/uifu/udata_arr/udata_ram_w2b1_h/uif_data_ram 0.7
panel_u2/mpc0_core2/uifu/udata_arr/udata_ram_w2b1_l/uif_data_ram 0.7
panel_u2/mpc0_core2/uifu/udata_arr/udata_ram_w2b2_h/uif_data_ram 0.7
panel_u2/mpc0_core2/uifu/udata_arr/udata_ram_w2b2_l/uif_data_ram 0.7
panel_u2/mpc0_core2/uifu/udata_arr/udata_ram_w2b3_h/uif_data_ram 0.7
panel_u2/mpc0_core2/uifu/udata_arr/udata_ram_w2b3_l/uif_data_ram 0.7
panel_u2/mpc0_core2/uifu/ughb_arr/udir_t0/uif_ghb_t0_ram 0.7
panel_u2/mpc0_core2/uifu/ughb_arr/udir_t1/uif_ghb_t1t2_ram 0.7
panel_u2/mpc0_core2/uifu/ughb_arr/udir_t2/uif_ghb_t1t2_ram 0.7
panel_u2/mpc0_core2/uifu/ughb_arr/udir_t3/uif_ghb_t3t4_ram 0.7
panel_u2/mpc0_core2/uifu/ughb_arr/udir_t4/uif_ghb_t3t4_ram 0.7
panel_u2/mpc0_core2/uifu/ughb_arr/ustr_t0/uif_ghb_t0_ram 0.7
panel_u2/mpc0_core2/uifu/ughb_arr/ustr_t1/uif_ghb_t1t2_ram 0.7
panel_u2/mpc0_core2/uifu/ughb_arr/ustr_t2/uif_ghb_t1t2_ram 0.7
panel_u2/mpc0_core2/uifu/ughb_arr/ustr_t3/uif_ghb_t3t4_ram 0.7
panel_u2/mpc0_core2/uifu/ughb_arr/ustr_t4/uif_ghb_t3t4_ram 0.7
panel_u2/mpc0_core2/uifu/uip_arr/uip_ram_w0/uif_ip_ram 0.7
panel_u2/mpc0_core2/uifu/uip_arr/uip_ram_w1/uif_ip_ram 0.7
panel_u2/mpc0_core2/uifu/utag_arr/utag_ram_b0/uif_tag_ram 0.7
panel_u2/mpc0_core2/uifu/utag_arr/utag_ram_b1/uif_tag_ram 0.7
panel_u2/mpc0_core2/ul2_cpu_slv/usram_l2_tlb_0/uTLB_ram 0.7
panel_u2/mpc0_core2/ul2_cpu_slv/usram_l2_tlb_1/uTLB_ram 0.7
panel_u2/mpc0_core2/ul2_cpu_slv/usram_l2_tlb_2/uTLB_ram 0.7
panel_u2/mpc0_core2/ul2_cpu_slv/usram_l2_tlb_3/uTLB_ram 0.7
panel_u2/mpc0_core2/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_0 0.7
panel_u2/mpc0_core2/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_1 0.7
panel_u2/mpc0_core2/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_2 0.7
panel_u2/mpc0_core2/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_3 0.7
panel_u2/mpc0_core2/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_0 0.7
panel_u2/mpc0_core2/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_1 0.7
panel_u2/mpc0_core2/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_2 0.7
panel_u2/mpc0_core2/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_3 0.7
panel_u2/mpc0_core2/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_0 0.7
panel_u2/mpc0_core2/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_1 0.7
panel_u2/mpc0_core2/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_2 0.7
panel_u2/mpc0_core2/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_3 0.7
panel_u2/mpc0_core2/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_0 0.7
panel_u2/mpc0_core2/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_1 0.7
panel_u2/mpc0_core2/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_2 0.7
panel_u2/mpc0_core2/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_3 0.7
panel_u2/mpc0_core2/ulsu/utag_arr/utag_ram_bnk0/uls_tag_ram 0.7
panel_u2/mpc0_core2/ulsu/utag_arr/utag_ram_bnk1/uls_tag_ram 0.7
panel_u2/mpc0_core2/ulsu/utag_arr/utag_ram_bnk2/uls_tag_ram 0.7
panel_u2/mpc0_core2/ulsu/utag_arr/utag_ram_bnk3/uls_tag_ram 0.7
panel_u2/mpc0_core3/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_0 0.7
panel_u2/mpc0_core3/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_1 0.7
panel_u2/mpc0_core3/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_0 0.7
panel_u2/mpc0_core3/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_1 0.7
panel_u2/mpc0_core3/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_0 0.7
panel_u2/mpc0_core3/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_1 0.7
panel_u2/mpc0_core3/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_0 0.7
panel_u2/mpc0_core3/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_1 0.7
panel_u2/mpc0_core3/uifu/udata_arr/udata_ram_w0b0_h/uif_data_ram 0.7
panel_u2/mpc0_core3/uifu/udata_arr/udata_ram_w0b0_l/uif_data_ram 0.7
panel_u2/mpc0_core3/uifu/udata_arr/udata_ram_w0b1_h/uif_data_ram 0.7
panel_u2/mpc0_core3/uifu/udata_arr/udata_ram_w0b1_l/uif_data_ram 0.7
panel_u2/mpc0_core3/uifu/udata_arr/udata_ram_w0b2_h/uif_data_ram 0.7
panel_u2/mpc0_core3/uifu/udata_arr/udata_ram_w0b2_l/uif_data_ram 0.7
panel_u2/mpc0_core3/uifu/udata_arr/udata_ram_w0b3_h/uif_data_ram 0.7
panel_u2/mpc0_core3/uifu/udata_arr/udata_ram_w0b3_l/uif_data_ram 0.7
panel_u2/mpc0_core3/uifu/udata_arr/udata_ram_w1b0_h/uif_data_ram 0.7
panel_u2/mpc0_core3/uifu/udata_arr/udata_ram_w1b0_l/uif_data_ram 0.7
panel_u2/mpc0_core3/uifu/udata_arr/udata_ram_w1b1_h/uif_data_ram 0.7
panel_u2/mpc0_core3/uifu/udata_arr/udata_ram_w1b1_l/uif_data_ram 0.7
panel_u2/mpc0_core3/uifu/udata_arr/udata_ram_w1b2_h/uif_data_ram 0.7
panel_u2/mpc0_core3/uifu/udata_arr/udata_ram_w1b2_l/uif_data_ram 0.7
panel_u2/mpc0_core3/uifu/udata_arr/udata_ram_w1b3_h/uif_data_ram 0.7
panel_u2/mpc0_core3/uifu/udata_arr/udata_ram_w1b3_l/uif_data_ram 0.7
panel_u2/mpc0_core3/uifu/udata_arr/udata_ram_w2b0_h/uif_data_ram 0.7
panel_u2/mpc0_core3/uifu/udata_arr/udata_ram_w2b0_l/uif_data_ram 0.7
panel_u2/mpc0_core3/uifu/udata_arr/udata_ram_w2b1_h/uif_data_ram 0.7
panel_u2/mpc0_core3/uifu/udata_arr/udata_ram_w2b1_l/uif_data_ram 0.7
panel_u2/mpc0_core3/uifu/udata_arr/udata_ram_w2b2_h/uif_data_ram 0.7
panel_u2/mpc0_core3/uifu/udata_arr/udata_ram_w2b2_l/uif_data_ram 0.7
panel_u2/mpc0_core3/uifu/udata_arr/udata_ram_w2b3_h/uif_data_ram 0.7
panel_u2/mpc0_core3/uifu/udata_arr/udata_ram_w2b3_l/uif_data_ram 0.7
panel_u2/mpc0_core3/uifu/ughb_arr/udir_t0/uif_ghb_t0_ram 0.7
panel_u2/mpc0_core3/uifu/ughb_arr/udir_t1/uif_ghb_t1t2_ram 0.7
panel_u2/mpc0_core3/uifu/ughb_arr/udir_t2/uif_ghb_t1t2_ram 0.7
panel_u2/mpc0_core3/uifu/ughb_arr/udir_t3/uif_ghb_t3t4_ram 0.7
panel_u2/mpc0_core3/uifu/ughb_arr/udir_t4/uif_ghb_t3t4_ram 0.7
panel_u2/mpc0_core3/uifu/ughb_arr/ustr_t0/uif_ghb_t0_ram 0.7
panel_u2/mpc0_core3/uifu/ughb_arr/ustr_t1/uif_ghb_t1t2_ram 0.7
panel_u2/mpc0_core3/uifu/ughb_arr/ustr_t2/uif_ghb_t1t2_ram 0.7
panel_u2/mpc0_core3/uifu/ughb_arr/ustr_t3/uif_ghb_t3t4_ram 0.7
panel_u2/mpc0_core3/uifu/ughb_arr/ustr_t4/uif_ghb_t3t4_ram 0.7
panel_u2/mpc0_core3/uifu/uip_arr/uip_ram_w0/uif_ip_ram 0.7
panel_u2/mpc0_core3/uifu/uip_arr/uip_ram_w1/uif_ip_ram 0.7
panel_u2/mpc0_core3/uifu/utag_arr/utag_ram_b0/uif_tag_ram 0.7
panel_u2/mpc0_core3/uifu/utag_arr/utag_ram_b1/uif_tag_ram 0.7
panel_u2/mpc0_core3/ul2_cpu_slv/usram_l2_tlb_0/uTLB_ram 0.7
panel_u2/mpc0_core3/ul2_cpu_slv/usram_l2_tlb_1/uTLB_ram 0.7
panel_u2/mpc0_core3/ul2_cpu_slv/usram_l2_tlb_2/uTLB_ram 0.7
panel_u2/mpc0_core3/ul2_cpu_slv/usram_l2_tlb_3/uTLB_ram 0.7
panel_u2/mpc0_core3/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_0 0.7
panel_u2/mpc0_core3/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_1 0.7
panel_u2/mpc0_core3/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_2 0.7
panel_u2/mpc0_core3/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_3 0.7
panel_u2/mpc0_core3/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_0 0.7
panel_u2/mpc0_core3/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_1 0.7
panel_u2/mpc0_core3/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_2 0.7
panel_u2/mpc0_core3/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_3 0.7
panel_u2/mpc0_core3/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_0 0.7
panel_u2/mpc0_core3/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_1 0.7
panel_u2/mpc0_core3/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_2 0.7
panel_u2/mpc0_core3/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_3 0.7
panel_u2/mpc0_core3/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_0 0.7
panel_u2/mpc0_core3/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_1 0.7
panel_u2/mpc0_core3/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_2 0.7
panel_u2/mpc0_core3/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_3 0.7
panel_u2/mpc0_core3/ulsu/utag_arr/utag_ram_bnk0/uls_tag_ram 0.7
panel_u2/mpc0_core3/ulsu/utag_arr/utag_ram_bnk1/uls_tag_ram 0.7
panel_u2/mpc0_core3/ulsu/utag_arr/utag_ram_bnk2/uls_tag_ram 0.7
panel_u2/mpc0_core3/ulsu/utag_arr/utag_ram_bnk3/uls_tag_ram 0.7
panel_u2/mpc0_l2cache/ul2_logic/uprefetch/ucpu0_pf_logic/ucpu_psq_ram/usram0 0.7
panel_u2/mpc0_l2cache/ul2_logic/uprefetch/ucpu1_pf_logic/ucpu_psq_ram/usram0 0.7
panel_u2/mpc0_l2cache/ul2_logic/uprefetch/ucpu2_pf_logic/ucpu_psq_ram/usram0 0.7
panel_u2/mpc0_l2cache/ul2_logic/uprefetch/ucpu3_pf_logic/ucpu_psq_ram/usram0 0.7
panel_u2/mpc0_l2cache/ul2_logic/usram_l2_tbnk0_snp_0/usram0 0.7
panel_u2/mpc0_l2cache/ul2_logic/usram_l2_tbnk0_snp_1/usram0 0.7
panel_u2/mpc0_l2cache/ul2_logic/usram_l2_tbnk0_snp_2/usram0 0.7
panel_u2/mpc0_l2cache/ul2_logic/usram_l2_tbnk0_snp_3/usram0 0.7
panel_u2/mpc0_l2cache/ul2_logic/usram_l2_tbnk1_snp_0/usram0 0.7
panel_u2/mpc0_l2cache/ul2_logic/usram_l2_tbnk1_snp_1/usram0 0.7
panel_u2/mpc0_l2cache/ul2_logic/usram_l2_tbnk1_snp_2/usram0 0.7
panel_u2/mpc0_l2cache/ul2_logic/usram_l2_tbnk1_snp_3/usram0 0.7
panel_u2/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_01/usram0 0.7
panel_u2/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_01/usram1 0.7
panel_u2/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_23/usram0 0.7
panel_u2/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_23/usram1 0.7
panel_u2/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_45/usram0 0.7
panel_u2/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_45/usram1 0.7
panel_u2/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_67/usram0 0.7
panel_u2/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_67/usram1 0.7
panel_u2/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_89/usram0 0.7
panel_u2/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_89/usram1 0.7
panel_u2/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_ab/usram0 0.7
panel_u2/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_ab/usram1 0.7
panel_u2/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_cd/usram0 0.7
panel_u2/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_cd/usram1 0.7
panel_u2/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk0/usram0 0.7
panel_u2/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk0/usram1 0.7
panel_u2/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk1/usram0 0.7
panel_u2/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk1/usram1 0.7
panel_u2/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk2/usram0 0.7
panel_u2/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk2/usram1 0.7
panel_u2/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk3/usram0 0.7
panel_u2/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk3/usram1 0.7
panel_u2/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dirty/usram0 0.7
panel_u2/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dirty/usram1 0.7
panel_u2/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dirty/usram2 0.7
panel_u2/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dirty/usram3 0.7
panel_u2/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_ef/usram0 0.7
panel_u2/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_ef/usram1 0.7
panel_u2/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_incl_pf/usram0 0.7
panel_u2/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_01/usram0 0.7
panel_u2/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_01/usram1 0.7
panel_u2/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_23/usram0 0.7
panel_u2/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_23/usram1 0.7
panel_u2/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_45/usram0 0.7
panel_u2/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_45/usram1 0.7
panel_u2/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_67/usram0 0.7
panel_u2/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_67/usram1 0.7
panel_u2/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_89/usram0 0.7
panel_u2/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_89/usram1 0.7
panel_u2/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_ab/usram0 0.7
panel_u2/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_ab/usram1 0.7
panel_u2/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_cd/usram0 0.7
panel_u2/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_cd/usram1 0.7
panel_u2/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk0/usram0 0.7
panel_u2/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk0/usram1 0.7
panel_u2/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk1/usram0 0.7
panel_u2/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk1/usram1 0.7
panel_u2/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk2/usram0 0.7
panel_u2/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk2/usram1 0.7
panel_u2/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk3/usram0 0.7
panel_u2/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk3/usram1 0.7
panel_u2/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dirty/usram0 0.7
panel_u2/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dirty/usram1 0.7
panel_u2/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dirty/usram2 0.7
panel_u2/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dirty/usram3 0.7
panel_u2/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_ef/usram0 0.7
panel_u2/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_ef/usram1 0.7
panel_u2/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_incl_pf/usram0 0.7
panel_u2/mpc1_core0/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_0 0.7
panel_u2/mpc1_core0/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_1 0.7
panel_u2/mpc1_core0/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_0 0.7
panel_u2/mpc1_core0/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_1 0.7
panel_u2/mpc1_core0/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_0 0.7
panel_u2/mpc1_core0/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_1 0.7
panel_u2/mpc1_core0/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_0 0.7
panel_u2/mpc1_core0/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_1 0.7
panel_u2/mpc1_core0/uifu/udata_arr/udata_ram_w0b0_h/uif_data_ram 0.7
panel_u2/mpc1_core0/uifu/udata_arr/udata_ram_w0b0_l/uif_data_ram 0.7
panel_u2/mpc1_core0/uifu/udata_arr/udata_ram_w0b1_h/uif_data_ram 0.7
panel_u2/mpc1_core0/uifu/udata_arr/udata_ram_w0b1_l/uif_data_ram 0.7
panel_u2/mpc1_core0/uifu/udata_arr/udata_ram_w0b2_h/uif_data_ram 0.7
panel_u2/mpc1_core0/uifu/udata_arr/udata_ram_w0b2_l/uif_data_ram 0.7
panel_u2/mpc1_core0/uifu/udata_arr/udata_ram_w0b3_h/uif_data_ram 0.7
panel_u2/mpc1_core0/uifu/udata_arr/udata_ram_w0b3_l/uif_data_ram 0.7
panel_u2/mpc1_core0/uifu/udata_arr/udata_ram_w1b0_h/uif_data_ram 0.7
panel_u2/mpc1_core0/uifu/udata_arr/udata_ram_w1b0_l/uif_data_ram 0.7
panel_u2/mpc1_core0/uifu/udata_arr/udata_ram_w1b1_h/uif_data_ram 0.7
panel_u2/mpc1_core0/uifu/udata_arr/udata_ram_w1b1_l/uif_data_ram 0.7
panel_u2/mpc1_core0/uifu/udata_arr/udata_ram_w1b2_h/uif_data_ram 0.7
panel_u2/mpc1_core0/uifu/udata_arr/udata_ram_w1b2_l/uif_data_ram 0.7
panel_u2/mpc1_core0/uifu/udata_arr/udata_ram_w1b3_h/uif_data_ram 0.7
panel_u2/mpc1_core0/uifu/udata_arr/udata_ram_w1b3_l/uif_data_ram 0.7
panel_u2/mpc1_core0/uifu/udata_arr/udata_ram_w2b0_h/uif_data_ram 0.7
panel_u2/mpc1_core0/uifu/udata_arr/udata_ram_w2b0_l/uif_data_ram 0.7
panel_u2/mpc1_core0/uifu/udata_arr/udata_ram_w2b1_h/uif_data_ram 0.7
panel_u2/mpc1_core0/uifu/udata_arr/udata_ram_w2b1_l/uif_data_ram 0.7
panel_u2/mpc1_core0/uifu/udata_arr/udata_ram_w2b2_h/uif_data_ram 0.7
panel_u2/mpc1_core0/uifu/udata_arr/udata_ram_w2b2_l/uif_data_ram 0.7
panel_u2/mpc1_core0/uifu/udata_arr/udata_ram_w2b3_h/uif_data_ram 0.7
panel_u2/mpc1_core0/uifu/udata_arr/udata_ram_w2b3_l/uif_data_ram 0.7
panel_u2/mpc1_core0/uifu/ughb_arr/udir_t0/uif_ghb_t0_ram 0.7
panel_u2/mpc1_core0/uifu/ughb_arr/udir_t1/uif_ghb_t1t2_ram 0.7
panel_u2/mpc1_core0/uifu/ughb_arr/udir_t2/uif_ghb_t1t2_ram 0.7
panel_u2/mpc1_core0/uifu/ughb_arr/udir_t3/uif_ghb_t3t4_ram 0.7
panel_u2/mpc1_core0/uifu/ughb_arr/udir_t4/uif_ghb_t3t4_ram 0.7
panel_u2/mpc1_core0/uifu/ughb_arr/ustr_t0/uif_ghb_t0_ram 0.7
panel_u2/mpc1_core0/uifu/ughb_arr/ustr_t1/uif_ghb_t1t2_ram 0.7
panel_u2/mpc1_core0/uifu/ughb_arr/ustr_t2/uif_ghb_t1t2_ram 0.7
panel_u2/mpc1_core0/uifu/ughb_arr/ustr_t3/uif_ghb_t3t4_ram 0.7
panel_u2/mpc1_core0/uifu/ughb_arr/ustr_t4/uif_ghb_t3t4_ram 0.7
panel_u2/mpc1_core0/uifu/uip_arr/uip_ram_w0/uif_ip_ram 0.7
panel_u2/mpc1_core0/uifu/uip_arr/uip_ram_w1/uif_ip_ram 0.7
panel_u2/mpc1_core0/uifu/utag_arr/utag_ram_b0/uif_tag_ram 0.7
panel_u2/mpc1_core0/uifu/utag_arr/utag_ram_b1/uif_tag_ram 0.7
panel_u2/mpc1_core0/ul2_cpu_slv/usram_l2_tlb_0/uTLB_ram 0.7
panel_u2/mpc1_core0/ul2_cpu_slv/usram_l2_tlb_1/uTLB_ram 0.7
panel_u2/mpc1_core0/ul2_cpu_slv/usram_l2_tlb_2/uTLB_ram 0.7
panel_u2/mpc1_core0/ul2_cpu_slv/usram_l2_tlb_3/uTLB_ram 0.7
panel_u2/mpc1_core0/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_0 0.7
panel_u2/mpc1_core0/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_1 0.7
panel_u2/mpc1_core0/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_2 0.7
panel_u2/mpc1_core0/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_3 0.7
panel_u2/mpc1_core0/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_0 0.7
panel_u2/mpc1_core0/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_1 0.7
panel_u2/mpc1_core0/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_2 0.7
panel_u2/mpc1_core0/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_3 0.7
panel_u2/mpc1_core0/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_0 0.7
panel_u2/mpc1_core0/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_1 0.7
panel_u2/mpc1_core0/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_2 0.7
panel_u2/mpc1_core0/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_3 0.7
panel_u2/mpc1_core0/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_0 0.7
panel_u2/mpc1_core0/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_1 0.7
panel_u2/mpc1_core0/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_2 0.7
panel_u2/mpc1_core0/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_3 0.7
panel_u2/mpc1_core0/ulsu/utag_arr/utag_ram_bnk0/uls_tag_ram 0.7
panel_u2/mpc1_core0/ulsu/utag_arr/utag_ram_bnk1/uls_tag_ram 0.7
panel_u2/mpc1_core0/ulsu/utag_arr/utag_ram_bnk2/uls_tag_ram 0.7
panel_u2/mpc1_core0/ulsu/utag_arr/utag_ram_bnk3/uls_tag_ram 0.7
panel_u2/mpc1_core1/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_0 0.7
panel_u2/mpc1_core1/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_1 0.7
panel_u2/mpc1_core1/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_0 0.7
panel_u2/mpc1_core1/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_1 0.7
panel_u2/mpc1_core1/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_0 0.7
panel_u2/mpc1_core1/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_1 0.7
panel_u2/mpc1_core1/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_0 0.7
panel_u2/mpc1_core1/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_1 0.7
panel_u2/mpc1_core1/uifu/udata_arr/udata_ram_w0b0_h/uif_data_ram 0.7
panel_u2/mpc1_core1/uifu/udata_arr/udata_ram_w0b0_l/uif_data_ram 0.7
panel_u2/mpc1_core1/uifu/udata_arr/udata_ram_w0b1_h/uif_data_ram 0.7
panel_u2/mpc1_core1/uifu/udata_arr/udata_ram_w0b1_l/uif_data_ram 0.7
panel_u2/mpc1_core1/uifu/udata_arr/udata_ram_w0b2_h/uif_data_ram 0.7
panel_u2/mpc1_core1/uifu/udata_arr/udata_ram_w0b2_l/uif_data_ram 0.7
panel_u2/mpc1_core1/uifu/udata_arr/udata_ram_w0b3_h/uif_data_ram 0.7
panel_u2/mpc1_core1/uifu/udata_arr/udata_ram_w0b3_l/uif_data_ram 0.7
panel_u2/mpc1_core1/uifu/udata_arr/udata_ram_w1b0_h/uif_data_ram 0.7
panel_u2/mpc1_core1/uifu/udata_arr/udata_ram_w1b0_l/uif_data_ram 0.7
panel_u2/mpc1_core1/uifu/udata_arr/udata_ram_w1b1_h/uif_data_ram 0.7
panel_u2/mpc1_core1/uifu/udata_arr/udata_ram_w1b1_l/uif_data_ram 0.7
panel_u2/mpc1_core1/uifu/udata_arr/udata_ram_w1b2_h/uif_data_ram 0.7
panel_u2/mpc1_core1/uifu/udata_arr/udata_ram_w1b2_l/uif_data_ram 0.7
panel_u2/mpc1_core1/uifu/udata_arr/udata_ram_w1b3_h/uif_data_ram 0.7
panel_u2/mpc1_core1/uifu/udata_arr/udata_ram_w1b3_l/uif_data_ram 0.7
panel_u2/mpc1_core1/uifu/udata_arr/udata_ram_w2b0_h/uif_data_ram 0.7
panel_u2/mpc1_core1/uifu/udata_arr/udata_ram_w2b0_l/uif_data_ram 0.7
panel_u2/mpc1_core1/uifu/udata_arr/udata_ram_w2b1_h/uif_data_ram 0.7
panel_u2/mpc1_core1/uifu/udata_arr/udata_ram_w2b1_l/uif_data_ram 0.7
panel_u2/mpc1_core1/uifu/udata_arr/udata_ram_w2b2_h/uif_data_ram 0.7
panel_u2/mpc1_core1/uifu/udata_arr/udata_ram_w2b2_l/uif_data_ram 0.7
panel_u2/mpc1_core1/uifu/udata_arr/udata_ram_w2b3_h/uif_data_ram 0.7
panel_u2/mpc1_core1/uifu/udata_arr/udata_ram_w2b3_l/uif_data_ram 0.7
panel_u2/mpc1_core1/uifu/ughb_arr/udir_t0/uif_ghb_t0_ram 0.7
panel_u2/mpc1_core1/uifu/ughb_arr/udir_t1/uif_ghb_t1t2_ram 0.7
panel_u2/mpc1_core1/uifu/ughb_arr/udir_t2/uif_ghb_t1t2_ram 0.7
panel_u2/mpc1_core1/uifu/ughb_arr/udir_t3/uif_ghb_t3t4_ram 0.7
panel_u2/mpc1_core1/uifu/ughb_arr/udir_t4/uif_ghb_t3t4_ram 0.7
panel_u2/mpc1_core1/uifu/ughb_arr/ustr_t0/uif_ghb_t0_ram 0.7
panel_u2/mpc1_core1/uifu/ughb_arr/ustr_t1/uif_ghb_t1t2_ram 0.7
panel_u2/mpc1_core1/uifu/ughb_arr/ustr_t2/uif_ghb_t1t2_ram 0.7
panel_u2/mpc1_core1/uifu/ughb_arr/ustr_t3/uif_ghb_t3t4_ram 0.7
panel_u2/mpc1_core1/uifu/ughb_arr/ustr_t4/uif_ghb_t3t4_ram 0.7
panel_u2/mpc1_core1/uifu/uip_arr/uip_ram_w0/uif_ip_ram 0.7
panel_u2/mpc1_core1/uifu/uip_arr/uip_ram_w1/uif_ip_ram 0.7
panel_u2/mpc1_core1/uifu/utag_arr/utag_ram_b0/uif_tag_ram 0.7
panel_u2/mpc1_core1/uifu/utag_arr/utag_ram_b1/uif_tag_ram 0.7
panel_u2/mpc1_core1/ul2_cpu_slv/usram_l2_tlb_0/uTLB_ram 0.7
panel_u2/mpc1_core1/ul2_cpu_slv/usram_l2_tlb_1/uTLB_ram 0.7
panel_u2/mpc1_core1/ul2_cpu_slv/usram_l2_tlb_2/uTLB_ram 0.7
panel_u2/mpc1_core1/ul2_cpu_slv/usram_l2_tlb_3/uTLB_ram 0.7
panel_u2/mpc1_core1/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_0 0.7
panel_u2/mpc1_core1/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_1 0.7
panel_u2/mpc1_core1/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_2 0.7
panel_u2/mpc1_core1/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_3 0.7
panel_u2/mpc1_core1/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_0 0.7
panel_u2/mpc1_core1/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_1 0.7
panel_u2/mpc1_core1/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_2 0.7
panel_u2/mpc1_core1/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_3 0.7
panel_u2/mpc1_core1/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_0 0.7
panel_u2/mpc1_core1/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_1 0.7
panel_u2/mpc1_core1/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_2 0.7
panel_u2/mpc1_core1/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_3 0.7
panel_u2/mpc1_core1/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_0 0.7
panel_u2/mpc1_core1/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_1 0.7
panel_u2/mpc1_core1/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_2 0.7
panel_u2/mpc1_core1/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_3 0.7
panel_u2/mpc1_core1/ulsu/utag_arr/utag_ram_bnk0/uls_tag_ram 0.7
panel_u2/mpc1_core1/ulsu/utag_arr/utag_ram_bnk1/uls_tag_ram 0.7
panel_u2/mpc1_core1/ulsu/utag_arr/utag_ram_bnk2/uls_tag_ram 0.7
panel_u2/mpc1_core1/ulsu/utag_arr/utag_ram_bnk3/uls_tag_ram 0.7
panel_u2/mpc1_core2/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_0 0.7
panel_u2/mpc1_core2/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_1 0.7
panel_u2/mpc1_core2/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_0 0.7
panel_u2/mpc1_core2/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_1 0.7
panel_u2/mpc1_core2/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_0 0.7
panel_u2/mpc1_core2/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_1 0.7
panel_u2/mpc1_core2/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_0 0.7
panel_u2/mpc1_core2/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_1 0.7
panel_u2/mpc1_core2/uifu/udata_arr/udata_ram_w0b0_h/uif_data_ram 0.7
panel_u2/mpc1_core2/uifu/udata_arr/udata_ram_w0b0_l/uif_data_ram 0.7
panel_u2/mpc1_core2/uifu/udata_arr/udata_ram_w0b1_h/uif_data_ram 0.7
panel_u2/mpc1_core2/uifu/udata_arr/udata_ram_w0b1_l/uif_data_ram 0.7
panel_u2/mpc1_core2/uifu/udata_arr/udata_ram_w0b2_h/uif_data_ram 0.7
panel_u2/mpc1_core2/uifu/udata_arr/udata_ram_w0b2_l/uif_data_ram 0.7
panel_u2/mpc1_core2/uifu/udata_arr/udata_ram_w0b3_h/uif_data_ram 0.7
panel_u2/mpc1_core2/uifu/udata_arr/udata_ram_w0b3_l/uif_data_ram 0.7
panel_u2/mpc1_core2/uifu/udata_arr/udata_ram_w1b0_h/uif_data_ram 0.7
panel_u2/mpc1_core2/uifu/udata_arr/udata_ram_w1b0_l/uif_data_ram 0.7
panel_u2/mpc1_core2/uifu/udata_arr/udata_ram_w1b1_h/uif_data_ram 0.7
panel_u2/mpc1_core2/uifu/udata_arr/udata_ram_w1b1_l/uif_data_ram 0.7
panel_u2/mpc1_core2/uifu/udata_arr/udata_ram_w1b2_h/uif_data_ram 0.7
panel_u2/mpc1_core2/uifu/udata_arr/udata_ram_w1b2_l/uif_data_ram 0.7
panel_u2/mpc1_core2/uifu/udata_arr/udata_ram_w1b3_h/uif_data_ram 0.7
panel_u2/mpc1_core2/uifu/udata_arr/udata_ram_w1b3_l/uif_data_ram 0.7
panel_u2/mpc1_core2/uifu/udata_arr/udata_ram_w2b0_h/uif_data_ram 0.7
panel_u2/mpc1_core2/uifu/udata_arr/udata_ram_w2b0_l/uif_data_ram 0.7
panel_u2/mpc1_core2/uifu/udata_arr/udata_ram_w2b1_h/uif_data_ram 0.7
panel_u2/mpc1_core2/uifu/udata_arr/udata_ram_w2b1_l/uif_data_ram 0.7
panel_u2/mpc1_core2/uifu/udata_arr/udata_ram_w2b2_h/uif_data_ram 0.7
panel_u2/mpc1_core2/uifu/udata_arr/udata_ram_w2b2_l/uif_data_ram 0.7
panel_u2/mpc1_core2/uifu/udata_arr/udata_ram_w2b3_h/uif_data_ram 0.7
panel_u2/mpc1_core2/uifu/udata_arr/udata_ram_w2b3_l/uif_data_ram 0.7
panel_u2/mpc1_core2/uifu/ughb_arr/udir_t0/uif_ghb_t0_ram 0.7
panel_u2/mpc1_core2/uifu/ughb_arr/udir_t1/uif_ghb_t1t2_ram 0.7
panel_u2/mpc1_core2/uifu/ughb_arr/udir_t2/uif_ghb_t1t2_ram 0.7
panel_u2/mpc1_core2/uifu/ughb_arr/udir_t3/uif_ghb_t3t4_ram 0.7
panel_u2/mpc1_core2/uifu/ughb_arr/udir_t4/uif_ghb_t3t4_ram 0.7
panel_u2/mpc1_core2/uifu/ughb_arr/ustr_t0/uif_ghb_t0_ram 0.7
panel_u2/mpc1_core2/uifu/ughb_arr/ustr_t1/uif_ghb_t1t2_ram 0.7
panel_u2/mpc1_core2/uifu/ughb_arr/ustr_t2/uif_ghb_t1t2_ram 0.7
panel_u2/mpc1_core2/uifu/ughb_arr/ustr_t3/uif_ghb_t3t4_ram 0.7
panel_u2/mpc1_core2/uifu/ughb_arr/ustr_t4/uif_ghb_t3t4_ram 0.7
panel_u2/mpc1_core2/uifu/uip_arr/uip_ram_w0/uif_ip_ram 0.7
panel_u2/mpc1_core2/uifu/uip_arr/uip_ram_w1/uif_ip_ram 0.7
panel_u2/mpc1_core2/uifu/utag_arr/utag_ram_b0/uif_tag_ram 0.7
panel_u2/mpc1_core2/uifu/utag_arr/utag_ram_b1/uif_tag_ram 0.7
panel_u2/mpc1_core2/ul2_cpu_slv/usram_l2_tlb_0/uTLB_ram 0.7
panel_u2/mpc1_core2/ul2_cpu_slv/usram_l2_tlb_1/uTLB_ram 0.7
panel_u2/mpc1_core2/ul2_cpu_slv/usram_l2_tlb_2/uTLB_ram 0.7
panel_u2/mpc1_core2/ul2_cpu_slv/usram_l2_tlb_3/uTLB_ram 0.7
panel_u2/mpc1_core2/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_0 0.7
panel_u2/mpc1_core2/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_1 0.7
panel_u2/mpc1_core2/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_2 0.7
panel_u2/mpc1_core2/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_3 0.7
panel_u2/mpc1_core2/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_0 0.7
panel_u2/mpc1_core2/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_1 0.7
panel_u2/mpc1_core2/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_2 0.7
panel_u2/mpc1_core2/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_3 0.7
panel_u2/mpc1_core2/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_0 0.7
panel_u2/mpc1_core2/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_1 0.7
panel_u2/mpc1_core2/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_2 0.7
panel_u2/mpc1_core2/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_3 0.7
panel_u2/mpc1_core2/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_0 0.7
panel_u2/mpc1_core2/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_1 0.7
panel_u2/mpc1_core2/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_2 0.7
panel_u2/mpc1_core2/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_3 0.7
panel_u2/mpc1_core2/ulsu/utag_arr/utag_ram_bnk0/uls_tag_ram 0.7
panel_u2/mpc1_core2/ulsu/utag_arr/utag_ram_bnk1/uls_tag_ram 0.7
panel_u2/mpc1_core2/ulsu/utag_arr/utag_ram_bnk2/uls_tag_ram 0.7
panel_u2/mpc1_core2/ulsu/utag_arr/utag_ram_bnk3/uls_tag_ram 0.7
panel_u2/mpc1_core3/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_0 0.7
panel_u2/mpc1_core3/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_1 0.7
panel_u2/mpc1_core3/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_0 0.7
panel_u2/mpc1_core3/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_1 0.7
panel_u2/mpc1_core3/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_0 0.7
panel_u2/mpc1_core3/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_1 0.7
panel_u2/mpc1_core3/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_0 0.7
panel_u2/mpc1_core3/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_1 0.7
panel_u2/mpc1_core3/uifu/udata_arr/udata_ram_w0b0_h/uif_data_ram 0.7
panel_u2/mpc1_core3/uifu/udata_arr/udata_ram_w0b0_l/uif_data_ram 0.7
panel_u2/mpc1_core3/uifu/udata_arr/udata_ram_w0b1_h/uif_data_ram 0.7
panel_u2/mpc1_core3/uifu/udata_arr/udata_ram_w0b1_l/uif_data_ram 0.7
panel_u2/mpc1_core3/uifu/udata_arr/udata_ram_w0b2_h/uif_data_ram 0.7
panel_u2/mpc1_core3/uifu/udata_arr/udata_ram_w0b2_l/uif_data_ram 0.7
panel_u2/mpc1_core3/uifu/udata_arr/udata_ram_w0b3_h/uif_data_ram 0.7
panel_u2/mpc1_core3/uifu/udata_arr/udata_ram_w0b3_l/uif_data_ram 0.7
panel_u2/mpc1_core3/uifu/udata_arr/udata_ram_w1b0_h/uif_data_ram 0.7
panel_u2/mpc1_core3/uifu/udata_arr/udata_ram_w1b0_l/uif_data_ram 0.7
panel_u2/mpc1_core3/uifu/udata_arr/udata_ram_w1b1_h/uif_data_ram 0.7
panel_u2/mpc1_core3/uifu/udata_arr/udata_ram_w1b1_l/uif_data_ram 0.7
panel_u2/mpc1_core3/uifu/udata_arr/udata_ram_w1b2_h/uif_data_ram 0.7
panel_u2/mpc1_core3/uifu/udata_arr/udata_ram_w1b2_l/uif_data_ram 0.7
panel_u2/mpc1_core3/uifu/udata_arr/udata_ram_w1b3_h/uif_data_ram 0.7
panel_u2/mpc1_core3/uifu/udata_arr/udata_ram_w1b3_l/uif_data_ram 0.7
panel_u2/mpc1_core3/uifu/udata_arr/udata_ram_w2b0_h/uif_data_ram 0.7
panel_u2/mpc1_core3/uifu/udata_arr/udata_ram_w2b0_l/uif_data_ram 0.7
panel_u2/mpc1_core3/uifu/udata_arr/udata_ram_w2b1_h/uif_data_ram 0.7
panel_u2/mpc1_core3/uifu/udata_arr/udata_ram_w2b1_l/uif_data_ram 0.7
panel_u2/mpc1_core3/uifu/udata_arr/udata_ram_w2b2_h/uif_data_ram 0.7
panel_u2/mpc1_core3/uifu/udata_arr/udata_ram_w2b2_l/uif_data_ram 0.7
panel_u2/mpc1_core3/uifu/udata_arr/udata_ram_w2b3_h/uif_data_ram 0.7
panel_u2/mpc1_core3/uifu/udata_arr/udata_ram_w2b3_l/uif_data_ram 0.7
panel_u2/mpc1_core3/uifu/ughb_arr/udir_t0/uif_ghb_t0_ram 0.7
panel_u2/mpc1_core3/uifu/ughb_arr/udir_t1/uif_ghb_t1t2_ram 0.7
panel_u2/mpc1_core3/uifu/ughb_arr/udir_t2/uif_ghb_t1t2_ram 0.7
panel_u2/mpc1_core3/uifu/ughb_arr/udir_t3/uif_ghb_t3t4_ram 0.7
panel_u2/mpc1_core3/uifu/ughb_arr/udir_t4/uif_ghb_t3t4_ram 0.7
panel_u2/mpc1_core3/uifu/ughb_arr/ustr_t0/uif_ghb_t0_ram 0.7
panel_u2/mpc1_core3/uifu/ughb_arr/ustr_t1/uif_ghb_t1t2_ram 0.7
panel_u2/mpc1_core3/uifu/ughb_arr/ustr_t2/uif_ghb_t1t2_ram 0.7
panel_u2/mpc1_core3/uifu/ughb_arr/ustr_t3/uif_ghb_t3t4_ram 0.7
panel_u2/mpc1_core3/uifu/ughb_arr/ustr_t4/uif_ghb_t3t4_ram 0.7
panel_u2/mpc1_core3/uifu/uip_arr/uip_ram_w0/uif_ip_ram 0.7
panel_u2/mpc1_core3/uifu/uip_arr/uip_ram_w1/uif_ip_ram 0.7
panel_u2/mpc1_core3/uifu/utag_arr/utag_ram_b0/uif_tag_ram 0.7
panel_u2/mpc1_core3/uifu/utag_arr/utag_ram_b1/uif_tag_ram 0.7
panel_u2/mpc1_core3/ul2_cpu_slv/usram_l2_tlb_0/uTLB_ram 0.7
panel_u2/mpc1_core3/ul2_cpu_slv/usram_l2_tlb_1/uTLB_ram 0.7
panel_u2/mpc1_core3/ul2_cpu_slv/usram_l2_tlb_2/uTLB_ram 0.7
panel_u2/mpc1_core3/ul2_cpu_slv/usram_l2_tlb_3/uTLB_ram 0.7
panel_u2/mpc1_core3/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_0 0.7
panel_u2/mpc1_core3/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_1 0.7
panel_u2/mpc1_core3/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_2 0.7
panel_u2/mpc1_core3/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_3 0.7
panel_u2/mpc1_core3/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_0 0.7
panel_u2/mpc1_core3/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_1 0.7
panel_u2/mpc1_core3/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_2 0.7
panel_u2/mpc1_core3/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_3 0.7
panel_u2/mpc1_core3/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_0 0.7
panel_u2/mpc1_core3/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_1 0.7
panel_u2/mpc1_core3/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_2 0.7
panel_u2/mpc1_core3/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_3 0.7
panel_u2/mpc1_core3/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_0 0.7
panel_u2/mpc1_core3/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_1 0.7
panel_u2/mpc1_core3/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_2 0.7
panel_u2/mpc1_core3/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_3 0.7
panel_u2/mpc1_core3/ulsu/utag_arr/utag_ram_bnk0/uls_tag_ram 0.7
panel_u2/mpc1_core3/ulsu/utag_arr/utag_ram_bnk1/uls_tag_ram 0.7
panel_u2/mpc1_core3/ulsu/utag_arr/utag_ram_bnk2/uls_tag_ram 0.7
panel_u2/mpc1_core3/ulsu/utag_arr/utag_ram_bnk3/uls_tag_ram 0.7
panel_u2/mpc1_l2cache/ul2_logic/uprefetch/ucpu0_pf_logic/ucpu_psq_ram/usram0 0.7
panel_u2/mpc1_l2cache/ul2_logic/uprefetch/ucpu1_pf_logic/ucpu_psq_ram/usram0 0.7
panel_u2/mpc1_l2cache/ul2_logic/uprefetch/ucpu2_pf_logic/ucpu_psq_ram/usram0 0.7
panel_u2/mpc1_l2cache/ul2_logic/uprefetch/ucpu3_pf_logic/ucpu_psq_ram/usram0 0.7
panel_u2/mpc1_l2cache/ul2_logic/usram_l2_tbnk0_snp_0/usram0 0.7
panel_u2/mpc1_l2cache/ul2_logic/usram_l2_tbnk0_snp_1/usram0 0.7
panel_u2/mpc1_l2cache/ul2_logic/usram_l2_tbnk0_snp_2/usram0 0.7
panel_u2/mpc1_l2cache/ul2_logic/usram_l2_tbnk0_snp_3/usram0 0.7
panel_u2/mpc1_l2cache/ul2_logic/usram_l2_tbnk1_snp_0/usram0 0.7
panel_u2/mpc1_l2cache/ul2_logic/usram_l2_tbnk1_snp_1/usram0 0.7
panel_u2/mpc1_l2cache/ul2_logic/usram_l2_tbnk1_snp_2/usram0 0.7
panel_u2/mpc1_l2cache/ul2_logic/usram_l2_tbnk1_snp_3/usram0 0.7
panel_u2/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_01/usram0 0.7
panel_u2/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_01/usram1 0.7
panel_u2/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_23/usram0 0.7
panel_u2/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_23/usram1 0.7
panel_u2/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_45/usram0 0.7
panel_u2/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_45/usram1 0.7
panel_u2/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_67/usram0 0.7
panel_u2/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_67/usram1 0.7
panel_u2/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_89/usram0 0.7
panel_u2/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_89/usram1 0.7
panel_u2/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_ab/usram0 0.7
panel_u2/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_ab/usram1 0.7
panel_u2/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_cd/usram0 0.7
panel_u2/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_cd/usram1 0.7
panel_u2/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk0/usram0 0.7
panel_u2/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk0/usram1 0.7
panel_u2/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk1/usram0 0.7
panel_u2/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk1/usram1 0.7
panel_u2/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk2/usram0 0.7
panel_u2/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk2/usram1 0.7
panel_u2/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk3/usram0 0.7
panel_u2/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk3/usram1 0.7
panel_u2/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dirty/usram0 0.7
panel_u2/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dirty/usram1 0.7
panel_u2/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dirty/usram2 0.7
panel_u2/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dirty/usram3 0.7
panel_u2/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_ef/usram0 0.7
panel_u2/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_ef/usram1 0.7
panel_u2/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_incl_pf/usram0 0.7
panel_u2/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_01/usram0 0.7
panel_u2/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_01/usram1 0.7
panel_u2/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_23/usram0 0.7
panel_u2/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_23/usram1 0.7
panel_u2/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_45/usram0 0.7
panel_u2/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_45/usram1 0.7
panel_u2/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_67/usram0 0.7
panel_u2/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_67/usram1 0.7
panel_u2/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_89/usram0 0.7
panel_u2/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_89/usram1 0.7
panel_u2/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_ab/usram0 0.7
panel_u2/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_ab/usram1 0.7
panel_u2/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_cd/usram0 0.7
panel_u2/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_cd/usram1 0.7
panel_u2/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk0/usram0 0.7
panel_u2/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk0/usram1 0.7
panel_u2/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk1/usram0 0.7
panel_u2/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk1/usram1 0.7
panel_u2/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk2/usram0 0.7
panel_u2/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk2/usram1 0.7
panel_u2/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk3/usram0 0.7
panel_u2/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk3/usram1 0.7
panel_u2/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dirty/usram0 0.7
panel_u2/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dirty/usram1 0.7
panel_u2/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dirty/usram2 0.7
panel_u2/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dirty/usram3 0.7
panel_u2/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_ef/usram0 0.7
panel_u2/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_ef/usram1 0.7
panel_u2/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_incl_pf/usram0 0.7
panel_u3/dxe_u/dnbc_u0/etf_sram/array 0.7
panel_u3/dxe_u/dnbc_u1/etf_sram/array 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_0__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_0__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_0__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_0__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_10__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_10__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_10__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_10__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_11__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_11__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_11__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_11__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_12__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_12__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_12__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_12__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_13__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_13__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_13__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_13__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_14__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_14__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_14__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_14__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_15__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_15__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_15__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_15__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_16__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_16__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_16__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_16__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_17__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_17__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_17__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_17__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_18__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_18__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_18__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_18__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_19__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_19__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_19__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_19__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_1__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_1__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_1__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_1__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_20__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_20__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_20__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_20__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_21__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_21__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_21__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_21__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_22__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_22__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_22__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_22__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_23__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_23__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_23__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_23__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_2__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_2__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_2__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_2__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_3__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_3__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_3__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_3__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_4__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_4__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_4__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_4__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_5__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_5__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_5__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_5__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_6__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_6__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_6__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_6__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_7__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_7__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_7__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_7__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_8__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_8__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_8__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_8__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_9__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_9__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_9__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_9__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_0__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_0__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_0__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_0__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_10__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_10__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_10__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_10__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_11__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_11__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_11__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_11__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_12__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_12__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_12__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_12__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_13__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_13__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_13__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_13__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_14__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_14__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_14__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_14__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_15__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_15__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_15__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_15__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_16__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_16__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_16__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_16__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_17__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_17__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_17__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_17__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_18__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_18__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_18__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_18__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_19__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_19__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_19__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_19__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_1__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_1__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_1__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_1__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_20__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_20__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_20__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_20__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_21__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_21__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_21__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_21__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_22__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_22__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_22__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_22__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_23__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_23__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_23__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_23__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_2__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_2__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_2__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_2__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_3__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_3__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_3__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_3__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_4__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_4__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_4__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_4__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_5__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_5__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_5__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_5__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_6__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_6__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_6__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_6__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_7__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_7__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_7__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_7__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_8__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_8__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_8__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_8__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_9__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_9__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_9__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_9__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_uop/uop_ram/gen_uop_ram_ram0 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_uop/uop_ram/gen_uop_ram_ram1 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_in/cfl_buf/cbuf/ram0 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_in/cfl_buf/cbuf/ram1 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_out/rsp_snp/rsp/rsp_l2c/rsp_dbuf/ram00 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_out/rsp_snp/rsp/rsp_l2c/rsp_dbuf/ram01 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_out/rsp_snp/rsp/rsp_l2c/rsp_dbuf/ram10 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_out/rsp_snp/rsp/rsp_l2c/rsp_dbuf/ram11 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_out/rsp_snp/rsp/rsp_mcu/rsp_dbuf/ram00 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_out/rsp_snp/rsp/rsp_mcu/rsp_dbuf/ram01 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_out/rsp_snp/rsp/rsp_mcu/rsp_dbuf/ram10 0.7
panel_u3/dxe_u/dxe_dcm0/dcu/dcu_out/rsp_snp/rsp/rsp_mcu/rsp_dbuf/ram11 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_0__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_0__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_0__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_0__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_10__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_10__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_10__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_10__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_11__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_11__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_11__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_11__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_12__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_12__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_12__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_12__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_13__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_13__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_13__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_13__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_14__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_14__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_14__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_14__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_15__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_15__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_15__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_15__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_16__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_16__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_16__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_16__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_17__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_17__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_17__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_17__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_18__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_18__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_18__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_18__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_19__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_19__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_19__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_19__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_1__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_1__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_1__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_1__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_20__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_20__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_20__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_20__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_21__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_21__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_21__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_21__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_22__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_22__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_22__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_22__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_23__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_23__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_23__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_23__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_2__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_2__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_2__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_2__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_3__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_3__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_3__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_3__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_4__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_4__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_4__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_4__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_5__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_5__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_5__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_5__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_6__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_6__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_6__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_6__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_7__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_7__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_7__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_7__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_8__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_8__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_8__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_8__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_9__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_9__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_9__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_9__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_0__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_0__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_0__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_0__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_10__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_10__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_10__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_10__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_11__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_11__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_11__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_11__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_12__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_12__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_12__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_12__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_13__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_13__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_13__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_13__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_14__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_14__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_14__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_14__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_15__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_15__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_15__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_15__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_16__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_16__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_16__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_16__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_17__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_17__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_17__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_17__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_18__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_18__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_18__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_18__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_19__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_19__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_19__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_19__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_1__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_1__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_1__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_1__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_20__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_20__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_20__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_20__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_21__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_21__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_21__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_21__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_22__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_22__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_22__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_22__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_23__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_23__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_23__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_23__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_2__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_2__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_2__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_2__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_3__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_3__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_3__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_3__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_4__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_4__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_4__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_4__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_5__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_5__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_5__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_5__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_6__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_6__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_6__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_6__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_7__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_7__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_7__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_7__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_8__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_8__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_8__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_8__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_9__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_9__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_9__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_9__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_uop/uop_ram/gen_uop_ram_ram0 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_uop/uop_ram/gen_uop_ram_ram1 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_in/cfl_buf/cbuf/ram0 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_in/cfl_buf/cbuf/ram1 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_out/rsp_snp/rsp/rsp_l2c/rsp_dbuf/ram00 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_out/rsp_snp/rsp/rsp_l2c/rsp_dbuf/ram01 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_out/rsp_snp/rsp/rsp_l2c/rsp_dbuf/ram10 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_out/rsp_snp/rsp/rsp_l2c/rsp_dbuf/ram11 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_out/rsp_snp/rsp/rsp_mcu/rsp_dbuf/ram00 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_out/rsp_snp/rsp/rsp_mcu/rsp_dbuf/ram01 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_out/rsp_snp/rsp/rsp_mcu/rsp_dbuf/ram10 0.7
panel_u3/dxe_u/dxe_dcm1/dcu/dcu_out/rsp_snp/rsp/rsp_mcu/rsp_dbuf/ram11 0.7
panel_u3/mpc0_core0/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_0 0.7
panel_u3/mpc0_core0/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_1 0.7
panel_u3/mpc0_core0/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_0 0.7
panel_u3/mpc0_core0/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_1 0.7
panel_u3/mpc0_core0/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_0 0.7
panel_u3/mpc0_core0/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_1 0.7
panel_u3/mpc0_core0/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_0 0.7
panel_u3/mpc0_core0/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_1 0.7
panel_u3/mpc0_core0/uifu/udata_arr/udata_ram_w0b0_h/uif_data_ram 0.7
panel_u3/mpc0_core0/uifu/udata_arr/udata_ram_w0b0_l/uif_data_ram 0.7
panel_u3/mpc0_core0/uifu/udata_arr/udata_ram_w0b1_h/uif_data_ram 0.7
panel_u3/mpc0_core0/uifu/udata_arr/udata_ram_w0b1_l/uif_data_ram 0.7
panel_u3/mpc0_core0/uifu/udata_arr/udata_ram_w0b2_h/uif_data_ram 0.7
panel_u3/mpc0_core0/uifu/udata_arr/udata_ram_w0b2_l/uif_data_ram 0.7
panel_u3/mpc0_core0/uifu/udata_arr/udata_ram_w0b3_h/uif_data_ram 0.7
panel_u3/mpc0_core0/uifu/udata_arr/udata_ram_w0b3_l/uif_data_ram 0.7
panel_u3/mpc0_core0/uifu/udata_arr/udata_ram_w1b0_h/uif_data_ram 0.7
panel_u3/mpc0_core0/uifu/udata_arr/udata_ram_w1b0_l/uif_data_ram 0.7
panel_u3/mpc0_core0/uifu/udata_arr/udata_ram_w1b1_h/uif_data_ram 0.7
panel_u3/mpc0_core0/uifu/udata_arr/udata_ram_w1b1_l/uif_data_ram 0.7
panel_u3/mpc0_core0/uifu/udata_arr/udata_ram_w1b2_h/uif_data_ram 0.7
panel_u3/mpc0_core0/uifu/udata_arr/udata_ram_w1b2_l/uif_data_ram 0.7
panel_u3/mpc0_core0/uifu/udata_arr/udata_ram_w1b3_h/uif_data_ram 0.7
panel_u3/mpc0_core0/uifu/udata_arr/udata_ram_w1b3_l/uif_data_ram 0.7
panel_u3/mpc0_core0/uifu/udata_arr/udata_ram_w2b0_h/uif_data_ram 0.7
panel_u3/mpc0_core0/uifu/udata_arr/udata_ram_w2b0_l/uif_data_ram 0.7
panel_u3/mpc0_core0/uifu/udata_arr/udata_ram_w2b1_h/uif_data_ram 0.7
panel_u3/mpc0_core0/uifu/udata_arr/udata_ram_w2b1_l/uif_data_ram 0.7
panel_u3/mpc0_core0/uifu/udata_arr/udata_ram_w2b2_h/uif_data_ram 0.7
panel_u3/mpc0_core0/uifu/udata_arr/udata_ram_w2b2_l/uif_data_ram 0.7
panel_u3/mpc0_core0/uifu/udata_arr/udata_ram_w2b3_h/uif_data_ram 0.7
panel_u3/mpc0_core0/uifu/udata_arr/udata_ram_w2b3_l/uif_data_ram 0.7
panel_u3/mpc0_core0/uifu/ughb_arr/udir_t0/uif_ghb_t0_ram 0.7
panel_u3/mpc0_core0/uifu/ughb_arr/udir_t1/uif_ghb_t1t2_ram 0.7
panel_u3/mpc0_core0/uifu/ughb_arr/udir_t2/uif_ghb_t1t2_ram 0.7
panel_u3/mpc0_core0/uifu/ughb_arr/udir_t3/uif_ghb_t3t4_ram 0.7
panel_u3/mpc0_core0/uifu/ughb_arr/udir_t4/uif_ghb_t3t4_ram 0.7
panel_u3/mpc0_core0/uifu/ughb_arr/ustr_t0/uif_ghb_t0_ram 0.7
panel_u3/mpc0_core0/uifu/ughb_arr/ustr_t1/uif_ghb_t1t2_ram 0.7
panel_u3/mpc0_core0/uifu/ughb_arr/ustr_t2/uif_ghb_t1t2_ram 0.7
panel_u3/mpc0_core0/uifu/ughb_arr/ustr_t3/uif_ghb_t3t4_ram 0.7
panel_u3/mpc0_core0/uifu/ughb_arr/ustr_t4/uif_ghb_t3t4_ram 0.7
panel_u3/mpc0_core0/uifu/uip_arr/uip_ram_w0/uif_ip_ram 0.7
panel_u3/mpc0_core0/uifu/uip_arr/uip_ram_w1/uif_ip_ram 0.7
panel_u3/mpc0_core0/uifu/utag_arr/utag_ram_b0/uif_tag_ram 0.7
panel_u3/mpc0_core0/uifu/utag_arr/utag_ram_b1/uif_tag_ram 0.7
panel_u3/mpc0_core0/ul2_cpu_slv/usram_l2_tlb_0/uTLB_ram 0.7
panel_u3/mpc0_core0/ul2_cpu_slv/usram_l2_tlb_1/uTLB_ram 0.7
panel_u3/mpc0_core0/ul2_cpu_slv/usram_l2_tlb_2/uTLB_ram 0.7
panel_u3/mpc0_core0/ul2_cpu_slv/usram_l2_tlb_3/uTLB_ram 0.7
panel_u3/mpc0_core0/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_0 0.7
panel_u3/mpc0_core0/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_1 0.7
panel_u3/mpc0_core0/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_2 0.7
panel_u3/mpc0_core0/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_3 0.7
panel_u3/mpc0_core0/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_0 0.7
panel_u3/mpc0_core0/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_1 0.7
panel_u3/mpc0_core0/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_2 0.7
panel_u3/mpc0_core0/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_3 0.7
panel_u3/mpc0_core0/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_0 0.7
panel_u3/mpc0_core0/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_1 0.7
panel_u3/mpc0_core0/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_2 0.7
panel_u3/mpc0_core0/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_3 0.7
panel_u3/mpc0_core0/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_0 0.7
panel_u3/mpc0_core0/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_1 0.7
panel_u3/mpc0_core0/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_2 0.7
panel_u3/mpc0_core0/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_3 0.7
panel_u3/mpc0_core0/ulsu/utag_arr/utag_ram_bnk0/uls_tag_ram 0.7
panel_u3/mpc0_core0/ulsu/utag_arr/utag_ram_bnk1/uls_tag_ram 0.7
panel_u3/mpc0_core0/ulsu/utag_arr/utag_ram_bnk2/uls_tag_ram 0.7
panel_u3/mpc0_core0/ulsu/utag_arr/utag_ram_bnk3/uls_tag_ram 0.7
panel_u3/mpc0_core1/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_0 0.7
panel_u3/mpc0_core1/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_1 0.7
panel_u3/mpc0_core1/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_0 0.7
panel_u3/mpc0_core1/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_1 0.7
panel_u3/mpc0_core1/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_0 0.7
panel_u3/mpc0_core1/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_1 0.7
panel_u3/mpc0_core1/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_0 0.7
panel_u3/mpc0_core1/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_1 0.7
panel_u3/mpc0_core1/uifu/udata_arr/udata_ram_w0b0_h/uif_data_ram 0.7
panel_u3/mpc0_core1/uifu/udata_arr/udata_ram_w0b0_l/uif_data_ram 0.7
panel_u3/mpc0_core1/uifu/udata_arr/udata_ram_w0b1_h/uif_data_ram 0.7
panel_u3/mpc0_core1/uifu/udata_arr/udata_ram_w0b1_l/uif_data_ram 0.7
panel_u3/mpc0_core1/uifu/udata_arr/udata_ram_w0b2_h/uif_data_ram 0.7
panel_u3/mpc0_core1/uifu/udata_arr/udata_ram_w0b2_l/uif_data_ram 0.7
panel_u3/mpc0_core1/uifu/udata_arr/udata_ram_w0b3_h/uif_data_ram 0.7
panel_u3/mpc0_core1/uifu/udata_arr/udata_ram_w0b3_l/uif_data_ram 0.7
panel_u3/mpc0_core1/uifu/udata_arr/udata_ram_w1b0_h/uif_data_ram 0.7
panel_u3/mpc0_core1/uifu/udata_arr/udata_ram_w1b0_l/uif_data_ram 0.7
panel_u3/mpc0_core1/uifu/udata_arr/udata_ram_w1b1_h/uif_data_ram 0.7
panel_u3/mpc0_core1/uifu/udata_arr/udata_ram_w1b1_l/uif_data_ram 0.7
panel_u3/mpc0_core1/uifu/udata_arr/udata_ram_w1b2_h/uif_data_ram 0.7
panel_u3/mpc0_core1/uifu/udata_arr/udata_ram_w1b2_l/uif_data_ram 0.7
panel_u3/mpc0_core1/uifu/udata_arr/udata_ram_w1b3_h/uif_data_ram 0.7
panel_u3/mpc0_core1/uifu/udata_arr/udata_ram_w1b3_l/uif_data_ram 0.7
panel_u3/mpc0_core1/uifu/udata_arr/udata_ram_w2b0_h/uif_data_ram 0.7
panel_u3/mpc0_core1/uifu/udata_arr/udata_ram_w2b0_l/uif_data_ram 0.7
panel_u3/mpc0_core1/uifu/udata_arr/udata_ram_w2b1_h/uif_data_ram 0.7
panel_u3/mpc0_core1/uifu/udata_arr/udata_ram_w2b1_l/uif_data_ram 0.7
panel_u3/mpc0_core1/uifu/udata_arr/udata_ram_w2b2_h/uif_data_ram 0.7
panel_u3/mpc0_core1/uifu/udata_arr/udata_ram_w2b2_l/uif_data_ram 0.7
panel_u3/mpc0_core1/uifu/udata_arr/udata_ram_w2b3_h/uif_data_ram 0.7
panel_u3/mpc0_core1/uifu/udata_arr/udata_ram_w2b3_l/uif_data_ram 0.7
panel_u3/mpc0_core1/uifu/ughb_arr/udir_t0/uif_ghb_t0_ram 0.7
panel_u3/mpc0_core1/uifu/ughb_arr/udir_t1/uif_ghb_t1t2_ram 0.7
panel_u3/mpc0_core1/uifu/ughb_arr/udir_t2/uif_ghb_t1t2_ram 0.7
panel_u3/mpc0_core1/uifu/ughb_arr/udir_t3/uif_ghb_t3t4_ram 0.7
panel_u3/mpc0_core1/uifu/ughb_arr/udir_t4/uif_ghb_t3t4_ram 0.7
panel_u3/mpc0_core1/uifu/ughb_arr/ustr_t0/uif_ghb_t0_ram 0.7
panel_u3/mpc0_core1/uifu/ughb_arr/ustr_t1/uif_ghb_t1t2_ram 0.7
panel_u3/mpc0_core1/uifu/ughb_arr/ustr_t2/uif_ghb_t1t2_ram 0.7
panel_u3/mpc0_core1/uifu/ughb_arr/ustr_t3/uif_ghb_t3t4_ram 0.7
panel_u3/mpc0_core1/uifu/ughb_arr/ustr_t4/uif_ghb_t3t4_ram 0.7
panel_u3/mpc0_core1/uifu/uip_arr/uip_ram_w0/uif_ip_ram 0.7
panel_u3/mpc0_core1/uifu/uip_arr/uip_ram_w1/uif_ip_ram 0.7
panel_u3/mpc0_core1/uifu/utag_arr/utag_ram_b0/uif_tag_ram 0.7
panel_u3/mpc0_core1/uifu/utag_arr/utag_ram_b1/uif_tag_ram 0.7
panel_u3/mpc0_core1/ul2_cpu_slv/usram_l2_tlb_0/uTLB_ram 0.7
panel_u3/mpc0_core1/ul2_cpu_slv/usram_l2_tlb_1/uTLB_ram 0.7
panel_u3/mpc0_core1/ul2_cpu_slv/usram_l2_tlb_2/uTLB_ram 0.7
panel_u3/mpc0_core1/ul2_cpu_slv/usram_l2_tlb_3/uTLB_ram 0.7
panel_u3/mpc0_core1/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_0 0.7
panel_u3/mpc0_core1/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_1 0.7
panel_u3/mpc0_core1/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_2 0.7
panel_u3/mpc0_core1/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_3 0.7
panel_u3/mpc0_core1/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_0 0.7
panel_u3/mpc0_core1/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_1 0.7
panel_u3/mpc0_core1/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_2 0.7
panel_u3/mpc0_core1/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_3 0.7
panel_u3/mpc0_core1/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_0 0.7
panel_u3/mpc0_core1/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_1 0.7
panel_u3/mpc0_core1/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_2 0.7
panel_u3/mpc0_core1/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_3 0.7
panel_u3/mpc0_core1/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_0 0.7
panel_u3/mpc0_core1/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_1 0.7
panel_u3/mpc0_core1/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_2 0.7
panel_u3/mpc0_core1/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_3 0.7
panel_u3/mpc0_core1/ulsu/utag_arr/utag_ram_bnk0/uls_tag_ram 0.7
panel_u3/mpc0_core1/ulsu/utag_arr/utag_ram_bnk1/uls_tag_ram 0.7
panel_u3/mpc0_core1/ulsu/utag_arr/utag_ram_bnk2/uls_tag_ram 0.7
panel_u3/mpc0_core1/ulsu/utag_arr/utag_ram_bnk3/uls_tag_ram 0.7
panel_u3/mpc0_core2/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_0 0.7
panel_u3/mpc0_core2/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_1 0.7
panel_u3/mpc0_core2/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_0 0.7
panel_u3/mpc0_core2/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_1 0.7
panel_u3/mpc0_core2/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_0 0.7
panel_u3/mpc0_core2/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_1 0.7
panel_u3/mpc0_core2/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_0 0.7
panel_u3/mpc0_core2/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_1 0.7
panel_u3/mpc0_core2/uifu/udata_arr/udata_ram_w0b0_h/uif_data_ram 0.7
panel_u3/mpc0_core2/uifu/udata_arr/udata_ram_w0b0_l/uif_data_ram 0.7
panel_u3/mpc0_core2/uifu/udata_arr/udata_ram_w0b1_h/uif_data_ram 0.7
panel_u3/mpc0_core2/uifu/udata_arr/udata_ram_w0b1_l/uif_data_ram 0.7
panel_u3/mpc0_core2/uifu/udata_arr/udata_ram_w0b2_h/uif_data_ram 0.7
panel_u3/mpc0_core2/uifu/udata_arr/udata_ram_w0b2_l/uif_data_ram 0.7
panel_u3/mpc0_core2/uifu/udata_arr/udata_ram_w0b3_h/uif_data_ram 0.7
panel_u3/mpc0_core2/uifu/udata_arr/udata_ram_w0b3_l/uif_data_ram 0.7
panel_u3/mpc0_core2/uifu/udata_arr/udata_ram_w1b0_h/uif_data_ram 0.7
panel_u3/mpc0_core2/uifu/udata_arr/udata_ram_w1b0_l/uif_data_ram 0.7
panel_u3/mpc0_core2/uifu/udata_arr/udata_ram_w1b1_h/uif_data_ram 0.7
panel_u3/mpc0_core2/uifu/udata_arr/udata_ram_w1b1_l/uif_data_ram 0.7
panel_u3/mpc0_core2/uifu/udata_arr/udata_ram_w1b2_h/uif_data_ram 0.7
panel_u3/mpc0_core2/uifu/udata_arr/udata_ram_w1b2_l/uif_data_ram 0.7
panel_u3/mpc0_core2/uifu/udata_arr/udata_ram_w1b3_h/uif_data_ram 0.7
panel_u3/mpc0_core2/uifu/udata_arr/udata_ram_w1b3_l/uif_data_ram 0.7
panel_u3/mpc0_core2/uifu/udata_arr/udata_ram_w2b0_h/uif_data_ram 0.7
panel_u3/mpc0_core2/uifu/udata_arr/udata_ram_w2b0_l/uif_data_ram 0.7
panel_u3/mpc0_core2/uifu/udata_arr/udata_ram_w2b1_h/uif_data_ram 0.7
panel_u3/mpc0_core2/uifu/udata_arr/udata_ram_w2b1_l/uif_data_ram 0.7
panel_u3/mpc0_core2/uifu/udata_arr/udata_ram_w2b2_h/uif_data_ram 0.7
panel_u3/mpc0_core2/uifu/udata_arr/udata_ram_w2b2_l/uif_data_ram 0.7
panel_u3/mpc0_core2/uifu/udata_arr/udata_ram_w2b3_h/uif_data_ram 0.7
panel_u3/mpc0_core2/uifu/udata_arr/udata_ram_w2b3_l/uif_data_ram 0.7
panel_u3/mpc0_core2/uifu/ughb_arr/udir_t0/uif_ghb_t0_ram 0.7
panel_u3/mpc0_core2/uifu/ughb_arr/udir_t1/uif_ghb_t1t2_ram 0.7
panel_u3/mpc0_core2/uifu/ughb_arr/udir_t2/uif_ghb_t1t2_ram 0.7
panel_u3/mpc0_core2/uifu/ughb_arr/udir_t3/uif_ghb_t3t4_ram 0.7
panel_u3/mpc0_core2/uifu/ughb_arr/udir_t4/uif_ghb_t3t4_ram 0.7
panel_u3/mpc0_core2/uifu/ughb_arr/ustr_t0/uif_ghb_t0_ram 0.7
panel_u3/mpc0_core2/uifu/ughb_arr/ustr_t1/uif_ghb_t1t2_ram 0.7
panel_u3/mpc0_core2/uifu/ughb_arr/ustr_t2/uif_ghb_t1t2_ram 0.7
panel_u3/mpc0_core2/uifu/ughb_arr/ustr_t3/uif_ghb_t3t4_ram 0.7
panel_u3/mpc0_core2/uifu/ughb_arr/ustr_t4/uif_ghb_t3t4_ram 0.7
panel_u3/mpc0_core2/uifu/uip_arr/uip_ram_w0/uif_ip_ram 0.7
panel_u3/mpc0_core2/uifu/uip_arr/uip_ram_w1/uif_ip_ram 0.7
panel_u3/mpc0_core2/uifu/utag_arr/utag_ram_b0/uif_tag_ram 0.7
panel_u3/mpc0_core2/uifu/utag_arr/utag_ram_b1/uif_tag_ram 0.7
panel_u3/mpc0_core2/ul2_cpu_slv/usram_l2_tlb_0/uTLB_ram 0.7
panel_u3/mpc0_core2/ul2_cpu_slv/usram_l2_tlb_1/uTLB_ram 0.7
panel_u3/mpc0_core2/ul2_cpu_slv/usram_l2_tlb_2/uTLB_ram 0.7
panel_u3/mpc0_core2/ul2_cpu_slv/usram_l2_tlb_3/uTLB_ram 0.7
panel_u3/mpc0_core2/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_0 0.7
panel_u3/mpc0_core2/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_1 0.7
panel_u3/mpc0_core2/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_2 0.7
panel_u3/mpc0_core2/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_3 0.7
panel_u3/mpc0_core2/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_0 0.7
panel_u3/mpc0_core2/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_1 0.7
panel_u3/mpc0_core2/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_2 0.7
panel_u3/mpc0_core2/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_3 0.7
panel_u3/mpc0_core2/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_0 0.7
panel_u3/mpc0_core2/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_1 0.7
panel_u3/mpc0_core2/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_2 0.7
panel_u3/mpc0_core2/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_3 0.7
panel_u3/mpc0_core2/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_0 0.7
panel_u3/mpc0_core2/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_1 0.7
panel_u3/mpc0_core2/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_2 0.7
panel_u3/mpc0_core2/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_3 0.7
panel_u3/mpc0_core2/ulsu/utag_arr/utag_ram_bnk0/uls_tag_ram 0.7
panel_u3/mpc0_core2/ulsu/utag_arr/utag_ram_bnk1/uls_tag_ram 0.7
panel_u3/mpc0_core2/ulsu/utag_arr/utag_ram_bnk2/uls_tag_ram 0.7
panel_u3/mpc0_core2/ulsu/utag_arr/utag_ram_bnk3/uls_tag_ram 0.7
panel_u3/mpc0_core3/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_0 0.7
panel_u3/mpc0_core3/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_1 0.7
panel_u3/mpc0_core3/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_0 0.7
panel_u3/mpc0_core3/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_1 0.7
panel_u3/mpc0_core3/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_0 0.7
panel_u3/mpc0_core3/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_1 0.7
panel_u3/mpc0_core3/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_0 0.7
panel_u3/mpc0_core3/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_1 0.7
panel_u3/mpc0_core3/uifu/udata_arr/udata_ram_w0b0_h/uif_data_ram 0.7
panel_u3/mpc0_core3/uifu/udata_arr/udata_ram_w0b0_l/uif_data_ram 0.7
panel_u3/mpc0_core3/uifu/udata_arr/udata_ram_w0b1_h/uif_data_ram 0.7
panel_u3/mpc0_core3/uifu/udata_arr/udata_ram_w0b1_l/uif_data_ram 0.7
panel_u3/mpc0_core3/uifu/udata_arr/udata_ram_w0b2_h/uif_data_ram 0.7
panel_u3/mpc0_core3/uifu/udata_arr/udata_ram_w0b2_l/uif_data_ram 0.7
panel_u3/mpc0_core3/uifu/udata_arr/udata_ram_w0b3_h/uif_data_ram 0.7
panel_u3/mpc0_core3/uifu/udata_arr/udata_ram_w0b3_l/uif_data_ram 0.7
panel_u3/mpc0_core3/uifu/udata_arr/udata_ram_w1b0_h/uif_data_ram 0.7
panel_u3/mpc0_core3/uifu/udata_arr/udata_ram_w1b0_l/uif_data_ram 0.7
panel_u3/mpc0_core3/uifu/udata_arr/udata_ram_w1b1_h/uif_data_ram 0.7
panel_u3/mpc0_core3/uifu/udata_arr/udata_ram_w1b1_l/uif_data_ram 0.7
panel_u3/mpc0_core3/uifu/udata_arr/udata_ram_w1b2_h/uif_data_ram 0.7
panel_u3/mpc0_core3/uifu/udata_arr/udata_ram_w1b2_l/uif_data_ram 0.7
panel_u3/mpc0_core3/uifu/udata_arr/udata_ram_w1b3_h/uif_data_ram 0.7
panel_u3/mpc0_core3/uifu/udata_arr/udata_ram_w1b3_l/uif_data_ram 0.7
panel_u3/mpc0_core3/uifu/udata_arr/udata_ram_w2b0_h/uif_data_ram 0.7
panel_u3/mpc0_core3/uifu/udata_arr/udata_ram_w2b0_l/uif_data_ram 0.7
panel_u3/mpc0_core3/uifu/udata_arr/udata_ram_w2b1_h/uif_data_ram 0.7
panel_u3/mpc0_core3/uifu/udata_arr/udata_ram_w2b1_l/uif_data_ram 0.7
panel_u3/mpc0_core3/uifu/udata_arr/udata_ram_w2b2_h/uif_data_ram 0.7
panel_u3/mpc0_core3/uifu/udata_arr/udata_ram_w2b2_l/uif_data_ram 0.7
panel_u3/mpc0_core3/uifu/udata_arr/udata_ram_w2b3_h/uif_data_ram 0.7
panel_u3/mpc0_core3/uifu/udata_arr/udata_ram_w2b3_l/uif_data_ram 0.7
panel_u3/mpc0_core3/uifu/ughb_arr/udir_t0/uif_ghb_t0_ram 0.7
panel_u3/mpc0_core3/uifu/ughb_arr/udir_t1/uif_ghb_t1t2_ram 0.7
panel_u3/mpc0_core3/uifu/ughb_arr/udir_t2/uif_ghb_t1t2_ram 0.7
panel_u3/mpc0_core3/uifu/ughb_arr/udir_t3/uif_ghb_t3t4_ram 0.7
panel_u3/mpc0_core3/uifu/ughb_arr/udir_t4/uif_ghb_t3t4_ram 0.7
panel_u3/mpc0_core3/uifu/ughb_arr/ustr_t0/uif_ghb_t0_ram 0.7
panel_u3/mpc0_core3/uifu/ughb_arr/ustr_t1/uif_ghb_t1t2_ram 0.7
panel_u3/mpc0_core3/uifu/ughb_arr/ustr_t2/uif_ghb_t1t2_ram 0.7
panel_u3/mpc0_core3/uifu/ughb_arr/ustr_t3/uif_ghb_t3t4_ram 0.7
panel_u3/mpc0_core3/uifu/ughb_arr/ustr_t4/uif_ghb_t3t4_ram 0.7
panel_u3/mpc0_core3/uifu/uip_arr/uip_ram_w0/uif_ip_ram 0.7
panel_u3/mpc0_core3/uifu/uip_arr/uip_ram_w1/uif_ip_ram 0.7
panel_u3/mpc0_core3/uifu/utag_arr/utag_ram_b0/uif_tag_ram 0.7
panel_u3/mpc0_core3/uifu/utag_arr/utag_ram_b1/uif_tag_ram 0.7
panel_u3/mpc0_core3/ul2_cpu_slv/usram_l2_tlb_0/uTLB_ram 0.7
panel_u3/mpc0_core3/ul2_cpu_slv/usram_l2_tlb_1/uTLB_ram 0.7
panel_u3/mpc0_core3/ul2_cpu_slv/usram_l2_tlb_2/uTLB_ram 0.7
panel_u3/mpc0_core3/ul2_cpu_slv/usram_l2_tlb_3/uTLB_ram 0.7
panel_u3/mpc0_core3/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_0 0.7
panel_u3/mpc0_core3/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_1 0.7
panel_u3/mpc0_core3/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_2 0.7
panel_u3/mpc0_core3/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_3 0.7
panel_u3/mpc0_core3/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_0 0.7
panel_u3/mpc0_core3/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_1 0.7
panel_u3/mpc0_core3/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_2 0.7
panel_u3/mpc0_core3/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_3 0.7
panel_u3/mpc0_core3/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_0 0.7
panel_u3/mpc0_core3/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_1 0.7
panel_u3/mpc0_core3/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_2 0.7
panel_u3/mpc0_core3/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_3 0.7
panel_u3/mpc0_core3/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_0 0.7
panel_u3/mpc0_core3/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_1 0.7
panel_u3/mpc0_core3/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_2 0.7
panel_u3/mpc0_core3/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_3 0.7
panel_u3/mpc0_core3/ulsu/utag_arr/utag_ram_bnk0/uls_tag_ram 0.7
panel_u3/mpc0_core3/ulsu/utag_arr/utag_ram_bnk1/uls_tag_ram 0.7
panel_u3/mpc0_core3/ulsu/utag_arr/utag_ram_bnk2/uls_tag_ram 0.7
panel_u3/mpc0_core3/ulsu/utag_arr/utag_ram_bnk3/uls_tag_ram 0.7
panel_u3/mpc0_l2cache/ul2_logic/uprefetch/ucpu0_pf_logic/ucpu_psq_ram/usram0 0.7
panel_u3/mpc0_l2cache/ul2_logic/uprefetch/ucpu1_pf_logic/ucpu_psq_ram/usram0 0.7
panel_u3/mpc0_l2cache/ul2_logic/uprefetch/ucpu2_pf_logic/ucpu_psq_ram/usram0 0.7
panel_u3/mpc0_l2cache/ul2_logic/uprefetch/ucpu3_pf_logic/ucpu_psq_ram/usram0 0.7
panel_u3/mpc0_l2cache/ul2_logic/usram_l2_tbnk0_snp_0/usram0 0.7
panel_u3/mpc0_l2cache/ul2_logic/usram_l2_tbnk0_snp_1/usram0 0.7
panel_u3/mpc0_l2cache/ul2_logic/usram_l2_tbnk0_snp_2/usram0 0.7
panel_u3/mpc0_l2cache/ul2_logic/usram_l2_tbnk0_snp_3/usram0 0.7
panel_u3/mpc0_l2cache/ul2_logic/usram_l2_tbnk1_snp_0/usram0 0.7
panel_u3/mpc0_l2cache/ul2_logic/usram_l2_tbnk1_snp_1/usram0 0.7
panel_u3/mpc0_l2cache/ul2_logic/usram_l2_tbnk1_snp_2/usram0 0.7
panel_u3/mpc0_l2cache/ul2_logic/usram_l2_tbnk1_snp_3/usram0 0.7
panel_u3/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_01/usram0 0.7
panel_u3/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_01/usram1 0.7
panel_u3/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_23/usram0 0.7
panel_u3/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_23/usram1 0.7
panel_u3/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_45/usram0 0.7
panel_u3/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_45/usram1 0.7
panel_u3/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_67/usram0 0.7
panel_u3/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_67/usram1 0.7
panel_u3/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_89/usram0 0.7
panel_u3/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_89/usram1 0.7
panel_u3/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_ab/usram0 0.7
panel_u3/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_ab/usram1 0.7
panel_u3/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_cd/usram0 0.7
panel_u3/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_cd/usram1 0.7
panel_u3/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk0/usram0 0.7
panel_u3/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk0/usram1 0.7
panel_u3/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk1/usram0 0.7
panel_u3/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk1/usram1 0.7
panel_u3/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk2/usram0 0.7
panel_u3/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk2/usram1 0.7
panel_u3/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk3/usram0 0.7
panel_u3/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk3/usram1 0.7
panel_u3/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dirty/usram0 0.7
panel_u3/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dirty/usram1 0.7
panel_u3/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dirty/usram2 0.7
panel_u3/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dirty/usram3 0.7
panel_u3/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_ef/usram0 0.7
panel_u3/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_ef/usram1 0.7
panel_u3/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_incl_pf/usram0 0.7
panel_u3/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_01/usram0 0.7
panel_u3/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_01/usram1 0.7
panel_u3/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_23/usram0 0.7
panel_u3/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_23/usram1 0.7
panel_u3/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_45/usram0 0.7
panel_u3/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_45/usram1 0.7
panel_u3/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_67/usram0 0.7
panel_u3/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_67/usram1 0.7
panel_u3/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_89/usram0 0.7
panel_u3/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_89/usram1 0.7
panel_u3/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_ab/usram0 0.7
panel_u3/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_ab/usram1 0.7
panel_u3/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_cd/usram0 0.7
panel_u3/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_cd/usram1 0.7
panel_u3/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk0/usram0 0.7
panel_u3/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk0/usram1 0.7
panel_u3/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk1/usram0 0.7
panel_u3/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk1/usram1 0.7
panel_u3/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk2/usram0 0.7
panel_u3/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk2/usram1 0.7
panel_u3/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk3/usram0 0.7
panel_u3/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk3/usram1 0.7
panel_u3/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dirty/usram0 0.7
panel_u3/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dirty/usram1 0.7
panel_u3/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dirty/usram2 0.7
panel_u3/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dirty/usram3 0.7
panel_u3/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_ef/usram0 0.7
panel_u3/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_ef/usram1 0.7
panel_u3/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_incl_pf/usram0 0.7
panel_u3/mpc1_core0/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_0 0.7
panel_u3/mpc1_core0/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_1 0.7
panel_u3/mpc1_core0/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_0 0.7
panel_u3/mpc1_core0/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_1 0.7
panel_u3/mpc1_core0/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_0 0.7
panel_u3/mpc1_core0/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_1 0.7
panel_u3/mpc1_core0/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_0 0.7
panel_u3/mpc1_core0/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_1 0.7
panel_u3/mpc1_core0/uifu/udata_arr/udata_ram_w0b0_h/uif_data_ram 0.7
panel_u3/mpc1_core0/uifu/udata_arr/udata_ram_w0b0_l/uif_data_ram 0.7
panel_u3/mpc1_core0/uifu/udata_arr/udata_ram_w0b1_h/uif_data_ram 0.7
panel_u3/mpc1_core0/uifu/udata_arr/udata_ram_w0b1_l/uif_data_ram 0.7
panel_u3/mpc1_core0/uifu/udata_arr/udata_ram_w0b2_h/uif_data_ram 0.7
panel_u3/mpc1_core0/uifu/udata_arr/udata_ram_w0b2_l/uif_data_ram 0.7
panel_u3/mpc1_core0/uifu/udata_arr/udata_ram_w0b3_h/uif_data_ram 0.7
panel_u3/mpc1_core0/uifu/udata_arr/udata_ram_w0b3_l/uif_data_ram 0.7
panel_u3/mpc1_core0/uifu/udata_arr/udata_ram_w1b0_h/uif_data_ram 0.7
panel_u3/mpc1_core0/uifu/udata_arr/udata_ram_w1b0_l/uif_data_ram 0.7
panel_u3/mpc1_core0/uifu/udata_arr/udata_ram_w1b1_h/uif_data_ram 0.7
panel_u3/mpc1_core0/uifu/udata_arr/udata_ram_w1b1_l/uif_data_ram 0.7
panel_u3/mpc1_core0/uifu/udata_arr/udata_ram_w1b2_h/uif_data_ram 0.7
panel_u3/mpc1_core0/uifu/udata_arr/udata_ram_w1b2_l/uif_data_ram 0.7
panel_u3/mpc1_core0/uifu/udata_arr/udata_ram_w1b3_h/uif_data_ram 0.7
panel_u3/mpc1_core0/uifu/udata_arr/udata_ram_w1b3_l/uif_data_ram 0.7
panel_u3/mpc1_core0/uifu/udata_arr/udata_ram_w2b0_h/uif_data_ram 0.7
panel_u3/mpc1_core0/uifu/udata_arr/udata_ram_w2b0_l/uif_data_ram 0.7
panel_u3/mpc1_core0/uifu/udata_arr/udata_ram_w2b1_h/uif_data_ram 0.7
panel_u3/mpc1_core0/uifu/udata_arr/udata_ram_w2b1_l/uif_data_ram 0.7
panel_u3/mpc1_core0/uifu/udata_arr/udata_ram_w2b2_h/uif_data_ram 0.7
panel_u3/mpc1_core0/uifu/udata_arr/udata_ram_w2b2_l/uif_data_ram 0.7
panel_u3/mpc1_core0/uifu/udata_arr/udata_ram_w2b3_h/uif_data_ram 0.7
panel_u3/mpc1_core0/uifu/udata_arr/udata_ram_w2b3_l/uif_data_ram 0.7
panel_u3/mpc1_core0/uifu/ughb_arr/udir_t0/uif_ghb_t0_ram 0.7
panel_u3/mpc1_core0/uifu/ughb_arr/udir_t1/uif_ghb_t1t2_ram 0.7
panel_u3/mpc1_core0/uifu/ughb_arr/udir_t2/uif_ghb_t1t2_ram 0.7
panel_u3/mpc1_core0/uifu/ughb_arr/udir_t3/uif_ghb_t3t4_ram 0.7
panel_u3/mpc1_core0/uifu/ughb_arr/udir_t4/uif_ghb_t3t4_ram 0.7
panel_u3/mpc1_core0/uifu/ughb_arr/ustr_t0/uif_ghb_t0_ram 0.7
panel_u3/mpc1_core0/uifu/ughb_arr/ustr_t1/uif_ghb_t1t2_ram 0.7
panel_u3/mpc1_core0/uifu/ughb_arr/ustr_t2/uif_ghb_t1t2_ram 0.7
panel_u3/mpc1_core0/uifu/ughb_arr/ustr_t3/uif_ghb_t3t4_ram 0.7
panel_u3/mpc1_core0/uifu/ughb_arr/ustr_t4/uif_ghb_t3t4_ram 0.7
panel_u3/mpc1_core0/uifu/uip_arr/uip_ram_w0/uif_ip_ram 0.7
panel_u3/mpc1_core0/uifu/uip_arr/uip_ram_w1/uif_ip_ram 0.7
panel_u3/mpc1_core0/uifu/utag_arr/utag_ram_b0/uif_tag_ram 0.7
panel_u3/mpc1_core0/uifu/utag_arr/utag_ram_b1/uif_tag_ram 0.7
panel_u3/mpc1_core0/ul2_cpu_slv/usram_l2_tlb_0/uTLB_ram 0.7
panel_u3/mpc1_core0/ul2_cpu_slv/usram_l2_tlb_1/uTLB_ram 0.7
panel_u3/mpc1_core0/ul2_cpu_slv/usram_l2_tlb_2/uTLB_ram 0.7
panel_u3/mpc1_core0/ul2_cpu_slv/usram_l2_tlb_3/uTLB_ram 0.7
panel_u3/mpc1_core0/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_0 0.7
panel_u3/mpc1_core0/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_1 0.7
panel_u3/mpc1_core0/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_2 0.7
panel_u3/mpc1_core0/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_3 0.7
panel_u3/mpc1_core0/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_0 0.7
panel_u3/mpc1_core0/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_1 0.7
panel_u3/mpc1_core0/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_2 0.7
panel_u3/mpc1_core0/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_3 0.7
panel_u3/mpc1_core0/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_0 0.7
panel_u3/mpc1_core0/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_1 0.7
panel_u3/mpc1_core0/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_2 0.7
panel_u3/mpc1_core0/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_3 0.7
panel_u3/mpc1_core0/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_0 0.7
panel_u3/mpc1_core0/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_1 0.7
panel_u3/mpc1_core0/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_2 0.7
panel_u3/mpc1_core0/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_3 0.7
panel_u3/mpc1_core0/ulsu/utag_arr/utag_ram_bnk0/uls_tag_ram 0.7
panel_u3/mpc1_core0/ulsu/utag_arr/utag_ram_bnk1/uls_tag_ram 0.7
panel_u3/mpc1_core0/ulsu/utag_arr/utag_ram_bnk2/uls_tag_ram 0.7
panel_u3/mpc1_core0/ulsu/utag_arr/utag_ram_bnk3/uls_tag_ram 0.7
panel_u3/mpc1_core1/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_0 0.7
panel_u3/mpc1_core1/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_1 0.7
panel_u3/mpc1_core1/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_0 0.7
panel_u3/mpc1_core1/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_1 0.7
panel_u3/mpc1_core1/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_0 0.7
panel_u3/mpc1_core1/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_1 0.7
panel_u3/mpc1_core1/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_0 0.7
panel_u3/mpc1_core1/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_1 0.7
panel_u3/mpc1_core1/uifu/udata_arr/udata_ram_w0b0_h/uif_data_ram 0.7
panel_u3/mpc1_core1/uifu/udata_arr/udata_ram_w0b0_l/uif_data_ram 0.7
panel_u3/mpc1_core1/uifu/udata_arr/udata_ram_w0b1_h/uif_data_ram 0.7
panel_u3/mpc1_core1/uifu/udata_arr/udata_ram_w0b1_l/uif_data_ram 0.7
panel_u3/mpc1_core1/uifu/udata_arr/udata_ram_w0b2_h/uif_data_ram 0.7
panel_u3/mpc1_core1/uifu/udata_arr/udata_ram_w0b2_l/uif_data_ram 0.7
panel_u3/mpc1_core1/uifu/udata_arr/udata_ram_w0b3_h/uif_data_ram 0.7
panel_u3/mpc1_core1/uifu/udata_arr/udata_ram_w0b3_l/uif_data_ram 0.7
panel_u3/mpc1_core1/uifu/udata_arr/udata_ram_w1b0_h/uif_data_ram 0.7
panel_u3/mpc1_core1/uifu/udata_arr/udata_ram_w1b0_l/uif_data_ram 0.7
panel_u3/mpc1_core1/uifu/udata_arr/udata_ram_w1b1_h/uif_data_ram 0.7
panel_u3/mpc1_core1/uifu/udata_arr/udata_ram_w1b1_l/uif_data_ram 0.7
panel_u3/mpc1_core1/uifu/udata_arr/udata_ram_w1b2_h/uif_data_ram 0.7
panel_u3/mpc1_core1/uifu/udata_arr/udata_ram_w1b2_l/uif_data_ram 0.7
panel_u3/mpc1_core1/uifu/udata_arr/udata_ram_w1b3_h/uif_data_ram 0.7
panel_u3/mpc1_core1/uifu/udata_arr/udata_ram_w1b3_l/uif_data_ram 0.7
panel_u3/mpc1_core1/uifu/udata_arr/udata_ram_w2b0_h/uif_data_ram 0.7
panel_u3/mpc1_core1/uifu/udata_arr/udata_ram_w2b0_l/uif_data_ram 0.7
panel_u3/mpc1_core1/uifu/udata_arr/udata_ram_w2b1_h/uif_data_ram 0.7
panel_u3/mpc1_core1/uifu/udata_arr/udata_ram_w2b1_l/uif_data_ram 0.7
panel_u3/mpc1_core1/uifu/udata_arr/udata_ram_w2b2_h/uif_data_ram 0.7
panel_u3/mpc1_core1/uifu/udata_arr/udata_ram_w2b2_l/uif_data_ram 0.7
panel_u3/mpc1_core1/uifu/udata_arr/udata_ram_w2b3_h/uif_data_ram 0.7
panel_u3/mpc1_core1/uifu/udata_arr/udata_ram_w2b3_l/uif_data_ram 0.7
panel_u3/mpc1_core1/uifu/ughb_arr/udir_t0/uif_ghb_t0_ram 0.7
panel_u3/mpc1_core1/uifu/ughb_arr/udir_t1/uif_ghb_t1t2_ram 0.7
panel_u3/mpc1_core1/uifu/ughb_arr/udir_t2/uif_ghb_t1t2_ram 0.7
panel_u3/mpc1_core1/uifu/ughb_arr/udir_t3/uif_ghb_t3t4_ram 0.7
panel_u3/mpc1_core1/uifu/ughb_arr/udir_t4/uif_ghb_t3t4_ram 0.7
panel_u3/mpc1_core1/uifu/ughb_arr/ustr_t0/uif_ghb_t0_ram 0.7
panel_u3/mpc1_core1/uifu/ughb_arr/ustr_t1/uif_ghb_t1t2_ram 0.7
panel_u3/mpc1_core1/uifu/ughb_arr/ustr_t2/uif_ghb_t1t2_ram 0.7
panel_u3/mpc1_core1/uifu/ughb_arr/ustr_t3/uif_ghb_t3t4_ram 0.7
panel_u3/mpc1_core1/uifu/ughb_arr/ustr_t4/uif_ghb_t3t4_ram 0.7
panel_u3/mpc1_core1/uifu/uip_arr/uip_ram_w0/uif_ip_ram 0.7
panel_u3/mpc1_core1/uifu/uip_arr/uip_ram_w1/uif_ip_ram 0.7
panel_u3/mpc1_core1/uifu/utag_arr/utag_ram_b0/uif_tag_ram 0.7
panel_u3/mpc1_core1/uifu/utag_arr/utag_ram_b1/uif_tag_ram 0.7
panel_u3/mpc1_core1/ul2_cpu_slv/usram_l2_tlb_0/uTLB_ram 0.7
panel_u3/mpc1_core1/ul2_cpu_slv/usram_l2_tlb_1/uTLB_ram 0.7
panel_u3/mpc1_core1/ul2_cpu_slv/usram_l2_tlb_2/uTLB_ram 0.7
panel_u3/mpc1_core1/ul2_cpu_slv/usram_l2_tlb_3/uTLB_ram 0.7
panel_u3/mpc1_core1/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_0 0.7
panel_u3/mpc1_core1/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_1 0.7
panel_u3/mpc1_core1/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_2 0.7
panel_u3/mpc1_core1/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_3 0.7
panel_u3/mpc1_core1/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_0 0.7
panel_u3/mpc1_core1/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_1 0.7
panel_u3/mpc1_core1/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_2 0.7
panel_u3/mpc1_core1/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_3 0.7
panel_u3/mpc1_core1/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_0 0.7
panel_u3/mpc1_core1/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_1 0.7
panel_u3/mpc1_core1/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_2 0.7
panel_u3/mpc1_core1/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_3 0.7
panel_u3/mpc1_core1/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_0 0.7
panel_u3/mpc1_core1/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_1 0.7
panel_u3/mpc1_core1/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_2 0.7
panel_u3/mpc1_core1/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_3 0.7
panel_u3/mpc1_core1/ulsu/utag_arr/utag_ram_bnk0/uls_tag_ram 0.7
panel_u3/mpc1_core1/ulsu/utag_arr/utag_ram_bnk1/uls_tag_ram 0.7
panel_u3/mpc1_core1/ulsu/utag_arr/utag_ram_bnk2/uls_tag_ram 0.7
panel_u3/mpc1_core1/ulsu/utag_arr/utag_ram_bnk3/uls_tag_ram 0.7
panel_u3/mpc1_core2/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_0 0.7
panel_u3/mpc1_core2/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_1 0.7
panel_u3/mpc1_core2/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_0 0.7
panel_u3/mpc1_core2/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_1 0.7
panel_u3/mpc1_core2/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_0 0.7
panel_u3/mpc1_core2/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_1 0.7
panel_u3/mpc1_core2/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_0 0.7
panel_u3/mpc1_core2/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_1 0.7
panel_u3/mpc1_core2/uifu/udata_arr/udata_ram_w0b0_h/uif_data_ram 0.7
panel_u3/mpc1_core2/uifu/udata_arr/udata_ram_w0b0_l/uif_data_ram 0.7
panel_u3/mpc1_core2/uifu/udata_arr/udata_ram_w0b1_h/uif_data_ram 0.7
panel_u3/mpc1_core2/uifu/udata_arr/udata_ram_w0b1_l/uif_data_ram 0.7
panel_u3/mpc1_core2/uifu/udata_arr/udata_ram_w0b2_h/uif_data_ram 0.7
panel_u3/mpc1_core2/uifu/udata_arr/udata_ram_w0b2_l/uif_data_ram 0.7
panel_u3/mpc1_core2/uifu/udata_arr/udata_ram_w0b3_h/uif_data_ram 0.7
panel_u3/mpc1_core2/uifu/udata_arr/udata_ram_w0b3_l/uif_data_ram 0.7
panel_u3/mpc1_core2/uifu/udata_arr/udata_ram_w1b0_h/uif_data_ram 0.7
panel_u3/mpc1_core2/uifu/udata_arr/udata_ram_w1b0_l/uif_data_ram 0.7
panel_u3/mpc1_core2/uifu/udata_arr/udata_ram_w1b1_h/uif_data_ram 0.7
panel_u3/mpc1_core2/uifu/udata_arr/udata_ram_w1b1_l/uif_data_ram 0.7
panel_u3/mpc1_core2/uifu/udata_arr/udata_ram_w1b2_h/uif_data_ram 0.7
panel_u3/mpc1_core2/uifu/udata_arr/udata_ram_w1b2_l/uif_data_ram 0.7
panel_u3/mpc1_core2/uifu/udata_arr/udata_ram_w1b3_h/uif_data_ram 0.7
panel_u3/mpc1_core2/uifu/udata_arr/udata_ram_w1b3_l/uif_data_ram 0.7
panel_u3/mpc1_core2/uifu/udata_arr/udata_ram_w2b0_h/uif_data_ram 0.7
panel_u3/mpc1_core2/uifu/udata_arr/udata_ram_w2b0_l/uif_data_ram 0.7
panel_u3/mpc1_core2/uifu/udata_arr/udata_ram_w2b1_h/uif_data_ram 0.7
panel_u3/mpc1_core2/uifu/udata_arr/udata_ram_w2b1_l/uif_data_ram 0.7
panel_u3/mpc1_core2/uifu/udata_arr/udata_ram_w2b2_h/uif_data_ram 0.7
panel_u3/mpc1_core2/uifu/udata_arr/udata_ram_w2b2_l/uif_data_ram 0.7
panel_u3/mpc1_core2/uifu/udata_arr/udata_ram_w2b3_h/uif_data_ram 0.7
panel_u3/mpc1_core2/uifu/udata_arr/udata_ram_w2b3_l/uif_data_ram 0.7
panel_u3/mpc1_core2/uifu/ughb_arr/udir_t0/uif_ghb_t0_ram 0.7
panel_u3/mpc1_core2/uifu/ughb_arr/udir_t1/uif_ghb_t1t2_ram 0.7
panel_u3/mpc1_core2/uifu/ughb_arr/udir_t2/uif_ghb_t1t2_ram 0.7
panel_u3/mpc1_core2/uifu/ughb_arr/udir_t3/uif_ghb_t3t4_ram 0.7
panel_u3/mpc1_core2/uifu/ughb_arr/udir_t4/uif_ghb_t3t4_ram 0.7
panel_u3/mpc1_core2/uifu/ughb_arr/ustr_t0/uif_ghb_t0_ram 0.7
panel_u3/mpc1_core2/uifu/ughb_arr/ustr_t1/uif_ghb_t1t2_ram 0.7
panel_u3/mpc1_core2/uifu/ughb_arr/ustr_t2/uif_ghb_t1t2_ram 0.7
panel_u3/mpc1_core2/uifu/ughb_arr/ustr_t3/uif_ghb_t3t4_ram 0.7
panel_u3/mpc1_core2/uifu/ughb_arr/ustr_t4/uif_ghb_t3t4_ram 0.7
panel_u3/mpc1_core2/uifu/uip_arr/uip_ram_w0/uif_ip_ram 0.7
panel_u3/mpc1_core2/uifu/uip_arr/uip_ram_w1/uif_ip_ram 0.7
panel_u3/mpc1_core2/uifu/utag_arr/utag_ram_b0/uif_tag_ram 0.7
panel_u3/mpc1_core2/uifu/utag_arr/utag_ram_b1/uif_tag_ram 0.7
panel_u3/mpc1_core2/ul2_cpu_slv/usram_l2_tlb_0/uTLB_ram 0.7
panel_u3/mpc1_core2/ul2_cpu_slv/usram_l2_tlb_1/uTLB_ram 0.7
panel_u3/mpc1_core2/ul2_cpu_slv/usram_l2_tlb_2/uTLB_ram 0.7
panel_u3/mpc1_core2/ul2_cpu_slv/usram_l2_tlb_3/uTLB_ram 0.7
panel_u3/mpc1_core2/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_0 0.7
panel_u3/mpc1_core2/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_1 0.7
panel_u3/mpc1_core2/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_2 0.7
panel_u3/mpc1_core2/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_3 0.7
panel_u3/mpc1_core2/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_0 0.7
panel_u3/mpc1_core2/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_1 0.7
panel_u3/mpc1_core2/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_2 0.7
panel_u3/mpc1_core2/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_3 0.7
panel_u3/mpc1_core2/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_0 0.7
panel_u3/mpc1_core2/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_1 0.7
panel_u3/mpc1_core2/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_2 0.7
panel_u3/mpc1_core2/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_3 0.7
panel_u3/mpc1_core2/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_0 0.7
panel_u3/mpc1_core2/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_1 0.7
panel_u3/mpc1_core2/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_2 0.7
panel_u3/mpc1_core2/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_3 0.7
panel_u3/mpc1_core2/ulsu/utag_arr/utag_ram_bnk0/uls_tag_ram 0.7
panel_u3/mpc1_core2/ulsu/utag_arr/utag_ram_bnk1/uls_tag_ram 0.7
panel_u3/mpc1_core2/ulsu/utag_arr/utag_ram_bnk2/uls_tag_ram 0.7
panel_u3/mpc1_core2/ulsu/utag_arr/utag_ram_bnk3/uls_tag_ram 0.7
panel_u3/mpc1_core3/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_0 0.7
panel_u3/mpc1_core3/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_1 0.7
panel_u3/mpc1_core3/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_0 0.7
panel_u3/mpc1_core3/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_1 0.7
panel_u3/mpc1_core3/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_0 0.7
panel_u3/mpc1_core3/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_1 0.7
panel_u3/mpc1_core3/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_0 0.7
panel_u3/mpc1_core3/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_1 0.7
panel_u3/mpc1_core3/uifu/udata_arr/udata_ram_w0b0_h/uif_data_ram 0.7
panel_u3/mpc1_core3/uifu/udata_arr/udata_ram_w0b0_l/uif_data_ram 0.7
panel_u3/mpc1_core3/uifu/udata_arr/udata_ram_w0b1_h/uif_data_ram 0.7
panel_u3/mpc1_core3/uifu/udata_arr/udata_ram_w0b1_l/uif_data_ram 0.7
panel_u3/mpc1_core3/uifu/udata_arr/udata_ram_w0b2_h/uif_data_ram 0.7
panel_u3/mpc1_core3/uifu/udata_arr/udata_ram_w0b2_l/uif_data_ram 0.7
panel_u3/mpc1_core3/uifu/udata_arr/udata_ram_w0b3_h/uif_data_ram 0.7
panel_u3/mpc1_core3/uifu/udata_arr/udata_ram_w0b3_l/uif_data_ram 0.7
panel_u3/mpc1_core3/uifu/udata_arr/udata_ram_w1b0_h/uif_data_ram 0.7
panel_u3/mpc1_core3/uifu/udata_arr/udata_ram_w1b0_l/uif_data_ram 0.7
panel_u3/mpc1_core3/uifu/udata_arr/udata_ram_w1b1_h/uif_data_ram 0.7
panel_u3/mpc1_core3/uifu/udata_arr/udata_ram_w1b1_l/uif_data_ram 0.7
panel_u3/mpc1_core3/uifu/udata_arr/udata_ram_w1b2_h/uif_data_ram 0.7
panel_u3/mpc1_core3/uifu/udata_arr/udata_ram_w1b2_l/uif_data_ram 0.7
panel_u3/mpc1_core3/uifu/udata_arr/udata_ram_w1b3_h/uif_data_ram 0.7
panel_u3/mpc1_core3/uifu/udata_arr/udata_ram_w1b3_l/uif_data_ram 0.7
panel_u3/mpc1_core3/uifu/udata_arr/udata_ram_w2b0_h/uif_data_ram 0.7
panel_u3/mpc1_core3/uifu/udata_arr/udata_ram_w2b0_l/uif_data_ram 0.7
panel_u3/mpc1_core3/uifu/udata_arr/udata_ram_w2b1_h/uif_data_ram 0.7
panel_u3/mpc1_core3/uifu/udata_arr/udata_ram_w2b1_l/uif_data_ram 0.7
panel_u3/mpc1_core3/uifu/udata_arr/udata_ram_w2b2_h/uif_data_ram 0.7
panel_u3/mpc1_core3/uifu/udata_arr/udata_ram_w2b2_l/uif_data_ram 0.7
panel_u3/mpc1_core3/uifu/udata_arr/udata_ram_w2b3_h/uif_data_ram 0.7
panel_u3/mpc1_core3/uifu/udata_arr/udata_ram_w2b3_l/uif_data_ram 0.7
panel_u3/mpc1_core3/uifu/ughb_arr/udir_t0/uif_ghb_t0_ram 0.7
panel_u3/mpc1_core3/uifu/ughb_arr/udir_t1/uif_ghb_t1t2_ram 0.7
panel_u3/mpc1_core3/uifu/ughb_arr/udir_t2/uif_ghb_t1t2_ram 0.7
panel_u3/mpc1_core3/uifu/ughb_arr/udir_t3/uif_ghb_t3t4_ram 0.7
panel_u3/mpc1_core3/uifu/ughb_arr/udir_t4/uif_ghb_t3t4_ram 0.7
panel_u3/mpc1_core3/uifu/ughb_arr/ustr_t0/uif_ghb_t0_ram 0.7
panel_u3/mpc1_core3/uifu/ughb_arr/ustr_t1/uif_ghb_t1t2_ram 0.7
panel_u3/mpc1_core3/uifu/ughb_arr/ustr_t2/uif_ghb_t1t2_ram 0.7
panel_u3/mpc1_core3/uifu/ughb_arr/ustr_t3/uif_ghb_t3t4_ram 0.7
panel_u3/mpc1_core3/uifu/ughb_arr/ustr_t4/uif_ghb_t3t4_ram 0.7
panel_u3/mpc1_core3/uifu/uip_arr/uip_ram_w0/uif_ip_ram 0.7
panel_u3/mpc1_core3/uifu/uip_arr/uip_ram_w1/uif_ip_ram 0.7
panel_u3/mpc1_core3/uifu/utag_arr/utag_ram_b0/uif_tag_ram 0.7
panel_u3/mpc1_core3/uifu/utag_arr/utag_ram_b1/uif_tag_ram 0.7
panel_u3/mpc1_core3/ul2_cpu_slv/usram_l2_tlb_0/uTLB_ram 0.7
panel_u3/mpc1_core3/ul2_cpu_slv/usram_l2_tlb_1/uTLB_ram 0.7
panel_u3/mpc1_core3/ul2_cpu_slv/usram_l2_tlb_2/uTLB_ram 0.7
panel_u3/mpc1_core3/ul2_cpu_slv/usram_l2_tlb_3/uTLB_ram 0.7
panel_u3/mpc1_core3/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_0 0.7
panel_u3/mpc1_core3/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_1 0.7
panel_u3/mpc1_core3/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_2 0.7
panel_u3/mpc1_core3/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_3 0.7
panel_u3/mpc1_core3/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_0 0.7
panel_u3/mpc1_core3/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_1 0.7
panel_u3/mpc1_core3/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_2 0.7
panel_u3/mpc1_core3/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_3 0.7
panel_u3/mpc1_core3/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_0 0.7
panel_u3/mpc1_core3/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_1 0.7
panel_u3/mpc1_core3/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_2 0.7
panel_u3/mpc1_core3/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_3 0.7
panel_u3/mpc1_core3/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_0 0.7
panel_u3/mpc1_core3/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_1 0.7
panel_u3/mpc1_core3/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_2 0.7
panel_u3/mpc1_core3/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_3 0.7
panel_u3/mpc1_core3/ulsu/utag_arr/utag_ram_bnk0/uls_tag_ram 0.7
panel_u3/mpc1_core3/ulsu/utag_arr/utag_ram_bnk1/uls_tag_ram 0.7
panel_u3/mpc1_core3/ulsu/utag_arr/utag_ram_bnk2/uls_tag_ram 0.7
panel_u3/mpc1_core3/ulsu/utag_arr/utag_ram_bnk3/uls_tag_ram 0.7
panel_u3/mpc1_l2cache/ul2_logic/uprefetch/ucpu0_pf_logic/ucpu_psq_ram/usram0 0.7
panel_u3/mpc1_l2cache/ul2_logic/uprefetch/ucpu1_pf_logic/ucpu_psq_ram/usram0 0.7
panel_u3/mpc1_l2cache/ul2_logic/uprefetch/ucpu2_pf_logic/ucpu_psq_ram/usram0 0.7
panel_u3/mpc1_l2cache/ul2_logic/uprefetch/ucpu3_pf_logic/ucpu_psq_ram/usram0 0.7
panel_u3/mpc1_l2cache/ul2_logic/usram_l2_tbnk0_snp_0/usram0 0.7
panel_u3/mpc1_l2cache/ul2_logic/usram_l2_tbnk0_snp_1/usram0 0.7
panel_u3/mpc1_l2cache/ul2_logic/usram_l2_tbnk0_snp_2/usram0 0.7
panel_u3/mpc1_l2cache/ul2_logic/usram_l2_tbnk0_snp_3/usram0 0.7
panel_u3/mpc1_l2cache/ul2_logic/usram_l2_tbnk1_snp_0/usram0 0.7
panel_u3/mpc1_l2cache/ul2_logic/usram_l2_tbnk1_snp_1/usram0 0.7
panel_u3/mpc1_l2cache/ul2_logic/usram_l2_tbnk1_snp_2/usram0 0.7
panel_u3/mpc1_l2cache/ul2_logic/usram_l2_tbnk1_snp_3/usram0 0.7
panel_u3/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_01/usram0 0.7
panel_u3/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_01/usram1 0.7
panel_u3/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_23/usram0 0.7
panel_u3/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_23/usram1 0.7
panel_u3/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_45/usram0 0.7
panel_u3/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_45/usram1 0.7
panel_u3/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_67/usram0 0.7
panel_u3/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_67/usram1 0.7
panel_u3/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_89/usram0 0.7
panel_u3/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_89/usram1 0.7
panel_u3/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_ab/usram0 0.7
panel_u3/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_ab/usram1 0.7
panel_u3/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_cd/usram0 0.7
panel_u3/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_cd/usram1 0.7
panel_u3/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk0/usram0 0.7
panel_u3/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk0/usram1 0.7
panel_u3/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk1/usram0 0.7
panel_u3/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk1/usram1 0.7
panel_u3/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk2/usram0 0.7
panel_u3/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk2/usram1 0.7
panel_u3/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk3/usram0 0.7
panel_u3/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk3/usram1 0.7
panel_u3/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dirty/usram0 0.7
panel_u3/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dirty/usram1 0.7
panel_u3/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dirty/usram2 0.7
panel_u3/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dirty/usram3 0.7
panel_u3/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_ef/usram0 0.7
panel_u3/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_ef/usram1 0.7
panel_u3/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_incl_pf/usram0 0.7
panel_u3/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_01/usram0 0.7
panel_u3/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_01/usram1 0.7
panel_u3/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_23/usram0 0.7
panel_u3/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_23/usram1 0.7
panel_u3/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_45/usram0 0.7
panel_u3/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_45/usram1 0.7
panel_u3/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_67/usram0 0.7
panel_u3/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_67/usram1 0.7
panel_u3/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_89/usram0 0.7
panel_u3/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_89/usram1 0.7
panel_u3/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_ab/usram0 0.7
panel_u3/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_ab/usram1 0.7
panel_u3/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_cd/usram0 0.7
panel_u3/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_cd/usram1 0.7
panel_u3/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk0/usram0 0.7
panel_u3/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk0/usram1 0.7
panel_u3/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk1/usram0 0.7
panel_u3/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk1/usram1 0.7
panel_u3/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk2/usram0 0.7
panel_u3/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk2/usram1 0.7
panel_u3/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk3/usram0 0.7
panel_u3/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk3/usram1 0.7
panel_u3/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dirty/usram0 0.7
panel_u3/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dirty/usram1 0.7
panel_u3/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dirty/usram2 0.7
panel_u3/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dirty/usram3 0.7
panel_u3/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_ef/usram0 0.7
panel_u3/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_ef/usram1 0.7
panel_u3/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_incl_pf/usram0 0.7
panel_u4/dxe_u/dnbc_u0/etf_sram/array 0.7
panel_u4/dxe_u/dnbc_u1/etf_sram/array 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_0__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_0__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_0__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_0__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_10__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_10__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_10__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_10__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_11__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_11__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_11__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_11__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_12__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_12__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_12__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_12__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_13__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_13__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_13__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_13__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_14__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_14__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_14__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_14__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_15__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_15__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_15__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_15__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_16__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_16__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_16__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_16__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_17__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_17__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_17__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_17__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_18__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_18__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_18__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_18__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_19__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_19__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_19__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_19__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_1__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_1__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_1__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_1__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_20__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_20__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_20__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_20__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_21__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_21__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_21__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_21__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_22__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_22__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_22__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_22__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_23__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_23__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_23__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_23__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_2__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_2__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_2__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_2__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_3__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_3__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_3__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_3__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_4__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_4__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_4__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_4__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_5__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_5__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_5__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_5__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_6__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_6__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_6__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_6__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_7__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_7__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_7__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_7__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_8__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_8__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_8__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_8__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_9__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_9__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_9__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_9__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_0__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_0__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_0__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_0__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_10__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_10__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_10__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_10__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_11__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_11__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_11__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_11__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_12__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_12__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_12__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_12__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_13__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_13__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_13__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_13__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_14__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_14__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_14__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_14__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_15__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_15__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_15__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_15__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_16__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_16__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_16__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_16__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_17__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_17__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_17__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_17__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_18__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_18__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_18__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_18__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_19__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_19__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_19__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_19__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_1__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_1__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_1__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_1__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_20__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_20__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_20__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_20__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_21__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_21__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_21__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_21__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_22__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_22__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_22__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_22__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_23__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_23__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_23__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_23__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_2__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_2__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_2__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_2__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_3__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_3__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_3__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_3__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_4__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_4__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_4__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_4__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_5__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_5__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_5__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_5__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_6__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_6__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_6__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_6__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_7__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_7__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_7__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_7__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_8__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_8__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_8__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_8__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_9__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_9__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_9__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_9__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_uop/uop_ram/gen_uop_ram_ram0 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_uop/uop_ram/gen_uop_ram_ram1 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_in/cfl_buf/cbuf/ram0 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_in/cfl_buf/cbuf/ram1 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_out/rsp_snp/rsp/rsp_l2c/rsp_dbuf/ram00 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_out/rsp_snp/rsp/rsp_l2c/rsp_dbuf/ram01 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_out/rsp_snp/rsp/rsp_l2c/rsp_dbuf/ram10 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_out/rsp_snp/rsp/rsp_l2c/rsp_dbuf/ram11 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_out/rsp_snp/rsp/rsp_mcu/rsp_dbuf/ram00 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_out/rsp_snp/rsp/rsp_mcu/rsp_dbuf/ram01 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_out/rsp_snp/rsp/rsp_mcu/rsp_dbuf/ram10 0.7
panel_u4/dxe_u/dxe_dcm0/dcu/dcu_out/rsp_snp/rsp/rsp_mcu/rsp_dbuf/ram11 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_0__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_0__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_0__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_0__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_10__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_10__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_10__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_10__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_11__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_11__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_11__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_11__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_12__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_12__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_12__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_12__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_13__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_13__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_13__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_13__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_14__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_14__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_14__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_14__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_15__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_15__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_15__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_15__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_16__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_16__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_16__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_16__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_17__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_17__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_17__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_17__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_18__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_18__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_18__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_18__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_19__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_19__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_19__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_19__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_1__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_1__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_1__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_1__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_20__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_20__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_20__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_20__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_21__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_21__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_21__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_21__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_22__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_22__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_22__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_22__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_23__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_23__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_23__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_23__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_2__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_2__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_2__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_2__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_3__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_3__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_3__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_3__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_4__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_4__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_4__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_4__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_5__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_5__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_5__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_5__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_6__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_6__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_6__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_6__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_7__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_7__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_7__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_7__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_8__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_8__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_8__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_8__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_9__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_9__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_9__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_9__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_0__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_0__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_0__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_0__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_10__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_10__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_10__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_10__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_11__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_11__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_11__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_11__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_12__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_12__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_12__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_12__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_13__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_13__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_13__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_13__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_14__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_14__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_14__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_14__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_15__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_15__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_15__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_15__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_16__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_16__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_16__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_16__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_17__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_17__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_17__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_17__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_18__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_18__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_18__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_18__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_19__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_19__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_19__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_19__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_1__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_1__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_1__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_1__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_20__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_20__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_20__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_20__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_21__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_21__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_21__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_21__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_22__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_22__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_22__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_22__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_23__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_23__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_23__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_23__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_2__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_2__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_2__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_2__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_3__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_3__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_3__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_3__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_4__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_4__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_4__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_4__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_5__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_5__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_5__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_5__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_6__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_6__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_6__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_6__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_7__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_7__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_7__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_7__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_8__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_8__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_8__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_8__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_9__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_9__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_9__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_9__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_uop/uop_ram/gen_uop_ram_ram0 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_uop/uop_ram/gen_uop_ram_ram1 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_in/cfl_buf/cbuf/ram0 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_in/cfl_buf/cbuf/ram1 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_out/rsp_snp/rsp/rsp_l2c/rsp_dbuf/ram00 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_out/rsp_snp/rsp/rsp_l2c/rsp_dbuf/ram01 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_out/rsp_snp/rsp/rsp_l2c/rsp_dbuf/ram10 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_out/rsp_snp/rsp/rsp_l2c/rsp_dbuf/ram11 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_out/rsp_snp/rsp/rsp_mcu/rsp_dbuf/ram00 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_out/rsp_snp/rsp/rsp_mcu/rsp_dbuf/ram01 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_out/rsp_snp/rsp/rsp_mcu/rsp_dbuf/ram10 0.7
panel_u4/dxe_u/dxe_dcm1/dcu/dcu_out/rsp_snp/rsp/rsp_mcu/rsp_dbuf/ram11 0.7
panel_u4/mpc0_core0/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_0 0.7
panel_u4/mpc0_core0/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_1 0.7
panel_u4/mpc0_core0/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_0 0.7
panel_u4/mpc0_core0/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_1 0.7
panel_u4/mpc0_core0/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_0 0.7
panel_u4/mpc0_core0/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_1 0.7
panel_u4/mpc0_core0/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_0 0.7
panel_u4/mpc0_core0/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_1 0.7
panel_u4/mpc0_core0/uifu/udata_arr/udata_ram_w0b0_h/uif_data_ram 0.7
panel_u4/mpc0_core0/uifu/udata_arr/udata_ram_w0b0_l/uif_data_ram 0.7
panel_u4/mpc0_core0/uifu/udata_arr/udata_ram_w0b1_h/uif_data_ram 0.7
panel_u4/mpc0_core0/uifu/udata_arr/udata_ram_w0b1_l/uif_data_ram 0.7
panel_u4/mpc0_core0/uifu/udata_arr/udata_ram_w0b2_h/uif_data_ram 0.7
panel_u4/mpc0_core0/uifu/udata_arr/udata_ram_w0b2_l/uif_data_ram 0.7
panel_u4/mpc0_core0/uifu/udata_arr/udata_ram_w0b3_h/uif_data_ram 0.7
panel_u4/mpc0_core0/uifu/udata_arr/udata_ram_w0b3_l/uif_data_ram 0.7
panel_u4/mpc0_core0/uifu/udata_arr/udata_ram_w1b0_h/uif_data_ram 0.7
panel_u4/mpc0_core0/uifu/udata_arr/udata_ram_w1b0_l/uif_data_ram 0.7
panel_u4/mpc0_core0/uifu/udata_arr/udata_ram_w1b1_h/uif_data_ram 0.7
panel_u4/mpc0_core0/uifu/udata_arr/udata_ram_w1b1_l/uif_data_ram 0.7
panel_u4/mpc0_core0/uifu/udata_arr/udata_ram_w1b2_h/uif_data_ram 0.7
panel_u4/mpc0_core0/uifu/udata_arr/udata_ram_w1b2_l/uif_data_ram 0.7
panel_u4/mpc0_core0/uifu/udata_arr/udata_ram_w1b3_h/uif_data_ram 0.7
panel_u4/mpc0_core0/uifu/udata_arr/udata_ram_w1b3_l/uif_data_ram 0.7
panel_u4/mpc0_core0/uifu/udata_arr/udata_ram_w2b0_h/uif_data_ram 0.7
panel_u4/mpc0_core0/uifu/udata_arr/udata_ram_w2b0_l/uif_data_ram 0.7
panel_u4/mpc0_core0/uifu/udata_arr/udata_ram_w2b1_h/uif_data_ram 0.7
panel_u4/mpc0_core0/uifu/udata_arr/udata_ram_w2b1_l/uif_data_ram 0.7
panel_u4/mpc0_core0/uifu/udata_arr/udata_ram_w2b2_h/uif_data_ram 0.7
panel_u4/mpc0_core0/uifu/udata_arr/udata_ram_w2b2_l/uif_data_ram 0.7
panel_u4/mpc0_core0/uifu/udata_arr/udata_ram_w2b3_h/uif_data_ram 0.7
panel_u4/mpc0_core0/uifu/udata_arr/udata_ram_w2b3_l/uif_data_ram 0.7
panel_u4/mpc0_core0/uifu/ughb_arr/udir_t0/uif_ghb_t0_ram 0.7
panel_u4/mpc0_core0/uifu/ughb_arr/udir_t1/uif_ghb_t1t2_ram 0.7
panel_u4/mpc0_core0/uifu/ughb_arr/udir_t2/uif_ghb_t1t2_ram 0.7
panel_u4/mpc0_core0/uifu/ughb_arr/udir_t3/uif_ghb_t3t4_ram 0.7
panel_u4/mpc0_core0/uifu/ughb_arr/udir_t4/uif_ghb_t3t4_ram 0.7
panel_u4/mpc0_core0/uifu/ughb_arr/ustr_t0/uif_ghb_t0_ram 0.7
panel_u4/mpc0_core0/uifu/ughb_arr/ustr_t1/uif_ghb_t1t2_ram 0.7
panel_u4/mpc0_core0/uifu/ughb_arr/ustr_t2/uif_ghb_t1t2_ram 0.7
panel_u4/mpc0_core0/uifu/ughb_arr/ustr_t3/uif_ghb_t3t4_ram 0.7
panel_u4/mpc0_core0/uifu/ughb_arr/ustr_t4/uif_ghb_t3t4_ram 0.7
panel_u4/mpc0_core0/uifu/uip_arr/uip_ram_w0/uif_ip_ram 0.7
panel_u4/mpc0_core0/uifu/uip_arr/uip_ram_w1/uif_ip_ram 0.7
panel_u4/mpc0_core0/uifu/utag_arr/utag_ram_b0/uif_tag_ram 0.7
panel_u4/mpc0_core0/uifu/utag_arr/utag_ram_b1/uif_tag_ram 0.7
panel_u4/mpc0_core0/ul2_cpu_slv/usram_l2_tlb_0/uTLB_ram 0.7
panel_u4/mpc0_core0/ul2_cpu_slv/usram_l2_tlb_1/uTLB_ram 0.7
panel_u4/mpc0_core0/ul2_cpu_slv/usram_l2_tlb_2/uTLB_ram 0.7
panel_u4/mpc0_core0/ul2_cpu_slv/usram_l2_tlb_3/uTLB_ram 0.7
panel_u4/mpc0_core0/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_0 0.7
panel_u4/mpc0_core0/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_1 0.7
panel_u4/mpc0_core0/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_2 0.7
panel_u4/mpc0_core0/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_3 0.7
panel_u4/mpc0_core0/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_0 0.7
panel_u4/mpc0_core0/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_1 0.7
panel_u4/mpc0_core0/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_2 0.7
panel_u4/mpc0_core0/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_3 0.7
panel_u4/mpc0_core0/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_0 0.7
panel_u4/mpc0_core0/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_1 0.7
panel_u4/mpc0_core0/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_2 0.7
panel_u4/mpc0_core0/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_3 0.7
panel_u4/mpc0_core0/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_0 0.7
panel_u4/mpc0_core0/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_1 0.7
panel_u4/mpc0_core0/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_2 0.7
panel_u4/mpc0_core0/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_3 0.7
panel_u4/mpc0_core0/ulsu/utag_arr/utag_ram_bnk0/uls_tag_ram 0.7
panel_u4/mpc0_core0/ulsu/utag_arr/utag_ram_bnk1/uls_tag_ram 0.7
panel_u4/mpc0_core0/ulsu/utag_arr/utag_ram_bnk2/uls_tag_ram 0.7
panel_u4/mpc0_core0/ulsu/utag_arr/utag_ram_bnk3/uls_tag_ram 0.7
panel_u4/mpc0_core1/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_0 0.7
panel_u4/mpc0_core1/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_1 0.7
panel_u4/mpc0_core1/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_0 0.7
panel_u4/mpc0_core1/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_1 0.7
panel_u4/mpc0_core1/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_0 0.7
panel_u4/mpc0_core1/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_1 0.7
panel_u4/mpc0_core1/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_0 0.7
panel_u4/mpc0_core1/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_1 0.7
panel_u4/mpc0_core1/uifu/udata_arr/udata_ram_w0b0_h/uif_data_ram 0.7
panel_u4/mpc0_core1/uifu/udata_arr/udata_ram_w0b0_l/uif_data_ram 0.7
panel_u4/mpc0_core1/uifu/udata_arr/udata_ram_w0b1_h/uif_data_ram 0.7
panel_u4/mpc0_core1/uifu/udata_arr/udata_ram_w0b1_l/uif_data_ram 0.7
panel_u4/mpc0_core1/uifu/udata_arr/udata_ram_w0b2_h/uif_data_ram 0.7
panel_u4/mpc0_core1/uifu/udata_arr/udata_ram_w0b2_l/uif_data_ram 0.7
panel_u4/mpc0_core1/uifu/udata_arr/udata_ram_w0b3_h/uif_data_ram 0.7
panel_u4/mpc0_core1/uifu/udata_arr/udata_ram_w0b3_l/uif_data_ram 0.7
panel_u4/mpc0_core1/uifu/udata_arr/udata_ram_w1b0_h/uif_data_ram 0.7
panel_u4/mpc0_core1/uifu/udata_arr/udata_ram_w1b0_l/uif_data_ram 0.7
panel_u4/mpc0_core1/uifu/udata_arr/udata_ram_w1b1_h/uif_data_ram 0.7
panel_u4/mpc0_core1/uifu/udata_arr/udata_ram_w1b1_l/uif_data_ram 0.7
panel_u4/mpc0_core1/uifu/udata_arr/udata_ram_w1b2_h/uif_data_ram 0.7
panel_u4/mpc0_core1/uifu/udata_arr/udata_ram_w1b2_l/uif_data_ram 0.7
panel_u4/mpc0_core1/uifu/udata_arr/udata_ram_w1b3_h/uif_data_ram 0.7
panel_u4/mpc0_core1/uifu/udata_arr/udata_ram_w1b3_l/uif_data_ram 0.7
panel_u4/mpc0_core1/uifu/udata_arr/udata_ram_w2b0_h/uif_data_ram 0.7
panel_u4/mpc0_core1/uifu/udata_arr/udata_ram_w2b0_l/uif_data_ram 0.7
panel_u4/mpc0_core1/uifu/udata_arr/udata_ram_w2b1_h/uif_data_ram 0.7
panel_u4/mpc0_core1/uifu/udata_arr/udata_ram_w2b1_l/uif_data_ram 0.7
panel_u4/mpc0_core1/uifu/udata_arr/udata_ram_w2b2_h/uif_data_ram 0.7
panel_u4/mpc0_core1/uifu/udata_arr/udata_ram_w2b2_l/uif_data_ram 0.7
panel_u4/mpc0_core1/uifu/udata_arr/udata_ram_w2b3_h/uif_data_ram 0.7
panel_u4/mpc0_core1/uifu/udata_arr/udata_ram_w2b3_l/uif_data_ram 0.7
panel_u4/mpc0_core1/uifu/ughb_arr/udir_t0/uif_ghb_t0_ram 0.7
panel_u4/mpc0_core1/uifu/ughb_arr/udir_t1/uif_ghb_t1t2_ram 0.7
panel_u4/mpc0_core1/uifu/ughb_arr/udir_t2/uif_ghb_t1t2_ram 0.7
panel_u4/mpc0_core1/uifu/ughb_arr/udir_t3/uif_ghb_t3t4_ram 0.7
panel_u4/mpc0_core1/uifu/ughb_arr/udir_t4/uif_ghb_t3t4_ram 0.7
panel_u4/mpc0_core1/uifu/ughb_arr/ustr_t0/uif_ghb_t0_ram 0.7
panel_u4/mpc0_core1/uifu/ughb_arr/ustr_t1/uif_ghb_t1t2_ram 0.7
panel_u4/mpc0_core1/uifu/ughb_arr/ustr_t2/uif_ghb_t1t2_ram 0.7
panel_u4/mpc0_core1/uifu/ughb_arr/ustr_t3/uif_ghb_t3t4_ram 0.7
panel_u4/mpc0_core1/uifu/ughb_arr/ustr_t4/uif_ghb_t3t4_ram 0.7
panel_u4/mpc0_core1/uifu/uip_arr/uip_ram_w0/uif_ip_ram 0.7
panel_u4/mpc0_core1/uifu/uip_arr/uip_ram_w1/uif_ip_ram 0.7
panel_u4/mpc0_core1/uifu/utag_arr/utag_ram_b0/uif_tag_ram 0.7
panel_u4/mpc0_core1/uifu/utag_arr/utag_ram_b1/uif_tag_ram 0.7
panel_u4/mpc0_core1/ul2_cpu_slv/usram_l2_tlb_0/uTLB_ram 0.7
panel_u4/mpc0_core1/ul2_cpu_slv/usram_l2_tlb_1/uTLB_ram 0.7
panel_u4/mpc0_core1/ul2_cpu_slv/usram_l2_tlb_2/uTLB_ram 0.7
panel_u4/mpc0_core1/ul2_cpu_slv/usram_l2_tlb_3/uTLB_ram 0.7
panel_u4/mpc0_core1/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_0 0.7
panel_u4/mpc0_core1/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_1 0.7
panel_u4/mpc0_core1/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_2 0.7
panel_u4/mpc0_core1/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_3 0.7
panel_u4/mpc0_core1/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_0 0.7
panel_u4/mpc0_core1/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_1 0.7
panel_u4/mpc0_core1/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_2 0.7
panel_u4/mpc0_core1/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_3 0.7
panel_u4/mpc0_core1/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_0 0.7
panel_u4/mpc0_core1/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_1 0.7
panel_u4/mpc0_core1/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_2 0.7
panel_u4/mpc0_core1/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_3 0.7
panel_u4/mpc0_core1/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_0 0.7
panel_u4/mpc0_core1/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_1 0.7
panel_u4/mpc0_core1/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_2 0.7
panel_u4/mpc0_core1/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_3 0.7
panel_u4/mpc0_core1/ulsu/utag_arr/utag_ram_bnk0/uls_tag_ram 0.7
panel_u4/mpc0_core1/ulsu/utag_arr/utag_ram_bnk1/uls_tag_ram 0.7
panel_u4/mpc0_core1/ulsu/utag_arr/utag_ram_bnk2/uls_tag_ram 0.7
panel_u4/mpc0_core1/ulsu/utag_arr/utag_ram_bnk3/uls_tag_ram 0.7
panel_u4/mpc0_core2/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_0 0.7
panel_u4/mpc0_core2/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_1 0.7
panel_u4/mpc0_core2/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_0 0.7
panel_u4/mpc0_core2/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_1 0.7
panel_u4/mpc0_core2/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_0 0.7
panel_u4/mpc0_core2/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_1 0.7
panel_u4/mpc0_core2/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_0 0.7
panel_u4/mpc0_core2/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_1 0.7
panel_u4/mpc0_core2/uifu/udata_arr/udata_ram_w0b0_h/uif_data_ram 0.7
panel_u4/mpc0_core2/uifu/udata_arr/udata_ram_w0b0_l/uif_data_ram 0.7
panel_u4/mpc0_core2/uifu/udata_arr/udata_ram_w0b1_h/uif_data_ram 0.7
panel_u4/mpc0_core2/uifu/udata_arr/udata_ram_w0b1_l/uif_data_ram 0.7
panel_u4/mpc0_core2/uifu/udata_arr/udata_ram_w0b2_h/uif_data_ram 0.7
panel_u4/mpc0_core2/uifu/udata_arr/udata_ram_w0b2_l/uif_data_ram 0.7
panel_u4/mpc0_core2/uifu/udata_arr/udata_ram_w0b3_h/uif_data_ram 0.7
panel_u4/mpc0_core2/uifu/udata_arr/udata_ram_w0b3_l/uif_data_ram 0.7
panel_u4/mpc0_core2/uifu/udata_arr/udata_ram_w1b0_h/uif_data_ram 0.7
panel_u4/mpc0_core2/uifu/udata_arr/udata_ram_w1b0_l/uif_data_ram 0.7
panel_u4/mpc0_core2/uifu/udata_arr/udata_ram_w1b1_h/uif_data_ram 0.7
panel_u4/mpc0_core2/uifu/udata_arr/udata_ram_w1b1_l/uif_data_ram 0.7
panel_u4/mpc0_core2/uifu/udata_arr/udata_ram_w1b2_h/uif_data_ram 0.7
panel_u4/mpc0_core2/uifu/udata_arr/udata_ram_w1b2_l/uif_data_ram 0.7
panel_u4/mpc0_core2/uifu/udata_arr/udata_ram_w1b3_h/uif_data_ram 0.7
panel_u4/mpc0_core2/uifu/udata_arr/udata_ram_w1b3_l/uif_data_ram 0.7
panel_u4/mpc0_core2/uifu/udata_arr/udata_ram_w2b0_h/uif_data_ram 0.7
panel_u4/mpc0_core2/uifu/udata_arr/udata_ram_w2b0_l/uif_data_ram 0.7
panel_u4/mpc0_core2/uifu/udata_arr/udata_ram_w2b1_h/uif_data_ram 0.7
panel_u4/mpc0_core2/uifu/udata_arr/udata_ram_w2b1_l/uif_data_ram 0.7
panel_u4/mpc0_core2/uifu/udata_arr/udata_ram_w2b2_h/uif_data_ram 0.7
panel_u4/mpc0_core2/uifu/udata_arr/udata_ram_w2b2_l/uif_data_ram 0.7
panel_u4/mpc0_core2/uifu/udata_arr/udata_ram_w2b3_h/uif_data_ram 0.7
panel_u4/mpc0_core2/uifu/udata_arr/udata_ram_w2b3_l/uif_data_ram 0.7
panel_u4/mpc0_core2/uifu/ughb_arr/udir_t0/uif_ghb_t0_ram 0.7
panel_u4/mpc0_core2/uifu/ughb_arr/udir_t1/uif_ghb_t1t2_ram 0.7
panel_u4/mpc0_core2/uifu/ughb_arr/udir_t2/uif_ghb_t1t2_ram 0.7
panel_u4/mpc0_core2/uifu/ughb_arr/udir_t3/uif_ghb_t3t4_ram 0.7
panel_u4/mpc0_core2/uifu/ughb_arr/udir_t4/uif_ghb_t3t4_ram 0.7
panel_u4/mpc0_core2/uifu/ughb_arr/ustr_t0/uif_ghb_t0_ram 0.7
panel_u4/mpc0_core2/uifu/ughb_arr/ustr_t1/uif_ghb_t1t2_ram 0.7
panel_u4/mpc0_core2/uifu/ughb_arr/ustr_t2/uif_ghb_t1t2_ram 0.7
panel_u4/mpc0_core2/uifu/ughb_arr/ustr_t3/uif_ghb_t3t4_ram 0.7
panel_u4/mpc0_core2/uifu/ughb_arr/ustr_t4/uif_ghb_t3t4_ram 0.7
panel_u4/mpc0_core2/uifu/uip_arr/uip_ram_w0/uif_ip_ram 0.7
panel_u4/mpc0_core2/uifu/uip_arr/uip_ram_w1/uif_ip_ram 0.7
panel_u4/mpc0_core2/uifu/utag_arr/utag_ram_b0/uif_tag_ram 0.7
panel_u4/mpc0_core2/uifu/utag_arr/utag_ram_b1/uif_tag_ram 0.7
panel_u4/mpc0_core2/ul2_cpu_slv/usram_l2_tlb_0/uTLB_ram 0.7
panel_u4/mpc0_core2/ul2_cpu_slv/usram_l2_tlb_1/uTLB_ram 0.7
panel_u4/mpc0_core2/ul2_cpu_slv/usram_l2_tlb_2/uTLB_ram 0.7
panel_u4/mpc0_core2/ul2_cpu_slv/usram_l2_tlb_3/uTLB_ram 0.7
panel_u4/mpc0_core2/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_0 0.7
panel_u4/mpc0_core2/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_1 0.7
panel_u4/mpc0_core2/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_2 0.7
panel_u4/mpc0_core2/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_3 0.7
panel_u4/mpc0_core2/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_0 0.7
panel_u4/mpc0_core2/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_1 0.7
panel_u4/mpc0_core2/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_2 0.7
panel_u4/mpc0_core2/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_3 0.7
panel_u4/mpc0_core2/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_0 0.7
panel_u4/mpc0_core2/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_1 0.7
panel_u4/mpc0_core2/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_2 0.7
panel_u4/mpc0_core2/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_3 0.7
panel_u4/mpc0_core2/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_0 0.7
panel_u4/mpc0_core2/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_1 0.7
panel_u4/mpc0_core2/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_2 0.7
panel_u4/mpc0_core2/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_3 0.7
panel_u4/mpc0_core2/ulsu/utag_arr/utag_ram_bnk0/uls_tag_ram 0.7
panel_u4/mpc0_core2/ulsu/utag_arr/utag_ram_bnk1/uls_tag_ram 0.7
panel_u4/mpc0_core2/ulsu/utag_arr/utag_ram_bnk2/uls_tag_ram 0.7
panel_u4/mpc0_core2/ulsu/utag_arr/utag_ram_bnk3/uls_tag_ram 0.7
panel_u4/mpc0_core3/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_0 0.7
panel_u4/mpc0_core3/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_1 0.7
panel_u4/mpc0_core3/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_0 0.7
panel_u4/mpc0_core3/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_1 0.7
panel_u4/mpc0_core3/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_0 0.7
panel_u4/mpc0_core3/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_1 0.7
panel_u4/mpc0_core3/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_0 0.7
panel_u4/mpc0_core3/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_1 0.7
panel_u4/mpc0_core3/uifu/udata_arr/udata_ram_w0b0_h/uif_data_ram 0.7
panel_u4/mpc0_core3/uifu/udata_arr/udata_ram_w0b0_l/uif_data_ram 0.7
panel_u4/mpc0_core3/uifu/udata_arr/udata_ram_w0b1_h/uif_data_ram 0.7
panel_u4/mpc0_core3/uifu/udata_arr/udata_ram_w0b1_l/uif_data_ram 0.7
panel_u4/mpc0_core3/uifu/udata_arr/udata_ram_w0b2_h/uif_data_ram 0.7
panel_u4/mpc0_core3/uifu/udata_arr/udata_ram_w0b2_l/uif_data_ram 0.7
panel_u4/mpc0_core3/uifu/udata_arr/udata_ram_w0b3_h/uif_data_ram 0.7
panel_u4/mpc0_core3/uifu/udata_arr/udata_ram_w0b3_l/uif_data_ram 0.7
panel_u4/mpc0_core3/uifu/udata_arr/udata_ram_w1b0_h/uif_data_ram 0.7
panel_u4/mpc0_core3/uifu/udata_arr/udata_ram_w1b0_l/uif_data_ram 0.7
panel_u4/mpc0_core3/uifu/udata_arr/udata_ram_w1b1_h/uif_data_ram 0.7
panel_u4/mpc0_core3/uifu/udata_arr/udata_ram_w1b1_l/uif_data_ram 0.7
panel_u4/mpc0_core3/uifu/udata_arr/udata_ram_w1b2_h/uif_data_ram 0.7
panel_u4/mpc0_core3/uifu/udata_arr/udata_ram_w1b2_l/uif_data_ram 0.7
panel_u4/mpc0_core3/uifu/udata_arr/udata_ram_w1b3_h/uif_data_ram 0.7
panel_u4/mpc0_core3/uifu/udata_arr/udata_ram_w1b3_l/uif_data_ram 0.7
panel_u4/mpc0_core3/uifu/udata_arr/udata_ram_w2b0_h/uif_data_ram 0.7
panel_u4/mpc0_core3/uifu/udata_arr/udata_ram_w2b0_l/uif_data_ram 0.7
panel_u4/mpc0_core3/uifu/udata_arr/udata_ram_w2b1_h/uif_data_ram 0.7
panel_u4/mpc0_core3/uifu/udata_arr/udata_ram_w2b1_l/uif_data_ram 0.7
panel_u4/mpc0_core3/uifu/udata_arr/udata_ram_w2b2_h/uif_data_ram 0.7
panel_u4/mpc0_core3/uifu/udata_arr/udata_ram_w2b2_l/uif_data_ram 0.7
panel_u4/mpc0_core3/uifu/udata_arr/udata_ram_w2b3_h/uif_data_ram 0.7
panel_u4/mpc0_core3/uifu/udata_arr/udata_ram_w2b3_l/uif_data_ram 0.7
panel_u4/mpc0_core3/uifu/ughb_arr/udir_t0/uif_ghb_t0_ram 0.7
panel_u4/mpc0_core3/uifu/ughb_arr/udir_t1/uif_ghb_t1t2_ram 0.7
panel_u4/mpc0_core3/uifu/ughb_arr/udir_t2/uif_ghb_t1t2_ram 0.7
panel_u4/mpc0_core3/uifu/ughb_arr/udir_t3/uif_ghb_t3t4_ram 0.7
panel_u4/mpc0_core3/uifu/ughb_arr/udir_t4/uif_ghb_t3t4_ram 0.7
panel_u4/mpc0_core3/uifu/ughb_arr/ustr_t0/uif_ghb_t0_ram 0.7
panel_u4/mpc0_core3/uifu/ughb_arr/ustr_t1/uif_ghb_t1t2_ram 0.7
panel_u4/mpc0_core3/uifu/ughb_arr/ustr_t2/uif_ghb_t1t2_ram 0.7
panel_u4/mpc0_core3/uifu/ughb_arr/ustr_t3/uif_ghb_t3t4_ram 0.7
panel_u4/mpc0_core3/uifu/ughb_arr/ustr_t4/uif_ghb_t3t4_ram 0.7
panel_u4/mpc0_core3/uifu/uip_arr/uip_ram_w0/uif_ip_ram 0.7
panel_u4/mpc0_core3/uifu/uip_arr/uip_ram_w1/uif_ip_ram 0.7
panel_u4/mpc0_core3/uifu/utag_arr/utag_ram_b0/uif_tag_ram 0.7
panel_u4/mpc0_core3/uifu/utag_arr/utag_ram_b1/uif_tag_ram 0.7
panel_u4/mpc0_core3/ul2_cpu_slv/usram_l2_tlb_0/uTLB_ram 0.7
panel_u4/mpc0_core3/ul2_cpu_slv/usram_l2_tlb_1/uTLB_ram 0.7
panel_u4/mpc0_core3/ul2_cpu_slv/usram_l2_tlb_2/uTLB_ram 0.7
panel_u4/mpc0_core3/ul2_cpu_slv/usram_l2_tlb_3/uTLB_ram 0.7
panel_u4/mpc0_core3/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_0 0.7
panel_u4/mpc0_core3/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_1 0.7
panel_u4/mpc0_core3/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_2 0.7
panel_u4/mpc0_core3/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_3 0.7
panel_u4/mpc0_core3/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_0 0.7
panel_u4/mpc0_core3/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_1 0.7
panel_u4/mpc0_core3/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_2 0.7
panel_u4/mpc0_core3/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_3 0.7
panel_u4/mpc0_core3/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_0 0.7
panel_u4/mpc0_core3/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_1 0.7
panel_u4/mpc0_core3/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_2 0.7
panel_u4/mpc0_core3/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_3 0.7
panel_u4/mpc0_core3/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_0 0.7
panel_u4/mpc0_core3/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_1 0.7
panel_u4/mpc0_core3/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_2 0.7
panel_u4/mpc0_core3/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_3 0.7
panel_u4/mpc0_core3/ulsu/utag_arr/utag_ram_bnk0/uls_tag_ram 0.7
panel_u4/mpc0_core3/ulsu/utag_arr/utag_ram_bnk1/uls_tag_ram 0.7
panel_u4/mpc0_core3/ulsu/utag_arr/utag_ram_bnk2/uls_tag_ram 0.7
panel_u4/mpc0_core3/ulsu/utag_arr/utag_ram_bnk3/uls_tag_ram 0.7
panel_u4/mpc0_l2cache/ul2_logic/uprefetch/ucpu0_pf_logic/ucpu_psq_ram/usram0 0.7
panel_u4/mpc0_l2cache/ul2_logic/uprefetch/ucpu1_pf_logic/ucpu_psq_ram/usram0 0.7
panel_u4/mpc0_l2cache/ul2_logic/uprefetch/ucpu2_pf_logic/ucpu_psq_ram/usram0 0.7
panel_u4/mpc0_l2cache/ul2_logic/uprefetch/ucpu3_pf_logic/ucpu_psq_ram/usram0 0.7
panel_u4/mpc0_l2cache/ul2_logic/usram_l2_tbnk0_snp_0/usram0 0.7
panel_u4/mpc0_l2cache/ul2_logic/usram_l2_tbnk0_snp_1/usram0 0.7
panel_u4/mpc0_l2cache/ul2_logic/usram_l2_tbnk0_snp_2/usram0 0.7
panel_u4/mpc0_l2cache/ul2_logic/usram_l2_tbnk0_snp_3/usram0 0.7
panel_u4/mpc0_l2cache/ul2_logic/usram_l2_tbnk1_snp_0/usram0 0.7
panel_u4/mpc0_l2cache/ul2_logic/usram_l2_tbnk1_snp_1/usram0 0.7
panel_u4/mpc0_l2cache/ul2_logic/usram_l2_tbnk1_snp_2/usram0 0.7
panel_u4/mpc0_l2cache/ul2_logic/usram_l2_tbnk1_snp_3/usram0 0.7
panel_u4/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_01/usram0 0.7
panel_u4/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_01/usram1 0.7
panel_u4/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_23/usram0 0.7
panel_u4/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_23/usram1 0.7
panel_u4/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_45/usram0 0.7
panel_u4/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_45/usram1 0.7
panel_u4/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_67/usram0 0.7
panel_u4/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_67/usram1 0.7
panel_u4/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_89/usram0 0.7
panel_u4/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_89/usram1 0.7
panel_u4/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_ab/usram0 0.7
panel_u4/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_ab/usram1 0.7
panel_u4/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_cd/usram0 0.7
panel_u4/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_cd/usram1 0.7
panel_u4/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk0/usram0 0.7
panel_u4/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk0/usram1 0.7
panel_u4/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk1/usram0 0.7
panel_u4/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk1/usram1 0.7
panel_u4/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk2/usram0 0.7
panel_u4/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk2/usram1 0.7
panel_u4/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk3/usram0 0.7
panel_u4/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk3/usram1 0.7
panel_u4/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dirty/usram0 0.7
panel_u4/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dirty/usram1 0.7
panel_u4/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dirty/usram2 0.7
panel_u4/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dirty/usram3 0.7
panel_u4/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_ef/usram0 0.7
panel_u4/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_ef/usram1 0.7
panel_u4/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_incl_pf/usram0 0.7
panel_u4/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_01/usram0 0.7
panel_u4/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_01/usram1 0.7
panel_u4/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_23/usram0 0.7
panel_u4/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_23/usram1 0.7
panel_u4/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_45/usram0 0.7
panel_u4/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_45/usram1 0.7
panel_u4/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_67/usram0 0.7
panel_u4/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_67/usram1 0.7
panel_u4/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_89/usram0 0.7
panel_u4/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_89/usram1 0.7
panel_u4/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_ab/usram0 0.7
panel_u4/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_ab/usram1 0.7
panel_u4/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_cd/usram0 0.7
panel_u4/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_cd/usram1 0.7
panel_u4/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk0/usram0 0.7
panel_u4/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk0/usram1 0.7
panel_u4/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk1/usram0 0.7
panel_u4/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk1/usram1 0.7
panel_u4/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk2/usram0 0.7
panel_u4/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk2/usram1 0.7
panel_u4/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk3/usram0 0.7
panel_u4/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk3/usram1 0.7
panel_u4/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dirty/usram0 0.7
panel_u4/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dirty/usram1 0.7
panel_u4/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dirty/usram2 0.7
panel_u4/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dirty/usram3 0.7
panel_u4/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_ef/usram0 0.7
panel_u4/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_ef/usram1 0.7
panel_u4/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_incl_pf/usram0 0.7
panel_u4/mpc1_core0/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_0 0.7
panel_u4/mpc1_core0/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_1 0.7
panel_u4/mpc1_core0/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_0 0.7
panel_u4/mpc1_core0/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_1 0.7
panel_u4/mpc1_core0/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_0 0.7
panel_u4/mpc1_core0/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_1 0.7
panel_u4/mpc1_core0/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_0 0.7
panel_u4/mpc1_core0/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_1 0.7
panel_u4/mpc1_core0/uifu/udata_arr/udata_ram_w0b0_h/uif_data_ram 0.7
panel_u4/mpc1_core0/uifu/udata_arr/udata_ram_w0b0_l/uif_data_ram 0.7
panel_u4/mpc1_core0/uifu/udata_arr/udata_ram_w0b1_h/uif_data_ram 0.7
panel_u4/mpc1_core0/uifu/udata_arr/udata_ram_w0b1_l/uif_data_ram 0.7
panel_u4/mpc1_core0/uifu/udata_arr/udata_ram_w0b2_h/uif_data_ram 0.7
panel_u4/mpc1_core0/uifu/udata_arr/udata_ram_w0b2_l/uif_data_ram 0.7
panel_u4/mpc1_core0/uifu/udata_arr/udata_ram_w0b3_h/uif_data_ram 0.7
panel_u4/mpc1_core0/uifu/udata_arr/udata_ram_w0b3_l/uif_data_ram 0.7
panel_u4/mpc1_core0/uifu/udata_arr/udata_ram_w1b0_h/uif_data_ram 0.7
panel_u4/mpc1_core0/uifu/udata_arr/udata_ram_w1b0_l/uif_data_ram 0.7
panel_u4/mpc1_core0/uifu/udata_arr/udata_ram_w1b1_h/uif_data_ram 0.7
panel_u4/mpc1_core0/uifu/udata_arr/udata_ram_w1b1_l/uif_data_ram 0.7
panel_u4/mpc1_core0/uifu/udata_arr/udata_ram_w1b2_h/uif_data_ram 0.7
panel_u4/mpc1_core0/uifu/udata_arr/udata_ram_w1b2_l/uif_data_ram 0.7
panel_u4/mpc1_core0/uifu/udata_arr/udata_ram_w1b3_h/uif_data_ram 0.7
panel_u4/mpc1_core0/uifu/udata_arr/udata_ram_w1b3_l/uif_data_ram 0.7
panel_u4/mpc1_core0/uifu/udata_arr/udata_ram_w2b0_h/uif_data_ram 0.7
panel_u4/mpc1_core0/uifu/udata_arr/udata_ram_w2b0_l/uif_data_ram 0.7
panel_u4/mpc1_core0/uifu/udata_arr/udata_ram_w2b1_h/uif_data_ram 0.7
panel_u4/mpc1_core0/uifu/udata_arr/udata_ram_w2b1_l/uif_data_ram 0.7
panel_u4/mpc1_core0/uifu/udata_arr/udata_ram_w2b2_h/uif_data_ram 0.7
panel_u4/mpc1_core0/uifu/udata_arr/udata_ram_w2b2_l/uif_data_ram 0.7
panel_u4/mpc1_core0/uifu/udata_arr/udata_ram_w2b3_h/uif_data_ram 0.7
panel_u4/mpc1_core0/uifu/udata_arr/udata_ram_w2b3_l/uif_data_ram 0.7
panel_u4/mpc1_core0/uifu/ughb_arr/udir_t0/uif_ghb_t0_ram 0.7
panel_u4/mpc1_core0/uifu/ughb_arr/udir_t1/uif_ghb_t1t2_ram 0.7
panel_u4/mpc1_core0/uifu/ughb_arr/udir_t2/uif_ghb_t1t2_ram 0.7
panel_u4/mpc1_core0/uifu/ughb_arr/udir_t3/uif_ghb_t3t4_ram 0.7
panel_u4/mpc1_core0/uifu/ughb_arr/udir_t4/uif_ghb_t3t4_ram 0.7
panel_u4/mpc1_core0/uifu/ughb_arr/ustr_t0/uif_ghb_t0_ram 0.7
panel_u4/mpc1_core0/uifu/ughb_arr/ustr_t1/uif_ghb_t1t2_ram 0.7
panel_u4/mpc1_core0/uifu/ughb_arr/ustr_t2/uif_ghb_t1t2_ram 0.7
panel_u4/mpc1_core0/uifu/ughb_arr/ustr_t3/uif_ghb_t3t4_ram 0.7
panel_u4/mpc1_core0/uifu/ughb_arr/ustr_t4/uif_ghb_t3t4_ram 0.7
panel_u4/mpc1_core0/uifu/uip_arr/uip_ram_w0/uif_ip_ram 0.7
panel_u4/mpc1_core0/uifu/uip_arr/uip_ram_w1/uif_ip_ram 0.7
panel_u4/mpc1_core0/uifu/utag_arr/utag_ram_b0/uif_tag_ram 0.7
panel_u4/mpc1_core0/uifu/utag_arr/utag_ram_b1/uif_tag_ram 0.7
panel_u4/mpc1_core0/ul2_cpu_slv/usram_l2_tlb_0/uTLB_ram 0.7
panel_u4/mpc1_core0/ul2_cpu_slv/usram_l2_tlb_1/uTLB_ram 0.7
panel_u4/mpc1_core0/ul2_cpu_slv/usram_l2_tlb_2/uTLB_ram 0.7
panel_u4/mpc1_core0/ul2_cpu_slv/usram_l2_tlb_3/uTLB_ram 0.7
panel_u4/mpc1_core0/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_0 0.7
panel_u4/mpc1_core0/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_1 0.7
panel_u4/mpc1_core0/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_2 0.7
panel_u4/mpc1_core0/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_3 0.7
panel_u4/mpc1_core0/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_0 0.7
panel_u4/mpc1_core0/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_1 0.7
panel_u4/mpc1_core0/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_2 0.7
panel_u4/mpc1_core0/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_3 0.7
panel_u4/mpc1_core0/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_0 0.7
panel_u4/mpc1_core0/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_1 0.7
panel_u4/mpc1_core0/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_2 0.7
panel_u4/mpc1_core0/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_3 0.7
panel_u4/mpc1_core0/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_0 0.7
panel_u4/mpc1_core0/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_1 0.7
panel_u4/mpc1_core0/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_2 0.7
panel_u4/mpc1_core0/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_3 0.7
panel_u4/mpc1_core0/ulsu/utag_arr/utag_ram_bnk0/uls_tag_ram 0.7
panel_u4/mpc1_core0/ulsu/utag_arr/utag_ram_bnk1/uls_tag_ram 0.7
panel_u4/mpc1_core0/ulsu/utag_arr/utag_ram_bnk2/uls_tag_ram 0.7
panel_u4/mpc1_core0/ulsu/utag_arr/utag_ram_bnk3/uls_tag_ram 0.7
panel_u4/mpc1_core1/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_0 0.7
panel_u4/mpc1_core1/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_1 0.7
panel_u4/mpc1_core1/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_0 0.7
panel_u4/mpc1_core1/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_1 0.7
panel_u4/mpc1_core1/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_0 0.7
panel_u4/mpc1_core1/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_1 0.7
panel_u4/mpc1_core1/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_0 0.7
panel_u4/mpc1_core1/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_1 0.7
panel_u4/mpc1_core1/uifu/udata_arr/udata_ram_w0b0_h/uif_data_ram 0.7
panel_u4/mpc1_core1/uifu/udata_arr/udata_ram_w0b0_l/uif_data_ram 0.7
panel_u4/mpc1_core1/uifu/udata_arr/udata_ram_w0b1_h/uif_data_ram 0.7
panel_u4/mpc1_core1/uifu/udata_arr/udata_ram_w0b1_l/uif_data_ram 0.7
panel_u4/mpc1_core1/uifu/udata_arr/udata_ram_w0b2_h/uif_data_ram 0.7
panel_u4/mpc1_core1/uifu/udata_arr/udata_ram_w0b2_l/uif_data_ram 0.7
panel_u4/mpc1_core1/uifu/udata_arr/udata_ram_w0b3_h/uif_data_ram 0.7
panel_u4/mpc1_core1/uifu/udata_arr/udata_ram_w0b3_l/uif_data_ram 0.7
panel_u4/mpc1_core1/uifu/udata_arr/udata_ram_w1b0_h/uif_data_ram 0.7
panel_u4/mpc1_core1/uifu/udata_arr/udata_ram_w1b0_l/uif_data_ram 0.7
panel_u4/mpc1_core1/uifu/udata_arr/udata_ram_w1b1_h/uif_data_ram 0.7
panel_u4/mpc1_core1/uifu/udata_arr/udata_ram_w1b1_l/uif_data_ram 0.7
panel_u4/mpc1_core1/uifu/udata_arr/udata_ram_w1b2_h/uif_data_ram 0.7
panel_u4/mpc1_core1/uifu/udata_arr/udata_ram_w1b2_l/uif_data_ram 0.7
panel_u4/mpc1_core1/uifu/udata_arr/udata_ram_w1b3_h/uif_data_ram 0.7
panel_u4/mpc1_core1/uifu/udata_arr/udata_ram_w1b3_l/uif_data_ram 0.7
panel_u4/mpc1_core1/uifu/udata_arr/udata_ram_w2b0_h/uif_data_ram 0.7
panel_u4/mpc1_core1/uifu/udata_arr/udata_ram_w2b0_l/uif_data_ram 0.7
panel_u4/mpc1_core1/uifu/udata_arr/udata_ram_w2b1_h/uif_data_ram 0.7
panel_u4/mpc1_core1/uifu/udata_arr/udata_ram_w2b1_l/uif_data_ram 0.7
panel_u4/mpc1_core1/uifu/udata_arr/udata_ram_w2b2_h/uif_data_ram 0.7
panel_u4/mpc1_core1/uifu/udata_arr/udata_ram_w2b2_l/uif_data_ram 0.7
panel_u4/mpc1_core1/uifu/udata_arr/udata_ram_w2b3_h/uif_data_ram 0.7
panel_u4/mpc1_core1/uifu/udata_arr/udata_ram_w2b3_l/uif_data_ram 0.7
panel_u4/mpc1_core1/uifu/ughb_arr/udir_t0/uif_ghb_t0_ram 0.7
panel_u4/mpc1_core1/uifu/ughb_arr/udir_t1/uif_ghb_t1t2_ram 0.7
panel_u4/mpc1_core1/uifu/ughb_arr/udir_t2/uif_ghb_t1t2_ram 0.7
panel_u4/mpc1_core1/uifu/ughb_arr/udir_t3/uif_ghb_t3t4_ram 0.7
panel_u4/mpc1_core1/uifu/ughb_arr/udir_t4/uif_ghb_t3t4_ram 0.7
panel_u4/mpc1_core1/uifu/ughb_arr/ustr_t0/uif_ghb_t0_ram 0.7
panel_u4/mpc1_core1/uifu/ughb_arr/ustr_t1/uif_ghb_t1t2_ram 0.7
panel_u4/mpc1_core1/uifu/ughb_arr/ustr_t2/uif_ghb_t1t2_ram 0.7
panel_u4/mpc1_core1/uifu/ughb_arr/ustr_t3/uif_ghb_t3t4_ram 0.7
panel_u4/mpc1_core1/uifu/ughb_arr/ustr_t4/uif_ghb_t3t4_ram 0.7
panel_u4/mpc1_core1/uifu/uip_arr/uip_ram_w0/uif_ip_ram 0.7
panel_u4/mpc1_core1/uifu/uip_arr/uip_ram_w1/uif_ip_ram 0.7
panel_u4/mpc1_core1/uifu/utag_arr/utag_ram_b0/uif_tag_ram 0.7
panel_u4/mpc1_core1/uifu/utag_arr/utag_ram_b1/uif_tag_ram 0.7
panel_u4/mpc1_core1/ul2_cpu_slv/usram_l2_tlb_0/uTLB_ram 0.7
panel_u4/mpc1_core1/ul2_cpu_slv/usram_l2_tlb_1/uTLB_ram 0.7
panel_u4/mpc1_core1/ul2_cpu_slv/usram_l2_tlb_2/uTLB_ram 0.7
panel_u4/mpc1_core1/ul2_cpu_slv/usram_l2_tlb_3/uTLB_ram 0.7
panel_u4/mpc1_core1/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_0 0.7
panel_u4/mpc1_core1/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_1 0.7
panel_u4/mpc1_core1/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_2 0.7
panel_u4/mpc1_core1/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_3 0.7
panel_u4/mpc1_core1/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_0 0.7
panel_u4/mpc1_core1/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_1 0.7
panel_u4/mpc1_core1/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_2 0.7
panel_u4/mpc1_core1/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_3 0.7
panel_u4/mpc1_core1/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_0 0.7
panel_u4/mpc1_core1/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_1 0.7
panel_u4/mpc1_core1/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_2 0.7
panel_u4/mpc1_core1/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_3 0.7
panel_u4/mpc1_core1/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_0 0.7
panel_u4/mpc1_core1/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_1 0.7
panel_u4/mpc1_core1/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_2 0.7
panel_u4/mpc1_core1/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_3 0.7
panel_u4/mpc1_core1/ulsu/utag_arr/utag_ram_bnk0/uls_tag_ram 0.7
panel_u4/mpc1_core1/ulsu/utag_arr/utag_ram_bnk1/uls_tag_ram 0.7
panel_u4/mpc1_core1/ulsu/utag_arr/utag_ram_bnk2/uls_tag_ram 0.7
panel_u4/mpc1_core1/ulsu/utag_arr/utag_ram_bnk3/uls_tag_ram 0.7
panel_u4/mpc1_core2/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_0 0.7
panel_u4/mpc1_core2/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_1 0.7
panel_u4/mpc1_core2/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_0 0.7
panel_u4/mpc1_core2/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_1 0.7
panel_u4/mpc1_core2/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_0 0.7
panel_u4/mpc1_core2/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_1 0.7
panel_u4/mpc1_core2/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_0 0.7
panel_u4/mpc1_core2/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_1 0.7
panel_u4/mpc1_core2/uifu/udata_arr/udata_ram_w0b0_h/uif_data_ram 0.7
panel_u4/mpc1_core2/uifu/udata_arr/udata_ram_w0b0_l/uif_data_ram 0.7
panel_u4/mpc1_core2/uifu/udata_arr/udata_ram_w0b1_h/uif_data_ram 0.7
panel_u4/mpc1_core2/uifu/udata_arr/udata_ram_w0b1_l/uif_data_ram 0.7
panel_u4/mpc1_core2/uifu/udata_arr/udata_ram_w0b2_h/uif_data_ram 0.7
panel_u4/mpc1_core2/uifu/udata_arr/udata_ram_w0b2_l/uif_data_ram 0.7
panel_u4/mpc1_core2/uifu/udata_arr/udata_ram_w0b3_h/uif_data_ram 0.7
panel_u4/mpc1_core2/uifu/udata_arr/udata_ram_w0b3_l/uif_data_ram 0.7
panel_u4/mpc1_core2/uifu/udata_arr/udata_ram_w1b0_h/uif_data_ram 0.7
panel_u4/mpc1_core2/uifu/udata_arr/udata_ram_w1b0_l/uif_data_ram 0.7
panel_u4/mpc1_core2/uifu/udata_arr/udata_ram_w1b1_h/uif_data_ram 0.7
panel_u4/mpc1_core2/uifu/udata_arr/udata_ram_w1b1_l/uif_data_ram 0.7
panel_u4/mpc1_core2/uifu/udata_arr/udata_ram_w1b2_h/uif_data_ram 0.7
panel_u4/mpc1_core2/uifu/udata_arr/udata_ram_w1b2_l/uif_data_ram 0.7
panel_u4/mpc1_core2/uifu/udata_arr/udata_ram_w1b3_h/uif_data_ram 0.7
panel_u4/mpc1_core2/uifu/udata_arr/udata_ram_w1b3_l/uif_data_ram 0.7
panel_u4/mpc1_core2/uifu/udata_arr/udata_ram_w2b0_h/uif_data_ram 0.7
panel_u4/mpc1_core2/uifu/udata_arr/udata_ram_w2b0_l/uif_data_ram 0.7
panel_u4/mpc1_core2/uifu/udata_arr/udata_ram_w2b1_h/uif_data_ram 0.7
panel_u4/mpc1_core2/uifu/udata_arr/udata_ram_w2b1_l/uif_data_ram 0.7
panel_u4/mpc1_core2/uifu/udata_arr/udata_ram_w2b2_h/uif_data_ram 0.7
panel_u4/mpc1_core2/uifu/udata_arr/udata_ram_w2b2_l/uif_data_ram 0.7
panel_u4/mpc1_core2/uifu/udata_arr/udata_ram_w2b3_h/uif_data_ram 0.7
panel_u4/mpc1_core2/uifu/udata_arr/udata_ram_w2b3_l/uif_data_ram 0.7
panel_u4/mpc1_core2/uifu/ughb_arr/udir_t0/uif_ghb_t0_ram 0.7
panel_u4/mpc1_core2/uifu/ughb_arr/udir_t1/uif_ghb_t1t2_ram 0.7
panel_u4/mpc1_core2/uifu/ughb_arr/udir_t2/uif_ghb_t1t2_ram 0.7
panel_u4/mpc1_core2/uifu/ughb_arr/udir_t3/uif_ghb_t3t4_ram 0.7
panel_u4/mpc1_core2/uifu/ughb_arr/udir_t4/uif_ghb_t3t4_ram 0.7
panel_u4/mpc1_core2/uifu/ughb_arr/ustr_t0/uif_ghb_t0_ram 0.7
panel_u4/mpc1_core2/uifu/ughb_arr/ustr_t1/uif_ghb_t1t2_ram 0.7
panel_u4/mpc1_core2/uifu/ughb_arr/ustr_t2/uif_ghb_t1t2_ram 0.7
panel_u4/mpc1_core2/uifu/ughb_arr/ustr_t3/uif_ghb_t3t4_ram 0.7
panel_u4/mpc1_core2/uifu/ughb_arr/ustr_t4/uif_ghb_t3t4_ram 0.7
panel_u4/mpc1_core2/uifu/uip_arr/uip_ram_w0/uif_ip_ram 0.7
panel_u4/mpc1_core2/uifu/uip_arr/uip_ram_w1/uif_ip_ram 0.7
panel_u4/mpc1_core2/uifu/utag_arr/utag_ram_b0/uif_tag_ram 0.7
panel_u4/mpc1_core2/uifu/utag_arr/utag_ram_b1/uif_tag_ram 0.7
panel_u4/mpc1_core2/ul2_cpu_slv/usram_l2_tlb_0/uTLB_ram 0.7
panel_u4/mpc1_core2/ul2_cpu_slv/usram_l2_tlb_1/uTLB_ram 0.7
panel_u4/mpc1_core2/ul2_cpu_slv/usram_l2_tlb_2/uTLB_ram 0.7
panel_u4/mpc1_core2/ul2_cpu_slv/usram_l2_tlb_3/uTLB_ram 0.7
panel_u4/mpc1_core2/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_0 0.7
panel_u4/mpc1_core2/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_1 0.7
panel_u4/mpc1_core2/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_2 0.7
panel_u4/mpc1_core2/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_3 0.7
panel_u4/mpc1_core2/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_0 0.7
panel_u4/mpc1_core2/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_1 0.7
panel_u4/mpc1_core2/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_2 0.7
panel_u4/mpc1_core2/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_3 0.7
panel_u4/mpc1_core2/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_0 0.7
panel_u4/mpc1_core2/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_1 0.7
panel_u4/mpc1_core2/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_2 0.7
panel_u4/mpc1_core2/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_3 0.7
panel_u4/mpc1_core2/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_0 0.7
panel_u4/mpc1_core2/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_1 0.7
panel_u4/mpc1_core2/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_2 0.7
panel_u4/mpc1_core2/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_3 0.7
panel_u4/mpc1_core2/ulsu/utag_arr/utag_ram_bnk0/uls_tag_ram 0.7
panel_u4/mpc1_core2/ulsu/utag_arr/utag_ram_bnk1/uls_tag_ram 0.7
panel_u4/mpc1_core2/ulsu/utag_arr/utag_ram_bnk2/uls_tag_ram 0.7
panel_u4/mpc1_core2/ulsu/utag_arr/utag_ram_bnk3/uls_tag_ram 0.7
panel_u4/mpc1_core3/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_0 0.7
panel_u4/mpc1_core3/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_1 0.7
panel_u4/mpc1_core3/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_0 0.7
panel_u4/mpc1_core3/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_1 0.7
panel_u4/mpc1_core3/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_0 0.7
panel_u4/mpc1_core3/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_1 0.7
panel_u4/mpc1_core3/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_0 0.7
panel_u4/mpc1_core3/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_1 0.7
panel_u4/mpc1_core3/uifu/udata_arr/udata_ram_w0b0_h/uif_data_ram 0.7
panel_u4/mpc1_core3/uifu/udata_arr/udata_ram_w0b0_l/uif_data_ram 0.7
panel_u4/mpc1_core3/uifu/udata_arr/udata_ram_w0b1_h/uif_data_ram 0.7
panel_u4/mpc1_core3/uifu/udata_arr/udata_ram_w0b1_l/uif_data_ram 0.7
panel_u4/mpc1_core3/uifu/udata_arr/udata_ram_w0b2_h/uif_data_ram 0.7
panel_u4/mpc1_core3/uifu/udata_arr/udata_ram_w0b2_l/uif_data_ram 0.7
panel_u4/mpc1_core3/uifu/udata_arr/udata_ram_w0b3_h/uif_data_ram 0.7
panel_u4/mpc1_core3/uifu/udata_arr/udata_ram_w0b3_l/uif_data_ram 0.7
panel_u4/mpc1_core3/uifu/udata_arr/udata_ram_w1b0_h/uif_data_ram 0.7
panel_u4/mpc1_core3/uifu/udata_arr/udata_ram_w1b0_l/uif_data_ram 0.7
panel_u4/mpc1_core3/uifu/udata_arr/udata_ram_w1b1_h/uif_data_ram 0.7
panel_u4/mpc1_core3/uifu/udata_arr/udata_ram_w1b1_l/uif_data_ram 0.7
panel_u4/mpc1_core3/uifu/udata_arr/udata_ram_w1b2_h/uif_data_ram 0.7
panel_u4/mpc1_core3/uifu/udata_arr/udata_ram_w1b2_l/uif_data_ram 0.7
panel_u4/mpc1_core3/uifu/udata_arr/udata_ram_w1b3_h/uif_data_ram 0.7
panel_u4/mpc1_core3/uifu/udata_arr/udata_ram_w1b3_l/uif_data_ram 0.7
panel_u4/mpc1_core3/uifu/udata_arr/udata_ram_w2b0_h/uif_data_ram 0.7
panel_u4/mpc1_core3/uifu/udata_arr/udata_ram_w2b0_l/uif_data_ram 0.7
panel_u4/mpc1_core3/uifu/udata_arr/udata_ram_w2b1_h/uif_data_ram 0.7
panel_u4/mpc1_core3/uifu/udata_arr/udata_ram_w2b1_l/uif_data_ram 0.7
panel_u4/mpc1_core3/uifu/udata_arr/udata_ram_w2b2_h/uif_data_ram 0.7
panel_u4/mpc1_core3/uifu/udata_arr/udata_ram_w2b2_l/uif_data_ram 0.7
panel_u4/mpc1_core3/uifu/udata_arr/udata_ram_w2b3_h/uif_data_ram 0.7
panel_u4/mpc1_core3/uifu/udata_arr/udata_ram_w2b3_l/uif_data_ram 0.7
panel_u4/mpc1_core3/uifu/ughb_arr/udir_t0/uif_ghb_t0_ram 0.7
panel_u4/mpc1_core3/uifu/ughb_arr/udir_t1/uif_ghb_t1t2_ram 0.7
panel_u4/mpc1_core3/uifu/ughb_arr/udir_t2/uif_ghb_t1t2_ram 0.7
panel_u4/mpc1_core3/uifu/ughb_arr/udir_t3/uif_ghb_t3t4_ram 0.7
panel_u4/mpc1_core3/uifu/ughb_arr/udir_t4/uif_ghb_t3t4_ram 0.7
panel_u4/mpc1_core3/uifu/ughb_arr/ustr_t0/uif_ghb_t0_ram 0.7
panel_u4/mpc1_core3/uifu/ughb_arr/ustr_t1/uif_ghb_t1t2_ram 0.7
panel_u4/mpc1_core3/uifu/ughb_arr/ustr_t2/uif_ghb_t1t2_ram 0.7
panel_u4/mpc1_core3/uifu/ughb_arr/ustr_t3/uif_ghb_t3t4_ram 0.7
panel_u4/mpc1_core3/uifu/ughb_arr/ustr_t4/uif_ghb_t3t4_ram 0.7
panel_u4/mpc1_core3/uifu/uip_arr/uip_ram_w0/uif_ip_ram 0.7
panel_u4/mpc1_core3/uifu/uip_arr/uip_ram_w1/uif_ip_ram 0.7
panel_u4/mpc1_core3/uifu/utag_arr/utag_ram_b0/uif_tag_ram 0.7
panel_u4/mpc1_core3/uifu/utag_arr/utag_ram_b1/uif_tag_ram 0.7
panel_u4/mpc1_core3/ul2_cpu_slv/usram_l2_tlb_0/uTLB_ram 0.7
panel_u4/mpc1_core3/ul2_cpu_slv/usram_l2_tlb_1/uTLB_ram 0.7
panel_u4/mpc1_core3/ul2_cpu_slv/usram_l2_tlb_2/uTLB_ram 0.7
panel_u4/mpc1_core3/ul2_cpu_slv/usram_l2_tlb_3/uTLB_ram 0.7
panel_u4/mpc1_core3/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_0 0.7
panel_u4/mpc1_core3/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_1 0.7
panel_u4/mpc1_core3/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_2 0.7
panel_u4/mpc1_core3/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_3 0.7
panel_u4/mpc1_core3/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_0 0.7
panel_u4/mpc1_core3/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_1 0.7
panel_u4/mpc1_core3/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_2 0.7
panel_u4/mpc1_core3/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_3 0.7
panel_u4/mpc1_core3/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_0 0.7
panel_u4/mpc1_core3/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_1 0.7
panel_u4/mpc1_core3/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_2 0.7
panel_u4/mpc1_core3/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_3 0.7
panel_u4/mpc1_core3/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_0 0.7
panel_u4/mpc1_core3/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_1 0.7
panel_u4/mpc1_core3/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_2 0.7
panel_u4/mpc1_core3/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_3 0.7
panel_u4/mpc1_core3/ulsu/utag_arr/utag_ram_bnk0/uls_tag_ram 0.7
panel_u4/mpc1_core3/ulsu/utag_arr/utag_ram_bnk1/uls_tag_ram 0.7
panel_u4/mpc1_core3/ulsu/utag_arr/utag_ram_bnk2/uls_tag_ram 0.7
panel_u4/mpc1_core3/ulsu/utag_arr/utag_ram_bnk3/uls_tag_ram 0.7
panel_u4/mpc1_l2cache/ul2_logic/uprefetch/ucpu0_pf_logic/ucpu_psq_ram/usram0 0.7
panel_u4/mpc1_l2cache/ul2_logic/uprefetch/ucpu1_pf_logic/ucpu_psq_ram/usram0 0.7
panel_u4/mpc1_l2cache/ul2_logic/uprefetch/ucpu2_pf_logic/ucpu_psq_ram/usram0 0.7
panel_u4/mpc1_l2cache/ul2_logic/uprefetch/ucpu3_pf_logic/ucpu_psq_ram/usram0 0.7
panel_u4/mpc1_l2cache/ul2_logic/usram_l2_tbnk0_snp_0/usram0 0.7
panel_u4/mpc1_l2cache/ul2_logic/usram_l2_tbnk0_snp_1/usram0 0.7
panel_u4/mpc1_l2cache/ul2_logic/usram_l2_tbnk0_snp_2/usram0 0.7
panel_u4/mpc1_l2cache/ul2_logic/usram_l2_tbnk0_snp_3/usram0 0.7
panel_u4/mpc1_l2cache/ul2_logic/usram_l2_tbnk1_snp_0/usram0 0.7
panel_u4/mpc1_l2cache/ul2_logic/usram_l2_tbnk1_snp_1/usram0 0.7
panel_u4/mpc1_l2cache/ul2_logic/usram_l2_tbnk1_snp_2/usram0 0.7
panel_u4/mpc1_l2cache/ul2_logic/usram_l2_tbnk1_snp_3/usram0 0.7
panel_u4/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_01/usram0 0.7
panel_u4/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_01/usram1 0.7
panel_u4/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_23/usram0 0.7
panel_u4/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_23/usram1 0.7
panel_u4/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_45/usram0 0.7
panel_u4/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_45/usram1 0.7
panel_u4/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_67/usram0 0.7
panel_u4/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_67/usram1 0.7
panel_u4/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_89/usram0 0.7
panel_u4/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_89/usram1 0.7
panel_u4/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_ab/usram0 0.7
panel_u4/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_ab/usram1 0.7
panel_u4/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_cd/usram0 0.7
panel_u4/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_cd/usram1 0.7
panel_u4/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk0/usram0 0.7
panel_u4/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk0/usram1 0.7
panel_u4/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk1/usram0 0.7
panel_u4/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk1/usram1 0.7
panel_u4/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk2/usram0 0.7
panel_u4/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk2/usram1 0.7
panel_u4/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk3/usram0 0.7
panel_u4/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk3/usram1 0.7
panel_u4/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dirty/usram0 0.7
panel_u4/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dirty/usram1 0.7
panel_u4/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dirty/usram2 0.7
panel_u4/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dirty/usram3 0.7
panel_u4/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_ef/usram0 0.7
panel_u4/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_ef/usram1 0.7
panel_u4/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_incl_pf/usram0 0.7
panel_u4/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_01/usram0 0.7
panel_u4/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_01/usram1 0.7
panel_u4/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_23/usram0 0.7
panel_u4/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_23/usram1 0.7
panel_u4/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_45/usram0 0.7
panel_u4/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_45/usram1 0.7
panel_u4/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_67/usram0 0.7
panel_u4/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_67/usram1 0.7
panel_u4/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_89/usram0 0.7
panel_u4/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_89/usram1 0.7
panel_u4/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_ab/usram0 0.7
panel_u4/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_ab/usram1 0.7
panel_u4/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_cd/usram0 0.7
panel_u4/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_cd/usram1 0.7
panel_u4/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk0/usram0 0.7
panel_u4/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk0/usram1 0.7
panel_u4/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk1/usram0 0.7
panel_u4/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk1/usram1 0.7
panel_u4/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk2/usram0 0.7
panel_u4/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk2/usram1 0.7
panel_u4/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk3/usram0 0.7
panel_u4/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk3/usram1 0.7
panel_u4/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dirty/usram0 0.7
panel_u4/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dirty/usram1 0.7
panel_u4/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dirty/usram2 0.7
panel_u4/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dirty/usram3 0.7
panel_u4/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_ef/usram0 0.7
panel_u4/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_ef/usram1 0.7
panel_u4/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_incl_pf/usram0 0.7
panel_u5/dxe_u/dnbc_u0/etf_sram/array 0.7
panel_u5/dxe_u/dnbc_u1/etf_sram/array 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_0__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_0__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_0__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_0__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_10__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_10__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_10__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_10__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_11__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_11__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_11__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_11__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_12__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_12__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_12__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_12__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_13__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_13__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_13__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_13__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_14__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_14__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_14__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_14__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_15__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_15__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_15__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_15__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_16__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_16__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_16__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_16__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_17__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_17__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_17__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_17__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_18__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_18__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_18__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_18__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_19__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_19__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_19__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_19__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_1__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_1__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_1__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_1__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_20__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_20__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_20__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_20__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_21__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_21__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_21__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_21__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_22__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_22__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_22__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_22__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_23__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_23__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_23__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_23__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_2__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_2__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_2__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_2__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_3__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_3__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_3__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_3__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_4__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_4__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_4__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_4__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_5__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_5__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_5__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_5__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_6__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_6__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_6__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_6__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_7__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_7__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_7__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_7__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_8__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_8__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_8__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_8__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_9__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_9__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_9__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_9__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_0__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_0__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_0__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_0__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_10__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_10__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_10__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_10__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_11__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_11__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_11__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_11__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_12__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_12__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_12__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_12__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_13__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_13__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_13__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_13__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_14__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_14__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_14__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_14__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_15__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_15__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_15__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_15__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_16__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_16__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_16__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_16__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_17__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_17__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_17__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_17__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_18__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_18__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_18__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_18__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_19__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_19__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_19__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_19__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_1__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_1__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_1__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_1__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_20__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_20__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_20__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_20__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_21__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_21__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_21__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_21__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_22__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_22__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_22__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_22__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_23__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_23__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_23__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_23__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_2__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_2__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_2__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_2__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_3__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_3__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_3__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_3__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_4__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_4__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_4__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_4__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_5__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_5__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_5__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_5__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_6__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_6__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_6__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_6__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_7__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_7__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_7__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_7__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_8__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_8__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_8__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_8__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_9__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_9__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_9__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_9__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_uop/uop_ram/gen_uop_ram_ram0 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_uop/uop_ram/gen_uop_ram_ram1 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_in/cfl_buf/cbuf/ram0 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_in/cfl_buf/cbuf/ram1 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_out/rsp_snp/rsp/rsp_l2c/rsp_dbuf/ram00 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_out/rsp_snp/rsp/rsp_l2c/rsp_dbuf/ram01 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_out/rsp_snp/rsp/rsp_l2c/rsp_dbuf/ram10 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_out/rsp_snp/rsp/rsp_l2c/rsp_dbuf/ram11 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_out/rsp_snp/rsp/rsp_mcu/rsp_dbuf/ram00 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_out/rsp_snp/rsp/rsp_mcu/rsp_dbuf/ram01 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_out/rsp_snp/rsp/rsp_mcu/rsp_dbuf/ram10 0.7
panel_u5/dxe_u/dxe_dcm0/dcu/dcu_out/rsp_snp/rsp/rsp_mcu/rsp_dbuf/ram11 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_0__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_0__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_0__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_0__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_10__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_10__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_10__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_10__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_11__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_11__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_11__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_11__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_12__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_12__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_12__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_12__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_13__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_13__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_13__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_13__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_14__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_14__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_14__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_14__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_15__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_15__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_15__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_15__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_16__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_16__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_16__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_16__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_17__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_17__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_17__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_17__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_18__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_18__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_18__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_18__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_19__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_19__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_19__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_19__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_1__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_1__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_1__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_1__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_20__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_20__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_20__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_20__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_21__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_21__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_21__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_21__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_22__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_22__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_22__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_22__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_23__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_23__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_23__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_23__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_2__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_2__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_2__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_2__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_3__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_3__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_3__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_3__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_4__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_4__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_4__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_4__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_5__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_5__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_5__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_5__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_6__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_6__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_6__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_6__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_7__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_7__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_7__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_7__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_8__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_8__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_8__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_8__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_9__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_9__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_9__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_9__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_0__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_0__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_0__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_0__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_10__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_10__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_10__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_10__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_11__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_11__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_11__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_11__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_12__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_12__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_12__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_12__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_13__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_13__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_13__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_13__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_14__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_14__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_14__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_14__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_15__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_15__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_15__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_15__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_16__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_16__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_16__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_16__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_17__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_17__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_17__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_17__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_18__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_18__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_18__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_18__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_19__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_19__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_19__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_19__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_1__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_1__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_1__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_1__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_20__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_20__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_20__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_20__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_21__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_21__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_21__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_21__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_22__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_22__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_22__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_22__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_23__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_23__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_23__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_23__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_2__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_2__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_2__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_2__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_3__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_3__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_3__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_3__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_4__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_4__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_4__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_4__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_5__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_5__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_5__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_5__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_6__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_6__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_6__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_6__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_7__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_7__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_7__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_7__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_8__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_8__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_8__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_8__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_9__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_9__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_9__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_9__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_uop/uop_ram/gen_uop_ram_ram0 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_uop/uop_ram/gen_uop_ram_ram1 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_in/cfl_buf/cbuf/ram0 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_in/cfl_buf/cbuf/ram1 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_out/rsp_snp/rsp/rsp_l2c/rsp_dbuf/ram00 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_out/rsp_snp/rsp/rsp_l2c/rsp_dbuf/ram01 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_out/rsp_snp/rsp/rsp_l2c/rsp_dbuf/ram10 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_out/rsp_snp/rsp/rsp_l2c/rsp_dbuf/ram11 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_out/rsp_snp/rsp/rsp_mcu/rsp_dbuf/ram00 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_out/rsp_snp/rsp/rsp_mcu/rsp_dbuf/ram01 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_out/rsp_snp/rsp/rsp_mcu/rsp_dbuf/ram10 0.7
panel_u5/dxe_u/dxe_dcm1/dcu/dcu_out/rsp_snp/rsp/rsp_mcu/rsp_dbuf/ram11 0.7
panel_u5/mpc0_core0/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_0 0.7
panel_u5/mpc0_core0/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_1 0.7
panel_u5/mpc0_core0/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_0 0.7
panel_u5/mpc0_core0/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_1 0.7
panel_u5/mpc0_core0/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_0 0.7
panel_u5/mpc0_core0/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_1 0.7
panel_u5/mpc0_core0/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_0 0.7
panel_u5/mpc0_core0/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_1 0.7
panel_u5/mpc0_core0/uifu/udata_arr/udata_ram_w0b0_h/uif_data_ram 0.7
panel_u5/mpc0_core0/uifu/udata_arr/udata_ram_w0b0_l/uif_data_ram 0.7
panel_u5/mpc0_core0/uifu/udata_arr/udata_ram_w0b1_h/uif_data_ram 0.7
panel_u5/mpc0_core0/uifu/udata_arr/udata_ram_w0b1_l/uif_data_ram 0.7
panel_u5/mpc0_core0/uifu/udata_arr/udata_ram_w0b2_h/uif_data_ram 0.7
panel_u5/mpc0_core0/uifu/udata_arr/udata_ram_w0b2_l/uif_data_ram 0.7
panel_u5/mpc0_core0/uifu/udata_arr/udata_ram_w0b3_h/uif_data_ram 0.7
panel_u5/mpc0_core0/uifu/udata_arr/udata_ram_w0b3_l/uif_data_ram 0.7
panel_u5/mpc0_core0/uifu/udata_arr/udata_ram_w1b0_h/uif_data_ram 0.7
panel_u5/mpc0_core0/uifu/udata_arr/udata_ram_w1b0_l/uif_data_ram 0.7
panel_u5/mpc0_core0/uifu/udata_arr/udata_ram_w1b1_h/uif_data_ram 0.7
panel_u5/mpc0_core0/uifu/udata_arr/udata_ram_w1b1_l/uif_data_ram 0.7
panel_u5/mpc0_core0/uifu/udata_arr/udata_ram_w1b2_h/uif_data_ram 0.7
panel_u5/mpc0_core0/uifu/udata_arr/udata_ram_w1b2_l/uif_data_ram 0.7
panel_u5/mpc0_core0/uifu/udata_arr/udata_ram_w1b3_h/uif_data_ram 0.7
panel_u5/mpc0_core0/uifu/udata_arr/udata_ram_w1b3_l/uif_data_ram 0.7
panel_u5/mpc0_core0/uifu/udata_arr/udata_ram_w2b0_h/uif_data_ram 0.7
panel_u5/mpc0_core0/uifu/udata_arr/udata_ram_w2b0_l/uif_data_ram 0.7
panel_u5/mpc0_core0/uifu/udata_arr/udata_ram_w2b1_h/uif_data_ram 0.7
panel_u5/mpc0_core0/uifu/udata_arr/udata_ram_w2b1_l/uif_data_ram 0.7
panel_u5/mpc0_core0/uifu/udata_arr/udata_ram_w2b2_h/uif_data_ram 0.7
panel_u5/mpc0_core0/uifu/udata_arr/udata_ram_w2b2_l/uif_data_ram 0.7
panel_u5/mpc0_core0/uifu/udata_arr/udata_ram_w2b3_h/uif_data_ram 0.7
panel_u5/mpc0_core0/uifu/udata_arr/udata_ram_w2b3_l/uif_data_ram 0.7
panel_u5/mpc0_core0/uifu/ughb_arr/udir_t0/uif_ghb_t0_ram 0.7
panel_u5/mpc0_core0/uifu/ughb_arr/udir_t1/uif_ghb_t1t2_ram 0.7
panel_u5/mpc0_core0/uifu/ughb_arr/udir_t2/uif_ghb_t1t2_ram 0.7
panel_u5/mpc0_core0/uifu/ughb_arr/udir_t3/uif_ghb_t3t4_ram 0.7
panel_u5/mpc0_core0/uifu/ughb_arr/udir_t4/uif_ghb_t3t4_ram 0.7
panel_u5/mpc0_core0/uifu/ughb_arr/ustr_t0/uif_ghb_t0_ram 0.7
panel_u5/mpc0_core0/uifu/ughb_arr/ustr_t1/uif_ghb_t1t2_ram 0.7
panel_u5/mpc0_core0/uifu/ughb_arr/ustr_t2/uif_ghb_t1t2_ram 0.7
panel_u5/mpc0_core0/uifu/ughb_arr/ustr_t3/uif_ghb_t3t4_ram 0.7
panel_u5/mpc0_core0/uifu/ughb_arr/ustr_t4/uif_ghb_t3t4_ram 0.7
panel_u5/mpc0_core0/uifu/uip_arr/uip_ram_w0/uif_ip_ram 0.7
panel_u5/mpc0_core0/uifu/uip_arr/uip_ram_w1/uif_ip_ram 0.7
panel_u5/mpc0_core0/uifu/utag_arr/utag_ram_b0/uif_tag_ram 0.7
panel_u5/mpc0_core0/uifu/utag_arr/utag_ram_b1/uif_tag_ram 0.7
panel_u5/mpc0_core0/ul2_cpu_slv/usram_l2_tlb_0/uTLB_ram 0.7
panel_u5/mpc0_core0/ul2_cpu_slv/usram_l2_tlb_1/uTLB_ram 0.7
panel_u5/mpc0_core0/ul2_cpu_slv/usram_l2_tlb_2/uTLB_ram 0.7
panel_u5/mpc0_core0/ul2_cpu_slv/usram_l2_tlb_3/uTLB_ram 0.7
panel_u5/mpc0_core0/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_0 0.7
panel_u5/mpc0_core0/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_1 0.7
panel_u5/mpc0_core0/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_2 0.7
panel_u5/mpc0_core0/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_3 0.7
panel_u5/mpc0_core0/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_0 0.7
panel_u5/mpc0_core0/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_1 0.7
panel_u5/mpc0_core0/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_2 0.7
panel_u5/mpc0_core0/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_3 0.7
panel_u5/mpc0_core0/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_0 0.7
panel_u5/mpc0_core0/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_1 0.7
panel_u5/mpc0_core0/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_2 0.7
panel_u5/mpc0_core0/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_3 0.7
panel_u5/mpc0_core0/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_0 0.7
panel_u5/mpc0_core0/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_1 0.7
panel_u5/mpc0_core0/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_2 0.7
panel_u5/mpc0_core0/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_3 0.7
panel_u5/mpc0_core0/ulsu/utag_arr/utag_ram_bnk0/uls_tag_ram 0.7
panel_u5/mpc0_core0/ulsu/utag_arr/utag_ram_bnk1/uls_tag_ram 0.7
panel_u5/mpc0_core0/ulsu/utag_arr/utag_ram_bnk2/uls_tag_ram 0.7
panel_u5/mpc0_core0/ulsu/utag_arr/utag_ram_bnk3/uls_tag_ram 0.7
panel_u5/mpc0_core1/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_0 0.7
panel_u5/mpc0_core1/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_1 0.7
panel_u5/mpc0_core1/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_0 0.7
panel_u5/mpc0_core1/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_1 0.7
panel_u5/mpc0_core1/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_0 0.7
panel_u5/mpc0_core1/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_1 0.7
panel_u5/mpc0_core1/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_0 0.7
panel_u5/mpc0_core1/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_1 0.7
panel_u5/mpc0_core1/uifu/udata_arr/udata_ram_w0b0_h/uif_data_ram 0.7
panel_u5/mpc0_core1/uifu/udata_arr/udata_ram_w0b0_l/uif_data_ram 0.7
panel_u5/mpc0_core1/uifu/udata_arr/udata_ram_w0b1_h/uif_data_ram 0.7
panel_u5/mpc0_core1/uifu/udata_arr/udata_ram_w0b1_l/uif_data_ram 0.7
panel_u5/mpc0_core1/uifu/udata_arr/udata_ram_w0b2_h/uif_data_ram 0.7
panel_u5/mpc0_core1/uifu/udata_arr/udata_ram_w0b2_l/uif_data_ram 0.7
panel_u5/mpc0_core1/uifu/udata_arr/udata_ram_w0b3_h/uif_data_ram 0.7
panel_u5/mpc0_core1/uifu/udata_arr/udata_ram_w0b3_l/uif_data_ram 0.7
panel_u5/mpc0_core1/uifu/udata_arr/udata_ram_w1b0_h/uif_data_ram 0.7
panel_u5/mpc0_core1/uifu/udata_arr/udata_ram_w1b0_l/uif_data_ram 0.7
panel_u5/mpc0_core1/uifu/udata_arr/udata_ram_w1b1_h/uif_data_ram 0.7
panel_u5/mpc0_core1/uifu/udata_arr/udata_ram_w1b1_l/uif_data_ram 0.7
panel_u5/mpc0_core1/uifu/udata_arr/udata_ram_w1b2_h/uif_data_ram 0.7
panel_u5/mpc0_core1/uifu/udata_arr/udata_ram_w1b2_l/uif_data_ram 0.7
panel_u5/mpc0_core1/uifu/udata_arr/udata_ram_w1b3_h/uif_data_ram 0.7
panel_u5/mpc0_core1/uifu/udata_arr/udata_ram_w1b3_l/uif_data_ram 0.7
panel_u5/mpc0_core1/uifu/udata_arr/udata_ram_w2b0_h/uif_data_ram 0.7
panel_u5/mpc0_core1/uifu/udata_arr/udata_ram_w2b0_l/uif_data_ram 0.7
panel_u5/mpc0_core1/uifu/udata_arr/udata_ram_w2b1_h/uif_data_ram 0.7
panel_u5/mpc0_core1/uifu/udata_arr/udata_ram_w2b1_l/uif_data_ram 0.7
panel_u5/mpc0_core1/uifu/udata_arr/udata_ram_w2b2_h/uif_data_ram 0.7
panel_u5/mpc0_core1/uifu/udata_arr/udata_ram_w2b2_l/uif_data_ram 0.7
panel_u5/mpc0_core1/uifu/udata_arr/udata_ram_w2b3_h/uif_data_ram 0.7
panel_u5/mpc0_core1/uifu/udata_arr/udata_ram_w2b3_l/uif_data_ram 0.7
panel_u5/mpc0_core1/uifu/ughb_arr/udir_t0/uif_ghb_t0_ram 0.7
panel_u5/mpc0_core1/uifu/ughb_arr/udir_t1/uif_ghb_t1t2_ram 0.7
panel_u5/mpc0_core1/uifu/ughb_arr/udir_t2/uif_ghb_t1t2_ram 0.7
panel_u5/mpc0_core1/uifu/ughb_arr/udir_t3/uif_ghb_t3t4_ram 0.7
panel_u5/mpc0_core1/uifu/ughb_arr/udir_t4/uif_ghb_t3t4_ram 0.7
panel_u5/mpc0_core1/uifu/ughb_arr/ustr_t0/uif_ghb_t0_ram 0.7
panel_u5/mpc0_core1/uifu/ughb_arr/ustr_t1/uif_ghb_t1t2_ram 0.7
panel_u5/mpc0_core1/uifu/ughb_arr/ustr_t2/uif_ghb_t1t2_ram 0.7
panel_u5/mpc0_core1/uifu/ughb_arr/ustr_t3/uif_ghb_t3t4_ram 0.7
panel_u5/mpc0_core1/uifu/ughb_arr/ustr_t4/uif_ghb_t3t4_ram 0.7
panel_u5/mpc0_core1/uifu/uip_arr/uip_ram_w0/uif_ip_ram 0.7
panel_u5/mpc0_core1/uifu/uip_arr/uip_ram_w1/uif_ip_ram 0.7
panel_u5/mpc0_core1/uifu/utag_arr/utag_ram_b0/uif_tag_ram 0.7
panel_u5/mpc0_core1/uifu/utag_arr/utag_ram_b1/uif_tag_ram 0.7
panel_u5/mpc0_core1/ul2_cpu_slv/usram_l2_tlb_0/uTLB_ram 0.7
panel_u5/mpc0_core1/ul2_cpu_slv/usram_l2_tlb_1/uTLB_ram 0.7
panel_u5/mpc0_core1/ul2_cpu_slv/usram_l2_tlb_2/uTLB_ram 0.7
panel_u5/mpc0_core1/ul2_cpu_slv/usram_l2_tlb_3/uTLB_ram 0.7
panel_u5/mpc0_core1/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_0 0.7
panel_u5/mpc0_core1/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_1 0.7
panel_u5/mpc0_core1/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_2 0.7
panel_u5/mpc0_core1/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_3 0.7
panel_u5/mpc0_core1/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_0 0.7
panel_u5/mpc0_core1/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_1 0.7
panel_u5/mpc0_core1/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_2 0.7
panel_u5/mpc0_core1/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_3 0.7
panel_u5/mpc0_core1/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_0 0.7
panel_u5/mpc0_core1/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_1 0.7
panel_u5/mpc0_core1/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_2 0.7
panel_u5/mpc0_core1/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_3 0.7
panel_u5/mpc0_core1/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_0 0.7
panel_u5/mpc0_core1/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_1 0.7
panel_u5/mpc0_core1/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_2 0.7
panel_u5/mpc0_core1/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_3 0.7
panel_u5/mpc0_core1/ulsu/utag_arr/utag_ram_bnk0/uls_tag_ram 0.7
panel_u5/mpc0_core1/ulsu/utag_arr/utag_ram_bnk1/uls_tag_ram 0.7
panel_u5/mpc0_core1/ulsu/utag_arr/utag_ram_bnk2/uls_tag_ram 0.7
panel_u5/mpc0_core1/ulsu/utag_arr/utag_ram_bnk3/uls_tag_ram 0.7
panel_u5/mpc0_core2/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_0 0.7
panel_u5/mpc0_core2/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_1 0.7
panel_u5/mpc0_core2/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_0 0.7
panel_u5/mpc0_core2/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_1 0.7
panel_u5/mpc0_core2/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_0 0.7
panel_u5/mpc0_core2/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_1 0.7
panel_u5/mpc0_core2/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_0 0.7
panel_u5/mpc0_core2/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_1 0.7
panel_u5/mpc0_core2/uifu/udata_arr/udata_ram_w0b0_h/uif_data_ram 0.7
panel_u5/mpc0_core2/uifu/udata_arr/udata_ram_w0b0_l/uif_data_ram 0.7
panel_u5/mpc0_core2/uifu/udata_arr/udata_ram_w0b1_h/uif_data_ram 0.7
panel_u5/mpc0_core2/uifu/udata_arr/udata_ram_w0b1_l/uif_data_ram 0.7
panel_u5/mpc0_core2/uifu/udata_arr/udata_ram_w0b2_h/uif_data_ram 0.7
panel_u5/mpc0_core2/uifu/udata_arr/udata_ram_w0b2_l/uif_data_ram 0.7
panel_u5/mpc0_core2/uifu/udata_arr/udata_ram_w0b3_h/uif_data_ram 0.7
panel_u5/mpc0_core2/uifu/udata_arr/udata_ram_w0b3_l/uif_data_ram 0.7
panel_u5/mpc0_core2/uifu/udata_arr/udata_ram_w1b0_h/uif_data_ram 0.7
panel_u5/mpc0_core2/uifu/udata_arr/udata_ram_w1b0_l/uif_data_ram 0.7
panel_u5/mpc0_core2/uifu/udata_arr/udata_ram_w1b1_h/uif_data_ram 0.7
panel_u5/mpc0_core2/uifu/udata_arr/udata_ram_w1b1_l/uif_data_ram 0.7
panel_u5/mpc0_core2/uifu/udata_arr/udata_ram_w1b2_h/uif_data_ram 0.7
panel_u5/mpc0_core2/uifu/udata_arr/udata_ram_w1b2_l/uif_data_ram 0.7
panel_u5/mpc0_core2/uifu/udata_arr/udata_ram_w1b3_h/uif_data_ram 0.7
panel_u5/mpc0_core2/uifu/udata_arr/udata_ram_w1b3_l/uif_data_ram 0.7
panel_u5/mpc0_core2/uifu/udata_arr/udata_ram_w2b0_h/uif_data_ram 0.7
panel_u5/mpc0_core2/uifu/udata_arr/udata_ram_w2b0_l/uif_data_ram 0.7
panel_u5/mpc0_core2/uifu/udata_arr/udata_ram_w2b1_h/uif_data_ram 0.7
panel_u5/mpc0_core2/uifu/udata_arr/udata_ram_w2b1_l/uif_data_ram 0.7
panel_u5/mpc0_core2/uifu/udata_arr/udata_ram_w2b2_h/uif_data_ram 0.7
panel_u5/mpc0_core2/uifu/udata_arr/udata_ram_w2b2_l/uif_data_ram 0.7
panel_u5/mpc0_core2/uifu/udata_arr/udata_ram_w2b3_h/uif_data_ram 0.7
panel_u5/mpc0_core2/uifu/udata_arr/udata_ram_w2b3_l/uif_data_ram 0.7
panel_u5/mpc0_core2/uifu/ughb_arr/udir_t0/uif_ghb_t0_ram 0.7
panel_u5/mpc0_core2/uifu/ughb_arr/udir_t1/uif_ghb_t1t2_ram 0.7
panel_u5/mpc0_core2/uifu/ughb_arr/udir_t2/uif_ghb_t1t2_ram 0.7
panel_u5/mpc0_core2/uifu/ughb_arr/udir_t3/uif_ghb_t3t4_ram 0.7
panel_u5/mpc0_core2/uifu/ughb_arr/udir_t4/uif_ghb_t3t4_ram 0.7
panel_u5/mpc0_core2/uifu/ughb_arr/ustr_t0/uif_ghb_t0_ram 0.7
panel_u5/mpc0_core2/uifu/ughb_arr/ustr_t1/uif_ghb_t1t2_ram 0.7
panel_u5/mpc0_core2/uifu/ughb_arr/ustr_t2/uif_ghb_t1t2_ram 0.7
panel_u5/mpc0_core2/uifu/ughb_arr/ustr_t3/uif_ghb_t3t4_ram 0.7
panel_u5/mpc0_core2/uifu/ughb_arr/ustr_t4/uif_ghb_t3t4_ram 0.7
panel_u5/mpc0_core2/uifu/uip_arr/uip_ram_w0/uif_ip_ram 0.7
panel_u5/mpc0_core2/uifu/uip_arr/uip_ram_w1/uif_ip_ram 0.7
panel_u5/mpc0_core2/uifu/utag_arr/utag_ram_b0/uif_tag_ram 0.7
panel_u5/mpc0_core2/uifu/utag_arr/utag_ram_b1/uif_tag_ram 0.7
panel_u5/mpc0_core2/ul2_cpu_slv/usram_l2_tlb_0/uTLB_ram 0.7
panel_u5/mpc0_core2/ul2_cpu_slv/usram_l2_tlb_1/uTLB_ram 0.7
panel_u5/mpc0_core2/ul2_cpu_slv/usram_l2_tlb_2/uTLB_ram 0.7
panel_u5/mpc0_core2/ul2_cpu_slv/usram_l2_tlb_3/uTLB_ram 0.7
panel_u5/mpc0_core2/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_0 0.7
panel_u5/mpc0_core2/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_1 0.7
panel_u5/mpc0_core2/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_2 0.7
panel_u5/mpc0_core2/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_3 0.7
panel_u5/mpc0_core2/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_0 0.7
panel_u5/mpc0_core2/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_1 0.7
panel_u5/mpc0_core2/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_2 0.7
panel_u5/mpc0_core2/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_3 0.7
panel_u5/mpc0_core2/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_0 0.7
panel_u5/mpc0_core2/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_1 0.7
panel_u5/mpc0_core2/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_2 0.7
panel_u5/mpc0_core2/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_3 0.7
panel_u5/mpc0_core2/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_0 0.7
panel_u5/mpc0_core2/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_1 0.7
panel_u5/mpc0_core2/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_2 0.7
panel_u5/mpc0_core2/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_3 0.7
panel_u5/mpc0_core2/ulsu/utag_arr/utag_ram_bnk0/uls_tag_ram 0.7
panel_u5/mpc0_core2/ulsu/utag_arr/utag_ram_bnk1/uls_tag_ram 0.7
panel_u5/mpc0_core2/ulsu/utag_arr/utag_ram_bnk2/uls_tag_ram 0.7
panel_u5/mpc0_core2/ulsu/utag_arr/utag_ram_bnk3/uls_tag_ram 0.7
panel_u5/mpc0_core3/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_0 0.7
panel_u5/mpc0_core3/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_1 0.7
panel_u5/mpc0_core3/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_0 0.7
panel_u5/mpc0_core3/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_1 0.7
panel_u5/mpc0_core3/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_0 0.7
panel_u5/mpc0_core3/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_1 0.7
panel_u5/mpc0_core3/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_0 0.7
panel_u5/mpc0_core3/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_1 0.7
panel_u5/mpc0_core3/uifu/udata_arr/udata_ram_w0b0_h/uif_data_ram 0.7
panel_u5/mpc0_core3/uifu/udata_arr/udata_ram_w0b0_l/uif_data_ram 0.7
panel_u5/mpc0_core3/uifu/udata_arr/udata_ram_w0b1_h/uif_data_ram 0.7
panel_u5/mpc0_core3/uifu/udata_arr/udata_ram_w0b1_l/uif_data_ram 0.7
panel_u5/mpc0_core3/uifu/udata_arr/udata_ram_w0b2_h/uif_data_ram 0.7
panel_u5/mpc0_core3/uifu/udata_arr/udata_ram_w0b2_l/uif_data_ram 0.7
panel_u5/mpc0_core3/uifu/udata_arr/udata_ram_w0b3_h/uif_data_ram 0.7
panel_u5/mpc0_core3/uifu/udata_arr/udata_ram_w0b3_l/uif_data_ram 0.7
panel_u5/mpc0_core3/uifu/udata_arr/udata_ram_w1b0_h/uif_data_ram 0.7
panel_u5/mpc0_core3/uifu/udata_arr/udata_ram_w1b0_l/uif_data_ram 0.7
panel_u5/mpc0_core3/uifu/udata_arr/udata_ram_w1b1_h/uif_data_ram 0.7
panel_u5/mpc0_core3/uifu/udata_arr/udata_ram_w1b1_l/uif_data_ram 0.7
panel_u5/mpc0_core3/uifu/udata_arr/udata_ram_w1b2_h/uif_data_ram 0.7
panel_u5/mpc0_core3/uifu/udata_arr/udata_ram_w1b2_l/uif_data_ram 0.7
panel_u5/mpc0_core3/uifu/udata_arr/udata_ram_w1b3_h/uif_data_ram 0.7
panel_u5/mpc0_core3/uifu/udata_arr/udata_ram_w1b3_l/uif_data_ram 0.7
panel_u5/mpc0_core3/uifu/udata_arr/udata_ram_w2b0_h/uif_data_ram 0.7
panel_u5/mpc0_core3/uifu/udata_arr/udata_ram_w2b0_l/uif_data_ram 0.7
panel_u5/mpc0_core3/uifu/udata_arr/udata_ram_w2b1_h/uif_data_ram 0.7
panel_u5/mpc0_core3/uifu/udata_arr/udata_ram_w2b1_l/uif_data_ram 0.7
panel_u5/mpc0_core3/uifu/udata_arr/udata_ram_w2b2_h/uif_data_ram 0.7
panel_u5/mpc0_core3/uifu/udata_arr/udata_ram_w2b2_l/uif_data_ram 0.7
panel_u5/mpc0_core3/uifu/udata_arr/udata_ram_w2b3_h/uif_data_ram 0.7
panel_u5/mpc0_core3/uifu/udata_arr/udata_ram_w2b3_l/uif_data_ram 0.7
panel_u5/mpc0_core3/uifu/ughb_arr/udir_t0/uif_ghb_t0_ram 0.7
panel_u5/mpc0_core3/uifu/ughb_arr/udir_t1/uif_ghb_t1t2_ram 0.7
panel_u5/mpc0_core3/uifu/ughb_arr/udir_t2/uif_ghb_t1t2_ram 0.7
panel_u5/mpc0_core3/uifu/ughb_arr/udir_t3/uif_ghb_t3t4_ram 0.7
panel_u5/mpc0_core3/uifu/ughb_arr/udir_t4/uif_ghb_t3t4_ram 0.7
panel_u5/mpc0_core3/uifu/ughb_arr/ustr_t0/uif_ghb_t0_ram 0.7
panel_u5/mpc0_core3/uifu/ughb_arr/ustr_t1/uif_ghb_t1t2_ram 0.7
panel_u5/mpc0_core3/uifu/ughb_arr/ustr_t2/uif_ghb_t1t2_ram 0.7
panel_u5/mpc0_core3/uifu/ughb_arr/ustr_t3/uif_ghb_t3t4_ram 0.7
panel_u5/mpc0_core3/uifu/ughb_arr/ustr_t4/uif_ghb_t3t4_ram 0.7
panel_u5/mpc0_core3/uifu/uip_arr/uip_ram_w0/uif_ip_ram 0.7
panel_u5/mpc0_core3/uifu/uip_arr/uip_ram_w1/uif_ip_ram 0.7
panel_u5/mpc0_core3/uifu/utag_arr/utag_ram_b0/uif_tag_ram 0.7
panel_u5/mpc0_core3/uifu/utag_arr/utag_ram_b1/uif_tag_ram 0.7
panel_u5/mpc0_core3/ul2_cpu_slv/usram_l2_tlb_0/uTLB_ram 0.7
panel_u5/mpc0_core3/ul2_cpu_slv/usram_l2_tlb_1/uTLB_ram 0.7
panel_u5/mpc0_core3/ul2_cpu_slv/usram_l2_tlb_2/uTLB_ram 0.7
panel_u5/mpc0_core3/ul2_cpu_slv/usram_l2_tlb_3/uTLB_ram 0.7
panel_u5/mpc0_core3/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_0 0.7
panel_u5/mpc0_core3/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_1 0.7
panel_u5/mpc0_core3/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_2 0.7
panel_u5/mpc0_core3/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_3 0.7
panel_u5/mpc0_core3/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_0 0.7
panel_u5/mpc0_core3/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_1 0.7
panel_u5/mpc0_core3/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_2 0.7
panel_u5/mpc0_core3/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_3 0.7
panel_u5/mpc0_core3/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_0 0.7
panel_u5/mpc0_core3/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_1 0.7
panel_u5/mpc0_core3/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_2 0.7
panel_u5/mpc0_core3/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_3 0.7
panel_u5/mpc0_core3/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_0 0.7
panel_u5/mpc0_core3/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_1 0.7
panel_u5/mpc0_core3/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_2 0.7
panel_u5/mpc0_core3/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_3 0.7
panel_u5/mpc0_core3/ulsu/utag_arr/utag_ram_bnk0/uls_tag_ram 0.7
panel_u5/mpc0_core3/ulsu/utag_arr/utag_ram_bnk1/uls_tag_ram 0.7
panel_u5/mpc0_core3/ulsu/utag_arr/utag_ram_bnk2/uls_tag_ram 0.7
panel_u5/mpc0_core3/ulsu/utag_arr/utag_ram_bnk3/uls_tag_ram 0.7
panel_u5/mpc0_l2cache/ul2_logic/uprefetch/ucpu0_pf_logic/ucpu_psq_ram/usram0 0.7
panel_u5/mpc0_l2cache/ul2_logic/uprefetch/ucpu1_pf_logic/ucpu_psq_ram/usram0 0.7
panel_u5/mpc0_l2cache/ul2_logic/uprefetch/ucpu2_pf_logic/ucpu_psq_ram/usram0 0.7
panel_u5/mpc0_l2cache/ul2_logic/uprefetch/ucpu3_pf_logic/ucpu_psq_ram/usram0 0.7
panel_u5/mpc0_l2cache/ul2_logic/usram_l2_tbnk0_snp_0/usram0 0.7
panel_u5/mpc0_l2cache/ul2_logic/usram_l2_tbnk0_snp_1/usram0 0.7
panel_u5/mpc0_l2cache/ul2_logic/usram_l2_tbnk0_snp_2/usram0 0.7
panel_u5/mpc0_l2cache/ul2_logic/usram_l2_tbnk0_snp_3/usram0 0.7
panel_u5/mpc0_l2cache/ul2_logic/usram_l2_tbnk1_snp_0/usram0 0.7
panel_u5/mpc0_l2cache/ul2_logic/usram_l2_tbnk1_snp_1/usram0 0.7
panel_u5/mpc0_l2cache/ul2_logic/usram_l2_tbnk1_snp_2/usram0 0.7
panel_u5/mpc0_l2cache/ul2_logic/usram_l2_tbnk1_snp_3/usram0 0.7
panel_u5/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_01/usram0 0.7
panel_u5/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_01/usram1 0.7
panel_u5/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_23/usram0 0.7
panel_u5/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_23/usram1 0.7
panel_u5/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_45/usram0 0.7
panel_u5/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_45/usram1 0.7
panel_u5/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_67/usram0 0.7
panel_u5/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_67/usram1 0.7
panel_u5/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_89/usram0 0.7
panel_u5/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_89/usram1 0.7
panel_u5/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_ab/usram0 0.7
panel_u5/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_ab/usram1 0.7
panel_u5/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_cd/usram0 0.7
panel_u5/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_cd/usram1 0.7
panel_u5/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk0/usram0 0.7
panel_u5/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk0/usram1 0.7
panel_u5/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk1/usram0 0.7
panel_u5/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk1/usram1 0.7
panel_u5/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk2/usram0 0.7
panel_u5/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk2/usram1 0.7
panel_u5/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk3/usram0 0.7
panel_u5/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk3/usram1 0.7
panel_u5/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dirty/usram0 0.7
panel_u5/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dirty/usram1 0.7
panel_u5/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dirty/usram2 0.7
panel_u5/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dirty/usram3 0.7
panel_u5/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_ef/usram0 0.7
panel_u5/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_ef/usram1 0.7
panel_u5/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_incl_pf/usram0 0.7
panel_u5/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_01/usram0 0.7
panel_u5/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_01/usram1 0.7
panel_u5/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_23/usram0 0.7
panel_u5/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_23/usram1 0.7
panel_u5/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_45/usram0 0.7
panel_u5/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_45/usram1 0.7
panel_u5/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_67/usram0 0.7
panel_u5/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_67/usram1 0.7
panel_u5/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_89/usram0 0.7
panel_u5/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_89/usram1 0.7
panel_u5/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_ab/usram0 0.7
panel_u5/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_ab/usram1 0.7
panel_u5/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_cd/usram0 0.7
panel_u5/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_cd/usram1 0.7
panel_u5/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk0/usram0 0.7
panel_u5/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk0/usram1 0.7
panel_u5/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk1/usram0 0.7
panel_u5/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk1/usram1 0.7
panel_u5/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk2/usram0 0.7
panel_u5/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk2/usram1 0.7
panel_u5/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk3/usram0 0.7
panel_u5/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk3/usram1 0.7
panel_u5/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dirty/usram0 0.7
panel_u5/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dirty/usram1 0.7
panel_u5/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dirty/usram2 0.7
panel_u5/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dirty/usram3 0.7
panel_u5/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_ef/usram0 0.7
panel_u5/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_ef/usram1 0.7
panel_u5/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_incl_pf/usram0 0.7
panel_u5/mpc1_core0/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_0 0.7
panel_u5/mpc1_core0/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_1 0.7
panel_u5/mpc1_core0/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_0 0.7
panel_u5/mpc1_core0/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_1 0.7
panel_u5/mpc1_core0/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_0 0.7
panel_u5/mpc1_core0/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_1 0.7
panel_u5/mpc1_core0/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_0 0.7
panel_u5/mpc1_core0/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_1 0.7
panel_u5/mpc1_core0/uifu/udata_arr/udata_ram_w0b0_h/uif_data_ram 0.7
panel_u5/mpc1_core0/uifu/udata_arr/udata_ram_w0b0_l/uif_data_ram 0.7
panel_u5/mpc1_core0/uifu/udata_arr/udata_ram_w0b1_h/uif_data_ram 0.7
panel_u5/mpc1_core0/uifu/udata_arr/udata_ram_w0b1_l/uif_data_ram 0.7
panel_u5/mpc1_core0/uifu/udata_arr/udata_ram_w0b2_h/uif_data_ram 0.7
panel_u5/mpc1_core0/uifu/udata_arr/udata_ram_w0b2_l/uif_data_ram 0.7
panel_u5/mpc1_core0/uifu/udata_arr/udata_ram_w0b3_h/uif_data_ram 0.7
panel_u5/mpc1_core0/uifu/udata_arr/udata_ram_w0b3_l/uif_data_ram 0.7
panel_u5/mpc1_core0/uifu/udata_arr/udata_ram_w1b0_h/uif_data_ram 0.7
panel_u5/mpc1_core0/uifu/udata_arr/udata_ram_w1b0_l/uif_data_ram 0.7
panel_u5/mpc1_core0/uifu/udata_arr/udata_ram_w1b1_h/uif_data_ram 0.7
panel_u5/mpc1_core0/uifu/udata_arr/udata_ram_w1b1_l/uif_data_ram 0.7
panel_u5/mpc1_core0/uifu/udata_arr/udata_ram_w1b2_h/uif_data_ram 0.7
panel_u5/mpc1_core0/uifu/udata_arr/udata_ram_w1b2_l/uif_data_ram 0.7
panel_u5/mpc1_core0/uifu/udata_arr/udata_ram_w1b3_h/uif_data_ram 0.7
panel_u5/mpc1_core0/uifu/udata_arr/udata_ram_w1b3_l/uif_data_ram 0.7
panel_u5/mpc1_core0/uifu/udata_arr/udata_ram_w2b0_h/uif_data_ram 0.7
panel_u5/mpc1_core0/uifu/udata_arr/udata_ram_w2b0_l/uif_data_ram 0.7
panel_u5/mpc1_core0/uifu/udata_arr/udata_ram_w2b1_h/uif_data_ram 0.7
panel_u5/mpc1_core0/uifu/udata_arr/udata_ram_w2b1_l/uif_data_ram 0.7
panel_u5/mpc1_core0/uifu/udata_arr/udata_ram_w2b2_h/uif_data_ram 0.7
panel_u5/mpc1_core0/uifu/udata_arr/udata_ram_w2b2_l/uif_data_ram 0.7
panel_u5/mpc1_core0/uifu/udata_arr/udata_ram_w2b3_h/uif_data_ram 0.7
panel_u5/mpc1_core0/uifu/udata_arr/udata_ram_w2b3_l/uif_data_ram 0.7
panel_u5/mpc1_core0/uifu/ughb_arr/udir_t0/uif_ghb_t0_ram 0.7
panel_u5/mpc1_core0/uifu/ughb_arr/udir_t1/uif_ghb_t1t2_ram 0.7
panel_u5/mpc1_core0/uifu/ughb_arr/udir_t2/uif_ghb_t1t2_ram 0.7
panel_u5/mpc1_core0/uifu/ughb_arr/udir_t3/uif_ghb_t3t4_ram 0.7
panel_u5/mpc1_core0/uifu/ughb_arr/udir_t4/uif_ghb_t3t4_ram 0.7
panel_u5/mpc1_core0/uifu/ughb_arr/ustr_t0/uif_ghb_t0_ram 0.7
panel_u5/mpc1_core0/uifu/ughb_arr/ustr_t1/uif_ghb_t1t2_ram 0.7
panel_u5/mpc1_core0/uifu/ughb_arr/ustr_t2/uif_ghb_t1t2_ram 0.7
panel_u5/mpc1_core0/uifu/ughb_arr/ustr_t3/uif_ghb_t3t4_ram 0.7
panel_u5/mpc1_core0/uifu/ughb_arr/ustr_t4/uif_ghb_t3t4_ram 0.7
panel_u5/mpc1_core0/uifu/uip_arr/uip_ram_w0/uif_ip_ram 0.7
panel_u5/mpc1_core0/uifu/uip_arr/uip_ram_w1/uif_ip_ram 0.7
panel_u5/mpc1_core0/uifu/utag_arr/utag_ram_b0/uif_tag_ram 0.7
panel_u5/mpc1_core0/uifu/utag_arr/utag_ram_b1/uif_tag_ram 0.7
panel_u5/mpc1_core0/ul2_cpu_slv/usram_l2_tlb_0/uTLB_ram 0.7
panel_u5/mpc1_core0/ul2_cpu_slv/usram_l2_tlb_1/uTLB_ram 0.7
panel_u5/mpc1_core0/ul2_cpu_slv/usram_l2_tlb_2/uTLB_ram 0.7
panel_u5/mpc1_core0/ul2_cpu_slv/usram_l2_tlb_3/uTLB_ram 0.7
panel_u5/mpc1_core0/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_0 0.7
panel_u5/mpc1_core0/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_1 0.7
panel_u5/mpc1_core0/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_2 0.7
panel_u5/mpc1_core0/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_3 0.7
panel_u5/mpc1_core0/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_0 0.7
panel_u5/mpc1_core0/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_1 0.7
panel_u5/mpc1_core0/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_2 0.7
panel_u5/mpc1_core0/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_3 0.7
panel_u5/mpc1_core0/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_0 0.7
panel_u5/mpc1_core0/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_1 0.7
panel_u5/mpc1_core0/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_2 0.7
panel_u5/mpc1_core0/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_3 0.7
panel_u5/mpc1_core0/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_0 0.7
panel_u5/mpc1_core0/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_1 0.7
panel_u5/mpc1_core0/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_2 0.7
panel_u5/mpc1_core0/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_3 0.7
panel_u5/mpc1_core0/ulsu/utag_arr/utag_ram_bnk0/uls_tag_ram 0.7
panel_u5/mpc1_core0/ulsu/utag_arr/utag_ram_bnk1/uls_tag_ram 0.7
panel_u5/mpc1_core0/ulsu/utag_arr/utag_ram_bnk2/uls_tag_ram 0.7
panel_u5/mpc1_core0/ulsu/utag_arr/utag_ram_bnk3/uls_tag_ram 0.7
panel_u5/mpc1_core1/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_0 0.7
panel_u5/mpc1_core1/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_1 0.7
panel_u5/mpc1_core1/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_0 0.7
panel_u5/mpc1_core1/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_1 0.7
panel_u5/mpc1_core1/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_0 0.7
panel_u5/mpc1_core1/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_1 0.7
panel_u5/mpc1_core1/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_0 0.7
panel_u5/mpc1_core1/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_1 0.7
panel_u5/mpc1_core1/uifu/udata_arr/udata_ram_w0b0_h/uif_data_ram 0.7
panel_u5/mpc1_core1/uifu/udata_arr/udata_ram_w0b0_l/uif_data_ram 0.7
panel_u5/mpc1_core1/uifu/udata_arr/udata_ram_w0b1_h/uif_data_ram 0.7
panel_u5/mpc1_core1/uifu/udata_arr/udata_ram_w0b1_l/uif_data_ram 0.7
panel_u5/mpc1_core1/uifu/udata_arr/udata_ram_w0b2_h/uif_data_ram 0.7
panel_u5/mpc1_core1/uifu/udata_arr/udata_ram_w0b2_l/uif_data_ram 0.7
panel_u5/mpc1_core1/uifu/udata_arr/udata_ram_w0b3_h/uif_data_ram 0.7
panel_u5/mpc1_core1/uifu/udata_arr/udata_ram_w0b3_l/uif_data_ram 0.7
panel_u5/mpc1_core1/uifu/udata_arr/udata_ram_w1b0_h/uif_data_ram 0.7
panel_u5/mpc1_core1/uifu/udata_arr/udata_ram_w1b0_l/uif_data_ram 0.7
panel_u5/mpc1_core1/uifu/udata_arr/udata_ram_w1b1_h/uif_data_ram 0.7
panel_u5/mpc1_core1/uifu/udata_arr/udata_ram_w1b1_l/uif_data_ram 0.7
panel_u5/mpc1_core1/uifu/udata_arr/udata_ram_w1b2_h/uif_data_ram 0.7
panel_u5/mpc1_core1/uifu/udata_arr/udata_ram_w1b2_l/uif_data_ram 0.7
panel_u5/mpc1_core1/uifu/udata_arr/udata_ram_w1b3_h/uif_data_ram 0.7
panel_u5/mpc1_core1/uifu/udata_arr/udata_ram_w1b3_l/uif_data_ram 0.7
panel_u5/mpc1_core1/uifu/udata_arr/udata_ram_w2b0_h/uif_data_ram 0.7
panel_u5/mpc1_core1/uifu/udata_arr/udata_ram_w2b0_l/uif_data_ram 0.7
panel_u5/mpc1_core1/uifu/udata_arr/udata_ram_w2b1_h/uif_data_ram 0.7
panel_u5/mpc1_core1/uifu/udata_arr/udata_ram_w2b1_l/uif_data_ram 0.7
panel_u5/mpc1_core1/uifu/udata_arr/udata_ram_w2b2_h/uif_data_ram 0.7
panel_u5/mpc1_core1/uifu/udata_arr/udata_ram_w2b2_l/uif_data_ram 0.7
panel_u5/mpc1_core1/uifu/udata_arr/udata_ram_w2b3_h/uif_data_ram 0.7
panel_u5/mpc1_core1/uifu/udata_arr/udata_ram_w2b3_l/uif_data_ram 0.7
panel_u5/mpc1_core1/uifu/ughb_arr/udir_t0/uif_ghb_t0_ram 0.7
panel_u5/mpc1_core1/uifu/ughb_arr/udir_t1/uif_ghb_t1t2_ram 0.7
panel_u5/mpc1_core1/uifu/ughb_arr/udir_t2/uif_ghb_t1t2_ram 0.7
panel_u5/mpc1_core1/uifu/ughb_arr/udir_t3/uif_ghb_t3t4_ram 0.7
panel_u5/mpc1_core1/uifu/ughb_arr/udir_t4/uif_ghb_t3t4_ram 0.7
panel_u5/mpc1_core1/uifu/ughb_arr/ustr_t0/uif_ghb_t0_ram 0.7
panel_u5/mpc1_core1/uifu/ughb_arr/ustr_t1/uif_ghb_t1t2_ram 0.7
panel_u5/mpc1_core1/uifu/ughb_arr/ustr_t2/uif_ghb_t1t2_ram 0.7
panel_u5/mpc1_core1/uifu/ughb_arr/ustr_t3/uif_ghb_t3t4_ram 0.7
panel_u5/mpc1_core1/uifu/ughb_arr/ustr_t4/uif_ghb_t3t4_ram 0.7
panel_u5/mpc1_core1/uifu/uip_arr/uip_ram_w0/uif_ip_ram 0.7
panel_u5/mpc1_core1/uifu/uip_arr/uip_ram_w1/uif_ip_ram 0.7
panel_u5/mpc1_core1/uifu/utag_arr/utag_ram_b0/uif_tag_ram 0.7
panel_u5/mpc1_core1/uifu/utag_arr/utag_ram_b1/uif_tag_ram 0.7
panel_u5/mpc1_core1/ul2_cpu_slv/usram_l2_tlb_0/uTLB_ram 0.7
panel_u5/mpc1_core1/ul2_cpu_slv/usram_l2_tlb_1/uTLB_ram 0.7
panel_u5/mpc1_core1/ul2_cpu_slv/usram_l2_tlb_2/uTLB_ram 0.7
panel_u5/mpc1_core1/ul2_cpu_slv/usram_l2_tlb_3/uTLB_ram 0.7
panel_u5/mpc1_core1/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_0 0.7
panel_u5/mpc1_core1/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_1 0.7
panel_u5/mpc1_core1/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_2 0.7
panel_u5/mpc1_core1/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_3 0.7
panel_u5/mpc1_core1/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_0 0.7
panel_u5/mpc1_core1/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_1 0.7
panel_u5/mpc1_core1/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_2 0.7
panel_u5/mpc1_core1/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_3 0.7
panel_u5/mpc1_core1/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_0 0.7
panel_u5/mpc1_core1/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_1 0.7
panel_u5/mpc1_core1/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_2 0.7
panel_u5/mpc1_core1/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_3 0.7
panel_u5/mpc1_core1/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_0 0.7
panel_u5/mpc1_core1/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_1 0.7
panel_u5/mpc1_core1/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_2 0.7
panel_u5/mpc1_core1/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_3 0.7
panel_u5/mpc1_core1/ulsu/utag_arr/utag_ram_bnk0/uls_tag_ram 0.7
panel_u5/mpc1_core1/ulsu/utag_arr/utag_ram_bnk1/uls_tag_ram 0.7
panel_u5/mpc1_core1/ulsu/utag_arr/utag_ram_bnk2/uls_tag_ram 0.7
panel_u5/mpc1_core1/ulsu/utag_arr/utag_ram_bnk3/uls_tag_ram 0.7
panel_u5/mpc1_core2/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_0 0.7
panel_u5/mpc1_core2/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_1 0.7
panel_u5/mpc1_core2/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_0 0.7
panel_u5/mpc1_core2/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_1 0.7
panel_u5/mpc1_core2/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_0 0.7
panel_u5/mpc1_core2/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_1 0.7
panel_u5/mpc1_core2/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_0 0.7
panel_u5/mpc1_core2/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_1 0.7
panel_u5/mpc1_core2/uifu/udata_arr/udata_ram_w0b0_h/uif_data_ram 0.7
panel_u5/mpc1_core2/uifu/udata_arr/udata_ram_w0b0_l/uif_data_ram 0.7
panel_u5/mpc1_core2/uifu/udata_arr/udata_ram_w0b1_h/uif_data_ram 0.7
panel_u5/mpc1_core2/uifu/udata_arr/udata_ram_w0b1_l/uif_data_ram 0.7
panel_u5/mpc1_core2/uifu/udata_arr/udata_ram_w0b2_h/uif_data_ram 0.7
panel_u5/mpc1_core2/uifu/udata_arr/udata_ram_w0b2_l/uif_data_ram 0.7
panel_u5/mpc1_core2/uifu/udata_arr/udata_ram_w0b3_h/uif_data_ram 0.7
panel_u5/mpc1_core2/uifu/udata_arr/udata_ram_w0b3_l/uif_data_ram 0.7
panel_u5/mpc1_core2/uifu/udata_arr/udata_ram_w1b0_h/uif_data_ram 0.7
panel_u5/mpc1_core2/uifu/udata_arr/udata_ram_w1b0_l/uif_data_ram 0.7
panel_u5/mpc1_core2/uifu/udata_arr/udata_ram_w1b1_h/uif_data_ram 0.7
panel_u5/mpc1_core2/uifu/udata_arr/udata_ram_w1b1_l/uif_data_ram 0.7
panel_u5/mpc1_core2/uifu/udata_arr/udata_ram_w1b2_h/uif_data_ram 0.7
panel_u5/mpc1_core2/uifu/udata_arr/udata_ram_w1b2_l/uif_data_ram 0.7
panel_u5/mpc1_core2/uifu/udata_arr/udata_ram_w1b3_h/uif_data_ram 0.7
panel_u5/mpc1_core2/uifu/udata_arr/udata_ram_w1b3_l/uif_data_ram 0.7
panel_u5/mpc1_core2/uifu/udata_arr/udata_ram_w2b0_h/uif_data_ram 0.7
panel_u5/mpc1_core2/uifu/udata_arr/udata_ram_w2b0_l/uif_data_ram 0.7
panel_u5/mpc1_core2/uifu/udata_arr/udata_ram_w2b1_h/uif_data_ram 0.7
panel_u5/mpc1_core2/uifu/udata_arr/udata_ram_w2b1_l/uif_data_ram 0.7
panel_u5/mpc1_core2/uifu/udata_arr/udata_ram_w2b2_h/uif_data_ram 0.7
panel_u5/mpc1_core2/uifu/udata_arr/udata_ram_w2b2_l/uif_data_ram 0.7
panel_u5/mpc1_core2/uifu/udata_arr/udata_ram_w2b3_h/uif_data_ram 0.7
panel_u5/mpc1_core2/uifu/udata_arr/udata_ram_w2b3_l/uif_data_ram 0.7
panel_u5/mpc1_core2/uifu/ughb_arr/udir_t0/uif_ghb_t0_ram 0.7
panel_u5/mpc1_core2/uifu/ughb_arr/udir_t1/uif_ghb_t1t2_ram 0.7
panel_u5/mpc1_core2/uifu/ughb_arr/udir_t2/uif_ghb_t1t2_ram 0.7
panel_u5/mpc1_core2/uifu/ughb_arr/udir_t3/uif_ghb_t3t4_ram 0.7
panel_u5/mpc1_core2/uifu/ughb_arr/udir_t4/uif_ghb_t3t4_ram 0.7
panel_u5/mpc1_core2/uifu/ughb_arr/ustr_t0/uif_ghb_t0_ram 0.7
panel_u5/mpc1_core2/uifu/ughb_arr/ustr_t1/uif_ghb_t1t2_ram 0.7
panel_u5/mpc1_core2/uifu/ughb_arr/ustr_t2/uif_ghb_t1t2_ram 0.7
panel_u5/mpc1_core2/uifu/ughb_arr/ustr_t3/uif_ghb_t3t4_ram 0.7
panel_u5/mpc1_core2/uifu/ughb_arr/ustr_t4/uif_ghb_t3t4_ram 0.7
panel_u5/mpc1_core2/uifu/uip_arr/uip_ram_w0/uif_ip_ram 0.7
panel_u5/mpc1_core2/uifu/uip_arr/uip_ram_w1/uif_ip_ram 0.7
panel_u5/mpc1_core2/uifu/utag_arr/utag_ram_b0/uif_tag_ram 0.7
panel_u5/mpc1_core2/uifu/utag_arr/utag_ram_b1/uif_tag_ram 0.7
panel_u5/mpc1_core2/ul2_cpu_slv/usram_l2_tlb_0/uTLB_ram 0.7
panel_u5/mpc1_core2/ul2_cpu_slv/usram_l2_tlb_1/uTLB_ram 0.7
panel_u5/mpc1_core2/ul2_cpu_slv/usram_l2_tlb_2/uTLB_ram 0.7
panel_u5/mpc1_core2/ul2_cpu_slv/usram_l2_tlb_3/uTLB_ram 0.7
panel_u5/mpc1_core2/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_0 0.7
panel_u5/mpc1_core2/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_1 0.7
panel_u5/mpc1_core2/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_2 0.7
panel_u5/mpc1_core2/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_3 0.7
panel_u5/mpc1_core2/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_0 0.7
panel_u5/mpc1_core2/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_1 0.7
panel_u5/mpc1_core2/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_2 0.7
panel_u5/mpc1_core2/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_3 0.7
panel_u5/mpc1_core2/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_0 0.7
panel_u5/mpc1_core2/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_1 0.7
panel_u5/mpc1_core2/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_2 0.7
panel_u5/mpc1_core2/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_3 0.7
panel_u5/mpc1_core2/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_0 0.7
panel_u5/mpc1_core2/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_1 0.7
panel_u5/mpc1_core2/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_2 0.7
panel_u5/mpc1_core2/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_3 0.7
panel_u5/mpc1_core2/ulsu/utag_arr/utag_ram_bnk0/uls_tag_ram 0.7
panel_u5/mpc1_core2/ulsu/utag_arr/utag_ram_bnk1/uls_tag_ram 0.7
panel_u5/mpc1_core2/ulsu/utag_arr/utag_ram_bnk2/uls_tag_ram 0.7
panel_u5/mpc1_core2/ulsu/utag_arr/utag_ram_bnk3/uls_tag_ram 0.7
panel_u5/mpc1_core3/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_0 0.7
panel_u5/mpc1_core3/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_1 0.7
panel_u5/mpc1_core3/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_0 0.7
panel_u5/mpc1_core3/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_1 0.7
panel_u5/mpc1_core3/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_0 0.7
panel_u5/mpc1_core3/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_1 0.7
panel_u5/mpc1_core3/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_0 0.7
panel_u5/mpc1_core3/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_1 0.7
panel_u5/mpc1_core3/uifu/udata_arr/udata_ram_w0b0_h/uif_data_ram 0.7
panel_u5/mpc1_core3/uifu/udata_arr/udata_ram_w0b0_l/uif_data_ram 0.7
panel_u5/mpc1_core3/uifu/udata_arr/udata_ram_w0b1_h/uif_data_ram 0.7
panel_u5/mpc1_core3/uifu/udata_arr/udata_ram_w0b1_l/uif_data_ram 0.7
panel_u5/mpc1_core3/uifu/udata_arr/udata_ram_w0b2_h/uif_data_ram 0.7
panel_u5/mpc1_core3/uifu/udata_arr/udata_ram_w0b2_l/uif_data_ram 0.7
panel_u5/mpc1_core3/uifu/udata_arr/udata_ram_w0b3_h/uif_data_ram 0.7
panel_u5/mpc1_core3/uifu/udata_arr/udata_ram_w0b3_l/uif_data_ram 0.7
panel_u5/mpc1_core3/uifu/udata_arr/udata_ram_w1b0_h/uif_data_ram 0.7
panel_u5/mpc1_core3/uifu/udata_arr/udata_ram_w1b0_l/uif_data_ram 0.7
panel_u5/mpc1_core3/uifu/udata_arr/udata_ram_w1b1_h/uif_data_ram 0.7
panel_u5/mpc1_core3/uifu/udata_arr/udata_ram_w1b1_l/uif_data_ram 0.7
panel_u5/mpc1_core3/uifu/udata_arr/udata_ram_w1b2_h/uif_data_ram 0.7
panel_u5/mpc1_core3/uifu/udata_arr/udata_ram_w1b2_l/uif_data_ram 0.7
panel_u5/mpc1_core3/uifu/udata_arr/udata_ram_w1b3_h/uif_data_ram 0.7
panel_u5/mpc1_core3/uifu/udata_arr/udata_ram_w1b3_l/uif_data_ram 0.7
panel_u5/mpc1_core3/uifu/udata_arr/udata_ram_w2b0_h/uif_data_ram 0.7
panel_u5/mpc1_core3/uifu/udata_arr/udata_ram_w2b0_l/uif_data_ram 0.7
panel_u5/mpc1_core3/uifu/udata_arr/udata_ram_w2b1_h/uif_data_ram 0.7
panel_u5/mpc1_core3/uifu/udata_arr/udata_ram_w2b1_l/uif_data_ram 0.7
panel_u5/mpc1_core3/uifu/udata_arr/udata_ram_w2b2_h/uif_data_ram 0.7
panel_u5/mpc1_core3/uifu/udata_arr/udata_ram_w2b2_l/uif_data_ram 0.7
panel_u5/mpc1_core3/uifu/udata_arr/udata_ram_w2b3_h/uif_data_ram 0.7
panel_u5/mpc1_core3/uifu/udata_arr/udata_ram_w2b3_l/uif_data_ram 0.7
panel_u5/mpc1_core3/uifu/ughb_arr/udir_t0/uif_ghb_t0_ram 0.7
panel_u5/mpc1_core3/uifu/ughb_arr/udir_t1/uif_ghb_t1t2_ram 0.7
panel_u5/mpc1_core3/uifu/ughb_arr/udir_t2/uif_ghb_t1t2_ram 0.7
panel_u5/mpc1_core3/uifu/ughb_arr/udir_t3/uif_ghb_t3t4_ram 0.7
panel_u5/mpc1_core3/uifu/ughb_arr/udir_t4/uif_ghb_t3t4_ram 0.7
panel_u5/mpc1_core3/uifu/ughb_arr/ustr_t0/uif_ghb_t0_ram 0.7
panel_u5/mpc1_core3/uifu/ughb_arr/ustr_t1/uif_ghb_t1t2_ram 0.7
panel_u5/mpc1_core3/uifu/ughb_arr/ustr_t2/uif_ghb_t1t2_ram 0.7
panel_u5/mpc1_core3/uifu/ughb_arr/ustr_t3/uif_ghb_t3t4_ram 0.7
panel_u5/mpc1_core3/uifu/ughb_arr/ustr_t4/uif_ghb_t3t4_ram 0.7
panel_u5/mpc1_core3/uifu/uip_arr/uip_ram_w0/uif_ip_ram 0.7
panel_u5/mpc1_core3/uifu/uip_arr/uip_ram_w1/uif_ip_ram 0.7
panel_u5/mpc1_core3/uifu/utag_arr/utag_ram_b0/uif_tag_ram 0.7
panel_u5/mpc1_core3/uifu/utag_arr/utag_ram_b1/uif_tag_ram 0.7
panel_u5/mpc1_core3/ul2_cpu_slv/usram_l2_tlb_0/uTLB_ram 0.7
panel_u5/mpc1_core3/ul2_cpu_slv/usram_l2_tlb_1/uTLB_ram 0.7
panel_u5/mpc1_core3/ul2_cpu_slv/usram_l2_tlb_2/uTLB_ram 0.7
panel_u5/mpc1_core3/ul2_cpu_slv/usram_l2_tlb_3/uTLB_ram 0.7
panel_u5/mpc1_core3/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_0 0.7
panel_u5/mpc1_core3/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_1 0.7
panel_u5/mpc1_core3/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_2 0.7
panel_u5/mpc1_core3/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_3 0.7
panel_u5/mpc1_core3/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_0 0.7
panel_u5/mpc1_core3/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_1 0.7
panel_u5/mpc1_core3/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_2 0.7
panel_u5/mpc1_core3/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_3 0.7
panel_u5/mpc1_core3/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_0 0.7
panel_u5/mpc1_core3/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_1 0.7
panel_u5/mpc1_core3/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_2 0.7
panel_u5/mpc1_core3/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_3 0.7
panel_u5/mpc1_core3/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_0 0.7
panel_u5/mpc1_core3/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_1 0.7
panel_u5/mpc1_core3/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_2 0.7
panel_u5/mpc1_core3/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_3 0.7
panel_u5/mpc1_core3/ulsu/utag_arr/utag_ram_bnk0/uls_tag_ram 0.7
panel_u5/mpc1_core3/ulsu/utag_arr/utag_ram_bnk1/uls_tag_ram 0.7
panel_u5/mpc1_core3/ulsu/utag_arr/utag_ram_bnk2/uls_tag_ram 0.7
panel_u5/mpc1_core3/ulsu/utag_arr/utag_ram_bnk3/uls_tag_ram 0.7
panel_u5/mpc1_l2cache/ul2_logic/uprefetch/ucpu0_pf_logic/ucpu_psq_ram/usram0 0.7
panel_u5/mpc1_l2cache/ul2_logic/uprefetch/ucpu1_pf_logic/ucpu_psq_ram/usram0 0.7
panel_u5/mpc1_l2cache/ul2_logic/uprefetch/ucpu2_pf_logic/ucpu_psq_ram/usram0 0.7
panel_u5/mpc1_l2cache/ul2_logic/uprefetch/ucpu3_pf_logic/ucpu_psq_ram/usram0 0.7
panel_u5/mpc1_l2cache/ul2_logic/usram_l2_tbnk0_snp_0/usram0 0.7
panel_u5/mpc1_l2cache/ul2_logic/usram_l2_tbnk0_snp_1/usram0 0.7
panel_u5/mpc1_l2cache/ul2_logic/usram_l2_tbnk0_snp_2/usram0 0.7
panel_u5/mpc1_l2cache/ul2_logic/usram_l2_tbnk0_snp_3/usram0 0.7
panel_u5/mpc1_l2cache/ul2_logic/usram_l2_tbnk1_snp_0/usram0 0.7
panel_u5/mpc1_l2cache/ul2_logic/usram_l2_tbnk1_snp_1/usram0 0.7
panel_u5/mpc1_l2cache/ul2_logic/usram_l2_tbnk1_snp_2/usram0 0.7
panel_u5/mpc1_l2cache/ul2_logic/usram_l2_tbnk1_snp_3/usram0 0.7
panel_u5/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_01/usram0 0.7
panel_u5/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_01/usram1 0.7
panel_u5/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_23/usram0 0.7
panel_u5/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_23/usram1 0.7
panel_u5/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_45/usram0 0.7
panel_u5/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_45/usram1 0.7
panel_u5/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_67/usram0 0.7
panel_u5/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_67/usram1 0.7
panel_u5/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_89/usram0 0.7
panel_u5/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_89/usram1 0.7
panel_u5/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_ab/usram0 0.7
panel_u5/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_ab/usram1 0.7
panel_u5/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_cd/usram0 0.7
panel_u5/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_cd/usram1 0.7
panel_u5/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk0/usram0 0.7
panel_u5/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk0/usram1 0.7
panel_u5/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk1/usram0 0.7
panel_u5/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk1/usram1 0.7
panel_u5/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk2/usram0 0.7
panel_u5/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk2/usram1 0.7
panel_u5/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk3/usram0 0.7
panel_u5/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk3/usram1 0.7
panel_u5/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dirty/usram0 0.7
panel_u5/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dirty/usram1 0.7
panel_u5/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dirty/usram2 0.7
panel_u5/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dirty/usram3 0.7
panel_u5/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_ef/usram0 0.7
panel_u5/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_ef/usram1 0.7
panel_u5/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_incl_pf/usram0 0.7
panel_u5/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_01/usram0 0.7
panel_u5/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_01/usram1 0.7
panel_u5/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_23/usram0 0.7
panel_u5/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_23/usram1 0.7
panel_u5/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_45/usram0 0.7
panel_u5/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_45/usram1 0.7
panel_u5/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_67/usram0 0.7
panel_u5/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_67/usram1 0.7
panel_u5/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_89/usram0 0.7
panel_u5/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_89/usram1 0.7
panel_u5/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_ab/usram0 0.7
panel_u5/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_ab/usram1 0.7
panel_u5/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_cd/usram0 0.7
panel_u5/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_cd/usram1 0.7
panel_u5/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk0/usram0 0.7
panel_u5/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk0/usram1 0.7
panel_u5/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk1/usram0 0.7
panel_u5/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk1/usram1 0.7
panel_u5/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk2/usram0 0.7
panel_u5/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk2/usram1 0.7
panel_u5/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk3/usram0 0.7
panel_u5/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk3/usram1 0.7
panel_u5/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dirty/usram0 0.7
panel_u5/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dirty/usram1 0.7
panel_u5/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dirty/usram2 0.7
panel_u5/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dirty/usram3 0.7
panel_u5/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_ef/usram0 0.7
panel_u5/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_ef/usram1 0.7
panel_u5/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_incl_pf/usram0 0.7
panel_u6/dxe_u/dnbc_u0/etf_sram/array 0.7
panel_u6/dxe_u/dnbc_u1/etf_sram/array 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_0__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_0__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_0__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_0__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_10__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_10__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_10__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_10__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_11__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_11__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_11__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_11__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_12__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_12__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_12__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_12__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_13__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_13__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_13__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_13__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_14__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_14__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_14__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_14__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_15__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_15__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_15__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_15__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_16__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_16__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_16__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_16__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_17__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_17__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_17__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_17__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_18__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_18__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_18__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_18__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_19__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_19__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_19__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_19__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_1__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_1__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_1__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_1__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_20__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_20__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_20__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_20__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_21__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_21__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_21__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_21__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_22__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_22__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_22__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_22__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_23__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_23__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_23__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_23__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_2__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_2__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_2__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_2__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_3__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_3__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_3__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_3__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_4__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_4__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_4__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_4__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_5__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_5__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_5__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_5__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_6__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_6__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_6__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_6__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_7__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_7__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_7__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_7__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_8__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_8__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_8__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_8__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_9__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_9__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_9__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_9__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_0__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_0__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_0__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_0__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_10__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_10__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_10__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_10__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_11__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_11__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_11__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_11__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_12__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_12__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_12__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_12__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_13__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_13__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_13__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_13__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_14__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_14__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_14__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_14__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_15__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_15__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_15__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_15__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_16__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_16__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_16__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_16__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_17__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_17__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_17__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_17__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_18__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_18__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_18__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_18__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_19__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_19__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_19__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_19__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_1__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_1__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_1__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_1__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_20__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_20__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_20__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_20__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_21__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_21__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_21__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_21__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_22__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_22__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_22__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_22__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_23__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_23__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_23__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_23__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_2__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_2__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_2__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_2__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_3__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_3__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_3__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_3__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_4__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_4__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_4__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_4__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_5__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_5__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_5__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_5__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_6__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_6__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_6__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_6__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_7__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_7__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_7__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_7__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_8__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_8__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_8__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_8__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_9__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_9__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_9__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_9__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_uop/uop_ram/gen_uop_ram_ram0 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_uop/uop_ram/gen_uop_ram_ram1 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_in/cfl_buf/cbuf/ram0 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_in/cfl_buf/cbuf/ram1 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_out/rsp_snp/rsp/rsp_l2c/rsp_dbuf/ram00 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_out/rsp_snp/rsp/rsp_l2c/rsp_dbuf/ram01 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_out/rsp_snp/rsp/rsp_l2c/rsp_dbuf/ram10 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_out/rsp_snp/rsp/rsp_l2c/rsp_dbuf/ram11 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_out/rsp_snp/rsp/rsp_mcu/rsp_dbuf/ram00 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_out/rsp_snp/rsp/rsp_mcu/rsp_dbuf/ram01 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_out/rsp_snp/rsp/rsp_mcu/rsp_dbuf/ram10 0.7
panel_u6/dxe_u/dxe_dcm0/dcu/dcu_out/rsp_snp/rsp/rsp_mcu/rsp_dbuf/ram11 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_0__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_0__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_0__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_0__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_10__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_10__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_10__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_10__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_11__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_11__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_11__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_11__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_12__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_12__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_12__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_12__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_13__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_13__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_13__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_13__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_14__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_14__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_14__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_14__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_15__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_15__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_15__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_15__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_16__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_16__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_16__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_16__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_17__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_17__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_17__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_17__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_18__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_18__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_18__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_18__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_19__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_19__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_19__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_19__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_1__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_1__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_1__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_1__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_20__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_20__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_20__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_20__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_21__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_21__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_21__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_21__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_22__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_22__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_22__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_22__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_23__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_23__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_23__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_23__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_2__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_2__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_2__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_2__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_3__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_3__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_3__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_3__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_4__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_4__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_4__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_4__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_5__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_5__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_5__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_5__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_6__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_6__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_6__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_6__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_7__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_7__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_7__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_7__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_8__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_8__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_8__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_8__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_9__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_9__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_9__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_9__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_0__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_0__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_0__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_0__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_10__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_10__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_10__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_10__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_11__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_11__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_11__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_11__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_12__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_12__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_12__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_12__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_13__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_13__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_13__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_13__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_14__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_14__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_14__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_14__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_15__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_15__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_15__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_15__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_16__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_16__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_16__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_16__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_17__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_17__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_17__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_17__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_18__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_18__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_18__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_18__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_19__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_19__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_19__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_19__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_1__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_1__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_1__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_1__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_20__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_20__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_20__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_20__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_21__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_21__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_21__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_21__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_22__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_22__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_22__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_22__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_23__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_23__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_23__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_23__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_2__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_2__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_2__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_2__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_3__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_3__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_3__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_3__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_4__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_4__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_4__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_4__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_5__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_5__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_5__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_5__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_6__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_6__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_6__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_6__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_7__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_7__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_7__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_7__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_8__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_8__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_8__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_8__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_9__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_9__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_9__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_9__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_uop/uop_ram/gen_uop_ram_ram0 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_uop/uop_ram/gen_uop_ram_ram1 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_in/cfl_buf/cbuf/ram0 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_in/cfl_buf/cbuf/ram1 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_out/rsp_snp/rsp/rsp_l2c/rsp_dbuf/ram00 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_out/rsp_snp/rsp/rsp_l2c/rsp_dbuf/ram01 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_out/rsp_snp/rsp/rsp_l2c/rsp_dbuf/ram10 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_out/rsp_snp/rsp/rsp_l2c/rsp_dbuf/ram11 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_out/rsp_snp/rsp/rsp_mcu/rsp_dbuf/ram00 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_out/rsp_snp/rsp/rsp_mcu/rsp_dbuf/ram01 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_out/rsp_snp/rsp/rsp_mcu/rsp_dbuf/ram10 0.7
panel_u6/dxe_u/dxe_dcm1/dcu/dcu_out/rsp_snp/rsp/rsp_mcu/rsp_dbuf/ram11 0.7
panel_u6/mpc0_core0/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_0 0.7
panel_u6/mpc0_core0/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_1 0.7
panel_u6/mpc0_core0/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_0 0.7
panel_u6/mpc0_core0/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_1 0.7
panel_u6/mpc0_core0/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_0 0.7
panel_u6/mpc0_core0/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_1 0.7
panel_u6/mpc0_core0/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_0 0.7
panel_u6/mpc0_core0/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_1 0.7
panel_u6/mpc0_core0/uifu/udata_arr/udata_ram_w0b0_h/uif_data_ram 0.7
panel_u6/mpc0_core0/uifu/udata_arr/udata_ram_w0b0_l/uif_data_ram 0.7
panel_u6/mpc0_core0/uifu/udata_arr/udata_ram_w0b1_h/uif_data_ram 0.7
panel_u6/mpc0_core0/uifu/udata_arr/udata_ram_w0b1_l/uif_data_ram 0.7
panel_u6/mpc0_core0/uifu/udata_arr/udata_ram_w0b2_h/uif_data_ram 0.7
panel_u6/mpc0_core0/uifu/udata_arr/udata_ram_w0b2_l/uif_data_ram 0.7
panel_u6/mpc0_core0/uifu/udata_arr/udata_ram_w0b3_h/uif_data_ram 0.7
panel_u6/mpc0_core0/uifu/udata_arr/udata_ram_w0b3_l/uif_data_ram 0.7
panel_u6/mpc0_core0/uifu/udata_arr/udata_ram_w1b0_h/uif_data_ram 0.7
panel_u6/mpc0_core0/uifu/udata_arr/udata_ram_w1b0_l/uif_data_ram 0.7
panel_u6/mpc0_core0/uifu/udata_arr/udata_ram_w1b1_h/uif_data_ram 0.7
panel_u6/mpc0_core0/uifu/udata_arr/udata_ram_w1b1_l/uif_data_ram 0.7
panel_u6/mpc0_core0/uifu/udata_arr/udata_ram_w1b2_h/uif_data_ram 0.7
panel_u6/mpc0_core0/uifu/udata_arr/udata_ram_w1b2_l/uif_data_ram 0.7
panel_u6/mpc0_core0/uifu/udata_arr/udata_ram_w1b3_h/uif_data_ram 0.7
panel_u6/mpc0_core0/uifu/udata_arr/udata_ram_w1b3_l/uif_data_ram 0.7
panel_u6/mpc0_core0/uifu/udata_arr/udata_ram_w2b0_h/uif_data_ram 0.7
panel_u6/mpc0_core0/uifu/udata_arr/udata_ram_w2b0_l/uif_data_ram 0.7
panel_u6/mpc0_core0/uifu/udata_arr/udata_ram_w2b1_h/uif_data_ram 0.7
panel_u6/mpc0_core0/uifu/udata_arr/udata_ram_w2b1_l/uif_data_ram 0.7
panel_u6/mpc0_core0/uifu/udata_arr/udata_ram_w2b2_h/uif_data_ram 0.7
panel_u6/mpc0_core0/uifu/udata_arr/udata_ram_w2b2_l/uif_data_ram 0.7
panel_u6/mpc0_core0/uifu/udata_arr/udata_ram_w2b3_h/uif_data_ram 0.7
panel_u6/mpc0_core0/uifu/udata_arr/udata_ram_w2b3_l/uif_data_ram 0.7
panel_u6/mpc0_core0/uifu/ughb_arr/udir_t0/uif_ghb_t0_ram 0.7
panel_u6/mpc0_core0/uifu/ughb_arr/udir_t1/uif_ghb_t1t2_ram 0.7
panel_u6/mpc0_core0/uifu/ughb_arr/udir_t2/uif_ghb_t1t2_ram 0.7
panel_u6/mpc0_core0/uifu/ughb_arr/udir_t3/uif_ghb_t3t4_ram 0.7
panel_u6/mpc0_core0/uifu/ughb_arr/udir_t4/uif_ghb_t3t4_ram 0.7
panel_u6/mpc0_core0/uifu/ughb_arr/ustr_t0/uif_ghb_t0_ram 0.7
panel_u6/mpc0_core0/uifu/ughb_arr/ustr_t1/uif_ghb_t1t2_ram 0.7
panel_u6/mpc0_core0/uifu/ughb_arr/ustr_t2/uif_ghb_t1t2_ram 0.7
panel_u6/mpc0_core0/uifu/ughb_arr/ustr_t3/uif_ghb_t3t4_ram 0.7
panel_u6/mpc0_core0/uifu/ughb_arr/ustr_t4/uif_ghb_t3t4_ram 0.7
panel_u6/mpc0_core0/uifu/uip_arr/uip_ram_w0/uif_ip_ram 0.7
panel_u6/mpc0_core0/uifu/uip_arr/uip_ram_w1/uif_ip_ram 0.7
panel_u6/mpc0_core0/uifu/utag_arr/utag_ram_b0/uif_tag_ram 0.7
panel_u6/mpc0_core0/uifu/utag_arr/utag_ram_b1/uif_tag_ram 0.7
panel_u6/mpc0_core0/ul2_cpu_slv/usram_l2_tlb_0/uTLB_ram 0.7
panel_u6/mpc0_core0/ul2_cpu_slv/usram_l2_tlb_1/uTLB_ram 0.7
panel_u6/mpc0_core0/ul2_cpu_slv/usram_l2_tlb_2/uTLB_ram 0.7
panel_u6/mpc0_core0/ul2_cpu_slv/usram_l2_tlb_3/uTLB_ram 0.7
panel_u6/mpc0_core0/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_0 0.7
panel_u6/mpc0_core0/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_1 0.7
panel_u6/mpc0_core0/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_2 0.7
panel_u6/mpc0_core0/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_3 0.7
panel_u6/mpc0_core0/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_0 0.7
panel_u6/mpc0_core0/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_1 0.7
panel_u6/mpc0_core0/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_2 0.7
panel_u6/mpc0_core0/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_3 0.7
panel_u6/mpc0_core0/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_0 0.7
panel_u6/mpc0_core0/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_1 0.7
panel_u6/mpc0_core0/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_2 0.7
panel_u6/mpc0_core0/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_3 0.7
panel_u6/mpc0_core0/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_0 0.7
panel_u6/mpc0_core0/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_1 0.7
panel_u6/mpc0_core0/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_2 0.7
panel_u6/mpc0_core0/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_3 0.7
panel_u6/mpc0_core0/ulsu/utag_arr/utag_ram_bnk0/uls_tag_ram 0.7
panel_u6/mpc0_core0/ulsu/utag_arr/utag_ram_bnk1/uls_tag_ram 0.7
panel_u6/mpc0_core0/ulsu/utag_arr/utag_ram_bnk2/uls_tag_ram 0.7
panel_u6/mpc0_core0/ulsu/utag_arr/utag_ram_bnk3/uls_tag_ram 0.7
panel_u6/mpc0_core1/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_0 0.7
panel_u6/mpc0_core1/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_1 0.7
panel_u6/mpc0_core1/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_0 0.7
panel_u6/mpc0_core1/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_1 0.7
panel_u6/mpc0_core1/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_0 0.7
panel_u6/mpc0_core1/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_1 0.7
panel_u6/mpc0_core1/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_0 0.7
panel_u6/mpc0_core1/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_1 0.7
panel_u6/mpc0_core1/uifu/udata_arr/udata_ram_w0b0_h/uif_data_ram 0.7
panel_u6/mpc0_core1/uifu/udata_arr/udata_ram_w0b0_l/uif_data_ram 0.7
panel_u6/mpc0_core1/uifu/udata_arr/udata_ram_w0b1_h/uif_data_ram 0.7
panel_u6/mpc0_core1/uifu/udata_arr/udata_ram_w0b1_l/uif_data_ram 0.7
panel_u6/mpc0_core1/uifu/udata_arr/udata_ram_w0b2_h/uif_data_ram 0.7
panel_u6/mpc0_core1/uifu/udata_arr/udata_ram_w0b2_l/uif_data_ram 0.7
panel_u6/mpc0_core1/uifu/udata_arr/udata_ram_w0b3_h/uif_data_ram 0.7
panel_u6/mpc0_core1/uifu/udata_arr/udata_ram_w0b3_l/uif_data_ram 0.7
panel_u6/mpc0_core1/uifu/udata_arr/udata_ram_w1b0_h/uif_data_ram 0.7
panel_u6/mpc0_core1/uifu/udata_arr/udata_ram_w1b0_l/uif_data_ram 0.7
panel_u6/mpc0_core1/uifu/udata_arr/udata_ram_w1b1_h/uif_data_ram 0.7
panel_u6/mpc0_core1/uifu/udata_arr/udata_ram_w1b1_l/uif_data_ram 0.7
panel_u6/mpc0_core1/uifu/udata_arr/udata_ram_w1b2_h/uif_data_ram 0.7
panel_u6/mpc0_core1/uifu/udata_arr/udata_ram_w1b2_l/uif_data_ram 0.7
panel_u6/mpc0_core1/uifu/udata_arr/udata_ram_w1b3_h/uif_data_ram 0.7
panel_u6/mpc0_core1/uifu/udata_arr/udata_ram_w1b3_l/uif_data_ram 0.7
panel_u6/mpc0_core1/uifu/udata_arr/udata_ram_w2b0_h/uif_data_ram 0.7
panel_u6/mpc0_core1/uifu/udata_arr/udata_ram_w2b0_l/uif_data_ram 0.7
panel_u6/mpc0_core1/uifu/udata_arr/udata_ram_w2b1_h/uif_data_ram 0.7
panel_u6/mpc0_core1/uifu/udata_arr/udata_ram_w2b1_l/uif_data_ram 0.7
panel_u6/mpc0_core1/uifu/udata_arr/udata_ram_w2b2_h/uif_data_ram 0.7
panel_u6/mpc0_core1/uifu/udata_arr/udata_ram_w2b2_l/uif_data_ram 0.7
panel_u6/mpc0_core1/uifu/udata_arr/udata_ram_w2b3_h/uif_data_ram 0.7
panel_u6/mpc0_core1/uifu/udata_arr/udata_ram_w2b3_l/uif_data_ram 0.7
panel_u6/mpc0_core1/uifu/ughb_arr/udir_t0/uif_ghb_t0_ram 0.7
panel_u6/mpc0_core1/uifu/ughb_arr/udir_t1/uif_ghb_t1t2_ram 0.7
panel_u6/mpc0_core1/uifu/ughb_arr/udir_t2/uif_ghb_t1t2_ram 0.7
panel_u6/mpc0_core1/uifu/ughb_arr/udir_t3/uif_ghb_t3t4_ram 0.7
panel_u6/mpc0_core1/uifu/ughb_arr/udir_t4/uif_ghb_t3t4_ram 0.7
panel_u6/mpc0_core1/uifu/ughb_arr/ustr_t0/uif_ghb_t0_ram 0.7
panel_u6/mpc0_core1/uifu/ughb_arr/ustr_t1/uif_ghb_t1t2_ram 0.7
panel_u6/mpc0_core1/uifu/ughb_arr/ustr_t2/uif_ghb_t1t2_ram 0.7
panel_u6/mpc0_core1/uifu/ughb_arr/ustr_t3/uif_ghb_t3t4_ram 0.7
panel_u6/mpc0_core1/uifu/ughb_arr/ustr_t4/uif_ghb_t3t4_ram 0.7
panel_u6/mpc0_core1/uifu/uip_arr/uip_ram_w0/uif_ip_ram 0.7
panel_u6/mpc0_core1/uifu/uip_arr/uip_ram_w1/uif_ip_ram 0.7
panel_u6/mpc0_core1/uifu/utag_arr/utag_ram_b0/uif_tag_ram 0.7
panel_u6/mpc0_core1/uifu/utag_arr/utag_ram_b1/uif_tag_ram 0.7
panel_u6/mpc0_core1/ul2_cpu_slv/usram_l2_tlb_0/uTLB_ram 0.7
panel_u6/mpc0_core1/ul2_cpu_slv/usram_l2_tlb_1/uTLB_ram 0.7
panel_u6/mpc0_core1/ul2_cpu_slv/usram_l2_tlb_2/uTLB_ram 0.7
panel_u6/mpc0_core1/ul2_cpu_slv/usram_l2_tlb_3/uTLB_ram 0.7
panel_u6/mpc0_core1/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_0 0.7
panel_u6/mpc0_core1/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_1 0.7
panel_u6/mpc0_core1/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_2 0.7
panel_u6/mpc0_core1/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_3 0.7
panel_u6/mpc0_core1/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_0 0.7
panel_u6/mpc0_core1/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_1 0.7
panel_u6/mpc0_core1/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_2 0.7
panel_u6/mpc0_core1/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_3 0.7
panel_u6/mpc0_core1/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_0 0.7
panel_u6/mpc0_core1/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_1 0.7
panel_u6/mpc0_core1/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_2 0.7
panel_u6/mpc0_core1/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_3 0.7
panel_u6/mpc0_core1/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_0 0.7
panel_u6/mpc0_core1/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_1 0.7
panel_u6/mpc0_core1/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_2 0.7
panel_u6/mpc0_core1/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_3 0.7
panel_u6/mpc0_core1/ulsu/utag_arr/utag_ram_bnk0/uls_tag_ram 0.7
panel_u6/mpc0_core1/ulsu/utag_arr/utag_ram_bnk1/uls_tag_ram 0.7
panel_u6/mpc0_core1/ulsu/utag_arr/utag_ram_bnk2/uls_tag_ram 0.7
panel_u6/mpc0_core1/ulsu/utag_arr/utag_ram_bnk3/uls_tag_ram 0.7
panel_u6/mpc0_core2/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_0 0.7
panel_u6/mpc0_core2/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_1 0.7
panel_u6/mpc0_core2/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_0 0.7
panel_u6/mpc0_core2/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_1 0.7
panel_u6/mpc0_core2/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_0 0.7
panel_u6/mpc0_core2/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_1 0.7
panel_u6/mpc0_core2/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_0 0.7
panel_u6/mpc0_core2/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_1 0.7
panel_u6/mpc0_core2/uifu/udata_arr/udata_ram_w0b0_h/uif_data_ram 0.7
panel_u6/mpc0_core2/uifu/udata_arr/udata_ram_w0b0_l/uif_data_ram 0.7
panel_u6/mpc0_core2/uifu/udata_arr/udata_ram_w0b1_h/uif_data_ram 0.7
panel_u6/mpc0_core2/uifu/udata_arr/udata_ram_w0b1_l/uif_data_ram 0.7
panel_u6/mpc0_core2/uifu/udata_arr/udata_ram_w0b2_h/uif_data_ram 0.7
panel_u6/mpc0_core2/uifu/udata_arr/udata_ram_w0b2_l/uif_data_ram 0.7
panel_u6/mpc0_core2/uifu/udata_arr/udata_ram_w0b3_h/uif_data_ram 0.7
panel_u6/mpc0_core2/uifu/udata_arr/udata_ram_w0b3_l/uif_data_ram 0.7
panel_u6/mpc0_core2/uifu/udata_arr/udata_ram_w1b0_h/uif_data_ram 0.7
panel_u6/mpc0_core2/uifu/udata_arr/udata_ram_w1b0_l/uif_data_ram 0.7
panel_u6/mpc0_core2/uifu/udata_arr/udata_ram_w1b1_h/uif_data_ram 0.7
panel_u6/mpc0_core2/uifu/udata_arr/udata_ram_w1b1_l/uif_data_ram 0.7
panel_u6/mpc0_core2/uifu/udata_arr/udata_ram_w1b2_h/uif_data_ram 0.7
panel_u6/mpc0_core2/uifu/udata_arr/udata_ram_w1b2_l/uif_data_ram 0.7
panel_u6/mpc0_core2/uifu/udata_arr/udata_ram_w1b3_h/uif_data_ram 0.7
panel_u6/mpc0_core2/uifu/udata_arr/udata_ram_w1b3_l/uif_data_ram 0.7
panel_u6/mpc0_core2/uifu/udata_arr/udata_ram_w2b0_h/uif_data_ram 0.7
panel_u6/mpc0_core2/uifu/udata_arr/udata_ram_w2b0_l/uif_data_ram 0.7
panel_u6/mpc0_core2/uifu/udata_arr/udata_ram_w2b1_h/uif_data_ram 0.7
panel_u6/mpc0_core2/uifu/udata_arr/udata_ram_w2b1_l/uif_data_ram 0.7
panel_u6/mpc0_core2/uifu/udata_arr/udata_ram_w2b2_h/uif_data_ram 0.7
panel_u6/mpc0_core2/uifu/udata_arr/udata_ram_w2b2_l/uif_data_ram 0.7
panel_u6/mpc0_core2/uifu/udata_arr/udata_ram_w2b3_h/uif_data_ram 0.7
panel_u6/mpc0_core2/uifu/udata_arr/udata_ram_w2b3_l/uif_data_ram 0.7
panel_u6/mpc0_core2/uifu/ughb_arr/udir_t0/uif_ghb_t0_ram 0.7
panel_u6/mpc0_core2/uifu/ughb_arr/udir_t1/uif_ghb_t1t2_ram 0.7
panel_u6/mpc0_core2/uifu/ughb_arr/udir_t2/uif_ghb_t1t2_ram 0.7
panel_u6/mpc0_core2/uifu/ughb_arr/udir_t3/uif_ghb_t3t4_ram 0.7
panel_u6/mpc0_core2/uifu/ughb_arr/udir_t4/uif_ghb_t3t4_ram 0.7
panel_u6/mpc0_core2/uifu/ughb_arr/ustr_t0/uif_ghb_t0_ram 0.7
panel_u6/mpc0_core2/uifu/ughb_arr/ustr_t1/uif_ghb_t1t2_ram 0.7
panel_u6/mpc0_core2/uifu/ughb_arr/ustr_t2/uif_ghb_t1t2_ram 0.7
panel_u6/mpc0_core2/uifu/ughb_arr/ustr_t3/uif_ghb_t3t4_ram 0.7
panel_u6/mpc0_core2/uifu/ughb_arr/ustr_t4/uif_ghb_t3t4_ram 0.7
panel_u6/mpc0_core2/uifu/uip_arr/uip_ram_w0/uif_ip_ram 0.7
panel_u6/mpc0_core2/uifu/uip_arr/uip_ram_w1/uif_ip_ram 0.7
panel_u6/mpc0_core2/uifu/utag_arr/utag_ram_b0/uif_tag_ram 0.7
panel_u6/mpc0_core2/uifu/utag_arr/utag_ram_b1/uif_tag_ram 0.7
panel_u6/mpc0_core2/ul2_cpu_slv/usram_l2_tlb_0/uTLB_ram 0.7
panel_u6/mpc0_core2/ul2_cpu_slv/usram_l2_tlb_1/uTLB_ram 0.7
panel_u6/mpc0_core2/ul2_cpu_slv/usram_l2_tlb_2/uTLB_ram 0.7
panel_u6/mpc0_core2/ul2_cpu_slv/usram_l2_tlb_3/uTLB_ram 0.7
panel_u6/mpc0_core2/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_0 0.7
panel_u6/mpc0_core2/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_1 0.7
panel_u6/mpc0_core2/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_2 0.7
panel_u6/mpc0_core2/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_3 0.7
panel_u6/mpc0_core2/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_0 0.7
panel_u6/mpc0_core2/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_1 0.7
panel_u6/mpc0_core2/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_2 0.7
panel_u6/mpc0_core2/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_3 0.7
panel_u6/mpc0_core2/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_0 0.7
panel_u6/mpc0_core2/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_1 0.7
panel_u6/mpc0_core2/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_2 0.7
panel_u6/mpc0_core2/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_3 0.7
panel_u6/mpc0_core2/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_0 0.7
panel_u6/mpc0_core2/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_1 0.7
panel_u6/mpc0_core2/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_2 0.7
panel_u6/mpc0_core2/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_3 0.7
panel_u6/mpc0_core2/ulsu/utag_arr/utag_ram_bnk0/uls_tag_ram 0.7
panel_u6/mpc0_core2/ulsu/utag_arr/utag_ram_bnk1/uls_tag_ram 0.7
panel_u6/mpc0_core2/ulsu/utag_arr/utag_ram_bnk2/uls_tag_ram 0.7
panel_u6/mpc0_core2/ulsu/utag_arr/utag_ram_bnk3/uls_tag_ram 0.7
panel_u6/mpc0_core3/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_0 0.7
panel_u6/mpc0_core3/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_1 0.7
panel_u6/mpc0_core3/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_0 0.7
panel_u6/mpc0_core3/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_1 0.7
panel_u6/mpc0_core3/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_0 0.7
panel_u6/mpc0_core3/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_1 0.7
panel_u6/mpc0_core3/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_0 0.7
panel_u6/mpc0_core3/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_1 0.7
panel_u6/mpc0_core3/uifu/udata_arr/udata_ram_w0b0_h/uif_data_ram 0.7
panel_u6/mpc0_core3/uifu/udata_arr/udata_ram_w0b0_l/uif_data_ram 0.7
panel_u6/mpc0_core3/uifu/udata_arr/udata_ram_w0b1_h/uif_data_ram 0.7
panel_u6/mpc0_core3/uifu/udata_arr/udata_ram_w0b1_l/uif_data_ram 0.7
panel_u6/mpc0_core3/uifu/udata_arr/udata_ram_w0b2_h/uif_data_ram 0.7
panel_u6/mpc0_core3/uifu/udata_arr/udata_ram_w0b2_l/uif_data_ram 0.7
panel_u6/mpc0_core3/uifu/udata_arr/udata_ram_w0b3_h/uif_data_ram 0.7
panel_u6/mpc0_core3/uifu/udata_arr/udata_ram_w0b3_l/uif_data_ram 0.7
panel_u6/mpc0_core3/uifu/udata_arr/udata_ram_w1b0_h/uif_data_ram 0.7
panel_u6/mpc0_core3/uifu/udata_arr/udata_ram_w1b0_l/uif_data_ram 0.7
panel_u6/mpc0_core3/uifu/udata_arr/udata_ram_w1b1_h/uif_data_ram 0.7
panel_u6/mpc0_core3/uifu/udata_arr/udata_ram_w1b1_l/uif_data_ram 0.7
panel_u6/mpc0_core3/uifu/udata_arr/udata_ram_w1b2_h/uif_data_ram 0.7
panel_u6/mpc0_core3/uifu/udata_arr/udata_ram_w1b2_l/uif_data_ram 0.7
panel_u6/mpc0_core3/uifu/udata_arr/udata_ram_w1b3_h/uif_data_ram 0.7
panel_u6/mpc0_core3/uifu/udata_arr/udata_ram_w1b3_l/uif_data_ram 0.7
panel_u6/mpc0_core3/uifu/udata_arr/udata_ram_w2b0_h/uif_data_ram 0.7
panel_u6/mpc0_core3/uifu/udata_arr/udata_ram_w2b0_l/uif_data_ram 0.7
panel_u6/mpc0_core3/uifu/udata_arr/udata_ram_w2b1_h/uif_data_ram 0.7
panel_u6/mpc0_core3/uifu/udata_arr/udata_ram_w2b1_l/uif_data_ram 0.7
panel_u6/mpc0_core3/uifu/udata_arr/udata_ram_w2b2_h/uif_data_ram 0.7
panel_u6/mpc0_core3/uifu/udata_arr/udata_ram_w2b2_l/uif_data_ram 0.7
panel_u6/mpc0_core3/uifu/udata_arr/udata_ram_w2b3_h/uif_data_ram 0.7
panel_u6/mpc0_core3/uifu/udata_arr/udata_ram_w2b3_l/uif_data_ram 0.7
panel_u6/mpc0_core3/uifu/ughb_arr/udir_t0/uif_ghb_t0_ram 0.7
panel_u6/mpc0_core3/uifu/ughb_arr/udir_t1/uif_ghb_t1t2_ram 0.7
panel_u6/mpc0_core3/uifu/ughb_arr/udir_t2/uif_ghb_t1t2_ram 0.7
panel_u6/mpc0_core3/uifu/ughb_arr/udir_t3/uif_ghb_t3t4_ram 0.7
panel_u6/mpc0_core3/uifu/ughb_arr/udir_t4/uif_ghb_t3t4_ram 0.7
panel_u6/mpc0_core3/uifu/ughb_arr/ustr_t0/uif_ghb_t0_ram 0.7
panel_u6/mpc0_core3/uifu/ughb_arr/ustr_t1/uif_ghb_t1t2_ram 0.7
panel_u6/mpc0_core3/uifu/ughb_arr/ustr_t2/uif_ghb_t1t2_ram 0.7
panel_u6/mpc0_core3/uifu/ughb_arr/ustr_t3/uif_ghb_t3t4_ram 0.7
panel_u6/mpc0_core3/uifu/ughb_arr/ustr_t4/uif_ghb_t3t4_ram 0.7
panel_u6/mpc0_core3/uifu/uip_arr/uip_ram_w0/uif_ip_ram 0.7
panel_u6/mpc0_core3/uifu/uip_arr/uip_ram_w1/uif_ip_ram 0.7
panel_u6/mpc0_core3/uifu/utag_arr/utag_ram_b0/uif_tag_ram 0.7
panel_u6/mpc0_core3/uifu/utag_arr/utag_ram_b1/uif_tag_ram 0.7
panel_u6/mpc0_core3/ul2_cpu_slv/usram_l2_tlb_0/uTLB_ram 0.7
panel_u6/mpc0_core3/ul2_cpu_slv/usram_l2_tlb_1/uTLB_ram 0.7
panel_u6/mpc0_core3/ul2_cpu_slv/usram_l2_tlb_2/uTLB_ram 0.7
panel_u6/mpc0_core3/ul2_cpu_slv/usram_l2_tlb_3/uTLB_ram 0.7
panel_u6/mpc0_core3/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_0 0.7
panel_u6/mpc0_core3/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_1 0.7
panel_u6/mpc0_core3/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_2 0.7
panel_u6/mpc0_core3/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_3 0.7
panel_u6/mpc0_core3/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_0 0.7
panel_u6/mpc0_core3/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_1 0.7
panel_u6/mpc0_core3/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_2 0.7
panel_u6/mpc0_core3/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_3 0.7
panel_u6/mpc0_core3/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_0 0.7
panel_u6/mpc0_core3/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_1 0.7
panel_u6/mpc0_core3/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_2 0.7
panel_u6/mpc0_core3/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_3 0.7
panel_u6/mpc0_core3/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_0 0.7
panel_u6/mpc0_core3/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_1 0.7
panel_u6/mpc0_core3/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_2 0.7
panel_u6/mpc0_core3/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_3 0.7
panel_u6/mpc0_core3/ulsu/utag_arr/utag_ram_bnk0/uls_tag_ram 0.7
panel_u6/mpc0_core3/ulsu/utag_arr/utag_ram_bnk1/uls_tag_ram 0.7
panel_u6/mpc0_core3/ulsu/utag_arr/utag_ram_bnk2/uls_tag_ram 0.7
panel_u6/mpc0_core3/ulsu/utag_arr/utag_ram_bnk3/uls_tag_ram 0.7
panel_u6/mpc0_l2cache/ul2_logic/uprefetch/ucpu0_pf_logic/ucpu_psq_ram/usram0 0.7
panel_u6/mpc0_l2cache/ul2_logic/uprefetch/ucpu1_pf_logic/ucpu_psq_ram/usram0 0.7
panel_u6/mpc0_l2cache/ul2_logic/uprefetch/ucpu2_pf_logic/ucpu_psq_ram/usram0 0.7
panel_u6/mpc0_l2cache/ul2_logic/uprefetch/ucpu3_pf_logic/ucpu_psq_ram/usram0 0.7
panel_u6/mpc0_l2cache/ul2_logic/usram_l2_tbnk0_snp_0/usram0 0.7
panel_u6/mpc0_l2cache/ul2_logic/usram_l2_tbnk0_snp_1/usram0 0.7
panel_u6/mpc0_l2cache/ul2_logic/usram_l2_tbnk0_snp_2/usram0 0.7
panel_u6/mpc0_l2cache/ul2_logic/usram_l2_tbnk0_snp_3/usram0 0.7
panel_u6/mpc0_l2cache/ul2_logic/usram_l2_tbnk1_snp_0/usram0 0.7
panel_u6/mpc0_l2cache/ul2_logic/usram_l2_tbnk1_snp_1/usram0 0.7
panel_u6/mpc0_l2cache/ul2_logic/usram_l2_tbnk1_snp_2/usram0 0.7
panel_u6/mpc0_l2cache/ul2_logic/usram_l2_tbnk1_snp_3/usram0 0.7
panel_u6/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_01/usram0 0.7
panel_u6/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_01/usram1 0.7
panel_u6/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_23/usram0 0.7
panel_u6/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_23/usram1 0.7
panel_u6/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_45/usram0 0.7
panel_u6/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_45/usram1 0.7
panel_u6/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_67/usram0 0.7
panel_u6/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_67/usram1 0.7
panel_u6/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_89/usram0 0.7
panel_u6/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_89/usram1 0.7
panel_u6/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_ab/usram0 0.7
panel_u6/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_ab/usram1 0.7
panel_u6/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_cd/usram0 0.7
panel_u6/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_cd/usram1 0.7
panel_u6/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk0/usram0 0.7
panel_u6/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk0/usram1 0.7
panel_u6/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk1/usram0 0.7
panel_u6/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk1/usram1 0.7
panel_u6/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk2/usram0 0.7
panel_u6/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk2/usram1 0.7
panel_u6/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk3/usram0 0.7
panel_u6/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk3/usram1 0.7
panel_u6/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dirty/usram0 0.7
panel_u6/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dirty/usram1 0.7
panel_u6/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dirty/usram2 0.7
panel_u6/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dirty/usram3 0.7
panel_u6/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_ef/usram0 0.7
panel_u6/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_ef/usram1 0.7
panel_u6/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_incl_pf/usram0 0.7
panel_u6/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_01/usram0 0.7
panel_u6/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_01/usram1 0.7
panel_u6/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_23/usram0 0.7
panel_u6/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_23/usram1 0.7
panel_u6/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_45/usram0 0.7
panel_u6/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_45/usram1 0.7
panel_u6/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_67/usram0 0.7
panel_u6/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_67/usram1 0.7
panel_u6/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_89/usram0 0.7
panel_u6/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_89/usram1 0.7
panel_u6/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_ab/usram0 0.7
panel_u6/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_ab/usram1 0.7
panel_u6/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_cd/usram0 0.7
panel_u6/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_cd/usram1 0.7
panel_u6/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk0/usram0 0.7
panel_u6/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk0/usram1 0.7
panel_u6/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk1/usram0 0.7
panel_u6/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk1/usram1 0.7
panel_u6/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk2/usram0 0.7
panel_u6/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk2/usram1 0.7
panel_u6/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk3/usram0 0.7
panel_u6/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk3/usram1 0.7
panel_u6/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dirty/usram0 0.7
panel_u6/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dirty/usram1 0.7
panel_u6/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dirty/usram2 0.7
panel_u6/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dirty/usram3 0.7
panel_u6/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_ef/usram0 0.7
panel_u6/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_ef/usram1 0.7
panel_u6/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_incl_pf/usram0 0.7
panel_u6/mpc1_core0/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_0 0.7
panel_u6/mpc1_core0/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_1 0.7
panel_u6/mpc1_core0/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_0 0.7
panel_u6/mpc1_core0/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_1 0.7
panel_u6/mpc1_core0/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_0 0.7
panel_u6/mpc1_core0/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_1 0.7
panel_u6/mpc1_core0/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_0 0.7
panel_u6/mpc1_core0/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_1 0.7
panel_u6/mpc1_core0/uifu/udata_arr/udata_ram_w0b0_h/uif_data_ram 0.7
panel_u6/mpc1_core0/uifu/udata_arr/udata_ram_w0b0_l/uif_data_ram 0.7
panel_u6/mpc1_core0/uifu/udata_arr/udata_ram_w0b1_h/uif_data_ram 0.7
panel_u6/mpc1_core0/uifu/udata_arr/udata_ram_w0b1_l/uif_data_ram 0.7
panel_u6/mpc1_core0/uifu/udata_arr/udata_ram_w0b2_h/uif_data_ram 0.7
panel_u6/mpc1_core0/uifu/udata_arr/udata_ram_w0b2_l/uif_data_ram 0.7
panel_u6/mpc1_core0/uifu/udata_arr/udata_ram_w0b3_h/uif_data_ram 0.7
panel_u6/mpc1_core0/uifu/udata_arr/udata_ram_w0b3_l/uif_data_ram 0.7
panel_u6/mpc1_core0/uifu/udata_arr/udata_ram_w1b0_h/uif_data_ram 0.7
panel_u6/mpc1_core0/uifu/udata_arr/udata_ram_w1b0_l/uif_data_ram 0.7
panel_u6/mpc1_core0/uifu/udata_arr/udata_ram_w1b1_h/uif_data_ram 0.7
panel_u6/mpc1_core0/uifu/udata_arr/udata_ram_w1b1_l/uif_data_ram 0.7
panel_u6/mpc1_core0/uifu/udata_arr/udata_ram_w1b2_h/uif_data_ram 0.7
panel_u6/mpc1_core0/uifu/udata_arr/udata_ram_w1b2_l/uif_data_ram 0.7
panel_u6/mpc1_core0/uifu/udata_arr/udata_ram_w1b3_h/uif_data_ram 0.7
panel_u6/mpc1_core0/uifu/udata_arr/udata_ram_w1b3_l/uif_data_ram 0.7
panel_u6/mpc1_core0/uifu/udata_arr/udata_ram_w2b0_h/uif_data_ram 0.7
panel_u6/mpc1_core0/uifu/udata_arr/udata_ram_w2b0_l/uif_data_ram 0.7
panel_u6/mpc1_core0/uifu/udata_arr/udata_ram_w2b1_h/uif_data_ram 0.7
panel_u6/mpc1_core0/uifu/udata_arr/udata_ram_w2b1_l/uif_data_ram 0.7
panel_u6/mpc1_core0/uifu/udata_arr/udata_ram_w2b2_h/uif_data_ram 0.7
panel_u6/mpc1_core0/uifu/udata_arr/udata_ram_w2b2_l/uif_data_ram 0.7
panel_u6/mpc1_core0/uifu/udata_arr/udata_ram_w2b3_h/uif_data_ram 0.7
panel_u6/mpc1_core0/uifu/udata_arr/udata_ram_w2b3_l/uif_data_ram 0.7
panel_u6/mpc1_core0/uifu/ughb_arr/udir_t0/uif_ghb_t0_ram 0.7
panel_u6/mpc1_core0/uifu/ughb_arr/udir_t1/uif_ghb_t1t2_ram 0.7
panel_u6/mpc1_core0/uifu/ughb_arr/udir_t2/uif_ghb_t1t2_ram 0.7
panel_u6/mpc1_core0/uifu/ughb_arr/udir_t3/uif_ghb_t3t4_ram 0.7
panel_u6/mpc1_core0/uifu/ughb_arr/udir_t4/uif_ghb_t3t4_ram 0.7
panel_u6/mpc1_core0/uifu/ughb_arr/ustr_t0/uif_ghb_t0_ram 0.7
panel_u6/mpc1_core0/uifu/ughb_arr/ustr_t1/uif_ghb_t1t2_ram 0.7
panel_u6/mpc1_core0/uifu/ughb_arr/ustr_t2/uif_ghb_t1t2_ram 0.7
panel_u6/mpc1_core0/uifu/ughb_arr/ustr_t3/uif_ghb_t3t4_ram 0.7
panel_u6/mpc1_core0/uifu/ughb_arr/ustr_t4/uif_ghb_t3t4_ram 0.7
panel_u6/mpc1_core0/uifu/uip_arr/uip_ram_w0/uif_ip_ram 0.7
panel_u6/mpc1_core0/uifu/uip_arr/uip_ram_w1/uif_ip_ram 0.7
panel_u6/mpc1_core0/uifu/utag_arr/utag_ram_b0/uif_tag_ram 0.7
panel_u6/mpc1_core0/uifu/utag_arr/utag_ram_b1/uif_tag_ram 0.7
panel_u6/mpc1_core0/ul2_cpu_slv/usram_l2_tlb_0/uTLB_ram 0.7
panel_u6/mpc1_core0/ul2_cpu_slv/usram_l2_tlb_1/uTLB_ram 0.7
panel_u6/mpc1_core0/ul2_cpu_slv/usram_l2_tlb_2/uTLB_ram 0.7
panel_u6/mpc1_core0/ul2_cpu_slv/usram_l2_tlb_3/uTLB_ram 0.7
panel_u6/mpc1_core0/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_0 0.7
panel_u6/mpc1_core0/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_1 0.7
panel_u6/mpc1_core0/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_2 0.7
panel_u6/mpc1_core0/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_3 0.7
panel_u6/mpc1_core0/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_0 0.7
panel_u6/mpc1_core0/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_1 0.7
panel_u6/mpc1_core0/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_2 0.7
panel_u6/mpc1_core0/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_3 0.7
panel_u6/mpc1_core0/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_0 0.7
panel_u6/mpc1_core0/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_1 0.7
panel_u6/mpc1_core0/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_2 0.7
panel_u6/mpc1_core0/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_3 0.7
panel_u6/mpc1_core0/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_0 0.7
panel_u6/mpc1_core0/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_1 0.7
panel_u6/mpc1_core0/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_2 0.7
panel_u6/mpc1_core0/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_3 0.7
panel_u6/mpc1_core0/ulsu/utag_arr/utag_ram_bnk0/uls_tag_ram 0.7
panel_u6/mpc1_core0/ulsu/utag_arr/utag_ram_bnk1/uls_tag_ram 0.7
panel_u6/mpc1_core0/ulsu/utag_arr/utag_ram_bnk2/uls_tag_ram 0.7
panel_u6/mpc1_core0/ulsu/utag_arr/utag_ram_bnk3/uls_tag_ram 0.7
panel_u6/mpc1_core1/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_0 0.7
panel_u6/mpc1_core1/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_1 0.7
panel_u6/mpc1_core1/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_0 0.7
panel_u6/mpc1_core1/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_1 0.7
panel_u6/mpc1_core1/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_0 0.7
panel_u6/mpc1_core1/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_1 0.7
panel_u6/mpc1_core1/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_0 0.7
panel_u6/mpc1_core1/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_1 0.7
panel_u6/mpc1_core1/uifu/udata_arr/udata_ram_w0b0_h/uif_data_ram 0.7
panel_u6/mpc1_core1/uifu/udata_arr/udata_ram_w0b0_l/uif_data_ram 0.7
panel_u6/mpc1_core1/uifu/udata_arr/udata_ram_w0b1_h/uif_data_ram 0.7
panel_u6/mpc1_core1/uifu/udata_arr/udata_ram_w0b1_l/uif_data_ram 0.7
panel_u6/mpc1_core1/uifu/udata_arr/udata_ram_w0b2_h/uif_data_ram 0.7
panel_u6/mpc1_core1/uifu/udata_arr/udata_ram_w0b2_l/uif_data_ram 0.7
panel_u6/mpc1_core1/uifu/udata_arr/udata_ram_w0b3_h/uif_data_ram 0.7
panel_u6/mpc1_core1/uifu/udata_arr/udata_ram_w0b3_l/uif_data_ram 0.7
panel_u6/mpc1_core1/uifu/udata_arr/udata_ram_w1b0_h/uif_data_ram 0.7
panel_u6/mpc1_core1/uifu/udata_arr/udata_ram_w1b0_l/uif_data_ram 0.7
panel_u6/mpc1_core1/uifu/udata_arr/udata_ram_w1b1_h/uif_data_ram 0.7
panel_u6/mpc1_core1/uifu/udata_arr/udata_ram_w1b1_l/uif_data_ram 0.7
panel_u6/mpc1_core1/uifu/udata_arr/udata_ram_w1b2_h/uif_data_ram 0.7
panel_u6/mpc1_core1/uifu/udata_arr/udata_ram_w1b2_l/uif_data_ram 0.7
panel_u6/mpc1_core1/uifu/udata_arr/udata_ram_w1b3_h/uif_data_ram 0.7
panel_u6/mpc1_core1/uifu/udata_arr/udata_ram_w1b3_l/uif_data_ram 0.7
panel_u6/mpc1_core1/uifu/udata_arr/udata_ram_w2b0_h/uif_data_ram 0.7
panel_u6/mpc1_core1/uifu/udata_arr/udata_ram_w2b0_l/uif_data_ram 0.7
panel_u6/mpc1_core1/uifu/udata_arr/udata_ram_w2b1_h/uif_data_ram 0.7
panel_u6/mpc1_core1/uifu/udata_arr/udata_ram_w2b1_l/uif_data_ram 0.7
panel_u6/mpc1_core1/uifu/udata_arr/udata_ram_w2b2_h/uif_data_ram 0.7
panel_u6/mpc1_core1/uifu/udata_arr/udata_ram_w2b2_l/uif_data_ram 0.7
panel_u6/mpc1_core1/uifu/udata_arr/udata_ram_w2b3_h/uif_data_ram 0.7
panel_u6/mpc1_core1/uifu/udata_arr/udata_ram_w2b3_l/uif_data_ram 0.7
panel_u6/mpc1_core1/uifu/ughb_arr/udir_t0/uif_ghb_t0_ram 0.7
panel_u6/mpc1_core1/uifu/ughb_arr/udir_t1/uif_ghb_t1t2_ram 0.7
panel_u6/mpc1_core1/uifu/ughb_arr/udir_t2/uif_ghb_t1t2_ram 0.7
panel_u6/mpc1_core1/uifu/ughb_arr/udir_t3/uif_ghb_t3t4_ram 0.7
panel_u6/mpc1_core1/uifu/ughb_arr/udir_t4/uif_ghb_t3t4_ram 0.7
panel_u6/mpc1_core1/uifu/ughb_arr/ustr_t0/uif_ghb_t0_ram 0.7
panel_u6/mpc1_core1/uifu/ughb_arr/ustr_t1/uif_ghb_t1t2_ram 0.7
panel_u6/mpc1_core1/uifu/ughb_arr/ustr_t2/uif_ghb_t1t2_ram 0.7
panel_u6/mpc1_core1/uifu/ughb_arr/ustr_t3/uif_ghb_t3t4_ram 0.7
panel_u6/mpc1_core1/uifu/ughb_arr/ustr_t4/uif_ghb_t3t4_ram 0.7
panel_u6/mpc1_core1/uifu/uip_arr/uip_ram_w0/uif_ip_ram 0.7
panel_u6/mpc1_core1/uifu/uip_arr/uip_ram_w1/uif_ip_ram 0.7
panel_u6/mpc1_core1/uifu/utag_arr/utag_ram_b0/uif_tag_ram 0.7
panel_u6/mpc1_core1/uifu/utag_arr/utag_ram_b1/uif_tag_ram 0.7
panel_u6/mpc1_core1/ul2_cpu_slv/usram_l2_tlb_0/uTLB_ram 0.7
panel_u6/mpc1_core1/ul2_cpu_slv/usram_l2_tlb_1/uTLB_ram 0.7
panel_u6/mpc1_core1/ul2_cpu_slv/usram_l2_tlb_2/uTLB_ram 0.7
panel_u6/mpc1_core1/ul2_cpu_slv/usram_l2_tlb_3/uTLB_ram 0.7
panel_u6/mpc1_core1/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_0 0.7
panel_u6/mpc1_core1/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_1 0.7
panel_u6/mpc1_core1/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_2 0.7
panel_u6/mpc1_core1/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_3 0.7
panel_u6/mpc1_core1/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_0 0.7
panel_u6/mpc1_core1/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_1 0.7
panel_u6/mpc1_core1/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_2 0.7
panel_u6/mpc1_core1/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_3 0.7
panel_u6/mpc1_core1/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_0 0.7
panel_u6/mpc1_core1/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_1 0.7
panel_u6/mpc1_core1/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_2 0.7
panel_u6/mpc1_core1/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_3 0.7
panel_u6/mpc1_core1/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_0 0.7
panel_u6/mpc1_core1/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_1 0.7
panel_u6/mpc1_core1/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_2 0.7
panel_u6/mpc1_core1/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_3 0.7
panel_u6/mpc1_core1/ulsu/utag_arr/utag_ram_bnk0/uls_tag_ram 0.7
panel_u6/mpc1_core1/ulsu/utag_arr/utag_ram_bnk1/uls_tag_ram 0.7
panel_u6/mpc1_core1/ulsu/utag_arr/utag_ram_bnk2/uls_tag_ram 0.7
panel_u6/mpc1_core1/ulsu/utag_arr/utag_ram_bnk3/uls_tag_ram 0.7
panel_u6/mpc1_core2/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_0 0.7
panel_u6/mpc1_core2/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_1 0.7
panel_u6/mpc1_core2/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_0 0.7
panel_u6/mpc1_core2/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_1 0.7
panel_u6/mpc1_core2/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_0 0.7
panel_u6/mpc1_core2/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_1 0.7
panel_u6/mpc1_core2/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_0 0.7
panel_u6/mpc1_core2/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_1 0.7
panel_u6/mpc1_core2/uifu/udata_arr/udata_ram_w0b0_h/uif_data_ram 0.7
panel_u6/mpc1_core2/uifu/udata_arr/udata_ram_w0b0_l/uif_data_ram 0.7
panel_u6/mpc1_core2/uifu/udata_arr/udata_ram_w0b1_h/uif_data_ram 0.7
panel_u6/mpc1_core2/uifu/udata_arr/udata_ram_w0b1_l/uif_data_ram 0.7
panel_u6/mpc1_core2/uifu/udata_arr/udata_ram_w0b2_h/uif_data_ram 0.7
panel_u6/mpc1_core2/uifu/udata_arr/udata_ram_w0b2_l/uif_data_ram 0.7
panel_u6/mpc1_core2/uifu/udata_arr/udata_ram_w0b3_h/uif_data_ram 0.7
panel_u6/mpc1_core2/uifu/udata_arr/udata_ram_w0b3_l/uif_data_ram 0.7
panel_u6/mpc1_core2/uifu/udata_arr/udata_ram_w1b0_h/uif_data_ram 0.7
panel_u6/mpc1_core2/uifu/udata_arr/udata_ram_w1b0_l/uif_data_ram 0.7
panel_u6/mpc1_core2/uifu/udata_arr/udata_ram_w1b1_h/uif_data_ram 0.7
panel_u6/mpc1_core2/uifu/udata_arr/udata_ram_w1b1_l/uif_data_ram 0.7
panel_u6/mpc1_core2/uifu/udata_arr/udata_ram_w1b2_h/uif_data_ram 0.7
panel_u6/mpc1_core2/uifu/udata_arr/udata_ram_w1b2_l/uif_data_ram 0.7
panel_u6/mpc1_core2/uifu/udata_arr/udata_ram_w1b3_h/uif_data_ram 0.7
panel_u6/mpc1_core2/uifu/udata_arr/udata_ram_w1b3_l/uif_data_ram 0.7
panel_u6/mpc1_core2/uifu/udata_arr/udata_ram_w2b0_h/uif_data_ram 0.7
panel_u6/mpc1_core2/uifu/udata_arr/udata_ram_w2b0_l/uif_data_ram 0.7
panel_u6/mpc1_core2/uifu/udata_arr/udata_ram_w2b1_h/uif_data_ram 0.7
panel_u6/mpc1_core2/uifu/udata_arr/udata_ram_w2b1_l/uif_data_ram 0.7
panel_u6/mpc1_core2/uifu/udata_arr/udata_ram_w2b2_h/uif_data_ram 0.7
panel_u6/mpc1_core2/uifu/udata_arr/udata_ram_w2b2_l/uif_data_ram 0.7
panel_u6/mpc1_core2/uifu/udata_arr/udata_ram_w2b3_h/uif_data_ram 0.7
panel_u6/mpc1_core2/uifu/udata_arr/udata_ram_w2b3_l/uif_data_ram 0.7
panel_u6/mpc1_core2/uifu/ughb_arr/udir_t0/uif_ghb_t0_ram 0.7
panel_u6/mpc1_core2/uifu/ughb_arr/udir_t1/uif_ghb_t1t2_ram 0.7
panel_u6/mpc1_core2/uifu/ughb_arr/udir_t2/uif_ghb_t1t2_ram 0.7
panel_u6/mpc1_core2/uifu/ughb_arr/udir_t3/uif_ghb_t3t4_ram 0.7
panel_u6/mpc1_core2/uifu/ughb_arr/udir_t4/uif_ghb_t3t4_ram 0.7
panel_u6/mpc1_core2/uifu/ughb_arr/ustr_t0/uif_ghb_t0_ram 0.7
panel_u6/mpc1_core2/uifu/ughb_arr/ustr_t1/uif_ghb_t1t2_ram 0.7
panel_u6/mpc1_core2/uifu/ughb_arr/ustr_t2/uif_ghb_t1t2_ram 0.7
panel_u6/mpc1_core2/uifu/ughb_arr/ustr_t3/uif_ghb_t3t4_ram 0.7
panel_u6/mpc1_core2/uifu/ughb_arr/ustr_t4/uif_ghb_t3t4_ram 0.7
panel_u6/mpc1_core2/uifu/uip_arr/uip_ram_w0/uif_ip_ram 0.7
panel_u6/mpc1_core2/uifu/uip_arr/uip_ram_w1/uif_ip_ram 0.7
panel_u6/mpc1_core2/uifu/utag_arr/utag_ram_b0/uif_tag_ram 0.7
panel_u6/mpc1_core2/uifu/utag_arr/utag_ram_b1/uif_tag_ram 0.7
panel_u6/mpc1_core2/ul2_cpu_slv/usram_l2_tlb_0/uTLB_ram 0.7
panel_u6/mpc1_core2/ul2_cpu_slv/usram_l2_tlb_1/uTLB_ram 0.7
panel_u6/mpc1_core2/ul2_cpu_slv/usram_l2_tlb_2/uTLB_ram 0.7
panel_u6/mpc1_core2/ul2_cpu_slv/usram_l2_tlb_3/uTLB_ram 0.7
panel_u6/mpc1_core2/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_0 0.7
panel_u6/mpc1_core2/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_1 0.7
panel_u6/mpc1_core2/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_2 0.7
panel_u6/mpc1_core2/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_3 0.7
panel_u6/mpc1_core2/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_0 0.7
panel_u6/mpc1_core2/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_1 0.7
panel_u6/mpc1_core2/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_2 0.7
panel_u6/mpc1_core2/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_3 0.7
panel_u6/mpc1_core2/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_0 0.7
panel_u6/mpc1_core2/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_1 0.7
panel_u6/mpc1_core2/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_2 0.7
panel_u6/mpc1_core2/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_3 0.7
panel_u6/mpc1_core2/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_0 0.7
panel_u6/mpc1_core2/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_1 0.7
panel_u6/mpc1_core2/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_2 0.7
panel_u6/mpc1_core2/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_3 0.7
panel_u6/mpc1_core2/ulsu/utag_arr/utag_ram_bnk0/uls_tag_ram 0.7
panel_u6/mpc1_core2/ulsu/utag_arr/utag_ram_bnk1/uls_tag_ram 0.7
panel_u6/mpc1_core2/ulsu/utag_arr/utag_ram_bnk2/uls_tag_ram 0.7
panel_u6/mpc1_core2/ulsu/utag_arr/utag_ram_bnk3/uls_tag_ram 0.7
panel_u6/mpc1_core3/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_0 0.7
panel_u6/mpc1_core3/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_1 0.7
panel_u6/mpc1_core3/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_0 0.7
panel_u6/mpc1_core3/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_1 0.7
panel_u6/mpc1_core3/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_0 0.7
panel_u6/mpc1_core3/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_1 0.7
panel_u6/mpc1_core3/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_0 0.7
panel_u6/mpc1_core3/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_1 0.7
panel_u6/mpc1_core3/uifu/udata_arr/udata_ram_w0b0_h/uif_data_ram 0.7
panel_u6/mpc1_core3/uifu/udata_arr/udata_ram_w0b0_l/uif_data_ram 0.7
panel_u6/mpc1_core3/uifu/udata_arr/udata_ram_w0b1_h/uif_data_ram 0.7
panel_u6/mpc1_core3/uifu/udata_arr/udata_ram_w0b1_l/uif_data_ram 0.7
panel_u6/mpc1_core3/uifu/udata_arr/udata_ram_w0b2_h/uif_data_ram 0.7
panel_u6/mpc1_core3/uifu/udata_arr/udata_ram_w0b2_l/uif_data_ram 0.7
panel_u6/mpc1_core3/uifu/udata_arr/udata_ram_w0b3_h/uif_data_ram 0.7
panel_u6/mpc1_core3/uifu/udata_arr/udata_ram_w0b3_l/uif_data_ram 0.7
panel_u6/mpc1_core3/uifu/udata_arr/udata_ram_w1b0_h/uif_data_ram 0.7
panel_u6/mpc1_core3/uifu/udata_arr/udata_ram_w1b0_l/uif_data_ram 0.7
panel_u6/mpc1_core3/uifu/udata_arr/udata_ram_w1b1_h/uif_data_ram 0.7
panel_u6/mpc1_core3/uifu/udata_arr/udata_ram_w1b1_l/uif_data_ram 0.7
panel_u6/mpc1_core3/uifu/udata_arr/udata_ram_w1b2_h/uif_data_ram 0.7
panel_u6/mpc1_core3/uifu/udata_arr/udata_ram_w1b2_l/uif_data_ram 0.7
panel_u6/mpc1_core3/uifu/udata_arr/udata_ram_w1b3_h/uif_data_ram 0.7
panel_u6/mpc1_core3/uifu/udata_arr/udata_ram_w1b3_l/uif_data_ram 0.7
panel_u6/mpc1_core3/uifu/udata_arr/udata_ram_w2b0_h/uif_data_ram 0.7
panel_u6/mpc1_core3/uifu/udata_arr/udata_ram_w2b0_l/uif_data_ram 0.7
panel_u6/mpc1_core3/uifu/udata_arr/udata_ram_w2b1_h/uif_data_ram 0.7
panel_u6/mpc1_core3/uifu/udata_arr/udata_ram_w2b1_l/uif_data_ram 0.7
panel_u6/mpc1_core3/uifu/udata_arr/udata_ram_w2b2_h/uif_data_ram 0.7
panel_u6/mpc1_core3/uifu/udata_arr/udata_ram_w2b2_l/uif_data_ram 0.7
panel_u6/mpc1_core3/uifu/udata_arr/udata_ram_w2b3_h/uif_data_ram 0.7
panel_u6/mpc1_core3/uifu/udata_arr/udata_ram_w2b3_l/uif_data_ram 0.7
panel_u6/mpc1_core3/uifu/ughb_arr/udir_t0/uif_ghb_t0_ram 0.7
panel_u6/mpc1_core3/uifu/ughb_arr/udir_t1/uif_ghb_t1t2_ram 0.7
panel_u6/mpc1_core3/uifu/ughb_arr/udir_t2/uif_ghb_t1t2_ram 0.7
panel_u6/mpc1_core3/uifu/ughb_arr/udir_t3/uif_ghb_t3t4_ram 0.7
panel_u6/mpc1_core3/uifu/ughb_arr/udir_t4/uif_ghb_t3t4_ram 0.7
panel_u6/mpc1_core3/uifu/ughb_arr/ustr_t0/uif_ghb_t0_ram 0.7
panel_u6/mpc1_core3/uifu/ughb_arr/ustr_t1/uif_ghb_t1t2_ram 0.7
panel_u6/mpc1_core3/uifu/ughb_arr/ustr_t2/uif_ghb_t1t2_ram 0.7
panel_u6/mpc1_core3/uifu/ughb_arr/ustr_t3/uif_ghb_t3t4_ram 0.7
panel_u6/mpc1_core3/uifu/ughb_arr/ustr_t4/uif_ghb_t3t4_ram 0.7
panel_u6/mpc1_core3/uifu/uip_arr/uip_ram_w0/uif_ip_ram 0.7
panel_u6/mpc1_core3/uifu/uip_arr/uip_ram_w1/uif_ip_ram 0.7
panel_u6/mpc1_core3/uifu/utag_arr/utag_ram_b0/uif_tag_ram 0.7
panel_u6/mpc1_core3/uifu/utag_arr/utag_ram_b1/uif_tag_ram 0.7
panel_u6/mpc1_core3/ul2_cpu_slv/usram_l2_tlb_0/uTLB_ram 0.7
panel_u6/mpc1_core3/ul2_cpu_slv/usram_l2_tlb_1/uTLB_ram 0.7
panel_u6/mpc1_core3/ul2_cpu_slv/usram_l2_tlb_2/uTLB_ram 0.7
panel_u6/mpc1_core3/ul2_cpu_slv/usram_l2_tlb_3/uTLB_ram 0.7
panel_u6/mpc1_core3/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_0 0.7
panel_u6/mpc1_core3/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_1 0.7
panel_u6/mpc1_core3/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_2 0.7
panel_u6/mpc1_core3/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_3 0.7
panel_u6/mpc1_core3/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_0 0.7
panel_u6/mpc1_core3/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_1 0.7
panel_u6/mpc1_core3/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_2 0.7
panel_u6/mpc1_core3/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_3 0.7
panel_u6/mpc1_core3/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_0 0.7
panel_u6/mpc1_core3/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_1 0.7
panel_u6/mpc1_core3/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_2 0.7
panel_u6/mpc1_core3/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_3 0.7
panel_u6/mpc1_core3/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_0 0.7
panel_u6/mpc1_core3/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_1 0.7
panel_u6/mpc1_core3/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_2 0.7
panel_u6/mpc1_core3/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_3 0.7
panel_u6/mpc1_core3/ulsu/utag_arr/utag_ram_bnk0/uls_tag_ram 0.7
panel_u6/mpc1_core3/ulsu/utag_arr/utag_ram_bnk1/uls_tag_ram 0.7
panel_u6/mpc1_core3/ulsu/utag_arr/utag_ram_bnk2/uls_tag_ram 0.7
panel_u6/mpc1_core3/ulsu/utag_arr/utag_ram_bnk3/uls_tag_ram 0.7
panel_u6/mpc1_l2cache/ul2_logic/uprefetch/ucpu0_pf_logic/ucpu_psq_ram/usram0 0.7
panel_u6/mpc1_l2cache/ul2_logic/uprefetch/ucpu1_pf_logic/ucpu_psq_ram/usram0 0.7
panel_u6/mpc1_l2cache/ul2_logic/uprefetch/ucpu2_pf_logic/ucpu_psq_ram/usram0 0.7
panel_u6/mpc1_l2cache/ul2_logic/uprefetch/ucpu3_pf_logic/ucpu_psq_ram/usram0 0.7
panel_u6/mpc1_l2cache/ul2_logic/usram_l2_tbnk0_snp_0/usram0 0.7
panel_u6/mpc1_l2cache/ul2_logic/usram_l2_tbnk0_snp_1/usram0 0.7
panel_u6/mpc1_l2cache/ul2_logic/usram_l2_tbnk0_snp_2/usram0 0.7
panel_u6/mpc1_l2cache/ul2_logic/usram_l2_tbnk0_snp_3/usram0 0.7
panel_u6/mpc1_l2cache/ul2_logic/usram_l2_tbnk1_snp_0/usram0 0.7
panel_u6/mpc1_l2cache/ul2_logic/usram_l2_tbnk1_snp_1/usram0 0.7
panel_u6/mpc1_l2cache/ul2_logic/usram_l2_tbnk1_snp_2/usram0 0.7
panel_u6/mpc1_l2cache/ul2_logic/usram_l2_tbnk1_snp_3/usram0 0.7
panel_u6/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_01/usram0 0.7
panel_u6/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_01/usram1 0.7
panel_u6/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_23/usram0 0.7
panel_u6/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_23/usram1 0.7
panel_u6/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_45/usram0 0.7
panel_u6/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_45/usram1 0.7
panel_u6/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_67/usram0 0.7
panel_u6/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_67/usram1 0.7
panel_u6/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_89/usram0 0.7
panel_u6/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_89/usram1 0.7
panel_u6/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_ab/usram0 0.7
panel_u6/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_ab/usram1 0.7
panel_u6/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_cd/usram0 0.7
panel_u6/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_cd/usram1 0.7
panel_u6/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk0/usram0 0.7
panel_u6/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk0/usram1 0.7
panel_u6/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk1/usram0 0.7
panel_u6/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk1/usram1 0.7
panel_u6/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk2/usram0 0.7
panel_u6/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk2/usram1 0.7
panel_u6/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk3/usram0 0.7
panel_u6/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk3/usram1 0.7
panel_u6/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dirty/usram0 0.7
panel_u6/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dirty/usram1 0.7
panel_u6/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dirty/usram2 0.7
panel_u6/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dirty/usram3 0.7
panel_u6/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_ef/usram0 0.7
panel_u6/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_ef/usram1 0.7
panel_u6/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_incl_pf/usram0 0.7
panel_u6/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_01/usram0 0.7
panel_u6/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_01/usram1 0.7
panel_u6/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_23/usram0 0.7
panel_u6/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_23/usram1 0.7
panel_u6/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_45/usram0 0.7
panel_u6/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_45/usram1 0.7
panel_u6/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_67/usram0 0.7
panel_u6/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_67/usram1 0.7
panel_u6/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_89/usram0 0.7
panel_u6/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_89/usram1 0.7
panel_u6/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_ab/usram0 0.7
panel_u6/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_ab/usram1 0.7
panel_u6/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_cd/usram0 0.7
panel_u6/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_cd/usram1 0.7
panel_u6/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk0/usram0 0.7
panel_u6/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk0/usram1 0.7
panel_u6/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk1/usram0 0.7
panel_u6/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk1/usram1 0.7
panel_u6/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk2/usram0 0.7
panel_u6/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk2/usram1 0.7
panel_u6/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk3/usram0 0.7
panel_u6/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk3/usram1 0.7
panel_u6/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dirty/usram0 0.7
panel_u6/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dirty/usram1 0.7
panel_u6/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dirty/usram2 0.7
panel_u6/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dirty/usram3 0.7
panel_u6/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_ef/usram0 0.7
panel_u6/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_ef/usram1 0.7
panel_u6/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_incl_pf/usram0 0.7
panel_u7/dxe_u/dnbc_u0/etf_sram/array 0.7
panel_u7/dxe_u/dnbc_u1/etf_sram/array 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_0__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_0__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_0__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_0__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_10__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_10__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_10__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_10__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_11__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_11__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_11__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_11__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_12__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_12__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_12__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_12__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_13__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_13__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_13__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_13__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_14__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_14__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_14__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_14__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_15__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_15__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_15__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_15__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_16__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_16__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_16__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_16__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_17__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_17__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_17__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_17__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_18__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_18__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_18__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_18__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_19__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_19__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_19__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_19__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_1__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_1__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_1__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_1__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_20__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_20__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_20__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_20__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_21__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_21__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_21__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_21__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_22__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_22__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_22__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_22__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_23__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_23__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_23__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_23__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_2__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_2__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_2__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_2__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_3__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_3__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_3__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_3__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_4__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_4__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_4__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_4__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_5__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_5__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_5__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_5__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_6__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_6__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_6__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_6__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_7__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_7__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_7__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_7__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_8__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_8__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_8__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_8__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_9__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_9__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_9__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank0/dirway_9__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_0__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_0__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_0__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_0__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_10__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_10__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_10__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_10__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_11__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_11__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_11__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_11__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_12__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_12__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_12__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_12__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_13__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_13__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_13__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_13__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_14__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_14__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_14__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_14__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_15__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_15__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_15__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_15__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_16__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_16__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_16__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_16__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_17__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_17__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_17__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_17__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_18__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_18__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_18__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_18__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_19__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_19__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_19__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_19__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_1__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_1__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_1__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_1__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_20__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_20__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_20__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_20__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_21__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_21__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_21__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_21__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_22__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_22__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_22__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_22__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_23__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_23__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_23__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_23__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_2__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_2__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_2__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_2__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_3__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_3__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_3__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_3__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_4__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_4__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_4__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_4__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_5__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_5__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_5__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_5__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_6__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_6__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_6__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_6__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_7__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_7__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_7__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_7__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_8__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_8__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_8__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_8__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_9__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_9__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_9__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_bank1/dirway_9__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_uop/uop_ram/gen_uop_ram_ram0 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_dir/dir_uop/uop_ram/gen_uop_ram_ram1 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_in/cfl_buf/cbuf/ram0 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_in/cfl_buf/cbuf/ram1 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_out/rsp_snp/rsp/rsp_l2c/rsp_dbuf/ram00 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_out/rsp_snp/rsp/rsp_l2c/rsp_dbuf/ram01 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_out/rsp_snp/rsp/rsp_l2c/rsp_dbuf/ram10 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_out/rsp_snp/rsp/rsp_l2c/rsp_dbuf/ram11 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_out/rsp_snp/rsp/rsp_mcu/rsp_dbuf/ram00 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_out/rsp_snp/rsp/rsp_mcu/rsp_dbuf/ram01 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_out/rsp_snp/rsp/rsp_mcu/rsp_dbuf/ram10 0.7
panel_u7/dxe_u/dxe_dcm0/dcu/dcu_out/rsp_snp/rsp/rsp_mcu/rsp_dbuf/ram11 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_0__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_0__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_0__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_0__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_10__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_10__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_10__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_10__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_11__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_11__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_11__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_11__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_12__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_12__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_12__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_12__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_13__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_13__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_13__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_13__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_14__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_14__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_14__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_14__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_15__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_15__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_15__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_15__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_16__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_16__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_16__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_16__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_17__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_17__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_17__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_17__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_18__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_18__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_18__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_18__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_19__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_19__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_19__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_19__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_1__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_1__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_1__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_1__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_20__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_20__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_20__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_20__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_21__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_21__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_21__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_21__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_22__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_22__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_22__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_22__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_23__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_23__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_23__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_23__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_2__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_2__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_2__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_2__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_3__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_3__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_3__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_3__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_4__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_4__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_4__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_4__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_5__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_5__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_5__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_5__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_6__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_6__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_6__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_6__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_7__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_7__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_7__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_7__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_8__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_8__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_8__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_8__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_9__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_9__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_9__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank0/dirway_9__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_0__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_0__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_0__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_0__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_10__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_10__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_10__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_10__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_11__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_11__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_11__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_11__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_12__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_12__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_12__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_12__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_13__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_13__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_13__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_13__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_14__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_14__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_14__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_14__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_15__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_15__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_15__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_15__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_16__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_16__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_16__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_16__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_17__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_17__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_17__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_17__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_18__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_18__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_18__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_18__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_19__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_19__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_19__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_19__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_1__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_1__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_1__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_1__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_20__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_20__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_20__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_20__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_21__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_21__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_21__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_21__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_22__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_22__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_22__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_22__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_23__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_23__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_23__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_23__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_2__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_2__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_2__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_2__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_3__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_3__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_3__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_3__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_4__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_4__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_4__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_4__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_5__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_5__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_5__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_5__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_6__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_6__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_6__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_6__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_7__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_7__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_7__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_7__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_8__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_8__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_8__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_8__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_9__dir_way/dir_ram/gen_dir_ram_ram00 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_9__dir_way/dir_ram/gen_dir_ram_ram01 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_9__dir_way/dir_ram/gen_dir_ram_ram10 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_bank1/dirway_9__dir_way/dir_ram/gen_dir_ram_ram11 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_uop/uop_ram/gen_uop_ram_ram0 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_dir/dir_uop/uop_ram/gen_uop_ram_ram1 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_in/cfl_buf/cbuf/ram0 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_in/cfl_buf/cbuf/ram1 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_out/rsp_snp/rsp/rsp_l2c/rsp_dbuf/ram00 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_out/rsp_snp/rsp/rsp_l2c/rsp_dbuf/ram01 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_out/rsp_snp/rsp/rsp_l2c/rsp_dbuf/ram10 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_out/rsp_snp/rsp/rsp_l2c/rsp_dbuf/ram11 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_out/rsp_snp/rsp/rsp_mcu/rsp_dbuf/ram00 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_out/rsp_snp/rsp/rsp_mcu/rsp_dbuf/ram01 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_out/rsp_snp/rsp/rsp_mcu/rsp_dbuf/ram10 0.7
panel_u7/dxe_u/dxe_dcm1/dcu/dcu_out/rsp_snp/rsp/rsp_mcu/rsp_dbuf/ram11 0.7
panel_u7/mpc0_core0/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_0 0.7
panel_u7/mpc0_core0/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_1 0.7
panel_u7/mpc0_core0/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_0 0.7
panel_u7/mpc0_core0/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_1 0.7
panel_u7/mpc0_core0/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_0 0.7
panel_u7/mpc0_core0/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_1 0.7
panel_u7/mpc0_core0/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_0 0.7
panel_u7/mpc0_core0/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_1 0.7
panel_u7/mpc0_core0/uifu/udata_arr/udata_ram_w0b0_h/uif_data_ram 0.7
panel_u7/mpc0_core0/uifu/udata_arr/udata_ram_w0b0_l/uif_data_ram 0.7
panel_u7/mpc0_core0/uifu/udata_arr/udata_ram_w0b1_h/uif_data_ram 0.7
panel_u7/mpc0_core0/uifu/udata_arr/udata_ram_w0b1_l/uif_data_ram 0.7
panel_u7/mpc0_core0/uifu/udata_arr/udata_ram_w0b2_h/uif_data_ram 0.7
panel_u7/mpc0_core0/uifu/udata_arr/udata_ram_w0b2_l/uif_data_ram 0.7
panel_u7/mpc0_core0/uifu/udata_arr/udata_ram_w0b3_h/uif_data_ram 0.7
panel_u7/mpc0_core0/uifu/udata_arr/udata_ram_w0b3_l/uif_data_ram 0.7
panel_u7/mpc0_core0/uifu/udata_arr/udata_ram_w1b0_h/uif_data_ram 0.7
panel_u7/mpc0_core0/uifu/udata_arr/udata_ram_w1b0_l/uif_data_ram 0.7
panel_u7/mpc0_core0/uifu/udata_arr/udata_ram_w1b1_h/uif_data_ram 0.7
panel_u7/mpc0_core0/uifu/udata_arr/udata_ram_w1b1_l/uif_data_ram 0.7
panel_u7/mpc0_core0/uifu/udata_arr/udata_ram_w1b2_h/uif_data_ram 0.7
panel_u7/mpc0_core0/uifu/udata_arr/udata_ram_w1b2_l/uif_data_ram 0.7
panel_u7/mpc0_core0/uifu/udata_arr/udata_ram_w1b3_h/uif_data_ram 0.7
panel_u7/mpc0_core0/uifu/udata_arr/udata_ram_w1b3_l/uif_data_ram 0.7
panel_u7/mpc0_core0/uifu/udata_arr/udata_ram_w2b0_h/uif_data_ram 0.7
panel_u7/mpc0_core0/uifu/udata_arr/udata_ram_w2b0_l/uif_data_ram 0.7
panel_u7/mpc0_core0/uifu/udata_arr/udata_ram_w2b1_h/uif_data_ram 0.7
panel_u7/mpc0_core0/uifu/udata_arr/udata_ram_w2b1_l/uif_data_ram 0.7
panel_u7/mpc0_core0/uifu/udata_arr/udata_ram_w2b2_h/uif_data_ram 0.7
panel_u7/mpc0_core0/uifu/udata_arr/udata_ram_w2b2_l/uif_data_ram 0.7
panel_u7/mpc0_core0/uifu/udata_arr/udata_ram_w2b3_h/uif_data_ram 0.7
panel_u7/mpc0_core0/uifu/udata_arr/udata_ram_w2b3_l/uif_data_ram 0.7
panel_u7/mpc0_core0/uifu/ughb_arr/udir_t0/uif_ghb_t0_ram 0.7
panel_u7/mpc0_core0/uifu/ughb_arr/udir_t1/uif_ghb_t1t2_ram 0.7
panel_u7/mpc0_core0/uifu/ughb_arr/udir_t2/uif_ghb_t1t2_ram 0.7
panel_u7/mpc0_core0/uifu/ughb_arr/udir_t3/uif_ghb_t3t4_ram 0.7
panel_u7/mpc0_core0/uifu/ughb_arr/udir_t4/uif_ghb_t3t4_ram 0.7
panel_u7/mpc0_core0/uifu/ughb_arr/ustr_t0/uif_ghb_t0_ram 0.7
panel_u7/mpc0_core0/uifu/ughb_arr/ustr_t1/uif_ghb_t1t2_ram 0.7
panel_u7/mpc0_core0/uifu/ughb_arr/ustr_t2/uif_ghb_t1t2_ram 0.7
panel_u7/mpc0_core0/uifu/ughb_arr/ustr_t3/uif_ghb_t3t4_ram 0.7
panel_u7/mpc0_core0/uifu/ughb_arr/ustr_t4/uif_ghb_t3t4_ram 0.7
panel_u7/mpc0_core0/uifu/uip_arr/uip_ram_w0/uif_ip_ram 0.7
panel_u7/mpc0_core0/uifu/uip_arr/uip_ram_w1/uif_ip_ram 0.7
panel_u7/mpc0_core0/uifu/utag_arr/utag_ram_b0/uif_tag_ram 0.7
panel_u7/mpc0_core0/uifu/utag_arr/utag_ram_b1/uif_tag_ram 0.7
panel_u7/mpc0_core0/ul2_cpu_slv/usram_l2_tlb_0/uTLB_ram 0.7
panel_u7/mpc0_core0/ul2_cpu_slv/usram_l2_tlb_1/uTLB_ram 0.7
panel_u7/mpc0_core0/ul2_cpu_slv/usram_l2_tlb_2/uTLB_ram 0.7
panel_u7/mpc0_core0/ul2_cpu_slv/usram_l2_tlb_3/uTLB_ram 0.7
panel_u7/mpc0_core0/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_0 0.7
panel_u7/mpc0_core0/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_1 0.7
panel_u7/mpc0_core0/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_2 0.7
panel_u7/mpc0_core0/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_3 0.7
panel_u7/mpc0_core0/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_0 0.7
panel_u7/mpc0_core0/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_1 0.7
panel_u7/mpc0_core0/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_2 0.7
panel_u7/mpc0_core0/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_3 0.7
panel_u7/mpc0_core0/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_0 0.7
panel_u7/mpc0_core0/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_1 0.7
panel_u7/mpc0_core0/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_2 0.7
panel_u7/mpc0_core0/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_3 0.7
panel_u7/mpc0_core0/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_0 0.7
panel_u7/mpc0_core0/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_1 0.7
panel_u7/mpc0_core0/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_2 0.7
panel_u7/mpc0_core0/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_3 0.7
panel_u7/mpc0_core0/ulsu/utag_arr/utag_ram_bnk0/uls_tag_ram 0.7
panel_u7/mpc0_core0/ulsu/utag_arr/utag_ram_bnk1/uls_tag_ram 0.7
panel_u7/mpc0_core0/ulsu/utag_arr/utag_ram_bnk2/uls_tag_ram 0.7
panel_u7/mpc0_core0/ulsu/utag_arr/utag_ram_bnk3/uls_tag_ram 0.7
panel_u7/mpc0_core1/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_0 0.7
panel_u7/mpc0_core1/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_1 0.7
panel_u7/mpc0_core1/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_0 0.7
panel_u7/mpc0_core1/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_1 0.7
panel_u7/mpc0_core1/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_0 0.7
panel_u7/mpc0_core1/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_1 0.7
panel_u7/mpc0_core1/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_0 0.7
panel_u7/mpc0_core1/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_1 0.7
panel_u7/mpc0_core1/uifu/udata_arr/udata_ram_w0b0_h/uif_data_ram 0.7
panel_u7/mpc0_core1/uifu/udata_arr/udata_ram_w0b0_l/uif_data_ram 0.7
panel_u7/mpc0_core1/uifu/udata_arr/udata_ram_w0b1_h/uif_data_ram 0.7
panel_u7/mpc0_core1/uifu/udata_arr/udata_ram_w0b1_l/uif_data_ram 0.7
panel_u7/mpc0_core1/uifu/udata_arr/udata_ram_w0b2_h/uif_data_ram 0.7
panel_u7/mpc0_core1/uifu/udata_arr/udata_ram_w0b2_l/uif_data_ram 0.7
panel_u7/mpc0_core1/uifu/udata_arr/udata_ram_w0b3_h/uif_data_ram 0.7
panel_u7/mpc0_core1/uifu/udata_arr/udata_ram_w0b3_l/uif_data_ram 0.7
panel_u7/mpc0_core1/uifu/udata_arr/udata_ram_w1b0_h/uif_data_ram 0.7
panel_u7/mpc0_core1/uifu/udata_arr/udata_ram_w1b0_l/uif_data_ram 0.7
panel_u7/mpc0_core1/uifu/udata_arr/udata_ram_w1b1_h/uif_data_ram 0.7
panel_u7/mpc0_core1/uifu/udata_arr/udata_ram_w1b1_l/uif_data_ram 0.7
panel_u7/mpc0_core1/uifu/udata_arr/udata_ram_w1b2_h/uif_data_ram 0.7
panel_u7/mpc0_core1/uifu/udata_arr/udata_ram_w1b2_l/uif_data_ram 0.7
panel_u7/mpc0_core1/uifu/udata_arr/udata_ram_w1b3_h/uif_data_ram 0.7
panel_u7/mpc0_core1/uifu/udata_arr/udata_ram_w1b3_l/uif_data_ram 0.7
panel_u7/mpc0_core1/uifu/udata_arr/udata_ram_w2b0_h/uif_data_ram 0.7
panel_u7/mpc0_core1/uifu/udata_arr/udata_ram_w2b0_l/uif_data_ram 0.7
panel_u7/mpc0_core1/uifu/udata_arr/udata_ram_w2b1_h/uif_data_ram 0.7
panel_u7/mpc0_core1/uifu/udata_arr/udata_ram_w2b1_l/uif_data_ram 0.7
panel_u7/mpc0_core1/uifu/udata_arr/udata_ram_w2b2_h/uif_data_ram 0.7
panel_u7/mpc0_core1/uifu/udata_arr/udata_ram_w2b2_l/uif_data_ram 0.7
panel_u7/mpc0_core1/uifu/udata_arr/udata_ram_w2b3_h/uif_data_ram 0.7
panel_u7/mpc0_core1/uifu/udata_arr/udata_ram_w2b3_l/uif_data_ram 0.7
panel_u7/mpc0_core1/uifu/ughb_arr/udir_t0/uif_ghb_t0_ram 0.7
panel_u7/mpc0_core1/uifu/ughb_arr/udir_t1/uif_ghb_t1t2_ram 0.7
panel_u7/mpc0_core1/uifu/ughb_arr/udir_t2/uif_ghb_t1t2_ram 0.7
panel_u7/mpc0_core1/uifu/ughb_arr/udir_t3/uif_ghb_t3t4_ram 0.7
panel_u7/mpc0_core1/uifu/ughb_arr/udir_t4/uif_ghb_t3t4_ram 0.7
panel_u7/mpc0_core1/uifu/ughb_arr/ustr_t0/uif_ghb_t0_ram 0.7
panel_u7/mpc0_core1/uifu/ughb_arr/ustr_t1/uif_ghb_t1t2_ram 0.7
panel_u7/mpc0_core1/uifu/ughb_arr/ustr_t2/uif_ghb_t1t2_ram 0.7
panel_u7/mpc0_core1/uifu/ughb_arr/ustr_t3/uif_ghb_t3t4_ram 0.7
panel_u7/mpc0_core1/uifu/ughb_arr/ustr_t4/uif_ghb_t3t4_ram 0.7
panel_u7/mpc0_core1/uifu/uip_arr/uip_ram_w0/uif_ip_ram 0.7
panel_u7/mpc0_core1/uifu/uip_arr/uip_ram_w1/uif_ip_ram 0.7
panel_u7/mpc0_core1/uifu/utag_arr/utag_ram_b0/uif_tag_ram 0.7
panel_u7/mpc0_core1/uifu/utag_arr/utag_ram_b1/uif_tag_ram 0.7
panel_u7/mpc0_core1/ul2_cpu_slv/usram_l2_tlb_0/uTLB_ram 0.7
panel_u7/mpc0_core1/ul2_cpu_slv/usram_l2_tlb_1/uTLB_ram 0.7
panel_u7/mpc0_core1/ul2_cpu_slv/usram_l2_tlb_2/uTLB_ram 0.7
panel_u7/mpc0_core1/ul2_cpu_slv/usram_l2_tlb_3/uTLB_ram 0.7
panel_u7/mpc0_core1/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_0 0.7
panel_u7/mpc0_core1/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_1 0.7
panel_u7/mpc0_core1/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_2 0.7
panel_u7/mpc0_core1/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_3 0.7
panel_u7/mpc0_core1/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_0 0.7
panel_u7/mpc0_core1/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_1 0.7
panel_u7/mpc0_core1/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_2 0.7
panel_u7/mpc0_core1/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_3 0.7
panel_u7/mpc0_core1/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_0 0.7
panel_u7/mpc0_core1/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_1 0.7
panel_u7/mpc0_core1/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_2 0.7
panel_u7/mpc0_core1/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_3 0.7
panel_u7/mpc0_core1/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_0 0.7
panel_u7/mpc0_core1/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_1 0.7
panel_u7/mpc0_core1/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_2 0.7
panel_u7/mpc0_core1/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_3 0.7
panel_u7/mpc0_core1/ulsu/utag_arr/utag_ram_bnk0/uls_tag_ram 0.7
panel_u7/mpc0_core1/ulsu/utag_arr/utag_ram_bnk1/uls_tag_ram 0.7
panel_u7/mpc0_core1/ulsu/utag_arr/utag_ram_bnk2/uls_tag_ram 0.7
panel_u7/mpc0_core1/ulsu/utag_arr/utag_ram_bnk3/uls_tag_ram 0.7
panel_u7/mpc0_core2/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_0 0.7
panel_u7/mpc0_core2/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_1 0.7
panel_u7/mpc0_core2/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_0 0.7
panel_u7/mpc0_core2/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_1 0.7
panel_u7/mpc0_core2/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_0 0.7
panel_u7/mpc0_core2/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_1 0.7
panel_u7/mpc0_core2/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_0 0.7
panel_u7/mpc0_core2/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_1 0.7
panel_u7/mpc0_core2/uifu/udata_arr/udata_ram_w0b0_h/uif_data_ram 0.7
panel_u7/mpc0_core2/uifu/udata_arr/udata_ram_w0b0_l/uif_data_ram 0.7
panel_u7/mpc0_core2/uifu/udata_arr/udata_ram_w0b1_h/uif_data_ram 0.7
panel_u7/mpc0_core2/uifu/udata_arr/udata_ram_w0b1_l/uif_data_ram 0.7
panel_u7/mpc0_core2/uifu/udata_arr/udata_ram_w0b2_h/uif_data_ram 0.7
panel_u7/mpc0_core2/uifu/udata_arr/udata_ram_w0b2_l/uif_data_ram 0.7
panel_u7/mpc0_core2/uifu/udata_arr/udata_ram_w0b3_h/uif_data_ram 0.7
panel_u7/mpc0_core2/uifu/udata_arr/udata_ram_w0b3_l/uif_data_ram 0.7
panel_u7/mpc0_core2/uifu/udata_arr/udata_ram_w1b0_h/uif_data_ram 0.7
panel_u7/mpc0_core2/uifu/udata_arr/udata_ram_w1b0_l/uif_data_ram 0.7
panel_u7/mpc0_core2/uifu/udata_arr/udata_ram_w1b1_h/uif_data_ram 0.7
panel_u7/mpc0_core2/uifu/udata_arr/udata_ram_w1b1_l/uif_data_ram 0.7
panel_u7/mpc0_core2/uifu/udata_arr/udata_ram_w1b2_h/uif_data_ram 0.7
panel_u7/mpc0_core2/uifu/udata_arr/udata_ram_w1b2_l/uif_data_ram 0.7
panel_u7/mpc0_core2/uifu/udata_arr/udata_ram_w1b3_h/uif_data_ram 0.7
panel_u7/mpc0_core2/uifu/udata_arr/udata_ram_w1b3_l/uif_data_ram 0.7
panel_u7/mpc0_core2/uifu/udata_arr/udata_ram_w2b0_h/uif_data_ram 0.7
panel_u7/mpc0_core2/uifu/udata_arr/udata_ram_w2b0_l/uif_data_ram 0.7
panel_u7/mpc0_core2/uifu/udata_arr/udata_ram_w2b1_h/uif_data_ram 0.7
panel_u7/mpc0_core2/uifu/udata_arr/udata_ram_w2b1_l/uif_data_ram 0.7
panel_u7/mpc0_core2/uifu/udata_arr/udata_ram_w2b2_h/uif_data_ram 0.7
panel_u7/mpc0_core2/uifu/udata_arr/udata_ram_w2b2_l/uif_data_ram 0.7
panel_u7/mpc0_core2/uifu/udata_arr/udata_ram_w2b3_h/uif_data_ram 0.7
panel_u7/mpc0_core2/uifu/udata_arr/udata_ram_w2b3_l/uif_data_ram 0.7
panel_u7/mpc0_core2/uifu/ughb_arr/udir_t0/uif_ghb_t0_ram 0.7
panel_u7/mpc0_core2/uifu/ughb_arr/udir_t1/uif_ghb_t1t2_ram 0.7
panel_u7/mpc0_core2/uifu/ughb_arr/udir_t2/uif_ghb_t1t2_ram 0.7
panel_u7/mpc0_core2/uifu/ughb_arr/udir_t3/uif_ghb_t3t4_ram 0.7
panel_u7/mpc0_core2/uifu/ughb_arr/udir_t4/uif_ghb_t3t4_ram 0.7
panel_u7/mpc0_core2/uifu/ughb_arr/ustr_t0/uif_ghb_t0_ram 0.7
panel_u7/mpc0_core2/uifu/ughb_arr/ustr_t1/uif_ghb_t1t2_ram 0.7
panel_u7/mpc0_core2/uifu/ughb_arr/ustr_t2/uif_ghb_t1t2_ram 0.7
panel_u7/mpc0_core2/uifu/ughb_arr/ustr_t3/uif_ghb_t3t4_ram 0.7
panel_u7/mpc0_core2/uifu/ughb_arr/ustr_t4/uif_ghb_t3t4_ram 0.7
panel_u7/mpc0_core2/uifu/uip_arr/uip_ram_w0/uif_ip_ram 0.7
panel_u7/mpc0_core2/uifu/uip_arr/uip_ram_w1/uif_ip_ram 0.7
panel_u7/mpc0_core2/uifu/utag_arr/utag_ram_b0/uif_tag_ram 0.7
panel_u7/mpc0_core2/uifu/utag_arr/utag_ram_b1/uif_tag_ram 0.7
panel_u7/mpc0_core2/ul2_cpu_slv/usram_l2_tlb_0/uTLB_ram 0.7
panel_u7/mpc0_core2/ul2_cpu_slv/usram_l2_tlb_1/uTLB_ram 0.7
panel_u7/mpc0_core2/ul2_cpu_slv/usram_l2_tlb_2/uTLB_ram 0.7
panel_u7/mpc0_core2/ul2_cpu_slv/usram_l2_tlb_3/uTLB_ram 0.7
panel_u7/mpc0_core2/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_0 0.7
panel_u7/mpc0_core2/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_1 0.7
panel_u7/mpc0_core2/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_2 0.7
panel_u7/mpc0_core2/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_3 0.7
panel_u7/mpc0_core2/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_0 0.7
panel_u7/mpc0_core2/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_1 0.7
panel_u7/mpc0_core2/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_2 0.7
panel_u7/mpc0_core2/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_3 0.7
panel_u7/mpc0_core2/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_0 0.7
panel_u7/mpc0_core2/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_1 0.7
panel_u7/mpc0_core2/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_2 0.7
panel_u7/mpc0_core2/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_3 0.7
panel_u7/mpc0_core2/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_0 0.7
panel_u7/mpc0_core2/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_1 0.7
panel_u7/mpc0_core2/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_2 0.7
panel_u7/mpc0_core2/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_3 0.7
panel_u7/mpc0_core2/ulsu/utag_arr/utag_ram_bnk0/uls_tag_ram 0.7
panel_u7/mpc0_core2/ulsu/utag_arr/utag_ram_bnk1/uls_tag_ram 0.7
panel_u7/mpc0_core2/ulsu/utag_arr/utag_ram_bnk2/uls_tag_ram 0.7
panel_u7/mpc0_core2/ulsu/utag_arr/utag_ram_bnk3/uls_tag_ram 0.7
panel_u7/mpc0_core3/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_0 0.7
panel_u7/mpc0_core3/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_1 0.7
panel_u7/mpc0_core3/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_0 0.7
panel_u7/mpc0_core3/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_1 0.7
panel_u7/mpc0_core3/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_0 0.7
panel_u7/mpc0_core3/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_1 0.7
panel_u7/mpc0_core3/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_0 0.7
panel_u7/mpc0_core3/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_1 0.7
panel_u7/mpc0_core3/uifu/udata_arr/udata_ram_w0b0_h/uif_data_ram 0.7
panel_u7/mpc0_core3/uifu/udata_arr/udata_ram_w0b0_l/uif_data_ram 0.7
panel_u7/mpc0_core3/uifu/udata_arr/udata_ram_w0b1_h/uif_data_ram 0.7
panel_u7/mpc0_core3/uifu/udata_arr/udata_ram_w0b1_l/uif_data_ram 0.7
panel_u7/mpc0_core3/uifu/udata_arr/udata_ram_w0b2_h/uif_data_ram 0.7
panel_u7/mpc0_core3/uifu/udata_arr/udata_ram_w0b2_l/uif_data_ram 0.7
panel_u7/mpc0_core3/uifu/udata_arr/udata_ram_w0b3_h/uif_data_ram 0.7
panel_u7/mpc0_core3/uifu/udata_arr/udata_ram_w0b3_l/uif_data_ram 0.7
panel_u7/mpc0_core3/uifu/udata_arr/udata_ram_w1b0_h/uif_data_ram 0.7
panel_u7/mpc0_core3/uifu/udata_arr/udata_ram_w1b0_l/uif_data_ram 0.7
panel_u7/mpc0_core3/uifu/udata_arr/udata_ram_w1b1_h/uif_data_ram 0.7
panel_u7/mpc0_core3/uifu/udata_arr/udata_ram_w1b1_l/uif_data_ram 0.7
panel_u7/mpc0_core3/uifu/udata_arr/udata_ram_w1b2_h/uif_data_ram 0.7
panel_u7/mpc0_core3/uifu/udata_arr/udata_ram_w1b2_l/uif_data_ram 0.7
panel_u7/mpc0_core3/uifu/udata_arr/udata_ram_w1b3_h/uif_data_ram 0.7
panel_u7/mpc0_core3/uifu/udata_arr/udata_ram_w1b3_l/uif_data_ram 0.7
panel_u7/mpc0_core3/uifu/udata_arr/udata_ram_w2b0_h/uif_data_ram 0.7
panel_u7/mpc0_core3/uifu/udata_arr/udata_ram_w2b0_l/uif_data_ram 0.7
panel_u7/mpc0_core3/uifu/udata_arr/udata_ram_w2b1_h/uif_data_ram 0.7
panel_u7/mpc0_core3/uifu/udata_arr/udata_ram_w2b1_l/uif_data_ram 0.7
panel_u7/mpc0_core3/uifu/udata_arr/udata_ram_w2b2_h/uif_data_ram 0.7
panel_u7/mpc0_core3/uifu/udata_arr/udata_ram_w2b2_l/uif_data_ram 0.7
panel_u7/mpc0_core3/uifu/udata_arr/udata_ram_w2b3_h/uif_data_ram 0.7
panel_u7/mpc0_core3/uifu/udata_arr/udata_ram_w2b3_l/uif_data_ram 0.7
panel_u7/mpc0_core3/uifu/ughb_arr/udir_t0/uif_ghb_t0_ram 0.7
panel_u7/mpc0_core3/uifu/ughb_arr/udir_t1/uif_ghb_t1t2_ram 0.7
panel_u7/mpc0_core3/uifu/ughb_arr/udir_t2/uif_ghb_t1t2_ram 0.7
panel_u7/mpc0_core3/uifu/ughb_arr/udir_t3/uif_ghb_t3t4_ram 0.7
panel_u7/mpc0_core3/uifu/ughb_arr/udir_t4/uif_ghb_t3t4_ram 0.7
panel_u7/mpc0_core3/uifu/ughb_arr/ustr_t0/uif_ghb_t0_ram 0.7
panel_u7/mpc0_core3/uifu/ughb_arr/ustr_t1/uif_ghb_t1t2_ram 0.7
panel_u7/mpc0_core3/uifu/ughb_arr/ustr_t2/uif_ghb_t1t2_ram 0.7
panel_u7/mpc0_core3/uifu/ughb_arr/ustr_t3/uif_ghb_t3t4_ram 0.7
panel_u7/mpc0_core3/uifu/ughb_arr/ustr_t4/uif_ghb_t3t4_ram 0.7
panel_u7/mpc0_core3/uifu/uip_arr/uip_ram_w0/uif_ip_ram 0.7
panel_u7/mpc0_core3/uifu/uip_arr/uip_ram_w1/uif_ip_ram 0.7
panel_u7/mpc0_core3/uifu/utag_arr/utag_ram_b0/uif_tag_ram 0.7
panel_u7/mpc0_core3/uifu/utag_arr/utag_ram_b1/uif_tag_ram 0.7
panel_u7/mpc0_core3/ul2_cpu_slv/usram_l2_tlb_0/uTLB_ram 0.7
panel_u7/mpc0_core3/ul2_cpu_slv/usram_l2_tlb_1/uTLB_ram 0.7
panel_u7/mpc0_core3/ul2_cpu_slv/usram_l2_tlb_2/uTLB_ram 0.7
panel_u7/mpc0_core3/ul2_cpu_slv/usram_l2_tlb_3/uTLB_ram 0.7
panel_u7/mpc0_core3/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_0 0.7
panel_u7/mpc0_core3/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_1 0.7
panel_u7/mpc0_core3/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_2 0.7
panel_u7/mpc0_core3/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_3 0.7
panel_u7/mpc0_core3/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_0 0.7
panel_u7/mpc0_core3/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_1 0.7
panel_u7/mpc0_core3/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_2 0.7
panel_u7/mpc0_core3/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_3 0.7
panel_u7/mpc0_core3/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_0 0.7
panel_u7/mpc0_core3/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_1 0.7
panel_u7/mpc0_core3/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_2 0.7
panel_u7/mpc0_core3/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_3 0.7
panel_u7/mpc0_core3/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_0 0.7
panel_u7/mpc0_core3/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_1 0.7
panel_u7/mpc0_core3/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_2 0.7
panel_u7/mpc0_core3/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_3 0.7
panel_u7/mpc0_core3/ulsu/utag_arr/utag_ram_bnk0/uls_tag_ram 0.7
panel_u7/mpc0_core3/ulsu/utag_arr/utag_ram_bnk1/uls_tag_ram 0.7
panel_u7/mpc0_core3/ulsu/utag_arr/utag_ram_bnk2/uls_tag_ram 0.7
panel_u7/mpc0_core3/ulsu/utag_arr/utag_ram_bnk3/uls_tag_ram 0.7
panel_u7/mpc0_l2cache/ul2_logic/uprefetch/ucpu0_pf_logic/ucpu_psq_ram/usram0 0.7
panel_u7/mpc0_l2cache/ul2_logic/uprefetch/ucpu1_pf_logic/ucpu_psq_ram/usram0 0.7
panel_u7/mpc0_l2cache/ul2_logic/uprefetch/ucpu2_pf_logic/ucpu_psq_ram/usram0 0.7
panel_u7/mpc0_l2cache/ul2_logic/uprefetch/ucpu3_pf_logic/ucpu_psq_ram/usram0 0.7
panel_u7/mpc0_l2cache/ul2_logic/usram_l2_tbnk0_snp_0/usram0 0.7
panel_u7/mpc0_l2cache/ul2_logic/usram_l2_tbnk0_snp_1/usram0 0.7
panel_u7/mpc0_l2cache/ul2_logic/usram_l2_tbnk0_snp_2/usram0 0.7
panel_u7/mpc0_l2cache/ul2_logic/usram_l2_tbnk0_snp_3/usram0 0.7
panel_u7/mpc0_l2cache/ul2_logic/usram_l2_tbnk1_snp_0/usram0 0.7
panel_u7/mpc0_l2cache/ul2_logic/usram_l2_tbnk1_snp_1/usram0 0.7
panel_u7/mpc0_l2cache/ul2_logic/usram_l2_tbnk1_snp_2/usram0 0.7
panel_u7/mpc0_l2cache/ul2_logic/usram_l2_tbnk1_snp_3/usram0 0.7
panel_u7/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_01/usram0 0.7
panel_u7/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_01/usram1 0.7
panel_u7/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_23/usram0 0.7
panel_u7/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_23/usram1 0.7
panel_u7/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_45/usram0 0.7
panel_u7/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_45/usram1 0.7
panel_u7/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_67/usram0 0.7
panel_u7/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_67/usram1 0.7
panel_u7/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_89/usram0 0.7
panel_u7/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_89/usram1 0.7
panel_u7/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_ab/usram0 0.7
panel_u7/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_ab/usram1 0.7
panel_u7/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_cd/usram0 0.7
panel_u7/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_cd/usram1 0.7
panel_u7/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk0/usram0 0.7
panel_u7/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk0/usram1 0.7
panel_u7/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk1/usram0 0.7
panel_u7/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk1/usram1 0.7
panel_u7/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk2/usram0 0.7
panel_u7/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk2/usram1 0.7
panel_u7/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk3/usram0 0.7
panel_u7/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk3/usram1 0.7
panel_u7/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dirty/usram0 0.7
panel_u7/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dirty/usram1 0.7
panel_u7/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dirty/usram2 0.7
panel_u7/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_dirty/usram3 0.7
panel_u7/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_ef/usram0 0.7
panel_u7/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_ef/usram1 0.7
panel_u7/mpc0_l2cache/ul2_tbnk0/usram_l2_tbnk_incl_pf/usram0 0.7
panel_u7/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_01/usram0 0.7
panel_u7/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_01/usram1 0.7
panel_u7/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_23/usram0 0.7
panel_u7/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_23/usram1 0.7
panel_u7/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_45/usram0 0.7
panel_u7/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_45/usram1 0.7
panel_u7/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_67/usram0 0.7
panel_u7/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_67/usram1 0.7
panel_u7/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_89/usram0 0.7
panel_u7/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_89/usram1 0.7
panel_u7/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_ab/usram0 0.7
panel_u7/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_ab/usram1 0.7
panel_u7/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_cd/usram0 0.7
panel_u7/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_cd/usram1 0.7
panel_u7/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk0/usram0 0.7
panel_u7/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk0/usram1 0.7
panel_u7/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk1/usram0 0.7
panel_u7/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk1/usram1 0.7
panel_u7/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk2/usram0 0.7
panel_u7/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk2/usram1 0.7
panel_u7/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk3/usram0 0.7
panel_u7/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk3/usram1 0.7
panel_u7/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dirty/usram0 0.7
panel_u7/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dirty/usram1 0.7
panel_u7/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dirty/usram2 0.7
panel_u7/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_dirty/usram3 0.7
panel_u7/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_ef/usram0 0.7
panel_u7/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_ef/usram1 0.7
panel_u7/mpc0_l2cache/ul2_tbnk1/usram_l2_tbnk_incl_pf/usram0 0.7
panel_u7/mpc1_core0/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_0 0.7
panel_u7/mpc1_core0/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_1 0.7
panel_u7/mpc1_core0/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_0 0.7
panel_u7/mpc1_core0/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_1 0.7
panel_u7/mpc1_core0/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_0 0.7
panel_u7/mpc1_core0/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_1 0.7
panel_u7/mpc1_core0/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_0 0.7
panel_u7/mpc1_core0/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_1 0.7
panel_u7/mpc1_core0/uifu/udata_arr/udata_ram_w0b0_h/uif_data_ram 0.7
panel_u7/mpc1_core0/uifu/udata_arr/udata_ram_w0b0_l/uif_data_ram 0.7
panel_u7/mpc1_core0/uifu/udata_arr/udata_ram_w0b1_h/uif_data_ram 0.7
panel_u7/mpc1_core0/uifu/udata_arr/udata_ram_w0b1_l/uif_data_ram 0.7
panel_u7/mpc1_core0/uifu/udata_arr/udata_ram_w0b2_h/uif_data_ram 0.7
panel_u7/mpc1_core0/uifu/udata_arr/udata_ram_w0b2_l/uif_data_ram 0.7
panel_u7/mpc1_core0/uifu/udata_arr/udata_ram_w0b3_h/uif_data_ram 0.7
panel_u7/mpc1_core0/uifu/udata_arr/udata_ram_w0b3_l/uif_data_ram 0.7
panel_u7/mpc1_core0/uifu/udata_arr/udata_ram_w1b0_h/uif_data_ram 0.7
panel_u7/mpc1_core0/uifu/udata_arr/udata_ram_w1b0_l/uif_data_ram 0.7
panel_u7/mpc1_core0/uifu/udata_arr/udata_ram_w1b1_h/uif_data_ram 0.7
panel_u7/mpc1_core0/uifu/udata_arr/udata_ram_w1b1_l/uif_data_ram 0.7
panel_u7/mpc1_core0/uifu/udata_arr/udata_ram_w1b2_h/uif_data_ram 0.7
panel_u7/mpc1_core0/uifu/udata_arr/udata_ram_w1b2_l/uif_data_ram 0.7
panel_u7/mpc1_core0/uifu/udata_arr/udata_ram_w1b3_h/uif_data_ram 0.7
panel_u7/mpc1_core0/uifu/udata_arr/udata_ram_w1b3_l/uif_data_ram 0.7
panel_u7/mpc1_core0/uifu/udata_arr/udata_ram_w2b0_h/uif_data_ram 0.7
panel_u7/mpc1_core0/uifu/udata_arr/udata_ram_w2b0_l/uif_data_ram 0.7
panel_u7/mpc1_core0/uifu/udata_arr/udata_ram_w2b1_h/uif_data_ram 0.7
panel_u7/mpc1_core0/uifu/udata_arr/udata_ram_w2b1_l/uif_data_ram 0.7
panel_u7/mpc1_core0/uifu/udata_arr/udata_ram_w2b2_h/uif_data_ram 0.7
panel_u7/mpc1_core0/uifu/udata_arr/udata_ram_w2b2_l/uif_data_ram 0.7
panel_u7/mpc1_core0/uifu/udata_arr/udata_ram_w2b3_h/uif_data_ram 0.7
panel_u7/mpc1_core0/uifu/udata_arr/udata_ram_w2b3_l/uif_data_ram 0.7
panel_u7/mpc1_core0/uifu/ughb_arr/udir_t0/uif_ghb_t0_ram 0.7
panel_u7/mpc1_core0/uifu/ughb_arr/udir_t1/uif_ghb_t1t2_ram 0.7
panel_u7/mpc1_core0/uifu/ughb_arr/udir_t2/uif_ghb_t1t2_ram 0.7
panel_u7/mpc1_core0/uifu/ughb_arr/udir_t3/uif_ghb_t3t4_ram 0.7
panel_u7/mpc1_core0/uifu/ughb_arr/udir_t4/uif_ghb_t3t4_ram 0.7
panel_u7/mpc1_core0/uifu/ughb_arr/ustr_t0/uif_ghb_t0_ram 0.7
panel_u7/mpc1_core0/uifu/ughb_arr/ustr_t1/uif_ghb_t1t2_ram 0.7
panel_u7/mpc1_core0/uifu/ughb_arr/ustr_t2/uif_ghb_t1t2_ram 0.7
panel_u7/mpc1_core0/uifu/ughb_arr/ustr_t3/uif_ghb_t3t4_ram 0.7
panel_u7/mpc1_core0/uifu/ughb_arr/ustr_t4/uif_ghb_t3t4_ram 0.7
panel_u7/mpc1_core0/uifu/uip_arr/uip_ram_w0/uif_ip_ram 0.7
panel_u7/mpc1_core0/uifu/uip_arr/uip_ram_w1/uif_ip_ram 0.7
panel_u7/mpc1_core0/uifu/utag_arr/utag_ram_b0/uif_tag_ram 0.7
panel_u7/mpc1_core0/uifu/utag_arr/utag_ram_b1/uif_tag_ram 0.7
panel_u7/mpc1_core0/ul2_cpu_slv/usram_l2_tlb_0/uTLB_ram 0.7
panel_u7/mpc1_core0/ul2_cpu_slv/usram_l2_tlb_1/uTLB_ram 0.7
panel_u7/mpc1_core0/ul2_cpu_slv/usram_l2_tlb_2/uTLB_ram 0.7
panel_u7/mpc1_core0/ul2_cpu_slv/usram_l2_tlb_3/uTLB_ram 0.7
panel_u7/mpc1_core0/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_0 0.7
panel_u7/mpc1_core0/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_1 0.7
panel_u7/mpc1_core0/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_2 0.7
panel_u7/mpc1_core0/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_3 0.7
panel_u7/mpc1_core0/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_0 0.7
panel_u7/mpc1_core0/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_1 0.7
panel_u7/mpc1_core0/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_2 0.7
panel_u7/mpc1_core0/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_3 0.7
panel_u7/mpc1_core0/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_0 0.7
panel_u7/mpc1_core0/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_1 0.7
panel_u7/mpc1_core0/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_2 0.7
panel_u7/mpc1_core0/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_3 0.7
panel_u7/mpc1_core0/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_0 0.7
panel_u7/mpc1_core0/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_1 0.7
panel_u7/mpc1_core0/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_2 0.7
panel_u7/mpc1_core0/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_3 0.7
panel_u7/mpc1_core0/ulsu/utag_arr/utag_ram_bnk0/uls_tag_ram 0.7
panel_u7/mpc1_core0/ulsu/utag_arr/utag_ram_bnk1/uls_tag_ram 0.7
panel_u7/mpc1_core0/ulsu/utag_arr/utag_ram_bnk2/uls_tag_ram 0.7
panel_u7/mpc1_core0/ulsu/utag_arr/utag_ram_bnk3/uls_tag_ram 0.7
panel_u7/mpc1_core1/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_0 0.7
panel_u7/mpc1_core1/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_1 0.7
panel_u7/mpc1_core1/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_0 0.7
panel_u7/mpc1_core1/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_1 0.7
panel_u7/mpc1_core1/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_0 0.7
panel_u7/mpc1_core1/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_1 0.7
panel_u7/mpc1_core1/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_0 0.7
panel_u7/mpc1_core1/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_1 0.7
panel_u7/mpc1_core1/uifu/udata_arr/udata_ram_w0b0_h/uif_data_ram 0.7
panel_u7/mpc1_core1/uifu/udata_arr/udata_ram_w0b0_l/uif_data_ram 0.7
panel_u7/mpc1_core1/uifu/udata_arr/udata_ram_w0b1_h/uif_data_ram 0.7
panel_u7/mpc1_core1/uifu/udata_arr/udata_ram_w0b1_l/uif_data_ram 0.7
panel_u7/mpc1_core1/uifu/udata_arr/udata_ram_w0b2_h/uif_data_ram 0.7
panel_u7/mpc1_core1/uifu/udata_arr/udata_ram_w0b2_l/uif_data_ram 0.7
panel_u7/mpc1_core1/uifu/udata_arr/udata_ram_w0b3_h/uif_data_ram 0.7
panel_u7/mpc1_core1/uifu/udata_arr/udata_ram_w0b3_l/uif_data_ram 0.7
panel_u7/mpc1_core1/uifu/udata_arr/udata_ram_w1b0_h/uif_data_ram 0.7
panel_u7/mpc1_core1/uifu/udata_arr/udata_ram_w1b0_l/uif_data_ram 0.7
panel_u7/mpc1_core1/uifu/udata_arr/udata_ram_w1b1_h/uif_data_ram 0.7
panel_u7/mpc1_core1/uifu/udata_arr/udata_ram_w1b1_l/uif_data_ram 0.7
panel_u7/mpc1_core1/uifu/udata_arr/udata_ram_w1b2_h/uif_data_ram 0.7
panel_u7/mpc1_core1/uifu/udata_arr/udata_ram_w1b2_l/uif_data_ram 0.7
panel_u7/mpc1_core1/uifu/udata_arr/udata_ram_w1b3_h/uif_data_ram 0.7
panel_u7/mpc1_core1/uifu/udata_arr/udata_ram_w1b3_l/uif_data_ram 0.7
panel_u7/mpc1_core1/uifu/udata_arr/udata_ram_w2b0_h/uif_data_ram 0.7
panel_u7/mpc1_core1/uifu/udata_arr/udata_ram_w2b0_l/uif_data_ram 0.7
panel_u7/mpc1_core1/uifu/udata_arr/udata_ram_w2b1_h/uif_data_ram 0.7
panel_u7/mpc1_core1/uifu/udata_arr/udata_ram_w2b1_l/uif_data_ram 0.7
panel_u7/mpc1_core1/uifu/udata_arr/udata_ram_w2b2_h/uif_data_ram 0.7
panel_u7/mpc1_core1/uifu/udata_arr/udata_ram_w2b2_l/uif_data_ram 0.7
panel_u7/mpc1_core1/uifu/udata_arr/udata_ram_w2b3_h/uif_data_ram 0.7
panel_u7/mpc1_core1/uifu/udata_arr/udata_ram_w2b3_l/uif_data_ram 0.7
panel_u7/mpc1_core1/uifu/ughb_arr/udir_t0/uif_ghb_t0_ram 0.7
panel_u7/mpc1_core1/uifu/ughb_arr/udir_t1/uif_ghb_t1t2_ram 0.7
panel_u7/mpc1_core1/uifu/ughb_arr/udir_t2/uif_ghb_t1t2_ram 0.7
panel_u7/mpc1_core1/uifu/ughb_arr/udir_t3/uif_ghb_t3t4_ram 0.7
panel_u7/mpc1_core1/uifu/ughb_arr/udir_t4/uif_ghb_t3t4_ram 0.7
panel_u7/mpc1_core1/uifu/ughb_arr/ustr_t0/uif_ghb_t0_ram 0.7
panel_u7/mpc1_core1/uifu/ughb_arr/ustr_t1/uif_ghb_t1t2_ram 0.7
panel_u7/mpc1_core1/uifu/ughb_arr/ustr_t2/uif_ghb_t1t2_ram 0.7
panel_u7/mpc1_core1/uifu/ughb_arr/ustr_t3/uif_ghb_t3t4_ram 0.7
panel_u7/mpc1_core1/uifu/ughb_arr/ustr_t4/uif_ghb_t3t4_ram 0.7
panel_u7/mpc1_core1/uifu/uip_arr/uip_ram_w0/uif_ip_ram 0.7
panel_u7/mpc1_core1/uifu/uip_arr/uip_ram_w1/uif_ip_ram 0.7
panel_u7/mpc1_core1/uifu/utag_arr/utag_ram_b0/uif_tag_ram 0.7
panel_u7/mpc1_core1/uifu/utag_arr/utag_ram_b1/uif_tag_ram 0.7
panel_u7/mpc1_core1/ul2_cpu_slv/usram_l2_tlb_0/uTLB_ram 0.7
panel_u7/mpc1_core1/ul2_cpu_slv/usram_l2_tlb_1/uTLB_ram 0.7
panel_u7/mpc1_core1/ul2_cpu_slv/usram_l2_tlb_2/uTLB_ram 0.7
panel_u7/mpc1_core1/ul2_cpu_slv/usram_l2_tlb_3/uTLB_ram 0.7
panel_u7/mpc1_core1/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_0 0.7
panel_u7/mpc1_core1/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_1 0.7
panel_u7/mpc1_core1/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_2 0.7
panel_u7/mpc1_core1/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_3 0.7
panel_u7/mpc1_core1/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_0 0.7
panel_u7/mpc1_core1/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_1 0.7
panel_u7/mpc1_core1/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_2 0.7
panel_u7/mpc1_core1/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_3 0.7
panel_u7/mpc1_core1/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_0 0.7
panel_u7/mpc1_core1/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_1 0.7
panel_u7/mpc1_core1/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_2 0.7
panel_u7/mpc1_core1/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_3 0.7
panel_u7/mpc1_core1/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_0 0.7
panel_u7/mpc1_core1/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_1 0.7
panel_u7/mpc1_core1/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_2 0.7
panel_u7/mpc1_core1/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_3 0.7
panel_u7/mpc1_core1/ulsu/utag_arr/utag_ram_bnk0/uls_tag_ram 0.7
panel_u7/mpc1_core1/ulsu/utag_arr/utag_ram_bnk1/uls_tag_ram 0.7
panel_u7/mpc1_core1/ulsu/utag_arr/utag_ram_bnk2/uls_tag_ram 0.7
panel_u7/mpc1_core1/ulsu/utag_arr/utag_ram_bnk3/uls_tag_ram 0.7
panel_u7/mpc1_core2/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_0 0.7
panel_u7/mpc1_core2/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_1 0.7
panel_u7/mpc1_core2/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_0 0.7
panel_u7/mpc1_core2/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_1 0.7
panel_u7/mpc1_core2/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_0 0.7
panel_u7/mpc1_core2/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_1 0.7
panel_u7/mpc1_core2/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_0 0.7
panel_u7/mpc1_core2/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_1 0.7
panel_u7/mpc1_core2/uifu/udata_arr/udata_ram_w0b0_h/uif_data_ram 0.7
panel_u7/mpc1_core2/uifu/udata_arr/udata_ram_w0b0_l/uif_data_ram 0.7
panel_u7/mpc1_core2/uifu/udata_arr/udata_ram_w0b1_h/uif_data_ram 0.7
panel_u7/mpc1_core2/uifu/udata_arr/udata_ram_w0b1_l/uif_data_ram 0.7
panel_u7/mpc1_core2/uifu/udata_arr/udata_ram_w0b2_h/uif_data_ram 0.7
panel_u7/mpc1_core2/uifu/udata_arr/udata_ram_w0b2_l/uif_data_ram 0.7
panel_u7/mpc1_core2/uifu/udata_arr/udata_ram_w0b3_h/uif_data_ram 0.7
panel_u7/mpc1_core2/uifu/udata_arr/udata_ram_w0b3_l/uif_data_ram 0.7
panel_u7/mpc1_core2/uifu/udata_arr/udata_ram_w1b0_h/uif_data_ram 0.7
panel_u7/mpc1_core2/uifu/udata_arr/udata_ram_w1b0_l/uif_data_ram 0.7
panel_u7/mpc1_core2/uifu/udata_arr/udata_ram_w1b1_h/uif_data_ram 0.7
panel_u7/mpc1_core2/uifu/udata_arr/udata_ram_w1b1_l/uif_data_ram 0.7
panel_u7/mpc1_core2/uifu/udata_arr/udata_ram_w1b2_h/uif_data_ram 0.7
panel_u7/mpc1_core2/uifu/udata_arr/udata_ram_w1b2_l/uif_data_ram 0.7
panel_u7/mpc1_core2/uifu/udata_arr/udata_ram_w1b3_h/uif_data_ram 0.7
panel_u7/mpc1_core2/uifu/udata_arr/udata_ram_w1b3_l/uif_data_ram 0.7
panel_u7/mpc1_core2/uifu/udata_arr/udata_ram_w2b0_h/uif_data_ram 0.7
panel_u7/mpc1_core2/uifu/udata_arr/udata_ram_w2b0_l/uif_data_ram 0.7
panel_u7/mpc1_core2/uifu/udata_arr/udata_ram_w2b1_h/uif_data_ram 0.7
panel_u7/mpc1_core2/uifu/udata_arr/udata_ram_w2b1_l/uif_data_ram 0.7
panel_u7/mpc1_core2/uifu/udata_arr/udata_ram_w2b2_h/uif_data_ram 0.7
panel_u7/mpc1_core2/uifu/udata_arr/udata_ram_w2b2_l/uif_data_ram 0.7
panel_u7/mpc1_core2/uifu/udata_arr/udata_ram_w2b3_h/uif_data_ram 0.7
panel_u7/mpc1_core2/uifu/udata_arr/udata_ram_w2b3_l/uif_data_ram 0.7
panel_u7/mpc1_core2/uifu/ughb_arr/udir_t0/uif_ghb_t0_ram 0.7
panel_u7/mpc1_core2/uifu/ughb_arr/udir_t1/uif_ghb_t1t2_ram 0.7
panel_u7/mpc1_core2/uifu/ughb_arr/udir_t2/uif_ghb_t1t2_ram 0.7
panel_u7/mpc1_core2/uifu/ughb_arr/udir_t3/uif_ghb_t3t4_ram 0.7
panel_u7/mpc1_core2/uifu/ughb_arr/udir_t4/uif_ghb_t3t4_ram 0.7
panel_u7/mpc1_core2/uifu/ughb_arr/ustr_t0/uif_ghb_t0_ram 0.7
panel_u7/mpc1_core2/uifu/ughb_arr/ustr_t1/uif_ghb_t1t2_ram 0.7
panel_u7/mpc1_core2/uifu/ughb_arr/ustr_t2/uif_ghb_t1t2_ram 0.7
panel_u7/mpc1_core2/uifu/ughb_arr/ustr_t3/uif_ghb_t3t4_ram 0.7
panel_u7/mpc1_core2/uifu/ughb_arr/ustr_t4/uif_ghb_t3t4_ram 0.7
panel_u7/mpc1_core2/uifu/uip_arr/uip_ram_w0/uif_ip_ram 0.7
panel_u7/mpc1_core2/uifu/uip_arr/uip_ram_w1/uif_ip_ram 0.7
panel_u7/mpc1_core2/uifu/utag_arr/utag_ram_b0/uif_tag_ram 0.7
panel_u7/mpc1_core2/uifu/utag_arr/utag_ram_b1/uif_tag_ram 0.7
panel_u7/mpc1_core2/ul2_cpu_slv/usram_l2_tlb_0/uTLB_ram 0.7
panel_u7/mpc1_core2/ul2_cpu_slv/usram_l2_tlb_1/uTLB_ram 0.7
panel_u7/mpc1_core2/ul2_cpu_slv/usram_l2_tlb_2/uTLB_ram 0.7
panel_u7/mpc1_core2/ul2_cpu_slv/usram_l2_tlb_3/uTLB_ram 0.7
panel_u7/mpc1_core2/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_0 0.7
panel_u7/mpc1_core2/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_1 0.7
panel_u7/mpc1_core2/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_2 0.7
panel_u7/mpc1_core2/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_3 0.7
panel_u7/mpc1_core2/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_0 0.7
panel_u7/mpc1_core2/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_1 0.7
panel_u7/mpc1_core2/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_2 0.7
panel_u7/mpc1_core2/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_3 0.7
panel_u7/mpc1_core2/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_0 0.7
panel_u7/mpc1_core2/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_1 0.7
panel_u7/mpc1_core2/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_2 0.7
panel_u7/mpc1_core2/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_3 0.7
panel_u7/mpc1_core2/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_0 0.7
panel_u7/mpc1_core2/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_1 0.7
panel_u7/mpc1_core2/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_2 0.7
panel_u7/mpc1_core2/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_3 0.7
panel_u7/mpc1_core2/ulsu/utag_arr/utag_ram_bnk0/uls_tag_ram 0.7
panel_u7/mpc1_core2/ulsu/utag_arr/utag_ram_bnk1/uls_tag_ram 0.7
panel_u7/mpc1_core2/ulsu/utag_arr/utag_ram_bnk2/uls_tag_ram 0.7
panel_u7/mpc1_core2/ulsu/utag_arr/utag_ram_bnk3/uls_tag_ram 0.7
panel_u7/mpc1_core3/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_0 0.7
panel_u7/mpc1_core3/uifu/ubtb_arr/ubtb_b0/uif_btb_ram_1 0.7
panel_u7/mpc1_core3/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_0 0.7
panel_u7/mpc1_core3/uifu/ubtb_arr/ubtb_b1/uif_btb_ram_1 0.7
panel_u7/mpc1_core3/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_0 0.7
panel_u7/mpc1_core3/uifu/ubtb_arr/ubtb_b2/uif_btb_ram_1 0.7
panel_u7/mpc1_core3/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_0 0.7
panel_u7/mpc1_core3/uifu/ubtb_arr/ubtb_b3/uif_btb_ram_1 0.7
panel_u7/mpc1_core3/uifu/udata_arr/udata_ram_w0b0_h/uif_data_ram 0.7
panel_u7/mpc1_core3/uifu/udata_arr/udata_ram_w0b0_l/uif_data_ram 0.7
panel_u7/mpc1_core3/uifu/udata_arr/udata_ram_w0b1_h/uif_data_ram 0.7
panel_u7/mpc1_core3/uifu/udata_arr/udata_ram_w0b1_l/uif_data_ram 0.7
panel_u7/mpc1_core3/uifu/udata_arr/udata_ram_w0b2_h/uif_data_ram 0.7
panel_u7/mpc1_core3/uifu/udata_arr/udata_ram_w0b2_l/uif_data_ram 0.7
panel_u7/mpc1_core3/uifu/udata_arr/udata_ram_w0b3_h/uif_data_ram 0.7
panel_u7/mpc1_core3/uifu/udata_arr/udata_ram_w0b3_l/uif_data_ram 0.7
panel_u7/mpc1_core3/uifu/udata_arr/udata_ram_w1b0_h/uif_data_ram 0.7
panel_u7/mpc1_core3/uifu/udata_arr/udata_ram_w1b0_l/uif_data_ram 0.7
panel_u7/mpc1_core3/uifu/udata_arr/udata_ram_w1b1_h/uif_data_ram 0.7
panel_u7/mpc1_core3/uifu/udata_arr/udata_ram_w1b1_l/uif_data_ram 0.7
panel_u7/mpc1_core3/uifu/udata_arr/udata_ram_w1b2_h/uif_data_ram 0.7
panel_u7/mpc1_core3/uifu/udata_arr/udata_ram_w1b2_l/uif_data_ram 0.7
panel_u7/mpc1_core3/uifu/udata_arr/udata_ram_w1b3_h/uif_data_ram 0.7
panel_u7/mpc1_core3/uifu/udata_arr/udata_ram_w1b3_l/uif_data_ram 0.7
panel_u7/mpc1_core3/uifu/udata_arr/udata_ram_w2b0_h/uif_data_ram 0.7
panel_u7/mpc1_core3/uifu/udata_arr/udata_ram_w2b0_l/uif_data_ram 0.7
panel_u7/mpc1_core3/uifu/udata_arr/udata_ram_w2b1_h/uif_data_ram 0.7
panel_u7/mpc1_core3/uifu/udata_arr/udata_ram_w2b1_l/uif_data_ram 0.7
panel_u7/mpc1_core3/uifu/udata_arr/udata_ram_w2b2_h/uif_data_ram 0.7
panel_u7/mpc1_core3/uifu/udata_arr/udata_ram_w2b2_l/uif_data_ram 0.7
panel_u7/mpc1_core3/uifu/udata_arr/udata_ram_w2b3_h/uif_data_ram 0.7
panel_u7/mpc1_core3/uifu/udata_arr/udata_ram_w2b3_l/uif_data_ram 0.7
panel_u7/mpc1_core3/uifu/ughb_arr/udir_t0/uif_ghb_t0_ram 0.7
panel_u7/mpc1_core3/uifu/ughb_arr/udir_t1/uif_ghb_t1t2_ram 0.7
panel_u7/mpc1_core3/uifu/ughb_arr/udir_t2/uif_ghb_t1t2_ram 0.7
panel_u7/mpc1_core3/uifu/ughb_arr/udir_t3/uif_ghb_t3t4_ram 0.7
panel_u7/mpc1_core3/uifu/ughb_arr/udir_t4/uif_ghb_t3t4_ram 0.7
panel_u7/mpc1_core3/uifu/ughb_arr/ustr_t0/uif_ghb_t0_ram 0.7
panel_u7/mpc1_core3/uifu/ughb_arr/ustr_t1/uif_ghb_t1t2_ram 0.7
panel_u7/mpc1_core3/uifu/ughb_arr/ustr_t2/uif_ghb_t1t2_ram 0.7
panel_u7/mpc1_core3/uifu/ughb_arr/ustr_t3/uif_ghb_t3t4_ram 0.7
panel_u7/mpc1_core3/uifu/ughb_arr/ustr_t4/uif_ghb_t3t4_ram 0.7
panel_u7/mpc1_core3/uifu/uip_arr/uip_ram_w0/uif_ip_ram 0.7
panel_u7/mpc1_core3/uifu/uip_arr/uip_ram_w1/uif_ip_ram 0.7
panel_u7/mpc1_core3/uifu/utag_arr/utag_ram_b0/uif_tag_ram 0.7
panel_u7/mpc1_core3/uifu/utag_arr/utag_ram_b1/uif_tag_ram 0.7
panel_u7/mpc1_core3/ul2_cpu_slv/usram_l2_tlb_0/uTLB_ram 0.7
panel_u7/mpc1_core3/ul2_cpu_slv/usram_l2_tlb_1/uTLB_ram 0.7
panel_u7/mpc1_core3/ul2_cpu_slv/usram_l2_tlb_2/uTLB_ram 0.7
panel_u7/mpc1_core3/ul2_cpu_slv/usram_l2_tlb_3/uTLB_ram 0.7
panel_u7/mpc1_core3/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_0 0.7
panel_u7/mpc1_core3/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_1 0.7
panel_u7/mpc1_core3/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_2 0.7
panel_u7/mpc1_core3/ulsu/udata_arr/udata_ram_bnk0/uls_data_ram_3 0.7
panel_u7/mpc1_core3/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_0 0.7
panel_u7/mpc1_core3/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_1 0.7
panel_u7/mpc1_core3/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_2 0.7
panel_u7/mpc1_core3/ulsu/udata_arr/udata_ram_bnk1/uls_data_ram_3 0.7
panel_u7/mpc1_core3/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_0 0.7
panel_u7/mpc1_core3/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_1 0.7
panel_u7/mpc1_core3/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_2 0.7
panel_u7/mpc1_core3/ulsu/udata_arr/udata_ram_bnk2/uls_data_ram_3 0.7
panel_u7/mpc1_core3/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_0 0.7
panel_u7/mpc1_core3/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_1 0.7
panel_u7/mpc1_core3/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_2 0.7
panel_u7/mpc1_core3/ulsu/udata_arr/udata_ram_bnk3/uls_data_ram_3 0.7
panel_u7/mpc1_core3/ulsu/utag_arr/utag_ram_bnk0/uls_tag_ram 0.7
panel_u7/mpc1_core3/ulsu/utag_arr/utag_ram_bnk1/uls_tag_ram 0.7
panel_u7/mpc1_core3/ulsu/utag_arr/utag_ram_bnk2/uls_tag_ram 0.7
panel_u7/mpc1_core3/ulsu/utag_arr/utag_ram_bnk3/uls_tag_ram 0.7
panel_u7/mpc1_l2cache/ul2_logic/uprefetch/ucpu0_pf_logic/ucpu_psq_ram/usram0 0.7
panel_u7/mpc1_l2cache/ul2_logic/uprefetch/ucpu1_pf_logic/ucpu_psq_ram/usram0 0.7
panel_u7/mpc1_l2cache/ul2_logic/uprefetch/ucpu2_pf_logic/ucpu_psq_ram/usram0 0.7
panel_u7/mpc1_l2cache/ul2_logic/uprefetch/ucpu3_pf_logic/ucpu_psq_ram/usram0 0.7
panel_u7/mpc1_l2cache/ul2_logic/usram_l2_tbnk0_snp_0/usram0 0.7
panel_u7/mpc1_l2cache/ul2_logic/usram_l2_tbnk0_snp_1/usram0 0.7
panel_u7/mpc1_l2cache/ul2_logic/usram_l2_tbnk0_snp_2/usram0 0.7
panel_u7/mpc1_l2cache/ul2_logic/usram_l2_tbnk0_snp_3/usram0 0.7
panel_u7/mpc1_l2cache/ul2_logic/usram_l2_tbnk1_snp_0/usram0 0.7
panel_u7/mpc1_l2cache/ul2_logic/usram_l2_tbnk1_snp_1/usram0 0.7
panel_u7/mpc1_l2cache/ul2_logic/usram_l2_tbnk1_snp_2/usram0 0.7
panel_u7/mpc1_l2cache/ul2_logic/usram_l2_tbnk1_snp_3/usram0 0.7
panel_u7/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_01/usram0 0.7
panel_u7/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_01/usram1 0.7
panel_u7/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_23/usram0 0.7
panel_u7/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_23/usram1 0.7
panel_u7/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_45/usram0 0.7
panel_u7/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_45/usram1 0.7
panel_u7/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_67/usram0 0.7
panel_u7/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_67/usram1 0.7
panel_u7/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_89/usram0 0.7
panel_u7/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_89/usram1 0.7
panel_u7/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_ab/usram0 0.7
panel_u7/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_ab/usram1 0.7
panel_u7/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_cd/usram0 0.7
panel_u7/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_cd/usram1 0.7
panel_u7/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk0/usram0 0.7
panel_u7/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk0/usram1 0.7
panel_u7/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk1/usram0 0.7
panel_u7/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk1/usram1 0.7
panel_u7/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk2/usram0 0.7
panel_u7/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk2/usram1 0.7
panel_u7/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk3/usram0 0.7
panel_u7/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dbnk3/usram1 0.7
panel_u7/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dirty/usram0 0.7
panel_u7/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dirty/usram1 0.7
panel_u7/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dirty/usram2 0.7
panel_u7/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_dirty/usram3 0.7
panel_u7/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_ef/usram0 0.7
panel_u7/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_ef/usram1 0.7
panel_u7/mpc1_l2cache/ul2_tbnk0/usram_l2_tbnk_incl_pf/usram0 0.7
panel_u7/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_01/usram0 0.7
panel_u7/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_01/usram1 0.7
panel_u7/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_23/usram0 0.7
panel_u7/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_23/usram1 0.7
panel_u7/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_45/usram0 0.7
panel_u7/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_45/usram1 0.7
panel_u7/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_67/usram0 0.7
panel_u7/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_67/usram1 0.7
panel_u7/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_89/usram0 0.7
panel_u7/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_89/usram1 0.7
panel_u7/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_ab/usram0 0.7
panel_u7/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_ab/usram1 0.7
panel_u7/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_cd/usram0 0.7
panel_u7/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_cd/usram1 0.7
panel_u7/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk0/usram0 0.7
panel_u7/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk0/usram1 0.7
panel_u7/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk1/usram0 0.7
panel_u7/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk1/usram1 0.7
panel_u7/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk2/usram0 0.7
panel_u7/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk2/usram1 0.7
panel_u7/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk3/usram0 0.7
panel_u7/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dbnk3/usram1 0.7
panel_u7/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dirty/usram0 0.7
panel_u7/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dirty/usram1 0.7
panel_u7/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dirty/usram2 0.7
panel_u7/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_dirty/usram3 0.7
panel_u7/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_ef/usram0 0.7
panel_u7/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_ef/usram1 0.7
panel_u7/mpc1_l2cache/ul2_tbnk1/usram_l2_tbnk_incl_pf/usram0 0.7
}
