module async_counter_3bit (
    input clk,
    input reset,
    output reg [2:0] count
);

always @(negedge reset or posedge clk) begin
    if (!reset)
        count <= 3'b000;
    else
        count <= count + 1;
end

endmodule
