<!DOCTYPE html>
<html><head><title>joekychen/linux » drivers › gpu › drm › radeon › r100.c

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>r100.c</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cm">/*</span>
<span class="cm"> * Copyright 2008 Advanced Micro Devices, Inc.</span>
<span class="cm"> * Copyright 2008 Red Hat Inc.</span>
<span class="cm"> * Copyright 2009 Jerome Glisse.</span>
<span class="cm"> *</span>
<span class="cm"> * Permission is hereby granted, free of charge, to any person obtaining a</span>
<span class="cm"> * copy of this software and associated documentation files (the &quot;Software&quot;),</span>
<span class="cm"> * to deal in the Software without restriction, including without limitation</span>
<span class="cm"> * the rights to use, copy, modify, merge, publish, distribute, sublicense,</span>
<span class="cm"> * and/or sell copies of the Software, and to permit persons to whom the</span>
<span class="cm"> * Software is furnished to do so, subject to the following conditions:</span>
<span class="cm"> *</span>
<span class="cm"> * The above copyright notice and this permission notice shall be included in</span>
<span class="cm"> * all copies or substantial portions of the Software.</span>
<span class="cm"> *</span>
<span class="cm"> * THE SOFTWARE IS PROVIDED &quot;AS IS&quot;, WITHOUT WARRANTY OF ANY KIND, EXPRESS OR</span>
<span class="cm"> * IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES OF MERCHANTABILITY,</span>
<span class="cm"> * FITNESS FOR A PARTICULAR PURPOSE AND NONINFRINGEMENT.  IN NO EVENT SHALL</span>
<span class="cm"> * THE COPYRIGHT HOLDER(S) OR AUTHOR(S) BE LIABLE FOR ANY CLAIM, DAMAGES OR</span>
<span class="cm"> * OTHER LIABILITY, WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE,</span>
<span class="cm"> * ARISING FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR</span>
<span class="cm"> * OTHER DEALINGS IN THE SOFTWARE.</span>
<span class="cm"> *</span>
<span class="cm"> * Authors: Dave Airlie</span>
<span class="cm"> *          Alex Deucher</span>
<span class="cm"> *          Jerome Glisse</span>
<span class="cm"> */</span>
<span class="cp">#include &lt;linux/seq_file.h&gt;</span>
<span class="cp">#include &lt;linux/slab.h&gt;</span>
<span class="cp">#include &quot;drmP.h&quot;</span>
<span class="cp">#include &quot;drm.h&quot;</span>
<span class="cp">#include &quot;radeon_drm.h&quot;</span>
<span class="cp">#include &quot;radeon_reg.h&quot;</span>
<span class="cp">#include &quot;radeon.h&quot;</span>
<span class="cp">#include &quot;radeon_asic.h&quot;</span>
<span class="cp">#include &quot;r100d.h&quot;</span>
<span class="cp">#include &quot;rs100d.h&quot;</span>
<span class="cp">#include &quot;rv200d.h&quot;</span>
<span class="cp">#include &quot;rv250d.h&quot;</span>
<span class="cp">#include &quot;atom.h&quot;</span>

<span class="cp">#include &lt;linux/firmware.h&gt;</span>
<span class="cp">#include &lt;linux/platform_device.h&gt;</span>
<span class="cp">#include &lt;linux/module.h&gt;</span>

<span class="cp">#include &quot;r100_reg_safe.h&quot;</span>
<span class="cp">#include &quot;rn50_reg_safe.h&quot;</span>

<span class="cm">/* Firmware Names */</span>
<span class="cp">#define FIRMWARE_R100		&quot;radeon/R100_cp.bin&quot;</span>
<span class="cp">#define FIRMWARE_R200		&quot;radeon/R200_cp.bin&quot;</span>
<span class="cp">#define FIRMWARE_R300		&quot;radeon/R300_cp.bin&quot;</span>
<span class="cp">#define FIRMWARE_R420		&quot;radeon/R420_cp.bin&quot;</span>
<span class="cp">#define FIRMWARE_RS690		&quot;radeon/RS690_cp.bin&quot;</span>
<span class="cp">#define FIRMWARE_RS600		&quot;radeon/RS600_cp.bin&quot;</span>
<span class="cp">#define FIRMWARE_R520		&quot;radeon/R520_cp.bin&quot;</span>

<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="n">FIRMWARE_R100</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="n">FIRMWARE_R200</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="n">FIRMWARE_R300</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="n">FIRMWARE_R420</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="n">FIRMWARE_RS690</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="n">FIRMWARE_RS600</span><span class="p">);</span>
<span class="n">MODULE_FIRMWARE</span><span class="p">(</span><span class="n">FIRMWARE_R520</span><span class="p">);</span>

<span class="cp">#include &quot;r100_track.h&quot;</span>

<span class="kt">void</span> <span class="nf">r100_wait_for_vblank</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">crtc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_crtc</span> <span class="o">*</span><span class="n">radeon_crtc</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mode_info</span><span class="p">.</span><span class="n">crtcs</span><span class="p">[</span><span class="n">crtc</span><span class="p">];</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_id</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_CRTC_GEN_CNTL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">RADEON_CRTC_EN</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">usec_timeout</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
				<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_CRTC_STATUS</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">RADEON_CRTC_VBLANK_CUR</span><span class="p">))</span>
					<span class="k">break</span><span class="p">;</span>
				<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
			<span class="p">}</span>
			<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">usec_timeout</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_CRTC_STATUS</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">RADEON_CRTC_VBLANK_CUR</span><span class="p">)</span>
					<span class="k">break</span><span class="p">;</span>
				<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_CRTC2_GEN_CNTL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">RADEON_CRTC2_EN</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">usec_timeout</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
				<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_CRTC2_STATUS</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">RADEON_CRTC2_VBLANK_CUR</span><span class="p">))</span>
					<span class="k">break</span><span class="p">;</span>
				<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
			<span class="p">}</span>
			<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">usec_timeout</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_CRTC2_STATUS</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">RADEON_CRTC2_VBLANK_CUR</span><span class="p">)</span>
					<span class="k">break</span><span class="p">;</span>
				<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/* This files gather functions specifics to:</span>
<span class="cm"> * r100,rv100,rs100,rv200,rs200,r200,rv250,rs300,rv280</span>
<span class="cm"> */</span>

<span class="kt">int</span> <span class="nf">r100_reloc_pitch_offset</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_cs_parser</span> <span class="o">*</span><span class="n">p</span><span class="p">,</span>
			    <span class="k">struct</span> <span class="n">radeon_cs_packet</span> <span class="o">*</span><span class="n">pkt</span><span class="p">,</span>
			    <span class="kt">unsigned</span> <span class="n">idx</span><span class="p">,</span>
			    <span class="kt">unsigned</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tile_flags</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_cs_reloc</span> <span class="o">*</span><span class="n">reloc</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">value</span><span class="p">;</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">r100_cs_packet_next_reloc</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reloc</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;No reloc for ib[%d]=0x%04X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			  <span class="n">idx</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
		<span class="n">r100_cs_dump_packet</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="n">pkt</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">value</span> <span class="o">=</span> <span class="n">radeon_get_ib_value</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="n">idx</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">value</span> <span class="o">&amp;</span> <span class="mh">0x003fffff</span><span class="p">;</span>
	<span class="n">tmp</span> <span class="o">+=</span> <span class="p">(((</span><span class="n">u32</span><span class="p">)</span><span class="n">reloc</span><span class="o">-&gt;</span><span class="n">lobj</span><span class="p">.</span><span class="n">gpu_offset</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">10</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">cs_flags</span> <span class="o">&amp;</span> <span class="n">RADEON_CS_KEEP_TILING_FLAGS</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">reloc</span><span class="o">-&gt;</span><span class="n">lobj</span><span class="p">.</span><span class="n">tiling_flags</span> <span class="o">&amp;</span> <span class="n">RADEON_TILING_MACRO</span><span class="p">)</span>
			<span class="n">tile_flags</span> <span class="o">|=</span> <span class="n">RADEON_DST_TILE_MACRO</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">reloc</span><span class="o">-&gt;</span><span class="n">lobj</span><span class="p">.</span><span class="n">tiling_flags</span> <span class="o">&amp;</span> <span class="n">RADEON_TILING_MICRO</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">reg</span> <span class="o">==</span> <span class="n">RADEON_SRC_PITCH_OFFSET</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;Cannot src blit from microtiled surface</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
				<span class="n">r100_cs_dump_packet</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="n">pkt</span><span class="p">);</span>
				<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="n">tile_flags</span> <span class="o">|=</span> <span class="n">RADEON_DST_TILE_MICRO</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">tmp</span> <span class="o">|=</span> <span class="n">tile_flags</span><span class="p">;</span>
		<span class="n">p</span><span class="o">-&gt;</span><span class="n">ib</span><span class="p">.</span><span class="n">ptr</span><span class="p">[</span><span class="n">idx</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">value</span> <span class="o">&amp;</span> <span class="mh">0x3fc00000</span><span class="p">)</span> <span class="o">|</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span>
		<span class="n">p</span><span class="o">-&gt;</span><span class="n">ib</span><span class="p">.</span><span class="n">ptr</span><span class="p">[</span><span class="n">idx</span><span class="p">]</span> <span class="o">=</span> <span class="p">(</span><span class="n">value</span> <span class="o">&amp;</span> <span class="mh">0xffc00000</span><span class="p">)</span> <span class="o">|</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">r100_packet3_load_vbpntr</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_cs_parser</span> <span class="o">*</span><span class="n">p</span><span class="p">,</span>
			     <span class="k">struct</span> <span class="n">radeon_cs_packet</span> <span class="o">*</span><span class="n">pkt</span><span class="p">,</span>
			     <span class="kt">int</span> <span class="n">idx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="n">c</span><span class="p">,</span> <span class="n">i</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_cs_reloc</span> <span class="o">*</span><span class="n">reloc</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">r100_cs_track</span> <span class="o">*</span><span class="n">track</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">r</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">volatile</span> <span class="kt">uint32_t</span> <span class="o">*</span><span class="n">ib</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">idx_value</span><span class="p">;</span>

	<span class="n">ib</span> <span class="o">=</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">ib</span><span class="p">.</span><span class="n">ptr</span><span class="p">;</span>
	<span class="n">track</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">r100_cs_track</span> <span class="o">*</span><span class="p">)</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">track</span><span class="p">;</span>
	<span class="n">c</span> <span class="o">=</span> <span class="n">radeon_get_ib_value</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="n">idx</span><span class="o">++</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x1F</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">c</span> <span class="o">&gt;</span> <span class="mi">16</span><span class="p">)</span> <span class="p">{</span>
	    <span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;Only 16 vertex buffers are allowed %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		      <span class="n">pkt</span><span class="o">-&gt;</span><span class="n">opcode</span><span class="p">);</span>
	    <span class="n">r100_cs_dump_packet</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="n">pkt</span><span class="p">);</span>
	    <span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">track</span><span class="o">-&gt;</span><span class="n">num_arrays</span> <span class="o">=</span> <span class="n">c</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="p">(</span><span class="n">c</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span> <span class="n">i</span><span class="o">+=</span><span class="mi">2</span><span class="p">,</span> <span class="n">idx</span><span class="o">+=</span><span class="mi">3</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">r100_cs_packet_next_reloc</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reloc</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;No reloc for packet3 %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				  <span class="n">pkt</span><span class="o">-&gt;</span><span class="n">opcode</span><span class="p">);</span>
			<span class="n">r100_cs_dump_packet</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="n">pkt</span><span class="p">);</span>
			<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">idx_value</span> <span class="o">=</span> <span class="n">radeon_get_ib_value</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="n">idx</span><span class="p">);</span>
		<span class="n">ib</span><span class="p">[</span><span class="n">idx</span><span class="o">+</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">radeon_get_ib_value</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="n">idx</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="o">+</span> <span class="p">((</span><span class="n">u32</span><span class="p">)</span><span class="n">reloc</span><span class="o">-&gt;</span><span class="n">lobj</span><span class="p">.</span><span class="n">gpu_offset</span><span class="p">);</span>

		<span class="n">track</span><span class="o">-&gt;</span><span class="n">arrays</span><span class="p">[</span><span class="n">i</span> <span class="o">+</span> <span class="mi">0</span><span class="p">].</span><span class="n">esize</span> <span class="o">=</span> <span class="n">idx_value</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">arrays</span><span class="p">[</span><span class="n">i</span> <span class="o">+</span> <span class="mi">0</span><span class="p">].</span><span class="n">robj</span> <span class="o">=</span> <span class="n">reloc</span><span class="o">-&gt;</span><span class="n">robj</span><span class="p">;</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">arrays</span><span class="p">[</span><span class="n">i</span> <span class="o">+</span> <span class="mi">0</span><span class="p">].</span><span class="n">esize</span> <span class="o">&amp;=</span> <span class="mh">0x7F</span><span class="p">;</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">r100_cs_packet_next_reloc</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reloc</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;No reloc for packet3 %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				  <span class="n">pkt</span><span class="o">-&gt;</span><span class="n">opcode</span><span class="p">);</span>
			<span class="n">r100_cs_dump_packet</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="n">pkt</span><span class="p">);</span>
			<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">ib</span><span class="p">[</span><span class="n">idx</span><span class="o">+</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">radeon_get_ib_value</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="n">idx</span> <span class="o">+</span> <span class="mi">2</span><span class="p">)</span> <span class="o">+</span> <span class="p">((</span><span class="n">u32</span><span class="p">)</span><span class="n">reloc</span><span class="o">-&gt;</span><span class="n">lobj</span><span class="p">.</span><span class="n">gpu_offset</span><span class="p">);</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">arrays</span><span class="p">[</span><span class="n">i</span> <span class="o">+</span> <span class="mi">1</span><span class="p">].</span><span class="n">robj</span> <span class="o">=</span> <span class="n">reloc</span><span class="o">-&gt;</span><span class="n">robj</span><span class="p">;</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">arrays</span><span class="p">[</span><span class="n">i</span> <span class="o">+</span> <span class="mi">1</span><span class="p">].</span><span class="n">esize</span> <span class="o">=</span> <span class="n">idx_value</span> <span class="o">&gt;&gt;</span> <span class="mi">24</span><span class="p">;</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">arrays</span><span class="p">[</span><span class="n">i</span> <span class="o">+</span> <span class="mi">1</span><span class="p">].</span><span class="n">esize</span> <span class="o">&amp;=</span> <span class="mh">0x7F</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">c</span> <span class="o">&amp;</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">r100_cs_packet_next_reloc</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reloc</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;No reloc for packet3 %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
					  <span class="n">pkt</span><span class="o">-&gt;</span><span class="n">opcode</span><span class="p">);</span>
			<span class="n">r100_cs_dump_packet</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="n">pkt</span><span class="p">);</span>
			<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">idx_value</span> <span class="o">=</span> <span class="n">radeon_get_ib_value</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="n">idx</span><span class="p">);</span>
		<span class="n">ib</span><span class="p">[</span><span class="n">idx</span><span class="o">+</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">radeon_get_ib_value</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="n">idx</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="o">+</span> <span class="p">((</span><span class="n">u32</span><span class="p">)</span><span class="n">reloc</span><span class="o">-&gt;</span><span class="n">lobj</span><span class="p">.</span><span class="n">gpu_offset</span><span class="p">);</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">arrays</span><span class="p">[</span><span class="n">i</span> <span class="o">+</span> <span class="mi">0</span><span class="p">].</span><span class="n">robj</span> <span class="o">=</span> <span class="n">reloc</span><span class="o">-&gt;</span><span class="n">robj</span><span class="p">;</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">arrays</span><span class="p">[</span><span class="n">i</span> <span class="o">+</span> <span class="mi">0</span><span class="p">].</span><span class="n">esize</span> <span class="o">=</span> <span class="n">idx_value</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">arrays</span><span class="p">[</span><span class="n">i</span> <span class="o">+</span> <span class="mi">0</span><span class="p">].</span><span class="n">esize</span> <span class="o">&amp;=</span> <span class="mh">0x7F</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">r100_pre_page_flip</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">crtc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* enable the pflip int */</span>
	<span class="n">radeon_irq_kms_pflip_irq_get</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">crtc</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">r100_post_page_flip</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">crtc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* disable the pflip int */</span>
	<span class="n">radeon_irq_kms_pflip_irq_put</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">crtc</span><span class="p">);</span>
<span class="p">}</span>

<span class="n">u32</span> <span class="nf">r100_page_flip</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">crtc_id</span><span class="p">,</span> <span class="n">u64</span> <span class="n">crtc_base</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_crtc</span> <span class="o">*</span><span class="n">radeon_crtc</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mode_info</span><span class="p">.</span><span class="n">crtcs</span><span class="p">[</span><span class="n">crtc_id</span><span class="p">];</span>
	<span class="n">u32</span> <span class="n">tmp</span> <span class="o">=</span> <span class="p">((</span><span class="n">u32</span><span class="p">)</span><span class="n">crtc_base</span><span class="p">)</span> <span class="o">|</span> <span class="n">RADEON_CRTC_OFFSET__OFFSET_LOCK</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="cm">/* Lock the graphics update lock */</span>
	<span class="cm">/* update the scanout addresses */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_CRTC_OFFSET</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="cm">/* Wait for update_pending to go high. */</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">usec_timeout</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_CRTC_OFFSET</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">RADEON_CRTC_OFFSET__GUI_TRIG_OFFSET</span><span class="p">)</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;Update pending now high. Unlocking vupdate_lock.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="cm">/* Unlock the lock, so double-buffering can take place inside vblank */</span>
	<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">RADEON_CRTC_OFFSET__OFFSET_LOCK</span><span class="p">;</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_CRTC_OFFSET</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

	<span class="cm">/* Return current update_pending status: */</span>
	<span class="k">return</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_CRTC_OFFSET</span> <span class="o">+</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_offset</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">RADEON_CRTC_OFFSET__GUI_TRIG_OFFSET</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">r100_pm_get_dynpm_state</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">dynpm_can_upclock</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">dynpm_can_downclock</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">dynpm_planned_action</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">DYNPM_ACTION_MINIMUM</span>:
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">requested_power_state_index</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">dynpm_can_downclock</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">DYNPM_ACTION_DOWNCLOCK</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">current_power_state_index</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">requested_power_state_index</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">current_power_state_index</span><span class="p">;</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">dynpm_can_downclock</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">active_crtc_count</span> <span class="o">&gt;</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
				<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">num_power_states</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
					<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">power_state</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_PM_STATE_SINGLE_DISPLAY_ONLY</span><span class="p">)</span>
						<span class="k">continue</span><span class="p">;</span>
					<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">&gt;=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">current_power_state_index</span><span class="p">)</span> <span class="p">{</span>
						<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">requested_power_state_index</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">current_power_state_index</span><span class="p">;</span>
						<span class="k">break</span><span class="p">;</span>
					<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
						<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">requested_power_state_index</span> <span class="o">=</span> <span class="n">i</span><span class="p">;</span>
						<span class="k">break</span><span class="p">;</span>
					<span class="p">}</span>
				<span class="p">}</span>
			<span class="p">}</span> <span class="k">else</span>
				<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">requested_power_state_index</span> <span class="o">=</span>
					<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">current_power_state_index</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="cm">/* don&#39;t use the power state if crtcs are active and no display flag is set */</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">active_crtc_count</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
		    <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">power_state</span><span class="p">[</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">requested_power_state_index</span><span class="p">].</span><span class="n">clock_info</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">flags</span> <span class="o">&amp;</span>
		     <span class="n">RADEON_PM_MODE_NO_DISPLAY</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">requested_power_state_index</span><span class="o">++</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">DYNPM_ACTION_UPCLOCK</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">current_power_state_index</span> <span class="o">==</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">num_power_states</span> <span class="o">-</span> <span class="mi">1</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">requested_power_state_index</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">current_power_state_index</span><span class="p">;</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">dynpm_can_upclock</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">active_crtc_count</span> <span class="o">&gt;</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
				<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">num_power_states</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span> <span class="n">i</span> <span class="o">&gt;=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span><span class="o">--</span><span class="p">)</span> <span class="p">{</span>
					<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">power_state</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_PM_STATE_SINGLE_DISPLAY_ONLY</span><span class="p">)</span>
						<span class="k">continue</span><span class="p">;</span>
					<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">&lt;=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">current_power_state_index</span><span class="p">)</span> <span class="p">{</span>
						<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">requested_power_state_index</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">current_power_state_index</span><span class="p">;</span>
						<span class="k">break</span><span class="p">;</span>
					<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
						<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">requested_power_state_index</span> <span class="o">=</span> <span class="n">i</span><span class="p">;</span>
						<span class="k">break</span><span class="p">;</span>
					<span class="p">}</span>
				<span class="p">}</span>
			<span class="p">}</span> <span class="k">else</span>
				<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">requested_power_state_index</span> <span class="o">=</span>
					<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">current_power_state_index</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">DYNPM_ACTION_DEFAULT</span>:
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">requested_power_state_index</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">default_power_state_index</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">dynpm_can_upclock</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">DYNPM_ACTION_NONE</span>:
	<span class="nl">default:</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;Requested mode for not defined action</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="cm">/* only one clock mode per power state */</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">requested_clock_mode_index</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">DRM_DEBUG_DRIVER</span><span class="p">(</span><span class="s">&quot;Requested: e: %d m: %d p: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		  <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">power_state</span><span class="p">[</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">requested_power_state_index</span><span class="p">].</span>
		  <span class="n">clock_info</span><span class="p">[</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">requested_clock_mode_index</span><span class="p">].</span><span class="n">sclk</span><span class="p">,</span>
		  <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">power_state</span><span class="p">[</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">requested_power_state_index</span><span class="p">].</span>
		  <span class="n">clock_info</span><span class="p">[</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">requested_clock_mode_index</span><span class="p">].</span><span class="n">mclk</span><span class="p">,</span>
		  <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">power_state</span><span class="p">[</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">requested_power_state_index</span><span class="p">].</span>
		  <span class="n">pcie_lanes</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">r100_pm_init_profile</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* default */</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_DEFAULT_IDX</span><span class="p">].</span><span class="n">dpms_off_ps_idx</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">default_power_state_index</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_DEFAULT_IDX</span><span class="p">].</span><span class="n">dpms_on_ps_idx</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">default_power_state_index</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_DEFAULT_IDX</span><span class="p">].</span><span class="n">dpms_off_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_DEFAULT_IDX</span><span class="p">].</span><span class="n">dpms_on_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="cm">/* low sh */</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_LOW_SH_IDX</span><span class="p">].</span><span class="n">dpms_off_ps_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_LOW_SH_IDX</span><span class="p">].</span><span class="n">dpms_on_ps_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_LOW_SH_IDX</span><span class="p">].</span><span class="n">dpms_off_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_LOW_SH_IDX</span><span class="p">].</span><span class="n">dpms_on_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="cm">/* mid sh */</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_MID_SH_IDX</span><span class="p">].</span><span class="n">dpms_off_ps_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_MID_SH_IDX</span><span class="p">].</span><span class="n">dpms_on_ps_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_MID_SH_IDX</span><span class="p">].</span><span class="n">dpms_off_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_MID_SH_IDX</span><span class="p">].</span><span class="n">dpms_on_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="cm">/* high sh */</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_HIGH_SH_IDX</span><span class="p">].</span><span class="n">dpms_off_ps_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_HIGH_SH_IDX</span><span class="p">].</span><span class="n">dpms_on_ps_idx</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">default_power_state_index</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_HIGH_SH_IDX</span><span class="p">].</span><span class="n">dpms_off_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_HIGH_SH_IDX</span><span class="p">].</span><span class="n">dpms_on_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="cm">/* low mh */</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_LOW_MH_IDX</span><span class="p">].</span><span class="n">dpms_off_ps_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_LOW_MH_IDX</span><span class="p">].</span><span class="n">dpms_on_ps_idx</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">default_power_state_index</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_LOW_MH_IDX</span><span class="p">].</span><span class="n">dpms_off_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_LOW_MH_IDX</span><span class="p">].</span><span class="n">dpms_on_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="cm">/* mid mh */</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_MID_MH_IDX</span><span class="p">].</span><span class="n">dpms_off_ps_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_MID_MH_IDX</span><span class="p">].</span><span class="n">dpms_on_ps_idx</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">default_power_state_index</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_MID_MH_IDX</span><span class="p">].</span><span class="n">dpms_off_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_MID_MH_IDX</span><span class="p">].</span><span class="n">dpms_on_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="cm">/* high mh */</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_HIGH_MH_IDX</span><span class="p">].</span><span class="n">dpms_off_ps_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_HIGH_MH_IDX</span><span class="p">].</span><span class="n">dpms_on_ps_idx</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">default_power_state_index</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_HIGH_MH_IDX</span><span class="p">].</span><span class="n">dpms_off_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">profiles</span><span class="p">[</span><span class="n">PM_PROFILE_HIGH_MH_IDX</span><span class="p">].</span><span class="n">dpms_on_cm_idx</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">r100_pm_misc</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">requested_index</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">requested_power_state_index</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_power_state</span> <span class="o">*</span><span class="n">ps</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">power_state</span><span class="p">[</span><span class="n">requested_index</span><span class="p">];</span>
	<span class="k">struct</span> <span class="n">radeon_voltage</span> <span class="o">*</span><span class="n">voltage</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">ps</span><span class="o">-&gt;</span><span class="n">clock_info</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">voltage</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">,</span> <span class="n">sclk_cntl</span><span class="p">,</span> <span class="n">sclk_cntl2</span><span class="p">,</span> <span class="n">sclk_more_cntl</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">((</span><span class="n">voltage</span><span class="o">-&gt;</span><span class="n">type</span> <span class="o">==</span> <span class="n">VOLTAGE_GPIO</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="p">(</span><span class="n">voltage</span><span class="o">-&gt;</span><span class="n">gpio</span><span class="p">.</span><span class="n">valid</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ps</span><span class="o">-&gt;</span><span class="n">misc</span> <span class="o">&amp;</span> <span class="n">ATOM_PM_MISCINFO_VOLTAGE_DROP_SUPPORT</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">voltage</span><span class="o">-&gt;</span><span class="n">gpio</span><span class="p">.</span><span class="n">reg</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">voltage</span><span class="o">-&gt;</span><span class="n">active_high</span><span class="p">)</span>
				<span class="n">tmp</span> <span class="o">|=</span> <span class="n">voltage</span><span class="o">-&gt;</span><span class="n">gpio</span><span class="p">.</span><span class="n">mask</span><span class="p">;</span>
			<span class="k">else</span>
				<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">voltage</span><span class="o">-&gt;</span><span class="n">gpio</span><span class="p">.</span><span class="n">mask</span><span class="p">);</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">voltage</span><span class="o">-&gt;</span><span class="n">gpio</span><span class="p">.</span><span class="n">reg</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">voltage</span><span class="o">-&gt;</span><span class="n">delay</span><span class="p">)</span>
				<span class="n">udelay</span><span class="p">(</span><span class="n">voltage</span><span class="o">-&gt;</span><span class="n">delay</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">voltage</span><span class="o">-&gt;</span><span class="n">gpio</span><span class="p">.</span><span class="n">reg</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">voltage</span><span class="o">-&gt;</span><span class="n">active_high</span><span class="p">)</span>
				<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">voltage</span><span class="o">-&gt;</span><span class="n">gpio</span><span class="p">.</span><span class="n">mask</span><span class="p">;</span>
			<span class="k">else</span>
				<span class="n">tmp</span> <span class="o">|=</span> <span class="n">voltage</span><span class="o">-&gt;</span><span class="n">gpio</span><span class="p">.</span><span class="n">mask</span><span class="p">;</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">voltage</span><span class="o">-&gt;</span><span class="n">gpio</span><span class="p">.</span><span class="n">reg</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">voltage</span><span class="o">-&gt;</span><span class="n">delay</span><span class="p">)</span>
				<span class="n">udelay</span><span class="p">(</span><span class="n">voltage</span><span class="o">-&gt;</span><span class="n">delay</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">sclk_cntl</span> <span class="o">=</span> <span class="n">RREG32_PLL</span><span class="p">(</span><span class="n">SCLK_CNTL</span><span class="p">);</span>
	<span class="n">sclk_cntl2</span> <span class="o">=</span> <span class="n">RREG32_PLL</span><span class="p">(</span><span class="n">SCLK_CNTL2</span><span class="p">);</span>
	<span class="n">sclk_cntl2</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">REDUCED_SPEED_SCLK_SEL</span><span class="p">(</span><span class="mi">3</span><span class="p">);</span>
	<span class="n">sclk_more_cntl</span> <span class="o">=</span> <span class="n">RREG32_PLL</span><span class="p">(</span><span class="n">SCLK_MORE_CNTL</span><span class="p">);</span>
	<span class="n">sclk_more_cntl</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">VOLTAGE_DELAY_SEL</span><span class="p">(</span><span class="mi">3</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ps</span><span class="o">-&gt;</span><span class="n">misc</span> <span class="o">&amp;</span> <span class="n">ATOM_PM_MISCINFO_ASIC_REDUCED_SPEED_SCLK_EN</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">sclk_more_cntl</span> <span class="o">|=</span> <span class="n">REDUCED_SPEED_SCLK_EN</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ps</span><span class="o">-&gt;</span><span class="n">misc</span> <span class="o">&amp;</span> <span class="n">ATOM_PM_MISCINFO_DYN_CLK_3D_IDLE</span><span class="p">)</span>
			<span class="n">sclk_cntl2</span> <span class="o">|=</span> <span class="n">REDUCED_SPEED_SCLK_MODE</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">sclk_cntl2</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">REDUCED_SPEED_SCLK_MODE</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ps</span><span class="o">-&gt;</span><span class="n">misc</span> <span class="o">&amp;</span> <span class="n">ATOM_PM_MISCINFO_DYNAMIC_CLOCK_DIVIDER_BY_2</span><span class="p">)</span>
			<span class="n">sclk_cntl2</span> <span class="o">|=</span> <span class="n">REDUCED_SPEED_SCLK_SEL</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
		<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">ps</span><span class="o">-&gt;</span><span class="n">misc</span> <span class="o">&amp;</span> <span class="n">ATOM_PM_MISCINFO_DYNAMIC_CLOCK_DIVIDER_BY_4</span><span class="p">)</span>
			<span class="n">sclk_cntl2</span> <span class="o">|=</span> <span class="n">REDUCED_SPEED_SCLK_SEL</span><span class="p">(</span><span class="mi">2</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span>
		<span class="n">sclk_more_cntl</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">REDUCED_SPEED_SCLK_EN</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ps</span><span class="o">-&gt;</span><span class="n">misc</span> <span class="o">&amp;</span> <span class="n">ATOM_PM_MISCINFO_ASIC_DYNAMIC_VOLTAGE_EN</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">sclk_more_cntl</span> <span class="o">|=</span> <span class="n">IO_CG_VOLTAGE_DROP</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">voltage</span><span class="o">-&gt;</span><span class="n">delay</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">sclk_more_cntl</span> <span class="o">|=</span> <span class="n">VOLTAGE_DROP_SYNC</span><span class="p">;</span>
			<span class="k">switch</span> <span class="p">(</span><span class="n">voltage</span><span class="o">-&gt;</span><span class="n">delay</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">case</span> <span class="mi">33</span>:
				<span class="n">sclk_more_cntl</span> <span class="o">|=</span> <span class="n">VOLTAGE_DELAY_SEL</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">66</span>:
				<span class="n">sclk_more_cntl</span> <span class="o">|=</span> <span class="n">VOLTAGE_DELAY_SEL</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">99</span>:
				<span class="n">sclk_more_cntl</span> <span class="o">|=</span> <span class="n">VOLTAGE_DELAY_SEL</span><span class="p">(</span><span class="mi">2</span><span class="p">);</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="mi">132</span>:
				<span class="n">sclk_more_cntl</span> <span class="o">|=</span> <span class="n">VOLTAGE_DELAY_SEL</span><span class="p">(</span><span class="mi">3</span><span class="p">);</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span> <span class="k">else</span>
			<span class="n">sclk_more_cntl</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">VOLTAGE_DROP_SYNC</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span>
		<span class="n">sclk_more_cntl</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">IO_CG_VOLTAGE_DROP</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ps</span><span class="o">-&gt;</span><span class="n">misc</span> <span class="o">&amp;</span> <span class="n">ATOM_PM_MISCINFO_DYNAMIC_HDP_BLOCK_EN</span><span class="p">)</span>
		<span class="n">sclk_cntl</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">FORCE_HDP</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">sclk_cntl</span> <span class="o">|=</span> <span class="n">FORCE_HDP</span><span class="p">;</span>

	<span class="n">WREG32_PLL</span><span class="p">(</span><span class="n">SCLK_CNTL</span><span class="p">,</span> <span class="n">sclk_cntl</span><span class="p">);</span>
	<span class="n">WREG32_PLL</span><span class="p">(</span><span class="n">SCLK_CNTL2</span><span class="p">,</span> <span class="n">sclk_cntl2</span><span class="p">);</span>
	<span class="n">WREG32_PLL</span><span class="p">(</span><span class="n">SCLK_MORE_CNTL</span><span class="p">,</span> <span class="n">sclk_more_cntl</span><span class="p">);</span>

	<span class="cm">/* set pcie lanes */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_PCIE</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
	    <span class="o">!</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_IGP</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
	    <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">asic</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">set_pcie_lanes</span> <span class="o">&amp;&amp;</span>
	    <span class="p">(</span><span class="n">ps</span><span class="o">-&gt;</span><span class="n">pcie_lanes</span> <span class="o">!=</span>
	     <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">power_state</span><span class="p">[</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">current_power_state_index</span><span class="p">].</span><span class="n">pcie_lanes</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">radeon_set_pcie_lanes</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span>
				      <span class="n">ps</span><span class="o">-&gt;</span><span class="n">pcie_lanes</span><span class="p">);</span>
		<span class="n">DRM_DEBUG_DRIVER</span><span class="p">(</span><span class="s">&quot;Setting: p: %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ps</span><span class="o">-&gt;</span><span class="n">pcie_lanes</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">r100_pm_prepare</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">ddev</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ddev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_crtc</span> <span class="o">*</span><span class="n">crtc</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_crtc</span> <span class="o">*</span><span class="n">radeon_crtc</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="cm">/* disable any active CRTCs */</span>
	<span class="n">list_for_each_entry</span><span class="p">(</span><span class="n">crtc</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ddev</span><span class="o">-&gt;</span><span class="n">mode_config</span><span class="p">.</span><span class="n">crtc_list</span><span class="p">,</span> <span class="n">head</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">radeon_crtc</span> <span class="o">=</span> <span class="n">to_radeon_crtc</span><span class="p">(</span><span class="n">crtc</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">enabled</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_id</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_CRTC2_GEN_CNTL</span><span class="p">);</span>
				<span class="n">tmp</span> <span class="o">|=</span> <span class="n">RADEON_CRTC2_DISP_REQ_EN_B</span><span class="p">;</span>
				<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_CRTC2_GEN_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_CRTC_GEN_CNTL</span><span class="p">);</span>
				<span class="n">tmp</span> <span class="o">|=</span> <span class="n">RADEON_CRTC_DISP_REQ_EN_B</span><span class="p">;</span>
				<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_CRTC_GEN_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">r100_pm_finish</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">ddev</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ddev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_crtc</span> <span class="o">*</span><span class="n">crtc</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_crtc</span> <span class="o">*</span><span class="n">radeon_crtc</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="cm">/* enable any active CRTCs */</span>
	<span class="n">list_for_each_entry</span><span class="p">(</span><span class="n">crtc</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ddev</span><span class="o">-&gt;</span><span class="n">mode_config</span><span class="p">.</span><span class="n">crtc_list</span><span class="p">,</span> <span class="n">head</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">radeon_crtc</span> <span class="o">=</span> <span class="n">to_radeon_crtc</span><span class="p">(</span><span class="n">crtc</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">enabled</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_id</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_CRTC2_GEN_CNTL</span><span class="p">);</span>
				<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">RADEON_CRTC2_DISP_REQ_EN_B</span><span class="p">;</span>
				<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_CRTC2_GEN_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_CRTC_GEN_CNTL</span><span class="p">);</span>
				<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">RADEON_CRTC_DISP_REQ_EN_B</span><span class="p">;</span>
				<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_CRTC_GEN_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
			<span class="p">}</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="n">bool</span> <span class="nf">r100_gui_idle</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_RBBM_STATUS</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">RADEON_RBBM_ACTIVE</span><span class="p">)</span>
		<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="k">return</span> <span class="nb">true</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/* hpd for digital panel detect/disconnect */</span>
<span class="n">bool</span> <span class="nf">r100_hpd_sense</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="k">enum</span> <span class="n">radeon_hpd_id</span> <span class="n">hpd</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">bool</span> <span class="n">connected</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">hpd</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">RADEON_HPD_1</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_FP_GEN_CNTL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">RADEON_FP_DETECT_SENSE</span><span class="p">)</span>
			<span class="n">connected</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">RADEON_HPD_2</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_FP2_GEN_CNTL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">RADEON_FP2_DETECT_SENSE</span><span class="p">)</span>
			<span class="n">connected</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">connected</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">r100_hpd_set_polarity</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span>
			   <span class="k">enum</span> <span class="n">radeon_hpd_id</span> <span class="n">hpd</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">connected</span> <span class="o">=</span> <span class="n">r100_hpd_sense</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">hpd</span><span class="p">);</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">hpd</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">RADEON_HPD_1</span>:
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_FP_GEN_CNTL</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">connected</span><span class="p">)</span>
			<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">RADEON_FP_DETECT_INT_POL</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">tmp</span> <span class="o">|=</span> <span class="n">RADEON_FP_DETECT_INT_POL</span><span class="p">;</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_FP_GEN_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">RADEON_HPD_2</span>:
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_FP2_GEN_CNTL</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">connected</span><span class="p">)</span>
			<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">RADEON_FP2_DETECT_INT_POL</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">tmp</span> <span class="o">|=</span> <span class="n">RADEON_FP2_DETECT_INT_POL</span><span class="p">;</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_FP2_GEN_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">r100_hpd_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ddev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_connector</span> <span class="o">*</span><span class="n">connector</span><span class="p">;</span>

	<span class="n">list_for_each_entry</span><span class="p">(</span><span class="n">connector</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">mode_config</span><span class="p">.</span><span class="n">connector_list</span><span class="p">,</span> <span class="n">head</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">radeon_connector</span> <span class="o">*</span><span class="n">radeon_connector</span> <span class="o">=</span> <span class="n">to_radeon_connector</span><span class="p">(</span><span class="n">connector</span><span class="p">);</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">radeon_connector</span><span class="o">-&gt;</span><span class="n">hpd</span><span class="p">.</span><span class="n">hpd</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">RADEON_HPD_1</span>:
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">hpd</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">RADEON_HPD_2</span>:
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">hpd</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">radeon_hpd_set_polarity</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">radeon_connector</span><span class="o">-&gt;</span><span class="n">hpd</span><span class="p">.</span><span class="n">hpd</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">installed</span><span class="p">)</span>
		<span class="n">r100_irq_set</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">r100_hpd_fini</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ddev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_connector</span> <span class="o">*</span><span class="n">connector</span><span class="p">;</span>

	<span class="n">list_for_each_entry</span><span class="p">(</span><span class="n">connector</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">mode_config</span><span class="p">.</span><span class="n">connector_list</span><span class="p">,</span> <span class="n">head</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">struct</span> <span class="n">radeon_connector</span> <span class="o">*</span><span class="n">radeon_connector</span> <span class="o">=</span> <span class="n">to_radeon_connector</span><span class="p">(</span><span class="n">connector</span><span class="p">);</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">radeon_connector</span><span class="o">-&gt;</span><span class="n">hpd</span><span class="p">.</span><span class="n">hpd</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">RADEON_HPD_1</span>:
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">hpd</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">RADEON_HPD_2</span>:
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">hpd</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * PCI GART</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">r100_pci_gart_tlb_flush</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* TODO: can we do somethings here ? */</span>
	<span class="cm">/* It seems hw only cache one entry so we should discard this</span>
<span class="cm">	 * entry otherwise if first GPU GART read hit this entry it</span>
<span class="cm">	 * could end up in wrong address. */</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">r100_pci_gart_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">gart</span><span class="p">.</span><span class="n">ptr</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WARN</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="s">&quot;R100 PCI GART already initialized</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="cm">/* Initialize common gart structure */</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_gart_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">gart</span><span class="p">.</span><span class="n">table_size</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">gart</span><span class="p">.</span><span class="n">num_gpu_pages</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">asic</span><span class="o">-&gt;</span><span class="n">gart</span><span class="p">.</span><span class="n">tlb_flush</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">r100_pci_gart_tlb_flush</span><span class="p">;</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">asic</span><span class="o">-&gt;</span><span class="n">gart</span><span class="p">.</span><span class="n">set_page</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">r100_pci_gart_set_page</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">radeon_gart_table_ram_alloc</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* required on r1xx, r2xx, r300, r(v)350, r420/r481, rs400/rs480 */</span>
<span class="kt">void</span> <span class="nf">r100_enable_bm</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="cm">/* Enable bus mastering */</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_BUS_CNTL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">RADEON_BUS_MASTER_DIS</span><span class="p">;</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_BUS_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">r100_pci_gart_enable</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="n">radeon_gart_restore</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="cm">/* discard memory request outside of configured range */</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_AIC_CNTL</span><span class="p">)</span> <span class="o">|</span> <span class="n">RADEON_DIS_OUT_OF_PCI_GART_ACCESS</span><span class="p">;</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_AIC_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="cm">/* set address range for PCI address translate */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_AIC_LO_ADDR</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">gtt_start</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_AIC_HI_ADDR</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">gtt_end</span><span class="p">);</span>
	<span class="cm">/* set PCI GART page-table base address */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_AIC_PT_BASE</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">gart</span><span class="p">.</span><span class="n">table_addr</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_AIC_CNTL</span><span class="p">)</span> <span class="o">|</span> <span class="n">RADEON_PCIGART_TRANSLATE_EN</span><span class="p">;</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_AIC_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">r100_pci_gart_tlb_flush</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">DRM_INFO</span><span class="p">(</span><span class="s">&quot;PCI GART of %uM enabled (table at 0x%016llX).</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		 <span class="p">(</span><span class="kt">unsigned</span><span class="p">)(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">gtt_size</span> <span class="o">&gt;&gt;</span> <span class="mi">20</span><span class="p">),</span>
		 <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span> <span class="kt">long</span><span class="p">)</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">gart</span><span class="p">.</span><span class="n">table_addr</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">gart</span><span class="p">.</span><span class="n">ready</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">r100_pci_gart_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="cm">/* discard memory request outside of configured range */</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_AIC_CNTL</span><span class="p">)</span> <span class="o">|</span> <span class="n">RADEON_DIS_OUT_OF_PCI_GART_ACCESS</span><span class="p">;</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_AIC_CNTL</span><span class="p">,</span> <span class="n">tmp</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">RADEON_PCIGART_TRANSLATE_EN</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_AIC_LO_ADDR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_AIC_HI_ADDR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">r100_pci_gart_set_page</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="kt">uint64_t</span> <span class="n">addr</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="o">*</span><span class="n">gtt</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">gart</span><span class="p">.</span><span class="n">ptr</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">&lt;</span> <span class="mi">0</span> <span class="o">||</span> <span class="n">i</span> <span class="o">&gt;</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">gart</span><span class="p">.</span><span class="n">num_gpu_pages</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">gtt</span><span class="p">[</span><span class="n">i</span><span class="p">]</span> <span class="o">=</span> <span class="n">cpu_to_le32</span><span class="p">(</span><span class="n">lower_32_bits</span><span class="p">(</span><span class="n">addr</span><span class="p">));</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">r100_pci_gart_fini</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">radeon_gart_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">r100_pci_gart_disable</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_gart_table_ram_free</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">r100_irq_set</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">tmp</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">installed</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WARN</span><span class="p">(</span><span class="mi">1</span><span class="p">,</span> <span class="s">&quot;Can&#39;t enable IRQ/MSI because no handler is installed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">R_000040_GEN_INT_CNTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">sw_int</span><span class="p">[</span><span class="n">RADEON_RING_TYPE_GFX_INDEX</span><span class="p">])</span> <span class="p">{</span>
		<span class="n">tmp</span> <span class="o">|=</span> <span class="n">RADEON_SW_INT_ENABLE</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">gui_idle</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">tmp</span> <span class="o">|=</span> <span class="n">RADEON_GUI_IDLE_MASK</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">crtc_vblank_int</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">||</span>
	    <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">pflip</span><span class="p">[</span><span class="mi">0</span><span class="p">])</span> <span class="p">{</span>
		<span class="n">tmp</span> <span class="o">|=</span> <span class="n">RADEON_CRTC_VBLANK_MASK</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">crtc_vblank_int</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">||</span>
	    <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">pflip</span><span class="p">[</span><span class="mi">1</span><span class="p">])</span> <span class="p">{</span>
		<span class="n">tmp</span> <span class="o">|=</span> <span class="n">RADEON_CRTC2_VBLANK_MASK</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">hpd</span><span class="p">[</span><span class="mi">0</span><span class="p">])</span> <span class="p">{</span>
		<span class="n">tmp</span> <span class="o">|=</span> <span class="n">RADEON_FP_DETECT_MASK</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">hpd</span><span class="p">[</span><span class="mi">1</span><span class="p">])</span> <span class="p">{</span>
		<span class="n">tmp</span> <span class="o">|=</span> <span class="n">RADEON_FP2_DETECT_MASK</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_GEN_INT_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">r100_irq_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">R_000040_GEN_INT_CNTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="cm">/* Wait and acknowledge irq */</span>
	<span class="n">mdelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">R_000044_GEN_INT_STATUS</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R_000044_GEN_INT_STATUS</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">uint32_t</span> <span class="nf">r100_irq_ack</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">irqs</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_GEN_INT_STATUS</span><span class="p">);</span>
	<span class="kt">uint32_t</span> <span class="n">irq_mask</span> <span class="o">=</span> <span class="n">RADEON_SW_INT_TEST</span> <span class="o">|</span>
		<span class="n">RADEON_CRTC_VBLANK_STAT</span> <span class="o">|</span> <span class="n">RADEON_CRTC2_VBLANK_STAT</span> <span class="o">|</span>
		<span class="n">RADEON_FP_DETECT_STAT</span> <span class="o">|</span> <span class="n">RADEON_FP2_DETECT_STAT</span><span class="p">;</span>

	<span class="cm">/* the interrupt works, but the status bit is permanently asserted */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">gui_idle</span> <span class="o">&amp;&amp;</span> <span class="n">radeon_gui_idle</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">gui_idle_acked</span><span class="p">)</span>
			<span class="n">irq_mask</span> <span class="o">|=</span> <span class="n">RADEON_GUI_IDLE_STAT</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">irqs</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_GEN_INT_STATUS</span><span class="p">,</span> <span class="n">irqs</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">irqs</span> <span class="o">&amp;</span> <span class="n">irq_mask</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">r100_irq_process</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">status</span><span class="p">,</span> <span class="n">msi_rearm</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">queue_hotplug</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>

	<span class="cm">/* reset gui idle ack.  the status bit is broken */</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">gui_idle_acked</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>

	<span class="n">status</span> <span class="o">=</span> <span class="n">r100_irq_ack</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">status</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">return</span> <span class="n">IRQ_NONE</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">shutdown</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">return</span> <span class="n">IRQ_NONE</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">status</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* SW interrupt */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">RADEON_SW_INT_TEST</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">radeon_fence_process</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">RADEON_RING_TYPE_GFX_INDEX</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="cm">/* gui idle interrupt */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">RADEON_GUI_IDLE_STAT</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">gui_idle_acked</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">gui_idle</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
			<span class="n">wake_up</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">idle_queue</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="cm">/* Vertical blank interrupts */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">RADEON_CRTC_VBLANK_STAT</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">crtc_vblank_int</span><span class="p">[</span><span class="mi">0</span><span class="p">])</span> <span class="p">{</span>
				<span class="n">drm_handle_vblank</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ddev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
				<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">vblank_sync</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
				<span class="n">wake_up</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">vblank_queue</span><span class="p">);</span>
			<span class="p">}</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">pflip</span><span class="p">[</span><span class="mi">0</span><span class="p">])</span>
				<span class="n">radeon_crtc_handle_flip</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">RADEON_CRTC2_VBLANK_STAT</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">crtc_vblank_int</span><span class="p">[</span><span class="mi">1</span><span class="p">])</span> <span class="p">{</span>
				<span class="n">drm_handle_vblank</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ddev</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
				<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">vblank_sync</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
				<span class="n">wake_up</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">vblank_queue</span><span class="p">);</span>
			<span class="p">}</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">pflip</span><span class="p">[</span><span class="mi">1</span><span class="p">])</span>
				<span class="n">radeon_crtc_handle_flip</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">RADEON_FP_DETECT_STAT</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">queue_hotplug</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
			<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;HPD1</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">status</span> <span class="o">&amp;</span> <span class="n">RADEON_FP2_DETECT_STAT</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">queue_hotplug</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
			<span class="n">DRM_DEBUG</span><span class="p">(</span><span class="s">&quot;HPD2</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="n">status</span> <span class="o">=</span> <span class="n">r100_irq_ack</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="cm">/* reset gui idle ack.  the status bit is broken */</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">irq</span><span class="p">.</span><span class="n">gui_idle_acked</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">queue_hotplug</span><span class="p">)</span>
		<span class="n">schedule_work</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">hotplug_work</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">msi_enabled</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">CHIP_RS400</span>:
		<span class="k">case</span> <span class="n">CHIP_RS480</span>:
			<span class="n">msi_rearm</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_AIC_CNTL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">RS400_MSI_REARM</span><span class="p">;</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_AIC_CNTL</span><span class="p">,</span> <span class="n">msi_rearm</span><span class="p">);</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_AIC_CNTL</span><span class="p">,</span> <span class="n">msi_rearm</span> <span class="o">|</span> <span class="n">RS400_MSI_REARM</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_MSI_REARM_EN</span><span class="p">,</span> <span class="n">RV370_MSI_REARM_EN</span><span class="p">);</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">IRQ_HANDLED</span><span class="p">;</span>
<span class="p">}</span>

<span class="n">u32</span> <span class="nf">r100_get_vblank_counter</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">crtc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">crtc</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_CRTC_CRNT_FRAME</span><span class="p">);</span>
	<span class="k">else</span>
		<span class="k">return</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_CRTC2_CRNT_FRAME</span><span class="p">);</span>
<span class="p">}</span>

<span class="cm">/* Who ever call radeon_fence_emit should call ring_lock and ask</span>
<span class="cm"> * for enough space (today caller are ib schedule and buffer move) */</span>
<span class="kt">void</span> <span class="nf">r100_fence_ring_emit</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span>
			  <span class="k">struct</span> <span class="n">radeon_fence</span> <span class="o">*</span><span class="n">fence</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_ring</span> <span class="o">*</span><span class="n">ring</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">fence</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">];</span>

	<span class="cm">/* We have to make sure that caches are flushed before</span>
<span class="cm">	 * CPU might read something from VRAM. */</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET0</span><span class="p">(</span><span class="n">RADEON_RB3D_DSTCACHE_CTLSTAT</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">RADEON_RB3D_DC_FLUSH_ALL</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET0</span><span class="p">(</span><span class="n">RADEON_RB3D_ZCACHE_CTLSTAT</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">RADEON_RB3D_ZC_FLUSH_ALL</span><span class="p">);</span>
	<span class="cm">/* Wait until IDLE &amp; CLEAN */</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET0</span><span class="p">(</span><span class="n">RADEON_WAIT_UNTIL</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">RADEON_WAIT_2D_IDLECLEAN</span> <span class="o">|</span> <span class="n">RADEON_WAIT_3D_IDLECLEAN</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET0</span><span class="p">(</span><span class="n">RADEON_HOST_PATH_CNTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r100</span><span class="p">.</span><span class="n">hdp_cntl</span> <span class="o">|</span>
				<span class="n">RADEON_HDP_READ_BUFFER_INVALIDATE</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET0</span><span class="p">(</span><span class="n">RADEON_HOST_PATH_CNTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r100</span><span class="p">.</span><span class="n">hdp_cntl</span><span class="p">);</span>
	<span class="cm">/* Emit fence sequence &amp; fire IRQ */</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET0</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">fence_drv</span><span class="p">[</span><span class="n">fence</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">].</span><span class="n">scratch_reg</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">fence</span><span class="o">-&gt;</span><span class="n">seq</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET0</span><span class="p">(</span><span class="n">RADEON_GEN_INT_STATUS</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">RADEON_SW_INT_FIRE</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">r100_semaphore_ring_emit</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span>
			      <span class="k">struct</span> <span class="n">radeon_ring</span> <span class="o">*</span><span class="n">ring</span><span class="p">,</span>
			      <span class="k">struct</span> <span class="n">radeon_semaphore</span> <span class="o">*</span><span class="n">semaphore</span><span class="p">,</span>
			      <span class="n">bool</span> <span class="n">emit_wait</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Unused on older asics, since we don&#39;t have semaphores or multiple rings */</span>
	<span class="n">BUG</span><span class="p">();</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">r100_copy_blit</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span>
		   <span class="kt">uint64_t</span> <span class="n">src_offset</span><span class="p">,</span>
		   <span class="kt">uint64_t</span> <span class="n">dst_offset</span><span class="p">,</span>
		   <span class="kt">unsigned</span> <span class="n">num_gpu_pages</span><span class="p">,</span>
		   <span class="k">struct</span> <span class="n">radeon_fence</span> <span class="o">*</span><span class="n">fence</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_ring</span> <span class="o">*</span><span class="n">ring</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">RADEON_RING_TYPE_GFX_INDEX</span><span class="p">];</span>
	<span class="kt">uint32_t</span> <span class="n">cur_pages</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">stride_bytes</span> <span class="o">=</span> <span class="n">RADEON_GPU_PAGE_SIZE</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">pitch</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">stride_pixels</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">ndw</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">num_loops</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">r</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="cm">/* radeon limited to 16k stride */</span>
	<span class="n">stride_bytes</span> <span class="o">&amp;=</span> <span class="mh">0x3fff</span><span class="p">;</span>
	<span class="cm">/* radeon pitch is /64 */</span>
	<span class="n">pitch</span> <span class="o">=</span> <span class="n">stride_bytes</span> <span class="o">/</span> <span class="mi">64</span><span class="p">;</span>
	<span class="n">stride_pixels</span> <span class="o">=</span> <span class="n">stride_bytes</span> <span class="o">/</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">num_loops</span> <span class="o">=</span> <span class="n">DIV_ROUND_UP</span><span class="p">(</span><span class="n">num_gpu_pages</span><span class="p">,</span> <span class="mi">8191</span><span class="p">);</span>

	<span class="cm">/* Ask for enough room for blit + flush + fence */</span>
	<span class="n">ndw</span> <span class="o">=</span> <span class="mi">64</span> <span class="o">+</span> <span class="p">(</span><span class="mi">10</span> <span class="o">*</span> <span class="n">num_loops</span><span class="p">);</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_ring_lock</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">ring</span><span class="p">,</span> <span class="n">ndw</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;radeon: moving bo (%d) asking for %u dw.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">r</span><span class="p">,</span> <span class="n">ndw</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">while</span> <span class="p">(</span><span class="n">num_gpu_pages</span> <span class="o">&gt;</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">cur_pages</span> <span class="o">=</span> <span class="n">num_gpu_pages</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">cur_pages</span> <span class="o">&gt;</span> <span class="mi">8191</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">cur_pages</span> <span class="o">=</span> <span class="mi">8191</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">num_gpu_pages</span> <span class="o">-=</span> <span class="n">cur_pages</span><span class="p">;</span>

		<span class="cm">/* pages are in Y direction - height</span>
<span class="cm">		   page width in X direction - width */</span>
		<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET3</span><span class="p">(</span><span class="n">PACKET3_BITBLT_MULTI</span><span class="p">,</span> <span class="mi">8</span><span class="p">));</span>
		<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span>
				  <span class="n">RADEON_GMC_SRC_PITCH_OFFSET_CNTL</span> <span class="o">|</span>
				  <span class="n">RADEON_GMC_DST_PITCH_OFFSET_CNTL</span> <span class="o">|</span>
				  <span class="n">RADEON_GMC_SRC_CLIPPING</span> <span class="o">|</span>
				  <span class="n">RADEON_GMC_DST_CLIPPING</span> <span class="o">|</span>
				  <span class="n">RADEON_GMC_BRUSH_NONE</span> <span class="o">|</span>
				  <span class="p">(</span><span class="n">RADEON_COLOR_FORMAT_ARGB8888</span> <span class="o">&lt;&lt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">|</span>
				  <span class="n">RADEON_GMC_SRC_DATATYPE_COLOR</span> <span class="o">|</span>
				  <span class="n">RADEON_ROP3_S</span> <span class="o">|</span>
				  <span class="n">RADEON_DP_SRC_SOURCE_MEMORY</span> <span class="o">|</span>
				  <span class="n">RADEON_GMC_CLR_CMP_CNTL_DIS</span> <span class="o">|</span>
				  <span class="n">RADEON_GMC_WR_MSK_DIS</span><span class="p">);</span>
		<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="p">(</span><span class="n">pitch</span> <span class="o">&lt;&lt;</span> <span class="mi">22</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">src_offset</span> <span class="o">&gt;&gt;</span> <span class="mi">10</span><span class="p">));</span>
		<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="p">(</span><span class="n">pitch</span> <span class="o">&lt;&lt;</span> <span class="mi">22</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">dst_offset</span> <span class="o">&gt;&gt;</span> <span class="mi">10</span><span class="p">));</span>
		<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="p">(</span><span class="mh">0x1fff</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mh">0x1fff</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">));</span>
		<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="p">(</span><span class="mh">0x1fff</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="mh">0x1fff</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">));</span>
		<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">num_gpu_pages</span><span class="p">);</span>
		<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">num_gpu_pages</span><span class="p">);</span>
		<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">cur_pages</span> <span class="o">|</span> <span class="p">(</span><span class="n">stride_pixels</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">));</span>
	<span class="p">}</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET0</span><span class="p">(</span><span class="n">RADEON_DSTCACHE_CTLSTAT</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">RADEON_RB2D_DC_FLUSH_ALL</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET0</span><span class="p">(</span><span class="n">RADEON_WAIT_UNTIL</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span>
			  <span class="n">RADEON_WAIT_2D_IDLECLEAN</span> <span class="o">|</span>
			  <span class="n">RADEON_WAIT_HOST_IDLECLEAN</span> <span class="o">|</span>
			  <span class="n">RADEON_WAIT_DMA_GUI_IDLE</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">fence</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_fence_emit</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">fence</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">radeon_ring_unlock_commit</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">ring</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">r100_cp_wait_for_idle</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="n">i</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">usec_timeout</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">R_000E40_RBBM_STATUS</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">G_000E40_CP_CMDSTRM_BUSY</span><span class="p">(</span><span class="n">tmp</span><span class="p">))</span> <span class="p">{</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">udelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">r100_ring_start</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">radeon_ring</span> <span class="o">*</span><span class="n">ring</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_ring_lock</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">ring</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET0</span><span class="p">(</span><span class="n">RADEON_ISYNC_CNTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span>
			  <span class="n">RADEON_ISYNC_ANY2D_IDLE3D</span> <span class="o">|</span>
			  <span class="n">RADEON_ISYNC_ANY3D_IDLE2D</span> <span class="o">|</span>
			  <span class="n">RADEON_ISYNC_WAIT_IDLEGUI</span> <span class="o">|</span>
			  <span class="n">RADEON_ISYNC_CPSCRATCH_IDLEGUI</span><span class="p">);</span>
	<span class="n">radeon_ring_unlock_commit</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">ring</span><span class="p">);</span>
<span class="p">}</span>


<span class="cm">/* Load the microcode for the CP */</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">r100_cp_init_microcode</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">platform_device</span> <span class="o">*</span><span class="n">pdev</span><span class="p">;</span>
	<span class="k">const</span> <span class="kt">char</span> <span class="o">*</span><span class="n">fw_name</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">err</span><span class="p">;</span>

	<span class="n">DRM_DEBUG_KMS</span><span class="p">(</span><span class="s">&quot;</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>

	<span class="n">pdev</span> <span class="o">=</span> <span class="n">platform_device_register_simple</span><span class="p">(</span><span class="s">&quot;radeon_cp&quot;</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">err</span> <span class="o">=</span> <span class="n">IS_ERR</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;radeon_cp: Failed to register firmware</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_R100</span><span class="p">)</span> <span class="o">||</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RV100</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RV200</span><span class="p">)</span> <span class="o">||</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RS100</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RS200</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">DRM_INFO</span><span class="p">(</span><span class="s">&quot;Loading R100 Microcode</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">fw_name</span> <span class="o">=</span> <span class="n">FIRMWARE_R100</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_R200</span><span class="p">)</span> <span class="o">||</span>
		   <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RV250</span><span class="p">)</span> <span class="o">||</span>
		   <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RV280</span><span class="p">)</span> <span class="o">||</span>
		   <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RS300</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">DRM_INFO</span><span class="p">(</span><span class="s">&quot;Loading R200 Microcode</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">fw_name</span> <span class="o">=</span> <span class="n">FIRMWARE_R200</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_R300</span><span class="p">)</span> <span class="o">||</span>
		   <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_R350</span><span class="p">)</span> <span class="o">||</span>
		   <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RV350</span><span class="p">)</span> <span class="o">||</span>
		   <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RV380</span><span class="p">)</span> <span class="o">||</span>
		   <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RS400</span><span class="p">)</span> <span class="o">||</span>
		   <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RS480</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">DRM_INFO</span><span class="p">(</span><span class="s">&quot;Loading R300 Microcode</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">fw_name</span> <span class="o">=</span> <span class="n">FIRMWARE_R300</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_R420</span><span class="p">)</span> <span class="o">||</span>
		   <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_R423</span><span class="p">)</span> <span class="o">||</span>
		   <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RV410</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">DRM_INFO</span><span class="p">(</span><span class="s">&quot;Loading R400 Microcode</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">fw_name</span> <span class="o">=</span> <span class="n">FIRMWARE_R420</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RS690</span><span class="p">)</span> <span class="o">||</span>
		   <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RS740</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">DRM_INFO</span><span class="p">(</span><span class="s">&quot;Loading RS690/RS740 Microcode</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">fw_name</span> <span class="o">=</span> <span class="n">FIRMWARE_RS690</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RS600</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_INFO</span><span class="p">(</span><span class="s">&quot;Loading RS600 Microcode</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">fw_name</span> <span class="o">=</span> <span class="n">FIRMWARE_RS600</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RV515</span><span class="p">)</span> <span class="o">||</span>
		   <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_R520</span><span class="p">)</span> <span class="o">||</span>
		   <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RV530</span><span class="p">)</span> <span class="o">||</span>
		   <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_R580</span><span class="p">)</span> <span class="o">||</span>
		   <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RV560</span><span class="p">)</span> <span class="o">||</span>
		   <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RV570</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">DRM_INFO</span><span class="p">(</span><span class="s">&quot;Loading R500 Microcode</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">fw_name</span> <span class="o">=</span> <span class="n">FIRMWARE_R520</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">err</span> <span class="o">=</span> <span class="n">request_firmware</span><span class="p">(</span><span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">me_fw</span><span class="p">,</span> <span class="n">fw_name</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">);</span>
	<span class="n">platform_device_unregister</span><span class="p">(</span><span class="n">pdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">err</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;radeon_cp: Failed to load firmware </span><span class="se">\&quot;</span><span class="s">%s</span><span class="se">\&quot;\n</span><span class="s">&quot;</span><span class="p">,</span>
		       <span class="n">fw_name</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">me_fw</span><span class="o">-&gt;</span><span class="n">size</span> <span class="o">%</span> <span class="mi">8</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span>
		       <span class="s">&quot;radeon_cp: Bogus length %zu in firmware </span><span class="se">\&quot;</span><span class="s">%s</span><span class="se">\&quot;\n</span><span class="s">&quot;</span><span class="p">,</span>
		       <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">me_fw</span><span class="o">-&gt;</span><span class="n">size</span><span class="p">,</span> <span class="n">fw_name</span><span class="p">);</span>
		<span class="n">err</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="n">release_firmware</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">me_fw</span><span class="p">);</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">me_fw</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">err</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">r100_cp_load_microcode</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">const</span> <span class="n">__be32</span> <span class="o">*</span><span class="n">fw_data</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">size</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">r100_gui_wait_for_idle</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_WARNING</span> <span class="s">&quot;Failed to wait GUI idle while &quot;</span>
		       <span class="s">&quot;programming pipes. Bad things might happen.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">me_fw</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">size</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">me_fw</span><span class="o">-&gt;</span><span class="n">size</span> <span class="o">/</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">fw_data</span> <span class="o">=</span> <span class="p">(</span><span class="k">const</span> <span class="n">__be32</span> <span class="o">*</span><span class="p">)</span><span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">me_fw</span><span class="o">-&gt;</span><span class="n">data</span><span class="p">[</span><span class="mi">0</span><span class="p">];</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_CP_ME_RAM_ADDR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">size</span><span class="p">;</span> <span class="n">i</span> <span class="o">+=</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_CP_ME_RAM_DATAH</span><span class="p">,</span>
			       <span class="n">be32_to_cpup</span><span class="p">(</span><span class="o">&amp;</span><span class="n">fw_data</span><span class="p">[</span><span class="n">i</span><span class="p">]));</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_CP_ME_RAM_DATAL</span><span class="p">,</span>
			       <span class="n">be32_to_cpup</span><span class="p">(</span><span class="o">&amp;</span><span class="n">fw_data</span><span class="p">[</span><span class="n">i</span> <span class="o">+</span> <span class="mi">1</span><span class="p">]));</span>
		<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">r100_cp_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">ring_size</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_ring</span> <span class="o">*</span><span class="n">ring</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">RADEON_RING_TYPE_GFX_INDEX</span><span class="p">];</span>
	<span class="kt">unsigned</span> <span class="n">rb_bufsz</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">rb_blksz</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">max_fetch</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">pre_write_timer</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">pre_write_limit</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">indirect2_start</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">indirect1_start</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">r100_debugfs_cp_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;Failed to register debugfs file for CP !</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">me_fw</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">r100_cp_init_microcode</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;Failed to load firmware!</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="cm">/* Align ring size */</span>
	<span class="n">rb_bufsz</span> <span class="o">=</span> <span class="n">drm_order</span><span class="p">(</span><span class="n">ring_size</span> <span class="o">/</span> <span class="mi">8</span><span class="p">);</span>
	<span class="n">ring_size</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">(</span><span class="n">rb_bufsz</span> <span class="o">+</span> <span class="mi">1</span><span class="p">))</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">r100_cp_load_microcode</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_ring_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">ring</span><span class="p">,</span> <span class="n">ring_size</span><span class="p">,</span> <span class="n">RADEON_WB_CP_RPTR_OFFSET</span><span class="p">,</span>
			     <span class="n">RADEON_CP_RB_RPTR</span><span class="p">,</span> <span class="n">RADEON_CP_RB_WPTR</span><span class="p">,</span>
			     <span class="mi">0</span><span class="p">,</span> <span class="mh">0x7fffff</span><span class="p">,</span> <span class="n">RADEON_CP_PACKET2</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="cm">/* Each time the cp read 1024 bytes (16 dword/quadword) update</span>
<span class="cm">	 * the rptr copy in system ram */</span>
	<span class="n">rb_blksz</span> <span class="o">=</span> <span class="mi">9</span><span class="p">;</span>
	<span class="cm">/* cp will read 128bytes at a time (4 dwords) */</span>
	<span class="n">max_fetch</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">ring</span><span class="o">-&gt;</span><span class="n">align_mask</span> <span class="o">=</span> <span class="mi">16</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
	<span class="cm">/* Write to CP_RB_WPTR will be delayed for pre_write_timer clocks */</span>
	<span class="n">pre_write_timer</span> <span class="o">=</span> <span class="mi">64</span><span class="p">;</span>
	<span class="cm">/* Force CP_RB_WPTR write if written more than one time before the</span>
<span class="cm">	 * delay expire</span>
<span class="cm">	 */</span>
	<span class="n">pre_write_limit</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="cm">/* Setup the cp cache like this (cache size is 96 dwords) :</span>
<span class="cm">	 *	RING		0  to 15</span>
<span class="cm">	 *	INDIRECT1	16 to 79</span>
<span class="cm">	 *	INDIRECT2	80 to 95</span>
<span class="cm">	 * So ring cache size is 16dwords (&gt; (2 * max_fetch = 2 * 4dwords))</span>
<span class="cm">	 *    indirect1 cache size is 64dwords (&gt; (2 * max_fetch = 2 * 4dwords))</span>
<span class="cm">	 *    indirect2 cache size is 16dwords (&gt; (2 * max_fetch = 2 * 4dwords))</span>
<span class="cm">	 * Idea being that most of the gpu cmd will be through indirect1 buffer</span>
<span class="cm">	 * so it gets the bigger cache.</span>
<span class="cm">	 */</span>
	<span class="n">indirect2_start</span> <span class="o">=</span> <span class="mi">80</span><span class="p">;</span>
	<span class="n">indirect1_start</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span>
	<span class="cm">/* cp setup */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="mh">0x718</span><span class="p">,</span> <span class="n">pre_write_timer</span> <span class="o">|</span> <span class="p">(</span><span class="n">pre_write_limit</span> <span class="o">&lt;&lt;</span> <span class="mi">28</span><span class="p">));</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="p">(</span><span class="n">REG_SET</span><span class="p">(</span><span class="n">RADEON_RB_BUFSZ</span><span class="p">,</span> <span class="n">rb_bufsz</span><span class="p">)</span> <span class="o">|</span>
	       <span class="n">REG_SET</span><span class="p">(</span><span class="n">RADEON_RB_BLKSZ</span><span class="p">,</span> <span class="n">rb_blksz</span><span class="p">)</span> <span class="o">|</span>
	       <span class="n">REG_SET</span><span class="p">(</span><span class="n">RADEON_MAX_FETCH</span><span class="p">,</span> <span class="n">max_fetch</span><span class="p">));</span>
<span class="cp">#ifdef __BIG_ENDIAN</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="n">RADEON_BUF_SWAP_32BIT</span><span class="p">;</span>
<span class="cp">#endif</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_CP_RB_CNTL</span><span class="p">,</span> <span class="n">tmp</span> <span class="o">|</span> <span class="n">RADEON_RB_NO_UPDATE</span><span class="p">);</span>

	<span class="cm">/* Set ring address */</span>
	<span class="n">DRM_INFO</span><span class="p">(</span><span class="s">&quot;radeon: ring at 0x%016lX</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">long</span><span class="p">)</span><span class="n">ring</span><span class="o">-&gt;</span><span class="n">gpu_addr</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_CP_RB_BASE</span><span class="p">,</span> <span class="n">ring</span><span class="o">-&gt;</span><span class="n">gpu_addr</span><span class="p">);</span>
	<span class="cm">/* Force read &amp; write ptr to 0 */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_CP_RB_CNTL</span><span class="p">,</span> <span class="n">tmp</span> <span class="o">|</span> <span class="n">RADEON_RB_RPTR_WR_ENA</span> <span class="o">|</span> <span class="n">RADEON_RB_NO_UPDATE</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_CP_RB_RPTR_WR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">ring</span><span class="o">-&gt;</span><span class="n">wptr</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_CP_RB_WPTR</span><span class="p">,</span> <span class="n">ring</span><span class="o">-&gt;</span><span class="n">wptr</span><span class="p">);</span>

	<span class="cm">/* set the wb address whether it&#39;s enabled or not */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R_00070C_CP_RB_RPTR_ADDR</span><span class="p">,</span>
		<span class="n">S_00070C_RB_RPTR_ADDR</span><span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">wb</span><span class="p">.</span><span class="n">gpu_addr</span> <span class="o">+</span> <span class="n">RADEON_WB_CP_RPTR_OFFSET</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R_000774_SCRATCH_ADDR</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">wb</span><span class="p">.</span><span class="n">gpu_addr</span> <span class="o">+</span> <span class="n">RADEON_WB_SCRATCH_OFFSET</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">wb</span><span class="p">.</span><span class="n">enabled</span><span class="p">)</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">R_000770_SCRATCH_UMSK</span><span class="p">,</span> <span class="mh">0xff</span><span class="p">);</span>
	<span class="k">else</span> <span class="p">{</span>
		<span class="n">tmp</span> <span class="o">|=</span> <span class="n">RADEON_RB_NO_UPDATE</span><span class="p">;</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">R_000770_SCRATCH_UMSK</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_CP_RB_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">udelay</span><span class="p">(</span><span class="mi">10</span><span class="p">);</span>
	<span class="n">ring</span><span class="o">-&gt;</span><span class="n">rptr</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_CP_RB_RPTR</span><span class="p">);</span>
	<span class="cm">/* Set cp mode to bus mastering &amp; enable cp*/</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_CP_CSQ_MODE</span><span class="p">,</span>
	       <span class="n">REG_SET</span><span class="p">(</span><span class="n">RADEON_INDIRECT2_START</span><span class="p">,</span> <span class="n">indirect2_start</span><span class="p">)</span> <span class="o">|</span>
	       <span class="n">REG_SET</span><span class="p">(</span><span class="n">RADEON_INDIRECT1_START</span><span class="p">,</span> <span class="n">indirect1_start</span><span class="p">));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_CP_RB_WPTR_DELAY</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_CP_CSQ_MODE</span><span class="p">,</span> <span class="mh">0x00004D4D</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_CP_CSQ_CNTL</span><span class="p">,</span> <span class="n">RADEON_CSQ_PRIBM_INDBM</span><span class="p">);</span>

	<span class="cm">/* at this point everything should be setup correctly to enable master */</span>
	<span class="n">pci_set_master</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">);</span>

	<span class="n">radeon_ring_start</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">RADEON_RING_TYPE_GFX_INDEX</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">RADEON_RING_TYPE_GFX_INDEX</span><span class="p">]);</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_ring_test</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">RADEON_RING_TYPE_GFX_INDEX</span><span class="p">,</span> <span class="n">ring</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;radeon: cp isn&#39;t working (%d).</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">r</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">ring</span><span class="o">-&gt;</span><span class="n">ready</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="n">radeon_ttm_set_active_vram_size</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">real_vram_size</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">r100_cp_fini</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r100_cp_wait_for_idle</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;Wait for CP idle timeout, shutting down CP.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="cm">/* Disable ring */</span>
	<span class="n">r100_cp_disable</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_ring_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">RADEON_RING_TYPE_GFX_INDEX</span><span class="p">]);</span>
	<span class="n">DRM_INFO</span><span class="p">(</span><span class="s">&quot;radeon: cp finalized</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">r100_cp_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Disable ring */</span>
	<span class="n">radeon_ttm_set_active_vram_size</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">visible_vram_size</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">RADEON_RING_TYPE_GFX_INDEX</span><span class="p">].</span><span class="n">ready</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_CP_CSQ_MODE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_CP_CSQ_CNTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R_000770_SCRATCH_UMSK</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r100_gui_wait_for_idle</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_WARNING</span> <span class="s">&quot;Failed to wait GUI idle while &quot;</span>
		       <span class="s">&quot;programming pipes. Bad things might happen.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * CS functions</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">r100_cs_parse_packet0</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_cs_parser</span> <span class="o">*</span><span class="n">p</span><span class="p">,</span>
			  <span class="k">struct</span> <span class="n">radeon_cs_packet</span> <span class="o">*</span><span class="n">pkt</span><span class="p">,</span>
			  <span class="k">const</span> <span class="kt">unsigned</span> <span class="o">*</span><span class="n">auth</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">n</span><span class="p">,</span>
			  <span class="n">radeon_packet0_check_t</span> <span class="n">check</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="n">reg</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">i</span><span class="p">,</span> <span class="n">j</span><span class="p">,</span> <span class="n">m</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">idx</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">idx</span> <span class="o">=</span> <span class="n">pkt</span><span class="o">-&gt;</span><span class="n">idx</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="n">pkt</span><span class="o">-&gt;</span><span class="n">reg</span><span class="p">;</span>
	<span class="cm">/* Check that register fall into register range</span>
<span class="cm">	 * determined by the number of entry (n) in the</span>
<span class="cm">	 * safe register bitmap.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">pkt</span><span class="o">-&gt;</span><span class="n">one_reg_wr</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">reg</span> <span class="o">&gt;&gt;</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&gt;</span> <span class="n">n</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(((</span><span class="n">reg</span> <span class="o">+</span> <span class="p">(</span><span class="n">pkt</span><span class="o">-&gt;</span><span class="n">count</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">))</span> <span class="o">&gt;&gt;</span> <span class="mi">7</span><span class="p">)</span> <span class="o">&gt;</span> <span class="n">n</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;=</span> <span class="n">pkt</span><span class="o">-&gt;</span><span class="n">count</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">,</span> <span class="n">idx</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">j</span> <span class="o">=</span> <span class="p">(</span><span class="n">reg</span> <span class="o">&gt;&gt;</span> <span class="mi">7</span><span class="p">);</span>
		<span class="n">m</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">((</span><span class="n">reg</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mi">31</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">auth</span><span class="p">[</span><span class="n">j</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">m</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">r</span> <span class="o">=</span> <span class="n">check</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="n">pkt</span><span class="p">,</span> <span class="n">idx</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
				<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">pkt</span><span class="o">-&gt;</span><span class="n">one_reg_wr</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">auth</span><span class="p">[</span><span class="n">j</span><span class="p">]</span> <span class="o">&amp;</span> <span class="n">m</span><span class="p">))</span> <span class="p">{</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">reg</span> <span class="o">+=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">r100_cs_dump_packet</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_cs_parser</span> <span class="o">*</span><span class="n">p</span><span class="p">,</span>
			 <span class="k">struct</span> <span class="n">radeon_cs_packet</span> <span class="o">*</span><span class="n">pkt</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">volatile</span> <span class="kt">uint32_t</span> <span class="o">*</span><span class="n">ib</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">idx</span><span class="p">;</span>

	<span class="n">ib</span> <span class="o">=</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">ib</span><span class="p">.</span><span class="n">ptr</span><span class="p">;</span>
	<span class="n">idx</span> <span class="o">=</span> <span class="n">pkt</span><span class="o">-&gt;</span><span class="n">idx</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;=</span> <span class="p">(</span><span class="n">pkt</span><span class="o">-&gt;</span><span class="n">count</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span> <span class="n">i</span><span class="o">++</span><span class="p">,</span> <span class="n">idx</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_INFO</span><span class="p">(</span><span class="s">&quot;ib[%d]=0x%08X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">idx</span><span class="p">,</span> <span class="n">ib</span><span class="p">[</span><span class="n">idx</span><span class="p">]);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * r100_cs_packet_parse() - parse cp packet and point ib index to next packet</span>
<span class="cm"> * @parser:	parser structure holding parsing context.</span>
<span class="cm"> * @pkt:	where to store packet informations</span>
<span class="cm"> *</span>
<span class="cm"> * Assume that chunk_ib_index is properly set. Will return -EINVAL</span>
<span class="cm"> * if packet is bigger than remaining ib size. or if packets is unknown.</span>
<span class="cm"> **/</span>
<span class="kt">int</span> <span class="nf">r100_cs_packet_parse</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_cs_parser</span> <span class="o">*</span><span class="n">p</span><span class="p">,</span>
			 <span class="k">struct</span> <span class="n">radeon_cs_packet</span> <span class="o">*</span><span class="n">pkt</span><span class="p">,</span>
			 <span class="kt">unsigned</span> <span class="n">idx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_cs_chunk</span> <span class="o">*</span><span class="n">ib_chunk</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">chunks</span><span class="p">[</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">chunk_ib_idx</span><span class="p">];</span>
	<span class="kt">uint32_t</span> <span class="n">header</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">idx</span> <span class="o">&gt;=</span> <span class="n">ib_chunk</span><span class="o">-&gt;</span><span class="n">length_dw</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;Can not parse packet at %d after CS end %d !</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			  <span class="n">idx</span><span class="p">,</span> <span class="n">ib_chunk</span><span class="o">-&gt;</span><span class="n">length_dw</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">header</span> <span class="o">=</span> <span class="n">radeon_get_ib_value</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="n">idx</span><span class="p">);</span>
	<span class="n">pkt</span><span class="o">-&gt;</span><span class="n">idx</span> <span class="o">=</span> <span class="n">idx</span><span class="p">;</span>
	<span class="n">pkt</span><span class="o">-&gt;</span><span class="n">type</span> <span class="o">=</span> <span class="n">CP_PACKET_GET_TYPE</span><span class="p">(</span><span class="n">header</span><span class="p">);</span>
	<span class="n">pkt</span><span class="o">-&gt;</span><span class="n">count</span> <span class="o">=</span> <span class="n">CP_PACKET_GET_COUNT</span><span class="p">(</span><span class="n">header</span><span class="p">);</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">pkt</span><span class="o">-&gt;</span><span class="n">type</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">PACKET_TYPE0</span>:
		<span class="n">pkt</span><span class="o">-&gt;</span><span class="n">reg</span> <span class="o">=</span> <span class="n">CP_PACKET0_GET_REG</span><span class="p">(</span><span class="n">header</span><span class="p">);</span>
		<span class="n">pkt</span><span class="o">-&gt;</span><span class="n">one_reg_wr</span> <span class="o">=</span> <span class="n">CP_PACKET0_GET_ONE_REG_WR</span><span class="p">(</span><span class="n">header</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PACKET_TYPE3</span>:
		<span class="n">pkt</span><span class="o">-&gt;</span><span class="n">opcode</span> <span class="o">=</span> <span class="n">CP_PACKET3_GET_OPCODE</span><span class="p">(</span><span class="n">header</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PACKET_TYPE2</span>:
		<span class="n">pkt</span><span class="o">-&gt;</span><span class="n">count</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;Unknown packet type %d at %d !</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">pkt</span><span class="o">-&gt;</span><span class="n">type</span><span class="p">,</span> <span class="n">idx</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">pkt</span><span class="o">-&gt;</span><span class="n">count</span> <span class="o">+</span> <span class="mi">1</span> <span class="o">+</span> <span class="n">pkt</span><span class="o">-&gt;</span><span class="n">idx</span><span class="p">)</span> <span class="o">&gt;=</span> <span class="n">ib_chunk</span><span class="o">-&gt;</span><span class="n">length_dw</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;Packet (%d:%d:%d) end after CS buffer (%d) !</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			  <span class="n">pkt</span><span class="o">-&gt;</span><span class="n">idx</span><span class="p">,</span> <span class="n">pkt</span><span class="o">-&gt;</span><span class="n">type</span><span class="p">,</span> <span class="n">pkt</span><span class="o">-&gt;</span><span class="n">count</span><span class="p">,</span> <span class="n">ib_chunk</span><span class="o">-&gt;</span><span class="n">length_dw</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * r100_cs_packet_next_vline() - parse userspace VLINE packet</span>
<span class="cm"> * @parser:		parser structure holding parsing context.</span>
<span class="cm"> *</span>
<span class="cm"> * Userspace sends a special sequence for VLINE waits.</span>
<span class="cm"> * PACKET0 - VLINE_START_END + value</span>
<span class="cm"> * PACKET0 - WAIT_UNTIL +_value</span>
<span class="cm"> * RELOC (P3) - crtc_id in reloc.</span>
<span class="cm"> *</span>
<span class="cm"> * This function parses this and relocates the VLINE START END</span>
<span class="cm"> * and WAIT UNTIL packets to the correct crtc.</span>
<span class="cm"> * It also detects a switched off crtc and nulls out the</span>
<span class="cm"> * wait in that case.</span>
<span class="cm"> */</span>
<span class="kt">int</span> <span class="nf">r100_cs_packet_parse_vline</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_cs_parser</span> <span class="o">*</span><span class="n">p</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_mode_object</span> <span class="o">*</span><span class="n">obj</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_crtc</span> <span class="o">*</span><span class="n">crtc</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_crtc</span> <span class="o">*</span><span class="n">radeon_crtc</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_cs_packet</span> <span class="n">p3reloc</span><span class="p">,</span> <span class="n">waitreloc</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">crtc_id</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">header</span><span class="p">,</span> <span class="n">h_idx</span><span class="p">,</span> <span class="n">reg</span><span class="p">;</span>
	<span class="k">volatile</span> <span class="kt">uint32_t</span> <span class="o">*</span><span class="n">ib</span><span class="p">;</span>

	<span class="n">ib</span> <span class="o">=</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">ib</span><span class="p">.</span><span class="n">ptr</span><span class="p">;</span>

	<span class="cm">/* parse the wait until */</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">r100_cs_packet_parse</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">waitreloc</span><span class="p">,</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">idx</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

	<span class="cm">/* check its a wait until and only 1 count */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">waitreloc</span><span class="p">.</span><span class="n">reg</span> <span class="o">!=</span> <span class="n">RADEON_WAIT_UNTIL</span> <span class="o">||</span>
	    <span class="n">waitreloc</span><span class="p">.</span><span class="n">count</span> <span class="o">!=</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;vline wait had illegal wait until segment</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">radeon_get_ib_value</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="n">waitreloc</span><span class="p">.</span><span class="n">idx</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="o">!=</span> <span class="n">RADEON_WAIT_CRTC_VLINE</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;vline wait had illegal wait until</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* jump over the NOP */</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">r100_cs_packet_parse</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">p3reloc</span><span class="p">,</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">idx</span> <span class="o">+</span> <span class="n">waitreloc</span><span class="p">.</span><span class="n">count</span> <span class="o">+</span> <span class="mi">2</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">h_idx</span> <span class="o">=</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">idx</span> <span class="o">-</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">p</span><span class="o">-&gt;</span><span class="n">idx</span> <span class="o">+=</span> <span class="n">waitreloc</span><span class="p">.</span><span class="n">count</span> <span class="o">+</span> <span class="mi">2</span><span class="p">;</span>
	<span class="n">p</span><span class="o">-&gt;</span><span class="n">idx</span> <span class="o">+=</span> <span class="n">p3reloc</span><span class="p">.</span><span class="n">count</span> <span class="o">+</span> <span class="mi">2</span><span class="p">;</span>

	<span class="n">header</span> <span class="o">=</span> <span class="n">radeon_get_ib_value</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="n">h_idx</span><span class="p">);</span>
	<span class="n">crtc_id</span> <span class="o">=</span> <span class="n">radeon_get_ib_value</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="n">h_idx</span> <span class="o">+</span> <span class="mi">5</span><span class="p">);</span>
	<span class="n">reg</span> <span class="o">=</span> <span class="n">CP_PACKET0_GET_REG</span><span class="p">(</span><span class="n">header</span><span class="p">);</span>
	<span class="n">obj</span> <span class="o">=</span> <span class="n">drm_mode_object_find</span><span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ddev</span><span class="p">,</span> <span class="n">crtc_id</span><span class="p">,</span> <span class="n">DRM_MODE_OBJECT_CRTC</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">obj</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;cannot find crtc %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">crtc_id</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">crtc</span> <span class="o">=</span> <span class="n">obj_to_crtc</span><span class="p">(</span><span class="n">obj</span><span class="p">);</span>
	<span class="n">radeon_crtc</span> <span class="o">=</span> <span class="n">to_radeon_crtc</span><span class="p">(</span><span class="n">crtc</span><span class="p">);</span>
	<span class="n">crtc_id</span> <span class="o">=</span> <span class="n">radeon_crtc</span><span class="o">-&gt;</span><span class="n">crtc_id</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">crtc</span><span class="o">-&gt;</span><span class="n">enabled</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* if the CRTC isn&#39;t enabled - we need to nop out the wait until */</span>
		<span class="n">ib</span><span class="p">[</span><span class="n">h_idx</span> <span class="o">+</span> <span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">PACKET2</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
		<span class="n">ib</span><span class="p">[</span><span class="n">h_idx</span> <span class="o">+</span> <span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="n">PACKET2</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">crtc_id</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">reg</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">AVIVO_D1MODE_VLINE_START_END</span>:
			<span class="n">header</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">R300_CP_PACKET0_REG_MASK</span><span class="p">;</span>
			<span class="n">header</span> <span class="o">|=</span> <span class="n">AVIVO_D2MODE_VLINE_START_END</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">RADEON_CRTC_GUI_TRIG_VLINE</span>:
			<span class="n">header</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">R300_CP_PACKET0_REG_MASK</span><span class="p">;</span>
			<span class="n">header</span> <span class="o">|=</span> <span class="n">RADEON_CRTC2_GUI_TRIG_VLINE</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;unknown crtc reloc</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">ib</span><span class="p">[</span><span class="n">h_idx</span><span class="p">]</span> <span class="o">=</span> <span class="n">header</span><span class="p">;</span>
		<span class="n">ib</span><span class="p">[</span><span class="n">h_idx</span> <span class="o">+</span> <span class="mi">3</span><span class="p">]</span> <span class="o">|=</span> <span class="n">RADEON_ENG_DISPLAY_SELECT_CRTC1</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/**</span>
<span class="cm"> * r100_cs_packet_next_reloc() - parse next packet which should be reloc packet3</span>
<span class="cm"> * @parser:		parser structure holding parsing context.</span>
<span class="cm"> * @data:		pointer to relocation data</span>
<span class="cm"> * @offset_start:	starting offset</span>
<span class="cm"> * @offset_mask:	offset mask (to align start offset on)</span>
<span class="cm"> * @reloc:		reloc informations</span>
<span class="cm"> *</span>
<span class="cm"> * Check next packet is relocation packet3, do bo validation and compute</span>
<span class="cm"> * GPU offset using the provided start.</span>
<span class="cm"> **/</span>
<span class="kt">int</span> <span class="nf">r100_cs_packet_next_reloc</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_cs_parser</span> <span class="o">*</span><span class="n">p</span><span class="p">,</span>
			      <span class="k">struct</span> <span class="n">radeon_cs_reloc</span> <span class="o">**</span><span class="n">cs_reloc</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_cs_chunk</span> <span class="o">*</span><span class="n">relocs_chunk</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_cs_packet</span> <span class="n">p3reloc</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">idx</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">chunk_relocs_idx</span> <span class="o">==</span> <span class="o">-</span><span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;No relocation chunk !</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="o">*</span><span class="n">cs_reloc</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">relocs_chunk</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">chunks</span><span class="p">[</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">chunk_relocs_idx</span><span class="p">];</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">r100_cs_packet_parse</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">p3reloc</span><span class="p">,</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">idx</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">p</span><span class="o">-&gt;</span><span class="n">idx</span> <span class="o">+=</span> <span class="n">p3reloc</span><span class="p">.</span><span class="n">count</span> <span class="o">+</span> <span class="mi">2</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">p3reloc</span><span class="p">.</span><span class="n">type</span> <span class="o">!=</span> <span class="n">PACKET_TYPE3</span> <span class="o">||</span> <span class="n">p3reloc</span><span class="p">.</span><span class="n">opcode</span> <span class="o">!=</span> <span class="n">PACKET3_NOP</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;No packet3 for relocation for packet at %d.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			  <span class="n">p3reloc</span><span class="p">.</span><span class="n">idx</span><span class="p">);</span>
		<span class="n">r100_cs_dump_packet</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">p3reloc</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">idx</span> <span class="o">=</span> <span class="n">radeon_get_ib_value</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="n">p3reloc</span><span class="p">.</span><span class="n">idx</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">idx</span> <span class="o">&gt;=</span> <span class="n">relocs_chunk</span><span class="o">-&gt;</span><span class="n">length_dw</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;Relocs at %d after relocations chunk end %d !</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			  <span class="n">idx</span><span class="p">,</span> <span class="n">relocs_chunk</span><span class="o">-&gt;</span><span class="n">length_dw</span><span class="p">);</span>
		<span class="n">r100_cs_dump_packet</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">p3reloc</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="cm">/* FIXME: we assume reloc size is 4 dwords */</span>
	<span class="o">*</span><span class="n">cs_reloc</span> <span class="o">=</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">relocs_ptr</span><span class="p">[(</span><span class="n">idx</span> <span class="o">/</span> <span class="mi">4</span><span class="p">)];</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">r100_get_vtx_size</span><span class="p">(</span><span class="kt">uint32_t</span> <span class="n">vtx_fmt</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">vtx_size</span><span class="p">;</span>
	<span class="n">vtx_size</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="cm">/* ordered according to bits in spec */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">vtx_fmt</span> <span class="o">&amp;</span> <span class="n">RADEON_SE_VTX_FMT_W0</span><span class="p">)</span>
		<span class="n">vtx_size</span><span class="o">++</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">vtx_fmt</span> <span class="o">&amp;</span> <span class="n">RADEON_SE_VTX_FMT_FPCOLOR</span><span class="p">)</span>
		<span class="n">vtx_size</span> <span class="o">+=</span> <span class="mi">3</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">vtx_fmt</span> <span class="o">&amp;</span> <span class="n">RADEON_SE_VTX_FMT_FPALPHA</span><span class="p">)</span>
		<span class="n">vtx_size</span><span class="o">++</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">vtx_fmt</span> <span class="o">&amp;</span> <span class="n">RADEON_SE_VTX_FMT_PKCOLOR</span><span class="p">)</span>
		<span class="n">vtx_size</span><span class="o">++</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">vtx_fmt</span> <span class="o">&amp;</span> <span class="n">RADEON_SE_VTX_FMT_FPSPEC</span><span class="p">)</span>
		<span class="n">vtx_size</span> <span class="o">+=</span> <span class="mi">3</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">vtx_fmt</span> <span class="o">&amp;</span> <span class="n">RADEON_SE_VTX_FMT_FPFOG</span><span class="p">)</span>
		<span class="n">vtx_size</span><span class="o">++</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">vtx_fmt</span> <span class="o">&amp;</span> <span class="n">RADEON_SE_VTX_FMT_PKSPEC</span><span class="p">)</span>
		<span class="n">vtx_size</span><span class="o">++</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">vtx_fmt</span> <span class="o">&amp;</span> <span class="n">RADEON_SE_VTX_FMT_ST0</span><span class="p">)</span>
		<span class="n">vtx_size</span> <span class="o">+=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">vtx_fmt</span> <span class="o">&amp;</span> <span class="n">RADEON_SE_VTX_FMT_ST1</span><span class="p">)</span>
		<span class="n">vtx_size</span> <span class="o">+=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">vtx_fmt</span> <span class="o">&amp;</span> <span class="n">RADEON_SE_VTX_FMT_Q1</span><span class="p">)</span>
		<span class="n">vtx_size</span><span class="o">++</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">vtx_fmt</span> <span class="o">&amp;</span> <span class="n">RADEON_SE_VTX_FMT_ST2</span><span class="p">)</span>
		<span class="n">vtx_size</span> <span class="o">+=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">vtx_fmt</span> <span class="o">&amp;</span> <span class="n">RADEON_SE_VTX_FMT_Q2</span><span class="p">)</span>
		<span class="n">vtx_size</span><span class="o">++</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">vtx_fmt</span> <span class="o">&amp;</span> <span class="n">RADEON_SE_VTX_FMT_ST3</span><span class="p">)</span>
		<span class="n">vtx_size</span> <span class="o">+=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">vtx_fmt</span> <span class="o">&amp;</span> <span class="n">RADEON_SE_VTX_FMT_Q3</span><span class="p">)</span>
		<span class="n">vtx_size</span><span class="o">++</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">vtx_fmt</span> <span class="o">&amp;</span> <span class="n">RADEON_SE_VTX_FMT_Q0</span><span class="p">)</span>
		<span class="n">vtx_size</span><span class="o">++</span><span class="p">;</span>
	<span class="cm">/* blend weight */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">vtx_fmt</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mh">0x7</span> <span class="o">&lt;&lt;</span> <span class="mi">15</span><span class="p">))</span>
		<span class="n">vtx_size</span> <span class="o">+=</span> <span class="p">(</span><span class="n">vtx_fmt</span> <span class="o">&gt;&gt;</span> <span class="mi">15</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x7</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">vtx_fmt</span> <span class="o">&amp;</span> <span class="n">RADEON_SE_VTX_FMT_N0</span><span class="p">)</span>
		<span class="n">vtx_size</span> <span class="o">+=</span> <span class="mi">3</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">vtx_fmt</span> <span class="o">&amp;</span> <span class="n">RADEON_SE_VTX_FMT_XY1</span><span class="p">)</span>
		<span class="n">vtx_size</span> <span class="o">+=</span> <span class="mi">2</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">vtx_fmt</span> <span class="o">&amp;</span> <span class="n">RADEON_SE_VTX_FMT_Z1</span><span class="p">)</span>
		<span class="n">vtx_size</span><span class="o">++</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">vtx_fmt</span> <span class="o">&amp;</span> <span class="n">RADEON_SE_VTX_FMT_W1</span><span class="p">)</span>
		<span class="n">vtx_size</span><span class="o">++</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">vtx_fmt</span> <span class="o">&amp;</span> <span class="n">RADEON_SE_VTX_FMT_N1</span><span class="p">)</span>
		<span class="n">vtx_size</span><span class="o">++</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">vtx_fmt</span> <span class="o">&amp;</span> <span class="n">RADEON_SE_VTX_FMT_Z</span><span class="p">)</span>
		<span class="n">vtx_size</span><span class="o">++</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">vtx_size</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">r100_packet0_check</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_cs_parser</span> <span class="o">*</span><span class="n">p</span><span class="p">,</span>
			      <span class="k">struct</span> <span class="n">radeon_cs_packet</span> <span class="o">*</span><span class="n">pkt</span><span class="p">,</span>
			      <span class="kt">unsigned</span> <span class="n">idx</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_cs_reloc</span> <span class="o">*</span><span class="n">reloc</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">r100_cs_track</span> <span class="o">*</span><span class="n">track</span><span class="p">;</span>
	<span class="k">volatile</span> <span class="kt">uint32_t</span> <span class="o">*</span><span class="n">ib</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">,</span> <span class="n">face</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tile_flags</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">idx_value</span><span class="p">;</span>

	<span class="n">ib</span> <span class="o">=</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">ib</span><span class="p">.</span><span class="n">ptr</span><span class="p">;</span>
	<span class="n">track</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">r100_cs_track</span> <span class="o">*</span><span class="p">)</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">track</span><span class="p">;</span>

	<span class="n">idx_value</span> <span class="o">=</span> <span class="n">radeon_get_ib_value</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="n">idx</span><span class="p">);</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">reg</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">RADEON_CRTC_GUI_TRIG_VLINE</span>:
		<span class="n">r</span> <span class="o">=</span> <span class="n">r100_cs_packet_parse_vline</span><span class="p">(</span><span class="n">p</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;No reloc for ib[%d]=0x%04X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				  <span class="n">idx</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
			<span class="n">r100_cs_dump_packet</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="n">pkt</span><span class="p">);</span>
			<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
		<span class="cm">/* FIXME: only allow PACKET3 blit? easier to check for out of</span>
<span class="cm">		 * range access */</span>
	<span class="k">case</span> <span class="n">RADEON_DST_PITCH_OFFSET</span>:
	<span class="k">case</span> <span class="n">RADEON_SRC_PITCH_OFFSET</span>:
		<span class="n">r</span> <span class="o">=</span> <span class="n">r100_reloc_pitch_offset</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="n">pkt</span><span class="p">,</span> <span class="n">idx</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">RADEON_RB3D_DEPTHOFFSET</span>:
		<span class="n">r</span> <span class="o">=</span> <span class="n">r100_cs_packet_next_reloc</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reloc</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;No reloc for ib[%d]=0x%04X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				  <span class="n">idx</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
			<span class="n">r100_cs_dump_packet</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="n">pkt</span><span class="p">);</span>
			<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">zb</span><span class="p">.</span><span class="n">robj</span> <span class="o">=</span> <span class="n">reloc</span><span class="o">-&gt;</span><span class="n">robj</span><span class="p">;</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">zb</span><span class="p">.</span><span class="n">offset</span> <span class="o">=</span> <span class="n">idx_value</span><span class="p">;</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">zb_dirty</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="n">ib</span><span class="p">[</span><span class="n">idx</span><span class="p">]</span> <span class="o">=</span> <span class="n">idx_value</span> <span class="o">+</span> <span class="p">((</span><span class="n">u32</span><span class="p">)</span><span class="n">reloc</span><span class="o">-&gt;</span><span class="n">lobj</span><span class="p">.</span><span class="n">gpu_offset</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">RADEON_RB3D_COLOROFFSET</span>:
		<span class="n">r</span> <span class="o">=</span> <span class="n">r100_cs_packet_next_reloc</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reloc</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;No reloc for ib[%d]=0x%04X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				  <span class="n">idx</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
			<span class="n">r100_cs_dump_packet</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="n">pkt</span><span class="p">);</span>
			<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">cb</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">robj</span> <span class="o">=</span> <span class="n">reloc</span><span class="o">-&gt;</span><span class="n">robj</span><span class="p">;</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">cb</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">offset</span> <span class="o">=</span> <span class="n">idx_value</span><span class="p">;</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">cb_dirty</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="n">ib</span><span class="p">[</span><span class="n">idx</span><span class="p">]</span> <span class="o">=</span> <span class="n">idx_value</span> <span class="o">+</span> <span class="p">((</span><span class="n">u32</span><span class="p">)</span><span class="n">reloc</span><span class="o">-&gt;</span><span class="n">lobj</span><span class="p">.</span><span class="n">gpu_offset</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">RADEON_PP_TXOFFSET_0</span>:
	<span class="k">case</span> <span class="n">RADEON_PP_TXOFFSET_1</span>:
	<span class="k">case</span> <span class="n">RADEON_PP_TXOFFSET_2</span>:
		<span class="n">i</span> <span class="o">=</span> <span class="p">(</span><span class="n">reg</span> <span class="o">-</span> <span class="n">RADEON_PP_TXOFFSET_0</span><span class="p">)</span> <span class="o">/</span> <span class="mi">24</span><span class="p">;</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">r100_cs_packet_next_reloc</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reloc</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;No reloc for ib[%d]=0x%04X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				  <span class="n">idx</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
			<span class="n">r100_cs_dump_packet</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="n">pkt</span><span class="p">);</span>
			<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">cs_flags</span> <span class="o">&amp;</span> <span class="n">RADEON_CS_KEEP_TILING_FLAGS</span><span class="p">))</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">reloc</span><span class="o">-&gt;</span><span class="n">lobj</span><span class="p">.</span><span class="n">tiling_flags</span> <span class="o">&amp;</span> <span class="n">RADEON_TILING_MACRO</span><span class="p">)</span>
				<span class="n">tile_flags</span> <span class="o">|=</span> <span class="n">RADEON_TXO_MACRO_TILE</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">reloc</span><span class="o">-&gt;</span><span class="n">lobj</span><span class="p">.</span><span class="n">tiling_flags</span> <span class="o">&amp;</span> <span class="n">RADEON_TILING_MICRO</span><span class="p">)</span>
				<span class="n">tile_flags</span> <span class="o">|=</span> <span class="n">RADEON_TXO_MICRO_TILE_X2</span><span class="p">;</span>

			<span class="n">tmp</span> <span class="o">=</span> <span class="n">idx_value</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="mh">0x7</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">);</span>
			<span class="n">tmp</span> <span class="o">|=</span> <span class="n">tile_flags</span><span class="p">;</span>
			<span class="n">ib</span><span class="p">[</span><span class="n">idx</span><span class="p">]</span> <span class="o">=</span> <span class="n">tmp</span> <span class="o">+</span> <span class="p">((</span><span class="n">u32</span><span class="p">)</span><span class="n">reloc</span><span class="o">-&gt;</span><span class="n">lobj</span><span class="p">.</span><span class="n">gpu_offset</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span>
			<span class="n">ib</span><span class="p">[</span><span class="n">idx</span><span class="p">]</span> <span class="o">=</span> <span class="n">idx_value</span> <span class="o">+</span> <span class="p">((</span><span class="n">u32</span><span class="p">)</span><span class="n">reloc</span><span class="o">-&gt;</span><span class="n">lobj</span><span class="p">.</span><span class="n">gpu_offset</span><span class="p">);</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">robj</span> <span class="o">=</span> <span class="n">reloc</span><span class="o">-&gt;</span><span class="n">robj</span><span class="p">;</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">tex_dirty</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">RADEON_PP_CUBIC_OFFSET_T0_0</span>:
	<span class="k">case</span> <span class="n">RADEON_PP_CUBIC_OFFSET_T0_1</span>:
	<span class="k">case</span> <span class="n">RADEON_PP_CUBIC_OFFSET_T0_2</span>:
	<span class="k">case</span> <span class="n">RADEON_PP_CUBIC_OFFSET_T0_3</span>:
	<span class="k">case</span> <span class="n">RADEON_PP_CUBIC_OFFSET_T0_4</span>:
		<span class="n">i</span> <span class="o">=</span> <span class="p">(</span><span class="n">reg</span> <span class="o">-</span> <span class="n">RADEON_PP_CUBIC_OFFSET_T0_0</span><span class="p">)</span> <span class="o">/</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">r100_cs_packet_next_reloc</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reloc</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;No reloc for ib[%d]=0x%04X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				  <span class="n">idx</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
			<span class="n">r100_cs_dump_packet</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="n">pkt</span><span class="p">);</span>
			<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">cube_info</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">offset</span> <span class="o">=</span> <span class="n">idx_value</span><span class="p">;</span>
		<span class="n">ib</span><span class="p">[</span><span class="n">idx</span><span class="p">]</span> <span class="o">=</span> <span class="n">idx_value</span> <span class="o">+</span> <span class="p">((</span><span class="n">u32</span><span class="p">)</span><span class="n">reloc</span><span class="o">-&gt;</span><span class="n">lobj</span><span class="p">.</span><span class="n">gpu_offset</span><span class="p">);</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">cube_info</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">robj</span> <span class="o">=</span> <span class="n">reloc</span><span class="o">-&gt;</span><span class="n">robj</span><span class="p">;</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">tex_dirty</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">RADEON_PP_CUBIC_OFFSET_T1_0</span>:
	<span class="k">case</span> <span class="n">RADEON_PP_CUBIC_OFFSET_T1_1</span>:
	<span class="k">case</span> <span class="n">RADEON_PP_CUBIC_OFFSET_T1_2</span>:
	<span class="k">case</span> <span class="n">RADEON_PP_CUBIC_OFFSET_T1_3</span>:
	<span class="k">case</span> <span class="n">RADEON_PP_CUBIC_OFFSET_T1_4</span>:
		<span class="n">i</span> <span class="o">=</span> <span class="p">(</span><span class="n">reg</span> <span class="o">-</span> <span class="n">RADEON_PP_CUBIC_OFFSET_T1_0</span><span class="p">)</span> <span class="o">/</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">r100_cs_packet_next_reloc</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reloc</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;No reloc for ib[%d]=0x%04X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				  <span class="n">idx</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
			<span class="n">r100_cs_dump_packet</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="n">pkt</span><span class="p">);</span>
			<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">cube_info</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">offset</span> <span class="o">=</span> <span class="n">idx_value</span><span class="p">;</span>
		<span class="n">ib</span><span class="p">[</span><span class="n">idx</span><span class="p">]</span> <span class="o">=</span> <span class="n">idx_value</span> <span class="o">+</span> <span class="p">((</span><span class="n">u32</span><span class="p">)</span><span class="n">reloc</span><span class="o">-&gt;</span><span class="n">lobj</span><span class="p">.</span><span class="n">gpu_offset</span><span class="p">);</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="mi">1</span><span class="p">].</span><span class="n">cube_info</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">robj</span> <span class="o">=</span> <span class="n">reloc</span><span class="o">-&gt;</span><span class="n">robj</span><span class="p">;</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">tex_dirty</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">RADEON_PP_CUBIC_OFFSET_T2_0</span>:
	<span class="k">case</span> <span class="n">RADEON_PP_CUBIC_OFFSET_T2_1</span>:
	<span class="k">case</span> <span class="n">RADEON_PP_CUBIC_OFFSET_T2_2</span>:
	<span class="k">case</span> <span class="n">RADEON_PP_CUBIC_OFFSET_T2_3</span>:
	<span class="k">case</span> <span class="n">RADEON_PP_CUBIC_OFFSET_T2_4</span>:
		<span class="n">i</span> <span class="o">=</span> <span class="p">(</span><span class="n">reg</span> <span class="o">-</span> <span class="n">RADEON_PP_CUBIC_OFFSET_T2_0</span><span class="p">)</span> <span class="o">/</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">r100_cs_packet_next_reloc</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reloc</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;No reloc for ib[%d]=0x%04X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				  <span class="n">idx</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
			<span class="n">r100_cs_dump_packet</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="n">pkt</span><span class="p">);</span>
			<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">cube_info</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">offset</span> <span class="o">=</span> <span class="n">idx_value</span><span class="p">;</span>
		<span class="n">ib</span><span class="p">[</span><span class="n">idx</span><span class="p">]</span> <span class="o">=</span> <span class="n">idx_value</span> <span class="o">+</span> <span class="p">((</span><span class="n">u32</span><span class="p">)</span><span class="n">reloc</span><span class="o">-&gt;</span><span class="n">lobj</span><span class="p">.</span><span class="n">gpu_offset</span><span class="p">);</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="mi">2</span><span class="p">].</span><span class="n">cube_info</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">robj</span> <span class="o">=</span> <span class="n">reloc</span><span class="o">-&gt;</span><span class="n">robj</span><span class="p">;</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">tex_dirty</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">RADEON_RE_WIDTH_HEIGHT</span>:
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">maxy</span> <span class="o">=</span> <span class="p">((</span><span class="n">idx_value</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x7FF</span><span class="p">);</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">cb_dirty</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">zb_dirty</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">RADEON_RB3D_COLORPITCH</span>:
		<span class="n">r</span> <span class="o">=</span> <span class="n">r100_cs_packet_next_reloc</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reloc</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;No reloc for ib[%d]=0x%04X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				  <span class="n">idx</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
			<span class="n">r100_cs_dump_packet</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="n">pkt</span><span class="p">);</span>
			<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">cs_flags</span> <span class="o">&amp;</span> <span class="n">RADEON_CS_KEEP_TILING_FLAGS</span><span class="p">))</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">reloc</span><span class="o">-&gt;</span><span class="n">lobj</span><span class="p">.</span><span class="n">tiling_flags</span> <span class="o">&amp;</span> <span class="n">RADEON_TILING_MACRO</span><span class="p">)</span>
				<span class="n">tile_flags</span> <span class="o">|=</span> <span class="n">RADEON_COLOR_TILE_ENABLE</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">reloc</span><span class="o">-&gt;</span><span class="n">lobj</span><span class="p">.</span><span class="n">tiling_flags</span> <span class="o">&amp;</span> <span class="n">RADEON_TILING_MICRO</span><span class="p">)</span>
				<span class="n">tile_flags</span> <span class="o">|=</span> <span class="n">RADEON_COLOR_MICROTILE_ENABLE</span><span class="p">;</span>

			<span class="n">tmp</span> <span class="o">=</span> <span class="n">idx_value</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="mh">0x7</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">);</span>
			<span class="n">tmp</span> <span class="o">|=</span> <span class="n">tile_flags</span><span class="p">;</span>
			<span class="n">ib</span><span class="p">[</span><span class="n">idx</span><span class="p">]</span> <span class="o">=</span> <span class="n">tmp</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span>
			<span class="n">ib</span><span class="p">[</span><span class="n">idx</span><span class="p">]</span> <span class="o">=</span> <span class="n">idx_value</span><span class="p">;</span>

		<span class="n">track</span><span class="o">-&gt;</span><span class="n">cb</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">pitch</span> <span class="o">=</span> <span class="n">idx_value</span> <span class="o">&amp;</span> <span class="n">RADEON_COLORPITCH_MASK</span><span class="p">;</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">cb_dirty</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">RADEON_RB3D_DEPTHPITCH</span>:
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">zb</span><span class="p">.</span><span class="n">pitch</span> <span class="o">=</span> <span class="n">idx_value</span> <span class="o">&amp;</span> <span class="n">RADEON_DEPTHPITCH_MASK</span><span class="p">;</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">zb_dirty</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">RADEON_RB3D_CNTL</span>:
		<span class="k">switch</span> <span class="p">((</span><span class="n">idx_value</span> <span class="o">&gt;&gt;</span> <span class="n">RADEON_RB3D_COLOR_FORMAT_SHIFT</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x1f</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mi">7</span>:
		<span class="k">case</span> <span class="mi">8</span>:
		<span class="k">case</span> <span class="mi">9</span>:
		<span class="k">case</span> <span class="mi">11</span>:
		<span class="k">case</span> <span class="mi">12</span>:
			<span class="n">track</span><span class="o">-&gt;</span><span class="n">cb</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">cpp</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">3</span>:
		<span class="k">case</span> <span class="mi">4</span>:
		<span class="k">case</span> <span class="mi">15</span>:
			<span class="n">track</span><span class="o">-&gt;</span><span class="n">cb</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">cpp</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">6</span>:
			<span class="n">track</span><span class="o">-&gt;</span><span class="n">cb</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">cpp</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;Invalid color buffer format (%d) !</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				  <span class="p">((</span><span class="n">idx_value</span> <span class="o">&gt;&gt;</span> <span class="n">RADEON_RB3D_COLOR_FORMAT_SHIFT</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x1f</span><span class="p">));</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">z_enabled</span> <span class="o">=</span> <span class="o">!!</span><span class="p">(</span><span class="n">idx_value</span> <span class="o">&amp;</span> <span class="n">RADEON_Z_ENABLE</span><span class="p">);</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">cb_dirty</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">zb_dirty</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">RADEON_RB3D_ZSTENCILCNTL</span>:
		<span class="k">switch</span> <span class="p">(</span><span class="n">idx_value</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mi">0</span>:
			<span class="n">track</span><span class="o">-&gt;</span><span class="n">zb</span><span class="p">.</span><span class="n">cpp</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">2</span>:
		<span class="k">case</span> <span class="mi">3</span>:
		<span class="k">case</span> <span class="mi">4</span>:
		<span class="k">case</span> <span class="mi">5</span>:
		<span class="k">case</span> <span class="mi">9</span>:
		<span class="k">case</span> <span class="mi">11</span>:
			<span class="n">track</span><span class="o">-&gt;</span><span class="n">zb</span><span class="p">.</span><span class="n">cpp</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">zb_dirty</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">RADEON_RB3D_ZPASS_ADDR</span>:
		<span class="n">r</span> <span class="o">=</span> <span class="n">r100_cs_packet_next_reloc</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reloc</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;No reloc for ib[%d]=0x%04X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				  <span class="n">idx</span><span class="p">,</span> <span class="n">reg</span><span class="p">);</span>
			<span class="n">r100_cs_dump_packet</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="n">pkt</span><span class="p">);</span>
			<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">ib</span><span class="p">[</span><span class="n">idx</span><span class="p">]</span> <span class="o">=</span> <span class="n">idx_value</span> <span class="o">+</span> <span class="p">((</span><span class="n">u32</span><span class="p">)</span><span class="n">reloc</span><span class="o">-&gt;</span><span class="n">lobj</span><span class="p">.</span><span class="n">gpu_offset</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">RADEON_PP_CNTL</span>:
		<span class="p">{</span>
			<span class="kt">uint32_t</span> <span class="n">temp</span> <span class="o">=</span> <span class="n">idx_value</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">;</span>
			<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">track</span><span class="o">-&gt;</span><span class="n">num_texture</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span>
				<span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">enabled</span> <span class="o">=</span> <span class="o">!!</span><span class="p">(</span><span class="n">temp</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">i</span><span class="p">));</span>
			<span class="n">track</span><span class="o">-&gt;</span><span class="n">tex_dirty</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">RADEON_SE_VF_CNTL</span>:
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">vap_vf_cntl</span> <span class="o">=</span> <span class="n">idx_value</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">RADEON_SE_VTX_FMT</span>:
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">vtx_size</span> <span class="o">=</span> <span class="n">r100_get_vtx_size</span><span class="p">(</span><span class="n">idx_value</span><span class="p">);</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">RADEON_PP_TEX_SIZE_0</span>:
	<span class="k">case</span> <span class="n">RADEON_PP_TEX_SIZE_1</span>:
	<span class="k">case</span> <span class="n">RADEON_PP_TEX_SIZE_2</span>:
		<span class="n">i</span> <span class="o">=</span> <span class="p">(</span><span class="n">reg</span> <span class="o">-</span> <span class="n">RADEON_PP_TEX_SIZE_0</span><span class="p">)</span> <span class="o">/</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">width</span> <span class="o">=</span> <span class="p">(</span><span class="n">idx_value</span> <span class="o">&amp;</span> <span class="n">RADEON_TEX_USIZE_MASK</span><span class="p">)</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">height</span> <span class="o">=</span> <span class="p">((</span><span class="n">idx_value</span> <span class="o">&amp;</span> <span class="n">RADEON_TEX_VSIZE_MASK</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="n">RADEON_TEX_VSIZE_SHIFT</span><span class="p">)</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">tex_dirty</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">RADEON_PP_TEX_PITCH_0</span>:
	<span class="k">case</span> <span class="n">RADEON_PP_TEX_PITCH_1</span>:
	<span class="k">case</span> <span class="n">RADEON_PP_TEX_PITCH_2</span>:
		<span class="n">i</span> <span class="o">=</span> <span class="p">(</span><span class="n">reg</span> <span class="o">-</span> <span class="n">RADEON_PP_TEX_PITCH_0</span><span class="p">)</span> <span class="o">/</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">pitch</span> <span class="o">=</span> <span class="n">idx_value</span> <span class="o">+</span> <span class="mi">32</span><span class="p">;</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">tex_dirty</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">RADEON_PP_TXFILTER_0</span>:
	<span class="k">case</span> <span class="n">RADEON_PP_TXFILTER_1</span>:
	<span class="k">case</span> <span class="n">RADEON_PP_TXFILTER_2</span>:
		<span class="n">i</span> <span class="o">=</span> <span class="p">(</span><span class="n">reg</span> <span class="o">-</span> <span class="n">RADEON_PP_TXFILTER_0</span><span class="p">)</span> <span class="o">/</span> <span class="mi">24</span><span class="p">;</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">num_levels</span> <span class="o">=</span> <span class="p">((</span><span class="n">idx_value</span> <span class="o">&amp;</span> <span class="n">RADEON_MAX_MIP_LEVEL_MASK</span><span class="p">)</span>
						 <span class="o">&gt;&gt;</span> <span class="n">RADEON_MAX_MIP_LEVEL_SHIFT</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="p">(</span><span class="n">idx_value</span> <span class="o">&gt;&gt;</span> <span class="mi">23</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x7</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">==</span> <span class="mi">2</span> <span class="o">||</span> <span class="n">tmp</span> <span class="o">==</span> <span class="mi">6</span><span class="p">)</span>
			<span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">roundup_w</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="p">(</span><span class="n">idx_value</span> <span class="o">&gt;&gt;</span> <span class="mi">27</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x7</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">==</span> <span class="mi">2</span> <span class="o">||</span> <span class="n">tmp</span> <span class="o">==</span> <span class="mi">6</span><span class="p">)</span>
			<span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">roundup_h</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">tex_dirty</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">RADEON_PP_TXFORMAT_0</span>:
	<span class="k">case</span> <span class="n">RADEON_PP_TXFORMAT_1</span>:
	<span class="k">case</span> <span class="n">RADEON_PP_TXFORMAT_2</span>:
		<span class="n">i</span> <span class="o">=</span> <span class="p">(</span><span class="n">reg</span> <span class="o">-</span> <span class="n">RADEON_PP_TXFORMAT_0</span><span class="p">)</span> <span class="o">/</span> <span class="mi">24</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">idx_value</span> <span class="o">&amp;</span> <span class="n">RADEON_TXFORMAT_NON_POWER2</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">use_pitch</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">use_pitch</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">width</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">((</span><span class="n">idx_value</span> <span class="o">&gt;&gt;</span> <span class="n">RADEON_TXFORMAT_WIDTH_SHIFT</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">RADEON_TXFORMAT_WIDTH_MASK</span><span class="p">);</span>
			<span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">height</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">((</span><span class="n">idx_value</span> <span class="o">&gt;&gt;</span> <span class="n">RADEON_TXFORMAT_HEIGHT_SHIFT</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">RADEON_TXFORMAT_HEIGHT_MASK</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">idx_value</span> <span class="o">&amp;</span> <span class="n">RADEON_TXFORMAT_CUBIC_MAP_ENABLE</span><span class="p">)</span>
			<span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">tex_coord_type</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="k">switch</span> <span class="p">((</span><span class="n">idx_value</span> <span class="o">&amp;</span> <span class="n">RADEON_TXFORMAT_FORMAT_MASK</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">case</span> <span class="n">RADEON_TXFORMAT_I8</span>:
		<span class="k">case</span> <span class="n">RADEON_TXFORMAT_RGB332</span>:
		<span class="k">case</span> <span class="n">RADEON_TXFORMAT_Y8</span>:
			<span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">cpp</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">compress_format</span> <span class="o">=</span> <span class="n">R100_TRACK_COMP_NONE</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">RADEON_TXFORMAT_AI88</span>:
		<span class="k">case</span> <span class="n">RADEON_TXFORMAT_ARGB1555</span>:
		<span class="k">case</span> <span class="n">RADEON_TXFORMAT_RGB565</span>:
		<span class="k">case</span> <span class="n">RADEON_TXFORMAT_ARGB4444</span>:
		<span class="k">case</span> <span class="n">RADEON_TXFORMAT_VYUY422</span>:
		<span class="k">case</span> <span class="n">RADEON_TXFORMAT_YVYU422</span>:
		<span class="k">case</span> <span class="n">RADEON_TXFORMAT_SHADOW16</span>:
		<span class="k">case</span> <span class="n">RADEON_TXFORMAT_LDUDV655</span>:
		<span class="k">case</span> <span class="n">RADEON_TXFORMAT_DUDV88</span>:
			<span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">cpp</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
			<span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">compress_format</span> <span class="o">=</span> <span class="n">R100_TRACK_COMP_NONE</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">RADEON_TXFORMAT_ARGB8888</span>:
		<span class="k">case</span> <span class="n">RADEON_TXFORMAT_RGBA8888</span>:
		<span class="k">case</span> <span class="n">RADEON_TXFORMAT_SHADOW32</span>:
		<span class="k">case</span> <span class="n">RADEON_TXFORMAT_LDUDUV8888</span>:
			<span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">cpp</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
			<span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">compress_format</span> <span class="o">=</span> <span class="n">R100_TRACK_COMP_NONE</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">RADEON_TXFORMAT_DXT1</span>:
			<span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">cpp</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">compress_format</span> <span class="o">=</span> <span class="n">R100_TRACK_COMP_DXT1</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="n">RADEON_TXFORMAT_DXT23</span>:
		<span class="k">case</span> <span class="n">RADEON_TXFORMAT_DXT45</span>:
			<span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">cpp</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">compress_format</span> <span class="o">=</span> <span class="n">R100_TRACK_COMP_DXT35</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">cube_info</span><span class="p">[</span><span class="mi">4</span><span class="p">].</span><span class="n">width</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">((</span><span class="n">idx_value</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">);</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">cube_info</span><span class="p">[</span><span class="mi">4</span><span class="p">].</span><span class="n">height</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">((</span><span class="n">idx_value</span> <span class="o">&gt;&gt;</span> <span class="mi">20</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">);</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">tex_dirty</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">RADEON_PP_CUBIC_FACES_0</span>:
	<span class="k">case</span> <span class="n">RADEON_PP_CUBIC_FACES_1</span>:
	<span class="k">case</span> <span class="n">RADEON_PP_CUBIC_FACES_2</span>:
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">idx_value</span><span class="p">;</span>
		<span class="n">i</span> <span class="o">=</span> <span class="p">(</span><span class="n">reg</span> <span class="o">-</span> <span class="n">RADEON_PP_CUBIC_FACES_0</span><span class="p">)</span> <span class="o">/</span> <span class="mi">4</span><span class="p">;</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">face</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">face</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">;</span> <span class="n">face</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">cube_info</span><span class="p">[</span><span class="n">face</span><span class="p">].</span><span class="n">width</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">((</span><span class="n">tmp</span> <span class="o">&gt;&gt;</span> <span class="p">(</span><span class="n">face</span> <span class="o">*</span> <span class="mi">8</span><span class="p">))</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">);</span>
			<span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">cube_info</span><span class="p">[</span><span class="n">face</span><span class="p">].</span><span class="n">height</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="p">((</span><span class="n">tmp</span> <span class="o">&gt;&gt;</span> <span class="p">((</span><span class="n">face</span> <span class="o">*</span> <span class="mi">8</span><span class="p">)</span> <span class="o">+</span> <span class="mi">4</span><span class="p">))</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">tex_dirty</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_ERR</span> <span class="s">&quot;Forbidden register 0x%04X in cs at %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
		       <span class="n">reg</span><span class="p">,</span> <span class="n">idx</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">r100_cs_track_check_pkt3_indx_buffer</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_cs_parser</span> <span class="o">*</span><span class="n">p</span><span class="p">,</span>
					 <span class="k">struct</span> <span class="n">radeon_cs_packet</span> <span class="o">*</span><span class="n">pkt</span><span class="p">,</span>
					 <span class="k">struct</span> <span class="n">radeon_bo</span> <span class="o">*</span><span class="n">robj</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="n">idx</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">value</span><span class="p">;</span>
	<span class="n">idx</span> <span class="o">=</span> <span class="n">pkt</span><span class="o">-&gt;</span><span class="n">idx</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">value</span> <span class="o">=</span> <span class="n">radeon_get_ib_value</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="n">idx</span> <span class="o">+</span> <span class="mi">2</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">value</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&gt;</span> <span class="n">radeon_bo_size</span><span class="p">(</span><span class="n">robj</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;[drm] Buffer too small for PACKET3 INDX_BUFFER &quot;</span>
			  <span class="s">&quot;(need %u have %lu) !</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			  <span class="n">value</span> <span class="o">+</span> <span class="mi">1</span><span class="p">,</span>
			  <span class="n">radeon_bo_size</span><span class="p">(</span><span class="n">robj</span><span class="p">));</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">r100_packet3_check</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_cs_parser</span> <span class="o">*</span><span class="n">p</span><span class="p">,</span>
			      <span class="k">struct</span> <span class="n">radeon_cs_packet</span> <span class="o">*</span><span class="n">pkt</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_cs_reloc</span> <span class="o">*</span><span class="n">reloc</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">r100_cs_track</span> <span class="o">*</span><span class="n">track</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">idx</span><span class="p">;</span>
	<span class="k">volatile</span> <span class="kt">uint32_t</span> <span class="o">*</span><span class="n">ib</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">ib</span> <span class="o">=</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">ib</span><span class="p">.</span><span class="n">ptr</span><span class="p">;</span>
	<span class="n">idx</span> <span class="o">=</span> <span class="n">pkt</span><span class="o">-&gt;</span><span class="n">idx</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
	<span class="n">track</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">r100_cs_track</span> <span class="o">*</span><span class="p">)</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">track</span><span class="p">;</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">pkt</span><span class="o">-&gt;</span><span class="n">opcode</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">PACKET3_3D_LOAD_VBPNTR</span>:
		<span class="n">r</span> <span class="o">=</span> <span class="n">r100_packet3_load_vbpntr</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="n">pkt</span><span class="p">,</span> <span class="n">idx</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PACKET3_INDX_BUFFER</span>:
		<span class="n">r</span> <span class="o">=</span> <span class="n">r100_cs_packet_next_reloc</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reloc</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;No reloc for packet3 %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">pkt</span><span class="o">-&gt;</span><span class="n">opcode</span><span class="p">);</span>
			<span class="n">r100_cs_dump_packet</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="n">pkt</span><span class="p">);</span>
			<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">ib</span><span class="p">[</span><span class="n">idx</span><span class="o">+</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="n">radeon_get_ib_value</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="n">idx</span><span class="o">+</span><span class="mi">1</span><span class="p">)</span> <span class="o">+</span> <span class="p">((</span><span class="n">u32</span><span class="p">)</span><span class="n">reloc</span><span class="o">-&gt;</span><span class="n">lobj</span><span class="p">.</span><span class="n">gpu_offset</span><span class="p">);</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">r100_cs_track_check_pkt3_indx_buffer</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="n">pkt</span><span class="p">,</span> <span class="n">reloc</span><span class="o">-&gt;</span><span class="n">robj</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mh">0x23</span>:
		<span class="cm">/* 3D_RNDR_GEN_INDX_PRIM on r100/r200 */</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">r100_cs_packet_next_reloc</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">reloc</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;No reloc for packet3 %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">pkt</span><span class="o">-&gt;</span><span class="n">opcode</span><span class="p">);</span>
			<span class="n">r100_cs_dump_packet</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="n">pkt</span><span class="p">);</span>
			<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">ib</span><span class="p">[</span><span class="n">idx</span><span class="p">]</span> <span class="o">=</span> <span class="n">radeon_get_ib_value</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="n">idx</span><span class="p">)</span> <span class="o">+</span> <span class="p">((</span><span class="n">u32</span><span class="p">)</span><span class="n">reloc</span><span class="o">-&gt;</span><span class="n">lobj</span><span class="p">.</span><span class="n">gpu_offset</span><span class="p">);</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">num_arrays</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">vtx_size</span> <span class="o">=</span> <span class="n">r100_get_vtx_size</span><span class="p">(</span><span class="n">radeon_get_ib_value</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="n">idx</span> <span class="o">+</span> <span class="mi">2</span><span class="p">));</span>

		<span class="n">track</span><span class="o">-&gt;</span><span class="n">arrays</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">robj</span> <span class="o">=</span> <span class="n">reloc</span><span class="o">-&gt;</span><span class="n">robj</span><span class="p">;</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">arrays</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">esize</span> <span class="o">=</span> <span class="n">track</span><span class="o">-&gt;</span><span class="n">vtx_size</span><span class="p">;</span>

		<span class="n">track</span><span class="o">-&gt;</span><span class="n">max_indx</span> <span class="o">=</span> <span class="n">radeon_get_ib_value</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="n">idx</span><span class="o">+</span><span class="mi">1</span><span class="p">);</span>

		<span class="n">track</span><span class="o">-&gt;</span><span class="n">vap_vf_cntl</span> <span class="o">=</span> <span class="n">radeon_get_ib_value</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="n">idx</span><span class="o">+</span><span class="mi">3</span><span class="p">);</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">immd_dwords</span> <span class="o">=</span> <span class="n">pkt</span><span class="o">-&gt;</span><span class="n">count</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">r100_cs_track_check</span><span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">rdev</span><span class="p">,</span> <span class="n">track</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PACKET3_3D_DRAW_IMMD</span>:
		<span class="k">if</span> <span class="p">(((</span><span class="n">radeon_get_ib_value</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="n">idx</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x3</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">3</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;PRIM_WALK must be 3 for IMMD draw</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">vtx_size</span> <span class="o">=</span> <span class="n">r100_get_vtx_size</span><span class="p">(</span><span class="n">radeon_get_ib_value</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="n">idx</span> <span class="o">+</span> <span class="mi">0</span><span class="p">));</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">vap_vf_cntl</span> <span class="o">=</span> <span class="n">radeon_get_ib_value</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="n">idx</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">immd_dwords</span> <span class="o">=</span> <span class="n">pkt</span><span class="o">-&gt;</span><span class="n">count</span> <span class="o">-</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">r100_cs_track_check</span><span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">rdev</span><span class="p">,</span> <span class="n">track</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
		<span class="cm">/* triggers drawing using in-packet vertex data */</span>
	<span class="k">case</span> <span class="n">PACKET3_3D_DRAW_IMMD_2</span>:
		<span class="k">if</span> <span class="p">(((</span><span class="n">radeon_get_ib_value</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="n">idx</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x3</span><span class="p">)</span> <span class="o">!=</span> <span class="mi">3</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;PRIM_WALK must be 3 for IMMD draw</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">vap_vf_cntl</span> <span class="o">=</span> <span class="n">radeon_get_ib_value</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="n">idx</span><span class="p">);</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">immd_dwords</span> <span class="o">=</span> <span class="n">pkt</span><span class="o">-&gt;</span><span class="n">count</span><span class="p">;</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">r100_cs_track_check</span><span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">rdev</span><span class="p">,</span> <span class="n">track</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
		<span class="cm">/* triggers drawing using in-packet vertex data */</span>
	<span class="k">case</span> <span class="n">PACKET3_3D_DRAW_VBUF_2</span>:
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">vap_vf_cntl</span> <span class="o">=</span> <span class="n">radeon_get_ib_value</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="n">idx</span><span class="p">);</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">r100_cs_track_check</span><span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">rdev</span><span class="p">,</span> <span class="n">track</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
		<span class="cm">/* triggers drawing of vertex buffers setup elsewhere */</span>
	<span class="k">case</span> <span class="n">PACKET3_3D_DRAW_INDX_2</span>:
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">vap_vf_cntl</span> <span class="o">=</span> <span class="n">radeon_get_ib_value</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="n">idx</span><span class="p">);</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">r100_cs_track_check</span><span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">rdev</span><span class="p">,</span> <span class="n">track</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
		<span class="cm">/* triggers drawing using indices to vertex buffer */</span>
	<span class="k">case</span> <span class="n">PACKET3_3D_DRAW_VBUF</span>:
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">vap_vf_cntl</span> <span class="o">=</span> <span class="n">radeon_get_ib_value</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="n">idx</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">r100_cs_track_check</span><span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">rdev</span><span class="p">,</span> <span class="n">track</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
		<span class="cm">/* triggers drawing of vertex buffers setup elsewhere */</span>
	<span class="k">case</span> <span class="n">PACKET3_3D_DRAW_INDX</span>:
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">vap_vf_cntl</span> <span class="o">=</span> <span class="n">radeon_get_ib_value</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="n">idx</span> <span class="o">+</span> <span class="mi">1</span><span class="p">);</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">r100_cs_track_check</span><span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">rdev</span><span class="p">,</span> <span class="n">track</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
		<span class="cm">/* triggers drawing using indices to vertex buffer */</span>
	<span class="k">case</span> <span class="n">PACKET3_3D_CLEAR_HIZ</span>:
	<span class="k">case</span> <span class="n">PACKET3_3D_CLEAR_ZMASK</span>:
		<span class="k">if</span> <span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">hyperz_filp</span> <span class="o">!=</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">filp</span><span class="p">)</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="n">PACKET3_NOP</span>:
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;Packet3 opcode %x not supported</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">pkt</span><span class="o">-&gt;</span><span class="n">opcode</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">r100_cs_parse</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_cs_parser</span> <span class="o">*</span><span class="n">p</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_cs_packet</span> <span class="n">pkt</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">r100_cs_track</span> <span class="o">*</span><span class="n">track</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">track</span> <span class="o">=</span> <span class="n">kzalloc</span><span class="p">(</span><span class="k">sizeof</span><span class="p">(</span><span class="o">*</span><span class="n">track</span><span class="p">),</span> <span class="n">GFP_KERNEL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">track</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">ENOMEM</span><span class="p">;</span>
	<span class="n">r100_cs_track_clear</span><span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">rdev</span><span class="p">,</span> <span class="n">track</span><span class="p">);</span>
	<span class="n">p</span><span class="o">-&gt;</span><span class="n">track</span> <span class="o">=</span> <span class="n">track</span><span class="p">;</span>
	<span class="k">do</span> <span class="p">{</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">r100_cs_packet_parse</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pkt</span><span class="p">,</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">idx</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">p</span><span class="o">-&gt;</span><span class="n">idx</span> <span class="o">+=</span> <span class="n">pkt</span><span class="p">.</span><span class="n">count</span> <span class="o">+</span> <span class="mi">2</span><span class="p">;</span>
		<span class="k">switch</span> <span class="p">(</span><span class="n">pkt</span><span class="p">.</span><span class="n">type</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">case</span> <span class="n">PACKET_TYPE0</span>:
				<span class="k">if</span> <span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">&gt;=</span> <span class="n">CHIP_R200</span><span class="p">)</span>
					<span class="n">r</span> <span class="o">=</span> <span class="n">r100_cs_parse_packet0</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pkt</span><span class="p">,</span>
								  <span class="n">p</span><span class="o">-&gt;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r100</span><span class="p">.</span><span class="n">reg_safe_bm</span><span class="p">,</span>
								  <span class="n">p</span><span class="o">-&gt;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r100</span><span class="p">.</span><span class="n">reg_safe_bm_size</span><span class="p">,</span>
								  <span class="o">&amp;</span><span class="n">r200_packet0_check</span><span class="p">);</span>
				<span class="k">else</span>
					<span class="n">r</span> <span class="o">=</span> <span class="n">r100_cs_parse_packet0</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pkt</span><span class="p">,</span>
								  <span class="n">p</span><span class="o">-&gt;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r100</span><span class="p">.</span><span class="n">reg_safe_bm</span><span class="p">,</span>
								  <span class="n">p</span><span class="o">-&gt;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r100</span><span class="p">.</span><span class="n">reg_safe_bm_size</span><span class="p">,</span>
								  <span class="o">&amp;</span><span class="n">r100_packet0_check</span><span class="p">);</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="n">PACKET_TYPE2</span>:
				<span class="k">break</span><span class="p">;</span>
			<span class="k">case</span> <span class="n">PACKET_TYPE3</span>:
				<span class="n">r</span> <span class="o">=</span> <span class="n">r100_packet3_check</span><span class="p">(</span><span class="n">p</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">pkt</span><span class="p">);</span>
				<span class="k">break</span><span class="p">;</span>
			<span class="nl">default:</span>
				<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;Unknown packet type %d !</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
					  <span class="n">pkt</span><span class="p">.</span><span class="n">type</span><span class="p">);</span>
				<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">while</span> <span class="p">(</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">idx</span> <span class="o">&lt;</span> <span class="n">p</span><span class="o">-&gt;</span><span class="n">chunks</span><span class="p">[</span><span class="n">p</span><span class="o">-&gt;</span><span class="n">chunk_ib_idx</span><span class="p">].</span><span class="n">length_dw</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>


<span class="cm">/*</span>
<span class="cm"> * Global GPU functions</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">r100_errata</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pll_errata</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RV200</span> <span class="o">||</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RS200</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pll_errata</span> <span class="o">|=</span> <span class="n">CHIP_ERRATA_PLL_DUMMYREADS</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RV100</span> <span class="o">||</span>
	    <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RS100</span> <span class="o">||</span>
	    <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RS200</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pll_errata</span> <span class="o">|=</span> <span class="n">CHIP_ERRATA_PLL_DELAY</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/* Wait for vertical sync on primary CRTC */</span>
<span class="kt">void</span> <span class="nf">r100_gpu_wait_for_vsync</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">crtc_gen_cntl</span><span class="p">,</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">crtc_gen_cntl</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_CRTC_GEN_CNTL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">crtc_gen_cntl</span> <span class="o">&amp;</span> <span class="n">RADEON_CRTC_DISP_REQ_EN_B</span><span class="p">)</span> <span class="o">||</span>
	    <span class="o">!</span><span class="p">(</span><span class="n">crtc_gen_cntl</span> <span class="o">&amp;</span> <span class="n">RADEON_CRTC_EN</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">return</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="cm">/* Clear the CRTC_VBLANK_SAVE bit */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_CRTC_STATUS</span><span class="p">,</span> <span class="n">RADEON_CRTC_VBLANK_SAVE_CLEAR</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">usec_timeout</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_CRTC_STATUS</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="n">RADEON_CRTC_VBLANK_SAVE</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">return</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">DRM_UDELAY</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/* Wait for vertical sync on secondary CRTC */</span>
<span class="kt">void</span> <span class="nf">r100_gpu_wait_for_vsync2</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">crtc2_gen_cntl</span><span class="p">,</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">crtc2_gen_cntl</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_CRTC2_GEN_CNTL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">crtc2_gen_cntl</span> <span class="o">&amp;</span> <span class="n">RADEON_CRTC2_DISP_REQ_EN_B</span><span class="p">)</span> <span class="o">||</span>
	    <span class="o">!</span><span class="p">(</span><span class="n">crtc2_gen_cntl</span> <span class="o">&amp;</span> <span class="n">RADEON_CRTC2_EN</span><span class="p">))</span>
		<span class="k">return</span><span class="p">;</span>

	<span class="cm">/* Clear the CRTC_VBLANK_SAVE bit */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_CRTC2_STATUS</span><span class="p">,</span> <span class="n">RADEON_CRTC2_VBLANK_SAVE_CLEAR</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">usec_timeout</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_CRTC2_STATUS</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="n">RADEON_CRTC2_VBLANK_SAVE</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">return</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">DRM_UDELAY</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">r100_rbbm_fifo_wait_for_entry</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">n</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">usec_timeout</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_RBBM_STATUS</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">RADEON_RBBM_FIFOCNT_MASK</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">&gt;=</span> <span class="n">n</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">DRM_UDELAY</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">r100_gui_wait_for_idle</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">r100_rbbm_fifo_wait_for_entry</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="mi">64</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">printk</span><span class="p">(</span><span class="n">KERN_WARNING</span> <span class="s">&quot;radeon: wait for empty RBBM fifo failed !&quot;</span>
		       <span class="s">&quot; Bad things might happen.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">usec_timeout</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_RBBM_STATUS</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="n">RADEON_RBBM_ACTIVE</span><span class="p">))</span> <span class="p">{</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">DRM_UDELAY</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">r100_mc_wait_for_idle</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">usec_timeout</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* read MC_STATUS */</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_MC_STATUS</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="n">RADEON_MC_IDLE</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">DRM_UDELAY</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
<span class="p">}</span>

<span class="n">bool</span> <span class="nf">r100_gpu_is_lockup</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">radeon_ring</span> <span class="o">*</span><span class="n">ring</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">rbbm_status</span><span class="p">;</span>

	<span class="n">rbbm_status</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">R_000E40_RBBM_STATUS</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">G_000E40_GUI_ACTIVE</span><span class="p">(</span><span class="n">rbbm_status</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">radeon_ring_lockup_update</span><span class="p">(</span><span class="n">ring</span><span class="p">);</span>
		<span class="k">return</span> <span class="nb">false</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="cm">/* force CP activities */</span>
	<span class="n">radeon_ring_force_activity</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">ring</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">radeon_ring_test_lockup</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">ring</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">r100_bm_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="cm">/* disable bus mastering */</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">R_000030_BUS_CNTL</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R_000030_BUS_CNTL</span><span class="p">,</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="mh">0xFFFFFFFF</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x00000044</span><span class="p">);</span>
	<span class="n">mdelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R_000030_BUS_CNTL</span><span class="p">,</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="mh">0xFFFFFFFF</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x00000042</span><span class="p">);</span>
	<span class="n">mdelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R_000030_BUS_CNTL</span><span class="p">,</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="mh">0xFFFFFFFF</span><span class="p">)</span> <span class="o">|</span> <span class="mh">0x00000040</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_BUS_CNTL</span><span class="p">);</span>
	<span class="n">mdelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="n">pci_clear_master</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">);</span>
	<span class="n">mdelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">r100_asic_reset</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">r100_mc_save</span> <span class="n">save</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">status</span><span class="p">,</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">status</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">R_000E40_RBBM_STATUS</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">G_000E40_GUI_ACTIVE</span><span class="p">(</span><span class="n">status</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">r100_mc_stop</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">save</span><span class="p">);</span>
	<span class="n">status</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">R_000E40_RBBM_STATUS</span><span class="p">);</span>
	<span class="n">dev_info</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;(%s:%d) RBBM_STATUS=0x%08X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span> <span class="n">__LINE__</span><span class="p">,</span> <span class="n">status</span><span class="p">);</span>
	<span class="cm">/* stop CP */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_CP_CSQ_CNTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_CP_RB_CNTL</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_CP_RB_CNTL</span><span class="p">,</span> <span class="n">tmp</span> <span class="o">|</span> <span class="n">RADEON_RB_RPTR_WR_ENA</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_CP_RB_RPTR_WR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_CP_RB_WPTR</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_CP_RB_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="cm">/* save PCI state */</span>
	<span class="n">pci_save_state</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">);</span>
	<span class="cm">/* disable bus mastering */</span>
	<span class="n">r100_bm_disable</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R_0000F0_RBBM_SOFT_RESET</span><span class="p">,</span> <span class="n">S_0000F0_SOFT_RESET_SE</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="o">|</span>
					<span class="n">S_0000F0_SOFT_RESET_RE</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="o">|</span>
					<span class="n">S_0000F0_SOFT_RESET_PP</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="o">|</span>
					<span class="n">S_0000F0_SOFT_RESET_RB</span><span class="p">(</span><span class="mi">1</span><span class="p">));</span>
	<span class="n">RREG32</span><span class="p">(</span><span class="n">R_0000F0_RBBM_SOFT_RESET</span><span class="p">);</span>
	<span class="n">mdelay</span><span class="p">(</span><span class="mi">500</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R_0000F0_RBBM_SOFT_RESET</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">mdelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="n">status</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">R_000E40_RBBM_STATUS</span><span class="p">);</span>
	<span class="n">dev_info</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;(%s:%d) RBBM_STATUS=0x%08X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span> <span class="n">__LINE__</span><span class="p">,</span> <span class="n">status</span><span class="p">);</span>
	<span class="cm">/* reset CP */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R_0000F0_RBBM_SOFT_RESET</span><span class="p">,</span> <span class="n">S_0000F0_SOFT_RESET_CP</span><span class="p">(</span><span class="mi">1</span><span class="p">));</span>
	<span class="n">RREG32</span><span class="p">(</span><span class="n">R_0000F0_RBBM_SOFT_RESET</span><span class="p">);</span>
	<span class="n">mdelay</span><span class="p">(</span><span class="mi">500</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R_0000F0_RBBM_SOFT_RESET</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">mdelay</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="n">status</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">R_000E40_RBBM_STATUS</span><span class="p">);</span>
	<span class="n">dev_info</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;(%s:%d) RBBM_STATUS=0x%08X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">__func__</span><span class="p">,</span> <span class="n">__LINE__</span><span class="p">,</span> <span class="n">status</span><span class="p">);</span>
	<span class="cm">/* restore PCI &amp; busmastering */</span>
	<span class="n">pci_restore_state</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">);</span>
	<span class="n">r100_enable_bm</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="cm">/* Check if GPU is idle */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">G_000E40_SE_BUSY</span><span class="p">(</span><span class="n">status</span><span class="p">)</span> <span class="o">||</span> <span class="n">G_000E40_RE_BUSY</span><span class="p">(</span><span class="n">status</span><span class="p">)</span> <span class="o">||</span>
		<span class="n">G_000E40_TAM_BUSY</span><span class="p">(</span><span class="n">status</span><span class="p">)</span> <span class="o">||</span> <span class="n">G_000E40_PB_BUSY</span><span class="p">(</span><span class="n">status</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;failed to reset GPU</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">ret</span> <span class="o">=</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span>
		<span class="n">dev_info</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;GPU reset succeed</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="n">r100_mc_resume</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">save</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">r100_set_common_regs</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ddev</span><span class="p">;</span>
	<span class="n">bool</span> <span class="n">force_dac2</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="cm">/* set these so they don&#39;t interfere with anything */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_OV0_SCALE_CNTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_SUBPIC_CNTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_VIPH_CONTROL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_I2C_CNTL_1</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_DVI_I2C_CNTL_1</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_CAP0_TRIG_CNTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_CAP1_TRIG_CNTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* always set up dac2 on rn50 and some rv100 as lots</span>
<span class="cm">	 * of servers seem to wire it up to a VGA port but</span>
<span class="cm">	 * don&#39;t report it in the bios connector</span>
<span class="cm">	 * table.</span>
<span class="cm">	 */</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">device</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* RN50 */</span>
	<span class="k">case</span> <span class="mh">0x515e</span>:
	<span class="k">case</span> <span class="mh">0x5969</span>:
		<span class="n">force_dac2</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
		<span class="cm">/* RV100*/</span>
	<span class="k">case</span> <span class="mh">0x5159</span>:
	<span class="k">case</span> <span class="mh">0x515a</span>:
		<span class="cm">/* DELL triple head servers */</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">subsystem_vendor</span> <span class="o">==</span> <span class="mh">0x1028</span> <span class="cm">/* DELL */</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
		    <span class="p">((</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">subsystem_device</span> <span class="o">==</span> <span class="mh">0x016c</span><span class="p">)</span> <span class="o">||</span>
		     <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">subsystem_device</span> <span class="o">==</span> <span class="mh">0x016d</span><span class="p">)</span> <span class="o">||</span>
		     <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">subsystem_device</span> <span class="o">==</span> <span class="mh">0x016e</span><span class="p">)</span> <span class="o">||</span>
		     <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">subsystem_device</span> <span class="o">==</span> <span class="mh">0x016f</span><span class="p">)</span> <span class="o">||</span>
		     <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">subsystem_device</span> <span class="o">==</span> <span class="mh">0x0170</span><span class="p">)</span> <span class="o">||</span>
		     <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">subsystem_device</span> <span class="o">==</span> <span class="mh">0x017d</span><span class="p">)</span> <span class="o">||</span>
		     <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">subsystem_device</span> <span class="o">==</span> <span class="mh">0x017e</span><span class="p">)</span> <span class="o">||</span>
		     <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">subsystem_device</span> <span class="o">==</span> <span class="mh">0x0183</span><span class="p">)</span> <span class="o">||</span>
		     <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">subsystem_device</span> <span class="o">==</span> <span class="mh">0x018a</span><span class="p">)</span> <span class="o">||</span>
		     <span class="p">(</span><span class="n">dev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="o">-&gt;</span><span class="n">subsystem_device</span> <span class="o">==</span> <span class="mh">0x019a</span><span class="p">)))</span>
			<span class="n">force_dac2</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">force_dac2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">disp_hw_debug</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_DISP_HW_DEBUG</span><span class="p">);</span>
		<span class="n">u32</span> <span class="n">tv_dac_cntl</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_TV_DAC_CNTL</span><span class="p">);</span>
		<span class="n">u32</span> <span class="n">dac2_cntl</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_DAC_CNTL2</span><span class="p">);</span>

		<span class="cm">/* For CRT on DAC2, don&#39;t turn it on if BIOS didn&#39;t</span>
<span class="cm">		   enable it, even it&#39;s detected.</span>
<span class="cm">		*/</span>

		<span class="cm">/* force it to crtc0 */</span>
		<span class="n">dac2_cntl</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">RADEON_DAC2_DAC_CLK_SEL</span><span class="p">;</span>
		<span class="n">dac2_cntl</span> <span class="o">|=</span> <span class="n">RADEON_DAC2_DAC2_CLK_SEL</span><span class="p">;</span>
		<span class="n">disp_hw_debug</span> <span class="o">|=</span> <span class="n">RADEON_CRT2_DISP1_SEL</span><span class="p">;</span>

		<span class="cm">/* set up the TV DAC */</span>
		<span class="n">tv_dac_cntl</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">RADEON_TV_DAC_PEDESTAL</span> <span class="o">|</span>
				 <span class="n">RADEON_TV_DAC_STD_MASK</span> <span class="o">|</span>
				 <span class="n">RADEON_TV_DAC_RDACPD</span> <span class="o">|</span>
				 <span class="n">RADEON_TV_DAC_GDACPD</span> <span class="o">|</span>
				 <span class="n">RADEON_TV_DAC_BDACPD</span> <span class="o">|</span>
				 <span class="n">RADEON_TV_DAC_BGADJ_MASK</span> <span class="o">|</span>
				 <span class="n">RADEON_TV_DAC_DACADJ_MASK</span><span class="p">);</span>
		<span class="n">tv_dac_cntl</span> <span class="o">|=</span> <span class="p">(</span><span class="n">RADEON_TV_DAC_NBLANK</span> <span class="o">|</span>
				<span class="n">RADEON_TV_DAC_NHOLD</span> <span class="o">|</span>
				<span class="n">RADEON_TV_DAC_STD_PS2</span> <span class="o">|</span>
				<span class="p">(</span><span class="mh">0x58</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">));</span>

		<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_TV_DAC_CNTL</span><span class="p">,</span> <span class="n">tv_dac_cntl</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_DISP_HW_DEBUG</span><span class="p">,</span> <span class="n">disp_hw_debug</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_DAC_CNTL2</span><span class="p">,</span> <span class="n">dac2_cntl</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* switch PM block to ACPI mode */</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32_PLL</span><span class="p">(</span><span class="n">RADEON_PLL_PWRMGT_CNTL</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">RADEON_PM_MODE_SEL</span><span class="p">;</span>
	<span class="n">WREG32_PLL</span><span class="p">(</span><span class="n">RADEON_PLL_PWRMGT_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>

<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * VRAM info</span>
<span class="cm"> */</span>
<span class="k">static</span> <span class="kt">void</span> <span class="nf">r100_vram_get_type</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_is_ddr</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_IGP</span><span class="p">)</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_is_ddr</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_MEM_SDRAM_MODE_REG</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">RADEON_MEM_CFG_TYPE_DDR</span><span class="p">)</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_is_ddr</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RV100</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RS100</span><span class="p">)</span> <span class="o">||</span>
	    <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RS200</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_MEM_CNTL</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="n">RV100_HALF_MODE</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_width</span> <span class="o">=</span> <span class="mi">32</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_width</span> <span class="o">=</span> <span class="mi">64</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_SINGLE_CRTC</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_width</span> <span class="o">/=</span> <span class="mi">4</span><span class="p">;</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_is_ddr</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">&lt;=</span> <span class="n">CHIP_RV280</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_MEM_CNTL</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">&amp;</span> <span class="n">RADEON_MEM_NUM_CHANNELS_MASK</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_width</span> <span class="o">=</span> <span class="mi">128</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_width</span> <span class="o">=</span> <span class="mi">64</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="cm">/* newer IGPs */</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_width</span> <span class="o">=</span> <span class="mi">128</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="n">u32</span> <span class="nf">r100_get_accessible_vram</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">aper_size</span><span class="p">;</span>
	<span class="n">u8</span> <span class="n">byte</span><span class="p">;</span>

	<span class="n">aper_size</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_CONFIG_APER_SIZE</span><span class="p">);</span>

	<span class="cm">/* Set HDP_APER_CNTL only on cards that are known not to be broken,</span>
<span class="cm">	 * that is has the 2nd generation multifunction PCI interface</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RV280</span> <span class="o">||</span>
	    <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">&gt;=</span> <span class="n">CHIP_RV350</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WREG32_P</span><span class="p">(</span><span class="n">RADEON_HOST_PATH_CNTL</span><span class="p">,</span> <span class="n">RADEON_HDP_APER_CNTL</span><span class="p">,</span>
		       <span class="o">~</span><span class="n">RADEON_HDP_APER_CNTL</span><span class="p">);</span>
		<span class="n">DRM_INFO</span><span class="p">(</span><span class="s">&quot;Generation 2 PCI interface, using max accessible memory</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">aper_size</span> <span class="o">*</span> <span class="mi">2</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Older cards have all sorts of funny issues to deal with. First</span>
<span class="cm">	 * check if it&#39;s a multifunction card by reading the PCI config</span>
<span class="cm">	 * header type... Limit those to one aperture size</span>
<span class="cm">	 */</span>
	<span class="n">pci_read_config_byte</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">,</span> <span class="mh">0xe</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">byte</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">byte</span> <span class="o">&amp;</span> <span class="mh">0x80</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_INFO</span><span class="p">(</span><span class="s">&quot;Generation 1 PCI interface in multifunction mode</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">DRM_INFO</span><span class="p">(</span><span class="s">&quot;Limiting VRAM to one aperture</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">aper_size</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Single function older card. We read HDP_APER_CNTL to see how the BIOS</span>
<span class="cm">	 * have set it up. We don&#39;t write this as it&#39;s broken on some ASICs but</span>
<span class="cm">	 * we expect the BIOS to have done the right thing (might be too optimistic...)</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_HOST_PATH_CNTL</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">RADEON_HDP_APER_CNTL</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">aper_size</span> <span class="o">*</span> <span class="mi">2</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">aper_size</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">r100_vram_init_sizes</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u64</span> <span class="n">config_aper_size</span><span class="p">;</span>

	<span class="cm">/* work out accessible VRAM */</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">aper_base</span> <span class="o">=</span> <span class="n">pci_resource_start</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">aper_size</span> <span class="o">=</span> <span class="n">pci_resource_len</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pdev</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">visible_vram_size</span> <span class="o">=</span> <span class="n">r100_get_accessible_vram</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="cm">/* FIXME we don&#39;t use the second aperture yet when we could use it */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">visible_vram_size</span> <span class="o">&gt;</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">aper_size</span><span class="p">)</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">visible_vram_size</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">aper_size</span><span class="p">;</span>
	<span class="n">config_aper_size</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_CONFIG_APER_SIZE</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_IGP</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">tom</span><span class="p">;</span>
		<span class="cm">/* read NB_TOM to get the amount of ram stolen for the GPU */</span>
		<span class="n">tom</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_NB_TOM</span><span class="p">);</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">real_vram_size</span> <span class="o">=</span> <span class="p">(((</span><span class="n">tom</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">-</span> <span class="p">(</span><span class="n">tom</span> <span class="o">&amp;</span> <span class="mh">0xffff</span><span class="p">)</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_CONFIG_MEMSIZE</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">real_vram_size</span><span class="p">);</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">mc_vram_size</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">real_vram_size</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">real_vram_size</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_CONFIG_MEMSIZE</span><span class="p">);</span>
		<span class="cm">/* Some production boards of m6 will report 0</span>
<span class="cm">		 * if it&#39;s 8 MB</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">real_vram_size</span> <span class="o">==</span> <span class="mi">0</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">real_vram_size</span> <span class="o">=</span> <span class="mi">8192</span> <span class="o">*</span> <span class="mi">1024</span><span class="p">;</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_CONFIG_MEMSIZE</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">real_vram_size</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="cm">/* Fix for RN50, M6, M7 with 8/16/32(??) MBs of VRAM - </span>
<span class="cm">		 * Novell bug 204882 + along with lots of ubuntu ones</span>
<span class="cm">		 */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">aper_size</span> <span class="o">&gt;</span> <span class="n">config_aper_size</span><span class="p">)</span>
			<span class="n">config_aper_size</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">aper_size</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">config_aper_size</span> <span class="o">&gt;</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">real_vram_size</span><span class="p">)</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">mc_vram_size</span> <span class="o">=</span> <span class="n">config_aper_size</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">mc_vram_size</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">real_vram_size</span><span class="p">;</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">r100_vga_set_state</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="n">bool</span> <span class="n">state</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">temp</span><span class="p">;</span>

	<span class="n">temp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_CONFIG_CNTL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">state</span> <span class="o">==</span> <span class="nb">false</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">temp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">RADEON_CFG_VGA_RAM_EN</span><span class="p">;</span>
		<span class="n">temp</span> <span class="o">|=</span> <span class="n">RADEON_CFG_VGA_IO_DIS</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">temp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">RADEON_CFG_VGA_IO_DIS</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_CONFIG_CNTL</span><span class="p">,</span> <span class="n">temp</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">r100_mc_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u64</span> <span class="n">base</span><span class="p">;</span>

	<span class="n">r100_vram_get_type</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">r100_vram_init_sizes</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">base</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">aper_base</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_IGP</span><span class="p">)</span>
		<span class="n">base</span> <span class="o">=</span> <span class="p">(</span><span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_NB_TOM</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xffff</span><span class="p">)</span> <span class="o">&lt;&lt;</span> <span class="mi">16</span><span class="p">;</span>
	<span class="n">radeon_vram_location</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">,</span> <span class="n">base</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">gtt_base_align</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_AGP</span><span class="p">))</span>
		<span class="n">radeon_gtt_location</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">);</span>
	<span class="n">radeon_update_bandwidth_info</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
<span class="p">}</span>


<span class="cm">/*</span>
<span class="cm"> * Indirect registers accessor</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">r100_pll_errata_after_index</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pll_errata</span> <span class="o">&amp;</span> <span class="n">CHIP_ERRATA_PLL_DUMMYREADS</span><span class="p">)</span> <span class="p">{</span>
		<span class="p">(</span><span class="kt">void</span><span class="p">)</span><span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_CLOCK_CNTL_DATA</span><span class="p">);</span>
		<span class="p">(</span><span class="kt">void</span><span class="p">)</span><span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_CRTC_GEN_CNTL</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">r100_pll_errata_after_data</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* This workarounds is necessary on RV100, RS100 and RS200 chips</span>
<span class="cm">	 * or the chip could hang on a subsequent access</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pll_errata</span> <span class="o">&amp;</span> <span class="n">CHIP_ERRATA_PLL_DELAY</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">mdelay</span><span class="p">(</span><span class="mi">5</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* This function is required to workaround a hardware bug in some (all?)</span>
<span class="cm">	 * revisions of the R300.  This workaround should be called after every</span>
<span class="cm">	 * CLOCK_CNTL_INDEX register access.  If not, register reads afterward</span>
<span class="cm">	 * may not be correct.</span>
<span class="cm">	 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pll_errata</span> <span class="o">&amp;</span> <span class="n">CHIP_ERRATA_R300_CG</span><span class="p">)</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">save</span><span class="p">,</span> <span class="n">tmp</span><span class="p">;</span>

		<span class="n">save</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_CLOCK_CNTL_INDEX</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">save</span> <span class="o">&amp;</span> <span class="o">~</span><span class="p">(</span><span class="mh">0x3f</span> <span class="o">|</span> <span class="n">RADEON_PLL_WR_EN</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_CLOCK_CNTL_INDEX</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_CLOCK_CNTL_DATA</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_CLOCK_CNTL_INDEX</span><span class="p">,</span> <span class="n">save</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">uint32_t</span> <span class="nf">r100_pll_rreg</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">data</span><span class="p">;</span>

	<span class="n">WREG8</span><span class="p">(</span><span class="n">RADEON_CLOCK_CNTL_INDEX</span><span class="p">,</span> <span class="n">reg</span> <span class="o">&amp;</span> <span class="mh">0x3f</span><span class="p">);</span>
	<span class="n">r100_pll_errata_after_index</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">data</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_CLOCK_CNTL_DATA</span><span class="p">);</span>
	<span class="n">r100_pll_errata_after_data</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">data</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">r100_pll_wreg</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">reg</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">v</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">WREG8</span><span class="p">(</span><span class="n">RADEON_CLOCK_CNTL_INDEX</span><span class="p">,</span> <span class="p">((</span><span class="n">reg</span> <span class="o">&amp;</span> <span class="mh">0x3f</span><span class="p">)</span> <span class="o">|</span> <span class="n">RADEON_PLL_WR_EN</span><span class="p">));</span>
	<span class="n">r100_pll_errata_after_index</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_CLOCK_CNTL_DATA</span><span class="p">,</span> <span class="n">v</span><span class="p">);</span>
	<span class="n">r100_pll_errata_after_data</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">r100_set_safe_registers</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_RN50</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r100</span><span class="p">.</span><span class="n">reg_safe_bm</span> <span class="o">=</span> <span class="n">rn50_reg_safe_bm</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r100</span><span class="p">.</span><span class="n">reg_safe_bm_size</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">rn50_reg_safe_bm</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">&lt;</span> <span class="n">CHIP_R200</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r100</span><span class="p">.</span><span class="n">reg_safe_bm</span> <span class="o">=</span> <span class="n">r100_reg_safe_bm</span><span class="p">;</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r100</span><span class="p">.</span><span class="n">reg_safe_bm_size</span> <span class="o">=</span> <span class="n">ARRAY_SIZE</span><span class="p">(</span><span class="n">r100_reg_safe_bm</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">r200_set_safe_registers</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Debugfs info</span>
<span class="cm"> */</span>
<span class="cp">#if defined(CONFIG_DEBUG_FS)</span>
<span class="k">static</span> <span class="kt">int</span> <span class="nf">r100_debugfs_rbbm_info</span><span class="p">(</span><span class="k">struct</span> <span class="n">seq_file</span> <span class="o">*</span><span class="n">m</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_info_node</span> <span class="o">*</span><span class="n">node</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">drm_info_node</span> <span class="o">*</span><span class="p">)</span> <span class="n">m</span><span class="o">-&gt;</span><span class="n">private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">node</span><span class="o">-&gt;</span><span class="n">minor</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">reg</span><span class="p">,</span> <span class="n">value</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">seq_printf</span><span class="p">(</span><span class="n">m</span><span class="p">,</span> <span class="s">&quot;RBBM_STATUS 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_RBBM_STATUS</span><span class="p">));</span>
	<span class="n">seq_printf</span><span class="p">(</span><span class="n">m</span><span class="p">,</span> <span class="s">&quot;RBBM_CMDFIFO_STAT 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">RREG32</span><span class="p">(</span><span class="mh">0xE7C</span><span class="p">));</span>
	<span class="n">seq_printf</span><span class="p">(</span><span class="n">m</span><span class="p">,</span> <span class="s">&quot;CP_STAT 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_CP_STAT</span><span class="p">));</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">64</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_RBBM_CMDFIFO_ADDR</span><span class="p">,</span> <span class="n">i</span> <span class="o">|</span> <span class="mh">0x100</span><span class="p">);</span>
		<span class="n">reg</span> <span class="o">=</span> <span class="p">(</span><span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_RBBM_CMDFIFO_DATA</span><span class="p">)</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">;</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_RBBM_CMDFIFO_ADDR</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
		<span class="n">value</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_RBBM_CMDFIFO_DATA</span><span class="p">);</span>
		<span class="n">seq_printf</span><span class="p">(</span><span class="n">m</span><span class="p">,</span> <span class="s">&quot;[0x%03X] 0x%04X=0x%08X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="n">value</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">r100_debugfs_cp_ring_info</span><span class="p">(</span><span class="k">struct</span> <span class="n">seq_file</span> <span class="o">*</span><span class="n">m</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_info_node</span> <span class="o">*</span><span class="n">node</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">drm_info_node</span> <span class="o">*</span><span class="p">)</span> <span class="n">m</span><span class="o">-&gt;</span><span class="n">private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">node</span><span class="o">-&gt;</span><span class="n">minor</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_ring</span> <span class="o">*</span><span class="n">ring</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">RADEON_RING_TYPE_GFX_INDEX</span><span class="p">];</span>
	<span class="kt">uint32_t</span> <span class="n">rdp</span><span class="p">,</span> <span class="n">wdp</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">count</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">j</span><span class="p">;</span>

	<span class="n">radeon_ring_free_size</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">ring</span><span class="p">);</span>
	<span class="n">rdp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_CP_RB_RPTR</span><span class="p">);</span>
	<span class="n">wdp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_CP_RB_WPTR</span><span class="p">);</span>
	<span class="n">count</span> <span class="o">=</span> <span class="p">(</span><span class="n">rdp</span> <span class="o">+</span> <span class="n">ring</span><span class="o">-&gt;</span><span class="n">ring_size</span> <span class="o">-</span> <span class="n">wdp</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">ring</span><span class="o">-&gt;</span><span class="n">ptr_mask</span><span class="p">;</span>
	<span class="n">seq_printf</span><span class="p">(</span><span class="n">m</span><span class="p">,</span> <span class="s">&quot;CP_STAT 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_CP_STAT</span><span class="p">));</span>
	<span class="n">seq_printf</span><span class="p">(</span><span class="n">m</span><span class="p">,</span> <span class="s">&quot;CP_RB_WPTR 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">wdp</span><span class="p">);</span>
	<span class="n">seq_printf</span><span class="p">(</span><span class="n">m</span><span class="p">,</span> <span class="s">&quot;CP_RB_RPTR 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">rdp</span><span class="p">);</span>
	<span class="n">seq_printf</span><span class="p">(</span><span class="n">m</span><span class="p">,</span> <span class="s">&quot;%u free dwords in ring</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ring</span><span class="o">-&gt;</span><span class="n">ring_free_dw</span><span class="p">);</span>
	<span class="n">seq_printf</span><span class="p">(</span><span class="n">m</span><span class="p">,</span> <span class="s">&quot;%u dwords in ring</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">count</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">j</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">j</span> <span class="o">&lt;=</span> <span class="n">count</span><span class="p">;</span> <span class="n">j</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">i</span> <span class="o">=</span> <span class="p">(</span><span class="n">rdp</span> <span class="o">+</span> <span class="n">j</span><span class="p">)</span> <span class="o">&amp;</span> <span class="n">ring</span><span class="o">-&gt;</span><span class="n">ptr_mask</span><span class="p">;</span>
		<span class="n">seq_printf</span><span class="p">(</span><span class="n">m</span><span class="p">,</span> <span class="s">&quot;r[%04d]=0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">ring</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">i</span><span class="p">]);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>


<span class="k">static</span> <span class="kt">int</span> <span class="nf">r100_debugfs_cp_csq_fifo</span><span class="p">(</span><span class="k">struct</span> <span class="n">seq_file</span> <span class="o">*</span><span class="n">m</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_info_node</span> <span class="o">*</span><span class="n">node</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">drm_info_node</span> <span class="o">*</span><span class="p">)</span> <span class="n">m</span><span class="o">-&gt;</span><span class="n">private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">node</span><span class="o">-&gt;</span><span class="n">minor</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">csq_stat</span><span class="p">,</span> <span class="n">csq2_stat</span><span class="p">,</span> <span class="n">tmp</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">r_rptr</span><span class="p">,</span> <span class="n">r_wptr</span><span class="p">,</span> <span class="n">ib1_rptr</span><span class="p">,</span> <span class="n">ib1_wptr</span><span class="p">,</span> <span class="n">ib2_rptr</span><span class="p">,</span> <span class="n">ib2_wptr</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">i</span><span class="p">;</span>

	<span class="n">seq_printf</span><span class="p">(</span><span class="n">m</span><span class="p">,</span> <span class="s">&quot;CP_STAT 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_CP_STAT</span><span class="p">));</span>
	<span class="n">seq_printf</span><span class="p">(</span><span class="n">m</span><span class="p">,</span> <span class="s">&quot;CP_CSQ_MODE 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_CP_CSQ_MODE</span><span class="p">));</span>
	<span class="n">csq_stat</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_CP_CSQ_STAT</span><span class="p">);</span>
	<span class="n">csq2_stat</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_CP_CSQ2_STAT</span><span class="p">);</span>
	<span class="n">r_rptr</span> <span class="o">=</span> <span class="p">(</span><span class="n">csq_stat</span> <span class="o">&gt;&gt;</span> <span class="mi">0</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x3ff</span><span class="p">;</span>
	<span class="n">r_wptr</span> <span class="o">=</span> <span class="p">(</span><span class="n">csq_stat</span> <span class="o">&gt;&gt;</span> <span class="mi">10</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x3ff</span><span class="p">;</span>
	<span class="n">ib1_rptr</span> <span class="o">=</span> <span class="p">(</span><span class="n">csq_stat</span> <span class="o">&gt;&gt;</span> <span class="mi">20</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x3ff</span><span class="p">;</span>
	<span class="n">ib1_wptr</span> <span class="o">=</span> <span class="p">(</span><span class="n">csq2_stat</span> <span class="o">&gt;&gt;</span> <span class="mi">0</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x3ff</span><span class="p">;</span>
	<span class="n">ib2_rptr</span> <span class="o">=</span> <span class="p">(</span><span class="n">csq2_stat</span> <span class="o">&gt;&gt;</span> <span class="mi">10</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x3ff</span><span class="p">;</span>
	<span class="n">ib2_wptr</span> <span class="o">=</span> <span class="p">(</span><span class="n">csq2_stat</span> <span class="o">&gt;&gt;</span> <span class="mi">20</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x3ff</span><span class="p">;</span>
	<span class="n">seq_printf</span><span class="p">(</span><span class="n">m</span><span class="p">,</span> <span class="s">&quot;CP_CSQ_STAT 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">csq_stat</span><span class="p">);</span>
	<span class="n">seq_printf</span><span class="p">(</span><span class="n">m</span><span class="p">,</span> <span class="s">&quot;CP_CSQ2_STAT 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">csq2_stat</span><span class="p">);</span>
	<span class="n">seq_printf</span><span class="p">(</span><span class="n">m</span><span class="p">,</span> <span class="s">&quot;Ring rptr %u</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">r_rptr</span><span class="p">);</span>
	<span class="n">seq_printf</span><span class="p">(</span><span class="n">m</span><span class="p">,</span> <span class="s">&quot;Ring wptr %u</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">r_wptr</span><span class="p">);</span>
	<span class="n">seq_printf</span><span class="p">(</span><span class="n">m</span><span class="p">,</span> <span class="s">&quot;Indirect1 rptr %u</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ib1_rptr</span><span class="p">);</span>
	<span class="n">seq_printf</span><span class="p">(</span><span class="n">m</span><span class="p">,</span> <span class="s">&quot;Indirect1 wptr %u</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ib1_wptr</span><span class="p">);</span>
	<span class="n">seq_printf</span><span class="p">(</span><span class="n">m</span><span class="p">,</span> <span class="s">&quot;Indirect2 rptr %u</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ib2_rptr</span><span class="p">);</span>
	<span class="n">seq_printf</span><span class="p">(</span><span class="n">m</span><span class="p">,</span> <span class="s">&quot;Indirect2 wptr %u</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">ib2_wptr</span><span class="p">);</span>
	<span class="cm">/* FIXME: 0, 128, 640 depends on fifo setup see cp_init_kms</span>
<span class="cm">	 * 128 = indirect1_start * 8 &amp; 640 = indirect2_start * 8 */</span>
	<span class="n">seq_printf</span><span class="p">(</span><span class="n">m</span><span class="p">,</span> <span class="s">&quot;Ring fifo:</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="mi">256</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_CP_CSQ_ADDR</span><span class="p">,</span> <span class="n">i</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_CP_CSQ_DATA</span><span class="p">);</span>
		<span class="n">seq_printf</span><span class="p">(</span><span class="n">m</span><span class="p">,</span> <span class="s">&quot;rfifo[%04d]=0x%08X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">seq_printf</span><span class="p">(</span><span class="n">m</span><span class="p">,</span> <span class="s">&quot;Indirect1 fifo:</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">256</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;=</span> <span class="mi">512</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_CP_CSQ_ADDR</span><span class="p">,</span> <span class="n">i</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_CP_CSQ_DATA</span><span class="p">);</span>
		<span class="n">seq_printf</span><span class="p">(</span><span class="n">m</span><span class="p">,</span> <span class="s">&quot;ib1fifo[%04d]=0x%08X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">seq_printf</span><span class="p">(</span><span class="n">m</span><span class="p">,</span> <span class="s">&quot;Indirect2 fifo:</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">640</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">ib1_wptr</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_CP_CSQ_ADDR</span><span class="p">,</span> <span class="n">i</span> <span class="o">&lt;&lt;</span> <span class="mi">2</span><span class="p">);</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_CP_CSQ_DATA</span><span class="p">);</span>
		<span class="n">seq_printf</span><span class="p">(</span><span class="n">m</span><span class="p">,</span> <span class="s">&quot;ib2fifo[%04d]=0x%08X</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">r100_debugfs_mc_info</span><span class="p">(</span><span class="k">struct</span> <span class="n">seq_file</span> <span class="o">*</span><span class="n">m</span><span class="p">,</span> <span class="kt">void</span> <span class="o">*</span><span class="n">data</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">drm_info_node</span> <span class="o">*</span><span class="n">node</span> <span class="o">=</span> <span class="p">(</span><span class="k">struct</span> <span class="n">drm_info_node</span> <span class="o">*</span><span class="p">)</span> <span class="n">m</span><span class="o">-&gt;</span><span class="n">private</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_device</span> <span class="o">*</span><span class="n">dev</span> <span class="o">=</span> <span class="n">node</span><span class="o">-&gt;</span><span class="n">minor</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span> <span class="o">=</span> <span class="n">dev</span><span class="o">-&gt;</span><span class="n">dev_private</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_CONFIG_MEMSIZE</span><span class="p">);</span>
	<span class="n">seq_printf</span><span class="p">(</span><span class="n">m</span><span class="p">,</span> <span class="s">&quot;CONFIG_MEMSIZE 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_MC_FB_LOCATION</span><span class="p">);</span>
	<span class="n">seq_printf</span><span class="p">(</span><span class="n">m</span><span class="p">,</span> <span class="s">&quot;MC_FB_LOCATION 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_BUS_CNTL</span><span class="p">);</span>
	<span class="n">seq_printf</span><span class="p">(</span><span class="n">m</span><span class="p">,</span> <span class="s">&quot;BUS_CNTL 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_MC_AGP_LOCATION</span><span class="p">);</span>
	<span class="n">seq_printf</span><span class="p">(</span><span class="n">m</span><span class="p">,</span> <span class="s">&quot;MC_AGP_LOCATION 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_AGP_BASE</span><span class="p">);</span>
	<span class="n">seq_printf</span><span class="p">(</span><span class="n">m</span><span class="p">,</span> <span class="s">&quot;AGP_BASE 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_HOST_PATH_CNTL</span><span class="p">);</span>
	<span class="n">seq_printf</span><span class="p">(</span><span class="n">m</span><span class="p">,</span> <span class="s">&quot;HOST_PATH_CNTL 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="mh">0x01D0</span><span class="p">);</span>
	<span class="n">seq_printf</span><span class="p">(</span><span class="n">m</span><span class="p">,</span> <span class="s">&quot;AIC_CTRL 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_AIC_LO_ADDR</span><span class="p">);</span>
	<span class="n">seq_printf</span><span class="p">(</span><span class="n">m</span><span class="p">,</span> <span class="s">&quot;AIC_LO_ADDR 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_AIC_HI_ADDR</span><span class="p">);</span>
	<span class="n">seq_printf</span><span class="p">(</span><span class="n">m</span><span class="p">,</span> <span class="s">&quot;AIC_HI_ADDR 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="mh">0x01E4</span><span class="p">);</span>
	<span class="n">seq_printf</span><span class="p">(</span><span class="n">m</span><span class="p">,</span> <span class="s">&quot;AIC_TLB_ADDR 0x%08x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">drm_info_list</span> <span class="n">r100_debugfs_rbbm_list</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span><span class="s">&quot;r100_rbbm_info&quot;</span><span class="p">,</span> <span class="n">r100_debugfs_rbbm_info</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">drm_info_list</span> <span class="n">r100_debugfs_cp_list</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span><span class="s">&quot;r100_cp_ring_info&quot;</span><span class="p">,</span> <span class="n">r100_debugfs_cp_ring_info</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">},</span>
	<span class="p">{</span><span class="s">&quot;r100_cp_csq_fifo&quot;</span><span class="p">,</span> <span class="n">r100_debugfs_cp_csq_fifo</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">},</span>
<span class="p">};</span>

<span class="k">static</span> <span class="k">struct</span> <span class="n">drm_info_list</span> <span class="n">r100_debugfs_mc_info_list</span><span class="p">[]</span> <span class="o">=</span> <span class="p">{</span>
	<span class="p">{</span><span class="s">&quot;r100_mc_info&quot;</span><span class="p">,</span> <span class="n">r100_debugfs_mc_info</span><span class="p">,</span> <span class="mi">0</span><span class="p">,</span> <span class="nb">NULL</span><span class="p">},</span>
<span class="p">};</span>
<span class="cp">#endif</span>

<span class="kt">int</span> <span class="nf">r100_debugfs_rbbm_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
<span class="cp">#if defined(CONFIG_DEBUG_FS)</span>
	<span class="k">return</span> <span class="n">radeon_debugfs_add_files</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">r100_debugfs_rbbm_list</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
<span class="cp">#else</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">r100_debugfs_cp_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
<span class="cp">#if defined(CONFIG_DEBUG_FS)</span>
	<span class="k">return</span> <span class="n">radeon_debugfs_add_files</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">r100_debugfs_cp_list</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
<span class="cp">#else</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">r100_debugfs_mc_info_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
<span class="cp">#if defined(CONFIG_DEBUG_FS)</span>
	<span class="k">return</span> <span class="n">radeon_debugfs_add_files</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">r100_debugfs_mc_info_list</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
<span class="cp">#else</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="cp">#endif</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">r100_set_surface_reg</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">,</span>
			 <span class="kt">uint32_t</span> <span class="n">tiling_flags</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">pitch</span><span class="p">,</span>
			 <span class="kt">uint32_t</span> <span class="n">offset</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">obj_size</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">surf_index</span> <span class="o">=</span> <span class="n">reg</span> <span class="o">*</span> <span class="mi">16</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">flags</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">&lt;=</span> <span class="n">CHIP_RS200</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">tiling_flags</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">RADEON_TILING_MACRO</span><span class="o">|</span><span class="n">RADEON_TILING_MICRO</span><span class="p">))</span>
				 <span class="o">==</span> <span class="p">(</span><span class="n">RADEON_TILING_MACRO</span><span class="o">|</span><span class="n">RADEON_TILING_MICRO</span><span class="p">))</span>
			<span class="n">flags</span> <span class="o">|=</span> <span class="n">RADEON_SURF_TILE_COLOR_BOTH</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">tiling_flags</span> <span class="o">&amp;</span> <span class="n">RADEON_TILING_MACRO</span><span class="p">)</span>
			<span class="n">flags</span> <span class="o">|=</span> <span class="n">RADEON_SURF_TILE_COLOR_MACRO</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">&lt;=</span> <span class="n">CHIP_RV280</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">tiling_flags</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">RADEON_TILING_MACRO</span><span class="p">))</span>
			<span class="n">flags</span> <span class="o">|=</span> <span class="n">R200_SURF_TILE_COLOR_MACRO</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">tiling_flags</span> <span class="o">&amp;</span> <span class="n">RADEON_TILING_MICRO</span><span class="p">)</span>
			<span class="n">flags</span> <span class="o">|=</span> <span class="n">R200_SURF_TILE_COLOR_MICRO</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">tiling_flags</span> <span class="o">&amp;</span> <span class="n">RADEON_TILING_MACRO</span><span class="p">)</span>
			<span class="n">flags</span> <span class="o">|=</span> <span class="n">R300_SURF_TILE_MACRO</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">tiling_flags</span> <span class="o">&amp;</span> <span class="n">RADEON_TILING_MICRO</span><span class="p">)</span>
			<span class="n">flags</span> <span class="o">|=</span> <span class="n">R300_SURF_TILE_MICRO</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">tiling_flags</span> <span class="o">&amp;</span> <span class="n">RADEON_TILING_SWAP_16BIT</span><span class="p">)</span>
		<span class="n">flags</span> <span class="o">|=</span> <span class="n">RADEON_SURF_AP0_SWP_16BPP</span> <span class="o">|</span> <span class="n">RADEON_SURF_AP1_SWP_16BPP</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">tiling_flags</span> <span class="o">&amp;</span> <span class="n">RADEON_TILING_SWAP_32BIT</span><span class="p">)</span>
		<span class="n">flags</span> <span class="o">|=</span> <span class="n">RADEON_SURF_AP0_SWP_32BPP</span> <span class="o">|</span> <span class="n">RADEON_SURF_AP1_SWP_32BPP</span><span class="p">;</span>

	<span class="cm">/* when we aren&#39;t tiling the pitch seems to needs to be furtherdivided down. - tested on power5 + rn50 server */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">tiling_flags</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">RADEON_TILING_SWAP_16BIT</span> <span class="o">|</span> <span class="n">RADEON_TILING_SWAP_32BIT</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">tiling_flags</span> <span class="o">&amp;</span> <span class="p">(</span><span class="n">RADEON_TILING_MACRO</span> <span class="o">|</span> <span class="n">RADEON_TILING_MICRO</span><span class="p">)))</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_RN50</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span>
				<span class="n">pitch</span> <span class="o">/=</span> <span class="mi">16</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* r100/r200 divide by 16 */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">&lt;</span> <span class="n">CHIP_R300</span><span class="p">)</span>
		<span class="n">flags</span> <span class="o">|=</span> <span class="n">pitch</span> <span class="o">/</span> <span class="mi">16</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">flags</span> <span class="o">|=</span> <span class="n">pitch</span> <span class="o">/</span> <span class="mi">8</span><span class="p">;</span>


	<span class="n">DRM_DEBUG_KMS</span><span class="p">(</span><span class="s">&quot;writing surface %d %d %x %x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">reg</span><span class="p">,</span> <span class="n">flags</span><span class="p">,</span> <span class="n">offset</span><span class="p">,</span> <span class="n">offset</span><span class="o">+</span><span class="n">obj_size</span><span class="o">-</span><span class="mi">1</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_SURFACE0_INFO</span> <span class="o">+</span> <span class="n">surf_index</span><span class="p">,</span> <span class="n">flags</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_SURFACE0_LOWER_BOUND</span> <span class="o">+</span> <span class="n">surf_index</span><span class="p">,</span> <span class="n">offset</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_SURFACE0_UPPER_BOUND</span> <span class="o">+</span> <span class="n">surf_index</span><span class="p">,</span> <span class="n">offset</span> <span class="o">+</span> <span class="n">obj_size</span> <span class="o">-</span> <span class="mi">1</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">r100_clear_surface_reg</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="kt">int</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">surf_index</span> <span class="o">=</span> <span class="n">reg</span> <span class="o">*</span> <span class="mi">16</span><span class="p">;</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_SURFACE0_INFO</span> <span class="o">+</span> <span class="n">surf_index</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">r100_bandwidth_update</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">fixed20_12</span> <span class="n">trcd_ff</span><span class="p">,</span> <span class="n">trp_ff</span><span class="p">,</span> <span class="n">tras_ff</span><span class="p">,</span> <span class="n">trbs_ff</span><span class="p">,</span> <span class="n">tcas_ff</span><span class="p">;</span>
	<span class="n">fixed20_12</span> <span class="n">sclk_ff</span><span class="p">,</span> <span class="n">mclk_ff</span><span class="p">,</span> <span class="n">sclk_eff_ff</span><span class="p">,</span> <span class="n">sclk_delay_ff</span><span class="p">;</span>
	<span class="n">fixed20_12</span> <span class="n">peak_disp_bw</span><span class="p">,</span> <span class="n">mem_bw</span><span class="p">,</span> <span class="n">pix_clk</span><span class="p">,</span> <span class="n">pix_clk2</span><span class="p">,</span> <span class="n">temp_ff</span><span class="p">,</span> <span class="n">crit_point_ff</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">temp</span><span class="p">,</span> <span class="n">data</span><span class="p">,</span> <span class="n">mem_trcd</span><span class="p">,</span> <span class="n">mem_trp</span><span class="p">,</span> <span class="n">mem_tras</span><span class="p">;</span>
	<span class="n">fixed20_12</span> <span class="n">memtcas_ff</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="n">dfixed_init</span><span class="p">(</span><span class="mi">1</span><span class="p">),</span>
		<span class="n">dfixed_init</span><span class="p">(</span><span class="mi">2</span><span class="p">),</span>
		<span class="n">dfixed_init</span><span class="p">(</span><span class="mi">3</span><span class="p">),</span>
		<span class="n">dfixed_init</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span>
		<span class="n">dfixed_init_half</span><span class="p">(</span><span class="mi">1</span><span class="p">),</span>
		<span class="n">dfixed_init_half</span><span class="p">(</span><span class="mi">2</span><span class="p">),</span>
		<span class="n">dfixed_init</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span>
	<span class="p">};</span>
	<span class="n">fixed20_12</span> <span class="n">memtcas_rs480_ff</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="n">dfixed_init</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span>
		<span class="n">dfixed_init</span><span class="p">(</span><span class="mi">1</span><span class="p">),</span>
		<span class="n">dfixed_init</span><span class="p">(</span><span class="mi">2</span><span class="p">),</span>
		<span class="n">dfixed_init</span><span class="p">(</span><span class="mi">3</span><span class="p">),</span>
		<span class="n">dfixed_init</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span>
		<span class="n">dfixed_init_half</span><span class="p">(</span><span class="mi">1</span><span class="p">),</span>
		<span class="n">dfixed_init_half</span><span class="p">(</span><span class="mi">2</span><span class="p">),</span>
		<span class="n">dfixed_init_half</span><span class="p">(</span><span class="mi">3</span><span class="p">),</span>
	<span class="p">};</span>
	<span class="n">fixed20_12</span> <span class="n">memtcas2_ff</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="n">dfixed_init</span><span class="p">(</span><span class="mi">0</span><span class="p">),</span>
		<span class="n">dfixed_init</span><span class="p">(</span><span class="mi">1</span><span class="p">),</span>
		<span class="n">dfixed_init</span><span class="p">(</span><span class="mi">2</span><span class="p">),</span>
		<span class="n">dfixed_init</span><span class="p">(</span><span class="mi">3</span><span class="p">),</span>
		<span class="n">dfixed_init</span><span class="p">(</span><span class="mi">4</span><span class="p">),</span>
		<span class="n">dfixed_init</span><span class="p">(</span><span class="mi">5</span><span class="p">),</span>
		<span class="n">dfixed_init</span><span class="p">(</span><span class="mi">6</span><span class="p">),</span>
		<span class="n">dfixed_init</span><span class="p">(</span><span class="mi">7</span><span class="p">),</span>
	<span class="p">};</span>
	<span class="n">fixed20_12</span> <span class="n">memtrbs</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="n">dfixed_init</span><span class="p">(</span><span class="mi">1</span><span class="p">),</span>
		<span class="n">dfixed_init_half</span><span class="p">(</span><span class="mi">1</span><span class="p">),</span>
		<span class="n">dfixed_init</span><span class="p">(</span><span class="mi">2</span><span class="p">),</span>
		<span class="n">dfixed_init_half</span><span class="p">(</span><span class="mi">2</span><span class="p">),</span>
		<span class="n">dfixed_init</span><span class="p">(</span><span class="mi">3</span><span class="p">),</span>
		<span class="n">dfixed_init_half</span><span class="p">(</span><span class="mi">3</span><span class="p">),</span>
		<span class="n">dfixed_init</span><span class="p">(</span><span class="mi">4</span><span class="p">),</span>
		<span class="n">dfixed_init_half</span><span class="p">(</span><span class="mi">4</span><span class="p">)</span>
	<span class="p">};</span>
	<span class="n">fixed20_12</span> <span class="n">memtrbs_r4xx</span><span class="p">[</span><span class="mi">8</span><span class="p">]</span> <span class="o">=</span> <span class="p">{</span>
		<span class="n">dfixed_init</span><span class="p">(</span><span class="mi">4</span><span class="p">),</span>
		<span class="n">dfixed_init</span><span class="p">(</span><span class="mi">5</span><span class="p">),</span>
		<span class="n">dfixed_init</span><span class="p">(</span><span class="mi">6</span><span class="p">),</span>
		<span class="n">dfixed_init</span><span class="p">(</span><span class="mi">7</span><span class="p">),</span>
		<span class="n">dfixed_init</span><span class="p">(</span><span class="mi">8</span><span class="p">),</span>
		<span class="n">dfixed_init</span><span class="p">(</span><span class="mi">9</span><span class="p">),</span>
		<span class="n">dfixed_init</span><span class="p">(</span><span class="mi">10</span><span class="p">),</span>
		<span class="n">dfixed_init</span><span class="p">(</span><span class="mi">11</span><span class="p">)</span>
	<span class="p">};</span>
	<span class="n">fixed20_12</span> <span class="n">min_mem_eff</span><span class="p">;</span>
	<span class="n">fixed20_12</span> <span class="n">mc_latency_sclk</span><span class="p">,</span> <span class="n">mc_latency_mclk</span><span class="p">,</span> <span class="n">k1</span><span class="p">;</span>
	<span class="n">fixed20_12</span> <span class="n">cur_latency_mclk</span><span class="p">,</span> <span class="n">cur_latency_sclk</span><span class="p">;</span>
	<span class="n">fixed20_12</span> <span class="n">disp_latency</span><span class="p">,</span> <span class="n">disp_latency_overhead</span><span class="p">,</span> <span class="n">disp_drain_rate</span><span class="p">,</span>
		<span class="n">disp_drain_rate2</span><span class="p">,</span> <span class="n">read_return_rate</span><span class="p">;</span>
	<span class="n">fixed20_12</span> <span class="n">time_disp1_drop_priority</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">c</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">cur_size</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span>       <span class="cm">/* in octawords */</span>
	<span class="kt">int</span> <span class="n">critical_point</span> <span class="o">=</span> <span class="mi">0</span><span class="p">,</span> <span class="n">critical_point2</span><span class="p">;</span>
<span class="cm">/* 	uint32_t read_return_rate, time_disp1_drop_priority; */</span>
	<span class="kt">int</span> <span class="n">stop_req</span><span class="p">,</span> <span class="n">max_stop_req</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_display_mode</span> <span class="o">*</span><span class="n">mode1</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">drm_display_mode</span> <span class="o">*</span><span class="n">mode2</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">pixel_bytes1</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">pixel_bytes2</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="n">radeon_update_display_priority</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mode_info</span><span class="p">.</span><span class="n">crtcs</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">enabled</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">mode1</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mode_info</span><span class="p">.</span><span class="n">crtcs</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">mode</span><span class="p">;</span>
		<span class="n">pixel_bytes1</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mode_info</span><span class="p">.</span><span class="n">crtcs</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">fb</span><span class="o">-&gt;</span><span class="n">bits_per_pixel</span> <span class="o">/</span> <span class="mi">8</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_SINGLE_CRTC</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mode_info</span><span class="p">.</span><span class="n">crtcs</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">enabled</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">mode2</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mode_info</span><span class="p">.</span><span class="n">crtcs</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">mode</span><span class="p">;</span>
			<span class="n">pixel_bytes2</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mode_info</span><span class="p">.</span><span class="n">crtcs</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span><span class="o">-&gt;</span><span class="n">base</span><span class="p">.</span><span class="n">fb</span><span class="o">-&gt;</span><span class="n">bits_per_pixel</span> <span class="o">/</span> <span class="mi">8</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">min_mem_eff</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const_8</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
	<span class="cm">/* get modes */</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">disp_priority</span> <span class="o">==</span> <span class="mi">2</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="n">ASIC_IS_R300</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="kt">uint32_t</span> <span class="n">mc_init_misc_lat_timer</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">R300_MC_INIT_MISC_LAT_TIMER</span><span class="p">);</span>
		<span class="n">mc_init_misc_lat_timer</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">R300_MC_DISP1R_INIT_LAT_MASK</span> <span class="o">&lt;&lt;</span> <span class="n">R300_MC_DISP1R_INIT_LAT_SHIFT</span><span class="p">);</span>
		<span class="n">mc_init_misc_lat_timer</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">R300_MC_DISP0R_INIT_LAT_MASK</span> <span class="o">&lt;&lt;</span> <span class="n">R300_MC_DISP0R_INIT_LAT_SHIFT</span><span class="p">);</span>
		<span class="cm">/* check crtc enables */</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">mode2</span><span class="p">)</span>
			<span class="n">mc_init_misc_lat_timer</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">R300_MC_DISP1R_INIT_LAT_SHIFT</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">mode1</span><span class="p">)</span>
			<span class="n">mc_init_misc_lat_timer</span> <span class="o">|=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">R300_MC_DISP0R_INIT_LAT_SHIFT</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">R300_MC_INIT_MISC_LAT_TIMER</span><span class="p">,</span> <span class="n">mc_init_misc_lat_timer</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/*</span>
<span class="cm">	 * determine is there is enough bw for current mode</span>
<span class="cm">	 */</span>
	<span class="n">sclk_ff</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">sclk</span><span class="p">;</span>
	<span class="n">mclk_ff</span> <span class="o">=</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">pm</span><span class="p">.</span><span class="n">mclk</span><span class="p">;</span>

	<span class="n">temp</span> <span class="o">=</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_width</span> <span class="o">/</span> <span class="mi">8</span><span class="p">)</span> <span class="o">*</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_is_ddr</span> <span class="o">?</span> <span class="mi">2</span> <span class="o">:</span> <span class="mi">1</span><span class="p">);</span>
	<span class="n">temp_ff</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="n">temp</span><span class="p">);</span>
	<span class="n">mem_bw</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_mul</span><span class="p">(</span><span class="n">mclk_ff</span><span class="p">,</span> <span class="n">temp_ff</span><span class="p">);</span>

	<span class="n">pix_clk</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">pix_clk2</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">peak_disp_bw</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mode1</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">temp_ff</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">1000</span><span class="p">);</span>
		<span class="n">pix_clk</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="n">mode1</span><span class="o">-&gt;</span><span class="n">clock</span><span class="p">);</span> <span class="cm">/* convert to fixed point */</span>
		<span class="n">pix_clk</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">pix_clk</span><span class="p">,</span> <span class="n">temp_ff</span><span class="p">);</span>
		<span class="n">temp_ff</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="n">pixel_bytes1</span><span class="p">);</span>
		<span class="n">peak_disp_bw</span><span class="p">.</span><span class="n">full</span> <span class="o">+=</span> <span class="n">dfixed_mul</span><span class="p">(</span><span class="n">pix_clk</span><span class="p">,</span> <span class="n">temp_ff</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">mode2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">temp_ff</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">1000</span><span class="p">);</span>
		<span class="n">pix_clk2</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="n">mode2</span><span class="o">-&gt;</span><span class="n">clock</span><span class="p">);</span> <span class="cm">/* convert to fixed point */</span>
		<span class="n">pix_clk2</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">pix_clk2</span><span class="p">,</span> <span class="n">temp_ff</span><span class="p">);</span>
		<span class="n">temp_ff</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="n">pixel_bytes2</span><span class="p">);</span>
		<span class="n">peak_disp_bw</span><span class="p">.</span><span class="n">full</span> <span class="o">+=</span> <span class="n">dfixed_mul</span><span class="p">(</span><span class="n">pix_clk2</span><span class="p">,</span> <span class="n">temp_ff</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="n">mem_bw</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_mul</span><span class="p">(</span><span class="n">mem_bw</span><span class="p">,</span> <span class="n">min_mem_eff</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">peak_disp_bw</span><span class="p">.</span><span class="n">full</span> <span class="o">&gt;=</span> <span class="n">mem_bw</span><span class="p">.</span><span class="n">full</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;You may not have enough display bandwidth for current mode</span><span class="se">\n</span><span class="s">&quot;</span>
			  <span class="s">&quot;If you have flickering problem, try to lower resolution, refresh rate, or color depth</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/*  Get values from the EXT_MEM_CNTL register...converting its contents. */</span>
	<span class="n">temp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_MEM_TIMING_CNTL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RV100</span><span class="p">)</span> <span class="o">||</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_IGP</span><span class="p">))</span> <span class="p">{</span> <span class="cm">/* RV100, M6, IGPs */</span>
		<span class="n">mem_trcd</span> <span class="o">=</span> <span class="p">((</span><span class="n">temp</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x3</span><span class="p">)</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">mem_trp</span>  <span class="o">=</span> <span class="p">((</span><span class="n">temp</span> <span class="o">&amp;</span> <span class="mh">0x3</span><span class="p">))</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">mem_tras</span> <span class="o">=</span> <span class="p">((</span><span class="n">temp</span> <span class="o">&amp;</span> <span class="mh">0x70</span><span class="p">)</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">)</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_R300</span> <span class="o">||</span>
		   <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_R350</span><span class="p">)</span> <span class="p">{</span> <span class="cm">/* r300, r350 */</span>
		<span class="n">mem_trcd</span> <span class="o">=</span> <span class="p">(</span><span class="n">temp</span> <span class="o">&amp;</span> <span class="mh">0x7</span><span class="p">)</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">mem_trp</span> <span class="o">=</span> <span class="p">((</span><span class="n">temp</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x7</span><span class="p">)</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">mem_tras</span> <span class="o">=</span> <span class="p">((</span><span class="n">temp</span> <span class="o">&gt;&gt;</span> <span class="mi">11</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">)</span> <span class="o">+</span> <span class="mi">4</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RV350</span> <span class="o">||</span>
		   <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">&lt;=</span> <span class="n">CHIP_RV380</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* rv3x0 */</span>
		<span class="n">mem_trcd</span> <span class="o">=</span> <span class="p">(</span><span class="n">temp</span> <span class="o">&amp;</span> <span class="mh">0x7</span><span class="p">)</span> <span class="o">+</span> <span class="mi">3</span><span class="p">;</span>
		<span class="n">mem_trp</span> <span class="o">=</span> <span class="p">((</span><span class="n">temp</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x7</span><span class="p">)</span> <span class="o">+</span> <span class="mi">3</span><span class="p">;</span>
		<span class="n">mem_tras</span> <span class="o">=</span> <span class="p">((</span><span class="n">temp</span> <span class="o">&gt;&gt;</span> <span class="mi">11</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">)</span> <span class="o">+</span> <span class="mi">6</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_R420</span> <span class="o">||</span>
		   <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_R423</span> <span class="o">||</span>
		   <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RV410</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* r4xx */</span>
		<span class="n">mem_trcd</span> <span class="o">=</span> <span class="p">(</span><span class="n">temp</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">)</span> <span class="o">+</span> <span class="mi">3</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">mem_trcd</span> <span class="o">&gt;</span> <span class="mi">15</span><span class="p">)</span>
			<span class="n">mem_trcd</span> <span class="o">=</span> <span class="mi">15</span><span class="p">;</span>
		<span class="n">mem_trp</span> <span class="o">=</span> <span class="p">((</span><span class="n">temp</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">)</span> <span class="o">+</span> <span class="mi">3</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">mem_trp</span> <span class="o">&gt;</span> <span class="mi">15</span><span class="p">)</span>
			<span class="n">mem_trp</span> <span class="o">=</span> <span class="mi">15</span><span class="p">;</span>
		<span class="n">mem_tras</span> <span class="o">=</span> <span class="p">((</span><span class="n">temp</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x1f</span><span class="p">)</span> <span class="o">+</span> <span class="mi">6</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">mem_tras</span> <span class="o">&gt;</span> <span class="mi">31</span><span class="p">)</span>
			<span class="n">mem_tras</span> <span class="o">=</span> <span class="mi">31</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span> <span class="cm">/* RV200, R200 */</span>
		<span class="n">mem_trcd</span> <span class="o">=</span> <span class="p">(</span><span class="n">temp</span> <span class="o">&amp;</span> <span class="mh">0x7</span><span class="p">)</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">mem_trp</span> <span class="o">=</span> <span class="p">((</span><span class="n">temp</span> <span class="o">&gt;&gt;</span> <span class="mi">8</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x7</span><span class="p">)</span> <span class="o">+</span> <span class="mi">1</span><span class="p">;</span>
		<span class="n">mem_tras</span> <span class="o">=</span> <span class="p">((</span><span class="n">temp</span> <span class="o">&gt;&gt;</span> <span class="mi">12</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xf</span><span class="p">)</span> <span class="o">+</span> <span class="mi">4</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="cm">/* convert to FF */</span>
	<span class="n">trcd_ff</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="n">mem_trcd</span><span class="p">);</span>
	<span class="n">trp_ff</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="n">mem_trp</span><span class="p">);</span>
	<span class="n">tras_ff</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="n">mem_tras</span><span class="p">);</span>

	<span class="cm">/* Get values from the MEM_SDRAM_MODE_REG register...converting its */</span>
	<span class="n">temp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_MEM_SDRAM_MODE_REG</span><span class="p">);</span>
	<span class="n">data</span> <span class="o">=</span> <span class="p">(</span><span class="n">temp</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">7</span> <span class="o">&lt;&lt;</span> <span class="mi">20</span><span class="p">))</span> <span class="o">&gt;&gt;</span> <span class="mi">20</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RV100</span><span class="p">)</span> <span class="o">||</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_IGP</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RS480</span><span class="p">)</span> <span class="cm">/* don&#39;t think rs400 */</span>
			<span class="n">tcas_ff</span> <span class="o">=</span> <span class="n">memtcas_rs480_ff</span><span class="p">[</span><span class="n">data</span><span class="p">];</span>
		<span class="k">else</span>
			<span class="n">tcas_ff</span> <span class="o">=</span> <span class="n">memtcas_ff</span><span class="p">[</span><span class="n">data</span><span class="p">];</span>
	<span class="p">}</span> <span class="k">else</span>
		<span class="n">tcas_ff</span> <span class="o">=</span> <span class="n">memtcas2_ff</span><span class="p">[</span><span class="n">data</span><span class="p">];</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RS400</span> <span class="o">||</span>
	    <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RS480</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* extra cas latency stored in bits 23-25 0-4 clocks */</span>
		<span class="n">data</span> <span class="o">=</span> <span class="p">(</span><span class="n">temp</span> <span class="o">&gt;&gt;</span> <span class="mi">23</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x7</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">data</span> <span class="o">&lt;</span> <span class="mi">5</span><span class="p">)</span>
			<span class="n">tcas_ff</span><span class="p">.</span><span class="n">full</span> <span class="o">+=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="n">data</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_R300</span><span class="p">(</span><span class="n">rdev</span><span class="p">)</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_IGP</span><span class="p">))</span> <span class="p">{</span>
		<span class="cm">/* on the R300, Tcas is included in Trbs.</span>
<span class="cm">		 */</span>
		<span class="n">temp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_MEM_CNTL</span><span class="p">);</span>
		<span class="n">data</span> <span class="o">=</span> <span class="p">(</span><span class="n">R300_MEM_NUM_CHANNELS_MASK</span> <span class="o">&amp;</span> <span class="n">temp</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">data</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">R300_MEM_USE_CD_CH_ONLY</span> <span class="o">&amp;</span> <span class="n">temp</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">temp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">R300_MC_IND_INDEX</span><span class="p">);</span>
				<span class="n">temp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="n">R300_MC_IND_ADDR_MASK</span><span class="p">;</span>
				<span class="n">temp</span> <span class="o">|=</span> <span class="n">R300_MC_READ_CNTL_CD_mcind</span><span class="p">;</span>
				<span class="n">WREG32</span><span class="p">(</span><span class="n">R300_MC_IND_INDEX</span><span class="p">,</span> <span class="n">temp</span><span class="p">);</span>
				<span class="n">temp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">R300_MC_IND_DATA</span><span class="p">);</span>
				<span class="n">data</span> <span class="o">=</span> <span class="p">(</span><span class="n">R300_MEM_RBS_POSITION_C_MASK</span> <span class="o">&amp;</span> <span class="n">temp</span><span class="p">);</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="n">temp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">R300_MC_READ_CNTL_AB</span><span class="p">);</span>
				<span class="n">data</span> <span class="o">=</span> <span class="p">(</span><span class="n">R300_MEM_RBS_POSITION_A_MASK</span> <span class="o">&amp;</span> <span class="n">temp</span><span class="p">);</span>
			<span class="p">}</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">temp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">R300_MC_READ_CNTL_AB</span><span class="p">);</span>
			<span class="n">data</span> <span class="o">=</span> <span class="p">(</span><span class="n">R300_MEM_RBS_POSITION_A_MASK</span> <span class="o">&amp;</span> <span class="n">temp</span><span class="p">);</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RV410</span> <span class="o">||</span>
		    <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_R420</span> <span class="o">||</span>
		    <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_R423</span><span class="p">)</span>
			<span class="n">trbs_ff</span> <span class="o">=</span> <span class="n">memtrbs_r4xx</span><span class="p">[</span><span class="n">data</span><span class="p">];</span>
		<span class="k">else</span>
			<span class="n">trbs_ff</span> <span class="o">=</span> <span class="n">memtrbs</span><span class="p">[</span><span class="n">data</span><span class="p">];</span>
		<span class="n">tcas_ff</span><span class="p">.</span><span class="n">full</span> <span class="o">+=</span> <span class="n">trbs_ff</span><span class="p">.</span><span class="n">full</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">sclk_eff_ff</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">sclk_ff</span><span class="p">.</span><span class="n">full</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_AGP</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">fixed20_12</span> <span class="n">agpmode_ff</span><span class="p">;</span>
		<span class="n">agpmode_ff</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="n">radeon_agpmode</span><span class="p">);</span>
		<span class="n">temp_ff</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const_666</span><span class="p">(</span><span class="mi">16</span><span class="p">);</span>
		<span class="n">sclk_eff_ff</span><span class="p">.</span><span class="n">full</span> <span class="o">-=</span> <span class="n">dfixed_mul</span><span class="p">(</span><span class="n">agpmode_ff</span><span class="p">,</span> <span class="n">temp_ff</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="cm">/* TODO PCIE lanes may affect this - agpmode == 16?? */</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_R300</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">sclk_delay_ff</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">250</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RV100</span><span class="p">)</span> <span class="o">||</span>
		    <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_IGP</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_is_ddr</span><span class="p">)</span>
				<span class="n">sclk_delay_ff</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">41</span><span class="p">);</span>
			<span class="k">else</span>
				<span class="n">sclk_delay_ff</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">33</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_width</span> <span class="o">==</span> <span class="mi">128</span><span class="p">)</span>
				<span class="n">sclk_delay_ff</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">57</span><span class="p">);</span>
			<span class="k">else</span>
				<span class="n">sclk_delay_ff</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">41</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>

	<span class="n">mc_latency_sclk</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">sclk_delay_ff</span><span class="p">,</span> <span class="n">sclk_eff_ff</span><span class="p">);</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_is_ddr</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_width</span> <span class="o">==</span> <span class="mi">32</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">k1</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">40</span><span class="p">);</span>
			<span class="n">c</span>  <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">k1</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">20</span><span class="p">);</span>
			<span class="n">c</span>  <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">k1</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">40</span><span class="p">);</span>
		<span class="n">c</span>  <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">temp_ff</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">2</span><span class="p">);</span>
	<span class="n">mc_latency_mclk</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_mul</span><span class="p">(</span><span class="n">trcd_ff</span><span class="p">,</span> <span class="n">temp_ff</span><span class="p">);</span>
	<span class="n">temp_ff</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="n">c</span><span class="p">);</span>
	<span class="n">mc_latency_mclk</span><span class="p">.</span><span class="n">full</span> <span class="o">+=</span> <span class="n">dfixed_mul</span><span class="p">(</span><span class="n">tcas_ff</span><span class="p">,</span> <span class="n">temp_ff</span><span class="p">);</span>
	<span class="n">temp_ff</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">4</span><span class="p">);</span>
	<span class="n">mc_latency_mclk</span><span class="p">.</span><span class="n">full</span> <span class="o">+=</span> <span class="n">dfixed_mul</span><span class="p">(</span><span class="n">tras_ff</span><span class="p">,</span> <span class="n">temp_ff</span><span class="p">);</span>
	<span class="n">mc_latency_mclk</span><span class="p">.</span><span class="n">full</span> <span class="o">+=</span> <span class="n">dfixed_mul</span><span class="p">(</span><span class="n">trp_ff</span><span class="p">,</span> <span class="n">temp_ff</span><span class="p">);</span>
	<span class="n">mc_latency_mclk</span><span class="p">.</span><span class="n">full</span> <span class="o">+=</span> <span class="n">k1</span><span class="p">.</span><span class="n">full</span><span class="p">;</span>

	<span class="n">mc_latency_mclk</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">mc_latency_mclk</span><span class="p">,</span> <span class="n">mclk_ff</span><span class="p">);</span>
	<span class="n">mc_latency_mclk</span><span class="p">.</span><span class="n">full</span> <span class="o">+=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">temp_ff</span><span class="p">,</span> <span class="n">sclk_eff_ff</span><span class="p">);</span>

	<span class="cm">/*</span>
<span class="cm">	  HW cursor time assuming worst case of full size colour cursor.</span>
<span class="cm">	*/</span>
	<span class="n">temp_ff</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">((</span><span class="mi">2</span> <span class="o">*</span> <span class="p">(</span><span class="n">cur_size</span> <span class="o">-</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_is_ddr</span> <span class="o">+</span> <span class="mi">1</span><span class="p">))));</span>
	<span class="n">temp_ff</span><span class="p">.</span><span class="n">full</span> <span class="o">+=</span> <span class="n">trcd_ff</span><span class="p">.</span><span class="n">full</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">temp_ff</span><span class="p">.</span><span class="n">full</span> <span class="o">&lt;</span> <span class="n">tras_ff</span><span class="p">.</span><span class="n">full</span><span class="p">)</span>
		<span class="n">temp_ff</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">tras_ff</span><span class="p">.</span><span class="n">full</span><span class="p">;</span>
	<span class="n">cur_latency_mclk</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">temp_ff</span><span class="p">,</span> <span class="n">mclk_ff</span><span class="p">);</span>

	<span class="n">temp_ff</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="n">cur_size</span><span class="p">);</span>
	<span class="n">cur_latency_sclk</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">temp_ff</span><span class="p">,</span> <span class="n">sclk_eff_ff</span><span class="p">);</span>
	<span class="cm">/*</span>
<span class="cm">	  Find the total latency for the display data.</span>
<span class="cm">	*/</span>
	<span class="n">disp_latency_overhead</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="mi">8</span><span class="p">);</span>
	<span class="n">disp_latency_overhead</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">disp_latency_overhead</span><span class="p">,</span> <span class="n">sclk_ff</span><span class="p">);</span>
	<span class="n">mc_latency_mclk</span><span class="p">.</span><span class="n">full</span> <span class="o">+=</span> <span class="n">disp_latency_overhead</span><span class="p">.</span><span class="n">full</span> <span class="o">+</span> <span class="n">cur_latency_mclk</span><span class="p">.</span><span class="n">full</span><span class="p">;</span>
	<span class="n">mc_latency_sclk</span><span class="p">.</span><span class="n">full</span> <span class="o">+=</span> <span class="n">disp_latency_overhead</span><span class="p">.</span><span class="n">full</span> <span class="o">+</span> <span class="n">cur_latency_sclk</span><span class="p">.</span><span class="n">full</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mc_latency_mclk</span><span class="p">.</span><span class="n">full</span> <span class="o">&gt;</span> <span class="n">mc_latency_sclk</span><span class="p">.</span><span class="n">full</span><span class="p">)</span>
		<span class="n">disp_latency</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">mc_latency_mclk</span><span class="p">.</span><span class="n">full</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">disp_latency</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">mc_latency_sclk</span><span class="p">.</span><span class="n">full</span><span class="p">;</span>

	<span class="cm">/* setup Max GRPH_STOP_REQ default value */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_RV100</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span>
		<span class="n">max_stop_req</span> <span class="o">=</span> <span class="mh">0x5c</span><span class="p">;</span>
	<span class="k">else</span>
		<span class="n">max_stop_req</span> <span class="o">=</span> <span class="mh">0x7c</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mode1</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/*  CRTC1</span>
<span class="cm">		    Set GRPH_BUFFER_CNTL register using h/w defined optimal values.</span>
<span class="cm">		    GRPH_STOP_REQ &lt;= MIN[ 0x7C, (CRTC_H_DISP + 1) * (bit depth) / 0x10 ]</span>
<span class="cm">		*/</span>
		<span class="n">stop_req</span> <span class="o">=</span> <span class="n">mode1</span><span class="o">-&gt;</span><span class="n">hdisplay</span> <span class="o">*</span> <span class="n">pixel_bytes1</span> <span class="o">/</span> <span class="mi">16</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">stop_req</span> <span class="o">&gt;</span> <span class="n">max_stop_req</span><span class="p">)</span>
			<span class="n">stop_req</span> <span class="o">=</span> <span class="n">max_stop_req</span><span class="p">;</span>

		<span class="cm">/*</span>
<span class="cm">		  Find the drain rate of the display buffer.</span>
<span class="cm">		*/</span>
		<span class="n">temp_ff</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">((</span><span class="mi">16</span><span class="o">/</span><span class="n">pixel_bytes1</span><span class="p">));</span>
		<span class="n">disp_drain_rate</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">pix_clk</span><span class="p">,</span> <span class="n">temp_ff</span><span class="p">);</span>

		<span class="cm">/*</span>
<span class="cm">		  Find the critical point of the display buffer.</span>
<span class="cm">		*/</span>
		<span class="n">crit_point_ff</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_mul</span><span class="p">(</span><span class="n">disp_drain_rate</span><span class="p">,</span> <span class="n">disp_latency</span><span class="p">);</span>
		<span class="n">crit_point_ff</span><span class="p">.</span><span class="n">full</span> <span class="o">+=</span> <span class="n">dfixed_const_half</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>

		<span class="n">critical_point</span> <span class="o">=</span> <span class="n">dfixed_trunc</span><span class="p">(</span><span class="n">crit_point_ff</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">disp_priority</span> <span class="o">==</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">critical_point</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="cm">/*</span>
<span class="cm">		  The critical point should never be above max_stop_req-4.  Setting</span>
<span class="cm">		  GRPH_CRITICAL_CNTL = 0 will thus force high priority all the time.</span>
<span class="cm">		*/</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">max_stop_req</span> <span class="o">-</span> <span class="n">critical_point</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">)</span>
			<span class="n">critical_point</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">critical_point</span> <span class="o">==</span> <span class="mi">0</span> <span class="o">&amp;&amp;</span> <span class="n">mode2</span> <span class="o">&amp;&amp;</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_R300</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* some R300 cards have problem with this set to 0, when CRTC2 is enabled.*/</span>
			<span class="n">critical_point</span> <span class="o">=</span> <span class="mh">0x10</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">temp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_GRPH_BUFFER_CNTL</span><span class="p">);</span>
		<span class="n">temp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">RADEON_GRPH_STOP_REQ_MASK</span><span class="p">);</span>
		<span class="n">temp</span> <span class="o">|=</span> <span class="p">(</span><span class="n">stop_req</span> <span class="o">&lt;&lt;</span> <span class="n">RADEON_GRPH_STOP_REQ_SHIFT</span><span class="p">);</span>
		<span class="n">temp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">RADEON_GRPH_START_REQ_MASK</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_R350</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
		    <span class="p">(</span><span class="n">stop_req</span> <span class="o">&gt;</span> <span class="mh">0x15</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">stop_req</span> <span class="o">-=</span> <span class="mh">0x10</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">temp</span> <span class="o">|=</span> <span class="p">(</span><span class="n">stop_req</span> <span class="o">&lt;&lt;</span> <span class="n">RADEON_GRPH_START_REQ_SHIFT</span><span class="p">);</span>
		<span class="n">temp</span> <span class="o">|=</span> <span class="n">RADEON_GRPH_BUFFER_SIZE</span><span class="p">;</span>
		<span class="n">temp</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">RADEON_GRPH_CRITICAL_CNTL</span>   <span class="o">|</span>
			  <span class="n">RADEON_GRPH_CRITICAL_AT_SOF</span> <span class="o">|</span>
			  <span class="n">RADEON_GRPH_STOP_CNTL</span><span class="p">);</span>
		<span class="cm">/*</span>
<span class="cm">		  Write the result into the register.</span>
<span class="cm">		*/</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_GRPH_BUFFER_CNTL</span><span class="p">,</span> <span class="p">((</span><span class="n">temp</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">RADEON_GRPH_CRITICAL_POINT_MASK</span><span class="p">)</span> <span class="o">|</span>
						       <span class="p">(</span><span class="n">critical_point</span> <span class="o">&lt;&lt;</span> <span class="n">RADEON_GRPH_CRITICAL_POINT_SHIFT</span><span class="p">)));</span>

<span class="cp">#if 0</span><span class="c"></span>
<span class="c">		if ((rdev-&gt;family == CHIP_RS400) ||</span>
<span class="c">		    (rdev-&gt;family == CHIP_RS480)) {</span>
<span class="c">			/* attempt to program RS400 disp regs correctly ??? */</span>
<span class="c">			temp = RREG32(RS400_DISP1_REG_CNTL);</span>
<span class="c">			temp &amp;= ~(RS400_DISP1_START_REQ_LEVEL_MASK |</span>
<span class="c">				  RS400_DISP1_STOP_REQ_LEVEL_MASK);</span>
<span class="c">			WREG32(RS400_DISP1_REQ_CNTL1, (temp |</span>
<span class="c">						       (critical_point &lt;&lt; RS400_DISP1_START_REQ_LEVEL_SHIFT) |</span>
<span class="c">						       (critical_point &lt;&lt; RS400_DISP1_STOP_REQ_LEVEL_SHIFT)));</span>
<span class="c">			temp = RREG32(RS400_DMIF_MEM_CNTL1);</span>
<span class="c">			temp &amp;= ~(RS400_DISP1_CRITICAL_POINT_START_MASK |</span>
<span class="c">				  RS400_DISP1_CRITICAL_POINT_STOP_MASK);</span>
<span class="c">			WREG32(RS400_DMIF_MEM_CNTL1, (temp |</span>
<span class="c">						      (critical_point &lt;&lt; RS400_DISP1_CRITICAL_POINT_START_SHIFT) |</span>
<span class="c">						      (critical_point &lt;&lt; RS400_DISP1_CRITICAL_POINT_STOP_SHIFT)));</span>
<span class="c">		}</span>
<span class="cp">#endif</span>

		<span class="n">DRM_DEBUG_KMS</span><span class="p">(</span><span class="s">&quot;GRPH_BUFFER_CNTL from to %x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			  <span class="cm">/* 	  (unsigned int)info-&gt;SavedReg-&gt;grph_buffer_cntl, */</span>
			  <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">)</span><span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_GRPH_BUFFER_CNTL</span><span class="p">));</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">mode2</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">u32</span> <span class="n">grph2_cntl</span><span class="p">;</span>
		<span class="n">stop_req</span> <span class="o">=</span> <span class="n">mode2</span><span class="o">-&gt;</span><span class="n">hdisplay</span> <span class="o">*</span> <span class="n">pixel_bytes2</span> <span class="o">/</span> <span class="mi">16</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">stop_req</span> <span class="o">&gt;</span> <span class="n">max_stop_req</span><span class="p">)</span>
			<span class="n">stop_req</span> <span class="o">=</span> <span class="n">max_stop_req</span><span class="p">;</span>

		<span class="cm">/*</span>
<span class="cm">		  Find the drain rate of the display buffer.</span>
<span class="cm">		*/</span>
		<span class="n">temp_ff</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">((</span><span class="mi">16</span><span class="o">/</span><span class="n">pixel_bytes2</span><span class="p">));</span>
		<span class="n">disp_drain_rate2</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">pix_clk2</span><span class="p">,</span> <span class="n">temp_ff</span><span class="p">);</span>

		<span class="n">grph2_cntl</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_GRPH2_BUFFER_CNTL</span><span class="p">);</span>
		<span class="n">grph2_cntl</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">RADEON_GRPH_STOP_REQ_MASK</span><span class="p">);</span>
		<span class="n">grph2_cntl</span> <span class="o">|=</span> <span class="p">(</span><span class="n">stop_req</span> <span class="o">&lt;&lt;</span> <span class="n">RADEON_GRPH_STOP_REQ_SHIFT</span><span class="p">);</span>
		<span class="n">grph2_cntl</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">RADEON_GRPH_START_REQ_MASK</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_R350</span><span class="p">)</span> <span class="o">&amp;&amp;</span>
		    <span class="p">(</span><span class="n">stop_req</span> <span class="o">&gt;</span> <span class="mh">0x15</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">stop_req</span> <span class="o">-=</span> <span class="mh">0x10</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">grph2_cntl</span> <span class="o">|=</span> <span class="p">(</span><span class="n">stop_req</span> <span class="o">&lt;&lt;</span> <span class="n">RADEON_GRPH_START_REQ_SHIFT</span><span class="p">);</span>
		<span class="n">grph2_cntl</span> <span class="o">|=</span> <span class="n">RADEON_GRPH_BUFFER_SIZE</span><span class="p">;</span>
		<span class="n">grph2_cntl</span> <span class="o">&amp;=</span> <span class="o">~</span><span class="p">(</span><span class="n">RADEON_GRPH_CRITICAL_CNTL</span>   <span class="o">|</span>
			  <span class="n">RADEON_GRPH_CRITICAL_AT_SOF</span> <span class="o">|</span>
			  <span class="n">RADEON_GRPH_STOP_CNTL</span><span class="p">);</span>

		<span class="k">if</span> <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RS100</span><span class="p">)</span> <span class="o">||</span>
		    <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RS200</span><span class="p">))</span>
			<span class="n">critical_point2</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">else</span> <span class="p">{</span>
			<span class="n">temp</span> <span class="o">=</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_width</span> <span class="o">*</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_is_ddr</span> <span class="o">+</span> <span class="mi">1</span><span class="p">)</span><span class="o">/</span><span class="mi">128</span><span class="p">;</span>
			<span class="n">temp_ff</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_const</span><span class="p">(</span><span class="n">temp</span><span class="p">);</span>
			<span class="n">temp_ff</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_mul</span><span class="p">(</span><span class="n">mclk_ff</span><span class="p">,</span> <span class="n">temp_ff</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">sclk_ff</span><span class="p">.</span><span class="n">full</span> <span class="o">&lt;</span> <span class="n">temp_ff</span><span class="p">.</span><span class="n">full</span><span class="p">)</span>
				<span class="n">temp_ff</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">sclk_ff</span><span class="p">.</span><span class="n">full</span><span class="p">;</span>

			<span class="n">read_return_rate</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">temp_ff</span><span class="p">.</span><span class="n">full</span><span class="p">;</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">mode1</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">temp_ff</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">read_return_rate</span><span class="p">.</span><span class="n">full</span> <span class="o">-</span> <span class="n">disp_drain_rate</span><span class="p">.</span><span class="n">full</span><span class="p">;</span>
				<span class="n">time_disp1_drop_priority</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_div</span><span class="p">(</span><span class="n">crit_point_ff</span><span class="p">,</span> <span class="n">temp_ff</span><span class="p">);</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="n">time_disp1_drop_priority</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="n">crit_point_ff</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">disp_latency</span><span class="p">.</span><span class="n">full</span> <span class="o">+</span> <span class="n">time_disp1_drop_priority</span><span class="p">.</span><span class="n">full</span> <span class="o">+</span> <span class="n">disp_latency</span><span class="p">.</span><span class="n">full</span><span class="p">;</span>
			<span class="n">crit_point_ff</span><span class="p">.</span><span class="n">full</span> <span class="o">=</span> <span class="n">dfixed_mul</span><span class="p">(</span><span class="n">crit_point_ff</span><span class="p">,</span> <span class="n">disp_drain_rate2</span><span class="p">);</span>
			<span class="n">crit_point_ff</span><span class="p">.</span><span class="n">full</span> <span class="o">+=</span> <span class="n">dfixed_const_half</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>

			<span class="n">critical_point2</span> <span class="o">=</span> <span class="n">dfixed_trunc</span><span class="p">(</span><span class="n">crit_point_ff</span><span class="p">);</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">disp_priority</span> <span class="o">==</span> <span class="mi">2</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">critical_point2</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="p">}</span>

			<span class="k">if</span> <span class="p">(</span><span class="n">max_stop_req</span> <span class="o">-</span> <span class="n">critical_point2</span> <span class="o">&lt;</span> <span class="mi">4</span><span class="p">)</span>
				<span class="n">critical_point2</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

		<span class="p">}</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">critical_point2</span> <span class="o">==</span> <span class="mi">0</span> <span class="o">&amp;&amp;</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_R300</span><span class="p">)</span> <span class="p">{</span>
			<span class="cm">/* some R300 cards have problem with this set to 0 */</span>
			<span class="n">critical_point2</span> <span class="o">=</span> <span class="mh">0x10</span><span class="p">;</span>
		<span class="p">}</span>

		<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_GRPH2_BUFFER_CNTL</span><span class="p">,</span> <span class="p">((</span><span class="n">grph2_cntl</span> <span class="o">&amp;</span> <span class="o">~</span><span class="n">RADEON_GRPH_CRITICAL_POINT_MASK</span><span class="p">)</span> <span class="o">|</span>
						  <span class="p">(</span><span class="n">critical_point2</span> <span class="o">&lt;&lt;</span> <span class="n">RADEON_GRPH_CRITICAL_POINT_SHIFT</span><span class="p">)));</span>

		<span class="k">if</span> <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RS400</span><span class="p">)</span> <span class="o">||</span>
		    <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RS480</span><span class="p">))</span> <span class="p">{</span>
<span class="cp">#if 0</span><span class="c"></span>
<span class="c">			/* attempt to program RS400 disp2 regs correctly ??? */</span>
<span class="c">			temp = RREG32(RS400_DISP2_REQ_CNTL1);</span>
<span class="c">			temp &amp;= ~(RS400_DISP2_START_REQ_LEVEL_MASK |</span>
<span class="c">				  RS400_DISP2_STOP_REQ_LEVEL_MASK);</span>
<span class="c">			WREG32(RS400_DISP2_REQ_CNTL1, (temp |</span>
<span class="c">						       (critical_point2 &lt;&lt; RS400_DISP1_START_REQ_LEVEL_SHIFT) |</span>
<span class="c">						       (critical_point2 &lt;&lt; RS400_DISP1_STOP_REQ_LEVEL_SHIFT)));</span>
<span class="c">			temp = RREG32(RS400_DISP2_REQ_CNTL2);</span>
<span class="c">			temp &amp;= ~(RS400_DISP2_CRITICAL_POINT_START_MASK |</span>
<span class="c">				  RS400_DISP2_CRITICAL_POINT_STOP_MASK);</span>
<span class="c">			WREG32(RS400_DISP2_REQ_CNTL2, (temp |</span>
<span class="c">						       (critical_point2 &lt;&lt; RS400_DISP2_CRITICAL_POINT_START_SHIFT) |</span>
<span class="c">						       (critical_point2 &lt;&lt; RS400_DISP2_CRITICAL_POINT_STOP_SHIFT)));</span>
<span class="cp">#endif</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">RS400_DISP2_REQ_CNTL1</span><span class="p">,</span> <span class="mh">0x105DC1CC</span><span class="p">);</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">RS400_DISP2_REQ_CNTL2</span><span class="p">,</span> <span class="mh">0x2749D000</span><span class="p">);</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">RS400_DMIF_MEM_CNTL1</span><span class="p">,</span>  <span class="mh">0x29CA71DC</span><span class="p">);</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">RS400_DISP1_REQ_CNTL1</span><span class="p">,</span> <span class="mh">0x28FBC3AC</span><span class="p">);</span>
		<span class="p">}</span>

		<span class="n">DRM_DEBUG_KMS</span><span class="p">(</span><span class="s">&quot;GRPH2_BUFFER_CNTL from to %x</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			  <span class="p">(</span><span class="kt">unsigned</span> <span class="kt">int</span><span class="p">)</span><span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_GRPH2_BUFFER_CNTL</span><span class="p">));</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">r100_cs_track_texture_print</span><span class="p">(</span><span class="k">struct</span> <span class="n">r100_cs_track_texture</span> <span class="o">*</span><span class="n">t</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;pitch                      %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">pitch</span><span class="p">);</span>
	<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;use_pitch                  %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">use_pitch</span><span class="p">);</span>
	<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;width                      %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">width</span><span class="p">);</span>
	<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;width_11                   %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">width_11</span><span class="p">);</span>
	<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;height                     %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">height</span><span class="p">);</span>
	<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;height_11                  %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">height_11</span><span class="p">);</span>
	<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;num levels                 %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">num_levels</span><span class="p">);</span>
	<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;depth                      %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">txdepth</span><span class="p">);</span>
	<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;bpp                        %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">cpp</span><span class="p">);</span>
	<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;coordinate type            %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">tex_coord_type</span><span class="p">);</span>
	<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;width round to power of 2  %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">roundup_w</span><span class="p">);</span>
	<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;height round to power of 2 %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">roundup_h</span><span class="p">);</span>
	<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;compress format            %d</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">t</span><span class="o">-&gt;</span><span class="n">compress_format</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">r100_track_compress_size</span><span class="p">(</span><span class="kt">int</span> <span class="n">compress_format</span><span class="p">,</span> <span class="kt">int</span> <span class="n">w</span><span class="p">,</span> <span class="kt">int</span> <span class="n">h</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">block_width</span><span class="p">,</span> <span class="n">block_height</span><span class="p">,</span> <span class="n">block_bytes</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">wblocks</span><span class="p">,</span> <span class="n">hblocks</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">min_wblocks</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">sz</span><span class="p">;</span>

	<span class="n">block_width</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">block_height</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>

	<span class="k">switch</span> <span class="p">(</span><span class="n">compress_format</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="n">R100_TRACK_COMP_DXT1</span>:
		<span class="n">block_bytes</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
		<span class="n">min_wblocks</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
	<span class="k">case</span> <span class="n">R100_TRACK_COMP_DXT35</span>:
		<span class="n">block_bytes</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span>
		<span class="n">min_wblocks</span> <span class="o">=</span> <span class="mi">2</span><span class="p">;</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">hblocks</span> <span class="o">=</span> <span class="p">(</span><span class="n">h</span> <span class="o">+</span> <span class="n">block_height</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">/</span> <span class="n">block_height</span><span class="p">;</span>
	<span class="n">wblocks</span> <span class="o">=</span> <span class="p">(</span><span class="n">w</span> <span class="o">+</span> <span class="n">block_width</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">/</span> <span class="n">block_width</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">wblocks</span> <span class="o">&lt;</span> <span class="n">min_wblocks</span><span class="p">)</span>
		<span class="n">wblocks</span> <span class="o">=</span> <span class="n">min_wblocks</span><span class="p">;</span>
	<span class="n">sz</span> <span class="o">=</span> <span class="n">wblocks</span> <span class="o">*</span> <span class="n">hblocks</span> <span class="o">*</span> <span class="n">block_bytes</span><span class="p">;</span>
	<span class="k">return</span> <span class="n">sz</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">r100_cs_track_cube</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span>
			      <span class="k">struct</span> <span class="n">r100_cs_track</span> <span class="o">*</span><span class="n">track</span><span class="p">,</span> <span class="kt">unsigned</span> <span class="n">idx</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="n">face</span><span class="p">,</span> <span class="n">w</span><span class="p">,</span> <span class="n">h</span><span class="p">;</span>
	<span class="k">struct</span> <span class="n">radeon_bo</span> <span class="o">*</span><span class="n">cube_robj</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">size</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">compress_format</span> <span class="o">=</span> <span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">idx</span><span class="p">].</span><span class="n">compress_format</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">face</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">face</span> <span class="o">&lt;</span> <span class="mi">5</span><span class="p">;</span> <span class="n">face</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">cube_robj</span> <span class="o">=</span> <span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">idx</span><span class="p">].</span><span class="n">cube_info</span><span class="p">[</span><span class="n">face</span><span class="p">].</span><span class="n">robj</span><span class="p">;</span>
		<span class="n">w</span> <span class="o">=</span> <span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">idx</span><span class="p">].</span><span class="n">cube_info</span><span class="p">[</span><span class="n">face</span><span class="p">].</span><span class="n">width</span><span class="p">;</span>
		<span class="n">h</span> <span class="o">=</span> <span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">idx</span><span class="p">].</span><span class="n">cube_info</span><span class="p">[</span><span class="n">face</span><span class="p">].</span><span class="n">height</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">compress_format</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">size</span> <span class="o">=</span> <span class="n">r100_track_compress_size</span><span class="p">(</span><span class="n">compress_format</span><span class="p">,</span> <span class="n">w</span><span class="p">,</span> <span class="n">h</span><span class="p">);</span>
		<span class="p">}</span> <span class="k">else</span>
			<span class="n">size</span> <span class="o">=</span> <span class="n">w</span> <span class="o">*</span> <span class="n">h</span><span class="p">;</span>
		<span class="n">size</span> <span class="o">*=</span> <span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">idx</span><span class="p">].</span><span class="n">cpp</span><span class="p">;</span>

		<span class="n">size</span> <span class="o">+=</span> <span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">idx</span><span class="p">].</span><span class="n">cube_info</span><span class="p">[</span><span class="n">face</span><span class="p">].</span><span class="n">offset</span><span class="p">;</span>

		<span class="k">if</span> <span class="p">(</span><span class="n">size</span> <span class="o">&gt;</span> <span class="n">radeon_bo_size</span><span class="p">(</span><span class="n">cube_robj</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;Cube texture offset greater than object size %lu %lu</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				  <span class="n">size</span><span class="p">,</span> <span class="n">radeon_bo_size</span><span class="p">(</span><span class="n">cube_robj</span><span class="p">));</span>
			<span class="n">r100_cs_track_texture_print</span><span class="p">(</span><span class="o">&amp;</span><span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">idx</span><span class="p">]);</span>
			<span class="k">return</span> <span class="o">-</span><span class="mi">1</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">r100_cs_track_texture_check</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span>
				       <span class="k">struct</span> <span class="n">r100_cs_track</span> <span class="o">*</span><span class="n">track</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_bo</span> <span class="o">*</span><span class="n">robj</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">size</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">u</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">w</span><span class="p">,</span> <span class="n">h</span><span class="p">,</span> <span class="n">d</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">ret</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">u</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">u</span> <span class="o">&lt;</span> <span class="n">track</span><span class="o">-&gt;</span><span class="n">num_texture</span><span class="p">;</span> <span class="n">u</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">u</span><span class="p">].</span><span class="n">enabled</span><span class="p">)</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">u</span><span class="p">].</span><span class="n">lookup_disable</span><span class="p">)</span>
			<span class="k">continue</span><span class="p">;</span>
		<span class="n">robj</span> <span class="o">=</span> <span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">u</span><span class="p">].</span><span class="n">robj</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">robj</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;No texture bound to unit %u</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">u</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">size</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;=</span> <span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">u</span><span class="p">].</span><span class="n">num_levels</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">u</span><span class="p">].</span><span class="n">use_pitch</span><span class="p">)</span> <span class="p">{</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">&lt;</span> <span class="n">CHIP_R300</span><span class="p">)</span>
					<span class="n">w</span> <span class="o">=</span> <span class="p">(</span><span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">u</span><span class="p">].</span><span class="n">pitch</span> <span class="o">/</span> <span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">u</span><span class="p">].</span><span class="n">cpp</span><span class="p">)</span> <span class="o">/</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">i</span><span class="p">);</span>
				<span class="k">else</span>
					<span class="n">w</span> <span class="o">=</span> <span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">u</span><span class="p">].</span><span class="n">pitch</span> <span class="o">/</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">i</span><span class="p">);</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="n">w</span> <span class="o">=</span> <span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">u</span><span class="p">].</span><span class="n">width</span><span class="p">;</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">&gt;=</span> <span class="n">CHIP_RV515</span><span class="p">)</span>
					<span class="n">w</span> <span class="o">|=</span> <span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">u</span><span class="p">].</span><span class="n">width_11</span><span class="p">;</span>
				<span class="n">w</span> <span class="o">=</span> <span class="n">w</span> <span class="o">/</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">i</span><span class="p">);</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">u</span><span class="p">].</span><span class="n">roundup_w</span><span class="p">)</span>
					<span class="n">w</span> <span class="o">=</span> <span class="n">roundup_pow_of_two</span><span class="p">(</span><span class="n">w</span><span class="p">);</span>
			<span class="p">}</span>
			<span class="n">h</span> <span class="o">=</span> <span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">u</span><span class="p">].</span><span class="n">height</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">&gt;=</span> <span class="n">CHIP_RV515</span><span class="p">)</span>
				<span class="n">h</span> <span class="o">|=</span> <span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">u</span><span class="p">].</span><span class="n">height_11</span><span class="p">;</span>
			<span class="n">h</span> <span class="o">=</span> <span class="n">h</span> <span class="o">/</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">i</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">u</span><span class="p">].</span><span class="n">roundup_h</span><span class="p">)</span>
				<span class="n">h</span> <span class="o">=</span> <span class="n">roundup_pow_of_two</span><span class="p">(</span><span class="n">h</span><span class="p">);</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">u</span><span class="p">].</span><span class="n">tex_coord_type</span> <span class="o">==</span> <span class="mi">1</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">d</span> <span class="o">=</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">u</span><span class="p">].</span><span class="n">txdepth</span><span class="p">)</span> <span class="o">/</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="n">i</span><span class="p">);</span>
				<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">d</span><span class="p">)</span>
					<span class="n">d</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
				<span class="n">d</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">u</span><span class="p">].</span><span class="n">compress_format</span><span class="p">)</span> <span class="p">{</span>

				<span class="n">size</span> <span class="o">+=</span> <span class="n">r100_track_compress_size</span><span class="p">(</span><span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">u</span><span class="p">].</span><span class="n">compress_format</span><span class="p">,</span> <span class="n">w</span><span class="p">,</span> <span class="n">h</span><span class="p">)</span> <span class="o">*</span> <span class="n">d</span><span class="p">;</span>
				<span class="cm">/* compressed textures are block based */</span>
			<span class="p">}</span> <span class="k">else</span>
				<span class="n">size</span> <span class="o">+=</span> <span class="n">w</span> <span class="o">*</span> <span class="n">h</span> <span class="o">*</span> <span class="n">d</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">size</span> <span class="o">*=</span> <span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">u</span><span class="p">].</span><span class="n">cpp</span><span class="p">;</span>

		<span class="k">switch</span> <span class="p">(</span><span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">u</span><span class="p">].</span><span class="n">tex_coord_type</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">case</span> <span class="mi">0</span>:
		<span class="k">case</span> <span class="mi">1</span>:
			<span class="k">break</span><span class="p">;</span>
		<span class="k">case</span> <span class="mi">2</span>:
			<span class="k">if</span> <span class="p">(</span><span class="n">track</span><span class="o">-&gt;</span><span class="n">separate_cube</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">ret</span> <span class="o">=</span> <span class="n">r100_cs_track_cube</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">track</span><span class="p">,</span> <span class="n">u</span><span class="p">);</span>
				<span class="k">if</span> <span class="p">(</span><span class="n">ret</span><span class="p">)</span>
					<span class="k">return</span> <span class="n">ret</span><span class="p">;</span>
			<span class="p">}</span> <span class="k">else</span>
				<span class="n">size</span> <span class="o">*=</span> <span class="mi">6</span><span class="p">;</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="nl">default:</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;Invalid texture coordinate type %u for unit &quot;</span>
				  <span class="s">&quot;%u</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">u</span><span class="p">].</span><span class="n">tex_coord_type</span><span class="p">,</span> <span class="n">u</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">size</span> <span class="o">&gt;</span> <span class="n">radeon_bo_size</span><span class="p">(</span><span class="n">robj</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;Texture of unit %u needs %lu bytes but is &quot;</span>
				  <span class="s">&quot;%lu</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">u</span><span class="p">,</span> <span class="n">size</span><span class="p">,</span> <span class="n">radeon_bo_size</span><span class="p">(</span><span class="n">robj</span><span class="p">));</span>
			<span class="n">r100_cs_track_texture_print</span><span class="p">(</span><span class="o">&amp;</span><span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">u</span><span class="p">]);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">r100_cs_track_check</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">r100_cs_track</span> <span class="o">*</span><span class="n">track</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="kt">long</span> <span class="n">size</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">prim_walk</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">nverts</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">num_cb</span> <span class="o">=</span> <span class="n">track</span><span class="o">-&gt;</span><span class="n">cb_dirty</span> <span class="o">?</span> <span class="n">track</span><span class="o">-&gt;</span><span class="n">num_cb</span> <span class="o">:</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">num_cb</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">track</span><span class="o">-&gt;</span><span class="n">zb_cb_clear</span> <span class="o">&amp;&amp;</span> <span class="o">!</span><span class="n">track</span><span class="o">-&gt;</span><span class="n">color_channel_mask</span> <span class="o">&amp;&amp;</span>
	    <span class="o">!</span><span class="n">track</span><span class="o">-&gt;</span><span class="n">blend_read_enable</span><span class="p">)</span>
		<span class="n">num_cb</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">num_cb</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">track</span><span class="o">-&gt;</span><span class="n">cb</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">robj</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;[drm] No buffer for color buffer %d !</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">size</span> <span class="o">=</span> <span class="n">track</span><span class="o">-&gt;</span><span class="n">cb</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">pitch</span> <span class="o">*</span> <span class="n">track</span><span class="o">-&gt;</span><span class="n">cb</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">cpp</span> <span class="o">*</span> <span class="n">track</span><span class="o">-&gt;</span><span class="n">maxy</span><span class="p">;</span>
		<span class="n">size</span> <span class="o">+=</span> <span class="n">track</span><span class="o">-&gt;</span><span class="n">cb</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">offset</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">size</span> <span class="o">&gt;</span> <span class="n">radeon_bo_size</span><span class="p">(</span><span class="n">track</span><span class="o">-&gt;</span><span class="n">cb</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">robj</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;[drm] Buffer too small for color buffer %d &quot;</span>
				  <span class="s">&quot;(need %lu have %lu) !</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">size</span><span class="p">,</span>
				  <span class="n">radeon_bo_size</span><span class="p">(</span><span class="n">track</span><span class="o">-&gt;</span><span class="n">cb</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">robj</span><span class="p">));</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;[drm] color buffer %d (%u %u %u %u)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				  <span class="n">i</span><span class="p">,</span> <span class="n">track</span><span class="o">-&gt;</span><span class="n">cb</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">pitch</span><span class="p">,</span> <span class="n">track</span><span class="o">-&gt;</span><span class="n">cb</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">cpp</span><span class="p">,</span>
				  <span class="n">track</span><span class="o">-&gt;</span><span class="n">cb</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">offset</span><span class="p">,</span> <span class="n">track</span><span class="o">-&gt;</span><span class="n">maxy</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="n">track</span><span class="o">-&gt;</span><span class="n">cb_dirty</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">track</span><span class="o">-&gt;</span><span class="n">zb_dirty</span> <span class="o">&amp;&amp;</span> <span class="n">track</span><span class="o">-&gt;</span><span class="n">z_enabled</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">track</span><span class="o">-&gt;</span><span class="n">zb</span><span class="p">.</span><span class="n">robj</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;[drm] No buffer for z buffer !</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">size</span> <span class="o">=</span> <span class="n">track</span><span class="o">-&gt;</span><span class="n">zb</span><span class="p">.</span><span class="n">pitch</span> <span class="o">*</span> <span class="n">track</span><span class="o">-&gt;</span><span class="n">zb</span><span class="p">.</span><span class="n">cpp</span> <span class="o">*</span> <span class="n">track</span><span class="o">-&gt;</span><span class="n">maxy</span><span class="p">;</span>
		<span class="n">size</span> <span class="o">+=</span> <span class="n">track</span><span class="o">-&gt;</span><span class="n">zb</span><span class="p">.</span><span class="n">offset</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">size</span> <span class="o">&gt;</span> <span class="n">radeon_bo_size</span><span class="p">(</span><span class="n">track</span><span class="o">-&gt;</span><span class="n">zb</span><span class="p">.</span><span class="n">robj</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;[drm] Buffer too small for z buffer &quot;</span>
				  <span class="s">&quot;(need %lu have %lu) !</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">size</span><span class="p">,</span>
				  <span class="n">radeon_bo_size</span><span class="p">(</span><span class="n">track</span><span class="o">-&gt;</span><span class="n">zb</span><span class="p">.</span><span class="n">robj</span><span class="p">));</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;[drm] zbuffer (%u %u %u %u)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				  <span class="n">track</span><span class="o">-&gt;</span><span class="n">zb</span><span class="p">.</span><span class="n">pitch</span><span class="p">,</span> <span class="n">track</span><span class="o">-&gt;</span><span class="n">zb</span><span class="p">.</span><span class="n">cpp</span><span class="p">,</span>
				  <span class="n">track</span><span class="o">-&gt;</span><span class="n">zb</span><span class="p">.</span><span class="n">offset</span><span class="p">,</span> <span class="n">track</span><span class="o">-&gt;</span><span class="n">maxy</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="n">track</span><span class="o">-&gt;</span><span class="n">zb_dirty</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">track</span><span class="o">-&gt;</span><span class="n">aa_dirty</span> <span class="o">&amp;&amp;</span> <span class="n">track</span><span class="o">-&gt;</span><span class="n">aaresolve</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">track</span><span class="o">-&gt;</span><span class="n">aa</span><span class="p">.</span><span class="n">robj</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;[drm] No buffer for AA resolve buffer %d !</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="cm">/* I believe the format comes from colorbuffer0. */</span>
		<span class="n">size</span> <span class="o">=</span> <span class="n">track</span><span class="o">-&gt;</span><span class="n">aa</span><span class="p">.</span><span class="n">pitch</span> <span class="o">*</span> <span class="n">track</span><span class="o">-&gt;</span><span class="n">cb</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">cpp</span> <span class="o">*</span> <span class="n">track</span><span class="o">-&gt;</span><span class="n">maxy</span><span class="p">;</span>
		<span class="n">size</span> <span class="o">+=</span> <span class="n">track</span><span class="o">-&gt;</span><span class="n">aa</span><span class="p">.</span><span class="n">offset</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">size</span> <span class="o">&gt;</span> <span class="n">radeon_bo_size</span><span class="p">(</span><span class="n">track</span><span class="o">-&gt;</span><span class="n">aa</span><span class="p">.</span><span class="n">robj</span><span class="p">))</span> <span class="p">{</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;[drm] Buffer too small for AA resolve buffer %d &quot;</span>
				  <span class="s">&quot;(need %lu have %lu) !</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">size</span><span class="p">,</span>
				  <span class="n">radeon_bo_size</span><span class="p">(</span><span class="n">track</span><span class="o">-&gt;</span><span class="n">aa</span><span class="p">.</span><span class="n">robj</span><span class="p">));</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;[drm] AA resolve buffer %d (%u %u %u %u)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				  <span class="n">i</span><span class="p">,</span> <span class="n">track</span><span class="o">-&gt;</span><span class="n">aa</span><span class="p">.</span><span class="n">pitch</span><span class="p">,</span> <span class="n">track</span><span class="o">-&gt;</span><span class="n">cb</span><span class="p">[</span><span class="mi">0</span><span class="p">].</span><span class="n">cpp</span><span class="p">,</span>
				  <span class="n">track</span><span class="o">-&gt;</span><span class="n">aa</span><span class="p">.</span><span class="n">offset</span><span class="p">,</span> <span class="n">track</span><span class="o">-&gt;</span><span class="n">maxy</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="n">track</span><span class="o">-&gt;</span><span class="n">aa_dirty</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>

	<span class="n">prim_walk</span> <span class="o">=</span> <span class="p">(</span><span class="n">track</span><span class="o">-&gt;</span><span class="n">vap_vf_cntl</span> <span class="o">&gt;&gt;</span> <span class="mi">4</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0x3</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">track</span><span class="o">-&gt;</span><span class="n">vap_vf_cntl</span> <span class="o">&amp;</span> <span class="p">(</span><span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">14</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">nverts</span> <span class="o">=</span> <span class="n">track</span><span class="o">-&gt;</span><span class="n">vap_alt_nverts</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">nverts</span> <span class="o">=</span> <span class="p">(</span><span class="n">track</span><span class="o">-&gt;</span><span class="n">vap_vf_cntl</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xFFFF</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">switch</span> <span class="p">(</span><span class="n">prim_walk</span><span class="p">)</span> <span class="p">{</span>
	<span class="k">case</span> <span class="mi">1</span>:
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">track</span><span class="o">-&gt;</span><span class="n">num_arrays</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">size</span> <span class="o">=</span> <span class="n">track</span><span class="o">-&gt;</span><span class="n">arrays</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">esize</span> <span class="o">*</span> <span class="n">track</span><span class="o">-&gt;</span><span class="n">max_indx</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">track</span><span class="o">-&gt;</span><span class="n">arrays</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">robj</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;(PW %u) Vertex array %u no buffer &quot;</span>
					  <span class="s">&quot;bound</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">prim_walk</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
				<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">size</span> <span class="o">&gt;</span> <span class="n">radeon_bo_size</span><span class="p">(</span><span class="n">track</span><span class="o">-&gt;</span><span class="n">arrays</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">robj</span><span class="p">))</span> <span class="p">{</span>
				<span class="n">dev_err</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;(PW %u) Vertex array %u &quot;</span>
					<span class="s">&quot;need %lu dwords have %lu dwords</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
					<span class="n">prim_walk</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">size</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">,</span>
					<span class="n">radeon_bo_size</span><span class="p">(</span><span class="n">track</span><span class="o">-&gt;</span><span class="n">arrays</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">robj</span><span class="p">)</span>
					<span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">);</span>
				<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;Max indices %u</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">track</span><span class="o">-&gt;</span><span class="n">max_indx</span><span class="p">);</span>
				<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">2</span>:
		<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">track</span><span class="o">-&gt;</span><span class="n">num_arrays</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">size</span> <span class="o">=</span> <span class="n">track</span><span class="o">-&gt;</span><span class="n">arrays</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">esize</span> <span class="o">*</span> <span class="p">(</span><span class="n">nverts</span> <span class="o">-</span> <span class="mi">1</span><span class="p">)</span> <span class="o">*</span> <span class="mi">4</span><span class="p">;</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">track</span><span class="o">-&gt;</span><span class="n">arrays</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">robj</span> <span class="o">==</span> <span class="nb">NULL</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;(PW %u) Vertex array %u no buffer &quot;</span>
					  <span class="s">&quot;bound</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">prim_walk</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
				<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
			<span class="p">}</span>
			<span class="k">if</span> <span class="p">(</span><span class="n">size</span> <span class="o">&gt;</span> <span class="n">radeon_bo_size</span><span class="p">(</span><span class="n">track</span><span class="o">-&gt;</span><span class="n">arrays</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">robj</span><span class="p">))</span> <span class="p">{</span>
				<span class="n">dev_err</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;(PW %u) Vertex array %u &quot;</span>
					<span class="s">&quot;need %lu dwords have %lu dwords</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
					<span class="n">prim_walk</span><span class="p">,</span> <span class="n">i</span><span class="p">,</span> <span class="n">size</span> <span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">,</span>
					<span class="n">radeon_bo_size</span><span class="p">(</span><span class="n">track</span><span class="o">-&gt;</span><span class="n">arrays</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">robj</span><span class="p">)</span>
					<span class="o">&gt;&gt;</span> <span class="mi">2</span><span class="p">);</span>
				<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
			<span class="p">}</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="k">case</span> <span class="mi">3</span>:
		<span class="n">size</span> <span class="o">=</span> <span class="n">track</span><span class="o">-&gt;</span><span class="n">vtx_size</span> <span class="o">*</span> <span class="n">nverts</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">size</span> <span class="o">!=</span> <span class="n">track</span><span class="o">-&gt;</span><span class="n">immd_dwords</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;IMMD draw %u dwors but needs %lu dwords</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				  <span class="n">track</span><span class="o">-&gt;</span><span class="n">immd_dwords</span><span class="p">,</span> <span class="n">size</span><span class="p">);</span>
			<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;VAP_VF_CNTL.NUM_VERTICES %u, VTX_SIZE %u</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
				  <span class="n">nverts</span><span class="p">,</span> <span class="n">track</span><span class="o">-&gt;</span><span class="n">vtx_size</span><span class="p">);</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="k">break</span><span class="p">;</span>
	<span class="nl">default:</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;[drm] Invalid primitive walk %d for VAP_VF_CNTL</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			  <span class="n">prim_walk</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">track</span><span class="o">-&gt;</span><span class="n">tex_dirty</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">tex_dirty</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
		<span class="k">return</span> <span class="n">r100_cs_track_texture_check</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">track</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">r100_cs_track_clear</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">r100_cs_track</span> <span class="o">*</span><span class="n">track</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">unsigned</span> <span class="n">i</span><span class="p">,</span> <span class="n">face</span><span class="p">;</span>

	<span class="n">track</span><span class="o">-&gt;</span><span class="n">cb_dirty</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="n">track</span><span class="o">-&gt;</span><span class="n">zb_dirty</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="n">track</span><span class="o">-&gt;</span><span class="n">tex_dirty</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="n">track</span><span class="o">-&gt;</span><span class="n">aa_dirty</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">&lt;</span> <span class="n">CHIP_R300</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">num_cb</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">&lt;=</span> <span class="n">CHIP_RS200</span><span class="p">)</span>
			<span class="n">track</span><span class="o">-&gt;</span><span class="n">num_texture</span> <span class="o">=</span> <span class="mi">3</span><span class="p">;</span>
		<span class="k">else</span>
			<span class="n">track</span><span class="o">-&gt;</span><span class="n">num_texture</span> <span class="o">=</span> <span class="mi">6</span><span class="p">;</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">maxy</span> <span class="o">=</span> <span class="mi">2048</span><span class="p">;</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">separate_cube</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">num_cb</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">num_texture</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">maxy</span> <span class="o">=</span> <span class="mi">4096</span><span class="p">;</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">separate_cube</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">aaresolve</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">aa</span><span class="p">.</span><span class="n">robj</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">track</span><span class="o">-&gt;</span><span class="n">num_cb</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">cb</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">robj</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">cb</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">pitch</span> <span class="o">=</span> <span class="mi">8192</span><span class="p">;</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">cb</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">cpp</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">cb</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">offset</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">track</span><span class="o">-&gt;</span><span class="n">z_enabled</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="n">track</span><span class="o">-&gt;</span><span class="n">zb</span><span class="p">.</span><span class="n">robj</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
	<span class="n">track</span><span class="o">-&gt;</span><span class="n">zb</span><span class="p">.</span><span class="n">pitch</span> <span class="o">=</span> <span class="mi">8192</span><span class="p">;</span>
	<span class="n">track</span><span class="o">-&gt;</span><span class="n">zb</span><span class="p">.</span><span class="n">cpp</span> <span class="o">=</span> <span class="mi">4</span><span class="p">;</span>
	<span class="n">track</span><span class="o">-&gt;</span><span class="n">zb</span><span class="p">.</span><span class="n">offset</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="n">track</span><span class="o">-&gt;</span><span class="n">vtx_size</span> <span class="o">=</span> <span class="mh">0x7F</span><span class="p">;</span>
	<span class="n">track</span><span class="o">-&gt;</span><span class="n">immd_dwords</span> <span class="o">=</span> <span class="mh">0xFFFFFFFFUL</span><span class="p">;</span>
	<span class="n">track</span><span class="o">-&gt;</span><span class="n">num_arrays</span> <span class="o">=</span> <span class="mi">11</span><span class="p">;</span>
	<span class="n">track</span><span class="o">-&gt;</span><span class="n">max_indx</span> <span class="o">=</span> <span class="mh">0x00FFFFFFUL</span><span class="p">;</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">track</span><span class="o">-&gt;</span><span class="n">num_arrays</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">arrays</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">robj</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">arrays</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">esize</span> <span class="o">=</span> <span class="mh">0x7F</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">track</span><span class="o">-&gt;</span><span class="n">num_texture</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">compress_format</span> <span class="o">=</span> <span class="n">R100_TRACK_COMP_NONE</span><span class="p">;</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">pitch</span> <span class="o">=</span> <span class="mi">16536</span><span class="p">;</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">width</span> <span class="o">=</span> <span class="mi">16536</span><span class="p">;</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">height</span> <span class="o">=</span> <span class="mi">16536</span><span class="p">;</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">width_11</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">11</span><span class="p">;</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">height_11</span> <span class="o">=</span> <span class="mi">1</span> <span class="o">&lt;&lt;</span> <span class="mi">11</span><span class="p">;</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">num_levels</span> <span class="o">=</span> <span class="mi">12</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">&lt;=</span> <span class="n">CHIP_RS200</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">tex_coord_type</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">txdepth</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
		<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
			<span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">txdepth</span> <span class="o">=</span> <span class="mi">16</span><span class="p">;</span>
			<span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">tex_coord_type</span> <span class="o">=</span> <span class="mi">1</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">cpp</span> <span class="o">=</span> <span class="mi">64</span><span class="p">;</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">robj</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
		<span class="cm">/* CS IB emission code makes sure texture unit are disabled */</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">enabled</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">lookup_disable</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">roundup_w</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">roundup_h</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">track</span><span class="o">-&gt;</span><span class="n">separate_cube</span><span class="p">)</span>
			<span class="k">for</span> <span class="p">(</span><span class="n">face</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">face</span> <span class="o">&lt;</span> <span class="mi">5</span><span class="p">;</span> <span class="n">face</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
				<span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">cube_info</span><span class="p">[</span><span class="n">face</span><span class="p">].</span><span class="n">robj</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
				<span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">cube_info</span><span class="p">[</span><span class="n">face</span><span class="p">].</span><span class="n">width</span> <span class="o">=</span> <span class="mi">16536</span><span class="p">;</span>
				<span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">cube_info</span><span class="p">[</span><span class="n">face</span><span class="p">].</span><span class="n">height</span> <span class="o">=</span> <span class="mi">16536</span><span class="p">;</span>
				<span class="n">track</span><span class="o">-&gt;</span><span class="n">textures</span><span class="p">[</span><span class="n">i</span><span class="p">].</span><span class="n">cube_info</span><span class="p">[</span><span class="n">face</span><span class="p">].</span><span class="n">offset</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
			<span class="p">}</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">r100_ring_test</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">radeon_ring</span> <span class="o">*</span><span class="n">ring</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">uint32_t</span> <span class="n">scratch</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">tmp</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_scratch_get</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">scratch</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;radeon: cp failed to get scratch reg (%d).</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">r</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">scratch</span><span class="p">,</span> <span class="mh">0xCAFEDEAD</span><span class="p">);</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_ring_lock</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">ring</span><span class="p">,</span> <span class="mi">2</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;radeon: cp failed to lock ring (%d).</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">r</span><span class="p">);</span>
		<span class="n">radeon_scratch_free</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">scratch</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET0</span><span class="p">(</span><span class="n">scratch</span><span class="p">,</span> <span class="mi">0</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="mh">0xDEADBEEF</span><span class="p">);</span>
	<span class="n">radeon_ring_unlock_commit</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">ring</span><span class="p">);</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">usec_timeout</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">scratch</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">==</span> <span class="mh">0xDEADBEEF</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">DRM_UDELAY</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">&lt;</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">usec_timeout</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_INFO</span><span class="p">(</span><span class="s">&quot;ring test succeeded in %d usecs</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;radeon: ring test failed (scratch(0x%04X)=0x%08X)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			  <span class="n">scratch</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
		<span class="n">r</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">radeon_scratch_free</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">scratch</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">r100_ring_ib_execute</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">radeon_ib</span> <span class="o">*</span><span class="n">ib</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_ring</span> <span class="o">*</span><span class="n">ring</span> <span class="o">=</span> <span class="o">&amp;</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">RADEON_RING_TYPE_GFX_INDEX</span><span class="p">];</span>

	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">PACKET0</span><span class="p">(</span><span class="n">RADEON_CP_IB_BASE</span><span class="p">,</span> <span class="mi">1</span><span class="p">));</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">ib</span><span class="o">-&gt;</span><span class="n">gpu_addr</span><span class="p">);</span>
	<span class="n">radeon_ring_write</span><span class="p">(</span><span class="n">ring</span><span class="p">,</span> <span class="n">ib</span><span class="o">-&gt;</span><span class="n">length_dw</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">r100_ib_test</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">radeon_ring</span> <span class="o">*</span><span class="n">ring</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">radeon_ib</span> <span class="n">ib</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">scratch</span><span class="p">;</span>
	<span class="kt">uint32_t</span> <span class="n">tmp</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span>
	<span class="kt">unsigned</span> <span class="n">i</span><span class="p">;</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_scratch_get</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">scratch</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;radeon: failed to get scratch reg (%d).</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">r</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">scratch</span><span class="p">,</span> <span class="mh">0xCAFEDEAD</span><span class="p">);</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_ib_get</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">RADEON_RING_TYPE_GFX_INDEX</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ib</span><span class="p">,</span> <span class="mi">256</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">ib</span><span class="p">.</span><span class="n">ptr</span><span class="p">[</span><span class="mi">0</span><span class="p">]</span> <span class="o">=</span> <span class="n">PACKET0</span><span class="p">(</span><span class="n">scratch</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="n">ib</span><span class="p">.</span><span class="n">ptr</span><span class="p">[</span><span class="mi">1</span><span class="p">]</span> <span class="o">=</span> <span class="mh">0xDEADBEEF</span><span class="p">;</span>
	<span class="n">ib</span><span class="p">.</span><span class="n">ptr</span><span class="p">[</span><span class="mi">2</span><span class="p">]</span> <span class="o">=</span> <span class="n">PACKET2</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
	<span class="n">ib</span><span class="p">.</span><span class="n">ptr</span><span class="p">[</span><span class="mi">3</span><span class="p">]</span> <span class="o">=</span> <span class="n">PACKET2</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
	<span class="n">ib</span><span class="p">.</span><span class="n">ptr</span><span class="p">[</span><span class="mi">4</span><span class="p">]</span> <span class="o">=</span> <span class="n">PACKET2</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
	<span class="n">ib</span><span class="p">.</span><span class="n">ptr</span><span class="p">[</span><span class="mi">5</span><span class="p">]</span> <span class="o">=</span> <span class="n">PACKET2</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
	<span class="n">ib</span><span class="p">.</span><span class="n">ptr</span><span class="p">[</span><span class="mi">6</span><span class="p">]</span> <span class="o">=</span> <span class="n">PACKET2</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
	<span class="n">ib</span><span class="p">.</span><span class="n">ptr</span><span class="p">[</span><span class="mi">7</span><span class="p">]</span> <span class="o">=</span> <span class="n">PACKET2</span><span class="p">(</span><span class="mi">0</span><span class="p">);</span>
	<span class="n">ib</span><span class="p">.</span><span class="n">length_dw</span> <span class="o">=</span> <span class="mi">8</span><span class="p">;</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_ib_schedule</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ib</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">radeon_scratch_free</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">scratch</span><span class="p">);</span>
		<span class="n">radeon_ib_free</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ib</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_fence_wait</span><span class="p">(</span><span class="n">ib</span><span class="p">.</span><span class="n">fence</span><span class="p">,</span> <span class="nb">false</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">for</span> <span class="p">(</span><span class="n">i</span> <span class="o">=</span> <span class="mi">0</span><span class="p">;</span> <span class="n">i</span> <span class="o">&lt;</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">usec_timeout</span><span class="p">;</span> <span class="n">i</span><span class="o">++</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">scratch</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">tmp</span> <span class="o">==</span> <span class="mh">0xDEADBEEF</span><span class="p">)</span> <span class="p">{</span>
			<span class="k">break</span><span class="p">;</span>
		<span class="p">}</span>
		<span class="n">DRM_UDELAY</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">i</span> <span class="o">&lt;</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">usec_timeout</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">DRM_INFO</span><span class="p">(</span><span class="s">&quot;ib test succeeded in %u usecs</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">i</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">DRM_ERROR</span><span class="p">(</span><span class="s">&quot;radeon: ib test failed (scratch(0x%04X)=0x%08X)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			  <span class="n">scratch</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
		<span class="n">r</span> <span class="o">=</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">radeon_scratch_free</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">scratch</span><span class="p">);</span>
	<span class="n">radeon_ib_free</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">ib</span><span class="p">);</span>
	<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">r100_ib_fini</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">radeon_ib_pool_suspend</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_ib_pool_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">r100_mc_stop</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">r100_mc_save</span> <span class="o">*</span><span class="n">save</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Shutdown CP we shouldn&#39;t need to do that but better be safe than</span>
<span class="cm">	 * sorry</span>
<span class="cm">	 */</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ring</span><span class="p">[</span><span class="n">RADEON_RING_TYPE_GFX_INDEX</span><span class="p">].</span><span class="n">ready</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R_000740_CP_CSQ_CNTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>

	<span class="cm">/* Save few CRTC registers */</span>
	<span class="n">save</span><span class="o">-&gt;</span><span class="n">GENMO_WT</span> <span class="o">=</span> <span class="n">RREG8</span><span class="p">(</span><span class="n">R_0003C2_GENMO_WT</span><span class="p">);</span>
	<span class="n">save</span><span class="o">-&gt;</span><span class="n">CRTC_EXT_CNTL</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">R_000054_CRTC_EXT_CNTL</span><span class="p">);</span>
	<span class="n">save</span><span class="o">-&gt;</span><span class="n">CRTC_GEN_CNTL</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">R_000050_CRTC_GEN_CNTL</span><span class="p">);</span>
	<span class="n">save</span><span class="o">-&gt;</span><span class="n">CUR_OFFSET</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">R_000260_CUR_OFFSET</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_SINGLE_CRTC</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">save</span><span class="o">-&gt;</span><span class="n">CRTC2_GEN_CNTL</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">R_0003F8_CRTC2_GEN_CNTL</span><span class="p">);</span>
		<span class="n">save</span><span class="o">-&gt;</span><span class="n">CUR2_OFFSET</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">R_000360_CUR2_OFFSET</span><span class="p">);</span>
	<span class="p">}</span>

	<span class="cm">/* Disable VGA aperture access */</span>
	<span class="n">WREG8</span><span class="p">(</span><span class="n">R_0003C2_GENMO_WT</span><span class="p">,</span> <span class="n">C_0003C2_VGA_RAM_EN</span> <span class="o">&amp;</span> <span class="n">save</span><span class="o">-&gt;</span><span class="n">GENMO_WT</span><span class="p">);</span>
	<span class="cm">/* Disable cursor, overlay, crtc */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R_000260_CUR_OFFSET</span><span class="p">,</span> <span class="n">save</span><span class="o">-&gt;</span><span class="n">CUR_OFFSET</span> <span class="o">|</span> <span class="n">S_000260_CUR_LOCK</span><span class="p">(</span><span class="mi">1</span><span class="p">));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R_000054_CRTC_EXT_CNTL</span><span class="p">,</span> <span class="n">save</span><span class="o">-&gt;</span><span class="n">CRTC_EXT_CNTL</span> <span class="o">|</span>
					<span class="n">S_000054_CRTC_DISPLAY_DIS</span><span class="p">(</span><span class="mi">1</span><span class="p">));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R_000050_CRTC_GEN_CNTL</span><span class="p">,</span>
			<span class="p">(</span><span class="n">C_000050_CRTC_CUR_EN</span> <span class="o">&amp;</span> <span class="n">save</span><span class="o">-&gt;</span><span class="n">CRTC_GEN_CNTL</span><span class="p">)</span> <span class="o">|</span>
			<span class="n">S_000050_CRTC_DISP_REQ_EN_B</span><span class="p">(</span><span class="mi">1</span><span class="p">));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R_000420_OV0_SCALE_CNTL</span><span class="p">,</span>
		<span class="n">C_000420_OV0_OVERLAY_EN</span> <span class="o">&amp;</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">R_000420_OV0_SCALE_CNTL</span><span class="p">));</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R_000260_CUR_OFFSET</span><span class="p">,</span> <span class="n">C_000260_CUR_LOCK</span> <span class="o">&amp;</span> <span class="n">save</span><span class="o">-&gt;</span><span class="n">CUR_OFFSET</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_SINGLE_CRTC</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">R_000360_CUR2_OFFSET</span><span class="p">,</span> <span class="n">save</span><span class="o">-&gt;</span><span class="n">CUR2_OFFSET</span> <span class="o">|</span>
						<span class="n">S_000360_CUR2_LOCK</span><span class="p">(</span><span class="mi">1</span><span class="p">));</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">R_0003F8_CRTC2_GEN_CNTL</span><span class="p">,</span>
			<span class="p">(</span><span class="n">C_0003F8_CRTC2_CUR_EN</span> <span class="o">&amp;</span> <span class="n">save</span><span class="o">-&gt;</span><span class="n">CRTC2_GEN_CNTL</span><span class="p">)</span> <span class="o">|</span>
			<span class="n">S_0003F8_CRTC2_DISPLAY_DIS</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="o">|</span>
			<span class="n">S_0003F8_CRTC2_DISP_REQ_EN_B</span><span class="p">(</span><span class="mi">1</span><span class="p">));</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">R_000360_CUR2_OFFSET</span><span class="p">,</span>
			<span class="n">C_000360_CUR2_LOCK</span> <span class="o">&amp;</span> <span class="n">save</span><span class="o">-&gt;</span><span class="n">CUR2_OFFSET</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">r100_mc_resume</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="k">struct</span> <span class="n">r100_mc_save</span> <span class="o">*</span><span class="n">save</span><span class="p">)</span>
<span class="p">{</span>
	<span class="cm">/* Update base address for crtc */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R_00023C_DISPLAY_BASE_ADDR</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_start</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_SINGLE_CRTC</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">R_00033C_CRTC2_DISPLAY_BASE_ADDR</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_start</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="cm">/* Restore CRTC registers */</span>
	<span class="n">WREG8</span><span class="p">(</span><span class="n">R_0003C2_GENMO_WT</span><span class="p">,</span> <span class="n">save</span><span class="o">-&gt;</span><span class="n">GENMO_WT</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R_000054_CRTC_EXT_CNTL</span><span class="p">,</span> <span class="n">save</span><span class="o">-&gt;</span><span class="n">CRTC_EXT_CNTL</span><span class="p">);</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R_000050_CRTC_GEN_CNTL</span><span class="p">,</span> <span class="n">save</span><span class="o">-&gt;</span><span class="n">CRTC_GEN_CNTL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_SINGLE_CRTC</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">R_0003F8_CRTC2_GEN_CNTL</span><span class="p">,</span> <span class="n">save</span><span class="o">-&gt;</span><span class="n">CRTC2_GEN_CNTL</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">r100_vga_render_disable</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG8</span><span class="p">(</span><span class="n">R_0003C2_GENMO_WT</span><span class="p">);</span>
	<span class="n">WREG8</span><span class="p">(</span><span class="n">R_0003C2_GENMO_WT</span><span class="p">,</span> <span class="n">C_0003C2_VGA_RAM_EN</span> <span class="o">&amp;</span> <span class="n">tmp</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">r100_debugfs</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">r100_debugfs_mc_info_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="n">dev_warn</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Failed to create r100_mc debugfs file.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">void</span> <span class="nf">r100_mc_program</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">struct</span> <span class="n">r100_mc_save</span> <span class="n">save</span><span class="p">;</span>

	<span class="cm">/* Stops all mc clients */</span>
	<span class="n">r100_mc_stop</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">save</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_AGP</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">R_00014C_MC_AGP_LOCATION</span><span class="p">,</span>
			<span class="n">S_00014C_MC_AGP_START</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">gtt_start</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span>
			<span class="n">S_00014C_MC_AGP_TOP</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">gtt_end</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">));</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">R_000170_AGP_BASE</span><span class="p">,</span> <span class="n">lower_32_bits</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">agp_base</span><span class="p">));</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">&gt;</span> <span class="n">CHIP_RV200</span><span class="p">)</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">R_00015C_AGP_BASE_2</span><span class="p">,</span>
				<span class="n">upper_32_bits</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">agp_base</span><span class="p">)</span> <span class="o">&amp;</span> <span class="mh">0xff</span><span class="p">);</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">R_00014C_MC_AGP_LOCATION</span><span class="p">,</span> <span class="mh">0x0FFFFFFF</span><span class="p">);</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">R_000170_AGP_BASE</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">&gt;</span> <span class="n">CHIP_RV200</span><span class="p">)</span>
			<span class="n">WREG32</span><span class="p">(</span><span class="n">R_00015C_AGP_BASE_2</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="cm">/* Wait for mc idle */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r100_mc_wait_for_idle</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span>
		<span class="n">dev_warn</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Wait for MC idle timeout.</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
	<span class="cm">/* Program MC, should be a 32bits limited address space */</span>
	<span class="n">WREG32</span><span class="p">(</span><span class="n">R_000148_MC_FB_LOCATION</span><span class="p">,</span>
		<span class="n">S_000148_MC_FB_START</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_start</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">)</span> <span class="o">|</span>
		<span class="n">S_000148_MC_FB_TOP</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">mc</span><span class="p">.</span><span class="n">vram_end</span> <span class="o">&gt;&gt;</span> <span class="mi">16</span><span class="p">));</span>
	<span class="n">r100_mc_resume</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="o">&amp;</span><span class="n">save</span><span class="p">);</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">r100_clock_startup</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="k">if</span> <span class="p">(</span><span class="n">radeon_dynclks</span> <span class="o">!=</span> <span class="o">-</span><span class="mi">1</span> <span class="o">&amp;&amp;</span> <span class="n">radeon_dynclks</span><span class="p">)</span>
		<span class="n">radeon_legacy_set_clock_gating</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="mi">1</span><span class="p">);</span>
	<span class="cm">/* We need to force on some of the block */</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32_PLL</span><span class="p">(</span><span class="n">R_00000D_SCLK_CNTL</span><span class="p">);</span>
	<span class="n">tmp</span> <span class="o">|=</span> <span class="n">S_00000D_FORCE_CP</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="o">|</span> <span class="n">S_00000D_FORCE_VIP</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">((</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RV250</span><span class="p">)</span> <span class="o">||</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">family</span> <span class="o">==</span> <span class="n">CHIP_RV280</span><span class="p">))</span>
		<span class="n">tmp</span> <span class="o">|=</span> <span class="n">S_00000D_FORCE_DISP1</span><span class="p">(</span><span class="mi">1</span><span class="p">)</span> <span class="o">|</span> <span class="n">S_00000D_FORCE_DISP2</span><span class="p">(</span><span class="mi">1</span><span class="p">);</span>
	<span class="n">WREG32_PLL</span><span class="p">(</span><span class="n">R_00000D_SCLK_CNTL</span><span class="p">,</span> <span class="n">tmp</span><span class="p">);</span>
<span class="p">}</span>

<span class="k">static</span> <span class="kt">int</span> <span class="nf">r100_startup</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">;</span>

	<span class="cm">/* set common regs */</span>
	<span class="n">r100_set_common_regs</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="cm">/* program mc */</span>
	<span class="n">r100_mc_program</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="cm">/* Resume clock */</span>
	<span class="n">r100_clock_startup</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="cm">/* Initialize GART (initialize after TTM so we can allocate</span>
<span class="cm">	 * memory through TTM but finalize after TTM) */</span>
	<span class="n">r100_enable_bm</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_PCI</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">r100_pci_gart_enable</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* allocate wb buffer */</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_wb_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_fence_driver_start_ring</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="n">RADEON_RING_TYPE_GFX_INDEX</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;failed initializing CP fences (%d).</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">r</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="cm">/* Enable IRQ */</span>
	<span class="n">r100_irq_set</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">config</span><span class="p">.</span><span class="n">r100</span><span class="p">.</span><span class="n">hdp_cntl</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_HOST_PATH_CNTL</span><span class="p">);</span>
	<span class="cm">/* 1M ring buffer */</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">r100_cp_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">,</span> <span class="mi">1024</span> <span class="o">*</span> <span class="mi">1024</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;failed initializing CP (%d).</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">r</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_ib_pool_start</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_ib_ring_tests</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>

	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">r100_resume</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">;</span>

	<span class="cm">/* Make sur GART are not working */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_PCI</span><span class="p">)</span>
		<span class="n">r100_pci_gart_disable</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="cm">/* Resume clock before doing reset */</span>
	<span class="n">r100_clock_startup</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="cm">/* Reset gpu before posting otherwise ATOM will enter infinite loop */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">radeon_asic_reset</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_warn</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;GPU reset failed ! (0xE40=0x%08X, 0x7C0=0x%08X)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">RREG32</span><span class="p">(</span><span class="n">R_000E40_RBBM_STATUS</span><span class="p">),</span>
			<span class="n">RREG32</span><span class="p">(</span><span class="n">R_0007C0_CP_STAT</span><span class="p">));</span>
	<span class="p">}</span>
	<span class="cm">/* post */</span>
	<span class="n">radeon_combios_asic_init</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ddev</span><span class="p">);</span>
	<span class="cm">/* Resume clock after posting */</span>
	<span class="n">r100_clock_startup</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="cm">/* Initialize surface registers */</span>
	<span class="n">radeon_surface_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>

	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">accel_working</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">r100_startup</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">accel_working</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">r100_suspend</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">radeon_ib_pool_suspend</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">r100_cp_disable</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_wb_disable</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">r100_irq_disable</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_PCI</span><span class="p">)</span>
		<span class="n">r100_pci_gart_disable</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">r100_fini</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">r100_cp_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_wb_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">r100_ib_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_gem_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_PCI</span><span class="p">)</span>
		<span class="n">r100_pci_gart_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_agp_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_irq_kms_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_fence_driver_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_bo_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">radeon_atombios_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">kfree</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">bios</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">bios</span> <span class="o">=</span> <span class="nb">NULL</span><span class="p">;</span>
<span class="p">}</span>

<span class="cm">/*</span>
<span class="cm"> * Due to how kexec works, it can leave the hw fully initialised when it</span>
<span class="cm"> * boots the new kernel. However doing our init sequence with the CP and</span>
<span class="cm"> * WB stuff setup causes GPU hangs on the RN50 at least. So at startup</span>
<span class="cm"> * do some quick sanity checks and restore sane values to avoid this</span>
<span class="cm"> * problem.</span>
<span class="cm"> */</span>
<span class="kt">void</span> <span class="nf">r100_restore_sanity</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="n">u32</span> <span class="n">tmp</span><span class="p">;</span>

	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_CP_CSQ_CNTL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">tmp</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_CP_CSQ_CNTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_CP_RB_CNTL</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">tmp</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_CP_RB_CNTL</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>
	<span class="n">tmp</span> <span class="o">=</span> <span class="n">RREG32</span><span class="p">(</span><span class="n">RADEON_SCRATCH_UMSK</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">tmp</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">WREG32</span><span class="p">(</span><span class="n">RADEON_SCRATCH_UMSK</span><span class="p">,</span> <span class="mi">0</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">int</span> <span class="nf">r100_init</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">)</span>
<span class="p">{</span>
	<span class="kt">int</span> <span class="n">r</span><span class="p">;</span>

	<span class="cm">/* Register debugfs file specific to this group of asics */</span>
	<span class="n">r100_debugfs</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="cm">/* Disable VGA */</span>
	<span class="n">r100_vga_render_disable</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="cm">/* Initialize scratch registers */</span>
	<span class="n">radeon_scratch_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="cm">/* Initialize surface registers */</span>
	<span class="n">radeon_surface_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="cm">/* sanity check some register to avoid hangs like after kexec */</span>
	<span class="n">r100_restore_sanity</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="cm">/* TODO: disable VGA need to use VGA request */</span>
	<span class="cm">/* BIOS*/</span>
	<span class="k">if</span> <span class="p">(</span><span class="o">!</span><span class="n">radeon_get_bios</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">ASIC_IS_AVIVO</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span>
			<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">is_atom_bios</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Expecting combios for RS400/RS480 GPU</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="p">}</span> <span class="k">else</span> <span class="p">{</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_combios_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="cm">/* Reset gpu before posting otherwise ATOM will enter infinite loop */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">radeon_asic_reset</span><span class="p">(</span><span class="n">rdev</span><span class="p">))</span> <span class="p">{</span>
		<span class="n">dev_warn</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span>
			<span class="s">&quot;GPU reset failed ! (0xE40=0x%08X, 0x7C0=0x%08X)</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span>
			<span class="n">RREG32</span><span class="p">(</span><span class="n">R_000E40_RBBM_STATUS</span><span class="p">),</span>
			<span class="n">RREG32</span><span class="p">(</span><span class="n">R_0007C0_CP_STAT</span><span class="p">));</span>
	<span class="p">}</span>
	<span class="cm">/* check if cards are posted or not */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">radeon_boot_test_post_card</span><span class="p">(</span><span class="n">rdev</span><span class="p">)</span> <span class="o">==</span> <span class="nb">false</span><span class="p">)</span>
		<span class="k">return</span> <span class="o">-</span><span class="n">EINVAL</span><span class="p">;</span>
	<span class="cm">/* Set asic errata */</span>
	<span class="n">r100_errata</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="cm">/* Initialize clocks */</span>
	<span class="n">radeon_get_clock_info</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">ddev</span><span class="p">);</span>
	<span class="cm">/* initialize AGP */</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_AGP</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_agp_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
			<span class="n">radeon_agp_disable</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="p">}</span>
	<span class="p">}</span>
	<span class="cm">/* initialize VRAM */</span>
	<span class="n">r100_mc_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="cm">/* Fence driver */</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_fence_driver_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_irq_kms_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="cm">/* Memory manager */</span>
	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_bo_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_PCI</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">r</span> <span class="o">=</span> <span class="n">r100_pci_gart_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span>
			<span class="k">return</span> <span class="n">r</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="n">r100_set_safe_registers</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">radeon_ib_pool_init</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">accel_working</span> <span class="o">=</span> <span class="nb">true</span><span class="p">;</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;IB initialization failed (%d).</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">,</span> <span class="n">r</span><span class="p">);</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">accel_working</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="p">}</span>

	<span class="n">r</span> <span class="o">=</span> <span class="n">r100_startup</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">r</span><span class="p">)</span> <span class="p">{</span>
		<span class="cm">/* Somethings want wront with the accel init stop accel */</span>
		<span class="n">dev_err</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">dev</span><span class="p">,</span> <span class="s">&quot;Disabling GPU acceleration</span><span class="se">\n</span><span class="s">&quot;</span><span class="p">);</span>
		<span class="n">r100_cp_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="n">radeon_wb_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="n">r100_ib_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="n">radeon_irq_kms_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="k">if</span> <span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">flags</span> <span class="o">&amp;</span> <span class="n">RADEON_IS_PCI</span><span class="p">)</span>
			<span class="n">r100_pci_gart_fini</span><span class="p">(</span><span class="n">rdev</span><span class="p">);</span>
		<span class="n">rdev</span><span class="o">-&gt;</span><span class="n">accel_working</span> <span class="o">=</span> <span class="nb">false</span><span class="p">;</span>
	<span class="p">}</span>
	<span class="k">return</span> <span class="mi">0</span><span class="p">;</span>
<span class="p">}</span>

<span class="kt">uint32_t</span> <span class="nf">r100_mm_rreg</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">reg</span> <span class="o">&lt;</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">rmmio_size</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">readl</span><span class="p">(((</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">rmmio</span><span class="p">)</span> <span class="o">+</span> <span class="n">reg</span><span class="p">);</span>
	<span class="k">else</span> <span class="p">{</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="p">((</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">rmmio</span><span class="p">)</span> <span class="o">+</span> <span class="n">RADEON_MM_INDEX</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">readl</span><span class="p">(((</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">rmmio</span><span class="p">)</span> <span class="o">+</span> <span class="n">RADEON_MM_DATA</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">r100_mm_wreg</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">reg</span><span class="p">,</span> <span class="kt">uint32_t</span> <span class="n">v</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">reg</span> <span class="o">&lt;</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">rmmio_size</span><span class="p">)</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">v</span><span class="p">,</span> <span class="p">((</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">rmmio</span><span class="p">)</span> <span class="o">+</span> <span class="n">reg</span><span class="p">);</span>
	<span class="k">else</span> <span class="p">{</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="p">((</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">rmmio</span><span class="p">)</span> <span class="o">+</span> <span class="n">RADEON_MM_INDEX</span><span class="p">);</span>
		<span class="n">writel</span><span class="p">(</span><span class="n">v</span><span class="p">,</span> <span class="p">((</span><span class="kt">void</span> <span class="n">__iomem</span> <span class="o">*</span><span class="p">)</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">rmmio</span><span class="p">)</span> <span class="o">+</span> <span class="n">RADEON_MM_DATA</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="n">u32</span> <span class="nf">r100_io_rreg</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="n">u32</span> <span class="n">reg</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">reg</span> <span class="o">&lt;</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">rio_mem_size</span><span class="p">)</span>
		<span class="k">return</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">rio_mem</span> <span class="o">+</span> <span class="n">reg</span><span class="p">);</span>
	<span class="k">else</span> <span class="p">{</span>
		<span class="n">iowrite32</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">rio_mem</span> <span class="o">+</span> <span class="n">RADEON_MM_INDEX</span><span class="p">);</span>
		<span class="k">return</span> <span class="n">ioread32</span><span class="p">(</span><span class="n">rdev</span><span class="o">-&gt;</span><span class="n">rio_mem</span> <span class="o">+</span> <span class="n">RADEON_MM_DATA</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

<span class="kt">void</span> <span class="nf">r100_io_wreg</span><span class="p">(</span><span class="k">struct</span> <span class="n">radeon_device</span> <span class="o">*</span><span class="n">rdev</span><span class="p">,</span> <span class="n">u32</span> <span class="n">reg</span><span class="p">,</span> <span class="n">u32</span> <span class="n">v</span><span class="p">)</span>
<span class="p">{</span>
	<span class="k">if</span> <span class="p">(</span><span class="n">reg</span> <span class="o">&lt;</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">rio_mem_size</span><span class="p">)</span>
		<span class="n">iowrite32</span><span class="p">(</span><span class="n">v</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">rio_mem</span> <span class="o">+</span> <span class="n">reg</span><span class="p">);</span>
	<span class="k">else</span> <span class="p">{</span>
		<span class="n">iowrite32</span><span class="p">(</span><span class="n">reg</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">rio_mem</span> <span class="o">+</span> <span class="n">RADEON_MM_INDEX</span><span class="p">);</span>
		<span class="n">iowrite32</span><span class="p">(</span><span class="n">v</span><span class="p">,</span> <span class="n">rdev</span><span class="o">-&gt;</span><span class="n">rio_mem</span> <span class="o">+</span> <span class="n">RADEON_MM_DATA</span><span class="p">);</span>
	<span class="p">}</span>
<span class="p">}</span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
