\doxysection{HAL RCC Aliased maintained for legacy purpose}
\label{group___h_a_l___r_c_c___aliased}\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \textbf{ RCC\+\_\+\+Stop\+Wake\+Up\+Clock\+\_\+\+MSI}~RCC\+\_\+\+STOP\+\_\+\+WAKEUPCLOCK\+\_\+\+MSI
\item 
\#define \textbf{ RCC\+\_\+\+Stop\+Wake\+Up\+Clock\+\_\+\+HSI}~RCC\+\_\+\+STOP\+\_\+\+WAKEUPCLOCK\+\_\+\+HSI
\item 
\#define \textbf{ HAL\+\_\+\+RCC\+\_\+\+CCSCallback}~\textbf{ HAL\+\_\+\+RCC\+\_\+\+CSSCallback}
\item 
\#define \textbf{ HAL\+\_\+\+RC48\+\_\+\+Enable\+Buffer\+\_\+\+Cmd}(cmd)~(((cmd)==\textbf{ ENABLE}) ? HAL\+\_\+\+RCCEx\+\_\+\+Enable\+HSI48\+\_\+\+VREFINT() \+: HAL\+\_\+\+RCCEx\+\_\+\+Disable\+HSI48\+\_\+\+VREFINT())
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADC\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADC\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADC\+\_\+\+FORCE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC\+\_\+\+FORCE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADC\+\_\+\+RELEASE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC\+\_\+\+RELEASE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADC1\+\_\+\+CLK\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC1\+\_\+\+CLK\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADC1\+\_\+\+CLK\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC1\+\_\+\+CLK\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADC1\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC1\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADC1\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC1\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADC1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADC1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADC2\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC2\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADC2\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC2\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADC2\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC2\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADC2\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC2\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADC3\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC3\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADC3\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC3\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADC3\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC3\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADC3\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC3\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+AES\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AES\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+AES\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AES\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+AES\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AES\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+AES\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AES\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+AES\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AES\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+AES\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AES\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+CRYP\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRYP\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+CRYP\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRYP\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+CRYP\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRYP\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+CRYP\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRYP\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+CRYP\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRYP\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+CRYP\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRYP\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+CRYP\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRYP\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+AFIO\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AFIO\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+AFIO\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AFIO\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+AFIO\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AFIO\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+AFIO\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AFIO\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+AHB\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHB\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+AHB\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHB\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+AHB1\+\_\+\+FORCE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHB1\+\_\+\+FORCE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+AHB1\+\_\+\+RELEASE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHB1\+\_\+\+RELEASE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+AHB2\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHB2\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+AHB2\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHB2\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+AHB3\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHB3\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+AHB3\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHB3\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+APB1\+\_\+\+FORCE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+APB1\+\_\+\+FORCE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+APB1\+\_\+\+RELEASE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+APB1\+\_\+\+RELEASE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+APB2\+\_\+\+FORCE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+APB2\+\_\+\+FORCE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+APB2\+\_\+\+RELEASE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+APB2\+\_\+\+RELEASE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+BKP\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BKP\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+BKP\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BKP\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+BKP\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BKP\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+BKP\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BKP\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+CAN1\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CAN1\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+CAN1\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CAN1\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+CAN1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CAN1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+CAN1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CAN1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+CAN1\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CAN1\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+CAN1\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CAN1\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+CAN\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CAN1\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+CAN\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CAN1\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+CAN\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CAN1\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+CAN\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CAN1\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+CAN2\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CAN2\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+CAN2\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CAN2\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+CAN2\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CAN2\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+CAN2\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CAN2\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+CEC\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CEC\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+CEC\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CEC\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+COMP\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+COMP\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+COMP\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+COMP\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+COMP\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+COMP\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+COMP\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+COMP\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+COMP\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+COMP\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+COMP\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+COMP\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+CEC\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CEC\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+CEC\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CEC\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+CRC\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRC\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+CRC\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRC\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+CRC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+CRC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+CRC\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRC\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+CRC\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRC\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+DAC\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+DAC\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+DAC\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+DAC\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+DAC1\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC1\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+DAC1\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC1\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+DAC1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+DAC1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+DAC1\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC1\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+DAC1\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC1\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+DBGMCU\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DBGMCU\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+DBGMCU\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DBGMCU\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+DBGMCU\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DBGMCU\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+DBGMCU\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DBGMCU\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+DFSDM\+\_\+\+CLK\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM\+\_\+\+CLK\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+DFSDM\+\_\+\+CLK\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM\+\_\+\+CLK\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+DFSDM\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+DFSDM\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+DFSDM\+\_\+\+FORCE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM\+\_\+\+FORCE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+DFSDM\+\_\+\+RELEASE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM\+\_\+\+RELEASE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+DMA1\+\_\+\+CLK\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+CLK\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+DMA1\+\_\+\+CLK\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+CLK\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+DMA1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+DMA1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+DMA1\+\_\+\+FORCE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+FORCE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+DMA1\+\_\+\+RELEASE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+RELEASE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+DMA2\+\_\+\+CLK\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+CLK\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+DMA2\+\_\+\+CLK\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+CLK\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+DMA2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+DMA2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+DMA2\+\_\+\+FORCE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+FORCE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+DMA2\+\_\+\+RELEASE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+RELEASE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+ETHMAC\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ETHMAC\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+ETHMAC\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ETHMAC\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+ETHMAC\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ETHMAC\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+ETHMAC\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ETHMAC\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+ETHMACRX\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ETHMACRX\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+ETHMACRX\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ETHMACRX\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+ETHMACTX\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ETHMACTX\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+ETHMACTX\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ETHMACTX\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+FIREWALL\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FIREWALL\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+FIREWALL\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FIREWALL\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+FLASH\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLASH\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+FLASH\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLASH\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+FLASH\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLASH\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+FLASH\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLASH\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+FLASH\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLASH\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+FLASH\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLASH\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+FLITF\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLITF\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+FLITF\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLITF\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+FLITF\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLITF\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+FLITF\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLITF\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+FLITF\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLITF\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+FLITF\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLITF\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+FMC\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FMC\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+FMC\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FMC\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+FMC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FMC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+FMC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FMC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+FMC\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FMC\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+FMC\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FMC\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+FSMC\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FSMC\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+FSMC\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FSMC\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOA\+\_\+\+FORCE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+FORCE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOA\+\_\+\+RELEASE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+RELEASE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOB\+\_\+\+FORCE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+FORCE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOB\+\_\+\+RELEASE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+RELEASE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOC\+\_\+\+FORCE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+FORCE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOC\+\_\+\+RELEASE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+RELEASE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOD\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOD\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOD\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOD\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOD\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOD\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOE\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOE\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOE\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOE\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOE\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOE\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOE\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOE\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOE\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOE\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOE\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOE\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOF\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOF\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOF\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOF\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOF\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOF\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOG\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOG\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOG\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOG\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOG\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOG\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOG\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOG\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOH\+\_\+\+CLK\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+CLK\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOH\+\_\+\+CLK\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+CLK\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOH\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOH\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOH\+\_\+\+FORCE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+FORCE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOH\+\_\+\+RELEASE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+RELEASE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+I2\+C1\+\_\+\+CLK\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CLK\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+I2\+C1\+\_\+\+CLK\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CLK\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+I2\+C1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+I2\+C1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+I2\+C1\+\_\+\+FORCE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+FORCE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+I2\+C1\+\_\+\+RELEASE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+RELEASE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+I2\+C2\+\_\+\+CLK\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+CLK\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+I2\+C2\+\_\+\+CLK\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+CLK\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+I2\+C2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+I2\+C2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+I2\+C2\+\_\+\+FORCE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+FORCE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+I2\+C2\+\_\+\+RELEASE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+RELEASE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+I2\+C3\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+I2\+C3\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+I2\+C3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+I2\+C3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+I2\+C3\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+I2\+C3\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+LCD\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LCD\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+LCD\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LCD\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+LCD\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LCD\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+LCD\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LCD\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+LCD\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LCD\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+LCD\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LCD\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+LPTIM1\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+LPTIM1\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+LPTIM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+LPTIM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+LPTIM1\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+LPTIM1\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+LPTIM2\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM2\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+LPTIM2\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM2\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+LPTIM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+LPTIM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+LPTIM2\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM2\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+LPTIM2\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM2\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+LPUART1\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+LPUART1\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+LPUART1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+LPUART1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+LPUART1\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+LPUART1\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+OPAMP\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OPAMP\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+OPAMP\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OPAMP\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+OPAMP\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OPAMP\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+OPAMP\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OPAMP\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+OPAMP\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OPAMP\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+OPAMP\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OPAMP\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+OTGFS\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OTGFS\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+OTGFS\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OTGFS\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+OTGFS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OTGFS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+OTGFS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OTGFS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+OTGFS\+\_\+\+FORCE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OTGFS\+\_\+\+FORCE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+OTGFS\+\_\+\+RELEASE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OTGFS\+\_\+\+RELEASE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+PWR\+\_\+\+CLK\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PWR\+\_\+\+CLK\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+PWR\+\_\+\+CLK\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PWR\+\_\+\+CLK\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+PWR\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PWR\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+PWR\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PWR\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+PWR\+\_\+\+FORCE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PWR\+\_\+\+FORCE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+PWR\+\_\+\+RELEASE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PWR\+\_\+\+RELEASE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+QSPI\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+QSPI\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+QSPI\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+QSPI\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+QSPI\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+QSPI\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+QSPI\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+QSPI\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+QSPI\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+QSPI\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+QSPI\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+QSPI\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+RNG\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+RNG\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+RNG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+RNG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+RNG\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+RNG\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+SAI1\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI1\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SAI1\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI1\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SAI1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SAI1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SAI1\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI1\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+SAI1\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI1\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+SAI2\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI2\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SAI2\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI2\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SAI2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SAI2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SAI2\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI2\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+SAI2\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI2\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+SDIO\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDIO\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SDIO\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDIO\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SDMMC\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SDMMC\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SDMMC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SDMMC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SDMMC\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+SDMMC\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+SPI1\+\_\+\+CLK\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+CLK\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+SPI1\+\_\+\+CLK\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+CLK\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+SPI1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+SPI1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+SPI1\+\_\+\+FORCE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+FORCE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+SPI1\+\_\+\+RELEASE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+RELEASE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+SPI2\+\_\+\+CLK\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+CLK\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+SPI2\+\_\+\+CLK\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+CLK\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+SPI2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+SPI2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+SPI2\+\_\+\+FORCE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+FORCE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+SPI2\+\_\+\+RELEASE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+RELEASE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+SPI3\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI3\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SPI3\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI3\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SPI3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SPI3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SPI3\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI3\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+SPI3\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI3\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+SRAM\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SRAM\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SRAM\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SRAM\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SRAM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SRAM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SRAM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SRAM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SRAM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SRAM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SRAM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SRAM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SWPMI1\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SWPMI1\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SWPMI1\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SWPMI1\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SWPMI1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SWPMI1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SWPMI1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SWPMI1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SWPMI1\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SWPMI1\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+SWPMI1\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SWPMI1\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+SYSCFG\+\_\+\+CLK\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+CLK\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+SYSCFG\+\_\+\+CLK\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+CLK\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+SYSCFG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+SYSCFG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+SYSCFG\+\_\+\+FORCE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+FORCE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+SYSCFG\+\_\+\+RELEASE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+RELEASE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM1\+\_\+\+CLK\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+CLK\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM1\+\_\+\+CLK\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+CLK\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM1\+\_\+\+FORCE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+FORCE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM1\+\_\+\+RELEASE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+RELEASE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM10\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM10\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM10\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM10\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM10\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM10\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM10\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM10\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM11\+\_\+\+CLK\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM11\+\_\+\+CLK\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM11\+\_\+\+CLK\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM11\+\_\+\+CLK\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM11\+\_\+\+FORCE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM11\+\_\+\+FORCE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM11\+\_\+\+RELEASE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM11\+\_\+\+RELEASE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM12\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM12\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM12\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM12\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM12\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM12\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM12\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM12\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM13\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM13\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM13\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM13\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM13\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM13\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM13\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM13\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM14\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM14\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM14\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM14\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM15\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM15\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM15\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM15\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM15\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM15\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM15\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM15\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM15\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM15\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM15\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM15\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM16\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM16\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM16\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM16\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM16\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM16\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM17\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM17\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM17\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM17\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM17\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM17\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM2\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM2\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM2\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM2\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM3\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM3\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM3\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM3\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM4\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM4\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM4\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM4\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM4\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM4\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM4\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM4\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM5\+\_\+\+CLK\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+CLK\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM5\+\_\+\+CLK\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+CLK\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM5\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM5\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM5\+\_\+\+FORCE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+FORCE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM5\+\_\+\+RELEASE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+RELEASE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM6\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM6\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM6\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM6\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM6\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM6\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM7\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM7\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM7\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM7\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM7\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM7\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM7\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM7\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM7\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM7\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM7\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM7\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM8\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM8\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM8\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM8\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM8\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM8\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM8\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM8\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM8\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM8\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM8\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM8\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM9\+\_\+\+CLK\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM9\+\_\+\+CLK\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM9\+\_\+\+CLK\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM9\+\_\+\+CLK\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM9\+\_\+\+FORCE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM9\+\_\+\+FORCE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM9\+\_\+\+RELEASE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM9\+\_\+\+RELEASE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+TSC\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TSC\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TSC\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TSC\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TSC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TSC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TSC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TSC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TSC\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TSC\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+TSC\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TSC\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+UART4\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART4\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+UART4\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART4\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+UART4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+UART4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+UART4\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART4\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+UART4\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART4\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+UART5\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART5\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+UART5\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART5\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+UART5\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART5\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+UART5\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART5\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+UART5\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART5\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+UART5\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART5\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART1\+\_\+\+CLK\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CLK\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART1\+\_\+\+CLK\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CLK\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART1\+\_\+\+FORCE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+FORCE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART1\+\_\+\+RELEASE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+RELEASE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART2\+\_\+\+CLK\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CLK\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART2\+\_\+\+CLK\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CLK\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART2\+\_\+\+FORCE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+FORCE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART2\+\_\+\+RELEASE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+RELEASE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART3\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART3\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART3\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART3\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART4\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART4\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART4\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART4\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART4\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART4\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART4\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART4\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART5\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART5\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART5\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART5\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART5\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART5\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART5\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART5\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART5\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART5\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART5\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART5\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART7\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART7\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART7\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART7\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART7\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART7\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART7\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART7\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART8\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART8\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART8\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART8\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART8\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART8\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART8\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART8\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+USB\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+USB\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+USB\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+USB\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+USB\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+USB\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+WWDG\+\_\+\+CLK\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG\+\_\+\+CLK\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+WWDG\+\_\+\+CLK\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG\+\_\+\+CLK\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+WWDG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+WWDG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+WWDG\+\_\+\+FORCE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG\+\_\+\+FORCE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+WWDG\+\_\+\+RELEASE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG\+\_\+\+RELEASE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM21\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM21\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM21\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM21\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM21\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM21\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM21\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM21\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM21\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM21\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM21\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM21\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM22\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM22\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM22\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM22\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM22\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM22\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM22\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM22\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM22\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM22\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM22\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM22\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+CRS\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+CRS\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+CRS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+CRS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+CRS\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+CRS\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+RCC\+\_\+\+BACKUPRESET\+\_\+\+FORCE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BACKUPRESET\+\_\+\+FORCE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+RCC\+\_\+\+BACKUPRESET\+\_\+\+RELEASE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BACKUPRESET\+\_\+\+RELEASE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+ULPI\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+ULPI\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+ULPI\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+ULPI\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM9\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM9\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM9\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM9\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM10\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM10\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM10\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM10\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM11\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM11\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM11\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM11\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+ETHMACPTP\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ETHMACPTP\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+ETHMACPTP\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ETHMACPTP\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+ETHMACPTP\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ETHMACPTP\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+ETHMACPTP\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ETHMACPTP\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+HASH\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HASH\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+HASH\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HASH\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+HASH\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HASH\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+HASH\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HASH\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+HASH\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HASH\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+HASH\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HASH\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SPI5\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI5\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SPI5\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI5\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SPI5\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI5\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+SPI5\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI5\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+SPI5\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI5\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SPI5\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI5\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SPI6\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI6\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SPI6\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI6\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SPI6\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI6\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+SPI6\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI6\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+SPI6\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI6\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SPI6\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI6\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+LTDC\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LTDC\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+LTDC\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LTDC\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+LTDC\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LTDC\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+LTDC\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LTDC\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+LTDC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LTDC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+ETHMAC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ETHMAC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+ETHMAC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ETHMAC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+ETHMACTX\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ETHMACTX\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+ETHMACTX\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ETHMACTX\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+ETHMACRX\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ETHMACRX\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+ETHMACRX\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ETHMACRX\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM12\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM12\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM12\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM12\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM13\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM13\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM13\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM13\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM14\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM14\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+BKPSRAM\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BKPSRAM\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+BKPSRAM\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BKPSRAM\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+BKPSRAM\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BKPSRAM\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+BKPSRAM\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BKPSRAM\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+CCMDATARAMEN\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CCMDATARAMEN\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+CCMDATARAMEN\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CCMDATARAMEN\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART6\+\_\+\+CLK\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART6\+\_\+\+CLK\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART6\+\_\+\+CLK\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART6\+\_\+\+CLK\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART6\+\_\+\+FORCE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART6\+\_\+\+FORCE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART6\+\_\+\+RELEASE\+\_\+\+RESET}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART6\+\_\+\+RELEASE\+\_\+\+RESET}
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART6\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART6\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART6\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART6\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+SPI4\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI4\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SPI4\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI4\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SPI4\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI4\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+SPI4\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI4\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+SPI4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SPI4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOI\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOI\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOI\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOI\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOI\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOI\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOI\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOI\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOI\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOI\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOI\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOI\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOJ\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOJ\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOJ\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOJ\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOJ\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOJ\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOJ\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOJ\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOJ\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOJ\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOJ\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOJ\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOK\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOK\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOK\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOK\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOK\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOK\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOK\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOK\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOK\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOK\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+ETH\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ETH\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+ETH\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ETH\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+DCMI\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DCMI\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+DCMI\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DCMI\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+DCMI\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DCMI\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+DCMI\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DCMI\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+DCMI\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DCMI\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+DCMI\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DCMI\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+UART7\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART7\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+UART7\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART7\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+UART7\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART7\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+UART7\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART7\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+UART7\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART7\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+UART7\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART7\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+UART8\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART8\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+UART8\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART8\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+UART8\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART8\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+UART8\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART8\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+UART8\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART8\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+UART8\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART8\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+OTGHS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+OTGHS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+OTGHS\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+OTGHS\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+OTGHSULPI\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+ULPI\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+OTGHSULPI\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+ULPI\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OTGHS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OTGHS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OTGHS\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OTGHS\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OTGHS\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OTGHS\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OTGHSULPI\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+ULPI\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OTGHSULPI\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+ULPI\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OTGHSULPI\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+ULPI\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OTGHSULPI\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+ULPI\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+SRAM3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SRAM3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+CAN2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CAN2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+CAN2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CAN2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+DAC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+DAC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADC2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADC2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADC3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADC3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+FSMC\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FSMC\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+FSMC\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FSMC\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+FSMC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FSMC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+FSMC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FSMC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SDIO\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDIO\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+SDIO\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDIO\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+SDIO\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDIO\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SDIO\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDIO\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+DMA2\+D\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+D\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+DMA2\+D\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+D\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+DMA2\+D\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+D\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+DMA2\+D\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+D\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+DMA2\+D\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+D\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+DMA2\+D\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+D\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OTGFS\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OTGFS\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADC12\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADC12\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADC12\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADC12\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADC34\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC34\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADC34\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC34\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+DAC2\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC2\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+DAC2\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC2\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM18\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM18\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM18\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM18\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM19\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM19\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM19\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM19\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM20\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM20\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM20\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM20\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+HRTIM1\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HRTIM1\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+HRTIM1\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HRTIM1\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SDADC1\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDADC1\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SDADC2\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDADC2\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SDADC3\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDADC3\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SDADC1\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDADC1\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SDADC2\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDADC2\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+SDADC3\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDADC3\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADC12\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADC12\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADC12\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADC12\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADC34\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC34\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADC34\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC34\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+DAC2\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC2\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+DAC2\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC2\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM18\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM18\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM18\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM18\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM19\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM19\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM19\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM19\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM20\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM20\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM20\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM20\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+HRTIM1\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HRTIM1\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+HRTIM1\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HRTIM1\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+SDADC1\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDADC1\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+SDADC2\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDADC2\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+SDADC3\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDADC3\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+SDADC1\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDADC1\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+SDADC2\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDADC2\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+SDADC3\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDADC3\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADC1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADC1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADC12\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADC12\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADC34\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC34\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+ADC34\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC34\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+CEC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CEC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+CEC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CEC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+CRC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+CRC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+DAC1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+DAC1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+DAC2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+DAC2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+DMA1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}
\item 
\#define \textbf{ \+\_\+\+\_\+\+DMA1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}
\item 
\#define \textbf{ \+\_\+\+\_\+\+DMA2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}
\item 
\#define \textbf{ \+\_\+\+\_\+\+DMA2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}
\item 
\#define \textbf{ \+\_\+\+\_\+\+FLITF\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLITF\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+FLITF\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLITF\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+FMC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FMC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+FMC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FMC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOB\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOB\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOD\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOD\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOE\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOE\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOE\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOE\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOF\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOF\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOH\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}
\item 
\#define \textbf{ \+\_\+\+\_\+\+GPIOH\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HRTIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HRTIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+HRTIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HRTIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+I2\+C1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}
\item 
\#define \textbf{ \+\_\+\+\_\+\+I2\+C1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}
\item 
\#define \textbf{ \+\_\+\+\_\+\+I2\+C2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}
\item 
\#define \textbf{ \+\_\+\+\_\+\+I2\+C2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}
\item 
\#define \textbf{ \+\_\+\+\_\+\+I2\+C3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+I2\+C3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+PWR\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PWR\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}
\item 
\#define \textbf{ \+\_\+\+\_\+\+PWR\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PWR\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}
\item 
\#define \textbf{ \+\_\+\+\_\+\+SYSCFG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}
\item 
\#define \textbf{ \+\_\+\+\_\+\+SYSCFG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}
\item 
\#define \textbf{ \+\_\+\+\_\+\+SPI1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}
\item 
\#define \textbf{ \+\_\+\+\_\+\+SPI1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}
\item 
\#define \textbf{ \+\_\+\+\_\+\+SPI2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}
\item 
\#define \textbf{ \+\_\+\+\_\+\+SPI2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}
\item 
\#define \textbf{ \+\_\+\+\_\+\+SPI3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+SPI3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+SPI4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+SPI4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+SDADC1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDADC1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+SDADC1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDADC1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+SDADC2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDADC2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+SDADC2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDADC2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+SDADC3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDADC3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+SDADC3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDADC3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+SRAM\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SRAM\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+SRAM\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SRAM\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM6\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM6\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM7\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM7\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM7\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM7\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM8\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM8\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM8\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM8\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM12\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM12\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM12\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM12\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM13\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM13\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM13\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM13\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM14\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM14\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM15\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM15\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM15\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM15\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM16\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM16\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM17\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM17\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM18\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM18\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM18\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM18\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM19\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM19\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM19\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM19\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM20\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM20\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+TIM20\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM20\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+TSC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TSC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+TSC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TSC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+UART4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+UART4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+UART5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+UART5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+USART3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+USB\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+USB\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+WWDG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}
\item 
\#define \textbf{ \+\_\+\+\_\+\+WWDG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+SCLK}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+S\+\_\+\+CONFIG
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+SCLK\+\_\+\+CONFIG}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+S\+\_\+\+CONFIG
\item 
\#define \textbf{ \+\_\+\+\_\+\+RCC\+\_\+\+PLLSRC}~RCC\+\_\+\+GET\+\_\+\+PLL\+\_\+\+OSCSOURCE
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+MSIRANGE}~IS\+\_\+\+RCC\+\_\+\+MSI\+\_\+\+CLOCK\+\_\+\+RANGE
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+RTCCLK\+\_\+\+SOURCE}~\textbf{ IS\+\_\+\+RCC\+\_\+\+RTCCLKSOURCE}
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+SYSCLK\+\_\+\+DIV}~\textbf{ IS\+\_\+\+RCC\+\_\+\+HCLK}
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+HCLK\+\_\+\+DIV}~\textbf{ IS\+\_\+\+RCC\+\_\+\+PCLK}
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+PERIPHCLK}~IS\+\_\+\+RCC\+\_\+\+PERIPHCLOCK
\item 
\#define \textbf{ RCC\+\_\+\+IT\+\_\+\+HSI14}~RCC\+\_\+\+IT\+\_\+\+HSI14\+RDY
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+MCOSOURCE}~\textbf{ IS\+\_\+\+RCC\+\_\+\+MCO1\+SOURCE}
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+MCO\+\_\+\+CONFIG}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+MCO1\+\_\+\+CONFIG}
\item 
\#define \textbf{ RCC\+\_\+\+MCO\+\_\+\+NODIV}~\textbf{ RCC\+\_\+\+MCODIV\+\_\+1}
\item 
\#define \textbf{ RCC\+\_\+\+MCO\+\_\+\+DIV1}~\textbf{ RCC\+\_\+\+MCODIV\+\_\+1}
\item 
\#define \textbf{ RCC\+\_\+\+MCO\+\_\+\+DIV2}~\textbf{ RCC\+\_\+\+MCODIV\+\_\+2}
\item 
\#define \textbf{ RCC\+\_\+\+MCO\+\_\+\+DIV4}~\textbf{ RCC\+\_\+\+MCODIV\+\_\+4}
\item 
\#define \textbf{ RCC\+\_\+\+MCO\+\_\+\+DIV8}~RCC\+\_\+\+MCODIV\+\_\+8
\item 
\#define \textbf{ RCC\+\_\+\+MCO\+\_\+\+DIV16}~RCC\+\_\+\+MCODIV\+\_\+16
\item 
\#define \textbf{ RCC\+\_\+\+MCO\+\_\+\+DIV32}~RCC\+\_\+\+MCODIV\+\_\+32
\item 
\#define \textbf{ RCC\+\_\+\+MCO\+\_\+\+DIV64}~RCC\+\_\+\+MCODIV\+\_\+64
\item 
\#define \textbf{ RCC\+\_\+\+MCO\+\_\+\+DIV128}~RCC\+\_\+\+MCODIV\+\_\+128
\item 
\#define \textbf{ RCC\+\_\+\+MCOSOURCE\+\_\+\+NONE}~RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+NOCLOCK
\item 
\#define \textbf{ RCC\+\_\+\+MCOSOURCE\+\_\+\+LSI}~RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+LSI
\item 
\#define \textbf{ RCC\+\_\+\+MCOSOURCE\+\_\+\+LSE}~\textbf{ RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+LSE}
\item 
\#define \textbf{ RCC\+\_\+\+MCOSOURCE\+\_\+\+SYSCLK}~RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+SYSCLK
\item 
\#define \textbf{ RCC\+\_\+\+MCOSOURCE\+\_\+\+HSI}~\textbf{ RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+HSI}
\item 
\#define \textbf{ RCC\+\_\+\+MCOSOURCE\+\_\+\+HSI14}~RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+HSI14
\item 
\#define \textbf{ RCC\+\_\+\+MCOSOURCE\+\_\+\+HSI48}~RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+HSI48
\item 
\#define \textbf{ RCC\+\_\+\+MCOSOURCE\+\_\+\+HSE}~\textbf{ RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+HSE}
\item 
\#define \textbf{ RCC\+\_\+\+MCOSOURCE\+\_\+\+PLLCLK\+\_\+\+DIV1}~\textbf{ RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+PLLCLK}
\item 
\#define \textbf{ RCC\+\_\+\+MCOSOURCE\+\_\+\+PLLCLK\+\_\+\+NODIV}~\textbf{ RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+PLLCLK}
\item 
\#define \textbf{ RCC\+\_\+\+MCOSOURCE\+\_\+\+PLLCLK\+\_\+\+DIV2}~RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+PLLCLK\+\_\+\+DIV2
\item 
\#define \textbf{ RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+NONE}~RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+NO\+\_\+\+CLK
\item 
\#define \textbf{ RCC\+\_\+\+USBCLK\+\_\+\+PLLSAI1}~RCC\+\_\+\+USBCLKSOURCE\+\_\+\+PLLSAI1
\item 
\#define \textbf{ RCC\+\_\+\+USBCLK\+\_\+\+PLL}~RCC\+\_\+\+USBCLKSOURCE\+\_\+\+PLL
\item 
\#define \textbf{ RCC\+\_\+\+USBCLK\+\_\+\+MSI}~RCC\+\_\+\+USBCLKSOURCE\+\_\+\+MSI
\item 
\#define \textbf{ RCC\+\_\+\+USBCLKSOURCE\+\_\+\+PLLCLK}~RCC\+\_\+\+USBCLKSOURCE\+\_\+\+PLL
\item 
\#define \textbf{ RCC\+\_\+\+USBPLLCLK\+\_\+\+DIV1}~RCC\+\_\+\+USBCLKSOURCE\+\_\+\+PLL
\item 
\#define \textbf{ RCC\+\_\+\+USBPLLCLK\+\_\+\+DIV1\+\_\+5}~RCC\+\_\+\+USBCLKSOURCE\+\_\+\+PLL\+\_\+\+DIV1\+\_\+5
\item 
\#define \textbf{ RCC\+\_\+\+USBPLLCLK\+\_\+\+DIV2}~RCC\+\_\+\+USBCLKSOURCE\+\_\+\+PLL\+\_\+\+DIV2
\item 
\#define \textbf{ RCC\+\_\+\+USBPLLCLK\+\_\+\+DIV3}~RCC\+\_\+\+USBCLKSOURCE\+\_\+\+PLL\+\_\+\+DIV3
\item 
\#define \textbf{ HSION\+\_\+\+Bit\+Number}~\textbf{ RCC\+\_\+\+HSION\+\_\+\+BIT\+\_\+\+NUMBER}
\item 
\#define \textbf{ HSION\+\_\+\+BITNUMBER}~\textbf{ RCC\+\_\+\+HSION\+\_\+\+BIT\+\_\+\+NUMBER}
\item 
\#define \textbf{ HSEON\+\_\+\+Bit\+Number}~RCC\+\_\+\+HSEON\+\_\+\+BIT\+\_\+\+NUMBER
\item 
\#define \textbf{ HSEON\+\_\+\+BITNUMBER}~RCC\+\_\+\+HSEON\+\_\+\+BIT\+\_\+\+NUMBER
\item 
\#define \textbf{ MSION\+\_\+\+BITNUMBER}~RCC\+\_\+\+MSION\+\_\+\+BIT\+\_\+\+NUMBER
\item 
\#define \textbf{ CSSON\+\_\+\+Bit\+Number}~\textbf{ RCC\+\_\+\+CSSON\+\_\+\+BIT\+\_\+\+NUMBER}
\item 
\#define \textbf{ CSSON\+\_\+\+BITNUMBER}~\textbf{ RCC\+\_\+\+CSSON\+\_\+\+BIT\+\_\+\+NUMBER}
\item 
\#define \textbf{ PLLON\+\_\+\+Bit\+Number}~\textbf{ RCC\+\_\+\+PLLON\+\_\+\+BIT\+\_\+\+NUMBER}
\item 
\#define \textbf{ PLLON\+\_\+\+BITNUMBER}~\textbf{ RCC\+\_\+\+PLLON\+\_\+\+BIT\+\_\+\+NUMBER}
\item 
\#define \textbf{ PLLI2\+SON\+\_\+\+Bit\+Number}~RCC\+\_\+\+PLLI2\+SON\+\_\+\+BIT\+\_\+\+NUMBER
\item 
\#define \textbf{ I2\+SSRC\+\_\+\+Bit\+Number}~RCC\+\_\+\+I2\+SSRC\+\_\+\+BIT\+\_\+\+NUMBER
\item 
\#define \textbf{ RTCEN\+\_\+\+Bit\+Number}~\textbf{ RCC\+\_\+\+RTCEN\+\_\+\+BIT\+\_\+\+NUMBER}
\item 
\#define \textbf{ RTCEN\+\_\+\+BITNUMBER}~\textbf{ RCC\+\_\+\+RTCEN\+\_\+\+BIT\+\_\+\+NUMBER}
\item 
\#define \textbf{ BDRST\+\_\+\+Bit\+Number}~\textbf{ RCC\+\_\+\+BDRST\+\_\+\+BIT\+\_\+\+NUMBER}
\item 
\#define \textbf{ BDRST\+\_\+\+BITNUMBER}~\textbf{ RCC\+\_\+\+BDRST\+\_\+\+BIT\+\_\+\+NUMBER}
\item 
\#define \textbf{ RTCRST\+\_\+\+BITNUMBER}~RCC\+\_\+\+RTCRST\+\_\+\+BIT\+\_\+\+NUMBER
\item 
\#define \textbf{ LSION\+\_\+\+Bit\+Number}~\textbf{ RCC\+\_\+\+LSION\+\_\+\+BIT\+\_\+\+NUMBER}
\item 
\#define \textbf{ LSION\+\_\+\+BITNUMBER}~\textbf{ RCC\+\_\+\+LSION\+\_\+\+BIT\+\_\+\+NUMBER}
\item 
\#define \textbf{ LSEON\+\_\+\+Bit\+Number}~RCC\+\_\+\+LSEON\+\_\+\+BIT\+\_\+\+NUMBER
\item 
\#define \textbf{ LSEON\+\_\+\+BITNUMBER}~RCC\+\_\+\+LSEON\+\_\+\+BIT\+\_\+\+NUMBER
\item 
\#define \textbf{ LSEBYP\+\_\+\+BITNUMBER}~RCC\+\_\+\+LSEBYP\+\_\+\+BIT\+\_\+\+NUMBER
\item 
\#define \textbf{ PLLSAION\+\_\+\+Bit\+Number}~RCC\+\_\+\+PLLSAION\+\_\+\+BIT\+\_\+\+NUMBER
\item 
\#define \textbf{ TIMPRE\+\_\+\+Bit\+Number}~RCC\+\_\+\+TIMPRE\+\_\+\+BIT\+\_\+\+NUMBER
\item 
\#define \textbf{ RMVF\+\_\+\+Bit\+Number}~RCC\+\_\+\+RMVF\+\_\+\+BIT\+\_\+\+NUMBER
\item 
\#define \textbf{ RMVF\+\_\+\+BITNUMBER}~RCC\+\_\+\+RMVF\+\_\+\+BIT\+\_\+\+NUMBER
\item 
\#define \textbf{ RCC\+\_\+\+CR2\+\_\+\+HSI14\+TRIM\+\_\+\+Bit\+Number}~RCC\+\_\+\+HSI14\+TRIM\+\_\+\+BIT\+\_\+\+NUMBER
\item 
\#define \textbf{ CR\+\_\+\+BYTE2\+\_\+\+ADDRESS}~\textbf{ RCC\+\_\+\+CR\+\_\+\+BYTE2\+\_\+\+ADDRESS}
\item 
\#define \textbf{ CIR\+\_\+\+BYTE1\+\_\+\+ADDRESS}~\textbf{ RCC\+\_\+\+CIR\+\_\+\+BYTE1\+\_\+\+ADDRESS}
\item 
\#define \textbf{ CIR\+\_\+\+BYTE2\+\_\+\+ADDRESS}~\textbf{ RCC\+\_\+\+CIR\+\_\+\+BYTE2\+\_\+\+ADDRESS}
\item 
\#define \textbf{ BDCR\+\_\+\+BYTE0\+\_\+\+ADDRESS}~\textbf{ RCC\+\_\+\+BDCR\+\_\+\+BYTE0\+\_\+\+ADDRESS}
\item 
\#define \textbf{ DBP\+\_\+\+TIMEOUT\+\_\+\+VALUE}~\textbf{ RCC\+\_\+\+DBP\+\_\+\+TIMEOUT\+\_\+\+VALUE}
\item 
\#define \textbf{ LSE\+\_\+\+TIMEOUT\+\_\+\+VALUE}~\textbf{ RCC\+\_\+\+LSE\+\_\+\+TIMEOUT\+\_\+\+VALUE}
\item 
\#define \textbf{ CR\+\_\+\+HSION\+\_\+\+BB}~\textbf{ RCC\+\_\+\+CR\+\_\+\+HSION\+\_\+\+BB}
\item 
\#define \textbf{ CR\+\_\+\+CSSON\+\_\+\+BB}~\textbf{ RCC\+\_\+\+CR\+\_\+\+CSSON\+\_\+\+BB}
\item 
\#define \textbf{ CR\+\_\+\+PLLON\+\_\+\+BB}~\textbf{ RCC\+\_\+\+CR\+\_\+\+PLLON\+\_\+\+BB}
\item 
\#define \textbf{ CR\+\_\+\+PLLI2\+SON\+\_\+\+BB}~RCC\+\_\+\+CR\+\_\+\+PLLI2\+SON\+\_\+\+BB
\item 
\#define \textbf{ CR\+\_\+\+MSION\+\_\+\+BB}~RCC\+\_\+\+CR\+\_\+\+MSION\+\_\+\+BB
\item 
\#define \textbf{ CSR\+\_\+\+LSION\+\_\+\+BB}~\textbf{ RCC\+\_\+\+CSR\+\_\+\+LSION\+\_\+\+BB}
\item 
\#define \textbf{ CSR\+\_\+\+LSEON\+\_\+\+BB}~RCC\+\_\+\+CSR\+\_\+\+LSEON\+\_\+\+BB
\item 
\#define \textbf{ CSR\+\_\+\+LSEBYP\+\_\+\+BB}~RCC\+\_\+\+CSR\+\_\+\+LSEBYP\+\_\+\+BB
\item 
\#define \textbf{ CSR\+\_\+\+RTCEN\+\_\+\+BB}~RCC\+\_\+\+CSR\+\_\+\+RTCEN\+\_\+\+BB
\item 
\#define \textbf{ CSR\+\_\+\+RTCRST\+\_\+\+BB}~RCC\+\_\+\+CSR\+\_\+\+RTCRST\+\_\+\+BB
\item 
\#define \textbf{ CFGR\+\_\+\+I2\+SSRC\+\_\+\+BB}~RCC\+\_\+\+CFGR\+\_\+\+I2\+SSRC\+\_\+\+BB
\item 
\#define \textbf{ BDCR\+\_\+\+RTCEN\+\_\+\+BB}~\textbf{ RCC\+\_\+\+BDCR\+\_\+\+RTCEN\+\_\+\+BB}
\item 
\#define \textbf{ BDCR\+\_\+\+BDRST\+\_\+\+BB}~\textbf{ RCC\+\_\+\+BDCR\+\_\+\+BDRST\+\_\+\+BB}
\item 
\#define \textbf{ CR\+\_\+\+HSEON\+\_\+\+BB}~RCC\+\_\+\+CR\+\_\+\+HSEON\+\_\+\+BB
\item 
\#define \textbf{ CSR\+\_\+\+RMVF\+\_\+\+BB}~RCC\+\_\+\+CSR\+\_\+\+RMVF\+\_\+\+BB
\item 
\#define \textbf{ CR\+\_\+\+PLLSAION\+\_\+\+BB}~RCC\+\_\+\+CR\+\_\+\+PLLSAION\+\_\+\+BB
\item 
\#define \textbf{ DCKCFGR\+\_\+\+TIMPRE\+\_\+\+BB}~RCC\+\_\+\+DCKCFGR\+\_\+\+TIMPRE\+\_\+\+BB
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+ENABLE\+\_\+\+FREQ\+\_\+\+ERROR\+\_\+\+COUNTER}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+FREQ\+\_\+\+ERROR\+\_\+\+COUNTER\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+DISABLE\+\_\+\+FREQ\+\_\+\+ERROR\+\_\+\+COUNTER}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+FREQ\+\_\+\+ERROR\+\_\+\+COUNTER\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+ENABLE\+\_\+\+AUTOMATIC\+\_\+\+CALIB}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+AUTOMATIC\+\_\+\+CALIB\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+DISABLE\+\_\+\+AUTOMATIC\+\_\+\+CALIB}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+AUTOMATIC\+\_\+\+CALIB\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+CALCULATE\+\_\+\+RELOADVALUE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+RELOADVALUE\+\_\+\+CALCULATE
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+IT\+\_\+\+SOURCE}~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+IT}
\item 
\#define \textbf{ RCC\+\_\+\+CRS\+\_\+\+SYNCWARM}~RCC\+\_\+\+CRS\+\_\+\+SYNCWARN
\item 
\#define \textbf{ RCC\+\_\+\+CRS\+\_\+\+TRIMOV}~RCC\+\_\+\+CRS\+\_\+\+TRIMOVF
\item 
\#define \textbf{ RCC\+\_\+\+PERIPHCLK\+\_\+\+CK48}~RCC\+\_\+\+PERIPHCLK\+\_\+\+CLK48
\item 
\#define \textbf{ RCC\+\_\+\+CK48\+CLKSOURCE\+\_\+\+PLLQ}~RCC\+\_\+\+CLK48\+CLKSOURCE\+\_\+\+PLLQ
\item 
\#define \textbf{ RCC\+\_\+\+CK48\+CLKSOURCE\+\_\+\+PLLSAIP}~RCC\+\_\+\+CLK48\+CLKSOURCE\+\_\+\+PLLSAIP
\item 
\#define \textbf{ RCC\+\_\+\+CK48\+CLKSOURCE\+\_\+\+PLLI2\+SQ}~RCC\+\_\+\+CLK48\+CLKSOURCE\+\_\+\+PLLI2\+SQ
\item 
\#define \textbf{ IS\+\_\+\+RCC\+\_\+\+CK48\+CLKSOURCE}~IS\+\_\+\+RCC\+\_\+\+CLK48\+CLKSOURCE
\item 
\#define \textbf{ RCC\+\_\+\+SDIOCLKSOURCE\+\_\+\+CK48}~RCC\+\_\+\+SDIOCLKSOURCE\+\_\+\+CLK48
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM\+\_\+\+CLK\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM1\+\_\+\+CLK\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM\+\_\+\+CLK\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM1\+\_\+\+CLK\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM\+\_\+\+FORCE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM1\+\_\+\+FORCE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM\+\_\+\+RELEASE\+\_\+\+RESET}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM1\+\_\+\+RELEASE\+\_\+\+RESET
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED
\item 
\#define \textbf{ Dfsdm\+Clock\+Selection}~Dfsdm1\+Clock\+Selection
\item 
\#define \textbf{ RCC\+\_\+\+PERIPHCLK\+\_\+\+DFSDM}~RCC\+\_\+\+PERIPHCLK\+\_\+\+DFSDM1
\item 
\#define \textbf{ RCC\+\_\+\+DFSDMCLKSOURCE\+\_\+\+PCLK}~RCC\+\_\+\+DFSDM1\+CLKSOURCE\+\_\+\+PCLK
\item 
\#define \textbf{ RCC\+\_\+\+DFSDMCLKSOURCE\+\_\+\+SYSCLK}~RCC\+\_\+\+DFSDM1\+CLKSOURCE\+\_\+\+SYSCLK
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM\+\_\+\+CONFIG}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM1\+\_\+\+CONFIG
\item 
\#define \textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+DFSDM\+\_\+\+SOURCE}~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+DFSDM1\+\_\+\+SOURCE
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\label{group___h_a_l___r_c_c___aliased_gabe7e11fce558e2053cdb0ae751126536}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_ADC12\_CLK\_DISABLE@{\_\_ADC12\_CLK\_DISABLE}}
\index{\_\_ADC12\_CLK\_DISABLE@{\_\_ADC12\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_ADC12\_CLK\_DISABLE\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+ADC12\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 2432 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gabe7e11fce558e2053cdb0ae751126536}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_ADC12\_CLK\_DISABLE@{\_\_ADC12\_CLK\_DISABLE}}
\index{\_\_ADC12\_CLK\_DISABLE@{\_\_ADC12\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_ADC12\_CLK\_DISABLE\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+ADC12\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 2432 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga122c5ade42bf95733284ef8204a4506b}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_ADC12\_CLK\_ENABLE@{\_\_ADC12\_CLK\_ENABLE}}
\index{\_\_ADC12\_CLK\_ENABLE@{\_\_ADC12\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_ADC12\_CLK\_ENABLE\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+ADC12\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 2431 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga122c5ade42bf95733284ef8204a4506b}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_ADC12\_CLK\_ENABLE@{\_\_ADC12\_CLK\_ENABLE}}
\index{\_\_ADC12\_CLK\_ENABLE@{\_\_ADC12\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_ADC12\_CLK\_ENABLE\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+ADC12\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 2431 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gacbc2844f7655815ba4ae65f4ca715dbb}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_ADC12\_FORCE\_RESET@{\_\_ADC12\_FORCE\_RESET}}
\index{\_\_ADC12\_FORCE\_RESET@{\_\_ADC12\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_ADC12\_FORCE\_RESET\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+ADC12\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 2454 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gacbc2844f7655815ba4ae65f4ca715dbb}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_ADC12\_FORCE\_RESET@{\_\_ADC12\_FORCE\_RESET}}
\index{\_\_ADC12\_FORCE\_RESET@{\_\_ADC12\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_ADC12\_FORCE\_RESET\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+ADC12\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 2454 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga9464b6c06f15be9e00a1c1ed79dbe8d6}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_ADC12\_IS\_CLK\_DISABLED@{\_\_ADC12\_IS\_CLK\_DISABLED}}
\index{\_\_ADC12\_IS\_CLK\_DISABLED@{\_\_ADC12\_IS\_CLK\_DISABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_ADC12\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+ADC12\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}



Definition at line 2476 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga4ba622ec6ed0408b17c9c68523fa6629}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_ADC12\_IS\_CLK\_ENABLED@{\_\_ADC12\_IS\_CLK\_ENABLED}}
\index{\_\_ADC12\_IS\_CLK\_ENABLED@{\_\_ADC12\_IS\_CLK\_ENABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_ADC12\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+ADC12\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}



Definition at line 2475 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaccd3e06d5b914cebaaacbc94d05c7660}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_ADC12\_RELEASE\_RESET@{\_\_ADC12\_RELEASE\_RESET}}
\index{\_\_ADC12\_RELEASE\_RESET@{\_\_ADC12\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_ADC12\_RELEASE\_RESET\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+ADC12\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 2455 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaccd3e06d5b914cebaaacbc94d05c7660}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_ADC12\_RELEASE\_RESET@{\_\_ADC12\_RELEASE\_RESET}}
\index{\_\_ADC12\_RELEASE\_RESET@{\_\_ADC12\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_ADC12\_RELEASE\_RESET\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+ADC12\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC12\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 2455 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga6506d98e0a44a0fd83fc893acdea24b6}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_ADC1\_CLK\_DISABLE@{\_\_ADC1\_CLK\_DISABLE}}
\index{\_\_ADC1\_CLK\_DISABLE@{\_\_ADC1\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_ADC1\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+ADC1\+\_\+\+CLK\+\_\+\+DISABLE~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC1\+\_\+\+CLK\+\_\+\+DISABLE}}



Definition at line 1779 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga9a9d5243d8f3d6747cfbb026fdf2e0b7}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_ADC1\_CLK\_ENABLE@{\_\_ADC1\_CLK\_ENABLE}}
\index{\_\_ADC1\_CLK\_ENABLE@{\_\_ADC1\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_ADC1\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+ADC1\+\_\+\+CLK\+\_\+\+ENABLE~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC1\+\_\+\+CLK\+\_\+\+ENABLE}}



Definition at line 1780 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gab6f5f7285730b9e581578c27eb407246}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_ADC1\_CLK\_SLEEP\_DISABLE@{\_\_ADC1\_CLK\_SLEEP\_DISABLE}}
\index{\_\_ADC1\_CLK\_SLEEP\_DISABLE@{\_\_ADC1\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_ADC1\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+ADC1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}



Definition at line 1784 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga9ce0348811aae0a082ef462e050bdbfa}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_ADC1\_CLK\_SLEEP\_ENABLE@{\_\_ADC1\_CLK\_SLEEP\_ENABLE}}
\index{\_\_ADC1\_CLK\_SLEEP\_ENABLE@{\_\_ADC1\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_ADC1\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+ADC1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}



Definition at line 1783 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga74c96fb6dcb3e5ac23637040874f742a}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_ADC1\_FORCE\_RESET@{\_\_ADC1\_FORCE\_RESET}}
\index{\_\_ADC1\_FORCE\_RESET@{\_\_ADC1\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_ADC1\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+ADC1\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC1\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 1781 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga72176a626f4a7bafd415028cc446093e}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_ADC1\_IS\_CLK\_DISABLED@{\_\_ADC1\_IS\_CLK\_DISABLED}}
\index{\_\_ADC1\_IS\_CLK\_DISABLED@{\_\_ADC1\_IS\_CLK\_DISABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_ADC1\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+ADC1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}



Definition at line 2474 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga9c6a5800240c7a38160f7b55d993d014}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_ADC1\_IS\_CLK\_ENABLED@{\_\_ADC1\_IS\_CLK\_ENABLED}}
\index{\_\_ADC1\_IS\_CLK\_ENABLED@{\_\_ADC1\_IS\_CLK\_ENABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_ADC1\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+ADC1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}



Definition at line 2473 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga58dc5da806adc545da8e62b986f6c4f4}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_ADC1\_RELEASE\_RESET@{\_\_ADC1\_RELEASE\_RESET}}
\index{\_\_ADC1\_RELEASE\_RESET@{\_\_ADC1\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_ADC1\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+ADC1\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC1\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 1782 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gae27221f87c3db8c7e520cd404e530a49}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_ADC2\_CLK\_DISABLE@{\_\_ADC2\_CLK\_DISABLE}}
\index{\_\_ADC2\_CLK\_DISABLE@{\_\_ADC2\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_ADC2\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+ADC2\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC2\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 1785 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga926fc527f079e5e0b3c57b899d32188c}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_ADC2\_CLK\_ENABLE@{\_\_ADC2\_CLK\_ENABLE}}
\index{\_\_ADC2\_CLK\_ENABLE@{\_\_ADC2\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_ADC2\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+ADC2\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC2\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 1786 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaccf07903e462de87910e343822775936}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_ADC2\_CLK\_SLEEP\_DISABLE@{\_\_ADC2\_CLK\_SLEEP\_DISABLE}}
\index{\_\_ADC2\_CLK\_SLEEP\_DISABLE@{\_\_ADC2\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_ADC2\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+ADC2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}



Definition at line 2405 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gafe24a48e39c495dbd65a3b0b0703d7a5}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_ADC2\_CLK\_SLEEP\_ENABLE@{\_\_ADC2\_CLK\_SLEEP\_ENABLE}}
\index{\_\_ADC2\_CLK\_SLEEP\_ENABLE@{\_\_ADC2\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_ADC2\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+ADC2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}



Definition at line 2404 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga8fff7cb98695cd6db61d658e07b3f7a0}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_ADC2\_FORCE\_RESET@{\_\_ADC2\_FORCE\_RESET}}
\index{\_\_ADC2\_FORCE\_RESET@{\_\_ADC2\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_ADC2\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+ADC2\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC2\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 1787 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga950dedd481bcb1024279b78abc7f80d9}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_ADC2\_RELEASE\_RESET@{\_\_ADC2\_RELEASE\_RESET}}
\index{\_\_ADC2\_RELEASE\_RESET@{\_\_ADC2\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_ADC2\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+ADC2\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC2\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 1788 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga7d658c3accc90e210938a08bb313a6be}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_ADC34\_CLK\_DISABLE@{\_\_ADC34\_CLK\_DISABLE}}
\index{\_\_ADC34\_CLK\_DISABLE@{\_\_ADC34\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_ADC34\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+ADC34\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC34\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 2430 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gad254ae5b9760ec6cc0b9be3f542b22db}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_ADC34\_CLK\_ENABLE@{\_\_ADC34\_CLK\_ENABLE}}
\index{\_\_ADC34\_CLK\_ENABLE@{\_\_ADC34\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_ADC34\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+ADC34\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC34\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 2429 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga9d32ad39aa9a52a93e5cc48977fac1a1}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_ADC34\_FORCE\_RESET@{\_\_ADC34\_FORCE\_RESET}}
\index{\_\_ADC34\_FORCE\_RESET@{\_\_ADC34\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_ADC34\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+ADC34\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC34\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 2452 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga93f6d4d2538e3cffb09d7ceda988c85c}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_ADC34\_IS\_CLK\_DISABLED@{\_\_ADC34\_IS\_CLK\_DISABLED}}
\index{\_\_ADC34\_IS\_CLK\_DISABLED@{\_\_ADC34\_IS\_CLK\_DISABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_ADC34\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+ADC34\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC34\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}



Definition at line 2478 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga5f63de772d3934e3fd5e31cfd91ec6de}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_ADC34\_IS\_CLK\_ENABLED@{\_\_ADC34\_IS\_CLK\_ENABLED}}
\index{\_\_ADC34\_IS\_CLK\_ENABLED@{\_\_ADC34\_IS\_CLK\_ENABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_ADC34\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+ADC34\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC34\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}



Definition at line 2477 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gad758bcf779fd9cab005fcc8fc6bf23ae}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_ADC34\_RELEASE\_RESET@{\_\_ADC34\_RELEASE\_RESET}}
\index{\_\_ADC34\_RELEASE\_RESET@{\_\_ADC34\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_ADC34\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+ADC34\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC34\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 2453 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga05c6b7d579c500a86114a5e70421e154}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_ADC3\_CLK\_DISABLE@{\_\_ADC3\_CLK\_DISABLE}}
\index{\_\_ADC3\_CLK\_DISABLE@{\_\_ADC3\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_ADC3\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+ADC3\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC3\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 1789 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga96ef8d5f9623cc70e65c86d0806e3e86}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_ADC3\_CLK\_ENABLE@{\_\_ADC3\_CLK\_ENABLE}}
\index{\_\_ADC3\_CLK\_ENABLE@{\_\_ADC3\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_ADC3\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+ADC3\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC3\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 1790 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaa9fc68ed09451ca236c66d73424084b3}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_ADC3\_CLK\_SLEEP\_DISABLE@{\_\_ADC3\_CLK\_SLEEP\_DISABLE}}
\index{\_\_ADC3\_CLK\_SLEEP\_DISABLE@{\_\_ADC3\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_ADC3\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+ADC3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}



Definition at line 2407 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga70dc337170018b5b412db6b7c0859737}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_ADC3\_CLK\_SLEEP\_ENABLE@{\_\_ADC3\_CLK\_SLEEP\_ENABLE}}
\index{\_\_ADC3\_CLK\_SLEEP\_ENABLE@{\_\_ADC3\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_ADC3\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+ADC3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}



Definition at line 2406 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gad312edcb949947577c55a2d45a9518ac}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_ADC3\_FORCE\_RESET@{\_\_ADC3\_FORCE\_RESET}}
\index{\_\_ADC3\_FORCE\_RESET@{\_\_ADC3\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_ADC3\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+ADC3\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC3\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 1791 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga7a8f6b458fbba95a8649e1989b58eaf5}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_ADC3\_RELEASE\_RESET@{\_\_ADC3\_RELEASE\_RESET}}
\index{\_\_ADC3\_RELEASE\_RESET@{\_\_ADC3\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_ADC3\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+ADC3\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC3\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 1792 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga0b7b1fa138a7e4d601466f5b427579cd}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_ADC\_CLK\_DISABLE@{\_\_ADC\_CLK\_DISABLE}}
\index{\_\_ADC\_CLK\_DISABLE@{\_\_ADC\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_ADC\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+ADC\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 1773 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga3c9e07dfc357910bdd8241d83e1ab404}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_ADC\_CLK\_ENABLE@{\_\_ADC\_CLK\_ENABLE}}
\index{\_\_ADC\_CLK\_ENABLE@{\_\_ADC\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_ADC\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+ADC\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 1774 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaea979d2b065299f4699d49fbf7dc1162}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_ADC\_CLK\_SLEEP\_DISABLE@{\_\_ADC\_CLK\_SLEEP\_DISABLE}}
\index{\_\_ADC\_CLK\_SLEEP\_DISABLE@{\_\_ADC\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_ADC\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+ADC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}



Definition at line 1775 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gac919ab7c7218c3d5be119a7a66727cf8}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_ADC\_CLK\_SLEEP\_ENABLE@{\_\_ADC\_CLK\_SLEEP\_ENABLE}}
\index{\_\_ADC\_CLK\_SLEEP\_ENABLE@{\_\_ADC\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_ADC\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+ADC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}



Definition at line 1776 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gac2ca60c797339b8fb2407e1cd19268b7}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_ADC\_FORCE\_RESET@{\_\_ADC\_FORCE\_RESET}}
\index{\_\_ADC\_FORCE\_RESET@{\_\_ADC\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_ADC\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+ADC\+\_\+\+FORCE\+\_\+\+RESET~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC\+\_\+\+FORCE\+\_\+\+RESET}}



Definition at line 1777 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga2d1f1b26b6536e9c64d5aadc3477166b}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_ADC\_RELEASE\_RESET@{\_\_ADC\_RELEASE\_RESET}}
\index{\_\_ADC\_RELEASE\_RESET@{\_\_ADC\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_ADC\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+ADC\+\_\+\+RELEASE\+\_\+\+RESET~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ADC\+\_\+\+RELEASE\+\_\+\+RESET}}



Definition at line 1778 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gafed074f52db05d4c07cf496232bb3153}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_AES\_CLK\_DISABLE@{\_\_AES\_CLK\_DISABLE}}
\index{\_\_AES\_CLK\_DISABLE@{\_\_AES\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_AES\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+AES\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AES\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 1793 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga0c5aad08bba28d384dc7e1181fee6b67}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_AES\_CLK\_ENABLE@{\_\_AES\_CLK\_ENABLE}}
\index{\_\_AES\_CLK\_ENABLE@{\_\_AES\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_AES\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+AES\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AES\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 1794 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga709b3ad783f3e2b16fe5f07cf5cd9ad9}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_AES\_CLK\_SLEEP\_DISABLE@{\_\_AES\_CLK\_SLEEP\_DISABLE}}
\index{\_\_AES\_CLK\_SLEEP\_DISABLE@{\_\_AES\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_AES\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+AES\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AES\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}



Definition at line 1795 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gab14654c7c6b702e39853f88b35228b3d}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_AES\_CLK\_SLEEP\_ENABLE@{\_\_AES\_CLK\_SLEEP\_ENABLE}}
\index{\_\_AES\_CLK\_SLEEP\_ENABLE@{\_\_AES\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_AES\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+AES\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AES\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}



Definition at line 1796 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga1f40700201086bcf1ec079634db1a5e4}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_AES\_FORCE\_RESET@{\_\_AES\_FORCE\_RESET}}
\index{\_\_AES\_FORCE\_RESET@{\_\_AES\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_AES\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+AES\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AES\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 1797 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga223935e6b265768f91c37310d4f56205}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_AES\_RELEASE\_RESET@{\_\_AES\_RELEASE\_RESET}}
\index{\_\_AES\_RELEASE\_RESET@{\_\_AES\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_AES\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+AES\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AES\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 1798 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga35e6ac63d013180c4eb9505f3d2b6bc0}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_AFIO\_CLK\_DISABLE@{\_\_AFIO\_CLK\_DISABLE}}
\index{\_\_AFIO\_CLK\_DISABLE@{\_\_AFIO\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_AFIO\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+AFIO\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AFIO\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 1805 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaf4c3e6fd0199c64f366becccf3e7a3ed}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_AFIO\_CLK\_ENABLE@{\_\_AFIO\_CLK\_ENABLE}}
\index{\_\_AFIO\_CLK\_ENABLE@{\_\_AFIO\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_AFIO\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+AFIO\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AFIO\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 1806 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga841e59e167589985ea9819b41bbf6bf3}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_AFIO\_FORCE\_RESET@{\_\_AFIO\_FORCE\_RESET}}
\index{\_\_AFIO\_FORCE\_RESET@{\_\_AFIO\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_AFIO\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+AFIO\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AFIO\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 1807 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaadb5113bd9b830d9b8db0fa5764b23af}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_AFIO\_RELEASE\_RESET@{\_\_AFIO\_RELEASE\_RESET}}
\index{\_\_AFIO\_RELEASE\_RESET@{\_\_AFIO\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_AFIO\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+AFIO\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AFIO\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 1808 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga254ce7a1ec636007ff532aca4f2d7b30}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_AHB1\_FORCE\_RESET@{\_\_AHB1\_FORCE\_RESET}}
\index{\_\_AHB1\_FORCE\_RESET@{\_\_AHB1\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_AHB1\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+AHB1\+\_\+\+FORCE\+\_\+\+RESET~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHB1\+\_\+\+FORCE\+\_\+\+RESET}}



Definition at line 1811 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga86aa3cb593141469e24fb5d133413484}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_AHB1\_RELEASE\_RESET@{\_\_AHB1\_RELEASE\_RESET}}
\index{\_\_AHB1\_RELEASE\_RESET@{\_\_AHB1\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_AHB1\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+AHB1\+\_\+\+RELEASE\+\_\+\+RESET~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHB1\+\_\+\+RELEASE\+\_\+\+RESET}}



Definition at line 1812 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gabf07e4804f7486e35e0f0054675fab77}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_AHB2\_FORCE\_RESET@{\_\_AHB2\_FORCE\_RESET}}
\index{\_\_AHB2\_FORCE\_RESET@{\_\_AHB2\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_AHB2\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+AHB2\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHB2\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 1813 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga9757b88e34916ad449503457d065b844}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_AHB2\_RELEASE\_RESET@{\_\_AHB2\_RELEASE\_RESET}}
\index{\_\_AHB2\_RELEASE\_RESET@{\_\_AHB2\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_AHB2\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+AHB2\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHB2\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 1814 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga967e453f7a2dc917a2f43041bc3530bc}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_AHB3\_FORCE\_RESET@{\_\_AHB3\_FORCE\_RESET}}
\index{\_\_AHB3\_FORCE\_RESET@{\_\_AHB3\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_AHB3\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+AHB3\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHB3\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 1815 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gacf2ccc00726b7722836cddb8f42db97c}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_AHB3\_RELEASE\_RESET@{\_\_AHB3\_RELEASE\_RESET}}
\index{\_\_AHB3\_RELEASE\_RESET@{\_\_AHB3\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_AHB3\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+AHB3\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHB3\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 1816 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga1cc42f2b9cb1a6c13f6d2453f8fd6451}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_AHB\_FORCE\_RESET@{\_\_AHB\_FORCE\_RESET}}
\index{\_\_AHB\_FORCE\_RESET@{\_\_AHB\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_AHB\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+AHB\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHB\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 1809 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gafd2237a0d990dfe8f203436c0e0315ee}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_AHB\_RELEASE\_RESET@{\_\_AHB\_RELEASE\_RESET}}
\index{\_\_AHB\_RELEASE\_RESET@{\_\_AHB\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_AHB\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+AHB\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+AHB\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 1810 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gad52dd8358580ee80c5d66fb0ae3208fa}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_APB1\_FORCE\_RESET@{\_\_APB1\_FORCE\_RESET}}
\index{\_\_APB1\_FORCE\_RESET@{\_\_APB1\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_APB1\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+APB1\+\_\+\+FORCE\+\_\+\+RESET~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+APB1\+\_\+\+FORCE\+\_\+\+RESET}}



Definition at line 1817 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga497e83304224dd4740b388fe296beaf0}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_APB1\_RELEASE\_RESET@{\_\_APB1\_RELEASE\_RESET}}
\index{\_\_APB1\_RELEASE\_RESET@{\_\_APB1\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_APB1\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+APB1\+\_\+\+RELEASE\+\_\+\+RESET~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+APB1\+\_\+\+RELEASE\+\_\+\+RESET}}



Definition at line 1818 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga92a0e6fcc37827864d686e5d023d8472}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_APB2\_FORCE\_RESET@{\_\_APB2\_FORCE\_RESET}}
\index{\_\_APB2\_FORCE\_RESET@{\_\_APB2\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_APB2\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+APB2\+\_\+\+FORCE\+\_\+\+RESET~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+APB2\+\_\+\+FORCE\+\_\+\+RESET}}



Definition at line 1819 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga68340225a9f3449d73f454972cf01726}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_APB2\_RELEASE\_RESET@{\_\_APB2\_RELEASE\_RESET}}
\index{\_\_APB2\_RELEASE\_RESET@{\_\_APB2\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_APB2\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+APB2\+\_\+\+RELEASE\+\_\+\+RESET~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+APB2\+\_\+\+RELEASE\+\_\+\+RESET}}



Definition at line 1820 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga266ad5c1a161c961123d8f3d6db2fc69}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_BKP\_CLK\_DISABLE@{\_\_BKP\_CLK\_DISABLE}}
\index{\_\_BKP\_CLK\_DISABLE@{\_\_BKP\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_BKP\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+BKP\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BKP\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 1821 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga04daaca6a8e6c062dfc6dc3e50341b26}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_BKP\_CLK\_ENABLE@{\_\_BKP\_CLK\_ENABLE}}
\index{\_\_BKP\_CLK\_ENABLE@{\_\_BKP\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_BKP\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+BKP\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BKP\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 1822 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga91a4e9e2dcb7942be268a76e233c4bf2}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_BKP\_FORCE\_RESET@{\_\_BKP\_FORCE\_RESET}}
\index{\_\_BKP\_FORCE\_RESET@{\_\_BKP\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_BKP\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+BKP\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BKP\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 1823 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga3b4efa57000a06d76a4c40feff772416}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_BKP\_RELEASE\_RESET@{\_\_BKP\_RELEASE\_RESET}}
\index{\_\_BKP\_RELEASE\_RESET@{\_\_BKP\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_BKP\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+BKP\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BKP\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 1824 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga8bdedfe40e391ab3fea620a0655aa221}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_BKPSRAM\_CLK\_DISABLE@{\_\_BKPSRAM\_CLK\_DISABLE}}
\index{\_\_BKPSRAM\_CLK\_DISABLE@{\_\_BKPSRAM\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_BKPSRAM\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+BKPSRAM\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BKPSRAM\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 2328 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga1ef09e51c04879938b3c77bab8fee584}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_BKPSRAM\_CLK\_ENABLE@{\_\_BKPSRAM\_CLK\_ENABLE}}
\index{\_\_BKPSRAM\_CLK\_ENABLE@{\_\_BKPSRAM\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_BKPSRAM\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+BKPSRAM\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BKPSRAM\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 2327 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga350a0726c08b726815f58e4c5689db5a}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_BKPSRAM\_CLK\_SLEEP\_DISABLE@{\_\_BKPSRAM\_CLK\_SLEEP\_DISABLE}}
\index{\_\_BKPSRAM\_CLK\_SLEEP\_DISABLE@{\_\_BKPSRAM\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_BKPSRAM\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+BKPSRAM\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BKPSRAM\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}



Definition at line 2330 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga1d57b2bcc7d644008f0fa757ef43f06e}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_BKPSRAM\_CLK\_SLEEP\_ENABLE@{\_\_BKPSRAM\_CLK\_SLEEP\_ENABLE}}
\index{\_\_BKPSRAM\_CLK\_SLEEP\_ENABLE@{\_\_BKPSRAM\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_BKPSRAM\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+BKPSRAM\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BKPSRAM\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}



Definition at line 2329 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga069d17c79a340a1635b26ddd76b677f0}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_CAN1\_CLK\_DISABLE@{\_\_CAN1\_CLK\_DISABLE}}
\index{\_\_CAN1\_CLK\_DISABLE@{\_\_CAN1\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_CAN1\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+CAN1\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CAN1\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 1825 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga87260dd9425f0d8224e8422f73288e20}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_CAN1\_CLK\_ENABLE@{\_\_CAN1\_CLK\_ENABLE}}
\index{\_\_CAN1\_CLK\_ENABLE@{\_\_CAN1\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_CAN1\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+CAN1\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CAN1\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 1826 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaf7ed90e300d365c10dbc7edf38d71cd9}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_CAN1\_CLK\_SLEEP\_DISABLE@{\_\_CAN1\_CLK\_SLEEP\_DISABLE}}
\index{\_\_CAN1\_CLK\_SLEEP\_DISABLE@{\_\_CAN1\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_CAN1\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+CAN1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CAN1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}



Definition at line 1827 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga5c4f52b3a404de36c14b7e004c764f7d}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_CAN1\_CLK\_SLEEP\_ENABLE@{\_\_CAN1\_CLK\_SLEEP\_ENABLE}}
\index{\_\_CAN1\_CLK\_SLEEP\_ENABLE@{\_\_CAN1\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_CAN1\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+CAN1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CAN1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}



Definition at line 1828 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaa24eae8792489be2147d968eba01d7d9}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_CAN1\_FORCE\_RESET@{\_\_CAN1\_FORCE\_RESET}}
\index{\_\_CAN1\_FORCE\_RESET@{\_\_CAN1\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_CAN1\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+CAN1\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CAN1\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 1829 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga0e51838a3ca9bd8f2c04ed1acd78c6a0}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_CAN1\_RELEASE\_RESET@{\_\_CAN1\_RELEASE\_RESET}}
\index{\_\_CAN1\_RELEASE\_RESET@{\_\_CAN1\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_CAN1\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+CAN1\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CAN1\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 1830 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga0e19c4cf4794f8001f4b61cc23d330bb}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_CAN2\_CLK\_DISABLE@{\_\_CAN2\_CLK\_DISABLE}}
\index{\_\_CAN2\_CLK\_DISABLE@{\_\_CAN2\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_CAN2\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+CAN2\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CAN2\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 1835 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gacd5af93932804a6d0daf1a57756a2624}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_CAN2\_CLK\_ENABLE@{\_\_CAN2\_CLK\_ENABLE}}
\index{\_\_CAN2\_CLK\_ENABLE@{\_\_CAN2\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_CAN2\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+CAN2\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CAN2\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 1836 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga16eabcc8f86bb233d98aae3e2891fb3d}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_CAN2\_CLK\_SLEEP\_DISABLE@{\_\_CAN2\_CLK\_SLEEP\_DISABLE}}
\index{\_\_CAN2\_CLK\_SLEEP\_DISABLE@{\_\_CAN2\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_CAN2\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+CAN2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CAN2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}



Definition at line 2401 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga0ba6af31be85ac831c35647b797b5e7b}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_CAN2\_CLK\_SLEEP\_ENABLE@{\_\_CAN2\_CLK\_SLEEP\_ENABLE}}
\index{\_\_CAN2\_CLK\_SLEEP\_ENABLE@{\_\_CAN2\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_CAN2\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+CAN2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CAN2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}



Definition at line 2400 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga0758ced4a5165755753da05edd59734c}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_CAN2\_FORCE\_RESET@{\_\_CAN2\_FORCE\_RESET}}
\index{\_\_CAN2\_FORCE\_RESET@{\_\_CAN2\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_CAN2\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+CAN2\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CAN2\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 1837 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga9d24d2c5718973a68c2e6b523d0cd8cf}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_CAN2\_RELEASE\_RESET@{\_\_CAN2\_RELEASE\_RESET}}
\index{\_\_CAN2\_RELEASE\_RESET@{\_\_CAN2\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_CAN2\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+CAN2\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CAN2\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 1838 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga6220a8791572fb0238df8d71e7717e82}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_CAN\_CLK\_DISABLE@{\_\_CAN\_CLK\_DISABLE}}
\index{\_\_CAN\_CLK\_DISABLE@{\_\_CAN\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_CAN\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+CAN\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CAN1\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 1831 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga1f1f9b1511361f0cfebe7983143b0005}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_CAN\_CLK\_ENABLE@{\_\_CAN\_CLK\_ENABLE}}
\index{\_\_CAN\_CLK\_ENABLE@{\_\_CAN\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_CAN\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+CAN\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CAN1\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 1832 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaf5c34ac74804a9d5b5847ae0cc9a549a}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_CAN\_FORCE\_RESET@{\_\_CAN\_FORCE\_RESET}}
\index{\_\_CAN\_FORCE\_RESET@{\_\_CAN\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_CAN\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+CAN\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CAN1\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 1833 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gacc167159c85593d2ba0a5b90c693656b}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_CAN\_RELEASE\_RESET@{\_\_CAN\_RELEASE\_RESET}}
\index{\_\_CAN\_RELEASE\_RESET@{\_\_CAN\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_CAN\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+CAN\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CAN1\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 1834 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga25851169ddbfc457b597cfacc91173bd}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_CCMDATARAMEN\_CLK\_DISABLE@{\_\_CCMDATARAMEN\_CLK\_DISABLE}}
\index{\_\_CCMDATARAMEN\_CLK\_DISABLE@{\_\_CCMDATARAMEN\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_CCMDATARAMEN\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+CCMDATARAMEN\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CCMDATARAMEN\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 2332 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaa16691622e4f4f03061ab0c5778934dd}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_CCMDATARAMEN\_CLK\_ENABLE@{\_\_CCMDATARAMEN\_CLK\_ENABLE}}
\index{\_\_CCMDATARAMEN\_CLK\_ENABLE@{\_\_CCMDATARAMEN\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_CCMDATARAMEN\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+CCMDATARAMEN\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CCMDATARAMEN\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 2331 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gae6139fc836b41ec3314464257ac120b5}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_CEC\_CLK\_DISABLE@{\_\_CEC\_CLK\_DISABLE}}
\index{\_\_CEC\_CLK\_DISABLE@{\_\_CEC\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_CEC\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+CEC\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CEC\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 1839 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gacd96e6033b91cf91492c3e1c69d4cdbd}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_CEC\_CLK\_ENABLE@{\_\_CEC\_CLK\_ENABLE}}
\index{\_\_CEC\_CLK\_ENABLE@{\_\_CEC\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_CEC\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+CEC\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CEC\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 1840 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaa0ae35657ca362e06303e65c49af90ca}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_CEC\_FORCE\_RESET@{\_\_CEC\_FORCE\_RESET}}
\index{\_\_CEC\_FORCE\_RESET@{\_\_CEC\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_CEC\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+CEC\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CEC\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 1847 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga737ee1eac2e1da1c1296e4d61254af98}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_CEC\_IS\_CLK\_DISABLED@{\_\_CEC\_IS\_CLK\_DISABLED}}
\index{\_\_CEC\_IS\_CLK\_DISABLED@{\_\_CEC\_IS\_CLK\_DISABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_CEC\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+CEC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CEC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}



Definition at line 2480 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaa689c0774ae390c72456584c62c95e7d}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_CEC\_IS\_CLK\_ENABLED@{\_\_CEC\_IS\_CLK\_ENABLED}}
\index{\_\_CEC\_IS\_CLK\_ENABLED@{\_\_CEC\_IS\_CLK\_ENABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_CEC\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+CEC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CEC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}



Definition at line 2479 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gac2245e2719e46e154ed818c690ed2ec8}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_CEC\_RELEASE\_RESET@{\_\_CEC\_RELEASE\_RESET}}
\index{\_\_CEC\_RELEASE\_RESET@{\_\_CEC\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_CEC\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+CEC\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CEC\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 1848 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gab36bc33375b159e27da274aa0a719371}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_COMP\_CLK\_DISABLE@{\_\_COMP\_CLK\_DISABLE}}
\index{\_\_COMP\_CLK\_DISABLE@{\_\_COMP\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_COMP\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+COMP\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+COMP\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 1841 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga27473848b33e4d60a45f8b426a9582b8}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_COMP\_CLK\_ENABLE@{\_\_COMP\_CLK\_ENABLE}}
\index{\_\_COMP\_CLK\_ENABLE@{\_\_COMP\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_COMP\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+COMP\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+COMP\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 1842 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga4fdd3a1c0df6042d50c0a047a886f9db}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_COMP\_CLK\_SLEEP\_DISABLE@{\_\_COMP\_CLK\_SLEEP\_DISABLE}}
\index{\_\_COMP\_CLK\_SLEEP\_DISABLE@{\_\_COMP\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_COMP\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+COMP\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+COMP\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}



Definition at line 1846 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga7f3baf67404cc71a6c2b4e822daf84b4}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_COMP\_CLK\_SLEEP\_ENABLE@{\_\_COMP\_CLK\_SLEEP\_ENABLE}}
\index{\_\_COMP\_CLK\_SLEEP\_ENABLE@{\_\_COMP\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_COMP\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+COMP\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+COMP\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}



Definition at line 1845 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gacf0479c92472c77e5b4016b57cd2a932}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_COMP\_FORCE\_RESET@{\_\_COMP\_FORCE\_RESET}}
\index{\_\_COMP\_FORCE\_RESET@{\_\_COMP\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_COMP\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+COMP\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+COMP\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 1843 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gadee677453c7afbbae5acb992debe1e3b}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_COMP\_RELEASE\_RESET@{\_\_COMP\_RELEASE\_RESET}}
\index{\_\_COMP\_RELEASE\_RESET@{\_\_COMP\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_COMP\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+COMP\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+COMP\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 1844 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga74ee972cc90d4c53df5ee0a143c7d383}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_CRC\_CLK\_DISABLE@{\_\_CRC\_CLK\_DISABLE}}
\index{\_\_CRC\_CLK\_DISABLE@{\_\_CRC\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_CRC\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+CRC\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRC\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 1849 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga212c2a16ed2c43e0123d70cc9c87bfa7}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_CRC\_CLK\_ENABLE@{\_\_CRC\_CLK\_ENABLE}}
\index{\_\_CRC\_CLK\_ENABLE@{\_\_CRC\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_CRC\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+CRC\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRC\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 1850 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaada0cd2d2a82866dccf1340de75e3c45}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_CRC\_CLK\_SLEEP\_DISABLE@{\_\_CRC\_CLK\_SLEEP\_DISABLE}}
\index{\_\_CRC\_CLK\_SLEEP\_DISABLE@{\_\_CRC\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_CRC\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+CRC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}



Definition at line 1851 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga8ffcd0f32b2bec3cf768fb881b67848c}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_CRC\_CLK\_SLEEP\_ENABLE@{\_\_CRC\_CLK\_SLEEP\_ENABLE}}
\index{\_\_CRC\_CLK\_SLEEP\_ENABLE@{\_\_CRC\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_CRC\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+CRC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}



Definition at line 1852 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gac941965d29951a88423ecb539ce31beb}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_CRC\_FORCE\_RESET@{\_\_CRC\_FORCE\_RESET}}
\index{\_\_CRC\_FORCE\_RESET@{\_\_CRC\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_CRC\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+CRC\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRC\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 1853 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga8fc4c0275c6936b2f636c3bb4dc48385}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_CRC\_IS\_CLK\_DISABLED@{\_\_CRC\_IS\_CLK\_DISABLED}}
\index{\_\_CRC\_IS\_CLK\_DISABLED@{\_\_CRC\_IS\_CLK\_DISABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_CRC\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+CRC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}



Definition at line 2482 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga134978ca782086807d3340e1d9bc5c70}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_CRC\_IS\_CLK\_ENABLED@{\_\_CRC\_IS\_CLK\_ENABLED}}
\index{\_\_CRC\_IS\_CLK\_ENABLED@{\_\_CRC\_IS\_CLK\_ENABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_CRC\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+CRC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}



Definition at line 2481 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaa29b35e6b9f42b156e326efbb353b8f2}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_CRC\_RELEASE\_RESET@{\_\_CRC\_RELEASE\_RESET}}
\index{\_\_CRC\_RELEASE\_RESET@{\_\_CRC\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_CRC\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+CRC\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRC\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 1854 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga84ae58b90f4c98fd88358a01820a8758}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_CRS\_CLK\_DISABLE@{\_\_CRS\_CLK\_DISABLE}}
\index{\_\_CRS\_CLK\_DISABLE@{\_\_CRS\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_CRS\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+CRS\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 2265 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga52eccec80baca3fd78a15dd06cd38e26}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_CRS\_CLK\_ENABLE@{\_\_CRS\_CLK\_ENABLE}}
\index{\_\_CRS\_CLK\_ENABLE@{\_\_CRS\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_CRS\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+CRS\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 2266 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga109eb744a73866e3b6acd86d7a3078b6}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_CRS\_CLK\_SLEEP\_DISABLE@{\_\_CRS\_CLK\_SLEEP\_DISABLE}}
\index{\_\_CRS\_CLK\_SLEEP\_DISABLE@{\_\_CRS\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_CRS\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+CRS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}



Definition at line 2267 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga021f37b26826b71eb190799dca3c9c8e}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_CRS\_CLK\_SLEEP\_ENABLE@{\_\_CRS\_CLK\_SLEEP\_ENABLE}}
\index{\_\_CRS\_CLK\_SLEEP\_ENABLE@{\_\_CRS\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_CRS\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+CRS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}



Definition at line 2268 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga9e67e2882448dc0477a13ff77b08ae93}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_CRS\_FORCE\_RESET@{\_\_CRS\_FORCE\_RESET}}
\index{\_\_CRS\_FORCE\_RESET@{\_\_CRS\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_CRS\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+CRS\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 2269 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaee653fe1285dc71584a287f1752deef6}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_CRS\_RELEASE\_RESET@{\_\_CRS\_RELEASE\_RESET}}
\index{\_\_CRS\_RELEASE\_RESET@{\_\_CRS\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_CRS\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+CRS\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 2270 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaab68329f44bc446bbfa67aa7328f28d5}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_CRYP\_CLK\_DISABLE@{\_\_CRYP\_CLK\_DISABLE}}
\index{\_\_CRYP\_CLK\_DISABLE@{\_\_CRYP\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_CRYP\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+CRYP\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRYP\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 1802 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga044bf8666afaa469662c187c65807fd9}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_CRYP\_CLK\_ENABLE@{\_\_CRYP\_CLK\_ENABLE}}
\index{\_\_CRYP\_CLK\_ENABLE@{\_\_CRYP\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_CRYP\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+CRYP\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRYP\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 1801 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gac488d20c2d3434a03757a62b47688854}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_CRYP\_CLK\_SLEEP\_DISABLE@{\_\_CRYP\_CLK\_SLEEP\_DISABLE}}
\index{\_\_CRYP\_CLK\_SLEEP\_DISABLE@{\_\_CRYP\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_CRYP\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+CRYP\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRYP\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}



Definition at line 1800 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga639e05198e1aa4cf5e2f811cfd5478a9}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_CRYP\_CLK\_SLEEP\_ENABLE@{\_\_CRYP\_CLK\_SLEEP\_ENABLE}}
\index{\_\_CRYP\_CLK\_SLEEP\_ENABLE@{\_\_CRYP\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_CRYP\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+CRYP\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRYP\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}



Definition at line 1799 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga01c73ed1328524317b1a87b0c65a8b8a}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_CRYP\_FORCE\_RESET@{\_\_CRYP\_FORCE\_RESET}}
\index{\_\_CRYP\_FORCE\_RESET@{\_\_CRYP\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_CRYP\_FORCE\_RESET\hspace{0.1cm}{\footnotesize\ttfamily [1/2]}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+CRYP\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRYP\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 2398 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga01c73ed1328524317b1a87b0c65a8b8a}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_CRYP\_FORCE\_RESET@{\_\_CRYP\_FORCE\_RESET}}
\index{\_\_CRYP\_FORCE\_RESET@{\_\_CRYP\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_CRYP\_FORCE\_RESET\hspace{0.1cm}{\footnotesize\ttfamily [2/2]}}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+CRYP\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRYP\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 2398 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga0bfbfb4f9ecc493c450fb949d53c304d}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_CRYP\_RELEASE\_RESET@{\_\_CRYP\_RELEASE\_RESET}}
\index{\_\_CRYP\_RELEASE\_RESET@{\_\_CRYP\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_CRYP\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+CRYP\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRYP\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 1804 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga7c25ff5fcaf15c3c3667584c18c4b8b7}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_DAC1\_CLK\_DISABLE@{\_\_DAC1\_CLK\_DISABLE}}
\index{\_\_DAC1\_CLK\_DISABLE@{\_\_DAC1\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_DAC1\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+DAC1\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC1\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 1859 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gabd1fb5dfac0255c80e1a18dc3a536006}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_DAC1\_CLK\_ENABLE@{\_\_DAC1\_CLK\_ENABLE}}
\index{\_\_DAC1\_CLK\_ENABLE@{\_\_DAC1\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_DAC1\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+DAC1\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC1\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 1860 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga475e99075ae36a0f7018cd5183a3bb17}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_DAC1\_CLK\_SLEEP\_DISABLE@{\_\_DAC1\_CLK\_SLEEP\_DISABLE}}
\index{\_\_DAC1\_CLK\_SLEEP\_DISABLE@{\_\_DAC1\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_DAC1\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+DAC1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}



Definition at line 1861 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga26e27afc0dbb8047108c4d858cc1f9c1}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_DAC1\_CLK\_SLEEP\_ENABLE@{\_\_DAC1\_CLK\_SLEEP\_ENABLE}}
\index{\_\_DAC1\_CLK\_SLEEP\_ENABLE@{\_\_DAC1\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_DAC1\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+DAC1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}



Definition at line 1862 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaf0e724beab212d0055d9186d7790bccd}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_DAC1\_FORCE\_RESET@{\_\_DAC1\_FORCE\_RESET}}
\index{\_\_DAC1\_FORCE\_RESET@{\_\_DAC1\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_DAC1\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+DAC1\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC1\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 1863 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga1f690182f7520375d42f4ea913191af7}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_DAC1\_IS\_CLK\_DISABLED@{\_\_DAC1\_IS\_CLK\_DISABLED}}
\index{\_\_DAC1\_IS\_CLK\_DISABLED@{\_\_DAC1\_IS\_CLK\_DISABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_DAC1\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+DAC1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}



Definition at line 2484 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga167f94eac0b5ff0a51306a69365c4956}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_DAC1\_IS\_CLK\_ENABLED@{\_\_DAC1\_IS\_CLK\_ENABLED}}
\index{\_\_DAC1\_IS\_CLK\_ENABLED@{\_\_DAC1\_IS\_CLK\_ENABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_DAC1\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+DAC1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}



Definition at line 2483 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga7492fedac23dcce3cf6fcac88c4a5688}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_DAC1\_RELEASE\_RESET@{\_\_DAC1\_RELEASE\_RESET}}
\index{\_\_DAC1\_RELEASE\_RESET@{\_\_DAC1\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_DAC1\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+DAC1\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC1\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 1864 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gacfc9ef4fb5d3565351542b14e6d7830e}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_DAC2\_CLK\_DISABLE@{\_\_DAC2\_CLK\_DISABLE}}
\index{\_\_DAC2\_CLK\_DISABLE@{\_\_DAC2\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_DAC2\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+DAC2\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC2\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 2434 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gae4c367c2fb13b1c443b9c2ead24c2589}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_DAC2\_CLK\_ENABLE@{\_\_DAC2\_CLK\_ENABLE}}
\index{\_\_DAC2\_CLK\_ENABLE@{\_\_DAC2\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_DAC2\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+DAC2\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC2\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 2433 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaf8cc5ae83a56884ca8e347a876f425b3}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_DAC2\_FORCE\_RESET@{\_\_DAC2\_FORCE\_RESET}}
\index{\_\_DAC2\_FORCE\_RESET@{\_\_DAC2\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_DAC2\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+DAC2\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC2\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 2456 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga2701288e709e6bc30d7bc10732e7f854}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_DAC2\_IS\_CLK\_DISABLED@{\_\_DAC2\_IS\_CLK\_DISABLED}}
\index{\_\_DAC2\_IS\_CLK\_DISABLED@{\_\_DAC2\_IS\_CLK\_DISABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_DAC2\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+DAC2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}



Definition at line 2486 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gad47e165f1cc2ccd6296e01c01cbf34f6}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_DAC2\_IS\_CLK\_ENABLED@{\_\_DAC2\_IS\_CLK\_ENABLED}}
\index{\_\_DAC2\_IS\_CLK\_ENABLED@{\_\_DAC2\_IS\_CLK\_ENABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_DAC2\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+DAC2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}



Definition at line 2485 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga2ca6c2de66e0242e9941d090e8e99ecd}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_DAC2\_RELEASE\_RESET@{\_\_DAC2\_RELEASE\_RESET}}
\index{\_\_DAC2\_RELEASE\_RESET@{\_\_DAC2\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_DAC2\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+DAC2\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC2\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 2457 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga8c9160056752d1daf7a39b2e4560eb9d}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_DAC\_CLK\_DISABLE@{\_\_DAC\_CLK\_DISABLE}}
\index{\_\_DAC\_CLK\_DISABLE@{\_\_DAC\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_DAC\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+DAC\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 1855 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga702a2f0ecb75be8f6b277f0b344f92de}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_DAC\_CLK\_ENABLE@{\_\_DAC\_CLK\_ENABLE}}
\index{\_\_DAC\_CLK\_ENABLE@{\_\_DAC\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_DAC\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+DAC\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 1856 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga9142ad3f5c2df9a2613f6cb16ba7fa67}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_DAC\_CLK\_SLEEP\_DISABLE@{\_\_DAC\_CLK\_SLEEP\_DISABLE}}
\index{\_\_DAC\_CLK\_SLEEP\_DISABLE@{\_\_DAC\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_DAC\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+DAC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}



Definition at line 2403 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga9838ddb17caefb289bc820d7725d23d3}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_DAC\_CLK\_SLEEP\_ENABLE@{\_\_DAC\_CLK\_SLEEP\_ENABLE}}
\index{\_\_DAC\_CLK\_SLEEP\_ENABLE@{\_\_DAC\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_DAC\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+DAC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}



Definition at line 2402 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga3ad903bd351d3f99ebbc3a9cadec68e2}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_DAC\_FORCE\_RESET@{\_\_DAC\_FORCE\_RESET}}
\index{\_\_DAC\_FORCE\_RESET@{\_\_DAC\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_DAC\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+DAC\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 1857 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga27ea810f1968458f867faa45bb70bbe7}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_DAC\_RELEASE\_RESET@{\_\_DAC\_RELEASE\_RESET}}
\index{\_\_DAC\_RELEASE\_RESET@{\_\_DAC\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_DAC\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+DAC\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DAC\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 1858 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga2f545f52b81246ca674c70fbd6c4d558}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_DBGMCU\_CLK\_DISABLE@{\_\_DBGMCU\_CLK\_DISABLE}}
\index{\_\_DBGMCU\_CLK\_DISABLE@{\_\_DBGMCU\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_DBGMCU\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+DBGMCU\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DBGMCU\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 1866 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga22d83d5c92b7c06f58299bf76c0ba1ef}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_DBGMCU\_CLK\_ENABLE@{\_\_DBGMCU\_CLK\_ENABLE}}
\index{\_\_DBGMCU\_CLK\_ENABLE@{\_\_DBGMCU\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_DBGMCU\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+DBGMCU\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DBGMCU\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 1865 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gad77740fa4597914c4cd28b6b322ea714}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_DBGMCU\_FORCE\_RESET@{\_\_DBGMCU\_FORCE\_RESET}}
\index{\_\_DBGMCU\_FORCE\_RESET@{\_\_DBGMCU\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_DBGMCU\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+DBGMCU\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DBGMCU\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 1867 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga48cf864f29a3c9a1bd73664291824538}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_DBGMCU\_RELEASE\_RESET@{\_\_DBGMCU\_RELEASE\_RESET}}
\index{\_\_DBGMCU\_RELEASE\_RESET@{\_\_DBGMCU\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_DBGMCU\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+DBGMCU\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DBGMCU\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 1868 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gacfebd1d5cc89592b9313e683e9a6c00a}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_DCMI\_CLK\_DISABLE@{\_\_DCMI\_CLK\_DISABLE}}
\index{\_\_DCMI\_CLK\_DISABLE@{\_\_DCMI\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_DCMI\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+DCMI\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DCMI\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 2365 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga5d0a441280f3b8efaa24cb93242dcc3a}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_DCMI\_CLK\_ENABLE@{\_\_DCMI\_CLK\_ENABLE}}
\index{\_\_DCMI\_CLK\_ENABLE@{\_\_DCMI\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_DCMI\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+DCMI\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DCMI\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 2364 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gac8a3efddee5662625e8e6600dd1ecbee}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_DCMI\_CLK\_SLEEP\_DISABLE@{\_\_DCMI\_CLK\_SLEEP\_DISABLE}}
\index{\_\_DCMI\_CLK\_SLEEP\_DISABLE@{\_\_DCMI\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_DCMI\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+DCMI\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DCMI\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}



Definition at line 2369 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaecedc3114ebbd77adfa55b4bbc2d8b57}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_DCMI\_CLK\_SLEEP\_ENABLE@{\_\_DCMI\_CLK\_SLEEP\_ENABLE}}
\index{\_\_DCMI\_CLK\_SLEEP\_ENABLE@{\_\_DCMI\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_DCMI\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+DCMI\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DCMI\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}



Definition at line 2368 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga083e8a8aedb1087763c550f8e1fb55c3}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_DCMI\_FORCE\_RESET@{\_\_DCMI\_FORCE\_RESET}}
\index{\_\_DCMI\_FORCE\_RESET@{\_\_DCMI\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_DCMI\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+DCMI\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DCMI\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 2366 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga6b90a9b7940aa1bd160945c302c5bb09}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_DCMI\_RELEASE\_RESET@{\_\_DCMI\_RELEASE\_RESET}}
\index{\_\_DCMI\_RELEASE\_RESET@{\_\_DCMI\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_DCMI\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+DCMI\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DCMI\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 2367 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga7cc3dfa13e529c36891e9fda56d63e08}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_DFSDM\_CLK\_DISABLE@{\_\_DFSDM\_CLK\_DISABLE}}
\index{\_\_DFSDM\_CLK\_DISABLE@{\_\_DFSDM\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_DFSDM\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+DFSDM\+\_\+\+CLK\+\_\+\+DISABLE~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM\+\_\+\+CLK\+\_\+\+DISABLE}}



Definition at line 1869 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga6ceaf4bc0064de3b57614a5c306b5d33}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_DFSDM\_CLK\_ENABLE@{\_\_DFSDM\_CLK\_ENABLE}}
\index{\_\_DFSDM\_CLK\_ENABLE@{\_\_DFSDM\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_DFSDM\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+DFSDM\+\_\+\+CLK\+\_\+\+ENABLE~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM\+\_\+\+CLK\+\_\+\+ENABLE}}



Definition at line 1870 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga246eaf4f4f43fdb80ff77317ee626601}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_DFSDM\_CLK\_SLEEP\_DISABLE@{\_\_DFSDM\_CLK\_SLEEP\_DISABLE}}
\index{\_\_DFSDM\_CLK\_SLEEP\_DISABLE@{\_\_DFSDM\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_DFSDM\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+DFSDM\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}



Definition at line 1871 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga6f4f605ead06c11755915994afd63063}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_DFSDM\_CLK\_SLEEP\_ENABLE@{\_\_DFSDM\_CLK\_SLEEP\_ENABLE}}
\index{\_\_DFSDM\_CLK\_SLEEP\_ENABLE@{\_\_DFSDM\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_DFSDM\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+DFSDM\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}



Definition at line 1872 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gadd88a8e0907c4d62b6582adfd75e2c6f}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_DFSDM\_FORCE\_RESET@{\_\_DFSDM\_FORCE\_RESET}}
\index{\_\_DFSDM\_FORCE\_RESET@{\_\_DFSDM\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_DFSDM\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+DFSDM\+\_\+\+FORCE\+\_\+\+RESET~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM\+\_\+\+FORCE\+\_\+\+RESET}}



Definition at line 1873 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaf9a8039a705ed8210b2bedc0c0edc91e}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_DFSDM\_RELEASE\_RESET@{\_\_DFSDM\_RELEASE\_RESET}}
\index{\_\_DFSDM\_RELEASE\_RESET@{\_\_DFSDM\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_DFSDM\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+DFSDM\+\_\+\+RELEASE\+\_\+\+RESET~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM\+\_\+\+RELEASE\+\_\+\+RESET}}



Definition at line 1874 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga153f57f9b39b25f0e6cde82e6d84473d}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_DMA1\_CLK\_DISABLE@{\_\_DMA1\_CLK\_DISABLE}}
\index{\_\_DMA1\_CLK\_DISABLE@{\_\_DMA1\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_DMA1\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+DMA1\+\_\+\+CLK\+\_\+\+DISABLE~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+CLK\+\_\+\+DISABLE}}



Definition at line 1875 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gab7bc4cf6efeb1ea610682993cea17995}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_DMA1\_CLK\_ENABLE@{\_\_DMA1\_CLK\_ENABLE}}
\index{\_\_DMA1\_CLK\_ENABLE@{\_\_DMA1\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_DMA1\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+DMA1\+\_\+\+CLK\+\_\+\+ENABLE~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+CLK\+\_\+\+ENABLE}}



Definition at line 1876 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga78df1bf8400fee8e98d8ba43312bdc5e}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_DMA1\_CLK\_SLEEP\_DISABLE@{\_\_DMA1\_CLK\_SLEEP\_DISABLE}}
\index{\_\_DMA1\_CLK\_SLEEP\_DISABLE@{\_\_DMA1\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_DMA1\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+DMA1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}



Definition at line 1877 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga38e380cb1fa25bab0fe185f9dc8a1c03}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_DMA1\_CLK\_SLEEP\_ENABLE@{\_\_DMA1\_CLK\_SLEEP\_ENABLE}}
\index{\_\_DMA1\_CLK\_SLEEP\_ENABLE@{\_\_DMA1\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_DMA1\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+DMA1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}



Definition at line 1878 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga1b49adf6ce960db1fc3e97c015904a4e}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_DMA1\_FORCE\_RESET@{\_\_DMA1\_FORCE\_RESET}}
\index{\_\_DMA1\_FORCE\_RESET@{\_\_DMA1\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_DMA1\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+DMA1\+\_\+\+FORCE\+\_\+\+RESET~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+FORCE\+\_\+\+RESET}}



Definition at line 1879 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga8f56d12b7d9fe3f69bed24d627a12aef}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_DMA1\_IS\_CLK\_DISABLED@{\_\_DMA1\_IS\_CLK\_DISABLED}}
\index{\_\_DMA1\_IS\_CLK\_DISABLED@{\_\_DMA1\_IS\_CLK\_DISABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_DMA1\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+DMA1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}



Definition at line 2488 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gab8af7da04e61260adcd91c8337e6a0b1}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_DMA1\_IS\_CLK\_ENABLED@{\_\_DMA1\_IS\_CLK\_ENABLED}}
\index{\_\_DMA1\_IS\_CLK\_ENABLED@{\_\_DMA1\_IS\_CLK\_ENABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_DMA1\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+DMA1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}



Definition at line 2487 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga30b3a917fca9f9ea9004c310ed3cefe6}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_DMA1\_RELEASE\_RESET@{\_\_DMA1\_RELEASE\_RESET}}
\index{\_\_DMA1\_RELEASE\_RESET@{\_\_DMA1\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_DMA1\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+DMA1\+\_\+\+RELEASE\+\_\+\+RESET~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA1\+\_\+\+RELEASE\+\_\+\+RESET}}



Definition at line 1880 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga3666b12e99818df90eca5d8c53376d0f}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_DMA2\_CLK\_DISABLE@{\_\_DMA2\_CLK\_DISABLE}}
\index{\_\_DMA2\_CLK\_DISABLE@{\_\_DMA2\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_DMA2\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+DMA2\+\_\+\+CLK\+\_\+\+DISABLE~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+CLK\+\_\+\+DISABLE}}



Definition at line 1881 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gac2d5e13fd9b6bf9608a8fdba50558dce}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_DMA2\_CLK\_ENABLE@{\_\_DMA2\_CLK\_ENABLE}}
\index{\_\_DMA2\_CLK\_ENABLE@{\_\_DMA2\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_DMA2\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+DMA2\+\_\+\+CLK\+\_\+\+ENABLE~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+CLK\+\_\+\+ENABLE}}



Definition at line 1882 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga6ac46665d831d56d75994809778459ce}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_DMA2\_CLK\_SLEEP\_DISABLE@{\_\_DMA2\_CLK\_SLEEP\_DISABLE}}
\index{\_\_DMA2\_CLK\_SLEEP\_DISABLE@{\_\_DMA2\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_DMA2\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+DMA2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}



Definition at line 1883 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaf81a26ac7c46c241b8c8c38194bca9e2}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_DMA2\_CLK\_SLEEP\_ENABLE@{\_\_DMA2\_CLK\_SLEEP\_ENABLE}}
\index{\_\_DMA2\_CLK\_SLEEP\_ENABLE@{\_\_DMA2\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_DMA2\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+DMA2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}



Definition at line 1884 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gac4c41afd72bb5ab0fe1da7f4444ff213}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_DMA2\_FORCE\_RESET@{\_\_DMA2\_FORCE\_RESET}}
\index{\_\_DMA2\_FORCE\_RESET@{\_\_DMA2\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_DMA2\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+DMA2\+\_\+\+FORCE\+\_\+\+RESET~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+FORCE\+\_\+\+RESET}}



Definition at line 1885 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga5343915fc6c9e81fe74c806bac95dc9c}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_DMA2\_IS\_CLK\_DISABLED@{\_\_DMA2\_IS\_CLK\_DISABLED}}
\index{\_\_DMA2\_IS\_CLK\_DISABLED@{\_\_DMA2\_IS\_CLK\_DISABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_DMA2\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+DMA2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}



Definition at line 2490 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gacca89b6e7c7ee7e75d4b296c7f414d7d}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_DMA2\_IS\_CLK\_ENABLED@{\_\_DMA2\_IS\_CLK\_ENABLED}}
\index{\_\_DMA2\_IS\_CLK\_ENABLED@{\_\_DMA2\_IS\_CLK\_ENABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_DMA2\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+DMA2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}



Definition at line 2489 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaea54267740103243fa99cba644aaffcc}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_DMA2\_RELEASE\_RESET@{\_\_DMA2\_RELEASE\_RESET}}
\index{\_\_DMA2\_RELEASE\_RESET@{\_\_DMA2\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_DMA2\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+DMA2\+\_\+\+RELEASE\+\_\+\+RESET~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+\_\+\+RELEASE\+\_\+\+RESET}}



Definition at line 1886 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gab1531390432dc2c531464eb1507dcf3f}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_DMA2D\_CLK\_DISABLE@{\_\_DMA2D\_CLK\_DISABLE}}
\index{\_\_DMA2D\_CLK\_DISABLE@{\_\_DMA2D\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_DMA2D\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+DMA2\+D\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+D\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 2417 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gae062b5b5fc826afc4ad7a44434c4ce6d}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_DMA2D\_CLK\_ENABLE@{\_\_DMA2D\_CLK\_ENABLE}}
\index{\_\_DMA2D\_CLK\_ENABLE@{\_\_DMA2D\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_DMA2D\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+DMA2\+D\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+D\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 2416 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga110cab59300981de86087cbc6469fc22}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_DMA2D\_CLK\_SLEEP\_DISABLE@{\_\_DMA2D\_CLK\_SLEEP\_DISABLE}}
\index{\_\_DMA2D\_CLK\_SLEEP\_DISABLE@{\_\_DMA2D\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_DMA2D\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+DMA2\+D\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+D\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}



Definition at line 2421 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gadaa25978a7572300aeac9a3d6d57d8ce}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_DMA2D\_CLK\_SLEEP\_ENABLE@{\_\_DMA2D\_CLK\_SLEEP\_ENABLE}}
\index{\_\_DMA2D\_CLK\_SLEEP\_ENABLE@{\_\_DMA2D\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_DMA2D\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+DMA2\+D\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+D\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}



Definition at line 2420 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga8e258b69f763083aca55602dc6d61353}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_DMA2D\_FORCE\_RESET@{\_\_DMA2D\_FORCE\_RESET}}
\index{\_\_DMA2D\_FORCE\_RESET@{\_\_DMA2D\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_DMA2D\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+DMA2\+D\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+D\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 2418 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga90c57750464803782f28e36f4949995e}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_DMA2D\_RELEASE\_RESET@{\_\_DMA2D\_RELEASE\_RESET}}
\index{\_\_DMA2D\_RELEASE\_RESET@{\_\_DMA2D\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_DMA2D\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+DMA2\+D\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DMA2\+D\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 2419 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga79a0882631a52ff9b86a89822122a41e}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_ETH\_CLK\_DISABLE@{\_\_ETH\_CLK\_DISABLE}}
\index{\_\_ETH\_CLK\_DISABLE@{\_\_ETH\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_ETH\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+ETH\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ETH\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 2363 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga2e62d1334a35dec7840abd947e7c5e08}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_ETH\_CLK\_ENABLE@{\_\_ETH\_CLK\_ENABLE}}
\index{\_\_ETH\_CLK\_ENABLE@{\_\_ETH\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_ETH\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+ETH\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ETH\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 2362 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga66ef6d7fc598a25a812e475c9382a730}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_ETHMAC\_CLK\_DISABLE@{\_\_ETHMAC\_CLK\_DISABLE}}
\index{\_\_ETHMAC\_CLK\_DISABLE@{\_\_ETHMAC\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_ETHMAC\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+ETHMAC\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ETHMAC\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 1887 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga13de83bd7b04abc2ea4b6c7475727318}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_ETHMAC\_CLK\_ENABLE@{\_\_ETHMAC\_CLK\_ENABLE}}
\index{\_\_ETHMAC\_CLK\_ENABLE@{\_\_ETHMAC\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_ETHMAC\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+ETHMAC\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ETHMAC\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 1888 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gac126a734a698ab6ea80dc14acb166bcc}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_ETHMAC\_CLK\_SLEEP\_DISABLE@{\_\_ETHMAC\_CLK\_SLEEP\_DISABLE}}
\index{\_\_ETHMAC\_CLK\_SLEEP\_DISABLE@{\_\_ETHMAC\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_ETHMAC\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+ETHMAC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ETHMAC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}



Definition at line 2316 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga719cdae441aa9421f0714b6359d02375}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_ETHMAC\_CLK\_SLEEP\_ENABLE@{\_\_ETHMAC\_CLK\_SLEEP\_ENABLE}}
\index{\_\_ETHMAC\_CLK\_SLEEP\_ENABLE@{\_\_ETHMAC\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_ETHMAC\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+ETHMAC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ETHMAC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}



Definition at line 2315 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga68a672e5bd43e43c4c851f8d6b44c88c}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_ETHMAC\_FORCE\_RESET@{\_\_ETHMAC\_FORCE\_RESET}}
\index{\_\_ETHMAC\_FORCE\_RESET@{\_\_ETHMAC\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_ETHMAC\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+ETHMAC\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ETHMAC\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 1889 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gad4bf3cdd9d3a359b455185e90512517c}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_ETHMAC\_RELEASE\_RESET@{\_\_ETHMAC\_RELEASE\_RESET}}
\index{\_\_ETHMAC\_RELEASE\_RESET@{\_\_ETHMAC\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_ETHMAC\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+ETHMAC\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ETHMAC\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 1890 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaff291385ffdf68d3d1d336cd4fa0f72e}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_ETHMACPTP\_CLK\_DISABLE@{\_\_ETHMACPTP\_CLK\_DISABLE}}
\index{\_\_ETHMACPTP\_CLK\_DISABLE@{\_\_ETHMACPTP\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_ETHMACPTP\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+ETHMACPTP\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ETHMACPTP\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 2291 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga766456044c0297038af8f53d58575c6b}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_ETHMACPTP\_CLK\_ENABLE@{\_\_ETHMACPTP\_CLK\_ENABLE}}
\index{\_\_ETHMACPTP\_CLK\_ENABLE@{\_\_ETHMACPTP\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_ETHMACPTP\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+ETHMACPTP\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ETHMACPTP\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 2290 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaec8c28c7d3756083ad01edb3f5c89af1}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_ETHMACPTP\_CLK\_SLEEP\_DISABLE@{\_\_ETHMACPTP\_CLK\_SLEEP\_DISABLE}}
\index{\_\_ETHMACPTP\_CLK\_SLEEP\_DISABLE@{\_\_ETHMACPTP\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_ETHMACPTP\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+ETHMACPTP\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ETHMACPTP\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}



Definition at line 2289 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga87c7d1613c6a412c2bf635b73135b6ee}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_ETHMACPTP\_CLK\_SLEEP\_ENABLE@{\_\_ETHMACPTP\_CLK\_SLEEP\_ENABLE}}
\index{\_\_ETHMACPTP\_CLK\_SLEEP\_ENABLE@{\_\_ETHMACPTP\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_ETHMACPTP\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+ETHMACPTP\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ETHMACPTP\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}



Definition at line 2288 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga2fdcbe11c1caa9f4868d73b309c13b56}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_ETHMACRX\_CLK\_DISABLE@{\_\_ETHMACRX\_CLK\_DISABLE}}
\index{\_\_ETHMACRX\_CLK\_DISABLE@{\_\_ETHMACRX\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_ETHMACRX\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+ETHMACRX\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ETHMACRX\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 1891 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga3568b7579d0d56fe1184a8bd8ba6dcc4}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_ETHMACRX\_CLK\_ENABLE@{\_\_ETHMACRX\_CLK\_ENABLE}}
\index{\_\_ETHMACRX\_CLK\_ENABLE@{\_\_ETHMACRX\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_ETHMACRX\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+ETHMACRX\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ETHMACRX\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 1892 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gacf62579e4ae8ccbd5acef2cbc3ca7156}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_ETHMACRX\_CLK\_SLEEP\_DISABLE@{\_\_ETHMACRX\_CLK\_SLEEP\_DISABLE}}
\index{\_\_ETHMACRX\_CLK\_SLEEP\_DISABLE@{\_\_ETHMACRX\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_ETHMACRX\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+ETHMACRX\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ETHMACRX\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}



Definition at line 2320 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaa0ecc6517832ab5b303a184711cafe84}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_ETHMACRX\_CLK\_SLEEP\_ENABLE@{\_\_ETHMACRX\_CLK\_SLEEP\_ENABLE}}
\index{\_\_ETHMACRX\_CLK\_SLEEP\_ENABLE@{\_\_ETHMACRX\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_ETHMACRX\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+ETHMACRX\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ETHMACRX\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}



Definition at line 2319 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaf41b29b7783e35afef15675e4a8fb4a6}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_ETHMACTX\_CLK\_DISABLE@{\_\_ETHMACTX\_CLK\_DISABLE}}
\index{\_\_ETHMACTX\_CLK\_DISABLE@{\_\_ETHMACTX\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_ETHMACTX\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+ETHMACTX\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ETHMACTX\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 1893 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gacbad4e4827b2926b00956035dc5500ee}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_ETHMACTX\_CLK\_ENABLE@{\_\_ETHMACTX\_CLK\_ENABLE}}
\index{\_\_ETHMACTX\_CLK\_ENABLE@{\_\_ETHMACTX\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_ETHMACTX\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+ETHMACTX\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ETHMACTX\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 1894 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga2965f3df04e318e630a14190539ed94f}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_ETHMACTX\_CLK\_SLEEP\_DISABLE@{\_\_ETHMACTX\_CLK\_SLEEP\_DISABLE}}
\index{\_\_ETHMACTX\_CLK\_SLEEP\_DISABLE@{\_\_ETHMACTX\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_ETHMACTX\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+ETHMACTX\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ETHMACTX\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}



Definition at line 2318 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga821804d4757084a396a5737683660e0c}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_ETHMACTX\_CLK\_SLEEP\_ENABLE@{\_\_ETHMACTX\_CLK\_SLEEP\_ENABLE}}
\index{\_\_ETHMACTX\_CLK\_SLEEP\_ENABLE@{\_\_ETHMACTX\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_ETHMACTX\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+ETHMACTX\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+ETHMACTX\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}



Definition at line 2317 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga65f5c6169ae96aa7bfda9f5ec6003aa0}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_FIREWALL\_CLK\_DISABLE@{\_\_FIREWALL\_CLK\_DISABLE}}
\index{\_\_FIREWALL\_CLK\_DISABLE@{\_\_FIREWALL\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_FIREWALL\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+FIREWALL\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FIREWALL\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 1895 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga4bc6556711651ce1fd0fa2ba6de66688}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_FIREWALL\_CLK\_ENABLE@{\_\_FIREWALL\_CLK\_ENABLE}}
\index{\_\_FIREWALL\_CLK\_ENABLE@{\_\_FIREWALL\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_FIREWALL\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+FIREWALL\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FIREWALL\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 1896 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga201486d4c60a085aae103a6e24686f79}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_FLASH\_CLK\_DISABLE@{\_\_FLASH\_CLK\_DISABLE}}
\index{\_\_FLASH\_CLK\_DISABLE@{\_\_FLASH\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_FLASH\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+FLASH\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLASH\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 1897 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaed751ca0ecff59ac600a0e37bb48595d}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_FLASH\_CLK\_ENABLE@{\_\_FLASH\_CLK\_ENABLE}}
\index{\_\_FLASH\_CLK\_ENABLE@{\_\_FLASH\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_FLASH\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+FLASH\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLASH\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 1898 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga693fcefbe588aab88ed03b34cbd654a2}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_FLASH\_CLK\_SLEEP\_DISABLE@{\_\_FLASH\_CLK\_SLEEP\_DISABLE}}
\index{\_\_FLASH\_CLK\_SLEEP\_DISABLE@{\_\_FLASH\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_FLASH\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+FLASH\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLASH\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}



Definition at line 1899 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaef4f7736b82351cdf009eb0a52443fc4}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_FLASH\_CLK\_SLEEP\_ENABLE@{\_\_FLASH\_CLK\_SLEEP\_ENABLE}}
\index{\_\_FLASH\_CLK\_SLEEP\_ENABLE@{\_\_FLASH\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_FLASH\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+FLASH\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLASH\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}



Definition at line 1900 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga61f4844e1d6ead1201a1719955eaedac}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_FLASH\_FORCE\_RESET@{\_\_FLASH\_FORCE\_RESET}}
\index{\_\_FLASH\_FORCE\_RESET@{\_\_FLASH\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_FLASH\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+FLASH\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLASH\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 1901 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga7911a352df6fda64eefb9078dd4689a5}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_FLASH\_RELEASE\_RESET@{\_\_FLASH\_RELEASE\_RESET}}
\index{\_\_FLASH\_RELEASE\_RESET@{\_\_FLASH\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_FLASH\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+FLASH\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLASH\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 1902 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga12f4502b35811f253e6a23d42a048b82}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_FLITF\_CLK\_DISABLE@{\_\_FLITF\_CLK\_DISABLE}}
\index{\_\_FLITF\_CLK\_DISABLE@{\_\_FLITF\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_FLITF\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+FLITF\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLITF\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 1903 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga18ea2573c2441635fb10ae66bd5babf2}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_FLITF\_CLK\_ENABLE@{\_\_FLITF\_CLK\_ENABLE}}
\index{\_\_FLITF\_CLK\_ENABLE@{\_\_FLITF\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_FLITF\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+FLITF\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLITF\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 1904 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga3611eb96ece8835c54951f96d980ae95}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_FLITF\_CLK\_SLEEP\_DISABLE@{\_\_FLITF\_CLK\_SLEEP\_DISABLE}}
\index{\_\_FLITF\_CLK\_SLEEP\_DISABLE@{\_\_FLITF\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_FLITF\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+FLITF\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLITF\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}



Definition at line 1908 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga6babe617d7f79bed0316d570ad6f6abe}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_FLITF\_CLK\_SLEEP\_ENABLE@{\_\_FLITF\_CLK\_SLEEP\_ENABLE}}
\index{\_\_FLITF\_CLK\_SLEEP\_ENABLE@{\_\_FLITF\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_FLITF\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+FLITF\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLITF\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}



Definition at line 1907 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaabbf02ca51ae6a097a2c0b12cb99c4a5}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_FLITF\_FORCE\_RESET@{\_\_FLITF\_FORCE\_RESET}}
\index{\_\_FLITF\_FORCE\_RESET@{\_\_FLITF\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_FLITF\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+FLITF\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLITF\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 1905 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga2421872586051f72784338c03da58492}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_FLITF\_IS\_CLK\_DISABLED@{\_\_FLITF\_IS\_CLK\_DISABLED}}
\index{\_\_FLITF\_IS\_CLK\_DISABLED@{\_\_FLITF\_IS\_CLK\_DISABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_FLITF\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+FLITF\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLITF\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}



Definition at line 2492 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaecf13d120c8b030d3b71ad688fd79518}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_FLITF\_IS\_CLK\_ENABLED@{\_\_FLITF\_IS\_CLK\_ENABLED}}
\index{\_\_FLITF\_IS\_CLK\_ENABLED@{\_\_FLITF\_IS\_CLK\_ENABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_FLITF\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+FLITF\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLITF\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}



Definition at line 2491 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga0c5dc3f1f18b878e7e9d6448e603218c}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_FLITF\_RELEASE\_RESET@{\_\_FLITF\_RELEASE\_RESET}}
\index{\_\_FLITF\_RELEASE\_RESET@{\_\_FLITF\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_FLITF\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+FLITF\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FLITF\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 1906 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga22c7b77b26a0507b21fe61a4e2db31e3}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_FMC\_CLK\_DISABLE@{\_\_FMC\_CLK\_DISABLE}}
\index{\_\_FMC\_CLK\_DISABLE@{\_\_FMC\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_FMC\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+FMC\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FMC\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 1909 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga407951f6eb69ea219ae97f4e00c1b0b0}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_FMC\_CLK\_ENABLE@{\_\_FMC\_CLK\_ENABLE}}
\index{\_\_FMC\_CLK\_ENABLE@{\_\_FMC\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_FMC\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+FMC\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FMC\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 1910 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga9e6ab3878854d53e5d689782e0da6c12}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_FMC\_CLK\_SLEEP\_DISABLE@{\_\_FMC\_CLK\_SLEEP\_DISABLE}}
\index{\_\_FMC\_CLK\_SLEEP\_DISABLE@{\_\_FMC\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_FMC\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+FMC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FMC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}



Definition at line 1911 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga1a8e1503902302cc5db2c8991e94d1d5}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_FMC\_CLK\_SLEEP\_ENABLE@{\_\_FMC\_CLK\_SLEEP\_ENABLE}}
\index{\_\_FMC\_CLK\_SLEEP\_ENABLE@{\_\_FMC\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_FMC\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+FMC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FMC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}



Definition at line 1912 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gacd251c599d336a530f707c25f999a639}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_FMC\_FORCE\_RESET@{\_\_FMC\_FORCE\_RESET}}
\index{\_\_FMC\_FORCE\_RESET@{\_\_FMC\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_FMC\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+FMC\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FMC\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 1913 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gab4d825237a2dcaa1179a16c49ece626c}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_FMC\_IS\_CLK\_DISABLED@{\_\_FMC\_IS\_CLK\_DISABLED}}
\index{\_\_FMC\_IS\_CLK\_DISABLED@{\_\_FMC\_IS\_CLK\_DISABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_FMC\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+FMC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FMC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}



Definition at line 2494 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaefae2949238ac20c67f33302c39bc53e}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_FMC\_IS\_CLK\_ENABLED@{\_\_FMC\_IS\_CLK\_ENABLED}}
\index{\_\_FMC\_IS\_CLK\_ENABLED@{\_\_FMC\_IS\_CLK\_ENABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_FMC\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+FMC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FMC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}



Definition at line 2493 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaafeb1568456dc0cfe7b305b98f4ee9a2}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_FMC\_RELEASE\_RESET@{\_\_FMC\_RELEASE\_RESET}}
\index{\_\_FMC\_RELEASE\_RESET@{\_\_FMC\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_FMC\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+FMC\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FMC\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 1914 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga2e6fc3790a97821d4677d08212326dd0}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_FSMC\_CLK\_DISABLE@{\_\_FSMC\_CLK\_DISABLE}}
\index{\_\_FSMC\_CLK\_DISABLE@{\_\_FSMC\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_FSMC\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+FSMC\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FSMC\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 1915 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga20b6806843b156dfa5cc96194b7477d3}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_FSMC\_CLK\_ENABLE@{\_\_FSMC\_CLK\_ENABLE}}
\index{\_\_FSMC\_CLK\_ENABLE@{\_\_FSMC\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_FSMC\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+FSMC\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FSMC\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 1916 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gac9c95b2d35f501bc8c01d3ebe753df84}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_FSMC\_CLK\_SLEEP\_DISABLE@{\_\_FSMC\_CLK\_SLEEP\_DISABLE}}
\index{\_\_FSMC\_CLK\_SLEEP\_DISABLE@{\_\_FSMC\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_FSMC\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+FSMC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FSMC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}



Definition at line 2411 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga404b58c024eb78288250055809bdfec4}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_FSMC\_CLK\_SLEEP\_ENABLE@{\_\_FSMC\_CLK\_SLEEP\_ENABLE}}
\index{\_\_FSMC\_CLK\_SLEEP\_ENABLE@{\_\_FSMC\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_FSMC\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+FSMC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FSMC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}



Definition at line 2410 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gad461d9ba55841153c9feb590b52be1f0}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_FSMC\_FORCE\_RESET@{\_\_FSMC\_FORCE\_RESET}}
\index{\_\_FSMC\_FORCE\_RESET@{\_\_FSMC\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_FSMC\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+FSMC\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FSMC\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 2408 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gab73fd7208de5015546b98b38c5789c6a}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_FSMC\_RELEASE\_RESET@{\_\_FSMC\_RELEASE\_RESET}}
\index{\_\_FSMC\_RELEASE\_RESET@{\_\_FSMC\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_FSMC\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+FSMC\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+FSMC\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 2409 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaeade76c4127a8e0e0f8e0e30d8ed5602}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_GPIOA\_CLK\_DISABLE@{\_\_GPIOA\_CLK\_DISABLE}}
\index{\_\_GPIOA\_CLK\_DISABLE@{\_\_GPIOA\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_GPIOA\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+DISABLE~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+DISABLE}}



Definition at line 1917 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gae43275a9c80a46273ae4a05cee055cb0}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_GPIOA\_CLK\_ENABLE@{\_\_GPIOA\_CLK\_ENABLE}}
\index{\_\_GPIOA\_CLK\_ENABLE@{\_\_GPIOA\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_GPIOA\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+ENABLE~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+ENABLE}}



Definition at line 1918 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gac3fe0ce119ec3107d46637f728c85d97}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_GPIOA\_CLK\_SLEEP\_DISABLE@{\_\_GPIOA\_CLK\_SLEEP\_DISABLE}}
\index{\_\_GPIOA\_CLK\_SLEEP\_DISABLE@{\_\_GPIOA\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_GPIOA\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}



Definition at line 1919 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga66771d9c903b9555e82911f0235ad591}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_GPIOA\_CLK\_SLEEP\_ENABLE@{\_\_GPIOA\_CLK\_SLEEP\_ENABLE}}
\index{\_\_GPIOA\_CLK\_SLEEP\_ENABLE@{\_\_GPIOA\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_GPIOA\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}



Definition at line 1920 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga4d10503baeb5dc73fbb588ab1e7b4ddc}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_GPIOA\_FORCE\_RESET@{\_\_GPIOA\_FORCE\_RESET}}
\index{\_\_GPIOA\_FORCE\_RESET@{\_\_GPIOA\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_GPIOA\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+GPIOA\+\_\+\+FORCE\+\_\+\+RESET~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+FORCE\+\_\+\+RESET}}



Definition at line 1921 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gadaaf5188daab606033dfa7736771f391}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_GPIOA\_IS\_CLK\_DISABLED@{\_\_GPIOA\_IS\_CLK\_DISABLED}}
\index{\_\_GPIOA\_IS\_CLK\_DISABLED@{\_\_GPIOA\_IS\_CLK\_DISABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_GPIOA\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+GPIOA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}



Definition at line 2496 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gae1b665ed35a5cbc7919caa954c030fc7}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_GPIOA\_IS\_CLK\_ENABLED@{\_\_GPIOA\_IS\_CLK\_ENABLED}}
\index{\_\_GPIOA\_IS\_CLK\_ENABLED@{\_\_GPIOA\_IS\_CLK\_ENABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_GPIOA\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+GPIOA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}



Definition at line 2495 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga3ee01c02d3d446f9ec7894d90803f39f}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_GPIOA\_RELEASE\_RESET@{\_\_GPIOA\_RELEASE\_RESET}}
\index{\_\_GPIOA\_RELEASE\_RESET@{\_\_GPIOA\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_GPIOA\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+GPIOA\+\_\+\+RELEASE\+\_\+\+RESET~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOA\+\_\+\+RELEASE\+\_\+\+RESET}}



Definition at line 1922 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga239e9fd9a5eec0eea9cdd224f556b9af}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_GPIOB\_CLK\_DISABLE@{\_\_GPIOB\_CLK\_DISABLE}}
\index{\_\_GPIOB\_CLK\_DISABLE@{\_\_GPIOB\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_GPIOB\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+DISABLE~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+DISABLE}}



Definition at line 1923 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga682feb02f7018ef895fe2ffe8e595aaf}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_GPIOB\_CLK\_ENABLE@{\_\_GPIOB\_CLK\_ENABLE}}
\index{\_\_GPIOB\_CLK\_ENABLE@{\_\_GPIOB\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_GPIOB\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+ENABLE~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+ENABLE}}



Definition at line 1924 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga20b3699e4c7ad29d97944199f03c3b43}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_GPIOB\_CLK\_SLEEP\_DISABLE@{\_\_GPIOB\_CLK\_SLEEP\_DISABLE}}
\index{\_\_GPIOB\_CLK\_SLEEP\_DISABLE@{\_\_GPIOB\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_GPIOB\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}



Definition at line 1925 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga97469fa272efddfa708b072ea1ead4d9}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_GPIOB\_CLK\_SLEEP\_ENABLE@{\_\_GPIOB\_CLK\_SLEEP\_ENABLE}}
\index{\_\_GPIOB\_CLK\_SLEEP\_ENABLE@{\_\_GPIOB\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_GPIOB\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}



Definition at line 1926 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga990dc020ec85121fcb117c62b01e93b8}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_GPIOB\_FORCE\_RESET@{\_\_GPIOB\_FORCE\_RESET}}
\index{\_\_GPIOB\_FORCE\_RESET@{\_\_GPIOB\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_GPIOB\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+GPIOB\+\_\+\+FORCE\+\_\+\+RESET~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+FORCE\+\_\+\+RESET}}



Definition at line 1927 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga72a13fc60ce82c923f9c005b17a45fe0}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_GPIOB\_IS\_CLK\_DISABLED@{\_\_GPIOB\_IS\_CLK\_DISABLED}}
\index{\_\_GPIOB\_IS\_CLK\_DISABLED@{\_\_GPIOB\_IS\_CLK\_DISABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_GPIOB\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+GPIOB\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}



Definition at line 2498 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaf50fd46c52bbb4387130ade81a66638b}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_GPIOB\_IS\_CLK\_ENABLED@{\_\_GPIOB\_IS\_CLK\_ENABLED}}
\index{\_\_GPIOB\_IS\_CLK\_ENABLED@{\_\_GPIOB\_IS\_CLK\_ENABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_GPIOB\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+GPIOB\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}



Definition at line 2497 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga87ff49df25db0b75b147e867febc2cbe}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_GPIOB\_RELEASE\_RESET@{\_\_GPIOB\_RELEASE\_RESET}}
\index{\_\_GPIOB\_RELEASE\_RESET@{\_\_GPIOB\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_GPIOB\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+GPIOB\+\_\+\+RELEASE\+\_\+\+RESET~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOB\+\_\+\+RELEASE\+\_\+\+RESET}}



Definition at line 1928 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga3c482a89bbd8e0ce401003a6c9254e3e}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_GPIOC\_CLK\_DISABLE@{\_\_GPIOC\_CLK\_DISABLE}}
\index{\_\_GPIOC\_CLK\_DISABLE@{\_\_GPIOC\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_GPIOC\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+DISABLE~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+DISABLE}}



Definition at line 1929 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gac7ba91faf1c5236aec74293ecd543657}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_GPIOC\_CLK\_ENABLE@{\_\_GPIOC\_CLK\_ENABLE}}
\index{\_\_GPIOC\_CLK\_ENABLE@{\_\_GPIOC\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_GPIOC\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+ENABLE~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+ENABLE}}



Definition at line 1930 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga3ea55b79a7a043bac63c10aa18d9a3ec}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_GPIOC\_CLK\_SLEEP\_DISABLE@{\_\_GPIOC\_CLK\_SLEEP\_DISABLE}}
\index{\_\_GPIOC\_CLK\_SLEEP\_DISABLE@{\_\_GPIOC\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_GPIOC\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}



Definition at line 1931 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga4a8f5c33409a5639f17aeed39a22f91c}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_GPIOC\_CLK\_SLEEP\_ENABLE@{\_\_GPIOC\_CLK\_SLEEP\_ENABLE}}
\index{\_\_GPIOC\_CLK\_SLEEP\_ENABLE@{\_\_GPIOC\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_GPIOC\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}



Definition at line 1932 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga63ef2f2f1329d2647e8659b912e4e9c4}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_GPIOC\_FORCE\_RESET@{\_\_GPIOC\_FORCE\_RESET}}
\index{\_\_GPIOC\_FORCE\_RESET@{\_\_GPIOC\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_GPIOC\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+GPIOC\+\_\+\+FORCE\+\_\+\+RESET~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+FORCE\+\_\+\+RESET}}



Definition at line 1933 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga739b2c7a7364dc5d14f36cac8ebe1412}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_GPIOC\_IS\_CLK\_DISABLED@{\_\_GPIOC\_IS\_CLK\_DISABLED}}
\index{\_\_GPIOC\_IS\_CLK\_DISABLED@{\_\_GPIOC\_IS\_CLK\_DISABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_GPIOC\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+GPIOC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}



Definition at line 2500 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga64b0e54296b3947741c70bdce2a3ba57}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_GPIOC\_IS\_CLK\_ENABLED@{\_\_GPIOC\_IS\_CLK\_ENABLED}}
\index{\_\_GPIOC\_IS\_CLK\_ENABLED@{\_\_GPIOC\_IS\_CLK\_ENABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_GPIOC\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+GPIOC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}



Definition at line 2499 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga12465c6f9d1cd0fc2d3a8d61298c6da2}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_GPIOC\_RELEASE\_RESET@{\_\_GPIOC\_RELEASE\_RESET}}
\index{\_\_GPIOC\_RELEASE\_RESET@{\_\_GPIOC\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_GPIOC\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+GPIOC\+\_\+\+RELEASE\+\_\+\+RESET~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOC\+\_\+\+RELEASE\+\_\+\+RESET}}



Definition at line 1934 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga547bef54b61ffc8c9aabe04ace7bfa4d}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_GPIOD\_CLK\_DISABLE@{\_\_GPIOD\_CLK\_DISABLE}}
\index{\_\_GPIOD\_CLK\_DISABLE@{\_\_GPIOD\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_GPIOD\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+GPIOD\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 1935 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga090d866663d7c82b7550745653e766e9}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_GPIOD\_CLK\_ENABLE@{\_\_GPIOD\_CLK\_ENABLE}}
\index{\_\_GPIOD\_CLK\_ENABLE@{\_\_GPIOD\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_GPIOD\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+GPIOD\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 1936 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaecd23b9cf109d1002f2d85891f2885fa}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_GPIOD\_CLK\_SLEEP\_DISABLE@{\_\_GPIOD\_CLK\_SLEEP\_DISABLE}}
\index{\_\_GPIOD\_CLK\_SLEEP\_DISABLE@{\_\_GPIOD\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_GPIOD\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+GPIOD\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}



Definition at line 1937 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gab48888fe0fccfe2c3343571878163026}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_GPIOD\_CLK\_SLEEP\_ENABLE@{\_\_GPIOD\_CLK\_SLEEP\_ENABLE}}
\index{\_\_GPIOD\_CLK\_SLEEP\_ENABLE@{\_\_GPIOD\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_GPIOD\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+GPIOD\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}



Definition at line 1938 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga505e70975bc0901549f467aa9a606bfa}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_GPIOD\_FORCE\_RESET@{\_\_GPIOD\_FORCE\_RESET}}
\index{\_\_GPIOD\_FORCE\_RESET@{\_\_GPIOD\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_GPIOD\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+GPIOD\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 1939 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaf263202e283c076a7ec5befba3668bc1}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_GPIOD\_IS\_CLK\_DISABLED@{\_\_GPIOD\_IS\_CLK\_DISABLED}}
\index{\_\_GPIOD\_IS\_CLK\_DISABLED@{\_\_GPIOD\_IS\_CLK\_DISABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_GPIOD\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+GPIOD\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}



Definition at line 2502 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gad7fd9332663f795ab809dd14655259bc}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_GPIOD\_IS\_CLK\_ENABLED@{\_\_GPIOD\_IS\_CLK\_ENABLED}}
\index{\_\_GPIOD\_IS\_CLK\_ENABLED@{\_\_GPIOD\_IS\_CLK\_ENABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_GPIOD\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+GPIOD\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}



Definition at line 2501 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gadffaea7e6b49f7d50e4d0bff38d3a4da}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_GPIOD\_RELEASE\_RESET@{\_\_GPIOD\_RELEASE\_RESET}}
\index{\_\_GPIOD\_RELEASE\_RESET@{\_\_GPIOD\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_GPIOD\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+GPIOD\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOD\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 1940 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga8181ceafa56a5eb16680e0fe30bb5fe1}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_GPIOE\_CLK\_DISABLE@{\_\_GPIOE\_CLK\_DISABLE}}
\index{\_\_GPIOE\_CLK\_DISABLE@{\_\_GPIOE\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_GPIOE\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+GPIOE\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOE\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 1941 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga3dc0f8e57701da6357860c08670c1898}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_GPIOE\_CLK\_ENABLE@{\_\_GPIOE\_CLK\_ENABLE}}
\index{\_\_GPIOE\_CLK\_ENABLE@{\_\_GPIOE\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_GPIOE\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+GPIOE\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOE\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 1942 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga6aed41e94b90a11cbe6c4798ee3b3b9a}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_GPIOE\_CLK\_SLEEP\_DISABLE@{\_\_GPIOE\_CLK\_SLEEP\_DISABLE}}
\index{\_\_GPIOE\_CLK\_SLEEP\_DISABLE@{\_\_GPIOE\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_GPIOE\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+GPIOE\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOE\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}



Definition at line 1943 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gadc6371db865d9313fbe560c6f25e0768}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_GPIOE\_CLK\_SLEEP\_ENABLE@{\_\_GPIOE\_CLK\_SLEEP\_ENABLE}}
\index{\_\_GPIOE\_CLK\_SLEEP\_ENABLE@{\_\_GPIOE\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_GPIOE\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+GPIOE\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOE\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}



Definition at line 1944 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gafdfb826bee2c22e04ac51953aeaf3d17}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_GPIOE\_FORCE\_RESET@{\_\_GPIOE\_FORCE\_RESET}}
\index{\_\_GPIOE\_FORCE\_RESET@{\_\_GPIOE\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_GPIOE\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+GPIOE\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOE\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 1945 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gac941a0daf1c5b83cca995df7099c19a2}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_GPIOE\_IS\_CLK\_DISABLED@{\_\_GPIOE\_IS\_CLK\_DISABLED}}
\index{\_\_GPIOE\_IS\_CLK\_DISABLED@{\_\_GPIOE\_IS\_CLK\_DISABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_GPIOE\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+GPIOE\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOE\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}



Definition at line 2504 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga93b12611227bb65b0cf39d2f8e4bfee8}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_GPIOE\_IS\_CLK\_ENABLED@{\_\_GPIOE\_IS\_CLK\_ENABLED}}
\index{\_\_GPIOE\_IS\_CLK\_ENABLED@{\_\_GPIOE\_IS\_CLK\_ENABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_GPIOE\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+GPIOE\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOE\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}



Definition at line 2503 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga08a018573715830069dc9273ca69e856}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_GPIOE\_RELEASE\_RESET@{\_\_GPIOE\_RELEASE\_RESET}}
\index{\_\_GPIOE\_RELEASE\_RESET@{\_\_GPIOE\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_GPIOE\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+GPIOE\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOE\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 1946 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga2ef7d457a77c095aa4b29d3bc8e7384c}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_GPIOF\_CLK\_DISABLE@{\_\_GPIOF\_CLK\_DISABLE}}
\index{\_\_GPIOF\_CLK\_DISABLE@{\_\_GPIOF\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_GPIOF\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+GPIOF\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 1947 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga503234a173541674667d2898ed8dbca0}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_GPIOF\_CLK\_ENABLE@{\_\_GPIOF\_CLK\_ENABLE}}
\index{\_\_GPIOF\_CLK\_ENABLE@{\_\_GPIOF\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_GPIOF\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+GPIOF\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 1948 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga7f77f1d8c491f667cfe32ed10e274f94}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_GPIOF\_CLK\_SLEEP\_DISABLE@{\_\_GPIOF\_CLK\_SLEEP\_DISABLE}}
\index{\_\_GPIOF\_CLK\_SLEEP\_DISABLE@{\_\_GPIOF\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_GPIOF\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+GPIOF\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}



Definition at line 1949 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga207010d823f26c276bb19983634b37ac}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_GPIOF\_CLK\_SLEEP\_ENABLE@{\_\_GPIOF\_CLK\_SLEEP\_ENABLE}}
\index{\_\_GPIOF\_CLK\_SLEEP\_ENABLE@{\_\_GPIOF\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_GPIOF\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+GPIOF\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}



Definition at line 1950 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga61155994f61ed0c2c6d3bc14aed0b9c4}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_GPIOF\_FORCE\_RESET@{\_\_GPIOF\_FORCE\_RESET}}
\index{\_\_GPIOF\_FORCE\_RESET@{\_\_GPIOF\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_GPIOF\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+GPIOF\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 1951 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gac51cb23651c45bb726d6f5cc73e110d7}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_GPIOF\_IS\_CLK\_DISABLED@{\_\_GPIOF\_IS\_CLK\_DISABLED}}
\index{\_\_GPIOF\_IS\_CLK\_DISABLED@{\_\_GPIOF\_IS\_CLK\_DISABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_GPIOF\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+GPIOF\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}



Definition at line 2506 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga67876589bb01694e6817533ed88a16ff}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_GPIOF\_IS\_CLK\_ENABLED@{\_\_GPIOF\_IS\_CLK\_ENABLED}}
\index{\_\_GPIOF\_IS\_CLK\_ENABLED@{\_\_GPIOF\_IS\_CLK\_ENABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_GPIOF\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+GPIOF\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}



Definition at line 2505 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gad98def6c53d7028877c2f34e16de5b89}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_GPIOF\_RELEASE\_RESET@{\_\_GPIOF\_RELEASE\_RESET}}
\index{\_\_GPIOF\_RELEASE\_RESET@{\_\_GPIOF\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_GPIOF\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+GPIOF\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOF\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 1952 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga92dbcb4535f920a5491868e11679317d}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_GPIOG\_CLK\_DISABLE@{\_\_GPIOG\_CLK\_DISABLE}}
\index{\_\_GPIOG\_CLK\_DISABLE@{\_\_GPIOG\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_GPIOG\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+GPIOG\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOG\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 1953 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gae2ca1f890479936f0af6c7babf081333}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_GPIOG\_CLK\_ENABLE@{\_\_GPIOG\_CLK\_ENABLE}}
\index{\_\_GPIOG\_CLK\_ENABLE@{\_\_GPIOG\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_GPIOG\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+GPIOG\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOG\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 1954 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gacf397da76245acbf054ecef32284bdfc}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_GPIOG\_CLK\_SLEEP\_DISABLE@{\_\_GPIOG\_CLK\_SLEEP\_DISABLE}}
\index{\_\_GPIOG\_CLK\_SLEEP\_DISABLE@{\_\_GPIOG\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_GPIOG\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+GPIOG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}



Definition at line 1955 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gab096e874f34cac1a17f8304b352145fb}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_GPIOG\_CLK\_SLEEP\_ENABLE@{\_\_GPIOG\_CLK\_SLEEP\_ENABLE}}
\index{\_\_GPIOG\_CLK\_SLEEP\_ENABLE@{\_\_GPIOG\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_GPIOG\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+GPIOG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}



Definition at line 1956 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga57b6cddde29aedce9ebf483960f1791b}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_GPIOG\_FORCE\_RESET@{\_\_GPIOG\_FORCE\_RESET}}
\index{\_\_GPIOG\_FORCE\_RESET@{\_\_GPIOG\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_GPIOG\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+GPIOG\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOG\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 1957 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga23da605d52cb9d8ead303c3a4cee0e0f}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_GPIOG\_IS\_CLK\_DISABLED@{\_\_GPIOG\_IS\_CLK\_DISABLED}}
\index{\_\_GPIOG\_IS\_CLK\_DISABLED@{\_\_GPIOG\_IS\_CLK\_DISABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_GPIOG\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+GPIOG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}



Definition at line 2508 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga0ddda8d7d817c15069062563b279db04}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_GPIOG\_IS\_CLK\_ENABLED@{\_\_GPIOG\_IS\_CLK\_ENABLED}}
\index{\_\_GPIOG\_IS\_CLK\_ENABLED@{\_\_GPIOG\_IS\_CLK\_ENABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_GPIOG\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+GPIOG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}



Definition at line 2507 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga832664434143cecc9b9596da4dbf0b2f}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_GPIOG\_RELEASE\_RESET@{\_\_GPIOG\_RELEASE\_RESET}}
\index{\_\_GPIOG\_RELEASE\_RESET@{\_\_GPIOG\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_GPIOG\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+GPIOG\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOG\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 1958 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gad91af796c93891e05794ca2e567c5e19}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_GPIOH\_CLK\_DISABLE@{\_\_GPIOH\_CLK\_DISABLE}}
\index{\_\_GPIOH\_CLK\_DISABLE@{\_\_GPIOH\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_GPIOH\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+GPIOH\+\_\+\+CLK\+\_\+\+DISABLE~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+CLK\+\_\+\+DISABLE}}



Definition at line 1959 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga137644483fad343beaaa3da30fcb38dc}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_GPIOH\_CLK\_ENABLE@{\_\_GPIOH\_CLK\_ENABLE}}
\index{\_\_GPIOH\_CLK\_ENABLE@{\_\_GPIOH\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_GPIOH\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+GPIOH\+\_\+\+CLK\+\_\+\+ENABLE~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+CLK\+\_\+\+ENABLE}}



Definition at line 1960 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gae773715af6901369b9c070da4186c482}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_GPIOH\_CLK\_SLEEP\_DISABLE@{\_\_GPIOH\_CLK\_SLEEP\_DISABLE}}
\index{\_\_GPIOH\_CLK\_SLEEP\_DISABLE@{\_\_GPIOH\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_GPIOH\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+GPIOH\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}



Definition at line 1961 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gae329633399e09af91b5fe095a3ff869e}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_GPIOH\_CLK\_SLEEP\_ENABLE@{\_\_GPIOH\_CLK\_SLEEP\_ENABLE}}
\index{\_\_GPIOH\_CLK\_SLEEP\_ENABLE@{\_\_GPIOH\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_GPIOH\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+GPIOH\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}



Definition at line 1962 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaa91b10bb9316fff010da4ecd09f636d5}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_GPIOH\_FORCE\_RESET@{\_\_GPIOH\_FORCE\_RESET}}
\index{\_\_GPIOH\_FORCE\_RESET@{\_\_GPIOH\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_GPIOH\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+GPIOH\+\_\+\+FORCE\+\_\+\+RESET~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+FORCE\+\_\+\+RESET}}



Definition at line 1963 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga4e5617180a05e001e52000706cf4d14a}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_GPIOH\_IS\_CLK\_DISABLED@{\_\_GPIOH\_IS\_CLK\_DISABLED}}
\index{\_\_GPIOH\_IS\_CLK\_DISABLED@{\_\_GPIOH\_IS\_CLK\_DISABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_GPIOH\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+GPIOH\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}



Definition at line 2510 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga7447541153d72d8e96a5939e751d2b12}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_GPIOH\_IS\_CLK\_ENABLED@{\_\_GPIOH\_IS\_CLK\_ENABLED}}
\index{\_\_GPIOH\_IS\_CLK\_ENABLED@{\_\_GPIOH\_IS\_CLK\_ENABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_GPIOH\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+GPIOH\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}



Definition at line 2509 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga1a00e4a8dc1e9bfbf9c4396ff1344315}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_GPIOH\_RELEASE\_RESET@{\_\_GPIOH\_RELEASE\_RESET}}
\index{\_\_GPIOH\_RELEASE\_RESET@{\_\_GPIOH\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_GPIOH\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+GPIOH\+\_\+\+RELEASE\+\_\+\+RESET~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOH\+\_\+\+RELEASE\+\_\+\+RESET}}



Definition at line 1964 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaec33167cdc798a48f031e5f06b449e6d}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_GPIOI\_CLK\_DISABLE@{\_\_GPIOI\_CLK\_DISABLE}}
\index{\_\_GPIOI\_CLK\_DISABLE@{\_\_GPIOI\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_GPIOI\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+GPIOI\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOI\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 2346 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gac43fbb6a098998ec56d389906b708b8c}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_GPIOI\_CLK\_ENABLE@{\_\_GPIOI\_CLK\_ENABLE}}
\index{\_\_GPIOI\_CLK\_ENABLE@{\_\_GPIOI\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_GPIOI\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+GPIOI\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOI\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 2345 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gabdcc722303d0c5cc8025cd0654f4352a}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_GPIOI\_CLK\_SLEEP\_DISABLE@{\_\_GPIOI\_CLK\_SLEEP\_DISABLE}}
\index{\_\_GPIOI\_CLK\_SLEEP\_DISABLE@{\_\_GPIOI\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_GPIOI\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+GPIOI\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOI\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}



Definition at line 2350 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga21fb63ab15ee9924ef806396fb0d8040}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_GPIOI\_CLK\_SLEEP\_ENABLE@{\_\_GPIOI\_CLK\_SLEEP\_ENABLE}}
\index{\_\_GPIOI\_CLK\_SLEEP\_ENABLE@{\_\_GPIOI\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_GPIOI\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+GPIOI\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOI\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}



Definition at line 2349 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga26e794bff0014f0fd53afed5a5aa2979}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_GPIOI\_FORCE\_RESET@{\_\_GPIOI\_FORCE\_RESET}}
\index{\_\_GPIOI\_FORCE\_RESET@{\_\_GPIOI\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_GPIOI\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+GPIOI\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOI\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 2347 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga33dcd5e32000cc2af55b91764ce07218}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_GPIOI\_RELEASE\_RESET@{\_\_GPIOI\_RELEASE\_RESET}}
\index{\_\_GPIOI\_RELEASE\_RESET@{\_\_GPIOI\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_GPIOI\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+GPIOI\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOI\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 2348 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga7b65a354e89d6f3b0ca137395f3851bb}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_GPIOJ\_CLK\_DISABLE@{\_\_GPIOJ\_CLK\_DISABLE}}
\index{\_\_GPIOJ\_CLK\_DISABLE@{\_\_GPIOJ\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_GPIOJ\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+GPIOJ\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOJ\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 2352 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga9306d046c939c0d6afb3e8bb48b69974}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_GPIOJ\_CLK\_ENABLE@{\_\_GPIOJ\_CLK\_ENABLE}}
\index{\_\_GPIOJ\_CLK\_ENABLE@{\_\_GPIOJ\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_GPIOJ\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+GPIOJ\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOJ\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 2351 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gabd552e9494e8331c78f930d7b6667c5e}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_GPIOJ\_CLK\_SLEEP\_DISABLE@{\_\_GPIOJ\_CLK\_SLEEP\_DISABLE}}
\index{\_\_GPIOJ\_CLK\_SLEEP\_DISABLE@{\_\_GPIOJ\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_GPIOJ\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+GPIOJ\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOJ\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}



Definition at line 2356 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga6545a12e39e58f09b423f98d40e4e30f}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_GPIOJ\_CLK\_SLEEP\_ENABLE@{\_\_GPIOJ\_CLK\_SLEEP\_ENABLE}}
\index{\_\_GPIOJ\_CLK\_SLEEP\_ENABLE@{\_\_GPIOJ\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_GPIOJ\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+GPIOJ\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOJ\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}



Definition at line 2355 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gacd1de4b6619359a03c6fe6cca751f054}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_GPIOJ\_FORCE\_RESET@{\_\_GPIOJ\_FORCE\_RESET}}
\index{\_\_GPIOJ\_FORCE\_RESET@{\_\_GPIOJ\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_GPIOJ\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+GPIOJ\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOJ\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 2353 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga352651a646a83613b70dd39b81e7d81e}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_GPIOJ\_RELEASE\_RESET@{\_\_GPIOJ\_RELEASE\_RESET}}
\index{\_\_GPIOJ\_RELEASE\_RESET@{\_\_GPIOJ\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_GPIOJ\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+GPIOJ\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOJ\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 2354 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga90f5f4d0c32f259a4cdc27b0321ed877}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_GPIOK\_CLK\_DISABLE@{\_\_GPIOK\_CLK\_DISABLE}}
\index{\_\_GPIOK\_CLK\_DISABLE@{\_\_GPIOK\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_GPIOK\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+GPIOK\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOK\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 2358 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaf00d84e5f7050eee401fb7f6e23a69c2}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_GPIOK\_CLK\_ENABLE@{\_\_GPIOK\_CLK\_ENABLE}}
\index{\_\_GPIOK\_CLK\_ENABLE@{\_\_GPIOK\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_GPIOK\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+GPIOK\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOK\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 2357 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gac501e53a279698d854bf9767c7590777}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_GPIOK\_CLK\_SLEEP\_DISABLE@{\_\_GPIOK\_CLK\_SLEEP\_DISABLE}}
\index{\_\_GPIOK\_CLK\_SLEEP\_DISABLE@{\_\_GPIOK\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_GPIOK\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+GPIOK\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOK\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}



Definition at line 2361 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga1803ca1023d1e973906ea33217213506}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_GPIOK\_CLK\_SLEEP\_ENABLE@{\_\_GPIOK\_CLK\_SLEEP\_ENABLE}}
\index{\_\_GPIOK\_CLK\_SLEEP\_ENABLE@{\_\_GPIOK\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_GPIOK\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+GPIOK\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOK\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}



Definition at line 2360 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga3a1d57ca9cb48a1fab12865a28e37c86}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_GPIOK\_RELEASE\_RESET@{\_\_GPIOK\_RELEASE\_RESET}}
\index{\_\_GPIOK\_RELEASE\_RESET@{\_\_GPIOK\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_GPIOK\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+GPIOK\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GPIOK\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 2359 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga116f9acbd5f6b61002ea1a6d3b17fdcd}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_HAL\_RCC\_CRS\_CALCULATE\_RELOADVALUE@{\_\_HAL\_RCC\_CRS\_CALCULATE\_RELOADVALUE}}
\index{\_\_HAL\_RCC\_CRS\_CALCULATE\_RELOADVALUE@{\_\_HAL\_RCC\_CRS\_CALCULATE\_RELOADVALUE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_HAL\_RCC\_CRS\_CALCULATE\_RELOADVALUE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+CALCULATE\+\_\+\+RELOADVALUE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+RELOADVALUE\+\_\+\+CALCULATE}



Definition at line 2734 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga1a09d18c05bd1f6fbbd78ffaecc3d96f}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_HAL\_RCC\_CRS\_DISABLE\_AUTOMATIC\_CALIB@{\_\_HAL\_RCC\_CRS\_DISABLE\_AUTOMATIC\_CALIB}}
\index{\_\_HAL\_RCC\_CRS\_DISABLE\_AUTOMATIC\_CALIB@{\_\_HAL\_RCC\_CRS\_DISABLE\_AUTOMATIC\_CALIB}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_HAL\_RCC\_CRS\_DISABLE\_AUTOMATIC\_CALIB}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+DISABLE\+\_\+\+AUTOMATIC\+\_\+\+CALIB~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+AUTOMATIC\+\_\+\+CALIB\+\_\+\+DISABLE}



Definition at line 2733 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga4fde79e50cae4f2d38db5c547037b84b}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_HAL\_RCC\_CRS\_DISABLE\_FREQ\_ERROR\_COUNTER@{\_\_HAL\_RCC\_CRS\_DISABLE\_FREQ\_ERROR\_COUNTER}}
\index{\_\_HAL\_RCC\_CRS\_DISABLE\_FREQ\_ERROR\_COUNTER@{\_\_HAL\_RCC\_CRS\_DISABLE\_FREQ\_ERROR\_COUNTER}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_HAL\_RCC\_CRS\_DISABLE\_FREQ\_ERROR\_COUNTER}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+DISABLE\+\_\+\+FREQ\+\_\+\+ERROR\+\_\+\+COUNTER~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+FREQ\+\_\+\+ERROR\+\_\+\+COUNTER\+\_\+\+DISABLE}



Definition at line 2731 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga5995b6b81fd33e5ea35834afb5869f1e}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_HAL\_RCC\_CRS\_ENABLE\_AUTOMATIC\_CALIB@{\_\_HAL\_RCC\_CRS\_ENABLE\_AUTOMATIC\_CALIB}}
\index{\_\_HAL\_RCC\_CRS\_ENABLE\_AUTOMATIC\_CALIB@{\_\_HAL\_RCC\_CRS\_ENABLE\_AUTOMATIC\_CALIB}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_HAL\_RCC\_CRS\_ENABLE\_AUTOMATIC\_CALIB}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+ENABLE\+\_\+\+AUTOMATIC\+\_\+\+CALIB~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+AUTOMATIC\+\_\+\+CALIB\+\_\+\+ENABLE}



Definition at line 2732 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gae1dcfa2b4d26da3bd30866860476fe97}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_HAL\_RCC\_CRS\_ENABLE\_FREQ\_ERROR\_COUNTER@{\_\_HAL\_RCC\_CRS\_ENABLE\_FREQ\_ERROR\_COUNTER}}
\index{\_\_HAL\_RCC\_CRS\_ENABLE\_FREQ\_ERROR\_COUNTER@{\_\_HAL\_RCC\_CRS\_ENABLE\_FREQ\_ERROR\_COUNTER}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_HAL\_RCC\_CRS\_ENABLE\_FREQ\_ERROR\_COUNTER}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+ENABLE\+\_\+\+FREQ\+\_\+\+ERROR\+\_\+\+COUNTER~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+CRS\+\_\+\+FREQ\+\_\+\+ERROR\+\_\+\+COUNTER\+\_\+\+ENABLE}



Definition at line 2730 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga2ac6a3d5b835993a5ecd5d3e384f936a}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_HAL\_RCC\_DFSDM\_CLK\_DISABLE@{\_\_HAL\_RCC\_DFSDM\_CLK\_DISABLE}}
\index{\_\_HAL\_RCC\_DFSDM\_CLK\_DISABLE@{\_\_HAL\_RCC\_DFSDM\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_HAL\_RCC\_DFSDM\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM1\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 2749 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gad3863899a558adce00ea80316fc21e8b}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_HAL\_RCC\_DFSDM\_CLK\_ENABLE@{\_\_HAL\_RCC\_DFSDM\_CLK\_ENABLE}}
\index{\_\_HAL\_RCC\_DFSDM\_CLK\_ENABLE@{\_\_HAL\_RCC\_DFSDM\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_HAL\_RCC\_DFSDM\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM1\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 2748 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga56b44094824dc5ae5ba6ad440340ce98}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_HAL\_RCC\_DFSDM\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_DFSDM\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_DFSDM\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_DFSDM\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_HAL\_RCC\_DFSDM\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}



Definition at line 2755 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaa16e14c4b4364315f3940c2845dd2804}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_HAL\_RCC\_DFSDM\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_DFSDM\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_DFSDM\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_DFSDM\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_HAL\_RCC\_DFSDM\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}



Definition at line 2754 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga7539e94e5f9445ea0cb18f8fae72579e}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_HAL\_RCC\_DFSDM\_CONFIG@{\_\_HAL\_RCC\_DFSDM\_CONFIG}}
\index{\_\_HAL\_RCC\_DFSDM\_CONFIG@{\_\_HAL\_RCC\_DFSDM\_CONFIG}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_HAL\_RCC\_DFSDM\_CONFIG}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM\+\_\+\+CONFIG~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM1\+\_\+\+CONFIG}



Definition at line 2762 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga5db5c43d3f1b5ba44aec4efa8036119a}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_HAL\_RCC\_DFSDM\_FORCE\_RESET@{\_\_HAL\_RCC\_DFSDM\_FORCE\_RESET}}
\index{\_\_HAL\_RCC\_DFSDM\_FORCE\_RESET@{\_\_HAL\_RCC\_DFSDM\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_HAL\_RCC\_DFSDM\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM1\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 2752 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaf56f10b32c0371bdb4e4b9dcaf3069ea}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_HAL\_RCC\_DFSDM\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_DFSDM\_IS\_CLK\_DISABLED}}
\index{\_\_HAL\_RCC\_DFSDM\_IS\_CLK\_DISABLED@{\_\_HAL\_RCC\_DFSDM\_IS\_CLK\_DISABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_HAL\_RCC\_DFSDM\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}



Definition at line 2751 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga48f2e45cb7731ed895e7f96e02dd149c}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_HAL\_RCC\_DFSDM\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_DFSDM\_IS\_CLK\_ENABLED}}
\index{\_\_HAL\_RCC\_DFSDM\_IS\_CLK\_ENABLED@{\_\_HAL\_RCC\_DFSDM\_IS\_CLK\_ENABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_HAL\_RCC\_DFSDM\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}



Definition at line 2750 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga77b4638afd73a8c4e43baa279655341f}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_HAL\_RCC\_DFSDM\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_DFSDM\_IS\_CLK\_SLEEP\_DISABLED}}
\index{\_\_HAL\_RCC\_DFSDM\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_DFSDM\_IS\_CLK\_SLEEP\_DISABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_HAL\_RCC\_DFSDM\_IS\_CLK\_SLEEP\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}



Definition at line 2757 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga046dcf6fbcb61994b79a54ba541320ec}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_HAL\_RCC\_DFSDM\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_DFSDM\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_DFSDM\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_DFSDM\_IS\_CLK\_SLEEP\_ENABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_HAL\_RCC\_DFSDM\_IS\_CLK\_SLEEP\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}



Definition at line 2756 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga7f7f6307995533d12f293732193ba31e}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_HAL\_RCC\_DFSDM\_RELEASE\_RESET@{\_\_HAL\_RCC\_DFSDM\_RELEASE\_RESET}}
\index{\_\_HAL\_RCC\_DFSDM\_RELEASE\_RESET@{\_\_HAL\_RCC\_DFSDM\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_HAL\_RCC\_DFSDM\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+DFSDM1\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 2753 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gad4a161eff1e0026f34cee8c33eff569b}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_HAL\_RCC\_GET\_DFSDM\_SOURCE@{\_\_HAL\_RCC\_GET\_DFSDM\_SOURCE}}
\index{\_\_HAL\_RCC\_GET\_DFSDM\_SOURCE@{\_\_HAL\_RCC\_GET\_DFSDM\_SOURCE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_HAL\_RCC\_GET\_DFSDM\_SOURCE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+DFSDM\+\_\+\+SOURCE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+DFSDM1\+\_\+\+SOURCE}



Definition at line 2763 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gabfda03424b7b180eec4bad4bf9c76799}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_HAL\_RCC\_GET\_IT\_SOURCE@{\_\_HAL\_RCC\_GET\_IT\_SOURCE}}
\index{\_\_HAL\_RCC\_GET\_IT\_SOURCE@{\_\_HAL\_RCC\_GET\_IT\_SOURCE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_HAL\_RCC\_GET\_IT\_SOURCE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+IT\+\_\+\+SOURCE~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+GET\+\_\+\+IT}}



Definition at line 2736 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga6b96f4a2f2c7dc9219b24883e8bea223}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_HAL\_RCC\_I2SCLK@{\_\_HAL\_RCC\_I2SCLK}}
\index{\_\_HAL\_RCC\_I2SCLK@{\_\_HAL\_RCC\_I2SCLK}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_HAL\_RCC\_I2SCLK}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+SCLK~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+S\+\_\+\+CONFIG}



Definition at line 2627 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gadc772f9067a6f4591305fe7dc0603447}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_HAL\_RCC\_I2SCLK\_CONFIG@{\_\_HAL\_RCC\_I2SCLK\_CONFIG}}
\index{\_\_HAL\_RCC\_I2SCLK\_CONFIG@{\_\_HAL\_RCC\_I2SCLK\_CONFIG}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_HAL\_RCC\_I2SCLK\_CONFIG}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+SCLK\+\_\+\+CONFIG~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+S\+\_\+\+CONFIG}



Definition at line 2628 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga4a5994f41cd6798807bf8672ec3dc423}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_HAL\_RCC\_MCO\_CONFIG@{\_\_HAL\_RCC\_MCO\_CONFIG}}
\index{\_\_HAL\_RCC\_MCO\_CONFIG@{\_\_HAL\_RCC\_MCO\_CONFIG}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_HAL\_RCC\_MCO\_CONFIG}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+MCO\+\_\+\+CONFIG~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+MCO1\+\_\+\+CONFIG}}



Definition at line 2646 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gabc6844528b432554fefc7643de9a9dd9}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_HAL\_RCC\_OTGFS\_FORCE\_RESET@{\_\_HAL\_RCC\_OTGFS\_FORCE\_RESET}}
\index{\_\_HAL\_RCC\_OTGFS\_FORCE\_RESET@{\_\_HAL\_RCC\_OTGFS\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_HAL\_RCC\_OTGFS\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OTGFS\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 2424 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaaa8e6b2c2a37901c0312f877f5845c3d}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_HAL\_RCC\_OTGFS\_RELEASE\_RESET@{\_\_HAL\_RCC\_OTGFS\_RELEASE\_RESET}}
\index{\_\_HAL\_RCC\_OTGFS\_RELEASE\_RESET@{\_\_HAL\_RCC\_OTGFS\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_HAL\_RCC\_OTGFS\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OTGFS\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 2425 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga3e46182659039e69ad95eada6df0261e}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_HAL\_RCC\_OTGHS\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_OTGHS\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_OTGHS\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_OTGHS\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_HAL\_RCC\_OTGHS\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OTGHS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}



Definition at line 2389 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga33ebf3c332b4cc9093720cd9959a57c3}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_HAL\_RCC\_OTGHS\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_OTGHS\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_OTGHS\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_OTGHS\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_HAL\_RCC\_OTGHS\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OTGHS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}



Definition at line 2388 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaba098ab8f27b638745864ad795ac250a}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_HAL\_RCC\_OTGHS\_FORCE\_RESET@{\_\_HAL\_RCC\_OTGHS\_FORCE\_RESET}}
\index{\_\_HAL\_RCC\_OTGHS\_FORCE\_RESET@{\_\_HAL\_RCC\_OTGHS\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_HAL\_RCC\_OTGHS\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OTGHS\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 2392 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaf3cd4d85b55fc5bfd19d839d315eaa80}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_HAL\_RCC\_OTGHS\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_OTGHS\_IS\_CLK\_SLEEP\_DISABLED}}
\index{\_\_HAL\_RCC\_OTGHS\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_OTGHS\_IS\_CLK\_SLEEP\_DISABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_HAL\_RCC\_OTGHS\_IS\_CLK\_SLEEP\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OTGHS\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}



Definition at line 2391 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gadad70bfa003e6cd32f8d16102216c02e}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_HAL\_RCC\_OTGHS\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_OTGHS\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_OTGHS\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_OTGHS\_IS\_CLK\_SLEEP\_ENABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_HAL\_RCC\_OTGHS\_IS\_CLK\_SLEEP\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OTGHS\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}



Definition at line 2390 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga286e97629c121fbc1de30fe10102f34d}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_HAL\_RCC\_OTGHS\_RELEASE\_RESET@{\_\_HAL\_RCC\_OTGHS\_RELEASE\_RESET}}
\index{\_\_HAL\_RCC\_OTGHS\_RELEASE\_RESET@{\_\_HAL\_RCC\_OTGHS\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_HAL\_RCC\_OTGHS\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OTGHS\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 2393 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gac2ca3744cd2801d4d67b745cc7efc725}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_HAL\_RCC\_OTGHSULPI\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_OTGHSULPI\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HAL\_RCC\_OTGHSULPI\_CLK\_SLEEP\_DISABLE@{\_\_HAL\_RCC\_OTGHSULPI\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_HAL\_RCC\_OTGHSULPI\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OTGHSULPI\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+ULPI\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}



Definition at line 2395 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga53cf7b3f9670f3595220a196e54f2efa}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_HAL\_RCC\_OTGHSULPI\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_OTGHSULPI\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HAL\_RCC\_OTGHSULPI\_CLK\_SLEEP\_ENABLE@{\_\_HAL\_RCC\_OTGHSULPI\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_HAL\_RCC\_OTGHSULPI\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OTGHSULPI\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+ULPI\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}



Definition at line 2394 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gadfa02523b89387ab4a5c377ded562699}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_HAL\_RCC\_OTGHSULPI\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_OTGHSULPI\_IS\_CLK\_SLEEP\_DISABLED}}
\index{\_\_HAL\_RCC\_OTGHSULPI\_IS\_CLK\_SLEEP\_DISABLED@{\_\_HAL\_RCC\_OTGHSULPI\_IS\_CLK\_SLEEP\_DISABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_HAL\_RCC\_OTGHSULPI\_IS\_CLK\_SLEEP\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OTGHSULPI\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+ULPI\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLED}



Definition at line 2397 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga43aa27fabbbe7bf33b77e0e1d8579c55}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_HAL\_RCC\_OTGHSULPI\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_OTGHSULPI\_IS\_CLK\_SLEEP\_ENABLED}}
\index{\_\_HAL\_RCC\_OTGHSULPI\_IS\_CLK\_SLEEP\_ENABLED@{\_\_HAL\_RCC\_OTGHSULPI\_IS\_CLK\_SLEEP\_ENABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_HAL\_RCC\_OTGHSULPI\_IS\_CLK\_SLEEP\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OTGHSULPI\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+ULPI\+\_\+\+IS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLED}



Definition at line 2396 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gab3f5c7465d76625b7f6150aceec5780e}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_HASH\_CLK\_DISABLE@{\_\_HASH\_CLK\_DISABLE}}
\index{\_\_HASH\_CLK\_DISABLE@{\_\_HASH\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_HASH\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HASH\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HASH\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 2297 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga27a43502b6e59c8eb666781a340b412b}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_HASH\_CLK\_ENABLE@{\_\_HASH\_CLK\_ENABLE}}
\index{\_\_HASH\_CLK\_ENABLE@{\_\_HASH\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_HASH\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HASH\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HASH\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 2292 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga1e1531b67894be54ccf3e76229a96e68}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_HASH\_CLK\_SLEEP\_DISABLE@{\_\_HASH\_CLK\_SLEEP\_DISABLE}}
\index{\_\_HASH\_CLK\_SLEEP\_DISABLE@{\_\_HASH\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_HASH\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HASH\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HASH\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}



Definition at line 2296 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gae9acd455370cd79310252130c349f838}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_HASH\_CLK\_SLEEP\_ENABLE@{\_\_HASH\_CLK\_SLEEP\_ENABLE}}
\index{\_\_HASH\_CLK\_SLEEP\_ENABLE@{\_\_HASH\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_HASH\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HASH\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HASH\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}



Definition at line 2295 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga2dd43b4ddd51ec5b1242492e094d3a13}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_HASH\_FORCE\_RESET@{\_\_HASH\_FORCE\_RESET}}
\index{\_\_HASH\_FORCE\_RESET@{\_\_HASH\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_HASH\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HASH\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HASH\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 2293 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gac3ede6a3866857961ca8374a199bfa69}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_HASH\_RELEASE\_RESET@{\_\_HASH\_RELEASE\_RESET}}
\index{\_\_HASH\_RELEASE\_RESET@{\_\_HASH\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_HASH\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HASH\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HASH\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 2294 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaa4f872cf7c18f0c24f989024d5c6578f}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_HRTIM1\_CLK\_DISABLE@{\_\_HRTIM1\_CLK\_DISABLE}}
\index{\_\_HRTIM1\_CLK\_DISABLE@{\_\_HRTIM1\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_HRTIM1\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HRTIM1\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HRTIM1\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 2442 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaa8ef9aa8aac2736d3795d30295bef523}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_HRTIM1\_CLK\_ENABLE@{\_\_HRTIM1\_CLK\_ENABLE}}
\index{\_\_HRTIM1\_CLK\_ENABLE@{\_\_HRTIM1\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_HRTIM1\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HRTIM1\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HRTIM1\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 2441 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga0ae3e0425993ce111901795d509024d6}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_HRTIM1\_FORCE\_RESET@{\_\_HRTIM1\_FORCE\_RESET}}
\index{\_\_HRTIM1\_FORCE\_RESET@{\_\_HRTIM1\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_HRTIM1\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HRTIM1\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HRTIM1\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 2464 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga85ad0fee52b035d3663383cb1726c851}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_HRTIM1\_IS\_CLK\_DISABLED@{\_\_HRTIM1\_IS\_CLK\_DISABLED}}
\index{\_\_HRTIM1\_IS\_CLK\_DISABLED@{\_\_HRTIM1\_IS\_CLK\_DISABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_HRTIM1\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HRTIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HRTIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}



Definition at line 2512 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gae84c10963c2caf54c3937a2238a53a94}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_HRTIM1\_IS\_CLK\_ENABLED@{\_\_HRTIM1\_IS\_CLK\_ENABLED}}
\index{\_\_HRTIM1\_IS\_CLK\_ENABLED@{\_\_HRTIM1\_IS\_CLK\_ENABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_HRTIM1\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HRTIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HRTIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}



Definition at line 2511 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga94826174a601c902e37f88bcee03059a}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_HRTIM1\_RELEASE\_RESET@{\_\_HRTIM1\_RELEASE\_RESET}}
\index{\_\_HRTIM1\_RELEASE\_RESET@{\_\_HRTIM1\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_HRTIM1\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+HRTIM1\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+HRTIM1\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 2465 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gad83d5f0a6ae6eef9cf5a0daf817c8e41}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_I2C1\_CLK\_DISABLE@{\_\_I2C1\_CLK\_DISABLE}}
\index{\_\_I2C1\_CLK\_DISABLE@{\_\_I2C1\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_I2C1\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+I2\+C1\+\_\+\+CLK\+\_\+\+DISABLE~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CLK\+\_\+\+DISABLE}}



Definition at line 1965 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga57473cd6a4f76fedbac6dae08c8c6e78}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_I2C1\_CLK\_ENABLE@{\_\_I2C1\_CLK\_ENABLE}}
\index{\_\_I2C1\_CLK\_ENABLE@{\_\_I2C1\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_I2C1\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+I2\+C1\+\_\+\+CLK\+\_\+\+ENABLE~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CLK\+\_\+\+ENABLE}}



Definition at line 1966 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga7bbdc41f3b1b13f8fe2a9c090050ed7f}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_I2C1\_CLK\_SLEEP\_DISABLE@{\_\_I2C1\_CLK\_SLEEP\_DISABLE}}
\index{\_\_I2C1\_CLK\_SLEEP\_DISABLE@{\_\_I2C1\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_I2C1\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+I2\+C1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}



Definition at line 1967 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gae34832665142d53a98bf833c9f9558b8}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_I2C1\_CLK\_SLEEP\_ENABLE@{\_\_I2C1\_CLK\_SLEEP\_ENABLE}}
\index{\_\_I2C1\_CLK\_SLEEP\_ENABLE@{\_\_I2C1\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_I2C1\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+I2\+C1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}



Definition at line 1968 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gae84da6d623ad78feba69961ea4f776bf}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_I2C1\_FORCE\_RESET@{\_\_I2C1\_FORCE\_RESET}}
\index{\_\_I2C1\_FORCE\_RESET@{\_\_I2C1\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_I2C1\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+I2\+C1\+\_\+\+FORCE\+\_\+\+RESET~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+FORCE\+\_\+\+RESET}}



Definition at line 1969 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gadd1e2d944945531b64d71bf9e261a777}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_I2C1\_IS\_CLK\_DISABLED@{\_\_I2C1\_IS\_CLK\_DISABLED}}
\index{\_\_I2C1\_IS\_CLK\_DISABLED@{\_\_I2C1\_IS\_CLK\_DISABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_I2C1\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+I2\+C1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}



Definition at line 2514 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gafa49d489dd7544b4bcf0c5edca14f721}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_I2C1\_IS\_CLK\_ENABLED@{\_\_I2C1\_IS\_CLK\_ENABLED}}
\index{\_\_I2C1\_IS\_CLK\_ENABLED@{\_\_I2C1\_IS\_CLK\_ENABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_I2C1\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+I2\+C1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}



Definition at line 2513 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gae58af756d3706dcb17376b4674e70ed8}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_I2C1\_RELEASE\_RESET@{\_\_I2C1\_RELEASE\_RESET}}
\index{\_\_I2C1\_RELEASE\_RESET@{\_\_I2C1\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_I2C1\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+I2\+C1\+\_\+\+RELEASE\+\_\+\+RESET~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C1\+\_\+\+RELEASE\+\_\+\+RESET}}



Definition at line 1970 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga4035dd0ee6f7b6386fd8531181786c97}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_I2C2\_CLK\_DISABLE@{\_\_I2C2\_CLK\_DISABLE}}
\index{\_\_I2C2\_CLK\_DISABLE@{\_\_I2C2\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_I2C2\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+I2\+C2\+\_\+\+CLK\+\_\+\+DISABLE~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+CLK\+\_\+\+DISABLE}}



Definition at line 1971 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga5cef079b7e35da960f9871a7d1ed1816}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_I2C2\_CLK\_ENABLE@{\_\_I2C2\_CLK\_ENABLE}}
\index{\_\_I2C2\_CLK\_ENABLE@{\_\_I2C2\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_I2C2\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+I2\+C2\+\_\+\+CLK\+\_\+\+ENABLE~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+CLK\+\_\+\+ENABLE}}



Definition at line 1972 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga9433bf9082b7128475bf4a4073bcdca1}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_I2C2\_CLK\_SLEEP\_DISABLE@{\_\_I2C2\_CLK\_SLEEP\_DISABLE}}
\index{\_\_I2C2\_CLK\_SLEEP\_DISABLE@{\_\_I2C2\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_I2C2\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+I2\+C2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}



Definition at line 1973 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga64ad1beac30d497e381d374778b1a953}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_I2C2\_CLK\_SLEEP\_ENABLE@{\_\_I2C2\_CLK\_SLEEP\_ENABLE}}
\index{\_\_I2C2\_CLK\_SLEEP\_ENABLE@{\_\_I2C2\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_I2C2\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+I2\+C2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}



Definition at line 1974 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga07143f105327507321078f673940461d}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_I2C2\_FORCE\_RESET@{\_\_I2C2\_FORCE\_RESET}}
\index{\_\_I2C2\_FORCE\_RESET@{\_\_I2C2\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_I2C2\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+I2\+C2\+\_\+\+FORCE\+\_\+\+RESET~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+FORCE\+\_\+\+RESET}}



Definition at line 1975 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga2c2789ff86b604021d9f66c2f689babb}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_I2C2\_IS\_CLK\_DISABLED@{\_\_I2C2\_IS\_CLK\_DISABLED}}
\index{\_\_I2C2\_IS\_CLK\_DISABLED@{\_\_I2C2\_IS\_CLK\_DISABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_I2C2\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+I2\+C2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}



Definition at line 2516 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga06cc90a44300051aaa95e148297f3172}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_I2C2\_IS\_CLK\_ENABLED@{\_\_I2C2\_IS\_CLK\_ENABLED}}
\index{\_\_I2C2\_IS\_CLK\_ENABLED@{\_\_I2C2\_IS\_CLK\_ENABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_I2C2\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+I2\+C2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}



Definition at line 2515 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaf7a482f23ba23252ef88c00e86edde9a}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_I2C2\_RELEASE\_RESET@{\_\_I2C2\_RELEASE\_RESET}}
\index{\_\_I2C2\_RELEASE\_RESET@{\_\_I2C2\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_I2C2\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+I2\+C2\+\_\+\+RELEASE\+\_\+\+RESET~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C2\+\_\+\+RELEASE\+\_\+\+RESET}}



Definition at line 1976 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga7da00da30c1b02d1c1299dd878214db2}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_I2C3\_CLK\_DISABLE@{\_\_I2C3\_CLK\_DISABLE}}
\index{\_\_I2C3\_CLK\_DISABLE@{\_\_I2C3\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_I2C3\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+I2\+C3\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 1977 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaf7f71023839a5cad83bada95ff73741f}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_I2C3\_CLK\_ENABLE@{\_\_I2C3\_CLK\_ENABLE}}
\index{\_\_I2C3\_CLK\_ENABLE@{\_\_I2C3\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_I2C3\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+I2\+C3\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 1978 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga35accdf6700c08b879d2540130cf19aa}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_I2C3\_CLK\_SLEEP\_DISABLE@{\_\_I2C3\_CLK\_SLEEP\_DISABLE}}
\index{\_\_I2C3\_CLK\_SLEEP\_DISABLE@{\_\_I2C3\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_I2C3\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+I2\+C3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}



Definition at line 1979 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gabd22a89f4561c5988d6553525c4f2ace}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_I2C3\_CLK\_SLEEP\_ENABLE@{\_\_I2C3\_CLK\_SLEEP\_ENABLE}}
\index{\_\_I2C3\_CLK\_SLEEP\_ENABLE@{\_\_I2C3\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_I2C3\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+I2\+C3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}



Definition at line 1980 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga82bddd15cceee64406a35ffc4f31591f}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_I2C3\_FORCE\_RESET@{\_\_I2C3\_FORCE\_RESET}}
\index{\_\_I2C3\_FORCE\_RESET@{\_\_I2C3\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_I2C3\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+I2\+C3\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 1981 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gad11394fc5ca1e4456726571e5f35db88}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_I2C3\_IS\_CLK\_DISABLED@{\_\_I2C3\_IS\_CLK\_DISABLED}}
\index{\_\_I2C3\_IS\_CLK\_DISABLED@{\_\_I2C3\_IS\_CLK\_DISABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_I2C3\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+I2\+C3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}



Definition at line 2518 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga02be11fc2d70c7132b634b27595cf577}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_I2C3\_IS\_CLK\_ENABLED@{\_\_I2C3\_IS\_CLK\_ENABLED}}
\index{\_\_I2C3\_IS\_CLK\_ENABLED@{\_\_I2C3\_IS\_CLK\_ENABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_I2C3\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+I2\+C3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}



Definition at line 2517 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gad171d101f4540442a523779af94780a7}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_I2C3\_RELEASE\_RESET@{\_\_I2C3\_RELEASE\_RESET}}
\index{\_\_I2C3\_RELEASE\_RESET@{\_\_I2C3\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_I2C3\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+I2\+C3\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+I2\+C3\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 1982 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga00955b2f1f6c5709acc566689563e727}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_LCD\_CLK\_DISABLE@{\_\_LCD\_CLK\_DISABLE}}
\index{\_\_LCD\_CLK\_DISABLE@{\_\_LCD\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_LCD\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+LCD\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LCD\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 1983 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga5719fad27a70ec9e4512bb6fa8df1148}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_LCD\_CLK\_ENABLE@{\_\_LCD\_CLK\_ENABLE}}
\index{\_\_LCD\_CLK\_ENABLE@{\_\_LCD\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_LCD\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+LCD\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LCD\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 1984 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga16ae30997238082c03c1ba2dd42736d4}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_LCD\_CLK\_SLEEP\_DISABLE@{\_\_LCD\_CLK\_SLEEP\_DISABLE}}
\index{\_\_LCD\_CLK\_SLEEP\_DISABLE@{\_\_LCD\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_LCD\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+LCD\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LCD\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}



Definition at line 1985 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga4e3f32f549a41a5d9e4afb607bb61593}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_LCD\_CLK\_SLEEP\_ENABLE@{\_\_LCD\_CLK\_SLEEP\_ENABLE}}
\index{\_\_LCD\_CLK\_SLEEP\_ENABLE@{\_\_LCD\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_LCD\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+LCD\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LCD\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}



Definition at line 1986 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gac78590e594ded3821d92f4a6fbd623bc}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_LCD\_FORCE\_RESET@{\_\_LCD\_FORCE\_RESET}}
\index{\_\_LCD\_FORCE\_RESET@{\_\_LCD\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_LCD\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+LCD\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LCD\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 1987 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga93aaa79e2c11077ea32d96e01e64adeb}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_LCD\_RELEASE\_RESET@{\_\_LCD\_RELEASE\_RESET}}
\index{\_\_LCD\_RELEASE\_RESET@{\_\_LCD\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_LCD\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+LCD\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LCD\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 1988 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga8fe43bce0133b27a915fb7bac43c54dc}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_LPTIM1\_CLK\_DISABLE@{\_\_LPTIM1\_CLK\_DISABLE}}
\index{\_\_LPTIM1\_CLK\_DISABLE@{\_\_LPTIM1\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_LPTIM1\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+LPTIM1\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 1989 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gae24b86ed5b928dd5f5702e92a28547cf}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_LPTIM1\_CLK\_ENABLE@{\_\_LPTIM1\_CLK\_ENABLE}}
\index{\_\_LPTIM1\_CLK\_ENABLE@{\_\_LPTIM1\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_LPTIM1\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+LPTIM1\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 1990 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga2794aea3c932ca4bd7d2e001f7e8ce0a}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_LPTIM1\_CLK\_SLEEP\_DISABLE@{\_\_LPTIM1\_CLK\_SLEEP\_DISABLE}}
\index{\_\_LPTIM1\_CLK\_SLEEP\_DISABLE@{\_\_LPTIM1\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_LPTIM1\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+LPTIM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}



Definition at line 1991 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga517cc9953c8cdb3b4ea249401bf2cf3b}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_LPTIM1\_CLK\_SLEEP\_ENABLE@{\_\_LPTIM1\_CLK\_SLEEP\_ENABLE}}
\index{\_\_LPTIM1\_CLK\_SLEEP\_ENABLE@{\_\_LPTIM1\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_LPTIM1\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+LPTIM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}



Definition at line 1992 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaef3ee46d85a0a59c82eb8ef772c8061a}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_LPTIM1\_FORCE\_RESET@{\_\_LPTIM1\_FORCE\_RESET}}
\index{\_\_LPTIM1\_FORCE\_RESET@{\_\_LPTIM1\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_LPTIM1\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+LPTIM1\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 1993 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gad894e461dd243be2f7107de7b94d5e4f}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_LPTIM1\_RELEASE\_RESET@{\_\_LPTIM1\_RELEASE\_RESET}}
\index{\_\_LPTIM1\_RELEASE\_RESET@{\_\_LPTIM1\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_LPTIM1\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+LPTIM1\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM1\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 1994 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gae4daf45ea16d3d30f8118ca34c8a4519}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_LPTIM2\_CLK\_DISABLE@{\_\_LPTIM2\_CLK\_DISABLE}}
\index{\_\_LPTIM2\_CLK\_DISABLE@{\_\_LPTIM2\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_LPTIM2\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+LPTIM2\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM2\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 1995 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gabb780b00e76662c8ea7f55b1d333ba17}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_LPTIM2\_CLK\_ENABLE@{\_\_LPTIM2\_CLK\_ENABLE}}
\index{\_\_LPTIM2\_CLK\_ENABLE@{\_\_LPTIM2\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_LPTIM2\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+LPTIM2\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM2\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 1996 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga5521c5857e0afe9d16e1649f3099cfbb}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_LPTIM2\_CLK\_SLEEP\_DISABLE@{\_\_LPTIM2\_CLK\_SLEEP\_DISABLE}}
\index{\_\_LPTIM2\_CLK\_SLEEP\_DISABLE@{\_\_LPTIM2\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_LPTIM2\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+LPTIM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}



Definition at line 1997 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga1befaabde57db93bcf04e28dffd1d468}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_LPTIM2\_CLK\_SLEEP\_ENABLE@{\_\_LPTIM2\_CLK\_SLEEP\_ENABLE}}
\index{\_\_LPTIM2\_CLK\_SLEEP\_ENABLE@{\_\_LPTIM2\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_LPTIM2\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+LPTIM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}



Definition at line 1998 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga65872113839cb5569f584e6373e2e006}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_LPTIM2\_FORCE\_RESET@{\_\_LPTIM2\_FORCE\_RESET}}
\index{\_\_LPTIM2\_FORCE\_RESET@{\_\_LPTIM2\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_LPTIM2\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+LPTIM2\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM2\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 1999 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gadd807afbe3725b62026e46e99531efac}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_LPTIM2\_RELEASE\_RESET@{\_\_LPTIM2\_RELEASE\_RESET}}
\index{\_\_LPTIM2\_RELEASE\_RESET@{\_\_LPTIM2\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_LPTIM2\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+LPTIM2\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPTIM2\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 2000 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaed58b8ae517de9035a76e9c804087fa6}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_LPUART1\_CLK\_DISABLE@{\_\_LPUART1\_CLK\_DISABLE}}
\index{\_\_LPUART1\_CLK\_DISABLE@{\_\_LPUART1\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_LPUART1\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+LPUART1\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 2001 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga31a3336329cc12613dc4741af218dcca}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_LPUART1\_CLK\_ENABLE@{\_\_LPUART1\_CLK\_ENABLE}}
\index{\_\_LPUART1\_CLK\_ENABLE@{\_\_LPUART1\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_LPUART1\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+LPUART1\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 2002 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga932fe128bb4feb05c8feec3783e08499}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_LPUART1\_CLK\_SLEEP\_DISABLE@{\_\_LPUART1\_CLK\_SLEEP\_DISABLE}}
\index{\_\_LPUART1\_CLK\_SLEEP\_DISABLE@{\_\_LPUART1\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_LPUART1\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+LPUART1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}



Definition at line 2003 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gac9485ddfd5a22a336990ed612758384e}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_LPUART1\_CLK\_SLEEP\_ENABLE@{\_\_LPUART1\_CLK\_SLEEP\_ENABLE}}
\index{\_\_LPUART1\_CLK\_SLEEP\_ENABLE@{\_\_LPUART1\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_LPUART1\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+LPUART1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}



Definition at line 2004 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaee163600587d77d2a199481ca6935c1b}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_LPUART1\_FORCE\_RESET@{\_\_LPUART1\_FORCE\_RESET}}
\index{\_\_LPUART1\_FORCE\_RESET@{\_\_LPUART1\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_LPUART1\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+LPUART1\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 2005 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaa785c5b0b6b59ec86a4a33307071d8b1}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_LPUART1\_RELEASE\_RESET@{\_\_LPUART1\_RELEASE\_RESET}}
\index{\_\_LPUART1\_RELEASE\_RESET@{\_\_LPUART1\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_LPUART1\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+LPUART1\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LPUART1\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 2006 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga36beee830404c49d03697162869ec113}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_LTDC\_CLK\_DISABLE@{\_\_LTDC\_CLK\_DISABLE}}
\index{\_\_LTDC\_CLK\_DISABLE@{\_\_LTDC\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_LTDC\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+LTDC\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LTDC\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 2311 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gad84cdc420c9416fde8536d43f12b9807}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_LTDC\_CLK\_ENABLE@{\_\_LTDC\_CLK\_ENABLE}}
\index{\_\_LTDC\_CLK\_ENABLE@{\_\_LTDC\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_LTDC\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+LTDC\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LTDC\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 2310 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga3f970fe5172ef41349997acb72e5b92c}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_LTDC\_CLK\_SLEEP\_ENABLE@{\_\_LTDC\_CLK\_SLEEP\_ENABLE}}
\index{\_\_LTDC\_CLK\_SLEEP\_ENABLE@{\_\_LTDC\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_LTDC\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+LTDC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LTDC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}



Definition at line 2314 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga768b510b2c77d1d9e28b8cba9ed5ae76}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_LTDC\_FORCE\_RESET@{\_\_LTDC\_FORCE\_RESET}}
\index{\_\_LTDC\_FORCE\_RESET@{\_\_LTDC\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_LTDC\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+LTDC\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LTDC\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 2312 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga481cafca3c88f7c7da318f9a6ab50cdb}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_LTDC\_RELEASE\_RESET@{\_\_LTDC\_RELEASE\_RESET}}
\index{\_\_LTDC\_RELEASE\_RESET@{\_\_LTDC\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_LTDC\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+LTDC\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+LTDC\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 2313 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga57437cfe118604cf72d55a9f85461322}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_OPAMP\_CLK\_DISABLE@{\_\_OPAMP\_CLK\_DISABLE}}
\index{\_\_OPAMP\_CLK\_DISABLE@{\_\_OPAMP\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_OPAMP\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+OPAMP\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OPAMP\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 2007 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga35ce4b63f0079be9008cdd6466ba22b7}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_OPAMP\_CLK\_ENABLE@{\_\_OPAMP\_CLK\_ENABLE}}
\index{\_\_OPAMP\_CLK\_ENABLE@{\_\_OPAMP\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_OPAMP\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+OPAMP\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OPAMP\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 2008 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gad7e06b8ade3d2d9956bf8ec61b5df71f}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_OPAMP\_CLK\_SLEEP\_DISABLE@{\_\_OPAMP\_CLK\_SLEEP\_DISABLE}}
\index{\_\_OPAMP\_CLK\_SLEEP\_DISABLE@{\_\_OPAMP\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_OPAMP\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+OPAMP\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OPAMP\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}



Definition at line 2009 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga6525dcd963caaf31be5ae47cb6c548d4}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_OPAMP\_CLK\_SLEEP\_ENABLE@{\_\_OPAMP\_CLK\_SLEEP\_ENABLE}}
\index{\_\_OPAMP\_CLK\_SLEEP\_ENABLE@{\_\_OPAMP\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_OPAMP\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+OPAMP\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OPAMP\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}



Definition at line 2010 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gac393453e90d645ba3ebf635611fe7a9b}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_OPAMP\_FORCE\_RESET@{\_\_OPAMP\_FORCE\_RESET}}
\index{\_\_OPAMP\_FORCE\_RESET@{\_\_OPAMP\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_OPAMP\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+OPAMP\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OPAMP\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 2011 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga0730e1df8bbed2f4b2174739fdb629ba}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_OPAMP\_RELEASE\_RESET@{\_\_OPAMP\_RELEASE\_RESET}}
\index{\_\_OPAMP\_RELEASE\_RESET@{\_\_OPAMP\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_OPAMP\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+OPAMP\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OPAMP\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 2012 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gae094c2bb538319468322f107da0e0928}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_OTGFS\_CLK\_DISABLE@{\_\_OTGFS\_CLK\_DISABLE}}
\index{\_\_OTGFS\_CLK\_DISABLE@{\_\_OTGFS\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_OTGFS\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+OTGFS\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OTGFS\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 2013 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga3703949f8a2d819cb3097098883a5922}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_OTGFS\_CLK\_ENABLE@{\_\_OTGFS\_CLK\_ENABLE}}
\index{\_\_OTGFS\_CLK\_ENABLE@{\_\_OTGFS\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_OTGFS\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+OTGFS\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OTGFS\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 2014 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga8a660adfdaf43449bcaa7febee65c64b}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_OTGFS\_CLK\_SLEEP\_DISABLE@{\_\_OTGFS\_CLK\_SLEEP\_DISABLE}}
\index{\_\_OTGFS\_CLK\_SLEEP\_DISABLE@{\_\_OTGFS\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_OTGFS\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+OTGFS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OTGFS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}



Definition at line 2015 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga8f38b03c4194f0f482144aadcb00ab8f}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_OTGFS\_CLK\_SLEEP\_ENABLE@{\_\_OTGFS\_CLK\_SLEEP\_ENABLE}}
\index{\_\_OTGFS\_CLK\_SLEEP\_ENABLE@{\_\_OTGFS\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_OTGFS\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+OTGFS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OTGFS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}



Definition at line 2016 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga594ca5912c4170fab0422fb9063e3ced}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_OTGFS\_FORCE\_RESET@{\_\_OTGFS\_FORCE\_RESET}}
\index{\_\_OTGFS\_FORCE\_RESET@{\_\_OTGFS\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_OTGFS\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+OTGFS\+\_\+\+FORCE\+\_\+\+RESET~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OTGFS\+\_\+\+FORCE\+\_\+\+RESET}}



Definition at line 2017 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gafe14baff640d24ba82665e9b513beb8f}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_OTGFS\_RELEASE\_RESET@{\_\_OTGFS\_RELEASE\_RESET}}
\index{\_\_OTGFS\_RELEASE\_RESET@{\_\_OTGFS\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_OTGFS\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+OTGFS\+\_\+\+RELEASE\+\_\+\+RESET~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+OTGFS\+\_\+\+RELEASE\+\_\+\+RESET}}



Definition at line 2018 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga77eea2dcfeb357b89e47b20498fec495}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_OTGHS\_CLK\_SLEEP\_DISABLE@{\_\_OTGHS\_CLK\_SLEEP\_DISABLE}}
\index{\_\_OTGHS\_CLK\_SLEEP\_DISABLE@{\_\_OTGHS\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_OTGHS\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+OTGHS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}



Definition at line 2383 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga7aa05a4c64e6d307e0538338cb5346ae}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_OTGHS\_CLK\_SLEEP\_ENABLE@{\_\_OTGHS\_CLK\_SLEEP\_ENABLE}}
\index{\_\_OTGHS\_CLK\_SLEEP\_ENABLE@{\_\_OTGHS\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_OTGHS\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+OTGHS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}



Definition at line 2382 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaec3f4bab1369b3387a356f9b6cd72e4e}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_OTGHS\_FORCE\_RESET@{\_\_OTGHS\_FORCE\_RESET}}
\index{\_\_OTGHS\_FORCE\_RESET@{\_\_OTGHS\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_OTGHS\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+OTGHS\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 2384 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga5ef24faa523bf384944f24d3f151b730}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_OTGHS\_RELEASE\_RESET@{\_\_OTGHS\_RELEASE\_RESET}}
\index{\_\_OTGHS\_RELEASE\_RESET@{\_\_OTGHS\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_OTGHS\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+OTGHS\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 2385 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga0e57c00bbe387c32eab17d0bd990a314}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_OTGHSULPI\_CLK\_SLEEP\_DISABLE@{\_\_OTGHSULPI\_CLK\_SLEEP\_DISABLE}}
\index{\_\_OTGHSULPI\_CLK\_SLEEP\_DISABLE@{\_\_OTGHSULPI\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_OTGHSULPI\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+OTGHSULPI\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+ULPI\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}



Definition at line 2387 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gab87bb1271d72ce25a81fdd16cae6c0c9}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_OTGHSULPI\_CLK\_SLEEP\_ENABLE@{\_\_OTGHSULPI\_CLK\_SLEEP\_ENABLE}}
\index{\_\_OTGHSULPI\_CLK\_SLEEP\_ENABLE@{\_\_OTGHSULPI\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_OTGHSULPI\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+OTGHSULPI\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+ULPI\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}



Definition at line 2386 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga618cc267c53fbccdcfeea3d953346693}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_PWR\_CLK\_DISABLE@{\_\_PWR\_CLK\_DISABLE}}
\index{\_\_PWR\_CLK\_DISABLE@{\_\_PWR\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_PWR\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+PWR\+\_\+\+CLK\+\_\+\+DISABLE~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PWR\+\_\+\+CLK\+\_\+\+DISABLE}}



Definition at line 2019 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaa17a85c19b592523e867e5ace160d548}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_PWR\_CLK\_ENABLE@{\_\_PWR\_CLK\_ENABLE}}
\index{\_\_PWR\_CLK\_ENABLE@{\_\_PWR\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_PWR\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+PWR\+\_\+\+CLK\+\_\+\+ENABLE~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PWR\+\_\+\+CLK\+\_\+\+ENABLE}}



Definition at line 2020 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga67d15dd9401936a16ba4fdd94a0c86e3}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_PWR\_CLK\_SLEEP\_DISABLE@{\_\_PWR\_CLK\_SLEEP\_DISABLE}}
\index{\_\_PWR\_CLK\_SLEEP\_DISABLE@{\_\_PWR\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_PWR\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+PWR\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PWR\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}



Definition at line 2021 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gae4c3fb6253fe1ea5fab7511ab41caae7}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_PWR\_CLK\_SLEEP\_ENABLE@{\_\_PWR\_CLK\_SLEEP\_ENABLE}}
\index{\_\_PWR\_CLK\_SLEEP\_ENABLE@{\_\_PWR\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_PWR\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+PWR\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PWR\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}



Definition at line 2022 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaa878da3a908b357042a24fc177d6244d}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_PWR\_FORCE\_RESET@{\_\_PWR\_FORCE\_RESET}}
\index{\_\_PWR\_FORCE\_RESET@{\_\_PWR\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_PWR\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+PWR\+\_\+\+FORCE\+\_\+\+RESET~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PWR\+\_\+\+FORCE\+\_\+\+RESET}}



Definition at line 2023 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaa01b51b10e9f5ff9335ea6108c09fa0a}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_PWR\_IS\_CLK\_DISABLED@{\_\_PWR\_IS\_CLK\_DISABLED}}
\index{\_\_PWR\_IS\_CLK\_DISABLED@{\_\_PWR\_IS\_CLK\_DISABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_PWR\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+PWR\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PWR\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}



Definition at line 2520 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga25e09e85ad3b2897d98591413f859a92}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_PWR\_IS\_CLK\_ENABLED@{\_\_PWR\_IS\_CLK\_ENABLED}}
\index{\_\_PWR\_IS\_CLK\_ENABLED@{\_\_PWR\_IS\_CLK\_ENABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_PWR\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+PWR\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PWR\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}



Definition at line 2519 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga0898b8766cef7eba2878aee8bd444b52}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_PWR\_RELEASE\_RESET@{\_\_PWR\_RELEASE\_RESET}}
\index{\_\_PWR\_RELEASE\_RESET@{\_\_PWR\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_PWR\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+PWR\+\_\+\+RELEASE\+\_\+\+RESET~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+PWR\+\_\+\+RELEASE\+\_\+\+RESET}}



Definition at line 2024 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gade92ff9561e889107d8daba67473989a}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_QSPI\_CLK\_DISABLE@{\_\_QSPI\_CLK\_DISABLE}}
\index{\_\_QSPI\_CLK\_DISABLE@{\_\_QSPI\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_QSPI\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+QSPI\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+QSPI\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 2025 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gadd658ac1a5f1b0813b14856fd20e2cdb}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_QSPI\_CLK\_ENABLE@{\_\_QSPI\_CLK\_ENABLE}}
\index{\_\_QSPI\_CLK\_ENABLE@{\_\_QSPI\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_QSPI\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+QSPI\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+QSPI\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 2026 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaef3881596e019f17e7b5deb7d6d47937}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_QSPI\_CLK\_SLEEP\_DISABLE@{\_\_QSPI\_CLK\_SLEEP\_DISABLE}}
\index{\_\_QSPI\_CLK\_SLEEP\_DISABLE@{\_\_QSPI\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_QSPI\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+QSPI\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+QSPI\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}



Definition at line 2027 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga09ad8fbbc31c661c5db651cfec1836ee}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_QSPI\_CLK\_SLEEP\_ENABLE@{\_\_QSPI\_CLK\_SLEEP\_ENABLE}}
\index{\_\_QSPI\_CLK\_SLEEP\_ENABLE@{\_\_QSPI\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_QSPI\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+QSPI\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+QSPI\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}



Definition at line 2028 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga65b316ad66777e7a13f89e3bb6d6cd7e}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_QSPI\_FORCE\_RESET@{\_\_QSPI\_FORCE\_RESET}}
\index{\_\_QSPI\_FORCE\_RESET@{\_\_QSPI\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_QSPI\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+QSPI\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+QSPI\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 2029 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gac6cfbe77cce17109359af09ea38d6650}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_QSPI\_RELEASE\_RESET@{\_\_QSPI\_RELEASE\_RESET}}
\index{\_\_QSPI\_RELEASE\_RESET@{\_\_QSPI\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_QSPI\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+QSPI\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+QSPI\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 2030 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga717fc2d87d7b55be19d505a1c55507c5}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_RCC\_BACKUPRESET\_FORCE@{\_\_RCC\_BACKUPRESET\_FORCE}}
\index{\_\_RCC\_BACKUPRESET\_FORCE@{\_\_RCC\_BACKUPRESET\_FORCE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_RCC\_BACKUPRESET\_FORCE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+RCC\+\_\+\+BACKUPRESET\+\_\+\+FORCE~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BACKUPRESET\+\_\+\+FORCE}}



Definition at line 2271 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga16e2165e9541a9ffbf34614eb6ef91c2}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_RCC\_BACKUPRESET\_RELEASE@{\_\_RCC\_BACKUPRESET\_RELEASE}}
\index{\_\_RCC\_BACKUPRESET\_RELEASE@{\_\_RCC\_BACKUPRESET\_RELEASE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_RCC\_BACKUPRESET\_RELEASE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+RCC\+\_\+\+BACKUPRESET\+\_\+\+RELEASE~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+BACKUPRESET\+\_\+\+RELEASE}}



Definition at line 2272 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga181e9fea5e2a50d09d2b32f5ebf78794}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_RCC\_PLLSRC@{\_\_RCC\_PLLSRC}}
\index{\_\_RCC\_PLLSRC@{\_\_RCC\_PLLSRC}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_RCC\_PLLSRC}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+RCC\+\_\+\+PLLSRC~RCC\+\_\+\+GET\+\_\+\+PLL\+\_\+\+OSCSOURCE}



Definition at line 2630 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gacd4f0db00b9c80187765853cc9ff04a2}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_RNG\_CLK\_DISABLE@{\_\_RNG\_CLK\_DISABLE}}
\index{\_\_RNG\_CLK\_DISABLE@{\_\_RNG\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_RNG\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+RNG\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 2031 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga766db26e2cb32163c41af63ea098d17b}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_RNG\_CLK\_ENABLE@{\_\_RNG\_CLK\_ENABLE}}
\index{\_\_RNG\_CLK\_ENABLE@{\_\_RNG\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_RNG\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+RNG\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 2032 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gacb8c82d2f6524d61f53f4d744b1ea469}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_RNG\_CLK\_SLEEP\_DISABLE@{\_\_RNG\_CLK\_SLEEP\_DISABLE}}
\index{\_\_RNG\_CLK\_SLEEP\_DISABLE@{\_\_RNG\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_RNG\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+RNG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}



Definition at line 2033 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga986bcd5b8c1fcb8798117ab1fa762e28}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_RNG\_CLK\_SLEEP\_ENABLE@{\_\_RNG\_CLK\_SLEEP\_ENABLE}}
\index{\_\_RNG\_CLK\_SLEEP\_ENABLE@{\_\_RNG\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_RNG\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+RNG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}



Definition at line 2034 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gae619bcc84a660ded8baf711bfaca4069}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_RNG\_FORCE\_RESET@{\_\_RNG\_FORCE\_RESET}}
\index{\_\_RNG\_FORCE\_RESET@{\_\_RNG\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_RNG\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+RNG\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 2035 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga24e421e3737cdb35e854520e14f29266}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_RNG\_RELEASE\_RESET@{\_\_RNG\_RELEASE\_RESET}}
\index{\_\_RNG\_RELEASE\_RESET@{\_\_RNG\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_RNG\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+RNG\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+RNG\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 2036 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga037179746d806a9eb830087a3d11a184}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SAI1\_CLK\_DISABLE@{\_\_SAI1\_CLK\_DISABLE}}
\index{\_\_SAI1\_CLK\_DISABLE@{\_\_SAI1\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SAI1\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SAI1\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI1\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 2037 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gafa304625058568d2853a58c18d3a57f0}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SAI1\_CLK\_ENABLE@{\_\_SAI1\_CLK\_ENABLE}}
\index{\_\_SAI1\_CLK\_ENABLE@{\_\_SAI1\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SAI1\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SAI1\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI1\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 2038 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gad86ef4770d1d2e32c8395ff14dd9fb3e}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SAI1\_CLK\_SLEEP\_DISABLE@{\_\_SAI1\_CLK\_SLEEP\_DISABLE}}
\index{\_\_SAI1\_CLK\_SLEEP\_DISABLE@{\_\_SAI1\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SAI1\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SAI1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}



Definition at line 2039 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga930f613f28d57aaec974d8a0e611c373}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SAI1\_CLK\_SLEEP\_ENABLE@{\_\_SAI1\_CLK\_SLEEP\_ENABLE}}
\index{\_\_SAI1\_CLK\_SLEEP\_ENABLE@{\_\_SAI1\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SAI1\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SAI1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}



Definition at line 2040 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga6fa8759253db7e8a4feaf7e4f5e40a3e}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SAI1\_FORCE\_RESET@{\_\_SAI1\_FORCE\_RESET}}
\index{\_\_SAI1\_FORCE\_RESET@{\_\_SAI1\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SAI1\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SAI1\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI1\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 2041 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga9348bdfef0e79a335e4c4c00cdd77e18}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SAI1\_RELEASE\_RESET@{\_\_SAI1\_RELEASE\_RESET}}
\index{\_\_SAI1\_RELEASE\_RESET@{\_\_SAI1\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SAI1\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SAI1\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI1\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 2042 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gadec8489576c1a83913f620c66517bff6}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SAI2\_CLK\_DISABLE@{\_\_SAI2\_CLK\_DISABLE}}
\index{\_\_SAI2\_CLK\_DISABLE@{\_\_SAI2\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SAI2\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SAI2\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI2\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 2043 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga918b0825bcbcaadad3cf40c7127c8322}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SAI2\_CLK\_ENABLE@{\_\_SAI2\_CLK\_ENABLE}}
\index{\_\_SAI2\_CLK\_ENABLE@{\_\_SAI2\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SAI2\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SAI2\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI2\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 2044 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga3a28b6eb8d71db32559ae19c0c451588}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SAI2\_CLK\_SLEEP\_DISABLE@{\_\_SAI2\_CLK\_SLEEP\_DISABLE}}
\index{\_\_SAI2\_CLK\_SLEEP\_DISABLE@{\_\_SAI2\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SAI2\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SAI2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}



Definition at line 2045 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gad98dccd681d974c77f35066e0bc25026}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SAI2\_CLK\_SLEEP\_ENABLE@{\_\_SAI2\_CLK\_SLEEP\_ENABLE}}
\index{\_\_SAI2\_CLK\_SLEEP\_ENABLE@{\_\_SAI2\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SAI2\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SAI2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}



Definition at line 2046 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gad4787448c5006a6d9e7839e922d7b851}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SAI2\_FORCE\_RESET@{\_\_SAI2\_FORCE\_RESET}}
\index{\_\_SAI2\_FORCE\_RESET@{\_\_SAI2\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SAI2\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SAI2\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI2\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 2047 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaa733091031d11ce795ed05d634e39ee7}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SAI2\_RELEASE\_RESET@{\_\_SAI2\_RELEASE\_RESET}}
\index{\_\_SAI2\_RELEASE\_RESET@{\_\_SAI2\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SAI2\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SAI2\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SAI2\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 2048 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga7bee6f236c8a299f3b751b46612348a5}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SDADC1\_CLK\_DISABLE@{\_\_SDADC1\_CLK\_DISABLE}}
\index{\_\_SDADC1\_CLK\_DISABLE@{\_\_SDADC1\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SDADC1\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SDADC1\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDADC1\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 2446 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga276bdce4ddd1f6b148ce55ccf3160500}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SDADC1\_CLK\_ENABLE@{\_\_SDADC1\_CLK\_ENABLE}}
\index{\_\_SDADC1\_CLK\_ENABLE@{\_\_SDADC1\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SDADC1\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SDADC1\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDADC1\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 2443 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga4772f1a0159530556eafe5771e89396b}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SDADC1\_FORCE\_RESET@{\_\_SDADC1\_FORCE\_RESET}}
\index{\_\_SDADC1\_FORCE\_RESET@{\_\_SDADC1\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SDADC1\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SDADC1\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDADC1\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 2466 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga2dfed9a0fbfa7be8f90c4e3ce72c25fe}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SDADC1\_IS\_CLK\_DISABLED@{\_\_SDADC1\_IS\_CLK\_DISABLED}}
\index{\_\_SDADC1\_IS\_CLK\_DISABLED@{\_\_SDADC1\_IS\_CLK\_DISABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SDADC1\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SDADC1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDADC1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}



Definition at line 2532 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaa7042e6be9f2529f230c8cd07d23be8b}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SDADC1\_IS\_CLK\_ENABLED@{\_\_SDADC1\_IS\_CLK\_ENABLED}}
\index{\_\_SDADC1\_IS\_CLK\_ENABLED@{\_\_SDADC1\_IS\_CLK\_ENABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SDADC1\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SDADC1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDADC1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}



Definition at line 2531 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga4c37af0e1de4a052f0a5a66a13369f49}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SDADC1\_RELEASE\_RESET@{\_\_SDADC1\_RELEASE\_RESET}}
\index{\_\_SDADC1\_RELEASE\_RESET@{\_\_SDADC1\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SDADC1\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SDADC1\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDADC1\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 2469 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga99088247c1f6d91fbc4423f589139445}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SDADC2\_CLK\_DISABLE@{\_\_SDADC2\_CLK\_DISABLE}}
\index{\_\_SDADC2\_CLK\_DISABLE@{\_\_SDADC2\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SDADC2\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SDADC2\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDADC2\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 2447 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga16ecec4c60d069b7d6c99aefc8956d79}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SDADC2\_CLK\_ENABLE@{\_\_SDADC2\_CLK\_ENABLE}}
\index{\_\_SDADC2\_CLK\_ENABLE@{\_\_SDADC2\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SDADC2\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SDADC2\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDADC2\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 2444 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga8ac8bc6474aee01e71d62b035fbf6126}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SDADC2\_FORCE\_RESET@{\_\_SDADC2\_FORCE\_RESET}}
\index{\_\_SDADC2\_FORCE\_RESET@{\_\_SDADC2\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SDADC2\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SDADC2\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDADC2\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 2467 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga81f339353e933bdc48a36ef318981a45}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SDADC2\_IS\_CLK\_DISABLED@{\_\_SDADC2\_IS\_CLK\_DISABLED}}
\index{\_\_SDADC2\_IS\_CLK\_DISABLED@{\_\_SDADC2\_IS\_CLK\_DISABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SDADC2\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SDADC2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDADC2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}



Definition at line 2534 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaeb4574351930d88897bc5929cdc6dc0a}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SDADC2\_IS\_CLK\_ENABLED@{\_\_SDADC2\_IS\_CLK\_ENABLED}}
\index{\_\_SDADC2\_IS\_CLK\_ENABLED@{\_\_SDADC2\_IS\_CLK\_ENABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SDADC2\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SDADC2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDADC2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}



Definition at line 2533 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga2e4a60fcdf3be6c4ce6414cd859b245c}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SDADC2\_RELEASE\_RESET@{\_\_SDADC2\_RELEASE\_RESET}}
\index{\_\_SDADC2\_RELEASE\_RESET@{\_\_SDADC2\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SDADC2\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SDADC2\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDADC2\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 2470 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga42ec4cf1c87cbddc3b2298baedddba7b}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SDADC3\_CLK\_DISABLE@{\_\_SDADC3\_CLK\_DISABLE}}
\index{\_\_SDADC3\_CLK\_DISABLE@{\_\_SDADC3\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SDADC3\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SDADC3\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDADC3\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 2448 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga50aefed27799abc72d6b30099a764208}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SDADC3\_CLK\_ENABLE@{\_\_SDADC3\_CLK\_ENABLE}}
\index{\_\_SDADC3\_CLK\_ENABLE@{\_\_SDADC3\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SDADC3\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SDADC3\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDADC3\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 2445 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga6a3f02c81f3fbd193d9d06e429824c68}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SDADC3\_FORCE\_RESET@{\_\_SDADC3\_FORCE\_RESET}}
\index{\_\_SDADC3\_FORCE\_RESET@{\_\_SDADC3\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SDADC3\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SDADC3\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDADC3\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 2468 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga730e65c79c630f9fcc26822a8935e5c3}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SDADC3\_IS\_CLK\_DISABLED@{\_\_SDADC3\_IS\_CLK\_DISABLED}}
\index{\_\_SDADC3\_IS\_CLK\_DISABLED@{\_\_SDADC3\_IS\_CLK\_DISABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SDADC3\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SDADC3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDADC3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}



Definition at line 2536 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga41a9d65373a84607fc66101cb870a848}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SDADC3\_IS\_CLK\_ENABLED@{\_\_SDADC3\_IS\_CLK\_ENABLED}}
\index{\_\_SDADC3\_IS\_CLK\_ENABLED@{\_\_SDADC3\_IS\_CLK\_ENABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SDADC3\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SDADC3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDADC3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}



Definition at line 2535 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaeea6e6ea584aed7317914020ccd3e071}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SDADC3\_RELEASE\_RESET@{\_\_SDADC3\_RELEASE\_RESET}}
\index{\_\_SDADC3\_RELEASE\_RESET@{\_\_SDADC3\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SDADC3\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SDADC3\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDADC3\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 2471 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga582de62052cae4fb4a6955b515856c1b}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SDIO\_CLK\_DISABLE@{\_\_SDIO\_CLK\_DISABLE}}
\index{\_\_SDIO\_CLK\_DISABLE@{\_\_SDIO\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SDIO\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SDIO\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDIO\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 2049 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga49ae2415b1c5125e73624a4a1ca58daf}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SDIO\_CLK\_ENABLE@{\_\_SDIO\_CLK\_ENABLE}}
\index{\_\_SDIO\_CLK\_ENABLE@{\_\_SDIO\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SDIO\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SDIO\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDIO\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 2050 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga5e192ce17bd87c40e3393ad2bd279c0c}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SDIO\_CLK\_SLEEP\_DISABLE@{\_\_SDIO\_CLK\_SLEEP\_DISABLE}}
\index{\_\_SDIO\_CLK\_SLEEP\_DISABLE@{\_\_SDIO\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SDIO\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SDIO\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDIO\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}



Definition at line 2414 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga9b44283bbb062d9b9547e1fbcfb2e46a}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SDIO\_CLK\_SLEEP\_ENABLE@{\_\_SDIO\_CLK\_SLEEP\_ENABLE}}
\index{\_\_SDIO\_CLK\_SLEEP\_ENABLE@{\_\_SDIO\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SDIO\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SDIO\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDIO\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}



Definition at line 2415 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gabe6865d9e0129c9ff78b5972aed8feaa}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SDIO\_FORCE\_RESET@{\_\_SDIO\_FORCE\_RESET}}
\index{\_\_SDIO\_FORCE\_RESET@{\_\_SDIO\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SDIO\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SDIO\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDIO\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 2412 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gae34e3c64c3752da61570de340b8e61a8}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SDIO\_RELEASE\_RESET@{\_\_SDIO\_RELEASE\_RESET}}
\index{\_\_SDIO\_RELEASE\_RESET@{\_\_SDIO\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SDIO\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SDIO\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDIO\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 2413 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gab78a805200c4766a0af323d852e73c34}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SDMMC\_CLK\_DISABLE@{\_\_SDMMC\_CLK\_DISABLE}}
\index{\_\_SDMMC\_CLK\_DISABLE@{\_\_SDMMC\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SDMMC\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SDMMC\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 2051 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gad592b2db4f3a4336e7083a5bbce52de0}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SDMMC\_CLK\_ENABLE@{\_\_SDMMC\_CLK\_ENABLE}}
\index{\_\_SDMMC\_CLK\_ENABLE@{\_\_SDMMC\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SDMMC\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SDMMC\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 2052 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga3a7400ba40970d1010750ae7274d07a8}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SDMMC\_CLK\_SLEEP\_DISABLE@{\_\_SDMMC\_CLK\_SLEEP\_DISABLE}}
\index{\_\_SDMMC\_CLK\_SLEEP\_DISABLE@{\_\_SDMMC\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SDMMC\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SDMMC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}



Definition at line 2053 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga874ca8e609a1707ee05251ea08cbcc02}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SDMMC\_CLK\_SLEEP\_ENABLE@{\_\_SDMMC\_CLK\_SLEEP\_ENABLE}}
\index{\_\_SDMMC\_CLK\_SLEEP\_ENABLE@{\_\_SDMMC\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SDMMC\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SDMMC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}



Definition at line 2054 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga7682a64b595f3acd375f5a3ad9be9372}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SDMMC\_FORCE\_RESET@{\_\_SDMMC\_FORCE\_RESET}}
\index{\_\_SDMMC\_FORCE\_RESET@{\_\_SDMMC\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SDMMC\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SDMMC\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 2055 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaa5f53ce88ee0263305d9a45473927454}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SDMMC\_RELEASE\_RESET@{\_\_SDMMC\_RELEASE\_RESET}}
\index{\_\_SDMMC\_RELEASE\_RESET@{\_\_SDMMC\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SDMMC\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SDMMC\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SDMMC\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 2056 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga1e51511e17773155e0ef0a1d45a82829}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SPI1\_CLK\_DISABLE@{\_\_SPI1\_CLK\_DISABLE}}
\index{\_\_SPI1\_CLK\_DISABLE@{\_\_SPI1\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SPI1\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SPI1\+\_\+\+CLK\+\_\+\+DISABLE~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+CLK\+\_\+\+DISABLE}}



Definition at line 2057 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga449f86b99a03b2929d1fa3c3895d5df9}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SPI1\_CLK\_ENABLE@{\_\_SPI1\_CLK\_ENABLE}}
\index{\_\_SPI1\_CLK\_ENABLE@{\_\_SPI1\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SPI1\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SPI1\+\_\+\+CLK\+\_\+\+ENABLE~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+CLK\+\_\+\+ENABLE}}



Definition at line 2058 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga7a2a76db53db384ea1bc6e056a0190e7}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SPI1\_CLK\_SLEEP\_DISABLE@{\_\_SPI1\_CLK\_SLEEP\_DISABLE}}
\index{\_\_SPI1\_CLK\_SLEEP\_DISABLE@{\_\_SPI1\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SPI1\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SPI1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}



Definition at line 2059 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga4827d1af8789446e75722131ef5fcd4c}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SPI1\_CLK\_SLEEP\_ENABLE@{\_\_SPI1\_CLK\_SLEEP\_ENABLE}}
\index{\_\_SPI1\_CLK\_SLEEP\_ENABLE@{\_\_SPI1\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SPI1\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SPI1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}



Definition at line 2060 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gab4534be76388b22aba929a389ce90961}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SPI1\_FORCE\_RESET@{\_\_SPI1\_FORCE\_RESET}}
\index{\_\_SPI1\_FORCE\_RESET@{\_\_SPI1\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SPI1\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SPI1\+\_\+\+FORCE\+\_\+\+RESET~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+FORCE\+\_\+\+RESET}}



Definition at line 2061 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga6b94e6985c6bb5875d23a5368294a74f}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SPI1\_IS\_CLK\_DISABLED@{\_\_SPI1\_IS\_CLK\_DISABLED}}
\index{\_\_SPI1\_IS\_CLK\_DISABLED@{\_\_SPI1\_IS\_CLK\_DISABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SPI1\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SPI1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}



Definition at line 2524 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gafea44feca9f74b3fa277a00c482b3be4}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SPI1\_IS\_CLK\_ENABLED@{\_\_SPI1\_IS\_CLK\_ENABLED}}
\index{\_\_SPI1\_IS\_CLK\_ENABLED@{\_\_SPI1\_IS\_CLK\_ENABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SPI1\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SPI1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}



Definition at line 2523 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gad44d06addea92043b0baf1add7ec7d5b}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SPI1\_RELEASE\_RESET@{\_\_SPI1\_RELEASE\_RESET}}
\index{\_\_SPI1\_RELEASE\_RESET@{\_\_SPI1\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SPI1\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SPI1\+\_\+\+RELEASE\+\_\+\+RESET~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI1\+\_\+\+RELEASE\+\_\+\+RESET}}



Definition at line 2062 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga64cc32462513227e3da046275f99a3ad}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SPI2\_CLK\_DISABLE@{\_\_SPI2\_CLK\_DISABLE}}
\index{\_\_SPI2\_CLK\_DISABLE@{\_\_SPI2\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SPI2\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SPI2\+\_\+\+CLK\+\_\+\+DISABLE~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+CLK\+\_\+\+DISABLE}}



Definition at line 2063 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga37312dc0b6032476ee2a0bde4d4c601c}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SPI2\_CLK\_ENABLE@{\_\_SPI2\_CLK\_ENABLE}}
\index{\_\_SPI2\_CLK\_ENABLE@{\_\_SPI2\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SPI2\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SPI2\+\_\+\+CLK\+\_\+\+ENABLE~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+CLK\+\_\+\+ENABLE}}



Definition at line 2064 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gac77dfd862a3f8a848bad3f5d02822003}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SPI2\_CLK\_SLEEP\_DISABLE@{\_\_SPI2\_CLK\_SLEEP\_DISABLE}}
\index{\_\_SPI2\_CLK\_SLEEP\_DISABLE@{\_\_SPI2\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SPI2\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SPI2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}



Definition at line 2065 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gac05baf49d88f18c0f641dca961464abe}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SPI2\_CLK\_SLEEP\_ENABLE@{\_\_SPI2\_CLK\_SLEEP\_ENABLE}}
\index{\_\_SPI2\_CLK\_SLEEP\_ENABLE@{\_\_SPI2\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SPI2\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SPI2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}



Definition at line 2066 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gae187d618acdf2464672bf0b18c34e5cd}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SPI2\_FORCE\_RESET@{\_\_SPI2\_FORCE\_RESET}}
\index{\_\_SPI2\_FORCE\_RESET@{\_\_SPI2\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SPI2\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SPI2\+\_\+\+FORCE\+\_\+\+RESET~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+FORCE\+\_\+\+RESET}}



Definition at line 2067 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gab99f19a7d6156eee3e682ac8790dba69}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SPI2\_IS\_CLK\_DISABLED@{\_\_SPI2\_IS\_CLK\_DISABLED}}
\index{\_\_SPI2\_IS\_CLK\_DISABLED@{\_\_SPI2\_IS\_CLK\_DISABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SPI2\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SPI2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}



Definition at line 2526 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga8642a600a9a3192b876e4b65daa00b54}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SPI2\_IS\_CLK\_ENABLED@{\_\_SPI2\_IS\_CLK\_ENABLED}}
\index{\_\_SPI2\_IS\_CLK\_ENABLED@{\_\_SPI2\_IS\_CLK\_ENABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SPI2\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SPI2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}



Definition at line 2525 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga92a086f3ba8dd0d3afe55ba477704051}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SPI2\_RELEASE\_RESET@{\_\_SPI2\_RELEASE\_RESET}}
\index{\_\_SPI2\_RELEASE\_RESET@{\_\_SPI2\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SPI2\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SPI2\+\_\+\+RELEASE\+\_\+\+RESET~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI2\+\_\+\+RELEASE\+\_\+\+RESET}}



Definition at line 2068 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga28cdbd67b8d023f6c6d779ad764be780}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SPI3\_CLK\_DISABLE@{\_\_SPI3\_CLK\_DISABLE}}
\index{\_\_SPI3\_CLK\_DISABLE@{\_\_SPI3\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SPI3\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SPI3\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI3\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 2069 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaa92d4898892ab4c0fba44fa0b6ac02b4}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SPI3\_CLK\_ENABLE@{\_\_SPI3\_CLK\_ENABLE}}
\index{\_\_SPI3\_CLK\_ENABLE@{\_\_SPI3\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SPI3\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SPI3\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI3\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 2070 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga7d9b001be65e2b904269e60f476643eb}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SPI3\_CLK\_SLEEP\_DISABLE@{\_\_SPI3\_CLK\_SLEEP\_DISABLE}}
\index{\_\_SPI3\_CLK\_SLEEP\_DISABLE@{\_\_SPI3\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SPI3\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SPI3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}



Definition at line 2071 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaef9852457424d2e92e6e1cb1366b8981}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SPI3\_CLK\_SLEEP\_ENABLE@{\_\_SPI3\_CLK\_SLEEP\_ENABLE}}
\index{\_\_SPI3\_CLK\_SLEEP\_ENABLE@{\_\_SPI3\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SPI3\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SPI3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}



Definition at line 2072 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga5c8c0742752582b7b303fab8f23d1b3f}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SPI3\_FORCE\_RESET@{\_\_SPI3\_FORCE\_RESET}}
\index{\_\_SPI3\_FORCE\_RESET@{\_\_SPI3\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SPI3\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SPI3\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI3\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 2073 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga36bcdd622174a4d7bea218d00c17f16f}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SPI3\_IS\_CLK\_DISABLED@{\_\_SPI3\_IS\_CLK\_DISABLED}}
\index{\_\_SPI3\_IS\_CLK\_DISABLED@{\_\_SPI3\_IS\_CLK\_DISABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SPI3\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SPI3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}



Definition at line 2528 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gafc41a76183e7eeb5488ca82849b6c283}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SPI3\_IS\_CLK\_ENABLED@{\_\_SPI3\_IS\_CLK\_ENABLED}}
\index{\_\_SPI3\_IS\_CLK\_ENABLED@{\_\_SPI3\_IS\_CLK\_ENABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SPI3\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SPI3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}



Definition at line 2527 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga1f3cef9cff8877c578e230b3518f041d}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SPI3\_RELEASE\_RESET@{\_\_SPI3\_RELEASE\_RESET}}
\index{\_\_SPI3\_RELEASE\_RESET@{\_\_SPI3\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SPI3\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SPI3\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI3\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 2074 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga8903b53e01525864794aed36ce5283b2}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SPI4\_CLK\_DISABLE@{\_\_SPI4\_CLK\_DISABLE}}
\index{\_\_SPI4\_CLK\_DISABLE@{\_\_SPI4\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SPI4\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SPI4\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI4\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 2340 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga910bbf1355bfeb7eaa6ee38c71073f74}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SPI4\_CLK\_ENABLE@{\_\_SPI4\_CLK\_ENABLE}}
\index{\_\_SPI4\_CLK\_ENABLE@{\_\_SPI4\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SPI4\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SPI4\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI4\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 2339 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga8b79d6fbaf0e6f31f8f4dfccc92fef26}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SPI4\_CLK\_SLEEP\_DISABLE@{\_\_SPI4\_CLK\_SLEEP\_DISABLE}}
\index{\_\_SPI4\_CLK\_SLEEP\_DISABLE@{\_\_SPI4\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SPI4\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SPI4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}



Definition at line 2344 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga9a82b81c574e15e53a930f9c8b127bf1}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SPI4\_CLK\_SLEEP\_ENABLE@{\_\_SPI4\_CLK\_SLEEP\_ENABLE}}
\index{\_\_SPI4\_CLK\_SLEEP\_ENABLE@{\_\_SPI4\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SPI4\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SPI4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}



Definition at line 2343 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gab55fe3173b3e14b97dd5c87cd99162b2}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SPI4\_FORCE\_RESET@{\_\_SPI4\_FORCE\_RESET}}
\index{\_\_SPI4\_FORCE\_RESET@{\_\_SPI4\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SPI4\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SPI4\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI4\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 2341 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaaf50175966a77411fd792be594bb0c55}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SPI4\_IS\_CLK\_DISABLED@{\_\_SPI4\_IS\_CLK\_DISABLED}}
\index{\_\_SPI4\_IS\_CLK\_DISABLED@{\_\_SPI4\_IS\_CLK\_DISABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SPI4\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SPI4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}



Definition at line 2530 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga30d37b49b9b44a979d02cd7ebfad048b}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SPI4\_IS\_CLK\_ENABLED@{\_\_SPI4\_IS\_CLK\_ENABLED}}
\index{\_\_SPI4\_IS\_CLK\_ENABLED@{\_\_SPI4\_IS\_CLK\_ENABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SPI4\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SPI4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}



Definition at line 2529 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga13c41edae57cfce264235a5568811bd5}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SPI4\_RELEASE\_RESET@{\_\_SPI4\_RELEASE\_RESET}}
\index{\_\_SPI4\_RELEASE\_RESET@{\_\_SPI4\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SPI4\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SPI4\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI4\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 2342 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga5b165d3539afb51e2e05bd2de0749ae3}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SPI5\_CLK\_DISABLE@{\_\_SPI5\_CLK\_DISABLE}}
\index{\_\_SPI5\_CLK\_DISABLE@{\_\_SPI5\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SPI5\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SPI5\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI5\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 2299 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gab2da9ccd3f940c93df709920900fba25}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SPI5\_CLK\_ENABLE@{\_\_SPI5\_CLK\_ENABLE}}
\index{\_\_SPI5\_CLK\_ENABLE@{\_\_SPI5\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SPI5\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SPI5\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI5\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 2298 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga8ad5af0156ecf5b7fb04992a241103ed}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SPI5\_CLK\_SLEEP\_DISABLE@{\_\_SPI5\_CLK\_SLEEP\_DISABLE}}
\index{\_\_SPI5\_CLK\_SLEEP\_DISABLE@{\_\_SPI5\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SPI5\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SPI5\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI5\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}



Definition at line 2303 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gabbaf71d9b0e2f5d88c3563747d53fc4b}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SPI5\_CLK\_SLEEP\_ENABLE@{\_\_SPI5\_CLK\_SLEEP\_ENABLE}}
\index{\_\_SPI5\_CLK\_SLEEP\_ENABLE@{\_\_SPI5\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SPI5\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SPI5\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI5\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}



Definition at line 2302 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga58137bdc1c2d10e75f0da96c677e8ead}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SPI5\_FORCE\_RESET@{\_\_SPI5\_FORCE\_RESET}}
\index{\_\_SPI5\_FORCE\_RESET@{\_\_SPI5\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SPI5\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SPI5\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI5\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 2300 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gabca42c543de06ceaad91178e82cc33de}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SPI5\_RELEASE\_RESET@{\_\_SPI5\_RELEASE\_RESET}}
\index{\_\_SPI5\_RELEASE\_RESET@{\_\_SPI5\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SPI5\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SPI5\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI5\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 2301 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga52970a8cdb4096533a1ca3221f3464d9}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SPI6\_CLK\_DISABLE@{\_\_SPI6\_CLK\_DISABLE}}
\index{\_\_SPI6\_CLK\_DISABLE@{\_\_SPI6\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SPI6\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SPI6\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI6\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 2305 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaeaff69ae659f6a4c17e27b80ef8a80bc}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SPI6\_CLK\_ENABLE@{\_\_SPI6\_CLK\_ENABLE}}
\index{\_\_SPI6\_CLK\_ENABLE@{\_\_SPI6\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SPI6\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SPI6\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI6\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 2304 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga16c38d6834e985f3466c21b9d3b68da2}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SPI6\_CLK\_SLEEP\_DISABLE@{\_\_SPI6\_CLK\_SLEEP\_DISABLE}}
\index{\_\_SPI6\_CLK\_SLEEP\_DISABLE@{\_\_SPI6\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SPI6\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SPI6\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI6\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}



Definition at line 2309 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gab55448bad296383401e9fa959560e3f1}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SPI6\_CLK\_SLEEP\_ENABLE@{\_\_SPI6\_CLK\_SLEEP\_ENABLE}}
\index{\_\_SPI6\_CLK\_SLEEP\_ENABLE@{\_\_SPI6\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SPI6\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SPI6\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI6\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}



Definition at line 2308 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga949e3288b4d1c612cd52f79baa120bcd}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SPI6\_FORCE\_RESET@{\_\_SPI6\_FORCE\_RESET}}
\index{\_\_SPI6\_FORCE\_RESET@{\_\_SPI6\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SPI6\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SPI6\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI6\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 2306 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaa4d1b74364d9122068fb087811bbdfcf}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SPI6\_RELEASE\_RESET@{\_\_SPI6\_RELEASE\_RESET}}
\index{\_\_SPI6\_RELEASE\_RESET@{\_\_SPI6\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SPI6\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SPI6\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SPI6\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 2307 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga0d71b1d9473d534a251bf5aa021d34c6}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SRAM1\_CLK\_SLEEP\_DISABLE@{\_\_SRAM1\_CLK\_SLEEP\_DISABLE}}
\index{\_\_SRAM1\_CLK\_SLEEP\_DISABLE@{\_\_SRAM1\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SRAM1\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SRAM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SRAM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}



Definition at line 2077 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga790fe597a6e1fbe314256d83534bc539}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SRAM1\_CLK\_SLEEP\_ENABLE@{\_\_SRAM1\_CLK\_SLEEP\_ENABLE}}
\index{\_\_SRAM1\_CLK\_SLEEP\_ENABLE@{\_\_SRAM1\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SRAM1\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SRAM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SRAM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}



Definition at line 2078 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga1459281323d5a30163aa6ef88e4dc18e}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SRAM2\_CLK\_SLEEP\_DISABLE@{\_\_SRAM2\_CLK\_SLEEP\_DISABLE}}
\index{\_\_SRAM2\_CLK\_SLEEP\_DISABLE@{\_\_SRAM2\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SRAM2\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SRAM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SRAM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}



Definition at line 2079 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga10a4a62a0e9b308c8b7fdd45951efc71}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SRAM2\_CLK\_SLEEP\_ENABLE@{\_\_SRAM2\_CLK\_SLEEP\_ENABLE}}
\index{\_\_SRAM2\_CLK\_SLEEP\_ENABLE@{\_\_SRAM2\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SRAM2\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SRAM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SRAM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}



Definition at line 2080 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga81ad4f9659b142d685e57aff534047cc}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SRAM3\_CLK\_SLEEP\_ENABLE@{\_\_SRAM3\_CLK\_SLEEP\_ENABLE}}
\index{\_\_SRAM3\_CLK\_SLEEP\_ENABLE@{\_\_SRAM3\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SRAM3\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SRAM3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SRAM3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}



Definition at line 2399 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gac14e78a1860eadfef155f497a8660b6b}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SRAM\_CLK\_DISABLE@{\_\_SRAM\_CLK\_DISABLE}}
\index{\_\_SRAM\_CLK\_DISABLE@{\_\_SRAM\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SRAM\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SRAM\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SRAM\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 2075 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gabb6fb0307de12ccb1d30d2a167f2e4bb}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SRAM\_CLK\_ENABLE@{\_\_SRAM\_CLK\_ENABLE}}
\index{\_\_SRAM\_CLK\_ENABLE@{\_\_SRAM\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SRAM\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SRAM\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SRAM\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 2076 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga7b00de661df4e1dc8b36d9e1976b71a4}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SRAM\_IS\_CLK\_DISABLED@{\_\_SRAM\_IS\_CLK\_DISABLED}}
\index{\_\_SRAM\_IS\_CLK\_DISABLED@{\_\_SRAM\_IS\_CLK\_DISABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SRAM\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SRAM\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SRAM\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}



Definition at line 2538 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaa705610d5a659ed552f87a6d6dc8af1a}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SRAM\_IS\_CLK\_ENABLED@{\_\_SRAM\_IS\_CLK\_ENABLED}}
\index{\_\_SRAM\_IS\_CLK\_ENABLED@{\_\_SRAM\_IS\_CLK\_ENABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SRAM\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SRAM\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SRAM\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}



Definition at line 2537 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gada7c5432ad22e6214be6c30fdbac9638}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SWPMI1\_CLK\_DISABLE@{\_\_SWPMI1\_CLK\_DISABLE}}
\index{\_\_SWPMI1\_CLK\_DISABLE@{\_\_SWPMI1\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SWPMI1\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SWPMI1\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SWPMI1\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 2081 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga6ebd99e0c438717ba9d0f4c33dfee5c7}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SWPMI1\_CLK\_ENABLE@{\_\_SWPMI1\_CLK\_ENABLE}}
\index{\_\_SWPMI1\_CLK\_ENABLE@{\_\_SWPMI1\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SWPMI1\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SWPMI1\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SWPMI1\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 2082 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gae4421172c1cea5e53893e6f3f41729bf}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SWPMI1\_CLK\_SLEEP\_DISABLE@{\_\_SWPMI1\_CLK\_SLEEP\_DISABLE}}
\index{\_\_SWPMI1\_CLK\_SLEEP\_DISABLE@{\_\_SWPMI1\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SWPMI1\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SWPMI1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SWPMI1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}



Definition at line 2083 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga9b6dd1efff55cda34909be38a9435f08}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SWPMI1\_CLK\_SLEEP\_ENABLE@{\_\_SWPMI1\_CLK\_SLEEP\_ENABLE}}
\index{\_\_SWPMI1\_CLK\_SLEEP\_ENABLE@{\_\_SWPMI1\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SWPMI1\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SWPMI1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SWPMI1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}



Definition at line 2084 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga9c0a8cbe546be45dd7c7f0d901b2db76}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SWPMI1\_FORCE\_RESET@{\_\_SWPMI1\_FORCE\_RESET}}
\index{\_\_SWPMI1\_FORCE\_RESET@{\_\_SWPMI1\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SWPMI1\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SWPMI1\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SWPMI1\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 2085 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga7284a029f95a64809fe509d99fbce6f2}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SWPMI1\_RELEASE\_RESET@{\_\_SWPMI1\_RELEASE\_RESET}}
\index{\_\_SWPMI1\_RELEASE\_RESET@{\_\_SWPMI1\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SWPMI1\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SWPMI1\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SWPMI1\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 2086 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaf304a1951b4254ea8aa1ee909338cd55}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SYSCFG\_CLK\_DISABLE@{\_\_SYSCFG\_CLK\_DISABLE}}
\index{\_\_SYSCFG\_CLK\_DISABLE@{\_\_SYSCFG\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SYSCFG\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SYSCFG\+\_\+\+CLK\+\_\+\+DISABLE~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+CLK\+\_\+\+DISABLE}}



Definition at line 2087 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gade2f257c0606454f62a43e92c9f4da16}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SYSCFG\_CLK\_ENABLE@{\_\_SYSCFG\_CLK\_ENABLE}}
\index{\_\_SYSCFG\_CLK\_ENABLE@{\_\_SYSCFG\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SYSCFG\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SYSCFG\+\_\+\+CLK\+\_\+\+ENABLE~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+CLK\+\_\+\+ENABLE}}



Definition at line 2088 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaec495cd65b4cd9c5794dc26ab0a99cb8}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SYSCFG\_CLK\_SLEEP\_DISABLE@{\_\_SYSCFG\_CLK\_SLEEP\_DISABLE}}
\index{\_\_SYSCFG\_CLK\_SLEEP\_DISABLE@{\_\_SYSCFG\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SYSCFG\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SYSCFG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}



Definition at line 2089 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga8c0a2b49a38b694b40590201c0798236}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SYSCFG\_CLK\_SLEEP\_ENABLE@{\_\_SYSCFG\_CLK\_SLEEP\_ENABLE}}
\index{\_\_SYSCFG\_CLK\_SLEEP\_ENABLE@{\_\_SYSCFG\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SYSCFG\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SYSCFG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}



Definition at line 2090 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga4beacdd25611c64ffc04f6b7e6981e65}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SYSCFG\_FORCE\_RESET@{\_\_SYSCFG\_FORCE\_RESET}}
\index{\_\_SYSCFG\_FORCE\_RESET@{\_\_SYSCFG\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SYSCFG\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SYSCFG\+\_\+\+FORCE\+\_\+\+RESET~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+FORCE\+\_\+\+RESET}}



Definition at line 2091 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gadde476f7114c1e6239bda846adbb9c3c}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SYSCFG\_IS\_CLK\_DISABLED@{\_\_SYSCFG\_IS\_CLK\_DISABLED}}
\index{\_\_SYSCFG\_IS\_CLK\_DISABLED@{\_\_SYSCFG\_IS\_CLK\_DISABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SYSCFG\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SYSCFG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}



Definition at line 2522 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga16af3115d73d7dff282a9ccb86b3ea63}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SYSCFG\_IS\_CLK\_ENABLED@{\_\_SYSCFG\_IS\_CLK\_ENABLED}}
\index{\_\_SYSCFG\_IS\_CLK\_ENABLED@{\_\_SYSCFG\_IS\_CLK\_ENABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SYSCFG\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SYSCFG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}



Definition at line 2521 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga9460d38c3a8c209620b68453a12c6c56}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_SYSCFG\_RELEASE\_RESET@{\_\_SYSCFG\_RELEASE\_RESET}}
\index{\_\_SYSCFG\_RELEASE\_RESET@{\_\_SYSCFG\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_SYSCFG\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+SYSCFG\+\_\+\+RELEASE\+\_\+\+RESET~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+SYSCFG\+\_\+\+RELEASE\+\_\+\+RESET}}



Definition at line 2092 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga6015db503657bee4d141974992681af4}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM10\_CLK\_DISABLE@{\_\_TIM10\_CLK\_DISABLE}}
\index{\_\_TIM10\_CLK\_DISABLE@{\_\_TIM10\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM10\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM10\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM10\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 2099 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaaede2703ebcc0edcfe2508364b465ba2}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM10\_CLK\_ENABLE@{\_\_TIM10\_CLK\_ENABLE}}
\index{\_\_TIM10\_CLK\_ENABLE@{\_\_TIM10\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM10\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM10\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM10\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 2100 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga66de9f2e0f7f60d24c3b44f15c8523c6}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM10\_CLK\_SLEEP\_DISABLE@{\_\_TIM10\_CLK\_SLEEP\_DISABLE}}
\index{\_\_TIM10\_CLK\_SLEEP\_DISABLE@{\_\_TIM10\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM10\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM10\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM10\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}



Definition at line 2285 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaf1904f04654e232acf4caca31f544a33}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM10\_CLK\_SLEEP\_ENABLE@{\_\_TIM10\_CLK\_SLEEP\_ENABLE}}
\index{\_\_TIM10\_CLK\_SLEEP\_ENABLE@{\_\_TIM10\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM10\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM10\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM10\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}



Definition at line 2284 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga51608836d363e8f56bcd43ef9846cec4}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM10\_FORCE\_RESET@{\_\_TIM10\_FORCE\_RESET}}
\index{\_\_TIM10\_FORCE\_RESET@{\_\_TIM10\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM10\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM10\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM10\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 2101 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga69408398d8d314c1ad20868dc155bd1a}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM10\_RELEASE\_RESET@{\_\_TIM10\_RELEASE\_RESET}}
\index{\_\_TIM10\_RELEASE\_RESET@{\_\_TIM10\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM10\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM10\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM10\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 2102 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga976ce9e8e4584c22a293cac41a8c681a}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM11\_CLK\_DISABLE@{\_\_TIM11\_CLK\_DISABLE}}
\index{\_\_TIM11\_CLK\_DISABLE@{\_\_TIM11\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM11\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM11\+\_\+\+CLK\+\_\+\+DISABLE~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM11\+\_\+\+CLK\+\_\+\+DISABLE}}



Definition at line 2103 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga6cc8eb068efb87a58f7e4ed1c052bda6}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM11\_CLK\_ENABLE@{\_\_TIM11\_CLK\_ENABLE}}
\index{\_\_TIM11\_CLK\_ENABLE@{\_\_TIM11\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM11\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM11\+\_\+\+CLK\+\_\+\+ENABLE~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM11\+\_\+\+CLK\+\_\+\+ENABLE}}



Definition at line 2104 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga690afa8116fd35919a36e091a8cf5c23}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM11\_CLK\_SLEEP\_DISABLE@{\_\_TIM11\_CLK\_SLEEP\_DISABLE}}
\index{\_\_TIM11\_CLK\_SLEEP\_DISABLE@{\_\_TIM11\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM11\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM11\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM11\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}



Definition at line 2287 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga4393063c2f3b735337d6732e01ee8978}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM11\_CLK\_SLEEP\_ENABLE@{\_\_TIM11\_CLK\_SLEEP\_ENABLE}}
\index{\_\_TIM11\_CLK\_SLEEP\_ENABLE@{\_\_TIM11\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM11\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM11\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM11\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}



Definition at line 2286 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gabd9681b9a7bba79cd54826cce394f45a}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM11\_FORCE\_RESET@{\_\_TIM11\_FORCE\_RESET}}
\index{\_\_TIM11\_FORCE\_RESET@{\_\_TIM11\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM11\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM11\+\_\+\+FORCE\+\_\+\+RESET~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM11\+\_\+\+FORCE\+\_\+\+RESET}}



Definition at line 2105 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga824e2559156eae3f0a571246d3698431}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM11\_RELEASE\_RESET@{\_\_TIM11\_RELEASE\_RESET}}
\index{\_\_TIM11\_RELEASE\_RESET@{\_\_TIM11\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM11\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM11\+\_\+\+RELEASE\+\_\+\+RESET~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM11\+\_\+\+RELEASE\+\_\+\+RESET}}



Definition at line 2106 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gab8ee1eb9468f1037ae0b82dae47b4e36}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM12\_CLK\_DISABLE@{\_\_TIM12\_CLK\_DISABLE}}
\index{\_\_TIM12\_CLK\_DISABLE@{\_\_TIM12\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM12\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM12\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM12\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 2107 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaa238e8a1840193501450360652992b0a}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM12\_CLK\_ENABLE@{\_\_TIM12\_CLK\_ENABLE}}
\index{\_\_TIM12\_CLK\_ENABLE@{\_\_TIM12\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM12\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM12\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM12\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 2108 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaf929e8c66960c8ea6504cfd0045f152b}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM12\_CLK\_SLEEP\_DISABLE@{\_\_TIM12\_CLK\_SLEEP\_DISABLE}}
\index{\_\_TIM12\_CLK\_SLEEP\_DISABLE@{\_\_TIM12\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM12\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM12\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM12\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}



Definition at line 2322 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaa109db9698df3dd4643a186a11058390}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM12\_CLK\_SLEEP\_ENABLE@{\_\_TIM12\_CLK\_SLEEP\_ENABLE}}
\index{\_\_TIM12\_CLK\_SLEEP\_ENABLE@{\_\_TIM12\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM12\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM12\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM12\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}



Definition at line 2321 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gae56b393a7c3f23192414bb515d3e0ce7}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM12\_FORCE\_RESET@{\_\_TIM12\_FORCE\_RESET}}
\index{\_\_TIM12\_FORCE\_RESET@{\_\_TIM12\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM12\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM12\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM12\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 2109 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaaab56663d7cb19bdd60f4e3554b747c7}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM12\_IS\_CLK\_DISABLED@{\_\_TIM12\_IS\_CLK\_DISABLED}}
\index{\_\_TIM12\_IS\_CLK\_DISABLED@{\_\_TIM12\_IS\_CLK\_DISABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM12\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM12\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM12\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}



Definition at line 2556 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga0c5637eebc7a41d8e9d9d7ff1fb9deec}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM12\_IS\_CLK\_ENABLED@{\_\_TIM12\_IS\_CLK\_ENABLED}}
\index{\_\_TIM12\_IS\_CLK\_ENABLED@{\_\_TIM12\_IS\_CLK\_ENABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM12\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM12\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM12\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}



Definition at line 2555 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gab3ad7993389232812fa3634cb8f7909f}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM12\_RELEASE\_RESET@{\_\_TIM12\_RELEASE\_RESET}}
\index{\_\_TIM12\_RELEASE\_RESET@{\_\_TIM12\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM12\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM12\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM12\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 2110 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gacfec356657ad501040bd9429cbdaa07f}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM13\_CLK\_DISABLE@{\_\_TIM13\_CLK\_DISABLE}}
\index{\_\_TIM13\_CLK\_DISABLE@{\_\_TIM13\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM13\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM13\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM13\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 2111 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaad8f664f4f9f4425f5ca94591107a7a7}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM13\_CLK\_ENABLE@{\_\_TIM13\_CLK\_ENABLE}}
\index{\_\_TIM13\_CLK\_ENABLE@{\_\_TIM13\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM13\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM13\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM13\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 2112 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga880e7b66246643be14a3c67d5b60ee81}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM13\_CLK\_SLEEP\_DISABLE@{\_\_TIM13\_CLK\_SLEEP\_DISABLE}}
\index{\_\_TIM13\_CLK\_SLEEP\_DISABLE@{\_\_TIM13\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM13\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM13\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM13\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}



Definition at line 2324 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga77169f2e1382485bcd9659b59f89e124}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM13\_CLK\_SLEEP\_ENABLE@{\_\_TIM13\_CLK\_SLEEP\_ENABLE}}
\index{\_\_TIM13\_CLK\_SLEEP\_ENABLE@{\_\_TIM13\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM13\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM13\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM13\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}



Definition at line 2323 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga93a1ee53bfd837e622370714d258835e}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM13\_FORCE\_RESET@{\_\_TIM13\_FORCE\_RESET}}
\index{\_\_TIM13\_FORCE\_RESET@{\_\_TIM13\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM13\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM13\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM13\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 2113 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga166d8de45811451c662442f48bcfd5d2}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM13\_IS\_CLK\_DISABLED@{\_\_TIM13\_IS\_CLK\_DISABLED}}
\index{\_\_TIM13\_IS\_CLK\_DISABLED@{\_\_TIM13\_IS\_CLK\_DISABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM13\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM13\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM13\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}



Definition at line 2558 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga8188c745262e4d7a49becae198d81bc0}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM13\_IS\_CLK\_ENABLED@{\_\_TIM13\_IS\_CLK\_ENABLED}}
\index{\_\_TIM13\_IS\_CLK\_ENABLED@{\_\_TIM13\_IS\_CLK\_ENABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM13\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM13\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM13\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}



Definition at line 2557 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga6f650b47d31086ec19b1c1a146124930}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM13\_RELEASE\_RESET@{\_\_TIM13\_RELEASE\_RESET}}
\index{\_\_TIM13\_RELEASE\_RESET@{\_\_TIM13\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM13\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM13\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM13\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 2114 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gae9d1d7754509af407addaa6e96e35e95}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM14\_CLK\_DISABLE@{\_\_TIM14\_CLK\_DISABLE}}
\index{\_\_TIM14\_CLK\_DISABLE@{\_\_TIM14\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM14\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM14\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 2115 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga17ea8a6c97269b92eb4c267565e1504c}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM14\_CLK\_ENABLE@{\_\_TIM14\_CLK\_ENABLE}}
\index{\_\_TIM14\_CLK\_ENABLE@{\_\_TIM14\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM14\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM14\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 2116 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga71fcbff820f7263e13dbbb2b1ae224dc}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM14\_CLK\_SLEEP\_DISABLE@{\_\_TIM14\_CLK\_SLEEP\_DISABLE}}
\index{\_\_TIM14\_CLK\_SLEEP\_DISABLE@{\_\_TIM14\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM14\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM14\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}



Definition at line 2326 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga665eb8ea877917808e0be7ef467d1a0d}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM14\_CLK\_SLEEP\_ENABLE@{\_\_TIM14\_CLK\_SLEEP\_ENABLE}}
\index{\_\_TIM14\_CLK\_SLEEP\_ENABLE@{\_\_TIM14\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM14\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM14\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}



Definition at line 2325 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gae83b078b087527043d44dcb3c00b2396}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM14\_FORCE\_RESET@{\_\_TIM14\_FORCE\_RESET}}
\index{\_\_TIM14\_FORCE\_RESET@{\_\_TIM14\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM14\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM14\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 2117 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaeb26f1a267eb972d5bfac74e576b1f64}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM14\_IS\_CLK\_DISABLED@{\_\_TIM14\_IS\_CLK\_DISABLED}}
\index{\_\_TIM14\_IS\_CLK\_DISABLED@{\_\_TIM14\_IS\_CLK\_DISABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM14\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM14\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}



Definition at line 2560 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga4347652552bdd9de4852bc95885e14ae}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM14\_IS\_CLK\_ENABLED@{\_\_TIM14\_IS\_CLK\_ENABLED}}
\index{\_\_TIM14\_IS\_CLK\_ENABLED@{\_\_TIM14\_IS\_CLK\_ENABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM14\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM14\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}



Definition at line 2559 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gadb150e0f413bbb69889b787e2633254b}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM14\_RELEASE\_RESET@{\_\_TIM14\_RELEASE\_RESET}}
\index{\_\_TIM14\_RELEASE\_RESET@{\_\_TIM14\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM14\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM14\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM14\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 2118 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaf520deb7e38c475a833720a8c449bfcd}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM15\_CLK\_DISABLE@{\_\_TIM15\_CLK\_DISABLE}}
\index{\_\_TIM15\_CLK\_DISABLE@{\_\_TIM15\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM15\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM15\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM15\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 2119 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga26324fde431019435e70c6f9546a9116}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM15\_CLK\_ENABLE@{\_\_TIM15\_CLK\_ENABLE}}
\index{\_\_TIM15\_CLK\_ENABLE@{\_\_TIM15\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM15\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM15\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM15\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 2120 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga2edf101c47e6e927889d454f7c3e4c08}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM15\_CLK\_SLEEP\_DISABLE@{\_\_TIM15\_CLK\_SLEEP\_DISABLE}}
\index{\_\_TIM15\_CLK\_SLEEP\_DISABLE@{\_\_TIM15\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM15\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM15\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM15\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}



Definition at line 2121 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga9d37421bcf87efc7643928dfafabecf3}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM15\_CLK\_SLEEP\_ENABLE@{\_\_TIM15\_CLK\_SLEEP\_ENABLE}}
\index{\_\_TIM15\_CLK\_SLEEP\_ENABLE@{\_\_TIM15\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM15\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM15\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM15\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}



Definition at line 2122 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga03c43f6aa09a714c4d091331110a209a}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM15\_FORCE\_RESET@{\_\_TIM15\_FORCE\_RESET}}
\index{\_\_TIM15\_FORCE\_RESET@{\_\_TIM15\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM15\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM15\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM15\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 2123 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gae23f2016afbcc226f8eb5c22739ff33e}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM15\_IS\_CLK\_DISABLED@{\_\_TIM15\_IS\_CLK\_DISABLED}}
\index{\_\_TIM15\_IS\_CLK\_DISABLED@{\_\_TIM15\_IS\_CLK\_DISABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM15\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM15\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM15\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}



Definition at line 2562 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga2e7ecc7a174a07f86b79de885ebb5280}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM15\_IS\_CLK\_ENABLED@{\_\_TIM15\_IS\_CLK\_ENABLED}}
\index{\_\_TIM15\_IS\_CLK\_ENABLED@{\_\_TIM15\_IS\_CLK\_ENABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM15\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM15\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM15\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}



Definition at line 2561 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga1b9c6bc76d9ee78a55710eb7773a2bbc}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM15\_RELEASE\_RESET@{\_\_TIM15\_RELEASE\_RESET}}
\index{\_\_TIM15\_RELEASE\_RESET@{\_\_TIM15\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM15\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM15\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM15\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 2124 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga20a13035ec7902e5ca5fdf878cb51ec3}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM16\_CLK\_DISABLE@{\_\_TIM16\_CLK\_DISABLE}}
\index{\_\_TIM16\_CLK\_DISABLE@{\_\_TIM16\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM16\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM16\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 2125 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga9dc682b745cf3b2bb955bcc5feb4bcd3}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM16\_CLK\_ENABLE@{\_\_TIM16\_CLK\_ENABLE}}
\index{\_\_TIM16\_CLK\_ENABLE@{\_\_TIM16\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM16\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM16\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 2126 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga95b0b3e155fea0b19e66b5d38f4a3810}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM16\_CLK\_SLEEP\_DISABLE@{\_\_TIM16\_CLK\_SLEEP\_DISABLE}}
\index{\_\_TIM16\_CLK\_SLEEP\_DISABLE@{\_\_TIM16\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM16\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM16\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}



Definition at line 2127 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gade54c71fcbd16e23c401a6f219df9eaf}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM16\_CLK\_SLEEP\_ENABLE@{\_\_TIM16\_CLK\_SLEEP\_ENABLE}}
\index{\_\_TIM16\_CLK\_SLEEP\_ENABLE@{\_\_TIM16\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM16\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM16\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}



Definition at line 2128 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga0e1e4dcad1f5857030a9a6aec4ba4750}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM16\_FORCE\_RESET@{\_\_TIM16\_FORCE\_RESET}}
\index{\_\_TIM16\_FORCE\_RESET@{\_\_TIM16\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM16\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM16\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 2129 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga74fe7a2ca9ea8792a67e08e34c4b25b5}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM16\_IS\_CLK\_DISABLED@{\_\_TIM16\_IS\_CLK\_DISABLED}}
\index{\_\_TIM16\_IS\_CLK\_DISABLED@{\_\_TIM16\_IS\_CLK\_DISABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM16\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM16\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}



Definition at line 2564 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaf37f50c5f648828da154ddad55c82d0e}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM16\_IS\_CLK\_ENABLED@{\_\_TIM16\_IS\_CLK\_ENABLED}}
\index{\_\_TIM16\_IS\_CLK\_ENABLED@{\_\_TIM16\_IS\_CLK\_ENABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM16\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM16\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}



Definition at line 2563 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gabc91257ee41523107cae6d7f3413750b}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM16\_RELEASE\_RESET@{\_\_TIM16\_RELEASE\_RESET}}
\index{\_\_TIM16\_RELEASE\_RESET@{\_\_TIM16\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM16\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM16\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM16\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 2130 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga221f536db3bd69c4a9617067509cc328}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM17\_CLK\_DISABLE@{\_\_TIM17\_CLK\_DISABLE}}
\index{\_\_TIM17\_CLK\_DISABLE@{\_\_TIM17\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM17\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM17\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 2131 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga0208b98e98d5baeb46f39c7ed5ae3351}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM17\_CLK\_ENABLE@{\_\_TIM17\_CLK\_ENABLE}}
\index{\_\_TIM17\_CLK\_ENABLE@{\_\_TIM17\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM17\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM17\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 2132 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gacad0cfe779960cb0b9444620e6ee7997}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM17\_CLK\_SLEEP\_DISABLE@{\_\_TIM17\_CLK\_SLEEP\_DISABLE}}
\index{\_\_TIM17\_CLK\_SLEEP\_DISABLE@{\_\_TIM17\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM17\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM17\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}



Definition at line 2133 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga7a2dbc1a3fd9cc044f437f3b3760138f}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM17\_CLK\_SLEEP\_ENABLE@{\_\_TIM17\_CLK\_SLEEP\_ENABLE}}
\index{\_\_TIM17\_CLK\_SLEEP\_ENABLE@{\_\_TIM17\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM17\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM17\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}



Definition at line 2134 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga86bf9b6f86bc9071e215bc664c8e0923}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM17\_FORCE\_RESET@{\_\_TIM17\_FORCE\_RESET}}
\index{\_\_TIM17\_FORCE\_RESET@{\_\_TIM17\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM17\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM17\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 2135 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gab464919b131d5b3cb1799e5c306e8cb0}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM17\_IS\_CLK\_DISABLED@{\_\_TIM17\_IS\_CLK\_DISABLED}}
\index{\_\_TIM17\_IS\_CLK\_DISABLED@{\_\_TIM17\_IS\_CLK\_DISABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM17\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM17\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}



Definition at line 2566 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga7607b2ea34cb142f526c9e771a854777}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM17\_IS\_CLK\_ENABLED@{\_\_TIM17\_IS\_CLK\_ENABLED}}
\index{\_\_TIM17\_IS\_CLK\_ENABLED@{\_\_TIM17\_IS\_CLK\_ENABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM17\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM17\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}



Definition at line 2565 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gab8e7ecf7c59c1db06b2ba69bd7527e3f}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM17\_RELEASE\_RESET@{\_\_TIM17\_RELEASE\_RESET}}
\index{\_\_TIM17\_RELEASE\_RESET@{\_\_TIM17\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM17\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM17\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM17\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 2136 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gad29b4581580af1d318589d2c0403f4ab}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM18\_CLK\_DISABLE@{\_\_TIM18\_CLK\_DISABLE}}
\index{\_\_TIM18\_CLK\_DISABLE@{\_\_TIM18\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM18\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM18\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM18\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 2436 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga299d99f2c8deaffbee002dd70a5c8f15}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM18\_CLK\_ENABLE@{\_\_TIM18\_CLK\_ENABLE}}
\index{\_\_TIM18\_CLK\_ENABLE@{\_\_TIM18\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM18\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM18\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM18\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 2435 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga6b03e584a99a7145ffd9953327722870}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM18\_FORCE\_RESET@{\_\_TIM18\_FORCE\_RESET}}
\index{\_\_TIM18\_FORCE\_RESET@{\_\_TIM18\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM18\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM18\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM18\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 2458 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga4d9c249dc0f822a21b7ebe77f6f9c091}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM18\_IS\_CLK\_DISABLED@{\_\_TIM18\_IS\_CLK\_DISABLED}}
\index{\_\_TIM18\_IS\_CLK\_DISABLED@{\_\_TIM18\_IS\_CLK\_DISABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM18\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM18\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM18\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}



Definition at line 2568 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga689f73387fa43ec3bd6e2ffc45d6c720}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM18\_IS\_CLK\_ENABLED@{\_\_TIM18\_IS\_CLK\_ENABLED}}
\index{\_\_TIM18\_IS\_CLK\_ENABLED@{\_\_TIM18\_IS\_CLK\_ENABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM18\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM18\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM18\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}



Definition at line 2567 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga062debe81b59ed9a88bcf4258e09dbaf}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM18\_RELEASE\_RESET@{\_\_TIM18\_RELEASE\_RESET}}
\index{\_\_TIM18\_RELEASE\_RESET@{\_\_TIM18\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM18\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM18\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM18\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 2459 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga3b32538dedb67006d1b9c9aa210ed5f3}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM19\_CLK\_DISABLE@{\_\_TIM19\_CLK\_DISABLE}}
\index{\_\_TIM19\_CLK\_DISABLE@{\_\_TIM19\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM19\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM19\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM19\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 2438 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga6e908d1b2908430d1ed2af109dd81d31}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM19\_CLK\_ENABLE@{\_\_TIM19\_CLK\_ENABLE}}
\index{\_\_TIM19\_CLK\_ENABLE@{\_\_TIM19\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM19\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM19\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM19\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 2437 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga9e4eca7dac56bd682758cf5072f4e063}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM19\_FORCE\_RESET@{\_\_TIM19\_FORCE\_RESET}}
\index{\_\_TIM19\_FORCE\_RESET@{\_\_TIM19\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM19\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM19\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM19\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 2460 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga612107385d789986a2200f18f05bfc9f}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM19\_IS\_CLK\_DISABLED@{\_\_TIM19\_IS\_CLK\_DISABLED}}
\index{\_\_TIM19\_IS\_CLK\_DISABLED@{\_\_TIM19\_IS\_CLK\_DISABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM19\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM19\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM19\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}



Definition at line 2570 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga71f720ee852e32bd677cb76758e1a2d6}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM19\_IS\_CLK\_ENABLED@{\_\_TIM19\_IS\_CLK\_ENABLED}}
\index{\_\_TIM19\_IS\_CLK\_ENABLED@{\_\_TIM19\_IS\_CLK\_ENABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM19\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM19\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM19\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}



Definition at line 2569 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga16341f8a1420c4029215b0c89de8bda5}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM19\_RELEASE\_RESET@{\_\_TIM19\_RELEASE\_RESET}}
\index{\_\_TIM19\_RELEASE\_RESET@{\_\_TIM19\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM19\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM19\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM19\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 2461 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gac374cff1e951672a19aa5857c58674f7}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM1\_CLK\_DISABLE@{\_\_TIM1\_CLK\_DISABLE}}
\index{\_\_TIM1\_CLK\_DISABLE@{\_\_TIM1\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM1\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM1\+\_\+\+CLK\+\_\+\+DISABLE~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+CLK\+\_\+\+DISABLE}}



Definition at line 2093 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaca66d24989c6306dabafd38dd3b2a34f}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM1\_CLK\_ENABLE@{\_\_TIM1\_CLK\_ENABLE}}
\index{\_\_TIM1\_CLK\_ENABLE@{\_\_TIM1\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM1\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM1\+\_\+\+CLK\+\_\+\+ENABLE~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+CLK\+\_\+\+ENABLE}}



Definition at line 2094 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga4c6a5618073539cc5ae7f4662dfa96d9}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM1\_CLK\_SLEEP\_DISABLE@{\_\_TIM1\_CLK\_SLEEP\_DISABLE}}
\index{\_\_TIM1\_CLK\_SLEEP\_DISABLE@{\_\_TIM1\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM1\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}



Definition at line 2095 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga3ffdcca982a4a5d4b024e43cbcb5f1fe}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM1\_CLK\_SLEEP\_ENABLE@{\_\_TIM1\_CLK\_SLEEP\_ENABLE}}
\index{\_\_TIM1\_CLK\_SLEEP\_ENABLE@{\_\_TIM1\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM1\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}



Definition at line 2096 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga42e9934d811e4a1eb3e1315ced3f9616}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM1\_FORCE\_RESET@{\_\_TIM1\_FORCE\_RESET}}
\index{\_\_TIM1\_FORCE\_RESET@{\_\_TIM1\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM1\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM1\+\_\+\+FORCE\+\_\+\+RESET~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+FORCE\+\_\+\+RESET}}



Definition at line 2097 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga0105023c626e29aa2288e6e7d3cc524f}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM1\_IS\_CLK\_DISABLED@{\_\_TIM1\_IS\_CLK\_DISABLED}}
\index{\_\_TIM1\_IS\_CLK\_DISABLED@{\_\_TIM1\_IS\_CLK\_DISABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM1\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}



Definition at line 2540 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga6f1ed81157e63c93719376c7077e4784}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM1\_IS\_CLK\_ENABLED@{\_\_TIM1\_IS\_CLK\_ENABLED}}
\index{\_\_TIM1\_IS\_CLK\_ENABLED@{\_\_TIM1\_IS\_CLK\_ENABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM1\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}



Definition at line 2539 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga11d22b1ab7d4d7b9e21f70feca19d595}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM1\_RELEASE\_RESET@{\_\_TIM1\_RELEASE\_RESET}}
\index{\_\_TIM1\_RELEASE\_RESET@{\_\_TIM1\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM1\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM1\+\_\+\+RELEASE\+\_\+\+RESET~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM1\+\_\+\+RELEASE\+\_\+\+RESET}}



Definition at line 2098 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gac795b2f6f86b1444869608b8cdd2ded5}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM20\_CLK\_DISABLE@{\_\_TIM20\_CLK\_DISABLE}}
\index{\_\_TIM20\_CLK\_DISABLE@{\_\_TIM20\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM20\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM20\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM20\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 2440 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga1be7819837c9d5ce89b5006858aa2c78}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM20\_CLK\_ENABLE@{\_\_TIM20\_CLK\_ENABLE}}
\index{\_\_TIM20\_CLK\_ENABLE@{\_\_TIM20\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM20\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM20\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM20\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 2439 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gab06074cd313cdabefa42d60b6480abc1}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM20\_FORCE\_RESET@{\_\_TIM20\_FORCE\_RESET}}
\index{\_\_TIM20\_FORCE\_RESET@{\_\_TIM20\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM20\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM20\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM20\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 2462 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga4507c4cdece09b9b9819081d451cd1c9}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM20\_IS\_CLK\_DISABLED@{\_\_TIM20\_IS\_CLK\_DISABLED}}
\index{\_\_TIM20\_IS\_CLK\_DISABLED@{\_\_TIM20\_IS\_CLK\_DISABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM20\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM20\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM20\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}



Definition at line 2572 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga295f0f8b21ce49903a7cf27a7185f8c5}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM20\_IS\_CLK\_ENABLED@{\_\_TIM20\_IS\_CLK\_ENABLED}}
\index{\_\_TIM20\_IS\_CLK\_ENABLED@{\_\_TIM20\_IS\_CLK\_ENABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM20\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM20\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM20\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}



Definition at line 2571 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gabc15a945f5f92e4dff05caf959715131}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM20\_RELEASE\_RESET@{\_\_TIM20\_RELEASE\_RESET}}
\index{\_\_TIM20\_RELEASE\_RESET@{\_\_TIM20\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM20\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM20\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM20\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 2463 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga73cc7df88569f682f8f5dafb8fa76fab}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM21\_CLK\_DISABLE@{\_\_TIM21\_CLK\_DISABLE}}
\index{\_\_TIM21\_CLK\_DISABLE@{\_\_TIM21\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM21\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM21\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM21\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 2254 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga5e5f6e02491ba4544c8e5e788c9914f9}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM21\_CLK\_ENABLE@{\_\_TIM21\_CLK\_ENABLE}}
\index{\_\_TIM21\_CLK\_ENABLE@{\_\_TIM21\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM21\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM21\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM21\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 2253 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga2079771896a6ffc761933edb8bcaaa11}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM21\_CLK\_SLEEP\_DISABLE@{\_\_TIM21\_CLK\_SLEEP\_DISABLE}}
\index{\_\_TIM21\_CLK\_SLEEP\_DISABLE@{\_\_TIM21\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM21\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM21\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM21\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}



Definition at line 2258 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga92b381109bd6db49c8ad5a607ed3a99b}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM21\_CLK\_SLEEP\_ENABLE@{\_\_TIM21\_CLK\_SLEEP\_ENABLE}}
\index{\_\_TIM21\_CLK\_SLEEP\_ENABLE@{\_\_TIM21\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM21\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM21\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM21\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}



Definition at line 2257 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga6d2dbc31d955310a9360e55fe7748065}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM21\_FORCE\_RESET@{\_\_TIM21\_FORCE\_RESET}}
\index{\_\_TIM21\_FORCE\_RESET@{\_\_TIM21\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM21\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM21\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM21\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 2255 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga9058ce5ea35581c862efa9d0be0a991e}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM21\_RELEASE\_RESET@{\_\_TIM21\_RELEASE\_RESET}}
\index{\_\_TIM21\_RELEASE\_RESET@{\_\_TIM21\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM21\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM21\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM21\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 2256 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga866ebd9a0fc9021e63853457d20b24da}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM22\_CLK\_DISABLE@{\_\_TIM22\_CLK\_DISABLE}}
\index{\_\_TIM22\_CLK\_DISABLE@{\_\_TIM22\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM22\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM22\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM22\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 2260 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga1cb31ba98237a6cf0ef42a744cb85492}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM22\_CLK\_ENABLE@{\_\_TIM22\_CLK\_ENABLE}}
\index{\_\_TIM22\_CLK\_ENABLE@{\_\_TIM22\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM22\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM22\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM22\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 2259 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaa0747e8119f9798cffed35b6312a90ca}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM22\_CLK\_SLEEP\_DISABLE@{\_\_TIM22\_CLK\_SLEEP\_DISABLE}}
\index{\_\_TIM22\_CLK\_SLEEP\_DISABLE@{\_\_TIM22\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM22\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM22\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM22\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}



Definition at line 2264 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga97b8627f8f78a55d70a6c50241c43a2f}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM22\_CLK\_SLEEP\_ENABLE@{\_\_TIM22\_CLK\_SLEEP\_ENABLE}}
\index{\_\_TIM22\_CLK\_SLEEP\_ENABLE@{\_\_TIM22\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM22\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM22\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM22\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}



Definition at line 2263 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga3366750cb7794db4d1d46dd8d968038d}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM22\_FORCE\_RESET@{\_\_TIM22\_FORCE\_RESET}}
\index{\_\_TIM22\_FORCE\_RESET@{\_\_TIM22\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM22\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM22\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM22\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 2261 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga1519bba7d69761e2198845ce7697a92b}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM22\_RELEASE\_RESET@{\_\_TIM22\_RELEASE\_RESET}}
\index{\_\_TIM22\_RELEASE\_RESET@{\_\_TIM22\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM22\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM22\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM22\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 2262 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga44d19f521b4c0161d7fb28c96bf5fbb7}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM2\_CLK\_DISABLE@{\_\_TIM2\_CLK\_DISABLE}}
\index{\_\_TIM2\_CLK\_DISABLE@{\_\_TIM2\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM2\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM2\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 2137 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gae06cbd87c2db5dbb2aee0d47888374af}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM2\_CLK\_ENABLE@{\_\_TIM2\_CLK\_ENABLE}}
\index{\_\_TIM2\_CLK\_ENABLE@{\_\_TIM2\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM2\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM2\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 2138 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga6f8e4c63d5473a6af21a776fb1c20d1d}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM2\_CLK\_SLEEP\_DISABLE@{\_\_TIM2\_CLK\_SLEEP\_DISABLE}}
\index{\_\_TIM2\_CLK\_SLEEP\_DISABLE@{\_\_TIM2\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM2\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}



Definition at line 2139 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaad6d1c9176e1ca4c3eb67bfbd1d3be57}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM2\_CLK\_SLEEP\_ENABLE@{\_\_TIM2\_CLK\_SLEEP\_ENABLE}}
\index{\_\_TIM2\_CLK\_SLEEP\_ENABLE@{\_\_TIM2\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM2\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}



Definition at line 2140 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga436568ac94926e275ddcb03dc505af7d}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM2\_FORCE\_RESET@{\_\_TIM2\_FORCE\_RESET}}
\index{\_\_TIM2\_FORCE\_RESET@{\_\_TIM2\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM2\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM2\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 2141 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gae39de686b2eac091789e171236cb2456}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM2\_IS\_CLK\_DISABLED@{\_\_TIM2\_IS\_CLK\_DISABLED}}
\index{\_\_TIM2\_IS\_CLK\_DISABLED@{\_\_TIM2\_IS\_CLK\_DISABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM2\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}



Definition at line 2542 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gab47df1a0dae3104f5ead354b24c37a1e}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM2\_IS\_CLK\_ENABLED@{\_\_TIM2\_IS\_CLK\_ENABLED}}
\index{\_\_TIM2\_IS\_CLK\_ENABLED@{\_\_TIM2\_IS\_CLK\_ENABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM2\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}



Definition at line 2541 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga1e9358e947f8948c6a07915a5d291ca5}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM2\_RELEASE\_RESET@{\_\_TIM2\_RELEASE\_RESET}}
\index{\_\_TIM2\_RELEASE\_RESET@{\_\_TIM2\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM2\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM2\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM2\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 2142 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gae6a6297aa614c719a6c8f8da6aa03149}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM3\_CLK\_DISABLE@{\_\_TIM3\_CLK\_DISABLE}}
\index{\_\_TIM3\_CLK\_DISABLE@{\_\_TIM3\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM3\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM3\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 2143 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaba986ca28ba487793c6eaa1f659ada7c}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM3\_CLK\_ENABLE@{\_\_TIM3\_CLK\_ENABLE}}
\index{\_\_TIM3\_CLK\_ENABLE@{\_\_TIM3\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM3\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM3\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 2144 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga6fbed2df3a86b61e52b2bdcea4d29988}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM3\_CLK\_SLEEP\_DISABLE@{\_\_TIM3\_CLK\_SLEEP\_DISABLE}}
\index{\_\_TIM3\_CLK\_SLEEP\_DISABLE@{\_\_TIM3\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM3\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}



Definition at line 2145 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gae893042ae5e7b7f5df7dddacb5b3698e}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM3\_CLK\_SLEEP\_ENABLE@{\_\_TIM3\_CLK\_SLEEP\_ENABLE}}
\index{\_\_TIM3\_CLK\_SLEEP\_ENABLE@{\_\_TIM3\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM3\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}



Definition at line 2146 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga97d9c3f9b7a082c72411747907d3adde}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM3\_FORCE\_RESET@{\_\_TIM3\_FORCE\_RESET}}
\index{\_\_TIM3\_FORCE\_RESET@{\_\_TIM3\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM3\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM3\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 2147 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga282a0aadb354b24a4ec554b29a4916f8}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM3\_IS\_CLK\_DISABLED@{\_\_TIM3\_IS\_CLK\_DISABLED}}
\index{\_\_TIM3\_IS\_CLK\_DISABLED@{\_\_TIM3\_IS\_CLK\_DISABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM3\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}



Definition at line 2544 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga7a81a91683178ecfc7ec096653e9afc8}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM3\_IS\_CLK\_ENABLED@{\_\_TIM3\_IS\_CLK\_ENABLED}}
\index{\_\_TIM3\_IS\_CLK\_ENABLED@{\_\_TIM3\_IS\_CLK\_ENABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM3\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}



Definition at line 2543 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga8b8192c731e744d5018630a86deb118b}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM3\_RELEASE\_RESET@{\_\_TIM3\_RELEASE\_RESET}}
\index{\_\_TIM3\_RELEASE\_RESET@{\_\_TIM3\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM3\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM3\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM3\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 2148 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga489be82d36ad4def594b8ae60320f3c6}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM4\_CLK\_DISABLE@{\_\_TIM4\_CLK\_DISABLE}}
\index{\_\_TIM4\_CLK\_DISABLE@{\_\_TIM4\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM4\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM4\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM4\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 2149 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaa07342539b69e7fc53a934d91f6915e2}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM4\_CLK\_ENABLE@{\_\_TIM4\_CLK\_ENABLE}}
\index{\_\_TIM4\_CLK\_ENABLE@{\_\_TIM4\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM4\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM4\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM4\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 2150 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gac785e48843cc0930737a7865794d502e}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM4\_CLK\_SLEEP\_DISABLE@{\_\_TIM4\_CLK\_SLEEP\_DISABLE}}
\index{\_\_TIM4\_CLK\_SLEEP\_DISABLE@{\_\_TIM4\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM4\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}



Definition at line 2151 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga4800dcd32761c733ad412cb7480f7f5a}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM4\_CLK\_SLEEP\_ENABLE@{\_\_TIM4\_CLK\_SLEEP\_ENABLE}}
\index{\_\_TIM4\_CLK\_SLEEP\_ENABLE@{\_\_TIM4\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM4\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}



Definition at line 2152 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gab4e910ec77744c42b35ba6fe5e5b902b}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM4\_FORCE\_RESET@{\_\_TIM4\_FORCE\_RESET}}
\index{\_\_TIM4\_FORCE\_RESET@{\_\_TIM4\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM4\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM4\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM4\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 2153 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga18e5f75acae53aeff4a5ca7108096acb}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM4\_IS\_CLK\_DISABLED@{\_\_TIM4\_IS\_CLK\_DISABLED}}
\index{\_\_TIM4\_IS\_CLK\_DISABLED@{\_\_TIM4\_IS\_CLK\_DISABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM4\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}



Definition at line 2546 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga88c7174931d62e7126a2d5f966377894}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM4\_IS\_CLK\_ENABLED@{\_\_TIM4\_IS\_CLK\_ENABLED}}
\index{\_\_TIM4\_IS\_CLK\_ENABLED@{\_\_TIM4\_IS\_CLK\_ENABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM4\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}



Definition at line 2545 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gae07e507d12b6112b856c71866d6a62f1}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM4\_RELEASE\_RESET@{\_\_TIM4\_RELEASE\_RESET}}
\index{\_\_TIM4\_RELEASE\_RESET@{\_\_TIM4\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM4\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM4\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM4\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 2154 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga182d511999875bd31812852b1b78f4e6}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM5\_CLK\_DISABLE@{\_\_TIM5\_CLK\_DISABLE}}
\index{\_\_TIM5\_CLK\_DISABLE@{\_\_TIM5\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM5\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM5\+\_\+\+CLK\+\_\+\+DISABLE~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+CLK\+\_\+\+DISABLE}}



Definition at line 2155 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga88ce7393e694b7304832f859e79bbb45}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM5\_CLK\_ENABLE@{\_\_TIM5\_CLK\_ENABLE}}
\index{\_\_TIM5\_CLK\_ENABLE@{\_\_TIM5\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM5\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM5\+\_\+\+CLK\+\_\+\+ENABLE~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+CLK\+\_\+\+ENABLE}}



Definition at line 2156 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga6ef0270755ff81bb2bbdfabbe4565041}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM5\_CLK\_SLEEP\_DISABLE@{\_\_TIM5\_CLK\_SLEEP\_DISABLE}}
\index{\_\_TIM5\_CLK\_SLEEP\_DISABLE@{\_\_TIM5\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM5\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM5\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}



Definition at line 2157 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaa24fdb3b0088008c20c6e5ecccd3f6b6}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM5\_CLK\_SLEEP\_ENABLE@{\_\_TIM5\_CLK\_SLEEP\_ENABLE}}
\index{\_\_TIM5\_CLK\_SLEEP\_ENABLE@{\_\_TIM5\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM5\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM5\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}



Definition at line 2158 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaa07976dd4fea46ea3607d60c91135d57}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM5\_FORCE\_RESET@{\_\_TIM5\_FORCE\_RESET}}
\index{\_\_TIM5\_FORCE\_RESET@{\_\_TIM5\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM5\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM5\+\_\+\+FORCE\+\_\+\+RESET~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+FORCE\+\_\+\+RESET}}



Definition at line 2159 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga4cd9d73f820261630786460fd3aa0453}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM5\_IS\_CLK\_DISABLED@{\_\_TIM5\_IS\_CLK\_DISABLED}}
\index{\_\_TIM5\_IS\_CLK\_DISABLED@{\_\_TIM5\_IS\_CLK\_DISABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM5\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}



Definition at line 2548 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaa8c5734b25ae1c3f802d6c0b8472209d}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM5\_IS\_CLK\_ENABLED@{\_\_TIM5\_IS\_CLK\_ENABLED}}
\index{\_\_TIM5\_IS\_CLK\_ENABLED@{\_\_TIM5\_IS\_CLK\_ENABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM5\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}



Definition at line 2547 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga9147d36f3775a32d40f0abcf2fd38fef}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM5\_RELEASE\_RESET@{\_\_TIM5\_RELEASE\_RESET}}
\index{\_\_TIM5\_RELEASE\_RESET@{\_\_TIM5\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM5\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM5\+\_\+\+RELEASE\+\_\+\+RESET~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM5\+\_\+\+RELEASE\+\_\+\+RESET}}



Definition at line 2160 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga16facf74d71ea54b2a9da63cffe0c99a}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM6\_CLK\_DISABLE@{\_\_TIM6\_CLK\_DISABLE}}
\index{\_\_TIM6\_CLK\_DISABLE@{\_\_TIM6\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM6\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM6\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 2161 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaa4a746941c7432e4c3cbf7530cbd0b36}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM6\_CLK\_ENABLE@{\_\_TIM6\_CLK\_ENABLE}}
\index{\_\_TIM6\_CLK\_ENABLE@{\_\_TIM6\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM6\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM6\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 2162 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga03bbe3efed06a8df35996cb58c890af4}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM6\_CLK\_SLEEP\_DISABLE@{\_\_TIM6\_CLK\_SLEEP\_DISABLE}}
\index{\_\_TIM6\_CLK\_SLEEP\_DISABLE@{\_\_TIM6\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM6\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM6\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}



Definition at line 2163 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga0dd96378a8b3691ff2f29d93e80f4291}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM6\_CLK\_SLEEP\_ENABLE@{\_\_TIM6\_CLK\_SLEEP\_ENABLE}}
\index{\_\_TIM6\_CLK\_SLEEP\_ENABLE@{\_\_TIM6\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM6\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM6\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}



Definition at line 2164 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga24edb732ed2e5e6ac7724695b5f21954}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM6\_FORCE\_RESET@{\_\_TIM6\_FORCE\_RESET}}
\index{\_\_TIM6\_FORCE\_RESET@{\_\_TIM6\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM6\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM6\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 2165 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga7388045de140441a9623a6a3b10fd60f}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM6\_IS\_CLK\_DISABLED@{\_\_TIM6\_IS\_CLK\_DISABLED}}
\index{\_\_TIM6\_IS\_CLK\_DISABLED@{\_\_TIM6\_IS\_CLK\_DISABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM6\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM6\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}



Definition at line 2550 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gab97e01d763b85c9b63bf8b76591e541b}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM6\_IS\_CLK\_ENABLED@{\_\_TIM6\_IS\_CLK\_ENABLED}}
\index{\_\_TIM6\_IS\_CLK\_ENABLED@{\_\_TIM6\_IS\_CLK\_ENABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM6\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM6\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}



Definition at line 2549 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gabdf7ef03c9de1208b413d09be54bbac7}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM6\_RELEASE\_RESET@{\_\_TIM6\_RELEASE\_RESET}}
\index{\_\_TIM6\_RELEASE\_RESET@{\_\_TIM6\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM6\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM6\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM6\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 2166 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga51e8c84a72ecac4490fa36cffd5e05b1}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM7\_CLK\_DISABLE@{\_\_TIM7\_CLK\_DISABLE}}
\index{\_\_TIM7\_CLK\_DISABLE@{\_\_TIM7\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM7\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM7\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM7\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 2167 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gabbecf6d3f327c8dbd1047470bb578a0a}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM7\_CLK\_ENABLE@{\_\_TIM7\_CLK\_ENABLE}}
\index{\_\_TIM7\_CLK\_ENABLE@{\_\_TIM7\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM7\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM7\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM7\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 2168 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga4c16bf990b994cdc00d0d4802c5d234a}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM7\_CLK\_SLEEP\_DISABLE@{\_\_TIM7\_CLK\_SLEEP\_DISABLE}}
\index{\_\_TIM7\_CLK\_SLEEP\_DISABLE@{\_\_TIM7\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM7\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM7\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM7\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}



Definition at line 2169 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga96f4fdc9e740dc843f6b31f82441f097}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM7\_CLK\_SLEEP\_ENABLE@{\_\_TIM7\_CLK\_SLEEP\_ENABLE}}
\index{\_\_TIM7\_CLK\_SLEEP\_ENABLE@{\_\_TIM7\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM7\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM7\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM7\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}



Definition at line 2170 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga63998a20f793d6defe0441970e8af993}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM7\_FORCE\_RESET@{\_\_TIM7\_FORCE\_RESET}}
\index{\_\_TIM7\_FORCE\_RESET@{\_\_TIM7\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM7\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM7\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM7\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 2171 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga5060996ff360bbc9ff44e7089d970e14}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM7\_IS\_CLK\_DISABLED@{\_\_TIM7\_IS\_CLK\_DISABLED}}
\index{\_\_TIM7\_IS\_CLK\_DISABLED@{\_\_TIM7\_IS\_CLK\_DISABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM7\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM7\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM7\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}



Definition at line 2552 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaa484c04105e0d337939113a91662be6d}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM7\_IS\_CLK\_ENABLED@{\_\_TIM7\_IS\_CLK\_ENABLED}}
\index{\_\_TIM7\_IS\_CLK\_ENABLED@{\_\_TIM7\_IS\_CLK\_ENABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM7\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM7\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM7\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}



Definition at line 2551 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga9bcfc1ba097bb8fbf4edef318cd34fb6}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM7\_RELEASE\_RESET@{\_\_TIM7\_RELEASE\_RESET}}
\index{\_\_TIM7\_RELEASE\_RESET@{\_\_TIM7\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM7\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM7\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM7\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 2172 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga8c2578c8b1027bd9d554276d7c641a03}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM8\_CLK\_DISABLE@{\_\_TIM8\_CLK\_DISABLE}}
\index{\_\_TIM8\_CLK\_DISABLE@{\_\_TIM8\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM8\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM8\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM8\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 2173 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaabcfb93496a0ddb827e34bdeb9f00f1c}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM8\_CLK\_ENABLE@{\_\_TIM8\_CLK\_ENABLE}}
\index{\_\_TIM8\_CLK\_ENABLE@{\_\_TIM8\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM8\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM8\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM8\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 2174 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gae89db54c079131d2b38ea73963460103}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM8\_CLK\_SLEEP\_DISABLE@{\_\_TIM8\_CLK\_SLEEP\_DISABLE}}
\index{\_\_TIM8\_CLK\_SLEEP\_DISABLE@{\_\_TIM8\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM8\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM8\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM8\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}



Definition at line 2175 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga7e509c99ad069e570a410c60d9d4fb61}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM8\_CLK\_SLEEP\_ENABLE@{\_\_TIM8\_CLK\_SLEEP\_ENABLE}}
\index{\_\_TIM8\_CLK\_SLEEP\_ENABLE@{\_\_TIM8\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM8\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM8\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM8\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}



Definition at line 2176 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga835e7ae84e532db77f3712753bf49d8a}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM8\_FORCE\_RESET@{\_\_TIM8\_FORCE\_RESET}}
\index{\_\_TIM8\_FORCE\_RESET@{\_\_TIM8\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM8\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM8\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM8\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 2177 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gac644d31214f71a4b97900297ce75fbc3}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM8\_IS\_CLK\_DISABLED@{\_\_TIM8\_IS\_CLK\_DISABLED}}
\index{\_\_TIM8\_IS\_CLK\_DISABLED@{\_\_TIM8\_IS\_CLK\_DISABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM8\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM8\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM8\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}



Definition at line 2554 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaf47e9207e83e8bfdd1ccedca25adb919}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM8\_IS\_CLK\_ENABLED@{\_\_TIM8\_IS\_CLK\_ENABLED}}
\index{\_\_TIM8\_IS\_CLK\_ENABLED@{\_\_TIM8\_IS\_CLK\_ENABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM8\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM8\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM8\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}



Definition at line 2553 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga4e2c51ab362d5c8dc0271d3bf6841b8f}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM8\_RELEASE\_RESET@{\_\_TIM8\_RELEASE\_RESET}}
\index{\_\_TIM8\_RELEASE\_RESET@{\_\_TIM8\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM8\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM8\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM8\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 2178 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga64ffa78e1f919fc30de9d32ed533dc3c}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM9\_CLK\_DISABLE@{\_\_TIM9\_CLK\_DISABLE}}
\index{\_\_TIM9\_CLK\_DISABLE@{\_\_TIM9\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM9\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM9\+\_\+\+CLK\+\_\+\+DISABLE~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM9\+\_\+\+CLK\+\_\+\+DISABLE}}



Definition at line 2179 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaf62dcd57ef37f2836c3f222e774d25a4}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM9\_CLK\_ENABLE@{\_\_TIM9\_CLK\_ENABLE}}
\index{\_\_TIM9\_CLK\_ENABLE@{\_\_TIM9\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM9\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM9\+\_\+\+CLK\+\_\+\+ENABLE~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM9\+\_\+\+CLK\+\_\+\+ENABLE}}



Definition at line 2180 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga7f52505d183acb87448424209f9399aa}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM9\_CLK\_SLEEP\_DISABLE@{\_\_TIM9\_CLK\_SLEEP\_DISABLE}}
\index{\_\_TIM9\_CLK\_SLEEP\_DISABLE@{\_\_TIM9\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM9\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM9\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM9\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}



Definition at line 2283 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gac9bbf39b89a6473c844e17e11a3eab9f}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM9\_CLK\_SLEEP\_ENABLE@{\_\_TIM9\_CLK\_SLEEP\_ENABLE}}
\index{\_\_TIM9\_CLK\_SLEEP\_ENABLE@{\_\_TIM9\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM9\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM9\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM9\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}



Definition at line 2282 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga81fb5cbbf251d0b3b42a650399f327f2}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM9\_FORCE\_RESET@{\_\_TIM9\_FORCE\_RESET}}
\index{\_\_TIM9\_FORCE\_RESET@{\_\_TIM9\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM9\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM9\+\_\+\+FORCE\+\_\+\+RESET~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM9\+\_\+\+FORCE\+\_\+\+RESET}}



Definition at line 2181 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gadd936f6a03bac25d239ce2111dd77048}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TIM9\_RELEASE\_RESET@{\_\_TIM9\_RELEASE\_RESET}}
\index{\_\_TIM9\_RELEASE\_RESET@{\_\_TIM9\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TIM9\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TIM9\+\_\+\+RELEASE\+\_\+\+RESET~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TIM9\+\_\+\+RELEASE\+\_\+\+RESET}}



Definition at line 2182 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga9fd4d359940ac569114e5dd75e6ccef7}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TSC\_CLK\_DISABLE@{\_\_TSC\_CLK\_DISABLE}}
\index{\_\_TSC\_CLK\_DISABLE@{\_\_TSC\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TSC\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TSC\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TSC\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 2183 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gae675868b2ceace795fcc61e356cce397}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TSC\_CLK\_ENABLE@{\_\_TSC\_CLK\_ENABLE}}
\index{\_\_TSC\_CLK\_ENABLE@{\_\_TSC\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TSC\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TSC\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TSC\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 2184 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaae6ea218d3a94e736dfac2c2386c8189}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TSC\_CLK\_SLEEP\_DISABLE@{\_\_TSC\_CLK\_SLEEP\_DISABLE}}
\index{\_\_TSC\_CLK\_SLEEP\_DISABLE@{\_\_TSC\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TSC\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TSC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TSC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}



Definition at line 2185 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga7b5f8a9297ad0b44ae5a8f138b3ec36e}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TSC\_CLK\_SLEEP\_ENABLE@{\_\_TSC\_CLK\_SLEEP\_ENABLE}}
\index{\_\_TSC\_CLK\_SLEEP\_ENABLE@{\_\_TSC\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TSC\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TSC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TSC\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}



Definition at line 2186 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gacce146f2929b942c64a8e5aec1f21e3c}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TSC\_FORCE\_RESET@{\_\_TSC\_FORCE\_RESET}}
\index{\_\_TSC\_FORCE\_RESET@{\_\_TSC\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TSC\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TSC\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TSC\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 2187 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga26cfc13289aa205af204bcb46b4e6ed6}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TSC\_IS\_CLK\_DISABLED@{\_\_TSC\_IS\_CLK\_DISABLED}}
\index{\_\_TSC\_IS\_CLK\_DISABLED@{\_\_TSC\_IS\_CLK\_DISABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TSC\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TSC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TSC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}



Definition at line 2574 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga688b5814881327ab38b80de587427a83}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TSC\_IS\_CLK\_ENABLED@{\_\_TSC\_IS\_CLK\_ENABLED}}
\index{\_\_TSC\_IS\_CLK\_ENABLED@{\_\_TSC\_IS\_CLK\_ENABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TSC\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TSC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TSC\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}



Definition at line 2573 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga43df0cf8789c4ad5c6b75de0238cbb5b}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_TSC\_RELEASE\_RESET@{\_\_TSC\_RELEASE\_RESET}}
\index{\_\_TSC\_RELEASE\_RESET@{\_\_TSC\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_TSC\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+TSC\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+TSC\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 2188 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga9cafabe9be45837925e0381029311698}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_UART4\_CLK\_DISABLE@{\_\_UART4\_CLK\_DISABLE}}
\index{\_\_UART4\_CLK\_DISABLE@{\_\_UART4\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_UART4\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+UART4\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART4\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 2189 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaa7d235e31461e6946366a789a12d2a58}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_UART4\_CLK\_ENABLE@{\_\_UART4\_CLK\_ENABLE}}
\index{\_\_UART4\_CLK\_ENABLE@{\_\_UART4\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_UART4\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+UART4\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART4\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 2190 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga6eabcf2af5aee392a64df6c80f653d8c}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_UART4\_CLK\_SLEEP\_DISABLE@{\_\_UART4\_CLK\_SLEEP\_DISABLE}}
\index{\_\_UART4\_CLK\_SLEEP\_DISABLE@{\_\_UART4\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_UART4\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+UART4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}



Definition at line 2191 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga4c3526cdbbac0bdd4c1b71ff91685d08}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_UART4\_CLK\_SLEEP\_ENABLE@{\_\_UART4\_CLK\_SLEEP\_ENABLE}}
\index{\_\_UART4\_CLK\_SLEEP\_ENABLE@{\_\_UART4\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_UART4\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+UART4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}



Definition at line 2192 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga3fa11393865d20cc6a9dd7a3bb49a7e8}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_UART4\_FORCE\_RESET@{\_\_UART4\_FORCE\_RESET}}
\index{\_\_UART4\_FORCE\_RESET@{\_\_UART4\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_UART4\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+UART4\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART4\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 2193 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaa11f06c9b2c1c950e217e551c9bb24c4}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_UART4\_IS\_CLK\_DISABLED@{\_\_UART4\_IS\_CLK\_DISABLED}}
\index{\_\_UART4\_IS\_CLK\_DISABLED@{\_\_UART4\_IS\_CLK\_DISABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_UART4\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+UART4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}



Definition at line 2576 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga37af363ea4a9ef8343ff19ebc2ac15c3}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_UART4\_IS\_CLK\_ENABLED@{\_\_UART4\_IS\_CLK\_ENABLED}}
\index{\_\_UART4\_IS\_CLK\_ENABLED@{\_\_UART4\_IS\_CLK\_ENABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_UART4\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+UART4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART4\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}



Definition at line 2575 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga0ba28f261c094e2f6df78da62042fb59}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_UART4\_RELEASE\_RESET@{\_\_UART4\_RELEASE\_RESET}}
\index{\_\_UART4\_RELEASE\_RESET@{\_\_UART4\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_UART4\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+UART4\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART4\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 2194 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gafe498a3d4cfc62755072abdb7b20b865}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_UART5\_CLK\_DISABLE@{\_\_UART5\_CLK\_DISABLE}}
\index{\_\_UART5\_CLK\_DISABLE@{\_\_UART5\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_UART5\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+UART5\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART5\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 2195 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga7b4b49db3dac7e83c37beed3dfd19980}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_UART5\_CLK\_ENABLE@{\_\_UART5\_CLK\_ENABLE}}
\index{\_\_UART5\_CLK\_ENABLE@{\_\_UART5\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_UART5\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+UART5\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART5\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 2196 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga82f8f6e08fbeea0ab37d22c5d02526ea}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_UART5\_CLK\_SLEEP\_DISABLE@{\_\_UART5\_CLK\_SLEEP\_DISABLE}}
\index{\_\_UART5\_CLK\_SLEEP\_DISABLE@{\_\_UART5\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_UART5\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+UART5\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART5\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}



Definition at line 2197 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga4a91f9d4af6a747b6e37e343101c4757}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_UART5\_CLK\_SLEEP\_ENABLE@{\_\_UART5\_CLK\_SLEEP\_ENABLE}}
\index{\_\_UART5\_CLK\_SLEEP\_ENABLE@{\_\_UART5\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_UART5\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+UART5\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART5\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}



Definition at line 2198 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaa862c1dd316cef6f49cf1d8b75fc98ab}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_UART5\_FORCE\_RESET@{\_\_UART5\_FORCE\_RESET}}
\index{\_\_UART5\_FORCE\_RESET@{\_\_UART5\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_UART5\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+UART5\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART5\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 2199 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga9c9ebd9d85dd7aae9fc3ed7bf013ce57}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_UART5\_IS\_CLK\_DISABLED@{\_\_UART5\_IS\_CLK\_DISABLED}}
\index{\_\_UART5\_IS\_CLK\_DISABLED@{\_\_UART5\_IS\_CLK\_DISABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_UART5\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+UART5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}



Definition at line 2578 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gac8a52d100f428d3a279d63c67b944d14}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_UART5\_IS\_CLK\_ENABLED@{\_\_UART5\_IS\_CLK\_ENABLED}}
\index{\_\_UART5\_IS\_CLK\_ENABLED@{\_\_UART5\_IS\_CLK\_ENABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_UART5\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+UART5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART5\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}



Definition at line 2577 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gac1d6aac067f40a8881b272393db61725}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_UART5\_RELEASE\_RESET@{\_\_UART5\_RELEASE\_RESET}}
\index{\_\_UART5\_RELEASE\_RESET@{\_\_UART5\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_UART5\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+UART5\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART5\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 2200 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gac296bb1fe20a4be61a6572c11021d61d}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_UART7\_CLK\_DISABLE@{\_\_UART7\_CLK\_DISABLE}}
\index{\_\_UART7\_CLK\_DISABLE@{\_\_UART7\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_UART7\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+UART7\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART7\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 2371 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga7bb431add3abe23b0fdc920d818b478a}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_UART7\_CLK\_ENABLE@{\_\_UART7\_CLK\_ENABLE}}
\index{\_\_UART7\_CLK\_ENABLE@{\_\_UART7\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_UART7\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+UART7\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART7\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 2370 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga8bef143f6c75c16d0bfe0e242eb798cb}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_UART7\_CLK\_SLEEP\_DISABLE@{\_\_UART7\_CLK\_SLEEP\_DISABLE}}
\index{\_\_UART7\_CLK\_SLEEP\_DISABLE@{\_\_UART7\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_UART7\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+UART7\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART7\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}



Definition at line 2375 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga947a94806fd8c9b1a322dccf17e05e4a}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_UART7\_CLK\_SLEEP\_ENABLE@{\_\_UART7\_CLK\_SLEEP\_ENABLE}}
\index{\_\_UART7\_CLK\_SLEEP\_ENABLE@{\_\_UART7\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_UART7\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+UART7\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART7\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}



Definition at line 2374 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaaf86ef9f6097817a19c83e97285857ba}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_UART7\_FORCE\_RESET@{\_\_UART7\_FORCE\_RESET}}
\index{\_\_UART7\_FORCE\_RESET@{\_\_UART7\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_UART7\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+UART7\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART7\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 2373 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga5ba5a490c4e274abe50505d7458ee505}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_UART7\_RELEASE\_RESET@{\_\_UART7\_RELEASE\_RESET}}
\index{\_\_UART7\_RELEASE\_RESET@{\_\_UART7\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_UART7\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+UART7\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART7\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 2372 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga623f01b12af9603571fa4e40f186860c}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_UART8\_CLK\_DISABLE@{\_\_UART8\_CLK\_DISABLE}}
\index{\_\_UART8\_CLK\_DISABLE@{\_\_UART8\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_UART8\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+UART8\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART8\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 2377 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gad5875e7ed7c3a6d37da63cdf41998f52}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_UART8\_CLK\_ENABLE@{\_\_UART8\_CLK\_ENABLE}}
\index{\_\_UART8\_CLK\_ENABLE@{\_\_UART8\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_UART8\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+UART8\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART8\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 2376 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga030bdf79bf7818a7a086504731c958a0}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_UART8\_CLK\_SLEEP\_DISABLE@{\_\_UART8\_CLK\_SLEEP\_DISABLE}}
\index{\_\_UART8\_CLK\_SLEEP\_DISABLE@{\_\_UART8\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_UART8\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+UART8\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART8\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}



Definition at line 2381 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga75ecbea6d7f140ed4600d5759aca2757}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_UART8\_CLK\_SLEEP\_ENABLE@{\_\_UART8\_CLK\_SLEEP\_ENABLE}}
\index{\_\_UART8\_CLK\_SLEEP\_ENABLE@{\_\_UART8\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_UART8\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+UART8\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART8\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}



Definition at line 2380 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga138e06749e64d444de65bbef30dd3fe1}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_UART8\_FORCE\_RESET@{\_\_UART8\_FORCE\_RESET}}
\index{\_\_UART8\_FORCE\_RESET@{\_\_UART8\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_UART8\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+UART8\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART8\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 2378 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga88357c03e387b9df7ef294f5d46bb936}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_UART8\_RELEASE\_RESET@{\_\_UART8\_RELEASE\_RESET}}
\index{\_\_UART8\_RELEASE\_RESET@{\_\_UART8\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_UART8\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+UART8\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+UART8\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 2379 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaa5da6139eb7a5c1432f3bbdb29021f03}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_USART1\_CLK\_DISABLE@{\_\_USART1\_CLK\_DISABLE}}
\index{\_\_USART1\_CLK\_DISABLE@{\_\_USART1\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_USART1\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+USART1\+\_\+\+CLK\+\_\+\+DISABLE~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CLK\+\_\+\+DISABLE}}



Definition at line 2201 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gae10e7a83f9766bc578dbc39727751fa8}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_USART1\_CLK\_ENABLE@{\_\_USART1\_CLK\_ENABLE}}
\index{\_\_USART1\_CLK\_ENABLE@{\_\_USART1\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_USART1\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+USART1\+\_\+\+CLK\+\_\+\+ENABLE~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CLK\+\_\+\+ENABLE}}



Definition at line 2202 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaa4dced1323153e27e9c29faebee35ddb}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_USART1\_CLK\_SLEEP\_DISABLE@{\_\_USART1\_CLK\_SLEEP\_DISABLE}}
\index{\_\_USART1\_CLK\_SLEEP\_DISABLE@{\_\_USART1\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_USART1\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+USART1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}



Definition at line 2203 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga6378b19a4a228da0e399b703b018f10c}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_USART1\_CLK\_SLEEP\_ENABLE@{\_\_USART1\_CLK\_SLEEP\_ENABLE}}
\index{\_\_USART1\_CLK\_SLEEP\_ENABLE@{\_\_USART1\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_USART1\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+USART1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}



Definition at line 2204 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaf29da865725f4aa165fa9f551c40025e}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_USART1\_FORCE\_RESET@{\_\_USART1\_FORCE\_RESET}}
\index{\_\_USART1\_FORCE\_RESET@{\_\_USART1\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_USART1\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+USART1\+\_\+\+FORCE\+\_\+\+RESET~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+FORCE\+\_\+\+RESET}}



Definition at line 2205 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga5fe42363e1af6ecad731290b6e295865}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_USART1\_IS\_CLK\_DISABLED@{\_\_USART1\_IS\_CLK\_DISABLED}}
\index{\_\_USART1\_IS\_CLK\_DISABLED@{\_\_USART1\_IS\_CLK\_DISABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_USART1\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+USART1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}



Definition at line 2580 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga68f879347beda3f37030ad4ffaf87f8a}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_USART1\_IS\_CLK\_ENABLED@{\_\_USART1\_IS\_CLK\_ENABLED}}
\index{\_\_USART1\_IS\_CLK\_ENABLED@{\_\_USART1\_IS\_CLK\_ENABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_USART1\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+USART1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}



Definition at line 2579 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga705c0a674be8a0f70f013a31f7f2ee1c}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_USART1\_RELEASE\_RESET@{\_\_USART1\_RELEASE\_RESET}}
\index{\_\_USART1\_RELEASE\_RESET@{\_\_USART1\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_USART1\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+USART1\+\_\+\+RELEASE\+\_\+\+RESET~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART1\+\_\+\+RELEASE\+\_\+\+RESET}}



Definition at line 2206 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gad87c7e24f846f645280bcab507705301}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_USART2\_CLK\_DISABLE@{\_\_USART2\_CLK\_DISABLE}}
\index{\_\_USART2\_CLK\_DISABLE@{\_\_USART2\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_USART2\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+USART2\+\_\+\+CLK\+\_\+\+DISABLE~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CLK\+\_\+\+DISABLE}}



Definition at line 2207 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga8d6e2f7f87edd62b54140152a8f662c4}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_USART2\_CLK\_ENABLE@{\_\_USART2\_CLK\_ENABLE}}
\index{\_\_USART2\_CLK\_ENABLE@{\_\_USART2\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_USART2\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+USART2\+\_\+\+CLK\+\_\+\+ENABLE~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CLK\+\_\+\+ENABLE}}



Definition at line 2208 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga7996fe6f4f857778c4acbd62a106bdce}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_USART2\_CLK\_SLEEP\_DISABLE@{\_\_USART2\_CLK\_SLEEP\_DISABLE}}
\index{\_\_USART2\_CLK\_SLEEP\_DISABLE@{\_\_USART2\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_USART2\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+USART2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}



Definition at line 2209 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gad7970d225de9a77f3fc745293ca316ed}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_USART2\_CLK\_SLEEP\_ENABLE@{\_\_USART2\_CLK\_SLEEP\_ENABLE}}
\index{\_\_USART2\_CLK\_SLEEP\_ENABLE@{\_\_USART2\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_USART2\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+USART2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}



Definition at line 2210 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga979c0d058e16fdea1923807ab635f4dd}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_USART2\_FORCE\_RESET@{\_\_USART2\_FORCE\_RESET}}
\index{\_\_USART2\_FORCE\_RESET@{\_\_USART2\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_USART2\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+USART2\+\_\+\+FORCE\+\_\+\+RESET~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+FORCE\+\_\+\+RESET}}



Definition at line 2211 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gab5889d1f5773072ac716fecf8e03f555}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_USART2\_IS\_CLK\_DISABLED@{\_\_USART2\_IS\_CLK\_DISABLED}}
\index{\_\_USART2\_IS\_CLK\_DISABLED@{\_\_USART2\_IS\_CLK\_DISABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_USART2\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+USART2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}



Definition at line 2582 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gab3ab022f37b6c36986ce59b53a092bda}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_USART2\_IS\_CLK\_ENABLED@{\_\_USART2\_IS\_CLK\_ENABLED}}
\index{\_\_USART2\_IS\_CLK\_ENABLED@{\_\_USART2\_IS\_CLK\_ENABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_USART2\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+USART2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}



Definition at line 2581 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga0b8442b95cc856fb66c66874d511c5bb}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_USART2\_RELEASE\_RESET@{\_\_USART2\_RELEASE\_RESET}}
\index{\_\_USART2\_RELEASE\_RESET@{\_\_USART2\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_USART2\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+USART2\+\_\+\+RELEASE\+\_\+\+RESET~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART2\+\_\+\+RELEASE\+\_\+\+RESET}}



Definition at line 2212 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga5493319829b9739c7495cc765162f4b3}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_USART3\_CLK\_DISABLE@{\_\_USART3\_CLK\_DISABLE}}
\index{\_\_USART3\_CLK\_DISABLE@{\_\_USART3\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_USART3\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+USART3\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 2213 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga821236fc8d13c8b707128514c0a42a02}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_USART3\_CLK\_ENABLE@{\_\_USART3\_CLK\_ENABLE}}
\index{\_\_USART3\_CLK\_ENABLE@{\_\_USART3\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_USART3\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+USART3\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 2214 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga32b28245d8d5a75b7182779315cb74d8}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_USART3\_CLK\_SLEEP\_DISABLE@{\_\_USART3\_CLK\_SLEEP\_DISABLE}}
\index{\_\_USART3\_CLK\_SLEEP\_DISABLE@{\_\_USART3\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_USART3\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+USART3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}



Definition at line 2215 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gad2b6888f9a8ef85b727f7eabf6501d2f}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_USART3\_CLK\_SLEEP\_ENABLE@{\_\_USART3\_CLK\_SLEEP\_ENABLE}}
\index{\_\_USART3\_CLK\_SLEEP\_ENABLE@{\_\_USART3\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_USART3\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+USART3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}



Definition at line 2216 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga4f128e1456098323bd12668d7c934522}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_USART3\_FORCE\_RESET@{\_\_USART3\_FORCE\_RESET}}
\index{\_\_USART3\_FORCE\_RESET@{\_\_USART3\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_USART3\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+USART3\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 2217 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga63cc13fc0f33d6f17bf36333cb2d3b54}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_USART3\_IS\_CLK\_DISABLED@{\_\_USART3\_IS\_CLK\_DISABLED}}
\index{\_\_USART3\_IS\_CLK\_DISABLED@{\_\_USART3\_IS\_CLK\_DISABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_USART3\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+USART3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}



Definition at line 2584 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga2d73a8b92c06fcea1ec92c9031ef2462}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_USART3\_IS\_CLK\_ENABLED@{\_\_USART3\_IS\_CLK\_ENABLED}}
\index{\_\_USART3\_IS\_CLK\_ENABLED@{\_\_USART3\_IS\_CLK\_ENABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_USART3\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+USART3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}



Definition at line 2583 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaab6dbb36cc19bb8ec325c5236fa8effe}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_USART3\_RELEASE\_RESET@{\_\_USART3\_RELEASE\_RESET}}
\index{\_\_USART3\_RELEASE\_RESET@{\_\_USART3\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_USART3\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+USART3\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART3\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 2218 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gac6106654699e6d24b5d4c59830b55923}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_USART4\_CLK\_DISABLE@{\_\_USART4\_CLK\_DISABLE}}
\index{\_\_USART4\_CLK\_DISABLE@{\_\_USART4\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_USART4\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+USART4\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART4\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 2219 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaf3e74387a8d428bfc2251ce0b4ca795c}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_USART4\_CLK\_ENABLE@{\_\_USART4\_CLK\_ENABLE}}
\index{\_\_USART4\_CLK\_ENABLE@{\_\_USART4\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_USART4\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+USART4\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART4\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 2220 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga521d2e55e5207d611debbe98b2a7a22e}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_USART4\_CLK\_SLEEP\_DISABLE@{\_\_USART4\_CLK\_SLEEP\_DISABLE}}
\index{\_\_USART4\_CLK\_SLEEP\_DISABLE@{\_\_USART4\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_USART4\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+USART4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}



Definition at line 2222 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gae998f7bc7193852b391c17b3d919dc6b}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_USART4\_CLK\_SLEEP\_ENABLE@{\_\_USART4\_CLK\_SLEEP\_ENABLE}}
\index{\_\_USART4\_CLK\_SLEEP\_ENABLE@{\_\_USART4\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_USART4\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+USART4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART4\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}



Definition at line 2221 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga342c60e019e63a7d8e932557a6dfc35a}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_USART4\_FORCE\_RESET@{\_\_USART4\_FORCE\_RESET}}
\index{\_\_USART4\_FORCE\_RESET@{\_\_USART4\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_USART4\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+USART4\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART4\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 2223 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga3381ddee2f7d2103d68173317808e96e}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_USART4\_RELEASE\_RESET@{\_\_USART4\_RELEASE\_RESET}}
\index{\_\_USART4\_RELEASE\_RESET@{\_\_USART4\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_USART4\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+USART4\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART4\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 2224 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gadca81993c4e9a134d292ee509f2108da}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_USART5\_CLK\_DISABLE@{\_\_USART5\_CLK\_DISABLE}}
\index{\_\_USART5\_CLK\_DISABLE@{\_\_USART5\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_USART5\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+USART5\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART5\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 2225 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gad959221f7e570f55a18bc2bf2e849b06}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_USART5\_CLK\_ENABLE@{\_\_USART5\_CLK\_ENABLE}}
\index{\_\_USART5\_CLK\_ENABLE@{\_\_USART5\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_USART5\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+USART5\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART5\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 2226 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga3ebcd8aa43ec53601b15d7ddd88c7a5f}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_USART5\_CLK\_SLEEP\_DISABLE@{\_\_USART5\_CLK\_SLEEP\_DISABLE}}
\index{\_\_USART5\_CLK\_SLEEP\_DISABLE@{\_\_USART5\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_USART5\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+USART5\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART5\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}



Definition at line 2228 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gab2e735cf263fe2d66068649c893f9421}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_USART5\_CLK\_SLEEP\_ENABLE@{\_\_USART5\_CLK\_SLEEP\_ENABLE}}
\index{\_\_USART5\_CLK\_SLEEP\_ENABLE@{\_\_USART5\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_USART5\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+USART5\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART5\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}



Definition at line 2227 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaebc2c005ab8b9526cc9d9aa8d2fbc99d}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_USART5\_FORCE\_RESET@{\_\_USART5\_FORCE\_RESET}}
\index{\_\_USART5\_FORCE\_RESET@{\_\_USART5\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_USART5\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+USART5\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART5\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 2229 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaef0270121b0ce4da2cf3f994458326ef}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_USART5\_RELEASE\_RESET@{\_\_USART5\_RELEASE\_RESET}}
\index{\_\_USART5\_RELEASE\_RESET@{\_\_USART5\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_USART5\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+USART5\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART5\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 2230 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga0b5f454318d65779b4fcb8f415181852}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_USART6\_CLK\_DISABLE@{\_\_USART6\_CLK\_DISABLE}}
\index{\_\_USART6\_CLK\_DISABLE@{\_\_USART6\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_USART6\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+USART6\+\_\+\+CLK\+\_\+\+DISABLE~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART6\+\_\+\+CLK\+\_\+\+DISABLE}}



Definition at line 2334 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga2dfc83c494279808ed47f7842f0a40e6}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_USART6\_CLK\_ENABLE@{\_\_USART6\_CLK\_ENABLE}}
\index{\_\_USART6\_CLK\_ENABLE@{\_\_USART6\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_USART6\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+USART6\+\_\+\+CLK\+\_\+\+ENABLE~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART6\+\_\+\+CLK\+\_\+\+ENABLE}}



Definition at line 2333 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gafaf27c45d3b3da58e5144c54a6765166}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_USART6\_CLK\_SLEEP\_DISABLE@{\_\_USART6\_CLK\_SLEEP\_DISABLE}}
\index{\_\_USART6\_CLK\_SLEEP\_DISABLE@{\_\_USART6\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_USART6\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+USART6\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART6\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}



Definition at line 2338 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaabd2ca8c095af0b15f7da6145c4bf5ee}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_USART6\_CLK\_SLEEP\_ENABLE@{\_\_USART6\_CLK\_SLEEP\_ENABLE}}
\index{\_\_USART6\_CLK\_SLEEP\_ENABLE@{\_\_USART6\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_USART6\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+USART6\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART6\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}



Definition at line 2337 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga1a9db7963c878ef6018ff9bbc439e8ca}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_USART6\_FORCE\_RESET@{\_\_USART6\_FORCE\_RESET}}
\index{\_\_USART6\_FORCE\_RESET@{\_\_USART6\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_USART6\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+USART6\+\_\+\+FORCE\+\_\+\+RESET~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART6\+\_\+\+FORCE\+\_\+\+RESET}}



Definition at line 2335 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga78937fd5dc3a98a2aea8b54a276ab49a}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_USART6\_RELEASE\_RESET@{\_\_USART6\_RELEASE\_RESET}}
\index{\_\_USART6\_RELEASE\_RESET@{\_\_USART6\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_USART6\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+USART6\+\_\+\+RELEASE\+\_\+\+RESET~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART6\+\_\+\+RELEASE\+\_\+\+RESET}}



Definition at line 2336 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaaf4f90ed2401b149fbda79ca0d8bc141}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_USART7\_CLK\_DISABLE@{\_\_USART7\_CLK\_DISABLE}}
\index{\_\_USART7\_CLK\_DISABLE@{\_\_USART7\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_USART7\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+USART7\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART7\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 2231 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga9686a6b050f6e8e97cbea3e270cb70a4}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_USART7\_CLK\_ENABLE@{\_\_USART7\_CLK\_ENABLE}}
\index{\_\_USART7\_CLK\_ENABLE@{\_\_USART7\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_USART7\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+USART7\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART7\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 2232 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga06c91b1d0f80f1d44dd7718aa8145eec}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_USART7\_FORCE\_RESET@{\_\_USART7\_FORCE\_RESET}}
\index{\_\_USART7\_FORCE\_RESET@{\_\_USART7\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_USART7\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+USART7\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART7\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 2233 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gafa09a5eefe6ef876ceb35c5c7e927b90}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_USART7\_RELEASE\_RESET@{\_\_USART7\_RELEASE\_RESET}}
\index{\_\_USART7\_RELEASE\_RESET@{\_\_USART7\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_USART7\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+USART7\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART7\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 2234 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga156c3013249722a6533154a3c34cb8e5}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_USART8\_CLK\_DISABLE@{\_\_USART8\_CLK\_DISABLE}}
\index{\_\_USART8\_CLK\_DISABLE@{\_\_USART8\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_USART8\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+USART8\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART8\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 2235 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gadd38e5a3ecd0dd0f8118af0447a096c9}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_USART8\_CLK\_ENABLE@{\_\_USART8\_CLK\_ENABLE}}
\index{\_\_USART8\_CLK\_ENABLE@{\_\_USART8\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_USART8\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+USART8\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART8\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 2236 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga3a8aed7e7c3dbbb9f4f93d298a813a13}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_USART8\_FORCE\_RESET@{\_\_USART8\_FORCE\_RESET}}
\index{\_\_USART8\_FORCE\_RESET@{\_\_USART8\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_USART8\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+USART8\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART8\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 2237 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga2348b929f206d24fa5bd3c4b3315b13d}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_USART8\_RELEASE\_RESET@{\_\_USART8\_RELEASE\_RESET}}
\index{\_\_USART8\_RELEASE\_RESET@{\_\_USART8\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_USART8\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+USART8\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USART8\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 2238 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga008be7939856314751eb981d3d1b59a3}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_USB\_CLK\_DISABLE@{\_\_USB\_CLK\_DISABLE}}
\index{\_\_USB\_CLK\_DISABLE@{\_\_USB\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_USB\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+USB\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 2239 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaf24171e66b567b30d1ecb05bf218043f}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_USB\_CLK\_ENABLE@{\_\_USB\_CLK\_ENABLE}}
\index{\_\_USB\_CLK\_ENABLE@{\_\_USB\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_USB\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+USB\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 2240 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaf172450b93f91a70d86ad5afed46b933}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_USB\_CLK\_SLEEP\_DISABLE@{\_\_USB\_CLK\_SLEEP\_DISABLE}}
\index{\_\_USB\_CLK\_SLEEP\_DISABLE@{\_\_USB\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_USB\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+USB\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}



Definition at line 2243 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga8bdfc42836049dfac32f91b006c16592}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_USB\_CLK\_SLEEP\_ENABLE@{\_\_USB\_CLK\_SLEEP\_ENABLE}}
\index{\_\_USB\_CLK\_SLEEP\_ENABLE@{\_\_USB\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_USB\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+USB\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}



Definition at line 2242 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga24aaba01becfa624ec6e3b0ea8890615}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_USB\_FORCE\_RESET@{\_\_USB\_FORCE\_RESET}}
\index{\_\_USB\_FORCE\_RESET@{\_\_USB\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_USB\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+USB\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 2241 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga85b0605d36fd5aa803d746eca015176f}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_USB\_IS\_CLK\_DISABLED@{\_\_USB\_IS\_CLK\_DISABLED}}
\index{\_\_USB\_IS\_CLK\_DISABLED@{\_\_USB\_IS\_CLK\_DISABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_USB\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+USB\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}



Definition at line 2586 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga5beb46cff0e9eef7513008300787779a}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_USB\_IS\_CLK\_ENABLED@{\_\_USB\_IS\_CLK\_ENABLED}}
\index{\_\_USB\_IS\_CLK\_ENABLED@{\_\_USB\_IS\_CLK\_ENABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_USB\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+USB\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}



Definition at line 2585 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gae40dc64569aaca471dff7a6547f11abe}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_USB\_OTG\_FS\_CLK\_DISABLE@{\_\_USB\_OTG\_FS\_CLK\_DISABLE}}
\index{\_\_USB\_OTG\_FS\_CLK\_DISABLE@{\_\_USB\_OTG\_FS\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_USB\_OTG\_FS\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 2244 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaf4dca51b5f2f6a142fdffc063f68787f}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_USB\_OTG\_FS\_CLK\_ENABLE@{\_\_USB\_OTG\_FS\_CLK\_ENABLE}}
\index{\_\_USB\_OTG\_FS\_CLK\_ENABLE@{\_\_USB\_OTG\_FS\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_USB\_OTG\_FS\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 2245 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga5e698c23794023e6a3bc1d636f969d29}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_USB\_OTG\_FS\_CLK\_SLEEP\_DISABLE@{\_\_USB\_OTG\_FS\_CLK\_SLEEP\_DISABLE}}
\index{\_\_USB\_OTG\_FS\_CLK\_SLEEP\_DISABLE@{\_\_USB\_OTG\_FS\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_USB\_OTG\_FS\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}



Definition at line 2277 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga86e49075f8526ea61ca22a6f83ca65d7}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_USB\_OTG\_FS\_CLK\_SLEEP\_ENABLE@{\_\_USB\_OTG\_FS\_CLK\_SLEEP\_ENABLE}}
\index{\_\_USB\_OTG\_FS\_CLK\_SLEEP\_ENABLE@{\_\_USB\_OTG\_FS\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_USB\_OTG\_FS\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}



Definition at line 2276 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga4cbf3d0cd9c1f29b7f38cd672a7f81a3}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_USB\_OTG\_FS\_FORCE\_RESET@{\_\_USB\_OTG\_FS\_FORCE\_RESET}}
\index{\_\_USB\_OTG\_FS\_FORCE\_RESET@{\_\_USB\_OTG\_FS\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_USB\_OTG\_FS\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+FORCE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+FORCE\+\_\+\+RESET}



Definition at line 2274 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga0c1425084511fd2205b412ee47165041}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_USB\_OTG\_FS\_RELEASE\_RESET@{\_\_USB\_OTG\_FS\_RELEASE\_RESET}}
\index{\_\_USB\_OTG\_FS\_RELEASE\_RESET@{\_\_USB\_OTG\_FS\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_USB\_OTG\_FS\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+FS\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 2275 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaa06ceafbbae0701ae30f4f2208063ab2}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_USB\_OTG\_HS\_CLK\_DISABLE@{\_\_USB\_OTG\_HS\_CLK\_DISABLE}}
\index{\_\_USB\_OTG\_HS\_CLK\_DISABLE@{\_\_USB\_OTG\_HS\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_USB\_OTG\_HS\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 2278 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gabb3e2e415cffa49ad11304197a87c815}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_USB\_OTG\_HS\_CLK\_ENABLE@{\_\_USB\_OTG\_HS\_CLK\_ENABLE}}
\index{\_\_USB\_OTG\_HS\_CLK\_ENABLE@{\_\_USB\_OTG\_HS\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_USB\_OTG\_HS\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 2279 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gabc6cd0dc76c5ed13a0e7cba823c13312}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_USB\_OTG\_HS\_ULPI\_CLK\_DISABLE@{\_\_USB\_OTG\_HS\_ULPI\_CLK\_DISABLE}}
\index{\_\_USB\_OTG\_HS\_ULPI\_CLK\_DISABLE@{\_\_USB\_OTG\_HS\_ULPI\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_USB\_OTG\_HS\_ULPI\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+ULPI\+\_\+\+CLK\+\_\+\+DISABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+ULPI\+\_\+\+CLK\+\_\+\+DISABLE}



Definition at line 2281 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gacb7cf172f15526f73b2291f9440577d4}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_USB\_OTG\_HS\_ULPI\_CLK\_ENABLE@{\_\_USB\_OTG\_HS\_ULPI\_CLK\_ENABLE}}
\index{\_\_USB\_OTG\_HS\_ULPI\_CLK\_ENABLE@{\_\_USB\_OTG\_HS\_ULPI\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_USB\_OTG\_HS\_ULPI\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+ULPI\+\_\+\+CLK\+\_\+\+ENABLE~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+OTG\+\_\+\+HS\+\_\+\+ULPI\+\_\+\+CLK\+\_\+\+ENABLE}



Definition at line 2280 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga6fb50c3ef9ee8429bcded2b41c75a55e}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_USB\_RELEASE\_RESET@{\_\_USB\_RELEASE\_RESET}}
\index{\_\_USB\_RELEASE\_RESET@{\_\_USB\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_USB\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+USB\+\_\+\+RELEASE\+\_\+\+RESET~\+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+USB\+\_\+\+RELEASE\+\_\+\+RESET}



Definition at line 2246 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga17c18790ccc24f556cd518f5c8ba26ec}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_WWDG\_CLK\_DISABLE@{\_\_WWDG\_CLK\_DISABLE}}
\index{\_\_WWDG\_CLK\_DISABLE@{\_\_WWDG\_CLK\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_WWDG\_CLK\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+WWDG\+\_\+\+CLK\+\_\+\+DISABLE~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG\+\_\+\+CLK\+\_\+\+DISABLE}}



Definition at line 2247 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga57311d1dc58aaf3d021286cc3bbb9d29}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_WWDG\_CLK\_ENABLE@{\_\_WWDG\_CLK\_ENABLE}}
\index{\_\_WWDG\_CLK\_ENABLE@{\_\_WWDG\_CLK\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_WWDG\_CLK\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+WWDG\+\_\+\+CLK\+\_\+\+ENABLE~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG\+\_\+\+CLK\+\_\+\+ENABLE}}



Definition at line 2248 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gac6fa67df82ed82aaafc18a52a39a65a2}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_WWDG\_CLK\_SLEEP\_DISABLE@{\_\_WWDG\_CLK\_SLEEP\_DISABLE}}
\index{\_\_WWDG\_CLK\_SLEEP\_DISABLE@{\_\_WWDG\_CLK\_SLEEP\_DISABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_WWDG\_CLK\_SLEEP\_DISABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+WWDG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+DISABLE}}



Definition at line 2249 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gafe0cf8a80f682f75863f2058608d0567}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_WWDG\_CLK\_SLEEP\_ENABLE@{\_\_WWDG\_CLK\_SLEEP\_ENABLE}}
\index{\_\_WWDG\_CLK\_SLEEP\_ENABLE@{\_\_WWDG\_CLK\_SLEEP\_ENABLE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_WWDG\_CLK\_SLEEP\_ENABLE}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+WWDG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG\+\_\+\+CLK\+\_\+\+SLEEP\+\_\+\+ENABLE}}



Definition at line 2250 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga3f066c5b3d2b225967ac2417dae6d569}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_WWDG\_FORCE\_RESET@{\_\_WWDG\_FORCE\_RESET}}
\index{\_\_WWDG\_FORCE\_RESET@{\_\_WWDG\_FORCE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_WWDG\_FORCE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+WWDG\+\_\+\+FORCE\+\_\+\+RESET~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG\+\_\+\+FORCE\+\_\+\+RESET}}



Definition at line 2251 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga15d27ad70f9cc20c8a51b4e9eab77349}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_WWDG\_IS\_CLK\_DISABLED@{\_\_WWDG\_IS\_CLK\_DISABLED}}
\index{\_\_WWDG\_IS\_CLK\_DISABLED@{\_\_WWDG\_IS\_CLK\_DISABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_WWDG\_IS\_CLK\_DISABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+WWDG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+DISABLED}}



Definition at line 2588 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gabf1f0e44cf619dc56ee9cf091be090f6}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_WWDG\_IS\_CLK\_ENABLED@{\_\_WWDG\_IS\_CLK\_ENABLED}}
\index{\_\_WWDG\_IS\_CLK\_ENABLED@{\_\_WWDG\_IS\_CLK\_ENABLED}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_WWDG\_IS\_CLK\_ENABLED}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+WWDG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG\+\_\+\+IS\+\_\+\+CLK\+\_\+\+ENABLED}}



Definition at line 2587 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga068a4fec4a2fd9ca223b4d28a0fbc6b8}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!\_\_WWDG\_RELEASE\_RESET@{\_\_WWDG\_RELEASE\_RESET}}
\index{\_\_WWDG\_RELEASE\_RESET@{\_\_WWDG\_RELEASE\_RESET}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{\_\_WWDG\_RELEASE\_RESET}
{\footnotesize\ttfamily \#define \+\_\+\+\_\+\+WWDG\+\_\+\+RELEASE\+\_\+\+RESET~\textbf{ \+\_\+\+\_\+\+HAL\+\_\+\+RCC\+\_\+\+WWDG\+\_\+\+RELEASE\+\_\+\+RESET}}



Definition at line 2252 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga892fdf297b85b85cbaf0723649b31818}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!BDCR\_BDRST\_BB@{BDCR\_BDRST\_BB}}
\index{BDCR\_BDRST\_BB@{BDCR\_BDRST\_BB}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{BDCR\_BDRST\_BB}
{\footnotesize\ttfamily \#define BDCR\+\_\+\+BDRST\+\_\+\+BB~\textbf{ RCC\+\_\+\+BDCR\+\_\+\+BDRST\+\_\+\+BB}}



Definition at line 2724 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga991be15dda03061a29712e8206a32510}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!BDCR\_BYTE0\_ADDRESS@{BDCR\_BYTE0\_ADDRESS}}
\index{BDCR\_BYTE0\_ADDRESS@{BDCR\_BYTE0\_ADDRESS}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{BDCR\_BYTE0\_ADDRESS}
{\footnotesize\ttfamily \#define BDCR\+\_\+\+BYTE0\+\_\+\+ADDRESS~\textbf{ RCC\+\_\+\+BDCR\+\_\+\+BYTE0\+\_\+\+ADDRESS}}



Definition at line 2708 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaf70aaf70b0752ccb3a60307b2fb46038}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!BDCR\_RTCEN\_BB@{BDCR\_RTCEN\_BB}}
\index{BDCR\_RTCEN\_BB@{BDCR\_RTCEN\_BB}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{BDCR\_RTCEN\_BB}
{\footnotesize\ttfamily \#define BDCR\+\_\+\+RTCEN\+\_\+\+BB~\textbf{ RCC\+\_\+\+BDCR\+\_\+\+RTCEN\+\_\+\+BB}}



Definition at line 2723 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gae6718158034388d8fde8caaa28ffe8b9}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!BDRST\_BitNumber@{BDRST\_BitNumber}}
\index{BDRST\_BitNumber@{BDRST\_BitNumber}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{BDRST\_BitNumber}
{\footnotesize\ttfamily \#define BDRST\+\_\+\+Bit\+Number~\textbf{ RCC\+\_\+\+BDRST\+\_\+\+BIT\+\_\+\+NUMBER}}



Definition at line 2692 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga8a86677bfcc1259edf9b9a5f85e7e04a}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!BDRST\_BITNUMBER@{BDRST\_BITNUMBER}}
\index{BDRST\_BITNUMBER@{BDRST\_BITNUMBER}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{BDRST\_BITNUMBER}
{\footnotesize\ttfamily \#define BDRST\+\_\+\+BITNUMBER~\textbf{ RCC\+\_\+\+BDRST\+\_\+\+BIT\+\_\+\+NUMBER}}



Definition at line 2693 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga9076f5ddbb262fd45584702f5d280c9e}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!CFGR\_I2SSRC\_BB@{CFGR\_I2SSRC\_BB}}
\index{CFGR\_I2SSRC\_BB@{CFGR\_I2SSRC\_BB}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{CFGR\_I2SSRC\_BB}
{\footnotesize\ttfamily \#define CFGR\+\_\+\+I2\+SSRC\+\_\+\+BB~RCC\+\_\+\+CFGR\+\_\+\+I2\+SSRC\+\_\+\+BB}



Definition at line 2722 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga159aa247b8dc96a030bcb9b43ece4256}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!CIR\_BYTE1\_ADDRESS@{CIR\_BYTE1\_ADDRESS}}
\index{CIR\_BYTE1\_ADDRESS@{CIR\_BYTE1\_ADDRESS}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{CIR\_BYTE1\_ADDRESS}
{\footnotesize\ttfamily \#define CIR\+\_\+\+BYTE1\+\_\+\+ADDRESS~\textbf{ RCC\+\_\+\+CIR\+\_\+\+BYTE1\+\_\+\+ADDRESS}}



Definition at line 2706 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaab58c3f3f81bf1ab9a14cf3fececd8c4}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!CIR\_BYTE2\_ADDRESS@{CIR\_BYTE2\_ADDRESS}}
\index{CIR\_BYTE2\_ADDRESS@{CIR\_BYTE2\_ADDRESS}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{CIR\_BYTE2\_ADDRESS}
{\footnotesize\ttfamily \#define CIR\+\_\+\+BYTE2\+\_\+\+ADDRESS~\textbf{ RCC\+\_\+\+CIR\+\_\+\+BYTE2\+\_\+\+ADDRESS}}



Definition at line 2707 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga0193aa09fc91ebd9a119c8d98e6184a9}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!CR\_BYTE2\_ADDRESS@{CR\_BYTE2\_ADDRESS}}
\index{CR\_BYTE2\_ADDRESS@{CR\_BYTE2\_ADDRESS}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{CR\_BYTE2\_ADDRESS}
{\footnotesize\ttfamily \#define CR\+\_\+\+BYTE2\+\_\+\+ADDRESS~\textbf{ RCC\+\_\+\+CR\+\_\+\+BYTE2\+\_\+\+ADDRESS}}



Definition at line 2705 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaca914aed10477ae4090fea0a9639b1ea}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!CR\_CSSON\_BB@{CR\_CSSON\_BB}}
\index{CR\_CSSON\_BB@{CR\_CSSON\_BB}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{CR\_CSSON\_BB}
{\footnotesize\ttfamily \#define CR\+\_\+\+CSSON\+\_\+\+BB~\textbf{ RCC\+\_\+\+CR\+\_\+\+CSSON\+\_\+\+BB}}



Definition at line 2713 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga08230c355dd58b92f14444c65521e248}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!CR\_HSEON\_BB@{CR\_HSEON\_BB}}
\index{CR\_HSEON\_BB@{CR\_HSEON\_BB}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{CR\_HSEON\_BB}
{\footnotesize\ttfamily \#define CR\+\_\+\+HSEON\+\_\+\+BB~RCC\+\_\+\+CR\+\_\+\+HSEON\+\_\+\+BB}



Definition at line 2725 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gac3290a833c0e35ec17d32c2d494e6133}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!CR\_HSION\_BB@{CR\_HSION\_BB}}
\index{CR\_HSION\_BB@{CR\_HSION\_BB}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{CR\_HSION\_BB}
{\footnotesize\ttfamily \#define CR\+\_\+\+HSION\+\_\+\+BB~\textbf{ RCC\+\_\+\+CR\+\_\+\+HSION\+\_\+\+BB}}



Definition at line 2712 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gac80b5fd1d6f839cc29c9272d47742907}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!CR\_MSION\_BB@{CR\_MSION\_BB}}
\index{CR\_MSION\_BB@{CR\_MSION\_BB}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{CR\_MSION\_BB}
{\footnotesize\ttfamily \#define CR\+\_\+\+MSION\+\_\+\+BB~RCC\+\_\+\+CR\+\_\+\+MSION\+\_\+\+BB}



Definition at line 2716 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga0c0fb27aba4eb660f7590252596bdfc5}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!CR\_PLLI2SON\_BB@{CR\_PLLI2SON\_BB}}
\index{CR\_PLLI2SON\_BB@{CR\_PLLI2SON\_BB}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{CR\_PLLI2SON\_BB}
{\footnotesize\ttfamily \#define CR\+\_\+\+PLLI2\+SON\+\_\+\+BB~RCC\+\_\+\+CR\+\_\+\+PLLI2\+SON\+\_\+\+BB}



Definition at line 2715 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga3f1fb2589cb8b5ac2f7121aba1135a5f}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!CR\_PLLON\_BB@{CR\_PLLON\_BB}}
\index{CR\_PLLON\_BB@{CR\_PLLON\_BB}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{CR\_PLLON\_BB}
{\footnotesize\ttfamily \#define CR\+\_\+\+PLLON\+\_\+\+BB~\textbf{ RCC\+\_\+\+CR\+\_\+\+PLLON\+\_\+\+BB}}



Definition at line 2714 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gab84e7d3874237ee56e5cb3a26644cd13}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!CR\_PLLSAION\_BB@{CR\_PLLSAION\_BB}}
\index{CR\_PLLSAION\_BB@{CR\_PLLSAION\_BB}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{CR\_PLLSAION\_BB}
{\footnotesize\ttfamily \#define CR\+\_\+\+PLLSAION\+\_\+\+BB~RCC\+\_\+\+CR\+\_\+\+PLLSAION\+\_\+\+BB}



Definition at line 2727 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gac7c26259006de79c8754693af9712d1a}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!CSR\_LSEBYP\_BB@{CSR\_LSEBYP\_BB}}
\index{CSR\_LSEBYP\_BB@{CSR\_LSEBYP\_BB}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{CSR\_LSEBYP\_BB}
{\footnotesize\ttfamily \#define CSR\+\_\+\+LSEBYP\+\_\+\+BB~RCC\+\_\+\+CSR\+\_\+\+LSEBYP\+\_\+\+BB}



Definition at line 2719 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga213e54878ac3849d9ea59567cf73bac2}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!CSR\_LSEON\_BB@{CSR\_LSEON\_BB}}
\index{CSR\_LSEON\_BB@{CSR\_LSEON\_BB}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{CSR\_LSEON\_BB}
{\footnotesize\ttfamily \#define CSR\+\_\+\+LSEON\+\_\+\+BB~RCC\+\_\+\+CSR\+\_\+\+LSEON\+\_\+\+BB}



Definition at line 2718 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaa253e36e7e5fb02998c0e4d0388abc52}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!CSR\_LSION\_BB@{CSR\_LSION\_BB}}
\index{CSR\_LSION\_BB@{CSR\_LSION\_BB}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{CSR\_LSION\_BB}
{\footnotesize\ttfamily \#define CSR\+\_\+\+LSION\+\_\+\+BB~\textbf{ RCC\+\_\+\+CSR\+\_\+\+LSION\+\_\+\+BB}}



Definition at line 2717 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga69d10c519fec30b0177c26dbf7d44e02}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!CSR\_RMVF\_BB@{CSR\_RMVF\_BB}}
\index{CSR\_RMVF\_BB@{CSR\_RMVF\_BB}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{CSR\_RMVF\_BB}
{\footnotesize\ttfamily \#define CSR\+\_\+\+RMVF\+\_\+\+BB~RCC\+\_\+\+CSR\+\_\+\+RMVF\+\_\+\+BB}



Definition at line 2726 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gac3641969630c9b8eb0f5da2f164a5892}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!CSR\_RTCEN\_BB@{CSR\_RTCEN\_BB}}
\index{CSR\_RTCEN\_BB@{CSR\_RTCEN\_BB}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{CSR\_RTCEN\_BB}
{\footnotesize\ttfamily \#define CSR\+\_\+\+RTCEN\+\_\+\+BB~RCC\+\_\+\+CSR\+\_\+\+RTCEN\+\_\+\+BB}



Definition at line 2720 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga55aab5ed906bf71760d81cc5acefd55c}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!CSR\_RTCRST\_BB@{CSR\_RTCRST\_BB}}
\index{CSR\_RTCRST\_BB@{CSR\_RTCRST\_BB}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{CSR\_RTCRST\_BB}
{\footnotesize\ttfamily \#define CSR\+\_\+\+RTCRST\+\_\+\+BB~RCC\+\_\+\+CSR\+\_\+\+RTCRST\+\_\+\+BB}



Definition at line 2721 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga253fa44d87aabc55f0cd6628e77a51fd}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!CSSON\_BitNumber@{CSSON\_BitNumber}}
\index{CSSON\_BitNumber@{CSSON\_BitNumber}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{CSSON\_BitNumber}
{\footnotesize\ttfamily \#define CSSON\+\_\+\+Bit\+Number~\textbf{ RCC\+\_\+\+CSSON\+\_\+\+BIT\+\_\+\+NUMBER}}



Definition at line 2684 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga993cf17c844a51d912cf099d4117bd70}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!CSSON\_BITNUMBER@{CSSON\_BITNUMBER}}
\index{CSSON\_BITNUMBER@{CSSON\_BITNUMBER}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{CSSON\_BITNUMBER}
{\footnotesize\ttfamily \#define CSSON\+\_\+\+BITNUMBER~\textbf{ RCC\+\_\+\+CSSON\+\_\+\+BIT\+\_\+\+NUMBER}}



Definition at line 2685 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga3508fa29d62b42d7d9117c419e076efc}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!DBP\_TIMEOUT\_VALUE@{DBP\_TIMEOUT\_VALUE}}
\index{DBP\_TIMEOUT\_VALUE@{DBP\_TIMEOUT\_VALUE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{DBP\_TIMEOUT\_VALUE}
{\footnotesize\ttfamily \#define DBP\+\_\+\+TIMEOUT\+\_\+\+VALUE~\textbf{ RCC\+\_\+\+DBP\+\_\+\+TIMEOUT\+\_\+\+VALUE}}



Definition at line 2709 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaff212f4f5168f26347acf1abbb331961}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!DCKCFGR\_TIMPRE\_BB@{DCKCFGR\_TIMPRE\_BB}}
\index{DCKCFGR\_TIMPRE\_BB@{DCKCFGR\_TIMPRE\_BB}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{DCKCFGR\_TIMPRE\_BB}
{\footnotesize\ttfamily \#define DCKCFGR\+\_\+\+TIMPRE\+\_\+\+BB~RCC\+\_\+\+DCKCFGR\+\_\+\+TIMPRE\+\_\+\+BB}



Definition at line 2728 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga245665abb7d8072ff233db26331a6648}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!DfsdmClockSelection@{DfsdmClockSelection}}
\index{DfsdmClockSelection@{DfsdmClockSelection}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{DfsdmClockSelection}
{\footnotesize\ttfamily \#define Dfsdm\+Clock\+Selection~Dfsdm1\+Clock\+Selection}



Definition at line 2758 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gac6eb1ec87a15e51601d0957fdf17e870}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!HAL\_RC48\_EnableBuffer\_Cmd@{HAL\_RC48\_EnableBuffer\_Cmd}}
\index{HAL\_RC48\_EnableBuffer\_Cmd@{HAL\_RC48\_EnableBuffer\_Cmd}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{HAL\_RC48\_EnableBuffer\_Cmd}
{\footnotesize\ttfamily \#define HAL\+\_\+\+RC48\+\_\+\+Enable\+Buffer\+\_\+\+Cmd(\begin{DoxyParamCaption}\item[{}]{cmd }\end{DoxyParamCaption})~(((cmd)==\textbf{ ENABLE}) ? HAL\+\_\+\+RCCEx\+\_\+\+Enable\+HSI48\+\_\+\+VREFINT() \+: HAL\+\_\+\+RCCEx\+\_\+\+Disable\+HSI48\+\_\+\+VREFINT())}



Definition at line 1771 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaf922427772f235d505406232d98de18c}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!HAL\_RCC\_CCSCallback@{HAL\_RCC\_CCSCallback}}
\index{HAL\_RCC\_CCSCallback@{HAL\_RCC\_CCSCallback}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{HAL\_RCC\_CCSCallback}
{\footnotesize\ttfamily \#define HAL\+\_\+\+RCC\+\_\+\+CCSCallback~\textbf{ HAL\+\_\+\+RCC\+\_\+\+CSSCallback}}



Definition at line 1770 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga7b52a4205001d305fb5ef1d6b5bfd2cd}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!HSEON\_BitNumber@{HSEON\_BitNumber}}
\index{HSEON\_BitNumber@{HSEON\_BitNumber}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{HSEON\_BitNumber}
{\footnotesize\ttfamily \#define HSEON\+\_\+\+Bit\+Number~RCC\+\_\+\+HSEON\+\_\+\+BIT\+\_\+\+NUMBER}



Definition at line 2681 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga6ca813609511152216b194e490bef027}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!HSEON\_BITNUMBER@{HSEON\_BITNUMBER}}
\index{HSEON\_BITNUMBER@{HSEON\_BITNUMBER}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{HSEON\_BITNUMBER}
{\footnotesize\ttfamily \#define HSEON\+\_\+\+BITNUMBER~RCC\+\_\+\+HSEON\+\_\+\+BIT\+\_\+\+NUMBER}



Definition at line 2682 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga3d3085e491cbef815d223afbe5bf1930}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!HSION\_BitNumber@{HSION\_BitNumber}}
\index{HSION\_BitNumber@{HSION\_BitNumber}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{HSION\_BitNumber}
{\footnotesize\ttfamily \#define HSION\+\_\+\+Bit\+Number~\textbf{ RCC\+\_\+\+HSION\+\_\+\+BIT\+\_\+\+NUMBER}}



Definition at line 2679 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga79f147c8b2f8fe05574f861483be5aa4}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!HSION\_BITNUMBER@{HSION\_BITNUMBER}}
\index{HSION\_BITNUMBER@{HSION\_BITNUMBER}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{HSION\_BITNUMBER}
{\footnotesize\ttfamily \#define HSION\+\_\+\+BITNUMBER~\textbf{ RCC\+\_\+\+HSION\+\_\+\+BIT\+\_\+\+NUMBER}}



Definition at line 2680 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga9561d436b438d8f513b754f1934c3e30}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!I2SSRC\_BitNumber@{I2SSRC\_BitNumber}}
\index{I2SSRC\_BitNumber@{I2SSRC\_BitNumber}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{I2SSRC\_BitNumber}
{\footnotesize\ttfamily \#define I2\+SSRC\+\_\+\+Bit\+Number~RCC\+\_\+\+I2\+SSRC\+\_\+\+BIT\+\_\+\+NUMBER}



Definition at line 2689 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gadc3701af78409a4623aa3462d5c18916}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!IS\_RCC\_CK48CLKSOURCE@{IS\_RCC\_CK48CLKSOURCE}}
\index{IS\_RCC\_CK48CLKSOURCE@{IS\_RCC\_CK48CLKSOURCE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{IS\_RCC\_CK48CLKSOURCE}
{\footnotesize\ttfamily \#define IS\+\_\+\+RCC\+\_\+\+CK48\+CLKSOURCE~IS\+\_\+\+RCC\+\_\+\+CLK48\+CLKSOURCE}



Definition at line 2745 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga10acdfe634bde9d8591127e09c290178}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!IS\_RCC\_HCLK\_DIV@{IS\_RCC\_HCLK\_DIV}}
\index{IS\_RCC\_HCLK\_DIV@{IS\_RCC\_HCLK\_DIV}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{IS\_RCC\_HCLK\_DIV}
{\footnotesize\ttfamily \#define IS\+\_\+\+RCC\+\_\+\+HCLK\+\_\+\+DIV~\textbf{ IS\+\_\+\+RCC\+\_\+\+PCLK}}



Definition at line 2635 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga6ae382b78e1bcec3da6d5ac79b1a5551}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!IS\_RCC\_MCOSOURCE@{IS\_RCC\_MCOSOURCE}}
\index{IS\_RCC\_MCOSOURCE@{IS\_RCC\_MCOSOURCE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{IS\_RCC\_MCOSOURCE}
{\footnotesize\ttfamily \#define IS\+\_\+\+RCC\+\_\+\+MCOSOURCE~\textbf{ IS\+\_\+\+RCC\+\_\+\+MCO1\+SOURCE}}



Definition at line 2645 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gad3f63ae7a859b8f5395aaf703ac72694}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!IS\_RCC\_MSIRANGE@{IS\_RCC\_MSIRANGE}}
\index{IS\_RCC\_MSIRANGE@{IS\_RCC\_MSIRANGE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{IS\_RCC\_MSIRANGE}
{\footnotesize\ttfamily \#define IS\+\_\+\+RCC\+\_\+\+MSIRANGE~IS\+\_\+\+RCC\+\_\+\+MSI\+\_\+\+CLOCK\+\_\+\+RANGE}



Definition at line 2632 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gad38e6304f89528092a9a24943b955d03}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!IS\_RCC\_PERIPHCLK@{IS\_RCC\_PERIPHCLK}}
\index{IS\_RCC\_PERIPHCLK@{IS\_RCC\_PERIPHCLK}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{IS\_RCC\_PERIPHCLK}
{\footnotesize\ttfamily \#define IS\+\_\+\+RCC\+\_\+\+PERIPHCLK~IS\+\_\+\+RCC\+\_\+\+PERIPHCLOCK}



Definition at line 2636 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gafbf1d14cdfb90a3da2148a8b398fae50}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!IS\_RCC\_RTCCLK\_SOURCE@{IS\_RCC\_RTCCLK\_SOURCE}}
\index{IS\_RCC\_RTCCLK\_SOURCE@{IS\_RCC\_RTCCLK\_SOURCE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{IS\_RCC\_RTCCLK\_SOURCE}
{\footnotesize\ttfamily \#define IS\+\_\+\+RCC\+\_\+\+RTCCLK\+\_\+\+SOURCE~\textbf{ IS\+\_\+\+RCC\+\_\+\+RTCCLKSOURCE}}



Definition at line 2633 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga43366c08676a120c9c7ec17169183054}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!IS\_RCC\_SYSCLK\_DIV@{IS\_RCC\_SYSCLK\_DIV}}
\index{IS\_RCC\_SYSCLK\_DIV@{IS\_RCC\_SYSCLK\_DIV}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{IS\_RCC\_SYSCLK\_DIV}
{\footnotesize\ttfamily \#define IS\+\_\+\+RCC\+\_\+\+SYSCLK\+\_\+\+DIV~\textbf{ IS\+\_\+\+RCC\+\_\+\+HCLK}}



Definition at line 2634 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga0965572baea57cdfd3616bef14d41053}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!LSE\_TIMEOUT\_VALUE@{LSE\_TIMEOUT\_VALUE}}
\index{LSE\_TIMEOUT\_VALUE@{LSE\_TIMEOUT\_VALUE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{LSE\_TIMEOUT\_VALUE}
{\footnotesize\ttfamily \#define LSE\+\_\+\+TIMEOUT\+\_\+\+VALUE~\textbf{ RCC\+\_\+\+LSE\+\_\+\+TIMEOUT\+\_\+\+VALUE}}



Definition at line 2710 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga6af20e20f5b32e8a85f607ea43c338df}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!LSEBYP\_BITNUMBER@{LSEBYP\_BITNUMBER}}
\index{LSEBYP\_BITNUMBER@{LSEBYP\_BITNUMBER}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{LSEBYP\_BITNUMBER}
{\footnotesize\ttfamily \#define LSEBYP\+\_\+\+BITNUMBER~RCC\+\_\+\+LSEBYP\+\_\+\+BIT\+\_\+\+NUMBER}



Definition at line 2699 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga9d9171281f96c7cd004520985e3ae27f}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!LSEON\_BitNumber@{LSEON\_BitNumber}}
\index{LSEON\_BitNumber@{LSEON\_BitNumber}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{LSEON\_BitNumber}
{\footnotesize\ttfamily \#define LSEON\+\_\+\+Bit\+Number~RCC\+\_\+\+LSEON\+\_\+\+BIT\+\_\+\+NUMBER}



Definition at line 2697 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga9dcf3f6a2fd518a7fd96f96280f81f8f}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!LSEON\_BITNUMBER@{LSEON\_BITNUMBER}}
\index{LSEON\_BITNUMBER@{LSEON\_BITNUMBER}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{LSEON\_BITNUMBER}
{\footnotesize\ttfamily \#define LSEON\+\_\+\+BITNUMBER~RCC\+\_\+\+LSEON\+\_\+\+BIT\+\_\+\+NUMBER}



Definition at line 2698 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga3f9dbe50769ce2a63ae12520433b9b40}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!LSION\_BitNumber@{LSION\_BitNumber}}
\index{LSION\_BitNumber@{LSION\_BitNumber}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{LSION\_BitNumber}
{\footnotesize\ttfamily \#define LSION\+\_\+\+Bit\+Number~\textbf{ RCC\+\_\+\+LSION\+\_\+\+BIT\+\_\+\+NUMBER}}



Definition at line 2695 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga240275048c246bf22b5fce8ff4f7b33d}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!LSION\_BITNUMBER@{LSION\_BITNUMBER}}
\index{LSION\_BITNUMBER@{LSION\_BITNUMBER}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{LSION\_BITNUMBER}
{\footnotesize\ttfamily \#define LSION\+\_\+\+BITNUMBER~\textbf{ RCC\+\_\+\+LSION\+\_\+\+BIT\+\_\+\+NUMBER}}



Definition at line 2696 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga269ef9e8d23c9ea0c0a0df0d361c3467}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!MSION\_BITNUMBER@{MSION\_BITNUMBER}}
\index{MSION\_BITNUMBER@{MSION\_BITNUMBER}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{MSION\_BITNUMBER}
{\footnotesize\ttfamily \#define MSION\+\_\+\+BITNUMBER~RCC\+\_\+\+MSION\+\_\+\+BIT\+\_\+\+NUMBER}



Definition at line 2683 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gabae59c3e4200523e3aa5b6e10aee8c46}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!PLLI2SON\_BitNumber@{PLLI2SON\_BitNumber}}
\index{PLLI2SON\_BitNumber@{PLLI2SON\_BitNumber}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{PLLI2SON\_BitNumber}
{\footnotesize\ttfamily \#define PLLI2\+SON\+\_\+\+Bit\+Number~RCC\+\_\+\+PLLI2\+SON\+\_\+\+BIT\+\_\+\+NUMBER}



Definition at line 2688 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gab24d7f5f8e4b3b717fd91b54f393f6a3}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!PLLON\_BitNumber@{PLLON\_BitNumber}}
\index{PLLON\_BitNumber@{PLLON\_BitNumber}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{PLLON\_BitNumber}
{\footnotesize\ttfamily \#define PLLON\+\_\+\+Bit\+Number~\textbf{ RCC\+\_\+\+PLLON\+\_\+\+BIT\+\_\+\+NUMBER}}



Definition at line 2686 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga1360ce96541cc7c323d3ea4b5b885a64}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!PLLON\_BITNUMBER@{PLLON\_BITNUMBER}}
\index{PLLON\_BITNUMBER@{PLLON\_BITNUMBER}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{PLLON\_BITNUMBER}
{\footnotesize\ttfamily \#define PLLON\+\_\+\+BITNUMBER~\textbf{ RCC\+\_\+\+PLLON\+\_\+\+BIT\+\_\+\+NUMBER}}



Definition at line 2687 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga786a15b370532d6429e03a9f9d226be7}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!PLLSAION\_BitNumber@{PLLSAION\_BitNumber}}
\index{PLLSAION\_BitNumber@{PLLSAION\_BitNumber}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{PLLSAION\_BitNumber}
{\footnotesize\ttfamily \#define PLLSAION\+\_\+\+Bit\+Number~RCC\+\_\+\+PLLSAION\+\_\+\+BIT\+\_\+\+NUMBER}



Definition at line 2700 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga7db3e05aa1e7a903e92ed57a5d9c1c06}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!RCC\_CK48CLKSOURCE\_PLLI2SQ@{RCC\_CK48CLKSOURCE\_PLLI2SQ}}
\index{RCC\_CK48CLKSOURCE\_PLLI2SQ@{RCC\_CK48CLKSOURCE\_PLLI2SQ}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{RCC\_CK48CLKSOURCE\_PLLI2SQ}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CK48\+CLKSOURCE\+\_\+\+PLLI2\+SQ~RCC\+\_\+\+CLK48\+CLKSOURCE\+\_\+\+PLLI2\+SQ}



Definition at line 2744 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaa6fb44c10b1f09d8ab50800d1ab7f4dd}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!RCC\_CK48CLKSOURCE\_PLLQ@{RCC\_CK48CLKSOURCE\_PLLQ}}
\index{RCC\_CK48CLKSOURCE\_PLLQ@{RCC\_CK48CLKSOURCE\_PLLQ}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{RCC\_CK48CLKSOURCE\_PLLQ}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CK48\+CLKSOURCE\+\_\+\+PLLQ~RCC\+\_\+\+CLK48\+CLKSOURCE\+\_\+\+PLLQ}



Definition at line 2742 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga61428387bb2476bd23229e8dc92570cd}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!RCC\_CK48CLKSOURCE\_PLLSAIP@{RCC\_CK48CLKSOURCE\_PLLSAIP}}
\index{RCC\_CK48CLKSOURCE\_PLLSAIP@{RCC\_CK48CLKSOURCE\_PLLSAIP}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{RCC\_CK48CLKSOURCE\_PLLSAIP}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CK48\+CLKSOURCE\+\_\+\+PLLSAIP~RCC\+\_\+\+CLK48\+CLKSOURCE\+\_\+\+PLLSAIP}



Definition at line 2743 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga407a7f1f6db8025f2e21fbde11d65176}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!RCC\_CR2\_HSI14TRIM\_BitNumber@{RCC\_CR2\_HSI14TRIM\_BitNumber}}
\index{RCC\_CR2\_HSI14TRIM\_BitNumber@{RCC\_CR2\_HSI14TRIM\_BitNumber}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{RCC\_CR2\_HSI14TRIM\_BitNumber}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CR2\+\_\+\+HSI14\+TRIM\+\_\+\+Bit\+Number~RCC\+\_\+\+HSI14\+TRIM\+\_\+\+BIT\+\_\+\+NUMBER}



Definition at line 2704 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga891dba525c7131dc45cd727be5964a98}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!RCC\_CRS\_SYNCWARM@{RCC\_CRS\_SYNCWARM}}
\index{RCC\_CRS\_SYNCWARM@{RCC\_CRS\_SYNCWARM}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{RCC\_CRS\_SYNCWARM}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CRS\+\_\+\+SYNCWARM~RCC\+\_\+\+CRS\+\_\+\+SYNCWARN}



Definition at line 2738 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga52aafca9877f3acfca85b91fca0d0ac4}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!RCC\_CRS\_TRIMOV@{RCC\_CRS\_TRIMOV}}
\index{RCC\_CRS\_TRIMOV@{RCC\_CRS\_TRIMOV}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{RCC\_CRS\_TRIMOV}
{\footnotesize\ttfamily \#define RCC\+\_\+\+CRS\+\_\+\+TRIMOV~RCC\+\_\+\+CRS\+\_\+\+TRIMOVF}



Definition at line 2739 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga947a134f814757c5757eef64b84cc949}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!RCC\_DFSDMCLKSOURCE\_PCLK@{RCC\_DFSDMCLKSOURCE\_PCLK}}
\index{RCC\_DFSDMCLKSOURCE\_PCLK@{RCC\_DFSDMCLKSOURCE\_PCLK}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{RCC\_DFSDMCLKSOURCE\_PCLK}
{\footnotesize\ttfamily \#define RCC\+\_\+\+DFSDMCLKSOURCE\+\_\+\+PCLK~RCC\+\_\+\+DFSDM1\+CLKSOURCE\+\_\+\+PCLK}



Definition at line 2760 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gad529099e8057474b7e1f86deb9519348}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!RCC\_DFSDMCLKSOURCE\_SYSCLK@{RCC\_DFSDMCLKSOURCE\_SYSCLK}}
\index{RCC\_DFSDMCLKSOURCE\_SYSCLK@{RCC\_DFSDMCLKSOURCE\_SYSCLK}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{RCC\_DFSDMCLKSOURCE\_SYSCLK}
{\footnotesize\ttfamily \#define RCC\+\_\+\+DFSDMCLKSOURCE\+\_\+\+SYSCLK~RCC\+\_\+\+DFSDM1\+CLKSOURCE\+\_\+\+SYSCLK}



Definition at line 2761 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga1d2b2eb3fca0475683b879377c952fbf}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!RCC\_IT\_HSI14@{RCC\_IT\_HSI14}}
\index{RCC\_IT\_HSI14@{RCC\_IT\_HSI14}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{RCC\_IT\_HSI14}
{\footnotesize\ttfamily \#define RCC\+\_\+\+IT\+\_\+\+HSI14~RCC\+\_\+\+IT\+\_\+\+HSI14\+RDY}



Definition at line 2638 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga411caf05a68e3bd8f14150c14d1f8404}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!RCC\_MCO\_DIV1@{RCC\_MCO\_DIV1}}
\index{RCC\_MCO\_DIV1@{RCC\_MCO\_DIV1}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{RCC\_MCO\_DIV1}
{\footnotesize\ttfamily \#define RCC\+\_\+\+MCO\+\_\+\+DIV1~\textbf{ RCC\+\_\+\+MCODIV\+\_\+1}}



Definition at line 2648 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga13db6fb3b4264a8fff9f671faf393f1b}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!RCC\_MCO\_DIV128@{RCC\_MCO\_DIV128}}
\index{RCC\_MCO\_DIV128@{RCC\_MCO\_DIV128}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{RCC\_MCO\_DIV128}
{\footnotesize\ttfamily \#define RCC\+\_\+\+MCO\+\_\+\+DIV128~RCC\+\_\+\+MCODIV\+\_\+128}



Definition at line 2655 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga4e8e30ec40f362037055d5977a9e2ea0}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!RCC\_MCO\_DIV16@{RCC\_MCO\_DIV16}}
\index{RCC\_MCO\_DIV16@{RCC\_MCO\_DIV16}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{RCC\_MCO\_DIV16}
{\footnotesize\ttfamily \#define RCC\+\_\+\+MCO\+\_\+\+DIV16~RCC\+\_\+\+MCODIV\+\_\+16}



Definition at line 2652 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga49e93c717ea6b0916051b085aa595ecb}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!RCC\_MCO\_DIV2@{RCC\_MCO\_DIV2}}
\index{RCC\_MCO\_DIV2@{RCC\_MCO\_DIV2}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{RCC\_MCO\_DIV2}
{\footnotesize\ttfamily \#define RCC\+\_\+\+MCO\+\_\+\+DIV2~\textbf{ RCC\+\_\+\+MCODIV\+\_\+2}}



Definition at line 2649 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga26c54546e41690456e3a57cd46a3b16a}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!RCC\_MCO\_DIV32@{RCC\_MCO\_DIV32}}
\index{RCC\_MCO\_DIV32@{RCC\_MCO\_DIV32}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{RCC\_MCO\_DIV32}
{\footnotesize\ttfamily \#define RCC\+\_\+\+MCO\+\_\+\+DIV32~RCC\+\_\+\+MCODIV\+\_\+32}



Definition at line 2653 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gadde6fd8dbc7f1e750aea3903bedffa7d}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!RCC\_MCO\_DIV4@{RCC\_MCO\_DIV4}}
\index{RCC\_MCO\_DIV4@{RCC\_MCO\_DIV4}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{RCC\_MCO\_DIV4}
{\footnotesize\ttfamily \#define RCC\+\_\+\+MCO\+\_\+\+DIV4~\textbf{ RCC\+\_\+\+MCODIV\+\_\+4}}



Definition at line 2650 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga3e2f0bbc95937a013cdb3cc6bec61fe8}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!RCC\_MCO\_DIV64@{RCC\_MCO\_DIV64}}
\index{RCC\_MCO\_DIV64@{RCC\_MCO\_DIV64}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{RCC\_MCO\_DIV64}
{\footnotesize\ttfamily \#define RCC\+\_\+\+MCO\+\_\+\+DIV64~RCC\+\_\+\+MCODIV\+\_\+64}



Definition at line 2654 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga00b1ed5dae888fa26fcaf66429c617da}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!RCC\_MCO\_DIV8@{RCC\_MCO\_DIV8}}
\index{RCC\_MCO\_DIV8@{RCC\_MCO\_DIV8}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{RCC\_MCO\_DIV8}
{\footnotesize\ttfamily \#define RCC\+\_\+\+MCO\+\_\+\+DIV8~RCC\+\_\+\+MCODIV\+\_\+8}



Definition at line 2651 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga897ae3aa8cfe31f7b00de98637db45d5}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!RCC\_MCO\_NODIV@{RCC\_MCO\_NODIV}}
\index{RCC\_MCO\_NODIV@{RCC\_MCO\_NODIV}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{RCC\_MCO\_NODIV}
{\footnotesize\ttfamily \#define RCC\+\_\+\+MCO\+\_\+\+NODIV~\textbf{ RCC\+\_\+\+MCODIV\+\_\+1}}



Definition at line 2647 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga4e6a5a2c5b38b11470c34f9adc4adb5a}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!RCC\_MCOSOURCE\_HSE@{RCC\_MCOSOURCE\_HSE}}
\index{RCC\_MCOSOURCE\_HSE@{RCC\_MCOSOURCE\_HSE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{RCC\_MCOSOURCE\_HSE}
{\footnotesize\ttfamily \#define RCC\+\_\+\+MCOSOURCE\+\_\+\+HSE~\textbf{ RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+HSE}}



Definition at line 2663 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaf76c21fc91d02a5006b1ad20bb09fb59}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!RCC\_MCOSOURCE\_HSI@{RCC\_MCOSOURCE\_HSI}}
\index{RCC\_MCOSOURCE\_HSI@{RCC\_MCOSOURCE\_HSI}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{RCC\_MCOSOURCE\_HSI}
{\footnotesize\ttfamily \#define RCC\+\_\+\+MCOSOURCE\+\_\+\+HSI~\textbf{ RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+HSI}}



Definition at line 2660 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gaf44dc4cc77e850c96fc1fee93a74a838}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!RCC\_MCOSOURCE\_HSI14@{RCC\_MCOSOURCE\_HSI14}}
\index{RCC\_MCOSOURCE\_HSI14@{RCC\_MCOSOURCE\_HSI14}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{RCC\_MCOSOURCE\_HSI14}
{\footnotesize\ttfamily \#define RCC\+\_\+\+MCOSOURCE\+\_\+\+HSI14~RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+HSI14}



Definition at line 2661 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga31f756beeaf0bcc8082ec46ff42cfb2c}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!RCC\_MCOSOURCE\_HSI48@{RCC\_MCOSOURCE\_HSI48}}
\index{RCC\_MCOSOURCE\_HSI48@{RCC\_MCOSOURCE\_HSI48}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{RCC\_MCOSOURCE\_HSI48}
{\footnotesize\ttfamily \#define RCC\+\_\+\+MCOSOURCE\+\_\+\+HSI48~RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+HSI48}



Definition at line 2662 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga830cfeba85393f5a5a2743ad0f373834}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!RCC\_MCOSOURCE\_LSE@{RCC\_MCOSOURCE\_LSE}}
\index{RCC\_MCOSOURCE\_LSE@{RCC\_MCOSOURCE\_LSE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{RCC\_MCOSOURCE\_LSE}
{\footnotesize\ttfamily \#define RCC\+\_\+\+MCOSOURCE\+\_\+\+LSE~\textbf{ RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+LSE}}



Definition at line 2658 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga71ac33c61f4246489cc1c34bebe9b45d}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!RCC\_MCOSOURCE\_LSI@{RCC\_MCOSOURCE\_LSI}}
\index{RCC\_MCOSOURCE\_LSI@{RCC\_MCOSOURCE\_LSI}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{RCC\_MCOSOURCE\_LSI}
{\footnotesize\ttfamily \#define RCC\+\_\+\+MCOSOURCE\+\_\+\+LSI~RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+LSI}



Definition at line 2657 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga55362c6bb39a405d997b64cf8db9709e}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!RCC\_MCOSOURCE\_NONE@{RCC\_MCOSOURCE\_NONE}}
\index{RCC\_MCOSOURCE\_NONE@{RCC\_MCOSOURCE\_NONE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{RCC\_MCOSOURCE\_NONE}
{\footnotesize\ttfamily \#define RCC\+\_\+\+MCOSOURCE\+\_\+\+NONE~RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+NOCLOCK}



Definition at line 2656 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga962bbca249325c15747b0b49c47a378c}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!RCC\_MCOSOURCE\_PLLCLK\_DIV1@{RCC\_MCOSOURCE\_PLLCLK\_DIV1}}
\index{RCC\_MCOSOURCE\_PLLCLK\_DIV1@{RCC\_MCOSOURCE\_PLLCLK\_DIV1}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{RCC\_MCOSOURCE\_PLLCLK\_DIV1}
{\footnotesize\ttfamily \#define RCC\+\_\+\+MCOSOURCE\+\_\+\+PLLCLK\+\_\+\+DIV1~\textbf{ RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+PLLCLK}}



Definition at line 2664 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga0c689edb9d017b7498258d5e9a9cf5f6}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!RCC\_MCOSOURCE\_PLLCLK\_DIV2@{RCC\_MCOSOURCE\_PLLCLK\_DIV2}}
\index{RCC\_MCOSOURCE\_PLLCLK\_DIV2@{RCC\_MCOSOURCE\_PLLCLK\_DIV2}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{RCC\_MCOSOURCE\_PLLCLK\_DIV2}
{\footnotesize\ttfamily \#define RCC\+\_\+\+MCOSOURCE\+\_\+\+PLLCLK\+\_\+\+DIV2~RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+PLLCLK\+\_\+\+DIV2}



Definition at line 2666 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga8f2e0c2303a5c5c53a64a60f6900b09e}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!RCC\_MCOSOURCE\_PLLCLK\_NODIV@{RCC\_MCOSOURCE\_PLLCLK\_NODIV}}
\index{RCC\_MCOSOURCE\_PLLCLK\_NODIV@{RCC\_MCOSOURCE\_PLLCLK\_NODIV}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{RCC\_MCOSOURCE\_PLLCLK\_NODIV}
{\footnotesize\ttfamily \#define RCC\+\_\+\+MCOSOURCE\+\_\+\+PLLCLK\+\_\+\+NODIV~\textbf{ RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+PLLCLK}}



Definition at line 2665 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga250215c0f82d63c001f1a19f6baeaee4}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!RCC\_MCOSOURCE\_SYSCLK@{RCC\_MCOSOURCE\_SYSCLK}}
\index{RCC\_MCOSOURCE\_SYSCLK@{RCC\_MCOSOURCE\_SYSCLK}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{RCC\_MCOSOURCE\_SYSCLK}
{\footnotesize\ttfamily \#define RCC\+\_\+\+MCOSOURCE\+\_\+\+SYSCLK~RCC\+\_\+\+MCO1\+SOURCE\+\_\+\+SYSCLK}



Definition at line 2659 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga3ee6866f9d2349cd1a099407d2a7664b}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!RCC\_PERIPHCLK\_CK48@{RCC\_PERIPHCLK\_CK48}}
\index{RCC\_PERIPHCLK\_CK48@{RCC\_PERIPHCLK\_CK48}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{RCC\_PERIPHCLK\_CK48}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PERIPHCLK\+\_\+\+CK48~RCC\+\_\+\+PERIPHCLK\+\_\+\+CLK48}



Definition at line 2741 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga4a97e8e6929bf5ce0a85b8a92fd5c7e6}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!RCC\_PERIPHCLK\_DFSDM@{RCC\_PERIPHCLK\_DFSDM}}
\index{RCC\_PERIPHCLK\_DFSDM@{RCC\_PERIPHCLK\_DFSDM}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{RCC\_PERIPHCLK\_DFSDM}
{\footnotesize\ttfamily \#define RCC\+\_\+\+PERIPHCLK\+\_\+\+DFSDM~RCC\+\_\+\+PERIPHCLK\+\_\+\+DFSDM1}



Definition at line 2759 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga7ac4762e5f4ebe4a04aea58edc9c46a9}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!RCC\_RTCCLKSOURCE\_NONE@{RCC\_RTCCLKSOURCE\_NONE}}
\index{RCC\_RTCCLKSOURCE\_NONE@{RCC\_RTCCLKSOURCE\_NONE}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{RCC\_RTCCLKSOURCE\_NONE}
{\footnotesize\ttfamily \#define RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+NONE~RCC\+\_\+\+RTCCLKSOURCE\+\_\+\+NO\+\_\+\+CLK}



Definition at line 2668 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga9ef0bc577f0de24e85e10db1751ff5c7}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!RCC\_SDIOCLKSOURCE\_CK48@{RCC\_SDIOCLKSOURCE\_CK48}}
\index{RCC\_SDIOCLKSOURCE\_CK48@{RCC\_SDIOCLKSOURCE\_CK48}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{RCC\_SDIOCLKSOURCE\_CK48}
{\footnotesize\ttfamily \#define RCC\+\_\+\+SDIOCLKSOURCE\+\_\+\+CK48~RCC\+\_\+\+SDIOCLKSOURCE\+\_\+\+CLK48}



Definition at line 2746 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga5dacddfb5b03063cbee8f75e992cea2d}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!RCC\_StopWakeUpClock\_HSI@{RCC\_StopWakeUpClock\_HSI}}
\index{RCC\_StopWakeUpClock\_HSI@{RCC\_StopWakeUpClock\_HSI}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{RCC\_StopWakeUpClock\_HSI}
{\footnotesize\ttfamily \#define RCC\+\_\+\+Stop\+Wake\+Up\+Clock\+\_\+\+HSI~RCC\+\_\+\+STOP\+\_\+\+WAKEUPCLOCK\+\_\+\+HSI}



Definition at line 1768 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga8345b485e0da9e4ec2a8200542a7be51}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!RCC\_StopWakeUpClock\_MSI@{RCC\_StopWakeUpClock\_MSI}}
\index{RCC\_StopWakeUpClock\_MSI@{RCC\_StopWakeUpClock\_MSI}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{RCC\_StopWakeUpClock\_MSI}
{\footnotesize\ttfamily \#define RCC\+\_\+\+Stop\+Wake\+Up\+Clock\+\_\+\+MSI~RCC\+\_\+\+STOP\+\_\+\+WAKEUPCLOCK\+\_\+\+MSI}



Definition at line 1767 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gab654f9e79c98d6d8edd733ad9606e98f}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!RCC\_USBCLK\_MSI@{RCC\_USBCLK\_MSI}}
\index{RCC\_USBCLK\_MSI@{RCC\_USBCLK\_MSI}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{RCC\_USBCLK\_MSI}
{\footnotesize\ttfamily \#define RCC\+\_\+\+USBCLK\+\_\+\+MSI~RCC\+\_\+\+USBCLKSOURCE\+\_\+\+MSI}



Definition at line 2672 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga422c36ab3f01cba07d36c501bf230363}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!RCC\_USBCLK\_PLL@{RCC\_USBCLK\_PLL}}
\index{RCC\_USBCLK\_PLL@{RCC\_USBCLK\_PLL}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{RCC\_USBCLK\_PLL}
{\footnotesize\ttfamily \#define RCC\+\_\+\+USBCLK\+\_\+\+PLL~RCC\+\_\+\+USBCLKSOURCE\+\_\+\+PLL}



Definition at line 2671 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gad3aae66d6569b04d04517ea523ce6e9e}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!RCC\_USBCLK\_PLLSAI1@{RCC\_USBCLK\_PLLSAI1}}
\index{RCC\_USBCLK\_PLLSAI1@{RCC\_USBCLK\_PLLSAI1}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{RCC\_USBCLK\_PLLSAI1}
{\footnotesize\ttfamily \#define RCC\+\_\+\+USBCLK\+\_\+\+PLLSAI1~RCC\+\_\+\+USBCLKSOURCE\+\_\+\+PLLSAI1}



Definition at line 2670 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga5e2534f64b47ffdfe41dd2ced073389f}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!RCC\_USBCLKSOURCE\_PLLCLK@{RCC\_USBCLKSOURCE\_PLLCLK}}
\index{RCC\_USBCLKSOURCE\_PLLCLK@{RCC\_USBCLKSOURCE\_PLLCLK}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{RCC\_USBCLKSOURCE\_PLLCLK}
{\footnotesize\ttfamily \#define RCC\+\_\+\+USBCLKSOURCE\+\_\+\+PLLCLK~RCC\+\_\+\+USBCLKSOURCE\+\_\+\+PLL}



Definition at line 2673 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga7bc98d6b5187339ea08d38e635b52788}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!RCC\_USBPLLCLK\_DIV1@{RCC\_USBPLLCLK\_DIV1}}
\index{RCC\_USBPLLCLK\_DIV1@{RCC\_USBPLLCLK\_DIV1}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{RCC\_USBPLLCLK\_DIV1}
{\footnotesize\ttfamily \#define RCC\+\_\+\+USBPLLCLK\+\_\+\+DIV1~RCC\+\_\+\+USBCLKSOURCE\+\_\+\+PLL}



Definition at line 2674 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga5ce8367d15851ff6055cffc9c31ce174}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!RCC\_USBPLLCLK\_DIV1\_5@{RCC\_USBPLLCLK\_DIV1\_5}}
\index{RCC\_USBPLLCLK\_DIV1\_5@{RCC\_USBPLLCLK\_DIV1\_5}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{RCC\_USBPLLCLK\_DIV1\_5}
{\footnotesize\ttfamily \#define RCC\+\_\+\+USBPLLCLK\+\_\+\+DIV1\+\_\+5~RCC\+\_\+\+USBCLKSOURCE\+\_\+\+PLL\+\_\+\+DIV1\+\_\+5}



Definition at line 2675 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gabe13349c49b3ef0401d97c2b748ffe7b}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!RCC\_USBPLLCLK\_DIV2@{RCC\_USBPLLCLK\_DIV2}}
\index{RCC\_USBPLLCLK\_DIV2@{RCC\_USBPLLCLK\_DIV2}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{RCC\_USBPLLCLK\_DIV2}
{\footnotesize\ttfamily \#define RCC\+\_\+\+USBPLLCLK\+\_\+\+DIV2~RCC\+\_\+\+USBCLKSOURCE\+\_\+\+PLL\+\_\+\+DIV2}



Definition at line 2676 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga895e6eac56d6689996989b9417c9ad62}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!RCC\_USBPLLCLK\_DIV3@{RCC\_USBPLLCLK\_DIV3}}
\index{RCC\_USBPLLCLK\_DIV3@{RCC\_USBPLLCLK\_DIV3}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{RCC\_USBPLLCLK\_DIV3}
{\footnotesize\ttfamily \#define RCC\+\_\+\+USBPLLCLK\+\_\+\+DIV3~RCC\+\_\+\+USBCLKSOURCE\+\_\+\+PLL\+\_\+\+DIV3}



Definition at line 2677 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga3a0580593374569f2663f1432812f8fe}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!RMVF\_BitNumber@{RMVF\_BitNumber}}
\index{RMVF\_BitNumber@{RMVF\_BitNumber}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{RMVF\_BitNumber}
{\footnotesize\ttfamily \#define RMVF\+\_\+\+Bit\+Number~RCC\+\_\+\+RMVF\+\_\+\+BIT\+\_\+\+NUMBER}



Definition at line 2702 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_gad4cc72917b15affc54b4d28e6529634c}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!RMVF\_BITNUMBER@{RMVF\_BITNUMBER}}
\index{RMVF\_BITNUMBER@{RMVF\_BITNUMBER}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{RMVF\_BITNUMBER}
{\footnotesize\ttfamily \#define RMVF\+\_\+\+BITNUMBER~RCC\+\_\+\+RMVF\+\_\+\+BIT\+\_\+\+NUMBER}



Definition at line 2703 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga9302c551752124766afc4cee65436405}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!RTCEN\_BitNumber@{RTCEN\_BitNumber}}
\index{RTCEN\_BitNumber@{RTCEN\_BitNumber}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{RTCEN\_BitNumber}
{\footnotesize\ttfamily \#define RTCEN\+\_\+\+Bit\+Number~\textbf{ RCC\+\_\+\+RTCEN\+\_\+\+BIT\+\_\+\+NUMBER}}



Definition at line 2690 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga58db3c6eeaa150182f32e741e2ad8066}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!RTCEN\_BITNUMBER@{RTCEN\_BITNUMBER}}
\index{RTCEN\_BITNUMBER@{RTCEN\_BITNUMBER}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{RTCEN\_BITNUMBER}
{\footnotesize\ttfamily \#define RTCEN\+\_\+\+BITNUMBER~\textbf{ RCC\+\_\+\+RTCEN\+\_\+\+BIT\+\_\+\+NUMBER}}



Definition at line 2691 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga0cfaa60ebd031d12bff625ca896f1fd5}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!RTCRST\_BITNUMBER@{RTCRST\_BITNUMBER}}
\index{RTCRST\_BITNUMBER@{RTCRST\_BITNUMBER}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{RTCRST\_BITNUMBER}
{\footnotesize\ttfamily \#define RTCRST\+\_\+\+BITNUMBER~RCC\+\_\+\+RTCRST\+\_\+\+BIT\+\_\+\+NUMBER}



Definition at line 2694 of file stm32\+\_\+hal\+\_\+legacy.\+h.

\mbox{\label{group___h_a_l___r_c_c___aliased_ga3e4d33566ef60a5220ce491e74a34478}} 
\index{HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}!TIMPRE\_BitNumber@{TIMPRE\_BitNumber}}
\index{TIMPRE\_BitNumber@{TIMPRE\_BitNumber}!HAL RCC Aliased maintained for legacy purpose@{HAL RCC Aliased maintained for legacy purpose}}
\doxysubsubsection{TIMPRE\_BitNumber}
{\footnotesize\ttfamily \#define TIMPRE\+\_\+\+Bit\+Number~RCC\+\_\+\+TIMPRE\+\_\+\+BIT\+\_\+\+NUMBER}



Definition at line 2701 of file stm32\+\_\+hal\+\_\+legacy.\+h.

