0.7
2020.2
Jun 10 2021
20:04:57
D:/Christobel/Classes/Digital System Design/Lab9/Lab9/Lab9.sim/sim_1/behav/xsim/glbl.v,1623370582,verilog,,,,glbl,,,,,,,,
D:/Christobel/Classes/Digital System Design/Lab9/Lab9/Lab9.srcs/sim_1/new/five_ring_sim.v,1635024734,verilog,,,,five_ring_sim,,,,,,,,
D:/Christobel/Classes/Digital System Design/Lab9/Lab9/Lab9.srcs/sources_1/new/five_ring.v,1635024686,verilog,,D:/Christobel/Classes/Digital System Design/Lab9/Lab9/Lab9.srcs/sim_1/new/five_ring_sim.v,,five_ring,,,,,,,,
