Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.07 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.08 secs
 
--> Reading design: Top.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "Top.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "Top"
Output Format                      : NGC
Target Device                      : xc7k160t-1-ffg676

---- Source Options
Top Module Name                    : Top
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "E:\ISE_Program\MyLATCHES\CSR_LATCH.vf" into library work
Parsing module <CSR_LATCH>.
Analyzing Verilog file "E:\ISE_Program\MyLATCHES\pbdebounce.v" into library work
Parsing module <pbdebounce>.
Analyzing Verilog file "E:\ISE_Program\MyLATCHES\MS_FLIPFLOP.vf" into library work
Parsing module <CSR_LATCH_MUSER_MS_FLIPFLOP>.
Parsing module <MS_FLIPFLOP>.
Analyzing Verilog file "E:\ISE_Program\MyLATCHES\LEDP2S_IO.v" into library work
Parsing module <LEDP2S>.
Analyzing Verilog file "E:\ISE_Program\MyLATCHES\D_LATCH.vf" into library work
Parsing module <D_LATCH>.
Analyzing Verilog file "E:\ISE_Program\MyLATCHES\D_FLIPFLOP.vf" into library work
Parsing module <D_FLIPFLOP>.
Analyzing Verilog file "E:\ISE_Program\MyLATCHES\clkdiv_pulse.v" into library work
Parsing module <clkdiv_pulse>.
Analyzing Verilog file "E:\ISE_Program\MyLATCHES\Top.v" into library work
Parsing module <Top>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "E:\ISE_Program\MyLATCHES\Top.v" Line 50: Port R is not connected to this instance

Elaborating module <Top>.

Elaborating module <pbdebounce>.

Elaborating module <clkdiv_pulse>.

Elaborating module <CSR_LATCH>.

Elaborating module <NAND2>.

Elaborating module <D_LATCH>.

Elaborating module <INV>.

Elaborating module <MS_FLIPFLOP>.

Elaborating module <CSR_LATCH_MUSER_MS_FLIPFLOP>.

Elaborating module <D_FLIPFLOP>.

Elaborating module <NAND3>.

Elaborating module <LEDP2S(DATA_BITS=16,DATA_COUNT_BITS=4,DIR=0)>.
WARNING:HDLCompiler:1499 - "E:\ISE_Program\MyLATCHES\LEDP2S_IO.v" Line 21: Empty module <LEDP2S(DATA_BITS=16,DATA_COUNT_BITS=4,DIR=0)> remains a black box.
WARNING:HDLCompiler:634 - "E:\ISE_Program\MyLATCHES\Top.v" Line 45: Net <rst> does not have a driver.
WARNING:HDLCompiler:552 - "E:\ISE_Program\MyLATCHES\Top.v" Line 50: Input port R is not connected on this instance
WARNING:Xst:2972 - "E:\ISE_Program\MyLATCHES\Top.v" line 41. All outputs of instance <p2> of block <pbdebounce> are unconnected in block <Top>. Underlying logic will be removed.
WARNING:Xst:2972 - "E:\ISE_Program\MyLATCHES\Top.v" line 42. All outputs of instance <p3> of block <pbdebounce> are unconnected in block <Top>. Underlying logic will be removed.
WARNING:Xst:2972 - "E:\ISE_Program\MyLATCHES\Top.v" line 43. All outputs of instance <p4> of block <pbdebounce> are unconnected in block <Top>. Underlying logic will be removed.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <Top>.
    Related source file is "E:\ISE_Program\MyLATCHES\Top.v".
WARNING:Xst:647 - Input <SW<14:6>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "E:\ISE_Program\MyLATCHES\Top.v" line 41: Output port <pbreg> of the instance <p2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\ISE_Program\MyLATCHES\Top.v" line 42: Output port <pbreg> of the instance <p3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "E:\ISE_Program\MyLATCHES\Top.v" line 43: Output port <pbreg> of the instance <p4> is unconnected or connected to loadless signal.
WARNING:Xst:653 - Signal <rst> is used but never assigned. This sourceless signal will be automatically connected to value GND.
    Summary:
	no macro.
Unit <Top> synthesized.

Synthesizing Unit <pbdebounce>.
    Related source file is "E:\ISE_Program\MyLATCHES\pbdebounce.v".
    Found 1-bit register for signal <pbreg>.
    Found 7-bit register for signal <pbshift<6:0>>.
    Summary:
	inferred   8 D-type flip-flop(s).
Unit <pbdebounce> synthesized.

Synthesizing Unit <clkdiv_pulse>.
    Related source file is "E:\ISE_Program\MyLATCHES\clkdiv_pulse.v".
    Found 32-bit register for signal <clkdiv>.
    Found 32-bit adder for signal <clkdiv[31]_GND_3_o_add_0_OUT> created at line 31.
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred  32 D-type flip-flop(s).
	inferred   1 Multiplexer(s).
Unit <clkdiv_pulse> synthesized.

Synthesizing Unit <CSR_LATCH>.
    Related source file is "E:\ISE_Program\MyLATCHES\CSR_LATCH.vf".
    Summary:
	no macro.
Unit <CSR_LATCH> synthesized.

Synthesizing Unit <D_LATCH>.
    Related source file is "E:\ISE_Program\MyLATCHES\D_LATCH.vf".
    Summary:
	no macro.
Unit <D_LATCH> synthesized.

Synthesizing Unit <MS_FLIPFLOP>.
    Related source file is "E:\ISE_Program\MyLATCHES\MS_FLIPFLOP.vf".
    Summary:
	no macro.
Unit <MS_FLIPFLOP> synthesized.

Synthesizing Unit <CSR_LATCH_MUSER_MS_FLIPFLOP>.
    Related source file is "E:\ISE_Program\MyLATCHES\MS_FLIPFLOP.vf".
    Summary:
	no macro.
Unit <CSR_LATCH_MUSER_MS_FLIPFLOP> synthesized.

Synthesizing Unit <D_FLIPFLOP>.
    Related source file is "E:\ISE_Program\MyLATCHES\D_FLIPFLOP.vf".
    Summary:
	no macro.
Unit <D_FLIPFLOP> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Registers                                            : 3
 1-bit register                                        : 1
 32-bit register                                       : 1
 7-bit register                                        : 1
# Multiplexers                                         : 1
 1-bit 2-to-1 multiplexer                              : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

Reading core <LEDP2S.ngc>.
Loading core <LEDP2S> for timing and area information for instance <U7>.

Synthesizing (advanced) Unit <clkdiv_pulse>.
The following registers are absorbed into counter <clkdiv>: 1 register on signal <clkdiv>.
Unit <clkdiv_pulse> synthesized (advanced).

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 1
 32-bit up counter                                     : 1
# Registers                                            : 8
 Flip-Flops                                            : 8

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:2677 - Node <m0/clkdiv_27> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m0/clkdiv_28> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m0/clkdiv_29> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m0/clkdiv_30> of sequential type is unconnected in block <Top>.
WARNING:Xst:2677 - Node <m0/clkdiv_31> of sequential type is unconnected in block <Top>.
WARNING:Xst:2170 - Unit Top : the following signal(s) form a combinatorial loop: Mm5/XLXN_4, Mm5/XLXN_14, LED<7>.
WARNING:Xst:2170 - Unit Top : the following signal(s) form a combinatorial loop: Mm4/XLXN_7, LED<6>.
WARNING:Xst:2170 - Unit Top : the following signal(s) form a combinatorial loop: LED<5>, LED<4>.
WARNING:Xst:2170 - Unit Top : the following signal(s) form a combinatorial loop: LED<3>, LED<2>.
WARNING:Xst:2170 - Unit Top : the following signal(s) form a combinatorial loop: LED<0>, LED<1>.
WARNING:Xst:2170 - Unit Top : the following signal(s) form a combinatorial loop: LED8, NLED<8>, Mm5/XLXN_1, Mm5/XLXN_2.

Optimizing unit <Top> ...

Optimizing unit <pbdebounce> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block Top, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 35
 Flip-Flops                                            : 35

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : Top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 124
#      GND                         : 1
#      INV                         : 12
#      LUT1                        : 26
#      LUT2                        : 1
#      LUT3                        : 5
#      LUT4                        : 1
#      LUT6                        : 22
#      MUXCY                       : 26
#      MUXF7                       : 1
#      VCC                         : 2
#      XORCY                       : 27
# FlipFlops/Latches                : 54
#      FD                          : 53
#      FDE                         : 1
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 21
#      IBUF                        : 8
#      OBUF                        : 13
# Logical                          : 22
#      NAND2                       : 16
#      NAND3                       : 6

Device utilization summary:
---------------------------

Selected Device : 7k160tffg676-1 


Slice Logic Utilization: 
 Number of Slice Registers:              54  out of  202800     0%  
 Number of Slice LUTs:                   67  out of  101400     0%  
    Number used as Logic:                67  out of  101400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     75
   Number with an unused Flip Flop:      21  out of     75    28%  
   Number with an unused LUT:             8  out of     75    10%  
   Number of fully used LUT-FF pairs:    46  out of     75    61%  
   Number of unique control sets:         4

IO Utilization: 
 Number of IOs:                          34
 Number of bonded IOBs:                  22  out of    400     5%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 46    |
m0/clkdiv_17                       | NONE(p1/pbshift_6)     | 8     |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -1

   Minimum period: 6.076ns (Maximum Frequency: 164.582MHz)
   Minimum input arrival time before clock: 5.860ns
   Maximum output required time after clock: 5.403ns
   Maximum combinational path delay: 4.990ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 6.076ns (frequency: 164.582MHz)
  Total number of paths / destination ports: 756 / 47
-------------------------------------------------------------------------
Delay:               6.076ns (Levels of Logic = 9)
  Source:            m0/clkdiv_26 (FF)
  Destination:       U7/Q_6 (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: m0/clkdiv_26 to U7/Q_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.282   0.419  m0/clkdiv_26 (m0/clkdiv_26)
     LUT3:I2->O            9   0.053   0.778  m0/Mmux_CK11 (CK)
     NAND2:I1->O           1   0.067   0.739  Mm4/XLXI_1/XLXI_2 (Mm4/XLXI_1/XLXN_2)
     NAND2:I0->O           2   0.053   0.745  Mm4/XLXI_1/XLXI_4 (Mm4/XLXN_7)
     NAND2:I0->O           4   0.053   0.745  Mm4/XLXI_1/XLXI_3 (LED_6_OBUF)
     NAND2:I1->O           1   0.067   0.725  Mm4/XLXI_2/XLXI_1 (Mm4/XLXI_2/XLXN_1)
     NAND2:I1->O           3   0.067   0.413  Mm4/XLXI_2/XLXI_3 (LED_5_OBUF)
     INV:I->O              1   0.067   0.739  NLED<7:0><5>1_INV_0 (NLED<5>)
     begin scope: 'U7:PData<5>'
     LUT6:I0->O            1   0.053   0.000  Q_6_rstpot (Q_6_rstpot)
     FD:D                      0.011          Q_6
    ----------------------------------------
    Total                      6.076ns (0.773ns logic, 5.303ns route)
                                       (12.7% logic, 87.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'm0/clkdiv_17'
  Clock period: 1.645ns (frequency: 607.903MHz)
  Total number of paths / destination ports: 21 / 7
-------------------------------------------------------------------------
Delay:               1.645ns (Levels of Logic = 3)
  Source:            p1/pbshift_3 (FF)
  Destination:       p1/pbreg (FF)
  Source Clock:      m0/clkdiv_17 rising
  Destination Clock: m0/clkdiv_17 rising

  Data Path: p1/pbshift_3 to p1/pbreg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.282   0.616  p1/pbshift_3 (p1/pbshift_3)
     LUT3:I0->O            1   0.053   0.413  p1/pbshift[6]_PWR_2_o_equal_3_o<6>_SW0 (N5)
     LUT6:I5->O            1   0.053   0.000  p1/pbreg_rstpot_G (N8)
     MUXF7:I1->O           1   0.217   0.000  p1/pbreg_rstpot (p1/pbreg_rstpot)
     FD:D                      0.011          p1/pbreg
    ----------------------------------------
    Total                      1.645ns (0.616ns logic, 1.029ns route)
                                       (37.4% logic, 62.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'm0/clkdiv_17'
  Total number of paths / destination ports: 3 / 2
-------------------------------------------------------------------------
Offset:              1.174ns (Levels of Logic = 4)
  Source:            BTN<0> (PAD)
  Destination:       p1/pbreg (FF)
  Destination Clock: m0/clkdiv_17 rising

  Data Path: BTN<0> to p1/pbreg
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   0.000   0.427  BTN_0_IBUF (BTN_0_IBUF)
     LUT3:I2->O            1   0.053   0.413  p1/pbshift[6]_PWR_2_o_equal_3_o<6>_SW0 (N5)
     LUT6:I5->O            1   0.053   0.000  p1/pbreg_rstpot_G (N8)
     MUXF7:I1->O           1   0.217   0.000  p1/pbreg_rstpot (p1/pbreg_rstpot)
     FD:D                      0.011          p1/pbreg
    ----------------------------------------
    Total                      1.174ns (0.334ns logic, 0.840ns route)
                                       (28.4% logic, 71.6% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 35 / 9
-------------------------------------------------------------------------
Offset:              5.860ns (Levels of Logic = 10)
  Source:            SW<15> (PAD)
  Destination:       U7/Q_6 (FF)
  Destination Clock: clk rising

  Data Path: SW<15> to U7/Q_6
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.000   0.485  SW_15_IBUF (SW_15_IBUF)
     LUT3:I1->O            9   0.053   0.778  m0/Mmux_CK11 (CK)
     NAND2:I1->O           1   0.067   0.739  Mm4/XLXI_1/XLXI_2 (Mm4/XLXI_1/XLXN_2)
     NAND2:I0->O           2   0.053   0.745  Mm4/XLXI_1/XLXI_4 (Mm4/XLXN_7)
     NAND2:I0->O           4   0.053   0.745  Mm4/XLXI_1/XLXI_3 (LED_6_OBUF)
     NAND2:I1->O           1   0.067   0.725  Mm4/XLXI_2/XLXI_1 (Mm4/XLXI_2/XLXN_1)
     NAND2:I1->O           3   0.067   0.413  Mm4/XLXI_2/XLXI_3 (LED_5_OBUF)
     INV:I->O              1   0.067   0.739  NLED<7:0><5>1_INV_0 (NLED<5>)
     begin scope: 'U7:PData<5>'
     LUT6:I0->O            1   0.053   0.000  Q_6_rstpot (Q_6_rstpot)
     FD:D                      0.011          Q_6
    ----------------------------------------
    Total                      5.860ns (0.491ns logic, 5.369ns route)
                                       (8.4% logic, 91.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'm0/clkdiv_17'
  Total number of paths / destination ports: 18 / 8
-------------------------------------------------------------------------
Offset:              5.403ns (Levels of Logic = 7)
  Source:            p1/pbreg (FF)
  Destination:       LED<5> (PAD)
  Source Clock:      m0/clkdiv_17 rising

  Data Path: p1/pbreg to LED<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.282   0.616  p1/pbreg (p1/pbreg)
     LUT3:I0->O            9   0.053   0.778  m0/Mmux_CK11 (CK)
     NAND2:I1->O           1   0.067   0.739  Mm4/XLXI_1/XLXI_2 (Mm4/XLXI_1/XLXN_2)
     NAND2:I0->O           2   0.053   0.745  Mm4/XLXI_1/XLXI_4 (Mm4/XLXN_7)
     NAND2:I0->O           4   0.053   0.745  Mm4/XLXI_1/XLXI_3 (LED_6_OBUF)
     NAND2:I1->O           1   0.067   0.725  Mm4/XLXI_2/XLXI_1 (Mm4/XLXI_2/XLXN_1)
     NAND2:I1->O           3   0.067   0.413  Mm4/XLXI_2/XLXI_3 (LED_5_OBUF)
     OBUF:I->O                 0.000          LED_5_OBUF (LED<5>)
    ----------------------------------------
    Total                      5.403ns (0.642ns logic, 4.761ns route)
                                       (11.9% logic, 88.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 53 / 11
-------------------------------------------------------------------------
Offset:              5.206ns (Levels of Logic = 7)
  Source:            m0/clkdiv_26 (FF)
  Destination:       LED<5> (PAD)
  Source Clock:      clk rising

  Data Path: m0/clkdiv_26 to LED<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               2   0.282   0.419  m0/clkdiv_26 (m0/clkdiv_26)
     LUT3:I2->O            9   0.053   0.778  m0/Mmux_CK11 (CK)
     NAND2:I1->O           1   0.067   0.739  Mm4/XLXI_1/XLXI_2 (Mm4/XLXI_1/XLXN_2)
     NAND2:I0->O           2   0.053   0.745  Mm4/XLXI_1/XLXI_4 (Mm4/XLXN_7)
     NAND2:I0->O           4   0.053   0.745  Mm4/XLXI_1/XLXI_3 (LED_6_OBUF)
     NAND2:I1->O           1   0.067   0.725  Mm4/XLXI_2/XLXI_1 (Mm4/XLXI_2/XLXN_1)
     NAND2:I1->O           3   0.067   0.413  Mm4/XLXI_2/XLXI_3 (LED_5_OBUF)
     OBUF:I->O                 0.000          LED_5_OBUF (LED<5>)
    ----------------------------------------
    Total                      5.206ns (0.642ns logic, 4.564ns route)
                                       (12.3% logic, 87.7% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 34 / 9
-------------------------------------------------------------------------
Delay:               4.990ns (Levels of Logic = 8)
  Source:            SW<15> (PAD)
  Destination:       LED<5> (PAD)

  Data Path: SW<15> to LED<5>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.000   0.485  SW_15_IBUF (SW_15_IBUF)
     LUT3:I1->O            9   0.053   0.778  m0/Mmux_CK11 (CK)
     NAND2:I1->O           1   0.067   0.739  Mm4/XLXI_1/XLXI_2 (Mm4/XLXI_1/XLXN_2)
     NAND2:I0->O           2   0.053   0.745  Mm4/XLXI_1/XLXI_4 (Mm4/XLXN_7)
     NAND2:I0->O           4   0.053   0.745  Mm4/XLXI_1/XLXI_3 (LED_6_OBUF)
     NAND2:I1->O           1   0.067   0.725  Mm4/XLXI_2/XLXI_1 (Mm4/XLXI_2/XLXN_1)
     NAND2:I1->O           3   0.067   0.413  Mm4/XLXI_2/XLXI_3 (LED_5_OBUF)
     OBUF:I->O                 0.000          LED_5_OBUF (LED<5>)
    ----------------------------------------
    Total                      4.990ns (0.360ns logic, 4.630ns route)
                                       (7.2% logic, 92.8% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    6.076|         |         |         |
m0/clkdiv_17   |    6.273|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock m0/clkdiv_17
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
m0/clkdiv_17   |    1.645|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 7.00 secs
Total CPU time to Xst completion: 7.16 secs
 
--> 

Total memory usage is 4619992 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   20 (   0 filtered)
Number of infos    :    4 (   0 filtered)

