

Microchip MPLAB XC8 Assembler V2.32 build 20210201212658 
                                                                                               Mon Jul 05 20:02:21 2021

Microchip MPLAB XC8 C Compiler v2.32 (Free license) build 20210201212658 Og1 
     1                           	processor	18F4550
     2                           	fnconf	rparam,??,?,0
     3                           	pagewidth 120
     4                           	opt	flic
     5                           	psect	cinit,global,reloc=2,class=CODE,delta=1
     6                           	psect	cstackCOMRAM,global,class=COMRAM,space=1,delta=1,lowdata,noexec
     7                           	psect	text0,global,reloc=2,class=CODE,delta=1
     8                           	psect	intsave_regs,global,class=BIGRAM,space=1,delta=1,noexec
     9                           	psect	rparam,global,class=COMRAM,space=1,delta=1,noexec
    10                           	psect	idloc,global,abs,ovrld,class=IDLOC,space=5,delta=1,noexec
    11                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=1,noexec
    12  0000                     
    13                           ; Version 2.20
    14                           ; Generated 12/02/2020 GMT
    15                           ; 
    16                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    17                           ; All rights reserved.
    18                           ; 
    19                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    20                           ; 
    21                           ; Redistribution and use in source and binary forms, with or without modification, are
    22                           ; permitted provided that the following conditions are met:
    23                           ; 
    24                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    25                           ;        conditions and the following disclaimer.
    26                           ; 
    27                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    28                           ;        of conditions and the following disclaimer in the documentation and/or other
    29                           ;        materials provided with the distribution.
    30                           ; 
    31                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    32                           ;        software without specific prior written permission.
    33                           ; 
    34                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    35                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    36                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    37                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    38                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    39                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    40                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    41                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    42                           ; 
    43                           ; 
    44                           ; Code-generator required, PIC18F4550 Definitions
    45                           ; 
    46                           ; SFR Addresses
    47  0000                     _PORTD	set	3971
    48  0000                     _PORTBbits	set	3969
    49  0000                     _TRISE	set	3990
    50  0000                     _TRISD	set	3989
    51  0000                     _TRISC	set	3988
    52  0000                     _TRISB	set	3987
    53  0000                     _TRISA	set	3986
    54                           
    55                           ; #config settings
    56                           
    57                           	psect	cinit
    58  007EF8                     __pcinit:
    59                           	callstack 0
    60  007EF8                     start_initialization:
    61                           	callstack 0
    62  007EF8                     __initialization:
    63                           	callstack 0
    64  007EF8                     end_of_initialization:
    65                           	callstack 0
    66  007EF8                     __end_of__initialization:
    67                           	callstack 0
    68  007EF8  0100               	movlb	0
    69  007EFA  EF7F  F03F         	goto	_main	;jump to C main() function
    70                           
    71                           	psect	cstackCOMRAM
    72  000001                     __pcstackCOMRAM:
    73                           	callstack 0
    74  000001                     ??_main:
    75                           
    76                           ; 1 bytes @ 0x0
    77  000001                     	ds	2
    78                           
    79 ;;
    80 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
    81 ;;
    82 ;; *************** function _main *****************
    83 ;; Defined at:
    84 ;;		line 21 in file "11-3-funcoes-de-atraso.c"
    85 ;; Parameters:    Size  Location     Type
    86 ;;		None
    87 ;; Auto vars:     Size  Location     Type
    88 ;;		None
    89 ;; Return value:  Size  Location     Type
    90 ;;                  1    wreg      void 
    91 ;; Registers used:
    92 ;;		wreg, status,2, status,0
    93 ;; Tracked objects:
    94 ;;		On entry : 0/0
    95 ;;		On exit  : 0/0
    96 ;;		Unchanged: 0/0
    97 ;; Data sizes:     COMRAM   BANK0   BANK1   BANK2   BANK3   BANK4   BANK5   BANK6   BANK7
    98 ;;      Params:         0       0       0       0       0       0       0       0       0
    99 ;;      Locals:         0       0       0       0       0       0       0       0       0
   100 ;;      Temps:          2       0       0       0       0       0       0       0       0
   101 ;;      Totals:         2       0       0       0       0       0       0       0       0
   102 ;;Total ram usage:        2 bytes
   103 ;; This function calls:
   104 ;;		Nothing
   105 ;; This function is called by:
   106 ;;		Startup code after reset
   107 ;; This function uses a non-reentrant model
   108 ;;
   109                           
   110                           	psect	text0
   111  007EFE                     __ptext0:
   112                           	callstack 0
   113  007EFE                     _main:
   114                           	callstack 31
   115  007EFE  0E00               	movlw	0
   116  007F00  6E92               	movwf	146,c	;volatile
   117  007F02  0E04               	movlw	4
   118  007F04  6E93               	movwf	147,c	;volatile
   119  007F06  0E00               	movlw	0
   120  007F08  6E94               	movwf	148,c	;volatile
   121  007F0A  0E00               	movlw	0
   122  007F0C  6E95               	movwf	149,c	;volatile
   123  007F0E  0E00               	movlw	0
   124  007F10  6E96               	movwf	150,c	;volatile
   125  007F12                     l704:
   126  007F12  A481               	btfss	129,2,c	;volatile
   127  007F14  EF8E  F03F         	goto	u11
   128  007F18  EF90  F03F         	goto	u10
   129  007F1C                     u11:
   130  007F1C  EFFA  F03F         	goto	l738
   131  007F20                     u10:
   132  007F20  0E80               	movlw	128
   133  007F22  6E83               	movwf	131,c	;volatile
   134  007F24  0E10               	movlw	16
   135  007F26  6E02               	movwf	(??_main+1)^0,c
   136  007F28  0E39               	movlw	57
   137  007F2A  6E01               	movwf	??_main^0,c
   138  007F2C  0E0E               	movlw	14
   139  007F2E                     u27:
   140  007F2E  2EE8               	decfsz	wreg,f,c
   141  007F30  D7FE               	bra	u27
   142  007F32  2E01               	decfsz	??_main^0,f,c
   143  007F34  D7FC               	bra	u27
   144  007F36  2E02               	decfsz	(??_main+1)^0,f,c
   145  007F38  D7FA               	bra	u27
   146  007F3A  90D8               	bcf	status,0,c
   147  007F3C  3283               	rrcf	131,f,c
   148  007F3E  0E10               	movlw	16
   149  007F40  6E02               	movwf	(??_main+1)^0,c
   150  007F42  0E39               	movlw	57
   151  007F44  6E01               	movwf	??_main^0,c
   152  007F46  0E0E               	movlw	14
   153  007F48                     u37:
   154  007F48  2EE8               	decfsz	wreg,f,c
   155  007F4A  D7FE               	bra	u37
   156  007F4C  2E01               	decfsz	??_main^0,f,c
   157  007F4E  D7FC               	bra	u37
   158  007F50  2E02               	decfsz	(??_main+1)^0,f,c
   159  007F52  D7FA               	bra	u37
   160  007F54  90D8               	bcf	status,0,c
   161  007F56  3283               	rrcf	131,f,c
   162  007F58  0E10               	movlw	16
   163  007F5A  6E02               	movwf	(??_main+1)^0,c
   164  007F5C  0E39               	movlw	57
   165  007F5E  6E01               	movwf	??_main^0,c
   166  007F60  0E0E               	movlw	14
   167  007F62                     u47:
   168  007F62  2EE8               	decfsz	wreg,f,c
   169  007F64  D7FE               	bra	u47
   170  007F66  2E01               	decfsz	??_main^0,f,c
   171  007F68  D7FC               	bra	u47
   172  007F6A  2E02               	decfsz	(??_main+1)^0,f,c
   173  007F6C  D7FA               	bra	u47
   174  007F6E  90D8               	bcf	status,0,c
   175  007F70  3283               	rrcf	131,f,c
   176  007F72  0E10               	movlw	16
   177  007F74  6E02               	movwf	(??_main+1)^0,c
   178  007F76  0E39               	movlw	57
   179  007F78  6E01               	movwf	??_main^0,c
   180  007F7A  0E0E               	movlw	14
   181  007F7C                     u57:
   182  007F7C  2EE8               	decfsz	wreg,f,c
   183  007F7E  D7FE               	bra	u57
   184  007F80  2E01               	decfsz	??_main^0,f,c
   185  007F82  D7FC               	bra	u57
   186  007F84  2E02               	decfsz	(??_main+1)^0,f,c
   187  007F86  D7FA               	bra	u57
   188  007F88  90D8               	bcf	status,0,c
   189  007F8A  3283               	rrcf	131,f,c
   190  007F8C  0E10               	movlw	16
   191  007F8E  6E02               	movwf	(??_main+1)^0,c
   192  007F90  0E39               	movlw	57
   193  007F92  6E01               	movwf	??_main^0,c
   194  007F94  0E0E               	movlw	14
   195  007F96                     u67:
   196  007F96  2EE8               	decfsz	wreg,f,c
   197  007F98  D7FE               	bra	u67
   198  007F9A  2E01               	decfsz	??_main^0,f,c
   199  007F9C  D7FC               	bra	u67
   200  007F9E  2E02               	decfsz	(??_main+1)^0,f,c
   201  007FA0  D7FA               	bra	u67
   202  007FA2  90D8               	bcf	status,0,c
   203  007FA4  3283               	rrcf	131,f,c
   204  007FA6  0E10               	movlw	16
   205  007FA8  6E02               	movwf	(??_main+1)^0,c
   206  007FAA  0E39               	movlw	57
   207  007FAC  6E01               	movwf	??_main^0,c
   208  007FAE  0E0E               	movlw	14
   209  007FB0                     u77:
   210  007FB0  2EE8               	decfsz	wreg,f,c
   211  007FB2  D7FE               	bra	u77
   212  007FB4  2E01               	decfsz	??_main^0,f,c
   213  007FB6  D7FC               	bra	u77
   214  007FB8  2E02               	decfsz	(??_main+1)^0,f,c
   215  007FBA  D7FA               	bra	u77
   216  007FBC  90D8               	bcf	status,0,c
   217  007FBE  3283               	rrcf	131,f,c
   218  007FC0  0E10               	movlw	16
   219  007FC2  6E02               	movwf	(??_main+1)^0,c
   220  007FC4  0E39               	movlw	57
   221  007FC6  6E01               	movwf	??_main^0,c
   222  007FC8  0E0E               	movlw	14
   223  007FCA                     u87:
   224  007FCA  2EE8               	decfsz	wreg,f,c
   225  007FCC  D7FE               	bra	u87
   226  007FCE  2E01               	decfsz	??_main^0,f,c
   227  007FD0  D7FC               	bra	u87
   228  007FD2  2E02               	decfsz	(??_main+1)^0,f,c
   229  007FD4  D7FA               	bra	u87
   230  007FD6  90D8               	bcf	status,0,c
   231  007FD8  3283               	rrcf	131,f,c
   232  007FDA  0E10               	movlw	16
   233  007FDC  6E02               	movwf	(??_main+1)^0,c
   234  007FDE  0E39               	movlw	57
   235  007FE0  6E01               	movwf	??_main^0,c
   236  007FE2  0E0E               	movlw	14
   237  007FE4                     u97:
   238  007FE4  2EE8               	decfsz	wreg,f,c
   239  007FE6  D7FE               	bra	u97
   240  007FE8  2E01               	decfsz	??_main^0,f,c
   241  007FEA  D7FC               	bra	u97
   242  007FEC  2E02               	decfsz	(??_main+1)^0,f,c
   243  007FEE  D7FA               	bra	u97
   244  007FF0  EF89  F03F         	goto	l704
   245  007FF4                     l738:
   246  007FF4  0E00               	movlw	0
   247  007FF6  6E83               	movwf	131,c	;volatile
   248  007FF8  EF89  F03F         	goto	l704
   249  007FFC  EF00  F000         	goto	start
   250  008000                     __end_of_main:
   251                           	callstack 0
   252  0000                     
   253                           	psect	rparam
   254  0000                     
   255                           	psect	idloc
   256                           
   257                           ;Config register IDLOC0 @ 0x200000
   258                           ;	unspecified, using default values
   259  200000                     	org	2097152
   260  200000  FF                 	db	255
   261                           
   262                           ;Config register IDLOC1 @ 0x200001
   263                           ;	unspecified, using default values
   264  200001                     	org	2097153
   265  200001  FF                 	db	255
   266                           
   267                           ;Config register IDLOC2 @ 0x200002
   268                           ;	unspecified, using default values
   269  200002                     	org	2097154
   270  200002  FF                 	db	255
   271                           
   272                           ;Config register IDLOC3 @ 0x200003
   273                           ;	unspecified, using default values
   274  200003                     	org	2097155
   275  200003  FF                 	db	255
   276                           
   277                           ;Config register IDLOC4 @ 0x200004
   278                           ;	unspecified, using default values
   279  200004                     	org	2097156
   280  200004  FF                 	db	255
   281                           
   282                           ;Config register IDLOC5 @ 0x200005
   283                           ;	unspecified, using default values
   284  200005                     	org	2097157
   285  200005  FF                 	db	255
   286                           
   287                           ;Config register IDLOC6 @ 0x200006
   288                           ;	unspecified, using default values
   289  200006                     	org	2097158
   290  200006  FF                 	db	255
   291                           
   292                           ;Config register IDLOC7 @ 0x200007
   293                           ;	unspecified, using default values
   294  200007                     	org	2097159
   295  200007  FF                 	db	255
   296                           
   297                           	psect	config
   298                           
   299                           ;Config register CONFIG1L @ 0x300000
   300                           ;	PLL Prescaler Selection bits
   301                           ;	PLLDIV = 1, No prescale (4 MHz oscillator input drives PLL directly)
   302                           ;	System Clock Postscaler Selection bits
   303                           ;	CPUDIV = OSC1_PLL2, [Primary Oscillator Src: /1][96 MHz PLL Src: /2]
   304                           ;	USB Clock Selection bit (used in Full-Speed USB mode only; UCFG:FSEN = 1)
   305                           ;	USBDIV = 1, USB clock source comes directly from the primary oscillator block with no 
      +                          postscale
   306  300000                     	org	3145728
   307  300000  00                 	db	0
   308                           
   309                           ;Config register CONFIG1H @ 0x300001
   310                           ;	Oscillator Selection bits
   311                           ;	FOSC = HS, HS oscillator (HS)
   312                           ;	Fail-Safe Clock Monitor Enable bit
   313                           ;	FCMEN = OFF, Fail-Safe Clock Monitor disabled
   314                           ;	Internal/External Oscillator Switchover bit
   315                           ;	IESO = OFF, Oscillator Switchover mode disabled
   316  300001                     	org	3145729
   317  300001  0C                 	db	12
   318                           
   319                           ;Config register CONFIG2L @ 0x300002
   320                           ;	Power-up Timer Enable bit
   321                           ;	PWRT = ON, PWRT enabled
   322                           ;	Brown-out Reset Enable bits
   323                           ;	BOR = ON, Brown-out Reset enabled in hardware only (SBOREN is disabled)
   324                           ;	Brown-out Reset Voltage bits
   325                           ;	BORV = 1, Setting 2 4.33V
   326                           ;	USB Voltage Regulator Enable bit
   327                           ;	VREGEN = OFF, USB voltage regulator disabled
   328  300002                     	org	3145730
   329  300002  0E                 	db	14
   330                           
   331                           ;Config register CONFIG2H @ 0x300003
   332                           ;	Watchdog Timer Enable bit
   333                           ;	WDT = OFF, WDT disabled (control is placed on the SWDTEN bit)
   334                           ;	Watchdog Timer Postscale Select bits
   335                           ;	WDTPS = 32768, 1:32768
   336  300003                     	org	3145731
   337  300003  1E                 	db	30
   338                           
   339                           ; Padding undefined space
   340  300004                     	org	3145732
   341  300004  FF                 	db	255
   342                           
   343                           ;Config register CONFIG3H @ 0x300005
   344                           ;	CCP2 MUX bit
   345                           ;	CCP2MX = ON, CCP2 input/output is multiplexed with RC1
   346                           ;	PORTB A/D Enable bit
   347                           ;	PBADEN = OFF, PORTB<4:0> pins are configured as digital I/O on Reset
   348                           ;	Low-Power Timer 1 Oscillator Enable bit
   349                           ;	LPT1OSC = OFF, Timer1 configured for higher power operation
   350                           ;	MCLR Pin Enable bit
   351                           ;	MCLRE = ON, MCLR pin enabled; RE3 input pin disabled
   352  300005                     	org	3145733
   353  300005  81                 	db	129
   354                           
   355                           ;Config register CONFIG4L @ 0x300006
   356                           ;	Stack Full/Underflow Reset Enable bit
   357                           ;	STVREN = ON, Stack full/underflow will cause Reset
   358                           ;	Single-Supply ICSP Enable bit
   359                           ;	LVP = OFF, Single-Supply ICSP disabled
   360                           ;	Dedicated In-Circuit Debug/Programming Port (ICPORT) Enable bit
   361                           ;	ICPRT = OFF, ICPORT disabled
   362                           ;	Extended Instruction Set Enable bit
   363                           ;	XINST = OFF, Instruction set extension and Indexed Addressing mode disabled (Legacy mo
      +                          de)
   364                           ;	Background Debugger Enable bit
   365                           ;	DEBUG = 0x1, unprogrammed default
   366  300006                     	org	3145734
   367  300006  81                 	db	129
   368                           
   369                           ; Padding undefined space
   370  300007                     	org	3145735
   371  300007  FF                 	db	255
   372                           
   373                           ;Config register CONFIG5L @ 0x300008
   374                           ;	Code Protection bit
   375                           ;	CP0 = OFF, Block 0 (000800-001FFFh) is not code-protected
   376                           ;	Code Protection bit
   377                           ;	CP1 = OFF, Block 1 (002000-003FFFh) is not code-protected
   378                           ;	Code Protection bit
   379                           ;	CP2 = OFF, Block 2 (004000-005FFFh) is not code-protected
   380                           ;	Code Protection bit
   381                           ;	CP3 = OFF, Block 3 (006000-007FFFh) is not code-protected
   382  300008                     	org	3145736
   383  300008  0F                 	db	15
   384                           
   385                           ;Config register CONFIG5H @ 0x300009
   386                           ;	Boot Block Code Protection bit
   387                           ;	CPB = OFF, Boot block (000000-0007FFh) is not code-protected
   388                           ;	Data EEPROM Code Protection bit
   389                           ;	CPD = OFF, Data EEPROM is not code-protected
   390  300009                     	org	3145737
   391  300009  C0                 	db	192
   392                           
   393                           ;Config register CONFIG6L @ 0x30000A
   394                           ;	Write Protection bit
   395                           ;	WRT0 = OFF, Block 0 (000800-001FFFh) is not write-protected
   396                           ;	Write Protection bit
   397                           ;	WRT1 = OFF, Block 1 (002000-003FFFh) is not write-protected
   398                           ;	Write Protection bit
   399                           ;	WRT2 = OFF, Block 2 (004000-005FFFh) is not write-protected
   400                           ;	Write Protection bit
   401                           ;	WRT3 = OFF, Block 3 (006000-007FFFh) is not write-protected
   402  30000A                     	org	3145738
   403  30000A  0F                 	db	15
   404                           
   405                           ;Config register CONFIG6H @ 0x30000B
   406                           ;	Configuration Register Write Protection bit
   407                           ;	WRTC = OFF, Configuration registers (300000-3000FFh) are not write-protected
   408                           ;	Boot Block Write Protection bit
   409                           ;	WRTB = OFF, Boot block (000000-0007FFh) is not write-protected
   410                           ;	Data EEPROM Write Protection bit
   411                           ;	WRTD = OFF, Data EEPROM is not write-protected
   412  30000B                     	org	3145739
   413  30000B  E0                 	db	224
   414                           
   415                           ;Config register CONFIG7L @ 0x30000C
   416                           ;	Table Read Protection bit
   417                           ;	EBTR0 = OFF, Block 0 (000800-001FFFh) is not protected from table reads executed in ot
      +                          her blocks
   418                           ;	Table Read Protection bit
   419                           ;	EBTR1 = OFF, Block 1 (002000-003FFFh) is not protected from table reads executed in ot
      +                          her blocks
   420                           ;	Table Read Protection bit
   421                           ;	EBTR2 = OFF, Block 2 (004000-005FFFh) is not protected from table reads executed in ot
      +                          her blocks
   422                           ;	Table Read Protection bit
   423                           ;	EBTR3 = OFF, Block 3 (006000-007FFFh) is not protected from table reads executed in ot
      +                          her blocks
   424  30000C                     	org	3145740
   425  30000C  0F                 	db	15
   426                           
   427                           ;Config register CONFIG7H @ 0x30000D
   428                           ;	Boot Block Table Read Protection bit
   429                           ;	EBTRB = OFF, Boot block (000000-0007FFh) is not protected from table reads executed in
      +                           other blocks
   430  30000D                     	org	3145741
   431  30000D  40                 	db	64
   432                           tosu	equ	0xFFF
   433                           tosh	equ	0xFFE
   434                           tosl	equ	0xFFD
   435                           stkptr	equ	0xFFC
   436                           pclatu	equ	0xFFB
   437                           pclath	equ	0xFFA
   438                           pcl	equ	0xFF9
   439                           tblptru	equ	0xFF8
   440                           tblptrh	equ	0xFF7
   441                           tblptrl	equ	0xFF6
   442                           tablat	equ	0xFF5
   443                           prodh	equ	0xFF4
   444                           prodl	equ	0xFF3
   445                           indf0	equ	0xFEF
   446                           postinc0	equ	0xFEE
   447                           postdec0	equ	0xFED
   448                           preinc0	equ	0xFEC
   449                           plusw0	equ	0xFEB
   450                           fsr0h	equ	0xFEA
   451                           fsr0l	equ	0xFE9
   452                           wreg	equ	0xFE8
   453                           indf1	equ	0xFE7
   454                           postinc1	equ	0xFE6
   455                           postdec1	equ	0xFE5
   456                           preinc1	equ	0xFE4
   457                           plusw1	equ	0xFE3
   458                           fsr1h	equ	0xFE2
   459                           fsr1l	equ	0xFE1
   460                           bsr	equ	0xFE0
   461                           indf2	equ	0xFDF
   462                           postinc2	equ	0xFDE
   463                           postdec2	equ	0xFDD
   464                           preinc2	equ	0xFDC
   465                           plusw2	equ	0xFDB
   466                           fsr2h	equ	0xFDA
   467                           fsr2l	equ	0xFD9
   468                           status	equ	0xFD8

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         0
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMRAM           95      2       2
    BANK0           160      0       0
    BANK1           256      0       0
    BANK2           256      0       0
    BANK3           256      0       0
    BANK4           256      0       0
    BANK5           256      0       0
    BANK6           256      0       0
    BANK7           256      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMRAM

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _main in BANK4

    None.

Critical Paths under _main in BANK5

    None.

Critical Paths under _main in BANK6

    None.

Critical Paths under _main in BANK7

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0       0
                                              0 COMRAM     2     2      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 0
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMRAM           5F      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMRAM              5F      2       2       1        2.1%
STACK                0      0       0       2        0.0%
DATA                 0      0       0       3        0.0%
BITBANK0            A0      0       0       4        0.0%
BANK0               A0      0       0       5        0.0%
BITBANK1           100      0       0       6        0.0%
BANK1              100      0       0       7        0.0%
BITBANK2           100      0       0       8        0.0%
BANK2              100      0       0       9        0.0%
BITBANK3           100      0       0      10        0.0%
BANK3              100      0       0      11        0.0%
BITBANK4           100      0       0      12        0.0%
BANK4              100      0       0      13        0.0%
BITBANK5           100      0       0      14        0.0%
BANK5              100      0       0      15        0.0%
BITBANK6           100      0       0      16        0.0%
BANK6              100      0       0      17        0.0%
BITBANK7           100      0       0      18        0.0%
BANK7              100      0       0      19        0.0%
ABS                  0      0       0      20        0.0%
BIGRAM             7FF      0       0      21        0.0%
BITSFR               0      0       0     200        0.0%
SFR                  0      0       0     200        0.0%


Microchip Technology PIC18 Macro Assembler V2.32 build 20210201212658 
Symbol Table                                                                                   Mon Jul 05 20:02:21 2021

                     u10 7F20                       u11 7F1C                       u27 7F2E  
                     u37 7F48                       u47 7F62                       u57 7F7C  
                     u67 7F96                       u77 7FB0                       u87 7FCA  
                     u97 7FE4                      l710 7F3A                      l702 7EFE  
                    l720 7F72                      l712 7F3E                      l704 7F12  
                    l730 7FBC                      l722 7F88                      l714 7F54  
                    l706 7F20                      l732 7FC0                      l724 7F8C  
                    l716 7F58                      l708 7F24                      l734 7FD6  
                    l726 7FA2                      l718 7F6E                      l736 7FDA  
                    l728 7FA6                      l738 7FF4                      wreg 000FE8  
                   _main 7EFE                     start 0000             ___param_bank 000000  
                  ?_main 0001                    _PORTD 000F83                    _TRISA 000F92  
                  _TRISB 000F93                    _TRISC 000F94                    _TRISD 000F95  
                  _TRISE 000F96                    status 000FD8          __initialization 7EF8  
           __end_of_main 8000                   ??_main 0001            __activetblptr 000000  
                 isa$std 000001               __accesstop 0060  __end_of__initialization 7EF8  
          ___rparam_used 000001           __pcstackCOMRAM 0001                  __Hparam 0000  
                __Lparam 0000                  __pcinit 7EF8                  __ramtop 0800  
                __ptext0 7EFE     end_of_initialization 7EF8                _PORTBbits 000F81  
    start_initialization 7EF8                 __Hrparam 0000                 __Lrparam 0000  
          __size_of_main 0102                 isa$xinst 000000  
