// -------------------------------------------------------------
// 
// File Name: D:\ljx\code\GUIDANCE-ljx3\slsf_randgen\slsf\reportsneo\2024-06-06-16-53-16\Verilog_hdlsrc\sampleModel1507\sampleModel1507_1_sub\Mysubsystem_33.v
// Created: 2024-06-10 05:31:22
// 
// Generated by MATLAB 9.14 and HDL Coder 4.1
// 
// -------------------------------------------------------------


// -------------------------------------------------------------
// 
// Module: Mysubsystem_33
// Source Path: sampleModel1507_1_sub/Subsystem/Mysubsystem_33
// Hierarchy Level: 1
// 
// -------------------------------------------------------------

`timescale 1 ns / 1 ns

module Mysubsystem_33
          (clk,
           reset,
           enb,
           In1,
           In2,
           Out1);


  input   clk;
  input   reset;
  input   enb;
  input   In1;
  input   [15:0] In2;  // uint16
  output  [31:0] Out1;  // uint32


  wire [15:0] cfblk31_const_val_1;  // uint16
  wire [15:0] cfblk31_out1;  // uint16
  reg [15:0] cfblk149_reg [0:1];  // ufix16 [2]
  wire [15:0] cfblk149_reg_next [0:1];  // ufix16 [2]
  wire [15:0] cfblk149_out1;  // uint16
  wire signed [31:0] cfblk8_sub_temp;  // sfix32
  wire signed [31:0] cfblk8_1;  // sfix32
  wire signed [31:0] cfblk8_2;  // sfix32
  wire [15:0] cfblk8_out1;  // uint16
  wire [31:0] cfblk49_out1;  // uint32


  assign cfblk31_const_val_1 = 16'b0000000000000000;



  always @(posedge clk or posedge reset)
    begin : cfblk149_process
      if (reset == 1'b1) begin
        cfblk149_reg[0] <= 16'b0000000000000000;
        cfblk149_reg[1] <= 16'b0000000000000000;
      end
      else begin
        if (enb) begin
          cfblk149_reg[0] <= cfblk149_reg_next[0];
          cfblk149_reg[1] <= cfblk149_reg_next[1];
        end
      end
    end

  assign cfblk149_out1 = cfblk149_reg[1];
  assign cfblk149_reg_next[0] = cfblk31_out1;
  assign cfblk149_reg_next[1] = cfblk149_reg[0];



  assign cfblk8_1 = {31'b0, In1};
  assign cfblk8_2 = {16'b0, cfblk149_out1};
  assign cfblk8_sub_temp = cfblk8_1 - cfblk8_2;
  assign cfblk8_out1 = cfblk8_sub_temp[15:0];



  assign cfblk31_out1 = cfblk8_out1 + cfblk31_const_val_1;



  DotProduct u_cfblk49_inst (.in1(In2),  // uint16
                             .in2(cfblk31_out1),  // uint16
                             .out1(cfblk49_out1)  // uint32
                             );

  assign Out1 = cfblk49_out1;

endmodule  // Mysubsystem_33

