// Seed: 1487523568
`define pp_5 0
`define pp_6 0
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input logic id_1,
    output id_2,
    output id_3,
    input id_4
);
  always @* begin
    SystemTFIdentifier(1);
    SystemTFIdentifier(id_0, 1);
  end
endmodule
