============================================================
  Generated by:           Genus(TM) Synthesis Solution 18.14-s037_1
  Generated on:           May 06 2020  05:59:44 pm
  Module:                 lfsr_behavioral
  Operating conditions:   PVT_0P9V_125C 
  Interconnect mode:      global
  Area mode:              physical library
============================================================


Path 1: MET (4771 ps) Late External Delay Assertion at pin prob_bit
          Group: I2O
     Startpoint: (R) probability[0]
          Clock: (R) clk
       Endpoint: (R) prob_bit
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
        Drv Adjust:+       0            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
      Output Delay:-    2000                  
       Uncertainty:-     100                  
     Required Time:=    7900                  
      Launch Clock:-       0                  
       Input Delay:-    2000                  
         Data Path:-    1129                  
             Slack:=    4771                  

Exceptions/Constraints:
  input_delay              2000            chip.sdc_line_7_24_1 
  output_delay             2000            chip.sdc_line_8      

#----------------------------------------------------------------------------------------------------
#        Timing Point         Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                  (fF)  (ps)  (ps)   (ps)  Location 
#----------------------------------------------------------------------------------------------------
  probability[0]              -       -     R     (arrival)      1  1.8     0     0    2000    (-,-) 
  prob_gen_inst/g6070__5266/Y -       AN->Y R     NOR2BX1        1  2.0   121   119    2119    (-,-) 
  prob_gen_inst/g6063__7675/Y -       A0->Y F     AOI22X1        1  2.0   190   205    2324    (-,-) 
  prob_gen_inst/g6062__2391/Y -       A1->Y R     OAI22X1        1  2.0   167   198    2522    (-,-) 
  prob_gen_inst/g6061__2900/Y -       B1->Y F     AOI222X1       1  1.8   221   221    2743    (-,-) 
  prob_gen_inst/g6060__6877/Y -       D->Y  F     OR4X1          1  2.3    92   316    3058    (-,-) 
  prob_gen_inst/g6059__1309/Y -       C0->Y R     OAI211X2       1  1.6    95    71    3129    (-,-) 
  prob_bit                    -       -     R     (port)         -    -     -     0    3129    (-,-) 
#----------------------------------------------------------------------------------------------------



Path 2: MET (9046 ps) Setup Check with Pin lfsr_inst/shift_value_reg[0]/CK->D
          Group: C2C
     Startpoint: (R) lfsr_inst/shift_value_reg[11]/CK
          Clock: (R) clk
       Endpoint: (R) lfsr_inst/shift_value_reg[0]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     113                  
       Uncertainty:-     100                  
     Required Time:=    9787                  
      Launch Clock:-       0                  
         Data Path:-     741                  
             Slack:=    9046                  

#---------------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  lfsr_inst/shift_value_reg[11]/CK -       -     R     (arrival)     16    -   150     -       0    (-,-) 
  lfsr_inst/shift_value_reg[11]/Q  -       CK->Q F     DFFSRHQX1      2  2.9    84   335     335    (-,-) 
  lfsr_inst/g381__1474/Y           -       A->Y  R     XNOR2X1        1  2.0    59   236     571    (-,-) 
  lfsr_inst/g380__3772/Y           -       B->Y  R     CLKXOR2X1      1  1.9    58   170     741    (-,-) 
  lfsr_inst/shift_value_reg[0]/D   -       -     R     DFFSRHQX1      1    -     -     0     741    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 3: MET (9445 ps) Setup Check with Pin lfsr_inst/shift_value_reg[7]/CK->D
          Group: C2C
     Startpoint: (R) lfsr_inst/shift_value_reg[6]/CK
          Clock: (R) clk
       Endpoint: (R) lfsr_inst/shift_value_reg[7]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     135                  
       Uncertainty:-     100                  
     Required Time:=    9765                  
      Launch Clock:-       0                  
         Data Path:-     320                  
             Slack:=    9445                  

#--------------------------------------------------------------------------------------------------------
#          Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  lfsr_inst/shift_value_reg[6]/CK -       -     R     (arrival)     16    -   150     -       0    (-,-) 
  lfsr_inst/shift_value_reg[6]/Q  -       CK->Q R     DFFSRHQX1      3  4.5   104   320     320    (-,-) 
  lfsr_inst/shift_value_reg[7]/D  -       -     R     DFFSRHQX1      3    -     -     0     320    (-,-) 
#--------------------------------------------------------------------------------------------------------



Path 4: MET (9454 ps) Setup Check with Pin lfsr_inst/shift_value_reg[3]/CK->D
          Group: C2C
     Startpoint: (R) lfsr_inst/shift_value_reg[2]/CK
          Clock: (R) clk
       Endpoint: (R) lfsr_inst/shift_value_reg[3]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     131                  
       Uncertainty:-     100                  
     Required Time:=    9769                  
      Launch Clock:-       0                  
         Data Path:-     316                  
             Slack:=    9454                  

#--------------------------------------------------------------------------------------------------------
#          Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  lfsr_inst/shift_value_reg[2]/CK -       -     R     (arrival)     16    -   150     -       0    (-,-) 
  lfsr_inst/shift_value_reg[2]/Q  -       CK->Q R     DFFSRHQX1      3  4.1    95   316     316    (-,-) 
  lfsr_inst/shift_value_reg[3]/D  -       -     R     DFFSRHQX1      3    -     -     0     316    (-,-) 
#--------------------------------------------------------------------------------------------------------



Path 5: MET (9458 ps) Setup Check with Pin lfsr_inst/shift_value_reg[6]/CK->D
          Group: C2C
     Startpoint: (R) lfsr_inst/shift_value_reg[5]/CK
          Clock: (R) clk
       Endpoint: (R) lfsr_inst/shift_value_reg[6]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     129                  
       Uncertainty:-     100                  
     Required Time:=    9771                  
      Launch Clock:-       0                  
         Data Path:-     313                  
             Slack:=    9458                  

#--------------------------------------------------------------------------------------------------------
#          Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  lfsr_inst/shift_value_reg[5]/CK -       -     R     (arrival)     16    -   150     -       0    (-,-) 
  lfsr_inst/shift_value_reg[5]/Q  -       CK->Q R     DFFSRHQX1      3  3.9    91   313     313    (-,-) 
  lfsr_inst/shift_value_reg[6]/D  -       -     R     DFFSRHQX1      3    -     -     0     313    (-,-) 
#--------------------------------------------------------------------------------------------------------



Path 6: MET (9475 ps) Setup Check with Pin lfsr_inst/shift_value_reg[1]/CK->D
          Group: C2C
     Startpoint: (R) lfsr_inst/shift_value_reg[0]/CK
          Clock: (R) clk
       Endpoint: (R) lfsr_inst/shift_value_reg[1]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     121                  
       Uncertainty:-     100                  
     Required Time:=    9779                  
      Launch Clock:-       0                  
         Data Path:-     304                  
             Slack:=    9475                  

#--------------------------------------------------------------------------------------------------------
#          Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  lfsr_inst/shift_value_reg[0]/CK -       -     R     (arrival)     16    -   150     -       0    (-,-) 
  lfsr_inst/shift_value_reg[0]/Q  -       CK->Q R     DFFSRHQX1      2  3.1    75   304     304    (-,-) 
  lfsr_inst/shift_value_reg[1]/D  -       -     R     DFFSRHQX1      2    -     -     0     304    (-,-) 
#--------------------------------------------------------------------------------------------------------



Path 7: MET (9475 ps) Setup Check with Pin lfsr_inst/shift_value_reg[2]/CK->D
          Group: C2C
     Startpoint: (R) lfsr_inst/shift_value_reg[1]/CK
          Clock: (R) clk
       Endpoint: (R) lfsr_inst/shift_value_reg[2]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     121                  
       Uncertainty:-     100                  
     Required Time:=    9779                  
      Launch Clock:-       0                  
         Data Path:-     304                  
             Slack:=    9475                  

#--------------------------------------------------------------------------------------------------------
#          Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  lfsr_inst/shift_value_reg[1]/CK -       -     R     (arrival)     16    -   150     -       0    (-,-) 
  lfsr_inst/shift_value_reg[1]/Q  -       CK->Q R     DFFSRHQX1      2  3.1    75   304     304    (-,-) 
  lfsr_inst/shift_value_reg[2]/D  -       -     R     DFFSRHQX1      2    -     -     0     304    (-,-) 
#--------------------------------------------------------------------------------------------------------



Path 8: MET (9475 ps) Setup Check with Pin lfsr_inst/shift_value_reg[4]/CK->D
          Group: C2C
     Startpoint: (R) lfsr_inst/shift_value_reg[3]/CK
          Clock: (R) clk
       Endpoint: (R) lfsr_inst/shift_value_reg[4]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     121                  
       Uncertainty:-     100                  
     Required Time:=    9779                  
      Launch Clock:-       0                  
         Data Path:-     304                  
             Slack:=    9475                  

#--------------------------------------------------------------------------------------------------------
#          Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  lfsr_inst/shift_value_reg[3]/CK -       -     R     (arrival)     16    -   150     -       0    (-,-) 
  lfsr_inst/shift_value_reg[3]/Q  -       CK->Q R     DFFSRHQX1      2  3.1    75   304     304    (-,-) 
  lfsr_inst/shift_value_reg[4]/D  -       -     R     DFFSRHQX1      2    -     -     0     304    (-,-) 
#--------------------------------------------------------------------------------------------------------



Path 9: MET (9475 ps) Setup Check with Pin lfsr_inst/shift_value_reg[5]/CK->D
          Group: C2C
     Startpoint: (R) lfsr_inst/shift_value_reg[4]/CK
          Clock: (R) clk
       Endpoint: (R) lfsr_inst/shift_value_reg[5]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     121                  
       Uncertainty:-     100                  
     Required Time:=    9779                  
      Launch Clock:-       0                  
         Data Path:-     304                  
             Slack:=    9475                  

#--------------------------------------------------------------------------------------------------------
#          Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  lfsr_inst/shift_value_reg[4]/CK -       -     R     (arrival)     16    -   150     -       0    (-,-) 
  lfsr_inst/shift_value_reg[4]/Q  -       CK->Q R     DFFSRHQX1      2  3.1    75   304     304    (-,-) 
  lfsr_inst/shift_value_reg[5]/D  -       -     R     DFFSRHQX1      2    -     -     0     304    (-,-) 
#--------------------------------------------------------------------------------------------------------



Path 10: MET (9475 ps) Setup Check with Pin lfsr_inst/shift_value_reg[13]/CK->D
          Group: C2C
     Startpoint: (R) lfsr_inst/shift_value_reg[12]/CK
          Clock: (R) clk
       Endpoint: (R) lfsr_inst/shift_value_reg[13]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     121                  
       Uncertainty:-     100                  
     Required Time:=    9779                  
      Launch Clock:-       0                  
         Data Path:-     304                  
             Slack:=    9475                  

#---------------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  lfsr_inst/shift_value_reg[12]/CK -       -     R     (arrival)     16    -   150     -       0    (-,-) 
  lfsr_inst/shift_value_reg[12]/Q  -       CK->Q R     DFFSRHQX1      2  3.1    75   304     304    (-,-) 
  lfsr_inst/shift_value_reg[13]/D  -       -     R     DFFSRHQX1      2    -     -     0     304    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 11: MET (9475 ps) Setup Check with Pin lfsr_inst/shift_value_reg[14]/CK->D
          Group: C2C
     Startpoint: (R) lfsr_inst/shift_value_reg[13]/CK
          Clock: (R) clk
       Endpoint: (R) lfsr_inst/shift_value_reg[14]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     121                  
       Uncertainty:-     100                  
     Required Time:=    9779                  
      Launch Clock:-       0                  
         Data Path:-     304                  
             Slack:=    9475                  

#---------------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  lfsr_inst/shift_value_reg[13]/CK -       -     R     (arrival)     16    -   150     -       0    (-,-) 
  lfsr_inst/shift_value_reg[13]/Q  -       CK->Q R     DFFSRHQX1      2  3.1    75   304     304    (-,-) 
  lfsr_inst/shift_value_reg[14]/D  -       -     R     DFFSRHQX1      2    -     -     0     304    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 12: MET (9479 ps) Setup Check with Pin lfsr_inst/shift_value_reg[12]/CK->D
          Group: C2C
     Startpoint: (R) lfsr_inst/shift_value_reg[11]/CK
          Clock: (R) clk
       Endpoint: (R) lfsr_inst/shift_value_reg[12]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     119                  
       Uncertainty:-     100                  
     Required Time:=    9781                  
      Launch Clock:-       0                  
         Data Path:-     302                  
             Slack:=    9479                  

#---------------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  lfsr_inst/shift_value_reg[11]/CK -       -     R     (arrival)     16    -   150     -       0    (-,-) 
  lfsr_inst/shift_value_reg[11]/Q  -       CK->Q R     DFFSRHQX1      2  2.9    71   302     302    (-,-) 
  lfsr_inst/shift_value_reg[12]/D  -       -     R     DFFSRHQX1      2    -     -     0     302    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 13: MET (9500 ps) Setup Check with Pin lfsr_inst/shift_value_reg[8]/CK->D
          Group: C2C
     Startpoint: (R) lfsr_inst/shift_value_reg[7]/CK
          Clock: (R) clk
       Endpoint: (R) lfsr_inst/shift_value_reg[8]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     109                  
       Uncertainty:-     100                  
     Required Time:=    9791                  
      Launch Clock:-       0                  
         Data Path:-     290                  
             Slack:=    9500                  

#--------------------------------------------------------------------------------------------------------
#          Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  lfsr_inst/shift_value_reg[7]/CK -       -     R     (arrival)     16    -   150     -       0    (-,-) 
  lfsr_inst/shift_value_reg[7]/Q  -       CK->Q R     DFFSRHQX1      1  1.9    50   290     290    (-,-) 
  lfsr_inst/shift_value_reg[8]/D  -       -     R     DFFSRHQX1      1    -     -     0     290    (-,-) 
#--------------------------------------------------------------------------------------------------------



Path 14: MET (9500 ps) Setup Check with Pin lfsr_inst/shift_value_reg[9]/CK->D
          Group: C2C
     Startpoint: (R) lfsr_inst/shift_value_reg[8]/CK
          Clock: (R) clk
       Endpoint: (R) lfsr_inst/shift_value_reg[9]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     109                  
       Uncertainty:-     100                  
     Required Time:=    9791                  
      Launch Clock:-       0                  
         Data Path:-     290                  
             Slack:=    9500                  

#--------------------------------------------------------------------------------------------------------
#          Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  lfsr_inst/shift_value_reg[8]/CK -       -     R     (arrival)     16    -   150     -       0    (-,-) 
  lfsr_inst/shift_value_reg[8]/Q  -       CK->Q R     DFFSRHQX1      1  1.9    50   290     290    (-,-) 
  lfsr_inst/shift_value_reg[9]/D  -       -     R     DFFSRHQX1      1    -     -     0     290    (-,-) 
#--------------------------------------------------------------------------------------------------------



Path 15: MET (9500 ps) Setup Check with Pin lfsr_inst/shift_value_reg[10]/CK->D
          Group: C2C
     Startpoint: (R) lfsr_inst/shift_value_reg[9]/CK
          Clock: (R) clk
       Endpoint: (R) lfsr_inst/shift_value_reg[10]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     109                  
       Uncertainty:-     100                  
     Required Time:=    9791                  
      Launch Clock:-       0                  
         Data Path:-     290                  
             Slack:=    9500                  

#--------------------------------------------------------------------------------------------------------
#          Timing Point           Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                      (fF)  (ps)  (ps)   (ps)  Location 
#--------------------------------------------------------------------------------------------------------
  lfsr_inst/shift_value_reg[9]/CK -       -     R     (arrival)     16    -   150     -       0    (-,-) 
  lfsr_inst/shift_value_reg[9]/Q  -       CK->Q R     DFFSRHQX1      1  1.9    50   290     290    (-,-) 
  lfsr_inst/shift_value_reg[10]/D -       -     R     DFFSRHQX1      1    -     -     0     290    (-,-) 
#--------------------------------------------------------------------------------------------------------



Path 16: MET (9500 ps) Setup Check with Pin lfsr_inst/shift_value_reg[11]/CK->D
          Group: C2C
     Startpoint: (R) lfsr_inst/shift_value_reg[10]/CK
          Clock: (R) clk
       Endpoint: (R) lfsr_inst/shift_value_reg[11]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     109                  
       Uncertainty:-     100                  
     Required Time:=    9791                  
      Launch Clock:-       0                  
         Data Path:-     290                  
             Slack:=    9500                  

#---------------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  lfsr_inst/shift_value_reg[10]/CK -       -     R     (arrival)     16    -   150     -       0    (-,-) 
  lfsr_inst/shift_value_reg[10]/Q  -       CK->Q R     DFFSRHQX1      1  1.9    50   290     290    (-,-) 
  lfsr_inst/shift_value_reg[11]/D  -       -     R     DFFSRHQX1      1    -     -     0     290    (-,-) 
#---------------------------------------------------------------------------------------------------------



Path 17: MET (9500 ps) Setup Check with Pin lfsr_inst/shift_value_reg[15]/CK->D
          Group: C2C
     Startpoint: (R) lfsr_inst/shift_value_reg[14]/CK
          Clock: (R) clk
       Endpoint: (R) lfsr_inst/shift_value_reg[15]/D
          Clock: (R) clk

                     Capture       Launch     
        Clock Edge:+   10000            0     
       Src Latency:+       0            0     
       Net Latency:+       0 (I)        0 (I) 
           Arrival:=   10000            0     
                                              
             Setup:-     109                  
       Uncertainty:-     100                  
     Required Time:=    9791                  
      Launch Clock:-       0                  
         Data Path:-     290                  
             Slack:=    9500                  

#---------------------------------------------------------------------------------------------------------
#          Timing Point            Flags   Arc   Edge   Cell     Fanout Load Trans Delay Arrival Instance 
#                                                                       (fF)  (ps)  (ps)   (ps)  Location 
#---------------------------------------------------------------------------------------------------------
  lfsr_inst/shift_value_reg[14]/CK -       -     R     (arrival)     16    -   150     -       0    (-,-) 
  lfsr_inst/shift_value_reg[14]/Q  -       CK->Q R     DFFSRHQX1      1  1.9    50   290     290    (-,-) 
  lfsr_inst/shift_value_reg[15]/D  -       -     R     DFFSRHQX1      1    -     -     0     290    (-,-) 
#---------------------------------------------------------------------------------------------------------

Some unconstrained paths have not been displayed.
Use -unconstrained or set the root attribute 'timing_report_unconstrained' to 'true' to see only these unconstrained paths.

