Running: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o J:/Courses/ECEN 220/Labs/Lab4/Lab4/SEVEN_SEG_DECODER_isim_beh.exe -prj J:/Courses/ECEN 220/Labs/Lab4/Lab4/SEVEN_SEG_DECODER_beh.prj work.SEVEN_SEG_DECODER work.glbl 
ISim P.68d (signature 0x8ef4fb42)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "J:/Courses/ECEN 220/Labs/Lab4/Lab4/ROM_BDFG.vf" into library work
Analyzing Verilog file "J:/Courses/ECEN 220/Labs/Lab4/Lab4/COMB_ACE.vf" into library work
Analyzing Verilog file "J:/Courses/ECEN 220/Labs/Lab4/Lab4/SEVEN_SEG_DECODER.vf" into library work
Analyzing Verilog file "C:/Xilinx/14.6/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 146360 KB
Fuse CPU Usage: 436 ms
Compiling module AND4B3
Compiling module AND3
Compiling module AND3B1
Compiling module OR3
Compiling module AND3B2
Compiling module AND2B1
Compiling module AND4B1
Compiling module OR4
Compiling module COMB_ACE_MUSER_SEVEN_SEG_DECODER
Compiling module ROM16X1(INIT=16'b110110000110000...
Compiling module ROM_BDFG_MUSER_SEVEN_SEG_DECODER
Compiling module SEVEN_SEG_DECODER
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 16 Verilog Units
Built simulation executable J:/Courses/ECEN 220/Labs/Lab4/Lab4/SEVEN_SEG_DECODER_isim_beh.exe
Fuse Memory Usage: 171752 KB
Fuse CPU Usage: 841 ms
