# Reading pref.tcl
# do experimento-3_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3 {C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3/flip_flop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:12:19 on Aug 19,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3" C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3/flip_flop.sv 
# -- Compiling module flip_flop
# 
# Top level modules:
# 	flip_flop
# End time: 00:12:19 on Aug 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3 {C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3/deco.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:12:19 on Aug 19,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3" C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3/deco.sv 
# -- Compiling module deco
# 
# Top level modules:
# 	deco
# End time: 00:12:19 on Aug 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3 {C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3/counter.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:12:19 on Aug 19,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3" C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3/counter.sv 
# -- Compiling module counter
# 
# Top level modules:
# 	counter
# End time: 00:12:19 on Aug 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3 {C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3/counter_tb.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 00:12:19 on Aug 19,2021
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3" C:/Users/ranmsy/Desktop/CE3201-Laboratorio-2/experimento-3/counter_tb.sv 
# -- Compiling module counter_tb
# 
# Top level modules:
# 	counter_tb
# End time: 00:12:19 on Aug 19,2021, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs="+acc"  counter_tb
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cyclonev_ver -L cyclonev_hssi_ver -L cyclonev_pcie_hip_ver -L rtl_work -L work -voptargs=""+acc"" counter_tb 
# Start time: 00:12:19 on Aug 19,2021
# Loading sv_std.std
# Loading work.counter_tb
# Loading work.counter
# Loading work.flip_flop
# Loading work.deco
# 
# add wave *
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: ranmsy  Hostname: RANDYMARTINC4C4  ProcessID: 5632
#           Attempting to use alternate WLF file "./wlftekh1xg".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftekh1xg
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run -all
# Start testbench 2-bits !!!
# SUCCESS: #0
# 16383
# SUCCESS: #0
#  8319
# SUCCESS: #0
#  8319
# SUCCESS: #0
#  8319
# --- Reset ---
# SUCCESS: #0
#  8319
