<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.14"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>NVIC_Type Struct Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="Open-Thread-Logo-200x42.png"/></td>
    <td style="padding-left: 0.5em;">
    <div id="projectbrief">CLI and NCP Application</div>
    </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.14 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-attribs">Data Fields</a>  </div>
  <div class="headertitle">
<div class="title">NVIC_Type Struct Reference<div class="ingroups"><a class="el" href="group___c_m_s_i_s__core__register.html">Defines and Type Definitions</a> &raquo; <a class="el" href="group___c_m_s_i_s___n_v_i_c.html">Nested Vectored Interrupt Controller (NVIC)</a></div></div>  </div>
</div><!--header-->
<div class="contents">

<p>Structure type to access the Nested Vectored Interrupt Controller (NVIC).  
 <a href="struct_n_v_i_c___type.html#details">More...</a></p>

<p><code>#include &lt;<a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>&gt;</code></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-attribs"></a>
Data Fields</h2></td></tr>
<tr class="memitem:a1f970af55366c7caaf51407309f304db"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_v_i_c___type.html#a1f970af55366c7caaf51407309f304db">ISER</a> [1U]</td></tr>
<tr class="separator:a1f970af55366c7caaf51407309f304db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99ed1d1bbc9e85b465fb29f40f37aa3a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_v_i_c___type.html#a99ed1d1bbc9e85b465fb29f40f37aa3a">RESERVED0</a> [31U]</td></tr>
<tr class="separator:a99ed1d1bbc9e85b465fb29f40f37aa3a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3617ee583e4154c0a5901c6965020da9"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_v_i_c___type.html#a3617ee583e4154c0a5901c6965020da9">ICER</a> [1U]</td></tr>
<tr class="separator:a3617ee583e4154c0a5901c6965020da9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aea9a4f17e5fa16fa35ba48cc9f27434b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_v_i_c___type.html#aea9a4f17e5fa16fa35ba48cc9f27434b">RSERVED1</a> [31U]</td></tr>
<tr class="separator:aea9a4f17e5fa16fa35ba48cc9f27434b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aecb96022a2971ea637c06798bd131e91"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_v_i_c___type.html#aecb96022a2971ea637c06798bd131e91">ISPR</a> [1U]</td></tr>
<tr class="separator:aecb96022a2971ea637c06798bd131e91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad31fe99d09ec7629b716f06af05d0a54"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_v_i_c___type.html#ad31fe99d09ec7629b716f06af05d0a54">RESERVED2</a> [31U]</td></tr>
<tr class="separator:ad31fe99d09ec7629b716f06af05d0a54"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4d45961e44d2663447bbf0111755c0e7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_v_i_c___type.html#a4d45961e44d2663447bbf0111755c0e7">ICPR</a> [1U]</td></tr>
<tr class="separator:a4d45961e44d2663447bbf0111755c0e7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a97d3441cfdde21959e8acbbdc358b99f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_v_i_c___type.html#a97d3441cfdde21959e8acbbdc358b99f">RESERVED3</a> [31U]</td></tr>
<tr class="separator:a97d3441cfdde21959e8acbbdc358b99f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba051916995cac44d084f98e03710def"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_v_i_c___type.html#aba051916995cac44d084f98e03710def">RESERVED4</a> [64U]</td></tr>
<tr class="separator:aba051916995cac44d084f98e03710def"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54051f32091607a64e1e044413da3b8b"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_v_i_c___type.html#a54051f32091607a64e1e044413da3b8b">IP</a> [8U]</td></tr>
<tr class="separator:a54051f32091607a64e1e044413da3b8b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad74aec367b7c2af1128d02d6bec57645"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_v_i_c___type.html#ad74aec367b7c2af1128d02d6bec57645">IABR</a> [8U]</td></tr>
<tr class="separator:ad74aec367b7c2af1128d02d6bec57645"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4fda947a8fd3237a89d43b7d5a1057cb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_v_i_c___type.html#a4fda947a8fd3237a89d43b7d5a1057cb">IP</a> [240U]</td></tr>
<tr class="separator:a4fda947a8fd3237a89d43b7d5a1057cb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91ec3c12a77345411c4f8caca5ef4e6c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_v_i_c___type.html#a91ec3c12a77345411c4f8caca5ef4e6c">RESERVED5</a> [644U]</td></tr>
<tr class="separator:a91ec3c12a77345411c4f8caca5ef4e6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada9cbba14ab1cc3fddd585f870932db8"><td class="memItemLeft" align="right" valign="top"><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_n_v_i_c___type.html#ada9cbba14ab1cc3fddd585f870932db8">STIR</a></td></tr>
<tr class="separator:ada9cbba14ab1cc3fddd585f870932db8"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock"><p>Structure type to access the Nested Vectored Interrupt Controller (NVIC). </p>

<p class="definition">Definition at line <a class="el" href="core__cm0_8h_source.html#l00362">362</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>
</div><h2 class="groupheader">Field Documentation</h2>
<a id="ad74aec367b7c2af1128d02d6bec57645"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad74aec367b7c2af1128d02d6bec57645">&#9670;&nbsp;</a></span>IABR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> IABR[8U]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x200 (R/W) Interrupt Active bit Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00461">461</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="a3617ee583e4154c0a5901c6965020da9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3617ee583e4154c0a5901c6965020da9">&#9670;&nbsp;</a></span>ICER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> ICER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x080 (R/W) Interrupt Clear Enable Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm0_8h_source.html#l00366">366</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="a4d45961e44d2663447bbf0111755c0e7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4d45961e44d2663447bbf0111755c0e7">&#9670;&nbsp;</a></span>ICPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> ICPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x180 (R/W) Interrupt Clear Pending Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm0_8h_source.html#l00370">370</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="a54051f32091607a64e1e044413da3b8b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54051f32091607a64e1e044413da3b8b">&#9670;&nbsp;</a></span>IP <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> IP[8U]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x300 (R/W) Interrupt Priority Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm0_8h_source.html#l00373">373</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="a4fda947a8fd3237a89d43b7d5a1057cb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4fda947a8fd3237a89d43b7d5a1057cb">&#9670;&nbsp;</a></span>IP <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="stdint_8h.html#aba7bc1797add20fe3efdf37ced1182c5">uint8_t</a> IP[240U]</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x300 (R/W) Interrupt Priority Register (8Bit wide) </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00463">463</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="a1f970af55366c7caaf51407309f304db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1f970af55366c7caaf51407309f304db">&#9670;&nbsp;</a></span>ISER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> ISER</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x000 (R/W) Interrupt Set Enable Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm0_8h_source.html#l00364">364</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="aecb96022a2971ea637c06798bd131e91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aecb96022a2971ea637c06798bd131e91">&#9670;&nbsp;</a></span>ISPR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#ab6caba5853a60a17e8e04499b52bf691">__IOM</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> ISPR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0x100 (R/W) Interrupt Set Pending Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm0_8h_source.html#l00368">368</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="a99ed1d1bbc9e85b465fb29f40f37aa3a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99ed1d1bbc9e85b465fb29f40f37aa3a">&#9670;&nbsp;</a></span>RESERVED0</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RESERVED0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="core__cm0_8h_source.html#l00365">365</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="ad31fe99d09ec7629b716f06af05d0a54"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad31fe99d09ec7629b716f06af05d0a54">&#9670;&nbsp;</a></span>RESERVED2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RESERVED2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="core__cm0_8h_source.html#l00369">369</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="a97d3441cfdde21959e8acbbdc358b99f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a97d3441cfdde21959e8acbbdc358b99f">&#9670;&nbsp;</a></span>RESERVED3</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RESERVED3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="core__cm0_8h_source.html#l00371">371</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="aba051916995cac44d084f98e03710def"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba051916995cac44d084f98e03710def">&#9670;&nbsp;</a></span>RESERVED4</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RESERVED4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="core__cm0_8h_source.html#l00372">372</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="a91ec3c12a77345411c4f8caca5ef4e6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91ec3c12a77345411c4f8caca5ef4e6c">&#9670;&nbsp;</a></span>RESERVED5</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RESERVED5[644U]</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00464">464</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<a id="aea9a4f17e5fa16fa35ba48cc9f27434b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aea9a4f17e5fa16fa35ba48cc9f27434b">&#9670;&nbsp;</a></span>RSERVED1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> RSERVED1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="core__cm0_8h_source.html#l00367">367</a> of file <a class="el" href="core__cm0_8h_source.html">core_cm0.h</a>.</p>

</div>
</div>
<a id="ada9cbba14ab1cc3fddd585f870932db8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada9cbba14ab1cc3fddd585f870932db8">&#9670;&nbsp;</a></span>STIR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="core__cm4_8h.html#a0ea2009ed8fd9ef35b48708280fdb758">__OM</a> <a class="el" href="stdint_8h.html#a435d1572bf3f880d55459d9805097f62">uint32_t</a> STIR</td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Offset: 0xE00 ( /W) Software Trigger Interrupt Register </p>

<p class="definition">Definition at line <a class="el" href="core__cm4_8h_source.html#l00465">465</a> of file <a class="el" href="core__cm4_8h_source.html">core_cm4.h</a>.</p>

</div>
</div>
<hr/>The documentation for this struct was generated from the following files:<ul>
<li>third_party/dialog/DialogSDK/bsp/include/<a class="el" href="core__cm0_8h_source.html">core_cm0.h</a></li>
<li>third_party/NordicSemiconductor/cmsis/<a class="el" href="core__cm4_8h_source.html">core_cm4.h</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Mon May 15 2017 18:32:39 by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.14
</small></address>
</body>
</html>
