// Seed: 3409089585
module module_0 (
    input wire id_0,
    input tri0 id_1,
    input wor id_2,
    input tri0 id_3,
    output tri1 id_4,
    input wire id_5,
    output wor id_6,
    input tri0 id_7,
    input wire id_8,
    input tri1 id_9,
    input supply0 id_10,
    input wand id_11
);
  wire id_13;
  wire id_14;
  assign id_4 = id_2;
endmodule
module module_1 (
    input  tri0 id_0,
    output tri  id_1,
    input  wire id_2,
    output wor  id_3,
    input  wor  id_4
    , id_7,
    output tri1 id_5
);
  assign id_7[1] = 1'b0;
  module_0(
      id_0, id_2, id_4, id_2, id_5, id_0, id_1, id_0, id_2, id_4, id_0, id_2
  );
endmodule
