$date
	Thu Nov  3 09:11:37 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module Edge_Tb $end
$var wire 1 ! falling_edge $end
$var wire 1 " rising_edge $end
$var reg 1 # a $end
$var reg 1 $ clk $end
$var integer 32 % i [31:0] $end
$var reg 1 & reset $end
$scope module ed $end
$var wire 1 ' a $end
$var wire 1 ( clk $end
$var wire 1 ! falling_edge $end
$var wire 1 ) reset $end
$var wire 1 " rising_edge $end
$var reg 1 * ai $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0*
1)
1(
1'
1&
bx %
1$
1#
1"
0!
$end
#5
0$
0(
#10
0&
0)
1$
1(
#15
0$
0(
#20
0"
1*
0#
0'
b0 %
1$
1(
#25
0$
0(
#30
1"
0*
1#
1'
b1 %
1$
1(
#35
0$
0(
#40
0"
1!
1*
b10 %
1$
1(
#45
0$
0(
#50
b11 %
1$
1(
#55
0$
0(
#60
b100 %
1$
1(
#65
0$
0(
#70
b101 %
1$
1(
#75
0$
0(
#80
b110 %
1$
1(
#85
0$
0(
#90
0!
0#
0'
b111 %
1$
1(
#95
0$
0(
#100
1"
0*
1#
1'
b1000 %
1$
1(
#105
0$
0(
#110
0"
1!
1*
b1001 %
1$
1(
#115
0$
0(
#120
0!
0#
0'
b1010 %
1$
1(
#125
0$
0(
#130
1"
0*
1#
1'
b1011 %
1$
1(
#135
0$
0(
#140
0"
1!
1*
b1100 %
1$
1(
#145
0$
0(
#150
0!
0#
0'
b1101 %
1$
1(
#155
0$
0(
#160
1"
0*
1#
1'
b1110 %
1$
1(
#165
0$
0(
#170
0"
1*
0#
0'
b1111 %
1$
1(
#175
0$
0(
#180
1"
0*
1#
1'
b10000 %
1$
1(
#185
0$
0(
#190
0"
1*
0#
0'
b10001 %
1$
1(
#195
0$
0(
#200
1"
0*
1#
1'
b10010 %
1$
1(
#205
0$
0(
#210
0"
1!
1*
b10011 %
1$
1(
#215
0$
0(
#220
0!
0#
0'
b10100 %
1$
1(
#225
0$
0(
#230
1"
0*
1#
1'
b10101 %
1$
1(
#235
0$
0(
#240
0"
1*
0#
0'
b10110 %
1$
1(
#245
0$
0(
#250
0*
b10111 %
1$
1(
#255
0$
0(
#260
b11000 %
1$
1(
#265
0$
0(
#270
1"
1#
1'
b11001 %
1$
1(
#275
0$
0(
#280
0"
1*
0#
0'
b11010 %
1$
1(
#285
0$
0(
#290
1"
0*
1#
1'
b11011 %
1$
1(
#295
0$
0(
#300
0"
1!
1*
b11100 %
1$
1(
#305
0$
0(
#310
b11101 %
1$
1(
#315
0$
0(
#320
b11110 %
1$
1(
#325
0$
0(
#330
0!
0#
0'
b11111 %
1$
1(
#335
0$
0(
#340
0*
b100000 %
1$
1(
