# 
# ===============================================================================
#                               Allegro PCB Router                               
# Copyright 1990-2010 Cadence Design Systems, Inc.  All Rights Reserved.
# ===============================================================================
# 
# Software licensed for sale by Cadence Design Systems, Inc.
# Current time = Wed Mar 14 09:22:35 2018
# 
# Allegro PCB Router v16-6-112 made 2015/06/07 at 22:54:31
# Running on: jacob-y50, OS Version: WindowsNT 6.2.9200, Architecture: Intel Pentium II, III, or 4
# Licensing: The program will not obey any unlicensed rules
# No graphics will be displayed.
# Design Name C:/Users/Jacob/Documents/Junior/EGR 314/Cadence/Projects\GAMEBOARD5a.dsn
# Batch File Name: pasde.do
# Did File Name: C:/Users/Jacob/Documents/Junior/EGR 314/Cadence/Projects/specctra.did
# Current time = Wed Mar 14 09:22:36 2018
# PCB C:/Users/Jacob/Documents/Junior/EGR 314/Cadence/Projects
# Master Unit set up as: MIL 1000
# PCB Limits xlo=-550.0000 ylo=-425.0000 xhi=11550.0000 yhi=8925.0000
# Total 95 Images Consolidated.
# Via VIA z=1, 2 xlo=-30.0000 ylo=-30.0000 xhi= 30.0000 yhi= 30.0000
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# <<WARNING:>> Potential non fixed positive shape alignment with the host CAD system exists.
#              Allegro PCB Router does not perform any operations to remove or identify slivers and isolations.
#              If the host CAD system performs such an operation, the user may experience unrouted
#              or DRC alignment issues.
#              The user must perform final unrouted/DRC validation within the host CAD system.
# Wires Processed 897, Vias Processed 182
# Using colormap in design file.
# Layers Processed: Signal Layers 2
# Components Placed 105, Images Processed 116, Padstacks Processed 12
# Nets Processed 97, Net Terminals 614
# PCB Area=93500000.000  EIC=30  Area/EIC=3116666.667  SMDs=91
# Total Pin Count: 432
# Signal Connections Created 39
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- C:/Users/Jacob/Documents/Junior/EGR 314/Cadence/Projects\GAMEBOARD5a.dsn
# Nets 97 Connections 335 Unroutes 39
# Signal Layers 2 Power Layers 0
# Wire Junctions 159, at vias 36 Total Vias 182
# Percent Connected    0.00
# Manhattan Length 484152.7540 Horizontal 260493.9840 Vertical 223658.7700
# Routed Length 430591.3820 Horizontal 223127.8900 Vertical 218591.2200
# Ratio Actual / Manhattan   0.8894
# Unconnected Length 26558.6290 Horizontal 12097.5300 Vertical 14461.0990
# Total Conflicts: 552 (Cross: 0, Clear: 552, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# Loading Do File pasde.do ...
# Loading Do File C:/Users/Jacob/Documents/Junior/EGR 314/Cadence/Projects\GAMEBOARD5a_rules.do ...
# Colormap Written to File _notify.std
# Enter command <# Loading Do File C:/Users/Jacob/AppData/Local/Temp/#Taaaaad11268.tmp ...
# All Components Unselected.
# All Nets Unselected.
set route_diagonal 4
grid wire 0.010000 (direction x) (offset 0.000000)
grid wire 0.010000 (direction y) (offset 0.000000)
grid via 0.010000 (direction x) (offset 0.000000)
grid via 0.010000 (direction y) (offset 0.000000)
protect all wires
# All Wires Protected.
direction TOP horizontal
select layer TOP
unprotect layer_wires TOP
# Wires on layer TOP were Unprotected.
direction BOTTOM vertical
select layer BOTTOM
unprotect layer_wires BOTTOM
# Wires on layer BOTTOM were Unprotected.
cost via -1
# System default cost will be used.
set turbo_stagger on
limit outside 20.000000
rule pcb (patterns_allowed  trombone accordion)
set pattern_stacking on
rule pcb (sawtooth_amplitude -1 -1)
rule pcb (sawtooth_gap -1)
rule pcb (accordion_amplitude -1 -1)
rule pcb (accordion_gap -1)
rule pcb (trombone_run_length -1)
rule pcb (trombone_gap -1)
unprotect selected
# All Selected Wires Unprotected.
smart_route (auto_fanout off) (auto_testpoint off) (auto_miter off)
# Smart Route: Executing bus diagonal.
# Diagonal wire corners are preferred.
# Current time = Wed Mar 14 09:22:37 2018
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- C:/Users/Jacob/Documents/Junior/EGR 314/Cadence/Projects\GAMEBOARD5a.dsn
# Nets 97 Connections 335 Unroutes 39
# Signal Layers 2 Power Layers 0
# Wire Junctions 159, at vias 36 Total Vias 182
# Percent Connected    0.00
# Manhattan Length 484152.7540 Horizontal 260493.9840 Vertical 223658.7700
# Routed Length 430591.3820 Horizontal 223127.8900 Vertical 218591.2200
# Ratio Actual / Manhattan   0.8894
# Unconnected Length 26558.6290 Horizontal 12097.5300 Vertical 14461.0990
# Attempts 0 Successes 0 Failures 0 Vias 182
# 90 degree wire corners are preferred.
# Total Conflicts: 552 (Cross: 0, Clear: 552, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Cpu Time = 0:00:00  Elapsed Time = 0:00:00
# 
# Wiring Statistics ----------------- C:/Users/Jacob/Documents/Junior/EGR 314/Cadence/Projects\GAMEBOARD5a.dsn
# Nets 97 Connections 335 Unroutes 39
# Signal Layers 2 Power Layers 0
# Wire Junctions 159, at vias 36 Total Vias 182
# Percent Connected    0.00
# Manhattan Length 484152.7540 Horizontal 260493.9840 Vertical 223658.7700
# Routed Length 430591.3820 Horizontal 223127.8900 Vertical 218591.2200
# Ratio Actual / Manhattan   0.8894
# Unconnected Length 26558.6290 Horizontal 12097.5300 Vertical 14461.0990
# 90 degree wire corners are preferred.
# Smart Route: Executing 25 route passes.
# Current time = Wed Mar 14 09:22:37 2018
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- C:/Users/Jacob/Documents/Junior/EGR 314/Cadence/Projects\GAMEBOARD5a.dsn
# Nets 97 Connections 335 Unroutes 39
# Signal Layers 2 Power Layers 0
# Wire Junctions 159, at vias 36 Total Vias 182
# Percent Connected    0.00
# Manhattan Length 484152.7540 Horizontal 260493.9840 Vertical 223658.7700
# Routed Length 430591.3820 Horizontal 223127.8900 Vertical 218591.2200
# Ratio Actual / Manhattan   0.8894
# Unconnected Length 26558.6290 Horizontal 12097.5300 Vertical 14461.0990
# Start Route Pass 1 of 25
# Routing 846 wires.
# 10 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 541 (Cross: 48, Clear: 493, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 11
# Attempts 492 Successes 304 Failures 188 Vias 222
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# End Pass 1 of 25
# <<WARNING:>> Non positive shape width (0) near the point 3350680/1848680.
# <<WARNING:>> Non positive shape width (0) near the point 2602640/1495940.
# <<WARNING:>> Non positive shape width (0) near the point 3400020/2145040.
# <<WARNING:>> Non positive shape width (0) near the point 3618080/4171980.
# <<WARNING:>> Non positive shape width (0) near the point 0/25000.
# <<WARNING:>> Non positive shape width (0) near the point 5430540/6461820.
# <<WARNING:>> Non positive shape width (0) near the point 4956300/6327860.
# <<WARNING:>> Non positive shape width (0) near the point 4038520/5254550.
# <<WARNING:>> Non positive shape width (0) near the point 3913520/5254550.
# <<WARNING:>> Non positive shape width (0) near the point 4172840/5190480.
# <<WARNING:>> Number of warnings on non positive widths exceeded limit (10). No more messages will be printed.
# Wiring Written to File C:/Users/Jacob/Documents/Junior/EGR 314/Cadence/Projects\bestsave.w
# Smart Route: Smart_route progressing normally after 1 passes.
# Start Route Pass 2 of 25
# Routing 696 wires.
# Total Conflicts: 587 (Cross: 62, Clear: 525, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 8
# Attempts 486 Successes 322 Failures 164 Vias 223
# Cpu Time = 0:00:02  Elapsed Time = 0:00:01
# Conflict Reduction -0.0850
# End Pass 2 of 25
# <<WARNING:>> Smart Route: Conflict reduction rate 0 is very low 
# after 2 passes. 
# Design may not reach 100%. 
# Check number of layers, grids and design rules.
# Start Route Pass 3 of 25
# Routing 701 wires.
# 10 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 547 (Cross: 52, Clear: 495, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 7
# Attempts 488 Successes 326 Failures 162 Vias 228
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# Conflict Reduction  0.0681
# End Pass 3 of 25
# Wiring Written to File C:/Users/Jacob/Documents/Junior/EGR 314/Cadence/Projects\bestsave.w
# <<WARNING:>> Smart Route: Average reduction ratio only 3 after 3 passes. 
# Design may converge very slowly. 
# Monitor status file carefully.
# Start Route Pass 4 of 25
# Routing 685 wires.
# Total Conflicts: 556 (Cross: 45, Clear: 511, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 6
# Attempts 486 Successes 324 Failures 162 Vias 230
# Cpu Time = 0:00:02  Elapsed Time = 0:00:01
# Conflict Reduction -0.0165
# End Pass 4 of 25
# <<WARNING:>> Smart Route: Average reduction ratio only 2 after 4 passes. 
# Design may converge very slowly. 
# Monitor status file carefully.
# Start Route Pass 5 of 25
# Routing 695 wires.
# 11 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 548 (Cross: 37, Clear: 511, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 6
# Attempts 486 Successes 323 Failures 163 Vias 229
# Cpu Time = 0:00:02  Elapsed Time = 0:00:01
# Conflict Reduction  0.0144
# End Pass 5 of 25
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Wiring Written to File C:/Users/Jacob/Documents/Junior/EGR 314/Cadence/Projects\bestsave.w
# <<WARNING:>> Smart Route: Average reduction ratio only 2 after 5 passes. 
# Design may converge very slowly. 
# Monitor status file carefully.
# Start Route Pass 6 of 25
# Routing 242 wires.
# 2 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 334 (Cross: 23, Clear: 311, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 14
# Attempts 187 Successes 121 Failures 66 Vias 221
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 6 of 25
# Wiring Written to File C:/Users/Jacob/Documents/Junior/EGR 314/Cadence/Projects\bestsave.w
# Smart Route: Smart_route progressing normally after 6 passes.
# Start Route Pass 7 of 25
# Routing 145 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 398 (Cross: 24, Clear: 374, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 120 Successes 81 Failures 39 Vias 225
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# End Pass 7 of 25
# Smart Route: Smart_route progressing normally after 7 passes.
# Start Route Pass 8 of 25
# Routing 184 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 453 (Cross: 40, Clear: 413, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 8
# Attempts 151 Successes 101 Failures 50 Vias 238
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# End Pass 8 of 25
# Smart Route: Smart_route progressing normally after 8 passes.
# Start Route Pass 9 of 25
# Routing 165 wires.
# 2 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 409 (Cross: 37, Clear: 372, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 127 Successes 85 Failures 42 Vias 227
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 9 of 25
# Smart Route: Smart_route progressing normally after 9 passes.
# Start Route Pass 10 of 25
# Routing 199 wires.
# 2 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 335 (Cross: 28, Clear: 307, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 159 Successes 105 Failures 54 Vias 231
# Cpu Time = 0:00:02  Elapsed Time = 0:00:01
# End Pass 10 of 25
# Wiring Written to File C:/Users/Jacob/Documents/Junior/EGR 314/Cadence/Projects\bestsave.w
# Smart Route: Smart_route progressing normally after 10 passes.
# Start Route Pass 11 of 25
# Routing 152 wires.
# 1 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 329 (Cross: 21, Clear: 308, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 14
# Attempts 112 Successes 77 Failures 35 Vias 231
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 11 of 25
# Wiring Written to File C:/Users/Jacob/Documents/Junior/EGR 314/Cadence/Projects\bestsave.w
# Smart Route: Smart_route progressing normally after 11 passes.
# Start Route Pass 12 of 25
# Routing 163 wires.
# 2 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 343 (Cross: 25, Clear: 318, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 14
# Attempts 128 Successes 87 Failures 41 Vias 227
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# End Pass 12 of 25
# Smart Route: Smart_route progressing normally after 12 passes.
# Start Route Pass 13 of 25
# Routing 138 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 2 bend points have been removed.
# Total Conflicts: 319 (Cross: 22, Clear: 297, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 16
# Attempts 108 Successes 77 Failures 31 Vias 226
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# End Pass 13 of 25
# Wiring Written to File C:/Users/Jacob/Documents/Junior/EGR 314/Cadence/Projects\bestsave.w
# Smart Route: Smart_route progressing normally after 13 passes.
# Start Route Pass 14 of 25
# Routing 164 wires.
# 1 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 297 (Cross: 20, Clear: 277, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 17
# Attempts 128 Successes 88 Failures 40 Vias 224
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 14 of 25
# Wiring Written to File C:/Users/Jacob/Documents/Junior/EGR 314/Cadence/Projects\bestsave.w
# Smart Route: Smart_route progressing normally after 14 passes.
# Start Route Pass 15 of 25
# Routing 125 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 302 (Cross: 20, Clear: 282, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 17
# Attempts 96 Successes 66 Failures 30 Vias 224
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# End Pass 15 of 25
# Smart Route: Smart_route progressing normally after 15 passes.
# Start Route Pass 16 of 25
# Routing 155 wires.
# 1 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 304 (Cross: 19, Clear: 285, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 17
# Attempts 116 Successes 85 Failures 31 Vias 224
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 16 of 25
# Smart Route: Smart_route progressing normally after 16 passes.
# Start Route Pass 17 of 25
# Routing 123 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 309 (Cross: 19, Clear: 290, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 17
# Attempts 92 Successes 64 Failures 28 Vias 224
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# End Pass 17 of 25
# Smart Route: Smart_route progressing normally after 17 passes.
# Start Route Pass 18 of 25
# Routing 156 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 312 (Cross: 24, Clear: 288, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 17
# Attempts 120 Successes 84 Failures 36 Vias 226
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 18 of 25
# Smart Route: Smart_route progressing normally after 18 passes.
# Start Route Pass 19 of 25
# Routing 121 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 308 (Cross: 19, Clear: 289, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 17
# Attempts 88 Successes 63 Failures 25 Vias 224
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# End Pass 19 of 25
# Smart Route: Smart_route progressing normally after 19 passes.
# Start Route Pass 20 of 25
# Routing 156 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 386 (Cross: 27, Clear: 359, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 10
# Attempts 131 Successes 90 Failures 41 Vias 235
# Cpu Time = 0:00:02  Elapsed Time = 0:00:00
# End Pass 20 of 25
# Smart Route: Smart_route progressing normally after 20 passes.
# Start Route Pass 21 of 25
# Routing 142 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 334 (Cross: 21, Clear: 313, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 13
# Attempts 109 Successes 70 Failures 39 Vias 229
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# End Pass 21 of 25
# Smart Route: Smart_route progressing normally after 21 passes.
# Start Route Pass 22 of 25
# Routing 161 wires.
# 2 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 360 (Cross: 28, Clear: 332, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 12
# Attempts 131 Successes 85 Failures 46 Vias 231
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 22 of 25
# Smart Route: Smart_route progressing normally after 22 passes.
# Start Route Pass 23 of 25
# Routing 132 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 307 (Cross: 22, Clear: 285, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 12
# Attempts 106 Successes 68 Failures 38 Vias 232
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 23 of 25
# Wiring Written to File C:/Users/Jacob/Documents/Junior/EGR 314/Cadence/Projects\bestsave.w
# Smart Route: Smart_route progressing normally after 23 passes.
# Start Route Pass 24 of 25
# Routing 168 wires.
# 2 bend points have been removed.
# 0 bend points have been removed.
# 1 bend points have been removed.
# Total Conflicts: 341 (Cross: 20, Clear: 321, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 12
# Attempts 138 Successes 89 Failures 49 Vias 230
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# End Pass 24 of 25
# Smart Route: Smart_route progressing normally after 24 passes.
# Start Route Pass 25 of 25
# Routing 127 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 314 (Cross: 27, Clear: 287, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 11
# Attempts 104 Successes 65 Failures 39 Vias 232
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 25 of 25
# Smart Route: Smart_route progressing normally after 25 passes.
# Cpu Time = 0:00:31  Elapsed Time = 0:00:16
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|   552|   0|   39|  182|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    48|   493| 188|   11|  222|    0|   0|  0|  0:00:01|  0:00:01|
# Route    |  2|    62|   525| 164|    8|  223|    0|   0|  0|  0:00:02|  0:00:03|
# Route    |  3|    52|   495| 162|    7|  228|    0|   0|  6|  0:00:01|  0:00:04|
# Route    |  4|    45|   511| 162|    6|  230|    0|   0|  0|  0:00:02|  0:00:06|
# Route    |  5|    37|   511| 163|    6|  229|    0|   0|  1|  0:00:02|  0:00:08|
# Route    |  6|    23|   311|  66|   14|  221|    0|   0| 39|  0:00:01|  0:00:09|
# Route    |  7|    24|   374|  39|   13|  225|    0|   0|  0|  0:00:01|  0:00:10|
# Route    |  8|    40|   413|  50|    8|  238|    0|   0|  0|  0:00:01|  0:00:11|
# Route    |  9|    37|   372|  42|   13|  227|    0|   0|  9|  0:00:01|  0:00:12|
# Route    | 10|    28|   307|  54|   13|  231|    0|   0| 18|  0:00:02|  0:00:14|
# Route    | 11|    21|   308|  35|   14|  231|    0|   0|  1|  0:00:01|  0:00:15|
# Route    | 12|    25|   318|  41|   14|  227|    0|   0|  0|  0:00:01|  0:00:16|
# Route    | 13|    22|   297|  31|   16|  226|    0|   0|  6|  0:00:01|  0:00:17|
# Route    | 14|    20|   277|  40|   17|  224|    0|   0|  6|  0:00:01|  0:00:18|
# Route    | 15|    20|   282|  30|   17|  224|    0|   0|  0|  0:00:01|  0:00:19|
# Route    | 16|    19|   285|  31|   17|  224|    0|   0|  0|  0:00:01|  0:00:20|
# Route    | 17|    19|   290|  28|   17|  224|    0|   0|  0|  0:00:01|  0:00:21|
# Route    | 18|    24|   288|  36|   17|  226|    0|   0|  0|  0:00:01|  0:00:22|
# Route    | 19|    19|   289|  25|   17|  224|    0|   0|  1|  0:00:01|  0:00:23|
# Route    | 20|    27|   359|  41|   10|  235|    0|   0|  0|  0:00:02|  0:00:25|
# Route    | 21|    21|   313|  39|   13|  229|    0|   0| 13|  0:00:01|  0:00:26|
# Route    | 22|    28|   332|  46|   12|  231|    0|   0|  0|  0:00:01|  0:00:27|
# Route    | 23|    22|   285|  38|   12|  232|    0|   0| 14|  0:00:01|  0:00:28|
# Route    | 24|    20|   321|  49|   12|  230|    0|   0|  0|  0:00:01|  0:00:29|
# Route    | 25|    27|   287|  39|   11|  232|    0|   0|  7|  0:00:01|  0:00:30|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:30
# 
# Wiring Statistics ----------------- C:/Users/Jacob/Documents/Junior/EGR 314/Cadence/Projects\GAMEBOARD5a.dsn
# Nets 97 Connections 335 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 163, at vias 57 Total Vias 232
# Percent Connected    0.00
# Manhattan Length 535904.8940 Horizontal 288585.5060 Vertical 247319.3880
# Routed Length 403944.3444 Horizontal 209491.2450 Vertical 209737.3390
# Ratio Actual / Manhattan   0.7538
# Unconnected Length 39986.6500 Horizontal 21270.3400 Vertical 18716.3100
# Smart Route: Executing 2 clean passes.
# Current time = Wed Mar 14 09:22:53 2018
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- C:/Users/Jacob/Documents/Junior/EGR 314/Cadence/Projects\GAMEBOARD5a.dsn
# Nets 97 Connections 335 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 163, at vias 57 Total Vias 232
# Percent Connected    0.00
# Manhattan Length 535904.8940 Horizontal 288585.5060 Vertical 247319.3880
# Routed Length 403944.3444 Horizontal 209491.2450 Vertical 209737.3390
# Ratio Actual / Manhattan   0.7538
# Unconnected Length 39986.6500 Horizontal 21270.3400 Vertical 18716.3100
# Start Clean Pass 1 of 2
# Routing 695 wires.
# Total Conflicts: 308 (Cross: 27, Clear: 281, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 11
# Attempts 486 Successes 270 Failures 216 Vias 231
# Cpu Time = 0:00:01  Elapsed Time = 0:00:01
# End Pass 1 of 2
# Wiring Written to File C:/Users/Jacob/Documents/Junior/EGR 314/Cadence/Projects\bestsave.w
# Start Clean Pass 2 of 2
# Routing 699 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 300 (Cross: 27, Clear: 273, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 11
# Attempts 486 Successes 278 Failures 208 Vias 231
# Cpu Time = 0:00:02  Elapsed Time = 0:00:01
# End Pass 2 of 2
# Wiring Written to File C:/Users/Jacob/Documents/Junior/EGR 314/Cadence/Projects\bestsave.w
# Cpu Time = 0:00:03  Elapsed Time = 0:00:02
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|   552|   0|   39|  182|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    48|   493| 188|   11|  222|    0|   0|  0|  0:00:01|  0:00:01|
# Route    |  2|    62|   525| 164|    8|  223|    0|   0|  0|  0:00:02|  0:00:03|
# Route    |  3|    52|   495| 162|    7|  228|    0|   0|  6|  0:00:01|  0:00:04|
# Route    |  4|    45|   511| 162|    6|  230|    0|   0|  0|  0:00:02|  0:00:06|
# Route    |  5|    37|   511| 163|    6|  229|    0|   0|  1|  0:00:02|  0:00:08|
# Route    |  6|    23|   311|  66|   14|  221|    0|   0| 39|  0:00:01|  0:00:09|
# Route    |  7|    24|   374|  39|   13|  225|    0|   0|  0|  0:00:01|  0:00:10|
# Route    |  8|    40|   413|  50|    8|  238|    0|   0|  0|  0:00:01|  0:00:11|
# Route    |  9|    37|   372|  42|   13|  227|    0|   0|  9|  0:00:01|  0:00:12|
# Route    | 10|    28|   307|  54|   13|  231|    0|   0| 18|  0:00:02|  0:00:14|
# Route    | 11|    21|   308|  35|   14|  231|    0|   0|  1|  0:00:01|  0:00:15|
# Route    | 12|    25|   318|  41|   14|  227|    0|   0|  0|  0:00:01|  0:00:16|
# Route    | 13|    22|   297|  31|   16|  226|    0|   0|  6|  0:00:01|  0:00:17|
# Route    | 14|    20|   277|  40|   17|  224|    0|   0|  6|  0:00:01|  0:00:18|
# Route    | 15|    20|   282|  30|   17|  224|    0|   0|  0|  0:00:01|  0:00:19|
# Route    | 16|    19|   285|  31|   17|  224|    0|   0|  0|  0:00:01|  0:00:20|
# Route    | 17|    19|   290|  28|   17|  224|    0|   0|  0|  0:00:01|  0:00:21|
# Route    | 18|    24|   288|  36|   17|  226|    0|   0|  0|  0:00:01|  0:00:22|
# Route    | 19|    19|   289|  25|   17|  224|    0|   0|  1|  0:00:01|  0:00:23|
# Route    | 20|    27|   359|  41|   10|  235|    0|   0|  0|  0:00:02|  0:00:25|
# Route    | 21|    21|   313|  39|   13|  229|    0|   0| 13|  0:00:01|  0:00:26|
# Route    | 22|    28|   332|  46|   12|  231|    0|   0|  0|  0:00:01|  0:00:27|
# Route    | 23|    22|   285|  38|   12|  232|    0|   0| 14|  0:00:01|  0:00:28|
# Route    | 24|    20|   321|  49|   12|  230|    0|   0|  0|  0:00:01|  0:00:29|
# Route    | 25|    27|   287|  39|   11|  232|    0|   0|  7|  0:00:01|  0:00:30|
# Clean    | 26|    27|   281| 216|   11|  231|    0|   0|   |  0:00:01|  0:00:31|
# Clean    | 27|    27|   273| 208|   11|  231|    0|   0|   |  0:00:02|  0:00:33|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:33
# 
# Wiring Statistics ----------------- C:/Users/Jacob/Documents/Junior/EGR 314/Cadence/Projects\GAMEBOARD5a.dsn
# Nets 97 Connections 335 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 163, at vias 60 Total Vias 231
# Percent Connected    0.00
# Manhattan Length 535723.1040 Horizontal 288499.7300 Vertical 247223.3740
# Routed Length 403278.2363 Horizontal 209309.5450 Vertical 209289.0100
# Ratio Actual / Manhattan   0.7528
# Unconnected Length 39986.6500 Horizontal 21270.3400 Vertical 18716.3100
# Smart Route: Executing 50 route passes.
# Current time = Wed Mar 14 09:22:55 2018
# 
#    VIA     TOP  BOTTOM
# 
#    TOP  ------   VIA  
# BOTTOM   VIA    ------
# 
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# 
# Wiring Statistics ----------------- C:/Users/Jacob/Documents/Junior/EGR 314/Cadence/Projects\GAMEBOARD5a.dsn
# Nets 97 Connections 335 Unroutes 11
# Signal Layers 2 Power Layers 0
# Wire Junctions 163, at vias 60 Total Vias 231
# Percent Connected    0.00
# Manhattan Length 535723.1040 Horizontal 288499.7300 Vertical 247223.3740
# Routed Length 403278.2363 Horizontal 209309.5450 Vertical 209289.0100
# Ratio Actual / Manhattan   0.7528
# Unconnected Length 39986.6500 Horizontal 21270.3400 Vertical 18716.3100
# Start Route Pass 1 of 50
# Routing 127 wires.
# 0 bend points have been removed.
# 0 bend points have been removed.
# 0 bend points have been removed.
# Total Conflicts: 373 (Cross: 28, Clear: 345, Xtalk: 0, Length: 0, Polygon Clear: 0 )
# Total Unroutes: 9
# Attempts 98 Successes 59 Failures 39 Vias 235
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# End Pass 1 of 50
# <<ERROR:>> Smart Route: Design is unroutable, not enough resources. 
# Many unroutes will exist if you use the filter command. 
# Check number of layers, grids, design rules and placement.
# Cpu Time = 0:00:01  Elapsed Time = 0:00:00
# 
# Design Rules --------------------------------------------
# Via Grid 0.0100 with offset 0.0000
# Layer TOP Horz Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# Layer BOTTOM Vert Signal Wire Grid 0.0100 with offset 0.0000, Width= 5.0000, Clearance= 5.0000
# ROUTING HISTORY ================================================================
#     Pass     |   Conflicts |    |     |     |     |    |Red|      CPU Time     |
#   Name   |No.| Cross| Clear|Fail|Unrte| Vias|XTalk|Len.| % |  Pass   |  Total  |
#----------+---+------+------+----+-----+-----+-----+----+---+---------+---------|
# Bus      |  0|     0|   552|   0|   39|  182|    0|   0|   |  0:00:00|  0:00:00|
# Route    |  1|    48|   493| 188|   11|  222|    0|   0|  0|  0:00:01|  0:00:01|
# Route    |  2|    62|   525| 164|    8|  223|    0|   0|  0|  0:00:02|  0:00:03|
# Route    |  3|    52|   495| 162|    7|  228|    0|   0|  6|  0:00:01|  0:00:04|
# Route    |  4|    45|   511| 162|    6|  230|    0|   0|  0|  0:00:02|  0:00:06|
# Route    |  5|    37|   511| 163|    6|  229|    0|   0|  1|  0:00:02|  0:00:08|
# Route    |  6|    23|   311|  66|   14|  221|    0|   0| 39|  0:00:01|  0:00:09|
# Route    |  7|    24|   374|  39|   13|  225|    0|   0|  0|  0:00:01|  0:00:10|
# Route    |  8|    40|   413|  50|    8|  238|    0|   0|  0|  0:00:01|  0:00:11|
# Route    |  9|    37|   372|  42|   13|  227|    0|   0|  9|  0:00:01|  0:00:12|
# Route    | 10|    28|   307|  54|   13|  231|    0|   0| 18|  0:00:02|  0:00:14|
# Route    | 11|    21|   308|  35|   14|  231|    0|   0|  1|  0:00:01|  0:00:15|
# Route    | 12|    25|   318|  41|   14|  227|    0|   0|  0|  0:00:01|  0:00:16|
# Route    | 13|    22|   297|  31|   16|  226|    0|   0|  6|  0:00:01|  0:00:17|
# Route    | 14|    20|   277|  40|   17|  224|    0|   0|  6|  0:00:01|  0:00:18|
# Route    | 15|    20|   282|  30|   17|  224|    0|   0|  0|  0:00:01|  0:00:19|
# Route    | 16|    19|   285|  31|   17|  224|    0|   0|  0|  0:00:01|  0:00:20|
# Route    | 17|    19|   290|  28|   17|  224|    0|   0|  0|  0:00:01|  0:00:21|
# Route    | 18|    24|   288|  36|   17|  226|    0|   0|  0|  0:00:01|  0:00:22|
# Route    | 19|    19|   289|  25|   17|  224|    0|   0|  1|  0:00:01|  0:00:23|
# Route    | 20|    27|   359|  41|   10|  235|    0|   0|  0|  0:00:02|  0:00:25|
# Route    | 21|    21|   313|  39|   13|  229|    0|   0| 13|  0:00:01|  0:00:26|
# Route    | 22|    28|   332|  46|   12|  231|    0|   0|  0|  0:00:01|  0:00:27|
# Route    | 23|    22|   285|  38|   12|  232|    0|   0| 14|  0:00:01|  0:00:28|
# Route    | 24|    20|   321|  49|   12|  230|    0|   0|  0|  0:00:01|  0:00:29|
# Route    | 25|    27|   287|  39|   11|  232|    0|   0|  7|  0:00:01|  0:00:30|
# Clean    | 26|    27|   281| 216|   11|  231|    0|   0|   |  0:00:01|  0:00:31|
# Clean    | 27|    27|   273| 208|   11|  231|    0|   0|   |  0:00:02|  0:00:33|
# Route    | 28|    28|   345|  39|    9|  235|    0|   0|  0|  0:00:01|  0:00:34|
# Conflicts between polygon wires and fixed objects:   0
# Stub Violations:   0
# Net Order Violations:   0
# Diffpair Uncoupled Length Violations:   0
# Diffpair Phase Tolerance  Violations:   0
# Total layerset violations:   0
# Total layerset violations (exclude Fanout/Stagger/XNet Short side):   0
# Overall Routing Time: 0:00:34
# 
# Wiring Statistics ----------------- C:/Users/Jacob/Documents/Junior/EGR 314/Cadence/Projects\GAMEBOARD5a.dsn
# Nets 97 Connections 335 Unroutes 9
# Signal Layers 2 Power Layers 0
# Wire Junctions 161, at vias 60 Total Vias 235
# Percent Connected    0.00
# Manhattan Length 535656.8490 Horizontal 288479.1030 Vertical 247177.7460
# Routed Length 407063.5250 Horizontal 211709.4350 Vertical 211087.8750
# Ratio Actual / Manhattan   0.7599
# Unconnected Length 37239.4800 Horizontal 19957.7400 Vertical 17281.7400
# <<ERROR:>> Smart Route: Smart_route command aborting due to failures.
write routes (changed_only) (reset_changed) C:/Users/Jacob/AppData/Local/Temp/#Taaaaae11268.tmp
# Routing Written to File C:/Users/Jacob/AppData/Local/Temp/#Taaaaae11268.tmp
quit
