C51 COMPILER V9.60.0.0   INITDEVICE                                                        04/05/2021 11:36:01 PAGE 1   


C51 COMPILER V9.60.0.0, COMPILATION OF MODULE INITDEVICE
OBJECT MODULE PLACED IN .\src/InitDevice.OBJ
COMPILER INVOKED BY: Z:\home\twoninefour\hdd\SimplicityStudio_v5\developer\toolchains\keil_8051\9.60\BIN\C51.exe /home/t
                    -woninefour/hdd/seniorDesign/Vupiter/src/tp4/src/InitDevice.c OMF2 SMALL DEBUG OBJECTEXTEND ROM(LARGE) WARNINGLEVEL(2) FL
                    -OATFUZZY(3) OPTIMIZE(0,SPEED) DEFINE(DEBUG=1) INTVECTOR(0X0000) INTPROMOTE INCDIR(/home/twoninefour/hdd/SimplicityStudio
                    -_v5/developer/sdks/8051/v4.2.0//Device/shared/si8051Base;/home/twoninefour/hdd/SimplicityStudio_v5/developer/sdks/8051/v
                    -4.2.0//Device/EFM8BB3/inc) PRINT(.\src/InitDevice.lst) COND PAGEWIDTH(120) PAGELENGTH(65) OBJECT(.\src/InitDevice.OBJ)

line level    source

   1          //=========================================================
   2          // src/InitDevice.c: generated by Hardware Configurator
   3          //
   4          // This file will be regenerated when saving a document.
   5          // leave the sections inside the "$[...]" comment tags alone
   6          // or they will be overwritten!!
   7          //=========================================================
   8          
   9          // USER INCLUDES
  10          #include <SI_EFM8BB3_Register_Enums.h>
  11          #include "../inc/InitDevice.h"
  12          
  13          // USER PROTOTYPES
  14          // USER FUNCTIONS
  15          
  16          // $[Library Includes]
  17          // [Library Includes]$
  18          
  19          //==============================================================================
  20          // enter_DefaultMode_from_RESET
  21          //==============================================================================
  22          extern void
  23          enter_DefaultMode_from_RESET (void)
  24          {
  25   1        // $[Config Calls]
  26   1        // Save the SFRPAGE
  27   1        uint8_t SFRPAGE_save = SFRPAGE;
  28   1        WDT_0_enter_DefaultMode_from_RESET ();
  29   1        PORTS_0_enter_DefaultMode_from_RESET ();
  30   1        PORTS_1_enter_DefaultMode_from_RESET ();
  31   1        PORTS_2_enter_DefaultMode_from_RESET ();
  32   1        PBCFG_0_enter_DefaultMode_from_RESET ();
  33   1        ADC_0_enter_DefaultMode_from_RESET ();
  34   1        DAC_0_enter_DefaultMode_from_RESET ();
  35   1        DAC_2_enter_DefaultMode_from_RESET ();
  36   1        DACGCF_0_enter_DefaultMode_from_RESET ();
  37   1        VREF_0_enter_DefaultMode_from_RESET ();
  38   1        CIP51_0_enter_DefaultMode_from_RESET ();
  39   1        CLOCK_0_enter_DefaultMode_from_RESET ();
  40   1        TIMER01_0_enter_DefaultMode_from_RESET ();
  41   1        TIMER_SETUP_0_enter_DefaultMode_from_RESET ();
  42   1        SMBUS_0_enter_DefaultMode_from_RESET ();
  43   1        UART_0_enter_DefaultMode_from_RESET ();
  44   1        // Restore the SFRPAGE
  45   1        SFRPAGE = SFRPAGE_save;
  46   1        // [Config Calls]$
  47   1      
  48   1      }
  49          
  50          //================================================================================
  51          // WDT_0_enter_DefaultMode_from_RESET
  52          //================================================================================
C51 COMPILER V9.60.0.0   INITDEVICE                                                        04/05/2021 11:36:01 PAGE 2   

  53          extern void
  54          WDT_0_enter_DefaultMode_from_RESET (void)
  55          {
  56   1        // $[Watchdog Timer Init Variable Declarations]
  57   1        uint32_t i;
  58   1        bool ea;
  59   1        // [Watchdog Timer Init Variable Declarations]$
  60   1      
  61   1        // $[WDTCN - Watchdog Timer Control]
  62   1        // Deprecated
  63   1        // [WDTCN - Watchdog Timer Control]$
  64   1      
  65   1        // $[WDTCN_2 - Watchdog Timer Control]
  66   1        SFRPAGE = 0x00;
  67   1      
  68   1        // Feed WDT timer before disabling (Erratum WDT_E102)
  69   1        WDTCN = 0xA5;
  70   1      
  71   1        // Add 2 LFO cycle delay before disabling WDT (Erratum WDT_E102)
  72   1        for (i = 0; i < (2 * 3062500UL) / (80000 * 3); i++)
  73   1          {
  74   2            NOP ();
  75   2          }
  76   1      
  77   1        // Disable WDT
  78   1        ea = IE_EA;
  79   1        IE_EA = 0;
  80   1        WDTCN = 0xDE;
  81   1        WDTCN = 0xAD;
  82   1        IE_EA = ea;
  83   1      
  84   1        // [WDTCN_2 - Watchdog Timer Control]$
  85   1      
  86   1      }
  87          
  88          //================================================================================
  89          // PORTS_0_enter_DefaultMode_from_RESET
  90          //================================================================================
  91          extern void
  92          PORTS_0_enter_DefaultMode_from_RESET (void)
  93          {
  94   1        // $[P0 - Port 0 Pin Latch]
  95   1        // [P0 - Port 0 Pin Latch]$
  96   1      
  97   1        // $[P0MDOUT - Port 0 Output Mode]
  98   1        /***********************************************************************
  99   1         - P0.0 output is open-drain
 100   1         - P0.1 output is push-pull
 101   1         - P0.2 output is open-drain
 102   1         - P0.3 output is open-drain
 103   1         - P0.4 output is push-pull
 104   1         - P0.5 output is open-drain
 105   1         - P0.6 output is open-drain
 106   1         - P0.7 output is push-pull
 107   1         ***********************************************************************/
 108   1        P0MDOUT = P0MDOUT_B0__OPEN_DRAIN | P0MDOUT_B1__PUSH_PULL
 109   1            | P0MDOUT_B2__OPEN_DRAIN | P0MDOUT_B3__OPEN_DRAIN | P0MDOUT_B4__PUSH_PULL
 110   1            | P0MDOUT_B5__OPEN_DRAIN | P0MDOUT_B6__OPEN_DRAIN | P0MDOUT_B7__PUSH_PULL;
 111   1        // [P0MDOUT - Port 0 Output Mode]$
 112   1      
 113   1        // $[P0MDIN - Port 0 Input Mode]
 114   1        /***********************************************************************
 115   1         - P0.0 pin is configured for analog mode
C51 COMPILER V9.60.0.0   INITDEVICE                                                        04/05/2021 11:36:01 PAGE 3   

 116   1         - P0.1 pin is configured for digital mode
 117   1         - P0.2 pin is configured for digital mode
 118   1         - P0.3 pin is configured for digital mode
 119   1         - P0.4 pin is configured for digital mode
 120   1         - P0.5 pin is configured for digital mode
 121   1         - P0.6 pin is configured for digital mode
 122   1         - P0.7 pin is configured for digital mode
 123   1         ***********************************************************************/
 124   1        P0MDIN = P0MDIN_B0__ANALOG | P0MDIN_B1__DIGITAL | P0MDIN_B2__DIGITAL
 125   1            | P0MDIN_B3__DIGITAL | P0MDIN_B4__DIGITAL | P0MDIN_B5__DIGITAL
 126   1            | P0MDIN_B6__DIGITAL | P0MDIN_B7__DIGITAL;
 127   1        // [P0MDIN - Port 0 Input Mode]$
 128   1      
 129   1        // $[P0SKIP - Port 0 Skip]
 130   1        /***********************************************************************
 131   1         - P0.0 pin is skipped by the crossbar
 132   1         - P0.1 pin is skipped by the crossbar
 133   1         - P0.2 pin is skipped by the crossbar
 134   1         - P0.3 pin is skipped by the crossbar
 135   1         - P0.4 pin is not skipped by the crossbar
 136   1         - P0.5 pin is not skipped by the crossbar
 137   1         - P0.6 pin is skipped by the crossbar
 138   1         - P0.7 pin is skipped by the crossbar
 139   1         ***********************************************************************/
 140   1        P0SKIP = P0SKIP_B0__SKIPPED | P0SKIP_B1__SKIPPED | P0SKIP_B2__SKIPPED
 141   1            | P0SKIP_B3__SKIPPED | P0SKIP_B4__NOT_SKIPPED | P0SKIP_B5__NOT_SKIPPED
 142   1            | P0SKIP_B6__SKIPPED | P0SKIP_B7__SKIPPED;
 143   1        // [P0SKIP - Port 0 Skip]$
 144   1      
 145   1        // $[P0MASK - Port 0 Mask]
 146   1        // [P0MASK - Port 0 Mask]$
 147   1      
 148   1        // $[P0MAT - Port 0 Match]
 149   1        // [P0MAT - Port 0 Match]$
 150   1      
 151   1      }
 152          
 153          //================================================================================
 154          // PORTS_1_enter_DefaultMode_from_RESET
 155          //================================================================================
 156          extern void
 157          PORTS_1_enter_DefaultMode_from_RESET (void)
 158          {
 159   1        // $[P1 - Port 1 Pin Latch]
 160   1        // [P1 - Port 1 Pin Latch]$
 161   1      
 162   1        // $[P1MDOUT - Port 1 Output Mode]
 163   1        /***********************************************************************
 164   1         - P1.0 output is open-drain
 165   1         - P1.1 output is open-drain
 166   1         - P1.2 output is push-pull
 167   1         - P1.3 output is open-drain
 168   1         - P1.4 output is push-pull
 169   1         - P1.5 output is open-drain
 170   1         - P1.6 output is open-drain
 171   1         ***********************************************************************/
 172   1        P1MDOUT = P1MDOUT_B0__OPEN_DRAIN | P1MDOUT_B1__OPEN_DRAIN
 173   1            | P1MDOUT_B2__PUSH_PULL | P1MDOUT_B3__OPEN_DRAIN | P1MDOUT_B4__PUSH_PULL
 174   1            | P1MDOUT_B5__OPEN_DRAIN | P1MDOUT_B6__OPEN_DRAIN;
 175   1        // [P1MDOUT - Port 1 Output Mode]$
 176   1      
 177   1        // $[P1MDIN - Port 1 Input Mode]
 178   1        /***********************************************************************
C51 COMPILER V9.60.0.0   INITDEVICE                                                        04/05/2021 11:36:01 PAGE 4   

 179   1         - P1.0 pin is configured for analog mode
 180   1         - P1.1 pin is configured for analog mode
 181   1         - P1.2 pin is configured for digital mode
 182   1         - P1.3 pin is configured for digital mode
 183   1         - P1.4 pin is configured for digital mode
 184   1         - P1.5 pin is configured for digital mode
 185   1         - P1.6 pin is configured for digital mode
 186   1         ***********************************************************************/
 187   1        P1MDIN = P1MDIN_B0__ANALOG | P1MDIN_B1__ANALOG | P1MDIN_B2__DIGITAL
 188   1            | P1MDIN_B3__DIGITAL | P1MDIN_B4__DIGITAL | P1MDIN_B5__DIGITAL
 189   1            | P1MDIN_B6__DIGITAL;
 190   1        // [P1MDIN - Port 1 Input Mode]$
 191   1      
 192   1        // $[P1SKIP - Port 1 Skip]
 193   1        /***********************************************************************
 194   1         - P1.0 pin is skipped by the crossbar
 195   1         - P1.1 pin is skipped by the crossbar
 196   1         - P1.2 pin is skipped by the crossbar
 197   1         - P1.3 pin is not skipped by the crossbar
 198   1         - P1.4 pin is skipped by the crossbar
 199   1         - P1.5 pin is skipped by the crossbar
 200   1         - P1.6 pin is skipped by the crossbar
 201   1         ***********************************************************************/
 202   1        P1SKIP = P1SKIP_B0__SKIPPED | P1SKIP_B1__SKIPPED | P1SKIP_B2__SKIPPED
 203   1            | P1SKIP_B3__NOT_SKIPPED | P1SKIP_B4__SKIPPED | P1SKIP_B5__SKIPPED
 204   1            | P1SKIP_B6__SKIPPED;
 205   1        // [P1SKIP - Port 1 Skip]$
 206   1      
 207   1        // $[P1MASK - Port 1 Mask]
 208   1        // [P1MASK - Port 1 Mask]$
 209   1      
 210   1        // $[P1MAT - Port 1 Match]
 211   1        // [P1MAT - Port 1 Match]$
 212   1      
 213   1      }
 214          
 215          //================================================================================
 216          // PORTS_2_enter_DefaultMode_from_RESET
 217          //================================================================================
 218          extern void
 219          PORTS_2_enter_DefaultMode_from_RESET (void)
 220          {
 221   1        // $[P2 - Port 2 Pin Latch]
 222   1        // [P2 - Port 2 Pin Latch]$
 223   1      
 224   1        // $[P2MDOUT - Port 2 Output Mode]
 225   1        /***********************************************************************
 226   1         - P2.0 output is open-drain
 227   1         - P2.1 output is open-drain
 228   1         - P2.2 output is open-drain
 229   1         - P2.3 output is push-pull
 230   1         ***********************************************************************/
 231   1        P2MDOUT = P2MDOUT_B0__OPEN_DRAIN | P2MDOUT_B1__OPEN_DRAIN
 232   1            | P2MDOUT_B2__OPEN_DRAIN | P2MDOUT_B3__PUSH_PULL;
 233   1        // [P2MDOUT - Port 2 Output Mode]$
 234   1      
 235   1        // $[P2MDIN - Port 2 Input Mode]
 236   1        /***********************************************************************
 237   1         - P2.0 pin is configured for analog mode
 238   1         - P2.1 pin is configured for digital mode
 239   1         - P2.2 pin is configured for analog mode
 240   1         - P2.3 pin is configured for digital mode
 241   1         ***********************************************************************/
C51 COMPILER V9.60.0.0   INITDEVICE                                                        04/05/2021 11:36:01 PAGE 5   

 242   1        SFRPAGE = 0x20;
 243   1        P2MDIN = P2MDIN_B0__ANALOG | P2MDIN_B1__DIGITAL | P2MDIN_B2__ANALOG
 244   1            | P2MDIN_B3__DIGITAL;
 245   1        // [P2MDIN - Port 2 Input Mode]$
 246   1      
 247   1        // $[P2SKIP - Port 2 Skip]
 248   1        /***********************************************************************
 249   1         - P2.0 pin is skipped by the crossbar
 250   1         - P2.1 pin is not skipped by the crossbar
 251   1         - P2.2 pin is skipped by the crossbar
 252   1         - P2.3 pin is skipped by the crossbar
 253   1         ***********************************************************************/
 254   1        P2SKIP = P2SKIP_B0__SKIPPED | P2SKIP_B1__NOT_SKIPPED | P2SKIP_B2__SKIPPED
 255   1            | P2SKIP_B3__SKIPPED;
 256   1        // [P2SKIP - Port 2 Skip]$
 257   1      
 258   1        // $[P2MASK - Port 2 Mask]
 259   1        // [P2MASK - Port 2 Mask]$
 260   1      
 261   1        // $[P2MAT - Port 2 Match]
 262   1        // [P2MAT - Port 2 Match]$
 263   1      
 264   1      }
 265          
 266          //================================================================================
 267          // PBCFG_0_enter_DefaultMode_from_RESET
 268          //================================================================================
 269          extern void
 270          PBCFG_0_enter_DefaultMode_from_RESET (void)
 271          {
 272   1        // $[XBR2 - Port I/O Crossbar 2]
 273   1        /***********************************************************************
 274   1         - Weak Pullups enabled 
 275   1         - Crossbar enabled
 276   1         - UART1 I/O unavailable at Port pin
 277   1         - UART1 RTS1 unavailable at Port pin
 278   1         - UART1 CTS1 unavailable at Port pin
 279   1         ***********************************************************************/
 280   1        SFRPAGE = 0x00;
 281   1        XBR2 = XBR2_WEAKPUD__PULL_UPS_ENABLED | XBR2_XBARE__ENABLED
 282   1            | XBR2_URT1E__DISABLED | XBR2_URT1RTSE__DISABLED
 283   1            | XBR2_URT1CTSE__DISABLED;
 284   1        // [XBR2 - Port I/O Crossbar 2]$
 285   1      
 286   1        // $[PRTDRV - Port Drive Strength]
 287   1        // [PRTDRV - Port Drive Strength]$
 288   1      
 289   1        // $[XBR0 - Port I/O Crossbar 0]
 290   1        /***********************************************************************
 291   1         - UART0 TX0, RX0 routed to Port pins P0.4 and P0.5
 292   1         - SPI I/O unavailable at Port pins
 293   1         - SMBus 0 I/O routed to Port pins
 294   1         - CP0 unavailable at Port pin
 295   1         - Asynchronous CP0 unavailable at Port pin
 296   1         - CP1 unavailable at Port pin
 297   1         - Asynchronous CP1 unavailable at Port pin
 298   1         - SYSCLK unavailable at Port pin
 299   1         ***********************************************************************/
 300   1        XBR0 = XBR0_URT0E__ENABLED | XBR0_SPI0E__DISABLED | XBR0_SMB0E__ENABLED
 301   1            | XBR0_CP0E__DISABLED | XBR0_CP0AE__DISABLED | XBR0_CP1E__DISABLED
 302   1            | XBR0_CP1AE__DISABLED | XBR0_SYSCKE__DISABLED;
 303   1        // [XBR0 - Port I/O Crossbar 0]$
 304   1      
C51 COMPILER V9.60.0.0   INITDEVICE                                                        04/05/2021 11:36:01 PAGE 6   

 305   1        // $[XBR1 - Port I/O Crossbar 1]
 306   1        // [XBR1 - Port I/O Crossbar 1]$
 307   1      
 308   1      }
 309          
 310          //================================================================================
 311          // ADC_0_enter_DefaultMode_from_RESET
 312          //================================================================================
 313          extern void
 314          ADC_0_enter_DefaultMode_from_RESET (void)
 315          {
 316   1        // $[ADC0CN2 - ADC0 Control 2]
 317   1        // [ADC0CN2 - ADC0 Control 2]$
 318   1      
 319   1        // $[ADC0CN1 - ADC0 Control 1]
 320   1        // [ADC0CN1 - ADC0 Control 1]$
 321   1      
 322   1        // $[ADC0MX - ADC0 Multiplexer Selection]
 323   1        /***********************************************************************
 324   1         - Select ADC0.6
 325   1         ***********************************************************************/
 326   1        ADC0MX = ADC0MX_ADC0MX__ADC0P6;
 327   1        // [ADC0MX - ADC0 Multiplexer Selection]$
 328   1      
 329   1        // $[ADC0CF2 - ADC0 Power Control]
 330   1        // [ADC0CF2 - ADC0 Power Control]$
 331   1      
 332   1        // $[ADC0CF0 - ADC0 Configuration]
 333   1        /***********************************************************************
 334   1         - ADCCLK = SYSCLK
 335   1         - SAR Clock Divider = 0x03
 336   1         ***********************************************************************/
 337   1        ADC0CF0 = ADC0CF0_ADCLKSEL__SYSCLK | (0x03 << ADC0CF0_ADSC__SHIFT);
 338   1        // [ADC0CF0 - ADC0 Configuration]$
 339   1      
 340   1        // $[ADC0CF1 - ADC0 Configuration]
 341   1        /***********************************************************************
 342   1         - Conversion Tracking Time = 0x18
 343   1         ***********************************************************************/
 344   1        ADC0CF1 = (0x18 << ADC0CF1_ADTK__SHIFT);
 345   1        // [ADC0CF1 - ADC0 Configuration]$
 346   1      
 347   1        // $[ADC0ASAL - ADC0 Autoscan Start Address Low Byte]
 348   1        // [ADC0ASAL - ADC0 Autoscan Start Address Low Byte]$
 349   1      
 350   1        // $[ADC0GTH - ADC0 Greater-Than High Byte]
 351   1        // [ADC0GTH - ADC0 Greater-Than High Byte]$
 352   1      
 353   1        // $[ADC0GTL - ADC0 Greater-Than Low Byte]
 354   1        // [ADC0GTL - ADC0 Greater-Than Low Byte]$
 355   1      
 356   1        // $[ADC0LTH - ADC0 Less-Than High Byte]
 357   1        // [ADC0LTH - ADC0 Less-Than High Byte]$
 358   1      
 359   1        // $[ADC0LTL - ADC0 Less-Than Low Byte]
 360   1        // [ADC0LTL - ADC0 Less-Than Low Byte]$
 361   1      
 362   1        // $[ADC0ASCF - ADC0 Autoscan Configuration]
 363   1        // [ADC0ASCF - ADC0 Autoscan Configuration]$
 364   1      
 365   1        // $[ADC0CN0 - ADC0 Control 0]
 366   1        /***********************************************************************
 367   1         - Enable ADC0 
C51 COMPILER V9.60.0.0   INITDEVICE                                                        04/05/2021 11:36:01 PAGE 7   

 368   1         ***********************************************************************/
 369   1        ADC0CN0 |= ADC0CN0_ADEN__ENABLED;
 370   1        // [ADC0CN0 - ADC0 Control 0]$
 371   1      
 372   1      }
 373          
 374          //================================================================================
 375          // DAC_0_enter_DefaultMode_from_RESET
 376          //================================================================================
 377          extern void
 378          DAC_0_enter_DefaultMode_from_RESET (void)
 379          {
 380   1        // $[DAC0CF0 - DAC0 Configuration 0]
 381   1        /***********************************************************************
 382   1         - DAC0 is enabled and will drive the output pin
 383   1         - DAC0 output updates occur on every clock cycle
 384   1         - DAC0 input is treated as right-justified
 385   1         - All resets will reset DAC0 and its associated registers
 386   1         ***********************************************************************/
 387   1        SFRPAGE = 0x30;
 388   1        DAC0CF0 = DAC0CF0_EN__ENABLE | DAC0CF0_UPDATE__SYSCLK
 389   1            | DAC0CF0_LJST__RIGHT_JUSTIFY | DAC0CF0_RSTMD__NORMAL;
 390   1        // [DAC0CF0 - DAC0 Configuration 0]$
 391   1      
 392   1        // $[DAC0CF1 - DAC0 Configuration 1]
 393   1        // [DAC0CF1 - DAC0 Configuration 1]$
 394   1      
 395   1      }
 396          
 397          //================================================================================
 398          // DAC_2_enter_DefaultMode_from_RESET
 399          //================================================================================
 400          extern void
 401          DAC_2_enter_DefaultMode_from_RESET (void)
 402          {
 403   1        // $[DAC2CF0 - DAC2 Configuration 0]
 404   1        /***********************************************************************
 405   1         - DAC2 is enabled and will drive the output pin
 406   1         - DAC2 output updates occur on every clock cycle
 407   1         - DAC2 input is treated as right-justified
 408   1         - All resets will reset DAC2 and its associated registers
 409   1         ***********************************************************************/
 410   1        DAC2CF0 = DAC2CF0_EN__ENABLE | DAC2CF0_UPDATE__SYSCLK
 411   1            | DAC2CF0_LJST__RIGHT_JUSTIFY | DAC2CF0_RSTMD__NORMAL;
 412   1        // [DAC2CF0 - DAC2 Configuration 0]$
 413   1      
 414   1        // $[DAC2CF1 - DAC2 Configuration 1]
 415   1        // [DAC2CF1 - DAC2 Configuration 1]$
 416   1      
 417   1      }
 418          
 419          //================================================================================
 420          // DACGCF_0_enter_DefaultMode_from_RESET
 421          //================================================================================
 422          extern void
 423          DACGCF_0_enter_DefaultMode_from_RESET (void)
 424          {
 425   1        // $[DACGCF0 - DAC Global Configuration 0]
 426   1        /***********************************************************************
 427   1         - Select the VREF pin
 428   1         - Select the VREF pin
 429   1         - Input = DAC1H:DAC1L
 430   1         - Input = DAC3H:DAC3L
C51 COMPILER V9.60.0.0   INITDEVICE                                                        04/05/2021 11:36:01 PAGE 8   

 431   1         - DAC1 always updates from the data source selected in D1SRC
 432   1         - DAC3 always updates from the data source selected in D3SRC
 433   1         ***********************************************************************/
 434   1        DACGCF0 = DACGCF0_D01REFSL__VREF | DACGCF0_D23REFSL__VREF
 435   1            | DACGCF0_D1SRC__DAC1 | DACGCF0_D3SRC__DAC3 | DACGCF0_D1AMEN__NORMAL
 436   1            | DACGCF0_D3AMEN__NORMAL;
 437   1        // [DACGCF0 - DAC Global Configuration 0]$
 438   1      
 439   1        // $[DACGCF2 - DAC Global Configuration 2]
 440   1        // [DACGCF2 - DAC Global Configuration 2]$
 441   1      
 442   1      }
 443          
 444          //================================================================================
 445          // VREF_0_enter_DefaultMode_from_RESET
 446          //================================================================================
 447          extern void
 448          VREF_0_enter_DefaultMode_from_RESET (void)
 449          {
 450   1        // $[REF0CN - Voltage Reference Control]
 451   1        /***********************************************************************
 452   1         - 2.4 V reference output to VREF pin
 453   1         ***********************************************************************/
 454   1        SFRPAGE = 0x00;
 455   1        REF0CN = REF0CN_VREFSL__VREF_2P4;
 456   1        // [REF0CN - Voltage Reference Control]$
 457   1      
 458   1      }
 459          
 460          //================================================================================
 461          // CIP51_0_enter_DefaultMode_from_RESET
 462          //================================================================================
 463          extern void
 464          CIP51_0_enter_DefaultMode_from_RESET (void)
 465          {
 466   1        // $[PFE0CN - Prefetch Engine Control]
 467   1        /***********************************************************************
 468   1         - SYSCLK < 50 MHz
 469   1         ***********************************************************************/
 470   1        SFRPAGE = 0x10;
 471   1        PFE0CN = PFE0CN_FLRT__SYSCLK_BELOW_50_MHZ;
 472   1        // [PFE0CN - Prefetch Engine Control]$
 473   1      
 474   1      }
 475          
 476          //================================================================================
 477          // CLOCK_0_enter_DefaultMode_from_RESET
 478          //================================================================================
 479          extern void
 480          CLOCK_0_enter_DefaultMode_from_RESET (void)
 481          {
 482   1        // $[HFOSC1 Setup]
 483   1        // Ensure SYSCLK is > 24 MHz before switching to HFOSC1
 484   1        SFRPAGE = 0x00;
 485   1        CLKSEL = CLKSEL_CLKSL__HFOSC0 | CLKSEL_CLKDIV__SYSCLK_DIV_1;
 486   1        while ((CLKSEL & CLKSEL_DIVRDY__BMASK) == CLKSEL_DIVRDY__NOT_READY)
 487   1          ;
 488   1        // [HFOSC1 Setup]$
 489   1      
 490   1        // $[CLKSEL - Clock Select]
 491   1        /***********************************************************************
 492   1         - Clock derived from the Internal High Frequency Oscillator 1
 493   1         - SYSCLK is equal to selected clock source divided by 1
C51 COMPILER V9.60.0.0   INITDEVICE                                                        04/05/2021 11:36:01 PAGE 9   

 494   1         ***********************************************************************/
 495   1        CLKSEL = CLKSEL_CLKSL__HFOSC1 | CLKSEL_CLKDIV__SYSCLK_DIV_1;
 496   1        while ((CLKSEL & CLKSEL_DIVRDY__BMASK) == CLKSEL_DIVRDY__NOT_READY)
 497   1          ;
 498   1        // [CLKSEL - Clock Select]$
 499   1      
 500   1      }
 501          
 502          //================================================================================
 503          // TIMER16_2_enter_DefaultMode_from_RESET
 504          //================================================================================
 505          extern void
 506          TIMER16_2_enter_DefaultMode_from_RESET (void)
 507          {
 508   1        // $[Timer Initialization]
 509   1        // Save Timer Configuration
 510   1        uint8_t TMR2CN0_TR2_save;
 511   1        TMR2CN0_TR2_save = TMR2CN0 & TMR2CN0_TR2__BMASK;
 512   1        // Stop Timer
 513   1        TMR2CN0 &= ~(TMR2CN0_TR2__BMASK);
 514   1        // [Timer Initialization]$
 515   1      
 516   1        // $[TMR2CN1 - Timer 2 Control 1]
 517   1        // [TMR2CN1 - Timer 2 Control 1]$
 518   1      
 519   1        // $[TMR2CN0 - Timer 2 Control]
 520   1        // [TMR2CN0 - Timer 2 Control]$
 521   1      
 522   1        // $[TMR2H - Timer 2 High Byte]
 523   1        // [TMR2H - Timer 2 High Byte]$
 524   1      
 525   1        // $[TMR2L - Timer 2 Low Byte]
 526   1        // [TMR2L - Timer 2 Low Byte]$
 527   1      
 528   1        // $[TMR2RLH - Timer 2 Reload High Byte]
 529   1        // [TMR2RLH - Timer 2 Reload High Byte]$
 530   1      
 531   1        // $[TMR2RLL - Timer 2 Reload Low Byte]
 532   1        // [TMR2RLL - Timer 2 Reload Low Byte]$
 533   1      
 534   1        // $[TMR2CN0]
 535   1        // [TMR2CN0]$
 536   1      
 537   1        // $[Timer Restoration]
 538   1        // Restore Timer Configuration
 539   1        TMR2CN0 |= TMR2CN0_TR2_save;
 540   1        // [Timer Restoration]$
 541   1      
 542   1      }
 543          
 544          //================================================================================
 545          // TIMER_SETUP_0_enter_DefaultMode_from_RESET
 546          //================================================================================
 547          extern void
 548          TIMER_SETUP_0_enter_DefaultMode_from_RESET (void)
 549          {
 550   1        // $[CKCON0 - Clock Control 0]
 551   1        // [CKCON0 - Clock Control 0]$
 552   1      
 553   1        // $[CKCON1 - Clock Control 1]
 554   1        // [CKCON1 - Clock Control 1]$
 555   1      
 556   1        // $[TMOD - Timer 0/1 Mode]
C51 COMPILER V9.60.0.0   INITDEVICE                                                        04/05/2021 11:36:01 PAGE 10  

 557   1        /***********************************************************************
 558   1         - Mode 0, 13-bit Counter/Timer
 559   1         - Mode 2, 8-bit Counter/Timer with Auto-Reload
 560   1         - Timer Mode
 561   1         - Timer 0 enabled when TR0 = 1 irrespective of INT0 logic level
 562   1         - Timer Mode
 563   1         - Timer 1 enabled when TR1 = 1 irrespective of INT1 logic level
 564   1         ***********************************************************************/
 565   1        TMOD = TMOD_T0M__MODE0 | TMOD_T1M__MODE2 | TMOD_CT0__TIMER
 566   1            | TMOD_GATE0__DISABLED | TMOD_CT1__TIMER | TMOD_GATE1__DISABLED;
 567   1        // [TMOD - Timer 0/1 Mode]$
 568   1      
 569   1        // $[TCON - Timer 0/1 Control]
 570   1        /***********************************************************************
 571   1         - Start Timer 1 running
 572   1         ***********************************************************************/
 573   1        TCON |= TCON_TR1__RUN;
 574   1        // [TCON - Timer 0/1 Control]$
 575   1      
 576   1      }
 577          
 578          //================================================================================
 579          // SMBUS_0_enter_DefaultMode_from_RESET
 580          //================================================================================
 581          extern void
 582          SMBUS_0_enter_DefaultMode_from_RESET (void)
 583          {
 584   1        // $[SMB0FCN0 - SMBus0 FIFO Control 0]
 585   1        // [SMB0FCN0 - SMBus0 FIFO Control 0]$
 586   1      
 587   1        // $[SMB0RXLN - SMBus0 Receive Length Counter]
 588   1        // [SMB0RXLN - SMBus0 Receive Length Counter]$
 589   1      
 590   1        // $[SMB0ADR - SMBus 0 Slave Address]
 591   1        // [SMB0ADR - SMBus 0 Slave Address]$
 592   1      
 593   1        // $[SMB0ADM - SMBus 0 Slave Address Mask]
 594   1        // [SMB0ADM - SMBus 0 Slave Address Mask]$
 595   1      
 596   1        // $[SMB0TC - SMBus 0 Timing and Pin Control]
 597   1        // [SMB0TC - SMBus 0 Timing and Pin Control]$
 598   1      
 599   1        // $[SMB0CF - SMBus 0 Configuration]
 600   1        /***********************************************************************
 601   1         - Timer 2 Low Byte Overflow
 602   1         ***********************************************************************/
 603   1        SMB0CF |= SMB0CF_SMBCS__TIMER2_LOW;
 604   1        // [SMB0CF - SMBus 0 Configuration]$
 605   1      
 606   1      }
 607          
 608          //================================================================================
 609          // UARTE_1_enter_DefaultMode_from_RESET
 610          //================================================================================
 611          extern void
 612          UARTE_1_enter_DefaultMode_from_RESET (void)
 613          {
 614   1        // $[SBCON1 - UART1 Baud Rate Generator Control]
 615   1        /***********************************************************************
 616   1         - Enable the baud rate generator
 617   1         - Prescaler = 1
 618   1         ***********************************************************************/
 619   1        SFRPAGE = 0x20;
C51 COMPILER V9.60.0.0   INITDEVICE                                                        04/05/2021 11:36:01 PAGE 11  

 620   1        SBCON1 = SBCON1_BREN__ENABLED | SBCON1_BPS__DIV_BY_1;
 621   1        // [SBCON1 - UART1 Baud Rate Generator Control]$
 622   1      
 623   1        // $[SMOD1 - UART1 Mode]
 624   1        // [SMOD1 - UART1 Mode]$
 625   1      
 626   1        // $[UART1FCN0 - UART1 FIFO Control 0]
 627   1        // [UART1FCN0 - UART1 FIFO Control 0]$
 628   1      
 629   1        // $[SBRLH1 - UART1 Baud Rate Generator High Byte]
 630   1        /***********************************************************************
 631   1         - UART1 Baud Rate Reload High = 0xFB
 632   1         ***********************************************************************/
 633   1        SBRLH1 = (0xFB << SBRLH1_BRH__SHIFT);
 634   1        // [SBRLH1 - UART1 Baud Rate Generator High Byte]$
 635   1      
 636   1        // $[SBRLL1 - UART1 Baud Rate Generator Low Byte]
 637   1        /***********************************************************************
 638   1         - UART1 Baud Rate Reload Low = 0x04
 639   1         ***********************************************************************/
 640   1        SBRLL1 = (0x04 << SBRLL1_BRL__SHIFT);
 641   1        // [SBRLL1 - UART1 Baud Rate Generator Low Byte]$
 642   1      
 643   1        // $[UART1LIN - UART1 LIN Configuration]
 644   1        // [UART1LIN - UART1 LIN Configuration]$
 645   1      
 646   1        // $[SCON1 - UART1 Serial Port Control]
 647   1        /***********************************************************************
 648   1         - UART1 reception enabled
 649   1         ***********************************************************************/
 650   1        SCON1 |= SCON1_REN__RECEIVE_ENABLED;
 651   1        // [SCON1 - UART1 Serial Port Control]$
 652   1      
 653   1        // $[UART1FCN1 - UART1 FIFO Control 1]
 654   1        // [UART1FCN1 - UART1 FIFO Control 1]$
 655   1      
 656   1      }
 657          
 658          extern void
 659          TIMER01_0_enter_DefaultMode_from_RESET (void)
 660          {
 661   1        // $[Timer Initialization]
 662   1        //Save Timer Configuration
 663   1        uint8_t TCON_save;
 664   1        TCON_save = TCON;
 665   1        //Stop Timers
 666   1        TCON &= ~TCON_TR0__BMASK & ~TCON_TR1__BMASK;
 667   1      
 668   1        // [Timer Initialization]$
 669   1      
 670   1        // $[TH0 - Timer 0 High Byte]
 671   1        // [TH0 - Timer 0 High Byte]$
 672   1      
 673   1        // $[TL0 - Timer 0 Low Byte]
 674   1        // [TL0 - Timer 0 Low Byte]$
 675   1      
 676   1        // $[TH1 - Timer 1 High Byte]
 677   1        /***********************************************************************
 678   1         - Timer 1 High Byte = 0xDD
 679   1         ***********************************************************************/
 680   1        TH1 = (0xDD << TH1_TH1__SHIFT);
 681   1        // [TH1 - Timer 1 High Byte]$
 682   1      
C51 COMPILER V9.60.0.0   INITDEVICE                                                        04/05/2021 11:36:01 PAGE 12  

 683   1        // $[TL1 - Timer 1 Low Byte]
 684   1        // [TL1 - Timer 1 Low Byte]$
 685   1      
 686   1        // $[Timer Restoration]
 687   1        //Restore Timer Configuration
 688   1        TCON |= (TCON_save & TCON_TR0__BMASK) | (TCON_save & TCON_TR1__BMASK);
 689   1      
 690   1        // [Timer Restoration]$
 691   1      
 692   1      }
 693          
 694          extern void
 695          UART_0_enter_DefaultMode_from_RESET (void)
 696          {
 697   1        // $[SCON0 - UART0 Serial Port Control]
 698   1        /***********************************************************************
 699   1         - UART0 reception enabled
 700   1         ***********************************************************************/
 701   1        SCON0 |= SCON0_REN__RECEIVE_ENABLED;
 702   1        // [SCON0 - UART0 Serial Port Control]$
 703   1      
 704   1      }
 705          


MODULE INFORMATION:   STATIC OVERLAYABLE
   CODE SIZE        =    335    ----
   CONSTANT SIZE    =   ----    ----
   XDATA SIZE       =   ----    ----
   PDATA SIZE       =   ----    ----
   DATA SIZE        =      7    ----
   IDATA SIZE       =   ----    ----
   BIT SIZE         =      1    ----
   EDATA SIZE       =   ----    ----
   HDATA SIZE       =   ----    ----
   XDATA CONST SIZE =   ----    ----
   FAR CONST SIZE   =   ----    ----
END OF MODULE INFORMATION.


C51 COMPILATION COMPLETE.  0 WARNING(S),  0 ERROR(S)
