/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  reg [8:0] _00_;
  wire [3:0] celloutsig_0_10z;
  wire [5:0] celloutsig_0_11z;
  wire [10:0] celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire [5:0] celloutsig_0_15z;
  wire [7:0] celloutsig_0_18z;
  wire [32:0] celloutsig_0_19z;
  wire [4:0] celloutsig_0_1z;
  wire [2:0] celloutsig_0_20z;
  wire [2:0] celloutsig_0_21z;
  wire [3:0] celloutsig_0_23z;
  wire [9:0] celloutsig_0_25z;
  wire [4:0] celloutsig_0_2z;
  wire [3:0] celloutsig_0_30z;
  wire [2:0] celloutsig_0_32z;
  wire [3:0] celloutsig_0_3z;
  wire [4:0] celloutsig_0_43z;
  wire [16:0] celloutsig_0_48z;
  wire [2:0] celloutsig_0_49z;
  wire [6:0] celloutsig_0_4z;
  wire [4:0] celloutsig_0_50z;
  wire [8:0] celloutsig_0_5z;
  wire [11:0] celloutsig_0_6z;
  wire [3:0] celloutsig_0_7z;
  wire [4:0] celloutsig_0_8z;
  wire [2:0] celloutsig_0_9z;
  wire [7:0] celloutsig_1_0z;
  wire [14:0] celloutsig_1_11z;
  wire [4:0] celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire [52:0] celloutsig_1_2z;
  wire [19:0] celloutsig_1_3z;
  wire [28:0] celloutsig_1_4z;
  wire [14:0] celloutsig_1_6z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  always_ff @(posedge celloutsig_1_18z[0], posedge clkin_data[0])
    if (clkin_data[0]) _00_ <= 9'h000;
    else _00_ <= in_data[31:23];
  assign celloutsig_0_50z = { celloutsig_0_43z[2], celloutsig_0_30z } * { celloutsig_0_15z[4], celloutsig_0_3z };
  assign celloutsig_1_2z = in_data[158:106] * { in_data[169:121], 4'hf };
  assign celloutsig_1_4z = { in_data[148:144], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_0z } * celloutsig_1_2z[33:5];
  assign celloutsig_0_5z = { celloutsig_0_2z[3:0], celloutsig_0_1z } * { in_data[74:73], celloutsig_0_4z };
  assign celloutsig_1_19z = celloutsig_1_2z[26:22] * celloutsig_1_4z[12:8];
  assign celloutsig_0_8z = celloutsig_0_1z * celloutsig_0_2z;
  assign celloutsig_0_10z = { celloutsig_0_6z[10], celloutsig_0_9z } * celloutsig_0_4z[6:3];
  assign celloutsig_0_18z = in_data[29:22] * { celloutsig_0_2z[3:1], celloutsig_0_2z };
  assign celloutsig_0_19z = { celloutsig_0_11z[3:0], celloutsig_0_1z, celloutsig_0_14z, celloutsig_0_7z, celloutsig_0_2z, celloutsig_0_3z, celloutsig_0_7z, celloutsig_0_9z } * { _00_[4:1], _00_, celloutsig_0_6z, celloutsig_0_18z };
  assign celloutsig_0_1z = in_data[38:34] * _00_[7:3];
  assign celloutsig_0_48z = - { celloutsig_0_12z[7:3], celloutsig_0_43z, celloutsig_0_32z, celloutsig_0_14z };
  assign celloutsig_1_0z = - in_data[104:97];
  assign celloutsig_1_3z = - celloutsig_1_2z[19:0];
  assign celloutsig_1_11z = - { celloutsig_1_2z[34:28], 4'hf, celloutsig_1_3z[19:16] };
  assign celloutsig_0_7z = - in_data[35:32];
  assign celloutsig_0_13z = - celloutsig_0_2z[2:0];
  assign celloutsig_0_15z = - { celloutsig_0_8z[3:2], celloutsig_0_14z };
  assign celloutsig_0_20z = - celloutsig_0_13z;
  assign celloutsig_0_23z = - { celloutsig_0_20z[2], celloutsig_0_20z };
  assign celloutsig_0_25z = - { celloutsig_0_12z[8:3], celloutsig_0_23z };
  assign celloutsig_0_32z = - celloutsig_0_15z[2:0];
  assign celloutsig_0_2z = - in_data[36:32];
  assign celloutsig_0_3z = celloutsig_0_2z[4:1] ~^ _00_[6:3];
  assign celloutsig_0_43z = celloutsig_0_15z[5:1] ~^ { celloutsig_0_30z[2:1], celloutsig_0_21z };
  assign celloutsig_0_4z = _00_[7:1] ~^ in_data[48:42];
  assign celloutsig_0_49z = celloutsig_0_48z[2:0] ~^ celloutsig_0_19z[19:17];
  assign celloutsig_1_6z = in_data[114:100] ~^ { celloutsig_1_0z[7:1], celloutsig_1_0z };
  assign celloutsig_1_18z = celloutsig_1_11z[7:3] ~^ celloutsig_1_6z[6:2];
  assign celloutsig_0_6z = in_data[93:82] ~^ { in_data[89:83], celloutsig_0_1z };
  assign celloutsig_0_9z = celloutsig_0_8z[2:0] ~^ celloutsig_0_7z[2:0];
  assign celloutsig_0_11z = { in_data[32:31], celloutsig_0_3z } ~^ { celloutsig_0_5z[2], celloutsig_0_1z };
  assign celloutsig_0_12z = { celloutsig_0_9z[2], celloutsig_0_8z, celloutsig_0_2z } ~^ { celloutsig_0_10z, celloutsig_0_4z };
  assign celloutsig_0_14z = celloutsig_0_4z[4:1] ~^ celloutsig_0_8z[4:1];
  assign celloutsig_0_21z = celloutsig_0_18z[2:0] ~^ in_data[16:14];
  assign celloutsig_0_30z = { celloutsig_0_25z[0], celloutsig_0_20z } ~^ celloutsig_0_6z[6:3];
  assign { out_data[132:128], out_data[100:96], out_data[34:32], out_data[4:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_49z, celloutsig_0_50z };
endmodule
