//*****************************
// name: fsac.v
// module: fsac
// author: caijun.Li
// description:
//
// date: 2015-03-18
// version:
// ****************************

`timescale 1ns/100ps
module fsac
	(
	 clk_50m_sys	, //system clock
	 rst_chip_n	, //reset
	 //SPI interface
	 spi_cs_n	,
	 spi_miso	,
	 spi_mosi	,
	 spi_clk	,

	 //filter contrl
	 filter_switch

	);

//--------------------
// Define parameters
//-------------------
//parameter 


//--------------------
// Dclare port Signals
//-------------------
//system signal
input clk_50m_sys	;
input rst_chip_n	;
//input
input spi_miso		;
input spi_cs_n		;
input spi_clk		;

output spi_mosi		;
output [7:0]	filter_switch	;


//wrie


//instances




endmodule

//`resetall
