{
  "comments": [
    {
      "key": {
        "uuid": "b8128cb4_c3d6ef88",
        "filename": "av1/common/av1_rtcd_defs.pl",
        "patchSetId": 3
      },
      "lineNbr": 529,
      "author": {
        "id": 5185
      },
      "writtenOn": "2018-01-10T02:06:30Z",
      "side": 1,
      "message": "c can be removed.",
      "range": {
        "startLine": 529,
        "startChar": 37,
        "endLine": 529,
        "endChar": 39
      },
      "revId": "1cace6f17223b4d473feb0d4dc8508a3d32898c7",
      "serverId": "e5514cf8-2d6e-3e29-adb4-24cd6dde4bf0",
      "unresolved": true
    },
    {
      "key": {
        "uuid": "9e855f73_c670ce5e",
        "filename": "av1/common/av1_rtcd_defs.pl",
        "patchSetId": 3
      },
      "lineNbr": 529,
      "author": {
        "id": 5230
      },
      "writtenOn": "2018-01-10T21:05:34Z",
      "side": 1,
      "message": "Done",
      "parentUuid": "b8128cb4_c3d6ef88",
      "range": {
        "startLine": 529,
        "startChar": 37,
        "endLine": 529,
        "endChar": 39
      },
      "revId": "1cace6f17223b4d473feb0d4dc8508a3d32898c7",
      "serverId": "e5514cf8-2d6e-3e29-adb4-24cd6dde4bf0",
      "unresolved": false
    },
    {
      "key": {
        "uuid": "9d483461_16280df2",
        "filename": "av1/common/x86/convolve_2d_sse2.c",
        "patchSetId": 3
      },
      "lineNbr": 335,
      "author": {
        "id": 5185
      },
      "writtenOn": "2018-01-10T02:06:30Z",
      "side": 1,
      "message": "this seems like:\nload 1st 16 -\u003e write 1st 16 -\u003e load 2nd 16 -\u003e write 2nd 16.\nThere are several cycle latency for load instructions.\nCould change to:\nload 1st 16 -\u003e load 2nd 16 -\u003e write 1st 16 -\u003e write 2nd 16. This will hide some latency.\nSimilar for copy_64().",
      "range": {
        "startLine": 334,
        "startChar": 2,
        "endLine": 335,
        "endChar": 38
      },
      "revId": "1cace6f17223b4d473feb0d4dc8508a3d32898c7",
      "serverId": "e5514cf8-2d6e-3e29-adb4-24cd6dde4bf0",
      "unresolved": true
    },
    {
      "key": {
        "uuid": "40dfd34d_24d8143b",
        "filename": "av1/common/x86/convolve_2d_sse2.c",
        "patchSetId": 3
      },
      "lineNbr": 335,
      "author": {
        "id": 5230
      },
      "writtenOn": "2018-01-10T21:05:34Z",
      "side": 1,
      "message": "Done",
      "parentUuid": "9d483461_16280df2",
      "range": {
        "startLine": 334,
        "startChar": 2,
        "endLine": 335,
        "endChar": 38
      },
      "revId": "1cace6f17223b4d473feb0d4dc8508a3d32898c7",
      "serverId": "e5514cf8-2d6e-3e29-adb4-24cd6dde4bf0",
      "unresolved": false
    },
    {
      "key": {
        "uuid": "ae5af330_bfc593b6",
        "filename": "av1/common/x86/convolve_2d_sse2.c",
        "patchSetId": 3
      },
      "lineNbr": 414,
      "author": {
        "id": 5185
      },
      "writtenOn": "2018-01-10T02:06:30Z",
      "side": 1,
      "message": "you should have enough registers to do 2 rows here. Maybe also for w\u003d128 case.",
      "range": {
        "startLine": 414,
        "startChar": 6,
        "endLine": 414,
        "endChar": 18
      },
      "revId": "1cace6f17223b4d473feb0d4dc8508a3d32898c7",
      "serverId": "e5514cf8-2d6e-3e29-adb4-24cd6dde4bf0",
      "unresolved": true
    },
    {
      "key": {
        "uuid": "fca09621_6e2e1143",
        "filename": "av1/common/x86/convolve_2d_sse2.c",
        "patchSetId": 3
      },
      "lineNbr": 414,
      "author": {
        "id": 5230
      },
      "writtenOn": "2018-01-10T21:05:34Z",
      "side": 1,
      "message": "Done",
      "parentUuid": "ae5af330_bfc593b6",
      "range": {
        "startLine": 414,
        "startChar": 6,
        "endLine": 414,
        "endChar": 18
      },
      "revId": "1cace6f17223b4d473feb0d4dc8508a3d32898c7",
      "serverId": "e5514cf8-2d6e-3e29-adb4-24cd6dde4bf0",
      "unresolved": false
    }
  ]
}