<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
      <simLog/>
      <mgLog/>
      <packageLog>
        <logs message="ERROR: [IMPL 213-28] Failed to generate IP.&#xD;&#xA;command 'ap_source' returned error code&#xD;&#xA;    while executing&#xD;&#xA;&quot;source D:/Docs/Hardware/project/base1/solution2/export.tcl&quot;&#xD;&#xA;    invoked from within&#xD;&#xA;&quot;hls::main D:/Docs/Hardware/project/base1/solution2/export.tcl&quot;&#xD;&#xA;    (&quot;uplevel&quot; body line 1)&#xD;&#xA;    invoked from within&#xD;&#xA;&quot;uplevel 1 hls::main {*}$args&quot;&#xD;&#xA;    (procedure &quot;hls_proc&quot; line 5)&#xD;&#xA;    invoked from within&#xD;&#xA;&quot;hls_proc $argv&quot;&#xD;&#xA;" projectName="base1" solutionName="solution2" date="2024-12-18T20:42:41.496+0700"/>
      </packageLog>
      <csimLog>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="base1" solutionName="solution1" date="2024-12-19T03:26:45.854+0700"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="base1" solutionName="solution3" date="2024-12-19T03:07:26.500+0700"/>
        <logs message="ERROR: [SIM 211-100] CSim failed with errors." projectName="base1" solutionName="solution3" date="2024-12-19T02:57:00.949+0700"/>
        <logs message="@E Simulation failed: SIGSEGV." projectName="base1" solutionName="solution3" date="2024-12-19T02:57:00.923+0700"/>
        <logs message="ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s)." projectName="base1" solutionName="solution4" date="2024-12-19T01:06:14.502+0700"/>
      </csimLog>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [SCHED 204-21] The critical path in module 'processImage' consists of the following:&#xD;&#xA;&#x9;'mul' operation of DSP[169] ('window.val[1][0]', core_base.cpp:93->core_base.cpp:41) [128]  (3.36 ns)&#xD;&#xA;&#x9;'add' operation of DSP[169] ('tmp3', core_base.cpp:124->core_base.cpp:46) [169]  (3.02 ns)&#xD;&#xA;&#x9;'add' operation ('tmp4', core_base.cpp:124->core_base.cpp:46) [170]  (0 ns)&#xD;&#xA;&#x9;'add' operation ('valOutput', core_base.cpp:124->core_base.cpp:46) [171]  (3.9 ns)" projectName="base1" solutionName="solution5" date="2024-12-19T03:48:26.043+0700" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (10.283ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns)." projectName="base1" solutionName="solution5" date="2024-12-19T03:48:26.030+0700" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('lineBuff_val_0_load_1', core_base.cpp:92->core_base.cpp:41) on array 'lineBuff.val[0]', core_base.cpp:11 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'lineBuff_val_0'." projectName="base1" solutionName="solution5" date="2024-12-19T03:48:25.993+0700" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'processImage': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)&#xD;&#xA;   between 'load' operation ('lineBuff_val_0_load', core_base.cpp:92->core_base.cpp:41) on array 'lineBuff.val[0]', core_base.cpp:11 and 'store' operation (D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:729->D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:863->core_base.cpp:80->core_base.cpp:38) of variable 'lineBuff_val_1_load', D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:729->D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:863->core_base.cpp:80->core_base.cpp:38 on array 'lineBuff.val[0]', core_base.cpp:11." projectName="base1" solutionName="solution5" date="2024-12-19T03:48:25.980+0700" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'lineBuff.val[2]' (core_base.cpp:11)." projectName="base1" solutionName="solution5" date="2024-12-19T03:48:25.797+0700" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'lineBuff.val[0]' (core_base.cpp:11)." projectName="base1" solutionName="solution5" date="2024-12-19T03:48:25.667+0700" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'lineBuff.val[1]' (core_base.cpp:11)." projectName="base1" solutionName="solution5" date="2024-12-19T03:48:25.651+0700" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lineBuff.val[2]' (core_base.cpp:11)." projectName="base1" solutionName="solution5" date="2024-12-19T03:48:25.634+0700" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lineBuff.val[0]' (core_base.cpp:11)." projectName="base1" solutionName="solution5" date="2024-12-19T03:48:25.619+0700" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lineBuff.val[1]' (core_base.cpp:11)." projectName="base1" solutionName="solution5" date="2024-12-19T03:48:25.605+0700" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] The critical path in module 'processImage' consists of the following:&#xD;&#xA;&#x9;'mul' operation of DSP[169] ('window.val[1][0]', core_base.cpp:94->core_base.cpp:42) [128]  (3.36 ns)&#xD;&#xA;&#x9;'add' operation of DSP[169] ('tmp3', core_base.cpp:125->core_base.cpp:47) [169]  (3.02 ns)&#xD;&#xA;&#x9;'add' operation ('tmp4', core_base.cpp:125->core_base.cpp:47) [170]  (0 ns)&#xD;&#xA;&#x9;'add' operation ('valOutput', core_base.cpp:125->core_base.cpp:47) [171]  (3.9 ns)" projectName="base1" solutionName="solution3" date="2024-12-19T01:16:10.220+0700" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (10.283ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns)." projectName="base1" solutionName="solution3" date="2024-12-19T01:16:10.206+0700" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('lineBuff_val_0_load_1', core_base.cpp:93->core_base.cpp:42) on array 'lineBuff.val[0]', core_base.cpp:12 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'lineBuff_val_0'." projectName="base1" solutionName="solution3" date="2024-12-19T01:16:10.184+0700" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'processImage': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)&#xD;&#xA;   between 'load' operation ('lineBuff_val_0_load', core_base.cpp:93->core_base.cpp:42) on array 'lineBuff.val[0]', core_base.cpp:12 and 'store' operation (D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:729->D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:863->core_base.cpp:81->core_base.cpp:39) of variable 'lineBuff_val_1_load', D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:729->D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:863->core_base.cpp:81->core_base.cpp:39 on array 'lineBuff.val[0]', core_base.cpp:12." projectName="base1" solutionName="solution3" date="2024-12-19T01:16:10.168+0700" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'lineBuff.val[0]' (core_base.cpp:12)." projectName="base1" solutionName="solution3" date="2024-12-19T01:16:09.940+0700" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'lineBuff.val[2]' (core_base.cpp:12)." projectName="base1" solutionName="solution3" date="2024-12-19T01:16:09.792+0700" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'lineBuff.val[1]' (core_base.cpp:12)." projectName="base1" solutionName="solution3" date="2024-12-19T01:16:09.779+0700" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lineBuff.val[0]' (core_base.cpp:12)." projectName="base1" solutionName="solution3" date="2024-12-19T01:16:09.748+0700" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lineBuff.val[2]' (core_base.cpp:12)." projectName="base1" solutionName="solution3" date="2024-12-19T01:16:09.729+0700" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lineBuff.val[1]' (core_base.cpp:12)." projectName="base1" solutionName="solution3" date="2024-12-19T01:16:09.714+0700" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] The critical path in module 'processImage' consists of the following:&#xD;&#xA;&#x9;'mul' operation of DSP[130] ('tmp_13_2_2_i', core_base.cpp:239->core_base.cpp:172) [125]  (3.36 ns)&#xD;&#xA;&#x9;'add' operation of DSP[130] ('tmp7', core_base.cpp:239->core_base.cpp:172) [130]  (3.02 ns)&#xD;&#xA;&#x9;'add' operation of DSP[131] ('tmp6', core_base.cpp:239->core_base.cpp:172) [131]  (3.02 ns)&#xD;&#xA;&#x9;'add' operation ('tmp4', core_base.cpp:239->core_base.cpp:172) [132]  (1.92 ns)" projectName="base1" solutionName="solution4" date="2024-12-19T00:32:08.103+0700" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (11.315ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns)." projectName="base1" solutionName="solution4" date="2024-12-19T00:32:08.089+0700" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('lineBuff_val_1_load_1', core_base.cpp:220->core_base.cpp:163) on array 'lineBuff.val[1]', core_base.cpp:143 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'lineBuff_val_1'." projectName="base1" solutionName="solution4" date="2024-12-19T00:32:08.069+0700" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'processImage': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)&#xD;&#xA;   between 'load' operation ('lineBuff_val_0_load', core_base.cpp:220->core_base.cpp:163) on array 'lineBuff.val[0]', core_base.cpp:143 and 'store' operation (D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:729->D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:863->core_base.cpp:187->core_base.cpp:162) of variable 'lineBuff_val_1_load', D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:729->D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:863->core_base.cpp:187->core_base.cpp:162 on array 'lineBuff.val[0]', core_base.cpp:143." projectName="base1" solutionName="solution4" date="2024-12-19T00:32:08.054+0700" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'lineBuff.val[1]' (core_base.cpp:143)." projectName="base1" solutionName="solution4" date="2024-12-19T00:32:07.941+0700" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'lineBuff.val[0]' (core_base.cpp:143)." projectName="base1" solutionName="solution4" date="2024-12-19T00:32:07.836+0700" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'lineBuff.val[2]' (core_base.cpp:143)." projectName="base1" solutionName="solution4" date="2024-12-19T00:32:07.822+0700" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lineBuff.val[1]' (core_base.cpp:143)." projectName="base1" solutionName="solution4" date="2024-12-19T00:32:07.803+0700" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lineBuff.val[0]' (core_base.cpp:143)." projectName="base1" solutionName="solution4" date="2024-12-19T00:32:07.787+0700" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lineBuff.val[2]' (core_base.cpp:143)." projectName="base1" solutionName="solution4" date="2024-12-19T00:32:07.770+0700" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] The critical path in module 'processImage' consists of the following:&#xD;&#xA;&#x9;'mul' operation of DSP[169] ('window.val[1][0]', core_base.cpp:94->core_base.cpp:42) [128]  (3.36 ns)&#xD;&#xA;&#x9;'add' operation of DSP[169] ('tmp3', core_base.cpp:125->core_base.cpp:47) [169]  (3.02 ns)&#xD;&#xA;&#x9;'add' operation ('tmp4', core_base.cpp:125->core_base.cpp:47) [170]  (0 ns)&#xD;&#xA;&#x9;'add' operation ('valOutput', core_base.cpp:125->core_base.cpp:47) [171]  (3.9 ns)" projectName="base1" solutionName="solution2" date="2024-12-18T02:22:37.439+0700" type="Warning"/>
        <logs message="WARNING: [SCHED 204-21] Estimated clock period (10.283ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns)." projectName="base1" solutionName="solution2" date="2024-12-18T02:22:37.427+0700" type="Warning"/>
        <logs message="WARNING: [SCHED 204-69] Unable to schedule 'load' operation ('lineBuff_val_0_load_1', core_base.cpp:93->core_base.cpp:42) on array 'lineBuff.val[0]', core_base.cpp:12 due to limited memory ports. Please consider using a memory core with more ports or partitioning the array 'lineBuff_val_0'." projectName="base1" solutionName="solution2" date="2024-12-18T02:22:37.407+0700" type="Warning"/>
        <logs message="WARNING: [SCHED 204-68] The II Violation in module 'processImage': Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1)&#xD;&#xA;   between 'load' operation ('lineBuff_val_0_load', core_base.cpp:93->core_base.cpp:42) on array 'lineBuff.val[0]', core_base.cpp:12 and 'store' operation (D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:729->D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:863->core_base.cpp:81->core_base.cpp:39) of variable 'lineBuff_val_1_load', D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:729->D:/Setting_code/Xilinx/Vivado/2018.3/common/technology/autopilot/hls/hls_video_mem.h:863->core_base.cpp:81->core_base.cpp:39 on array 'lineBuff.val[0]', core_base.cpp:12." projectName="base1" solutionName="solution2" date="2024-12-18T02:22:37.398+0700" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'lineBuff.val[1]' (core_base.cpp:12)." projectName="base1" solutionName="solution2" date="2024-12-18T02:22:37.207+0700" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'lineBuff.val[0]' (core_base.cpp:12)." projectName="base1" solutionName="solution2" date="2024-12-18T02:22:37.088+0700" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'lineBuff.val[2]' (core_base.cpp:12)." projectName="base1" solutionName="solution2" date="2024-12-18T02:22:37.078+0700" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lineBuff.val[1]' (core_base.cpp:12)." projectName="base1" solutionName="solution2" date="2024-12-18T02:22:37.064+0700" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lineBuff.val[0]' (core_base.cpp:12)." projectName="base1" solutionName="solution2" date="2024-12-18T02:22:37.046+0700" type="Warning"/>
        <logs message="WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'lineBuff.val[2]' (core_base.cpp:12)." projectName="base1" solutionName="solution2" date="2024-12-18T02:22:37.038+0700" type="Warning"/>
      </synLog>
      <simLog/>
      <mgLog/>
      <packageLog/>
      <csimLog/>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
