
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.000015                       # Number of seconds simulated
sim_ticks                                    15270500                       # Number of ticks simulated
final_tick                                   15270500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 121822                       # Simulator instruction rate (inst/s)
host_op_rate                                   134561                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              127940403                       # Simulator tick rate (ticks/s)
host_mem_usage                                 648396                       # Number of bytes of host memory used
host_seconds                                     0.12                       # Real time elapsed on the host
sim_insts                                       14537                       # Number of instructions simulated
sim_ops                                         16059                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.inst           11008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data           11264                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total              22272                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        11008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         11008                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks           64                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total              64                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst              172                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data              176                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                 348                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks             1                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                  1                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst          720867031                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          737631381                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            1458498412                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst     720867031                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total        720867031                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks         4191087                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total              4191087                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks         4191087                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst         720867031                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         737631381                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           1462689499                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                         348                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          1                       # Number of write requests accepted
system.mem_ctrls.readBursts                       348                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        1                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                  22272                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                   22272                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                   64                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                39                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                13                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                21                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                33                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                18                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                15                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 9                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                51                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                20                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                15                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10               35                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                2                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12               30                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13               32                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                7                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                      15224000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                   348                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    1                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                     203                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      91                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      33                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                      12                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       6                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples           58                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    333.241379                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   209.851140                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   324.517418                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127           17     29.31%     29.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255           17     29.31%     58.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383            6     10.34%     68.97% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511            2      3.45%     72.41% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639            5      8.62%     81.03% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767            2      3.45%     84.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895            1      1.72%     86.21% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023            1      1.72%     87.93% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151            7     12.07%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total           58                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                      2684500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                 9209500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                    1740000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                      7714.08                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26464.08                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                      1458.50                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   1458.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      4.19                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        11.39                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    11.39                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.63                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       0.39                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                      277                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 79.60                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                 0.00                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      43621.78                       # Average gap between requests
system.mem_ctrls.pageHitRate                    79.37                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE            500                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF          260000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT         7817000                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.membus.trans_dist::ReadReq                 258                       # Transaction distribution
system.membus.trans_dist::ReadResp                258                       # Transaction distribution
system.membus.trans_dist::Writeback                 1                       # Transaction distribution
system.membus.trans_dist::ReadExReq                90                       # Transaction distribution
system.membus.trans_dist::ReadExResp               90                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port          344                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port          353                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                    697                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port        11008                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port        11328                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   22336                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples               349                       # Request fanout histogram
system.membus.snoop_fanout::mean                    5                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                     349    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               5                       # Request fanout histogram
system.membus.snoop_fanout::max_value               5                       # Request fanout histogram
system.membus.snoop_fanout::total                 349                       # Request fanout histogram
system.membus.reqLayer0.occupancy              444000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy            1618499                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             10.6                       # Layer utilization (%)
system.membus.respLayer2.occupancy            1658500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization             10.9                       # Layer utilization (%)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.branchPred.lookups                    5364                       # Number of BP lookups
system.cpu.branchPred.condPredicted              4681                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect               477                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                 2535                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                    2219                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             87.534517                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                     226                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  2                       # Number of incorrect RAS predictions.
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                    6                       # Number of system calls
system.cpu.numCycles                            30542                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles               5294                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                          25157                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                        5364                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches               2445                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                         15560                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                     978                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   59                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.IcacheWaitRetryStallCycles          274                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                      6028                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                   142                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples              21676                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.280264                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.376092                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                    11012     50.80%     50.80% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                      901      4.16%     54.96% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                     2439     11.25%     66.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                     7324     33.79%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                3                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                21676                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.175627                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.823685                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                     5538                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                  7012                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                      7973                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                   778                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                    375                       # Number of cycles decode is squashing
system.cpu.decode.BranchResolved                  204                       # Number of times decode resolved a branch
system.cpu.decode.BranchMispred                   119                       # Number of times decode detected a branch misprediction
system.cpu.decode.DecodedInsts                  22318                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                  1812                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                    375                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                     6896                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                    1492                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1325                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                      7382                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                  4206                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                  20873                       # Number of instructions processed by rename
system.cpu.rename.SquashedInsts                   608                       # Number of squashed instructions processed by rename
system.cpu.rename.ROBFullEvents                   405                       # Number of times rename has blocked due to ROB full
system.cpu.rename.SQFullEvents                   3582                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands               34324                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                 91795                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups            23818                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups                26                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps                 27276                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                     7043                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 19                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             18                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                      1689                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                 2268                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                1868                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                30                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                9                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                      20174                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded                  35                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                     18445                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued               260                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined            3964                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined        10767                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved              6                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples         21676                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.850941                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.103280                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0               12681     58.50%     58.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                1824      8.41%     66.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                4980     22.97%     89.89% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                2103      9.70%     99.59% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                  88      0.41%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total           21676                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                    4455     74.06%     74.06% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     74.06% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     74.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     74.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     74.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     74.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     74.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     74.06% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     74.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     74.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     74.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     74.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     74.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     74.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     74.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     74.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     74.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     74.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     74.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     74.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     74.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     74.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     74.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     74.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     74.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     74.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     74.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     74.06% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     74.06% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                    684     11.37%     85.44% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                   876     14.56%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                 14199     76.98%     76.98% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                  466      2.53%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.51% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              3      0.02%     79.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.52% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.52% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                 2083     11.29%     90.82% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                1694      9.18%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                  18445                       # Type of FU issued
system.cpu.iq.rate                           0.603922                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                        6015                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.326105                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads              64791                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes             24154                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses        17576                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                  50                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                 24                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses           18                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                  24430                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                      30                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads                5                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads          910                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            5                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores          348                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            4                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked            84                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                    375                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                     267                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                   623                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts               20215                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                  2268                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                 1868                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                 18                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                   629                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              5                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect             41                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect          358                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                  399                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                 17910                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                  1850                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts               535                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             6                       # number of nop insts executed
system.cpu.iew.exec_refs                         3495                       # number of memory reference insts executed
system.cpu.iew.exec_branches                     3718                       # Number of branches executed
system.cpu.iew.exec_stores                       1645                       # Number of stores executed
system.cpu.iew.exec_rate                     0.586406                       # Inst execution rate
system.cpu.iew.wb_sent                          17638                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                         17594                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                     10559                       # num instructions producing a value
system.cpu.iew.wb_consumers                     18589                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.576059                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.568024                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts            3557                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              29                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts               363                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples        21034                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.763526                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.488953                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0        13796     65.59%     65.59% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1         3993     18.98%     84.57% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2         1131      5.38%     89.95% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3          530      2.52%     92.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4          708      3.37%     95.84% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5          332      1.58%     97.41% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6          298      1.42%     98.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7           33      0.16%     98.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8          213      1.01%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total        21034                       # Number of insts commited each cycle
system.cpu.commit.committedInsts                14538                       # Number of instructions committed
system.cpu.commit.committedOps                  16060                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                           2878                       # Number of memory references committed
system.cpu.commit.loads                          1358                       # Number of loads committed
system.cpu.commit.membars                          15                       # Number of memory barriers committed
system.cpu.commit.branches                       3465                       # Number of branches committed
system.cpu.commit.fp_insts                         18                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                     12765                       # Number of committed integer instructions.
system.cpu.commit.function_calls                   70                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu            12754     79.41%     79.41% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult             425      2.65%     82.06% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     82.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     82.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     82.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     82.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     82.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     82.06% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     82.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     82.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     82.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     82.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     82.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     82.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     82.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     82.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     82.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     82.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     82.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     82.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     82.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     82.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     82.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     82.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     82.06% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            3      0.02%     82.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     82.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     82.08% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     82.08% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead            1358      8.46%     90.54% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite           1520      9.46%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total             16060                       # Class of committed instruction
system.cpu.commit.bw_lim_events                   213                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                        40359                       # The number of ROB reads
system.cpu.rob.rob_writes                       39875                       # The number of ROB writes
system.cpu.timesIdled                             164                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                            8866                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                       14537                       # Number of Instructions Simulated
system.cpu.committedOps                         16059                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.100984                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.100984                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.475968                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.475968                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                    19476                       # number of integer regfile reads
system.cpu.int_regfile_writes                    9515                       # number of integer regfile writes
system.cpu.fp_regfile_reads                        18                       # number of floating regfile reads
system.cpu.cc_regfile_reads                     58236                       # number of cc regfile reads
system.cpu.cc_regfile_writes                    20281                       # number of cc regfile writes
system.cpu.misc_regfile_reads                    3535                       # number of misc regfile reads
system.cpu.misc_regfile_writes                     16                       # number of misc regfile writes
system.cpu.icache.tags.replacements                 5                       # number of replacements
system.cpu.icache.tags.tagsinuse           110.397617                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                  42                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs                 5                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs              8.400000                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   110.397617                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.215620                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.215620                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          167                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           89                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           78                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.326172                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses             12226                       # Number of tag accesses
system.cpu.icache.tags.data_accesses            12226                       # Number of data accesses
system.cpu.icache.ReadReq_hits::cpu.inst         5807                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total            5807                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst          5807                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total             5807                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst         5807                       # number of overall hits
system.cpu.icache.overall_hits::total            5807                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst          220                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total           220                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst          220                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total            220                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst          220                       # number of overall misses
system.cpu.icache.overall_misses::total           220                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     10102248                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     10102248                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     10102248                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     10102248                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     10102248                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     10102248                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst         6027                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total         6027                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst         6027                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total         6027                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst         6027                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total         6027                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.036502                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.036502                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.036502                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.036502                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.036502                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.036502                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 45919.309091                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 45919.309091                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 45919.309091                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 45919.309091                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 45919.309091                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 45919.309091                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs         2359                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                42                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    56.166667                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst           48                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total           48                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst           48                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total           48                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst           48                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total           48                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst          172                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total          172                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst          172                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total          172                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst          172                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total          172                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst      8125001                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total      8125001                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst      8125001                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total      8125001                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst      8125001                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total      8125001                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.028538                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.028538                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.028538                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.028538                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.028538                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.028538                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 47238.377907                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 47238.377907                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 47238.377907                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 47238.377907                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 47238.377907                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 47238.377907                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements                 2                       # number of replacements
system.cpu.dcache.tags.tagsinuse            88.277452                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                  10                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs                 2                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs                     5                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    88.277452                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.086208                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.086208                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          174                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0          102                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           72                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.169922                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses              6752                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses             6752                       # Number of data accesses
system.cpu.dcache.ReadReq_hits::cpu.data         1617                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total            1617                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data          951                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total            951                       # number of WriteReq hits
system.cpu.dcache.SoftPFReq_hits::cpu.data            2                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total             2                       # number of SoftPFReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data            6                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total            6                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data            7                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total            7                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data          2568                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total             2568                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data         2570                       # number of overall hits
system.cpu.dcache.overall_hits::total            2570                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          171                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           171                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          533                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          533                       # number of WriteReq misses
system.cpu.dcache.LoadLockedReq_misses::cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.demand_misses::cpu.data          704                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            704                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          704                       # number of overall misses
system.cpu.dcache.overall_misses::total           704                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data      8126750                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total      8126750                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     24303499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     24303499                       # number of WriteReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::cpu.data        56500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        56500                       # number of LoadLockedReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     32430249                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     32430249                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     32430249                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     32430249                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data         1788                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total         1788                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data         1484                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total         1484                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::cpu.data            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total            2                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total            7                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total            7                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data         3272                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total         3272                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data         3274                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total         3274                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.095638                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.095638                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.359164                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.359164                       # miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::cpu.data     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.142857                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.215159                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.215159                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.215027                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.215027                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 47524.853801                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 47524.853801                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 45597.559099                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 45597.559099                       # average WriteReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::cpu.data        56500                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        56500                       # average LoadLockedReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 46065.694602                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 46065.694602                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 46065.694602                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 46065.694602                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          184                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets         3424                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              59                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           92                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    58.033898                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu.dcache.writebacks::total                 1                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data           86                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total           86                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          443                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          443                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          529                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          529                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          529                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          529                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data           85                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total           85                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data           90                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total           90                       # number of WriteReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          175                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          175                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          175                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          175                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data      4229250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total      4229250                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data      4316750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total      4316750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::cpu.data        53500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        53500                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data      8546000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total      8546000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data      8546000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total      8546000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.047539                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.047539                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.060647                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.060647                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::cpu.data     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.142857                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.053484                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.053484                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.053451                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.053451                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 49755.882353                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 49755.882353                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 47963.888889                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 47963.888889                       # average WriteReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::cpu.data        53500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        53500                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 48834.285714                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 48834.285714                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 48834.285714                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 48834.285714                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
sim_seconds                                 72.698652                       # Number of seconds simulated
sim_ticks                                72698651775750                       # Number of ticks simulated
final_tick                               72698667046250                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                   6783                       # Simulator instruction rate (inst/s)
host_op_rate                                     7495                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                           33920920142371                       # Simulator tick rate (ticks/s)
host_mem_usage                                 648396                       # Number of bytes of host memory used
host_seconds                                     2.14                       # Real time elapsed on the host
sim_insts                                       14538                       # Number of instructions simulated
sim_ops                                         16062                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.bytes_read::cpu.data              64                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total                 64                       # Number of bytes read from this memory
system.mem_ctrls.num_reads::cpu.data                1                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                   1                       # Number of read requests responded to by this memory
system.mem_ctrls.bw_read::cpu.data                  1                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total                     1                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data                 1                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total                    1                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                           1                       # Number of read requests accepted
system.mem_ctrls.writeReqs                          0                       # Number of write requests accepted
system.mem_ctrls.readBursts                         1                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                        0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM                     64                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                       0                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                       0                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                      64                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                    0                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                      0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1                 1                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15                0                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                         48000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     1                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                       1                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples           13                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    231.384615                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   164.118984                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   192.954890                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::64-127            5     38.46%     38.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-191            1      7.69%     46.15% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::192-255            2     15.38%     61.54% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-319            1      7.69%     69.23% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-447            2     15.38%     84.62% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-575            1      7.69%     92.31% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-703            1      7.69%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total           13                       # Bytes accessed per row activation
system.mem_ctrls.totQLat                            0                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat                   18750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                       5000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                         0.00                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                18750.00                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                         0.00                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      0.00                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.00                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.00                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                       1.00                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                        1                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                       0                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                100.00                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                  nan                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      48000.00                       # Average gap between requests
system.mem_ctrls.pageHitRate                   100.00                       # Row buffer hit rate, read and write combined
system.mem_ctrls.memoryStateTime::IDLE   70271083460000                       # Time in different power states
system.mem_ctrls.memoryStateTime::REF    2427568000000                       # Time in different power states
system.mem_ctrls.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT         7508750                       # Time in different power states
system.mem_ctrls.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.membus.trans_dist::ReadExReq                 1                       # Transaction distribution
system.membus.trans_dist::ReadExResp                1                       # Transaction distribution
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port            2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                      2                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port           64                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                      64                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoop_fanout::samples                 1                       # Request fanout histogram
system.membus.snoop_fanout::mean                    5                       # Request fanout histogram
system.membus.snoop_fanout::stdev                 nan                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::3                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::4                       0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::5                       1    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::6                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               5                       # Request fanout histogram
system.membus.snoop_fanout::max_value               5                       # Request fanout histogram
system.membus.snoop_fanout::total                   1                       # Request fanout histogram
system.membus.reqLayer0.occupancy                1500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy               9750                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              0.0                       # Layer utilization (%)
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.branchPred.lookups                       0                       # Number of BP lookups
system.cpu.branchPred.condPredicted                 0                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect                 0                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups                    0                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct                   nan                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.cpu.numCycles                              114                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.Cycles                            14                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                       1                       # Number of cycles fetch has spent squashing
system.cpu.fetch.PendingDrainCycles                35                       # Number of cycles fetch has spent waiting on pipes to drain
system.cpu.fetch.rateDist::samples                 49                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean                     0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev                    0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                       49    100.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                        0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                        0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                        0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total                   49                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                         0                       # Number of branch fetches per cycle
system.cpu.fetch.rate                               0                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                       33                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles                     9                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                         2                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles                     4                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                      1                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts                     12                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                     6                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles                      1                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                       35                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                       8                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                         4                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles                     1                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts                     15                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands                  16                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups                    89                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups               28                       # Number of integer rename lookups
system.cpu.rename.CommittedMaps                     6                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                       15                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                         0                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads                    0                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores                   7                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads                 0                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores                0                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                         13                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                        11                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued                 1                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined              10                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined           24                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples            49                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.224490                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.714881                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0                  44     89.80%     89.80% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1                   1      2.04%     91.84% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2                   2      4.08%     95.92% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3                   2      4.08%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8                   0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            3                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total              49                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     2    100.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass                 0      0.00%      0.00% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu                     6     54.55%     54.55% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     54.55% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     54.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                   0      0.00%     54.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     54.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     54.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     54.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     54.55% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     54.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     54.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     54.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     54.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     54.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     54.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     54.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     54.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     54.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     54.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     54.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     54.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     54.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     54.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     54.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     54.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     54.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     54.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     54.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     54.55% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     54.55% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead                    0      0.00%     54.55% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite                   5     45.45%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total                     11                       # Type of FU issued
system.cpu.iq.rate                           0.096491                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                           2                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.181818                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads                 74                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes                23                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses            7                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                   0                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes                  0                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses                     13                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                       0                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads                0                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores            5                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                      1                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                       0                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                     8                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts                  13                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts                 0                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts                     0                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts                    7                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      0                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                     7                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents              0                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect              0                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts                    0                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts                     7                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts                     0                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts                 4                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                            3                       # number of memory reference insts executed
system.cpu.iew.exec_branches                        0                       # Number of branches executed
system.cpu.iew.exec_stores                          3                       # Number of stores executed
system.cpu.iew.exec_rate                     0.061404                       # Inst execution rate
system.cpu.iew.wb_sent                              7                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                             7                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                         2                       # num instructions producing a value
system.cpu.iew.wb_consumers                        11                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.061404                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.181818                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts               7                       # The number of squashed insts skipped by commit
system.cpu.commit.committed_per_cycle::samples           48                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.062500                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     0.319990                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0           46     95.83%     95.83% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1            1      2.08%     97.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2            1      2.08%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            2                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total           48                       # Number of insts commited each cycle
system.cpu.commit.committedInsts                    1                       # Number of instructions committed
system.cpu.commit.committedOps                      3                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                              2                       # Number of memory references committed
system.cpu.commit.loads                             0                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                          0                       # Number of branches committed
system.cpu.commit.fp_insts                          0                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                         3                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass            0      0.00%      0.00% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu                1     33.33%     33.33% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult               0      0.00%     33.33% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv                0      0.00%     33.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd              0      0.00%     33.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     33.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     33.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     33.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     33.33% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     33.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     33.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     33.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     33.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     33.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     33.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     33.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     33.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     33.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     33.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     33.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     33.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     33.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     33.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     33.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     33.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     33.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     33.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     33.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     33.33% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     33.33% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead               0      0.00%     33.33% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite              2     66.67%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total                 3                       # Class of committed instruction
system.cpu.commit.bw_lim_events                     0                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                           57                       # The number of ROB reads
system.cpu.rob.rob_writes                          20                       # The number of ROB writes
system.cpu.timesIdled                               3                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                              65                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                           1                       # Number of Instructions Simulated
system.cpu.committedOps                             3                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                             114.000000                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                       114.000000                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.008772                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.008772                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                       10                       # number of integer regfile reads
system.cpu.int_regfile_writes                       4                       # number of integer regfile writes
system.cpu.cc_regfile_reads                        21                       # number of cc regfile reads
system.cpu.cc_regfile_writes                        6                       # number of cc regfile writes
system.cpu.misc_regfile_reads                       3                       # number of misc regfile reads
system.cpu.icache.tags.replacements                 0                       # number of replacements
system.cpu.icache.tags.tagsinuse                  167                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs                5765                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs               167                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs             34.520958                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst          167                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.326172                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.326172                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          167                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          167                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.326172                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses                 0                       # Number of tag accesses
system.cpu.icache.tags.data_accesses                0                       # Number of data accesses
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.tags.replacements                 0                       # number of replacements
system.cpu.dcache.tags.tagsinuse           175.000000                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs                2573                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               175                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs             14.702857                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle                 0                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   175.000000                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.170898                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.170898                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          175                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          175                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.170898                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses                 7                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses                7                       # Number of data accesses
system.cpu.dcache.WriteReq_misses::cpu.data            3                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total            3                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data            3                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total              3                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data            3                       # number of overall misses
system.cpu.dcache.overall_misses::total             3                       # number of overall misses
system.cpu.dcache.WriteReq_miss_latency::cpu.data       132250                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total       132250                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data       132250                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total       132250                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data       132250                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total       132250                       # number of overall miss cycles
system.cpu.dcache.WriteReq_accesses::cpu.data            3                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total            3                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data            3                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total            3                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data            3                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total            3                       # number of overall (read+write) accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data            1                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total            1                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data            1                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total            1                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data            1                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total            1                       # miss rate for overall accesses
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 44083.333333                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 44083.333333                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 44083.333333                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 44083.333333                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 44083.333333                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 44083.333333                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            2                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            2                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data            2                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data            2                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::cpu.data            1                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data            1                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total            1                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data            1                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total            1                       # number of overall MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data        39750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total        39750                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data        39750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total        39750                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data        39750                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total        39750                       # number of overall MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.333333                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.333333                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.333333                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.333333                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.333333                       # mshr miss rate for overall accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data        39750                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total        39750                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data        39750                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total        39750                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data        39750                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total        39750                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
