DocumentHdrVersion "1.1"
Header (DocumentHdr
version 2
dmPackageRefs [
(DmPackageRef
library "ieee"
unitName "std_logic_1164"
itemName "ALL"
)
(DmPackageRef
library "ieee"
unitName "std_logic_arith"
)
(DmPackageRef
library "ieee"
unitName "std_logic_unsigned"
)
(DmPackageRef
library "ieee"
unitName "numeric_std"
)
]
instances [
(Instance
name "U_2"
duLibraryName "moduleware"
duName "inv"
elements [
]
mwi 1
uid 7964,0
)
(Instance
name "U_3"
duLibraryName "moduleware"
duName "inv"
elements [
]
mwi 1
uid 7975,0
)
(Instance
name "U_4"
duLibraryName "moduleware"
duName "inv"
elements [
]
mwi 1
uid 7999,0
)
(Instance
name "U_5"
duLibraryName "moduleware"
duName "inv"
elements [
]
mwi 1
uid 8023,0
)
(Instance
name "U_6"
duLibraryName "moduleware"
duName "inv"
elements [
]
mwi 1
uid 8071,0
)
(Instance
name "U_7"
duLibraryName "moduleware"
duName "inv"
elements [
]
mwi 1
uid 8095,0
)
(Instance
name "U_8"
duLibraryName "moduleware"
duName "inv"
elements [
]
mwi 1
uid 8119,0
)
(Instance
name "Utst"
duLibraryName "ethernet_v4"
duName "EthernetInterface2X_tester"
elements [
]
mwi 0
uid 8650,0
)
(Instance
name "Udut"
duLibraryName "ethernet_v4"
duName "EthernetInterface2X"
elements [
]
mwi 0
uid 9004,0
)
(Instance
name "U_0"
duLibraryName "ethernet_v4"
duName "PauseQuantaTimer"
elements [
]
mwi 0
uid 10215,0
)
(Instance
name "Uasm0"
duLibraryName "ethernet_v4"
duName "address_swap_module_8"
elements [
]
mwi 0
uid 10268,0
)
(Instance
name "Uphy0test"
duLibraryName "ethernet_v4"
duName "emac0_phy_tb_hsio"
elements [
]
mwi 0
uid 11124,0
)
(Instance
name "phy1_test"
duLibraryName "ethernet_v4"
duName "emac1_phy_tb"
elements [
]
mwi 0
uid 11169,0
)
]
libraryRefs [
"ieee"
]
)
version "29.1"
appVersion "2008.1b (Build 7)"
noEmbeddedEditors 1
model (BlockDiag
VExpander (VariableExpander
vvMap [
(vvPair
variable "HDLDir"
value "/home/warren/slhc/trunk/hds_project/../ethernet_v4/src"
)
(vvPair
variable "HDSDir"
value "/home/warren/slhc/trunk/hds_project/../ethernet_v4/hds"
)
(vvPair
variable "SideDataDesignDir"
value "/home/warren/slhc/trunk/hds_project/../ethernet_v4/hds/@ethernet@interface2@x_tb/sim.bd.info"
)
(vvPair
variable "SideDataUserDir"
value "/home/warren/slhc/trunk/hds_project/../ethernet_v4/hds/@ethernet@interface2@x_tb/sim.bd.user"
)
(vvPair
variable "SourceDir"
value "/home/warren/slhc/trunk/hds_project/../ethernet_v4/hds"
)
(vvPair
variable "appl"
value "HDL Designer"
)
(vvPair
variable "arch_name"
value "sim"
)
(vvPair
variable "config"
value "%(unit)_config"
)
(vvPair
variable "d"
value "/home/warren/slhc/trunk/hds_project/../ethernet_v4/hds/@ethernet@interface2@x_tb"
)
(vvPair
variable "d_logical"
value "/home/warren/slhc/trunk/hds_project/../ethernet_v4/hds/EthernetInterface2X_tb"
)
(vvPair
variable "date"
value "05/26/10"
)
(vvPair
variable "day"
value "Wed"
)
(vvPair
variable "day_long"
value "Wednesday"
)
(vvPair
variable "dd"
value "26"
)
(vvPair
variable "entity_name"
value "EthernetInterface2X_tb"
)
(vvPair
variable "ext"
value "<TBD>"
)
(vvPair
variable "f"
value "sim.bd"
)
(vvPair
variable "f_logical"
value "sim.bd"
)
(vvPair
variable "f_noext"
value "sim"
)
(vvPair
variable "group"
value "man"
)
(vvPair
variable "host"
value "pc140.hep.ucl.ac.uk"
)
(vvPair
variable "language"
value "VHDL"
)
(vvPair
variable "library"
value "ethernet_v4"
)
(vvPair
variable "library_downstream_HdsLintPlugin"
value "$HDS_PROJECT_DIR/../ethernet_v4/designcheck"
)
(vvPair
variable "library_downstream_ModelSimCompiler"
value "$HDS_PROJECT_DIR/../ethernet_v4/sim/work"
)
(vvPair
variable "library_downstream_PrecisionSynthesisDataPrep"
value "$HDS_PROJECT_DIR/../ethernet_v4/ps"
)
(vvPair
variable "mm"
value "05"
)
(vvPair
variable "module_name"
value "EthernetInterface2X_tb"
)
(vvPair
variable "month"
value "May"
)
(vvPair
variable "month_long"
value "May"
)
(vvPair
variable "p"
value "/home/warren/slhc/trunk/hds_project/../ethernet_v4/hds/@ethernet@interface2@x_tb/sim.bd"
)
(vvPair
variable "p_logical"
value "/home/warren/slhc/trunk/hds_project/../ethernet_v4/hds/EthernetInterface2X_tb/sim.bd"
)
(vvPair
variable "package_name"
value "<Undefined Variable>"
)
(vvPair
variable "project_name"
value "hsio"
)
(vvPair
variable "series"
value "HDL Designer Series"
)
(vvPair
variable "task_DesignCompilerPath"
value "<TBD>"
)
(vvPair
variable "task_LeonardoPath"
value "<TBD>"
)
(vvPair
variable "task_ModelSimPath"
value "$HDS_HOME/../Modeltech/linux_x86_64"
)
(vvPair
variable "task_NC-SimPath"
value "<TBD>"
)
(vvPair
variable "task_PrecisionRTLPath"
value "$HDS_HOME/../Precision/Mgc_home/bin"
)
(vvPair
variable "task_QuestaSimPath"
value "<TBD>"
)
(vvPair
variable "task_VCSPath"
value "<TBD>"
)
(vvPair
variable "this_ext"
value "bd"
)
(vvPair
variable "this_file"
value "sim"
)
(vvPair
variable "this_file_logical"
value "sim"
)
(vvPair
variable "time"
value "14:48:17"
)
(vvPair
variable "unit"
value "EthernetInterface2X_tb"
)
(vvPair
variable "user"
value "warren"
)
(vvPair
variable "version"
value "2008.1b (Build 7)"
)
(vvPair
variable "view"
value "sim"
)
(vvPair
variable "year"
value "2010"
)
(vvPair
variable "yy"
value "10"
)
]
)
LanguageMgr "VhdlLangMgr"
uid 1747,0
optionalChildren [
*1 (Net
uid 326,0
decl (Decl
n "tx0p_o"
t "std_logic"
prec "-- 1000BASE-X PCS/PMA Interface - EMAC0"
preAdd 0
posAdd 0
o 1
suid 1,0
)
declText (MLText
uid 327,0
va (VaSet
font "charter,10,0"
)
xt "2000,128800,22900,131200"
st "-- 1000BASE-X PCS/PMA Interface - EMAC0
SIGNAL tx0p_o                 : std_logic"
)
)
*2 (Net
uid 334,0
decl (Decl
n "tx0n_o"
t "std_logic"
preAdd 0
posAdd 0
o 2
suid 2,0
)
declText (MLText
uid 335,0
va (VaSet
font "charter,10,0"
)
xt "2000,127600,19400,128800"
st "SIGNAL tx0n_o                 : std_logic"
)
)
*3 (Net
uid 374,0
decl (Decl
n "tx1p_o"
t "std_logic"
prec "-- 1000BASE-X PCS/PMA Interface - EMAC0"
preAdd 0
posAdd 0
o 7
suid 7,0
)
declText (MLText
uid 375,0
va (VaSet
font "charter,10,0"
)
xt "2000,140800,22900,143200"
st "-- 1000BASE-X PCS/PMA Interface - EMAC0
SIGNAL tx1p_o                 : std_logic"
)
)
*4 (Net
uid 382,0
decl (Decl
n "tx1n_o"
t "std_logic"
preAdd 0
posAdd 0
o 8
suid 8,0
)
declText (MLText
uid 383,0
va (VaSet
font "charter,10,0"
)
xt "2000,139600,19400,140800"
st "SIGNAL tx1n_o                 : std_logic"
)
)
*5 (Net
uid 446,0
decl (Decl
n "sfp0_moddef2_io"
t "std_logic"
o 16
suid 16,0
)
declText (MLText
uid 447,0
va (VaSet
font "charter,10,0"
)
xt "2000,91600,21700,92800"
st "SIGNAL sfp0_moddef2_io        : std_logic"
)
)
*6 (Net
uid 478,0
decl (Decl
n "sfp1_moddef2_io"
t "std_logic"
o 20
suid 20,0
)
declText (MLText
uid 479,0
va (VaSet
font "charter,10,0"
)
xt "2000,96400,21700,97600"
st "SIGNAL sfp1_moddef2_io        : std_logic"
)
)
*7 (Net
uid 606,0
decl (Decl
n "hostclk_125_i"
t "std_logic"
preAdd 0
posAdd 0
o 36
suid 36,0
)
declText (MLText
uid 607,0
va (VaSet
font "charter,10,0"
)
xt "2000,16000,20600,17200"
st "SIGNAL hostclk_125_i          : std_logic"
)
)
*8 (Net
uid 614,0
decl (Decl
n "dclk_50_i"
t "std_ulogic"
preAdd 0
posAdd 0
o 37
suid 37,0
)
declText (MLText
uid 615,0
va (VaSet
font "charter,10,0"
)
xt "2000,14800,20600,16000"
st "SIGNAL dclk_50_i              : std_ulogic"
)
)
*9 (Net
uid 622,0
decl (Decl
n "reset_i"
t "std_logic"
prec "-----------------------------------------------------------------------
-- Signal Declarations
-----------------------------------------------------------------------

 -- Global asynchronous reset"
preAdd 0
o 38
suid 38,0
)
declText (MLText
uid 623,0
va (VaSet
font "charter,10,0"
)
xt "2000,54400,23900,61600"
st "-----------------------------------------------------------------------
-- Signal Declarations
-----------------------------------------------------------------------

 -- Global asynchronous reset
SIGNAL reset_i                : std_logic"
)
)
*10 (Net
uid 630,0
decl (Decl
n "rx1p_i"
t "std_logic"
preAdd 0
posAdd 0
o 39
suid 39,0
)
declText (MLText
uid 631,0
va (VaSet
font "charter,10,0"
)
xt "2000,67600,19200,68800"
st "SIGNAL rx1p_i                 : std_logic"
)
)
*11 (Net
uid 638,0
decl (Decl
n "rx1n_i"
t "std_logic"
preAdd 0
posAdd 0
o 40
suid 40,0
)
declText (MLText
uid 639,0
va (VaSet
font "charter,10,0"
)
xt "2000,66400,19200,67600"
st "SIGNAL rx1n_i                 : std_logic"
)
)
*12 (Net
uid 646,0
decl (Decl
n "rx0p_i"
t "std_logic"
preAdd 0
posAdd 0
o 41
suid 41,0
)
declText (MLText
uid 647,0
va (VaSet
font "charter,10,0"
)
xt "2000,62800,19200,64000"
st "SIGNAL rx0p_i                 : std_logic"
)
)
*13 (Net
uid 654,0
decl (Decl
n "rx0n_i"
t "std_logic"
preAdd 0
posAdd 0
o 42
suid 42,0
)
declText (MLText
uid 655,0
va (VaSet
font "charter,10,0"
)
xt "2000,61600,19200,62800"
st "SIGNAL rx0n_i                 : std_logic"
)
)
*14 (Net
uid 670,0
decl (Decl
n "rx1_dst_rdy_i"
t "std_logic"
o 44
suid 44,0
)
declText (MLText
uid 671,0
va (VaSet
font "charter,10,0"
)
xt "2000,64000,20500,65200"
st "SIGNAL rx1_dst_rdy_i          : std_logic"
)
)
*15 (Net
uid 678,0
decl (Decl
n "sfp0_txfault_i"
t "std_logic"
o 45
suid 45,0
)
declText (MLText
uid 679,0
va (VaSet
font "charter,10,0"
)
xt "2000,92800,20000,94000"
st "SIGNAL sfp0_txfault_i         : std_logic"
)
)
*16 (Net
uid 686,0
decl (Decl
n "sfp0_moddef0_i"
t "std_logic"
o 46
suid 46,0
)
declText (MLText
uid 687,0
va (VaSet
font "charter,10,0"
)
xt "2000,90400,21400,91600"
st "SIGNAL sfp0_moddef0_i         : std_logic"
)
)
*17 (Net
uid 694,0
decl (Decl
n "sfp0_los_i"
t "std_logic"
o 47
suid 47,0
)
declText (MLText
uid 695,0
va (VaSet
font "charter,10,0"
)
xt "2000,89200,19600,90400"
st "SIGNAL sfp0_los_i             : std_logic"
)
)
*18 (Net
uid 702,0
decl (Decl
n "sfp1_txfault_i"
t "std_logic"
o 48
suid 48,0
)
declText (MLText
uid 703,0
va (VaSet
font "charter,10,0"
)
xt "2000,97600,20000,98800"
st "SIGNAL sfp1_txfault_i         : std_logic"
)
)
*19 (Net
uid 710,0
decl (Decl
n "sfp1_los_i"
t "std_logic"
o 49
suid 49,0
)
declText (MLText
uid 711,0
va (VaSet
font "charter,10,0"
)
xt "2000,94000,19600,95200"
st "SIGNAL sfp1_los_i             : std_logic"
)
)
*20 (Net
uid 718,0
decl (Decl
n "tx1_data_i"
t "std_logic_vector"
b "(7 DOWNTO 0)"
prec "-- address swap transmitter connections - EMAC0"
preAdd 0
o 50
suid 50,0
)
declText (MLText
uid 719,0
va (VaSet
font "charter,10,0"
)
xt "2000,131200,30300,133600"
st "-- address swap transmitter connections - EMAC0
SIGNAL tx1_data_i             : std_logic_vector(7 DOWNTO 0)"
)
)
*21 (Net
uid 726,0
decl (Decl
n "tx1_sof_i"
t "std_logic"
o 51
suid 51,0
)
declText (MLText
uid 727,0
va (VaSet
font "charter,10,0"
)
xt "2000,137200,19400,138400"
st "SIGNAL tx1_sof_i              : std_logic"
)
)
*22 (Net
uid 734,0
decl (Decl
n "tx1_eof_i"
t "std_logic"
o 52
suid 52,0
)
declText (MLText
uid 735,0
va (VaSet
font "charter,10,0"
)
xt "2000,133600,19500,134800"
st "SIGNAL tx1_eof_i              : std_logic"
)
)
*23 (Net
uid 742,0
decl (Decl
n "tx1_src_rdy_i"
t "std_logic"
o 53
suid 53,0
)
declText (MLText
uid 743,0
va (VaSet
font "charter,10,0"
)
xt "2000,138400,20300,139600"
st "SIGNAL tx1_src_rdy_i          : std_logic"
)
)
*24 (Net
uid 750,0
decl (Decl
n "tx0_data_i"
t "std_logic_vector"
b "(7 DOWNTO 0)"
prec "-- address swap transmitter connections - EMAC0"
preAdd 0
o 54
suid 54,0
)
declText (MLText
uid 751,0
va (VaSet
font "charter,10,0"
)
xt "2000,120400,30300,122800"
st "-- address swap transmitter connections - EMAC0
SIGNAL tx0_data_i             : std_logic_vector(7 DOWNTO 0)"
)
)
*25 (Net
uid 758,0
decl (Decl
n "tx0_sof_i"
t "std_logic"
o 55
suid 55,0
)
declText (MLText
uid 759,0
va (VaSet
font "charter,10,0"
)
xt "2000,125200,19400,126400"
st "SIGNAL tx0_sof_i              : std_logic"
)
)
*26 (Net
uid 766,0
decl (Decl
n "tx0_eof_i"
t "std_logic"
o 56
suid 56,0
)
declText (MLText
uid 767,0
va (VaSet
font "charter,10,0"
)
xt "2000,122800,19500,124000"
st "SIGNAL tx0_eof_i              : std_logic"
)
)
*27 (Net
uid 774,0
decl (Decl
n "tx0_src_rdy_i"
t "std_logic"
o 57
suid 57,0
)
declText (MLText
uid 775,0
va (VaSet
font "charter,10,0"
)
xt "2000,126400,20300,127600"
st "SIGNAL tx0_src_rdy_i          : std_logic"
)
)
*28 (Net
uid 830,0
decl (Decl
n "tx1_ifg_delay_i"
t "std_logic_vector"
b "(7 downto 0)"
o 64
suid 64,0
)
declText (MLText
uid 831,0
va (VaSet
font "charter,10,0"
)
xt "2000,136000,29900,137200"
st "SIGNAL tx1_ifg_delay_i        : std_logic_vector(7 downto 0)"
)
)
*29 (Net
uid 854,0
decl (Decl
n "tx0_ifg_delay_i"
t "std_logic_vector"
b "(7 downto 0)"
o 67
suid 67,0
)
declText (MLText
uid 855,0
va (VaSet
font "charter,10,0"
)
xt "2000,124000,29900,125200"
st "SIGNAL tx0_ifg_delay_i        : std_logic_vector(7 downto 0)"
)
)
*30 (Net
uid 862,0
decl (Decl
n "REFCLK1_i"
t "std_logic"
o 68
suid 68,0
)
declText (MLText
uid 863,0
va (VaSet
font "charter,10,0"
)
xt "2000,12400,20600,13600"
st "SIGNAL REFCLK1_i              : std_logic"
)
)
*31 (Net
uid 870,0
decl (Decl
n "REFCLK2_i"
t "std_logic"
o 69
suid 69,0
)
declText (MLText
uid 871,0
va (VaSet
font "charter,10,0"
)
xt "2000,13600,20600,14800"
st "SIGNAL REFCLK2_i              : std_logic"
)
)
*32 (Net
uid 878,0
decl (Decl
n "sfp1_moddef0_i"
t "std_logic"
o 70
suid 70,0
)
declText (MLText
uid 879,0
va (VaSet
font "charter,10,0"
)
xt "2000,95200,21400,96400"
st "SIGNAL sfp1_moddef0_i         : std_logic"
)
)
*33 (Net
uid 886,0
decl (Decl
n "machost_addr_i"
t "std_logic_vector"
b "(10 DOWNTO 0)"
o 71
suid 71,0
)
declText (MLText
uid 887,0
va (VaSet
font "charter,10,0"
)
xt "2000,31600,32500,32800"
st "SIGNAL machost_addr_i         : std_logic_vector(10 DOWNTO 0)"
)
)
*34 (Net
uid 894,0
decl (Decl
n "machost_wr0_i"
t "std_logic"
o 72
suid 72,0
)
declText (MLText
uid 895,0
va (VaSet
font "charter,10,0"
)
xt "2000,38800,21200,40000"
st "SIGNAL machost_wr0_i          : std_logic"
)
)
*35 (Net
uid 902,0
decl (Decl
n "machost_rd0_i"
t "std_logic"
o 73
suid 73,0
)
declText (MLText
uid 903,0
va (VaSet
font "charter,10,0"
)
xt "2000,36400,21100,37600"
st "SIGNAL machost_rd0_i          : std_logic"
)
)
*36 (Net
uid 910,0
decl (Decl
n "machost_rd1_i"
t "std_logic"
o 74
suid 74,0
)
declText (MLText
uid 911,0
va (VaSet
font "charter,10,0"
)
xt "2000,37600,21100,38800"
st "SIGNAL machost_rd1_i          : std_logic"
)
)
*37 (Net
uid 918,0
decl (Decl
n "machost_wr1_i"
t "std_logic"
o 75
suid 75,0
)
declText (MLText
uid 919,0
va (VaSet
font "charter,10,0"
)
xt "2000,40000,21200,41200"
st "SIGNAL machost_wr1_i          : std_logic"
)
)
*38 (Net
uid 926,0
decl (Decl
n "machost_data_i"
t "std_logic_vector"
b "(63 downto 0)"
o 76
suid 76,0
)
declText (MLText
uid 927,0
va (VaSet
font "charter,10,0"
)
xt "2000,32800,31200,34000"
st "SIGNAL machost_data_i         : std_logic_vector(63 downto 0)"
)
)
*39 (Grouping
uid 1552,0
optionalChildren [
*40 (CommentText
uid 1554,0
shape (Rectangle
uid 1555,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "4000,152000,21000,153000"
)
oxt "18000,70000,35000,71000"
text (MLText
uid 1556,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "4200,152050,16700,152950"
st "
by %user on %dd %month %year
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*41 (CommentText
uid 1557,0
shape (Rectangle
uid 1558,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "21000,148000,25000,149000"
)
oxt "35000,66000,39000,67000"
text (MLText
uid 1559,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "21200,148050,25200,148950"
st "
Project:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*42 (CommentText
uid 1560,0
shape (Rectangle
uid 1561,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "4000,150000,21000,151000"
)
oxt "18000,68000,35000,69000"
text (MLText
uid 1562,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "4200,150050,17700,150950"
st "
<enter diagram title here>
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
*43 (CommentText
uid 1563,0
shape (Rectangle
uid 1564,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "0,150000,4000,151000"
)
oxt "14000,68000,18000,69000"
text (MLText
uid 1565,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "200,150050,3200,150950"
st "
Title:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*44 (CommentText
uid 1566,0
shape (Rectangle
uid 1567,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "21000,149000,41000,153000"
)
oxt "35000,67000,55000,71000"
text (MLText
uid 1568,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "21200,149200,32200,150100"
st "
<enter comments here>
"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 20000
)
ignorePrefs 1
titleBlock 1
)
*45 (CommentText
uid 1569,0
shape (Rectangle
uid 1570,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "25000,148000,41000,149000"
)
oxt "39000,66000,55000,67000"
text (MLText
uid 1571,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "25200,148050,27200,148950"
st "
%project_name
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 16000
)
position 1
ignorePrefs 1
titleBlock 1
)
*46 (CommentText
uid 1572,0
shape (Rectangle
uid 1573,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "0,148000,21000,150000"
)
oxt "14000,66000,35000,68000"
text (MLText
uid 1574,0
va (VaSet
fg "32768,0,0"
)
xt "7050,148500,13950,149500"
st "
<company name>
"
ju 0
tm "CommentText"
wrapOption 3
visibleHeight 2000
visibleWidth 21000
)
position 1
ignorePrefs 1
titleBlock 1
)
*47 (CommentText
uid 1575,0
shape (Rectangle
uid 1576,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "0,151000,4000,152000"
)
oxt "14000,69000,18000,70000"
text (MLText
uid 1577,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "200,151050,2700,151950"
st "
Path:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*48 (CommentText
uid 1578,0
shape (Rectangle
uid 1579,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "0,152000,4000,153000"
)
oxt "14000,70000,18000,71000"
text (MLText
uid 1580,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "200,152050,3700,152950"
st "
Edited:
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 4000
)
position 1
ignorePrefs 1
titleBlock 1
)
*49 (CommentText
uid 1581,0
shape (Rectangle
uid 1582,0
sl 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
)
xt "4000,151000,21000,152000"
)
oxt "18000,69000,35000,70000"
text (MLText
uid 1583,0
va (VaSet
fg "0,0,32768"
bg "0,0,32768"
font "courier,8,0"
)
xt "4200,151050,12700,151950"
st "
%library/%unit/%view
"
tm "CommentText"
wrapOption 3
visibleHeight 1000
visibleWidth 17000
)
position 1
ignorePrefs 1
titleBlock 1
)
]
shape (GroupingShape
uid 1553,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineStyle 2
lineWidth 2
)
xt "0,148000,41000,153000"
)
oxt "14000,66000,55000,71000"
)
*50 (Net
uid 4301,0
decl (Decl
n "sim_conf_busy"
t "boolean"
prec "------------------------------------------------------------------
      -- Test Bench Semaphores
      ------------------------------------------------------------------"
preAdd 0
posAdd 0
o 77
suid 78,0
)
declText (MLText
uid 4302,0
va (VaSet
font "charter,10,0"
)
xt "2000,108400,24200,113200"
st "------------------------------------------------------------------
      -- Test Bench Semaphores
      ------------------------------------------------------------------
SIGNAL sim_conf_busy          : boolean"
)
)
*51 (Net
uid 4359,0
decl (Decl
n "monitor1_finished_10m"
t "boolean"
preAdd 0
posAdd 0
o 80
suid 85,0
)
declText (MLText
uid 4360,0
va (VaSet
font "charter,10,0"
)
xt "2000,46000,22600,47200"
st "SIGNAL monitor1_finished_10m  : boolean"
)
)
*52 (Net
uid 4361,0
decl (Decl
n "monitor1_finished_100m"
t "boolean"
preAdd 0
posAdd 0
o 79
suid 86,0
)
declText (MLText
uid 4362,0
va (VaSet
font "charter,10,0"
)
xt "2000,44800,22900,46000"
st "SIGNAL monitor1_finished_100m : boolean"
)
)
*53 (Net
uid 4363,0
decl (Decl
n "monitor1_finished_1g"
t "boolean"
preAdd 0
posAdd 0
o 78
suid 87,0
)
declText (MLText
uid 4364,0
va (VaSet
font "charter,10,0"
)
xt "2000,47200,21900,48400"
st "SIGNAL monitor1_finished_1g   : boolean"
)
)
*54 (Net
uid 4365,0
decl (Decl
n "monitor0_finished_10m"
t "boolean"
preAdd 0
posAdd 0
o 80
suid 88,0
)
declText (MLText
uid 4366,0
va (VaSet
font "charter,10,0"
)
xt "2000,42400,22600,43600"
st "SIGNAL monitor0_finished_10m  : boolean"
)
)
*55 (Net
uid 4367,0
decl (Decl
n "monitor0_finished_100m"
t "boolean"
preAdd 0
posAdd 0
o 79
suid 89,0
)
declText (MLText
uid 4368,0
va (VaSet
font "charter,10,0"
)
xt "2000,41200,22900,42400"
st "SIGNAL monitor0_finished_100m : boolean"
)
)
*56 (Net
uid 4369,0
decl (Decl
n "monitor0_finished_1g"
t "boolean"
preAdd 0
posAdd 0
o 78
suid 90,0
)
declText (MLText
uid 4370,0
va (VaSet
font "charter,10,0"
)
xt "2000,43600,21900,44800"
st "SIGNAL monitor0_finished_1g   : boolean"
)
)
*57 (Net
uid 4395,0
lang 2
decl (Decl
n "rx1_fifo_clk_i"
t "std_logic"
preAdd 0
posAdd 0
o 82
suid 91,0
)
declText (MLText
uid 4396,0
va (VaSet
font "charter,10,0"
)
xt "2000,65200,20000,66400"
st "SIGNAL rx1_fifo_clk_i         : std_logic"
)
)
*58 (Net
uid 4403,0
lang 2
decl (Decl
n "tx1_fifo_clk_i"
t "std_logic"
preAdd 0
o 83
suid 92,0
)
declText (MLText
uid 4404,0
va (VaSet
font "charter,10,0"
)
xt "2000,134800,19900,136000"
st "SIGNAL tx1_fifo_clk_i         : std_logic"
)
)
*59 (Net
uid 6912,0
decl (Decl
n "led_linkup_o0"
t "std_logic"
o 84
suid 93,0
)
declText (MLText
uid 6913,0
va (VaSet
font "charter,10,0"
)
xt "2000,17200,20900,18400"
st "SIGNAL led_linkup_o0          : std_logic"
)
)
*60 (Net
uid 6920,0
decl (Decl
n "led_linkup_o1"
t "std_logic"
o 85
suid 94,0
)
declText (MLText
uid 6921,0
va (VaSet
font "charter,10,0"
)
xt "2000,18400,20900,19600"
st "SIGNAL led_linkup_o1          : std_logic"
)
)
*61 (Net
uid 6928,0
decl (Decl
n "led_rxdvalid_o0"
t "std_logic"
o 86
suid 95,0
)
declText (MLText
uid 6929,0
va (VaSet
font "charter,10,0"
)
xt "2000,22000,21200,23200"
st "SIGNAL led_rxdvalid_o0        : std_logic"
)
)
*62 (Net
uid 6936,0
decl (Decl
n "led_rxdvalid_o1"
t "std_logic"
o 87
suid 96,0
)
declText (MLText
uid 6937,0
va (VaSet
font "charter,10,0"
)
xt "2000,23200,21200,24400"
st "SIGNAL led_rxdvalid_o1        : std_logic"
)
)
*63 (Net
uid 6944,0
decl (Decl
n "led_rxfrmdrop_o0"
t "std_logic"
o 88
suid 97,0
)
declText (MLText
uid 6945,0
va (VaSet
font "charter,10,0"
)
xt "2000,24400,21800,25600"
st "SIGNAL led_rxfrmdrop_o0       : std_logic"
)
)
*64 (Net
uid 6952,0
decl (Decl
n "led_rxfrmdrop_o1"
t "std_logic"
o 89
suid 98,0
)
declText (MLText
uid 6953,0
va (VaSet
font "charter,10,0"
)
xt "2000,25600,21800,26800"
st "SIGNAL led_rxfrmdrop_o1       : std_logic"
)
)
*65 (Net
uid 6960,0
decl (Decl
n "led_txack_o0"
t "std_logic"
o 90
suid 99,0
)
declText (MLText
uid 6961,0
va (VaSet
font "charter,10,0"
)
xt "2000,26800,20500,28000"
st "SIGNAL led_txack_o0           : std_logic"
)
)
*66 (Net
uid 6968,0
decl (Decl
n "led_txack_o1"
t "std_logic"
o 91
suid 100,0
)
declText (MLText
uid 6969,0
va (VaSet
font "charter,10,0"
)
xt "2000,28000,20500,29200"
st "SIGNAL led_txack_o1           : std_logic"
)
)
*67 (Net
uid 6992,0
decl (Decl
n "mac_stat_o0"
t "std_logic_vector"
b "( 63 DOWNTO 0 )"
o 94
suid 103,0
)
declText (MLText
uid 6993,0
va (VaSet
font "charter,10,0"
)
xt "2000,29200,32100,30400"
st "SIGNAL mac_stat_o0            : std_logic_vector( 63 DOWNTO 0 )"
)
)
*68 (Net
uid 7000,0
decl (Decl
n "mac_stat_o1"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 95
suid 104,0
)
declText (MLText
uid 7001,0
va (VaSet
font "charter,10,0"
)
xt "2000,30400,31500,31600"
st "SIGNAL mac_stat_o1            : std_logic_vector(63 DOWNTO 0)"
)
)
*69 (Net
uid 7008,0
decl (Decl
n "machost_data_o0"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 96
suid 105,0
)
declText (MLText
uid 7009,0
va (VaSet
font "charter,10,0"
)
xt "2000,34000,32800,35200"
st "SIGNAL machost_data_o0        : std_logic_vector(63 DOWNTO 0)"
)
)
*70 (Net
uid 7016,0
decl (Decl
n "machost_data_o1"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 97
suid 106,0
)
declText (MLText
uid 7017,0
va (VaSet
font "charter,10,0"
)
xt "2000,35200,32800,36400"
st "SIGNAL machost_data_o1        : std_logic_vector(63 DOWNTO 0)"
)
)
*71 (Net
uid 7024,0
decl (Decl
n "rx_client_clk_o0"
t "std_logic"
o 98
suid 107,0
)
declText (MLText
uid 7025,0
va (VaSet
font "charter,10,0"
)
xt "2000,68800,20700,70000"
st "SIGNAL rx_client_clk_o0       : std_logic"
)
)
*72 (Net
uid 7032,0
decl (Decl
n "rx_client_clk_o1"
t "std_logic"
o 99
suid 108,0
)
declText (MLText
uid 7033,0
va (VaSet
font "charter,10,0"
)
xt "2000,70000,20700,71200"
st "SIGNAL rx_client_clk_o1       : std_logic"
)
)
*73 (Net
uid 7040,0
decl (Decl
n "rx_data_o0"
t "std_logic_vector"
b "(7 DOWNTO 0)"
preAdd 0
o 100
suid 109,0
)
declText (MLText
uid 7041,0
va (VaSet
font "charter,10,0"
)
xt "2000,71200,30700,72400"
st "SIGNAL rx_data_o0             : std_logic_vector(7 DOWNTO 0)"
)
)
*74 (Net
uid 7048,0
decl (Decl
n "rx_data_o1"
t "std_logic_vector"
b "(7 DOWNTO 0)"
preAdd 0
o 101
suid 110,0
)
declText (MLText
uid 7049,0
va (VaSet
font "charter,10,0"
)
xt "2000,72400,30700,73600"
st "SIGNAL rx_data_o1             : std_logic_vector(7 DOWNTO 0)"
)
)
*75 (Net
uid 7056,0
decl (Decl
n "rx_eof_o0"
t "std_logic"
o 102
suid 111,0
)
declText (MLText
uid 7057,0
va (VaSet
font "charter,10,0"
)
xt "2000,73600,19900,74800"
st "SIGNAL rx_eof_o0              : std_logic"
)
)
*76 (Net
uid 7064,0
decl (Decl
n "rx_eof_o1"
t "std_logic"
o 103
suid 112,0
)
declText (MLText
uid 7065,0
va (VaSet
font "charter,10,0"
)
xt "2000,74800,19900,76000"
st "SIGNAL rx_eof_o1              : std_logic"
)
)
*77 (Net
uid 7072,0
decl (Decl
n "rx_sof_o0"
t "std_logic"
o 104
suid 113,0
)
declText (MLText
uid 7073,0
va (VaSet
font "charter,10,0"
)
xt "2000,84400,19800,85600"
st "SIGNAL rx_sof_o0              : std_logic"
)
)
*78 (Net
uid 7080,0
decl (Decl
n "rx_sof_o1"
t "std_logic"
o 105
suid 114,0
)
declText (MLText
uid 7081,0
va (VaSet
font "charter,10,0"
)
xt "2000,85600,19800,86800"
st "SIGNAL rx_sof_o1              : std_logic"
)
)
*79 (Net
uid 7088,0
decl (Decl
n "rx_src_rdy_o0"
t "std_logic"
o 106
suid 115,0
)
declText (MLText
uid 7089,0
va (VaSet
font "charter,10,0"
)
xt "2000,86800,20700,88000"
st "SIGNAL rx_src_rdy_o0          : std_logic"
)
)
*80 (Net
uid 7096,0
decl (Decl
n "rx_src_rdy_o1"
t "std_logic"
o 107
suid 116,0
)
declText (MLText
uid 7097,0
va (VaSet
font "charter,10,0"
)
xt "2000,88000,20700,89200"
st "SIGNAL rx_src_rdy_o1          : std_logic"
)
)
*81 (Net
uid 7104,0
decl (Decl
n "sfp_moddef1_o0"
t "std_logic"
o 108
suid 117,0
)
declText (MLText
uid 7105,0
va (VaSet
font "charter,10,0"
)
xt "2000,101200,21700,102400"
st "SIGNAL sfp_moddef1_o0         : std_logic"
)
)
*82 (Net
uid 7112,0
decl (Decl
n "sfp_moddef1_o1"
t "std_logic"
o 109
suid 118,0
)
declText (MLText
uid 7113,0
va (VaSet
font "charter,10,0"
)
xt "2000,102400,21700,103600"
st "SIGNAL sfp_moddef1_o1         : std_logic"
)
)
*83 (Net
uid 7120,0
decl (Decl
n "sfp_ratesel_o0"
t "std_logic"
o 110
suid 119,0
)
declText (MLText
uid 7121,0
va (VaSet
font "charter,10,0"
)
xt "2000,103600,20300,104800"
st "SIGNAL sfp_ratesel_o0         : std_logic"
)
)
*84 (Net
uid 7128,0
decl (Decl
n "sfp_ratesel_o1"
t "std_logic"
o 111
suid 120,0
)
declText (MLText
uid 7129,0
va (VaSet
font "charter,10,0"
)
xt "2000,104800,20300,106000"
st "SIGNAL sfp_ratesel_o1         : std_logic"
)
)
*85 (Net
uid 7136,0
decl (Decl
n "sfp_txdisable_o0"
t "std_logic"
o 112
suid 121,0
)
declText (MLText
uid 7137,0
va (VaSet
font "charter,10,0"
)
xt "2000,106000,20900,107200"
st "SIGNAL sfp_txdisable_o0       : std_logic"
)
)
*86 (Net
uid 7144,0
decl (Decl
n "sfp_txdisable_o1"
t "std_logic"
o 113
suid 122,0
)
declText (MLText
uid 7145,0
va (VaSet
font "charter,10,0"
)
xt "2000,107200,20900,108400"
st "SIGNAL sfp_txdisable_o1       : std_logic"
)
)
*87 (Net
uid 7152,0
decl (Decl
n "stat_word_o0"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 114
suid 123,0
)
declText (MLText
uid 7153,0
va (VaSet
font "charter,10,0"
)
xt "2000,118000,31800,119200"
st "SIGNAL stat_word_o0           : std_logic_vector(63 DOWNTO 0)"
)
)
*88 (Net
uid 7160,0
decl (Decl
n "stat_word_o1"
t "std_logic_vector"
b "( 63 DOWNTO 0 )"
o 115
suid 124,0
)
declText (MLText
uid 7161,0
va (VaSet
font "charter,10,0"
)
xt "2000,119200,32400,120400"
st "SIGNAL stat_word_o1           : std_logic_vector( 63 DOWNTO 0 )"
)
)
*89 (Net
uid 7168,0
decl (Decl
n "tx_dst_rdy_o0"
t "std_logic"
o 116
suid 125,0
)
declText (MLText
uid 7169,0
va (VaSet
font "charter,10,0"
)
xt "2000,143200,20700,144400"
st "SIGNAL tx_dst_rdy_o0          : std_logic"
)
)
*90 (Net
uid 7176,0
decl (Decl
n "tx_dst_rdy_o1"
t "std_logic"
o 117
suid 126,0
)
declText (MLText
uid 7177,0
va (VaSet
font "charter,10,0"
)
xt "2000,144400,20700,145600"
st "SIGNAL tx_dst_rdy_o1          : std_logic"
)
)
*91 (Net
uid 7184,0
decl (Decl
n "sfp_moddef0_i0"
t "std_logic"
o 118
suid 127,0
)
declText (MLText
uid 7185,0
va (VaSet
font "charter,10,0"
)
xt "2000,98800,21400,100000"
st "SIGNAL sfp_moddef0_i0         : std_logic"
)
)
*92 (Net
uid 7192,0
decl (Decl
n "sfp_moddef0_i1"
t "std_logic"
o 119
suid 128,0
)
declText (MLText
uid 7193,0
va (VaSet
font "charter,10,0"
)
xt "2000,100000,21400,101200"
st "SIGNAL sfp_moddef0_i1         : std_logic"
)
)
*93 (Net
uid 7338,0
decl (Decl
n "quanta_tick_o"
t "std_logic"
preAdd 0
posAdd 0
o 91
suid 129,0
)
declText (MLText
uid 7339,0
va (VaSet
font "charter,10,0"
)
xt "2000,53200,20600,54400"
st "SIGNAL quanta_tick_o          : std_logic"
)
)
*94 (Net
uid 7382,0
lang 2
decl (Decl
n "pause_clear_i0"
t "std_logic"
o 88
suid 133,0
)
declText (MLText
uid 7383,0
va (VaSet
font "charter,10,0"
)
xt "2000,48400,20700,49600"
st "SIGNAL pause_clear_i0         : std_logic"
)
)
*95 (Net
uid 7390,0
lang 2
decl (Decl
n "pause_clear_i1"
t "std_logic"
o 89
suid 134,0
)
declText (MLText
uid 7391,0
va (VaSet
font "charter,10,0"
)
xt "2000,49600,20700,50800"
st "SIGNAL pause_clear_i1         : std_logic"
)
)
*96 (Net
uid 7398,0
lang 2
decl (Decl
n "pause_request_i0"
t "std_logic"
o 90
suid 135,0
)
declText (MLText
uid 7399,0
va (VaSet
font "charter,10,0"
)
xt "2000,50800,21300,52000"
st "SIGNAL pause_request_i0       : std_logic"
)
)
*97 (Net
uid 7406,0
lang 2
decl (Decl
n "pause_request_i1"
t "std_logic"
o 91
suid 136,0
)
declText (MLText
uid 7407,0
va (VaSet
font "charter,10,0"
)
xt "2000,52000,21300,53200"
st "SIGNAL pause_request_i1       : std_logic"
)
)
*98 (Net
uid 7414,0
decl (Decl
n "spare_i0"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 90
suid 137,0
)
declText (MLText
uid 7415,0
va (VaSet
font "charter,10,0"
)
xt "2000,113200,30600,114400"
st "SIGNAL spare_i0               : std_logic_vector(63 DOWNTO 0)"
)
)
*99 (Net
uid 7422,0
decl (Decl
n "spare_i1"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 91
suid 138,0
)
declText (MLText
uid 7423,0
va (VaSet
font "charter,10,0"
)
xt "2000,114400,30600,115600"
st "SIGNAL spare_i1               : std_logic_vector(63 DOWNTO 0)"
)
)
*100 (Net
uid 7430,0
decl (Decl
n "led_pausereq_o0"
t "std_logic"
o 92
suid 139,0
)
declText (MLText
uid 7431,0
va (VaSet
font "charter,10,0"
)
xt "2000,19600,21500,20800"
st "SIGNAL led_pausereq_o0        : std_logic"
)
)
*101 (Net
uid 7438,0
decl (Decl
n "led_pausereq_o1"
t "std_logic"
o 93
suid 140,0
)
declText (MLText
uid 7439,0
va (VaSet
font "charter,10,0"
)
xt "2000,20800,21500,22000"
st "SIGNAL led_pausereq_o1        : std_logic"
)
)
*102 (Net
uid 7446,0
decl (Decl
n "spare_o0"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 94
suid 141,0
)
declText (MLText
uid 7447,0
va (VaSet
font "charter,10,0"
)
xt "2000,115600,30900,116800"
st "SIGNAL spare_o0               : std_logic_vector(63 DOWNTO 0)"
)
)
*103 (Net
uid 7454,0
decl (Decl
n "spare_o1"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 95
suid 142,0
)
declText (MLText
uid 7455,0
va (VaSet
font "charter,10,0"
)
xt "2000,116800,30900,118000"
st "SIGNAL spare_o1               : std_logic_vector(63 DOWNTO 0)"
)
)
*104 (Net
uid 7853,0
decl (Decl
n "rx_ll_sof_out_n"
t "std_logic"
o 97
suid 144,0
)
declText (MLText
uid 7854,0
va (VaSet
font "charter,10,0"
)
xt "2000,80800,20600,82000"
st "SIGNAL rx_ll_sof_out_n        : std_logic"
)
)
*105 (Net
uid 7861,0
decl (Decl
n "rx_ll_eof_out_n"
t "std_logic"
o 98
suid 145,0
)
declText (MLText
uid 7862,0
va (VaSet
font "charter,10,0"
)
xt "2000,78400,20700,79600"
st "SIGNAL rx_ll_eof_out_n        : std_logic"
)
)
*106 (Net
uid 7869,0
decl (Decl
n "rx_ll_src_rdy_out_n"
t "std_logic"
o 99
suid 146,0
)
declText (MLText
uid 7870,0
va (VaSet
font "charter,10,0"
)
xt "2000,83200,21500,84400"
st "SIGNAL rx_ll_src_rdy_out_n    : std_logic"
)
)
*107 (Net
uid 7901,0
decl (Decl
n "rx_ll_sof_in_n"
t "std_logic"
o 103
suid 150,0
)
declText (MLText
uid 7902,0
va (VaSet
font "charter,10,0"
)
xt "2000,79600,20200,80800"
st "SIGNAL rx_ll_sof_in_n         : std_logic"
)
)
*108 (Net
uid 7909,0
decl (Decl
n "rx_ll_eof_in_n"
t "std_logic"
o 104
suid 151,0
)
declText (MLText
uid 7910,0
va (VaSet
font "charter,10,0"
)
xt "2000,77200,20300,78400"
st "SIGNAL rx_ll_eof_in_n         : std_logic"
)
)
*109 (Net
uid 7917,0
decl (Decl
n "rx_ll_src_rdy_in_n"
t "std_logic"
o 105
suid 152,0
)
declText (MLText
uid 7918,0
va (VaSet
font "charter,10,0"
)
xt "2000,82000,21100,83200"
st "SIGNAL rx_ll_src_rdy_in_n     : std_logic"
)
)
*110 (Net
uid 7925,0
decl (Decl
n "rx_ll_dst_rdy_in_n"
t "std_logic"
o 106
suid 153,0
)
declText (MLText
uid 7926,0
va (VaSet
font "charter,10,0"
)
xt "2000,76000,21200,77200"
st "SIGNAL rx_ll_dst_rdy_in_n     : std_logic"
)
)
*111 (MWC
uid 7964,0
optionalChildren [
*112 (CptPort
uid 7951,0
optionalChildren [
*113 (Line
uid 7955,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "222000,22000,223000,22000"
pts [
"222000,22000"
"223000,22000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 7952,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "221250,21625,222000,22375"
)
tg (CPTG
uid 7953,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7954,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "219000,21500,220500,22400"
st "din"
blo "219000,22200"
)
s (Text
uid 7973,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "219000,22400,219000,22400"
blo "219000,22400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 104
suid 1,0
)
)
)
*114 (CptPort
uid 7956,0
optionalChildren [
*115 (Line
uid 7960,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "226750,22000,227000,22000"
pts [
"227000,22000"
"226750,22000"
]
)
*116 (Circle
uid 7961,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
)
xt "226000,21625,226750,22375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 7957,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "227000,21625,227750,22375"
)
tg (CPTG
uid 7958,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7959,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "228750,21500,230750,22400"
st "dout"
ju 2
blo "230750,22200"
)
s (Text
uid 7974,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "230750,22400,230750,22400"
ju 2
blo "230750,22400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 103
suid 2,0
)
)
)
*117 (CommentGraphic
uid 7962,0
shape (CustomPolygon
pts [
"223000,20000"
"226000,22000"
"223000,24000"
"223000,20000"
]
uid 7963,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "223000,20000,226000,24000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 7965,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "222000,20000,227000,24000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 7966,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*118 (Text
uid 7967,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "224350,22200,229650,23200"
st "moduleware"
blo "224350,23000"
)
*119 (Text
uid 7968,0
va (VaSet
font "helvetica,8,1"
)
xt "224350,23200,225550,24200"
st "inv"
blo "224350,24000"
)
*120 (Text
uid 7969,0
va (VaSet
font "helvetica,8,1"
)
xt "224350,24200,225950,25200"
st "U_2"
blo "224350,25000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 7970,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 7971,0
text (MLText
uid 7972,0
va (VaSet
font "clean,8,0"
)
xt "219000,1300,219000,1300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*121 (MWC
uid 7975,0
optionalChildren [
*122 (CptPort
uid 7984,0
optionalChildren [
*123 (Line
uid 7989,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "222000,23000,223000,23000"
pts [
"222000,23000"
"223000,23000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 7985,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "221250,22625,222000,23375"
)
tg (CPTG
uid 7986,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 7987,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "219000,22500,220500,23400"
st "din"
blo "219000,23200"
)
s (Text
uid 7988,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "219000,23400,219000,23400"
blo "219000,23400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 102
)
)
)
*124 (CptPort
uid 7990,0
optionalChildren [
*125 (Line
uid 7995,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "226750,23000,227000,23000"
pts [
"227000,23000"
"226750,23000"
]
)
*126 (Circle
uid 7996,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
)
xt "226000,22625,226750,23375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 7991,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "227000,22625,227750,23375"
)
tg (CPTG
uid 7992,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 7993,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "228750,22500,230750,23400"
st "dout"
ju 2
blo "230750,23200"
)
s (Text
uid 7994,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "230750,23400,230750,23400"
ju 2
blo "230750,23400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 104
)
)
)
*127 (CommentGraphic
uid 7997,0
shape (CustomPolygon
pts [
"223000,21000"
"226000,23000"
"223000,25000"
"223000,21000"
]
uid 7998,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "223000,21000,226000,25000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 7976,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "222000,21000,227000,25000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 7977,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*128 (Text
uid 7978,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "224350,23200,229650,24200"
st "moduleware"
blo "224350,24000"
)
*129 (Text
uid 7979,0
va (VaSet
font "helvetica,8,1"
)
xt "224350,24200,225550,25200"
st "inv"
blo "224350,25000"
)
*130 (Text
uid 7980,0
va (VaSet
font "helvetica,8,1"
)
xt "224350,25200,225950,26200"
st "U_3"
blo "224350,26000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 7981,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 7982,0
text (MLText
uid 7983,0
va (VaSet
font "clean,8,0"
)
xt "219000,2300,219000,2300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*131 (MWC
uid 7999,0
optionalChildren [
*132 (CptPort
uid 8008,0
optionalChildren [
*133 (Line
uid 8013,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "222000,24000,223000,24000"
pts [
"222000,24000"
"223000,24000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 8009,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "221250,23625,222000,24375"
)
tg (CPTG
uid 8010,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8011,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "219000,23500,220500,24400"
st "din"
blo "219000,24200"
)
s (Text
uid 8012,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "219000,24400,219000,24400"
blo "219000,24400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 106
)
)
)
*134 (CptPort
uid 8014,0
optionalChildren [
*135 (Line
uid 8019,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "226750,24000,227000,24000"
pts [
"227000,24000"
"226750,24000"
]
)
*136 (Circle
uid 8020,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
)
xt "226000,23625,226750,24375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 8015,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "227000,23625,227750,24375"
)
tg (CPTG
uid 8016,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8017,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "228750,23500,230750,24400"
st "dout"
ju 2
blo "230750,24200"
)
s (Text
uid 8018,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "230750,24400,230750,24400"
ju 2
blo "230750,24400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 105
)
)
)
*137 (CommentGraphic
uid 8021,0
shape (CustomPolygon
pts [
"223000,22000"
"226000,24000"
"223000,26000"
"223000,22000"
]
uid 8022,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "223000,22000,226000,26000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 8000,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "222000,22000,227000,26000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 8001,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*138 (Text
uid 8002,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "224350,24200,229650,25200"
st "moduleware"
blo "224350,25000"
)
*139 (Text
uid 8003,0
va (VaSet
font "helvetica,8,1"
)
xt "224350,25200,225550,26200"
st "inv"
blo "224350,26000"
)
*140 (Text
uid 8004,0
va (VaSet
font "helvetica,8,1"
)
xt "224350,26200,225950,27200"
st "U_4"
blo "224350,27000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 8005,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 8006,0
text (MLText
uid 8007,0
va (VaSet
font "clean,8,0"
)
xt "219000,3300,219000,3300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*141 (MWC
uid 8023,0
optionalChildren [
*142 (CptPort
uid 8032,0
optionalChildren [
*143 (Line
uid 8037,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "222000,25000,223000,25000"
pts [
"222000,25000"
"223000,25000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 8033,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "221250,24625,222000,25375"
)
tg (CPTG
uid 8034,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8035,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "219000,24500,220500,25400"
st "din"
blo "219000,25200"
)
s (Text
uid 8036,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "219000,25400,219000,25400"
blo "219000,25400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 116
)
)
)
*144 (CptPort
uid 8038,0
optionalChildren [
*145 (Line
uid 8043,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "226750,25000,227000,25000"
pts [
"227000,25000"
"226750,25000"
]
)
*146 (Circle
uid 8044,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
)
xt "226000,24625,226750,25375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 8039,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "227000,24625,227750,25375"
)
tg (CPTG
uid 8040,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8041,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "228750,24500,230750,25400"
st "dout"
ju 2
blo "230750,25200"
)
s (Text
uid 8042,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "230750,25400,230750,25400"
ju 2
blo "230750,25400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 106
)
)
)
*147 (CommentGraphic
uid 8045,0
shape (CustomPolygon
pts [
"223000,23000"
"226000,25000"
"223000,27000"
"223000,23000"
]
uid 8046,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "223000,23000,226000,27000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 8024,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "222000,23000,227000,27000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 8025,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*148 (Text
uid 8026,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "224350,25200,229650,26200"
st "moduleware"
blo "224350,26000"
)
*149 (Text
uid 8027,0
va (VaSet
font "helvetica,8,1"
)
xt "224350,26200,225550,27200"
st "inv"
blo "224350,27000"
)
*150 (Text
uid 8028,0
va (VaSet
font "helvetica,8,1"
)
xt "224350,27200,225950,28200"
st "U_5"
blo "224350,28000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 8029,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 8030,0
text (MLText
uid 8031,0
va (VaSet
font "clean,8,0"
)
xt "219000,4300,219000,4300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*151 (MWC
uid 8071,0
optionalChildren [
*152 (CptPort
uid 8080,0
optionalChildren [
*153 (Line
uid 8085,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "282000,20000,283000,20000"
pts [
"282000,20000"
"283000,20000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 8081,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "281250,19625,282000,20375"
)
tg (CPTG
uid 8082,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8083,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "279000,19500,280500,20400"
st "din"
blo "279000,20200"
)
s (Text
uid 8084,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "279000,20400,279000,20400"
blo "279000,20400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 97
)
)
)
*154 (CptPort
uid 8086,0
optionalChildren [
*155 (Line
uid 8091,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "286750,20000,287000,20000"
pts [
"287000,20000"
"286750,20000"
]
)
*156 (Circle
uid 8092,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
)
xt "286000,19625,286750,20375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 8087,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "287000,19625,287750,20375"
)
tg (CPTG
uid 8088,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8089,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "288750,19500,290750,20400"
st "dout"
ju 2
blo "290750,20200"
)
s (Text
uid 8090,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "290750,20400,290750,20400"
ju 2
blo "290750,20400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 55
)
)
)
*157 (CommentGraphic
uid 8093,0
shape (CustomPolygon
pts [
"283000,18000"
"286000,20000"
"283000,22000"
"283000,18000"
]
uid 8094,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "283000,18000,286000,22000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 8072,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "282000,18000,287000,22000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 8073,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*158 (Text
uid 8074,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "284350,20200,289650,21200"
st "moduleware"
blo "284350,21000"
)
*159 (Text
uid 8075,0
va (VaSet
font "helvetica,8,1"
)
xt "284350,21200,285550,22200"
st "inv"
blo "284350,22000"
)
*160 (Text
uid 8076,0
va (VaSet
font "helvetica,8,1"
)
xt "284350,22200,285950,23200"
st "U_6"
blo "284350,23000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 8077,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 8078,0
text (MLText
uid 8079,0
va (VaSet
font "clean,8,0"
)
xt "279000,-700,279000,-700"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*161 (MWC
uid 8095,0
optionalChildren [
*162 (CptPort
uid 8104,0
optionalChildren [
*163 (Line
uid 8109,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "282000,21000,283000,21000"
pts [
"282000,21000"
"283000,21000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 8105,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "281250,20625,282000,21375"
)
tg (CPTG
uid 8106,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8107,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "279000,20500,280500,21400"
st "din"
blo "279000,21200"
)
s (Text
uid 8108,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "279000,21400,279000,21400"
blo "279000,21400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 98
)
)
)
*164 (CptPort
uid 8110,0
optionalChildren [
*165 (Line
uid 8115,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "286750,21000,287000,21000"
pts [
"287000,21000"
"286750,21000"
]
)
*166 (Circle
uid 8116,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
)
xt "286000,20625,286750,21375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 8111,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "287000,20625,287750,21375"
)
tg (CPTG
uid 8112,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8113,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "288750,20500,290750,21400"
st "dout"
ju 2
blo "290750,21200"
)
s (Text
uid 8114,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "290750,21400,290750,21400"
ju 2
blo "290750,21400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 56
)
)
)
*167 (CommentGraphic
uid 8117,0
shape (CustomPolygon
pts [
"283000,19000"
"286000,21000"
"283000,23000"
"283000,19000"
]
uid 8118,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "283000,19000,286000,23000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 8096,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "282000,19000,287000,23000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 8097,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*168 (Text
uid 8098,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "284350,21200,289650,22200"
st "moduleware"
blo "284350,22000"
)
*169 (Text
uid 8099,0
va (VaSet
font "helvetica,8,1"
)
xt "284350,22200,285550,23200"
st "inv"
blo "284350,23000"
)
*170 (Text
uid 8100,0
va (VaSet
font "helvetica,8,1"
)
xt "284350,23200,285950,24200"
st "U_7"
blo "284350,24000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 8101,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 8102,0
text (MLText
uid 8103,0
va (VaSet
font "clean,8,0"
)
xt "279000,300,279000,300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*171 (MWC
uid 8119,0
optionalChildren [
*172 (CptPort
uid 8128,0
optionalChildren [
*173 (Line
uid 8133,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "282000,22000,283000,22000"
pts [
"282000,22000"
"283000,22000"
]
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 8129,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "281250,21625,282000,22375"
)
tg (CPTG
uid 8130,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8131,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "279000,21500,280500,22400"
st "din"
blo "279000,22200"
)
s (Text
uid 8132,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "279000,22400,279000,22400"
blo "279000,22400"
)
)
thePort (LogicalPort
decl (Decl
n "din"
t "std_logic"
o 99
)
)
)
*174 (CptPort
uid 8134,0
optionalChildren [
*175 (Line
uid 8139,0
layer 5
sl 0
va (VaSet
vasetType 3
)
xt "286750,22000,287000,22000"
pts [
"287000,22000"
"286750,22000"
]
)
*176 (Circle
uid 8140,0
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
)
xt "286000,21625,286750,22375"
radius 375
)
]
ps "OnEdgeStrategy"
shape (Triangle
uid 8135,0
ro 90
va (VaSet
vasetType 1
isHidden 1
fg "0,65535,65535"
)
xt "287000,21625,287750,22375"
)
tg (CPTG
uid 8136,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8137,0
sl 0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "288750,21500,290750,22400"
st "dout"
ju 2
blo "290750,22200"
)
s (Text
uid 8138,0
sl 0
va (VaSet
font "courier,8,0"
)
xt "290750,22400,290750,22400"
ju 2
blo "290750,22400"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "dout"
t "std_logic"
o 57
)
)
)
*177 (CommentGraphic
uid 8141,0
shape (CustomPolygon
pts [
"283000,20000"
"286000,22000"
"283000,24000"
"283000,20000"
]
uid 8142,0
layer 0
sl 0
va (VaSet
vasetType 1
fg "0,65535,65535"
bg "0,65535,65535"
lineColor "26368,26368,26368"
)
xt "283000,20000,286000,24000"
)
oxt "7000,6000,10000,10000"
)
]
shape (Rectangle
uid 8120,0
va (VaSet
vasetType 1
transparent 1
fg "0,65535,0"
lineColor "65535,65535,65535"
lineWidth -1
)
xt "282000,20000,287000,24000"
fos 1
)
showPorts 0
oxt "6000,6000,11000,10000"
ttg (MlTextGroup
uid 8121,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*178 (Text
uid 8122,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "284350,22200,289650,23200"
st "moduleware"
blo "284350,23000"
)
*179 (Text
uid 8123,0
va (VaSet
font "helvetica,8,1"
)
xt "284350,23200,285550,24200"
st "inv"
blo "284350,24000"
)
*180 (Text
uid 8124,0
va (VaSet
font "helvetica,8,1"
)
xt "284350,24200,285950,25200"
st "U_8"
blo "284350,25000"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 8125,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 8126,0
text (MLText
uid 8127,0
va (VaSet
font "clean,8,0"
)
xt "279000,1300,279000,1300"
)
header ""
)
elements [
]
)
sed 1
awe 1
portVis (PortSigDisplay
disp 1
sN 0
sTC 0
selT 0
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
*181 (SaComponent
uid 8650,0
optionalChildren [
*182 (CptPort
uid 8490,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8491,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58250,39625,59000,40375"
)
tg (CPTG
uid 8492,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8493,0
va (VaSet
)
xt "60000,39500,63700,40500"
st "dclk_50_i"
blo "60000,40300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "dclk_50_i"
t "std_ulogic"
preAdd 0
posAdd 0
o 3
suid 1,0
)
)
)
*183 (CptPort
uid 8494,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8495,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58250,19625,59000,20375"
)
tg (CPTG
uid 8496,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8497,0
va (VaSet
)
xt "60000,19500,65900,20500"
st "hostclk_125_i"
blo "60000,20300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "hostclk_125_i"
t "std_logic"
preAdd 0
posAdd 0
o 4
suid 2,0
)
)
)
*184 (CptPort
uid 8498,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8499,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58250,100625,59000,101375"
)
tg (CPTG
uid 8500,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8501,0
va (VaSet
)
xt "60000,100500,66500,101500"
st "machost_addr_i"
blo "60000,101300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "machost_addr_i"
t "std_logic_vector"
b "(10 downto 0)"
o 5
suid 9,0
)
)
)
*185 (CptPort
uid 8502,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8503,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58250,106625,59000,107375"
)
tg (CPTG
uid 8504,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8505,0
va (VaSet
)
xt "60000,106500,66400,107500"
st "machost_data_i"
blo "60000,107300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "machost_data_i"
t "std_logic_vector"
b "(63 downto 0)"
o 6
suid 12,0
)
)
)
*186 (CptPort
uid 8506,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8507,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58250,102625,59000,103375"
)
tg (CPTG
uid 8508,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8509,0
va (VaSet
)
xt "60000,102500,66100,103500"
st "machost_rd0_i"
blo "60000,103300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "machost_rd0_i"
t "std_logic"
o 7
suid 13,0
)
)
)
*187 (CptPort
uid 8510,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8511,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58250,104625,59000,105375"
)
tg (CPTG
uid 8512,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8513,0
va (VaSet
)
xt "60000,104500,66100,105500"
st "machost_rd1_i"
blo "60000,105300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "machost_rd1_i"
t "std_logic"
o 8
suid 14,0
)
)
)
*188 (CptPort
uid 8514,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8515,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58250,101625,59000,102375"
)
tg (CPTG
uid 8516,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8517,0
va (VaSet
)
xt "60000,101500,66200,102500"
st "machost_wr0_i"
blo "60000,102300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "machost_wr0_i"
t "std_logic"
o 9
suid 15,0
)
)
)
*189 (CptPort
uid 8518,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8519,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58250,105625,59000,106375"
)
tg (CPTG
uid 8520,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8521,0
va (VaSet
)
xt "60000,105500,66200,106500"
st "machost_wr1_i"
blo "60000,106300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "machost_wr1_i"
t "std_logic"
o 10
suid 16,0
)
)
)
*190 (CptPort
uid 8522,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8523,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58250,97625,59000,98375"
)
tg (CPTG
uid 8524,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8525,0
va (VaSet
)
xt "60000,97500,64600,98500"
st "REFCLK1_i"
blo "60000,98300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "REFCLK1_i"
t "std_logic"
preAdd 0
o 1
suid 23,0
)
)
)
*191 (CptPort
uid 8526,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8527,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58250,98625,59000,99375"
)
tg (CPTG
uid 8528,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8529,0
va (VaSet
)
xt "60000,98500,64600,99500"
st "REFCLK2_i"
blo "60000,99300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "REFCLK2_i"
t "std_logic"
o 2
suid 24,0
)
)
)
*192 (CptPort
uid 8530,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8531,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58250,43625,59000,44375"
)
tg (CPTG
uid 8532,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8533,0
va (VaSet
)
xt "60000,43500,62500,44500"
st "reset_i"
blo "60000,44300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "reset_i"
t "std_logic"
preAdd 0
o 15
suid 25,0
)
)
)
*193 (CptPort
uid 8534,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8535,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58250,63625,59000,64375"
)
tg (CPTG
uid 8536,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8537,0
va (VaSet
)
xt "60000,63500,65900,64500"
st "rx0_dst_rdy_i"
blo "60000,64300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "rx0_dst_rdy_i"
t "std_logic"
posAdd 0
o 16
suid 28,0
)
)
)
*194 (CptPort
uid 8538,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8539,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58250,60625,59000,61375"
)
tg (CPTG
uid 8540,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8541,0
va (VaSet
)
xt "60000,60500,65800,61500"
st "rx0_fifo_clk_i"
blo "60000,61300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "rx0_fifo_clk_i"
t "std_logic"
preAdd 0
posAdd 0
o 17
suid 30,0
)
)
)
*195 (CptPort
uid 8542,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8543,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58250,87625,59000,88375"
)
tg (CPTG
uid 8544,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8545,0
va (VaSet
)
xt "60000,87500,65900,88500"
st "rx1_dst_rdy_i"
blo "60000,88300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "rx1_dst_rdy_i"
t "std_logic"
prec "--rx0n_i             : out   std_logic;
--rx0p_i             : out   std_logic;"
preAdd 0
posAdd 0
o 18
suid 37,0
)
)
)
*196 (CptPort
uid 8546,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8547,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58250,79625,59000,80375"
)
tg (CPTG
uid 8548,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8549,0
va (VaSet
)
xt "60000,79500,65800,80500"
st "rx1_fifo_clk_i"
blo "60000,80300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "rx1_fifo_clk_i"
t "std_logic"
preAdd 0
posAdd 0
o 19
suid 39,0
)
)
)
*197 (CptPort
uid 8550,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8551,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58250,68625,59000,69375"
)
tg (CPTG
uid 8552,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8553,0
va (VaSet
)
xt "60000,68500,64500,69500"
st "sfp0_los_i"
blo "60000,69300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sfp0_los_i"
t "std_logic"
prec "--rx1n_i             : out   std_logic;
--rx1p_i             : out   std_logic;"
preAdd 0
o 20
suid 44,0
)
)
)
*198 (CptPort
uid 8554,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8555,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58250,67625,59000,68375"
)
tg (CPTG
uid 8556,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8557,0
va (VaSet
)
xt "60000,67500,66700,68500"
st "sfp0_moddef0_i"
blo "60000,68300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sfp0_moddef0_i"
t "std_logic"
o 21
suid 45,0
)
)
)
*199 (CptPort
uid 8558,0
ps "OnEdgeStrategy"
shape (Diamond
uid 8559,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "90000,73625,90750,74375"
)
tg (CPTG
uid 8560,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8561,0
va (VaSet
)
xt "81800,73500,89000,74500"
st "sfp0_moddef2_io"
ju 2
blo "89000,74300"
)
)
thePort (LogicalPort
lang 2
m 2
decl (Decl
n "sfp0_moddef2_io"
t "std_logic"
o 38
suid 47,0
)
)
)
*200 (CptPort
uid 8562,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8563,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58250,66625,59000,67375"
)
tg (CPTG
uid 8564,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8565,0
va (VaSet
)
xt "60000,66500,65800,67500"
st "sfp0_txfault_i"
blo "60000,67300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sfp0_txfault_i"
t "std_logic"
o 22
suid 50,0
)
)
)
*201 (CptPort
uid 8566,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8567,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58250,71625,59000,72375"
)
tg (CPTG
uid 8568,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8569,0
va (VaSet
)
xt "60000,71500,64500,72500"
st "sfp1_los_i"
blo "60000,72300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sfp1_los_i"
t "std_logic"
o 23
suid 51,0
)
)
)
*202 (CptPort
uid 8570,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8571,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58250,99625,59000,100375"
)
tg (CPTG
uid 8572,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8573,0
va (VaSet
)
xt "60000,99500,66700,100500"
st "sfp1_moddef0_i"
blo "60000,100300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sfp1_moddef0_i"
t "std_logic"
o 24
suid 52,0
)
)
)
*203 (CptPort
uid 8574,0
ps "OnEdgeStrategy"
shape (Diamond
uid 8575,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "90000,77625,90750,78375"
)
tg (CPTG
uid 8576,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8577,0
va (VaSet
)
xt "81800,77500,89000,78500"
st "sfp1_moddef2_io"
ju 2
blo "89000,78300"
)
)
thePort (LogicalPort
lang 2
m 2
decl (Decl
n "sfp1_moddef2_io"
t "std_logic"
o 39
suid 54,0
)
)
)
*204 (CptPort
uid 8578,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8579,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58250,69625,59000,70375"
)
tg (CPTG
uid 8580,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8581,0
va (VaSet
)
xt "60000,69500,65800,70500"
st "sfp1_txfault_i"
blo "60000,70300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sfp1_txfault_i"
t "std_logic"
posAdd 0
o 25
suid 57,0
)
)
)
*205 (CptPort
uid 8582,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8583,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58250,52625,59000,53375"
)
tg (CPTG
uid 8584,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8585,0
va (VaSet
)
xt "60000,52500,64600,53500"
st "tx0_data_i"
blo "60000,53300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "tx0_data_i"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
o 26
suid 59,0
)
)
)
*206 (CptPort
uid 8586,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8587,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58250,54625,59000,55375"
)
tg (CPTG
uid 8588,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8589,0
va (VaSet
)
xt "60000,54500,63700,55500"
st "tx0_eof_i"
blo "60000,55300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "tx0_eof_i"
t "std_logic"
posAdd 0
o 27
suid 61,0
)
)
)
*207 (CptPort
uid 8590,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8591,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58250,56625,59000,57375"
)
tg (CPTG
uid 8592,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8593,0
va (VaSet
)
xt "60000,56500,65800,57500"
st "tx0_fifo_clk_i"
blo "60000,57300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "tx0_fifo_clk_i"
t "std_logic"
preAdd 0
o 28
suid 62,0
)
)
)
*208 (CptPort
uid 8594,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8595,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58250,94625,59000,95375"
)
tg (CPTG
uid 8596,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8597,0
va (VaSet
)
xt "60000,94500,66400,95500"
st "tx0_ifg_delay_i"
blo "60000,95300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "tx0_ifg_delay_i"
t "std_logic_vector"
b "(7 downto 0)"
o 29
suid 63,0
)
)
)
*209 (CptPort
uid 8598,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8599,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58250,53625,59000,54375"
)
tg (CPTG
uid 8600,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8601,0
va (VaSet
)
xt "60000,53500,63700,54500"
st "tx0_sof_i"
blo "60000,54300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "tx0_sof_i"
t "std_logic"
o 30
suid 64,0
)
)
)
*210 (CptPort
uid 8602,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8603,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58250,55625,59000,56375"
)
tg (CPTG
uid 8604,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8605,0
va (VaSet
)
xt "60000,55500,65800,56500"
st "tx0_src_rdy_i"
blo "60000,56300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "tx0_src_rdy_i"
t "std_logic"
posAdd 0
o 31
suid 65,0
)
)
)
*211 (CptPort
uid 8606,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8607,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58250,73625,59000,74375"
)
tg (CPTG
uid 8608,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8609,0
va (VaSet
)
xt "60000,73500,64600,74500"
st "tx1_data_i"
blo "60000,74300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "tx1_data_i"
t "std_logic_vector"
b "(7 downto 0)"
preAdd 0
o 32
suid 68,0
)
)
)
*212 (CptPort
uid 8610,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8611,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58250,75625,59000,76375"
)
tg (CPTG
uid 8612,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8613,0
va (VaSet
)
xt "60000,75500,63700,76500"
st "tx1_eof_i"
blo "60000,76300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "tx1_eof_i"
t "std_logic"
posAdd 0
o 33
suid 70,0
)
)
)
*213 (CptPort
uid 8614,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8615,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58250,81625,59000,82375"
)
tg (CPTG
uid 8616,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8617,0
va (VaSet
)
xt "60000,81500,65800,82500"
st "tx1_fifo_clk_i"
blo "60000,82300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "tx1_fifo_clk_i"
t "std_logic"
preAdd 0
o 34
suid 71,0
)
)
)
*214 (CptPort
uid 8618,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8619,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58250,91625,59000,92375"
)
tg (CPTG
uid 8620,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8621,0
va (VaSet
)
xt "60000,91500,66400,92500"
st "tx1_ifg_delay_i"
blo "60000,92300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "tx1_ifg_delay_i"
t "std_logic_vector"
b "(7 downto 0)"
o 35
suid 72,0
)
)
)
*215 (CptPort
uid 8622,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8623,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58250,74625,59000,75375"
)
tg (CPTG
uid 8624,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8625,0
va (VaSet
)
xt "60000,74500,63700,75500"
st "tx1_sof_i"
blo "60000,75300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "tx1_sof_i"
t "std_logic"
o 36
suid 73,0
)
)
)
*216 (CptPort
uid 8626,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8627,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "58250,76625,59000,77375"
)
tg (CPTG
uid 8628,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8629,0
va (VaSet
)
xt "60000,76500,65800,77500"
st "tx1_src_rdy_i"
blo "60000,77300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "tx1_src_rdy_i"
t "std_logic"
o 37
suid 74,0
)
)
)
*217 (CptPort
uid 8630,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8631,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "90000,100625,90750,101375"
)
tg (CPTG
uid 8632,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8633,0
va (VaSet
)
xt "82900,100500,89000,101500"
st "sim_conf_busy"
ju 2
blo "89000,101300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "sim_conf_busy"
t "boolean"
o 40
suid 77,0
)
)
)
*218 (CptPort
uid 8634,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8635,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "90000,101625,90750,102375"
)
tg (CPTG
uid 8636,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8637,0
va (VaSet
)
xt "83000,101500,89000,102500"
st "pause_clear_i0"
ju 2
blo "89000,102300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "pause_clear_i0"
t "std_logic"
o 13
suid 78,0
)
)
)
*219 (CptPort
uid 8638,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8639,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "90000,102625,90750,103375"
)
tg (CPTG
uid 8640,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8641,0
va (VaSet
)
xt "83000,102500,89000,103500"
st "pause_clear_i1"
ju 2
blo "89000,103300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "pause_clear_i1"
t "std_logic"
o 14
suid 79,0
)
)
)
*220 (CptPort
uid 8642,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8643,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "90000,103625,90750,104375"
)
tg (CPTG
uid 8644,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8645,0
va (VaSet
)
xt "82000,103500,89000,104500"
st "pause_request_i0"
ju 2
blo "89000,104300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "pause_request_i0"
t "std_logic"
o 11
suid 80,0
)
)
)
*221 (CptPort
uid 8646,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8647,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "90000,104625,90750,105375"
)
tg (CPTG
uid 8648,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8649,0
va (VaSet
)
xt "82000,104500,89000,105500"
st "pause_request_i1"
ju 2
blo "89000,105300"
)
)
thePort (LogicalPort
lang 2
m 1
decl (Decl
n "pause_request_i1"
t "std_logic"
o 12
suid 81,0
)
)
)
]
shape (Rectangle
uid 8651,0
va (VaSet
vasetType 1
fg "59904,39936,65280"
lineColor "0,32896,0"
lineWidth 2
)
xt "59000,18000,90000,108000"
)
oxt "15000,6000,46000,96000"
ttg (MlTextGroup
uid 8652,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*222 (Text
uid 8653,0
va (VaSet
font "helvetica,8,1"
)
xt "67750,62100,70350,63100"
st "ethernet_v4"
blo "67750,62900"
tm "BdLibraryNameMgr"
)
*223 (Text
uid 8654,0
va (VaSet
font "helvetica,8,1"
)
xt "67750,63100,79150,64100"
st "EthernetInterface2X_tester"
blo "67750,63900"
tm "CptNameMgr"
)
*224 (Text
uid 8655,0
va (VaSet
font "helvetica,8,1"
)
xt "67750,64100,69450,65100"
st "Utst"
blo "67750,64900"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 8656,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 8657,0
text (MLText
uid 8658,0
va (VaSet
font "clean,8,0"
)
xt "47500,59000,47500,59000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
sTC 0
sF 0
)
archFileType "UNKNOWN"
)
*225 (SaComponent
uid 9004,0
optionalChildren [
*226 (CptPort
uid 8668,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8669,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,22625,161000,23375"
)
tg (CPTG
uid 8670,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8671,0
va (VaSet
)
xt "162000,22500,164500,23500"
st "reset_i"
blo "162000,23300"
)
)
thePort (LogicalPort
decl (Decl
n "reset_i"
t "std_logic"
preAdd 0
o 7
suid 101,0
)
)
)
*227 (CptPort
uid 8672,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8673,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,24625,161000,25375"
)
tg (CPTG
uid 8674,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8675,0
va (VaSet
)
xt "162000,24500,166600,25500"
st "REFCLK1_i"
blo "162000,25300"
)
)
thePort (LogicalPort
decl (Decl
n "REFCLK1_i"
t "std_logic"
o 4
suid 214,0
)
)
)
*228 (CptPort
uid 8676,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8677,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,25625,161000,26375"
)
tg (CPTG
uid 8678,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8679,0
va (VaSet
)
xt "162000,25500,166600,26500"
st "REFCLK2_i"
blo "162000,26300"
)
)
thePort (LogicalPort
decl (Decl
n "REFCLK2_i"
t "std_logic"
o 3
suid 215,0
)
)
)
*229 (CptPort
uid 8680,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8681,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192000,24625,192750,25375"
)
tg (CPTG
uid 8682,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8683,0
va (VaSet
)
xt "181600,24500,191000,25500"
st "machost_addr_i : (10:0)"
ju 2
blo "191000,25300"
)
)
thePort (LogicalPort
decl (Decl
n "machost_addr_i"
t "std_logic_vector"
b "(10 DOWNTO 0)"
o 2
suid 232,0
)
)
)
*230 (CptPort
uid 8684,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8685,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192000,25625,192750,26375"
)
tg (CPTG
uid 8686,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8687,0
va (VaSet
)
xt "181700,25500,191000,26500"
st "machost_data_i : (63:0)"
ju 2
blo "191000,26300"
)
)
thePort (LogicalPort
decl (Decl
n "machost_data_i"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 1
suid 245,0
)
)
)
*231 (CptPort
uid 8688,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8689,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192000,46625,192750,47375"
)
tg (CPTG
uid 8690,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8691,0
va (VaSet
)
xt "184000,46500,191000,47500"
st "tx_data_i0 : (7:0)"
ju 2
blo "191000,47300"
)
)
thePort (LogicalPort
decl (Decl
n "tx_data_i0"
t "std_logic_vector"
b "(7 DOWNTO 0)"
preAdd 0
o 11
suid 269,0
)
)
)
*232 (CptPort
uid 8692,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8693,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192000,41625,192750,42375"
)
tg (CPTG
uid 8694,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8695,0
va (VaSet
)
xt "185200,41500,191000,42500"
st "tx_fifo_clk_i0"
ju 2
blo "191000,42300"
)
)
thePort (LogicalPort
decl (Decl
n "tx_fifo_clk_i0"
t "std_logic"
preAdd 0
o 26
suid 270,0
)
)
)
*233 (CptPort
uid 8696,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8697,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,34625,161000,35375"
)
tg (CPTG
uid 8698,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8699,0
va (VaSet
)
xt "162000,34500,164500,35500"
st "rxp_i0"
blo "162000,35300"
)
)
thePort (LogicalPort
decl (Decl
n "rxp_i0"
t "std_logic"
preAdd 0
posAdd 0
o 22
suid 271,0
)
)
)
*234 (CptPort
uid 8700,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8701,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,35625,161000,36375"
)
tg (CPTG
uid 8702,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8703,0
va (VaSet
)
xt "162000,35500,164500,36500"
st "rxn_i0"
blo "162000,36300"
)
)
thePort (LogicalPort
decl (Decl
n "rxn_i0"
t "std_logic"
preAdd 0
posAdd 0
o 20
suid 272,0
)
)
)
*235 (CptPort
uid 8704,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8705,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,71625,161000,72375"
)
tg (CPTG
uid 8706,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8707,0
va (VaSet
)
xt "162000,71500,164500,72500"
st "rxp_i1"
blo "162000,72300"
)
)
thePort (LogicalPort
decl (Decl
n "rxp_i1"
t "std_logic"
preAdd 0
posAdd 0
o 23
suid 273,0
)
)
)
*236 (CptPort
uid 8708,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8709,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,72625,161000,73375"
)
tg (CPTG
uid 8710,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8711,0
va (VaSet
)
xt "162000,72500,164500,73500"
st "rxn_i1"
blo "162000,73300"
)
)
thePort (LogicalPort
decl (Decl
n "rxn_i1"
t "std_logic"
preAdd 0
posAdd 0
o 21
suid 274,0
)
)
)
*237 (CptPort
uid 8712,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8713,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192000,78625,192750,79375"
)
tg (CPTG
uid 8714,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8715,0
va (VaSet
)
xt "185200,78500,191000,79500"
st "tx_fifo_clk_i1"
ju 2
blo "191000,79300"
)
)
thePort (LogicalPort
decl (Decl
n "tx_fifo_clk_i1"
t "std_logic"
preAdd 0
o 27
suid 275,0
)
)
)
*238 (CptPort
uid 8716,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8717,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192000,83625,192750,84375"
)
tg (CPTG
uid 8718,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8719,0
va (VaSet
)
xt "184000,83500,191000,84500"
st "tx_data_i1 : (7:0)"
ju 2
blo "191000,84300"
)
)
thePort (LogicalPort
decl (Decl
n "tx_data_i1"
t "std_logic_vector"
b "(7 DOWNTO 0)"
preAdd 0
o 10
suid 276,0
)
)
)
*239 (CptPort
uid 8720,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8721,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,46625,161000,47375"
)
tg (CPTG
uid 8722,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8723,0
va (VaSet
)
xt "162000,46500,170800,47500"
st "tx_ifg_delay_i0 : (7:0)"
blo "162000,47300"
)
)
thePort (LogicalPort
decl (Decl
n "tx_ifg_delay_i0"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 12
suid 277,0
)
)
)
*240 (CptPort
uid 8724,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8725,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,83625,161000,84375"
)
tg (CPTG
uid 8726,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8727,0
va (VaSet
)
xt "162000,83500,170800,84500"
st "tx_ifg_delay_i1 : (7:0)"
blo "162000,84300"
)
)
thePort (LogicalPort
decl (Decl
n "tx_ifg_delay_i1"
t "std_logic_vector"
b "(7 DOWNTO 0)"
o 13
suid 278,0
)
)
)
*241 (CptPort
uid 8728,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8729,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,32625,161000,33375"
)
tg (CPTG
uid 8730,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8731,0
va (VaSet
)
xt "162000,32500,164800,33500"
st "txp_o0"
blo "162000,33300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "txp_o0"
t "std_logic"
preAdd 0
posAdd 0
o 18
suid 279,0
)
)
)
*242 (CptPort
uid 8732,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8733,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,33625,161000,34375"
)
tg (CPTG
uid 8734,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8735,0
va (VaSet
)
xt "162000,33500,164800,34500"
st "txn_o0"
blo "162000,34300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "txn_o0"
t "std_logic"
preAdd 0
posAdd 0
o 25
suid 280,0
)
)
)
*243 (CptPort
uid 8736,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8737,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192000,34625,192750,35375"
)
tg (CPTG
uid 8738,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8739,0
va (VaSet
)
xt "185200,34500,191000,35500"
st "rx_fifo_clk_i0"
ju 2
blo "191000,35300"
)
)
thePort (LogicalPort
decl (Decl
n "rx_fifo_clk_i0"
t "std_logic"
o 85
suid 281,0
)
)
)
*244 (CptPort
uid 8740,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8741,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192000,39625,192750,40375"
)
tg (CPTG
uid 8742,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8743,0
va (VaSet
)
xt "183700,39500,191000,40500"
st "rx_data_o0 : (7:0)"
ju 2
blo "191000,40300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_data_o0"
t "std_logic_vector"
b "(7 DOWNTO 0)"
preAdd 0
o 8
suid 282,0
)
)
)
*245 (CptPort
uid 8744,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8745,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192000,32625,192750,33375"
)
tg (CPTG
uid 8746,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8747,0
va (VaSet
)
xt "184200,32500,191000,33500"
st "rx_client_clk_o0"
ju 2
blo "191000,33300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_client_clk_o0"
t "std_logic"
o 31
suid 283,0
)
)
)
*246 (CptPort
uid 8748,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8749,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192000,76625,192750,77375"
)
tg (CPTG
uid 8750,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8751,0
va (VaSet
)
xt "183700,76500,191000,77500"
st "rx_data_o1 : (7:0)"
ju 2
blo "191000,77300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_data_o1"
t "std_logic_vector"
b "(7 DOWNTO 0)"
preAdd 0
o 9
suid 284,0
)
)
)
*247 (CptPort
uid 8752,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8753,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,69625,161000,70375"
)
tg (CPTG
uid 8754,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8755,0
va (VaSet
)
xt "162000,69500,164800,70500"
st "txp_o1"
blo "162000,70300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "txp_o1"
t "std_logic"
preAdd 0
posAdd 0
o 19
suid 285,0
)
)
)
*248 (CptPort
uid 8756,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8757,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,70625,161000,71375"
)
tg (CPTG
uid 8758,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8759,0
va (VaSet
)
xt "162000,70500,164800,71500"
st "txn_o1"
blo "162000,71300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "txn_o1"
t "std_logic"
preAdd 0
posAdd 0
o 24
suid 286,0
)
)
)
*249 (CptPort
uid 8760,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8761,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192000,71625,192750,72375"
)
tg (CPTG
uid 8762,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8763,0
va (VaSet
)
xt "185200,71500,191000,72500"
st "rx_fifo_clk_i1"
ju 2
blo "191000,72300"
)
)
thePort (LogicalPort
decl (Decl
n "rx_fifo_clk_i1"
t "std_logic"
o 86
suid 287,0
)
)
)
*250 (CptPort
uid 8764,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8765,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,43625,161000,44375"
)
tg (CPTG
uid 8766,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8767,0
va (VaSet
)
xt "162000,43500,169000,44500"
st "sfp_moddef1_o0"
blo "162000,44300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sfp_moddef1_o0"
t "std_logic"
o 42
suid 290,0
)
)
)
*251 (CptPort
uid 8768,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8769,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,80625,161000,81375"
)
tg (CPTG
uid 8770,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8771,0
va (VaSet
)
xt "162000,80500,169000,81500"
st "sfp_moddef1_o1"
blo "162000,81300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sfp_moddef1_o1"
t "std_logic"
o 41
suid 291,0
)
)
)
*252 (CptPort
uid 8772,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8773,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192000,60625,192750,61375"
)
tg (CPTG
uid 8774,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8775,0
va (VaSet
)
xt "184900,60500,191000,61500"
st "machost_rd_i0"
ju 2
blo "191000,61300"
)
)
thePort (LogicalPort
decl (Decl
n "machost_rd_i0"
t "std_logic"
o 46
suid 292,0
)
)
)
*253 (CptPort
uid 8776,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8777,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192000,61625,192750,62375"
)
tg (CPTG
uid 8778,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8779,0
va (VaSet
)
xt "184800,61500,191000,62500"
st "machost_wr_i0"
ju 2
blo "191000,62300"
)
)
thePort (LogicalPort
decl (Decl
n "machost_wr_i0"
t "std_logic"
o 36
suid 293,0
)
)
)
*254 (CptPort
uid 8780,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8781,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192000,97625,192750,98375"
)
tg (CPTG
uid 8782,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8783,0
va (VaSet
)
xt "184900,97500,191000,98500"
st "machost_rd_i1"
ju 2
blo "191000,98300"
)
)
thePort (LogicalPort
decl (Decl
n "machost_rd_i1"
t "std_logic"
o 45
suid 294,0
)
)
)
*255 (CptPort
uid 8784,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8785,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192000,98625,192750,99375"
)
tg (CPTG
uid 8786,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8787,0
va (VaSet
)
xt "184800,98500,191000,99500"
st "machost_wr_i1"
ju 2
blo "191000,99300"
)
)
thePort (LogicalPort
decl (Decl
n "machost_wr_i1"
t "std_logic"
o 35
suid 295,0
)
)
)
*256 (CptPort
uid 8788,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8789,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192000,99625,192750,100375"
)
tg (CPTG
uid 8790,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8791,0
va (VaSet
)
xt "180900,99500,191000,100500"
st "machost_data_o1 : (63:0)"
ju 2
blo "191000,100300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "machost_data_o1"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 16
suid 296,0
)
)
)
*257 (CptPort
uid 8792,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8793,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192000,62625,192750,63375"
)
tg (CPTG
uid 8794,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8795,0
va (VaSet
)
xt "180900,62500,191000,63500"
st "machost_data_o0 : (63:0)"
ju 2
blo "191000,63300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "machost_data_o0"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 15
suid 297,0
)
)
)
*258 (CptPort
uid 8796,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8797,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192000,35625,192750,36375"
)
tg (CPTG
uid 8798,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8799,0
va (VaSet
)
xt "187000,35500,191000,36500"
st "rx_sof_o0"
ju 2
blo "191000,36300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_sof_o0"
t "std_logic"
o 75
suid 298,0
)
)
)
*259 (CptPort
uid 8800,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8801,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192000,36625,192750,37375"
)
tg (CPTG
uid 8802,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8803,0
va (VaSet
)
xt "187000,36500,191000,37500"
st "rx_eof_o0"
ju 2
blo "191000,37300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_eof_o0"
t "std_logic"
o 71
suid 299,0
)
)
)
*260 (CptPort
uid 8804,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8805,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192000,37625,192750,38375"
)
tg (CPTG
uid 8806,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8807,0
va (VaSet
)
xt "184900,37500,191000,38500"
st "rx_src_rdy_o0"
ju 2
blo "191000,38300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_src_rdy_o0"
t "std_logic"
o 70
suid 300,0
)
)
)
*261 (CptPort
uid 8808,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8809,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192000,38625,192750,39375"
)
tg (CPTG
uid 8810,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8811,0
va (VaSet
)
xt "185100,38500,191000,39500"
st "rx_dst_rdy_i0"
ju 2
blo "191000,39300"
)
)
thePort (LogicalPort
decl (Decl
n "rx_dst_rdy_i0"
t "std_logic"
o 69
suid 301,0
)
)
)
*262 (CptPort
uid 8812,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8813,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192000,48625,192750,49375"
)
tg (CPTG
uid 8814,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8815,0
va (VaSet
)
xt "182800,48500,191000,49500"
st "mac_stat_o0 : (63:0)"
ju 2
blo "191000,49300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "mac_stat_o0"
t "std_logic_vector"
b "( 63 DOWNTO 0 )"
o 17
suid 302,0
)
)
)
*263 (CptPort
uid 8816,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8817,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192000,49625,192750,50375"
)
tg (CPTG
uid 8818,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8819,0
va (VaSet
)
xt "182300,49500,191000,50500"
st "stat_word_o0 : (63:0)"
ju 2
blo "191000,50300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "stat_word_o0"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 14
suid 303,0
)
)
)
*264 (CptPort
uid 8820,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8821,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192000,54625,192750,55375"
)
tg (CPTG
uid 8822,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8823,0
va (VaSet
)
xt "185400,54500,191000,55500"
st "led_txack_o0"
ju 2
blo "191000,55300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "led_txack_o0"
t "std_logic"
o 40
suid 305,0
)
)
)
*265 (CptPort
uid 8824,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8825,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192000,55625,192750,56375"
)
tg (CPTG
uid 8826,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8827,0
va (VaSet
)
xt "185200,55500,191000,56500"
st "led_linkup_o0"
ju 2
blo "191000,56300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "led_linkup_o0"
t "std_logic"
o 32
suid 306,0
)
)
)
*266 (CptPort
uid 8828,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8829,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192000,56625,192750,57375"
)
tg (CPTG
uid 8830,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8831,0
va (VaSet
)
xt "184300,56500,191000,57500"
st "led_rxdvalid_o0"
ju 2
blo "191000,57300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "led_rxdvalid_o0"
t "std_logic"
o 33
suid 307,0
)
)
)
*267 (CptPort
uid 8832,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8833,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192000,57625,192750,58375"
)
tg (CPTG
uid 8834,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8835,0
va (VaSet
)
xt "183600,57500,191000,58500"
st "led_rxfrmdrop_o0"
ju 2
blo "191000,58300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "led_rxfrmdrop_o0"
t "std_logic"
o 34
suid 308,0
)
)
)
*268 (CptPort
uid 8836,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8837,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,37625,161000,38375"
)
tg (CPTG
uid 8838,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8839,0
va (VaSet
)
xt "162000,37500,166500,38500"
st "sfp_los_i0"
blo "162000,38300"
)
)
thePort (LogicalPort
decl (Decl
n "sfp_los_i0"
t "std_logic"
o 30
suid 309,0
)
)
)
*269 (CptPort
uid 8840,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8841,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,42625,161000,43375"
)
tg (CPTG
uid 8842,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8843,0
va (VaSet
)
xt "162000,42500,168700,43500"
st "sfp_moddef0_i0"
blo "162000,43300"
)
)
thePort (LogicalPort
decl (Decl
n "sfp_moddef0_i0"
t "std_logic"
o 29
suid 310,0
)
)
)
*270 (CptPort
uid 8844,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8845,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,39625,161000,40375"
)
tg (CPTG
uid 8846,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8847,0
va (VaSet
)
xt "162000,39500,167800,40500"
st "sfp_txfault_i0"
blo "162000,40300"
)
)
thePort (LogicalPort
decl (Decl
n "sfp_txfault_i0"
t "std_logic"
o 28
suid 311,0
)
)
)
*271 (CptPort
uid 8848,0
ps "OnEdgeStrategy"
shape (Diamond
uid 8849,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,44625,161000,45375"
)
tg (CPTG
uid 8850,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8851,0
va (VaSet
)
xt "162000,44500,169200,45500"
st "sfp_moddef2_io0"
blo "162000,45300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "sfp_moddef2_io0"
t "std_logic"
o 43
suid 312,0
)
)
)
*272 (CptPort
uid 8852,0
ps "OnEdgeStrategy"
shape (Diamond
uid 8853,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,81625,161000,82375"
)
tg (CPTG
uid 8854,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8855,0
va (VaSet
)
xt "162000,81500,169200,82500"
st "sfp_moddef2_io1"
blo "162000,82300"
)
)
thePort (LogicalPort
m 2
decl (Decl
n "sfp_moddef2_io1"
t "std_logic"
o 44
suid 313,0
)
)
)
*273 (CptPort
uid 8856,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8857,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192000,79625,192750,80375"
)
tg (CPTG
uid 8858,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8859,0
va (VaSet
)
xt "187300,79500,191000,80500"
st "tx_sof_i1"
ju 2
blo "191000,80300"
)
)
thePort (LogicalPort
decl (Decl
n "tx_sof_i1"
t "std_logic"
o 64
suid 314,0
)
)
)
*274 (CptPort
uid 8860,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8861,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192000,69625,192750,70375"
)
tg (CPTG
uid 8862,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8863,0
va (VaSet
)
xt "184200,69500,191000,70500"
st "rx_client_clk_o1"
ju 2
blo "191000,70300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_client_clk_o1"
t "std_logic"
o 47
suid 315,0
)
)
)
*275 (CptPort
uid 8864,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8865,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192000,80625,192750,81375"
)
tg (CPTG
uid 8866,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8867,0
va (VaSet
)
xt "187300,80500,191000,81500"
st "tx_eof_i1"
ju 2
blo "191000,81300"
)
)
thePort (LogicalPort
decl (Decl
n "tx_eof_i1"
t "std_logic"
o 66
suid 316,0
)
)
)
*276 (CptPort
uid 8868,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8869,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,74625,161000,75375"
)
tg (CPTG
uid 8870,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8871,0
va (VaSet
)
xt "162000,74500,166500,75500"
st "sfp_los_i1"
blo "162000,75300"
)
)
thePort (LogicalPort
decl (Decl
n "sfp_los_i1"
t "std_logic"
o 48
suid 317,0
)
)
)
*277 (CptPort
uid 8872,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8873,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192000,81625,192750,82375"
)
tg (CPTG
uid 8874,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8875,0
va (VaSet
)
xt "185200,81500,191000,82500"
st "tx_src_rdy_i1"
ju 2
blo "191000,82300"
)
)
thePort (LogicalPort
decl (Decl
n "tx_src_rdy_i1"
t "std_logic"
o 67
suid 319,0
)
)
)
*278 (CptPort
uid 8876,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8877,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192000,82625,192750,83375"
)
tg (CPTG
uid 8878,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8879,0
va (VaSet
)
xt "184800,82500,191000,83500"
st "tx_dst_rdy_o1"
ju 2
blo "191000,83300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_dst_rdy_o1"
t "std_logic"
o 65
suid 320,0
)
)
)
*279 (CptPort
uid 8880,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8881,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192000,85625,192750,86375"
)
tg (CPTG
uid 8882,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8883,0
va (VaSet
)
xt "182300,85500,191000,86500"
st "stat_word_o1 : (63:0)"
ju 2
blo "191000,86300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "stat_word_o1"
t "std_logic_vector"
b "( 63 DOWNTO 0 )"
o 58
suid 321,0
)
)
)
*280 (CptPort
uid 8884,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8885,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192000,91625,192750,92375"
)
tg (CPTG
uid 8886,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8887,0
va (VaSet
)
xt "184300,91500,191000,92500"
st "led_rxdvalid_o1"
ju 2
blo "191000,92300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "led_rxdvalid_o1"
t "std_logic"
o 50
suid 322,0
)
)
)
*281 (CptPort
uid 8888,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8889,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192000,73625,192750,74375"
)
tg (CPTG
uid 8890,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8891,0
va (VaSet
)
xt "187000,73500,191000,74500"
st "rx_eof_o1"
ju 2
blo "191000,74300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_eof_o1"
t "std_logic"
o 62
suid 323,0
)
)
)
*282 (CptPort
uid 8892,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8893,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,76625,161000,77375"
)
tg (CPTG
uid 8894,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8895,0
va (VaSet
)
xt "162000,76500,167800,77500"
st "sfp_txfault_i1"
blo "162000,77300"
)
)
thePort (LogicalPort
decl (Decl
n "sfp_txfault_i1"
t "std_logic"
o 51
suid 324,0
)
)
)
*283 (CptPort
uid 8896,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8897,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192000,86625,192750,87375"
)
tg (CPTG
uid 8898,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8899,0
va (VaSet
)
xt "182800,86500,191000,87500"
st "mac_stat_o1 : (63:0)"
ju 2
blo "191000,87300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "mac_stat_o1"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 59
suid 325,0
)
)
)
*284 (CptPort
uid 8900,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8901,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,79625,161000,80375"
)
tg (CPTG
uid 8902,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8903,0
va (VaSet
)
xt "162000,79500,168700,80500"
st "sfp_moddef0_i1"
blo "162000,80300"
)
)
thePort (LogicalPort
decl (Decl
n "sfp_moddef0_i1"
t "std_logic"
o 52
suid 326,0
)
)
)
*285 (CptPort
uid 8904,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8905,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192000,92625,192750,93375"
)
tg (CPTG
uid 8906,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8907,0
va (VaSet
)
xt "185400,92500,191000,93500"
st "led_txack_o1"
ju 2
blo "191000,93300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "led_txack_o1"
t "std_logic"
o 53
suid 327,0
)
)
)
*286 (CptPort
uid 8908,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8909,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,75625,161000,76375"
)
tg (CPTG
uid 8910,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8911,0
va (VaSet
)
xt "162000,75500,169100,76500"
st "sfp_txdisable_o1"
blo "162000,76300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sfp_txdisable_o1"
t "std_logic"
o 54
suid 328,0
)
)
)
*287 (CptPort
uid 8912,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8913,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192000,93625,192750,94375"
)
tg (CPTG
uid 8914,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8915,0
va (VaSet
)
xt "185200,93500,191000,94500"
st "led_linkup_o1"
ju 2
blo "191000,94300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "led_linkup_o1"
t "std_logic"
o 55
suid 329,0
)
)
)
*288 (CptPort
uid 8916,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8917,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,77625,161000,78375"
)
tg (CPTG
uid 8918,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8919,0
va (VaSet
)
xt "162000,77500,168100,78500"
st "sfp_ratesel_o1"
blo "162000,78300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sfp_ratesel_o1"
t "std_logic"
o 56
suid 330,0
)
)
)
*289 (CptPort
uid 8920,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8921,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192000,75625,192750,76375"
)
tg (CPTG
uid 8922,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8923,0
va (VaSet
)
xt "185100,75500,191000,76500"
st "rx_dst_rdy_i1"
ju 2
blo "191000,76300"
)
)
thePort (LogicalPort
decl (Decl
n "rx_dst_rdy_i1"
t "std_logic"
o 61
suid 331,0
)
)
)
*290 (CptPort
uid 8924,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8925,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192000,74625,192750,75375"
)
tg (CPTG
uid 8926,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8927,0
va (VaSet
)
xt "184900,74500,191000,75500"
st "rx_src_rdy_o1"
ju 2
blo "191000,75300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_src_rdy_o1"
t "std_logic"
o 63
suid 332,0
)
)
)
*291 (CptPort
uid 8928,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8929,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192000,94625,192750,95375"
)
tg (CPTG
uid 8930,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8931,0
va (VaSet
)
xt "183600,94500,191000,95500"
st "led_rxfrmdrop_o1"
ju 2
blo "191000,95300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "led_rxfrmdrop_o1"
t "std_logic"
o 57
suid 333,0
)
)
)
*292 (CptPort
uid 8932,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8933,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192000,72625,192750,73375"
)
tg (CPTG
uid 8934,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8935,0
va (VaSet
)
xt "187000,72500,191000,73500"
st "rx_sof_o1"
ju 2
blo "191000,73300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_sof_o1"
t "std_logic"
o 60
suid 334,0
)
)
)
*293 (CptPort
uid 8936,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8937,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192000,42625,192750,43375"
)
tg (CPTG
uid 8938,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8939,0
va (VaSet
)
xt "187300,42500,191000,43500"
st "tx_sof_i0"
ju 2
blo "191000,43300"
)
)
thePort (LogicalPort
decl (Decl
n "tx_sof_i0"
t "std_logic"
o 74
suid 335,0
)
)
)
*294 (CptPort
uid 8940,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8941,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192000,43625,192750,44375"
)
tg (CPTG
uid 8942,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8943,0
va (VaSet
)
xt "187300,43500,191000,44500"
st "tx_eof_i0"
ju 2
blo "191000,44300"
)
)
thePort (LogicalPort
decl (Decl
n "tx_eof_i0"
t "std_logic"
o 72
suid 336,0
)
)
)
*295 (CptPort
uid 8944,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8945,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192000,44625,192750,45375"
)
tg (CPTG
uid 8946,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8947,0
va (VaSet
)
xt "185200,44500,191000,45500"
st "tx_src_rdy_i0"
ju 2
blo "191000,45300"
)
)
thePort (LogicalPort
decl (Decl
n "tx_src_rdy_i0"
t "std_logic"
o 73
suid 337,0
)
)
)
*296 (CptPort
uid 8948,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8949,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192000,45625,192750,46375"
)
tg (CPTG
uid 8950,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8951,0
va (VaSet
)
xt "184800,45500,191000,46500"
st "tx_dst_rdy_o0"
ju 2
blo "191000,46300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "tx_dst_rdy_o0"
t "std_logic"
o 68
suid 338,0
)
)
)
*297 (CptPort
uid 8952,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8953,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,38625,161000,39375"
)
tg (CPTG
uid 8954,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8955,0
va (VaSet
)
xt "162000,38500,169100,39500"
st "sfp_txdisable_o0"
blo "162000,39300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sfp_txdisable_o0"
t "std_logic"
o 38
suid 339,0
)
)
)
*298 (CptPort
uid 8956,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8957,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,40625,161000,41375"
)
tg (CPTG
uid 8958,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8959,0
va (VaSet
)
xt "162000,40500,168100,41500"
st "sfp_ratesel_o0"
blo "162000,41300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "sfp_ratesel_o0"
t "std_logic"
o 37
suid 340,0
)
)
)
*299 (CptPort
uid 8960,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8961,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192000,64625,192750,65375"
)
tg (CPTG
uid 8962,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8963,0
va (VaSet
)
xt "184100,64500,191000,65500"
st "spare_o0 : (63:0)"
ju 2
blo "191000,65300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "spare_o0"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 76
suid 341,0
)
)
)
*300 (CptPort
uid 8964,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8965,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192000,101625,192750,102375"
)
tg (CPTG
uid 8966,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8967,0
va (VaSet
)
xt "184100,101500,191000,102500"
st "spare_o1 : (63:0)"
ju 2
blo "191000,102300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "spare_o1"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 78
suid 342,0
)
)
)
*301 (CptPort
uid 8968,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8969,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192000,58625,192750,59375"
)
tg (CPTG
uid 8970,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8971,0
va (VaSet
)
xt "184100,58500,191000,59500"
st "led_pausereq_o0"
ju 2
blo "191000,59300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "led_pausereq_o0"
t "std_logic"
o 39
suid 343,0
)
)
)
*302 (CptPort
uid 8972,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8973,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192000,95625,192750,96375"
)
tg (CPTG
uid 8974,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8975,0
va (VaSet
)
xt "184100,95500,191000,96500"
st "led_pausereq_o1"
ju 2
blo "191000,96300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "led_pausereq_o1"
t "std_logic"
o 49
suid 344,0
)
)
)
*303 (CptPort
uid 8976,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8977,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,29625,161000,30375"
)
tg (CPTG
uid 8978,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 8979,0
va (VaSet
)
xt "162000,29500,169800,30500"
st "quanta_timer_tick_i"
blo "162000,30300"
)
)
thePort (LogicalPort
decl (Decl
n "quanta_timer_tick_i"
t "std_logic"
o 80
suid 345,0
)
)
)
*304 (CptPort
uid 8980,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8981,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192000,65625,192750,66375"
)
tg (CPTG
uid 8982,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8983,0
va (VaSet
)
xt "184400,65500,191000,66500"
st "spare_i0 : (63:0)"
ju 2
blo "191000,66300"
)
)
thePort (LogicalPort
decl (Decl
n "spare_i0"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 77
suid 346,0
)
)
)
*305 (CptPort
uid 8984,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8985,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192000,102625,192750,103375"
)
tg (CPTG
uid 8986,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8987,0
va (VaSet
)
xt "184400,102500,191000,103500"
st "spare_i1 : (63:0)"
ju 2
blo "191000,103300"
)
)
thePort (LogicalPort
decl (Decl
n "spare_i1"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 79
suid 347,0
)
)
)
*306 (CptPort
uid 8988,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8989,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192000,52625,192750,53375"
)
tg (CPTG
uid 8990,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8991,0
va (VaSet
)
xt "185000,52500,191000,53500"
st "pause_clear_i0"
ju 2
blo "191000,53300"
)
)
thePort (LogicalPort
decl (Decl
n "pause_clear_i0"
t "std_logic"
o 81
suid 352,0
)
)
)
*307 (CptPort
uid 8992,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8993,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192000,51625,192750,52375"
)
tg (CPTG
uid 8994,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8995,0
va (VaSet
)
xt "184000,51500,191000,52500"
st "pause_request_i0"
ju 2
blo "191000,52300"
)
)
thePort (LogicalPort
decl (Decl
n "pause_request_i0"
t "std_logic"
o 82
suid 353,0
)
)
)
*308 (CptPort
uid 8996,0
ps "OnEdgeStrategy"
shape (Triangle
uid 8997,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192000,89625,192750,90375"
)
tg (CPTG
uid 8998,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 8999,0
va (VaSet
)
xt "185000,89500,191000,90500"
st "pause_clear_i1"
ju 2
blo "191000,90300"
)
)
thePort (LogicalPort
decl (Decl
n "pause_clear_i1"
t "std_logic"
o 83
suid 354,0
)
)
)
*309 (CptPort
uid 9000,0
ps "OnEdgeStrategy"
shape (Triangle
uid 9001,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "192000,88625,192750,89375"
)
tg (CPTG
uid 9002,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 9003,0
va (VaSet
)
xt "184000,88500,191000,89500"
st "pause_request_i1"
ju 2
blo "191000,89300"
)
)
thePort (LogicalPort
decl (Decl
n "pause_request_i1"
t "std_logic"
o 84
suid 355,0
)
)
)
*310 (CommentText
uid 313,0
ps "EdgeToEdgeStrategy"
shape (Rectangle
uid 314,0
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "169000,7000,184400,11000"
)
oxt "31000,2000,46000,6000"
text (MLText
uid 315,0
va (VaSet
fg "0,0,32768"
font "charter,10,0"
)
xt "169200,7200,184500,10800"
st "
-----------------------------------------------------------------------------
 The entity declaration for the example design.
-----------------------------------------------------------------------------

"
tm "CommentText"
wrapOption 3
visibleHeight 4000
visibleWidth 15400
)
included 1
)
*311 (CptPort
uid 10630,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10631,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,23625,161000,24375"
)
tg (CPTG
uid 10632,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10633,0
va (VaSet
font "courier,8,0"
)
xt "162000,23550,168000,24450"
st "clk_25_50_i"
blo "162000,24250"
)
)
thePort (LogicalPort
decl (Decl
n "clk_25_50_i"
t "std_logic"
preAdd 0
posAdd 0
o 5
suid 365,0
)
)
)
*312 (CptPort
uid 10634,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10635,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,19625,161000,20375"
)
tg (CPTG
uid 10636,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10637,0
va (VaSet
font "courier,8,0"
)
xt "162000,19550,166500,20450"
st "hostclk_i"
blo "162000,20250"
)
)
thePort (LogicalPort
decl (Decl
n "hostclk_i"
t "std_logic"
preAdd 0
posAdd 0
o 6
suid 359,0
)
)
)
*313 (CptPort
uid 10638,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10639,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,88625,161000,89375"
)
tg (CPTG
uid 10640,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10641,0
va (VaSet
font "courier,8,0"
)
xt "162000,88550,169500,89450"
st "rx_fifo_rst_i0"
blo "162000,89250"
)
)
thePort (LogicalPort
decl (Decl
n "rx_fifo_rst_i0"
t "std_logic"
o 87
suid 364,0
)
)
)
*314 (CptPort
uid 10642,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10643,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,89625,161000,90375"
)
tg (CPTG
uid 10644,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10645,0
va (VaSet
font "courier,8,0"
)
xt "162000,89550,169500,90450"
st "rx_fifo_rst_i1"
blo "162000,90250"
)
)
thePort (LogicalPort
decl (Decl
n "rx_fifo_rst_i1"
t "std_logic"
o 88
suid 363,0
)
)
)
*315 (CptPort
uid 10646,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10647,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,90625,161000,91375"
)
tg (CPTG
uid 10648,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10649,0
va (VaSet
font "courier,8,0"
)
xt "162000,90550,169500,91450"
st "tx_fifo_rst_i0"
blo "162000,91250"
)
)
thePort (LogicalPort
decl (Decl
n "tx_fifo_rst_i0"
t "std_logic"
preAdd 0
o 89
suid 367,0
)
)
)
*316 (CptPort
uid 10650,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10651,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "160250,91625,161000,92375"
)
tg (CPTG
uid 10652,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10653,0
va (VaSet
font "courier,8,0"
)
xt "162000,91550,169500,92450"
st "tx_fifo_rst_i1"
blo "162000,92250"
)
)
thePort (LogicalPort
decl (Decl
n "tx_fifo_rst_i1"
t "std_logic"
preAdd 0
o 90
suid 368,0
)
)
)
]
shape (Rectangle
uid 9005,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "161000,18000,192000,106000"
)
oxt "40000,60000,71000,148000"
ttg (MlTextGroup
uid 9006,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*317 (Text
uid 9007,0
va (VaSet
font "helvetica,8,1"
)
xt "170850,32000,173450,33000"
st "ethernet_v4"
blo "170850,32800"
tm "BdLibraryNameMgr"
)
*318 (Text
uid 9008,0
va (VaSet
font "helvetica,8,1"
)
xt "170850,33000,179350,34000"
st "EthernetInterface2X"
blo "170850,33800"
tm "CptNameMgr"
)
*319 (Text
uid 9009,0
va (VaSet
font "helvetica,8,1"
)
xt "170850,34000,172750,35000"
st "Udut"
blo "170850,34800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 9010,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 9011,0
text (MLText
uid 9012,0
va (VaSet
font "clean,8,0"
)
xt "166000,-41000,166000,-41000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
sIVOD 1
)
archType 1
archFileType "UNKNOWN"
)
*320 (SaComponent
uid 10215,0
optionalChildren [
*321 (CptPort
uid 10203,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10204,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "119250,75625,120000,76375"
)
tg (CPTG
uid 10205,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10206,0
va (VaSet
font "courier,8,0"
)
xt "121000,75550,122500,76450"
st "rst"
blo "121000,76250"
)
)
thePort (LogicalPort
decl (Decl
n "rst"
t "std_logic"
preAdd 0
posAdd 0
o 2
suid 2,0
)
)
)
*322 (CptPort
uid 10207,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10208,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "135000,73625,135750,74375"
)
tg (CPTG
uid 10209,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10210,0
va (VaSet
font "courier,8,0"
)
xt "127000,73550,134000,74450"
st "quanta_tick_o"
ju 2
blo "134000,74250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "quanta_tick_o"
t "std_logic"
preAdd 0
posAdd 0
o 3
suid 3,0
)
)
)
*323 (CptPort
uid 10211,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10212,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "119250,73625,120000,74375"
)
tg (CPTG
uid 10213,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10214,0
va (VaSet
font "courier,8,0"
)
xt "121000,73550,124500,74450"
st "byteclk"
blo "121000,74250"
)
)
thePort (LogicalPort
decl (Decl
n "byteclk"
t "std_logic"
o 1
suid 4,0
)
)
)
]
shape (Rectangle
uid 10216,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "120000,72000,135000,82000"
)
oxt "22000,2000,37000,12000"
ttg (MlTextGroup
uid 10217,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*324 (Text
uid 10218,0
va (VaSet
font "courier,8,1"
)
xt "125250,76100,128250,77000"
st "ethernet_v4"
blo "125250,76800"
tm "BdLibraryNameMgr"
)
*325 (Text
uid 10219,0
va (VaSet
font "courier,8,1"
)
xt "125250,77000,133750,77900"
st "PauseQuantaTimer"
blo "125250,77700"
tm "CptNameMgr"
)
*326 (Text
uid 10220,0
va (VaSet
font "courier,8,1"
)
xt "125250,77900,126750,78800"
st "U_0"
blo "125250,78600"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 10221,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 10222,0
text (MLText
uid 10223,0
va (VaSet
font "courier,8,0"
)
xt "120000,71000,120000,71000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
sIVOD 1
)
archFileType "UNKNOWN"
)
*327 (SaComponent
uid 10268,0
optionalChildren [
*328 (CptPort
uid 10224,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10225,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "240250,18625,241000,19375"
)
tg (CPTG
uid 10226,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10227,0
va (VaSet
)
xt "242000,18500,246600,19500"
st "rx_ll_clock"
blo "242000,19300"
)
)
thePort (LogicalPort
decl (Decl
n "rx_ll_clock"
t "std_logic"
o 1
)
)
)
*329 (CptPort
uid 10228,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10229,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "240250,19625,241000,20375"
)
tg (CPTG
uid 10230,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10231,0
va (VaSet
)
xt "242000,19500,246500,20500"
st "rx_ll_reset"
blo "242000,20300"
)
)
thePort (LogicalPort
decl (Decl
n "rx_ll_reset"
t "std_logic"
o 2
)
)
)
*330 (CptPort
uid 10232,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10233,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "240250,20625,241000,21375"
)
tg (CPTG
uid 10234,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10235,0
va (VaSet
)
xt "242000,20500,249900,21500"
st "rx_ll_data_in : (7:0)"
blo "242000,21300"
)
)
thePort (LogicalPort
decl (Decl
n "rx_ll_data_in"
t "std_logic_vector"
b "(7 downto 0)"
o 3
)
)
)
*331 (CptPort
uid 10236,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10237,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "240250,21625,241000,22375"
)
tg (CPTG
uid 10238,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10239,0
va (VaSet
)
xt "242000,21500,248100,22500"
st "rx_ll_sof_in_n"
blo "242000,22300"
)
)
thePort (LogicalPort
decl (Decl
n "rx_ll_sof_in_n"
t "std_logic"
o 4
)
)
)
*332 (CptPort
uid 10240,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10241,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "240250,22625,241000,23375"
)
tg (CPTG
uid 10242,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10243,0
va (VaSet
)
xt "242000,22500,248100,23500"
st "rx_ll_eof_in_n"
blo "242000,23300"
)
)
thePort (LogicalPort
decl (Decl
n "rx_ll_eof_in_n"
t "std_logic"
o 5
)
)
)
*333 (CptPort
uid 10244,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10245,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "240250,23625,241000,24375"
)
tg (CPTG
uid 10246,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10247,0
va (VaSet
)
xt "242000,23500,249700,24500"
st "rx_ll_src_rdy_in_n"
blo "242000,24300"
)
)
thePort (LogicalPort
decl (Decl
n "rx_ll_src_rdy_in_n"
t "std_logic"
o 6
)
)
)
*334 (CptPort
uid 10248,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10249,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "260000,18625,260750,19375"
)
tg (CPTG
uid 10250,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10251,0
va (VaSet
)
xt "250600,18500,259000,19500"
st "rx_ll_data_out : (7:0)"
ju 2
blo "259000,19300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_ll_data_out"
t "std_logic_vector"
b "(7 downto 0)"
o 7
)
)
)
*335 (CptPort
uid 10252,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10253,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "260000,19625,260750,20375"
)
tg (CPTG
uid 10254,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10255,0
va (VaSet
)
xt "252400,19500,259000,20500"
st "rx_ll_sof_out_n"
ju 2
blo "259000,20300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_ll_sof_out_n"
t "std_logic"
o 8
)
)
)
*336 (CptPort
uid 10256,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10257,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "260000,20625,260750,21375"
)
tg (CPTG
uid 10258,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10259,0
va (VaSet
)
xt "252400,20500,259000,21500"
st "rx_ll_eof_out_n"
ju 2
blo "259000,21300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_ll_eof_out_n"
t "std_logic"
o 9
)
)
)
*337 (CptPort
uid 10260,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10261,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "260000,21625,260750,22375"
)
tg (CPTG
uid 10262,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 10263,0
va (VaSet
)
xt "250800,21500,259000,22500"
st "rx_ll_src_rdy_out_n"
ju 2
blo "259000,22300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rx_ll_src_rdy_out_n"
t "std_logic"
o 10
)
)
)
*338 (CptPort
uid 10264,0
ps "OnEdgeStrategy"
shape (Triangle
uid 10265,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "240250,24625,241000,25375"
)
tg (CPTG
uid 10266,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 10267,0
va (VaSet
)
xt "242000,24500,249800,25500"
st "rx_ll_dst_rdy_in_n"
blo "242000,25300"
)
)
thePort (LogicalPort
decl (Decl
n "rx_ll_dst_rdy_in_n"
t "std_logic"
o 11
)
)
)
]
shape (Rectangle
uid 10269,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "241000,18000,260000,26000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 10270,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*339 (Text
uid 10271,0
va (VaSet
font "helvetica,8,1"
)
xt "245100,26000,247700,27000"
st "ethernet_v4"
blo "245100,26800"
tm "BdLibraryNameMgr"
)
*340 (Text
uid 10272,0
va (VaSet
font "helvetica,8,1"
)
xt "245100,27000,255900,28000"
st "address_swap_module_8"
blo "245100,27800"
tm "CptNameMgr"
)
*341 (Text
uid 10273,0
va (VaSet
font "helvetica,8,1"
)
xt "245100,28000,247900,29000"
st "Uasm0"
blo "245100,28800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 10274,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 10275,0
text (MLText
uid 10276,0
va (VaSet
font "clean,8,0"
)
xt "250500,18000,250500,18000"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*342 (SaComponent
uid 11124,0
optionalChildren [
*343 (CptPort
uid 11088,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11089,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "155250,143625,156000,144375"
)
tg (CPTG
uid 11090,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11091,0
va (VaSet
font "courier,8,0"
)
xt "157000,143550,160500,144450"
st "clk125m"
blo "157000,144250"
)
)
thePort (LogicalPort
decl (Decl
n "clk125m"
t "std_logic"
posAdd 0
o 1
suid 1,0
)
)
)
*344 (CptPort
uid 11092,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11093,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "155250,150625,156000,151375"
)
tg (CPTG
uid 11094,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11095,0
va (VaSet
font "courier,8,0"
)
xt "157000,150550,166500,151450"
st "configuration_busy"
blo "157000,151250"
)
)
thePort (LogicalPort
decl (Decl
n "configuration_busy"
t "boolean"
prec "------------------------------------------------------------------
-- Test Bench Semaphores
------------------------------------------------------------------"
preAdd 0
o 6
suid 2,0
)
)
)
*345 (CptPort
uid 11096,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11097,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,149625,179750,150375"
)
tg (CPTG
uid 11098,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11099,0
va (VaSet
font "courier,8,0"
)
xt "167000,149550,178000,150450"
st "monitor_finished_100m"
ju 2
blo "178000,150250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "monitor_finished_100m"
t "boolean"
o 8
suid 3,0
)
)
)
*346 (CptPort
uid 11100,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11101,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,148625,179750,149375"
)
tg (CPTG
uid 11102,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11103,0
va (VaSet
font "courier,8,0"
)
xt "167500,148550,178000,149450"
st "monitor_finished_10m"
ju 2
blo "178000,149250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "monitor_finished_10m"
t "boolean"
o 9
suid 4,0
)
)
)
*347 (CptPort
uid 11104,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11105,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,150625,179750,151375"
)
tg (CPTG
uid 11106,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11107,0
va (VaSet
font "courier,8,0"
)
xt "168000,150550,178000,151450"
st "monitor_finished_1g"
ju 2
blo "178000,151250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "monitor_finished_1g"
t "boolean"
o 7
suid 5,0
)
)
)
*348 (CptPort
uid 11108,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11109,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,145625,179750,146375"
)
tg (CPTG
uid 11110,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11111,0
va (VaSet
font "courier,8,0"
)
xt "176500,145550,178000,146450"
st "rxn"
ju 2
blo "178000,146250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxn"
t "std_logic"
posAdd 0
o 5
suid 6,0
)
)
)
*349 (CptPort
uid 11112,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11113,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,144625,179750,145375"
)
tg (CPTG
uid 11114,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11115,0
va (VaSet
font "courier,8,0"
)
xt "176500,144550,178000,145450"
st "rxp"
ju 2
blo "178000,145250"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxp"
t "std_logic"
o 4
suid 7,0
)
)
)
*350 (CptPort
uid 11116,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11117,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,142625,179750,143375"
)
tg (CPTG
uid 11118,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11119,0
va (VaSet
font "courier,8,0"
)
xt "176500,142550,178000,143450"
st "txn"
ju 2
blo "178000,143250"
)
)
thePort (LogicalPort
decl (Decl
n "txn"
t "std_logic"
o 3
suid 8,0
)
)
)
*351 (CptPort
uid 11120,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11121,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,143625,179750,144375"
)
tg (CPTG
uid 11122,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11123,0
va (VaSet
font "courier,8,0"
)
xt "176500,143550,178000,144450"
st "txp"
ju 2
blo "178000,144250"
)
)
thePort (LogicalPort
decl (Decl
n "txp"
t "std_logic"
prec "------------------------------------------------------------------
-- Gigabit Transceiver Interface
------------------------------------------------------------------"
preAdd 0
o 2
suid 9,0
)
)
)
]
shape (Rectangle
uid 11125,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "156000,142000,179000,152000"
)
oxt "15000,16000,38000,26000"
ttg (MlTextGroup
uid 11126,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*352 (Text
uid 11127,0
va (VaSet
font "courier,8,1"
)
xt "163250,143000,169250,143900"
st "ethernet_v4"
blo "163250,143700"
tm "BdLibraryNameMgr"
)
*353 (Text
uid 11128,0
va (VaSet
font "courier,8,1"
)
xt "163250,143900,172250,144800"
st "emac0_phy_tb_hsio"
blo "163250,144600"
tm "CptNameMgr"
)
*354 (Text
uid 11129,0
va (VaSet
font "courier,8,1"
)
xt "163250,144800,167750,145700"
st "Uphy0test"
blo "163250,145500"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 11130,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 11131,0
text (MLText
uid 11132,0
va (VaSet
font "courier,8,0"
)
xt "1000,12900,1000,12900"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
sTC 0
)
archFileType "UNKNOWN"
)
*355 (SaComponent
uid 11169,0
optionalChildren [
*356 (CptPort
uid 11133,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11134,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "155250,134625,156000,135375"
)
tg (CPTG
uid 11135,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11136,0
va (VaSet
)
xt "157000,134500,160100,135500"
st "clk125m"
blo "157000,135300"
)
)
thePort (LogicalPort
decl (Decl
n "clk125m"
t "std_logic"
o 1
)
)
)
*357 (CptPort
uid 11137,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11138,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,127625,179750,128375"
)
tg (CPTG
uid 11139,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11140,0
va (VaSet
)
xt "176700,127500,178000,128500"
st "txp"
ju 2
blo "178000,128300"
)
)
thePort (LogicalPort
decl (Decl
n "txp"
t "std_logic"
o 2
)
)
)
*358 (CptPort
uid 11141,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11142,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,126625,179750,127375"
)
tg (CPTG
uid 11143,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11144,0
va (VaSet
)
xt "176700,126500,178000,127500"
st "txn"
ju 2
blo "178000,127300"
)
)
thePort (LogicalPort
decl (Decl
n "txn"
t "std_logic"
o 3
)
)
)
*359 (CptPort
uid 11145,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11146,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "155250,127625,156000,128375"
)
tg (CPTG
uid 11147,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11148,0
va (VaSet
)
xt "157000,127500,158300,128500"
st "rxp"
blo "157000,128300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxp"
t "std_logic"
o 4
)
)
)
*360 (CptPort
uid 11149,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11150,0
ro 270
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "155250,126625,156000,127375"
)
tg (CPTG
uid 11151,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11152,0
va (VaSet
)
xt "157000,126500,158300,127500"
st "rxn"
blo "157000,127300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "rxn"
t "std_logic"
o 5
)
)
)
*361 (CptPort
uid 11153,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11154,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "155250,129625,156000,130375"
)
tg (CPTG
uid 11155,0
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
uid 11156,0
va (VaSet
)
xt "157000,129500,164700,130500"
st "configuration_busy"
blo "157000,130300"
)
)
thePort (LogicalPort
decl (Decl
n "configuration_busy"
t "boolean"
o 6
)
)
)
*362 (CptPort
uid 11157,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11158,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,133625,179750,134375"
)
tg (CPTG
uid 11159,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11160,0
va (VaSet
)
xt "169600,133500,178000,134500"
st "monitor_finished_1g"
ju 2
blo "178000,134300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "monitor_finished_1g"
t "boolean"
o 7
)
)
)
*363 (CptPort
uid 11161,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11162,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,132625,179750,133375"
)
tg (CPTG
uid 11163,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11164,0
va (VaSet
)
xt "168500,132500,178000,133500"
st "monitor_finished_100m"
ju 2
blo "178000,133300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "monitor_finished_100m"
t "boolean"
o 8
)
)
)
*364 (CptPort
uid 11165,0
ps "OnEdgeStrategy"
shape (Triangle
uid 11166,0
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "179000,134625,179750,135375"
)
tg (CPTG
uid 11167,0
ps "CptPortTextPlaceStrategy"
stg "RightVerticalLayoutStrategy"
f (Text
uid 11168,0
va (VaSet
)
xt "169000,134500,178000,135500"
st "monitor_finished_10m"
ju 2
blo "178000,135300"
)
)
thePort (LogicalPort
m 1
decl (Decl
n "monitor_finished_10m"
t "boolean"
o 9
)
)
)
]
shape (Rectangle
uid 11170,0
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "156000,126000,179000,136000"
)
oxt "0,0,8000,10000"
ttg (MlTextGroup
uid 11171,0
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*365 (Text
uid 11172,0
va (VaSet
font "helvetica,8,1"
)
xt "167250,128000,172650,129000"
st "ethernet_v4"
blo "167250,128800"
tm "BdLibraryNameMgr"
)
*366 (Text
uid 11173,0
va (VaSet
font "helvetica,8,1"
)
xt "167250,129000,173650,130000"
st "emac1_phy_tb"
blo "167250,129800"
tm "CptNameMgr"
)
*367 (Text
uid 11174,0
va (VaSet
font "helvetica,8,1"
)
xt "167250,130000,171350,131000"
st "phy1_test"
blo "167250,130800"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
uid 11175,0
ps "EdgeToEdgeStrategy"
matrix (Matrix
uid 11176,0
text (MLText
uid 11177,0
va (VaSet
font "clean,8,0"
)
xt "1000,12900,1000,12900"
)
header ""
)
elements [
]
)
ordering 1
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
*368 (Wire
uid 328,0
shape (OrthoPolyLine
uid 329,0
va (VaSet
vasetType 3
)
xt "146000,33000,160250,33000"
pts [
"160250,33000"
"146000,33000"
]
)
start &241
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 332,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 333,0
va (VaSet
)
xt "148000,32000,150800,33000"
st "tx0p_o"
blo "148000,32800"
tm "WireNameMgr"
)
)
on &1
)
*369 (Wire
uid 336,0
shape (OrthoPolyLine
uid 337,0
va (VaSet
vasetType 3
)
xt "146000,34000,160250,34000"
pts [
"160250,34000"
"146000,34000"
]
)
start &242
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 340,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 341,0
va (VaSet
)
xt "148000,33000,150800,34000"
st "tx0n_o"
blo "148000,33800"
tm "WireNameMgr"
)
)
on &2
)
*370 (Wire
uid 376,0
shape (OrthoPolyLine
uid 377,0
va (VaSet
vasetType 3
)
xt "147000,70000,160250,70000"
pts [
"160250,70000"
"147000,70000"
]
)
start &247
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 380,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 381,0
va (VaSet
)
xt "148000,69000,150800,70000"
st "tx1p_o"
blo "148000,69800"
tm "WireNameMgr"
)
)
on &3
)
*371 (Wire
uid 384,0
shape (OrthoPolyLine
uid 385,0
va (VaSet
vasetType 3
)
xt "147000,71000,160250,71000"
pts [
"160250,71000"
"147000,71000"
]
)
start &248
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 388,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 389,0
va (VaSet
)
xt "148000,70000,150800,71000"
st "tx1n_o"
blo "148000,70800"
tm "WireNameMgr"
)
)
on &4
)
*372 (Wire
uid 608,0
shape (OrthoPolyLine
uid 609,0
va (VaSet
vasetType 3
)
xt "56000,20000,58250,20000"
pts [
"58250,20000"
"56000,20000"
]
)
start &183
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 612,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 613,0
va (VaSet
)
xt "65000,19000,70900,20000"
st "hostclk_125_i"
blo "65000,19800"
tm "WireNameMgr"
)
)
on &7
)
*373 (Wire
uid 616,0
shape (OrthoPolyLine
uid 617,0
va (VaSet
vasetType 3
)
xt "56000,40000,58250,40000"
pts [
"58250,40000"
"56000,40000"
]
)
start &182
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 620,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 621,0
va (VaSet
)
xt "65000,39000,68700,40000"
st "dclk_50_i"
blo "65000,39800"
tm "WireNameMgr"
)
)
on &8
)
*374 (Wire
uid 624,0
shape (OrthoPolyLine
uid 625,0
va (VaSet
vasetType 3
)
xt "56000,44000,58250,44000"
pts [
"58250,44000"
"56000,44000"
]
)
start &192
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 628,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 629,0
va (VaSet
)
xt "65000,43000,67500,44000"
st "reset_i"
blo "65000,43800"
tm "WireNameMgr"
)
)
on &9
)
*375 (Wire
uid 632,0
shape (OrthoPolyLine
uid 633,0
va (VaSet
vasetType 3
)
xt "144000,128000,155250,128000"
pts [
"155250,128000"
"144000,128000"
]
)
start &359
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 636,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 637,0
va (VaSet
)
xt "145000,127000,147500,128000"
st "rx1p_i"
blo "145000,127800"
tm "WireNameMgr"
)
)
on &10
)
*376 (Wire
uid 640,0
shape (OrthoPolyLine
uid 641,0
va (VaSet
vasetType 3
)
xt "144000,127000,155250,127000"
pts [
"155250,127000"
"144000,127000"
]
)
start &360
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 644,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 645,0
va (VaSet
)
xt "145000,126000,147500,127000"
st "rx1n_i"
blo "145000,126800"
tm "WireNameMgr"
)
)
on &11
)
*377 (Wire
uid 648,0
shape (OrthoPolyLine
uid 649,0
va (VaSet
vasetType 3
)
xt "179750,145000,189000,145000"
pts [
"179750,145000"
"189000,145000"
]
)
start &349
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 652,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 653,0
va (VaSet
)
xt "176000,144000,178500,145000"
st "rx0p_i"
blo "176000,144800"
tm "WireNameMgr"
)
)
on &12
)
*378 (Wire
uid 656,0
shape (OrthoPolyLine
uid 657,0
va (VaSet
vasetType 3
)
xt "179750,146000,189000,146000"
pts [
"179750,146000"
"189000,146000"
]
)
start &348
ss 0
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 660,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 661,0
va (VaSet
)
xt "176000,145000,178500,146000"
st "rx0n_i"
blo "176000,145800"
tm "WireNameMgr"
)
)
on &13
)
*379 (Wire
uid 672,0
shape (OrthoPolyLine
uid 673,0
va (VaSet
vasetType 3
)
xt "56000,88000,58250,88000"
pts [
"58250,88000"
"56000,88000"
]
)
start &195
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 676,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 677,0
va (VaSet
)
xt "65000,87000,70900,88000"
st "rx1_dst_rdy_i"
blo "65000,87800"
tm "WireNameMgr"
)
)
on &14
)
*380 (Wire
uid 680,0
shape (OrthoPolyLine
uid 681,0
va (VaSet
vasetType 3
)
xt "56000,67000,58250,67000"
pts [
"58250,67000"
"56000,67000"
]
)
start &200
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 684,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 685,0
va (VaSet
)
xt "65000,66000,70800,67000"
st "sfp0_txfault_i"
blo "65000,66800"
tm "WireNameMgr"
)
)
on &15
)
*381 (Wire
uid 688,0
shape (OrthoPolyLine
uid 689,0
va (VaSet
vasetType 3
)
xt "56000,68000,58250,68000"
pts [
"58250,68000"
"56000,68000"
]
)
start &198
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 692,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 693,0
va (VaSet
)
xt "65000,67000,71700,68000"
st "sfp0_moddef0_i"
blo "65000,67800"
tm "WireNameMgr"
)
)
on &16
)
*382 (Wire
uid 696,0
shape (OrthoPolyLine
uid 697,0
va (VaSet
vasetType 3
)
xt "56000,69000,58250,69000"
pts [
"58250,69000"
"56000,69000"
]
)
start &197
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 700,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 701,0
va (VaSet
)
xt "65000,68000,69500,69000"
st "sfp0_los_i"
blo "65000,68800"
tm "WireNameMgr"
)
)
on &17
)
*383 (Wire
uid 704,0
shape (OrthoPolyLine
uid 705,0
va (VaSet
vasetType 3
)
xt "56000,70000,58250,70000"
pts [
"58250,70000"
"56000,70000"
]
)
start &204
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 708,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 709,0
va (VaSet
)
xt "65000,69000,70800,70000"
st "sfp1_txfault_i"
blo "65000,69800"
tm "WireNameMgr"
)
)
on &18
)
*384 (Wire
uid 712,0
shape (OrthoPolyLine
uid 713,0
va (VaSet
vasetType 3
)
xt "56000,72000,58250,72000"
pts [
"58250,72000"
"56000,72000"
]
)
start &201
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 716,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 717,0
va (VaSet
)
xt "65000,71000,69500,72000"
st "sfp1_los_i"
blo "65000,71800"
tm "WireNameMgr"
)
)
on &19
)
*385 (Wire
uid 720,0
shape (OrthoPolyLine
uid 721,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "56000,74000,58250,74000"
pts [
"58250,74000"
"56000,74000"
]
)
start &211
es 0
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 724,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 725,0
va (VaSet
)
xt "65000,73000,69600,74000"
st "tx1_data_i"
blo "65000,73800"
tm "WireNameMgr"
)
)
on &20
)
*386 (Wire
uid 728,0
shape (OrthoPolyLine
uid 729,0
va (VaSet
vasetType 3
)
xt "56000,75000,58250,75000"
pts [
"58250,75000"
"56000,75000"
]
)
start &215
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 732,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 733,0
va (VaSet
)
xt "65000,74000,68700,75000"
st "tx1_sof_i"
blo "65000,74800"
tm "WireNameMgr"
)
)
on &21
)
*387 (Wire
uid 736,0
shape (OrthoPolyLine
uid 737,0
va (VaSet
vasetType 3
)
xt "56000,76000,58250,76000"
pts [
"58250,76000"
"56000,76000"
]
)
start &212
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 740,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 741,0
va (VaSet
)
xt "65000,75000,68700,76000"
st "tx1_eof_i"
blo "65000,75800"
tm "WireNameMgr"
)
)
on &22
)
*388 (Wire
uid 744,0
shape (OrthoPolyLine
uid 745,0
va (VaSet
vasetType 3
)
xt "56000,77000,58250,77000"
pts [
"58250,77000"
"56000,77000"
]
)
start &216
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 748,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 749,0
va (VaSet
)
xt "65000,76000,70800,77000"
st "tx1_src_rdy_i"
blo "65000,76800"
tm "WireNameMgr"
)
)
on &23
)
*389 (Wire
uid 752,0
shape (OrthoPolyLine
uid 753,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "192750,47000,209000,47000"
pts [
"209000,47000"
"192750,47000"
]
)
end &231
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 756,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 757,0
va (VaSet
)
xt "194000,46000,198600,47000"
st "tx0_data_i"
blo "194000,46800"
tm "WireNameMgr"
)
)
on &24
)
*390 (Wire
uid 760,0
shape (OrthoPolyLine
uid 761,0
va (VaSet
vasetType 3
)
xt "192750,43000,209000,43000"
pts [
"209000,43000"
"192750,43000"
]
)
end &293
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 764,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 765,0
va (VaSet
)
xt "194000,42000,197700,43000"
st "tx0_sof_i"
blo "194000,42800"
tm "WireNameMgr"
)
)
on &25
)
*391 (Wire
uid 768,0
shape (OrthoPolyLine
uid 769,0
va (VaSet
vasetType 3
)
xt "192750,44000,209000,44000"
pts [
"209000,44000"
"192750,44000"
]
)
end &294
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 772,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 773,0
va (VaSet
)
xt "194000,43000,197700,44000"
st "tx0_eof_i"
blo "194000,43800"
tm "WireNameMgr"
)
)
on &26
)
*392 (Wire
uid 776,0
shape (OrthoPolyLine
uid 777,0
va (VaSet
vasetType 3
)
xt "192750,45000,209000,45000"
pts [
"209000,45000"
"192750,45000"
]
)
end &295
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 780,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 781,0
va (VaSet
)
xt "194000,44000,199800,45000"
st "tx0_src_rdy_i"
blo "194000,44800"
tm "WireNameMgr"
)
)
on &27
)
*393 (Wire
uid 784,0
shape (OrthoPolyLine
uid 785,0
va (VaSet
vasetType 3
)
xt "192750,35000,209000,35000"
pts [
"209000,35000"
"192750,35000"
]
)
end &243
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 788,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 789,0
va (VaSet
)
xt "196000,34000,201900,35000"
st "hostclk_125_i"
blo "196000,34800"
tm "WireNameMgr"
)
)
on &7
)
*394 (Wire
uid 832,0
shape (OrthoPolyLine
uid 833,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "56000,92000,58250,92000"
pts [
"58250,92000"
"56000,92000"
]
)
start &214
es 0
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 836,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 837,0
va (VaSet
)
xt "65000,91000,71400,92000"
st "tx1_ifg_delay_i"
blo "65000,91800"
tm "WireNameMgr"
)
)
on &28
)
*395 (Wire
uid 856,0
shape (OrthoPolyLine
uid 857,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "56000,95000,58250,95000"
pts [
"58250,95000"
"56000,95000"
]
)
start &208
es 0
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 860,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 861,0
va (VaSet
)
xt "65000,94000,71400,95000"
st "tx0_ifg_delay_i"
blo "65000,94800"
tm "WireNameMgr"
)
)
on &29
)
*396 (Wire
uid 864,0
shape (OrthoPolyLine
uid 865,0
va (VaSet
vasetType 3
)
xt "56000,98000,58250,98000"
pts [
"58250,98000"
"56000,98000"
]
)
start &190
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 868,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 869,0
va (VaSet
)
xt "65000,97000,69600,98000"
st "REFCLK1_i"
blo "65000,97800"
tm "WireNameMgr"
)
)
on &30
)
*397 (Wire
uid 872,0
shape (OrthoPolyLine
uid 873,0
va (VaSet
vasetType 3
)
xt "56000,99000,58250,99000"
pts [
"58250,99000"
"56000,99000"
]
)
start &191
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 876,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 877,0
va (VaSet
)
xt "65000,98000,69600,99000"
st "REFCLK2_i"
blo "65000,98800"
tm "WireNameMgr"
)
)
on &31
)
*398 (Wire
uid 880,0
shape (OrthoPolyLine
uid 881,0
va (VaSet
vasetType 3
)
xt "56000,100000,58250,100000"
pts [
"58250,100000"
"56000,100000"
]
)
start &202
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 884,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 885,0
va (VaSet
)
xt "65000,99000,71700,100000"
st "sfp1_moddef0_i"
blo "65000,99800"
tm "WireNameMgr"
)
)
on &32
)
*399 (Wire
uid 888,0
shape (OrthoPolyLine
uid 889,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "56000,101000,58250,101000"
pts [
"58250,101000"
"56000,101000"
]
)
start &184
es 0
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 892,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 893,0
va (VaSet
)
xt "65000,100000,71500,101000"
st "machost_addr_i"
blo "65000,100800"
tm "WireNameMgr"
)
)
on &33
)
*400 (Wire
uid 896,0
shape (OrthoPolyLine
uid 897,0
va (VaSet
vasetType 3
)
xt "56000,102000,58250,102000"
pts [
"58250,102000"
"56000,102000"
]
)
start &188
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 900,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 901,0
va (VaSet
)
xt "65000,101000,71200,102000"
st "machost_wr0_i"
blo "65000,101800"
tm "WireNameMgr"
)
)
on &34
)
*401 (Wire
uid 904,0
shape (OrthoPolyLine
uid 905,0
va (VaSet
vasetType 3
)
xt "56000,103000,58250,103000"
pts [
"58250,103000"
"56000,103000"
]
)
start &186
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 908,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 909,0
va (VaSet
)
xt "65000,102000,71100,103000"
st "machost_rd0_i"
blo "65000,102800"
tm "WireNameMgr"
)
)
on &35
)
*402 (Wire
uid 912,0
shape (OrthoPolyLine
uid 913,0
va (VaSet
vasetType 3
)
xt "56000,105000,58250,105000"
pts [
"58250,105000"
"56000,105000"
]
)
start &187
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 916,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 917,0
va (VaSet
)
xt "65000,104000,71100,105000"
st "machost_rd1_i"
blo "65000,104800"
tm "WireNameMgr"
)
)
on &36
)
*403 (Wire
uid 920,0
shape (OrthoPolyLine
uid 921,0
va (VaSet
vasetType 3
)
xt "56000,106000,58250,106000"
pts [
"58250,106000"
"56000,106000"
]
)
start &189
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 924,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 925,0
va (VaSet
)
xt "65000,105000,71200,106000"
st "machost_wr1_i"
blo "65000,105800"
tm "WireNameMgr"
)
)
on &37
)
*404 (Wire
uid 928,0
shape (OrthoPolyLine
uid 929,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "56000,107000,58250,107000"
pts [
"58250,107000"
"56000,107000"
]
)
start &185
es 0
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 932,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 933,0
va (VaSet
)
xt "65000,106000,71400,107000"
st "machost_data_i"
blo "65000,106800"
tm "WireNameMgr"
)
)
on &38
)
*405 (Wire
uid 1352,0
shape (OrthoPolyLine
uid 1353,0
va (VaSet
vasetType 3
)
xt "90750,74000,98000,74000"
pts [
"90750,74000"
"98000,74000"
]
)
start &199
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1358,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1359,0
va (VaSet
)
xt "91000,73000,98200,74000"
st "sfp0_moddef2_io"
blo "91000,73800"
tm "WireNameMgr"
)
)
on &5
)
*406 (Wire
uid 1456,0
shape (OrthoPolyLine
uid 1457,0
va (VaSet
vasetType 3
)
xt "90750,78000,98000,78000"
pts [
"90750,78000"
"98000,78000"
]
)
start &203
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 1462,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 1463,0
va (VaSet
)
xt "91000,77000,98200,78000"
st "sfp1_moddef2_io"
blo "91000,77800"
tm "WireNameMgr"
)
)
on &6
)
*407 (Wire
uid 4151,0
shape (OrthoPolyLine
uid 4152,0
va (VaSet
vasetType 3
)
xt "144000,135000,155250,135000"
pts [
"144000,135000"
"155250,135000"
]
)
end &356
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4157,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4158,0
va (VaSet
)
xt "145000,134000,150900,135000"
st "hostclk_125_i"
blo "145000,134800"
tm "WireNameMgr"
)
)
on &7
)
*408 (Wire
uid 4215,0
shape (OrthoPolyLine
uid 4216,0
va (VaSet
vasetType 3
)
xt "143000,144000,155250,144000"
pts [
"143000,144000"
"155250,144000"
]
)
end &343
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4221,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4222,0
va (VaSet
)
xt "144000,143000,149900,144000"
st "hostclk_125_i"
blo "144000,143800"
tm "WireNameMgr"
)
)
on &7
)
*409 (Wire
uid 4295,0
shape (OrthoPolyLine
uid 4296,0
va (VaSet
vasetType 3
)
xt "144000,130000,155250,130000"
pts [
"144000,130000"
"155250,130000"
]
)
end &361
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4299,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4300,0
va (VaSet
)
xt "145000,129000,151100,130000"
st "sim_conf_busy"
blo "145000,129800"
tm "WireNameMgr"
)
)
on &50
)
*410 (Wire
uid 4303,0
shape (OrthoPolyLine
uid 4304,0
va (VaSet
vasetType 3
)
xt "145000,151000,155250,151000"
pts [
"145000,151000"
"155250,151000"
]
)
end &344
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4309,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4310,0
va (VaSet
)
xt "146000,150000,152100,151000"
st "sim_conf_busy"
blo "146000,150800"
tm "WireNameMgr"
)
)
on &50
)
*411 (Wire
uid 4313,0
shape (OrthoPolyLine
uid 4314,0
va (VaSet
vasetType 3
)
xt "179750,134000,182000,134000"
pts [
"179750,134000"
"182000,134000"
]
)
start &362
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4317,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4318,0
va (VaSet
)
xt "181000,133000,189900,134000"
st "monitor1_finished_1g"
blo "181000,133800"
tm "WireNameMgr"
)
)
on &53
)
*412 (Wire
uid 4321,0
shape (OrthoPolyLine
uid 4322,0
va (VaSet
vasetType 3
)
xt "179750,133000,182000,133000"
pts [
"179750,133000"
"182000,133000"
]
)
start &363
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4325,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4326,0
va (VaSet
)
xt "180000,132000,190000,133000"
st "monitor1_finished_100m"
blo "180000,132800"
tm "WireNameMgr"
)
)
on &52
)
*413 (Wire
uid 4329,0
shape (OrthoPolyLine
uid 4330,0
va (VaSet
vasetType 3
)
xt "179750,135000,182000,135000"
pts [
"179750,135000"
"182000,135000"
]
)
start &364
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4333,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4334,0
va (VaSet
)
xt "180000,134000,189500,135000"
st "monitor1_finished_10m"
blo "180000,134800"
tm "WireNameMgr"
)
)
on &51
)
*414 (Wire
uid 4335,0
shape (OrthoPolyLine
uid 4336,0
va (VaSet
vasetType 3
)
xt "179750,151000,189000,151000"
pts [
"179750,151000"
"189000,151000"
]
)
start &347
ss 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4339,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4340,0
va (VaSet
)
xt "180000,150000,188900,151000"
st "monitor0_finished_1g"
blo "180000,150800"
tm "WireNameMgr"
)
)
on &56
)
*415 (Wire
uid 4341,0
shape (OrthoPolyLine
uid 4342,0
va (VaSet
vasetType 3
)
xt "179750,150000,189000,150000"
pts [
"179750,150000"
"189000,150000"
]
)
start &345
ss 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4345,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4346,0
va (VaSet
)
xt "180000,149000,190000,150000"
st "monitor0_finished_100m"
blo "180000,149800"
tm "WireNameMgr"
)
)
on &55
)
*416 (Wire
uid 4347,0
shape (OrthoPolyLine
uid 4348,0
va (VaSet
vasetType 3
)
xt "179750,149000,189000,149000"
pts [
"179750,149000"
"189000,149000"
]
)
start &346
ss 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4351,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4352,0
va (VaSet
)
xt "180000,148000,189500,149000"
st "monitor0_finished_10m"
blo "180000,148800"
tm "WireNameMgr"
)
)
on &54
)
*417 (Wire
uid 4389,0
shape (OrthoPolyLine
uid 4390,0
va (VaSet
vasetType 3
)
xt "90750,101000,93000,101000"
pts [
"90750,101000"
"93000,101000"
]
)
start &217
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4393,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4394,0
va (VaSet
)
xt "85000,100000,91100,101000"
st "sim_conf_busy"
blo "85000,100800"
tm "WireNameMgr"
)
)
on &50
)
*418 (Wire
uid 4397,0
shape (OrthoPolyLine
uid 4398,0
va (VaSet
vasetType 3
)
xt "56000,80000,58250,80000"
pts [
"58250,80000"
"56000,80000"
]
)
start &196
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4401,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4402,0
va (VaSet
)
xt "65000,79000,70800,80000"
st "rx1_fifo_clk_i"
blo "65000,79800"
tm "WireNameMgr"
)
)
on &57
)
*419 (Wire
uid 4405,0
shape (OrthoPolyLine
uid 4406,0
va (VaSet
vasetType 3
)
xt "56000,82000,58250,82000"
pts [
"58250,82000"
"56000,82000"
]
)
start &213
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 4409,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 4410,0
va (VaSet
)
xt "65000,81000,70800,82000"
st "tx1_fifo_clk_i"
blo "65000,81800"
tm "WireNameMgr"
)
)
on &58
)
*420 (Wire
uid 6914,0
shape (OrthoPolyLine
uid 6915,0
va (VaSet
vasetType 3
)
xt "192750,56000,209000,56000"
pts [
"192750,56000"
"209000,56000"
]
)
start &265
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6918,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6919,0
va (VaSet
)
xt "197000,55000,202800,56000"
st "led_linkup_o0"
blo "197000,55800"
tm "WireNameMgr"
)
)
on &59
)
*421 (Wire
uid 6922,0
shape (OrthoPolyLine
uid 6923,0
va (VaSet
vasetType 3
)
xt "192750,94000,209000,94000"
pts [
"192750,94000"
"209000,94000"
]
)
start &287
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6926,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6927,0
va (VaSet
)
xt "197000,93000,202800,94000"
st "led_linkup_o1"
blo "197000,93800"
tm "WireNameMgr"
)
)
on &60
)
*422 (Wire
uid 6930,0
shape (OrthoPolyLine
uid 6931,0
va (VaSet
vasetType 3
)
xt "192750,57000,209000,57000"
pts [
"192750,57000"
"209000,57000"
]
)
start &266
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6934,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6935,0
va (VaSet
)
xt "197000,56000,203700,57000"
st "led_rxdvalid_o0"
blo "197000,56800"
tm "WireNameMgr"
)
)
on &61
)
*423 (Wire
uid 6938,0
shape (OrthoPolyLine
uid 6939,0
va (VaSet
vasetType 3
)
xt "192750,92000,209000,92000"
pts [
"192750,92000"
"209000,92000"
]
)
start &280
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6942,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6943,0
va (VaSet
)
xt "197000,91000,203700,92000"
st "led_rxdvalid_o1"
blo "197000,91800"
tm "WireNameMgr"
)
)
on &62
)
*424 (Wire
uid 6946,0
shape (OrthoPolyLine
uid 6947,0
va (VaSet
vasetType 3
)
xt "192750,58000,209000,58000"
pts [
"192750,58000"
"209000,58000"
]
)
start &267
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6950,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6951,0
va (VaSet
)
xt "197000,57000,204400,58000"
st "led_rxfrmdrop_o0"
blo "197000,57800"
tm "WireNameMgr"
)
)
on &63
)
*425 (Wire
uid 6954,0
shape (OrthoPolyLine
uid 6955,0
va (VaSet
vasetType 3
)
xt "192750,95000,209000,95000"
pts [
"192750,95000"
"209000,95000"
]
)
start &291
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6958,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6959,0
va (VaSet
)
xt "197000,94000,204400,95000"
st "led_rxfrmdrop_o1"
blo "197000,94800"
tm "WireNameMgr"
)
)
on &64
)
*426 (Wire
uid 6962,0
shape (OrthoPolyLine
uid 6963,0
va (VaSet
vasetType 3
)
xt "192750,55000,209000,55000"
pts [
"192750,55000"
"209000,55000"
]
)
start &264
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6966,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6967,0
va (VaSet
)
xt "197000,54000,202600,55000"
st "led_txack_o0"
blo "197000,54800"
tm "WireNameMgr"
)
)
on &65
)
*427 (Wire
uid 6970,0
shape (OrthoPolyLine
uid 6971,0
va (VaSet
vasetType 3
)
xt "192750,93000,209000,93000"
pts [
"192750,93000"
"209000,93000"
]
)
start &285
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6974,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6975,0
va (VaSet
)
xt "197000,92000,202600,93000"
st "led_txack_o1"
blo "197000,92800"
tm "WireNameMgr"
)
)
on &66
)
*428 (Wire
uid 6994,0
shape (OrthoPolyLine
uid 6995,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "192750,49000,209000,49000"
pts [
"192750,49000"
"209000,49000"
]
)
start &262
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 6998,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 6999,0
va (VaSet
)
xt "197000,48000,202300,49000"
st "mac_stat_o0"
blo "197000,48800"
tm "WireNameMgr"
)
)
on &67
)
*429 (Wire
uid 7002,0
shape (OrthoPolyLine
uid 7003,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "192750,87000,209000,87000"
pts [
"192750,87000"
"209000,87000"
]
)
start &283
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7006,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7007,0
va (VaSet
)
xt "197000,86000,202300,87000"
st "mac_stat_o1"
blo "197000,86800"
tm "WireNameMgr"
)
)
on &68
)
*430 (Wire
uid 7010,0
shape (OrthoPolyLine
uid 7011,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "192750,63000,209000,63000"
pts [
"192750,63000"
"209000,63000"
]
)
start &257
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7014,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7015,0
va (VaSet
)
xt "197000,62000,204200,63000"
st "machost_data_o0"
blo "197000,62800"
tm "WireNameMgr"
)
)
on &69
)
*431 (Wire
uid 7018,0
shape (OrthoPolyLine
uid 7019,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "192750,100000,209000,100000"
pts [
"192750,100000"
"209000,100000"
]
)
start &256
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7022,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7023,0
va (VaSet
)
xt "197000,99000,204200,100000"
st "machost_data_o1"
blo "197000,99800"
tm "WireNameMgr"
)
)
on &70
)
*432 (Wire
uid 7026,0
shape (OrthoPolyLine
uid 7027,0
va (VaSet
vasetType 3
)
xt "192750,33000,209000,33000"
pts [
"192750,33000"
"209000,33000"
]
)
start &245
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7030,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7031,0
va (VaSet
)
xt "197000,32000,203800,33000"
st "rx_client_clk_o0"
blo "197000,32800"
tm "WireNameMgr"
)
)
on &71
)
*433 (Wire
uid 7034,0
shape (OrthoPolyLine
uid 7035,0
va (VaSet
vasetType 3
)
xt "192750,70000,209000,70000"
pts [
"192750,70000"
"209000,70000"
]
)
start &274
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7038,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7039,0
va (VaSet
)
xt "197000,69000,203800,70000"
st "rx_client_clk_o1"
blo "197000,69800"
tm "WireNameMgr"
)
)
on &72
)
*434 (Wire
uid 7042,0
shape (OrthoPolyLine
uid 7043,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "192750,40000,209000,40000"
pts [
"192750,40000"
"209000,40000"
]
)
start &244
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7046,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7047,0
va (VaSet
)
xt "197000,39000,201900,40000"
st "rx_data_o0"
blo "197000,39800"
tm "WireNameMgr"
)
)
on &73
)
*435 (Wire
uid 7050,0
shape (OrthoPolyLine
uid 7051,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "192750,77000,209000,77000"
pts [
"192750,77000"
"209000,77000"
]
)
start &246
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7054,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7055,0
va (VaSet
)
xt "197000,76000,201900,77000"
st "rx_data_o1"
blo "197000,76800"
tm "WireNameMgr"
)
)
on &74
)
*436 (Wire
uid 7058,0
shape (OrthoPolyLine
uid 7059,0
va (VaSet
vasetType 3
)
xt "192750,37000,209000,37000"
pts [
"192750,37000"
"209000,37000"
]
)
start &259
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7062,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7063,0
va (VaSet
)
xt "197000,36000,201000,37000"
st "rx_eof_o0"
blo "197000,36800"
tm "WireNameMgr"
)
)
on &75
)
*437 (Wire
uid 7066,0
shape (OrthoPolyLine
uid 7067,0
va (VaSet
vasetType 3
)
xt "192750,74000,209000,74000"
pts [
"192750,74000"
"209000,74000"
]
)
start &281
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7070,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7071,0
va (VaSet
)
xt "197000,73000,201000,74000"
st "rx_eof_o1"
blo "197000,73800"
tm "WireNameMgr"
)
)
on &76
)
*438 (Wire
uid 7074,0
shape (OrthoPolyLine
uid 7075,0
va (VaSet
vasetType 3
)
xt "192750,36000,209000,36000"
pts [
"192750,36000"
"209000,36000"
]
)
start &258
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7078,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7079,0
va (VaSet
)
xt "197000,35000,201000,36000"
st "rx_sof_o0"
blo "197000,35800"
tm "WireNameMgr"
)
)
on &77
)
*439 (Wire
uid 7082,0
shape (OrthoPolyLine
uid 7083,0
va (VaSet
vasetType 3
)
xt "192750,73000,209000,73000"
pts [
"192750,73000"
"209000,73000"
]
)
start &292
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7086,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7087,0
va (VaSet
)
xt "197000,72000,201000,73000"
st "rx_sof_o1"
blo "197000,72800"
tm "WireNameMgr"
)
)
on &78
)
*440 (Wire
uid 7090,0
shape (OrthoPolyLine
uid 7091,0
va (VaSet
vasetType 3
)
xt "192750,38000,209000,38000"
pts [
"192750,38000"
"209000,38000"
]
)
start &260
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7094,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7095,0
va (VaSet
)
xt "197000,37000,203100,38000"
st "rx_src_rdy_o0"
blo "197000,37800"
tm "WireNameMgr"
)
)
on &79
)
*441 (Wire
uid 7098,0
shape (OrthoPolyLine
uid 7099,0
va (VaSet
vasetType 3
)
xt "192750,75000,209000,75000"
pts [
"192750,75000"
"209000,75000"
]
)
start &290
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7102,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7103,0
va (VaSet
)
xt "197000,74000,203100,75000"
st "rx_src_rdy_o1"
blo "197000,74800"
tm "WireNameMgr"
)
)
on &80
)
*442 (Wire
uid 7106,0
shape (OrthoPolyLine
uid 7107,0
va (VaSet
vasetType 3
)
xt "146000,44000,160250,44000"
pts [
"160250,44000"
"146000,44000"
]
)
start &250
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7110,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7111,0
va (VaSet
)
xt "150000,43000,157000,44000"
st "sfp_moddef1_o0"
blo "150000,43800"
tm "WireNameMgr"
)
)
on &81
)
*443 (Wire
uid 7114,0
shape (OrthoPolyLine
uid 7115,0
va (VaSet
vasetType 3
)
xt "147000,81000,160250,81000"
pts [
"160250,81000"
"147000,81000"
]
)
start &251
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7118,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7119,0
va (VaSet
)
xt "149000,80000,156000,81000"
st "sfp_moddef1_o1"
blo "149000,80800"
tm "WireNameMgr"
)
)
on &82
)
*444 (Wire
uid 7122,0
shape (OrthoPolyLine
uid 7123,0
va (VaSet
vasetType 3
)
xt "146000,41000,160250,41000"
pts [
"160250,41000"
"146000,41000"
]
)
start &298
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7126,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7127,0
va (VaSet
)
xt "150000,40000,156100,41000"
st "sfp_ratesel_o0"
blo "150000,40800"
tm "WireNameMgr"
)
)
on &83
)
*445 (Wire
uid 7130,0
shape (OrthoPolyLine
uid 7131,0
va (VaSet
vasetType 3
)
xt "147000,78000,160250,78000"
pts [
"160250,78000"
"147000,78000"
]
)
start &288
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7134,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7135,0
va (VaSet
)
xt "149000,77000,155100,78000"
st "sfp_ratesel_o1"
blo "149000,77800"
tm "WireNameMgr"
)
)
on &84
)
*446 (Wire
uid 7138,0
shape (OrthoPolyLine
uid 7139,0
va (VaSet
vasetType 3
)
xt "146000,39000,160250,39000"
pts [
"160250,39000"
"146000,39000"
]
)
start &297
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7142,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7143,0
va (VaSet
)
xt "150000,38000,157100,39000"
st "sfp_txdisable_o0"
blo "150000,38800"
tm "WireNameMgr"
)
)
on &85
)
*447 (Wire
uid 7146,0
shape (OrthoPolyLine
uid 7147,0
va (VaSet
vasetType 3
)
xt "147000,76000,160250,76000"
pts [
"160250,76000"
"147000,76000"
]
)
start &286
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7150,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7151,0
va (VaSet
)
xt "149000,75000,156100,76000"
st "sfp_txdisable_o1"
blo "149000,75800"
tm "WireNameMgr"
)
)
on &86
)
*448 (Wire
uid 7154,0
shape (OrthoPolyLine
uid 7155,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "192750,50000,209000,50000"
pts [
"192750,50000"
"209000,50000"
]
)
start &263
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7158,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7159,0
va (VaSet
)
xt "197000,49000,202800,50000"
st "stat_word_o0"
blo "197000,49800"
tm "WireNameMgr"
)
)
on &87
)
*449 (Wire
uid 7162,0
shape (OrthoPolyLine
uid 7163,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "192750,86000,209000,86000"
pts [
"192750,86000"
"209000,86000"
]
)
start &279
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7166,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7167,0
va (VaSet
)
xt "197000,85000,202800,86000"
st "stat_word_o1"
blo "197000,85800"
tm "WireNameMgr"
)
)
on &88
)
*450 (Wire
uid 7170,0
shape (OrthoPolyLine
uid 7171,0
va (VaSet
vasetType 3
)
xt "192750,46000,209000,46000"
pts [
"192750,46000"
"209000,46000"
]
)
start &296
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7174,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7175,0
va (VaSet
)
xt "194000,45000,200200,46000"
st "tx_dst_rdy_o0"
blo "194000,45800"
tm "WireNameMgr"
)
)
on &89
)
*451 (Wire
uid 7178,0
shape (OrthoPolyLine
uid 7179,0
va (VaSet
vasetType 3
)
xt "192750,83000,209000,83000"
pts [
"192750,83000"
"209000,83000"
]
)
start &278
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7182,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7183,0
va (VaSet
)
xt "197000,82000,203200,83000"
st "tx_dst_rdy_o1"
blo "197000,82800"
tm "WireNameMgr"
)
)
on &90
)
*452 (Wire
uid 7186,0
shape (OrthoPolyLine
uid 7187,0
va (VaSet
vasetType 3
)
xt "146000,43000,160250,43000"
pts [
"146000,43000"
"160250,43000"
]
)
end &269
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7190,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7191,0
va (VaSet
)
xt "150000,42000,156700,43000"
st "sfp_moddef0_i0"
blo "150000,42800"
tm "WireNameMgr"
)
)
on &91
)
*453 (Wire
uid 7194,0
shape (OrthoPolyLine
uid 7195,0
va (VaSet
vasetType 3
)
xt "147000,80000,160250,80000"
pts [
"147000,80000"
"160250,80000"
]
)
end &284
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7198,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7199,0
va (VaSet
)
xt "149000,79000,155700,80000"
st "sfp_moddef0_i1"
blo "149000,79800"
tm "WireNameMgr"
)
)
on &92
)
*454 (Wire
uid 7340,0
shape (OrthoPolyLine
uid 7341,0
va (VaSet
vasetType 3
)
xt "135750,74000,138000,74000"
pts [
"135750,74000"
"138000,74000"
]
)
start &322
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7344,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7345,0
va (VaSet
)
xt "137000,73000,142800,74000"
st "quanta_tick_o"
blo "137000,73800"
tm "WireNameMgr"
)
)
on &93
)
*455 (Wire
uid 7348,0
shape (OrthoPolyLine
uid 7349,0
va (VaSet
vasetType 3
)
xt "117000,74000,119250,74000"
pts [
"117000,74000"
"119250,74000"
]
)
end &323
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7352,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7353,0
va (VaSet
)
xt "118000,73000,123900,74000"
st "hostclk_125_i"
blo "118000,73800"
tm "WireNameMgr"
)
)
on &7
)
*456 (Wire
uid 7356,0
shape (OrthoPolyLine
uid 7357,0
va (VaSet
vasetType 3
)
xt "117000,76000,119250,76000"
pts [
"117000,76000"
"119250,76000"
]
)
end &321
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7360,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7361,0
va (VaSet
)
xt "115000,75000,117500,76000"
st "reset_i"
blo "115000,75800"
tm "WireNameMgr"
)
)
on &9
)
*457 (Wire
uid 7384,0
shape (OrthoPolyLine
uid 7385,0
va (VaSet
vasetType 3
)
xt "90750,102000,93000,102000"
pts [
"90750,102000"
"93000,102000"
]
)
start &218
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7388,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7389,0
va (VaSet
)
xt "92000,101000,98000,102000"
st "pause_clear_i0"
blo "92000,101800"
tm "WireNameMgr"
)
)
on &94
)
*458 (Wire
uid 7392,0
shape (OrthoPolyLine
uid 7393,0
va (VaSet
vasetType 3
)
xt "90750,103000,93000,103000"
pts [
"90750,103000"
"93000,103000"
]
)
start &219
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7396,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7397,0
va (VaSet
)
xt "92000,102000,98000,103000"
st "pause_clear_i1"
blo "92000,102800"
tm "WireNameMgr"
)
)
on &95
)
*459 (Wire
uid 7400,0
shape (OrthoPolyLine
uid 7401,0
va (VaSet
vasetType 3
)
xt "90750,104000,93000,104000"
pts [
"90750,104000"
"93000,104000"
]
)
start &220
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7404,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7405,0
va (VaSet
)
xt "92000,103000,99000,104000"
st "pause_request_i0"
blo "92000,103800"
tm "WireNameMgr"
)
)
on &96
)
*460 (Wire
uid 7408,0
shape (OrthoPolyLine
uid 7409,0
va (VaSet
vasetType 3
)
xt "90750,105000,93000,105000"
pts [
"90750,105000"
"93000,105000"
]
)
start &221
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7412,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7413,0
va (VaSet
)
xt "92000,104000,99000,105000"
st "pause_request_i1"
blo "92000,104800"
tm "WireNameMgr"
)
)
on &97
)
*461 (Wire
uid 7416,0
shape (OrthoPolyLine
uid 7417,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "192750,66000,209000,66000"
pts [
"209000,66000"
"192750,66000"
]
)
end &304
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7420,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7421,0
va (VaSet
)
xt "193000,65000,196200,66000"
st "spare_i0"
blo "193000,65800"
tm "WireNameMgr"
)
)
on &98
)
*462 (Wire
uid 7424,0
shape (OrthoPolyLine
uid 7425,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "192750,103000,209000,103000"
pts [
"209000,103000"
"192750,103000"
]
)
end &305
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7428,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7429,0
va (VaSet
)
xt "194000,102000,197200,103000"
st "spare_i1"
blo "194000,102800"
tm "WireNameMgr"
)
)
on &99
)
*463 (Wire
uid 7432,0
shape (OrthoPolyLine
uid 7433,0
va (VaSet
vasetType 3
)
xt "192750,59000,209000,59000"
pts [
"192750,59000"
"209000,59000"
]
)
start &301
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7436,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7437,0
va (VaSet
)
xt "197000,58000,203900,59000"
st "led_pausereq_o0"
blo "197000,58800"
tm "WireNameMgr"
)
)
on &100
)
*464 (Wire
uid 7440,0
shape (OrthoPolyLine
uid 7441,0
va (VaSet
vasetType 3
)
xt "192750,96000,209000,96000"
pts [
"192750,96000"
"209000,96000"
]
)
start &302
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7444,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7445,0
va (VaSet
)
xt "197000,95000,203900,96000"
st "led_pausereq_o1"
blo "197000,95800"
tm "WireNameMgr"
)
)
on &101
)
*465 (Wire
uid 7448,0
shape (OrthoPolyLine
uid 7449,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "192750,65000,209000,65000"
pts [
"192750,65000"
"209000,65000"
]
)
start &299
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7452,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7453,0
va (VaSet
)
xt "193000,64000,196500,65000"
st "spare_o0"
blo "193000,64800"
tm "WireNameMgr"
)
)
on &102
)
*466 (Wire
uid 7456,0
shape (OrthoPolyLine
uid 7457,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "192750,102000,209000,102000"
pts [
"192750,102000"
"209000,102000"
]
)
start &300
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7460,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7461,0
va (VaSet
)
xt "194000,101000,197500,102000"
st "spare_o1"
blo "194000,101800"
tm "WireNameMgr"
)
)
on &103
)
*467 (Wire
uid 7717,0
shape (OrthoPolyLine
uid 7718,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "256000,19000,260750,19000"
pts [
"260750,19000"
"256000,19000"
]
)
start &334
sat 32
eat 16
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7723,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7724,0
va (VaSet
)
xt "255000,18000,259600,19000"
st "tx0_data_i"
blo "255000,18800"
tm "WireNameMgr"
)
)
on &24
)
*468 (Wire
uid 7725,0
shape (OrthoPolyLine
uid 7726,0
va (VaSet
vasetType 3
)
xt "287000,20000,289000,20000"
pts [
"287000,20000"
"289000,20000"
]
)
start &154
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7731,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7732,0
va (VaSet
)
xt "294000,19000,297700,20000"
st "tx0_sof_i"
blo "294000,19800"
tm "WireNameMgr"
)
)
on &25
)
*469 (Wire
uid 7733,0
shape (OrthoPolyLine
uid 7734,0
va (VaSet
vasetType 3
)
xt "287000,21000,289000,21000"
pts [
"287000,21000"
"289000,21000"
]
)
start &164
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7739,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7740,0
va (VaSet
)
xt "294000,20000,297700,21000"
st "tx0_eof_i"
blo "294000,20800"
tm "WireNameMgr"
)
)
on &26
)
*470 (Wire
uid 7741,0
shape (OrthoPolyLine
uid 7742,0
va (VaSet
vasetType 3
)
xt "287000,22000,289000,22000"
pts [
"287000,22000"
"289000,22000"
]
)
start &174
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7747,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7748,0
va (VaSet
)
xt "294000,21000,299800,22000"
st "tx0_src_rdy_i"
blo "294000,21800"
tm "WireNameMgr"
)
)
on &27
)
*471 (Wire
uid 7781,0
shape (OrthoPolyLine
uid 7782,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "238000,21000,240250,21000"
pts [
"238000,21000"
"240250,21000"
]
)
end &330
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7787,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7788,0
va (VaSet
)
xt "239000,20000,243900,21000"
st "rx_data_o0"
blo "239000,20800"
tm "WireNameMgr"
)
)
on &73
)
*472 (Wire
uid 7797,0
shape (OrthoPolyLine
uid 7798,0
va (VaSet
vasetType 3
)
xt "220000,23000,222000,23000"
pts [
"220000,23000"
"222000,23000"
]
)
end &122
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7803,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7804,0
va (VaSet
)
xt "221000,22000,225000,23000"
st "rx_eof_o0"
blo "221000,22800"
tm "WireNameMgr"
)
)
on &75
)
*473 (Wire
uid 7813,0
shape (OrthoPolyLine
uid 7814,0
va (VaSet
vasetType 3
)
xt "220000,22000,222000,22000"
pts [
"220000,22000"
"222000,22000"
]
)
end &112
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7819,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7820,0
va (VaSet
)
xt "221000,21000,225000,22000"
st "rx_sof_o0"
blo "221000,21800"
tm "WireNameMgr"
)
)
on &77
)
*474 (Wire
uid 7829,0
shape (OrthoPolyLine
uid 7830,0
va (VaSet
vasetType 3
)
xt "220000,24000,222000,24000"
pts [
"220000,24000"
"222000,24000"
]
)
end &132
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7835,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7836,0
va (VaSet
)
xt "221000,23000,227100,24000"
st "rx_src_rdy_o0"
blo "221000,23800"
tm "WireNameMgr"
)
)
on &79
)
*475 (Wire
uid 7855,0
shape (OrthoPolyLine
uid 7856,0
va (VaSet
vasetType 3
)
xt "256000,20000,260750,20000"
pts [
"260750,20000"
"256000,20000"
]
)
start &335
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7859,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7860,0
va (VaSet
)
xt "255000,19000,261600,20000"
st "rx_ll_sof_out_n"
blo "255000,19800"
tm "WireNameMgr"
)
)
on &104
)
*476 (Wire
uid 7863,0
shape (OrthoPolyLine
uid 7864,0
va (VaSet
vasetType 3
)
xt "256000,21000,260750,21000"
pts [
"260750,21000"
"256000,21000"
]
)
start &336
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7867,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7868,0
va (VaSet
)
xt "255000,20000,261600,21000"
st "rx_ll_eof_out_n"
blo "255000,20800"
tm "WireNameMgr"
)
)
on &105
)
*477 (Wire
uid 7871,0
shape (OrthoPolyLine
uid 7872,0
va (VaSet
vasetType 3
)
xt "256000,22000,260750,22000"
pts [
"260750,22000"
"256000,22000"
]
)
start &337
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7875,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7876,0
va (VaSet
)
xt "255000,21000,263200,22000"
st "rx_ll_src_rdy_out_n"
blo "255000,21800"
tm "WireNameMgr"
)
)
on &106
)
*478 (Wire
uid 7879,0
shape (OrthoPolyLine
uid 7880,0
va (VaSet
vasetType 3
)
xt "238000,19000,240250,19000"
pts [
"238000,19000"
"240250,19000"
]
)
end &328
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7883,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7884,0
va (VaSet
)
xt "239000,18000,241500,19000"
st "reset_i"
blo "239000,18800"
tm "WireNameMgr"
)
)
on &9
)
*479 (Wire
uid 7887,0
shape (OrthoPolyLine
uid 7888,0
va (VaSet
vasetType 3
)
xt "238000,20000,240250,20000"
pts [
"238000,20000"
"240250,20000"
]
)
end &329
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7891,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7892,0
va (VaSet
)
xt "239000,19000,244900,20000"
st "hostclk_125_i"
blo "239000,19800"
tm "WireNameMgr"
)
)
on &7
)
*480 (Wire
uid 7903,0
shape (OrthoPolyLine
uid 7904,0
va (VaSet
vasetType 3
)
xt "227000,22000,229000,22000"
pts [
"227000,22000"
"229000,22000"
]
)
start &114
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7907,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7908,0
va (VaSet
)
xt "228000,21000,234100,22000"
st "rx_ll_sof_in_n"
blo "228000,21800"
tm "WireNameMgr"
)
)
on &107
)
*481 (Wire
uid 7911,0
shape (OrthoPolyLine
uid 7912,0
va (VaSet
vasetType 3
)
xt "227000,23000,229000,23000"
pts [
"227000,23000"
"229000,23000"
]
)
start &124
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7915,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7916,0
va (VaSet
)
xt "228000,22000,234100,23000"
st "rx_ll_eof_in_n"
blo "228000,22800"
tm "WireNameMgr"
)
)
on &108
)
*482 (Wire
uid 7919,0
shape (OrthoPolyLine
uid 7920,0
va (VaSet
vasetType 3
)
xt "227000,24000,229000,24000"
pts [
"227000,24000"
"229000,24000"
]
)
start &134
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7923,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7924,0
va (VaSet
)
xt "228000,23000,235700,24000"
st "rx_ll_src_rdy_in_n"
blo "228000,23800"
tm "WireNameMgr"
)
)
on &109
)
*483 (Wire
uid 7927,0
shape (OrthoPolyLine
uid 7928,0
va (VaSet
vasetType 3
)
xt "227000,25000,229000,25000"
pts [
"227000,25000"
"229000,25000"
]
)
start &144
ss 0
es 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 7931,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 7932,0
va (VaSet
)
xt "228000,24000,235800,25000"
st "rx_ll_dst_rdy_in_n"
blo "228000,24800"
tm "WireNameMgr"
)
)
on &110
)
*484 (Wire
uid 8047,0
shape (OrthoPolyLine
uid 8048,0
va (VaSet
vasetType 3
)
xt "220000,25000,222000,25000"
pts [
"220000,25000"
"222000,25000"
]
)
end &142
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8053,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8054,0
va (VaSet
)
xt "221000,24000,227200,25000"
st "tx_dst_rdy_o0"
blo "221000,24800"
tm "WireNameMgr"
)
)
on &89
)
*485 (Wire
uid 8063,0
shape (OrthoPolyLine
uid 8064,0
va (VaSet
vasetType 3
)
xt "192750,39000,209000,39000"
pts [
"209000,39000"
"192750,39000"
]
)
end &261
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8069,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8070,0
va (VaSet
)
xt "197000,38000,203200,39000"
st "tx_dst_rdy_o0"
blo "197000,38800"
tm "WireNameMgr"
)
)
on &89
)
*486 (Wire
uid 8143,0
shape (OrthoPolyLine
uid 8144,0
va (VaSet
vasetType 3
)
xt "192750,42000,209000,42000"
pts [
"209000,42000"
"192750,42000"
]
)
end &232
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 8149,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 8150,0
va (VaSet
)
xt "194000,41000,199900,42000"
st "hostclk_125_i"
blo "194000,41800"
tm "WireNameMgr"
)
)
on &7
)
*487 (Wire
uid 9882,0
shape (OrthoPolyLine
uid 9883,0
va (VaSet
vasetType 3
)
xt "179750,144000,189000,144000"
pts [
"189000,144000"
"179750,144000"
]
)
end &351
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9886,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9887,0
va (VaSet
)
xt "191250,143000,194050,144000"
st "tx0p_o"
blo "191250,143800"
tm "WireNameMgr"
)
)
on &1
)
*488 (Wire
uid 9888,0
shape (OrthoPolyLine
uid 9889,0
va (VaSet
vasetType 3
)
xt "179750,143000,189000,143000"
pts [
"189000,143000"
"179750,143000"
]
)
end &350
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9892,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9893,0
va (VaSet
)
xt "191250,142000,194050,143000"
st "tx0n_o"
blo "191250,142800"
tm "WireNameMgr"
)
)
on &2
)
*489 (Wire
uid 9894,0
shape (OrthoPolyLine
uid 9895,0
va (VaSet
vasetType 3
)
xt "179750,128000,182000,128000"
pts [
"182000,128000"
"179750,128000"
]
)
end &357
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9898,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9899,0
va (VaSet
)
xt "184250,127000,187050,128000"
st "tx1p_o"
blo "184250,127800"
tm "WireNameMgr"
)
)
on &3
)
*490 (Wire
uid 9900,0
shape (OrthoPolyLine
uid 9901,0
va (VaSet
vasetType 3
)
xt "179750,127000,182000,127000"
pts [
"182000,127000"
"179750,127000"
]
)
end &358
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9904,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9905,0
va (VaSet
)
xt "184250,126000,187050,127000"
st "tx1n_o"
blo "184250,126800"
tm "WireNameMgr"
)
)
on &4
)
*491 (Wire
uid 9906,0
shape (OrthoPolyLine
uid 9907,0
va (VaSet
vasetType 3
)
xt "146000,20000,160250,20000"
pts [
"146000,20000"
"160250,20000"
]
)
end &312
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9910,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9911,0
va (VaSet
)
xt "149000,19000,154900,20000"
st "hostclk_125_i"
blo "149000,19800"
tm "WireNameMgr"
)
)
on &7
)
*492 (Wire
uid 9912,0
shape (OrthoPolyLine
uid 9913,0
va (VaSet
vasetType 3
)
xt "146000,24000,160250,24000"
pts [
"146000,24000"
"160250,24000"
]
)
end &311
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9916,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9917,0
va (VaSet
)
xt "149000,23000,152700,24000"
st "dclk_50_i"
blo "149000,23800"
tm "WireNameMgr"
)
)
on &8
)
*493 (Wire
uid 9918,0
shape (OrthoPolyLine
uid 9919,0
va (VaSet
vasetType 3
)
xt "146000,23000,160250,23000"
pts [
"146000,23000"
"160250,23000"
]
)
end &226
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9922,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9923,0
va (VaSet
)
xt "149250,22000,151750,23000"
st "reset_i"
blo "149250,22800"
tm "WireNameMgr"
)
)
on &9
)
*494 (Wire
uid 9924,0
shape (OrthoPolyLine
uid 9925,0
va (VaSet
vasetType 3
)
xt "147000,73000,160250,73000"
pts [
"147000,73000"
"160250,73000"
]
)
end &236
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9928,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9929,0
va (VaSet
)
xt "148000,72000,150500,73000"
st "rx1p_i"
blo "148000,72800"
tm "WireNameMgr"
)
)
on &10
)
*495 (Wire
uid 9930,0
shape (OrthoPolyLine
uid 9931,0
va (VaSet
vasetType 3
)
xt "147000,72000,160250,72000"
pts [
"147000,72000"
"160250,72000"
]
)
end &235
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9934,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9935,0
va (VaSet
)
xt "148000,71000,150500,72000"
st "rx1n_i"
blo "148000,71800"
tm "WireNameMgr"
)
)
on &11
)
*496 (Wire
uid 9936,0
shape (OrthoPolyLine
uid 9937,0
va (VaSet
vasetType 3
)
xt "146000,36000,160250,36000"
pts [
"146000,36000"
"160250,36000"
]
)
end &234
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9940,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9941,0
va (VaSet
)
xt "148000,35000,150500,36000"
st "rx0p_i"
blo "148000,35800"
tm "WireNameMgr"
)
)
on &12
)
*497 (Wire
uid 9942,0
shape (OrthoPolyLine
uid 9943,0
va (VaSet
vasetType 3
)
xt "146000,35000,160250,35000"
pts [
"146000,35000"
"160250,35000"
]
)
end &233
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9946,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9947,0
va (VaSet
)
xt "148000,34000,150500,35000"
st "rx0n_i"
blo "148000,34800"
tm "WireNameMgr"
)
)
on &13
)
*498 (Wire
uid 9948,0
shape (OrthoPolyLine
uid 9949,0
va (VaSet
vasetType 3
)
xt "192750,76000,209000,76000"
pts [
"209000,76000"
"192750,76000"
]
)
end &289
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9952,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9953,0
va (VaSet
)
xt "200250,75000,206150,76000"
st "rx1_dst_rdy_i"
blo "200250,75800"
tm "WireNameMgr"
)
)
on &14
)
*499 (Wire
uid 9954,0
shape (OrthoPolyLine
uid 9955,0
va (VaSet
vasetType 3
)
xt "146000,40000,160250,40000"
pts [
"146000,40000"
"160250,40000"
]
)
end &270
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9958,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9959,0
va (VaSet
)
xt "149250,39000,155050,40000"
st "sfp0_txfault_i"
blo "149250,39800"
tm "WireNameMgr"
)
)
on &15
)
*500 (Wire
uid 9960,0
shape (OrthoPolyLine
uid 9961,0
va (VaSet
vasetType 3
)
xt "146000,45000,160250,45000"
pts [
"160250,45000"
"146000,45000"
]
)
start &271
ss 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9964,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9965,0
va (VaSet
)
xt "150000,44000,156700,45000"
st "sfp0_moddef0_i"
blo "150000,44800"
tm "WireNameMgr"
)
)
on &16
)
*501 (Wire
uid 9966,0
shape (OrthoPolyLine
uid 9967,0
va (VaSet
vasetType 3
)
xt "146000,38000,160250,38000"
pts [
"146000,38000"
"160250,38000"
]
)
end &268
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9970,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9971,0
va (VaSet
)
xt "149250,37000,153750,38000"
st "sfp0_los_i"
blo "149250,37800"
tm "WireNameMgr"
)
)
on &17
)
*502 (Wire
uid 9972,0
shape (OrthoPolyLine
uid 9973,0
va (VaSet
vasetType 3
)
xt "147000,77000,160250,77000"
pts [
"147000,77000"
"160250,77000"
]
)
end &282
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9976,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9977,0
va (VaSet
)
xt "148250,76000,154050,77000"
st "sfp1_txfault_i"
blo "148250,76800"
tm "WireNameMgr"
)
)
on &18
)
*503 (Wire
uid 9978,0
shape (OrthoPolyLine
uid 9979,0
va (VaSet
vasetType 3
)
xt "147000,75000,160250,75000"
pts [
"147000,75000"
"160250,75000"
]
)
end &276
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9982,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9983,0
va (VaSet
)
xt "148250,74000,152750,75000"
st "sfp1_los_i"
blo "148250,74800"
tm "WireNameMgr"
)
)
on &19
)
*504 (Wire
uid 9984,0
shape (OrthoPolyLine
uid 9985,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "192750,84000,209000,84000"
pts [
"209000,84000"
"192750,84000"
]
)
end &238
es 0
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9988,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9989,0
va (VaSet
)
xt "200250,83000,204850,84000"
st "tx1_data_i"
blo "200250,83800"
tm "WireNameMgr"
)
)
on &20
)
*505 (Wire
uid 9990,0
shape (OrthoPolyLine
uid 9991,0
va (VaSet
vasetType 3
)
xt "192750,80000,209000,80000"
pts [
"209000,80000"
"192750,80000"
]
)
end &273
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 9994,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 9995,0
va (VaSet
)
xt "200250,79000,203950,80000"
st "tx1_sof_i"
blo "200250,79800"
tm "WireNameMgr"
)
)
on &21
)
*506 (Wire
uid 9996,0
shape (OrthoPolyLine
uid 9997,0
va (VaSet
vasetType 3
)
xt "192750,81000,209000,81000"
pts [
"209000,81000"
"192750,81000"
]
)
end &275
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 10000,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10001,0
va (VaSet
)
xt "200250,80000,203950,81000"
st "tx1_eof_i"
blo "200250,80800"
tm "WireNameMgr"
)
)
on &22
)
*507 (Wire
uid 10002,0
shape (OrthoPolyLine
uid 10003,0
va (VaSet
vasetType 3
)
xt "192750,82000,209000,82000"
pts [
"209000,82000"
"192750,82000"
]
)
end &277
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 10006,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10007,0
va (VaSet
)
xt "200250,81000,206050,82000"
st "tx1_src_rdy_i"
blo "200250,81800"
tm "WireNameMgr"
)
)
on &23
)
*508 (Wire
uid 10008,0
shape (OrthoPolyLine
uid 10009,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "147000,84000,160250,84000"
pts [
"147000,84000"
"160250,84000"
]
)
end &240
es 0
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 10012,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10013,0
va (VaSet
)
xt "148250,83000,154650,84000"
st "tx1_ifg_delay_i"
blo "148250,83800"
tm "WireNameMgr"
)
)
on &28
)
*509 (Wire
uid 10014,0
shape (OrthoPolyLine
uid 10015,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "146000,47000,160250,47000"
pts [
"146000,47000"
"160250,47000"
]
)
end &239
es 0
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 10018,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10019,0
va (VaSet
)
xt "149250,46000,155650,47000"
st "tx0_ifg_delay_i"
blo "149250,46800"
tm "WireNameMgr"
)
)
on &29
)
*510 (Wire
uid 10020,0
shape (OrthoPolyLine
uid 10021,0
va (VaSet
vasetType 3
)
xt "146000,25000,160250,25000"
pts [
"146000,25000"
"160250,25000"
]
)
end &227
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 10024,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10025,0
va (VaSet
)
xt "149250,24000,153850,25000"
st "REFCLK1_i"
blo "149250,24800"
tm "WireNameMgr"
)
)
on &30
)
*511 (Wire
uid 10026,0
shape (OrthoPolyLine
uid 10027,0
va (VaSet
vasetType 3
)
xt "146000,26000,160250,26000"
pts [
"146000,26000"
"160250,26000"
]
)
end &228
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 10030,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10031,0
va (VaSet
)
xt "149250,25000,153850,26000"
st "REFCLK2_i"
blo "149250,25800"
tm "WireNameMgr"
)
)
on &31
)
*512 (Wire
uid 10032,0
shape (OrthoPolyLine
uid 10033,0
va (VaSet
vasetType 3
)
xt "147000,82000,160250,82000"
pts [
"160250,82000"
"147000,82000"
]
)
start &272
ss 0
sat 32
eat 16
stc 0
st 0
sf 1
si 0
tg (WTG
uid 10036,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10037,0
va (VaSet
)
xt "149000,81000,155700,82000"
st "sfp1_moddef0_i"
blo "149000,81800"
tm "WireNameMgr"
)
)
on &32
)
*513 (Wire
uid 10038,0
shape (OrthoPolyLine
uid 10039,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "192750,25000,209000,25000"
pts [
"209000,25000"
"192750,25000"
]
)
end &229
es 0
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 10042,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10043,0
va (VaSet
)
xt "200250,24000,206750,25000"
st "machost_addr_i"
blo "200250,24800"
tm "WireNameMgr"
)
)
on &33
)
*514 (Wire
uid 10044,0
shape (OrthoPolyLine
uid 10045,0
va (VaSet
vasetType 3
)
xt "192750,62000,209000,62000"
pts [
"209000,62000"
"192750,62000"
]
)
end &253
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 10048,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10049,0
va (VaSet
)
xt "200250,61000,206450,62000"
st "machost_wr0_i"
blo "200250,61800"
tm "WireNameMgr"
)
)
on &34
)
*515 (Wire
uid 10050,0
shape (OrthoPolyLine
uid 10051,0
va (VaSet
vasetType 3
)
xt "192750,61000,209000,61000"
pts [
"209000,61000"
"192750,61000"
]
)
end &252
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 10054,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10055,0
va (VaSet
)
xt "200250,60000,206350,61000"
st "machost_rd0_i"
blo "200250,60800"
tm "WireNameMgr"
)
)
on &35
)
*516 (Wire
uid 10056,0
shape (OrthoPolyLine
uid 10057,0
va (VaSet
vasetType 3
)
xt "192750,98000,209000,98000"
pts [
"209000,98000"
"192750,98000"
]
)
end &254
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 10060,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10061,0
va (VaSet
)
xt "197250,97000,203350,98000"
st "machost_rd1_i"
blo "197250,97800"
tm "WireNameMgr"
)
)
on &36
)
*517 (Wire
uid 10062,0
shape (OrthoPolyLine
uid 10063,0
va (VaSet
vasetType 3
)
xt "192750,99000,209000,99000"
pts [
"209000,99000"
"192750,99000"
]
)
end &255
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 10066,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10067,0
va (VaSet
)
xt "197250,98000,203450,99000"
st "machost_wr1_i"
blo "197250,98800"
tm "WireNameMgr"
)
)
on &37
)
*518 (Wire
uid 10068,0
shape (OrthoPolyLine
uid 10069,0
va (VaSet
vasetType 3
lineWidth 2
)
xt "192750,26000,209000,26000"
pts [
"209000,26000"
"192750,26000"
]
)
end &230
es 0
sat 16
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
uid 10072,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10073,0
va (VaSet
)
xt "200250,25000,206650,26000"
st "machost_data_i"
blo "200250,25800"
tm "WireNameMgr"
)
)
on &38
)
*519 (Wire
uid 10074,0
shape (OrthoPolyLine
uid 10075,0
va (VaSet
vasetType 3
)
xt "192750,72000,209000,72000"
pts [
"209000,72000"
"192750,72000"
]
)
end &249
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 10078,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10079,0
va (VaSet
)
xt "200250,71000,206050,72000"
st "rx1_fifo_clk_i"
blo "200250,71800"
tm "WireNameMgr"
)
)
on &57
)
*520 (Wire
uid 10080,0
shape (OrthoPolyLine
uid 10081,0
va (VaSet
vasetType 3
)
xt "192750,79000,209000,79000"
pts [
"209000,79000"
"192750,79000"
]
)
end &237
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 10084,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10085,0
va (VaSet
)
xt "200250,78000,206050,79000"
st "tx1_fifo_clk_i"
blo "200250,78800"
tm "WireNameMgr"
)
)
on &58
)
*521 (Wire
uid 10086,0
shape (OrthoPolyLine
uid 10087,0
va (VaSet
vasetType 3
)
xt "192750,53000,209000,53000"
pts [
"209000,53000"
"192750,53000"
]
)
end &306
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 10090,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10091,0
va (VaSet
)
xt "199750,52000,205750,53000"
st "pause_clear_i0"
blo "199750,52800"
tm "WireNameMgr"
)
)
on &94
)
*522 (Wire
uid 10092,0
shape (OrthoPolyLine
uid 10093,0
va (VaSet
vasetType 3
)
xt "192750,90000,209000,90000"
pts [
"209000,90000"
"192750,90000"
]
)
end &308
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 10096,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10097,0
va (VaSet
)
xt "199750,89000,205750,90000"
st "pause_clear_i1"
blo "199750,89800"
tm "WireNameMgr"
)
)
on &95
)
*523 (Wire
uid 10098,0
shape (OrthoPolyLine
uid 10099,0
va (VaSet
vasetType 3
)
xt "192750,52000,209000,52000"
pts [
"209000,52000"
"192750,52000"
]
)
end &307
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 10102,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10103,0
va (VaSet
)
xt "199750,51000,206750,52000"
st "pause_request_i0"
blo "199750,51800"
tm "WireNameMgr"
)
)
on &96
)
*524 (Wire
uid 10104,0
shape (OrthoPolyLine
uid 10105,0
va (VaSet
vasetType 3
)
xt "192750,89000,209000,89000"
pts [
"209000,89000"
"192750,89000"
]
)
end &309
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 10108,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10109,0
va (VaSet
)
xt "199750,88000,206750,89000"
st "pause_request_i1"
blo "199750,88800"
tm "WireNameMgr"
)
)
on &97
)
*525 (Wire
uid 10110,0
shape (OrthoPolyLine
uid 10111,0
va (VaSet
vasetType 3
)
xt "146000,30000,160250,30000"
pts [
"146000,30000"
"160250,30000"
]
)
end &303
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 10114,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10115,0
va (VaSet
)
xt "148750,29000,154550,30000"
st "quanta_tick_o"
blo "148750,29800"
tm "WireNameMgr"
)
)
on &93
)
*526 (Wire
uid 10116,0
shape (OrthoPolyLine
uid 10117,0
va (VaSet
vasetType 3
)
xt "280000,20000,282000,20000"
pts [
"280000,20000"
"282000,20000"
]
)
end &152
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 10120,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10121,0
va (VaSet
)
xt "281750,19000,288350,20000"
st "rx_ll_sof_out_n"
blo "281750,19800"
tm "WireNameMgr"
)
)
on &104
)
*527 (Wire
uid 10122,0
shape (OrthoPolyLine
uid 10123,0
va (VaSet
vasetType 3
)
xt "280000,21000,282000,21000"
pts [
"280000,21000"
"282000,21000"
]
)
end &162
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 10126,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10127,0
va (VaSet
)
xt "281750,20000,288350,21000"
st "rx_ll_eof_out_n"
blo "281750,20800"
tm "WireNameMgr"
)
)
on &105
)
*528 (Wire
uid 10128,0
shape (OrthoPolyLine
uid 10129,0
va (VaSet
vasetType 3
)
xt "280000,22000,282000,22000"
pts [
"280000,22000"
"282000,22000"
]
)
end &172
es 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 10132,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10133,0
va (VaSet
)
xt "281750,21000,289950,22000"
st "rx_ll_src_rdy_out_n"
blo "281750,21800"
tm "WireNameMgr"
)
)
on &106
)
*529 (Wire
uid 10134,0
shape (OrthoPolyLine
uid 10135,0
va (VaSet
vasetType 3
)
xt "238000,22000,240250,22000"
pts [
"238000,22000"
"240250,22000"
]
)
end &331
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 10138,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10139,0
va (VaSet
)
xt "240000,21000,246100,22000"
st "rx_ll_sof_in_n"
blo "240000,21800"
tm "WireNameMgr"
)
)
on &107
)
*530 (Wire
uid 10140,0
shape (OrthoPolyLine
uid 10141,0
va (VaSet
vasetType 3
)
xt "238000,23000,240250,23000"
pts [
"238000,23000"
"240250,23000"
]
)
end &332
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 10144,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10145,0
va (VaSet
)
xt "240000,22000,246100,23000"
st "rx_ll_eof_in_n"
blo "240000,22800"
tm "WireNameMgr"
)
)
on &108
)
*531 (Wire
uid 10146,0
shape (OrthoPolyLine
uid 10147,0
va (VaSet
vasetType 3
)
xt "238000,24000,240250,24000"
pts [
"238000,24000"
"240250,24000"
]
)
end &333
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 10150,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10151,0
va (VaSet
)
xt "229000,23000,236700,24000"
st "rx_ll_src_rdy_in_n"
blo "229000,23800"
tm "WireNameMgr"
)
)
on &109
)
*532 (Wire
uid 10152,0
shape (OrthoPolyLine
uid 10153,0
va (VaSet
vasetType 3
)
xt "238000,25000,240250,25000"
pts [
"238000,25000"
"240250,25000"
]
)
end &338
ss 0
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 10156,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 10157,0
va (VaSet
)
xt "229000,24000,236800,25000"
st "rx_ll_dst_rdy_in_n"
blo "229000,24800"
tm "WireNameMgr"
)
)
on &110
)
*533 (Wire
uid 11012,0
shape (OrthoPolyLine
uid 11013,0
va (VaSet
vasetType 3
)
xt "154000,89000,160250,89000"
pts [
"154000,89000"
"160250,89000"
]
)
end &313
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 11018,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11019,0
va (VaSet
)
xt "155000,88000,157500,89000"
st "reset_i"
blo "155000,88800"
tm "WireNameMgr"
)
)
on &9
)
*534 (Wire
uid 11020,0
shape (OrthoPolyLine
uid 11021,0
va (VaSet
vasetType 3
)
xt "154000,90000,160250,90000"
pts [
"154000,90000"
"160250,90000"
]
)
end &314
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 11026,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11027,0
va (VaSet
)
xt "155000,89000,157500,90000"
st "reset_i"
blo "155000,89800"
tm "WireNameMgr"
)
)
on &9
)
*535 (Wire
uid 11028,0
shape (OrthoPolyLine
uid 11029,0
va (VaSet
vasetType 3
)
xt "154000,91000,160250,91000"
pts [
"154000,91000"
"160250,91000"
]
)
end &315
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 11034,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11035,0
va (VaSet
)
xt "155000,90000,157500,91000"
st "reset_i"
blo "155000,90800"
tm "WireNameMgr"
)
)
on &9
)
*536 (Wire
uid 11036,0
shape (OrthoPolyLine
uid 11037,0
va (VaSet
vasetType 3
)
xt "154000,92000,160250,92000"
pts [
"154000,92000"
"160250,92000"
]
)
end &316
sat 16
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
uid 11042,0
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
uid 11043,0
va (VaSet
)
xt "155000,91000,157500,92000"
st "reset_i"
blo "155000,91800"
tm "WireNameMgr"
)
)
on &9
)
]
bg "65535,65535,65535"
grid (Grid
origin "0,0"
isVisible 1
isActive 1
xSpacing 1000
xySpacing 1000
xShown 1
yShown 1
color "26368,26368,26368"
)
packageList *537 (PackageList
uid 1736,0
stg "VerticalLayoutStrategy"
textVec [
*538 (Text
uid 1737,0
va (VaSet
font "courier,8,1"
)
xt "0,0,6500,900"
st "Package List"
blo "0,700"
)
*539 (MLText
uid 1738,0
va (VaSet
)
xt "0,900,12100,5900"
st "library ieee;
use ieee.std_logic_1164.ALL;
use ieee.std_logic_arith.all;
use ieee.std_logic_unsigned.all;
USE ieee.numeric_std.all;"
tm "PackageList"
)
]
)
compDirBlock (MlTextGroup
uid 1739,0
stg "VerticalLayoutStrategy"
textVec [
*540 (Text
uid 1740,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "20000,0,30000,900"
st "Compiler Directives"
blo "20000,700"
)
*541 (Text
uid 1741,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "20000,900,31500,1800"
st "Pre-module directives:"
blo "20000,1600"
)
*542 (MLText
uid 1742,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,1800,30100,3600"
st "`resetall
`timescale 1ns/10ps"
tm "BdCompilerDirectivesTextMgr"
)
*543 (Text
uid 1743,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "20000,3600,32000,4500"
st "Post-module directives:"
blo "20000,4300"
)
*544 (MLText
uid 1744,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,0,20000,0"
tm "BdCompilerDirectivesTextMgr"
)
*545 (Text
uid 1745,0
va (VaSet
isHidden 1
font "courier,8,1"
)
xt "20000,4500,31500,5400"
st "End-module directives:"
blo "20000,5200"
)
*546 (MLText
uid 1746,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "20000,5400,20000,5400"
tm "BdCompilerDirectivesTextMgr"
)
]
associable 1
)
windowSize "1596,3,3204,1201"
viewArea "-4338,-45336,305387,184554"
cachedDiagramExtent "0,0,299800,153000"
hasePageBreakOrigin 1
pageBreakOrigin "0,0"
lastUid 11177,0
defaultCommentText (CommentText
shape (Rectangle
layer 0
va (VaSet
vasetType 1
fg "65280,65280,46080"
lineColor "0,0,32768"
)
xt "0,0,15000,5000"
)
text (MLText
va (VaSet
fg "0,0,32768"
font "charter,10,0"
)
xt "200,200,2100,1400"
st "
Text
"
tm "CommentText"
wrapOption 3
visibleHeight 4600
visibleWidth 14600
)
)
defaultPanel (Panel
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "32768,0,0"
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (Text
va (VaSet
font "clean,10,0"
)
xt "1000,950,4000,1950"
st "Panel0"
blo "1000,1750"
tm "PanelText"
)
)
)
defaultBlk (Blk
shape (Rectangle
va (VaSet
vasetType 1
fg "39936,56832,65280"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*547 (Text
va (VaSet
font "charter,10,0"
)
xt "1750,3650,6550,4850"
st "<library>"
blo "1750,4650"
tm "BdLibraryNameMgr"
)
*548 (Text
va (VaSet
font "charter,10,0"
)
xt "1750,4850,6050,6050"
st "<block>"
blo "1750,5850"
tm "BlkNameMgr"
)
*549 (Text
va (VaSet
font "charter,10,0"
)
xt "1750,6050,3650,7250"
st "U_0"
blo "1750,7050"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "clean,8,0"
)
xt "1750,13650,1750,13650"
)
header ""
)
elements [
]
)
)
defaultMWComponent (MWC
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*550 (Text
va (VaSet
font "helvetica,8,1"
)
xt "1000,3650,3800,4650"
st "Library"
blo "1000,4450"
)
*551 (Text
va (VaSet
font "helvetica,8,1"
)
xt "1000,4650,7800,5650"
st "MWComponent"
blo "1000,5450"
)
*552 (Text
va (VaSet
font "helvetica,8,1"
)
xt "1000,5650,2600,6650"
st "U_0"
blo "1000,6450"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "courier,8,0"
)
xt "-6000,1650,-6000,1650"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
prms (Property
pclass "params"
pname "params"
ptn "String"
)
visOptions (mwParamsVisibilityOptions
)
)
defaultSaComponent (SaComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*553 (Text
va (VaSet
font "helvetica,8,1"
)
xt "1000,3650,3800,4650"
st "Library"
blo "1000,4450"
tm "BdLibraryNameMgr"
)
*554 (Text
va (VaSet
font "helvetica,8,1"
)
xt "1000,4650,7200,5650"
st "SaComponent"
blo "1000,5450"
tm "CptNameMgr"
)
*555 (Text
va (VaSet
font "helvetica,8,1"
)
xt "1000,5650,2600,6650"
st "U_0"
blo "1000,6450"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "clean,8,0"
)
xt "-6000,1650,-6000,1650"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
archFileType "UNKNOWN"
)
defaultVhdlComponent (VhdlComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*556 (Text
va (VaSet
font "helvetica,8,1"
)
xt "500,3650,3300,4650"
st "Library"
blo "500,4450"
)
*557 (Text
va (VaSet
font "helvetica,8,1"
)
xt "500,4650,7400,5650"
st "VhdlComponent"
blo "500,5450"
)
*558 (Text
va (VaSet
font "helvetica,8,1"
)
xt "500,5650,2100,6650"
st "U_0"
blo "500,6450"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "clean,8,0"
)
xt "-6500,1650,-6500,1650"
)
header ""
)
elements [
]
)
portVis (PortSigDisplay
)
entityPath ""
archName ""
archPath ""
)
defaultVerilogComponent (VerilogComponent
shape (Rectangle
va (VaSet
vasetType 1
fg "0,65535,0"
lineColor "0,32896,0"
lineWidth 2
)
xt "-750,0,8750,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*559 (Text
va (VaSet
font "helvetica,8,1"
)
xt "-250,3650,2550,4650"
st "Library"
blo "-250,4450"
)
*560 (Text
va (VaSet
font "helvetica,8,1"
)
xt "-250,4650,7650,5650"
st "VerilogComponent"
blo "-250,5450"
)
*561 (Text
va (VaSet
font "helvetica,8,1"
)
xt "-250,5650,1350,6650"
st "U_0"
blo "-250,6450"
tm "InstanceNameMgr"
)
]
)
ga (GenericAssociation
ps "EdgeToEdgeStrategy"
matrix (Matrix
text (MLText
va (VaSet
font "clean,8,0"
)
xt "-7250,1650,-7250,1650"
)
header ""
)
elements [
]
)
entityPath ""
)
defaultHdlText (HdlText
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,37120"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,8000,10000"
)
ttg (MlTextGroup
ps "CenterOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*562 (Text
va (VaSet
font "charter,8,0"
)
xt "3250,4100,4650,5100"
st "eb1"
blo "3250,4900"
tm "HdlTextNameMgr"
)
*563 (Text
va (VaSet
font "charter,8,0"
)
xt "3250,5100,3750,6100"
st "1"
blo "3250,5900"
tm "HdlTextNumberMgr"
)
]
)
)
defaultEmbeddedText (EmbeddedText
commentText (CommentText
ps "CenterOffsetStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,18000,5000"
)
text (MLText
va (VaSet
font "clean,8,0"
)
xt "200,200,2200,1000"
st "
Text
"
tm "HdlTextMgr"
wrapOption 3
visibleHeight 4600
visibleWidth 17600
)
)
)
defaultGlobalConnector (GlobalConnector
shape (Circle
va (VaSet
vasetType 1
fg "65535,65535,0"
)
xt "-1000,-1000,1000,1000"
radius 1000
)
name (Text
va (VaSet
font "clean,8,0"
)
xt "-250,-400,250,400"
st "G"
blo "-250,300"
)
)
defaultRipper (Ripper
ps "OnConnectorStrategy"
shape (Line2D
pts [
"0,0"
"1000,1000"
]
va (VaSet
vasetType 1
)
xt "0,0,1000,1000"
)
)
defaultBdJunction (BdJunction
ps "OnConnectorStrategy"
shape (Circle
va (VaSet
vasetType 1
)
xt "-400,-400,400,400"
radius 400
)
)
defaultPortIoIn (PortIoIn
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "-2000,-375,-500,375"
)
(Line
sl 0
ro 270
xt "-500,0,0,0"
pts [
"-500,0"
"0,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "-1375,-1000,-1375,-1000"
ju 2
blo "-1375,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoOut (PortIoOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Pentagon
sl 0
ro 270
xt "500,-375,2000,375"
)
(Line
sl 0
ro 270
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "625,-1000,625,-1000"
blo "625,-1000"
tm "WireNameMgr"
)
)
)
defaultPortIoInOut (PortIoInOut
shape (CompositeShape
va (VaSet
vasetType 1
fg "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultPortIoBuffer (PortIoBuffer
shape (CompositeShape
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
)
optionalChildren [
(Hexagon
sl 0
xt "500,-375,2000,375"
)
(Line
sl 0
xt "0,0,500,0"
pts [
"0,0"
"500,0"
]
)
]
)
stc 0
sf 1
tg (WTG
ps "PortIoTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
isHidden 1
)
xt "0,-375,0,-375"
blo "0,-375"
tm "WireNameMgr"
)
)
)
defaultSignal (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-100,1600,900"
st "sig0"
blo "0,700"
tm "WireNameMgr"
)
)
)
defaultBus (Wire
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
sty 1
stc 0
st 0
sf 1
si 0
tg (WTG
ps "ConnStartEndStrategy"
stg "STSignalDisplayStrategy"
f (Text
va (VaSet
)
xt "0,-100,2300,900"
st "dbus0"
blo "0,700"
tm "WireNameMgr"
)
)
)
defaultBundle (Bundle
shape (OrthoPolyLine
va (VaSet
vasetType 3
lineColor "32768,0,0"
lineWidth 2
)
pts [
"0,0"
"0,0"
]
)
ss 0
es 0
sat 32
eat 32
textGroup (BiTextGroup
ps "ConnStartEndStrategy"
stg "VerticalLayoutStrategy"
first (Text
va (VaSet
font "charter,8,0"
)
xt "0,-100,3100,900"
st "bundle0"
blo "0,700"
tm "BundleNameMgr"
)
second (MLText
va (VaSet
font "charter,8,0"
)
xt "0,900,600,1900"
st "()"
tm "BundleContentsMgr"
)
)
bundleNet &0
)
defaultPortMapFrame (PortMapFrame
ps "PortMapFrameStrategy"
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "0,0,32768"
lineWidth 2
)
xt "0,0,10000,12000"
)
portMapText (BiTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
first (MLText
va (VaSet
font "charter,10,0"
)
)
second (MLText
va (VaSet
font "charter,10,0"
)
tm "PortMapTextMgr"
)
)
)
defaultGenFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 2
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "charter,10,0"
)
xt "-450,-1150,14950,50"
st "g0: FOR i IN 0 TO n GENERATE"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1350"
)
num (Text
va (VaSet
font "charter,10,0"
)
xt "250,100,850,1300"
st "1"
blo "250,1100"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*564 (Text
va (VaSet
font "charter,10,1"
)
xt "12500,20000,23700,21300"
st "Frame Declarations"
blo "12500,21000"
)
*565 (MLText
va (VaSet
font "charter,10,0"
)
xt "12500,21300,12500,21300"
tm "BdFrameDeclTextMgr"
)
]
)
)
defaultBlockFrame (Frame
shape (RectFrame
va (VaSet
vasetType 1
fg "65535,65535,65535"
lineColor "26368,26368,26368"
lineStyle 1
lineWidth 2
)
xt "0,0,20000,20000"
)
title (TextAssociate
ps "TopLeftStrategy"
text (MLText
va (VaSet
font "charter,10,0"
)
xt "-300,-1150,9300,50"
st "b0: BLOCK (guard)"
tm "FrameTitleTextMgr"
)
)
seqNum (FrameSequenceNumber
ps "TopLeftStrategy"
shape (Rectangle
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "50,50,1050,1350"
)
num (Text
va (VaSet
font "charter,10,0"
)
xt "250,100,850,1300"
st "1"
blo "250,1100"
tm "FrameSeqNumMgr"
)
)
decls (MlTextGroup
ps "BottomRightOffsetStrategy"
stg "VerticalLayoutStrategy"
textVec [
*566 (Text
va (VaSet
font "charter,10,1"
)
xt "12500,20000,23700,21300"
st "Frame Declarations"
blo "12500,21000"
)
*567 (MLText
va (VaSet
font "charter,10,0"
)
xt "12500,21300,12500,21300"
tm "BdFrameDeclTextMgr"
)
]
)
style 3
)
defaultSaCptPort (CptPort
ps "OnEdgeStrategy"
shape (Triangle
ro 90
va (VaSet
vasetType 1
fg "0,65535,0"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultSaCptPortBuffer (CptPort
ps "OnEdgeStrategy"
shape (Diamond
va (VaSet
vasetType 1
fg "65535,65535,65535"
)
xt "0,0,750,750"
)
tg (CPTG
ps "CptPortTextPlaceStrategy"
stg "VerticalLayoutStrategy"
f (Text
va (VaSet
)
xt "0,750,1700,1750"
st "Port"
blo "0,1550"
)
)
thePort (LogicalPort
m 3
decl (Decl
n "Port"
t ""
o 0
)
)
)
defaultDeclText (MLText
va (VaSet
font "charter,10,0"
)
)
archDeclarativeBlock (BdArchDeclBlock
uid 1,0
stg "BdArchDeclBlockLS"
declLabel (Text
uid 2,0
va (VaSet
font "helvetica,8,1"
)
xt "0,9400,5500,10400"
st "Declarations"
blo "0,10200"
)
portLabel (Text
uid 3,0
va (VaSet
font "helvetica,8,1"
)
xt "0,10400,2400,11400"
st "Ports:"
blo "0,11200"
)
preUserLabel (Text
uid 4,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "0,9400,3700,10400"
st "Pre User:"
blo "0,10200"
)
preUserText (MLText
uid 5,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "0,9400,0,9400"
tm "BdDeclarativeTextMgr"
)
diagSignalLabel (Text
uid 6,0
va (VaSet
font "helvetica,8,1"
)
xt "0,11400,7200,12400"
st "Diagram Signals:"
blo "0,12200"
)
postUserLabel (Text
uid 7,0
va (VaSet
isHidden 1
font "helvetica,8,1"
)
xt "0,9400,4700,10400"
st "Post User:"
blo "0,10200"
)
postUserText (MLText
uid 8,0
va (VaSet
isHidden 1
font "courier,8,0"
)
xt "0,9400,0,9400"
tm "BdDeclarativeTextMgr"
)
)
commonDM (CommonDM
ldm (LogicalDM
suid 153,0
usingSuid 1
emptyRow *568 (LEmptyRow
)
uid 1749,0
optionalChildren [
*569 (RefLabelRowHdr
)
*570 (TitleRowHdr
)
*571 (FilterRowHdr
)
*572 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*573 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*574 (GroupColHdr
tm "GroupColHdrMgr"
)
*575 (NameColHdr
tm "BlockDiagramNameColHdrMgr"
)
*576 (ModeColHdr
tm "BlockDiagramModeColHdrMgr"
)
*577 (TypeColHdr
tm "BlockDiagramTypeColHdrMgr"
)
*578 (BoundsColHdr
tm "BlockDiagramBoundsColHdrMgr"
)
*579 (InitColHdr
tm "BlockDiagramInitColHdrMgr"
)
*580 (EolColHdr
tm "BlockDiagramEolColHdrMgr"
)
*581 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx0p_o"
t "std_logic"
prec "-- 1000BASE-X PCS/PMA Interface - EMAC0"
preAdd 0
posAdd 0
o 1
suid 1,0
)
)
uid 1584,0
)
*582 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx0n_o"
t "std_logic"
preAdd 0
posAdd 0
o 2
suid 2,0
)
)
uid 1586,0
)
*583 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx1p_o"
t "std_logic"
prec "-- 1000BASE-X PCS/PMA Interface - EMAC0"
preAdd 0
posAdd 0
o 7
suid 7,0
)
)
uid 1596,0
)
*584 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx1n_o"
t "std_logic"
preAdd 0
posAdd 0
o 8
suid 8,0
)
)
uid 1598,0
)
*585 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sfp0_moddef2_io"
t "std_logic"
o 16
suid 16,0
)
)
uid 1614,0
)
*586 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sfp1_moddef2_io"
t "std_logic"
o 20
suid 20,0
)
)
uid 1622,0
)
*587 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "hostclk_125_i"
t "std_logic"
preAdd 0
posAdd 0
o 36
suid 36,0
)
)
uid 1654,0
)
*588 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "dclk_50_i"
t "std_ulogic"
preAdd 0
posAdd 0
o 37
suid 37,0
)
)
uid 1656,0
)
*589 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "reset_i"
t "std_logic"
prec "-----------------------------------------------------------------------
-- Signal Declarations
-----------------------------------------------------------------------

 -- Global asynchronous reset"
preAdd 0
o 38
suid 38,0
)
)
uid 1658,0
)
*590 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx1p_i"
t "std_logic"
preAdd 0
posAdd 0
o 39
suid 39,0
)
)
uid 1660,0
)
*591 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx1n_i"
t "std_logic"
preAdd 0
posAdd 0
o 40
suid 40,0
)
)
uid 1662,0
)
*592 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx0p_i"
t "std_logic"
preAdd 0
posAdd 0
o 41
suid 41,0
)
)
uid 1664,0
)
*593 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx0n_i"
t "std_logic"
preAdd 0
posAdd 0
o 42
suid 42,0
)
)
uid 1666,0
)
*594 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx1_dst_rdy_i"
t "std_logic"
o 44
suid 44,0
)
)
uid 1670,0
)
*595 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sfp0_txfault_i"
t "std_logic"
o 45
suid 45,0
)
)
uid 1672,0
)
*596 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sfp0_moddef0_i"
t "std_logic"
o 46
suid 46,0
)
)
uid 1674,0
)
*597 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sfp0_los_i"
t "std_logic"
o 47
suid 47,0
)
)
uid 1676,0
)
*598 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sfp1_txfault_i"
t "std_logic"
o 48
suid 48,0
)
)
uid 1678,0
)
*599 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sfp1_los_i"
t "std_logic"
o 49
suid 49,0
)
)
uid 1680,0
)
*600 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx1_data_i"
t "std_logic_vector"
b "(7 DOWNTO 0)"
prec "-- address swap transmitter connections - EMAC0"
preAdd 0
o 50
suid 50,0
)
)
uid 1682,0
)
*601 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx1_sof_i"
t "std_logic"
o 51
suid 51,0
)
)
uid 1684,0
)
*602 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx1_eof_i"
t "std_logic"
o 52
suid 52,0
)
)
uid 1686,0
)
*603 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx1_src_rdy_i"
t "std_logic"
o 53
suid 53,0
)
)
uid 1688,0
)
*604 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx0_data_i"
t "std_logic_vector"
b "(7 DOWNTO 0)"
prec "-- address swap transmitter connections - EMAC0"
preAdd 0
o 54
suid 54,0
)
)
uid 1690,0
)
*605 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx0_sof_i"
t "std_logic"
o 55
suid 55,0
)
)
uid 1692,0
)
*606 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx0_eof_i"
t "std_logic"
o 56
suid 56,0
)
)
uid 1694,0
)
*607 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx0_src_rdy_i"
t "std_logic"
o 57
suid 57,0
)
)
uid 1696,0
)
*608 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx1_ifg_delay_i"
t "std_logic_vector"
b "(7 downto 0)"
o 64
suid 64,0
)
)
uid 1710,0
)
*609 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx0_ifg_delay_i"
t "std_logic_vector"
b "(7 downto 0)"
o 67
suid 67,0
)
)
uid 1716,0
)
*610 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "REFCLK1_i"
t "std_logic"
o 68
suid 68,0
)
)
uid 1718,0
)
*611 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "REFCLK2_i"
t "std_logic"
o 69
suid 69,0
)
)
uid 1720,0
)
*612 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sfp1_moddef0_i"
t "std_logic"
o 70
suid 70,0
)
)
uid 1722,0
)
*613 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "machost_addr_i"
t "std_logic_vector"
b "(10 DOWNTO 0)"
o 71
suid 71,0
)
)
uid 1724,0
)
*614 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "machost_wr0_i"
t "std_logic"
o 72
suid 72,0
)
)
uid 1726,0
)
*615 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "machost_rd0_i"
t "std_logic"
o 73
suid 73,0
)
)
uid 1728,0
)
*616 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "machost_rd1_i"
t "std_logic"
o 74
suid 74,0
)
)
uid 1730,0
)
*617 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "machost_wr1_i"
t "std_logic"
o 75
suid 75,0
)
)
uid 1732,0
)
*618 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "machost_data_i"
t "std_logic_vector"
b "(63 downto 0)"
o 76
suid 76,0
)
)
uid 1734,0
)
*619 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sim_conf_busy"
t "boolean"
prec "------------------------------------------------------------------
      -- Test Bench Semaphores
      ------------------------------------------------------------------"
preAdd 0
posAdd 0
o 77
suid 78,0
)
)
uid 4371,0
)
*620 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "monitor1_finished_10m"
t "boolean"
preAdd 0
posAdd 0
o 80
suid 85,0
)
)
uid 4373,0
)
*621 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "monitor1_finished_100m"
t "boolean"
preAdd 0
posAdd 0
o 79
suid 86,0
)
)
uid 4375,0
)
*622 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "monitor1_finished_1g"
t "boolean"
preAdd 0
posAdd 0
o 78
suid 87,0
)
)
uid 4377,0
)
*623 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "monitor0_finished_10m"
t "boolean"
preAdd 0
posAdd 0
o 80
suid 88,0
)
)
uid 4379,0
)
*624 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "monitor0_finished_100m"
t "boolean"
preAdd 0
posAdd 0
o 79
suid 89,0
)
)
uid 4381,0
)
*625 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "monitor0_finished_1g"
t "boolean"
preAdd 0
posAdd 0
o 78
suid 90,0
)
)
uid 4383,0
)
*626 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "rx1_fifo_clk_i"
t "std_logic"
preAdd 0
posAdd 0
o 82
suid 91,0
)
)
uid 4411,0
)
*627 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "tx1_fifo_clk_i"
t "std_logic"
preAdd 0
o 83
suid 92,0
)
)
uid 4413,0
)
*628 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "led_linkup_o0"
t "std_logic"
o 84
suid 93,0
)
)
uid 7200,0
)
*629 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "led_linkup_o1"
t "std_logic"
o 85
suid 94,0
)
)
uid 7202,0
)
*630 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "led_rxdvalid_o0"
t "std_logic"
o 86
suid 95,0
)
)
uid 7204,0
)
*631 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "led_rxdvalid_o1"
t "std_logic"
o 87
suid 96,0
)
)
uid 7206,0
)
*632 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "led_rxfrmdrop_o0"
t "std_logic"
o 88
suid 97,0
)
)
uid 7208,0
)
*633 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "led_rxfrmdrop_o1"
t "std_logic"
o 89
suid 98,0
)
)
uid 7210,0
)
*634 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "led_txack_o0"
t "std_logic"
o 90
suid 99,0
)
)
uid 7212,0
)
*635 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "led_txack_o1"
t "std_logic"
o 91
suid 100,0
)
)
uid 7214,0
)
*636 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "mac_stat_o0"
t "std_logic_vector"
b "( 63 DOWNTO 0 )"
o 94
suid 103,0
)
)
uid 7220,0
)
*637 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "mac_stat_o1"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 95
suid 104,0
)
)
uid 7222,0
)
*638 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "machost_data_o0"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 96
suid 105,0
)
)
uid 7224,0
)
*639 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "machost_data_o1"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 97
suid 106,0
)
)
uid 7226,0
)
*640 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_client_clk_o0"
t "std_logic"
o 98
suid 107,0
)
)
uid 7228,0
)
*641 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_client_clk_o1"
t "std_logic"
o 99
suid 108,0
)
)
uid 7230,0
)
*642 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_data_o0"
t "std_logic_vector"
b "(7 DOWNTO 0)"
preAdd 0
o 100
suid 109,0
)
)
uid 7232,0
)
*643 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_data_o1"
t "std_logic_vector"
b "(7 DOWNTO 0)"
preAdd 0
o 101
suid 110,0
)
)
uid 7234,0
)
*644 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_eof_o0"
t "std_logic"
o 102
suid 111,0
)
)
uid 7236,0
)
*645 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_eof_o1"
t "std_logic"
o 103
suid 112,0
)
)
uid 7238,0
)
*646 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_sof_o0"
t "std_logic"
o 104
suid 113,0
)
)
uid 7240,0
)
*647 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_sof_o1"
t "std_logic"
o 105
suid 114,0
)
)
uid 7242,0
)
*648 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_src_rdy_o0"
t "std_logic"
o 106
suid 115,0
)
)
uid 7244,0
)
*649 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_src_rdy_o1"
t "std_logic"
o 107
suid 116,0
)
)
uid 7246,0
)
*650 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sfp_moddef1_o0"
t "std_logic"
o 108
suid 117,0
)
)
uid 7248,0
)
*651 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sfp_moddef1_o1"
t "std_logic"
o 109
suid 118,0
)
)
uid 7250,0
)
*652 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sfp_ratesel_o0"
t "std_logic"
o 110
suid 119,0
)
)
uid 7252,0
)
*653 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sfp_ratesel_o1"
t "std_logic"
o 111
suid 120,0
)
)
uid 7254,0
)
*654 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sfp_txdisable_o0"
t "std_logic"
o 112
suid 121,0
)
)
uid 7256,0
)
*655 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sfp_txdisable_o1"
t "std_logic"
o 113
suid 122,0
)
)
uid 7258,0
)
*656 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "stat_word_o0"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 114
suid 123,0
)
)
uid 7260,0
)
*657 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "stat_word_o1"
t "std_logic_vector"
b "( 63 DOWNTO 0 )"
o 115
suid 124,0
)
)
uid 7262,0
)
*658 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_dst_rdy_o0"
t "std_logic"
o 116
suid 125,0
)
)
uid 7264,0
)
*659 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "tx_dst_rdy_o1"
t "std_logic"
o 117
suid 126,0
)
)
uid 7266,0
)
*660 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sfp_moddef0_i0"
t "std_logic"
o 118
suid 127,0
)
)
uid 7268,0
)
*661 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "sfp_moddef0_i1"
t "std_logic"
o 119
suid 128,0
)
)
uid 7270,0
)
*662 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "quanta_tick_o"
t "std_logic"
preAdd 0
posAdd 0
o 91
suid 129,0
)
)
uid 7364,0
)
*663 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "pause_clear_i0"
t "std_logic"
o 88
suid 133,0
)
)
uid 7462,0
)
*664 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "pause_clear_i1"
t "std_logic"
o 89
suid 134,0
)
)
uid 7464,0
)
*665 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "pause_request_i0"
t "std_logic"
o 90
suid 135,0
)
)
uid 7466,0
)
*666 (LeafLogPort
port (LogicalPort
lang 2
m 4
decl (Decl
n "pause_request_i1"
t "std_logic"
o 91
suid 136,0
)
)
uid 7468,0
)
*667 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "spare_i0"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 90
suid 137,0
)
)
uid 7470,0
)
*668 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "spare_i1"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 91
suid 138,0
)
)
uid 7472,0
)
*669 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "led_pausereq_o0"
t "std_logic"
o 92
suid 139,0
)
)
uid 7474,0
)
*670 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "led_pausereq_o1"
t "std_logic"
o 93
suid 140,0
)
)
uid 7476,0
)
*671 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "spare_o0"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 94
suid 141,0
)
)
uid 7478,0
)
*672 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "spare_o1"
t "std_logic_vector"
b "(63 DOWNTO 0)"
o 95
suid 142,0
)
)
uid 7480,0
)
*673 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_ll_sof_out_n"
t "std_logic"
o 97
suid 144,0
)
)
uid 7933,0
)
*674 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_ll_eof_out_n"
t "std_logic"
o 98
suid 145,0
)
)
uid 7935,0
)
*675 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_ll_src_rdy_out_n"
t "std_logic"
o 99
suid 146,0
)
)
uid 7937,0
)
*676 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_ll_sof_in_n"
t "std_logic"
o 103
suid 150,0
)
)
uid 7943,0
)
*677 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_ll_eof_in_n"
t "std_logic"
o 104
suid 151,0
)
)
uid 7945,0
)
*678 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_ll_src_rdy_in_n"
t "std_logic"
o 105
suid 152,0
)
)
uid 7947,0
)
*679 (LeafLogPort
port (LogicalPort
m 4
decl (Decl
n "rx_ll_dst_rdy_in_n"
t "std_logic"
o 106
suid 153,0
)
)
uid 7949,0
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 1762,0
optionalChildren [
*680 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *681 (MRCItem
litem &568
pos 99
dimension 20
)
uid 1764,0
optionalChildren [
*682 (MRCItem
litem &569
pos 0
dimension 20
uid 1765,0
)
*683 (MRCItem
litem &570
pos 1
dimension 23
uid 1766,0
)
*684 (MRCItem
litem &571
pos 2
hidden 1
dimension 20
uid 1767,0
)
*685 (MRCItem
litem &581
pos 0
dimension 20
uid 1585,0
)
*686 (MRCItem
litem &582
pos 1
dimension 20
uid 1587,0
)
*687 (MRCItem
litem &583
pos 2
dimension 20
uid 1597,0
)
*688 (MRCItem
litem &584
pos 3
dimension 20
uid 1599,0
)
*689 (MRCItem
litem &585
pos 4
dimension 20
uid 1615,0
)
*690 (MRCItem
litem &586
pos 5
dimension 20
uid 1623,0
)
*691 (MRCItem
litem &587
pos 6
dimension 20
uid 1655,0
)
*692 (MRCItem
litem &588
pos 7
dimension 20
uid 1657,0
)
*693 (MRCItem
litem &589
pos 8
dimension 20
uid 1659,0
)
*694 (MRCItem
litem &590
pos 9
dimension 20
uid 1661,0
)
*695 (MRCItem
litem &591
pos 10
dimension 20
uid 1663,0
)
*696 (MRCItem
litem &592
pos 11
dimension 20
uid 1665,0
)
*697 (MRCItem
litem &593
pos 12
dimension 20
uid 1667,0
)
*698 (MRCItem
litem &594
pos 13
dimension 20
uid 1671,0
)
*699 (MRCItem
litem &595
pos 14
dimension 20
uid 1673,0
)
*700 (MRCItem
litem &596
pos 15
dimension 20
uid 1675,0
)
*701 (MRCItem
litem &597
pos 16
dimension 20
uid 1677,0
)
*702 (MRCItem
litem &598
pos 17
dimension 20
uid 1679,0
)
*703 (MRCItem
litem &599
pos 18
dimension 20
uid 1681,0
)
*704 (MRCItem
litem &600
pos 19
dimension 20
uid 1683,0
)
*705 (MRCItem
litem &601
pos 20
dimension 20
uid 1685,0
)
*706 (MRCItem
litem &602
pos 21
dimension 20
uid 1687,0
)
*707 (MRCItem
litem &603
pos 22
dimension 20
uid 1689,0
)
*708 (MRCItem
litem &604
pos 23
dimension 20
uid 1691,0
)
*709 (MRCItem
litem &605
pos 24
dimension 20
uid 1693,0
)
*710 (MRCItem
litem &606
pos 25
dimension 20
uid 1695,0
)
*711 (MRCItem
litem &607
pos 26
dimension 20
uid 1697,0
)
*712 (MRCItem
litem &608
pos 27
dimension 20
uid 1711,0
)
*713 (MRCItem
litem &609
pos 28
dimension 20
uid 1717,0
)
*714 (MRCItem
litem &610
pos 29
dimension 20
uid 1719,0
)
*715 (MRCItem
litem &611
pos 30
dimension 20
uid 1721,0
)
*716 (MRCItem
litem &612
pos 31
dimension 20
uid 1723,0
)
*717 (MRCItem
litem &613
pos 32
dimension 20
uid 1725,0
)
*718 (MRCItem
litem &614
pos 33
dimension 20
uid 1727,0
)
*719 (MRCItem
litem &615
pos 34
dimension 20
uid 1729,0
)
*720 (MRCItem
litem &616
pos 35
dimension 20
uid 1731,0
)
*721 (MRCItem
litem &617
pos 36
dimension 20
uid 1733,0
)
*722 (MRCItem
litem &618
pos 37
dimension 20
uid 1735,0
)
*723 (MRCItem
litem &619
pos 38
dimension 20
uid 4372,0
)
*724 (MRCItem
litem &620
pos 39
dimension 20
uid 4374,0
)
*725 (MRCItem
litem &621
pos 40
dimension 20
uid 4376,0
)
*726 (MRCItem
litem &622
pos 41
dimension 20
uid 4378,0
)
*727 (MRCItem
litem &623
pos 42
dimension 20
uid 4380,0
)
*728 (MRCItem
litem &624
pos 43
dimension 20
uid 4382,0
)
*729 (MRCItem
litem &625
pos 44
dimension 20
uid 4384,0
)
*730 (MRCItem
litem &626
pos 45
dimension 20
uid 4412,0
)
*731 (MRCItem
litem &627
pos 46
dimension 20
uid 4414,0
)
*732 (MRCItem
litem &628
pos 47
dimension 20
uid 7201,0
)
*733 (MRCItem
litem &629
pos 48
dimension 20
uid 7203,0
)
*734 (MRCItem
litem &630
pos 49
dimension 20
uid 7205,0
)
*735 (MRCItem
litem &631
pos 50
dimension 20
uid 7207,0
)
*736 (MRCItem
litem &632
pos 51
dimension 20
uid 7209,0
)
*737 (MRCItem
litem &633
pos 52
dimension 20
uid 7211,0
)
*738 (MRCItem
litem &634
pos 53
dimension 20
uid 7213,0
)
*739 (MRCItem
litem &635
pos 54
dimension 20
uid 7215,0
)
*740 (MRCItem
litem &636
pos 55
dimension 20
uid 7221,0
)
*741 (MRCItem
litem &637
pos 56
dimension 20
uid 7223,0
)
*742 (MRCItem
litem &638
pos 57
dimension 20
uid 7225,0
)
*743 (MRCItem
litem &639
pos 58
dimension 20
uid 7227,0
)
*744 (MRCItem
litem &640
pos 59
dimension 20
uid 7229,0
)
*745 (MRCItem
litem &641
pos 60
dimension 20
uid 7231,0
)
*746 (MRCItem
litem &642
pos 61
dimension 20
uid 7233,0
)
*747 (MRCItem
litem &643
pos 62
dimension 20
uid 7235,0
)
*748 (MRCItem
litem &644
pos 63
dimension 20
uid 7237,0
)
*749 (MRCItem
litem &645
pos 64
dimension 20
uid 7239,0
)
*750 (MRCItem
litem &646
pos 65
dimension 20
uid 7241,0
)
*751 (MRCItem
litem &647
pos 66
dimension 20
uid 7243,0
)
*752 (MRCItem
litem &648
pos 67
dimension 20
uid 7245,0
)
*753 (MRCItem
litem &649
pos 68
dimension 20
uid 7247,0
)
*754 (MRCItem
litem &650
pos 69
dimension 20
uid 7249,0
)
*755 (MRCItem
litem &651
pos 70
dimension 20
uid 7251,0
)
*756 (MRCItem
litem &652
pos 71
dimension 20
uid 7253,0
)
*757 (MRCItem
litem &653
pos 72
dimension 20
uid 7255,0
)
*758 (MRCItem
litem &654
pos 73
dimension 20
uid 7257,0
)
*759 (MRCItem
litem &655
pos 74
dimension 20
uid 7259,0
)
*760 (MRCItem
litem &656
pos 75
dimension 20
uid 7261,0
)
*761 (MRCItem
litem &657
pos 76
dimension 20
uid 7263,0
)
*762 (MRCItem
litem &658
pos 77
dimension 20
uid 7265,0
)
*763 (MRCItem
litem &659
pos 78
dimension 20
uid 7267,0
)
*764 (MRCItem
litem &660
pos 79
dimension 20
uid 7269,0
)
*765 (MRCItem
litem &661
pos 80
dimension 20
uid 7271,0
)
*766 (MRCItem
litem &662
pos 81
dimension 20
uid 7365,0
)
*767 (MRCItem
litem &663
pos 82
dimension 20
uid 7463,0
)
*768 (MRCItem
litem &664
pos 83
dimension 20
uid 7465,0
)
*769 (MRCItem
litem &665
pos 84
dimension 20
uid 7467,0
)
*770 (MRCItem
litem &666
pos 85
dimension 20
uid 7469,0
)
*771 (MRCItem
litem &667
pos 86
dimension 20
uid 7471,0
)
*772 (MRCItem
litem &668
pos 87
dimension 20
uid 7473,0
)
*773 (MRCItem
litem &669
pos 88
dimension 20
uid 7475,0
)
*774 (MRCItem
litem &670
pos 89
dimension 20
uid 7477,0
)
*775 (MRCItem
litem &671
pos 90
dimension 20
uid 7479,0
)
*776 (MRCItem
litem &672
pos 91
dimension 20
uid 7481,0
)
*777 (MRCItem
litem &673
pos 92
dimension 20
uid 7934,0
)
*778 (MRCItem
litem &674
pos 93
dimension 20
uid 7936,0
)
*779 (MRCItem
litem &675
pos 94
dimension 20
uid 7938,0
)
*780 (MRCItem
litem &676
pos 95
dimension 20
uid 7944,0
)
*781 (MRCItem
litem &677
pos 96
dimension 20
uid 7946,0
)
*782 (MRCItem
litem &678
pos 97
dimension 20
uid 7948,0
)
*783 (MRCItem
litem &679
pos 98
dimension 20
uid 7950,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 1768,0
optionalChildren [
*784 (MRCItem
litem &572
pos 0
dimension 20
uid 1769,0
)
*785 (MRCItem
litem &574
pos 1
dimension 50
uid 1770,0
)
*786 (MRCItem
litem &575
pos 2
dimension 100
uid 1771,0
)
*787 (MRCItem
litem &576
pos 3
dimension 50
uid 1772,0
)
*788 (MRCItem
litem &577
pos 4
dimension 100
uid 1773,0
)
*789 (MRCItem
litem &578
pos 5
dimension 100
uid 1774,0
)
*790 (MRCItem
litem &579
pos 6
dimension 50
uid 1775,0
)
*791 (MRCItem
litem &580
pos 7
dimension 80
uid 1776,0
)
]
)
fixedCol 4
fixedRow 2
name "Ports"
uid 1763,0
vaOverrides [
]
)
]
)
uid 1748,0
)
genericsCommonDM (CommonDM
ldm (LogicalDM
emptyRow *792 (LEmptyRow
)
uid 1778,0
optionalChildren [
*793 (RefLabelRowHdr
)
*794 (TitleRowHdr
)
*795 (FilterRowHdr
)
*796 (RefLabelColHdr
tm "RefLabelColHdrMgr"
)
*797 (RowExpandColHdr
tm "RowExpandColHdrMgr"
)
*798 (GroupColHdr
tm "GroupColHdrMgr"
)
*799 (NameColHdr
tm "GenericNameColHdrMgr"
)
*800 (TypeColHdr
tm "GenericTypeColHdrMgr"
)
*801 (InitColHdr
tm "GenericValueColHdrMgr"
)
*802 (PragmaColHdr
tm "GenericPragmaColHdrMgr"
)
*803 (EolColHdr
tm "GenericEolColHdrMgr"
)
]
)
pdm (PhysicalDM
displayShortBounds 1
editShortBounds 1
uid 1790,0
optionalChildren [
*804 (Sheet
sheetRow (SheetRow
headerVa (MVa
cellColor "49152,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
)
cellVa (MVa
cellColor "65535,65535,65535"
fontColor "0,0,0"
font "courier,10,0"
)
groupVa (MVa
cellColor "39936,56832,65280"
fontColor "0,0,0"
font "courier,10,0"
)
emptyMRCItem *805 (MRCItem
litem &792
pos 0
dimension 20
)
uid 1792,0
optionalChildren [
*806 (MRCItem
litem &793
pos 0
dimension 20
uid 1793,0
)
*807 (MRCItem
litem &794
pos 1
dimension 23
uid 1794,0
)
*808 (MRCItem
litem &795
pos 2
hidden 1
dimension 20
uid 1795,0
)
]
)
sheetCol (SheetCol
propVa (MVa
cellColor "0,49152,49152"
fontColor "0,0,0"
font "courier,10,0"
textAngle 90
)
uid 1796,0
optionalChildren [
*809 (MRCItem
litem &796
pos 0
dimension 20
uid 1797,0
)
*810 (MRCItem
litem &798
pos 1
dimension 50
uid 1798,0
)
*811 (MRCItem
litem &799
pos 2
dimension 100
uid 1799,0
)
*812 (MRCItem
litem &800
pos 3
dimension 100
uid 1800,0
)
*813 (MRCItem
litem &801
pos 4
dimension 50
uid 1801,0
)
*814 (MRCItem
litem &802
pos 5
dimension 50
uid 1802,0
)
*815 (MRCItem
litem &803
pos 6
dimension 80
uid 1803,0
)
]
)
fixedCol 3
fixedRow 2
name "Ports"
uid 1791,0
vaOverrides [
]
)
]
)
uid 1777,0
type 1
)
activeModelName "BlockDiag"
)
