Release 14.5 - xst P.58f (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.64 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.65 secs
 
--> Reading design: ALU.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "ALU.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "ALU"
Output Format                      : NGC
Target Device                      : xc7a100t-3-csg324

---- Source Options
Top Module Name                    : ALU
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Parsing VHDL file "C:\Users\minaM\Downloads\MainModulee\pachagee.vhd" into library work
Parsing package <pachagee>.
Parsing package body <pachagee>.
Parsing VHDL file "C:\Users\minaM\Downloads\MainModulee\orr.vhd" into library work
Parsing entity <orr>.
Parsing architecture <Behavioral> of entity <orr>.
Parsing VHDL file "C:\Users\minaM\Downloads\MainModulee\one_bit_adder.vhd" into library work
Parsing entity <one_bit_adder>.
Parsing architecture <Behavioral> of entity <one_bit_adder>.
Parsing VHDL file "C:\Users\minaM\Downloads\MainModulee\multiplixer16.vhd" into library work
Parsing entity <multiplixer16>.
Parsing architecture <Behavioral> of entity <multiplixer16>.
Parsing VHDL file "C:\Users\minaM\Downloads\MainModulee\multiplixer.vhd" into library work
Parsing entity <multiplixer21>.
Parsing architecture <Behavioral> of entity <multiplixer21>.
Parsing VHDL file "C:\Users\minaM\Downloads\MainModulee\andd.vhd" into library work
Parsing entity <anddd>.
Parsing architecture <Behavioral> of entity <anddd>.
Parsing VHDL file "C:\Users\minaM\Downloads\MainModulee\onebitalu.vhd" into library work
Parsing entity <onebitalu>.
Parsing architecture <Behavioral> of entity <onebitalu>.
Parsing VHDL file "C:\Users\minaM\Downloads\MainModulee\ALU.vhd" into library work
Parsing entity <ALU>.
Parsing architecture <Behavioral> of entity <alu>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating entity <ALU> (architecture <Behavioral>) from library <work>.

Elaborating entity <onebitalu> (architecture <Behavioral>) from library <work>.

Elaborating entity <multiplixer21> (architecture <Behavioral>) from library <work>.

Elaborating entity <anddd> (architecture <Behavioral>) from library <work>.

Elaborating entity <orr> (architecture <Behavioral>) from library <work>.

Elaborating entity <one_bit_adder> (architecture <Behavioral>) from library <work>.

Elaborating entity <multiplixer16> (architecture <Behavioral>) from library <work>.
WARNING:HDLCompiler:92 - "C:\Users\minaM\Downloads\MainModulee\multiplixer16.vhd" Line 48: input1 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\minaM\Downloads\MainModulee\multiplixer16.vhd" Line 50: input2 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\minaM\Downloads\MainModulee\multiplixer16.vhd" Line 52: input3 should be on the sensitivity list of the process
WARNING:HDLCompiler:92 - "C:\Users\minaM\Downloads\MainModulee\multiplixer16.vhd" Line 54: input4 should be on the sensitivity list of the process

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <ALU>.
    Related source file is "C:\Users\minaM\Downloads\MainModulee\ALU.vhd".
INFO:Xst:3210 - "C:\Users\minaM\Downloads\MainModulee\ALU.vhd" line 68: Output port <set> of the instance <result0> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\minaM\Downloads\MainModulee\ALU.vhd" line 70: Output port <set> of the instance <result1> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\minaM\Downloads\MainModulee\ALU.vhd" line 72: Output port <set> of the instance <result2> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\minaM\Downloads\MainModulee\ALU.vhd" line 74: Output port <set> of the instance <result3> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\minaM\Downloads\MainModulee\ALU.vhd" line 76: Output port <set> of the instance <result4> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\minaM\Downloads\MainModulee\ALU.vhd" line 78: Output port <set> of the instance <result5> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\minaM\Downloads\MainModulee\ALU.vhd" line 80: Output port <set> of the instance <result6> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\minaM\Downloads\MainModulee\ALU.vhd" line 82: Output port <set> of the instance <result7> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\minaM\Downloads\MainModulee\ALU.vhd" line 84: Output port <set> of the instance <result8> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\minaM\Downloads\MainModulee\ALU.vhd" line 86: Output port <set> of the instance <result9> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\minaM\Downloads\MainModulee\ALU.vhd" line 88: Output port <set> of the instance <result10> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\minaM\Downloads\MainModulee\ALU.vhd" line 90: Output port <set> of the instance <result11> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\minaM\Downloads\MainModulee\ALU.vhd" line 92: Output port <set> of the instance <result12> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\minaM\Downloads\MainModulee\ALU.vhd" line 94: Output port <set> of the instance <result13> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\minaM\Downloads\MainModulee\ALU.vhd" line 96: Output port <set> of the instance <result14> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\minaM\Downloads\MainModulee\ALU.vhd" line 98: Output port <set> of the instance <result15> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\minaM\Downloads\MainModulee\ALU.vhd" line 100: Output port <set> of the instance <result16> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\minaM\Downloads\MainModulee\ALU.vhd" line 102: Output port <set> of the instance <result17> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\minaM\Downloads\MainModulee\ALU.vhd" line 104: Output port <set> of the instance <result18> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\minaM\Downloads\MainModulee\ALU.vhd" line 106: Output port <set> of the instance <result19> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\minaM\Downloads\MainModulee\ALU.vhd" line 108: Output port <set> of the instance <result20> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\minaM\Downloads\MainModulee\ALU.vhd" line 110: Output port <set> of the instance <result21> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\minaM\Downloads\MainModulee\ALU.vhd" line 112: Output port <set> of the instance <result22> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\minaM\Downloads\MainModulee\ALU.vhd" line 114: Output port <set> of the instance <result23> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\minaM\Downloads\MainModulee\ALU.vhd" line 116: Output port <set> of the instance <result24> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\minaM\Downloads\MainModulee\ALU.vhd" line 118: Output port <set> of the instance <result25> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\minaM\Downloads\MainModulee\ALU.vhd" line 120: Output port <set> of the instance <result26> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\minaM\Downloads\MainModulee\ALU.vhd" line 122: Output port <set> of the instance <result27> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\minaM\Downloads\MainModulee\ALU.vhd" line 124: Output port <set> of the instance <result28> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\minaM\Downloads\MainModulee\ALU.vhd" line 126: Output port <set> of the instance <result29> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "C:\Users\minaM\Downloads\MainModulee\ALU.vhd" line 128: Output port <set> of the instance <result30> is unconnected or connected to loadless signal.
    Summary:
Unit <ALU> synthesized.

Synthesizing Unit <onebitalu>.
    Related source file is "C:\Users\minaM\Downloads\MainModulee\onebitalu.vhd".
    Summary:
	no macro.
Unit <onebitalu> synthesized.

Synthesizing Unit <multiplixer21>.
    Related source file is "C:\Users\minaM\Downloads\MainModulee\multiplixer.vhd".
    Summary:
	inferred   1 Multiplexer(s).
Unit <multiplixer21> synthesized.

Synthesizing Unit <anddd>.
    Related source file is "C:\Users\minaM\Downloads\MainModulee\andd.vhd".
    Summary:
	no macro.
Unit <anddd> synthesized.

Synthesizing Unit <orr>.
    Related source file is "C:\Users\minaM\Downloads\MainModulee\orr.vhd".
    Summary:
	no macro.
Unit <orr> synthesized.

Synthesizing Unit <one_bit_adder>.
    Related source file is "C:\Users\minaM\Downloads\MainModulee\one_bit_adder.vhd".
    Summary:
Unit <one_bit_adder> synthesized.

Synthesizing Unit <multiplixer16>.
    Related source file is "C:\Users\minaM\Downloads\MainModulee\multiplixer16.vhd".
    Found 1-bit 4-to-1 multiplexer for signal <output_input1_MUX_12_o> created at line 47.
    Summary:
	inferred   1 Multiplexer(s).
Unit <multiplixer16> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Multiplexers                                         : 96
 1-bit 2-to-1 multiplexer                              : 64
 1-bit 4-to-1 multiplexer                              : 32
# Xors                                                 : 65
 1-bit xor2                                            : 65

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Multiplexers                                         : 96
 1-bit 2-to-1 multiplexer                              : 64
 1-bit 4-to-1 multiplexer                              : 32
# Xors                                                 : 65
 1-bit xor2                                            : 65

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <ALU> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block ALU, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : ALU.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 108
#      LUT2                        : 34
#      LUT3                        : 1
#      LUT5                        : 19
#      LUT6                        : 54
# IO Buffers                       : 104
#      IBUF                        : 69
#      OBUF                        : 35

Device utilization summary:
---------------------------

Selected Device : 7a100tcsg324-3 


Slice Logic Utilization: 
 Number of Slice LUTs:                  108  out of  63400     0%  
    Number used as Logic:               108  out of  63400     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    108
   Number with an unused Flip Flop:     108  out of    108   100%  
   Number with an unused LUT:             0  out of    108     0%  
   Number of fully used LUT-FF pairs:     0  out of    108     0%  
   Number of unique control sets:         0

IO Utilization: 
 Number of IOs:                         104
 Number of bonded IOBs:                 104  out of    210    49%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
No clock signals found in this design

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 15.019ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 4406 / 35
-------------------------------------------------------------------------
Delay:               15.019ns (Levels of Logic = 22)
  Source:            aluop<2> (PAD)
  Destination:       zflag (PAD)

  Data Path: aluop<2> to zflag
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            52   0.001   0.405  aluop_2_IBUF (aluop_2_IBUF)
     LUT2:I1->O            2   0.097   0.688  result0/multiplixer20/Mmux_output11 (result0/input2)
     LUT6:I1->O            3   0.097   0.703  result1/bitadder/cout1 (cout<2>)
     LUT6:I0->O            3   0.097   0.703  result3/bitadder/cout1 (cout<4>)
     LUT6:I0->O            3   0.097   0.703  result5/bitadder/cout1 (cout<6>)
     LUT6:I0->O            3   0.097   0.703  result7/bitadder/cout1 (cout<8>)
     LUT6:I0->O            3   0.097   0.703  result9/bitadder/cout1 (cout<10>)
     LUT6:I0->O            3   0.097   0.703  result11/bitadder/cout1 (cout<12>)
     LUT6:I0->O            3   0.097   0.703  result13/bitadder/cout1 (cout<14>)
     LUT6:I0->O            3   0.097   0.703  result15/bitadder/cout1 (cout<16>)
     LUT6:I0->O            3   0.097   0.703  result17/bitadder/cout1 (cout<18>)
     LUT6:I0->O            3   0.097   0.703  result19/bitadder/cout1 (cout<20>)
     LUT6:I0->O            3   0.097   0.703  result21/bitadder/cout1 (cout<22>)
     LUT6:I0->O            3   0.097   0.703  result23/bitadder/cout1 (cout<24>)
     LUT6:I0->O            3   0.097   0.703  result25/bitadder/cout1 (cout<26>)
     LUT6:I0->O            3   0.097   0.703  result27/bitadder/cout1 (cout<28>)
     LUT6:I0->O            2   0.097   0.299  result29/bitadder/cout1 (cout<30>)
     LUT5:I4->O            4   0.097   0.570  result30/bitadder/cout1 (cout<31>)
     LUT6:I2->O            2   0.097   0.697  result31/multiplixerr/Mmux_output_input1_MUX_12_o11 (dataout_31_OBUF)
     LUT6:I0->O            1   0.097   0.295  zflag6 (zflag6)
     LUT3:I2->O            1   0.097   0.279  zflag7 (zflag_OBUF)
     OBUF:I->O                 0.000          zflag_OBUF (zflag)
    ----------------------------------------
    Total                     15.019ns (1.941ns logic, 13.078ns route)
                                       (12.9% logic, 87.1% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 26.00 secs
Total CPU time to Xst completion: 26.56 secs
 
--> 

Total memory usage is 481920 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :   31 (   0 filtered)

