// Seed: 4122772854
`timescale 1ps / 1ps
module module_0 (
    input logic id_0,
    input logic id_1,
    output id_2,
    input id_3,
    input logic id_4
);
  logic id_5;
  logic id_6 = id_5 - ~1 == id_3;
endmodule
