# pipelined_multimedia_unit-
This is a VHDL design of a four-stage pipelined multimedia unit with a reduced set of multimedia instructions.
