{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1700970618601 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1700970618601 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 26 10:50:17 2023 " "Processing started: Sun Nov 26 10:50:17 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1700970618601 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1700970618601 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off procedural_assignment -c procedural_assignment " "Command: quartus_map --read_settings_files=on --write_settings_files=off procedural_assignment -c procedural_assignment" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1700970618601 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1700970618966 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_4bit.v 2 2 " "Found 2 design units, including 2 entities, in source file counter_4bit.v" { { "Info" "ISGN_ENTITY_NAME" "1 T_ff " "Found entity 1: T_ff" {  } { { "counter_4bit.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB2/quartus_project/counter_4bit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700970618995 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter_4bit " "Found entity 2: counter_4bit" {  } { { "counter_4bit.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB2/quartus_project/counter_4bit.v" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700970618995 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700970618995 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter_behavior.v 1 1 " "Found 1 design units, including 1 entities, in source file counter_behavior.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_behavior " "Found entity 1: counter_behavior" {  } { { "counter_behavior.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB2/quartus_project/counter_behavior.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700970619001 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700970619001 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_counter.v 3 3 " "Found 3 design units, including 3 entities, in source file bcd_counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 Seven_Segment_Decoder " "Found entity 1: Seven_Segment_Decoder" {  } { { "BCD_counter.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB2/quartus_project/BCD_counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700970619002 ""} { "Info" "ISGN_ENTITY_NAME" "2 counter " "Found entity 2: counter" {  } { { "BCD_counter.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB2/quartus_project/BCD_counter.v" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700970619002 ""} { "Info" "ISGN_ENTITY_NAME" "3 BCD_counter " "Found entity 3: BCD_counter" {  } { { "BCD_counter.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB2/quartus_project/BCD_counter.v" 62 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700970619002 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700970619002 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_counter_1s.v 2 2 " "Found 2 design units, including 2 entities, in source file bcd_counter_1s.v" { { "Info" "ISGN_ENTITY_NAME" "1 div_50MHz_clock " "Found entity 1: div_50MHz_clock" {  } { { "BCD_counter_1s.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB2/quartus_project/BCD_counter_1s.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700970619003 ""} { "Info" "ISGN_ENTITY_NAME" "2 BCD_counter_1s " "Found entity 2: BCD_counter_1s" {  } { { "BCD_counter_1s.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB2/quartus_project/BCD_counter_1s.v" 41 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700970619003 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700970619003 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcd_2_digit.v 2 2 " "Found 2 design units, including 2 entities, in source file bcd_2_digit.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter_20 " "Found entity 1: counter_20" {  } { { "BCD_2_digit.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB2/quartus_project/BCD_2_digit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700970619005 ""} { "Info" "ISGN_ENTITY_NAME" "2 BCD_2_digit " "Found entity 2: BCD_2_digit" {  } { { "BCD_2_digit.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB2/quartus_project/BCD_2_digit.v" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700970619005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700970619005 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "time_clock.v 4 4 " "Found 4 design units, including 4 entities, in source file time_clock.v" { { "Info" "ISGN_ENTITY_NAME" "1 split_digit " "Found entity 1: split_digit" {  } { { "Time_CLOCK.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB2/quartus_project/Time_CLOCK.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700970619006 ""} { "Info" "ISGN_ENTITY_NAME" "2 checker " "Found entity 2: checker" {  } { { "Time_CLOCK.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB2/quartus_project/Time_CLOCK.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700970619006 ""} { "Info" "ISGN_ENTITY_NAME" "3 Time_Counter " "Found entity 3: Time_Counter" {  } { { "Time_CLOCK.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB2/quartus_project/Time_CLOCK.v" 56 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700970619006 ""} { "Info" "ISGN_ENTITY_NAME" "4 Time_CLOCK " "Found entity 4: Time_CLOCK" {  } { { "Time_CLOCK.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB2/quartus_project/Time_CLOCK.v" 104 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1700970619006 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1700970619006 ""}
{ "Critical Warning" "WVRFX_VERI_INSTANCE_NEEDS_NAME" "Time_CLOCK.v(152) " "Verilog HDL Instantiation warning at Time_CLOCK.v(152): instance has no name" {  } { { "Time_CLOCK.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB2/quartus_project/Time_CLOCK.v" 152 0 0 } }  } 1 10846 "Verilog HDL Instantiation warning at %1!s!: instance has no name" 0 0 "Quartus II" 0 -1 1700970619007 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Time_CLOCK " "Elaborating entity \"Time_CLOCK\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1700970619023 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "div_50MHz_clock div_50MHz_clock:div_clock " "Elaborating entity \"div_50MHz_clock\" for hierarchy \"div_50MHz_clock:div_clock\"" {  } { { "Time_CLOCK.v" "div_clock" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB2/quartus_project/Time_CLOCK.v" 150 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700970619025 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 25 BCD_counter_1s.v(25) " "Verilog HDL assignment warning at BCD_counter_1s.v(25): truncated value with size 32 to match size of target (25)" {  } { { "BCD_counter_1s.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB2/quartus_project/BCD_counter_1s.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1700970619026 "|BCD_counter_1s|div_50MHz_clock:div_clock"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "checker checker:comb_3 " "Elaborating entity \"checker\" for hierarchy \"checker:comb_3\"" {  } { { "Time_CLOCK.v" "comb_3" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB2/quartus_project/Time_CLOCK.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700970619027 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Time_CLOCK.v(48) " "Verilog HDL assignment warning at Time_CLOCK.v(48): truncated value with size 32 to match size of target (1)" {  } { { "Time_CLOCK.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB2/quartus_project/Time_CLOCK.v" 48 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1700970619027 "|Time_CLOCK|checker:comb_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Time_Counter Time_Counter:Time " "Elaborating entity \"Time_Counter\" for hierarchy \"Time_Counter:Time\"" {  } { { "Time_CLOCK.v" "Time" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB2/quartus_project/Time_CLOCK.v" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700970619028 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Time_CLOCK.v(84) " "Verilog HDL assignment warning at Time_CLOCK.v(84): truncated value with size 32 to match size of target (6)" {  } { { "Time_CLOCK.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB2/quartus_project/Time_CLOCK.v" 84 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1700970619029 "|Time_CLOCK|Time_Counter:Time"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Time_CLOCK.v(88) " "Verilog HDL assignment warning at Time_CLOCK.v(88): truncated value with size 32 to match size of target (6)" {  } { { "Time_CLOCK.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB2/quartus_project/Time_CLOCK.v" 88 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1700970619029 "|Time_CLOCK|Time_Counter:Time"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 Time_CLOCK.v(93) " "Verilog HDL assignment warning at Time_CLOCK.v(93): truncated value with size 32 to match size of target (6)" {  } { { "Time_CLOCK.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB2/quartus_project/Time_CLOCK.v" 93 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1700970619029 "|Time_CLOCK|Time_Counter:Time"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "split_digit split_digit:split_hour " "Elaborating entity \"split_digit\" for hierarchy \"split_digit:split_hour\"" {  } { { "Time_CLOCK.v" "split_hour" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB2/quartus_project/Time_CLOCK.v" 171 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700970619029 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Time_CLOCK.v(16) " "Verilog HDL assignment warning at Time_CLOCK.v(16): truncated value with size 32 to match size of target (4)" {  } { { "Time_CLOCK.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB2/quartus_project/Time_CLOCK.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1700970619030 "|Time_CLOCK|split_digit:split_hour"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 4 Time_CLOCK.v(22) " "Verilog HDL assignment warning at Time_CLOCK.v(22): truncated value with size 32 to match size of target (4)" {  } { { "Time_CLOCK.v" "" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB2/quartus_project/Time_CLOCK.v" 22 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1700970619030 "|Time_CLOCK|split_digit:split_hour"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Seven_Segment_Decoder Seven_Segment_Decoder:encoder0 " "Elaborating entity \"Seven_Segment_Decoder\" for hierarchy \"Seven_Segment_Decoder:encoder0\"" {  } { { "Time_CLOCK.v" "encoder0" { Text "D:/University/Thiet_Ke_He_Thong_So_Voi_HDL/TH/LAB2/quartus_project/Time_CLOCK.v" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1700970619032 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1700970619873 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1700970619873 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "247 " "Implemented 247 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "21 " "Implemented 21 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1700970619900 ""} { "Info" "ICUT_CUT_TM_OPINS" "43 " "Implemented 43 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1700970619900 ""} { "Info" "ICUT_CUT_TM_LCELLS" "183 " "Implemented 183 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1700970619900 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1700970619900 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 9 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4613 " "Peak virtual memory: 4613 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1700970619913 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 26 10:50:19 2023 " "Processing ended: Sun Nov 26 10:50:19 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1700970619913 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1700970619913 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1700970619913 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1700970619913 ""}
