FILE_TYPE = CONNECTIVITY;
{Allegro Design Entry HDL 16.6-p007 (v16-6-112F) 10/10/2012}
"PAGE_NUMBER" = 1;
0"NC";
1"CHOSEN_CLK2_P";
2"CHOSEN_CLK2_N";
3"CLK100_TTL";
4"VEE\G";
5"BCKP_USED";
6"CHANGE_CLK_N";
7"CHANGE_CLK_P";
8"BCKP_CLK3_P";
9"BCKP_CLK3_N";
10"CHOSEN_CLK_N";
11"CHOSEN_CLK_P";
12"DEFAULT_CLK2_N";
13"DEFAULT_CLK2_P";
14"BCKP_CLK2_P";
15"BCKP_CLK2_N";
16"VEE\G";
17"GND\G";
18"VEE\G";
19"GND\G";
20"VCC\G";
21"GND\G";
22"USE_BCKP_N";
23"USE_BCKP_P";
24"USE_DEFAULT_P";
25"USE_DEFAULT_N";
26"CHANGE_CLK2_P";
27"UN$1$CSMD0603$I10$B";
28"CHANGE_CLK2_N";
29"CLK100_N";
30"UN$1$CSMD0603$I10$A";
31"CLK100_P";
%"MC10E116"
"1","(-1750,3175)","0","ecl","I1";
;
ROOM"CHANGE_CLKS"
CDS_LMAN_SYM_OUTLINE"-175,400,175,-275"
CDS_LIB"ecl";
"VEE"30;
"GND0"27;
"VBB"0;
"D0"7;
"D1"6;
"D2"7;
"D3"1;
"D4"0;
"D0* \B"6;
"D1* \B"7;
"D2* \B"6;
"D3* \B"2;
"D4* \B"0;
"Q0"23;
"Q1"24;
"Q2"26;
"Q3"29;
"Q4"0;
"Q0* \B"22;
"Q1* \B"25;
"Q2* \B"28;
"Q3* \B"31;
"Q4* \B"0;
"GND1"27;
"GND2"27;
"GND3"27;
"GND4"27;
"GND5"27;
%"CSMD0603"
"1","(-1850,3800)","0","capacitors","I10";
;
PACKTYPE"0603"
VOLTAGE"50V"
VALUE"0.1UF"
PART_NAME"CSMD0603"
ROOM"CHANGE_CLKS"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
TOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LIB"capacitors"
POSTOL"10%";
"B<0>"27;
"A<0>"30;
%"INPORT"
"1","(-2575,3425)","0","standard","I11";
;
ROOM"CHANGE_CLKS"
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"7;
%"INPORT"
"1","(-2575,3375)","0","standard","I12";
;
ROOM"CHANGE_CLKS"
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"6;
%"INPORT"
"1","(-2150,4450)","0","standard","I13";
;
ROOM"CHANGE_CLKS"
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"13;
%"INPORT"
"1","(-2150,4400)","0","standard","I14";
;
ROOM"CHANGE_CLKS"
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"12;
%"INPORT"
"1","(-2150,4275)","0","standard","I15";
;
ROOM"CHANGE_CLKS"
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"14;
%"INPORT"
"1","(-2150,4225)","0","standard","I16";
;
ROOM"CHANGE_CLKS"
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"IN"
HDL_PORT"IN"15;
%"INPORT"
"1","(-500,4625)","0","standard","I17";
;
ROOM"CHANGE_CLKS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"8;
%"INPORT"
"1","(-500,4550)","0","standard","I18";
;
ROOM"CHANGE_CLKS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"IN"
VHDL_PORT"IN"9;
%"OUTPORT"
"1","(-175,2000)","0","standard","I19";
;
ROOM"CHANGE_CLKS"
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"5;
%"SY100EL05"
"1","(-825,3525)","0","ttl","I2";
;
ROOM"CHANGE_CLKS"
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-125,225,125,-125";
"Q* \B"10;
"Q"11;
"VEE"16;
"GND"17;
"D_B* \B"22;
"D_B"23;
"D_A* \B"12;
"D_A"13;
%"OUTPORT"
"1","(-175,1925)","0","standard","I20";
;
ROOM"CHANGE_CLKS"
CDS_LIB"standard"
OFFPAGE"TRUE";
"A"
VHDL_PORT"OUT"
HDL_PORT"OUT"3;
%"OUTPORT"
"1","(-1750,2625)","2","standard","I21";
;
ROOM"CHANGE_CLKS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"29;
%"OUTPORT"
"1","(-1750,2725)","2","standard","I22";
;
ROOM"CHANGE_CLKS"
OFFPAGE"TRUE"
CDS_LIB"standard";
"A"
HDL_PORT"OUT"
VHDL_PORT"OUT"31;
%"SY100EL05"
"1","(-825,3000)","0","ttl","I3";
;
ROOM"CHANGE_CLKS"
CDS_LIB"ttl"
CDS_LMAN_SYM_OUTLINE"-125,225,125,-125";
"Q* \B"10;
"Q"11;
"VEE"18;
"GND"19;
"D_B* \B"15;
"D_B"14;
"D_A* \B"25;
"D_A"24;
%"SS22SDP2"
"1","(500,3300)","2","misc","I4";
;
ROOM"CHANGE_CLKS"
CDS_LMAN_SYM_OUTLINE"-150,150,150,-150"
CDS_LIB"misc";
"T_B2"10;
"T_B1"11;
"T_A2"9;
"T_A1"8;
"P1"1;
"P2"2;
%"MC10H125"
"1","(-800,1850)","0","ecl","I5";
;
ROOM"CHANGE_CLKS"
CDS_LIB"ecl"
CDS_LMAN_SYM_OUTLINE"-125,300,125,-200";
"VCC"20;
"GND"21;
"VEE"4;
"Q4"0;
"Q3"0;
"Q2"3;
"Q1"5;
"D4* \B"0;
"D3* \B"0;
"D2* \B"2;
"D1* \B"28;
"D4"0;
"D3"0;
"D2"1;
"D1"26;
"VBB"0;
%"CSMD0603"
"1","(-975,2325)","0","capacitors","I6";
;
PART_NAME"CSMD0603"
VOLTAGE"50V"
PACKTYPE"0603"
VALUE"0.1UF"
ROOM"CHANGE_CLKS"
POSTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LIB"capacitors"
TOL"10%";
"B<0>"21;
"A<0>"4;
%"CSMD0603"
"1","(-600,2325)","0","capacitors","I7";
;
VOLTAGE"50V"
PACKTYPE"0603"
VALUE"0.1UF"
PART_NAME"CSMD0603"
ROOM"CHANGE_CLKS"
POSTOL"10%"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
TOL"10%"
CDS_LIB"capacitors"
TOL_ON_OFF"ON"
CURRENT"CIMAX"
TC"0"
MAX_TEMP"CTMAX"
KNEE"CBMAX"
SLOPE"CSMAX"
DIST"FLAT"
IC"UNDEF"
NEGTOL"10%"
NEEDS_NO_SIZE"TRUE";
"B<0>"20;
"A<0>"21;
%"CSMD0603"
"1","(-775,3350)","0","capacitors","I8";
;
VOLTAGE"50V"
PACKTYPE"0603"
VALUE"0.1UF"
PART_NAME"CSMD0603"
ROOM"CHANGE_CLKS"
TOL_ON_OFF"ON"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors"
TOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
POSTOL"10%";
"B<0>"18;
"A<0>"19;
%"CSMD0603"
"1","(-675,3900)","0","capacitors","I9";
;
VOLTAGE"50V"
VALUE"0.1UF"
PACKTYPE"0603"
PART_NAME"CSMD0603"
ROOM"CHANGE_CLKS"
POSTOL"10%"
TOL"10%"
NEEDS_NO_SIZE"TRUE"
NEGTOL"10%"
IC"UNDEF"
DIST"FLAT"
SLOPE"CSMAX"
KNEE"CBMAX"
MAX_TEMP"CTMAX"
TC"0"
CURRENT"CIMAX"
TOL_ON_OFF"ON"
CDS_LMAN_SYM_OUTLINE"-25,25,25,-25"
CDS_LIB"capacitors";
"B<0>"16;
"A<0>"17;
END.
