{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1444056736656 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1444056736660 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct  5 16:52:16 2015 " "Processing started: Mon Oct  5 16:52:16 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1444056736660 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1444056736660 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Counter_irregularities -c Counter_irregularities " "Command: quartus_map --read_settings_files=on --write_settings_files=off Counter_irregularities -c Counter_irregularities" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1444056736662 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1444056737135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/katrin/Documents/a_PA_glitches/Cyclone_II/vhdl/counter_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/katrin/Documents/a_PA_glitches/Cyclone_II/vhdl/counter_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter_3-rtl " "Found design unit 1: counter_3-rtl" {  } { { "../vhdl/counter_3.vhd" "" { Text "/home/katrin/Documents/a_PA_glitches/Cyclone_II/vhdl/counter_3.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444056737825 ""} { "Info" "ISGN_ENTITY_NAME" "1 counter_3 " "Found entity 1: counter_3" {  } { { "../vhdl/counter_3.vhd" "" { Text "/home/katrin/Documents/a_PA_glitches/Cyclone_II/vhdl/counter_3.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444056737825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444056737825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/katrin/Documents/a_PA_glitches/Cyclone_II/vhdl/top_counter_verification_3.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /home/katrin/Documents/a_PA_glitches/Cyclone_II/vhdl/top_counter_verification_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_counter_verification_3-blocks " "Found design unit 1: top_counter_verification_3-blocks" {  } { { "../vhdl/top_counter_verification_3.vhd" "" { Text "/home/katrin/Documents/a_PA_glitches/Cyclone_II/vhdl/top_counter_verification_3.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444056737827 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_counter_verification_3 " "Found entity 1: top_counter_verification_3" {  } { { "../vhdl/top_counter_verification_3.vhd" "" { Text "/home/katrin/Documents/a_PA_glitches/Cyclone_II/vhdl/top_counter_verification_3.vhd" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444056737827 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444056737827 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_counter_verification_3 " "Elaborating entity \"top_counter_verification_3\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1444056737948 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "GPIO_0_1 top_counter_verification_3.vhd(22) " "VHDL Signal Declaration warning at top_counter_verification_3.vhd(22): used implicit default value for signal \"GPIO_0_1\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../vhdl/top_counter_verification_3.vhd" "" { Text "/home/katrin/Documents/a_PA_glitches/Cyclone_II/vhdl/top_counter_verification_3.vhd" 22 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1444056737953 "|top_counter_verification_3"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter_3 counter_3:inst_counter " "Elaborating entity \"counter_3\" for hierarchy \"counter_3:inst_counter\"" {  } { { "../vhdl/top_counter_verification_3.vhd" "inst_counter" { Text "/home/katrin/Documents/a_PA_glitches/Cyclone_II/vhdl/top_counter_verification_3.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1444056737974 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "clk counter_3.vhd(71) " "VHDL Process Statement warning at counter_3.vhd(71): signal \"clk\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../vhdl/counter_3.vhd" "" { Text "/home/katrin/Documents/a_PA_glitches/Cyclone_II/vhdl/counter_3.vhd" 71 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1444056737976 "|top_counter_verification_3|counter_3:inst_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_z\[0\] counter_3.vhd(60) " "Inferred latch for \"q_z\[0\]\" at counter_3.vhd(60)" {  } { { "../vhdl/counter_3.vhd" "" { Text "/home/katrin/Documents/a_PA_glitches/Cyclone_II/vhdl/counter_3.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444056737976 "|top_counter_verification_3|counter_3:inst_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_z\[1\] counter_3.vhd(60) " "Inferred latch for \"q_z\[1\]\" at counter_3.vhd(60)" {  } { { "../vhdl/counter_3.vhd" "" { Text "/home/katrin/Documents/a_PA_glitches/Cyclone_II/vhdl/counter_3.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444056737976 "|top_counter_verification_3|counter_3:inst_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_z\[2\] counter_3.vhd(60) " "Inferred latch for \"q_z\[2\]\" at counter_3.vhd(60)" {  } { { "../vhdl/counter_3.vhd" "" { Text "/home/katrin/Documents/a_PA_glitches/Cyclone_II/vhdl/counter_3.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444056737976 "|top_counter_verification_3|counter_3:inst_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_z\[4\] counter_3.vhd(60) " "Inferred latch for \"q_z\[4\]\" at counter_3.vhd(60)" {  } { { "../vhdl/counter_3.vhd" "" { Text "/home/katrin/Documents/a_PA_glitches/Cyclone_II/vhdl/counter_3.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444056737976 "|top_counter_verification_3|counter_3:inst_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_z\[5\] counter_3.vhd(60) " "Inferred latch for \"q_z\[5\]\" at counter_3.vhd(60)" {  } { { "../vhdl/counter_3.vhd" "" { Text "/home/katrin/Documents/a_PA_glitches/Cyclone_II/vhdl/counter_3.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444056737976 "|top_counter_verification_3|counter_3:inst_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_z\[6\] counter_3.vhd(60) " "Inferred latch for \"q_z\[6\]\" at counter_3.vhd(60)" {  } { { "../vhdl/counter_3.vhd" "" { Text "/home/katrin/Documents/a_PA_glitches/Cyclone_II/vhdl/counter_3.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444056737976 "|top_counter_verification_3|counter_3:inst_counter"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "q_z\[7\] counter_3.vhd(60) " "Inferred latch for \"q_z\[7\]\" at counter_3.vhd(60)" {  } { { "../vhdl/counter_3.vhd" "" { Text "/home/katrin/Documents/a_PA_glitches/Cyclone_II/vhdl/counter_3.vhd" 60 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1444056737977 "|top_counter_verification_3|counter_3:inst_counter"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ss14.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ss14.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ss14 " "Found entity 1: altsyncram_ss14" {  } { { "db/altsyncram_ss14.tdf" "" { Text "/home/katrin/Documents/a_PA_glitches/Cyclone_II/synthese_3/db/altsyncram_ss14.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444056739034 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444056739034 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_4hq1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_4hq1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_4hq1 " "Found entity 1: altsyncram_4hq1" {  } { { "db/altsyncram_4hq1.tdf" "" { Text "/home/katrin/Documents/a_PA_glitches/Cyclone_II/synthese_3/db/altsyncram_4hq1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444056739130 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444056739130 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_boc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_boc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_boc " "Found entity 1: mux_boc" {  } { { "db/mux_boc.tdf" "" { Text "/home/katrin/Documents/a_PA_glitches/Cyclone_II/synthese_3/db/mux_boc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444056739301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444056739301 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_rqf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_rqf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_rqf " "Found entity 1: decode_rqf" {  } { { "db/decode_rqf.tdf" "" { Text "/home/katrin/Documents/a_PA_glitches/Cyclone_II/synthese_3/db/decode_rqf.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444056739401 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444056739401 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_3ci.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_3ci.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_3ci " "Found entity 1: cntr_3ci" {  } { { "db/cntr_3ci.tdf" "" { Text "/home/katrin/Documents/a_PA_glitches/Cyclone_II/synthese_3/db/cntr_3ci.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444056739522 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444056739522 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_acc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_acc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_acc " "Found entity 1: cmpr_acc" {  } { { "db/cmpr_acc.tdf" "" { Text "/home/katrin/Documents/a_PA_glitches/Cyclone_II/synthese_3/db/cmpr_acc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444056739601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444056739601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_45j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_45j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_45j " "Found entity 1: cntr_45j" {  } { { "db/cntr_45j.tdf" "" { Text "/home/katrin/Documents/a_PA_glitches/Cyclone_II/synthese_3/db/cntr_45j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444056739697 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444056739697 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_ubi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_ubi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_ubi " "Found entity 1: cntr_ubi" {  } { { "db/cntr_ubi.tdf" "" { Text "/home/katrin/Documents/a_PA_glitches/Cyclone_II/synthese_3/db/cntr_ubi.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444056739809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444056739809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_9cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_9cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_9cc " "Found entity 1: cmpr_9cc" {  } { { "db/cmpr_9cc.tdf" "" { Text "/home/katrin/Documents/a_PA_glitches/Cyclone_II/synthese_3/db/cmpr_9cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444056739889 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444056739889 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_gui.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_gui.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_gui " "Found entity 1: cntr_gui" {  } { { "db/cntr_gui.tdf" "" { Text "/home/katrin/Documents/a_PA_glitches/Cyclone_II/synthese_3/db/cntr_gui.tdf" 30 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444056739994 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444056739994 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_5cc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_5cc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_5cc " "Found entity 1: cmpr_5cc" {  } { { "db/cmpr_5cc.tdf" "" { Text "/home/katrin/Documents/a_PA_glitches/Cyclone_II/synthese_3/db/cmpr_5cc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1444056740063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1444056740063 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated SignalTap II or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated SignalTap II or debug node instance \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444056740230 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_0 GND " "Pin \"GPIO_0_0\" is stuck at GND" {  } { { "../vhdl/top_counter_verification_3.vhd" "" { Text "/home/katrin/Documents/a_PA_glitches/Cyclone_II/vhdl/top_counter_verification_3.vhd" 21 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444056741816 "|top_counter_verification_3|GPIO_0_0"} { "Warning" "WMLS_MLS_STUCK_PIN" "GPIO_0_1 GND " "Pin \"GPIO_0_1\" is stuck at GND" {  } { { "../vhdl/top_counter_verification_3.vhd" "" { Text "/home/katrin/Documents/a_PA_glitches/Cyclone_II/vhdl/top_counter_verification_3.vhd" 22 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444056741816 "|top_counter_verification_3|GPIO_0_1"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1444056741816 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1444056741940 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1444056741940 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "/opt/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1444056742051 "|top_counter_verification_3|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1444056742051 ""}
{ "Critical Warning" "WAMERGE_SLD_INSTANCE_WITH_INVALID_CONNECTIONS" "auto_signaltap_0 17 113 0 0 96 " "Partially connected in-system debug instance \"auto_signaltap_0\" to 17 of its 113 required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were 0 illegal, 0 inaccessible, and 96 missing sources or connections." {  } {  } 1 35025 "Partially connected in-system debug instance \"%1!s!\" to %2!d! of its %3!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins.  There were %4!d! illegal, %5!d! inaccessible, and %6!d! missing sources or connections." 0 0 "Quartus II" 0 -1 1444056742986 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1444056743068 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1444056743068 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "1386 " "Implemented 1386 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1444056743486 ""} { "Info" "ICUT_CUT_TM_OPINS" "3 " "Implemented 3 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1444056743486 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1322 " "Implemented 1322 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1444056743486 ""} { "Info" "ICUT_CUT_TM_RAMS" "56 " "Implemented 56 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1444056743486 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1444056743486 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 8 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 8 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "702 " "Peak virtual memory: 702 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1444056743507 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct  5 16:52:23 2015 " "Processing ended: Mon Oct  5 16:52:23 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1444056743507 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1444056743507 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1444056743507 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1444056743507 ""}
