[11/20 17:43:23      0s] 
[11/20 17:43:23      0s] Cadence Innovus(TM) Implementation System.
[11/20 17:43:23      0s] Copyright 2021 Cadence Design Systems, Inc. All rights reserved worldwide.
[11/20 17:43:23      0s] 
[11/20 17:43:23      0s] Version:	v21.15-s110_1, built Fri Sep 23 13:08:12 PDT 2022
[11/20 17:43:23      0s] Options:	-init ../saved/pr.inv 
[11/20 17:43:23      0s] Date:		Thu Nov 20 17:43:23 2025
[11/20 17:43:23      0s] Host:		ra01 (x86_64 w/Linux 3.10.0-1160.119.1.el7.x86_64) (6cores*12cpus*Intel(R) Core(TM) i5-10400 CPU @ 2.90GHz 12288KB)
[11/20 17:43:23      0s] OS:		CentOS Linux release 7.9.2009 (Core)
[11/20 17:43:23      0s] 
[11/20 17:43:23      0s] License:
[11/20 17:43:23      0s] 		[17:43:23.438689] Configured Lic search path (21.01-s002): 5280@192.100.9.133

[11/20 17:43:23      0s] 		invs	Innovus Implementation System	21.1	checkout succeeded
[11/20 17:43:23      0s] 		8 CPU jobs allowed with the current license(s). Use setMultiCpuUsage to set your required CPU count.
[11/20 17:43:39     10s] Reset Parastics called with the command setExtractRCMode -reset@(#)CDS: Innovus v21.15-s110_1 (64bit) 09/23/2022 13:08 (Linux 3.10.0-693.el7.x86_64)
[11/20 17:43:42     13s] @(#)CDS: NanoRoute 21.15-s110_1 NR220912-2004/21_15-UB (database version 18.20.592) {superthreading v2.17}
[11/20 17:43:42     13s] @(#)CDS: AAE 21.15-s039 (64bit) 09/23/2022 (Linux 3.10.0-693.el7.x86_64)
[11/20 17:43:42     13s] @(#)CDS: CTE 21.15-s038_1 () Sep 20 2022 11:42:13 ( )
[11/20 17:43:42     13s] @(#)CDS: SYNTECH 21.15-s012_1 () Sep  5 2022 10:25:51 ( )
[11/20 17:43:42     13s] @(#)CDS: CPE v21.15-s076
[11/20 17:43:42     13s] @(#)CDS: IQuantus/TQuantus 21.1.1-s867 (64bit) Sun Jun 26 22:12:54 PDT 2022 (Linux 3.10.0-693.el7.x86_64)
[11/20 17:43:42     13s] @(#)CDS: OA 22.60-p076 Wed May 18 13:45:29 2022
[11/20 17:43:42     13s] @(#)CDS: SGN 20.10-d001 (01-Jun-2020) (64 bit executable, Qt5.9.0)
[11/20 17:43:42     13s] @(#)CDS: RCDB 11.15.0
[11/20 17:43:42     13s] @(#)CDS: STYLUS 21.12-s013_1 (08/15/2022 08:25 PDT)
[11/20 17:43:42     13s] @(#)CDS: SystemPlanner-21.15Rel-8720 (21.15) (2022-08-22 18:31:54+0800)
[11/20 17:43:42     13s] Create and set the environment variable TMPDIR to /tmp/innovus_temp_27917_ra01_shadab_tK5nZx.

[11/20 17:43:42     13s] Change the soft stacksize limit to 0.2%RAM (15 mbytes). Set global soft_stack_size_limit to change the value.
[11/20 17:43:42     13s] Sourcing startup file ./.encrc
[11/20 17:43:42     13s] ##  Process: 180           (User Set)               
[11/20 17:43:42     13s] ##     Node: (not set)                           
[11/20 17:43:42     13s] 
##  Check design process and node:  
##  Design tech node is not set.

[11/20 17:43:42     13s] Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
[11/20 17:43:42     13s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[11/20 17:43:42     13s] 	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
[11/20 17:43:42     13s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[11/20 17:43:42     13s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[11/20 17:43:45     14s] <CMD> getVersion
[11/20 17:43:45     14s] Sourcing startup file /home/shadab/.cadence/innovus/gui.color.tcl
[11/20 17:43:45     14s] <CMD> setLayerPreference screen -isVisible 1 -isSelectable 1 -color #ffcbcf -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 17:43:45     14s] <CMD> setLayerPreference areaIo -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference blackBox -isVisible 1 -isSelectable 1 -color #626565 -stipple solid
[11/20 17:43:45     14s] <CMD> setLayerPreference block -isVisible 1 -isSelectable 1 -color #888b8c -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[11/20 17:43:45     14s] <CMD> setLayerPreference pinblock -isVisible 0 -isSelectable 0
[11/20 17:43:45     14s] <CMD> setLayerPreference obsblock -isVisible 0 -isSelectable 0
[11/20 17:43:45     14s] <CMD> setLayerPreference bumpBack -isVisible 1 -isSelectable 1 -color {#1569C7 red orange #c88686} -stipple grid
[11/20 17:43:45     14s] <CMD> setLayerPreference bumpFeed -isVisible 1 -isSelectable 1 -color {#1569C7 red orange #c88686} -stippleData 16 16 {0x11 0x11 0x22 0x22 0x44 0x44 0xf8 0xbe 0x19 0x19 0x2a 0x2a 0x4c 0x4c 0x88 0x88 0x79 0x19 0x2a 0x2a 0x4c 0x4c 0x88 0x88 0x19 0x19 0x22 0x22 0x44 0x44 0x88 0x88}
[11/20 17:43:45     14s] <CMD> setLayerPreference bump -isVisible 1 -isSelectable 1 -color {#1569C7 red orange #c88686} -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference busguide -isVisible 1 -isSelectable 1 -color {pink #ffc0ff #00ff00 #0000ff #ffff00 #ff00ff #00ffff #ff8a00 #00ff8e #8e00ff #8eff00 #ff008e #008aff #ff8a8e #8eff8e #8e8aff #ffff8e #ff8aff #8effff #ff5500 #00ff59 #5900ff #59ff00 #ff0055 #0055ff #bebebe #808080 #a0a0a0 #ff80ff #ff0000} -stippleData 8 8 {0x00 0x00 0x00 0x08 0x10 0x00 0x00 0x00}
[11/20 17:43:45     14s] <CMD> setLayerPreference clock -isVisible 1 -isSelectable 1 -color white -stipple none
[11/20 17:43:45     14s] <CMD> setLayerPreference coverCell -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference cover -isVisible 1 -isSelectable 1 -color #ffaa00 -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference drcRegion -isVisible 1 -isSelectable 1 -color magenta -stippleData 8 4 {0x20 0x04 0x20 0x04}
[11/20 17:43:45     14s] <CMD> setLayerPreference datapath -isVisible 1 -isSelectable 1 -color LightBlue -stippleData 8 4 {0x00 0x00 0xff 0x00}
[11/20 17:43:45     14s] <CMD> setLayerPreference fence -isVisible 1 -isSelectable 1 -color #ff9966 -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[11/20 17:43:45     14s] <CMD> setLayerPreference fillBlk -isVisible 1 -isSelectable 1 -color yellow -stippleData 8 4 {0x20 0x04 0x20 0x04}
[11/20 17:43:45     14s] <CMD> setLayerPreference fixed -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference floating -isVisible 1 -isSelectable 1 -color orange -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[11/20 17:43:45     14s] <CMD> setLayerPreference pgGround -isVisible 1 -isSelectable 1 -color white -stippleData 8 4 {0x20 0x04 0x20 0x04}
[11/20 17:43:45     14s] <CMD> setLayerPreference guide -isVisible 1 -isSelectable 1 -color #f3b2e3 -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[11/20 17:43:45     14s] <CMD> setLayerPreference ilmBlock -isVisible 1 -isSelectable 1 -color #9da3a5 -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference io -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference pinio -isVisible 0 -isSelectable 0
[11/20 17:43:45     14s] <CMD> setLayerPreference obsio -isVisible 0 -isSelectable 0
[11/20 17:43:45     14s] <CMD> setLayerPreference ioSlot -isVisible 1 -isSelectable 1 -color #009900 -stippleData 8 8 {0x02 0x02 0x02 0x02 0x02 0xff 0x02 0x02}
[11/20 17:43:45     14s] <CMD> setLayerPreference piniopin -isVisible 0 -isSelectable 0
[11/20 17:43:45     14s] <CMD> setLayerPreference ioRow -isVisible 1 -isSelectable 0 -color #4b4b4b -stipple none
[11/20 17:43:45     14s] <CMD> setLayerPreference powerNet -isVisible 1 -isSelectable 1 -color {#0000ff #0010de #0020bd #00319c #00417b #00525a #006239 #007318 #088300 #299400 #4aa400 #6ab400 #8bc500 #acd500 #cde600 #eef600 #fff900 #ffed00 #ffe200 #ffd600 #ffcb00 #ffbf00 #ffb400 #ffa800 #ff9500 #ff8000 #ff6a00 #ff5500 #ff4000 #ff2a00 #ff1500 #ff0000} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[11/20 17:43:45     14s] <CMD> setLayerPreference insideIlm -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference isolation -isVisible 1 -isSelectable 1 -color #00ff00 -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference macroOnly -isVisible 1 -isSelectable 1 -color green -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 17:43:45     14s] <CMD> setLayerPreference congTag -isVisible 1 -isSelectable 1 -color {red orange green} -stipple solid
[11/20 17:43:45     14s] <CMD> setLayerPreference metalFill -isVisible 1 -isSelectable 1 -color brown -stipple none
[11/20 17:43:45     14s] <CMD> setLayerPreference hinst -isVisible 1 -isSelectable 1 -color #f3b2e3 -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[11/20 17:43:45     14s] <CMD> setLayerPreference obstruct -isVisible 1 -isSelectable 1 -color #582720 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 17:43:45     14s] <CMD> setLayerPreference funcother -isVisible 1 -isSelectable 1 -color #c1cadd -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference pinother -isVisible 0 -isSelectable 0
[11/20 17:43:45     14s] <CMD> setLayerPreference obsother -isVisible 0 -isSelectable 0
[11/20 17:43:45     14s] <CMD> setLayerPreference obsoverlap -isVisible 1 -isSelectable 1
[11/20 17:43:45     14s] <CMD> setLayerPreference partialBlk -isVisible 1 -isSelectable 1 -color yellow -stippleData 8 4 {0x20 0x04 0x20 0x04}
[11/20 17:43:45     14s] <CMD> setLayerPreference partition -isVisible 1 -isSelectable 1 -color #cf7d5f -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[11/20 17:43:45     14s] <CMD> setLayerPreference ptnFeed -isVisible 1 -isSelectable 1 -color white -stippleData 8 4 {0x20 0x04 0x20 0x04}
[11/20 17:43:45     14s] <CMD> setLayerPreference ptnPinBlk -isVisible 1 -isSelectable 1 -color red -stippleData 8 4 {0x20 0x04 0x20 0x04}
[11/20 17:43:45     14s] <CMD> setLayerPreference phyCell -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference routeGuide -isVisible 1 -isSelectable 1 -color white -stippleData 8 4 {0x20 0x04 0x20 0x04}
[11/20 17:43:45     14s] <CMD> setLayerPreference place -isVisible 1 -isSelectable 1 -color #c1cadd -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference pgPower -isVisible 1 -isSelectable 1 -color white -stippleData 8 4 {0x20 0x04 0x20 0x04}
[11/20 17:43:45     14s] <CMD> setLayerPreference pwrdm -isVisible 1 -isSelectable 1 -color {#de0000 gold #9F8050 cyan red green blue yellow magenta orange purple brown pink skyblue navy sandybrown #1569C7 #d0d0d0 #e0e0e0 #d8d8d8 #e8e8e8 #666666 #368229 #293682 #a8a8a8 #b8b8b8 #903390 #d19090 #c023d0 #c84598 #45c898 #98c545} -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[11/20 17:43:45     14s] <CMD> setLayerPreference netRect -isVisible 0 -isSelectable 0 -color #004ed2 -stippleData 8 4 {0x12 0x55 0x12 0x55}
[11/20 17:43:45     14s] <CMD> setLayerPreference pwrswt -isVisible 1 -isSelectable 1 -color #ff55ff -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference region -isVisible 1 -isSelectable 1 -color #f3b283 -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[11/20 17:43:45     14s] <CMD> setLayerPreference sdpConnect -isVisible 1 -isSelectable 1 -color {yellow green magenta} -stipple solid
[11/20 17:43:45     14s] <CMD> setLayerPreference sdpGroup -isVisible 1 -isSelectable 1 -color {purple #ffc0ff #00ff00 #0000ff #ffff00 #ff00ff #00ffff #ff8a00 #00ff8e #8e00ff #8eff00 #ff008e #008aff #ff8a8e #8eff8e #8e8aff #ffff8e #ff8aff #8effff #ff5500 #00ff59 #5900ff #59ff00 #ff0055 #0055ff #bebebe #808080 #a0a0a0 #ff80ff #ff0000} -stippleData 8 4 {0x55 0xaa 0x55 0xaa}
[11/20 17:43:45     14s] <CMD> setLayerPreference flop -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference shift -isVisible 1 -isSelectable 1 -color #ff0000 -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference net -isVisible 1 -isSelectable 1 -color blue -stipple none
[11/20 17:43:45     14s] <CMD> setLayerPreference sizeBlkg -isVisible 1 -isSelectable 1 -color magenta -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference slotBlk -isVisible 1 -isSelectable 1 -color yellow -stippleData 8 4 {0x20 0x04 0x20 0x04}
[11/20 17:43:45     14s] <CMD> setLayerPreference soft -isVisible 1 -isSelectable 1 -color #cc6699 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 17:43:45     14s] <CMD> setLayerPreference softfix -isVisible 1 -isSelectable 1 -color #ff55ff -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference power -isVisible 1 -isSelectable 1 -color white -stippleData 8 4 {0x20 0x04 0x20 0x04}
[11/20 17:43:45     14s] <CMD> setLayerPreference stdRow -isVisible 1 -isSelectable 0 -color #4b4b4b -stipple none
[11/20 17:43:45     14s] <CMD> setLayerPreference stdCell -isVisible 1 -isSelectable 1 -color #888b8c -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference pinstdCell -isVisible 0 -isSelectable 0
[11/20 17:43:45     14s] <CMD> setLayerPreference obsstdCell -isVisible 0 -isSelectable 0
[11/20 17:43:45     14s] <CMD> setLayerPreference term -isVisible 1 -isSelectable 1 -color #f0d218 -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[11/20 17:43:45     14s] <CMD> setLayerPreference trimBlk -isVisible 1 -isSelectable 1 -color lightblue -stippleData 8 4 {0x20 0x04 0x20 0x04}
[11/20 17:43:45     14s] <CMD> setLayerPreference undefBlk -isVisible 1 -isSelectable 1 -color yellow -stippleData 8 4 {0x20 0x04 0x20 0x04}
[11/20 17:43:45     14s] <CMD> setLayerPreference unplace -isVisible 1 -isSelectable 1 -color #aa5500 -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference customObj -isVisible 1 -isSelectable 1
[11/20 17:43:45     14s] <CMD> setLayerPreference violation -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 17:43:45     14s] <CMD> setLayerPreference VirtualShape -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 17:43:45     14s] <CMD> setLayerPreference whatIfShape -isVisible 1 -isSelectable 1 -color white -stipple none
[11/20 17:43:45     14s] <CMD> setLayerPreference acsArea -isVisible 0 -isSelectable 1 -stipple none
[11/20 17:43:45     14s] <CMD> setLayerPreference aggress -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 17:43:45     14s] <CMD> setLayerPreference blockHalo -isVisible 1 -isSelectable 1 -color #d26c6c -stipple solid
[11/20 17:43:45     14s] <CMD> setLayerPreference pGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
[11/20 17:43:45     14s] <CMD> setLayerPreference blkLink -isVisible 1 -isSelectable 1 -color green
[11/20 17:43:45     14s] <CMD> setLayerPreference eol -isVisible 0 -isSelectable 1 -stipple none
[11/20 17:43:45     14s] <CMD> setLayerPreference bumpConnect -isVisible 1 -isSelectable 1 -color yellow -stipple none
[11/20 17:43:45     14s] <CMD> setLayerPreference layoutObj -isVisible 0 -isSelectable 1 -color blue -stipple none
[11/20 17:43:45     14s] <CMD> setLayerPreference channel -isVisible 1 -isSelectable 1 -color red -stipple none
[11/20 17:43:45     14s] <CMD> setLayerPreference congChan -isVisible 0 -isSelectable 1 -color red -stipple none
[11/20 17:43:45     14s] <CMD> setLayerPreference congestObj -isVisible 0 -isSelectable 1 -color white -stipple none
[11/20 17:43:45     14s] <CMD> setLayerPreference congest -isVisible 0 -isSelectable 1 -color red -stippleData 8 4 {0x12 0x48 0x21 0x84}
[11/20 17:43:45     14s] <CMD> setLayerPreference densityMap -isVisible 0 -isSelectable 1 -color {#000066 #00006d #000074 #00007b #000082 #000089 #000090 #000097 #00009e #0000a5 #0000ac #0000b3 #0000bb #0000c2 #0000c9 #0000d0 #0000d7 #0000de #0000e5 #0000ec #0000f3 #0000fa #0005ff #0011ff #001eff #002aff #0037ff #0043ff #0050ff #005cff #0069ff #0076ff #0082ff #008fff #009bff #00a8ff #00b4ff #00c1ff #00cdff #00daff #00e7ff #00f3ff #00fefd #00f8f2 #00f2e6 #00ecda #00e6ce #00e0c2 #00dbb7 #00d5ab #00cf9f #00c993 #00c387 #00bd7c #00b770 #00b164 #00ab58 #00a54c #009f40 #009a35 #009429 #008e1d #008811 #008205 #058200 #118800 #1d8e00 #299400 #359a00 #409f00 #4ca500 #58ab00 #64b100 #70b700 #7cbd00 #87c300 #93c900 #9fcf00 #abd500 #b7db00 #c2e000 #cee600 #daec00 #e6f200 #f2f800 #fdfe00 #fff300 #ffe700 #ffda00 #ffcd00 #ffc100 #ffb400 #ffa800 #ff9b00 #ff8f00 #ff8200 #ff7600 #ff6900 #ff5c00 #ff5000 #ff4300 #ff3700 #ff2a00 #ff1e00 #ff1100 #ff0500 #ff0606 #ff1212 #ff1e1e #ff2a2a #ff3636 #ff4242 #ff4d4d #ff5959 #ff6565 #ff7171 #ff7d7d #ff8888 #ff9494 #ffa0a0 #ffacac #ffb8b8 #ffc3c3 #ffcfcf #ffdbdb #ffe7e7 #fff3f3} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[11/20 17:43:45     14s] <CMD> setLayerPreference EOLBlk -isVisible 1 -isSelectable 1 -color brown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 17:43:45     14s] <CMD> setLayerPreference unknowState -isVisible 1 -isSelectable 1 -color white -stipple none
[11/20 17:43:45     14s] <CMD> setLayerPreference effectRes -isVisible 1 -isSelectable 1 -color { #8cf600 #aef600 #d2f600 yellow gold orange DarkOrange red white blue} -stipple none
[11/20 17:43:45     14s] <CMD> setLayerPreference exceptPG -isVisible 0 -isSelectable 1 -stipple none
[11/20 17:43:45     14s] <CMD> setLayerPreference fGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
[11/20 17:43:45     14s] <CMD> setLayerPreference fiGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
[11/20 17:43:45     14s] <CMD> setLayerPreference fmGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
[11/20 17:43:45     14s] <CMD> setLayerPreference fpGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
[11/20 17:43:45     14s] <CMD> setLayerPreference flightLine -isVisible 1 -isSelectable 1 -color blue -stipple none
[11/20 17:43:45     14s] <CMD> setLayerPreference gcell -isVisible 0 -isSelectable 1 -color yellow -stipple none
[11/20 17:43:45     14s] <CMD> setLayerPreference gcellOvflow -isVisible 0 -isSelectable 1 -color white -stipple none
[11/20 17:43:45     14s] <CMD> setLayerPreference goObj -isVisible 1 -isSelectable 1 -color yellow -stipple none
[11/20 17:43:45     14s] <CMD> setLayerPreference gridRes -isVisible 1 -isSelectable 1 -color red -stipple none
[11/20 17:43:45     14s] <CMD> setLayerPreference historymap -isVisible 0 -isSelectable 1 -color red -stippleData 8 4 {0x12 0x48 0x21 0x84}
[11/20 17:43:45     14s] <CMD> setLayerPreference iGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
[11/20 17:43:45     14s] <CMD> setLayerPreference lineEndHighGrid -isVisible 0 -isSelectable 1 -color orange -stipple none
[11/20 17:43:45     14s] <CMD> setLayerPreference lineEndLowGrid -isVisible 0 -isSelectable 1 -color cyan -stipple none
[11/20 17:43:45     14s] <CMD> setLayerPreference lithoHalo -isVisible 1 -isSelectable 1 -color purple -stipple brick
[11/20 17:43:45     14s] <CMD> setLayerPreference macroSitePattern -isVisible 0 -isSelectable 1 -color #58d0ca -stipple none
[11/20 17:43:45     14s] <CMD> setLayerPreference mGrid -isVisible 0 -isSelectable 1 -color white -stipple none
[11/20 17:43:45     14s] <CMD> setLayerPreference metalDensityMap -isVisible 0 -isSelectable 1 -color {#000066 #00006d #000074 #00007b #000082 #000089 #000090 #000097 #00009e #0000a5 #0000ac #0000b3 #0000bb #0000c2 #0000c9 #0000d0 #0000d7 #0000de #0000e5 #0000ec #0000f3 #0000fa #0005ff #0011ff #001eff #002aff #0037ff #0043ff #0050ff #005cff #0069ff #0076ff #0082ff #008fff #009bff #00a8ff #00b4ff #00c1ff #00cdff #00daff #00e7ff #00f3ff #00fefd #00f8f2 #00f2e6 #00ecda #00e6ce #00e0c2 #00dbb7 #00d5ab #00cf9f #00c993 #00c387 #00bd7c #00b770 #00b164 #00ab58 #00a54c #009f40 #009a35 #009429 #008e1d #008811 #008205 #058200 #118800 #1d8e00 #299400 #359a00 #409f00 #4ca500 #58ab00 #64b100 #70b700 #7cbd00 #87c300 #93c900 #9fcf00 #abd500 #b7db00 #c2e000 #cee600 #daec00 #e6f200 #f2f800 #fdfe00 #fff300 #ffe700 #ffda00 #ffcd00 #ffc100 #ffb400 #ffa800 #ff9b00 #ff8f00 #ff8200 #ff7600 #ff6900 #ff5c00 #ff5000 #ff4300 #ff3700 #ff2a00 #ff1e00 #ff1100 #ff0500 #ff0606 #ff1212 #ff1e1e #ff2a2a #ff3636 #ff4242 #ff4d4d #ff5959 #ff6565 #ff7171 #ff7d7d #ff8888 #ff9494 #ffa0a0 #ffacac #ffb8b8 #ffc3c3 #ffcfcf #ffdbdb #ffe7e7 #fff3f3} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[11/20 17:43:45     14s] <CMD> setLayerPreference nonPrefTrackObj -isVisible 0 -isSelectable 1 -color white -stipple none
[11/20 17:43:45     14s] <CMD> setLayerPreference overlapBlk -isVisible 0 -isSelectable 1 -color green -stipple solid
[11/20 17:43:45     14s] <CMD> setLayerPreference overlapGuide -isVisible 0 -isSelectable 1 -color blue -stipple solid
[11/20 17:43:45     14s] <CMD> setLayerPreference overlapMacro -isVisible 0 -isSelectable 1 -color white -stipple solid
[11/20 17:43:45     14s] <CMD> setLayerPreference pgViaGridObj -isVisible 0 -isSelectable 1 -color white -stipple none
[11/20 17:43:45     14s] <CMD> setLayerPreference gdsii -isVisible 0 -isSelectable 1
[11/20 17:43:45     14s] <CMD> setLayerPreference pinDensityMap -isVisible 0 -isSelectable 1 -color {#000066 #00006d #000074 #00007b #000082 #000089 #000090 #000097 #00009e #0000a5 #0000ac #0000b3 #0000bb #0000c2 #0000c9 #0000d0 #0000d7 #0000de #0000e5 #0000ec #0000f3 #0000fa #0005ff #0011ff #001eff #002aff #0037ff #0043ff #0050ff #005cff #0069ff #0076ff #0082ff #008fff #009bff #00a8ff #00b4ff #00c1ff #00cdff #00daff #00e7ff #00f3ff #00fefd #00f8f2 #00f2e6 #00ecda #00e6ce #00e0c2 #00dbb7 #00d5ab #00cf9f #00c993 #00c387 #00bd7c #00b770 #00b164 #00ab58 #00a54c #009f40 #009a35 #009429 #008e1d #008811 #008205 #058200 #118800 #1d8e00 #299400 #359a00 #409f00 #4ca500 #58ab00 #64b100 #70b700 #7cbd00 #87c300 #93c900 #9fcf00 #abd500 #b7db00 #c2e000 #cee600 #daec00 #e6f200 #f2f800 #fdfe00 #fff300 #ffe700 #ffda00 #ffcd00 #ffc100 #ffb400 #ffa800 #ff9b00 #ff8f00 #ff8200 #ff7600 #ff6900 #ff5c00 #ff5000 #ff4300 #ff3700 #ff2a00 #ff1e00 #ff1100 #ff0500 #ff0606 #ff1212 #ff1e1e #ff2a2a #ff3636 #ff4242 #ff4d4d #ff5959 #ff6565 #ff7171 #ff7d7d #ff8888 #ff9494 #ffa0a0 #ffacac #ffb8b8 #ffc3c3 #ffcfcf #ffdbdb #ffe7e7 #fff3f3} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[11/20 17:43:45     14s] <CMD> setLayerPreference pinText -isVisible 1 -isSelectable 1 -color white -stipple none
[11/20 17:43:45     14s] <CMD> setLayerPreference portNum -isVisible 0 -isSelectable 1 -color white -stipple none
[11/20 17:43:45     14s] <CMD> setLayerPreference powerDensity -isVisible 0 -isSelectable 1
[11/20 17:43:45     14s] <CMD> setLayerPreference trackObj -isVisible 0 -isSelectable 1 -color white -stipple none
[11/20 17:43:45     14s] <CMD> setLayerPreference reduced -isVisible 1 -isSelectable 1 -color #58d0ca -stipple none
[11/20 17:43:45     14s] <CMD> setLayerPreference relFPlan -isVisible 1 -isSelectable 1 -color yellow -stipple solid
[11/20 17:43:45     14s] <CMD> setLayerPreference resizeFPLine2 -isVisible 1 -isSelectable 1 -color green -stipple solid
[11/20 17:43:45     14s] <CMD> setLayerPreference resizeFPLine1 -isVisible 1 -isSelectable 1 -color yellow -stipple solid
[11/20 17:43:45     14s] <CMD> setLayerPreference routeCongest -isVisible 0 -isSelectable 1
[11/20 17:43:45     14s] <CMD> setLayerPreference routingHalo -isVisible 1 -isSelectable 1 -color brown -stipple brick
[11/20 17:43:45     14s] <CMD> setLayerPreference sitePattern -isVisible 0 -isSelectable 1 -stipple none
[11/20 17:43:45     14s] <CMD> setLayerPreference shield -isVisible 1 -isSelectable 1 -color white -stipple none
[11/20 17:43:45     14s] <CMD> setLayerPreference timingMap -isVisible 0 -isSelectable 1 -color {#ffffff #fff3f3 #ffe7e7 #ffdbdb #ffcfcf #ffc3c3 #ffb8b8 #ffacac #ffa0a0 #ff9494 #ff8888 #ff7d7d #ff7171 #ff6565 #ff5959 #ff4d4d #ff4242 #ff3636 #ff2a2a #ff1e1e #ff1212 #ff0606 #ff0500 #ff1100 #ff1e00 #ff2a00 #ff3700 #ff4300 #ff5000 #ff5c00 #ff6900 #ff7600 #ff8200 #ff8f00 #ff9b00 #ffa800 #ffb400 #ffc100 #ffcd00 #ffda00 #ffe700 #fff300 #fdfe00 #f2f800 #e6f200 #daec00 #cee600 #c2e000 #b7db00 #abd500 #9fcf00 #93c900 #87c300 #7cbd00 #70b700 #64b100 #58ab00 #4ca500 #409f00 #359a00 #299400 #1d8e00 #118800 #058200 #008205 #008811 #008e1d #009429 #009a35 #009f40 #00a54c #00ab58 #00b164 #00b770 #00bd7c #00c387 #00c993 #00cf9f #00d5ab #00dbb7 #00e0c2 #00e6ce #00ecda #00f2e6 #00f8f2 #00fefd #00f3ff #00e7ff #00daff #00cdff #00c1ff #00b4ff #00a8ff #009bff #008fff #0082ff #0076ff #0069ff #005cff #0050ff #0043ff #0037ff #002aff #001eff #0011ff #0005ff #0000fa #0000f3 #0000ec #0000e5 #0000de #0000d7 #0000d0 #0000c9 #0000c2 #0000bb #0000b3 #0000ac #0000a5 #00009e #000097 #000090 #000089 #000082 #00007b #000074 #00006d} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[11/20 17:43:45     14s] <CMD> setLayerPreference slack -isVisible 1 -isSelectable 1
[11/20 17:43:45     14s] <CMD> setLayerPreference trialTrack -isVisible 0 -isSelectable 1 -color white -stipple none
[11/20 17:43:45     14s] <CMD> setLayerPreference trimGridObj -isVisible 0 -isSelectable 1 -color white -stipple none
[11/20 17:43:45     14s] <CMD> setLayerPreference trim -isVisible 1 -isSelectable 1 -color white -stipple none
[11/20 17:43:45     14s] <CMD> setLayerPreference userGrid -isVisible 0 -isSelectable 1 -color gray -stipple none
[11/20 17:43:45     14s] <CMD> setLayerPreference ctdObj -isVisible 1 -isSelectable 1 -color {red green blue yellow magenta cyan orange purple white} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[11/20 17:43:45     14s] <CMD> setLayerPreference clkTree -isVisible 1 -isSelectable 1 -color {#004e72 #004ea8 #004ed2 #004ef2 #00acf2 #00caf2 #00f2f2 #00f2d2 #00f2aa green #8cf600 #aef600 #d2f600 yellow #fed600 #feb800 #fe9800 red #f2f2f6f6f8f8 white} -stipple none
[11/20 17:43:45     14s] <CMD> setLayerPreference dpt -isVisible 1 -isSelectable 1 -color {gray red green yellow} -stipple none
[11/20 17:43:45     14s] <CMD> setLayerPreference fpConn -isVisible 1 -isSelectable 1 -color {red green blue yellow magenta cyan orange purple white} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[11/20 17:43:45     14s] <CMD> setLayerPreference flColors -isVisible 0 -isSelectable 1 -color {red orange yellow green blue white white white white white}
[11/20 17:43:45     14s] <CMD> setLayerPreference gtdObj -isVisible 1 -isSelectable 1 -color {#ffffff #ff0000 #ffc0cb #ffa500 #ffd700 #00ff00 #006400 #1dd8e6 #00008b} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[11/20 17:43:45     14s] <CMD> setLayerPreference congestH -isVisible 0 -isSelectable 1 -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff} -stipple none
[11/20 17:43:45     14s] <CMD> setLayerPreference checkFPlanSpace -isVisible 1 -isSelectable 1 -color {red orange white} -stipple solid
[11/20 17:43:45     14s] <CMD> setLayerPreference ruler -isVisible 1 -isSelectable 1 -color {lightblue yellow chocolate lightgreen maroon salmon violet navy royalblue darkgreen tomato chartreuse wheat deepskyblue darkorange darkred} -stipple none
[11/20 17:43:45     14s] <CMD> setLayerPreference substrateNoise -isVisible 0 -isSelectable 1 -color {#0055ff #00c9ff #00ff77 #45ff00 #8bff00 #cbff00 #fff700 #ff9d00 #ff2f00 #c30000} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[11/20 17:43:45     14s] <CMD> setLayerPreference text -isVisible 1 -isSelectable 1 -color {white black} -stipple none
[11/20 17:43:45     14s] <CMD> setLayerPreference thermal -isVisible 0 -isSelectable 1 -color {#0055ff #00c9ff #00ff77 #45ff00 #8bff00 #cbff00 #fff700 #ff9d00 #ff2f00 #c30000} -stippleData 8 4 {0xaa 0x55 0xaa 0x55}
[11/20 17:43:45     14s] <CMD> setLayerPreference congestV -isVisible 0 -isSelectable 1 -color {#000066 #0000c9 #0053ff #00fcfa #00a953 #53a900 #f9fc00 #ff5300 #ff5858 #ffffff} -stipple none
[11/20 17:43:45     14s] <CMD> setLayerPreference world -isVisible 1 -isSelectable 1 -color {yellow green blue} -stipple none
[11/20 17:43:45     14s] <CMD> setLayerPreference M0Wire -isVisible 1 -isSelectable 1 -color sandybrown -stipple slash2
[11/20 17:43:45     14s] <CMD> setLayerPreference M0Hi -isVisible 1 -isSelectable 1 -color white -stipple slash2
[11/20 17:43:45     14s] <CMD> setLayerPreference M0Cont -isVisible 1 -isSelectable 1 -color plum -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference M0Track -isVisible 1 -isSelectable 1 -color sandybrown -stipple cross
[11/20 17:43:45     14s] <CMD> setLayerPreference M0Pin -isVisible 1 -isSelectable 1 -color sandybrown -stipple cross
[11/20 17:43:45     14s] <CMD> setLayerPreference M0ContPin -isVisible 1 -isSelectable 1 -color sandybrown -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference M0RB -isVisible 1 -isSelectable 1 -color sandybrown -stipple brick
[11/20 17:43:45     14s] <CMD> setLayerPreference M0ContRB -isVisible 1 -isSelectable 1 -color sandybrown -stipple dot8_2
[11/20 17:43:45     14s] <CMD> setLayerPreference M0Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 17:43:45     14s] <CMD> setLayerPreference M0ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 17:43:45     14s] <CMD> setLayerPreference M0Text -isVisible 1 -isSelectable 1 -color sandybrown
[11/20 17:43:45     14s] <CMD> setLayerPreference M0Patch -isVisible 1 -isSelectable 1 -color sandybrown -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 17:43:45     14s] <CMD> setLayerPreference M0EOL -isVisible 1 -isSelectable 1 -color sandybrown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 17:43:45     14s] <CMD> setLayerPreference M0ContEOL -isVisible 1 -isSelectable 1 -color sandybrown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 17:43:45     14s] <CMD> setLayerPreference M0LineEnd -isVisible 1 -isSelectable 1 -color sandybrown -stipple none
[11/20 17:43:45     14s] <CMD> setLayerPreference M1Wire -isVisible 1 -isSelectable 1 -color blue -stipple backslash2
[11/20 17:43:45     14s] <CMD> setLayerPreference M1Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash2
[11/20 17:43:45     14s] <CMD> setLayerPreference M1Cont -isVisible 1 -isSelectable 1 -color blue -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference M1Track -isVisible 1 -isSelectable 1 -color blue -stipple cross
[11/20 17:43:45     14s] <CMD> setLayerPreference M1Pin -isVisible 1 -isSelectable 1 -color blue -stipple cross
[11/20 17:43:45     14s] <CMD> setLayerPreference M1ContPin -isVisible 1 -isSelectable 1 -color blue -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference M1RB -isVisible 1 -isSelectable 1 -color blue -stipple brick
[11/20 17:43:45     14s] <CMD> setLayerPreference M1ContRB -isVisible 1 -isSelectable 1 -color blue -stipple dot8_1
[11/20 17:43:45     14s] <CMD> setLayerPreference M1Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 17:43:45     14s] <CMD> setLayerPreference M1ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 17:43:45     14s] <CMD> setLayerPreference M1Text -isVisible 1 -isSelectable 0 -color blue
[11/20 17:43:45     14s] <CMD> setLayerPreference M1Patch -isVisible 1 -isSelectable 1 -color blue -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 17:43:45     14s] <CMD> setLayerPreference M1EOL -isVisible 1 -isSelectable 1 -color blue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 17:43:45     14s] <CMD> setLayerPreference M1ContEOL -isVisible 1 -isSelectable 1 -color blue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 17:43:45     14s] <CMD> setLayerPreference M1LineEnd -isVisible 1 -isSelectable 1 -color blue -stipple none
[11/20 17:43:45     14s] <CMD> setLayerPreference M2Wire -isVisible 1 -isSelectable 1 -color red -stipple slash2
[11/20 17:43:45     14s] <CMD> setLayerPreference M2Hi -isVisible 1 -isSelectable 1 -color white -stipple slash2
[11/20 17:43:45     14s] <CMD> setLayerPreference M2Cont -isVisible 1 -isSelectable 1 -color red -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference M2Track -isVisible 1 -isSelectable 1 -color red -stipple cross
[11/20 17:43:45     14s] <CMD> setLayerPreference M2Pin -isVisible 1 -isSelectable 1 -color red -stipple cross
[11/20 17:43:45     14s] <CMD> setLayerPreference M2ContPin -isVisible 1 -isSelectable 1 -color red -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference M2RB -isVisible 1 -isSelectable 1 -color red -stipple brick
[11/20 17:43:45     14s] <CMD> setLayerPreference M2ContRB -isVisible 1 -isSelectable 1 -color red -stipple dot8_2
[11/20 17:43:45     14s] <CMD> setLayerPreference M2Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 17:43:45     14s] <CMD> setLayerPreference M2ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 17:43:45     14s] <CMD> setLayerPreference M2Text -isVisible 1 -isSelectable 0 -color red
[11/20 17:43:45     14s] <CMD> setLayerPreference M2Patch -isVisible 1 -isSelectable 1 -color red -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 17:43:45     14s] <CMD> setLayerPreference M2EOL -isVisible 1 -isSelectable 1 -color red -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 17:43:45     14s] <CMD> setLayerPreference M2ContEOL -isVisible 1 -isSelectable 1 -color red -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 17:43:45     14s] <CMD> setLayerPreference M2LineEnd -isVisible 1 -isSelectable 1 -color red -stipple none
[11/20 17:43:45     14s] <CMD> setLayerPreference M3Wire -isVisible 1 -isSelectable 1 -color #00d000 -stipple backslash
[11/20 17:43:45     14s] <CMD> setLayerPreference M3Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[11/20 17:43:45     14s] <CMD> setLayerPreference M3Cont -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference M3Track -isVisible 1 -isSelectable 1 -color #00d000 -stipple cross
[11/20 17:43:45     14s] <CMD> setLayerPreference M3Pin -isVisible 1 -isSelectable 1 -color #00d000 -stipple cross
[11/20 17:43:45     14s] <CMD> setLayerPreference M3ContPin -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference M3RB -isVisible 1 -isSelectable 1 -color #00d000 -stipple brick
[11/20 17:43:45     14s] <CMD> setLayerPreference M3ContRB -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot8_1
[11/20 17:43:45     14s] <CMD> setLayerPreference M3Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 17:43:45     14s] <CMD> setLayerPreference M3ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 17:43:45     14s] <CMD> setLayerPreference M3Text -isVisible 1 -isSelectable 0 -color #00d000
[11/20 17:43:45     14s] <CMD> setLayerPreference M3Patch -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 17:43:45     14s] <CMD> setLayerPreference M3EOL -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 17:43:45     14s] <CMD> setLayerPreference M3ContEOL -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 17:43:45     14s] <CMD> setLayerPreference M3LineEnd -isVisible 1 -isSelectable 1 -color #00d000 -stipple none
[11/20 17:43:45     14s] <CMD> setLayerPreference M4Wire -isVisible 1 -isSelectable 1 -color #d0d000 -stipple slash
[11/20 17:43:45     14s] <CMD> setLayerPreference M4Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/20 17:43:45     14s] <CMD> setLayerPreference M4Cont -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference M4Track -isVisible 1 -isSelectable 1 -color #d0d000 -stipple cross
[11/20 17:43:45     14s] <CMD> setLayerPreference M4Pin -isVisible 1 -isSelectable 1 -color #d0d000 -stipple cross
[11/20 17:43:45     14s] <CMD> setLayerPreference M4ContPin -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference M4RB -isVisible 1 -isSelectable 1 -color #d0d000 -stipple brick
[11/20 17:43:45     14s] <CMD> setLayerPreference M4ContRB -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot8_2
[11/20 17:43:45     14s] <CMD> setLayerPreference M4Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 17:43:45     14s] <CMD> setLayerPreference M4ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 17:43:45     14s] <CMD> setLayerPreference M4Text -isVisible 1 -isSelectable 0 -color #d0d000
[11/20 17:43:45     14s] <CMD> setLayerPreference M4Patch -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 17:43:45     14s] <CMD> setLayerPreference M4EOL -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 17:43:45     14s] <CMD> setLayerPreference M4ContEOL -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 17:43:45     14s] <CMD> setLayerPreference M4LineEnd -isVisible 1 -isSelectable 1 -color #d0d000 -stipple none
[11/20 17:43:45     14s] <CMD> setLayerPreference M5Wire -isVisible 1 -isSelectable 1 -color brown -stipple backslash
[11/20 17:43:45     14s] <CMD> setLayerPreference M5Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[11/20 17:43:45     14s] <CMD> setLayerPreference M5Cont -isVisible 1 -isSelectable 1 -color brown -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference M5Track -isVisible 1 -isSelectable 1 -color brown -stipple cross
[11/20 17:43:45     14s] <CMD> setLayerPreference M5Pin -isVisible 1 -isSelectable 1 -color brown -stipple cross
[11/20 17:43:45     14s] <CMD> setLayerPreference M5ContPin -isVisible 1 -isSelectable 1 -color brown -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference M5RB -isVisible 1 -isSelectable 1 -color brown -stipple brick
[11/20 17:43:45     14s] <CMD> setLayerPreference M5ContRB -isVisible 1 -isSelectable 1 -color brown -stipple dot8_1
[11/20 17:43:45     14s] <CMD> setLayerPreference M5Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 17:43:45     14s] <CMD> setLayerPreference M5ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 17:43:45     14s] <CMD> setLayerPreference M5Text -isVisible 1 -isSelectable 0 -color brown
[11/20 17:43:45     14s] <CMD> setLayerPreference M5Patch -isVisible 1 -isSelectable 1 -color brown -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 17:43:45     14s] <CMD> setLayerPreference M5EOL -isVisible 1 -isSelectable 1 -color brown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 17:43:45     14s] <CMD> setLayerPreference M5ContEOL -isVisible 1 -isSelectable 1 -color brown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 17:43:45     14s] <CMD> setLayerPreference M5LineEnd -isVisible 1 -isSelectable 1 -color brown -stipple none
[11/20 17:43:45     14s] <CMD> setLayerPreference M6Wire -isVisible 1 -isSelectable 1 -color orange -stipple slash
[11/20 17:43:45     14s] <CMD> setLayerPreference M6Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/20 17:43:45     14s] <CMD> setLayerPreference M6Cont -isVisible 1 -isSelectable 1 -color orange -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference M6Track -isVisible 1 -isSelectable 1 -color orange -stipple cross
[11/20 17:43:45     14s] <CMD> setLayerPreference M6Pin -isVisible 1 -isSelectable 1 -color orange -stipple cross
[11/20 17:43:45     14s] <CMD> setLayerPreference M6ContPin -isVisible 1 -isSelectable 1 -color orange -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference M6RB -isVisible 1 -isSelectable 1 -color orange -stipple brick
[11/20 17:43:45     14s] <CMD> setLayerPreference M6ContRB -isVisible 1 -isSelectable 1 -color orange -stipple dot8_2
[11/20 17:43:45     14s] <CMD> setLayerPreference M6Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 17:43:45     14s] <CMD> setLayerPreference M6ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 17:43:45     14s] <CMD> setLayerPreference M6Text -isVisible 1 -isSelectable 0 -color orange
[11/20 17:43:45     14s] <CMD> setLayerPreference M6Patch -isVisible 1 -isSelectable 1 -color orange -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 17:43:45     14s] <CMD> setLayerPreference M6EOL -isVisible 1 -isSelectable 1 -color orange -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 17:43:45     14s] <CMD> setLayerPreference M6ContEOL -isVisible 1 -isSelectable 1 -color orange -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 17:43:45     14s] <CMD> setLayerPreference M6LineEnd -isVisible 1 -isSelectable 1 -color orange -stipple none
[11/20 17:43:45     14s] <CMD> setLayerPreference M7Wire -isVisible 1 -isSelectable 1 -color #d000d0 -stipple backslash
[11/20 17:43:45     14s] <CMD> setLayerPreference M7Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[11/20 17:43:45     14s] <CMD> setLayerPreference M7Cont -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference M7Track -isVisible 1 -isSelectable 1 -color #d000d0 -stipple cross
[11/20 17:43:45     14s] <CMD> setLayerPreference M7Pin -isVisible 1 -isSelectable 1 -color #d000d0 -stipple cross
[11/20 17:43:45     14s] <CMD> setLayerPreference M7ContPin -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference M7RB -isVisible 1 -isSelectable 1 -color #d000d0 -stipple brick
[11/20 17:43:45     14s] <CMD> setLayerPreference M7ContRB -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot8_1
[11/20 17:43:45     14s] <CMD> setLayerPreference M7Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 17:43:45     14s] <CMD> setLayerPreference M7ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 17:43:45     14s] <CMD> setLayerPreference M7Text -isVisible 1 -isSelectable 0 -color #d000d0
[11/20 17:43:45     14s] <CMD> setLayerPreference M7Patch -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 17:43:45     14s] <CMD> setLayerPreference M7EOL -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 17:43:45     14s] <CMD> setLayerPreference M7ContEOL -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 17:43:45     14s] <CMD> setLayerPreference M7LineEnd -isVisible 1 -isSelectable 1 -color #d000d0 -stipple none
[11/20 17:43:45     14s] <CMD> setLayerPreference M8Wire -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple slash
[11/20 17:43:45     14s] <CMD> setLayerPreference M8Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/20 17:43:45     14s] <CMD> setLayerPreference M8Cont -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference M8Track -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple cross
[11/20 17:43:45     14s] <CMD> setLayerPreference M8Pin -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple cross
[11/20 17:43:45     14s] <CMD> setLayerPreference M8ContPin -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference M8RB -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple brick
[11/20 17:43:45     14s] <CMD> setLayerPreference M8ContRB -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple dot8_2
[11/20 17:43:45     14s] <CMD> setLayerPreference M8Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 17:43:45     14s] <CMD> setLayerPreference M8ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 17:43:45     14s] <CMD> setLayerPreference M8Text -isVisible 1 -isSelectable 0 -color #00d0d0
[11/20 17:43:45     14s] <CMD> setLayerPreference M8Patch -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 17:43:45     14s] <CMD> setLayerPreference M8EOL -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 17:43:45     14s] <CMD> setLayerPreference M8ContEOL -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 17:43:45     14s] <CMD> setLayerPreference M8LineEnd -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple none
[11/20 17:43:45     14s] <CMD> setLayerPreference M9Wire -isVisible 1 -isSelectable 1 -color saddlebrown -stipple backslash
[11/20 17:43:45     14s] <CMD> setLayerPreference M9Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[11/20 17:43:45     14s] <CMD> setLayerPreference M9Cont -isVisible 1 -isSelectable 1 -color saddlebrown -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference M9Track -isVisible 1 -isSelectable 1 -color saddlebrown -stipple cross
[11/20 17:43:45     14s] <CMD> setLayerPreference M9Pin -isVisible 1 -isSelectable 1 -color saddlebrown -stipple cross
[11/20 17:43:45     14s] <CMD> setLayerPreference M9ContPin -isVisible 1 -isSelectable 1 -color saddlebrown -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference M9RB -isVisible 1 -isSelectable 1 -color saddlebrown -stipple brick
[11/20 17:43:45     14s] <CMD> setLayerPreference M9ContRB -isVisible 1 -isSelectable 1 -color saddlebrown -stipple dot8_1
[11/20 17:43:45     14s] <CMD> setLayerPreference M9Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 17:43:45     14s] <CMD> setLayerPreference M9ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 17:43:45     14s] <CMD> setLayerPreference M9Text -isVisible 1 -isSelectable 0 -color saddlebrown
[11/20 17:43:45     14s] <CMD> setLayerPreference M9Patch -isVisible 1 -isSelectable 1 -color saddlebrown -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 17:43:45     14s] <CMD> setLayerPreference M9EOL -isVisible 1 -isSelectable 1 -color saddlebrown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 17:43:45     14s] <CMD> setLayerPreference M9ContEOL -isVisible 1 -isSelectable 1 -color saddlebrown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 17:43:45     14s] <CMD> setLayerPreference M9LineEnd -isVisible 1 -isSelectable 1 -color saddlebrown -stipple none
[11/20 17:43:45     14s] <CMD> setLayerPreference M10Wire -isVisible 1 -isSelectable 1 -color yellow -stipple slash
[11/20 17:43:45     14s] <CMD> setLayerPreference M10Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/20 17:43:45     14s] <CMD> setLayerPreference M10Cont -isVisible 1 -isSelectable 1 -color yellow -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference M10Track -isVisible 1 -isSelectable 1 -color yellow -stipple cross
[11/20 17:43:45     14s] <CMD> setLayerPreference M10Pin -isVisible 1 -isSelectable 1 -color yellow -stipple cross
[11/20 17:43:45     14s] <CMD> setLayerPreference M10ContPin -isVisible 1 -isSelectable 1 -color yellow -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference M10RB -isVisible 1 -isSelectable 1 -color yellow -stipple brick
[11/20 17:43:45     14s] <CMD> setLayerPreference M10ContRB -isVisible 1 -isSelectable 1 -color yellow -stipple dot8_2
[11/20 17:43:45     14s] <CMD> setLayerPreference M10Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 17:43:45     14s] <CMD> setLayerPreference M10ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 17:43:45     14s] <CMD> setLayerPreference M10Text -isVisible 1 -isSelectable 0 -color yellow
[11/20 17:43:45     14s] <CMD> setLayerPreference M10Patch -isVisible 1 -isSelectable 1 -color yellow -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 17:43:45     14s] <CMD> setLayerPreference M10EOL -isVisible 1 -isSelectable 1 -color yellow -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 17:43:45     14s] <CMD> setLayerPreference M10ContEOL -isVisible 1 -isSelectable 1 -color yellow -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 17:43:45     14s] <CMD> setLayerPreference M10LineEnd -isVisible 1 -isSelectable 1 -color yellow -stipple none
[11/20 17:43:45     14s] <CMD> setLayerPreference M11Wire -isVisible 1 -isSelectable 1 -color green -stipple backslash
[11/20 17:43:45     14s] <CMD> setLayerPreference M11Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[11/20 17:43:45     14s] <CMD> setLayerPreference M11Cont -isVisible 1 -isSelectable 1 -color green -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference M11Track -isVisible 1 -isSelectable 1 -color green -stipple cross
[11/20 17:43:45     14s] <CMD> setLayerPreference M11Pin -isVisible 1 -isSelectable 1 -color green -stipple cross
[11/20 17:43:45     14s] <CMD> setLayerPreference M11ContPin -isVisible 1 -isSelectable 1 -color green -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference M11RB -isVisible 1 -isSelectable 1 -color green -stipple brick
[11/20 17:43:45     14s] <CMD> setLayerPreference M11ContRB -isVisible 1 -isSelectable 1 -color green -stipple dot8_2
[11/20 17:43:45     14s] <CMD> setLayerPreference M11Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 17:43:45     14s] <CMD> setLayerPreference M11ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 17:43:45     14s] <CMD> setLayerPreference M11Text -isVisible 1 -isSelectable 0 -color green
[11/20 17:43:45     14s] <CMD> setLayerPreference M11Patch -isVisible 1 -isSelectable 1 -color green -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 17:43:45     14s] <CMD> setLayerPreference M11EOL -isVisible 1 -isSelectable 1 -color green -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 17:43:45     14s] <CMD> setLayerPreference M11ContEOL -isVisible 1 -isSelectable 1 -color green -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 17:43:45     14s] <CMD> setLayerPreference M11LineEnd -isVisible 1 -isSelectable 1 -color green -stipple none
[11/20 17:43:45     14s] <CMD> setLayerPreference M12Wire -isVisible 1 -isSelectable 1 -color magenta -stipple slash
[11/20 17:43:45     14s] <CMD> setLayerPreference M12Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/20 17:43:45     14s] <CMD> setLayerPreference M12Cont -isVisible 1 -isSelectable 1 -color magenta -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference M12Track -isVisible 1 -isSelectable 1 -color magenta -stipple cross
[11/20 17:43:45     14s] <CMD> setLayerPreference M12Pin -isVisible 1 -isSelectable 1 -color magenta -stipple cross
[11/20 17:43:45     14s] <CMD> setLayerPreference M12ContPin -isVisible 1 -isSelectable 1 -color magenta -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference M12RB -isVisible 1 -isSelectable 1 -color magenta -stipple brick
[11/20 17:43:45     14s] <CMD> setLayerPreference M12ContRB -isVisible 1 -isSelectable 1 -color magenta -stipple dot8_2
[11/20 17:43:45     14s] <CMD> setLayerPreference M12Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 17:43:45     14s] <CMD> setLayerPreference M12ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 17:43:45     14s] <CMD> setLayerPreference M12Text -isVisible 1 -isSelectable 0 -color magenta
[11/20 17:43:45     14s] <CMD> setLayerPreference M12Patch -isVisible 1 -isSelectable 1 -color magenta -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 17:43:45     14s] <CMD> setLayerPreference M12EOL -isVisible 1 -isSelectable 1 -color magenta -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 17:43:45     14s] <CMD> setLayerPreference M12ContEOL -isVisible 1 -isSelectable 1 -color magenta -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 17:43:45     14s] <CMD> setLayerPreference M12LineEnd -isVisible 1 -isSelectable 1 -color magenta -stipple none
[11/20 17:43:45     14s] <CMD> setLayerPreference M13Wire -isVisible 1 -isSelectable 1 -color pink -stipple slash
[11/20 17:43:45     14s] <CMD> setLayerPreference M13Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/20 17:43:45     14s] <CMD> setLayerPreference M13Cont -isVisible 1 -isSelectable 1 -color pink -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference M13Track -isVisible 1 -isSelectable 1 -color pink -stipple cross
[11/20 17:43:45     14s] <CMD> setLayerPreference M13Pin -isVisible 1 -isSelectable 1 -color pink -stipple cross
[11/20 17:43:45     14s] <CMD> setLayerPreference M13ContPin -isVisible 1 -isSelectable 1 -color pink -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference M13RB -isVisible 1 -isSelectable 1 -color pink -stipple brick
[11/20 17:43:45     14s] <CMD> setLayerPreference M13ContRB -isVisible 1 -isSelectable 1 -color pink -stipple dot8_2
[11/20 17:43:45     14s] <CMD> setLayerPreference M13Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 17:43:45     14s] <CMD> setLayerPreference M13ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 17:43:45     14s] <CMD> setLayerPreference M13Text -isVisible 1 -isSelectable 0 -color pink
[11/20 17:43:45     14s] <CMD> setLayerPreference M13Patch -isVisible 1 -isSelectable 1 -color pink -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 17:43:45     14s] <CMD> setLayerPreference M13EOL -isVisible 1 -isSelectable 1 -color pink -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 17:43:45     14s] <CMD> setLayerPreference M13ContEOL -isVisible 1 -isSelectable 1 -color pink -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 17:43:45     14s] <CMD> setLayerPreference M13LineEnd -isVisible 1 -isSelectable 1 -color pink -stipple none
[11/20 17:43:45     14s] <CMD> setLayerPreference M14Wire -isVisible 1 -isSelectable 1 -color cyan -stipple slash
[11/20 17:43:45     14s] <CMD> setLayerPreference M14Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/20 17:43:45     14s] <CMD> setLayerPreference M14Cont -isVisible 1 -isSelectable 1 -color cyan -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference M14Track -isVisible 1 -isSelectable 1 -color cyan -stipple cross
[11/20 17:43:45     14s] <CMD> setLayerPreference M14Pin -isVisible 1 -isSelectable 1 -color cyan -stipple cross
[11/20 17:43:45     14s] <CMD> setLayerPreference M14ContPin -isVisible 1 -isSelectable 1 -color cyan -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference M14RB -isVisible 1 -isSelectable 1 -color cyan -stipple brick
[11/20 17:43:45     14s] <CMD> setLayerPreference M14ContRB -isVisible 1 -isSelectable 1 -color cyan -stipple dot8_2
[11/20 17:43:45     14s] <CMD> setLayerPreference M14Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 17:43:45     14s] <CMD> setLayerPreference M14ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 17:43:45     14s] <CMD> setLayerPreference M14Text -isVisible 1 -isSelectable 0 -color cyan
[11/20 17:43:45     14s] <CMD> setLayerPreference M14Patch -isVisible 1 -isSelectable 1 -color cyan -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 17:43:45     14s] <CMD> setLayerPreference M14EOL -isVisible 1 -isSelectable 1 -color cyan -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 17:43:45     14s] <CMD> setLayerPreference M14ContEOL -isVisible 1 -isSelectable 1 -color cyan -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 17:43:45     14s] <CMD> setLayerPreference M14LineEnd -isVisible 1 -isSelectable 1 -color cyan -stipple none
[11/20 17:43:45     14s] <CMD> setLayerPreference M15Wire -isVisible 1 -isSelectable 1 -color purple -stipple slash
[11/20 17:43:45     14s] <CMD> setLayerPreference M15Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/20 17:43:45     14s] <CMD> setLayerPreference M15Cont -isVisible 1 -isSelectable 1 -color purple -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference M15Track -isVisible 1 -isSelectable 1 -color purple -stipple cross
[11/20 17:43:45     14s] <CMD> setLayerPreference M15Pin -isVisible 1 -isSelectable 1 -color purple -stipple cross
[11/20 17:43:45     14s] <CMD> setLayerPreference M15ContPin -isVisible 1 -isSelectable 1 -color purple -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference M15RB -isVisible 1 -isSelectable 1 -color purple -stipple brick
[11/20 17:43:45     14s] <CMD> setLayerPreference M15ContRB -isVisible 1 -isSelectable 1 -color purple -stipple dot8_2
[11/20 17:43:45     14s] <CMD> setLayerPreference M15Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 17:43:45     14s] <CMD> setLayerPreference M15ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 17:43:45     14s] <CMD> setLayerPreference M15Text -isVisible 1 -isSelectable 0 -color purple
[11/20 17:43:45     14s] <CMD> setLayerPreference M15Patch -isVisible 1 -isSelectable 1 -color purple -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 17:43:45     14s] <CMD> setLayerPreference M15EOL -isVisible 1 -isSelectable 1 -color purple -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 17:43:45     14s] <CMD> setLayerPreference M15ContEOL -isVisible 1 -isSelectable 1 -color purple -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 17:43:45     14s] <CMD> setLayerPreference M15LineEnd -isVisible 1 -isSelectable 1 -color purple -stipple none
[11/20 17:43:45     14s] <CMD> setLayerPreference M16Wire -isVisible 1 -isSelectable 1 -color olive -stipple slash
[11/20 17:43:45     14s] <CMD> setLayerPreference M16Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/20 17:43:45     14s] <CMD> setLayerPreference M16Cont -isVisible 1 -isSelectable 1 -color olive -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference M16Track -isVisible 1 -isSelectable 1 -color olive -stipple cross
[11/20 17:43:45     14s] <CMD> setLayerPreference M16Pin -isVisible 1 -isSelectable 1 -color olive -stipple cross
[11/20 17:43:45     14s] <CMD> setLayerPreference M16ContPin -isVisible 1 -isSelectable 1 -color olive -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference M16RB -isVisible 1 -isSelectable 1 -color olive -stipple brick
[11/20 17:43:45     14s] <CMD> setLayerPreference M16ContRB -isVisible 1 -isSelectable 1 -color olive -stipple dot8_2
[11/20 17:43:45     14s] <CMD> setLayerPreference M16Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 17:43:45     14s] <CMD> setLayerPreference M16ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 17:43:45     14s] <CMD> setLayerPreference M16Text -isVisible 1 -isSelectable 0 -color olive
[11/20 17:43:45     14s] <CMD> setLayerPreference M16Patch -isVisible 1 -isSelectable 1 -color olive -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 17:43:45     14s] <CMD> setLayerPreference M16EOL -isVisible 1 -isSelectable 1 -color olive -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 17:43:45     14s] <CMD> setLayerPreference M16ContEOL -isVisible 1 -isSelectable 1 -color olive -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 17:43:45     14s] <CMD> setLayerPreference M16LineEnd -isVisible 1 -isSelectable 1 -color olive -stipple none
[11/20 17:43:45     14s] <CMD> setLayerPreference M17Wire -isVisible 1 -isSelectable 1 -color chocolate -stipple slash
[11/20 17:43:45     14s] <CMD> setLayerPreference M17Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/20 17:43:45     14s] <CMD> setLayerPreference M17Cont -isVisible 1 -isSelectable 1 -color chocolate -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference M17Track -isVisible 1 -isSelectable 1 -color chocolate -stipple cross
[11/20 17:43:45     14s] <CMD> setLayerPreference M17Pin -isVisible 1 -isSelectable 1 -color chocolate -stipple cross
[11/20 17:43:45     14s] <CMD> setLayerPreference M17ContPin -isVisible 1 -isSelectable 1 -color chocolate -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference M17RB -isVisible 1 -isSelectable 1 -color chocolate -stipple brick
[11/20 17:43:45     14s] <CMD> setLayerPreference M17ContRB -isVisible 1 -isSelectable 1 -color chocolate -stipple dot8_2
[11/20 17:43:45     14s] <CMD> setLayerPreference M17Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 17:43:45     14s] <CMD> setLayerPreference M17ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 17:43:45     14s] <CMD> setLayerPreference M17Text -isVisible 1 -isSelectable 0 -color chocolate
[11/20 17:43:45     14s] <CMD> setLayerPreference M17Patch -isVisible 1 -isSelectable 1 -color chocolate -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 17:43:45     14s] <CMD> setLayerPreference M17EOL -isVisible 1 -isSelectable 1 -color chocolate -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 17:43:45     14s] <CMD> setLayerPreference M17ContEOL -isVisible 1 -isSelectable 1 -color chocolate -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 17:43:45     14s] <CMD> setLayerPreference M17LineEnd -isVisible 1 -isSelectable 1 -color chocolate -stipple none
[11/20 17:43:45     14s] <CMD> setLayerPreference M18Wire -isVisible 1 -isSelectable 1 -color deepskyblue -stipple slash
[11/20 17:43:45     14s] <CMD> setLayerPreference M18Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/20 17:43:45     14s] <CMD> setLayerPreference M18Cont -isVisible 1 -isSelectable 1 -color deepskyblue -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference M18Track -isVisible 1 -isSelectable 1 -color deepskyblue -stipple cross
[11/20 17:43:45     14s] <CMD> setLayerPreference M18Pin -isVisible 1 -isSelectable 1 -color deepskyblue -stipple cross
[11/20 17:43:45     14s] <CMD> setLayerPreference M18ContPin -isVisible 1 -isSelectable 1 -color deepskyblue -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference M18RB -isVisible 1 -isSelectable 1 -color deepskyblue -stipple brick
[11/20 17:43:45     14s] <CMD> setLayerPreference M18ContRB -isVisible 1 -isSelectable 1 -color deepskyblue -stipple dot8_2
[11/20 17:43:45     14s] <CMD> setLayerPreference M18Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 17:43:45     14s] <CMD> setLayerPreference M18ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 17:43:45     14s] <CMD> setLayerPreference M18Text -isVisible 1 -isSelectable 0 -color deepskyblue
[11/20 17:43:45     14s] <CMD> setLayerPreference M18Patch -isVisible 1 -isSelectable 1 -color deepskyblue -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 17:43:45     14s] <CMD> setLayerPreference M18EOL -isVisible 1 -isSelectable 1 -color deepskyblue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 17:43:45     14s] <CMD> setLayerPreference M18ContEOL -isVisible 1 -isSelectable 1 -color deepskyblue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 17:43:45     14s] <CMD> setLayerPreference M18LineEnd -isVisible 1 -isSelectable 1 -color deepskyblue -stipple none
[11/20 17:43:45     14s] <CMD> setLayerPreference M19Wire -isVisible 1 -isSelectable 1 -color maroon -stipple slash
[11/20 17:43:45     14s] <CMD> setLayerPreference M19Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/20 17:43:45     14s] <CMD> setLayerPreference M19Cont -isVisible 1 -isSelectable 1 -color maroon -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference M19Track -isVisible 1 -isSelectable 1 -color maroon -stipple cross
[11/20 17:43:45     14s] <CMD> setLayerPreference M19Pin -isVisible 1 -isSelectable 1 -color maroon -stipple cross
[11/20 17:43:45     14s] <CMD> setLayerPreference M19ContPin -isVisible 1 -isSelectable 1 -color maroon -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference M19RB -isVisible 1 -isSelectable 1 -color maroon -stipple brick
[11/20 17:43:45     14s] <CMD> setLayerPreference M19ContRB -isVisible 1 -isSelectable 1 -color maroon -stipple dot8_2
[11/20 17:43:45     14s] <CMD> setLayerPreference M19Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 17:43:45     14s] <CMD> setLayerPreference M19ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 17:43:45     14s] <CMD> setLayerPreference M19Text -isVisible 1 -isSelectable 0 -color maroon
[11/20 17:43:45     14s] <CMD> setLayerPreference M19Patch -isVisible 1 -isSelectable 1 -color maroon -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 17:43:45     14s] <CMD> setLayerPreference M19EOL -isVisible 1 -isSelectable 1 -color maroon -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 17:43:45     14s] <CMD> setLayerPreference M19ContEOL -isVisible 1 -isSelectable 1 -color maroon -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 17:43:45     14s] <CMD> setLayerPreference M19LineEnd -isVisible 1 -isSelectable 1 -color maroon -stipple none
[11/20 17:43:45     14s] <CMD> setLayerPreference M20Wire -isVisible 1 -isSelectable 1 -color salmon -stipple slash
[11/20 17:43:45     14s] <CMD> setLayerPreference M20Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/20 17:43:45     14s] <CMD> setLayerPreference M20Cont -isVisible 1 -isSelectable 1 -color salmon -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference M20Track -isVisible 1 -isSelectable 1 -color salmon -stipple cross
[11/20 17:43:45     14s] <CMD> setLayerPreference M20Pin -isVisible 1 -isSelectable 1 -color salmon -stipple cross
[11/20 17:43:45     14s] <CMD> setLayerPreference M20ContPin -isVisible 1 -isSelectable 1 -color salmon -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference M20RB -isVisible 1 -isSelectable 1 -color salmon -stipple brick
[11/20 17:43:45     14s] <CMD> setLayerPreference M20ContRB -isVisible 1 -isSelectable 1 -color salmon -stipple dot8_2
[11/20 17:43:45     14s] <CMD> setLayerPreference M20Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 17:43:45     14s] <CMD> setLayerPreference M20ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 17:43:45     14s] <CMD> setLayerPreference M20Text -isVisible 1 -isSelectable 0 -color salmon
[11/20 17:43:45     14s] <CMD> setLayerPreference M20Patch -isVisible 1 -isSelectable 1 -color salmon -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 17:43:45     14s] <CMD> setLayerPreference M20EOL -isVisible 1 -isSelectable 1 -color salmon -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 17:43:45     14s] <CMD> setLayerPreference M20ContEOL -isVisible 1 -isSelectable 1 -color salmon -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 17:43:45     14s] <CMD> setLayerPreference M20LineEnd -isVisible 1 -isSelectable 1 -color salmon -stipple none
[11/20 17:43:45     14s] <CMD> setLayerPreference M21Wire -isVisible 1 -isSelectable 1 -color violet -stipple slash
[11/20 17:43:45     14s] <CMD> setLayerPreference M21Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/20 17:43:45     14s] <CMD> setLayerPreference M21Cont -isVisible 1 -isSelectable 1 -color violet -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference M21Track -isVisible 1 -isSelectable 1 -color violet -stipple cross
[11/20 17:43:45     14s] <CMD> setLayerPreference M21Pin -isVisible 1 -isSelectable 1 -color violet -stipple cross
[11/20 17:43:45     14s] <CMD> setLayerPreference M21ContPin -isVisible 1 -isSelectable 1 -color violet -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference M21RB -isVisible 1 -isSelectable 1 -color violet -stipple brick
[11/20 17:43:45     14s] <CMD> setLayerPreference M21ContRB -isVisible 1 -isSelectable 1 -color violet -stipple dot8_2
[11/20 17:43:45     14s] <CMD> setLayerPreference M21Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 17:43:45     14s] <CMD> setLayerPreference M21ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 17:43:45     14s] <CMD> setLayerPreference M21Text -isVisible 1 -isSelectable 0 -color violet
[11/20 17:43:45     14s] <CMD> setLayerPreference M21Patch -isVisible 1 -isSelectable 1 -color violet -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 17:43:45     14s] <CMD> setLayerPreference M21EOL -isVisible 1 -isSelectable 1 -color violet -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 17:43:45     14s] <CMD> setLayerPreference M21ContEOL -isVisible 1 -isSelectable 1 -color violet -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 17:43:45     14s] <CMD> setLayerPreference M21LineEnd -isVisible 1 -isSelectable 1 -color violet -stipple none
[11/20 17:43:45     14s] <CMD> setLayerPreference M22Wire -isVisible 1 -isSelectable 1 -color royalblue -stipple slash
[11/20 17:43:45     14s] <CMD> setLayerPreference M22Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/20 17:43:45     14s] <CMD> setLayerPreference M22Cont -isVisible 1 -isSelectable 1 -color royalblue -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference M22Track -isVisible 1 -isSelectable 1 -color royalblue -stipple cross
[11/20 17:43:45     14s] <CMD> setLayerPreference M22Pin -isVisible 1 -isSelectable 1 -color royalblue -stipple cross
[11/20 17:43:45     14s] <CMD> setLayerPreference M22ContPin -isVisible 1 -isSelectable 1 -color royalblue -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference M22RB -isVisible 1 -isSelectable 1 -color royalblue -stipple brick
[11/20 17:43:45     14s] <CMD> setLayerPreference M22ContRB -isVisible 1 -isSelectable 1 -color royalblue -stipple dot8_2
[11/20 17:43:45     14s] <CMD> setLayerPreference M22Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 17:43:45     14s] <CMD> setLayerPreference M22ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 17:43:45     14s] <CMD> setLayerPreference M22Text -isVisible 1 -isSelectable 0 -color royalblue
[11/20 17:43:45     14s] <CMD> setLayerPreference M22Patch -isVisible 1 -isSelectable 1 -color royalblue -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 17:43:45     14s] <CMD> setLayerPreference M22EOL -isVisible 1 -isSelectable 1 -color royalblue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 17:43:45     14s] <CMD> setLayerPreference M22ContEOL -isVisible 1 -isSelectable 1 -color royalblue -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 17:43:45     14s] <CMD> setLayerPreference M22LineEnd -isVisible 1 -isSelectable 1 -color royalblue -stipple none
[11/20 17:43:45     14s] <CMD> setLayerPreference M23Wire -isVisible 1 -isSelectable 1 -color darkgreen -stipple slash
[11/20 17:43:45     14s] <CMD> setLayerPreference M23Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/20 17:43:45     14s] <CMD> setLayerPreference M23Cont -isVisible 1 -isSelectable 1 -color darkgreen -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference M23Track -isVisible 1 -isSelectable 1 -color darkgreen -stipple cross
[11/20 17:43:45     14s] <CMD> setLayerPreference M23Pin -isVisible 1 -isSelectable 1 -color darkgreen -stipple cross
[11/20 17:43:45     14s] <CMD> setLayerPreference M23ContPin -isVisible 1 -isSelectable 1 -color darkgreen -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference M23RB -isVisible 1 -isSelectable 1 -color darkgreen -stipple brick
[11/20 17:43:45     14s] <CMD> setLayerPreference M23ContRB -isVisible 1 -isSelectable 1 -color darkgreen -stipple dot8_2
[11/20 17:43:45     14s] <CMD> setLayerPreference M23Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 17:43:45     14s] <CMD> setLayerPreference M23ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 17:43:45     14s] <CMD> setLayerPreference M23Text -isVisible 1 -isSelectable 0 -color darkgreen
[11/20 17:43:45     14s] <CMD> setLayerPreference M23Patch -isVisible 1 -isSelectable 1 -color darkgreen -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 17:43:45     14s] <CMD> setLayerPreference M23EOL -isVisible 1 -isSelectable 1 -color darkgreen -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 17:43:45     14s] <CMD> setLayerPreference M23ContEOL -isVisible 1 -isSelectable 1 -color darkgreen -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 17:43:45     14s] <CMD> setLayerPreference M23LineEnd -isVisible 1 -isSelectable 1 -color darkgreen -stipple none
[11/20 17:43:45     14s] <CMD> setLayerPreference M24Wire -isVisible 1 -isSelectable 1 -color tomato -stipple slash
[11/20 17:43:45     14s] <CMD> setLayerPreference M24Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/20 17:43:45     14s] <CMD> setLayerPreference M24Cont -isVisible 1 -isSelectable 1 -color tomato -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference M24Track -isVisible 1 -isSelectable 1 -color tomato -stipple cross
[11/20 17:43:45     14s] <CMD> setLayerPreference M24Pin -isVisible 1 -isSelectable 1 -color tomato -stipple cross
[11/20 17:43:45     14s] <CMD> setLayerPreference M24ContPin -isVisible 1 -isSelectable 1 -color tomato -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference M24RB -isVisible 1 -isSelectable 1 -color tomato -stipple brick
[11/20 17:43:45     14s] <CMD> setLayerPreference M24ContRB -isVisible 1 -isSelectable 1 -color tomato -stipple dot8_2
[11/20 17:43:45     14s] <CMD> setLayerPreference M24Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 17:43:45     14s] <CMD> setLayerPreference M24ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 17:43:45     14s] <CMD> setLayerPreference M24Text -isVisible 1 -isSelectable 0 -color tomato
[11/20 17:43:45     14s] <CMD> setLayerPreference M24Patch -isVisible 1 -isSelectable 1 -color tomato -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 17:43:45     14s] <CMD> setLayerPreference M24EOL -isVisible 1 -isSelectable 1 -color tomato -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 17:43:45     14s] <CMD> setLayerPreference M24ContEOL -isVisible 1 -isSelectable 1 -color tomato -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 17:43:45     14s] <CMD> setLayerPreference M24LineEnd -isVisible 1 -isSelectable 1 -color tomato -stipple none
[11/20 17:43:45     14s] <CMD> setLayerPreference M25Wire -isVisible 1 -isSelectable 1 -color chartreuse -stipple slash
[11/20 17:43:45     14s] <CMD> setLayerPreference M25Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/20 17:43:45     14s] <CMD> setLayerPreference M25Cont -isVisible 1 -isSelectable 1 -color chartreuse -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference M25Track -isVisible 1 -isSelectable 1 -color chartreuse -stipple cross
[11/20 17:43:45     14s] <CMD> setLayerPreference M25Pin -isVisible 1 -isSelectable 1 -color chartreuse -stipple cross
[11/20 17:43:45     14s] <CMD> setLayerPreference M25ContPin -isVisible 1 -isSelectable 1 -color chartreuse -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference M25RB -isVisible 1 -isSelectable 1 -color chartreuse -stipple brick
[11/20 17:43:45     14s] <CMD> setLayerPreference M25ContRB -isVisible 1 -isSelectable 1 -color chartreuse -stipple dot8_2
[11/20 17:43:45     14s] <CMD> setLayerPreference M25Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 17:43:45     14s] <CMD> setLayerPreference M25ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 17:43:45     14s] <CMD> setLayerPreference M25Text -isVisible 1 -isSelectable 0 -color chartreuse
[11/20 17:43:45     14s] <CMD> setLayerPreference M25Patch -isVisible 1 -isSelectable 1 -color chartreuse -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 17:43:45     14s] <CMD> setLayerPreference M25EOL -isVisible 1 -isSelectable 1 -color chartreuse -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 17:43:45     14s] <CMD> setLayerPreference M25ContEOL -isVisible 1 -isSelectable 1 -color chartreuse -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 17:43:45     14s] <CMD> setLayerPreference M25LineEnd -isVisible 1 -isSelectable 1 -color chartreuse -stipple none
[11/20 17:43:45     14s] <CMD> setLayerPreference M26Wire -isVisible 1 -isSelectable 1 -color wheat -stipple slash
[11/20 17:43:45     14s] <CMD> setLayerPreference M26Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/20 17:43:45     14s] <CMD> setLayerPreference M26Cont -isVisible 1 -isSelectable 1 -color wheat -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference M26Track -isVisible 1 -isSelectable 1 -color wheat -stipple cross
[11/20 17:43:45     14s] <CMD> setLayerPreference M26Pin -isVisible 1 -isSelectable 1 -color wheat -stipple cross
[11/20 17:43:45     14s] <CMD> setLayerPreference M26ContPin -isVisible 1 -isSelectable 1 -color wheat -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference M26RB -isVisible 1 -isSelectable 1 -color wheat -stipple brick
[11/20 17:43:45     14s] <CMD> setLayerPreference M26ContRB -isVisible 1 -isSelectable 1 -color wheat -stipple dot8_2
[11/20 17:43:45     14s] <CMD> setLayerPreference M26Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 17:43:45     14s] <CMD> setLayerPreference M26ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 17:43:45     14s] <CMD> setLayerPreference M26Text -isVisible 1 -isSelectable 0 -color wheat
[11/20 17:43:45     14s] <CMD> setLayerPreference M26Patch -isVisible 1 -isSelectable 1 -color wheat -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 17:43:45     14s] <CMD> setLayerPreference M26EOL -isVisible 1 -isSelectable 1 -color wheat -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 17:43:45     14s] <CMD> setLayerPreference M26ContEOL -isVisible 1 -isSelectable 1 -color wheat -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 17:43:45     14s] <CMD> setLayerPreference M26LineEnd -isVisible 1 -isSelectable 1 -color wheat -stipple none
[11/20 17:43:45     14s] <CMD> setLayerPreference M27Wire -isVisible 1 -isSelectable 1 -color darkred -stipple slash
[11/20 17:43:45     14s] <CMD> setLayerPreference M27Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/20 17:43:45     14s] <CMD> setLayerPreference M27Cont -isVisible 1 -isSelectable 1 -color darkred -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference M27Track -isVisible 1 -isSelectable 1 -color darkred -stipple cross
[11/20 17:43:45     14s] <CMD> setLayerPreference M27Pin -isVisible 1 -isSelectable 1 -color darkred -stipple cross
[11/20 17:43:45     14s] <CMD> setLayerPreference M27ContPin -isVisible 1 -isSelectable 1 -color darkred -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference M27RB -isVisible 1 -isSelectable 1 -color darkred -stipple brick
[11/20 17:43:45     14s] <CMD> setLayerPreference M27ContRB -isVisible 1 -isSelectable 1 -color darkred -stipple dot8_2
[11/20 17:43:45     14s] <CMD> setLayerPreference M27Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 17:43:45     14s] <CMD> setLayerPreference M27ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 17:43:45     14s] <CMD> setLayerPreference M27Text -isVisible 1 -isSelectable 0 -color darkred
[11/20 17:43:45     14s] <CMD> setLayerPreference M27Patch -isVisible 1 -isSelectable 1 -color darkred -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 17:43:45     14s] <CMD> setLayerPreference M27EOL -isVisible 1 -isSelectable 1 -color darkred -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 17:43:45     14s] <CMD> setLayerPreference M27ContEOL -isVisible 1 -isSelectable 1 -color darkred -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 17:43:45     14s] <CMD> setLayerPreference M27LineEnd -isVisible 1 -isSelectable 1 -color darkred -stipple none
[11/20 17:43:45     14s] <CMD> setLayerPreference M28Wire -isVisible 1 -isSelectable 1 -color plum -stipple slash
[11/20 17:43:45     14s] <CMD> setLayerPreference M28Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/20 17:43:45     14s] <CMD> setLayerPreference M28Cont -isVisible 1 -isSelectable 1 -color plum -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference M28Track -isVisible 1 -isSelectable 1 -color plum -stipple cross
[11/20 17:43:45     14s] <CMD> setLayerPreference M28Pin -isVisible 1 -isSelectable 1 -color plum -stipple cross
[11/20 17:43:45     14s] <CMD> setLayerPreference M28ContPin -isVisible 1 -isSelectable 1 -color plum -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference M28RB -isVisible 1 -isSelectable 1 -color plum -stipple brick
[11/20 17:43:45     14s] <CMD> setLayerPreference M28ContRB -isVisible 1 -isSelectable 1 -color plum -stipple dot8_2
[11/20 17:43:45     14s] <CMD> setLayerPreference M28Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 17:43:45     14s] <CMD> setLayerPreference M28ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 17:43:45     14s] <CMD> setLayerPreference M28Text -isVisible 1 -isSelectable 0 -color plum
[11/20 17:43:45     14s] <CMD> setLayerPreference M28Patch -isVisible 1 -isSelectable 1 -color plum -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 17:43:45     14s] <CMD> setLayerPreference M28EOL -isVisible 1 -isSelectable 1 -color plum -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 17:43:45     14s] <CMD> setLayerPreference M28ContEOL -isVisible 1 -isSelectable 1 -color plum -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 17:43:45     14s] <CMD> setLayerPreference M28LineEnd -isVisible 1 -isSelectable 1 -color plum -stipple none
[11/20 17:43:45     14s] <CMD> setLayerPreference M29Wire -isVisible 1 -isSelectable 1 -color teal -stipple slash
[11/20 17:43:45     14s] <CMD> setLayerPreference M29Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/20 17:43:45     14s] <CMD> setLayerPreference M29Cont -isVisible 1 -isSelectable 1 -color teal -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference M29Track -isVisible 1 -isSelectable 1 -color teal -stipple cross
[11/20 17:43:45     14s] <CMD> setLayerPreference M29Pin -isVisible 1 -isSelectable 1 -color teal -stipple cross
[11/20 17:43:45     14s] <CMD> setLayerPreference M29ContPin -isVisible 1 -isSelectable 1 -color teal -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference M29RB -isVisible 1 -isSelectable 1 -color teal -stipple brick
[11/20 17:43:45     14s] <CMD> setLayerPreference M29ContRB -isVisible 1 -isSelectable 1 -color teal -stipple dot8_2
[11/20 17:43:45     14s] <CMD> setLayerPreference M29Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 17:43:45     14s] <CMD> setLayerPreference M29ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 17:43:45     14s] <CMD> setLayerPreference M29Text -isVisible 1 -isSelectable 0 -color teal
[11/20 17:43:45     14s] <CMD> setLayerPreference M29Patch -isVisible 1 -isSelectable 1 -color teal -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 17:43:45     14s] <CMD> setLayerPreference M29EOL -isVisible 1 -isSelectable 1 -color teal -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 17:43:45     14s] <CMD> setLayerPreference M29ContEOL -isVisible 1 -isSelectable 1 -color teal -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 17:43:45     14s] <CMD> setLayerPreference M29LineEnd -isVisible 1 -isSelectable 1 -color teal -stipple none
[11/20 17:43:45     14s] <CMD> setLayerPreference M30Wire -isVisible 1 -isSelectable 1 -color lime -stipple slash
[11/20 17:43:45     14s] <CMD> setLayerPreference M30Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/20 17:43:45     14s] <CMD> setLayerPreference M30Cont -isVisible 1 -isSelectable 1 -color lime -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference M30Track -isVisible 1 -isSelectable 1 -color lime -stipple cross
[11/20 17:43:45     14s] <CMD> setLayerPreference M30Pin -isVisible 1 -isSelectable 1 -color lime -stipple cross
[11/20 17:43:45     14s] <CMD> setLayerPreference M30ContPin -isVisible 1 -isSelectable 1 -color lime -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference M30RB -isVisible 1 -isSelectable 1 -color lime -stipple brick
[11/20 17:43:45     14s] <CMD> setLayerPreference M30ContRB -isVisible 1 -isSelectable 1 -color lime -stipple dot8_2
[11/20 17:43:45     14s] <CMD> setLayerPreference M30Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 17:43:45     14s] <CMD> setLayerPreference M30ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 17:43:45     14s] <CMD> setLayerPreference M30Text -isVisible 1 -isSelectable 0 -color lime
[11/20 17:43:45     14s] <CMD> setLayerPreference M30Patch -isVisible 1 -isSelectable 1 -color lime -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 17:43:45     14s] <CMD> setLayerPreference M30EOL -isVisible 1 -isSelectable 1 -color lime -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 17:43:45     14s] <CMD> setLayerPreference M30ContEOL -isVisible 1 -isSelectable 1 -color lime -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 17:43:45     14s] <CMD> setLayerPreference M30LineEnd -isVisible 1 -isSelectable 1 -color lime -stipple none
[11/20 17:43:45     14s] <CMD> setLayerPreference M31Wire -isVisible 1 -isSelectable 1 -color navy -stipple slash
[11/20 17:43:45     14s] <CMD> setLayerPreference M31Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/20 17:43:45     14s] <CMD> setLayerPreference M31Cont -isVisible 1 -isSelectable 1 -color navy -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference M31Track -isVisible 1 -isSelectable 1 -color navy -stipple cross
[11/20 17:43:45     14s] <CMD> setLayerPreference M31Pin -isVisible 1 -isSelectable 1 -color navy -stipple cross
[11/20 17:43:45     14s] <CMD> setLayerPreference M31ContPin -isVisible 1 -isSelectable 1 -color navy -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference M31RB -isVisible 1 -isSelectable 1 -color navy -stipple brick
[11/20 17:43:45     14s] <CMD> setLayerPreference M31ContRB -isVisible 1 -isSelectable 1 -color navy -stipple dot8_2
[11/20 17:43:45     14s] <CMD> setLayerPreference M31Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 17:43:45     14s] <CMD> setLayerPreference M31ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 17:43:45     14s] <CMD> setLayerPreference M31Text -isVisible 1 -isSelectable 0 -color navy
[11/20 17:43:45     14s] <CMD> setLayerPreference M31Patch -isVisible 1 -isSelectable 1 -color navy -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 17:43:45     14s] <CMD> setLayerPreference M31EOL -isVisible 1 -isSelectable 1 -color navy -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 17:43:45     14s] <CMD> setLayerPreference M31ContEOL -isVisible 1 -isSelectable 1 -color navy -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 17:43:45     14s] <CMD> setLayerPreference M31LineEnd -isVisible 1 -isSelectable 1 -color navy -stipple none
[11/20 17:43:45     14s] <CMD> setLayerPreference MB6Wire -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple backslash
[11/20 17:43:45     14s] <CMD> setLayerPreference MB6Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[11/20 17:43:45     14s] <CMD> setLayerPreference MB6Cont -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference MB6Track -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple cross
[11/20 17:43:45     14s] <CMD> setLayerPreference MB6Pin -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple cross
[11/20 17:43:45     14s] <CMD> setLayerPreference MB6ContPin -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference MB6RB -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple brick
[11/20 17:43:45     14s] <CMD> setLayerPreference MB6ContRB -isVisible 1 -isSelectable 1 -color #d000d0 -stipple dot8_1
[11/20 17:43:45     14s] <CMD> setLayerPreference MB6Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 17:43:45     14s] <CMD> setLayerPreference MB6ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 17:43:45     14s] <CMD> setLayerPreference MB6Text -isVisible 1 -isSelectable 0 -color #00d0d0
[11/20 17:43:45     14s] <CMD> setLayerPreference MB6Patch -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 17:43:45     14s] <CMD> setLayerPreference MB6EOL -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 17:43:45     14s] <CMD> setLayerPreference MB6ContEOL -isVisible 1 -isSelectable 1 -color #00d0d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 17:43:45     14s] <CMD> setLayerPreference MB6LineEnd -isVisible 1 -isSelectable 1 -color #00d0d0 -stipple none
[11/20 17:43:45     14s] <CMD> setLayerPreference MB5Wire -isVisible 1 -isSelectable 1 -color #d000d0 -stipple slash
[11/20 17:43:45     14s] <CMD> setLayerPreference MB5Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/20 17:43:45     14s] <CMD> setLayerPreference MB5Cont -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference MB5Track -isVisible 1 -isSelectable 1 -color #d000d0 -stipple cross
[11/20 17:43:45     14s] <CMD> setLayerPreference MB5Pin -isVisible 1 -isSelectable 1 -color #d000d0 -stipple cross
[11/20 17:43:45     14s] <CMD> setLayerPreference MB5ContPin -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference MB5RB -isVisible 1 -isSelectable 1 -color #d000d0 -stipple brick
[11/20 17:43:45     14s] <CMD> setLayerPreference MB5ContRB -isVisible 1 -isSelectable 1 -color #00d000 -stipple dot8_2
[11/20 17:43:45     14s] <CMD> setLayerPreference MB5Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 17:43:45     14s] <CMD> setLayerPreference MB5ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 17:43:45     14s] <CMD> setLayerPreference MB5Text -isVisible 1 -isSelectable 0 -color #d000d0
[11/20 17:43:45     14s] <CMD> setLayerPreference MB5Patch -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 17:43:45     14s] <CMD> setLayerPreference MB5EOL -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 17:43:45     14s] <CMD> setLayerPreference MB5ContEOL -isVisible 1 -isSelectable 1 -color #d000d0 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 17:43:45     14s] <CMD> setLayerPreference MB5LineEnd -isVisible 1 -isSelectable 1 -color #d000d0 -stipple none
[11/20 17:43:45     14s] <CMD> setLayerPreference MB4Wire -isVisible 1 -isSelectable 1 -color #00d000 -stipple backslash
[11/20 17:43:45     14s] <CMD> setLayerPreference MB4Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[11/20 17:43:45     14s] <CMD> setLayerPreference MB4Cont -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference MB4Track -isVisible 1 -isSelectable 1 -color #00d000 -stipple cross
[11/20 17:43:45     14s] <CMD> setLayerPreference MB4Pin -isVisible 1 -isSelectable 1 -color #00d000 -stipple cross
[11/20 17:43:45     14s] <CMD> setLayerPreference MB4ContPin -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference MB4RB -isVisible 1 -isSelectable 1 -color #00d000 -stipple brick
[11/20 17:43:45     14s] <CMD> setLayerPreference MB4ContRB -isVisible 1 -isSelectable 1 -color #d0d000 -stipple dot8_1
[11/20 17:43:45     14s] <CMD> setLayerPreference MB4Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 17:43:45     14s] <CMD> setLayerPreference MB4ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 17:43:45     14s] <CMD> setLayerPreference MB4Text -isVisible 1 -isSelectable 0 -color #00d000
[11/20 17:43:45     14s] <CMD> setLayerPreference MB4Patch -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 17:43:45     14s] <CMD> setLayerPreference MB4EOL -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 17:43:45     14s] <CMD> setLayerPreference MB4ContEOL -isVisible 1 -isSelectable 1 -color #00d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 17:43:45     14s] <CMD> setLayerPreference MB4LineEnd -isVisible 1 -isSelectable 1 -color #00d000 -stipple none
[11/20 17:43:45     14s] <CMD> setLayerPreference MB3Wire -isVisible 1 -isSelectable 1 -color #d0d000 -stipple slash
[11/20 17:43:45     14s] <CMD> setLayerPreference MB3Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/20 17:43:45     14s] <CMD> setLayerPreference MB3Cont -isVisible 1 -isSelectable 1 -color brown -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference MB3Track -isVisible 1 -isSelectable 1 -color #d0d000 -stipple cross
[11/20 17:43:45     14s] <CMD> setLayerPreference MB3Pin -isVisible 1 -isSelectable 1 -color #d0d000 -stipple cross
[11/20 17:43:45     14s] <CMD> setLayerPreference MB3ContPin -isVisible 1 -isSelectable 1 -color brown -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference MB3RB -isVisible 1 -isSelectable 1 -color #d0d000 -stipple brick
[11/20 17:43:45     14s] <CMD> setLayerPreference MB3ContRB -isVisible 1 -isSelectable 1 -color brown -stipple dot8_2
[11/20 17:43:45     14s] <CMD> setLayerPreference MB3Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 17:43:45     14s] <CMD> setLayerPreference MB3ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 17:43:45     14s] <CMD> setLayerPreference MB3Text -isVisible 1 -isSelectable 0 -color #d0d000
[11/20 17:43:45     14s] <CMD> setLayerPreference MB3Patch -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 17:43:45     14s] <CMD> setLayerPreference MB3EOL -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 17:43:45     14s] <CMD> setLayerPreference MB3ContEOL -isVisible 1 -isSelectable 1 -color #d0d000 -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 17:43:45     14s] <CMD> setLayerPreference MB3LineEnd -isVisible 1 -isSelectable 1 -color #d0d000 -stipple none
[11/20 17:43:45     14s] <CMD> setLayerPreference MB2Wire -isVisible 1 -isSelectable 1 -color brown -stipple backslash
[11/20 17:43:45     14s] <CMD> setLayerPreference MB2Hi -isVisible 1 -isSelectable 1 -color white -stipple backslash
[11/20 17:43:45     14s] <CMD> setLayerPreference MB2Cont -isVisible 1 -isSelectable 1 -color orange -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference MB2Track -isVisible 1 -isSelectable 1 -color brown -stipple cross
[11/20 17:43:45     14s] <CMD> setLayerPreference MB2Pin -isVisible 1 -isSelectable 1 -color brown -stipple cross
[11/20 17:43:45     14s] <CMD> setLayerPreference MB2ContPin -isVisible 1 -isSelectable 1 -color orange -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference MB2RB -isVisible 1 -isSelectable 1 -color brown -stipple brick
[11/20 17:43:45     14s] <CMD> setLayerPreference MB2ContRB -isVisible 1 -isSelectable 1 -color orange -stipple dot8_1
[11/20 17:43:45     14s] <CMD> setLayerPreference MB2Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 17:43:45     14s] <CMD> setLayerPreference MB2ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 17:43:45     14s] <CMD> setLayerPreference MB2Text -isVisible 1 -isSelectable 0 -color brown
[11/20 17:43:45     14s] <CMD> setLayerPreference MB2Patch -isVisible 1 -isSelectable 1 -color brown -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 17:43:45     14s] <CMD> setLayerPreference MB2EOL -isVisible 1 -isSelectable 1 -color brown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 17:43:45     14s] <CMD> setLayerPreference MB2ContEOL -isVisible 1 -isSelectable 1 -color brown -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 17:43:45     14s] <CMD> setLayerPreference MB2LineEnd -isVisible 1 -isSelectable 1 -color brown -stipple none
[11/20 17:43:45     14s] <CMD> setLayerPreference MB1Wire -isVisible 1 -isSelectable 1 -color orange -stipple slash
[11/20 17:43:45     14s] <CMD> setLayerPreference MB1Hi -isVisible 1 -isSelectable 1 -color white -stipple slash
[11/20 17:43:45     14s] <CMD> setLayerPreference MB1Cont -isVisible 1 -isSelectable 1 -color blue -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference MB1Track -isVisible 1 -isSelectable 1 -color blue -stipple cross
[11/20 17:43:45     14s] <CMD> setLayerPreference MB1Pin -isVisible 1 -isSelectable 1 -color orange -stipple cross
[11/20 17:43:45     14s] <CMD> setLayerPreference MB1ContPin -isVisible 1 -isSelectable 1 -color blue -stipple dot4
[11/20 17:43:45     14s] <CMD> setLayerPreference MB1RB -isVisible 1 -isSelectable 1 -color orange -stipple brick
[11/20 17:43:45     14s] <CMD> setLayerPreference MB1ContRB -isVisible 1 -isSelectable 1 -color blue -stipple dot8_2
[11/20 17:43:45     14s] <CMD> setLayerPreference MB1Vio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 17:43:45     14s] <CMD> setLayerPreference MB1ContVio -isVisible 1 -isSelectable 1 -color white -stipple solid
[11/20 17:43:45     14s] <CMD> setLayerPreference MB1Text -isVisible 1 -isSelectable 0 -color orange
[11/20 17:43:45     14s] <CMD> setLayerPreference MB1Patch -isVisible 1 -isSelectable 1 -color orange -stippleData 8 8 {0x01 0x01 0x01 0x01 0x01 0xff 0x01 0x01}
[11/20 17:43:45     14s] <CMD> setLayerPreference MB1EOL -isVisible 1 -isSelectable 1 -color orange -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 17:43:45     14s] <CMD> setLayerPreference MB1ContEOL -isVisible 1 -isSelectable 1 -color orange -stippleData 16 16 {0xf 0x0 0x1 0x0 0xf 0x0 0x1 0x0 0xf 0x0 0x0 0x0 0xc0 0x1 0x20 0x2 0x20 0x2 0x20 0x2 0xc0 0x1 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0x8 0x0 0xf8}
[11/20 17:43:45     14s] <CMD> setLayerPreference MB1LineEnd -isVisible 1 -isSelectable 1 -color orange -stipple none
[11/20 17:43:45     14s] <CMD> setLayerPreference S65 -isVisible 1 -isSelectable 1 -color blue -stippleData 8 8 {0x00 0x00 0x01 0x02 0x00 0x00 0x00 0x00}
[11/20 17:43:45     14s] <CMD> setLayerPreference S64 -isVisible 0 -isSelectable 0 -color sandybrown -stippleData 8 8 {0x01 0x02 0x00 0x00 0x00 0x00 0x00 0x00}
[11/20 17:43:45     14s] 
[11/20 17:43:45     14s] **INFO:  MMMC transition support version v31-84 
[11/20 17:43:45     14s] 
[11/20 17:43:45     14s] <CMD> set_global _enable_mmmc_by_default_flow      $CTE::mmmc_default
[11/20 17:43:45     14s] <CMD> suppressMessage ENCEXT-2799
[11/20 17:43:45     14s] <CMD> getVersion
[11/20 17:43:46     14s] [INFO] Loading PVS 22.20 fill procedures
[11/20 17:43:46     15s] Sourcing file "../saved/pr.inv" ...
[11/20 17:43:46     15s] <CMD> is_common_ui_mode
[11/20 17:43:46     15s] <CMD> restoreDesign /home/shadab/shadab/FPR/saved/pr.inv.dat DTMF_CHIP
[11/20 17:43:46     15s] #% Begin load design ... (date=11/20 17:43:46, mem=742.2M)
[11/20 17:43:46     15s] **WARN: (IMPIMEX-4008):	Variable '::DelayCal::InMemoryDataFlow' is no longer supported in user data manager and will be ignored.
[11/20 17:43:46     15s] **WARN: (IMPIMEX-4008):	Variable '::MSV::initSNetPrimarySNetDone' is no longer supported in user data manager and will be ignored.
[11/20 17:43:46     15s] **WARN: (IMPIMEX-4008):	Variable '::dft::debug_attribute' is no longer supported in user data manager and will be ignored.
[11/20 17:43:46     15s] **WARN: (IMPIMEX-4008):	Variable '::tdg_timing::capri_mode_current_report_path_type' is no longer supported in user data manager and will be ignored.
[11/20 17:43:46     15s] **WARN: (IMPIMEX-4008):	Variable '_timing_report_disable_calculate_arrival_assert' is no longer supported in user data manager and will be ignored.
[11/20 17:43:46     15s] Set Default Input Pin Transition as 0.1 ps.
[11/20 17:43:46     15s] **WARN: (IMPIMEX-4008):	Variable 'enc_before_startup_file' is no longer supported in user data manager and will be ignored.
[11/20 17:43:46     15s] **WARN: (IMPIMEX-4008):	Variable 'enc_check_rename_command_name' is no longer supported in user data manager and will be ignored.
[11/20 17:43:46     15s] **WARN: (IMPIMEX-4008):	Variable 'gpsPrivate::coegExpOptTatV3' is no longer supported in user data manager and will be ignored.
[11/20 17:43:46     15s] **WARN: (IMPIMEX-4008):	Variable 'gpsPrivate::coegExpOptTatV4' is no longer supported in user data manager and will be ignored.
[11/20 17:43:46     15s] **WARN: (IMPIMEX-4008):	Variable 'timing_constraint_mmmc_get_lib_objects_reset' is no longer supported in user data manager and will be ignored.
[11/20 17:43:47     15s] **WARN: (IMPIMEX-4008):	Variable 'init_lef_check_antenna' is no longer supported in user data manager and will be ignored.
[11/20 17:43:47     15s] **ERROR: (EMS-19):	emsSuppressMsgs failed because the message number 3196 does not exist in the catalog file /home/install/INNOVUS211/share/cdssetup/errormessages/innovus/esi.msg.
Update the catalog file with correct data and re-register the message catalog.
Loading design 'DTMF_CHIP' saved by 'Innovus' '23.30-b307_1' on 'Thu Jan 4 10:52:05 2024'.
[11/20 17:43:47     15s] **ERROR: (IMPIMEX-7017):	Unable to load the design in the current version '21.15' as design is saved with newer version '23.30' of the software. Refer to previous messages issued regarding design restoration failure.

[11/20 17:43:47     15s] 
[11/20 17:43:47     15s] ERROR: 
[11/20 17:43:47     15s] 
[11/20 17:43:47     15s] 
[11/20 17:43:47     15s]     while executing
[11/20 17:43:47     15s] "error $catchMsg"
[11/20 17:43:47     15s]     (procedure "restoreDesign" line 33)
[11/20 17:43:47     15s] 
[11/20 17:43:47     15s] **ERROR: (IMPSYT-6692):	Invalid return code while executing '../saved/pr.inv' was returned and script processing was stopped. Review the following error in '../saved/pr.inv' then restart.
[11/20 17:43:47     15s] Error info: ../saved/pr.inv: 
[11/20 17:43:47     15s]     while executing
[11/20 17:43:47     15s] "error $catchMsg"
[11/20 17:43:47     15s]     (procedure "restoreDesign" line 33)
[11/20 17:43:47     15s]     invoked from within
[11/20 17:43:47     15s] "restoreDesign [file dirname [file normalize [info script]]]/pr.inv.dat DTMF_CHIP"
[11/20 17:43:47     15s]     invoked from within
[11/20 17:43:47     15s] "if {[is_common_ui_mode]} {
[11/20 17:43:47     15s]   read_db [file dirname [file normalize [info script]]]/pr.inv.dat
[11/20 17:43:47     15s] } else {
[11/20 17:43:47     15s]   restoreDesign [file dirname [file normalize [..."
[11/20 17:43:47     15s]     (file "../saved/pr.inv" line 8)
[11/20 17:43:47     15s]     invoked from within
[11/20 17:43:47     15s] "::se_source_orig ../saved/pr.inv"
[11/20 17:43:47     15s]     ("uplevel" body line 1)
[11/20 17:43:47     15s]     invoked from within
[11/20 17:43:47     15s] "uplevel [concat ::se_source_orig $args]"
[11/20 17:43:47     15s]     (procedure "source" line 188)
[11/20 17:43:47     15s]     invoked from within
[11/20 17:43:47     15s] "source ../saved/pr.inv"
[11/20 17:43:47     15s]     ("uplevel" body line 1)
[11/20 17:43:47     15s]     invoked from within
[11/20 17:43:47     15s] "uplevel #0 source ../saved/pr.inv"
[11/20 17:43:47     15s]     ("eval" body line 1)
[11/20 17:43:47     15s]     invoked from within
[11/20 17:43:47     15s] "eval {uplevel #0 source ../saved/pr.inv}"
[11/20 17:43:47     15s]     (in namespace inscope "::" script line 1)
[11/20 17:43:47     15s]     invoked from within
[11/20 17:43:47     15s] "namespace inscope :: eval "uplevel #0 source $fileName"".
[11/20 17:43:47     15s] <CMD> win
[11/20 17:44:09     17s] <CMD> is_common_ui_mode
[11/20 17:44:09     17s] <CMD> restoreDesign /home/shadab/shadab/FPR/work/pr.inn.dat DTMF_CHIP
[11/20 17:44:09     17s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/20 17:44:09     17s] % Begin load design ... (date=11/20 17:44:09, mem=755.1M)
[11/20 17:44:09     17s] Set Default Input Pin Transition as 0.1 ps.
[11/20 17:44:09     17s] Loading design 'DTMF_CHIP' saved by 'Innovus' '21.15-s110_1' on 'Thu Nov 20 17:40:30 2025'.
[11/20 17:44:09     17s] % Begin Load MMMC data ... (date=11/20 17:44:09, mem=755.9M)
[11/20 17:44:09     18s] % End Load MMMC data ... (date=11/20 17:44:09, total cpu=0:00:00.0, real=0:00:00.0, peak res=756.6M, current mem=756.6M)
[11/20 17:44:09     18s] 
[11/20 17:44:09     18s] Loading LEF file /home/shadab/shadab/FPR/work/pr.inn.dat/libs/lef/all.lef ...
[11/20 17:44:09     18s] Set DBUPerIGU to M2 pitch 1320.
[11/20 17:44:09     18s] **WARN: (IMPLF-200):	Pin 'A' in macro 'ANTENNA' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 17:44:09     18s] Type 'man IMPLF-200' for more detail.
[11/20 17:44:09     18s] **WARN: (IMPLF-201):	Pin 'Q[0]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 17:44:09     18s] Type 'man IMPLF-201' for more detail.
[11/20 17:44:09     18s] **WARN: (IMPLF-201):	Pin 'Q[10]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 17:44:09     18s] Type 'man IMPLF-201' for more detail.
[11/20 17:44:09     18s] **WARN: (IMPLF-201):	Pin 'Q[11]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 17:44:09     18s] Type 'man IMPLF-201' for more detail.
[11/20 17:44:09     18s] **WARN: (IMPLF-201):	Pin 'Q[12]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 17:44:09     18s] Type 'man IMPLF-201' for more detail.
[11/20 17:44:09     18s] **WARN: (IMPLF-201):	Pin 'Q[13]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 17:44:09     18s] Type 'man IMPLF-201' for more detail.
[11/20 17:44:09     18s] **WARN: (IMPLF-201):	Pin 'Q[14]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 17:44:09     18s] Type 'man IMPLF-201' for more detail.
[11/20 17:44:09     18s] **WARN: (IMPLF-201):	Pin 'Q[15]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 17:44:09     18s] Type 'man IMPLF-201' for more detail.
[11/20 17:44:09     18s] **WARN: (IMPLF-201):	Pin 'Q[1]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 17:44:09     18s] Type 'man IMPLF-201' for more detail.
[11/20 17:44:09     18s] **WARN: (IMPLF-201):	Pin 'Q[2]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 17:44:09     18s] Type 'man IMPLF-201' for more detail.
[11/20 17:44:09     18s] **WARN: (IMPLF-201):	Pin 'Q[3]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 17:44:09     18s] Type 'man IMPLF-201' for more detail.
[11/20 17:44:09     18s] **WARN: (IMPLF-201):	Pin 'Q[4]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 17:44:09     18s] Type 'man IMPLF-201' for more detail.
[11/20 17:44:09     18s] **WARN: (IMPLF-201):	Pin 'Q[5]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 17:44:09     18s] Type 'man IMPLF-201' for more detail.
[11/20 17:44:09     18s] **WARN: (IMPLF-201):	Pin 'Q[6]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 17:44:09     18s] Type 'man IMPLF-201' for more detail.
[11/20 17:44:09     18s] **WARN: (IMPLF-201):	Pin 'Q[7]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 17:44:09     18s] Type 'man IMPLF-201' for more detail.
[11/20 17:44:09     18s] **WARN: (IMPLF-201):	Pin 'Q[8]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 17:44:09     18s] Type 'man IMPLF-201' for more detail.
[11/20 17:44:09     18s] **WARN: (IMPLF-201):	Pin 'Q[9]' in macro 'rom_512x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 17:44:09     18s] Type 'man IMPLF-201' for more detail.
[11/20 17:44:09     18s] **WARN: (IMPLF-201):	Pin 'Q[0]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 17:44:09     18s] Type 'man IMPLF-201' for more detail.
[11/20 17:44:09     18s] **WARN: (IMPLF-201):	Pin 'Q[10]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 17:44:09     18s] Type 'man IMPLF-201' for more detail.
[11/20 17:44:09     18s] **WARN: (IMPLF-201):	Pin 'Q[11]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 17:44:09     18s] Type 'man IMPLF-201' for more detail.
[11/20 17:44:09     18s] **WARN: (IMPLF-201):	Pin 'Q[12]' in macro 'ram_256x16A' has no ANTENNADIFFAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 17:44:09     18s] Type 'man IMPLF-201' for more detail.
[11/20 17:44:09     18s] **WARN: (EMS-27):	Message (IMPLF-201) has exceeded the current message display limit of 20.
[11/20 17:44:09     18s] To increase the message display limit, refer to the product command reference manual.
[11/20 17:44:09     18s] **WARN: (IMPLF-200):	Pin 'PAD' in macro 'PDB04DGZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 17:44:09     18s] Type 'man IMPLF-200' for more detail.
[11/20 17:44:09     18s] **WARN: (IMPLF-200):	Pin 'OEN' in macro 'PDB04DGZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 17:44:09     18s] Type 'man IMPLF-200' for more detail.
[11/20 17:44:09     18s] **WARN: (IMPLF-200):	Pin 'I' in macro 'PDB04DGZ' has no ANTENNAGATEAREA value defined. The library data is incomplete and some process antenna rules will not be checked correctly.
[11/20 17:44:09     18s] Type 'man IMPLF-200' for more detail.
[11/20 17:44:09     18s] 
##  Check design process and node:  
##  Design tech node is not set.

[11/20 17:44:09     18s] Loading view definition file from /home/shadab/shadab/FPR/work/pr.inn.dat/viewDefinition.tcl
[11/20 17:44:09     18s] Reading dtmf_libs_max timing library '/home/shadab/shadab/FPR/lib/pllclk_slow.lib' ...
[11/20 17:44:09     18s] Read 1 cells in library 'pllclk' 
[11/20 17:44:09     18s] Reading dtmf_libs_max timing library '/home/shadab/shadab/FPR/lib/ram_128x16A_slow_syn.lib' ...
[11/20 17:44:09     18s] Read 1 cells in library 'ram_128x16A' 
[11/20 17:44:09     18s] Reading dtmf_libs_max timing library '/home/shadab/shadab/FPR/lib/ram_256x16A_slow_syn.lib' ...
[11/20 17:44:09     18s] Read 1 cells in library 'ram_256x16A' 
[11/20 17:44:09     18s] Reading dtmf_libs_max timing library '/home/shadab/shadab/FPR/lib/rom_512x16A_slow_syn.lib' ...
[11/20 17:44:09     18s] **WARN: (TECHLIB-9108):	 'input_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_slow_syn.lib, Line 53)
[11/20 17:44:09     18s] **WARN: (TECHLIB-9108):	 'input_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_slow_syn.lib, Line 53)
[11/20 17:44:09     18s] **WARN: (TECHLIB-9108):	 'output_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_slow_syn.lib, Line 53)
[11/20 17:44:09     18s] **WARN: (TECHLIB-9108):	 'output_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_slow_syn.lib, Line 53)
[11/20 17:44:09     18s] **WARN: (TECHLIB-9108):	 'slew_lower_threshold_pct_rise' not specified in the library, using .lib default of '20%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_slow_syn.lib, Line 53)
[11/20 17:44:09     18s] **WARN: (TECHLIB-9108):	 'slew_lower_threshold_pct_fall' not specified in the library, using .lib default of '20%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_slow_syn.lib, Line 53)
[11/20 17:44:09     18s] **WARN: (TECHLIB-9108):	 'slew_upper_threshold_pct_rise' not specified in the library, using .lib default of '80%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_slow_syn.lib, Line 53)
[11/20 17:44:09     18s] **WARN: (TECHLIB-9108):	 'slew_upper_threshold_pct_fall' not specified in the library, using .lib default of '80%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_slow_syn.lib, Line 53)
[11/20 17:44:09     18s] Read 1 cells in library 'rom_512x16A' 
[11/20 17:44:09     18s] Reading dtmf_libs_max timing library '/home/shadab/shadab/FPR/lib/slow.lib' ...
[11/20 17:44:10     18s] **WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1'. The cell will only be used for analysis. (File /home/shadab/shadab/FPR/lib/slow.lib)
[11/20 17:44:10     18s] Read 462 cells in library 'tsmc18' 
[11/20 17:44:10     18s] Reading dtmf_libs_max timing library '/home/shadab/shadab/FPR/lib/tpz973gwc-lite_slow.lib' ...
[11/20 17:44:10     18s] **WARN: (TECHLIB-1177):	'index_2' defined in 'lu_table_template' group should have at least '2' float values. This may lead to undesirable analysis results. (File /home/shadab/shadab/FPR/lib/tpz973gwc-lite_slow.lib, Line 735)
[11/20 17:44:10     18s] **WARN: (TECHLIB-1177):	'index_2' defined in 'power_lut_template' group should have at least '2' float values. This may lead to undesirable analysis results. (File /home/shadab/shadab/FPR/lib/tpz973gwc-lite_slow.lib, Line 741)
[11/20 17:44:10     18s] **WARN: (TECHLIB-302):	No function defined for cell 'PVSS1DGZ'. The cell will only be used for analysis. (File /home/shadab/shadab/FPR/lib/tpz973gwc-lite_slow.lib)
[11/20 17:44:10     18s] **WARN: (TECHLIB-302):	No function defined for cell 'PVDD1DGZ'. The cell will only be used for analysis. (File /home/shadab/shadab/FPR/lib/tpz973gwc-lite_slow.lib)
[11/20 17:44:10     18s] Read 4 cells in library 'tpz973g' 
[11/20 17:44:10     18s] Reading dtmf_libs_min timing library '/home/shadab/shadab/FPR/lib/pllclk_fast.lib' ...
[11/20 17:44:10     18s] Read 1 cells in library 'pllclk' 
[11/20 17:44:10     18s] Reading dtmf_libs_min timing library '/home/shadab/shadab/FPR/lib/ram_128x16A_fast_syn.lib' ...
[11/20 17:44:10     18s] Read 1 cells in library 'ram_128x16A' 
[11/20 17:44:10     18s] Reading dtmf_libs_min timing library '/home/shadab/shadab/FPR/lib/rom_512x16A_fast_syn.lib' ...
[11/20 17:44:10     18s] **WARN: (TECHLIB-9108):	 'input_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_fast_syn.lib, Line 53)
[11/20 17:44:10     18s] **WARN: (TECHLIB-9108):	 'input_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_fast_syn.lib, Line 53)
[11/20 17:44:10     18s] **WARN: (TECHLIB-9108):	 'output_threshold_pct_rise' not specified in the library, using .lib default of '50%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_fast_syn.lib, Line 53)
[11/20 17:44:10     18s] **WARN: (TECHLIB-9108):	 'output_threshold_pct_fall' not specified in the library, using .lib default of '50%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_fast_syn.lib, Line 53)
[11/20 17:44:10     18s] **WARN: (TECHLIB-9108):	 'slew_lower_threshold_pct_rise' not specified in the library, using .lib default of '20%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_fast_syn.lib, Line 53)
[11/20 17:44:10     18s] **WARN: (TECHLIB-9108):	 'slew_lower_threshold_pct_fall' not specified in the library, using .lib default of '20%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_fast_syn.lib, Line 53)
[11/20 17:44:10     18s] **WARN: (TECHLIB-9108):	 'slew_upper_threshold_pct_rise' not specified in the library, using .lib default of '80%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_fast_syn.lib, Line 53)
[11/20 17:44:10     18s] **WARN: (TECHLIB-9108):	 'slew_upper_threshold_pct_fall' not specified in the library, using .lib default of '80%'. (File /home/shadab/shadab/FPR/lib/rom_512x16A_fast_syn.lib, Line 53)
[11/20 17:44:10     18s] Read 1 cells in library 'rom_512x16A' 
[11/20 17:44:10     18s] Reading dtmf_libs_min timing library '/home/shadab/shadab/FPR/lib/ram_256x16A_fast_syn.lib' ...
[11/20 17:44:10     18s] Read 1 cells in library 'ram_256x16A' 
[11/20 17:44:10     18s] Reading dtmf_libs_min timing library '/home/shadab/shadab/FPR/lib/fast.lib' ...
[11/20 17:44:10     18s] **WARN: (TECHLIB-302):	No function defined for cell 'HOLDX1'. The cell will only be used for analysis. (File /home/shadab/shadab/FPR/lib/fast.lib)
[11/20 17:44:10     18s] Read 470 cells in library 'tsmc18' 
[11/20 17:44:10     18s] Reading dtmf_libs_min timing library '/home/shadab/shadab/FPR/lib/tpz973gbc-lite_fast.lib' ...
[11/20 17:44:10     18s] **WARN: (TECHLIB-1177):	'index_2' defined in 'lu_table_template' group should have at least '2' float values. This may lead to undesirable analysis results. (File /home/shadab/shadab/FPR/lib/tpz973gbc-lite_fast.lib, Line 735)
[11/20 17:44:10     18s] **WARN: (TECHLIB-1177):	'index_2' defined in 'power_lut_template' group should have at least '2' float values. This may lead to undesirable analysis results. (File /home/shadab/shadab/FPR/lib/tpz973gbc-lite_fast.lib, Line 741)
[11/20 17:44:10     18s] **WARN: (TECHLIB-302):	No function defined for cell 'PVSS1DGZ'. The cell will only be used for analysis. (File /home/shadab/shadab/FPR/lib/tpz973gbc-lite_fast.lib)
[11/20 17:44:10     18s] **WARN: (TECHLIB-302):	No function defined for cell 'PVDD1DGZ'. The cell will only be used for analysis. (File /home/shadab/shadab/FPR/lib/tpz973gbc-lite_fast.lib)
[11/20 17:44:10     18s] Read 4 cells in library 'tpz973g' 
[11/20 17:44:10     19s] Ending "PreSetAnalysisView" (total cpu=0:00:00.9, real=0:00:01.0, peak res=834.1M, current mem=775.8M)
[11/20 17:44:10     19s] *** End library_loading (cpu=0.01min, real=0.02min, mem=21.4M, fe_cpu=0.32min, fe_real=0.78min, fe_mem=1128.5M) ***
[11/20 17:44:10     19s] % Begin Load netlist data ... (date=11/20 17:44:10, mem=775.8M)
[11/20 17:44:10     19s] *** Begin netlist parsing (mem=1128.5M) ***
[11/20 17:44:10     19s] **WARN: (IMPVL-159):	Pin '\vdd! ' of cell 'pllclk' is defined in LEF but not in the timing library.
[11/20 17:44:10     19s] Type 'man IMPVL-159' for more detail.
[11/20 17:44:10     19s] **WARN: (IMPVL-159):	Pin '\gnd! ' of cell 'pllclk' is defined in LEF but not in the timing library.
[11/20 17:44:10     19s] Type 'man IMPVL-159' for more detail.
[11/20 17:44:10     19s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ram_128x16A' is defined in LEF but not in the timing library.
[11/20 17:44:10     19s] Type 'man IMPVL-159' for more detail.
[11/20 17:44:10     19s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ram_128x16A' is defined in LEF but not in the timing library.
[11/20 17:44:10     19s] Type 'man IMPVL-159' for more detail.
[11/20 17:44:10     19s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'ram_256x16A' is defined in LEF but not in the timing library.
[11/20 17:44:10     19s] Type 'man IMPVL-159' for more detail.
[11/20 17:44:10     19s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'ram_256x16A' is defined in LEF but not in the timing library.
[11/20 17:44:10     19s] Type 'man IMPVL-159' for more detail.
[11/20 17:44:10     19s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'rom_512x16A' is defined in LEF but not in the timing library.
[11/20 17:44:10     19s] Type 'man IMPVL-159' for more detail.
[11/20 17:44:10     19s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'rom_512x16A' is defined in LEF but not in the timing library.
[11/20 17:44:10     19s] Type 'man IMPVL-159' for more detail.
[11/20 17:44:10     19s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X4' is defined in LEF but not in the timing library.
[11/20 17:44:10     19s] Type 'man IMPVL-159' for more detail.
[11/20 17:44:10     19s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X4' is defined in LEF but not in the timing library.
[11/20 17:44:10     19s] Type 'man IMPVL-159' for more detail.
[11/20 17:44:10     19s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR3X2' is defined in LEF but not in the timing library.
[11/20 17:44:10     19s] Type 'man IMPVL-159' for more detail.
[11/20 17:44:10     19s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR3X2' is defined in LEF but not in the timing library.
[11/20 17:44:10     19s] Type 'man IMPVL-159' for more detail.
[11/20 17:44:10     19s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2XL' is defined in LEF but not in the timing library.
[11/20 17:44:10     19s] Type 'man IMPVL-159' for more detail.
[11/20 17:44:10     19s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2XL' is defined in LEF but not in the timing library.
[11/20 17:44:10     19s] Type 'man IMPVL-159' for more detail.
[11/20 17:44:10     19s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X4' is defined in LEF but not in the timing library.
[11/20 17:44:10     19s] Type 'man IMPVL-159' for more detail.
[11/20 17:44:10     19s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X4' is defined in LEF but not in the timing library.
[11/20 17:44:10     19s] Type 'man IMPVL-159' for more detail.
[11/20 17:44:10     19s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X2' is defined in LEF but not in the timing library.
[11/20 17:44:10     19s] Type 'man IMPVL-159' for more detail.
[11/20 17:44:10     19s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X2' is defined in LEF but not in the timing library.
[11/20 17:44:10     19s] Type 'man IMPVL-159' for more detail.
[11/20 17:44:10     19s] **WARN: (IMPVL-159):	Pin 'VSS' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[11/20 17:44:10     19s] Type 'man IMPVL-159' for more detail.
[11/20 17:44:10     19s] **WARN: (IMPVL-159):	Pin 'VDD' of cell 'XOR2X1' is defined in LEF but not in the timing library.
[11/20 17:44:10     19s] Type 'man IMPVL-159' for more detail.
[11/20 17:44:10     19s] **WARN: (EMS-27):	Message (IMPVL-159) has exceeded the current message display limit of 20.
[11/20 17:44:10     19s] To increase the message display limit, refer to the product command reference manual.
[11/20 17:44:10     19s] Pin 'VSS' of cell 'PVSS1DGZ' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 17:44:10     19s] Pin 'VDD' of cell 'PVDD1DGZ' is declared as power/ground in LEF but as signal in timing library.  Treat it as power/ground.
[11/20 17:44:10     19s] Created 478 new cells from 12 timing libraries.
[11/20 17:44:10     19s] Reading netlist ...
[11/20 17:44:10     19s] Backslashed names will retain backslash and a trailing blank character.
[11/20 17:44:10     19s] Reading verilogBinary netlist '/home/shadab/shadab/FPR/work/pr.inn.dat/DTMF_CHIP.v.bin'
[11/20 17:44:10     19s] Keeping previous port order for module ADDFHX1.
[11/20 17:44:10     19s] Keeping previous port order for module ADDFHX2.
[11/20 17:44:10     19s] Keeping previous port order for module ADDFHX4.
[11/20 17:44:10     19s] Keeping previous port order for module ADDFHXL.
[11/20 17:44:10     19s] Keeping previous port order for module ADDFX1.
[11/20 17:44:10     19s] Keeping previous port order for module ADDFX2.
[11/20 17:44:10     19s] Keeping previous port order for module ADDFX4.
[11/20 17:44:10     19s] Keeping previous port order for module ADDFXL.
[11/20 17:44:10     19s] Keeping previous port order for module ADDHX1.
[11/20 17:44:10     19s] Keeping previous port order for module ADDHX2.
[11/20 17:44:10     19s] Keeping previous port order for module ADDHX4.
[11/20 17:44:10     19s] Keeping previous port order for module ADDHXL.
[11/20 17:44:10     19s] Keeping previous port order for module AFCSHCINX2.
[11/20 17:44:10     19s] Keeping previous port order for module AFCSHCINX4.
[11/20 17:44:10     19s] Keeping previous port order for module AFCSHCONX2.
[11/20 17:44:10     19s] Keeping previous port order for module AFCSHCONX4.
[11/20 17:44:10     19s] Keeping previous port order for module AFHCINX2.
[11/20 17:44:10     19s] Keeping previous port order for module AFHCINX4.
[11/20 17:44:10     19s] Keeping previous port order for module AFHCONX2.
[11/20 17:44:10     19s] Keeping previous port order for module AFHCONX4.
[11/20 17:44:10     19s] Keeping previous port order for module AHHCINX2.
[11/20 17:44:10     19s] Keeping previous port order for module AHHCINX4.
[11/20 17:44:10     19s] Keeping previous port order for module AHHCONX2.
[11/20 17:44:10     19s] Keeping previous port order for module AHHCONX4.
[11/20 17:44:10     19s] Keeping previous port order for module AND2X1.
[11/20 17:44:10     19s] Keeping previous port order for module AND2X2.
[11/20 17:44:10     19s] Keeping previous port order for module AND2X4.
[11/20 17:44:10     19s] Keeping previous port order for module AND2XL.
[11/20 17:44:10     19s] Keeping previous port order for module AND3X1.
[11/20 17:44:10     19s] Keeping previous port order for module AND3X2.
[11/20 17:44:10     19s] Keeping previous port order for module AND3X4.
[11/20 17:44:10     19s] Keeping previous port order for module AND3XL.
[11/20 17:44:10     19s] Keeping previous port order for module AND4X1.
[11/20 17:44:10     19s] Keeping previous port order for module AND4X2.
[11/20 17:44:10     19s] Keeping previous port order for module AND4X4.
[11/20 17:44:10     19s] Keeping previous port order for module AND4XL.
[11/20 17:44:10     19s] Keeping previous port order for module AOI211X1.
[11/20 17:44:10     19s] Keeping previous port order for module AOI211X2.
[11/20 17:44:10     19s] Keeping previous port order for module AOI211X4.
[11/20 17:44:10     19s] Keeping previous port order for module AOI211XL.
[11/20 17:44:10     19s] Keeping previous port order for module AOI21X1.
[11/20 17:44:10     19s] Keeping previous port order for module AOI21X2.
[11/20 17:44:10     19s] Keeping previous port order for module AOI21X4.
[11/20 17:44:10     19s] Keeping previous port order for module AOI21XL.
[11/20 17:44:10     19s] Keeping previous port order for module AOI221X1.
[11/20 17:44:10     19s] Keeping previous port order for module AOI221X2.
[11/20 17:44:10     19s] Keeping previous port order for module AOI221X4.
[11/20 17:44:10     19s] Keeping previous port order for module AOI221XL.
[11/20 17:44:10     19s] Keeping previous port order for module AOI222X1.
[11/20 17:44:10     19s] Keeping previous port order for module AOI222X2.
[11/20 17:44:10     19s] Keeping previous port order for module AOI222X4.
[11/20 17:44:10     19s] Keeping previous port order for module AOI222XL.
[11/20 17:44:10     19s] Keeping previous port order for module AOI22X1.
[11/20 17:44:10     19s] Keeping previous port order for module AOI22X2.
[11/20 17:44:10     19s] Keeping previous port order for module AOI22X4.
[11/20 17:44:10     19s] Keeping previous port order for module AOI22XL.
[11/20 17:44:10     19s] Keeping previous port order for module AOI2BB1X1.
[11/20 17:44:10     19s] Keeping previous port order for module AOI2BB1X2.
[11/20 17:44:10     19s] Keeping previous port order for module AOI2BB1X4.
[11/20 17:44:10     19s] Keeping previous port order for module AOI2BB1XL.
[11/20 17:44:10     19s] Keeping previous port order for module AOI2BB2X1.
[11/20 17:44:10     19s] Keeping previous port order for module AOI2BB2X2.
[11/20 17:44:10     19s] Keeping previous port order for module AOI2BB2X4.
[11/20 17:44:10     19s] Keeping previous port order for module AOI2BB2XL.
[11/20 17:44:10     19s] Keeping previous port order for module AOI31X1.
[11/20 17:44:10     19s] Keeping previous port order for module AOI31X2.
[11/20 17:44:10     19s] Keeping previous port order for module AOI31X4.
[11/20 17:44:10     19s] Keeping previous port order for module AOI31XL.
[11/20 17:44:10     19s] Keeping previous port order for module AOI32X1.
[11/20 17:44:10     19s] Keeping previous port order for module AOI32X2.
[11/20 17:44:10     19s] Keeping previous port order for module AOI32X4.
[11/20 17:44:10     19s] Keeping previous port order for module AOI32XL.
[11/20 17:44:10     19s] Keeping previous port order for module AOI33X1.
[11/20 17:44:10     19s] Keeping previous port order for module AOI33X2.
[11/20 17:44:10     19s] Keeping previous port order for module AOI33X4.
[11/20 17:44:10     19s] Keeping previous port order for module AOI33XL.
[11/20 17:44:10     19s] Keeping previous port order for module BENCX1.
[11/20 17:44:10     19s] Keeping previous port order for module BENCX2.
[11/20 17:44:10     19s] Keeping previous port order for module BENCX4.
[11/20 17:44:10     19s] Keeping previous port order for module BMXX1.
[11/20 17:44:10     19s] Keeping previous port order for module BUFX1.
[11/20 17:44:10     19s] Keeping previous port order for module BUFX12.
[11/20 17:44:10     19s] Keeping previous port order for module BUFX16.
[11/20 17:44:10     19s] Keeping previous port order for module BUFX2.
[11/20 17:44:10     19s] Keeping previous port order for module BUFX20.
[11/20 17:44:10     19s] Keeping previous port order for module BUFX3.
[11/20 17:44:10     19s] Keeping previous port order for module BUFX4.
[11/20 17:44:10     19s] Keeping previous port order for module BUFX8.
[11/20 17:44:10     19s] Keeping previous port order for module BUFXL.
[11/20 17:44:10     19s] Keeping previous port order for module CLKBUFX1.
[11/20 17:44:10     19s] Keeping previous port order for module CLKBUFX12.
[11/20 17:44:10     19s] Keeping previous port order for module CLKBUFX16.
[11/20 17:44:10     19s] Keeping previous port order for module CLKBUFX2.
[11/20 17:44:10     19s] Keeping previous port order for module CLKBUFX20.
[11/20 17:44:10     19s] Keeping previous port order for module CLKBUFX3.
[11/20 17:44:10     19s] Keeping previous port order for module CLKBUFX4.
[11/20 17:44:10     19s] Keeping previous port order for module CLKBUFX8.
[11/20 17:44:10     19s] Keeping previous port order for module CLKBUFXL.
[11/20 17:44:10     19s] Keeping previous port order for module CLKINVX1.
[11/20 17:44:10     19s] Keeping previous port order for module CLKINVX12.
[11/20 17:44:10     19s] Keeping previous port order for module CLKINVX16.
[11/20 17:44:10     19s] Keeping previous port order for module CLKINVX2.
[11/20 17:44:10     19s] Keeping previous port order for module CLKINVX20.
[11/20 17:44:10     19s] Keeping previous port order for module CLKINVX3.
[11/20 17:44:10     19s] Keeping previous port order for module CLKINVX4.
[11/20 17:44:10     19s] Keeping previous port order for module CLKINVX8.
[11/20 17:44:10     19s] Keeping previous port order for module CLKINVXL.
[11/20 17:44:10     19s] Keeping previous port order for module CMPR22X1.
[11/20 17:44:10     19s] Keeping previous port order for module CMPR32X1.
[11/20 17:44:10     19s] Keeping previous port order for module CMPR42X1.
[11/20 17:44:10     19s] Keeping previous port order for module CMPR42X2.
[11/20 17:44:10     19s] Keeping previous port order for module DFFHQX1.
[11/20 17:44:10     19s] Keeping previous port order for module DFFHQX2.
[11/20 17:44:10     19s] Keeping previous port order for module DFFHQX4.
[11/20 17:44:10     19s] Keeping previous port order for module DFFHQXL.
[11/20 17:44:10     19s] Keeping previous port order for module DFFNRX1.
[11/20 17:44:10     19s] Keeping previous port order for module DFFNRX2.
[11/20 17:44:10     19s] Keeping previous port order for module DFFNRX4.
[11/20 17:44:10     19s] Keeping previous port order for module DFFNRXL.
[11/20 17:44:10     19s] Keeping previous port order for module DFFNSRX1.
[11/20 17:44:10     19s] Keeping previous port order for module DFFNSRX2.
[11/20 17:44:10     19s] Keeping previous port order for module DFFNSRX4.
[11/20 17:44:10     19s] Keeping previous port order for module DFFNSRXL.
[11/20 17:44:10     19s] Keeping previous port order for module DFFNSX1.
[11/20 17:44:10     19s] Keeping previous port order for module DFFNSX2.
[11/20 17:44:10     19s] Keeping previous port order for module DFFNSX4.
[11/20 17:44:10     19s] Keeping previous port order for module DFFNSXL.
[11/20 17:44:10     19s] Keeping previous port order for module DFFNX1.
[11/20 17:44:10     19s] Keeping previous port order for module DFFNX2.
[11/20 17:44:10     19s] Keeping previous port order for module DFFNX4.
[11/20 17:44:10     19s] Keeping previous port order for module DFFNXL.
[11/20 17:44:10     19s] Keeping previous port order for module DFFRHQX1.
[11/20 17:44:10     19s] Keeping previous port order for module DFFRHQX2.
[11/20 17:44:10     19s] Keeping previous port order for module DFFRHQX4.
[11/20 17:44:10     19s] Keeping previous port order for module DFFRHQXL.
[11/20 17:44:10     19s] Keeping previous port order for module DFFRX1.
[11/20 17:44:10     19s] Keeping previous port order for module DFFRX2.
[11/20 17:44:10     19s] Keeping previous port order for module DFFRX4.
[11/20 17:44:10     19s] Keeping previous port order for module DFFRXL.
[11/20 17:44:10     19s] Keeping previous port order for module DFFSHQX1.
[11/20 17:44:10     19s] Keeping previous port order for module DFFSHQX2.
[11/20 17:44:10     19s] Keeping previous port order for module DFFSHQX4.
[11/20 17:44:10     19s] Keeping previous port order for module DFFSHQXL.
[11/20 17:44:10     19s] Keeping previous port order for module DFFSRHQX1.
[11/20 17:44:10     19s] Keeping previous port order for module DFFSRHQX2.
[11/20 17:44:10     19s] Keeping previous port order for module DFFSRHQX4.
[11/20 17:44:10     19s] Keeping previous port order for module DFFSRHQXL.
[11/20 17:44:10     19s] Keeping previous port order for module DFFSRX1.
[11/20 17:44:10     19s] Keeping previous port order for module DFFSRX2.
[11/20 17:44:10     19s] Keeping previous port order for module DFFSRX4.
[11/20 17:44:10     19s] Keeping previous port order for module DFFSRXL.
[11/20 17:44:10     19s] Keeping previous port order for module DFFSX1.
[11/20 17:44:10     19s] Keeping previous port order for module DFFSX2.
[11/20 17:44:10     19s] Keeping previous port order for module DFFSX4.
[11/20 17:44:10     19s] Keeping previous port order for module DFFSXL.
[11/20 17:44:10     19s] Keeping previous port order for module DFFTRX1.
[11/20 17:44:10     19s] Keeping previous port order for module DFFTRX2.
[11/20 17:44:10     19s] Keeping previous port order for module DFFTRX4.
[11/20 17:44:10     19s] Keeping previous port order for module DFFTRXL.
[11/20 17:44:10     19s] Keeping previous port order for module DFFX1.
[11/20 17:44:10     19s] Keeping previous port order for module DFFX2.
[11/20 17:44:10     19s] Keeping previous port order for module DFFX4.
[11/20 17:44:10     19s] Keeping previous port order for module DFFXL.
[11/20 17:44:10     19s] Keeping previous port order for module DLY1X1.
[11/20 17:44:10     19s] Keeping previous port order for module DLY2X1.
[11/20 17:44:10     19s] Keeping previous port order for module DLY3X1.
[11/20 17:44:10     19s] Keeping previous port order for module DLY4X1.
[11/20 17:44:10     19s] Keeping previous port order for module EDFFTRX1.
[11/20 17:44:10     19s] Keeping previous port order for module EDFFTRX2.
[11/20 17:44:10     19s] Keeping previous port order for module EDFFTRX4.
[11/20 17:44:10     19s] Keeping previous port order for module EDFFTRXL.
[11/20 17:44:10     19s] Keeping previous port order for module EDFFX1.
[11/20 17:44:10     19s] Keeping previous port order for module EDFFX2.
[11/20 17:44:10     19s] Keeping previous port order for module EDFFX4.
[11/20 17:44:10     19s] Keeping previous port order for module EDFFXL.
[11/20 17:44:10     19s] Keeping previous port order for module HOLDX1.
[11/20 17:44:10     19s] Keeping previous port order for module INVX1.
[11/20 17:44:10     19s] Keeping previous port order for module INVX12.
[11/20 17:44:10     19s] Keeping previous port order for module INVX16.
[11/20 17:44:10     19s] Keeping previous port order for module INVX2.
[11/20 17:44:10     19s] Keeping previous port order for module INVX20.
[11/20 17:44:10     19s] Keeping previous port order for module INVX3.
[11/20 17:44:10     19s] Keeping previous port order for module INVX4.
[11/20 17:44:10     19s] Keeping previous port order for module INVX8.
[11/20 17:44:10     19s] Keeping previous port order for module INVXL.
[11/20 17:44:10     19s] Keeping previous port order for module JKFFRX1.
[11/20 17:44:10     19s] Keeping previous port order for module JKFFRX2.
[11/20 17:44:10     19s] Keeping previous port order for module JKFFRX4.
[11/20 17:44:10     19s] Keeping previous port order for module JKFFRXL.
[11/20 17:44:10     19s] Keeping previous port order for module JKFFSRX1.
[11/20 17:44:10     19s] Keeping previous port order for module JKFFSRX2.
[11/20 17:44:10     19s] Keeping previous port order for module JKFFSRX4.
[11/20 17:44:10     19s] Keeping previous port order for module JKFFSRXL.
[11/20 17:44:10     19s] Keeping previous port order for module JKFFSX1.
[11/20 17:44:10     19s] Keeping previous port order for module JKFFSX2.
[11/20 17:44:10     19s] Keeping previous port order for module JKFFSX4.
[11/20 17:44:10     19s] Keeping previous port order for module JKFFSXL.
[11/20 17:44:10     19s] Keeping previous port order for module JKFFX1.
[11/20 17:44:10     19s] Keeping previous port order for module JKFFX2.
[11/20 17:44:10     19s] Keeping previous port order for module JKFFX4.
[11/20 17:44:10     19s] Keeping previous port order for module JKFFXL.
[11/20 17:44:10     19s] Keeping previous port order for module MX2X1.
[11/20 17:44:10     19s] Keeping previous port order for module MX2X2.
[11/20 17:44:10     19s] Keeping previous port order for module MX2X4.
[11/20 17:44:10     19s] Keeping previous port order for module MX2XL.
[11/20 17:44:10     19s] Keeping previous port order for module MX4X1.
[11/20 17:44:10     19s] Keeping previous port order for module MX4X2.
[11/20 17:44:10     19s] Keeping previous port order for module MX4X4.
[11/20 17:44:10     19s] Keeping previous port order for module MX4XL.
[11/20 17:44:10     19s] Keeping previous port order for module MXI2X1.
[11/20 17:44:10     19s] Keeping previous port order for module MXI2X2.
[11/20 17:44:10     19s] Keeping previous port order for module MXI2X4.
[11/20 17:44:10     19s] Keeping previous port order for module MXI2XL.
[11/20 17:44:10     19s] Keeping previous port order for module MXI4X1.
[11/20 17:44:10     19s] Keeping previous port order for module MXI4X2.
[11/20 17:44:10     19s] Keeping previous port order for module MXI4X4.
[11/20 17:44:10     19s] Keeping previous port order for module MXI4XL.
[11/20 17:44:10     19s] Keeping previous port order for module NAND2BX1.
[11/20 17:44:10     19s] Keeping previous port order for module NAND2BX2.
[11/20 17:44:10     19s] Keeping previous port order for module NAND2BX4.
[11/20 17:44:10     19s] Keeping previous port order for module NAND2BXL.
[11/20 17:44:10     19s] Keeping previous port order for module NAND2X1.
[11/20 17:44:10     19s] Keeping previous port order for module NAND2X2.
[11/20 17:44:10     19s] Keeping previous port order for module NAND2X4.
[11/20 17:44:10     19s] Keeping previous port order for module NAND2XL.
[11/20 17:44:10     19s] Keeping previous port order for module NAND3BX1.
[11/20 17:44:10     19s] Keeping previous port order for module NAND3BX2.
[11/20 17:44:10     19s] Keeping previous port order for module NAND3BX4.
[11/20 17:44:10     19s] Keeping previous port order for module NAND3BXL.
[11/20 17:44:10     19s] Keeping previous port order for module NAND3X1.
[11/20 17:44:10     19s] Keeping previous port order for module NAND3X2.
[11/20 17:44:10     19s] Keeping previous port order for module NAND3X4.
[11/20 17:44:10     19s] Keeping previous port order for module NAND3XL.
[11/20 17:44:10     19s] Keeping previous port order for module NAND4BBX1.
[11/20 17:44:10     19s] Keeping previous port order for module NAND4BBX2.
[11/20 17:44:10     19s] Keeping previous port order for module NAND4BBX4.
[11/20 17:44:10     19s] Keeping previous port order for module NAND4BBXL.
[11/20 17:44:10     19s] Keeping previous port order for module NAND4BX1.
[11/20 17:44:10     19s] Keeping previous port order for module NAND4BX2.
[11/20 17:44:10     19s] Keeping previous port order for module NAND4BX4.
[11/20 17:44:10     19s] Keeping previous port order for module NAND4BXL.
[11/20 17:44:10     19s] Keeping previous port order for module NAND4X1.
[11/20 17:44:10     19s] Keeping previous port order for module NAND4X2.
[11/20 17:44:10     19s] Keeping previous port order for module NAND4X4.
[11/20 17:44:10     19s] Keeping previous port order for module NAND4XL.
[11/20 17:44:10     19s] Keeping previous port order for module NOR2BX1.
[11/20 17:44:10     19s] Keeping previous port order for module NOR2BX2.
[11/20 17:44:10     19s] Keeping previous port order for module NOR2BX4.
[11/20 17:44:10     19s] Keeping previous port order for module NOR2BXL.
[11/20 17:44:10     19s] Keeping previous port order for module NOR2X1.
[11/20 17:44:10     19s] Keeping previous port order for module NOR2X2.
[11/20 17:44:10     19s] Keeping previous port order for module NOR2X4.
[11/20 17:44:10     19s] Keeping previous port order for module NOR2XL.
[11/20 17:44:10     19s] Keeping previous port order for module NOR3BX1.
[11/20 17:44:10     19s] Keeping previous port order for module NOR3BX2.
[11/20 17:44:10     19s] Keeping previous port order for module NOR3BX4.
[11/20 17:44:10     19s] Keeping previous port order for module NOR3BXL.
[11/20 17:44:10     19s] Keeping previous port order for module NOR3X1.
[11/20 17:44:10     19s] Keeping previous port order for module NOR3X2.
[11/20 17:44:10     19s] Keeping previous port order for module NOR3X4.
[11/20 17:44:10     19s] Keeping previous port order for module NOR3XL.
[11/20 17:44:10     19s] Keeping previous port order for module NOR4BBX1.
[11/20 17:44:10     19s] Keeping previous port order for module NOR4BBX2.
[11/20 17:44:10     19s] Keeping previous port order for module NOR4BBX4.
[11/20 17:44:10     19s] Keeping previous port order for module NOR4BBXL.
[11/20 17:44:10     19s] Keeping previous port order for module NOR4BX1.
[11/20 17:44:10     19s] Keeping previous port order for module NOR4BX2.
[11/20 17:44:10     19s] Keeping previous port order for module NOR4BX4.
[11/20 17:44:10     19s] Keeping previous port order for module NOR4BXL.
[11/20 17:44:10     19s] Keeping previous port order for module NOR4X1.
[11/20 17:44:10     19s] Keeping previous port order for module NOR4X2.
[11/20 17:44:10     19s] Keeping previous port order for module NOR4X4.
[11/20 17:44:10     19s] Keeping previous port order for module NOR4XL.
[11/20 17:44:10     19s] Keeping previous port order for module OAI211X1.
[11/20 17:44:10     19s] Keeping previous port order for module OAI211X2.
[11/20 17:44:10     19s] Keeping previous port order for module OAI211X4.
[11/20 17:44:10     19s] Keeping previous port order for module OAI211XL.
[11/20 17:44:10     19s] Keeping previous port order for module OAI21X1.
[11/20 17:44:10     19s] Keeping previous port order for module OAI21X2.
[11/20 17:44:10     19s] Keeping previous port order for module OAI21X4.
[11/20 17:44:10     19s] Keeping previous port order for module OAI21XL.
[11/20 17:44:10     19s] Keeping previous port order for module OAI221X1.
[11/20 17:44:10     19s] Keeping previous port order for module OAI221X2.
[11/20 17:44:10     19s] Keeping previous port order for module OAI221X4.
[11/20 17:44:10     19s] Keeping previous port order for module OAI221XL.
[11/20 17:44:10     19s] Keeping previous port order for module OAI222X1.
[11/20 17:44:10     19s] Keeping previous port order for module OAI222X2.
[11/20 17:44:10     19s] Keeping previous port order for module OAI222X4.
[11/20 17:44:10     19s] Keeping previous port order for module OAI222XL.
[11/20 17:44:10     19s] Keeping previous port order for module OAI22X1.
[11/20 17:44:10     19s] Keeping previous port order for module OAI22X2.
[11/20 17:44:10     19s] Keeping previous port order for module OAI22X4.
[11/20 17:44:10     19s] Keeping previous port order for module OAI22XL.
[11/20 17:44:10     19s] Keeping previous port order for module OAI2BB1X1.
[11/20 17:44:10     19s] Keeping previous port order for module OAI2BB1X2.
[11/20 17:44:10     19s] Keeping previous port order for module OAI2BB1X4.
[11/20 17:44:10     19s] Keeping previous port order for module OAI2BB1XL.
[11/20 17:44:10     19s] Keeping previous port order for module OAI2BB2X1.
[11/20 17:44:10     19s] Keeping previous port order for module OAI2BB2X2.
[11/20 17:44:10     19s] Keeping previous port order for module OAI2BB2X4.
[11/20 17:44:10     19s] Keeping previous port order for module OAI2BB2XL.
[11/20 17:44:10     19s] Keeping previous port order for module OAI31X1.
[11/20 17:44:10     19s] Keeping previous port order for module OAI31X2.
[11/20 17:44:10     19s] Keeping previous port order for module OAI31X4.
[11/20 17:44:10     19s] Keeping previous port order for module OAI31XL.
[11/20 17:44:10     19s] Keeping previous port order for module OAI32X1.
[11/20 17:44:10     19s] Keeping previous port order for module OAI32X2.
[11/20 17:44:10     19s] Keeping previous port order for module OAI32X4.
[11/20 17:44:10     19s] Keeping previous port order for module OAI32XL.
[11/20 17:44:10     19s] Keeping previous port order for module OAI33X1.
[11/20 17:44:10     19s] Keeping previous port order for module OAI33X2.
[11/20 17:44:10     19s] Keeping previous port order for module OAI33X4.
[11/20 17:44:10     19s] Keeping previous port order for module OAI33XL.
[11/20 17:44:10     19s] Keeping previous port order for module OR2X1.
[11/20 17:44:10     19s] Keeping previous port order for module OR2X2.
[11/20 17:44:10     19s] Keeping previous port order for module OR2X4.
[11/20 17:44:10     19s] Keeping previous port order for module OR2XL.
[11/20 17:44:10     19s] Keeping previous port order for module OR3X1.
[11/20 17:44:10     19s] Keeping previous port order for module OR3X2.
[11/20 17:44:10     19s] Keeping previous port order for module OR3X4.
[11/20 17:44:10     19s] Keeping previous port order for module OR3XL.
[11/20 17:44:10     19s] Keeping previous port order for module OR4X1.
[11/20 17:44:10     19s] Keeping previous port order for module OR4X2.
[11/20 17:44:10     19s] Keeping previous port order for module OR4X4.
[11/20 17:44:10     19s] Keeping previous port order for module OR4XL.
[11/20 17:44:10     19s] Keeping previous port order for module RF1R1WX2.
[11/20 17:44:10     19s] Keeping previous port order for module RF2R1WX2.
[11/20 17:44:10     19s] Keeping previous port order for module RFRDX1.
[11/20 17:44:10     19s] Keeping previous port order for module RFRDX2.
[11/20 17:44:10     19s] Keeping previous port order for module RFRDX4.
[11/20 17:44:10     19s] Keeping previous port order for module SDFFHQX1.
[11/20 17:44:10     19s] Keeping previous port order for module SDFFHQX2.
[11/20 17:44:10     19s] Keeping previous port order for module SDFFHQX4.
[11/20 17:44:10     19s] Keeping previous port order for module SDFFHQXL.
[11/20 17:44:10     19s] Keeping previous port order for module SDFFNRX1.
[11/20 17:44:10     19s] Keeping previous port order for module SDFFNRX2.
[11/20 17:44:10     19s] Keeping previous port order for module SDFFNRX4.
[11/20 17:44:10     19s] Keeping previous port order for module SDFFNRXL.
[11/20 17:44:10     19s] Keeping previous port order for module SDFFNSRX1.
[11/20 17:44:10     19s] Keeping previous port order for module SDFFNSRX2.
[11/20 17:44:10     19s] Keeping previous port order for module SDFFNSRX4.
[11/20 17:44:10     19s] Keeping previous port order for module SDFFNSRXL.
[11/20 17:44:10     19s] Keeping previous port order for module SDFFNSX1.
[11/20 17:44:10     19s] Keeping previous port order for module SDFFNSX2.
[11/20 17:44:10     19s] Keeping previous port order for module SDFFNSX4.
[11/20 17:44:10     19s] Keeping previous port order for module SDFFNSXL.
[11/20 17:44:10     19s] Keeping previous port order for module SDFFNX1.
[11/20 17:44:10     19s] Keeping previous port order for module SDFFNX2.
[11/20 17:44:10     19s] Keeping previous port order for module SDFFNX4.
[11/20 17:44:10     19s] Keeping previous port order for module SDFFNXL.
[11/20 17:44:10     19s] Keeping previous port order for module SDFFRHQX1.
[11/20 17:44:10     19s] Keeping previous port order for module SDFFRHQX2.
[11/20 17:44:10     19s] Keeping previous port order for module SDFFRHQX4.
[11/20 17:44:10     19s] Keeping previous port order for module SDFFRHQXL.
[11/20 17:44:10     19s] Keeping previous port order for module SDFFRX1.
[11/20 17:44:10     19s] Keeping previous port order for module SDFFRX2.
[11/20 17:44:10     19s] Keeping previous port order for module SDFFRX4.
[11/20 17:44:10     19s] Keeping previous port order for module SDFFRXL.
[11/20 17:44:10     19s] Keeping previous port order for module SDFFSHQX1.
[11/20 17:44:10     19s] Keeping previous port order for module SDFFSHQX2.
[11/20 17:44:10     19s] Keeping previous port order for module SDFFSHQX4.
[11/20 17:44:10     19s] Keeping previous port order for module SDFFSHQXL.
[11/20 17:44:10     19s] Keeping previous port order for module SDFFSRHQX1.
[11/20 17:44:10     19s] Keeping previous port order for module SDFFSRHQX2.
[11/20 17:44:10     19s] Keeping previous port order for module SDFFSRHQX4.
[11/20 17:44:10     19s] Keeping previous port order for module SDFFSRHQXL.
[11/20 17:44:10     19s] Keeping previous port order for module SDFFSRX1.
[11/20 17:44:10     19s] Keeping previous port order for module SDFFSRX2.
[11/20 17:44:10     19s] Keeping previous port order for module SDFFSRX4.
[11/20 17:44:10     19s] Keeping previous port order for module SDFFSRXL.
[11/20 17:44:10     19s] Keeping previous port order for module SDFFSX1.
[11/20 17:44:10     19s] Keeping previous port order for module SDFFSX2.
[11/20 17:44:10     19s] Keeping previous port order for module SDFFSX4.
[11/20 17:44:10     19s] Keeping previous port order for module SDFFSXL.
[11/20 17:44:10     19s] Keeping previous port order for module SDFFTRX1.
[11/20 17:44:10     19s] Keeping previous port order for module SDFFTRX2.
[11/20 17:44:10     19s] Keeping previous port order for module SDFFTRX4.
[11/20 17:44:10     19s] Keeping previous port order for module SDFFTRXL.
[11/20 17:44:10     19s] Keeping previous port order for module SDFFX1.
[11/20 17:44:10     19s] Keeping previous port order for module SDFFX2.
[11/20 17:44:10     19s] Keeping previous port order for module SDFFX4.
[11/20 17:44:10     19s] Keeping previous port order for module SDFFXL.
[11/20 17:44:10     19s] Keeping previous port order for module SEDFFHQX1.
[11/20 17:44:10     19s] Keeping previous port order for module SEDFFHQX2.
[11/20 17:44:10     19s] Keeping previous port order for module SEDFFHQX4.
[11/20 17:44:10     19s] Keeping previous port order for module SEDFFHQXL.
[11/20 17:44:10     19s] Keeping previous port order for module SEDFFTRX1.
[11/20 17:44:10     19s] Keeping previous port order for module SEDFFTRX2.
[11/20 17:44:10     19s] Keeping previous port order for module SEDFFTRX4.
[11/20 17:44:10     19s] Keeping previous port order for module SEDFFTRXL.
[11/20 17:44:10     19s] Keeping previous port order for module SEDFFX1.
[11/20 17:44:10     19s] Keeping previous port order for module SEDFFX2.
[11/20 17:44:10     19s] Keeping previous port order for module SEDFFX4.
[11/20 17:44:10     19s] Keeping previous port order for module SEDFFXL.
[11/20 17:44:10     19s] Keeping previous port order for module TBUFIX1.
[11/20 17:44:10     19s] Keeping previous port order for module TBUFIX12.
[11/20 17:44:10     19s] Keeping previous port order for module TBUFIX16.
[11/20 17:44:10     19s] Keeping previous port order for module TBUFIX2.
[11/20 17:44:10     19s] Keeping previous port order for module TBUFIX20.
[11/20 17:44:10     19s] Keeping previous port order for module TBUFIX3.
[11/20 17:44:10     19s] Keeping previous port order for module TBUFIX4.
[11/20 17:44:10     19s] Keeping previous port order for module TBUFIX8.
[11/20 17:44:10     19s] Keeping previous port order for module TBUFIXL.
[11/20 17:44:10     19s] Keeping previous port order for module TBUFX1.
[11/20 17:44:10     19s] Keeping previous port order for module TBUFX12.
[11/20 17:44:10     19s] Keeping previous port order for module TBUFX16.
[11/20 17:44:10     19s] Keeping previous port order for module TBUFX2.
[11/20 17:44:10     19s] Keeping previous port order for module TBUFX20.
[11/20 17:44:10     19s] Keeping previous port order for module TBUFX3.
[11/20 17:44:10     19s] Keeping previous port order for module TBUFX4.
[11/20 17:44:10     19s] Keeping previous port order for module TBUFX8.
[11/20 17:44:10     19s] Keeping previous port order for module TBUFXL.
[11/20 17:44:10     19s] Keeping previous port order for module TIEHI.
[11/20 17:44:10     19s] Keeping previous port order for module TIELO.
[11/20 17:44:10     19s] Keeping previous port order for module TLATNRX1.
[11/20 17:44:10     19s] Keeping previous port order for module TLATNRX2.
[11/20 17:44:10     19s] Keeping previous port order for module TLATNRX4.
[11/20 17:44:10     19s] Keeping previous port order for module TLATNRXL.
[11/20 17:44:10     19s] Keeping previous port order for module TLATNSRX1.
[11/20 17:44:10     19s] Keeping previous port order for module TLATNSRX2.
[11/20 17:44:10     19s] Keeping previous port order for module TLATNSRX4.
[11/20 17:44:10     19s] Keeping previous port order for module TLATNSRXL.
[11/20 17:44:10     19s] Keeping previous port order for module TLATNSX1.
[11/20 17:44:10     19s] Keeping previous port order for module TLATNSX2.
[11/20 17:44:10     19s] Keeping previous port order for module TLATNSX4.
[11/20 17:44:10     19s] Keeping previous port order for module TLATNSXL.
[11/20 17:44:10     19s] Keeping previous port order for module TLATNX1.
[11/20 17:44:10     19s] Keeping previous port order for module TLATNX2.
[11/20 17:44:10     19s] Keeping previous port order for module TLATNX4.
[11/20 17:44:10     19s] Keeping previous port order for module TLATNXL.
[11/20 17:44:10     19s] Keeping previous port order for module TLATRX1.
[11/20 17:44:10     19s] Keeping previous port order for module TLATRX2.
[11/20 17:44:10     19s] Keeping previous port order for module TLATRX4.
[11/20 17:44:10     19s] Keeping previous port order for module TLATRXL.
[11/20 17:44:10     19s] Keeping previous port order for module TLATSRX1.
[11/20 17:44:10     19s] Keeping previous port order for module TLATSRX2.
[11/20 17:44:10     19s] Keeping previous port order for module TLATSRX4.
[11/20 17:44:10     19s] Keeping previous port order for module TLATSRXL.
[11/20 17:44:10     19s] Keeping previous port order for module TLATSX1.
[11/20 17:44:10     19s] Keeping previous port order for module TLATSX2.
[11/20 17:44:10     19s] Keeping previous port order for module TLATSX4.
[11/20 17:44:10     19s] Keeping previous port order for module TLATSXL.
[11/20 17:44:10     19s] Keeping previous port order for module TLATX1.
[11/20 17:44:10     19s] Keeping previous port order for module TLATX2.
[11/20 17:44:10     19s] Keeping previous port order for module TLATX4.
[11/20 17:44:10     19s] Keeping previous port order for module TLATXL.
[11/20 17:44:10     19s] Keeping previous port order for module TTLATX1.
[11/20 17:44:10     19s] Keeping previous port order for module TTLATX2.
[11/20 17:44:10     19s] Keeping previous port order for module TTLATX4.
[11/20 17:44:10     19s] Keeping previous port order for module TTLATXL.
[11/20 17:44:10     19s] Keeping previous port order for module XNOR2X1.
[11/20 17:44:10     19s] Keeping previous port order for module XNOR2X2.
[11/20 17:44:10     19s] Keeping previous port order for module XNOR2X4.
[11/20 17:44:10     19s] Keeping previous port order for module XNOR2XL.
[11/20 17:44:10     19s] Keeping previous port order for module XNOR3X2.
[11/20 17:44:10     19s] Keeping previous port order for module XNOR3X4.
[11/20 17:44:10     19s] Keeping previous port order for module XOR2X1.
[11/20 17:44:10     19s] Keeping previous port order for module XOR2X2.
[11/20 17:44:10     19s] Keeping previous port order for module XOR2X4.
[11/20 17:44:10     19s] Keeping previous port order for module XOR2XL.
[11/20 17:44:10     19s] Keeping previous port order for module XOR3X2.
[11/20 17:44:10     19s] Keeping previous port order for module XOR3X4.
[11/20 17:44:10     19s] Keeping previous port order for module PDIDGZ.
[11/20 17:44:10     19s] Keeping previous port order for module PDO04CDG.
[11/20 17:44:10     19s] Keeping previous port order for module PVDD1DGZ.
[11/20 17:44:10     19s] Keeping previous port order for module PVSS1DGZ.
[11/20 17:44:10     19s] Keeping previous port order for module pllclk.
[11/20 17:44:10     19s] Keeping previous port order for module ram_128x16A.
[11/20 17:44:10     19s] Keeping previous port order for module ram_256x16A.
[11/20 17:44:10     19s] Keeping previous port order for module rom_512x16A.
[11/20 17:44:10     19s] 
[11/20 17:44:10     19s] *** Memory Usage v#1 (Current mem = 1136.484M, initial mem = 476.027M) ***
[11/20 17:44:10     19s] *** End netlist parsing (cpu=0:00:00.0, real=0:00:00.0, mem=1136.5M) ***
[11/20 17:44:10     19s] % End Load netlist data ... (date=11/20 17:44:10, total cpu=0:00:00.0, real=0:00:00.0, peak res=786.5M, current mem=786.5M)
[11/20 17:44:10     19s] Set top cell to DTMF_CHIP.
[11/20 17:44:10     19s] Hooked 948 DB cells to tlib cells.
[11/20 17:44:10     19s] ** Removed 8 unused lib cells.
[11/20 17:44:10     19s] Ending "BindLib:" (total cpu=0:00:00.1, real=0:00:00.0, peak res=800.3M, current mem=800.3M)
[11/20 17:44:10     19s] Starting recursive module instantiation check.
[11/20 17:44:10     19s] No recursion found.
[11/20 17:44:10     19s] Building hierarchical netlist for Cell DTMF_CHIP ...
[11/20 17:44:10     19s] *** Netlist is unique.
[11/20 17:44:10     19s] Setting Std. cell height to 10080 DBU (smallest netlist inst).
[11/20 17:44:10     19s] ** info: there are 985 modules.
[11/20 17:44:10     19s] ** info: there are 5632 stdCell insts.
[11/20 17:44:10     19s] ** info: there are 71 Pad insts.
[11/20 17:44:10     19s] ** info: there are 4 macros.
[11/20 17:44:10     19s] 
[11/20 17:44:10     19s] *** Memory Usage v#1 (Current mem = 1186.910M, initial mem = 476.027M) ***
[11/20 17:44:10     19s] *info: set bottom ioPad orient R0
[11/20 17:44:10     19s] Reading IO assignment file "/home/shadab/shadab/FPR/work/pr.inn.dat/libs/iofile/dtmf.io" ...
[11/20 17:44:10     19s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/20 17:44:10     19s] Type 'man IMPFP-3961' for more detail.
[11/20 17:44:10     19s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/20 17:44:10     19s] Type 'man IMPFP-3961' for more detail.
[11/20 17:44:10     19s] Horizontal Layer M1 offset = 560 (derived)
[11/20 17:44:10     19s] Vertical Layer M2 offset = 660 (derived)
[11/20 17:44:10     19s] Start create_tracks
[11/20 17:44:10     19s] Generated pitch 0.99 in Metal6 is different from 1.32 defined in technology file in preferred direction.
[11/20 17:44:10     19s] Generated pitch 0.56 in Metal5 is different from 1.12 defined in technology file in preferred direction.
[11/20 17:44:11     19s] Loading preference file /home/shadab/shadab/FPR/work/pr.inn.dat/gui.pref.tcl ...
[11/20 17:44:11     19s] ##  Process: 180           (User Set)               
[11/20 17:44:11     19s] ##     Node: (not set)                           
[11/20 17:44:11     19s] 
##  Check design process and node:  
##  Design tech node is not set.

[11/20 17:44:11     19s] Applying the recommended capacitance filtering threshold values for 180nm process node: total_c_th=5, relative_c_th=0.03 and coupling_c_th=3.
[11/20 17:44:11     19s] 	These values will be used by all post-route extraction engines, including TQuantus, IQuantus and Quantus QRC extraction.
[11/20 17:44:11     19s] 	For postRoute effortLevel low extraction, the coupling_c_th value will be used only when the -capFilterMode parameter of the setExtractRCMode command is set to relAndCoup or relOrCoup. Default value of -capFilterMode parameter in postRoute extraction effortLevel low is relOnly.
[11/20 17:44:11     19s] 	The accuracy mode for postRoute effortLevel low extraction will be set to 'standard'.
[11/20 17:44:11     19s] 	Default value for EffortLevel(-effortLevel option of the setExtractRCMode) in postRoute extraction mode is 'low'.
[11/20 17:44:11     19s] **WARN: (IMPOPT-3602):	The specified path group name tdgp_reg2reg_default is not defined.
[11/20 17:44:11     19s] Type 'man IMPOPT-3602' for more detail.
[11/20 17:44:11     19s] Effort level <high> specified for tdgp_reg2reg_default path_group
[11/20 17:44:11     19s] **WARN: (IMPOPT-3602):	The specified path group name reg2reg is not defined.
[11/20 17:44:11     19s] Type 'man IMPOPT-3602' for more detail.
[11/20 17:44:11     19s] Effort level <high> specified for reg2reg path_group
[11/20 17:44:11     19s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMaxRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -topRoutingLayer' instead.
[11/20 17:44:11     19s] **WARN: (IMPPSP-1003):	Found use of 'setRouteMode -earlyGlobalMinRouteLayer'. This will continue to work in this release; however, it is recommended to use 'setDesignMode -bottomRoutingLayer' instead.
[11/20 17:44:11     19s] Change floorplan default-technical-site to 'tsm3site'.
[11/20 17:44:11     19s] Extraction setup Delayed 
[11/20 17:44:11     19s] *Info: initialize multi-corner CTS.
[11/20 17:44:11     19s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1063.9M, current mem=822.2M)
[11/20 17:44:11     19s] Tech dependent Parameter, Build TLibAnalyzer for: cellAreaConsiderPadding
[11/20 17:44:11     19s] 
[11/20 17:44:11     19s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[11/20 17:44:11     19s] Summary for sequential cells identification: 
[11/20 17:44:11     19s]   Identified SBFF number: 116
[11/20 17:44:11     19s]   Identified MBFF number: 0
[11/20 17:44:11     19s]   Identified SB Latch number: 0
[11/20 17:44:11     19s]   Identified MB Latch number: 0
[11/20 17:44:11     19s]   Not identified SBFF number: 24
[11/20 17:44:11     19s]   Not identified MBFF number: 0
[11/20 17:44:11     19s]   Not identified SB Latch number: 0
[11/20 17:44:11     19s]   Not identified MB Latch number: 0
[11/20 17:44:11     19s]   Number of sequential cells which are not FFs: 38
[11/20 17:44:11     19s] Total number of combinational cells: 266
[11/20 17:44:11     19s] Total number of sequential cells: 178
[11/20 17:44:11     19s] Total number of tristate cells: 18
[11/20 17:44:11     19s] Total number of level shifter cells: 0
[11/20 17:44:11     19s] Total number of power gating cells: 0
[11/20 17:44:11     19s] Total number of isolation cells: 0
[11/20 17:44:11     19s] Total number of power switch cells: 0
[11/20 17:44:11     19s] Total number of pulse generator cells: 0
[11/20 17:44:11     19s] Total number of always on buffers: 0
[11/20 17:44:11     19s] Total number of retention cells: 0
[11/20 17:44:11     19s] List of usable buffers: BUFX2 BUFX1 BUFX12 BUFX16 BUFX20 BUFX3 BUFX4 BUFX8 BUFXL CLKBUFX2 CLKBUFX1 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX8 CLKBUFXL
[11/20 17:44:11     19s] Total number of usable buffers: 18
[11/20 17:44:11     19s] List of unusable buffers:
[11/20 17:44:11     19s] Total number of unusable buffers: 0
[11/20 17:44:11     19s] List of usable inverters: RFRDX2 RFRDX1 RFRDX4 CLKINVX2 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX8 CLKINVXL INVX1 INVX2 INVX12 INVX16 INVX20 INVX3 INVXL INVX4 INVX8
[11/20 17:44:11     19s] Total number of usable inverters: 21
[11/20 17:44:11     19s] List of unusable inverters:
[11/20 17:44:11     19s] Total number of unusable inverters: 0
[11/20 17:44:11     19s] List of identified usable delay cells: DLY2X1 DLY1X1 DLY4X1 DLY3X1
[11/20 17:44:11     19s] Total number of identified usable delay cells: 4
[11/20 17:44:11     19s] List of identified unusable delay cells:
[11/20 17:44:11     19s] Total number of identified unusable delay cells: 0
[11/20 17:44:11     19s] 
[11/20 17:44:11     19s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[11/20 17:44:11     19s] 
[11/20 17:44:11     19s] TimeStamp Deleting Cell Server Begin ...
[11/20 17:44:11     19s] 
[11/20 17:44:11     19s] TimeStamp Deleting Cell Server End ...
[11/20 17:44:11     19s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1071.7M, current mem=1071.7M)
[11/20 17:44:11     19s] 
[11/20 17:44:11     19s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign Begin ...
[11/20 17:44:11     19s] Summary for sequential cells identification: 
[11/20 17:44:11     19s]   Identified SBFF number: 116
[11/20 17:44:11     19s]   Identified MBFF number: 0
[11/20 17:44:11     19s]   Identified SB Latch number: 0
[11/20 17:44:11     19s]   Identified MB Latch number: 0
[11/20 17:44:11     19s]   Not identified SBFF number: 24
[11/20 17:44:11     19s]   Not identified MBFF number: 0
[11/20 17:44:11     19s]   Not identified SB Latch number: 0
[11/20 17:44:11     19s]   Not identified MB Latch number: 0
[11/20 17:44:11     19s]   Number of sequential cells which are not FFs: 38
[11/20 17:44:11     19s] 
[11/20 17:44:11     19s] Trim Metal Layers:
[11/20 17:44:11     19s]  Visiting view : dtmf_view_setup
[11/20 17:44:11     19s]    : PowerDomain = none : Weighted F : unweighted  = 52.70 (1.000) with rcCorner = 0
[11/20 17:44:11     19s]    : PowerDomain = none : Weighted F : unweighted  = 47.30 (1.000) with rcCorner = -1
[11/20 17:44:11     19s]  Visiting view : dtmf_view_hold
[11/20 17:44:11     19s]    : PowerDomain = none : Weighted F : unweighted  = 25.40 (1.000) with rcCorner = 0
[11/20 17:44:11     19s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[11/20 17:44:11     19s] 
[11/20 17:44:11     19s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign End ...
[11/20 17:44:11     19s] 
[11/20 17:44:11     19s] TimeStamp Deleting Cell Server Begin ...
[11/20 17:44:11     19s] 
[11/20 17:44:11     19s] TimeStamp Deleting Cell Server End ...
[11/20 17:44:11     19s] **WARN: (IMPSYC-2):	Timing information is not defined for cell PDB04DGZ; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[11/20 17:44:11     19s] Type 'man IMPSYC-2' for more detail.
[11/20 17:44:11     19s] **WARN: (IMPSYC-2):	Timing information is not defined for cell PCORNERDG; Check the timing library (.lib) file and make sure the timing information exists for the cell and you can run the checkTimingLibrary command to verify if the timing library has complete information after the design is loaded.
[11/20 17:44:11     19s] Type 'man IMPSYC-2' for more detail.
[11/20 17:44:11     19s] Reading floorplan file - /home/shadab/shadab/FPR/work/pr.inn.dat/DTMF_CHIP.fp.gz (mem = 1435.3M).
[11/20 17:44:11     19s] % Begin Load floorplan data ... (date=11/20 17:44:11, mem=1072.3M)
[11/20 17:44:11     19s] *info: reset 6376 existing net BottomPreferredLayer and AvoidDetour
[11/20 17:44:11     19s] Deleting old partition specification.
[11/20 17:44:11     19s] Set FPlanBox to (0 0 3023920 3024240)
[11/20 17:44:11     19s] **WARN: (IMPFP-3961):	The techSite 'corner' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/20 17:44:11     19s] Type 'man IMPFP-3961' for more detail.
[11/20 17:44:11     19s] **WARN: (IMPFP-3961):	The techSite 'pad' has no related standard cells in the LEF/OA library. The calculations for this site type cannot be made unless standard cell models of this type exist in the LEF/OA library. Ignore this warning if the SITE is not used by the library. Alternatively, remove the SITE definition for the LEF/OA library to avoid this message.
[11/20 17:44:11     19s] Type 'man IMPFP-3961' for more detail.
[11/20 17:44:11     19s] Horizontal Layer M1 offset = 560 (derived)
[11/20 17:44:11     19s] Vertical Layer M2 offset = 660 (derived)
[11/20 17:44:11     19s] Start create_tracks
[11/20 17:44:11     19s] Generated pitch 0.99 in Metal6 is different from 1.32 defined in technology file in preferred direction.
[11/20 17:44:11     19s] Generated pitch 0.56 in Metal5 is different from 1.12 defined in technology file in preferred direction.
[11/20 17:44:11     19s]  ... processed partition successfully.
[11/20 17:44:11     19s] Reading binary special route file /home/shadab/shadab/FPR/work/pr.inn.dat/DTMF_CHIP.fp.spr.gz (Created by Innovus v21.15-s110_1 on Thu Nov 20 17:40:30 2025, version: 1)
[11/20 17:44:11     19s] Ending "Read special route file" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1072.9M, current mem=1072.9M)
[11/20 17:44:11     19s] There are 71 io inst loaded
[11/20 17:44:11     19s] Extracting standard cell pins and blockage ...... 
[11/20 17:44:11     19s] Pin and blockage extraction finished
[11/20 17:44:11     19s] % End Load floorplan data ... (date=11/20 17:44:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1074.2M, current mem=1074.2M)
[11/20 17:44:11     19s] Reading congestion map file /home/shadab/shadab/FPR/work/pr.inn.dat/DTMF_CHIP.route.congmap.gz ...
[11/20 17:44:11     19s] % Begin Load SymbolTable ... (date=11/20 17:44:11, mem=1074.4M)
[11/20 17:44:11     19s] Suppress "**WARN ..." messages.
[11/20 17:44:11     19s] routingBox: (660 560) (3023460 3023440)
[11/20 17:44:11     19s] coreBox:    (670560 670880) (2353920 2354240)
[11/20 17:44:11     19s] Un-suppress "**WARN ..." messages.
[11/20 17:44:11     19s] % End Load SymbolTable ... (date=11/20 17:44:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1077.8M, current mem=1077.8M)
[11/20 17:44:11     19s] Loading place ...
[11/20 17:44:11     19s] % Begin Load placement data ... (date=11/20 17:44:11, mem=1077.8M)
[11/20 17:44:11     19s] Reading placement file - /home/shadab/shadab/FPR/work/pr.inn.dat/DTMF_CHIP.place.gz.
[11/20 17:44:11     19s] ** Reading stdCellPlacement_binary (Created by Innovus v21.15-s110_1 on Thu Nov 20 17:40:30 2025, version# 2) ...
[11/20 17:44:11     19s] Read Views for adaptive view pruning ...
[11/20 17:44:11     19s] Read 0 views from Binary DB for adaptive view pruning
[11/20 17:44:11     19s] *** Completed restorePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1440.7M) ***
[11/20 17:44:11     19s] Total net length = 2.570e+05 (1.227e+05 1.342e+05) (ext = 0.000e+00)
[11/20 17:44:11     19s] % End Load placement data ... (date=11/20 17:44:11, total cpu=0:00:00.0, real=0:00:00.0, peak res=1078.9M, current mem=1078.7M)
[11/20 17:44:11     19s] Reading PG file /home/shadab/shadab/FPR/work/pr.inn.dat/DTMF_CHIP.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on       Thu Nov 20 17:40:30 2025)
[11/20 17:44:11     19s] *** Completed restorePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1436.7M) ***
[11/20 17:44:11     19s] % Begin Load routing data ... (date=11/20 17:44:11, mem=1079.1M)
[11/20 17:44:11     19s] Reading routing file - /home/shadab/shadab/FPR/work/pr.inn.dat/DTMF_CHIP.route.gz.
[11/20 17:44:12     19s] Reading Innovus routing data (Created by Innovus v21.15-s110_1 on Thu Nov 20 17:40:30 2025 Format: 20.1) ...
[11/20 17:44:12     19s] *** Total 6002 nets are successfully restored.
[11/20 17:44:12     19s] *** Completed restoreRoute (cpu=0:00:00.0 real=0:00:01.0 mem=1443.7M) ***
[11/20 17:44:12     19s] % End Load routing data ... (date=11/20 17:44:12, total cpu=0:00:00.0, real=0:00:01.0, peak res=1086.6M, current mem=1086.1M)
[11/20 17:44:12     19s] % Begin Load DEF data ... (date=11/20 17:44:12, mem=1086.2M)
[11/20 17:44:12     19s] Reading DEF file '/home/shadab/shadab/FPR/work/pr.inn.dat/DTMF_CHIP.scandef.gz', current time is Thu Nov 20 17:44:12 2025 ...
[11/20 17:44:12     19s] --- DIVIDERCHAR '/'
[11/20 17:44:12     19s] --- UnitsPerDBU = 1.0000
[11/20 17:44:12     19s] 
[11/20 17:44:12     19s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign Begin ...
[11/20 17:44:12     19s] Summary for sequential cells identification: 
[11/20 17:44:12     19s]   Identified SBFF number: 116
[11/20 17:44:12     19s]   Identified MBFF number: 0
[11/20 17:44:12     19s]   Identified SB Latch number: 0
[11/20 17:44:12     19s]   Identified MB Latch number: 0
[11/20 17:44:12     19s]   Not identified SBFF number: 24
[11/20 17:44:12     19s]   Not identified MBFF number: 0
[11/20 17:44:12     19s]   Not identified SB Latch number: 0
[11/20 17:44:12     19s]   Not identified MB Latch number: 0
[11/20 17:44:12     19s]   Number of sequential cells which are not FFs: 38
[11/20 17:44:12     19s]  Visiting view : dtmf_view_setup
[11/20 17:44:12     19s]    : PowerDomain = none : Weighted F : unweighted  = 52.70 (1.000) with rcCorner = 0
[11/20 17:44:12     19s]    : PowerDomain = none : Weighted F : unweighted  = 47.30 (1.000) with rcCorner = -1
[11/20 17:44:12     19s]  Visiting view : dtmf_view_hold
[11/20 17:44:12     19s]    : PowerDomain = none : Weighted F : unweighted  = 25.40 (1.000) with rcCorner = 0
[11/20 17:44:12     19s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[11/20 17:44:12     19s] 
[11/20 17:44:12     19s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) in restoreDesign End ...
[11/20 17:44:12     19s] DEF file '/home/shadab/shadab/FPR/work/pr.inn.dat/DTMF_CHIP.scandef.gz' is parsed, current time is Thu Nov 20 17:44:12 2025.
[11/20 17:44:12     19s] % End Load DEF data ... (date=11/20 17:44:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1087.0M, current mem=1087.0M)
[11/20 17:44:12     19s] TAT_INFO: restoreCongMap REAL = 0 : CPU = 0 : MEM = 0.
[11/20 17:44:12     19s] Reading property file /home/shadab/shadab/FPR/work/pr.inn.dat/DTMF_CHIP.prop
[11/20 17:44:12     19s] *** Completed restoreProperty (cpu=0:00:00.0 real=0:00:00.0 mem=1447.7M) ***
[11/20 17:44:12     19s] Set Default Input Pin Transition as 0.1 ps.
[11/20 17:44:12     20s] eee: readRCCornerMetaData, file read unsuccessful: /home/shadab/shadab/FPR/work/pr.inn.dat/extraction/extractionMetaData.gz
[11/20 17:44:12     20s] Extraction setup Started 
[11/20 17:44:12     20s] 
[11/20 17:44:12     20s] Trim Metal Layers:
[11/20 17:44:12     20s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[11/20 17:44:12     20s] **WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
[11/20 17:44:12     20s] Type 'man IMPEXT-6202' for more detail.
[11/20 17:44:12     20s] Reading Capacitance Table File /home/shadab/shadab/FPR/work/pr.inn.dat/libs/mmmc/t018s6mlv.capTbl ...
[11/20 17:44:12     20s] Cap table was created using Encounter 10.10-s002_1.
[11/20 17:44:12     20s] Process name: t018s6mm.
[11/20 17:44:12     20s] Importing multi-corner RC tables ... 
[11/20 17:44:12     20s] Summary of Active RC-Corners : 
[11/20 17:44:12     20s]  
[11/20 17:44:12     20s]  Analysis View: dtmf_view_setup
[11/20 17:44:12     20s]     RC-Corner Name        : dtmf_rc_corner
[11/20 17:44:12     20s]     RC-Corner Index       : 0
[11/20 17:44:12     20s]     RC-Corner Temperature : 25 Celsius
[11/20 17:44:12     20s]     RC-Corner Cap Table   : '/home/shadab/shadab/FPR/work/pr.inn.dat/libs/mmmc/t018s6mlv.capTbl'
[11/20 17:44:12     20s]     RC-Corner PreRoute Res Factor         : 1
[11/20 17:44:12     20s]     RC-Corner PreRoute Cap Factor         : 1
[11/20 17:44:12     20s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/20 17:44:12     20s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/20 17:44:12     20s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/20 17:44:12     20s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/20 17:44:12     20s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/20 17:44:12     20s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/20 17:44:12     20s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/20 17:44:12     20s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[11/20 17:44:12     20s]     RC-Corner Technology file: '/home/shadab/shadab/FPR/work/pr.inn.dat/libs/mmmc/dtmf_rc_corner/t018s6mm.tch'
[11/20 17:44:12     20s]  
[11/20 17:44:12     20s]  Analysis View: dtmf_view_hold
[11/20 17:44:12     20s]     RC-Corner Name        : dtmf_rc_corner
[11/20 17:44:12     20s]     RC-Corner Index       : 0
[11/20 17:44:12     20s]     RC-Corner Temperature : 25 Celsius
[11/20 17:44:12     20s]     RC-Corner Cap Table   : '/home/shadab/shadab/FPR/work/pr.inn.dat/libs/mmmc/t018s6mlv.capTbl'
[11/20 17:44:12     20s]     RC-Corner PreRoute Res Factor         : 1
[11/20 17:44:12     20s]     RC-Corner PreRoute Cap Factor         : 1
[11/20 17:44:12     20s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/20 17:44:12     20s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/20 17:44:12     20s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/20 17:44:12     20s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/20 17:44:12     20s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/20 17:44:12     20s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/20 17:44:12     20s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/20 17:44:12     20s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[11/20 17:44:12     20s]     RC-Corner Technology file: '/home/shadab/shadab/FPR/work/pr.inn.dat/libs/mmmc/dtmf_rc_corner/t018s6mm.tch'
[11/20 17:44:12     20s] 
[11/20 17:44:12     20s] Trim Metal Layers:
[11/20 17:44:12     20s] LayerId::1 widthSet size::4
[11/20 17:44:12     20s] LayerId::2 widthSet size::4
[11/20 17:44:12     20s] LayerId::3 widthSet size::4
[11/20 17:44:12     20s] LayerId::4 widthSet size::4
[11/20 17:44:12     20s] LayerId::5 widthSet size::4
[11/20 17:44:12     20s] LayerId::6 widthSet size::3
[11/20 17:44:12     20s] Updating RC grid for preRoute extraction ...
[11/20 17:44:12     20s] eee: pegSigSF::1.070000
[11/20 17:44:12     20s] Initializing multi-corner capacitance tables ... 
[11/20 17:44:12     20s] Initializing multi-corner resistance tables ...
[11/20 17:44:12     20s] eee: l::1 avDens::0.081079 usedTrk::1067.007143 availTrk::13160.125660 sigTrk::1067.007143
[11/20 17:44:12     20s] eee: l::2 avDens::0.166975 usedTrk::2090.052582 availTrk::12517.171382 sigTrk::2090.052582
[11/20 17:44:12     20s] eee: l::3 avDens::0.155153 usedTrk::3174.073796 availTrk::20457.666632 sigTrk::3174.073796
[11/20 17:44:12     20s] eee: l::4 avDens::0.069112 usedTrk::1184.160814 availTrk::17133.874083 sigTrk::1184.160814
[11/20 17:44:12     20s] eee: l::5 avDens::0.036959 usedTrk::120.465278 availTrk::3259.390550 sigTrk::120.465278
[11/20 17:44:12     20s] eee: l::6 avDens::0.044150 usedTrk::244.467461 availTrk::5537.255712 sigTrk::244.467461
[11/20 17:44:12     20s] {RT dtmf_rc_corner 0 4 4 0}
[11/20 17:44:12     20s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.258192 uaWl=1.000000 uaWlH=0.183742 aWlH=0.000000 lMod=0 pMax=0.853600 pMod=81 wcR=0.314600 newSi=0.001600 wHLS=0.786500 siPrev=0 viaL=0.000000
[11/20 17:44:12     20s] Start generating vias ..
[11/20 17:44:12     20s] #create default rule from bind_ndr_rule rule=0x7f4edeace7f0 0x7f4ec06f7538
[11/20 17:44:12     20s] ### import design signature (1): route=1 fixed_route=1 flt_obj=0 vio=1905142130 swire=1 shield_wire=1 net_attr=1 dirty_area=0 del_dirty_area=0 cell=0 placement=0 pin_access=1 inst_pattern=1
[11/20 17:44:12     20s] #Skip building auto via since it is not turned on.
[11/20 17:44:12     20s] Extracting standard cell pins and blockage ...... 
[11/20 17:44:12     20s] Pin and blockage extraction finished
[11/20 17:44:12     20s] Via generation completed.
[11/20 17:44:12     20s] % Begin Load power constraints ... (date=11/20 17:44:12, mem=1096.0M)
[11/20 17:44:12     20s] % End Load power constraints ... (date=11/20 17:44:12, total cpu=0:00:00.0, real=0:00:00.0, peak res=1105.5M, current mem=1105.5M)
[11/20 17:44:12     20s] % Begin load AAE data ... (date=11/20 17:44:12, mem=1149.0M)
[11/20 17:44:13     20s] AAE DB initialization (MEM=1540.89 CPU=0:00:00.0 REAL=0:00:00.0) 
[11/20 17:44:13     20s] % End load AAE data ... (date=11/20 17:44:13, total cpu=0:00:00.4, real=0:00:01.0, peak res=1155.5M, current mem=1155.5M)
[11/20 17:44:13     20s] 
[11/20 17:44:13     20s] TimeStamp Deleting Cell Server Begin ...
[11/20 17:44:13     20s] 
[11/20 17:44:13     20s] TimeStamp Deleting Cell Server End ...
[11/20 17:44:13     20s] 
[11/20 17:44:13     20s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign Begin ...
[11/20 17:44:13     20s] Summary for sequential cells identification: 
[11/20 17:44:13     20s]   Identified SBFF number: 116
[11/20 17:44:13     20s]   Identified MBFF number: 0
[11/20 17:44:13     20s]   Identified SB Latch number: 0
[11/20 17:44:13     20s]   Identified MB Latch number: 0
[11/20 17:44:13     20s]   Not identified SBFF number: 24
[11/20 17:44:13     20s]   Not identified MBFF number: 0
[11/20 17:44:13     20s]   Not identified SB Latch number: 0
[11/20 17:44:13     20s]   Not identified MB Latch number: 0
[11/20 17:44:13     20s]   Number of sequential cells which are not FFs: 38
[11/20 17:44:13     20s] Total number of combinational cells: 266
[11/20 17:44:13     20s] Total number of sequential cells: 178
[11/20 17:44:13     20s] Total number of tristate cells: 18
[11/20 17:44:13     20s] Total number of level shifter cells: 0
[11/20 17:44:13     20s] Total number of power gating cells: 0
[11/20 17:44:13     20s] Total number of isolation cells: 0
[11/20 17:44:13     20s] Total number of power switch cells: 0
[11/20 17:44:13     20s] Total number of pulse generator cells: 0
[11/20 17:44:13     20s] Total number of always on buffers: 0
[11/20 17:44:13     20s] Total number of retention cells: 0
[11/20 17:44:13     20s] List of usable buffers: BUFX2 BUFX1 BUFX12 BUFX16 BUFX20 BUFX3 BUFX4 BUFX8 BUFXL CLKBUFX2 CLKBUFX1 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX8 CLKBUFXL
[11/20 17:44:13     20s] Total number of usable buffers: 18
[11/20 17:44:13     20s] List of unusable buffers:
[11/20 17:44:13     20s] Total number of unusable buffers: 0
[11/20 17:44:13     20s] List of usable inverters: CLKINVX2 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX8 CLKINVXL INVX1 INVX2 INVX12 INVX16 INVX20 INVX3 INVXL INVX4 INVX8
[11/20 17:44:13     20s] Total number of usable inverters: 18
[11/20 17:44:13     20s] List of unusable inverters: RFRDX2 RFRDX1 RFRDX4
[11/20 17:44:13     20s] Total number of unusable inverters: 3
[11/20 17:44:13     20s] List of identified usable delay cells: DLY2X1 DLY1X1 DLY4X1 DLY3X1
[11/20 17:44:13     20s] Total number of identified usable delay cells: 4
[11/20 17:44:13     20s] List of identified unusable delay cells:
[11/20 17:44:13     20s] Total number of identified unusable delay cells: 0
[11/20 17:44:13     20s] 
[11/20 17:44:13     20s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) in restoreDesign End ...
[11/20 17:44:13     20s] 
[11/20 17:44:13     20s] TimeStamp Deleting Cell Server Begin ...
[11/20 17:44:13     20s] 
[11/20 17:44:13     20s] TimeStamp Deleting Cell Server End ...
[11/20 17:44:13     20s] **WARN: (IMPCTE-107):	The following globals have been obsoleted since version . They will be removed in the next release. 
[11/20 17:44:13     20s] timing_aocv_enable_gba_combine_launch_capture
[11/20 17:44:13     20s] timing_enable_backward_compatible_latch_thru_mt_mode
[11/20 17:44:13     20s] timing_enable_separate_device_slew_effect_sensitivities
[11/20 17:44:13     20s] % End load design ... (date=11/20 17:44:13, total cpu=0:00:03.3, real=0:00:04.0, peak res=1179.5M, current mem=1155.2M)
[11/20 17:44:13     20s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/20 17:44:33     22s] <CMD> reset_parasitics
[11/20 17:44:33     22s] Reset Parastics called with the command reset_parasiticsPerforming RC Extraction ...
[11/20 17:44:33     22s] <CMD> extractRC
[11/20 17:44:33     22s] Extraction called for design 'DTMF_CHIP' of instances=5707 and nets=6376 using extraction engine 'preRoute' .
[11/20 17:44:33     22s] PreRoute RC Extraction called for design DTMF_CHIP.
[11/20 17:44:33     22s] RC Extraction called in multi-corner(1) mode.
[11/20 17:44:33     22s] RCMode: PreRoute
[11/20 17:44:33     22s]       RC Corner Indexes            0   
[11/20 17:44:33     22s] Capacitance Scaling Factor   : 1.00000 
[11/20 17:44:33     22s] Resistance Scaling Factor    : 1.00000 
[11/20 17:44:33     22s] Clock Cap. Scaling Factor    : 1.00000 
[11/20 17:44:33     22s] Clock Res. Scaling Factor    : 1.00000 
[11/20 17:44:33     22s] Shrink Factor                : 1.00000
[11/20 17:44:33     22s] PreRoute extraction is honoring NDR/Shielding/ExtraSpace for clock nets.
[11/20 17:44:33     22s] Using capacitance table file ...
[11/20 17:44:33     22s] 
[11/20 17:44:33     22s] Trim Metal Layers:
[11/20 17:44:33     22s] LayerId::1 widthSet size::4
[11/20 17:44:33     22s] LayerId::2 widthSet size::4
[11/20 17:44:33     22s] LayerId::3 widthSet size::4
[11/20 17:44:33     22s] LayerId::4 widthSet size::4
[11/20 17:44:33     22s] LayerId::5 widthSet size::4
[11/20 17:44:33     22s] LayerId::6 widthSet size::3
[11/20 17:44:33     22s] Updating RC grid for preRoute extraction ...
[11/20 17:44:33     22s] eee: pegSigSF::1.070000
[11/20 17:44:33     22s] Initializing multi-corner capacitance tables ... 
[11/20 17:44:33     22s] Initializing multi-corner resistance tables ...
[11/20 17:44:33     22s] eee: l::1 avDens::0.081079 usedTrk::1067.007143 availTrk::13160.125660 sigTrk::1067.007143
[11/20 17:44:33     22s] eee: l::2 avDens::0.166975 usedTrk::2090.052582 availTrk::12517.171382 sigTrk::2090.052582
[11/20 17:44:33     22s] eee: l::3 avDens::0.155153 usedTrk::3174.073796 availTrk::20457.666632 sigTrk::3174.073796
[11/20 17:44:33     22s] eee: l::4 avDens::0.069112 usedTrk::1184.160814 availTrk::17133.874083 sigTrk::1184.160814
[11/20 17:44:33     22s] eee: l::5 avDens::0.036959 usedTrk::120.465278 availTrk::3259.390550 sigTrk::120.465278
[11/20 17:44:33     22s] eee: l::6 avDens::0.044150 usedTrk::244.467461 availTrk::5537.255712 sigTrk::244.467461
[11/20 17:44:33     22s] {RT dtmf_rc_corner 0 4 4 0}
[11/20 17:44:33     22s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.258192 uaWl=1.000000 uaWlH=0.183742 aWlH=0.000000 lMod=0 pMax=0.853600 pMod=81 wcR=0.314600 newSi=0.001600 wHLS=0.786500 siPrev=0 viaL=0.000000
[11/20 17:44:33     22s] PreRoute RC Extraction DONE (CPU Time: 0:00:00.0  Real Time: 0:00:00.0  MEM: 1658.793M)
[11/20 17:45:34     28s] <CMD> all_hold_analysis_views 
[11/20 17:45:34     28s] <CMD> all_setup_analysis_views 
[11/20 17:45:55     30s] <CMD> write_sdf -view dtmf_view_setup  -ideal_clock_network DTMF_CHIP.sdf
[11/20 17:45:55     30s] **WARN: (SDF-808):	The software is currently operating in a high performance mode which optimizes the handling of multiple timing arcs between input and output pin pairs. With the current settings, the SDF file generated will contain the same delay information for all of these arcs. To have the SDF recalculated with explicit pin pair data, you should use the option '-recompute_delay_calc'. This setting is recommended for generating SDF for functional  simulation applications.
[11/20 17:45:56     30s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/20 17:45:56     30s] #################################################################################
[11/20 17:45:56     30s] # Design Stage: PreRoute
[11/20 17:45:56     30s] # Design Name: DTMF_CHIP
[11/20 17:45:56     30s] # Design Mode: 180nm
[11/20 17:45:56     30s] # Analysis Mode: MMMC Non-OCV 
[11/20 17:45:56     30s] # Parasitics Mode: No SPEF/RCDB 
[11/20 17:45:56     30s] # Signoff Settings: SI Off 
[11/20 17:45:56     30s] #################################################################################
[11/20 17:45:56     30s] Topological Sorting (REAL = 0:00:00.0, MEM = 1732.8M, InitMEM = 1731.8M)
[11/20 17:45:56     30s] Start delay calculation (fullDC) (1 T). (MEM=1732.78)
[11/20 17:45:56     30s] AAE_INFO: Cdb files are: 
[11/20 17:45:56     30s]  	/home/shadab/shadab/FPR/work/pr.inn.dat/libs/mmmc/slow.cdb
[11/20 17:45:56     30s] 	/home/shadab/shadab/FPR/work/pr.inn.dat/libs/mmmc/fast.cdb
[11/20 17:45:56     30s]  
[11/20 17:45:56     30s] Start AAE Lib Loading. (MEM=1744.39)
[11/20 17:45:56     31s] **WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/20 17:45:56     31s] Type 'man IMPESI-3311' for more detail.
[11/20 17:45:56     31s] **WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/20 17:45:56     31s] Type 'man IMPESI-3311' for more detail.
[11/20 17:45:56     31s] **WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/20 17:45:56     31s] Type 'man IMPESI-3311' for more detail.
[11/20 17:45:56     31s] **WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/20 17:45:56     31s] Type 'man IMPESI-3311' for more detail.
[11/20 17:45:56     31s] **WARN: (IMPESI-3311):	Pin QN of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/20 17:45:56     31s] Type 'man IMPESI-3311' for more detail.
[11/20 17:45:56     31s] **WARN: (IMPESI-3311):	Pin QN of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/20 17:45:56     31s] Type 'man IMPESI-3311' for more detail.
[11/20 17:45:56     31s] **WARN: (IMPESI-3311):	Pin QN of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/20 17:45:56     31s] Type 'man IMPESI-3311' for more detail.
[11/20 17:45:56     31s] **WARN: (IMPESI-3311):	Pin QN of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/20 17:45:56     31s] Type 'man IMPESI-3311' for more detail.
[11/20 17:45:56     31s] **WARN: (IMPESI-3311):	Pin R of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/20 17:45:56     31s] Type 'man IMPESI-3311' for more detail.
[11/20 17:45:56     31s] **WARN: (IMPESI-3311):	Pin R of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/20 17:45:56     31s] Type 'man IMPESI-3311' for more detail.
[11/20 17:45:56     31s] **WARN: (IMPESI-3311):	Pin R of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/20 17:45:56     31s] Type 'man IMPESI-3311' for more detail.
[11/20 17:45:56     31s] **WARN: (IMPESI-3311):	Pin R of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/20 17:45:56     31s] Type 'man IMPESI-3311' for more detail.
[11/20 17:45:56     31s] **WARN: (IMPESI-3311):	Pin S of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/20 17:45:56     31s] Type 'man IMPESI-3311' for more detail.
[11/20 17:45:56     31s] **WARN: (IMPESI-3311):	Pin S of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/20 17:45:56     31s] Type 'man IMPESI-3311' for more detail.
[11/20 17:45:56     31s] **WARN: (IMPESI-3311):	Pin S of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/20 17:45:56     31s] Type 'man IMPESI-3311' for more detail.
[11/20 17:45:56     31s] **WARN: (IMPESI-3311):	Pin S of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/20 17:45:56     31s] Type 'man IMPESI-3311' for more detail.
[11/20 17:45:56     31s] **WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/20 17:45:56     31s] Type 'man IMPESI-3311' for more detail.
[11/20 17:45:56     31s] **WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/20 17:45:56     31s] Type 'man IMPESI-3311' for more detail.
[11/20 17:45:56     31s] **WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/20 17:45:56     31s] Type 'man IMPESI-3311' for more detail.
[11/20 17:45:56     31s] **WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/20 17:45:56     31s] Type 'man IMPESI-3311' for more detail.
[11/20 17:45:57     31s] End AAE Lib Loading. (MEM=1863.52 CPU=0:00:00.7 Real=0:00:01.0)
[11/20 17:45:57     31s] End AAE Lib Interpolated Model. (MEM=1863.52 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/20 17:45:57     31s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[15], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC10_tdsp_portO_15/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop15/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/20 17:45:57     31s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:45:57     31s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[14], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC11_tdsp_portO_14/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop14/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/20 17:45:57     31s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:45:57     31s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[13], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC12_tdsp_portO_13/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop13/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/20 17:45:57     31s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:45:57     31s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[12], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC13_tdsp_portO_12/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop12/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/20 17:45:57     31s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:45:57     31s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[11], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC14_tdsp_portO_11/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop11/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/20 17:45:57     31s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:45:57     31s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[10], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC15_tdsp_portO_10/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop10/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/20 17:45:57     31s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:45:57     31s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[9], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC16_tdsp_portO_9/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop09/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/20 17:45:57     31s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:45:57     31s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[8], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC17_tdsp_portO_8/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop08/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/20 17:45:57     31s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:45:57     31s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[7], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC18_tdsp_portO_7/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop07/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/20 17:45:57     31s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:45:57     31s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[6], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC19_tdsp_portO_6/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop06/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/20 17:45:57     31s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:45:57     31s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[5], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC20_tdsp_portO_5/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop05/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/20 17:45:57     31s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:45:57     31s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[4], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC21_tdsp_portO_4/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop04/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/20 17:45:57     31s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:45:57     31s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[3], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC22_tdsp_portO_3/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop03/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/20 17:45:57     31s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:45:57     31s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[2], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC23_tdsp_portO_2/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop02/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/20 17:45:57     31s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:45:57     31s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[1], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC24_tdsp_portO_1/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop01/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/20 17:45:57     31s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:45:57     31s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[0], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC25_tdsp_portO_0/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop00/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/20 17:45:57     31s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:45:57     31s] **WARN: (IMPMSMV-1810):	Net tdigitO[7], driver DTMF_INST/DIGIT_REG_INST/FE_OFC78_tdigitO_7/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop7/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/20 17:45:57     31s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:45:57     31s] **WARN: (IMPMSMV-1810):	Net tdigitO[6], driver DTMF_INST/DIGIT_REG_INST/FE_OFC79_tdigitO_6/Y (cell BUFX4) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop6/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/20 17:45:57     31s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:45:57     31s] **WARN: (IMPMSMV-1810):	Net tdigitO[5], driver DTMF_INST/FE_OFC80_tdigitO_5/Y (cell BUFX4) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop5/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/20 17:45:57     31s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:45:57     31s] **WARN: (IMPMSMV-1810):	Net tdigitO[4], driver DTMF_INST/DIGIT_REG_INST/FE_OFC81_tdigitO_4/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop4/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/20 17:45:57     31s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:45:57     31s] **WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
[11/20 17:45:57     31s] To increase the message display limit, refer to the product command reference manual.
[11/20 17:45:58     32s] Total number of fetched objects 6245
[11/20 17:45:59     33s] Total number of fetched objects 6245
[11/20 17:45:59     33s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/20 17:45:59     33s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/20 17:45:59     33s] End delay calculation. (MEM=1942.34 CPU=0:00:01.6 REAL=0:00:02.0)
[11/20 17:45:59     33s] End delay calculation (fullDC). (MEM=1905.73 CPU=0:00:02.6 REAL=0:00:03.0)
[11/20 17:45:59     33s] *** CDM Built up (cpu=0:00:02.8  real=0:00:03.0  mem= 1905.7M) ***
[11/20 17:45:59     33s] **WARN: (SDF-802):	The sum of the Setup and Hold sides of the SETUPHOLD check on pin DTMF_INST/SPI_INST/spi_sr_reg_2/SI is negative - which is illegal in SDF V3.0. The negative side of the SETUPHOLD will be postively adjusted so that the resulting sum is zero. This will result in a more conservative analysis of the adjusted check.  Negative SETUPHOLD sums maybe an indication of a characterization problem in your timing libraries. You can set the timing global timing_write_sdf_allow_negative_setuphold_sum to 'true' to loosen this restriction.
[11/20 17:45:59     33s] **WARN: (SDF-802):	The sum of the Setup and Hold sides of the SETUPHOLD check on pin DTMF_INST/SPI_INST/dout_reg_0/SI is negative - which is illegal in SDF V3.0. The negative side of the SETUPHOLD will be postively adjusted so that the resulting sum is zero. This will result in a more conservative analysis of the adjusted check.  Negative SETUPHOLD sums maybe an indication of a characterization problem in your timing libraries. You can set the timing global timing_write_sdf_allow_negative_setuphold_sum to 'true' to loosen this restriction.
[11/20 17:46:00     33s] **WARN: (SDF-802):	The sum of the Setup and Hold sides of the SETUPHOLD check on pin DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/ar0_reg_10/SI is negative - which is illegal in SDF V3.0. The negative side of the SETUPHOLD will be postively adjusted so that the resulting sum is zero. This will result in a more conservative analysis of the adjusted check.  Negative SETUPHOLD sums maybe an indication of a characterization problem in your timing libraries. You can set the timing global timing_write_sdf_allow_negative_setuphold_sum to 'true' to loosen this restriction.
[11/20 17:46:18     35s] <CMD> redirect -quiet {set honorDomain [getAnalysisMode -honorClockDomains]} > /dev/null
[11/20 17:46:18     35s] <CMD> timeDesign -preCTS -pathReports -drvReports -slackReports -numPaths 50 -prefix DTMF_CHIP_preCTS -outDir timingReports
[11/20 17:46:18     35s] #optDebug: fT-S <1 1 0 0 0>
[11/20 17:46:18     35s] *** timeDesign #1 [begin] : totSession cpu/real = 0:00:35.7/0:02:49.8 (0.2), mem = 1896.1M
[11/20 17:46:19     35s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1832.1M, EPOCH TIME: 1763640979.050493
[11/20 17:46:19     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 17:46:19     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 17:46:19     35s] All LLGs are deleted
[11/20 17:46:19     35s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 17:46:19     35s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 17:46:19     35s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1832.1M, EPOCH TIME: 1763640979.050637
[11/20 17:46:19     35s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1832.1M, EPOCH TIME: 1763640979.050695
[11/20 17:46:19     35s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1832.1M, EPOCH TIME: 1763640979.050766
[11/20 17:46:19     35s] Start to check current routing status for nets...
[11/20 17:46:19     35s] All nets are already routed correctly.
[11/20 17:46:19     35s] End to check current routing status for nets (mem=1832.1M)
[11/20 17:46:19     35s] Effort level <high> specified for reg2reg path_group
[11/20 17:46:19     36s] All LLGs are deleted
[11/20 17:46:19     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 17:46:19     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 17:46:19     36s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1853.9M, EPOCH TIME: 1763640979.458810
[11/20 17:46:19     36s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1853.9M, EPOCH TIME: 1763640979.459038
[11/20 17:46:19     36s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1853.9M, EPOCH TIME: 1763640979.460917
[11/20 17:46:19     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 17:46:19     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 17:46:19     36s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1853.9M, EPOCH TIME: 1763640979.461090
[11/20 17:46:19     36s] Max number of tech site patterns supported in site array is 256.
[11/20 17:46:19     36s] Core basic site is tsm3site
[11/20 17:46:19     36s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1853.9M, EPOCH TIME: 1763640979.510700
[11/20 17:46:19     36s] After signature check, allow fast init is false, keep pre-filter is false.
[11/20 17:46:19     36s] After signature check and other controls, allow fast init is false, keep pre-filter is false.
[11/20 17:46:19     36s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.001, MEM:1853.9M, EPOCH TIME: 1763640979.511206
[11/20 17:46:19     36s] Use non-trimmed site array because memory saving is not enough.
[11/20 17:46:19     36s] SiteArray: non-trimmed site array dimensions = 167 x 1275
[11/20 17:46:19     36s] SiteArray: use 1,069,056 bytes
[11/20 17:46:19     36s] SiteArray: current memory after site array memory allocation 1854.9M
[11/20 17:46:19     36s] SiteArray: FP blocked sites are writable
[11/20 17:46:19     36s] OPERPROF:     Starting RoutingBlockageFromWireViaStBox at level 3, MEM:1854.9M, EPOCH TIME: 1763640979.514345
[11/20 17:46:19     36s] OPERPROF:     Finished RoutingBlockageFromWireViaStBox at level 3, CPU:0.010, REAL:0.003, MEM:1854.9M, EPOCH TIME: 1763640979.516981
[11/20 17:46:19     36s] SiteArray: number of non floorplan blocked sites for llg default is 212925
[11/20 17:46:19     36s] Atter site array init, number of instance map data is 0.
[11/20 17:46:19     36s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.020, REAL:0.063, MEM:1854.9M, EPOCH TIME: 1763640979.524022
[11/20 17:46:19     36s] 
[11/20 17:46:19     36s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/20 17:46:19     36s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.020, REAL:0.065, MEM:1854.9M, EPOCH TIME: 1763640979.525759
[11/20 17:46:19     36s] All LLGs are deleted
[11/20 17:46:19     36s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:168).
[11/20 17:46:19     36s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 17:46:19     36s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1854.9M, EPOCH TIME: 1763640979.535669
[11/20 17:46:19     36s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1854.9M, EPOCH TIME: 1763640979.535867
[11/20 17:46:19     36s] Starting delay calculation for Setup views
[11/20 17:46:19     36s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/20 17:46:19     36s] #################################################################################
[11/20 17:46:19     36s] # Design Stage: PreRoute
[11/20 17:46:19     36s] # Design Name: DTMF_CHIP
[11/20 17:46:19     36s] # Design Mode: 180nm
[11/20 17:46:19     36s] # Analysis Mode: MMMC Non-OCV 
[11/20 17:46:19     36s] # Parasitics Mode: No SPEF/RCDB 
[11/20 17:46:19     36s] # Signoff Settings: SI Off 
[11/20 17:46:19     36s] #################################################################################
[11/20 17:46:19     36s] Calculate delays in BcWc mode...
[11/20 17:46:19     36s] Topological Sorting (REAL = 0:00:00.0, MEM = 1852.9M, InitMEM = 1852.9M)
[11/20 17:46:19     36s] Start delay calculation (fullDC) (1 T). (MEM=1852.95)
[11/20 17:46:19     36s] End AAE Lib Interpolated Model. (MEM=1864.46 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/20 17:46:19     36s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[15], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC10_tdsp_portO_15/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop15/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/20 17:46:19     36s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:46:19     36s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[14], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC11_tdsp_portO_14/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop14/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/20 17:46:19     36s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:46:19     36s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[13], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC12_tdsp_portO_13/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop13/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/20 17:46:19     36s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:46:19     36s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[12], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC13_tdsp_portO_12/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop12/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/20 17:46:19     36s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:46:19     36s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[11], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC14_tdsp_portO_11/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop11/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/20 17:46:19     36s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:46:19     36s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[10], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC15_tdsp_portO_10/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop10/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/20 17:46:19     36s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:46:19     36s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[9], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC16_tdsp_portO_9/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop09/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/20 17:46:19     36s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:46:19     36s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[8], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC17_tdsp_portO_8/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop08/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/20 17:46:19     36s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:46:19     36s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[7], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC18_tdsp_portO_7/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop07/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/20 17:46:19     36s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:46:19     36s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[6], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC19_tdsp_portO_6/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop06/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/20 17:46:19     36s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:46:19     36s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[5], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC20_tdsp_portO_5/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop05/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/20 17:46:19     36s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:46:19     36s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[4], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC21_tdsp_portO_4/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop04/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/20 17:46:19     36s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:46:19     36s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[3], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC22_tdsp_portO_3/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop03/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/20 17:46:19     36s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:46:19     36s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[2], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC23_tdsp_portO_2/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop02/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/20 17:46:19     36s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:46:19     36s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[1], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC24_tdsp_portO_1/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop01/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/20 17:46:19     36s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:46:19     36s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[0], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC25_tdsp_portO_0/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop00/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/20 17:46:19     36s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:46:19     36s] **WARN: (IMPMSMV-1810):	Net tdigitO[7], driver DTMF_INST/DIGIT_REG_INST/FE_OFC78_tdigitO_7/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop7/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/20 17:46:19     36s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:46:19     36s] **WARN: (IMPMSMV-1810):	Net tdigitO[6], driver DTMF_INST/DIGIT_REG_INST/FE_OFC79_tdigitO_6/Y (cell BUFX4) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop6/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/20 17:46:19     36s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:46:19     36s] **WARN: (IMPMSMV-1810):	Net tdigitO[5], driver DTMF_INST/FE_OFC80_tdigitO_5/Y (cell BUFX4) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop5/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/20 17:46:19     36s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:46:19     36s] **WARN: (IMPMSMV-1810):	Net tdigitO[4], driver DTMF_INST/DIGIT_REG_INST/FE_OFC81_tdigitO_4/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop4/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/20 17:46:19     36s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:46:19     36s] **WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
[11/20 17:46:19     36s] To increase the message display limit, refer to the product command reference manual.
[11/20 17:46:20     37s] Total number of fetched objects 6245
[11/20 17:46:20     37s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/20 17:46:20     37s] End delay calculation. (MEM=1916.68 CPU=0:00:00.7 REAL=0:00:01.0)
[11/20 17:46:20     37s] End delay calculation (fullDC). (MEM=1916.68 CPU=0:00:00.9 REAL=0:00:01.0)
[11/20 17:46:20     37s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 1916.7M) ***
[11/20 17:46:20     37s] *** Done Building Timing Graph (cpu=0:00:01.0 real=0:00:01.0 totSessionCpu=0:00:37.1 mem=1916.7M)
[11/20 17:46:22     37s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 dtmf_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.039  |  2.711  |  0.039  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   228   |   219   |    9    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      3 (3)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    134 (134)     |    -56     |    136 (136)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/20 17:46:22     37s] All LLGs are deleted
[11/20 17:46:22     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 17:46:22     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 17:46:22     37s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1895.1M, EPOCH TIME: 1763640982.075455
[11/20 17:46:22     37s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1895.1M, EPOCH TIME: 1763640982.075689
[11/20 17:46:22     37s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1895.1M, EPOCH TIME: 1763640982.076674
[11/20 17:46:22     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 17:46:22     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 17:46:22     37s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1895.1M, EPOCH TIME: 1763640982.076811
[11/20 17:46:22     37s] Max number of tech site patterns supported in site array is 256.
[11/20 17:46:22     37s] Core basic site is tsm3site
[11/20 17:46:22     37s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1895.1M, EPOCH TIME: 1763640982.083691
[11/20 17:46:22     37s] After signature check, allow fast init is true, keep pre-filter is true.
[11/20 17:46:22     37s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/20 17:46:22     37s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1895.1M, EPOCH TIME: 1763640982.084149
[11/20 17:46:22     37s] Fast DP-INIT is on for default
[11/20 17:46:22     37s] Atter site array init, number of instance map data is 0.
[11/20 17:46:22     37s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1895.1M, EPOCH TIME: 1763640982.086812
[11/20 17:46:22     37s] 
[11/20 17:46:22     37s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/20 17:46:22     37s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:1895.1M, EPOCH TIME: 1763640982.088474
[11/20 17:46:22     37s] All LLGs are deleted
[11/20 17:46:22     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:168).
[11/20 17:46:22     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 17:46:22     37s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1895.1M, EPOCH TIME: 1763640982.091397
[11/20 17:46:22     37s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1895.1M, EPOCH TIME: 1763640982.091577
[11/20 17:46:22     37s] Density: 48.590%
Routing Overflow: 0.15% H and 0.14% V
------------------------------------------------------------------
All LLGs are deleted
[11/20 17:46:22     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 17:46:22     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 17:46:22     37s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1895.1M, EPOCH TIME: 1763640982.095567
[11/20 17:46:22     37s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.010, REAL:0.000, MEM:1895.1M, EPOCH TIME: 1763640982.095768
[11/20 17:46:22     37s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1895.1M, EPOCH TIME: 1763640982.096733
[11/20 17:46:22     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 17:46:22     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 17:46:22     37s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1895.1M, EPOCH TIME: 1763640982.096838
[11/20 17:46:22     37s] Max number of tech site patterns supported in site array is 256.
[11/20 17:46:22     37s] Core basic site is tsm3site
[11/20 17:46:22     37s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1895.1M, EPOCH TIME: 1763640982.103599
[11/20 17:46:22     37s] After signature check, allow fast init is true, keep pre-filter is true.
[11/20 17:46:22     37s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/20 17:46:22     37s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1895.1M, EPOCH TIME: 1763640982.104034
[11/20 17:46:22     37s] Fast DP-INIT is on for default
[11/20 17:46:22     37s] Atter site array init, number of instance map data is 0.
[11/20 17:46:22     37s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1895.1M, EPOCH TIME: 1763640982.106696
[11/20 17:46:22     37s] 
[11/20 17:46:22     37s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/20 17:46:22     37s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:1895.1M, EPOCH TIME: 1763640982.108313
[11/20 17:46:22     37s] All LLGs are deleted
[11/20 17:46:22     37s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:168).
[11/20 17:46:22     37s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 17:46:22     37s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1895.1M, EPOCH TIME: 1763640982.111243
[11/20 17:46:22     37s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1895.1M, EPOCH TIME: 1763640982.111427
[11/20 17:46:22     37s] Reported timing to dir timingReports
[11/20 17:46:22     37s] Total CPU time: 1.78 sec
[11/20 17:46:22     37s] Total Real time: 4.0 sec
[11/20 17:46:22     37s] Total Memory Usage: 1895.097656 Mbytes
[11/20 17:46:22     37s] Info: pop threads available for lower-level modules during optimization.
[11/20 17:46:22     37s] *** timeDesign #1 [finish] : cpu/real = 0:00:01.7/0:00:03.3 (0.5), totSession cpu/real = 0:00:37.5/0:02:53.1 (0.2), mem = 1895.1M
[11/20 17:46:22     37s] 
[11/20 17:46:22     37s] =============================================================================================
[11/20 17:46:22     37s]  Final TAT Report : timeDesign #1                                               21.15-s110_1
[11/20 17:46:22     37s] =============================================================================================
[11/20 17:46:22     37s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/20 17:46:22     37s] ---------------------------------------------------------------------------------------------
[11/20 17:46:22     37s] [ ViewPruning            ]      1   0:00:00.0  (   0.2 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 17:46:22     37s] [ OptSummaryReport       ]      1   0:00:00.3  (   7.9 % )     0:00:02.8 /  0:00:01.4    0.5
[11/20 17:46:22     37s] [ DrvReport              ]      1   0:00:01.1  (  34.3 % )     0:00:01.1 /  0:00:00.2    0.2
[11/20 17:46:22     37s] [ TimingUpdate           ]      1   0:00:00.2  (   5.8 % )     0:00:01.1 /  0:00:01.1    1.0
[11/20 17:46:22     37s] [ FullDelayCalc          ]      1   0:00:00.9  (  27.0 % )     0:00:00.9 /  0:00:00.9    1.0
[11/20 17:46:22     37s] [ TimingReport           ]      1   0:00:00.2  (   4.7 % )     0:00:00.2 /  0:00:00.0    0.1
[11/20 17:46:22     37s] [ GenerateReports        ]      1   0:00:00.2  (   4.8 % )     0:00:00.2 /  0:00:00.1    0.5
[11/20 17:46:22     37s] [ MISC                   ]          0:00:00.5  (  15.5 % )     0:00:00.5 /  0:00:00.3    0.6
[11/20 17:46:22     37s] ---------------------------------------------------------------------------------------------
[11/20 17:46:22     37s]  timeDesign #1 TOTAL                0:00:03.3  ( 100.0 % )     0:00:03.3 /  0:00:01.7    0.5
[11/20 17:46:22     37s] ---------------------------------------------------------------------------------------------
[11/20 17:46:22     37s] 
[11/20 17:47:25     44s] <CMD> set_analysis_view -setup dtmf_view_setup -hold dtmf_view_hold
[11/20 17:47:25     44s] Extraction setup Started 
[11/20 17:47:25     44s] 
[11/20 17:47:25     44s] Trim Metal Layers:
[11/20 17:47:25     44s] Initializing multi-corner RC extraction with 1 active RC Corners ...
[11/20 17:47:25     44s] **WARN: (IMPEXT-6202):	In addition to the technology file, the capacitance table file is specified for all the RC corners. If the technology file  is already specified for all the RC corners, the capacitance table file is not required for preRoute and postRoute extraction. In a new session, the capacitance table files can be removed from the create_rc_corner command to enable the technology file to be used for preRoute and postRoute (effort level medium/high/signoff) extraction engines.
[11/20 17:47:25     44s] Type 'man IMPEXT-6202' for more detail.
[11/20 17:47:25     44s] Reading Capacitance Table File /home/shadab/shadab/FPR/work/pr.inn.dat/libs/mmmc/t018s6mlv.capTbl ...
[11/20 17:47:25     44s] Cap table was created using Encounter 10.10-s002_1.
[11/20 17:47:25     44s] Process name: t018s6mm.
[11/20 17:47:25     44s] Importing multi-corner RC tables ... 
[11/20 17:47:25     44s] Summary of Active RC-Corners : 
[11/20 17:47:25     44s]  
[11/20 17:47:25     44s]  Analysis View: dtmf_view_setup
[11/20 17:47:25     44s]     RC-Corner Name        : dtmf_rc_corner
[11/20 17:47:25     44s]     RC-Corner Index       : 0
[11/20 17:47:25     44s]     RC-Corner Temperature : 25 Celsius
[11/20 17:47:25     44s]     RC-Corner Cap Table   : '/home/shadab/shadab/FPR/work/pr.inn.dat/libs/mmmc/t018s6mlv.capTbl'
[11/20 17:47:25     44s]     RC-Corner PreRoute Res Factor         : 1
[11/20 17:47:25     44s]     RC-Corner PreRoute Cap Factor         : 1
[11/20 17:47:25     44s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/20 17:47:25     44s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/20 17:47:25     44s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/20 17:47:25     44s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/20 17:47:25     44s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/20 17:47:25     44s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/20 17:47:25     44s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/20 17:47:25     44s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[11/20 17:47:25     44s]     RC-Corner Technology file: '/home/shadab/shadab/FPR/work/pr.inn.dat/libs/mmmc/dtmf_rc_corner/t018s6mm.tch'
[11/20 17:47:25     44s]  
[11/20 17:47:25     44s]  Analysis View: dtmf_view_hold
[11/20 17:47:25     44s]     RC-Corner Name        : dtmf_rc_corner
[11/20 17:47:25     44s]     RC-Corner Index       : 0
[11/20 17:47:25     44s]     RC-Corner Temperature : 25 Celsius
[11/20 17:47:25     44s]     RC-Corner Cap Table   : '/home/shadab/shadab/FPR/work/pr.inn.dat/libs/mmmc/t018s6mlv.capTbl'
[11/20 17:47:25     44s]     RC-Corner PreRoute Res Factor         : 1
[11/20 17:47:25     44s]     RC-Corner PreRoute Cap Factor         : 1
[11/20 17:47:25     44s]     RC-Corner PostRoute Res Factor        : 1 {1 1 1}
[11/20 17:47:25     44s]     RC-Corner PostRoute Cap Factor        : 1 {1 1 1}
[11/20 17:47:25     44s]     RC-Corner PostRoute XCap Factor       : 1 {1 1 1}
[11/20 17:47:25     44s]     RC-Corner PreRoute Clock Res Factor   : 1	[Derived from postRoute_res (effortLevel low)]
[11/20 17:47:25     44s]     RC-Corner PreRoute Clock Cap Factor   : 1	[Derived from postRoute_cap (effortLevel low)]
[11/20 17:47:25     44s]     RC-Corner PostRoute Clock Cap Factor  : 1 {1 1 1} 	[Derived from postRoute_cap (effortLevel low)]
[11/20 17:47:25     44s]     RC-Corner PostRoute Clock Res Factor  : 1 {1 1 1} 	[Derived from postRoute_res (effortLevel low)]
[11/20 17:47:25     44s]     RC-Corner PostRoute Clock coupling capacitance Factor : 1 {1 1 1} 
[11/20 17:47:25     44s]     RC-Corner Technology file: '/home/shadab/shadab/FPR/work/pr.inn.dat/libs/mmmc/dtmf_rc_corner/t018s6mm.tch'
[11/20 17:47:25     44s] set_analysis_view/update_rc_corner called to change MMMC setup. RC Corner setup information has remained the same. Therefore, parasitic data in the tool brought as per the previous MMMC setup is being maintained.
[11/20 17:47:25     44s] 
[11/20 17:47:25     44s] Trim Metal Layers:
[11/20 17:47:25     44s] LayerId::1 widthSet size::4
[11/20 17:47:25     44s] LayerId::2 widthSet size::4
[11/20 17:47:25     44s] LayerId::3 widthSet size::4
[11/20 17:47:25     44s] LayerId::4 widthSet size::4
[11/20 17:47:25     44s] LayerId::5 widthSet size::4
[11/20 17:47:25     44s] LayerId::6 widthSet size::3
[11/20 17:47:25     44s] Updating RC grid for preRoute extraction ...
[11/20 17:47:25     44s] eee: pegSigSF::1.070000
[11/20 17:47:25     44s] Initializing multi-corner capacitance tables ... 
[11/20 17:47:25     44s] Initializing multi-corner resistance tables ...
[11/20 17:47:25     44s] eee: l::1 avDens::0.081079 usedTrk::1067.007143 availTrk::13160.125660 sigTrk::1067.007143
[11/20 17:47:25     44s] eee: l::2 avDens::0.166975 usedTrk::2090.052582 availTrk::12517.171382 sigTrk::2090.052582
[11/20 17:47:25     44s] eee: l::3 avDens::0.155153 usedTrk::3174.073796 availTrk::20457.666632 sigTrk::3174.073796
[11/20 17:47:25     44s] eee: l::4 avDens::0.069112 usedTrk::1184.160814 availTrk::17133.874083 sigTrk::1184.160814
[11/20 17:47:25     44s] eee: l::5 avDens::0.036959 usedTrk::120.465278 availTrk::3259.390550 sigTrk::120.465278
[11/20 17:47:25     44s] eee: l::6 avDens::0.044150 usedTrk::244.467461 availTrk::5537.255712 sigTrk::244.467461
[11/20 17:47:25     44s] {RT dtmf_rc_corner 0 4 4 0}
[11/20 17:47:25     44s] eee: LAM: n=40 LLS=2-3 HLS=3-5 rDens=0.258192 uaWl=1.000000 uaWlH=0.183742 aWlH=0.000000 lMod=0 pMax=0.853600 pMod=81 wcR=0.314600 newSi=0.001600 wHLS=0.786500 siPrev=0 viaL=0.000000
[11/20 17:47:25     44s] Ending "SetAnalysisView" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1373.6M, current mem=1027.0M)
[11/20 17:47:25     44s] Reading timing constraints file '/tmp/innovus_temp_27917_ra01_shadab_tK5nZx/.mmmcn0TJs0/modes/common/common.sdc' ...
[11/20 17:47:25     44s] Current (total cpu=0:00:44.9, real=0:04:02, peak res=1373.6M, current mem=1281.7M)
[11/20 17:47:25     45s] Number of path exceptions in the constraint file = 5
[11/20 17:47:25     45s] INFO (CTE): Constraints read successfully.
[11/20 17:47:25     45s] Ending "Constraint file reading stats" (total cpu=0:00:00.1, real=0:00:00.0, peak res=1349.8M, current mem=1349.8M)
[11/20 17:47:25     45s] Current (total cpu=0:00:45.0, real=0:04:02, peak res=1373.6M, current mem=1349.8M)
[11/20 17:47:25     45s] Reading latency file '/tmp/innovus_temp_27917_ra01_shadab_tK5nZx/.mmmcn0TJs0/views/dtmf_view_setup/latency.sdc' ...
[11/20 17:47:25     45s] Reading latency file '/tmp/innovus_temp_27917_ra01_shadab_tK5nZx/.mmmcn0TJs0/views/dtmf_view_hold/latency.sdc' ...
[11/20 17:47:25     45s] 
[11/20 17:47:25     45s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) Begin ...
[11/20 17:47:25     45s] Summary for sequential cells identification: 
[11/20 17:47:25     45s]   Identified SBFF number: 116
[11/20 17:47:25     45s]   Identified MBFF number: 0
[11/20 17:47:25     45s]   Identified SB Latch number: 0
[11/20 17:47:25     45s]   Identified MB Latch number: 0
[11/20 17:47:25     45s]   Not identified SBFF number: 24
[11/20 17:47:25     45s]   Not identified MBFF number: 0
[11/20 17:47:25     45s]   Not identified SB Latch number: 0
[11/20 17:47:25     45s]   Not identified MB Latch number: 0
[11/20 17:47:25     45s]   Number of sequential cells which are not FFs: 38
[11/20 17:47:25     45s] Total number of combinational cells: 266
[11/20 17:47:25     45s] Total number of sequential cells: 178
[11/20 17:47:25     45s] Total number of tristate cells: 18
[11/20 17:47:25     45s] Total number of level shifter cells: 0
[11/20 17:47:25     45s] Total number of power gating cells: 0
[11/20 17:47:25     45s] Total number of isolation cells: 0
[11/20 17:47:25     45s] Total number of power switch cells: 0
[11/20 17:47:25     45s] Total number of pulse generator cells: 0
[11/20 17:47:25     45s] Total number of always on buffers: 0
[11/20 17:47:25     45s] Total number of retention cells: 0
[11/20 17:47:25     45s] List of usable buffers: BUFX2 BUFX1 BUFX12 BUFX16 BUFX20 BUFX3 BUFX4 BUFX8 BUFXL CLKBUFX2 CLKBUFX1 CLKBUFX12 CLKBUFX16 CLKBUFX20 CLKBUFX3 CLKBUFX4 CLKBUFX8 CLKBUFXL
[11/20 17:47:25     45s] Total number of usable buffers: 18
[11/20 17:47:25     45s] List of unusable buffers:
[11/20 17:47:25     45s] Total number of unusable buffers: 0
[11/20 17:47:25     45s] List of usable inverters: CLKINVX2 CLKINVX1 CLKINVX12 CLKINVX16 CLKINVX20 CLKINVX3 CLKINVX4 CLKINVX8 CLKINVXL INVX1 INVX2 INVX12 INVX16 INVX20 INVX3 INVXL INVX4 INVX8
[11/20 17:47:25     45s] Total number of usable inverters: 18
[11/20 17:47:25     45s] List of unusable inverters: RFRDX2 RFRDX1 RFRDX4
[11/20 17:47:25     45s] Total number of unusable inverters: 3
[11/20 17:47:25     45s] List of identified usable delay cells: DLY2X1 DLY1X1 DLY4X1 DLY3X1
[11/20 17:47:25     45s] Total number of identified usable delay cells: 4
[11/20 17:47:25     45s] List of identified unusable delay cells:
[11/20 17:47:25     45s] Total number of identified unusable delay cells: 0
[11/20 17:47:25     45s] 
[11/20 17:47:25     45s] TimeStamp Creating Cell Server ...(0, 1, 1, 1) End ...
[11/20 17:47:25     45s] 
[11/20 17:47:25     45s] TimeStamp Deleting Cell Server Begin ...
[11/20 17:47:25     45s] 
[11/20 17:47:25     45s] TimeStamp Deleting Cell Server End ...
[11/20 17:47:25     45s] Ending "Cell type marking" (total cpu=0:00:00.0, real=0:00:00.0, peak res=1350.8M, current mem=1350.8M)
[11/20 17:47:25     45s] 
[11/20 17:47:25     45s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/20 17:47:25     45s] Summary for sequential cells identification: 
[11/20 17:47:25     45s]   Identified SBFF number: 116
[11/20 17:47:25     45s]   Identified MBFF number: 0
[11/20 17:47:25     45s]   Identified SB Latch number: 0
[11/20 17:47:25     45s]   Identified MB Latch number: 0
[11/20 17:47:25     45s]   Not identified SBFF number: 24
[11/20 17:47:25     45s]   Not identified MBFF number: 0
[11/20 17:47:25     45s]   Not identified SB Latch number: 0
[11/20 17:47:25     45s]   Not identified MB Latch number: 0
[11/20 17:47:25     45s]   Number of sequential cells which are not FFs: 38
[11/20 17:47:25     45s]  Visiting view : dtmf_view_setup
[11/20 17:47:25     45s]    : PowerDomain = none : Weighted F : unweighted  = 52.50 (1.000) with rcCorner = 0
[11/20 17:47:25     45s]    : PowerDomain = none : Weighted F : unweighted  = 47.30 (1.000) with rcCorner = -1
[11/20 17:47:25     45s]  Visiting view : dtmf_view_hold
[11/20 17:47:25     45s]    : PowerDomain = none : Weighted F : unweighted  = 25.10 (1.000) with rcCorner = 0
[11/20 17:47:25     45s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[11/20 17:47:25     45s] TLC MultiMap info (StdDelay):
[11/20 17:47:25     45s]   : dtmf_corner_max + dtmf_libs_max + 1 + no RcCorner := 47.3ps
[11/20 17:47:25     45s]   : dtmf_corner_min + dtmf_libs_min + 1 + no RcCorner := 22.8ps
[11/20 17:47:25     45s]   : dtmf_corner_min + dtmf_libs_min + 1 + dtmf_rc_corner := 25.1ps
[11/20 17:47:25     45s]   : dtmf_corner_max + dtmf_libs_max + 1 + dtmf_rc_corner := 52.5ps
[11/20 17:47:25     45s]  Setting StdDelay to: 52.5ps
[11/20 17:47:25     45s] 
[11/20 17:47:25     45s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/20 17:47:25     45s] 
[11/20 17:47:25     45s] TimeStamp Deleting Cell Server Begin ...
[11/20 17:47:25     45s] 
[11/20 17:47:25     45s] TimeStamp Deleting Cell Server End ...
[11/20 17:47:35     46s] <CMD> timeDesign -preCTS
[11/20 17:47:35     46s] AAE DB initialization (MEM=1889.22 CPU=0:00:00.0 REAL=0:00:00.0) 
[11/20 17:47:35     46s] #optDebug: fT-S <1 1 0 0 0>
[11/20 17:47:35     46s] *** timeDesign #2 [begin] : totSession cpu/real = 0:00:46.1/0:04:06.0 (0.2), mem = 1889.2M
[11/20 17:47:35     46s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1887.2M, EPOCH TIME: 1763641055.102571
[11/20 17:47:35     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 17:47:35     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 17:47:35     46s] All LLGs are deleted
[11/20 17:47:35     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 17:47:35     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 17:47:35     46s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1887.2M, EPOCH TIME: 1763641055.102649
[11/20 17:47:35     46s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1887.2M, EPOCH TIME: 1763641055.102690
[11/20 17:47:35     46s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1887.2M, EPOCH TIME: 1763641055.102737
[11/20 17:47:35     46s] Start to check current routing status for nets...
[11/20 17:47:35     46s] All nets are already routed correctly.
[11/20 17:47:35     46s] End to check current routing status for nets (mem=1888.2M)
[11/20 17:47:35     46s] Effort level <high> specified for reg2reg path_group
[11/20 17:47:35     46s] All LLGs are deleted
[11/20 17:47:35     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 17:47:35     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 17:47:35     46s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1912.6M, EPOCH TIME: 1763641055.325816
[11/20 17:47:35     46s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1912.6M, EPOCH TIME: 1763641055.326040
[11/20 17:47:35     46s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1912.6M, EPOCH TIME: 1763641055.327000
[11/20 17:47:35     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 17:47:35     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 17:47:35     46s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1912.6M, EPOCH TIME: 1763641055.327232
[11/20 17:47:35     46s] Max number of tech site patterns supported in site array is 256.
[11/20 17:47:35     46s] Core basic site is tsm3site
[11/20 17:47:35     46s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1912.6M, EPOCH TIME: 1763641055.334282
[11/20 17:47:35     46s] After signature check, allow fast init is true, keep pre-filter is true.
[11/20 17:47:35     46s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/20 17:47:35     46s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1912.6M, EPOCH TIME: 1763641055.334729
[11/20 17:47:35     46s] Fast DP-INIT is on for default
[11/20 17:47:35     46s] Atter site array init, number of instance map data is 0.
[11/20 17:47:35     46s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1912.6M, EPOCH TIME: 1763641055.337519
[11/20 17:47:35     46s] 
[11/20 17:47:35     46s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/20 17:47:35     46s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:1912.6M, EPOCH TIME: 1763641055.339236
[11/20 17:47:35     46s] All LLGs are deleted
[11/20 17:47:35     46s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:168).
[11/20 17:47:35     46s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 17:47:35     46s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1912.6M, EPOCH TIME: 1763641055.342213
[11/20 17:47:35     46s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1912.6M, EPOCH TIME: 1763641055.342396
[11/20 17:47:35     46s] Starting delay calculation for Setup views
[11/20 17:47:35     46s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/20 17:47:35     46s] #################################################################################
[11/20 17:47:35     46s] # Design Stage: PreRoute
[11/20 17:47:35     46s] # Design Name: DTMF_CHIP
[11/20 17:47:35     46s] # Design Mode: 180nm
[11/20 17:47:35     46s] # Analysis Mode: MMMC Non-OCV 
[11/20 17:47:35     46s] # Parasitics Mode: No SPEF/RCDB 
[11/20 17:47:35     46s] # Signoff Settings: SI Off 
[11/20 17:47:35     46s] #################################################################################
[11/20 17:47:35     46s] Calculate delays in BcWc mode...
[11/20 17:47:35     46s] Topological Sorting (REAL = 0:00:00.0, MEM = 1912.6M, InitMEM = 1912.6M)
[11/20 17:47:35     46s] Start delay calculation (fullDC) (1 T). (MEM=1912.58)
[11/20 17:47:35     46s] AAE_INFO: Cdb files are: 
[11/20 17:47:35     46s]  	/home/shadab/shadab/FPR/work/pr.inn.dat/libs/mmmc/slow.cdb
[11/20 17:47:35     46s] 	/home/shadab/shadab/FPR/work/pr.inn.dat/libs/mmmc/fast.cdb
[11/20 17:47:35     46s]  
[11/20 17:47:35     46s] Start AAE Lib Loading. (MEM=1924.09)
[11/20 17:47:35     46s] **WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/20 17:47:35     46s] Type 'man IMPESI-3311' for more detail.
[11/20 17:47:35     46s] **WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/20 17:47:35     46s] Type 'man IMPESI-3311' for more detail.
[11/20 17:47:35     46s] **WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/20 17:47:35     46s] Type 'man IMPESI-3311' for more detail.
[11/20 17:47:35     46s] **WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/20 17:47:35     46s] Type 'man IMPESI-3311' for more detail.
[11/20 17:47:35     46s] **WARN: (IMPESI-3311):	Pin QN of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/20 17:47:35     46s] Type 'man IMPESI-3311' for more detail.
[11/20 17:47:35     46s] **WARN: (IMPESI-3311):	Pin QN of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/20 17:47:35     46s] Type 'man IMPESI-3311' for more detail.
[11/20 17:47:35     46s] **WARN: (IMPESI-3311):	Pin QN of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/20 17:47:35     46s] Type 'man IMPESI-3311' for more detail.
[11/20 17:47:35     46s] **WARN: (IMPESI-3311):	Pin QN of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/20 17:47:35     46s] Type 'man IMPESI-3311' for more detail.
[11/20 17:47:35     46s] **WARN: (IMPESI-3311):	Pin R of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/20 17:47:35     46s] Type 'man IMPESI-3311' for more detail.
[11/20 17:47:35     46s] **WARN: (IMPESI-3311):	Pin R of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/20 17:47:35     46s] Type 'man IMPESI-3311' for more detail.
[11/20 17:47:35     46s] **WARN: (IMPESI-3311):	Pin R of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/20 17:47:35     46s] Type 'man IMPESI-3311' for more detail.
[11/20 17:47:35     46s] **WARN: (IMPESI-3311):	Pin R of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/20 17:47:35     46s] Type 'man IMPESI-3311' for more detail.
[11/20 17:47:35     46s] **WARN: (IMPESI-3311):	Pin S of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/20 17:47:35     46s] Type 'man IMPESI-3311' for more detail.
[11/20 17:47:35     46s] **WARN: (IMPESI-3311):	Pin S of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/20 17:47:35     46s] Type 'man IMPESI-3311' for more detail.
[11/20 17:47:35     46s] **WARN: (IMPESI-3311):	Pin S of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/20 17:47:35     46s] Type 'man IMPESI-3311' for more detail.
[11/20 17:47:35     46s] **WARN: (IMPESI-3311):	Pin S of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/20 17:47:35     46s] Type 'man IMPESI-3311' for more detail.
[11/20 17:47:35     46s] **WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/20 17:47:35     46s] Type 'man IMPESI-3311' for more detail.
[11/20 17:47:35     46s] **WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/20 17:47:35     46s] Type 'man IMPESI-3311' for more detail.
[11/20 17:47:35     46s] **WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/20 17:47:35     46s] Type 'man IMPESI-3311' for more detail.
[11/20 17:47:35     46s] **WARN: (IMPESI-3311):	Pin Q of Cell RSLATXL for timing library tsmc18 has different voltage for the vivo between CDB(1.62) and timing library(1.98). This vivo will be ignored.
[11/20 17:47:35     46s] Type 'man IMPESI-3311' for more detail.
[11/20 17:47:36     47s] End AAE Lib Loading. (MEM=2003.8 CPU=0:00:00.7 Real=0:00:01.0)
[11/20 17:47:36     47s] End AAE Lib Interpolated Model. (MEM=2003.8 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/20 17:47:36     47s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[15], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC10_tdsp_portO_15/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop15/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/20 17:47:36     47s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:47:36     47s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[14], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC11_tdsp_portO_14/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop14/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/20 17:47:36     47s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:47:36     47s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[13], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC12_tdsp_portO_13/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop13/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/20 17:47:36     47s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:47:36     47s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[12], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC13_tdsp_portO_12/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop12/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/20 17:47:36     47s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:47:36     47s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[11], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC14_tdsp_portO_11/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop11/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/20 17:47:36     47s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:47:36     47s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[10], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC15_tdsp_portO_10/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop10/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/20 17:47:36     47s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:47:36     47s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[9], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC16_tdsp_portO_9/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop09/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/20 17:47:36     47s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:47:36     47s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[8], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC17_tdsp_portO_8/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop08/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/20 17:47:36     47s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:47:36     47s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[7], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC18_tdsp_portO_7/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop07/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/20 17:47:36     47s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:47:36     47s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[6], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC19_tdsp_portO_6/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop06/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/20 17:47:36     47s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:47:36     47s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[5], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC20_tdsp_portO_5/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop05/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/20 17:47:36     47s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:47:36     47s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[4], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC21_tdsp_portO_4/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop04/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/20 17:47:36     47s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:47:36     47s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[3], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC22_tdsp_portO_3/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop03/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/20 17:47:36     47s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:47:36     47s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[2], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC23_tdsp_portO_2/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop02/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/20 17:47:36     47s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:47:36     47s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[1], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC24_tdsp_portO_1/Y (cell CLKBUFX2) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop01/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/20 17:47:36     47s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:47:36     47s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[0], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC25_tdsp_portO_0/Y (cell CLKBUFX3) voltage 1.62 does not match receiver IOPADS_INST/Ptdspop00/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/20 17:47:36     47s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:47:36     47s] **WARN: (IMPMSMV-1810):	Net tdigitO[7], driver DTMF_INST/DIGIT_REG_INST/FE_OFC78_tdigitO_7/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop7/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/20 17:47:36     47s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:47:36     47s] **WARN: (IMPMSMV-1810):	Net tdigitO[6], driver DTMF_INST/DIGIT_REG_INST/FE_OFC79_tdigitO_6/Y (cell BUFX4) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop6/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/20 17:47:36     47s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:47:36     47s] **WARN: (IMPMSMV-1810):	Net tdigitO[5], driver DTMF_INST/FE_OFC80_tdigitO_5/Y (cell BUFX4) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop5/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/20 17:47:36     47s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:47:36     47s] **WARN: (IMPMSMV-1810):	Net tdigitO[4], driver DTMF_INST/DIGIT_REG_INST/FE_OFC81_tdigitO_4/Y (cell CLKBUFX8) voltage 1.62 does not match receiver IOPADS_INST/Ptdigop4/I (cell PDO04CDG) voltage 3 for view dtmf_view_setup.
[11/20 17:47:36     47s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:47:36     47s] **WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
[11/20 17:47:36     47s] To increase the message display limit, refer to the product command reference manual.
[11/20 17:47:36     48s] Total number of fetched objects 6245
[11/20 17:47:37     48s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:01.0)
[11/20 17:47:37     48s] End delay calculation. (MEM=2033.67 CPU=0:00:00.7 REAL=0:00:01.0)
[11/20 17:47:37     48s] End delay calculation (fullDC). (MEM=1997.05 CPU=0:00:01.6 REAL=0:00:02.0)
[11/20 17:47:37     48s] *** CDM Built up (cpu=0:00:01.6  real=0:00:02.0  mem= 1997.1M) ***
[11/20 17:47:37     48s] *** Done Building Timing Graph (cpu=0:00:01.8 real=0:00:02.0 totSessionCpu=0:00:48.2 mem=1997.1M)
[11/20 17:47:38     48s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Setup views included:
 dtmf_view_setup 

+--------------------+---------+---------+---------+
|     Setup mode     |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):|  0.039  |  2.711  |  0.039  |
|           TNS (ns):|  0.000  |  0.000  |  0.000  |
|    Violating Paths:|    0    |    0    |    0    |
|          All Paths:|   228   |   219   |    9    |
+--------------------+---------+---------+---------+

+----------------+-------------------------------+------------------+
|                |              Real             |       Total      |
|    DRVs        +------------------+------------+------------------|
|                |  Nr nets(terms)  | Worst Vio  |  Nr nets(terms)  |
+----------------+------------------+------------+------------------+
|   max_cap      |      0 (0)       |   0.000    |      3 (3)       |
|   max_tran     |      0 (0)       |   0.000    |      0 (0)       |
|   max_fanout   |    134 (134)     |    -56     |    136 (136)     |
|   max_length   |      0 (0)       |     0      |      0 (0)       |
+----------------+------------------+------------+------------------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/20 17:47:38     48s] All LLGs are deleted
[11/20 17:47:38     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 17:47:38     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 17:47:38     48s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1978.5M, EPOCH TIME: 1763641058.141018
[11/20 17:47:38     48s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1978.5M, EPOCH TIME: 1763641058.141257
[11/20 17:47:38     48s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1978.5M, EPOCH TIME: 1763641058.142270
[11/20 17:47:38     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 17:47:38     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 17:47:38     48s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1978.5M, EPOCH TIME: 1763641058.142414
[11/20 17:47:38     48s] Max number of tech site patterns supported in site array is 256.
[11/20 17:47:38     48s] Core basic site is tsm3site
[11/20 17:47:38     48s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1978.5M, EPOCH TIME: 1763641058.149388
[11/20 17:47:38     48s] After signature check, allow fast init is true, keep pre-filter is true.
[11/20 17:47:38     48s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/20 17:47:38     48s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.010, REAL:0.000, MEM:1978.5M, EPOCH TIME: 1763641058.149845
[11/20 17:47:38     48s] Fast DP-INIT is on for default
[11/20 17:47:38     48s] Atter site array init, number of instance map data is 0.
[11/20 17:47:38     48s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1978.5M, EPOCH TIME: 1763641058.152457
[11/20 17:47:38     48s] 
[11/20 17:47:38     48s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/20 17:47:38     48s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:1978.5M, EPOCH TIME: 1763641058.154128
[11/20 17:47:38     48s] All LLGs are deleted
[11/20 17:47:38     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:168).
[11/20 17:47:38     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 17:47:38     48s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1978.5M, EPOCH TIME: 1763641058.157002
[11/20 17:47:38     48s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1978.5M, EPOCH TIME: 1763641058.157189
[11/20 17:47:38     48s] Density: 48.590%
Routing Overflow: 0.15% H and 0.14% V
------------------------------------------------------------------
All LLGs are deleted
[11/20 17:47:38     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 17:47:38     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 17:47:38     48s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1978.5M, EPOCH TIME: 1763641058.161254
[11/20 17:47:38     48s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1978.5M, EPOCH TIME: 1763641058.161454
[11/20 17:47:38     48s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1978.5M, EPOCH TIME: 1763641058.162388
[11/20 17:47:38     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 17:47:38     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 17:47:38     48s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1978.5M, EPOCH TIME: 1763641058.162490
[11/20 17:47:38     48s] Max number of tech site patterns supported in site array is 256.
[11/20 17:47:38     48s] Core basic site is tsm3site
[11/20 17:47:38     48s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1978.5M, EPOCH TIME: 1763641058.169253
[11/20 17:47:38     48s] After signature check, allow fast init is true, keep pre-filter is true.
[11/20 17:47:38     48s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/20 17:47:38     48s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1978.5M, EPOCH TIME: 1763641058.169695
[11/20 17:47:38     48s] Fast DP-INIT is on for default
[11/20 17:47:38     48s] Atter site array init, number of instance map data is 0.
[11/20 17:47:38     48s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1978.5M, EPOCH TIME: 1763641058.172312
[11/20 17:47:38     48s] 
[11/20 17:47:38     48s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/20 17:47:38     48s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:1978.5M, EPOCH TIME: 1763641058.173915
[11/20 17:47:38     48s] All LLGs are deleted
[11/20 17:47:38     48s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:168).
[11/20 17:47:38     48s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 17:47:38     48s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1978.5M, EPOCH TIME: 1763641058.176789
[11/20 17:47:38     48s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1978.5M, EPOCH TIME: 1763641058.176976
[11/20 17:47:38     48s] Reported timing to dir ./timingReports
[11/20 17:47:38     48s] Total CPU time: 2.34 sec
[11/20 17:47:38     48s] Total Real time: 3.0 sec
[11/20 17:47:38     48s] Total Memory Usage: 1978.472656 Mbytes
[11/20 17:47:38     48s] Info: pop threads available for lower-level modules during optimization.
[11/20 17:47:38     48s] *** timeDesign #2 [finish] : cpu/real = 0:00:02.3/0:00:03.1 (0.7), totSession cpu/real = 0:00:48.5/0:04:09.1 (0.2), mem = 1978.5M
[11/20 17:47:38     48s] 
[11/20 17:47:38     48s] =============================================================================================
[11/20 17:47:38     48s]  Final TAT Report : timeDesign #2                                               21.15-s110_1
[11/20 17:47:38     48s] =============================================================================================
[11/20 17:47:38     48s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/20 17:47:38     48s] ---------------------------------------------------------------------------------------------
[11/20 17:47:38     48s] [ ViewPruning            ]      1   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 17:47:38     48s] [ OptSummaryReport       ]      1   0:00:00.1  (   2.1 % )     0:00:02.9 /  0:00:02.1    0.7
[11/20 17:47:38     48s] [ DrvReport              ]      1   0:00:00.9  (  29.5 % )     0:00:00.9 /  0:00:00.1    0.1
[11/20 17:47:38     48s] [ TimingUpdate           ]      1   0:00:00.2  (   5.4 % )     0:00:01.8 /  0:00:01.8    1.0
[11/20 17:47:38     48s] [ FullDelayCalc          ]      1   0:00:01.6  (  52.5 % )     0:00:01.6 /  0:00:01.6    1.0
[11/20 17:47:38     48s] [ TimingReport           ]      1   0:00:00.0  (   0.4 % )     0:00:00.0 /  0:00:00.0    0.8
[11/20 17:47:38     48s] [ GenerateReports        ]      1   0:00:00.1  (   2.1 % )     0:00:00.1 /  0:00:00.1    0.9
[11/20 17:47:38     48s] [ MISC                   ]          0:00:00.3  (   8.1 % )     0:00:00.3 /  0:00:00.3    1.1
[11/20 17:47:38     48s] ---------------------------------------------------------------------------------------------
[11/20 17:47:38     48s]  timeDesign #2 TOTAL                0:00:03.1  ( 100.0 % )     0:00:03.1 /  0:00:02.3    0.7
[11/20 17:47:38     48s] ---------------------------------------------------------------------------------------------
[11/20 17:47:38     48s] 
[11/20 17:47:45     49s] <CMD> timeDesign -preCTS -hold
[11/20 17:47:45     49s] *** timeDesign #3 [begin] : totSession cpu/real = 0:00:49.3/0:04:16.5 (0.2), mem = 1978.5M
[11/20 17:47:45     49s] OPERPROF: Starting spDPlaceCleanup(full) at level 1, MEM:1954.0M, EPOCH TIME: 1763641065.657716
[11/20 17:47:45     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 17:47:45     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 17:47:45     49s] All LLGs are deleted
[11/20 17:47:45     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 17:47:45     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 17:47:45     49s] OPERPROF:   Starting spSiteCleanup(true) at level 2, MEM:1954.0M, EPOCH TIME: 1763641065.657788
[11/20 17:47:45     49s] OPERPROF:   Finished spSiteCleanup(true) at level 2, CPU:0.000, REAL:0.000, MEM:1954.0M, EPOCH TIME: 1763641065.657826
[11/20 17:47:45     49s] OPERPROF: Finished spDPlaceCleanup(full) at level 1, CPU:0.000, REAL:0.000, MEM:1954.0M, EPOCH TIME: 1763641065.657891
[11/20 17:47:45     49s] Start to check current routing status for nets...
[11/20 17:47:45     49s] All nets are already routed correctly.
[11/20 17:47:45     49s] End to check current routing status for nets (mem=1954.0M)
[11/20 17:47:45     49s] Effort level <high> specified for reg2reg path_group
[11/20 17:47:45     49s] All LLGs are deleted
[11/20 17:47:45     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 17:47:45     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 17:47:45     49s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1967.0M, EPOCH TIME: 1763641065.836454
[11/20 17:47:45     49s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1967.0M, EPOCH TIME: 1763641065.836687
[11/20 17:47:45     49s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1967.0M, EPOCH TIME: 1763641065.837618
[11/20 17:47:45     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 17:47:45     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 17:47:45     49s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1967.0M, EPOCH TIME: 1763641065.837764
[11/20 17:47:45     49s] Max number of tech site patterns supported in site array is 256.
[11/20 17:47:45     49s] Core basic site is tsm3site
[11/20 17:47:45     49s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1967.0M, EPOCH TIME: 1763641065.844563
[11/20 17:47:45     49s] After signature check, allow fast init is true, keep pre-filter is true.
[11/20 17:47:45     49s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/20 17:47:45     49s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1967.0M, EPOCH TIME: 1763641065.845008
[11/20 17:47:45     49s] Fast DP-INIT is on for default
[11/20 17:47:45     49s] Atter site array init, number of instance map data is 0.
[11/20 17:47:45     49s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1967.0M, EPOCH TIME: 1763641065.847639
[11/20 17:47:45     49s] 
[11/20 17:47:45     49s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/20 17:47:45     49s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:1967.0M, EPOCH TIME: 1763641065.849304
[11/20 17:47:45     49s] All LLGs are deleted
[11/20 17:47:45     49s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:168).
[11/20 17:47:45     49s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 17:47:45     49s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1967.0M, EPOCH TIME: 1763641065.852155
[11/20 17:47:45     49s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1967.0M, EPOCH TIME: 1763641065.852351
[11/20 17:47:45     49s] Starting delay calculation for Hold views
[11/20 17:47:45     49s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/20 17:47:45     49s] #################################################################################
[11/20 17:47:45     49s] # Design Stage: PreRoute
[11/20 17:47:45     49s] # Design Name: DTMF_CHIP
[11/20 17:47:45     49s] # Design Mode: 180nm
[11/20 17:47:45     49s] # Analysis Mode: MMMC Non-OCV 
[11/20 17:47:45     49s] # Parasitics Mode: No SPEF/RCDB 
[11/20 17:47:45     49s] # Signoff Settings: SI Off 
[11/20 17:47:45     49s] #################################################################################
[11/20 17:47:45     49s] Calculate delays in BcWc mode...
[11/20 17:47:45     49s] Topological Sorting (REAL = 0:00:00.0, MEM = 1965.0M, InitMEM = 1965.0M)
[11/20 17:47:45     49s] Start delay calculation (fullDC) (1 T). (MEM=1965.02)
[11/20 17:47:45     49s] *** Calculating scaling factor for dtmf_libs_min libraries using the default operating condition of each library.
[11/20 17:47:45     49s] End AAE Lib Interpolated Model. (MEM=1976.53 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/20 17:47:46     49s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[15], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC10_tdsp_portO_15/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop15/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/20 17:47:46     49s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:47:46     49s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[14], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC11_tdsp_portO_14/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop14/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/20 17:47:46     49s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:47:46     49s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[13], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC12_tdsp_portO_13/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop13/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/20 17:47:46     49s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:47:46     49s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[12], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC13_tdsp_portO_12/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop12/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/20 17:47:46     49s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:47:46     49s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[11], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC14_tdsp_portO_11/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop11/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/20 17:47:46     49s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:47:46     49s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[10], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC15_tdsp_portO_10/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop10/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/20 17:47:46     49s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:47:46     49s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[9], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC16_tdsp_portO_9/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop09/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/20 17:47:46     49s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:47:46     49s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[8], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC17_tdsp_portO_8/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop08/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/20 17:47:46     49s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:47:46     49s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[7], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC18_tdsp_portO_7/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop07/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/20 17:47:46     49s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:47:46     49s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[6], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC19_tdsp_portO_6/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop06/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/20 17:47:46     49s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:47:46     49s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[5], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC20_tdsp_portO_5/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop05/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/20 17:47:46     49s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:47:46     49s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[4], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC21_tdsp_portO_4/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop04/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/20 17:47:46     49s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:47:46     49s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[3], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC22_tdsp_portO_3/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop03/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/20 17:47:46     49s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:47:46     49s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[2], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC23_tdsp_portO_2/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop02/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/20 17:47:46     49s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:47:46     49s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[1], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC24_tdsp_portO_1/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop01/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/20 17:47:46     49s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:47:46     49s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[0], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC25_tdsp_portO_0/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop00/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/20 17:47:46     49s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:47:46     49s] **WARN: (IMPMSMV-1810):	Net tdigitO[7], driver DTMF_INST/DIGIT_REG_INST/FE_OFC78_tdigitO_7/Y (cell CLKBUFX8) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop7/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/20 17:47:46     49s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:47:46     49s] **WARN: (IMPMSMV-1810):	Net tdigitO[6], driver DTMF_INST/DIGIT_REG_INST/FE_OFC79_tdigitO_6/Y (cell BUFX4) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop6/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/20 17:47:46     49s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:47:46     49s] **WARN: (IMPMSMV-1810):	Net tdigitO[5], driver DTMF_INST/FE_OFC80_tdigitO_5/Y (cell BUFX4) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop5/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/20 17:47:46     49s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:47:46     49s] **WARN: (IMPMSMV-1810):	Net tdigitO[4], driver DTMF_INST/DIGIT_REG_INST/FE_OFC81_tdigitO_4/Y (cell CLKBUFX8) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop4/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/20 17:47:46     49s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:47:46     49s] **WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
[11/20 17:47:46     49s] To increase the message display limit, refer to the product command reference manual.
[11/20 17:47:46     50s] Total number of fetched objects 6245
[11/20 17:47:46     50s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/20 17:47:46     50s] End delay calculation. (MEM=2013.48 CPU=0:00:00.7 REAL=0:00:00.0)
[11/20 17:47:46     50s] End delay calculation (fullDC). (MEM=2013.48 CPU=0:00:00.9 REAL=0:00:01.0)
[11/20 17:47:46     50s] *** CDM Built up (cpu=0:00:00.9  real=0:00:01.0  mem= 2013.5M) ***
[11/20 17:47:46     50s] Turning on fast DC mode.
[11/20 17:47:46     50s] *** Done Building Timing Graph (cpu=0:00:01.1 real=0:00:01.0 totSessionCpu=0:00:50.6 mem=2013.5M)
[11/20 17:47:46     50s] 
------------------------------------------------------------------
          timeDesign Summary
------------------------------------------------------------------

Hold views included:
 dtmf_view_hold 

+--------------------+---------+---------+---------+
|     Hold mode      |   all   | reg2reg | default |
+--------------------+---------+---------+---------+
|           WNS (ns):| -1.973  | -1.973  |  4.589  |
|           TNS (ns):|-114.985 |-114.985 |  0.000  |
|    Violating Paths:|   72    |   72    |    0    |
|          All Paths:|   228   |   219   |    9    |
+--------------------+---------+---------+---------+

Tech dependent Parameter, Build TLibAnalyzer for: HybridTechSiteEnabled
[11/20 17:47:46     50s] All LLGs are deleted
[11/20 17:47:46     50s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 17:47:46     50s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 17:47:46     50s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1970.5M, EPOCH TIME: 1763641066.996925
[11/20 17:47:46     50s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1970.5M, EPOCH TIME: 1763641066.997154
[11/20 17:47:46     50s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1970.5M, EPOCH TIME: 1763641066.998102
[11/20 17:47:46     50s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 17:47:46     50s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 17:47:46     50s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1970.5M, EPOCH TIME: 1763641066.998243
[11/20 17:47:46     50s] Max number of tech site patterns supported in site array is 256.
[11/20 17:47:46     50s] Core basic site is tsm3site
[11/20 17:47:47     50s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1970.5M, EPOCH TIME: 1763641067.005243
[11/20 17:47:47     50s] After signature check, allow fast init is true, keep pre-filter is true.
[11/20 17:47:47     50s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/20 17:47:47     50s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1970.5M, EPOCH TIME: 1763641067.005711
[11/20 17:47:47     50s] Fast DP-INIT is on for default
[11/20 17:47:47     50s] Atter site array init, number of instance map data is 0.
[11/20 17:47:47     50s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1970.5M, EPOCH TIME: 1763641067.008415
[11/20 17:47:47     50s] 
[11/20 17:47:47     50s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/20 17:47:47     50s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:1970.5M, EPOCH TIME: 1763641067.010119
[11/20 17:47:47     50s] All LLGs are deleted
[11/20 17:47:47     50s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:168).
[11/20 17:47:47     50s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 17:47:47     50s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1970.5M, EPOCH TIME: 1763641067.013135
[11/20 17:47:47     50s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1970.5M, EPOCH TIME: 1763641067.013329
[11/20 17:47:47     50s] Density: 48.590%
Routing Overflow: 0.15% H and 0.14% V
------------------------------------------------------------------
All LLGs are deleted
[11/20 17:47:47     50s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 17:47:47     50s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 17:47:47     50s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1970.5M, EPOCH TIME: 1763641067.017404
[11/20 17:47:47     50s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1970.5M, EPOCH TIME: 1763641067.017607
[11/20 17:47:47     50s] OPERPROF: Starting spInitSiteArr at level 1, MEM:1970.5M, EPOCH TIME: 1763641067.018553
[11/20 17:47:47     50s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 17:47:47     50s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 17:47:47     50s] OPERPROF:   Starting spiInitFpSiteArr at level 2, MEM:1970.5M, EPOCH TIME: 1763641067.018660
[11/20 17:47:47     50s] Max number of tech site patterns supported in site array is 256.
[11/20 17:47:47     50s] Core basic site is tsm3site
[11/20 17:47:47     50s] OPERPROF:     Starting spiCheckSiteIfFastDPInitAvailable at level 3, MEM:1970.5M, EPOCH TIME: 1763641067.025535
[11/20 17:47:47     50s] After signature check, allow fast init is true, keep pre-filter is true.
[11/20 17:47:47     50s] After signature check and other controls, allow fast init is true, keep pre-filter is true.
[11/20 17:47:47     50s] OPERPROF:     Finished spiCheckSiteIfFastDPInitAvailable at level 3, CPU:0.000, REAL:0.000, MEM:1970.5M, EPOCH TIME: 1763641067.025985
[11/20 17:47:47     50s] Fast DP-INIT is on for default
[11/20 17:47:47     50s] Atter site array init, number of instance map data is 0.
[11/20 17:47:47     50s] OPERPROF:   Finished spiInitFpSiteArr at level 2, CPU:0.010, REAL:0.010, MEM:1970.5M, EPOCH TIME: 1763641067.028655
[11/20 17:47:47     50s] 
[11/20 17:47:47     50s]  Pre_CCE_Colorizing is not ON! (0:0:470:0)
[11/20 17:47:47     50s] OPERPROF: Finished spInitSiteArr at level 1, CPU:0.010, REAL:0.012, MEM:1970.5M, EPOCH TIME: 1763641067.030315
[11/20 17:47:47     50s] All LLGs are deleted
[11/20 17:47:47     50s] Before cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:168).
[11/20 17:47:47     50s] After cleanup instance map, number of data still kept is (map:0, fakeMap:0, inst:0).
[11/20 17:47:47     50s] OPERPROF: Starting spSiteCleanup(true) at level 1, MEM:1970.5M, EPOCH TIME: 1763641067.033275
[11/20 17:47:47     50s] OPERPROF: Finished spSiteCleanup(true) at level 1, CPU:0.000, REAL:0.000, MEM:1970.5M, EPOCH TIME: 1763641067.033469
[11/20 17:47:47     50s] Reported timing to dir ./timingReports
[11/20 17:47:47     50s] Total CPU time: 1.48 sec
[11/20 17:47:47     50s] Total Real time: 2.0 sec
[11/20 17:47:47     50s] Total Memory Usage: 1942.964844 Mbytes
[11/20 17:47:47     50s] *** timeDesign #3 [finish] : cpu/real = 0:00:01.5/0:00:01.5 (1.0), totSession cpu/real = 0:00:50.8/0:04:18.0 (0.2), mem = 1943.0M
[11/20 17:47:47     50s] 
[11/20 17:47:47     50s] =============================================================================================
[11/20 17:47:47     50s]  Final TAT Report : timeDesign #3                                               21.15-s110_1
[11/20 17:47:47     50s] =============================================================================================
[11/20 17:47:47     50s]  Step Name                  Count        Real  (       % )      Step Total Real / CPU  Scale
[11/20 17:47:47     50s] ---------------------------------------------------------------------------------------------
[11/20 17:47:47     50s] [ ViewPruning            ]      2   0:00:00.0  (   0.0 % )     0:00:00.0 /  0:00:00.0    0.0
[11/20 17:47:47     50s] [ OptSummaryReport       ]      1   0:00:00.1  (   4.3 % )     0:00:01.2 /  0:00:01.2    1.0
[11/20 17:47:47     50s] [ TimingUpdate           ]      1   0:00:00.2  (  11.1 % )     0:00:01.1 /  0:00:01.1    1.0
[11/20 17:47:47     50s] [ FullDelayCalc          ]      1   0:00:00.9  (  60.5 % )     0:00:00.9 /  0:00:00.9    1.0
[11/20 17:47:47     50s] [ TimingReport           ]      1   0:00:00.0  (   0.9 % )     0:00:00.0 /  0:00:00.0    1.5
[11/20 17:47:47     50s] [ GenerateReports        ]      1   0:00:00.1  (   4.2 % )     0:00:00.1 /  0:00:00.1    1.0
[11/20 17:47:47     50s] [ MISC                   ]          0:00:00.3  (  18.9 % )     0:00:00.3 /  0:00:00.3    1.0
[11/20 17:47:47     50s] ---------------------------------------------------------------------------------------------
[11/20 17:47:47     50s]  timeDesign #3 TOTAL                0:00:01.5  ( 100.0 % )     0:00:01.5 /  0:00:01.5    1.0
[11/20 17:47:47     50s] ---------------------------------------------------------------------------------------------
[11/20 17:47:47     50s] 
[11/20 17:48:06     52s] <CMD> getAnalysisMode -checkType -quiet
[11/20 17:48:29     55s] <CMD> get_time_unit
[11/20 17:48:29     55s] <CMD> report_timing -machine_readable -max_paths 10000 -max_slack 0.75 -path_exceptions all -early > top.mtarpt
[11/20 17:48:29     55s] AAE_INFO: opIsDesignInPostRouteState() is 0
[11/20 17:48:29     55s] #################################################################################
[11/20 17:48:29     55s] # Design Stage: PreRoute
[11/20 17:48:29     55s] # Design Name: DTMF_CHIP
[11/20 17:48:29     55s] # Design Mode: 180nm
[11/20 17:48:29     55s] # Analysis Mode: MMMC Non-OCV 
[11/20 17:48:29     55s] # Parasitics Mode: No SPEF/RCDB 
[11/20 17:48:29     55s] # Signoff Settings: SI Off 
[11/20 17:48:29     55s] #################################################################################
[11/20 17:48:29     55s] Calculate delays in BcWc mode...
[11/20 17:48:29     55s] Topological Sorting (REAL = 0:00:00.0, MEM = 1952.1M, InitMEM = 1952.1M)
[11/20 17:48:29     55s] Start delay calculation (fullDC) (1 T). (MEM=1952.1)
[11/20 17:48:29     55s] *** Calculating scaling factor for dtmf_libs_max libraries using the default operating condition of each library.
[11/20 17:48:29     55s] End AAE Lib Interpolated Model. (MEM=1963.62 CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/20 17:48:29     55s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[15], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC10_tdsp_portO_15/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop15/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/20 17:48:29     55s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:48:29     55s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[14], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC11_tdsp_portO_14/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop14/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/20 17:48:29     55s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:48:29     55s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[13], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC12_tdsp_portO_13/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop13/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/20 17:48:29     55s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:48:29     55s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[12], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC13_tdsp_portO_12/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop12/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/20 17:48:29     55s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:48:29     55s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[11], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC14_tdsp_portO_11/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop11/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/20 17:48:29     55s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:48:29     55s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[10], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC15_tdsp_portO_10/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop10/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/20 17:48:29     55s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:48:29     55s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[9], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC16_tdsp_portO_9/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop09/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/20 17:48:29     55s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:48:29     55s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[8], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC17_tdsp_portO_8/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop08/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/20 17:48:29     55s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:48:29     55s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[7], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC18_tdsp_portO_7/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop07/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/20 17:48:29     55s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:48:29     55s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[6], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC19_tdsp_portO_6/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop06/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/20 17:48:29     55s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:48:29     55s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[5], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC20_tdsp_portO_5/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop05/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/20 17:48:29     55s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:48:29     55s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[4], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC21_tdsp_portO_4/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop04/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/20 17:48:29     55s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:48:29     55s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[3], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC22_tdsp_portO_3/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop03/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/20 17:48:29     55s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:48:29     55s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[2], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC23_tdsp_portO_2/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop02/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/20 17:48:29     55s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:48:29     55s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[1], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC24_tdsp_portO_1/Y (cell CLKBUFX2) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop01/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/20 17:48:29     55s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:48:29     55s] **WARN: (IMPMSMV-1810):	Net tdsp_portO[0], driver DTMF_INST/TDSP_CORE_INST/DATA_BUS_MACH_INST/FE_OFC25_tdsp_portO_0/Y (cell CLKBUFX3) voltage 1.98 does not match receiver IOPADS_INST/Ptdspop00/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/20 17:48:29     55s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:48:29     55s] **WARN: (IMPMSMV-1810):	Net tdigitO[7], driver DTMF_INST/DIGIT_REG_INST/FE_OFC78_tdigitO_7/Y (cell CLKBUFX8) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop7/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/20 17:48:29     55s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:48:29     55s] **WARN: (IMPMSMV-1810):	Net tdigitO[6], driver DTMF_INST/DIGIT_REG_INST/FE_OFC79_tdigitO_6/Y (cell BUFX4) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop6/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/20 17:48:29     55s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:48:29     55s] **WARN: (IMPMSMV-1810):	Net tdigitO[5], driver DTMF_INST/FE_OFC80_tdigitO_5/Y (cell BUFX4) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop5/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/20 17:48:29     55s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:48:29     55s] **WARN: (IMPMSMV-1810):	Net tdigitO[4], driver DTMF_INST/DIGIT_REG_INST/FE_OFC81_tdigitO_4/Y (cell CLKBUFX8) voltage 1.98 does not match receiver IOPADS_INST/Ptdigop4/I (cell PDO04CDG) voltage 3.6 for view dtmf_view_hold.
[11/20 17:48:29     55s] Type 'man IMPMSMV-1810' for more detail.
[11/20 17:48:29     55s] **WARN: (EMS-27):	Message (IMPMSMV-1810) has exceeded the current message display limit of 20.
[11/20 17:48:29     55s] To increase the message display limit, refer to the product command reference manual.
[11/20 17:48:30     56s] Total number of fetched objects 6245
[11/20 17:48:30     56s] End Timing Check Calculation. (CPU Time=0:00:00.0, Real Time=0:00:00.0)
[11/20 17:48:30     56s] End delay calculation. (MEM=2016.84 CPU=0:00:00.7 REAL=0:00:01.0)
[11/20 17:48:30     56s] End delay calculation (fullDC). (MEM=2016.84 CPU=0:00:00.9 REAL=0:00:01.0)
[11/20 17:48:30     56s] *** CDM Built up (cpu=0:00:01.0  real=0:00:01.0  mem= 2016.8M) ***
[11/20 17:48:30     56s] <CMD> load_timing_debug_report -name default_report top.mtarpt -max_path_num 10000 -updateCategory 0
[11/20 17:48:30     56s] Parsing file top.mtarpt...
[11/20 17:49:15     60s] <CMD> zoomBox 346.46500 413.95150 1047.22050 1041.27750
[11/20 17:49:16     60s] <CMD> zoomBox 560.19000 615.35900 784.83650 816.46550
[11/20 17:49:17     60s] <CMD> zoomBox 576.27550 635.49850 767.22500 806.43900
[11/20 17:49:17     61s] <CMD> zoomBox 601.57050 667.16800 739.53150 790.67250
[11/20 17:49:32     62s] <CMD> zoomBox 640.09200 712.96500 701.30650 767.76500
[11/20 17:49:32     62s] <CMD> zoomBox 644.76000 718.27500 696.79250 764.85500
[11/20 17:49:33     62s] <CMD> selectInst DTMF_INST/SPI_INST/dout_reg_7
[11/20 17:49:36     62s] <CMD> deselectAll
[11/20 17:49:36     62s] <CMD> selectInst DTMF_INST/SPI_INST/spi_sr_reg_7
[11/20 17:49:39     63s] <CMD> zoomBox 651.90250 729.20950 683.85750 757.81600
[11/20 17:49:39     63s] <CMD> zoomBox 653.60750 731.81950 680.76950 756.13550
[11/20 17:49:40     63s] <CMD> zoomBox 656.28850 735.92450 675.91350 753.49300
[11/20 17:49:41     63s] <CMD> zoomBox 658.22550 738.89050 672.40500 751.58400
[11/20 17:49:43     63s] <CMD> zoomBox 653.60650 731.81900 680.76950 756.13550
[11/20 17:49:43     63s] <CMD> zoomBox 651.90100 729.20800 683.85750 757.81600
[11/20 17:49:44     63s] <CMD> zoomBox 647.53400 722.52300 691.76500 762.11900
[11/20 17:49:44     63s] <CMD> zoomBox 617.29450 684.15650 734.57200 789.14500
[11/20 17:49:45     63s] <CMD> zoomBox 598.64750 660.49750 760.96950 805.81050
[11/20 17:50:15     66s] <CMD> zoomBox -22.29650 493.97100 947.70200 1362.32650
[11/20 17:50:15     66s] <CMD> selectInst DTMF_INST/SPI_INST/spi_sr_reg_3
[11/20 17:50:16     66s] <CMD> zoomBox -1147.58100 100.22500 1424.34100 2402.64400
[11/20 17:50:16     66s] <CMD> zoomBox -1525.12000 8.62900 1500.67100 2717.35800
[11/20 17:50:17     66s] <CMD> zoomBox -1147.58100 100.22500 1424.34150 2402.64450
[11/20 17:50:17     66s] <CMD> zoomBox -826.67300 178.08150 1359.46100 2135.13800
[11/20 17:50:18     67s] <CMD> zoomBox 42.54800 390.31650 1183.72450 1411.91300
[11/20 17:50:19     67s] <CMD> fit
[11/20 17:51:04     72s] <CMD> selectInst DTMF_INST/TDSP_CORE_INST/EXECUTE_INST/top_reg_9
[11/20 17:51:05     72s] <CMD> deselectAll
[11/20 17:51:05     72s] <CMD> selectWire 335.8800 702.9600 1176.1800 703.7600 1 VSS
[11/20 17:51:32     74s] <CMD> saveDesign preCTSopt.inn
[11/20 17:51:32     74s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/20 17:51:32     74s] % Begin save design ... (date=11/20 17:51:32, mem=1455.4M)
[11/20 17:51:32     74s] % Begin Save ccopt configuration ... (date=11/20 17:51:32, mem=1455.4M)
[11/20 17:51:33     74s] % End Save ccopt configuration ... (date=11/20 17:51:32, total cpu=0:00:00.0, real=0:00:01.0, peak res=1456.4M, current mem=1456.4M)
[11/20 17:51:33     75s] % Begin Save netlist data ... (date=11/20 17:51:33, mem=1456.4M)
[11/20 17:51:33     75s] Writing Binary DB to preCTSopt.inn.dat/DTMF_CHIP.v.bin in single-threaded mode...
[11/20 17:51:33     75s] % End Save netlist data ... (date=11/20 17:51:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1456.5M, current mem=1456.5M)
[11/20 17:51:33     75s] Saving symbol-table file ...
[11/20 17:51:33     75s] Saving congestion map file preCTSopt.inn.dat/DTMF_CHIP.route.congmap.gz ...
[11/20 17:51:33     75s] % Begin Save AAE data ... (date=11/20 17:51:33, mem=1457.0M)
[11/20 17:51:33     75s] Saving AAE Data ...
[11/20 17:51:33     75s] % End Save AAE data ... (date=11/20 17:51:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1457.0M, current mem=1457.0M)
[11/20 17:51:33     75s] Saving preference file preCTSopt.inn.dat/gui.pref.tcl ...
[11/20 17:51:33     75s] Saving mode setting ...
[11/20 17:51:33     75s] Saving global file ...
[11/20 17:51:33     75s] % Begin Save floorplan data ... (date=11/20 17:51:33, mem=1457.9M)
[11/20 17:51:33     75s] Saving floorplan file ...
[11/20 17:51:33     75s] Convert 0 swires and 0 svias from compressed groups
[11/20 17:51:33     75s] % End Save floorplan data ... (date=11/20 17:51:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1458.4M, current mem=1458.4M)
[11/20 17:51:33     75s] Saving PG file preCTSopt.inn.dat/DTMF_CHIP.pg.gz, version#2, (Created by Innovus v21.15-s110_1 on Thu Nov 20 17:51:33 2025)
[11/20 17:51:33     75s] *** Completed savePGFile (cpu=0:00:00.0 real=0:00:00.0 mem=1980.4M) ***
[11/20 17:51:33     75s] Saving Drc markers ...
[11/20 17:51:33     75s] ... No Drc file written since there is no markers found.
[11/20 17:51:33     75s] % Begin Save placement data ... (date=11/20 17:51:33, mem=1458.5M)
[11/20 17:51:33     75s] ** Saving stdCellPlacement_binary (version# 2) ...
[11/20 17:51:33     75s] Save Adaptive View Pruning View Names to Binary file
[11/20 17:51:33     75s] *** Completed savePlace (cpu=0:00:00.0 real=0:00:00.0 mem=1983.4M) ***
[11/20 17:51:33     75s] % End Save placement data ... (date=11/20 17:51:33, total cpu=0:00:00.0, real=0:00:00.0, peak res=1458.6M, current mem=1458.6M)
[11/20 17:51:33     75s] % Begin Save routing data ... (date=11/20 17:51:33, mem=1458.6M)
[11/20 17:51:33     75s] Saving route file ...
[11/20 17:51:33     75s] *** Completed saveRoute (cpu=0:00:00.0 real=0:00:00.0 mem=1980.4M) ***
[11/20 17:51:34     75s] % End Save routing data ... (date=11/20 17:51:33, total cpu=0:00:00.0, real=0:00:01.0, peak res=1458.8M, current mem=1458.8M)
[11/20 17:51:34     75s] Saving SCANDEF file ...
[11/20 17:51:34     75s] 
[11/20 17:51:34     75s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) Begin ...
[11/20 17:51:34     75s] Summary for sequential cells identification: 
[11/20 17:51:34     75s]   Identified SBFF number: 116
[11/20 17:51:34     75s]   Identified MBFF number: 0
[11/20 17:51:34     75s]   Identified SB Latch number: 0
[11/20 17:51:34     75s]   Identified MB Latch number: 0
[11/20 17:51:34     75s]   Not identified SBFF number: 24
[11/20 17:51:34     75s]   Not identified MBFF number: 0
[11/20 17:51:34     75s]   Not identified SB Latch number: 0
[11/20 17:51:34     75s]   Not identified MB Latch number: 0
[11/20 17:51:34     75s]   Number of sequential cells which are not FFs: 38
[11/20 17:51:34     75s]  Visiting view : dtmf_view_setup
[11/20 17:51:34     75s]    : PowerDomain = none : Weighted F : unweighted  = 52.50 (1.000) with rcCorner = 0
[11/20 17:51:34     75s]    : PowerDomain = none : Weighted F : unweighted  = 47.30 (1.000) with rcCorner = -1
[11/20 17:51:34     75s]  Visiting view : dtmf_view_hold
[11/20 17:51:34     75s]    : PowerDomain = none : Weighted F : unweighted  = 25.10 (1.000) with rcCorner = 0
[11/20 17:51:34     75s]    : PowerDomain = none : Weighted F : unweighted  = 22.80 (1.000) with rcCorner = -1
[11/20 17:51:34     75s] TLC MultiMap info (StdDelay):
[11/20 17:51:34     75s]   : dtmf_corner_min + dtmf_libs_min + 0 + no RcCorner := 22.8ps
[11/20 17:51:34     75s]   : dtmf_corner_min + dtmf_libs_min + 0 + dtmf_rc_corner := 25.1ps
[11/20 17:51:34     75s]   : dtmf_corner_max + dtmf_libs_max + 0 + no RcCorner := 47.3ps
[11/20 17:51:34     75s]   : dtmf_corner_max + dtmf_libs_max + 0 + dtmf_rc_corner := 52.5ps
[11/20 17:51:34     75s]  Setting StdDelay to: 52.5ps
[11/20 17:51:34     75s] 
[11/20 17:51:34     75s] TimeStamp Creating Cell Server ...(0, 0, 0, 0) End ...
[11/20 17:51:34     75s] *** Scan Trace Summary (runtime: cpu: 0:00:00.0 , real: 0:00:00.0): 
[11/20 17:51:34     75s] Successfully traced 2 scan chains (total 540 scan bits).
[11/20 17:51:34     75s] Start applying DEF ordered sections ...
[11/20 17:51:34     75s] Successfully applied all DEF ordered sections.
[11/20 17:51:34     75s] *** Scan Sanity Check Summary:
[11/20 17:51:34     75s] *** 2 scan chains passed sanity check.
[11/20 17:51:34     75s] Saving property file preCTSopt.inn.dat/DTMF_CHIP.prop
[11/20 17:51:34     75s] *** Completed saveProperty (cpu=0:00:00.0 real=0:00:00.0 mem=2176.4M) ***
[11/20 17:51:34     75s] % Begin Save power constraints data ... (date=11/20 17:51:34, mem=1460.2M)
[11/20 17:51:34     75s] % End Save power constraints data ... (date=11/20 17:51:34, total cpu=0:00:00.0, real=0:00:00.0, peak res=1460.3M, current mem=1460.3M)
[11/20 17:51:34     75s] Generated self-contained design preCTSopt.inn.dat
[11/20 17:51:34     75s] % End save design ... (date=11/20 17:51:34, total cpu=0:00:00.5, real=0:00:02.0, peak res=1488.7M, current mem=1463.2M)
[11/20 17:51:34     75s] report_message: '-start_cmd/-end_cmd' can not be nested. Interior calls do nothing. Ignore.
[11/20 17:51:50     76s] 
--------------------------------------------------------------------------------
Exiting Innovus on Thu Nov 20 17:51:50 2025
  Total CPU time:     0:01:22
  Total real time:    0:08:28
  Peak memory (main): 1467.77MB

[11/20 17:51:50     76s] 
[11/20 17:51:50     76s] *** Memory Usage v#1 (Current mem = 2028.855M, initial mem = 476.027M) ***
[11/20 17:51:50     76s] 
[11/20 17:51:50     76s] *** Summary of all messages that are not suppressed in this session:
[11/20 17:51:50     76s] Severity  ID               Count  Summary                                  
[11/20 17:51:50     76s] WARNING   IMPLF-200            4  Pin '%s' in macro '%s' has no ANTENNAGAT...
[11/20 17:51:50     76s] WARNING   IMPLF-201           50  Pin '%s' in macro '%s' has no ANTENNADIF...
[11/20 17:51:50     76s] WARNING   IMPFP-3961           4  The techSite '%s' has no related standar...
[11/20 17:51:50     76s] WARNING   IMPMSMV-1810       792  Net %s, driver %s (cell %s) voltage %g d...
[11/20 17:51:50     76s] WARNING   IMPEXT-6202          2  In addition to the technology file, the ...
[11/20 17:51:50     76s] ERROR     IMPSYT-6692          1  Invalid return code while executing '%s'...
[11/20 17:51:50     76s] WARNING   IMPSYC-2             2  Timing information is not defined for ce...
[11/20 17:51:50     76s] WARNING   IMPVL-159          932  Pin '%s' of cell '%s' is defined in LEF ...
[11/20 17:51:50     76s] WARNING   IMPESI-3311      26912  Pin %s of Cell %s for timing library %s ...
[11/20 17:51:50     76s] WARNING   IMPOPT-3602          2  The specified path group name %s is not ...
[11/20 17:51:50     76s] WARNING   IMPCTE-107           1  The following globals have been obsolete...
[11/20 17:51:50     76s] WARNING   IMPIMEX-4008        11  Variable '%s' is no longer supported in ...
[11/20 17:51:50     76s] ERROR     IMPIMEX-7017         1  Unable to load the design in the current...
[11/20 17:51:50     76s] WARNING   IMPPSP-1003          2  Found use of '%s'. This will continue to...
[11/20 17:51:50     76s] WARNING   SDF-802              3  The sum of the Setup and Hold sides of t...
[11/20 17:51:50     76s] WARNING   SDF-808              1  The software is currently operating in a...
[11/20 17:51:50     76s] WARNING   TECHLIB-302          6  No function defined for cell '%s'. The c...
[11/20 17:51:50     76s] WARNING   TECHLIB-1177         4  'index_%d' defined in '%s' group should ...
[11/20 17:51:50     76s] WARNING   TECHLIB-9108        16   '%s' not specified in the library, usin...
[11/20 17:51:50     76s] *** Message Summary: 28744 warning(s), 2 error(s)
[11/20 17:51:50     76s] 
[11/20 17:51:50     76s] --- Ending "Innovus" (totcpu=0:01:17, real=0:08:27, mem=2028.9M) ---
