Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2.1 (win64) Build 2288692 Thu Jul 26 18:24:02 MDT 2018
| Date         : Tue Oct 29 17:28:57 2019
| Host         : caplab07 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file mfp_nexys4_ddr_timing_summary_routed.rpt -pb mfp_nexys4_ddr_timing_summary_routed.pb -rpx mfp_nexys4_ddr_timing_summary_routed.rpx -warn_on_violation
| Design       : mfp_nexys4_ddr
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 475 register/latch pins with no clock driven by root clock pin: JB[4] (HIGH)

 There are 3 register/latch pins with no clock driven by root clock pin: mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_sseg/mfp_seven_seg/counter16/cnt_reg[15]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1037 pins that are not constrained for maximum delay. (HIGH)

 There are 18 pins that are not constrained for maximum delay due to constant clock. (MEDIUM)


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 8719 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.714        0.000                      0                19499        0.021        0.000                      0                19499        3.000        0.000                       0                  8727  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK100MHZ               {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0    {0.000 10.000}     20.000          50.000          
  clk_out2_clk_wiz_0    {0.000 6.667}      13.333          75.000          
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
clk_virt                {0.000 10.000}     20.000          50.000          
sys_clk_pin             {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          
  clk_out2_clk_wiz_0_1  {0.000 6.667}      13.333          75.000          
  clkfbout_clk_wiz_0_1  {0.000 5.000}      10.000          100.000         
tck                     {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK100MHZ                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0          0.714        0.000                      0                18599        0.104        0.000                      0                18599        8.750        0.000                       0                  8461  
  clk_out2_clk_wiz_0          3.600        0.000                      0                  682        0.115        0.000                      0                  682        5.417        0.000                       0                   262  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                               3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        0.716        0.000                      0                18599        0.104        0.000                      0                18599        8.750        0.000                       0                  8461  
  clk_out2_clk_wiz_0_1        3.601        0.000                      0                  682        0.115        0.000                      0                  682        5.417        0.000                       0                   262  
  clkfbout_clk_wiz_0_1                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out2_clk_wiz_0    clk_out1_clk_wiz_0          3.850        0.000                      0                   33        0.130        0.000                      0                   33  
clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0          0.714        0.000                      0                18599        0.021        0.000                      0                18599  
clk_out2_clk_wiz_0_1  clk_out1_clk_wiz_0          3.850        0.000                      0                   33        0.130        0.000                      0                   33  
clk_out1_clk_wiz_0    clk_out2_clk_wiz_0          1.578        0.000                      0                   37        0.160        0.000                      0                   37  
clk_out1_clk_wiz_0_1  clk_out2_clk_wiz_0          1.580        0.000                      0                   37        0.162        0.000                      0                   37  
clk_out2_clk_wiz_0_1  clk_out2_clk_wiz_0          3.600        0.000                      0                  682        0.037        0.000                      0                  682  
clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1        0.714        0.000                      0                18599        0.021        0.000                      0                18599  
clk_out2_clk_wiz_0    clk_out1_clk_wiz_0_1        3.852        0.000                      0                   33        0.132        0.000                      0                   33  
clk_out2_clk_wiz_0_1  clk_out1_clk_wiz_0_1        3.852        0.000                      0                   33        0.132        0.000                      0                   33  
clk_out1_clk_wiz_0    clk_out2_clk_wiz_0_1        1.578        0.000                      0                   37        0.160        0.000                      0                   37  
clk_out2_clk_wiz_0    clk_out2_clk_wiz_0_1        3.600        0.000                      0                  682        0.037        0.000                      0                  682  
clk_out1_clk_wiz_0_1  clk_out2_clk_wiz_0_1        1.580        0.000                      0                   37        0.162        0.000                      0                   37  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group            From Clock            To Clock                  WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------            ----------            --------                  -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0         14.279        0.000                      0                  123        1.132        0.000                      0                  123  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0         14.279        0.000                      0                  123        1.049        0.000                      0                  123  
**async_default**     clk_out1_clk_wiz_0    clk_out1_clk_wiz_0_1       14.279        0.000                      0                  123        1.049        0.000                      0                  123  
**async_default**     clk_out1_clk_wiz_0_1  clk_out1_clk_wiz_0_1       14.281        0.000                      0                  123        1.132        0.000                      0                  123  
**async_default**     clk_out1_clk_wiz_0    clk_out2_clk_wiz_0          1.904        0.000                      0                   80        0.577        0.000                      0                   80  
**async_default**     clk_out1_clk_wiz_0_1  clk_out2_clk_wiz_0          1.906        0.000                      0                   80        0.579        0.000                      0                   80  
**async_default**     clk_out1_clk_wiz_0    clk_out2_clk_wiz_0_1        1.904        0.000                      0                   80        0.577        0.000                      0                   80  
**async_default**     clk_out1_clk_wiz_0_1  clk_out2_clk_wiz_0_1        1.906        0.000                      0                   80        0.579        0.000                      0                   80  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK100MHZ
  To Clock:  CLK100MHZ

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK100MHZ
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.714ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.714ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.594ns  (logic 4.900ns (26.352%)  route 13.694ns (73.648%))
  Logic Levels:           23  (CARRY4=4 LUT2=1 LUT3=2 LUT4=4 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X28Y25         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.326 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=14, routed)          0.966     0.641    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[31]_3[2]
    SLICE_X29Y25         LUT5 (Prop_lut5_I1_O)        0.296     0.937 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.600     1.537    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X30Y25         LUT4 (Prop_lut4_I0_O)        0.124     1.661 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.661    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X30Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.174 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.174    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.291 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=2, routed)           0.902     3.193    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X34Y26         LUT5 (Prop_lut5_I2_O)        0.124     3.317 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__4/O
                         net (fo=22, routed)          0.761     4.078    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry1/_utlb_val/q_reg[0]
    SLICE_X40Y24         LUT6 (Prop_lut6_I3_O)        0.124     4.202 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[7]_i_3__20/O
                         net (fo=1, routed)           0.847     5.048    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[37]_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.149     5.197 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__35/O
                         net (fo=12, routed)          0.773     5.971    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[7]
    SLICE_X35Y23         LUT6 (Prop_lut6_I5_O)        0.332     6.303 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.303    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X35Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.835 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.835    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.992 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.618     7.610    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X36Y24         LUT3 (Prop_lut3_I0_O)        0.323     7.933 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.518     8.451    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I0_O)        0.326     8.777 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.162     8.939    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.063 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.185     9.248    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X38Y27         LUT3 (Prop_lut3_I2_O)        0.124     9.372 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_14/O
                         net (fo=1, routed)           0.736    10.108    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_20
    SLICE_X40Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.232 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=52, routed)          0.716    10.948    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/mmu_dcmode[0]
    SLICE_X43Y19         LUT4 (Prop_lut4_I3_O)        0.124    11.072 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_2__157/O
                         net (fo=2, routed)           0.538    11.610    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X42Y19         LUT4 (Prop_lut4_I2_O)        0.124    11.734 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=13, routed)          0.795    12.529    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/hit_fb
    SLICE_X36Y21         LUT6 (Prop_lut6_I3_O)        0.124    12.653 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_10__18/O
                         net (fo=2, routed)           0.620    13.273    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[3]_2
    SLICE_X28Y22         LUT6 (Prop_lut6_I1_O)        0.124    13.397 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_3__121/O
                         net (fo=5, routed)           0.762    14.159    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_24
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.124    14.283 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.763    15.046    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X28Y20         LUT6 (Prop_lut6_I4_O)        0.124    15.170 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.727    15.897    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dsync_e
    SLICE_X28Y19         LUT6 (Prop_lut6_I5_O)        0.124    16.021 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.710    16.731    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X43Y23         LUT4 (Prop_lut4_I3_O)        0.124    16.855 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.995    17.850    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/q_reg[3][0]
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.179    
                         clock uncertainty           -0.083    19.096    
    RAMB18_X1Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.564    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.564    
                         arrival time                         -17.850    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.714ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.594ns  (logic 4.900ns (26.352%)  route 13.694ns (73.648%))
  Logic Levels:           23  (CARRY4=4 LUT2=1 LUT3=2 LUT4=4 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X28Y25         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.326 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=14, routed)          0.966     0.641    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[31]_3[2]
    SLICE_X29Y25         LUT5 (Prop_lut5_I1_O)        0.296     0.937 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.600     1.537    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X30Y25         LUT4 (Prop_lut4_I0_O)        0.124     1.661 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.661    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X30Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.174 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.174    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.291 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=2, routed)           0.902     3.193    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X34Y26         LUT5 (Prop_lut5_I2_O)        0.124     3.317 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__4/O
                         net (fo=22, routed)          0.761     4.078    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry1/_utlb_val/q_reg[0]
    SLICE_X40Y24         LUT6 (Prop_lut6_I3_O)        0.124     4.202 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[7]_i_3__20/O
                         net (fo=1, routed)           0.847     5.048    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[37]_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.149     5.197 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__35/O
                         net (fo=12, routed)          0.773     5.971    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[7]
    SLICE_X35Y23         LUT6 (Prop_lut6_I5_O)        0.332     6.303 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.303    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X35Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.835 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.835    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.992 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.618     7.610    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X36Y24         LUT3 (Prop_lut3_I0_O)        0.323     7.933 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.518     8.451    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I0_O)        0.326     8.777 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.162     8.939    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.063 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.185     9.248    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X38Y27         LUT3 (Prop_lut3_I2_O)        0.124     9.372 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_14/O
                         net (fo=1, routed)           0.736    10.108    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_20
    SLICE_X40Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.232 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=52, routed)          0.716    10.948    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/mmu_dcmode[0]
    SLICE_X43Y19         LUT4 (Prop_lut4_I3_O)        0.124    11.072 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_2__157/O
                         net (fo=2, routed)           0.538    11.610    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X42Y19         LUT4 (Prop_lut4_I2_O)        0.124    11.734 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=13, routed)          0.795    12.529    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/hit_fb
    SLICE_X36Y21         LUT6 (Prop_lut6_I3_O)        0.124    12.653 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_10__18/O
                         net (fo=2, routed)           0.620    13.273    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[3]_2
    SLICE_X28Y22         LUT6 (Prop_lut6_I1_O)        0.124    13.397 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_3__121/O
                         net (fo=5, routed)           0.762    14.159    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_24
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.124    14.283 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.763    15.046    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X28Y20         LUT6 (Prop_lut6_I4_O)        0.124    15.170 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.727    15.897    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dsync_e
    SLICE_X28Y19         LUT6 (Prop_lut6_I5_O)        0.124    16.021 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.710    16.731    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X43Y23         LUT4 (Prop_lut4_I3_O)        0.124    16.855 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.995    17.850    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/q_reg[3][0]
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.179    
                         clock uncertainty           -0.083    19.096    
    RAMB18_X1Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.564    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.564    
                         arrival time                         -17.850    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.742ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.665ns  (logic 4.900ns (26.253%)  route 13.765ns (73.747%))
  Logic Levels:           23  (CARRY4=4 LUT2=1 LUT3=2 LUT4=4 LUT5=3 LUT6=9)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 18.709 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X28Y25         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.326 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=14, routed)          0.966     0.641    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[31]_3[2]
    SLICE_X29Y25         LUT5 (Prop_lut5_I1_O)        0.296     0.937 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.600     1.537    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X30Y25         LUT4 (Prop_lut4_I0_O)        0.124     1.661 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.661    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X30Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.174 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.174    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.291 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=2, routed)           0.902     3.193    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X34Y26         LUT5 (Prop_lut5_I2_O)        0.124     3.317 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__4/O
                         net (fo=22, routed)          0.761     4.078    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry1/_utlb_val/q_reg[0]
    SLICE_X40Y24         LUT6 (Prop_lut6_I3_O)        0.124     4.202 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[7]_i_3__20/O
                         net (fo=1, routed)           0.847     5.048    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[37]_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.149     5.197 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__35/O
                         net (fo=12, routed)          0.773     5.971    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[7]
    SLICE_X35Y23         LUT6 (Prop_lut6_I5_O)        0.332     6.303 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.303    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X35Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.835 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.835    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.992 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.618     7.610    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X36Y24         LUT3 (Prop_lut3_I0_O)        0.323     7.933 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.518     8.451    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I0_O)        0.326     8.777 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.162     8.939    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.063 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.185     9.248    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X38Y27         LUT3 (Prop_lut3_I2_O)        0.124     9.372 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_14/O
                         net (fo=1, routed)           0.736    10.108    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_20
    SLICE_X40Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.232 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=52, routed)          0.716    10.948    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/mmu_dcmode[0]
    SLICE_X43Y19         LUT4 (Prop_lut4_I3_O)        0.124    11.072 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_2__157/O
                         net (fo=2, routed)           0.538    11.610    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X42Y19         LUT4 (Prop_lut4_I2_O)        0.124    11.734 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=13, routed)          0.795    12.529    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/hit_fb
    SLICE_X36Y21         LUT6 (Prop_lut6_I3_O)        0.124    12.653 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_10__18/O
                         net (fo=2, routed)           0.620    13.273    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[3]_2
    SLICE_X28Y22         LUT6 (Prop_lut6_I1_O)        0.124    13.397 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_3__121/O
                         net (fo=5, routed)           0.762    14.159    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_24
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.124    14.283 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.763    15.046    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X28Y20         LUT6 (Prop_lut6_I4_O)        0.124    15.170 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.727    15.897    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dsync_e
    SLICE_X28Y19         LUT6 (Prop_lut6_I5_O)        0.124    16.021 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.844    16.865    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X16Y17         LUT4 (Prop_lut4_I3_O)        0.124    16.989 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.931    17.920    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X0Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.729    18.709    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X0Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.277    
                         clock uncertainty           -0.083    19.194    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.662    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.662    
                         arrival time                         -17.920    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.750ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.559ns  (logic 4.900ns (26.403%)  route 13.659ns (73.597%))
  Logic Levels:           23  (CARRY4=4 LUT2=1 LUT3=2 LUT4=4 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X28Y25         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.326 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=14, routed)          0.966     0.641    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[31]_3[2]
    SLICE_X29Y25         LUT5 (Prop_lut5_I1_O)        0.296     0.937 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.600     1.537    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X30Y25         LUT4 (Prop_lut4_I0_O)        0.124     1.661 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.661    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X30Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.174 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.174    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.291 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=2, routed)           0.902     3.193    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X34Y26         LUT5 (Prop_lut5_I2_O)        0.124     3.317 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__4/O
                         net (fo=22, routed)          0.761     4.078    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry1/_utlb_val/q_reg[0]
    SLICE_X40Y24         LUT6 (Prop_lut6_I3_O)        0.124     4.202 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[7]_i_3__20/O
                         net (fo=1, routed)           0.847     5.048    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[37]_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.149     5.197 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__35/O
                         net (fo=12, routed)          0.773     5.971    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[7]
    SLICE_X35Y23         LUT6 (Prop_lut6_I5_O)        0.332     6.303 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.303    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X35Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.835 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.835    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.992 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.618     7.610    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X36Y24         LUT3 (Prop_lut3_I0_O)        0.323     7.933 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.518     8.451    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I0_O)        0.326     8.777 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.162     8.939    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.063 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.185     9.248    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X38Y27         LUT3 (Prop_lut3_I2_O)        0.124     9.372 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_14/O
                         net (fo=1, routed)           0.736    10.108    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_20
    SLICE_X40Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.232 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=52, routed)          0.716    10.948    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/mmu_dcmode[0]
    SLICE_X43Y19         LUT4 (Prop_lut4_I3_O)        0.124    11.072 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_2__157/O
                         net (fo=2, routed)           0.538    11.610    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X42Y19         LUT4 (Prop_lut4_I2_O)        0.124    11.734 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=13, routed)          0.795    12.529    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/hit_fb
    SLICE_X36Y21         LUT6 (Prop_lut6_I3_O)        0.124    12.653 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_10__18/O
                         net (fo=2, routed)           0.620    13.273    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[3]_2
    SLICE_X28Y22         LUT6 (Prop_lut6_I1_O)        0.124    13.397 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_3__121/O
                         net (fo=5, routed)           0.762    14.159    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_24
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.124    14.283 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.763    15.046    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X28Y20         LUT6 (Prop_lut6_I4_O)        0.124    15.170 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.727    15.897    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dsync_e
    SLICE_X28Y19         LUT6 (Prop_lut6_I5_O)        0.124    16.021 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.691    16.712    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X45Y21         LUT4 (Prop_lut4_I3_O)        0.124    16.836 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__13/O
                         net (fo=2, routed)           0.978    17.814    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/q_reg[1][0]
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.179    
                         clock uncertainty           -0.083    19.096    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.564    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.564    
                         arrival time                         -17.814    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.750ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.559ns  (logic 4.900ns (26.403%)  route 13.659ns (73.597%))
  Logic Levels:           23  (CARRY4=4 LUT2=1 LUT3=2 LUT4=4 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X28Y25         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.326 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=14, routed)          0.966     0.641    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[31]_3[2]
    SLICE_X29Y25         LUT5 (Prop_lut5_I1_O)        0.296     0.937 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.600     1.537    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X30Y25         LUT4 (Prop_lut4_I0_O)        0.124     1.661 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.661    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X30Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.174 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.174    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.291 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=2, routed)           0.902     3.193    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X34Y26         LUT5 (Prop_lut5_I2_O)        0.124     3.317 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__4/O
                         net (fo=22, routed)          0.761     4.078    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry1/_utlb_val/q_reg[0]
    SLICE_X40Y24         LUT6 (Prop_lut6_I3_O)        0.124     4.202 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[7]_i_3__20/O
                         net (fo=1, routed)           0.847     5.048    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[37]_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.149     5.197 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__35/O
                         net (fo=12, routed)          0.773     5.971    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[7]
    SLICE_X35Y23         LUT6 (Prop_lut6_I5_O)        0.332     6.303 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.303    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X35Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.835 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.835    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.992 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.618     7.610    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X36Y24         LUT3 (Prop_lut3_I0_O)        0.323     7.933 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.518     8.451    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I0_O)        0.326     8.777 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.162     8.939    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.063 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.185     9.248    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X38Y27         LUT3 (Prop_lut3_I2_O)        0.124     9.372 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_14/O
                         net (fo=1, routed)           0.736    10.108    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_20
    SLICE_X40Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.232 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=52, routed)          0.716    10.948    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/mmu_dcmode[0]
    SLICE_X43Y19         LUT4 (Prop_lut4_I3_O)        0.124    11.072 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_2__157/O
                         net (fo=2, routed)           0.538    11.610    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X42Y19         LUT4 (Prop_lut4_I2_O)        0.124    11.734 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=13, routed)          0.795    12.529    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/hit_fb
    SLICE_X36Y21         LUT6 (Prop_lut6_I3_O)        0.124    12.653 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_10__18/O
                         net (fo=2, routed)           0.620    13.273    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[3]_2
    SLICE_X28Y22         LUT6 (Prop_lut6_I1_O)        0.124    13.397 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_3__121/O
                         net (fo=5, routed)           0.762    14.159    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_24
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.124    14.283 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.763    15.046    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X28Y20         LUT6 (Prop_lut6_I4_O)        0.124    15.170 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.727    15.897    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dsync_e
    SLICE_X28Y19         LUT6 (Prop_lut6_I5_O)        0.124    16.021 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.691    16.712    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X45Y21         LUT4 (Prop_lut4_I3_O)        0.124    16.836 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__13/O
                         net (fo=2, routed)           0.978    17.814    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/q_reg[1][0]
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.179    
                         clock uncertainty           -0.083    19.096    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.564    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.564    
                         arrival time                         -17.814    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.773ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.633ns  (logic 4.900ns (26.297%)  route 13.733ns (73.703%))
  Logic Levels:           23  (CARRY4=4 LUT2=1 LUT3=2 LUT4=4 LUT5=3 LUT6=9)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 18.709 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X28Y25         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.326 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=14, routed)          0.966     0.641    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[31]_3[2]
    SLICE_X29Y25         LUT5 (Prop_lut5_I1_O)        0.296     0.937 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.600     1.537    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X30Y25         LUT4 (Prop_lut4_I0_O)        0.124     1.661 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.661    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X30Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.174 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.174    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.291 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=2, routed)           0.902     3.193    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X34Y26         LUT5 (Prop_lut5_I2_O)        0.124     3.317 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__4/O
                         net (fo=22, routed)          0.761     4.078    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry1/_utlb_val/q_reg[0]
    SLICE_X40Y24         LUT6 (Prop_lut6_I3_O)        0.124     4.202 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[7]_i_3__20/O
                         net (fo=1, routed)           0.847     5.048    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[37]_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.149     5.197 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__35/O
                         net (fo=12, routed)          0.773     5.971    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[7]
    SLICE_X35Y23         LUT6 (Prop_lut6_I5_O)        0.332     6.303 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.303    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X35Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.835 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.835    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.992 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.618     7.610    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X36Y24         LUT3 (Prop_lut3_I0_O)        0.323     7.933 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.518     8.451    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I0_O)        0.326     8.777 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.162     8.939    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.063 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.185     9.248    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X38Y27         LUT3 (Prop_lut3_I2_O)        0.124     9.372 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_14/O
                         net (fo=1, routed)           0.736    10.108    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_20
    SLICE_X40Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.232 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=52, routed)          0.716    10.948    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/mmu_dcmode[0]
    SLICE_X43Y19         LUT4 (Prop_lut4_I3_O)        0.124    11.072 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_2__157/O
                         net (fo=2, routed)           0.538    11.610    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X42Y19         LUT4 (Prop_lut4_I2_O)        0.124    11.734 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=13, routed)          0.795    12.529    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/hit_fb
    SLICE_X36Y21         LUT6 (Prop_lut6_I3_O)        0.124    12.653 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_10__18/O
                         net (fo=2, routed)           0.620    13.273    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[3]_2
    SLICE_X28Y22         LUT6 (Prop_lut6_I1_O)        0.124    13.397 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_3__121/O
                         net (fo=5, routed)           0.762    14.159    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_24
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.124    14.283 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.763    15.046    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X28Y20         LUT6 (Prop_lut6_I4_O)        0.124    15.170 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.727    15.897    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dsync_e
    SLICE_X28Y19         LUT6 (Prop_lut6_I5_O)        0.124    16.021 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.844    16.865    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X16Y17         LUT4 (Prop_lut4_I3_O)        0.124    16.989 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.900    17.889    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X0Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.729    18.709    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X0Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.277    
                         clock uncertainty           -0.083    19.194    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.662    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.662    
                         arrival time                         -17.889    
  -------------------------------------------------------------------
                         slack                                  0.773    

Slack (MET) :             0.792ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.614ns  (logic 4.900ns (26.324%)  route 13.714ns (73.676%))
  Logic Levels:           23  (CARRY4=4 LUT2=1 LUT3=2 LUT4=4 LUT5=3 LUT6=9)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 18.709 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X28Y25         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.326 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=14, routed)          0.966     0.641    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[31]_3[2]
    SLICE_X29Y25         LUT5 (Prop_lut5_I1_O)        0.296     0.937 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.600     1.537    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X30Y25         LUT4 (Prop_lut4_I0_O)        0.124     1.661 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.661    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X30Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.174 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.174    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.291 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=2, routed)           0.902     3.193    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X34Y26         LUT5 (Prop_lut5_I2_O)        0.124     3.317 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__4/O
                         net (fo=22, routed)          0.761     4.078    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry1/_utlb_val/q_reg[0]
    SLICE_X40Y24         LUT6 (Prop_lut6_I3_O)        0.124     4.202 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[7]_i_3__20/O
                         net (fo=1, routed)           0.847     5.048    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[37]_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.149     5.197 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__35/O
                         net (fo=12, routed)          0.773     5.971    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[7]
    SLICE_X35Y23         LUT6 (Prop_lut6_I5_O)        0.332     6.303 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.303    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X35Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.835 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.835    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.992 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.618     7.610    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X36Y24         LUT3 (Prop_lut3_I0_O)        0.323     7.933 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.518     8.451    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I0_O)        0.326     8.777 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.162     8.939    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.063 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.185     9.248    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X38Y27         LUT3 (Prop_lut3_I2_O)        0.124     9.372 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_14/O
                         net (fo=1, routed)           0.736    10.108    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_20
    SLICE_X40Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.232 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=52, routed)          0.716    10.948    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/mmu_dcmode[0]
    SLICE_X43Y19         LUT4 (Prop_lut4_I3_O)        0.124    11.072 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_2__157/O
                         net (fo=2, routed)           0.538    11.610    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X42Y19         LUT4 (Prop_lut4_I2_O)        0.124    11.734 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=13, routed)          0.795    12.529    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/hit_fb
    SLICE_X36Y21         LUT6 (Prop_lut6_I3_O)        0.124    12.653 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_10__18/O
                         net (fo=2, routed)           0.620    13.273    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[3]_2
    SLICE_X28Y22         LUT6 (Prop_lut6_I1_O)        0.124    13.397 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_3__121/O
                         net (fo=5, routed)           0.762    14.159    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_24
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.124    14.283 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.763    15.046    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X28Y20         LUT6 (Prop_lut6_I4_O)        0.124    15.170 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.727    15.897    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dsync_e
    SLICE_X28Y19         LUT6 (Prop_lut6_I5_O)        0.124    16.021 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.683    16.704    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X21Y17         LUT4 (Prop_lut4_I3_O)        0.124    16.828 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__14/O
                         net (fo=2, routed)           1.042    17.870    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/q_reg[0][0]
    RAMB18_X0Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.729    18.709    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X0Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.277    
                         clock uncertainty           -0.083    19.194    
    RAMB18_X0Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.662    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.662    
                         arrival time                         -17.870    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.877ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.522ns  (logic 4.900ns (26.455%)  route 13.622ns (73.545%))
  Logic Levels:           23  (CARRY4=4 LUT2=1 LUT3=2 LUT4=4 LUT5=3 LUT6=9)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 18.702 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X28Y25         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.326 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=14, routed)          0.966     0.641    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[31]_3[2]
    SLICE_X29Y25         LUT5 (Prop_lut5_I1_O)        0.296     0.937 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.600     1.537    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X30Y25         LUT4 (Prop_lut4_I0_O)        0.124     1.661 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.661    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X30Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.174 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.174    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.291 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=2, routed)           0.902     3.193    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X34Y26         LUT5 (Prop_lut5_I2_O)        0.124     3.317 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__4/O
                         net (fo=22, routed)          0.761     4.078    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry1/_utlb_val/q_reg[0]
    SLICE_X40Y24         LUT6 (Prop_lut6_I3_O)        0.124     4.202 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[7]_i_3__20/O
                         net (fo=1, routed)           0.847     5.048    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[37]_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.149     5.197 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__35/O
                         net (fo=12, routed)          0.773     5.971    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[7]
    SLICE_X35Y23         LUT6 (Prop_lut6_I5_O)        0.332     6.303 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.303    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X35Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.835 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.835    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.992 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.618     7.610    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X36Y24         LUT3 (Prop_lut3_I0_O)        0.323     7.933 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.518     8.451    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I0_O)        0.326     8.777 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.162     8.939    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.063 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.185     9.248    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X38Y27         LUT3 (Prop_lut3_I2_O)        0.124     9.372 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_14/O
                         net (fo=1, routed)           0.736    10.108    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_20
    SLICE_X40Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.232 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=52, routed)          0.716    10.948    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/mmu_dcmode[0]
    SLICE_X43Y19         LUT4 (Prop_lut4_I3_O)        0.124    11.072 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_2__157/O
                         net (fo=2, routed)           0.538    11.610    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X42Y19         LUT4 (Prop_lut4_I2_O)        0.124    11.734 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=13, routed)          0.795    12.529    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/hit_fb
    SLICE_X36Y21         LUT6 (Prop_lut6_I3_O)        0.124    12.653 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_10__18/O
                         net (fo=2, routed)           0.620    13.273    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[3]_2
    SLICE_X28Y22         LUT6 (Prop_lut6_I1_O)        0.124    13.397 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_3__121/O
                         net (fo=5, routed)           0.762    14.159    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_24
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.124    14.283 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.763    15.046    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X28Y20         LUT6 (Prop_lut6_I4_O)        0.124    15.170 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.727    15.897    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dsync_e
    SLICE_X28Y19         LUT6 (Prop_lut6_I5_O)        0.124    16.021 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.741    16.762    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X18Y22         LUT4 (Prop_lut4_I3_O)        0.124    16.886 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__6/O
                         net (fo=2, routed)           0.891    17.778    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/q_reg[3][0]
    RAMB18_X0Y10         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.722    18.702    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_out1
    RAMB18_X0Y10         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.270    
                         clock uncertainty           -0.083    19.187    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.655    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.655    
                         arrival time                         -17.778    
  -------------------------------------------------------------------
                         slack                                  0.877    

Slack (MET) :             0.916ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.490ns  (logic 4.900ns (26.501%)  route 13.590ns (73.499%))
  Logic Levels:           23  (CARRY4=4 LUT2=1 LUT3=2 LUT4=4 LUT5=3 LUT6=9)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 18.709 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X28Y25         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.326 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=14, routed)          0.966     0.641    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[31]_3[2]
    SLICE_X29Y25         LUT5 (Prop_lut5_I1_O)        0.296     0.937 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.600     1.537    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X30Y25         LUT4 (Prop_lut4_I0_O)        0.124     1.661 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.661    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X30Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.174 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.174    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.291 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=2, routed)           0.902     3.193    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X34Y26         LUT5 (Prop_lut5_I2_O)        0.124     3.317 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__4/O
                         net (fo=22, routed)          0.761     4.078    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry1/_utlb_val/q_reg[0]
    SLICE_X40Y24         LUT6 (Prop_lut6_I3_O)        0.124     4.202 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[7]_i_3__20/O
                         net (fo=1, routed)           0.847     5.048    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[37]_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.149     5.197 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__35/O
                         net (fo=12, routed)          0.773     5.971    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[7]
    SLICE_X35Y23         LUT6 (Prop_lut6_I5_O)        0.332     6.303 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.303    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X35Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.835 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.835    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.992 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.618     7.610    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X36Y24         LUT3 (Prop_lut3_I0_O)        0.323     7.933 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.518     8.451    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I0_O)        0.326     8.777 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.162     8.939    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.063 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.185     9.248    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X38Y27         LUT3 (Prop_lut3_I2_O)        0.124     9.372 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_14/O
                         net (fo=1, routed)           0.736    10.108    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_20
    SLICE_X40Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.232 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=52, routed)          0.716    10.948    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/mmu_dcmode[0]
    SLICE_X43Y19         LUT4 (Prop_lut4_I3_O)        0.124    11.072 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_2__157/O
                         net (fo=2, routed)           0.538    11.610    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X42Y19         LUT4 (Prop_lut4_I2_O)        0.124    11.734 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=13, routed)          0.795    12.529    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/hit_fb
    SLICE_X36Y21         LUT6 (Prop_lut6_I3_O)        0.124    12.653 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_10__18/O
                         net (fo=2, routed)           0.620    13.273    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[3]_2
    SLICE_X28Y22         LUT6 (Prop_lut6_I1_O)        0.124    13.397 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_3__121/O
                         net (fo=5, routed)           0.762    14.159    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_24
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.124    14.283 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.763    15.046    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X28Y20         LUT6 (Prop_lut6_I4_O)        0.124    15.170 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.727    15.897    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dsync_e
    SLICE_X28Y19         LUT6 (Prop_lut6_I5_O)        0.124    16.021 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.683    16.704    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X21Y17         LUT4 (Prop_lut4_I3_O)        0.124    16.828 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__14/O
                         net (fo=2, routed)           0.918    17.745    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/q_reg[0][0]
    RAMB18_X0Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.729    18.709    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X0Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.277    
                         clock uncertainty           -0.083    19.194    
    RAMB18_X0Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.662    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.662    
                         arrival time                         -17.745    
  -------------------------------------------------------------------
                         slack                                  0.916    

Slack (MET) :             0.920ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.476ns  (logic 4.900ns (26.520%)  route 13.576ns (73.480%))
  Logic Levels:           23  (CARRY4=4 LUT2=1 LUT3=2 LUT4=4 LUT5=3 LUT6=9)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 18.699 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X28Y25         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.326 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=14, routed)          0.966     0.641    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[31]_3[2]
    SLICE_X29Y25         LUT5 (Prop_lut5_I1_O)        0.296     0.937 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.600     1.537    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X30Y25         LUT4 (Prop_lut4_I0_O)        0.124     1.661 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.661    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X30Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.174 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.174    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.291 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=2, routed)           0.902     3.193    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X34Y26         LUT5 (Prop_lut5_I2_O)        0.124     3.317 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__4/O
                         net (fo=22, routed)          0.761     4.078    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry1/_utlb_val/q_reg[0]
    SLICE_X40Y24         LUT6 (Prop_lut6_I3_O)        0.124     4.202 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[7]_i_3__20/O
                         net (fo=1, routed)           0.847     5.048    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[37]_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.149     5.197 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__35/O
                         net (fo=12, routed)          0.773     5.971    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[7]
    SLICE_X35Y23         LUT6 (Prop_lut6_I5_O)        0.332     6.303 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.303    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X35Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.835 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.835    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.992 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.618     7.610    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X36Y24         LUT3 (Prop_lut3_I0_O)        0.323     7.933 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.518     8.451    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I0_O)        0.326     8.777 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.162     8.939    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.063 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.185     9.248    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X38Y27         LUT3 (Prop_lut3_I2_O)        0.124     9.372 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_14/O
                         net (fo=1, routed)           0.736    10.108    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_20
    SLICE_X40Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.232 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=52, routed)          0.716    10.948    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/mmu_dcmode[0]
    SLICE_X43Y19         LUT4 (Prop_lut4_I3_O)        0.124    11.072 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_2__157/O
                         net (fo=2, routed)           0.538    11.610    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X42Y19         LUT4 (Prop_lut4_I2_O)        0.124    11.734 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=13, routed)          0.795    12.529    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/hit_fb
    SLICE_X36Y21         LUT6 (Prop_lut6_I3_O)        0.124    12.653 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_10__18/O
                         net (fo=2, routed)           0.620    13.273    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[3]_2
    SLICE_X28Y22         LUT6 (Prop_lut6_I1_O)        0.124    13.397 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_3__121/O
                         net (fo=5, routed)           0.762    14.159    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_24
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.124    14.283 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.763    15.046    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X28Y20         LUT6 (Prop_lut6_I4_O)        0.124    15.170 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.727    15.897    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dsync_e
    SLICE_X28Y19         LUT6 (Prop_lut6_I5_O)        0.124    16.021 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.880    16.900    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X16Y21         LUT4 (Prop_lut4_I3_O)        0.124    17.024 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__8/O
                         net (fo=2, routed)           0.707    17.732    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X0Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.719    18.699    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X0Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.267    
                         clock uncertainty           -0.083    19.184    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.652    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.652    
                         arrival time                         -17.732    
  -------------------------------------------------------------------
                         slack                                  0.920    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.141ns (73.018%)  route 0.052ns (26.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.637    -0.527    mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/clk_out1
    SLICE_X13Y15         FDRE                                         r  mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[27]/Q
                         net (fo=1, routed)           0.052    -0.334    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/wr_buf_b2eb_reg[27]
    SLICE_X12Y15         FDRE                                         r  mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.910    -0.763    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/clk_out1
    SLICE_X12Y15         FDRE                                         r  mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[27]/C
                         clock pessimism              0.250    -0.514    
    SLICE_X12Y15         FDRE (Hold_fdre_C_D)         0.076    -0.438    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[27]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 debounce/shift_pb0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/pbtn_db_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.517%)  route 0.067ns (26.483%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X7Y7           FDRE                                         r  debounce/shift_pb0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  debounce/shift_pb0_reg[2]/Q
                         net (fo=2, routed)           0.067    -0.288    debounce/shift_pb00[3]
    SLICE_X6Y7           LUT5 (Prop_lut5_I1_O)        0.045    -0.243 r  debounce/pbtn_db[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    debounce/pbtn_db[0]_i_1_n_0
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.945    -0.728    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
                         clock pessimism              0.246    -0.483    
    SLICE_X6Y7           FDRE (Hold_fdre_C_D)         0.120    -0.363    debounce/pbtn_db_reg[0]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/cpz/cpz_pc/_iqual_49/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.628    -0.536    mfp_sys/top/cpu/core/cpz/cpz_pc/_iqual_49/clk_out1
    SLICE_X13Y25         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/_iqual_49/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  mfp_sys/top/cpu/core/cpz/cpz_pc/_iqual_49/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.339    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/iqual_49
    SLICE_X13Y25         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.900    -0.773    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/clk_out1
    SLICE_X13Y25         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]/C
                         clock pessimism              0.238    -0.536    
    SLICE_X13Y25         FDRE (Hold_fdre_C_D)         0.075    -0.461    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_pm_dcmiss_pc/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.631    -0.533    mfp_sys/top/cpu/core/dcc/_dcc_pm_dcmiss_pc/clk_out1
    SLICE_X27Y19         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_pm_dcmiss_pc/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  mfp_sys/top/cpu/core/dcc/_dcc_pm_dcmiss_pc/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.336    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/dcc_pm_dcmiss_pc
    SLICE_X27Y19         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.905    -0.768    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/clk_out1
    SLICE_X27Y19         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[11]/C
                         clock pessimism              0.236    -0.533    
    SLICE_X27Y19         FDRE (Hold_fdre_C_D)         0.075    -0.458    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[11]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[5]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.164ns (42.513%)  route 0.222ns (57.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.714ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.641    -0.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X10Y46         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.359 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[5]_rep__1/Q
                         net (fo=17, routed)          0.222    -0.137    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/HADDR_d_reg[9]_rep__0[3]
    RAMB18_X0Y18         RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.959    -0.714    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/clk_out1
    RAMB18_X0Y18         RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg/CLKARDCLK
                         clock pessimism              0.272    -0.442    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.259    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.897%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.619    -0.545    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/clk_out1
    SLICE_X61Y25         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[38]/Q
                         net (fo=1, routed)           0.080    -0.324    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg_n_0_[38]
    SLICE_X60Y25         LUT3 (Prop_lut3_I0_O)        0.045    -0.279 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q[38]_i_1__20/O
                         net (fo=1, routed)           0.000    -0.279    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/D[38]
    SLICE_X60Y25         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.891    -0.782    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/clk_out1
    SLICE_X60Y25         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[38]/C
                         clock pessimism              0.251    -0.532    
    SLICE_X60Y25         FDRE (Hold_fdre_C_D)         0.121    -0.411    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[38]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/sync_data_out_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_rdata_xx_31_0_/cregister/cregister/q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.638    -0.526    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/sync_data_out_/cregister/cregister/clk_out1
    SLICE_X24Y8          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/sync_data_out_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/sync_data_out_/cregister/cregister/q_reg[31]/Q
                         net (fo=1, routed)           0.053    -0.332    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/rx_if_data[18]
    SLICE_X25Y8          LUT3 (Prop_lut3_I1_O)        0.045    -0.287 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/q[31]_i_3__20/O
                         net (fo=1, routed)           0.000    -0.287    mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_rdata_xx_31_0_/cregister/cregister/fdc_rdata_nxt[31]
    SLICE_X25Y8          FDRE                                         r  mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_rdata_xx_31_0_/cregister/cregister/q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.914    -0.759    mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_rdata_xx_31_0_/cregister/cregister/clk_out1
    SLICE_X25Y8          FDRE                                         r  mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_rdata_xx_31_0_/cregister/cregister/q_reg[31]/C
                         clock pessimism              0.247    -0.513    
    SLICE_X25Y8          FDRE (Hold_fdre_C_D)         0.092    -0.421    mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_rdata_xx_31_0_/cregister/cregister/q_reg[31]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 debounce/shift_pb4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/pbtn_db_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.670    -0.494    debounce/clk_out1
    SLICE_X0Y4           FDRE                                         r  debounce/shift_pb4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  debounce/shift_pb4_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.299    debounce/shift_pb4[3]
    SLICE_X1Y4           LUT5 (Prop_lut5_I0_O)        0.045    -0.254 r  debounce/pbtn_db[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    debounce/pbtn_db[4]_i_1_n_0
    SLICE_X1Y4           FDRE                                         r  debounce/pbtn_db_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.947    -0.726    debounce/clk_out1
    SLICE_X1Y4           FDRE                                         r  debounce/pbtn_db_reg[4]/C
                         clock pessimism              0.246    -0.481    
    SLICE_X1Y4           FDRE (Hold_fdre_C_D)         0.091    -0.390    debounce/pbtn_db_reg[4]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_7_0_/cregister/cregister/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.635    -0.529    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_7_0_/cregister/cregister/clk_out1
    SLICE_X27Y13         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_7_0_/cregister/cregister/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_7_0_/cregister/cregister/q_reg[3]/Q
                         net (fo=1, routed)           0.057    -0.330    mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q_reg[7]_5[3]
    SLICE_X26Y13         LUT6 (Prop_lut6_I2_O)        0.045    -0.285 r  mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[3]_i_1__125/O
                         net (fo=1, routed)           0.000    -0.285    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/D[3]
    SLICE_X26Y13         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.910    -0.763    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/clk_out1
    SLICE_X26Y13         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[3]/C
                         clock pessimism              0.248    -0.516    
    SLICE_X26Y13         FDRE (Hold_fdre_C_D)         0.092    -0.424    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_15_8_/cregister/cregister/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.631    -0.533    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_15_8_/cregister/cregister/clk_out1
    SLICE_X13Y21         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_15_8_/cregister/cregister/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_15_8_/cregister/cregister/q_reg[4]/Q
                         net (fo=1, routed)           0.087    -0.305    mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q_reg[7]_3[4]
    SLICE_X12Y21         LUT6 (Prop_lut6_I2_O)        0.045    -0.260 r  mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[12]_i_1__68/O
                         net (fo=1, routed)           0.000    -0.260    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/D[12]
    SLICE_X12Y21         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.904    -0.769    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/clk_out1
    SLICE_X12Y21         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[12]/C
                         clock pessimism              0.250    -0.520    
    SLICE_X12Y21         FDRE (Hold_fdre_C_D)         0.120    -0.400    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y24     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y25     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y15     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y16     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y17     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y18     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y0      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y1      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y9      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y10     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_5/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y23     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y23     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y21     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y21     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y21     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y21     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y22     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y22     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y22     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y22     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y21     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y21     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y21     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y21     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y22     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y22     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y22     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y22     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y23     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y23     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.600ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.600ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/load_sys_regs_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/orientation270/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.021ns  (logic 0.580ns (6.430%)  route 8.441ns (93.570%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 11.858 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.820    -0.720    rojobot/inst/BOTREGIF/clk_in
    SLICE_X15Y4          FDCE                                         r  rojobot/inst/BOTREGIF/load_sys_regs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y4          FDCE (Prop_fdce_C_Q)         0.456    -0.264 r  rojobot/inst/BOTREGIF/load_sys_regs_reg/Q
                         net (fo=40, routed)          4.114     3.851    icon1/orientation270/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X8Y60          LUT4 (Prop_lut4_I3_O)        0.124     3.975 r  icon1/orientation270/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_REGCEAREGCE_cooolgate_en_gate_143/O
                         net (fo=1, routed)           4.326     8.301    icon1/orientation270/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_REGCEAREGCE_cooolgate_en_sig_76
    RAMB18_X0Y58         RAMB18E1                                     r  icon1/orientation270/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.545    11.858    icon1/orientation270/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y58         RAMB18E1                                     r  icon1/orientation270/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.480    12.338    
                         clock uncertainty           -0.078    12.261    
    RAMB18_X0Y58         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    11.901    icon1/orientation270/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.901    
                         arrival time                          -8.301    
  -------------------------------------------------------------------
                         slack                                  3.600    

Slack (MET) :             3.665ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/load_sys_regs_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/orientation180/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.956ns  (logic 0.580ns (6.476%)  route 8.376ns (93.524%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 11.858 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.820    -0.720    rojobot/inst/BOTREGIF/clk_in
    SLICE_X15Y4          FDCE                                         r  rojobot/inst/BOTREGIF/load_sys_regs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y4          FDCE (Prop_fdce_C_Q)         0.456    -0.264 r  rojobot/inst/BOTREGIF/load_sys_regs_reg/Q
                         net (fo=40, routed)          4.115     3.852    icon1/orientation180/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X8Y60          LUT4 (Prop_lut4_I3_O)        0.124     3.976 r  icon1/orientation180/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_REGCEAREGCE_cooolgate_en_gate_139/O
                         net (fo=1, routed)           4.260     8.236    icon1/orientation180/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_REGCEAREGCE_cooolgate_en_sig_74
    RAMB18_X0Y59         RAMB18E1                                     r  icon1/orientation180/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.545    11.858    icon1/orientation180/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y59         RAMB18E1                                     r  icon1/orientation180/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.480    12.338    
                         clock uncertainty           -0.078    12.261    
    RAMB18_X0Y59         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    11.901    icon1/orientation180/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.901    
                         arrival time                          -8.236    
  -------------------------------------------------------------------
                         slack                                  3.665    

Slack (MET) :             3.961ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/internal_reset_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.292ns  (logic 4.104ns (44.169%)  route 5.188ns (55.831%))
  Logic Levels:           6  (CARRY4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 12.006 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.863    -0.677    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.777 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[13]
                         net (fo=25, routed)          2.635     4.412    rojobot/inst/BOTCPU/move_type_lut/I1
    SLICE_X15Y1          LUT6 (Prop_lut6_I1_O)        0.124     4.536 f  rojobot/inst/BOTCPU/move_type_lut/LUT6/O
                         net (fo=4, routed)           0.644     5.180    rojobot/inst/BOTCPU/push_pop_lut/I2
    SLICE_X15Y1          LUT5 (Prop_lut5_I2_O)        0.149     5.329 f  rojobot/inst/BOTCPU/push_pop_lut/LUT5/O
                         net (fo=5, routed)           1.051     6.380    rojobot/inst/BOTCPU/pop_stack
    SLICE_X9Y3           LUT5 (Prop_lut5_I1_O)        0.332     6.712 r  rojobot/inst/BOTCPU/stack_loop[3].upper_stack.stack_pointer_lut/O
                         net (fo=1, routed)           0.000     6.712    rojobot/inst/BOTCPU/half_pointer_value_3
    SLICE_X9Y3           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.113 r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.stack_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.113    rojobot/inst/BOTCPU/stack_pointer_carry_3
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.384 r  rojobot/inst/BOTCPU/stack_loop[4].upper_stack.stack_muxcy_CARRY4/CO[0]
                         net (fo=2, routed)           0.857     8.241    rojobot/inst/BOTCPU/reset_lut/I2
    SLICE_X10Y4          LUT6 (Prop_lut6_I2_O)        0.373     8.614 r  rojobot/inst/BOTCPU/reset_lut/LUT6/O
                         net (fo=1, routed)           0.000     8.614    rojobot/inst/BOTCPU/internal_reset_value
    SLICE_X10Y4          FDRE                                         r  rojobot/inst/BOTCPU/internal_reset_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.693    12.006    rojobot/inst/BOTCPU/clk_in
    SLICE_X10Y4          FDRE                                         r  rojobot/inst/BOTCPU/internal_reset_flop/C
                         clock pessimism              0.568    12.574    
                         clock uncertainty           -0.078    12.496    
    SLICE_X10Y4          FDRE (Setup_fdre_C_D)        0.079    12.575    rojobot/inst/BOTCPU/internal_reset_flop
  -------------------------------------------------------------------
                         required time                         12.575    
                         arrival time                          -8.614    
  -------------------------------------------------------------------
                         slack                                  3.961    

Slack (MET) :             3.971ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/run_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.321ns  (logic 4.133ns (44.343%)  route 5.188ns (55.657%))
  Logic Levels:           6  (CARRY4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 12.006 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.863    -0.677    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.777 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[13]
                         net (fo=25, routed)          2.635     4.412    rojobot/inst/BOTCPU/move_type_lut/I1
    SLICE_X15Y1          LUT6 (Prop_lut6_I1_O)        0.124     4.536 f  rojobot/inst/BOTCPU/move_type_lut/LUT6/O
                         net (fo=4, routed)           0.644     5.180    rojobot/inst/BOTCPU/push_pop_lut/I2
    SLICE_X15Y1          LUT5 (Prop_lut5_I2_O)        0.149     5.329 f  rojobot/inst/BOTCPU/push_pop_lut/LUT5/O
                         net (fo=5, routed)           1.051     6.380    rojobot/inst/BOTCPU/pop_stack
    SLICE_X9Y3           LUT5 (Prop_lut5_I1_O)        0.332     6.712 r  rojobot/inst/BOTCPU/stack_loop[3].upper_stack.stack_pointer_lut/O
                         net (fo=1, routed)           0.000     6.712    rojobot/inst/BOTCPU/half_pointer_value_3
    SLICE_X9Y3           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.113 r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.stack_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.113    rojobot/inst/BOTCPU/stack_pointer_carry_3
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.384 f  rojobot/inst/BOTCPU/stack_loop[4].upper_stack.stack_muxcy_CARRY4/CO[0]
                         net (fo=2, routed)           0.857     8.241    rojobot/inst/BOTCPU/reset_lut/I2
    SLICE_X10Y4          LUT5 (Prop_lut5_I2_O)        0.402     8.643 r  rojobot/inst/BOTCPU/reset_lut/LUT5/O
                         net (fo=1, routed)           0.000     8.643    rojobot/inst/BOTCPU/run_value
    SLICE_X10Y4          FDRE                                         r  rojobot/inst/BOTCPU/run_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.693    12.006    rojobot/inst/BOTCPU/clk_in
    SLICE_X10Y4          FDRE                                         r  rojobot/inst/BOTCPU/run_flop/C
                         clock pessimism              0.568    12.574    
                         clock uncertainty           -0.078    12.496    
    SLICE_X10Y4          FDRE (Setup_fdre_C_D)        0.118    12.614    rojobot/inst/BOTCPU/run_flop
  -------------------------------------------------------------------
                         required time                         12.614    
                         arrival time                          -8.643    
  -------------------------------------------------------------------
                         slack                                  3.971    

Slack (MET) :             4.037ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/load_sys_regs_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/orientation315/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.760ns  (logic 0.580ns (6.621%)  route 8.180ns (93.379%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns = ( 12.034 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.820    -0.720    rojobot/inst/BOTREGIF/clk_in
    SLICE_X15Y4          FDCE                                         r  rojobot/inst/BOTREGIF/load_sys_regs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y4          FDCE (Prop_fdce_C_Q)         0.456    -0.264 r  rojobot/inst/BOTREGIF/load_sys_regs_reg/Q
                         net (fo=40, routed)          4.124     3.861    icon1/orientation315/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X8Y60          LUT4 (Prop_lut4_I3_O)        0.124     3.985 r  icon1/orientation315/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_REGCEAREGCE_cooolgate_en_gate_145/O
                         net (fo=1, routed)           4.055     8.040    icon1/orientation315/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_REGCEAREGCE_cooolgate_en_sig_77
    RAMB18_X0Y61         RAMB18E1                                     r  icon1/orientation315/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.721    12.034    icon1/orientation315/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y61         RAMB18E1                                     r  icon1/orientation315/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.480    12.515    
                         clock uncertainty           -0.078    12.437    
    RAMB18_X0Y61         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    12.077    icon1/orientation315/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         12.077    
                         arrival time                          -8.040    
  -------------------------------------------------------------------
                         slack                                  4.037    

Slack (MET) :             4.154ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/address_loop[9].pc_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.081ns  (logic 4.275ns (47.076%)  route 4.806ns (52.924%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 12.006 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.863    -0.677    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.777 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[13]
                         net (fo=25, routed)          2.635     4.412    rojobot/inst/BOTCPU/move_type_lut/I1
    SLICE_X15Y1          LUT5 (Prop_lut5_I1_O)        0.152     4.564 f  rojobot/inst/BOTCPU/move_type_lut/LUT5/O
                         net (fo=2, routed)           0.849     5.413    rojobot/inst/BOTCPU/pc_mode1_lut/I1
    SLICE_X15Y1          LUT5 (Prop_lut5_I1_O)        0.362     5.775 r  rojobot/inst/BOTCPU/pc_mode1_lut/LUT5/O
                         net (fo=13, routed)          1.322     7.097    rojobot/inst/BOTCPU/p_0_in
    SLICE_X11Y1          LUT6 (Prop_lut6_I3_O)        0.327     7.424 r  rojobot/inst/BOTCPU/address_loop[0].lsb_pc.high_int_vector.pc_lut/O
                         net (fo=1, routed)           0.000     7.424    rojobot/inst/BOTCPU/half_pc_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.956 r  rojobot/inst/BOTCPU/address_loop[0].lsb_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.956    rojobot/inst/BOTCPU/carry_pc_3
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.070 r  rojobot/inst/BOTCPU/address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.070    rojobot/inst/BOTCPU/carry_pc_7
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.404 r  rojobot/inst/BOTCPU/address_loop[8].upper_pc.mid_pc.pc_muxcy_CARRY4/O[1]
                         net (fo=1, routed)           0.000     8.404    rojobot/inst/BOTCPU/pc_value_9
    SLICE_X11Y3          FDRE                                         r  rojobot/inst/BOTCPU/address_loop[9].pc_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.693    12.006    rojobot/inst/BOTCPU/clk_in
    SLICE_X11Y3          FDRE                                         r  rojobot/inst/BOTCPU/address_loop[9].pc_flop/C
                         clock pessimism              0.568    12.574    
                         clock uncertainty           -0.078    12.496    
    SLICE_X11Y3          FDRE (Setup_fdre_C_D)        0.062    12.558    rojobot/inst/BOTCPU/address_loop[9].pc_flop
  -------------------------------------------------------------------
                         required time                         12.558    
                         arrival time                          -8.404    
  -------------------------------------------------------------------
                         slack                                  4.154    

Slack (MET) :             4.175ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/address_loop[11].pc_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.060ns  (logic 4.254ns (46.954%)  route 4.806ns (53.046%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 12.006 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.863    -0.677    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.777 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[13]
                         net (fo=25, routed)          2.635     4.412    rojobot/inst/BOTCPU/move_type_lut/I1
    SLICE_X15Y1          LUT5 (Prop_lut5_I1_O)        0.152     4.564 f  rojobot/inst/BOTCPU/move_type_lut/LUT5/O
                         net (fo=2, routed)           0.849     5.413    rojobot/inst/BOTCPU/pc_mode1_lut/I1
    SLICE_X15Y1          LUT5 (Prop_lut5_I1_O)        0.362     5.775 r  rojobot/inst/BOTCPU/pc_mode1_lut/LUT5/O
                         net (fo=13, routed)          1.322     7.097    rojobot/inst/BOTCPU/p_0_in
    SLICE_X11Y1          LUT6 (Prop_lut6_I3_O)        0.327     7.424 r  rojobot/inst/BOTCPU/address_loop[0].lsb_pc.high_int_vector.pc_lut/O
                         net (fo=1, routed)           0.000     7.424    rojobot/inst/BOTCPU/half_pc_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.956 r  rojobot/inst/BOTCPU/address_loop[0].lsb_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.956    rojobot/inst/BOTCPU/carry_pc_3
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.070 r  rojobot/inst/BOTCPU/address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.070    rojobot/inst/BOTCPU/carry_pc_7
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.383 r  rojobot/inst/BOTCPU/address_loop[8].upper_pc.mid_pc.pc_muxcy_CARRY4/O[3]
                         net (fo=1, routed)           0.000     8.383    rojobot/inst/BOTCPU/pc_value_11
    SLICE_X11Y3          FDRE                                         r  rojobot/inst/BOTCPU/address_loop[11].pc_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.693    12.006    rojobot/inst/BOTCPU/clk_in
    SLICE_X11Y3          FDRE                                         r  rojobot/inst/BOTCPU/address_loop[11].pc_flop/C
                         clock pessimism              0.568    12.574    
                         clock uncertainty           -0.078    12.496    
    SLICE_X11Y3          FDRE (Setup_fdre_C_D)        0.062    12.558    rojobot/inst/BOTCPU/address_loop[11].pc_flop
  -------------------------------------------------------------------
                         required time                         12.558    
                         arrival time                          -8.383    
  -------------------------------------------------------------------
                         slack                                  4.175    

Slack (MET) :             4.249ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/address_loop[10].pc_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.986ns  (logic 4.180ns (46.517%)  route 4.806ns (53.483%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 12.006 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.863    -0.677    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.777 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[13]
                         net (fo=25, routed)          2.635     4.412    rojobot/inst/BOTCPU/move_type_lut/I1
    SLICE_X15Y1          LUT5 (Prop_lut5_I1_O)        0.152     4.564 f  rojobot/inst/BOTCPU/move_type_lut/LUT5/O
                         net (fo=2, routed)           0.849     5.413    rojobot/inst/BOTCPU/pc_mode1_lut/I1
    SLICE_X15Y1          LUT5 (Prop_lut5_I1_O)        0.362     5.775 r  rojobot/inst/BOTCPU/pc_mode1_lut/LUT5/O
                         net (fo=13, routed)          1.322     7.097    rojobot/inst/BOTCPU/p_0_in
    SLICE_X11Y1          LUT6 (Prop_lut6_I3_O)        0.327     7.424 r  rojobot/inst/BOTCPU/address_loop[0].lsb_pc.high_int_vector.pc_lut/O
                         net (fo=1, routed)           0.000     7.424    rojobot/inst/BOTCPU/half_pc_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.956 r  rojobot/inst/BOTCPU/address_loop[0].lsb_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.956    rojobot/inst/BOTCPU/carry_pc_3
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.070 r  rojobot/inst/BOTCPU/address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.070    rojobot/inst/BOTCPU/carry_pc_7
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.309 r  rojobot/inst/BOTCPU/address_loop[8].upper_pc.mid_pc.pc_muxcy_CARRY4/O[2]
                         net (fo=1, routed)           0.000     8.309    rojobot/inst/BOTCPU/pc_value_10
    SLICE_X11Y3          FDRE                                         r  rojobot/inst/BOTCPU/address_loop[10].pc_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.693    12.006    rojobot/inst/BOTCPU/clk_in
    SLICE_X11Y3          FDRE                                         r  rojobot/inst/BOTCPU/address_loop[10].pc_flop/C
                         clock pessimism              0.568    12.574    
                         clock uncertainty           -0.078    12.496    
    SLICE_X11Y3          FDRE (Setup_fdre_C_D)        0.062    12.558    rojobot/inst/BOTCPU/address_loop[10].pc_flop
  -------------------------------------------------------------------
                         required time                         12.558    
                         arrival time                          -8.309    
  -------------------------------------------------------------------
                         slack                                  4.249    

Slack (MET) :             4.265ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/address_loop[8].pc_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.970ns  (logic 4.164ns (46.421%)  route 4.806ns (53.579%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 12.006 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.863    -0.677    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.777 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[13]
                         net (fo=25, routed)          2.635     4.412    rojobot/inst/BOTCPU/move_type_lut/I1
    SLICE_X15Y1          LUT5 (Prop_lut5_I1_O)        0.152     4.564 f  rojobot/inst/BOTCPU/move_type_lut/LUT5/O
                         net (fo=2, routed)           0.849     5.413    rojobot/inst/BOTCPU/pc_mode1_lut/I1
    SLICE_X15Y1          LUT5 (Prop_lut5_I1_O)        0.362     5.775 r  rojobot/inst/BOTCPU/pc_mode1_lut/LUT5/O
                         net (fo=13, routed)          1.322     7.097    rojobot/inst/BOTCPU/p_0_in
    SLICE_X11Y1          LUT6 (Prop_lut6_I3_O)        0.327     7.424 r  rojobot/inst/BOTCPU/address_loop[0].lsb_pc.high_int_vector.pc_lut/O
                         net (fo=1, routed)           0.000     7.424    rojobot/inst/BOTCPU/half_pc_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.956 r  rojobot/inst/BOTCPU/address_loop[0].lsb_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.956    rojobot/inst/BOTCPU/carry_pc_3
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.070 r  rojobot/inst/BOTCPU/address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.070    rojobot/inst/BOTCPU/carry_pc_7
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.293 r  rojobot/inst/BOTCPU/address_loop[8].upper_pc.mid_pc.pc_muxcy_CARRY4/O[0]
                         net (fo=1, routed)           0.000     8.293    rojobot/inst/BOTCPU/pc_value_8
    SLICE_X11Y3          FDRE                                         r  rojobot/inst/BOTCPU/address_loop[8].pc_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.693    12.006    rojobot/inst/BOTCPU/clk_in
    SLICE_X11Y3          FDRE                                         r  rojobot/inst/BOTCPU/address_loop[8].pc_flop/C
                         clock pessimism              0.568    12.574    
                         clock uncertainty           -0.078    12.496    
    SLICE_X11Y3          FDRE (Setup_fdre_C_D)        0.062    12.558    rojobot/inst/BOTCPU/address_loop[8].pc_flop
  -------------------------------------------------------------------
                         required time                         12.558    
                         arrival time                          -8.293    
  -------------------------------------------------------------------
                         slack                                  4.265    

Slack (MET) :             4.269ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/address_loop[5].pc_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.967ns  (logic 4.161ns (46.404%)  route 4.806ns (53.596%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 12.007 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.863    -0.677    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.777 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[13]
                         net (fo=25, routed)          2.635     4.412    rojobot/inst/BOTCPU/move_type_lut/I1
    SLICE_X15Y1          LUT5 (Prop_lut5_I1_O)        0.152     4.564 f  rojobot/inst/BOTCPU/move_type_lut/LUT5/O
                         net (fo=2, routed)           0.849     5.413    rojobot/inst/BOTCPU/pc_mode1_lut/I1
    SLICE_X15Y1          LUT5 (Prop_lut5_I1_O)        0.362     5.775 r  rojobot/inst/BOTCPU/pc_mode1_lut/LUT5/O
                         net (fo=13, routed)          1.322     7.097    rojobot/inst/BOTCPU/p_0_in
    SLICE_X11Y1          LUT6 (Prop_lut6_I3_O)        0.327     7.424 r  rojobot/inst/BOTCPU/address_loop[0].lsb_pc.high_int_vector.pc_lut/O
                         net (fo=1, routed)           0.000     7.424    rojobot/inst/BOTCPU/half_pc_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.956 r  rojobot/inst/BOTCPU/address_loop[0].lsb_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.956    rojobot/inst/BOTCPU/carry_pc_3
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.290 r  rojobot/inst/BOTCPU/address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4/O[1]
                         net (fo=1, routed)           0.000     8.290    rojobot/inst/BOTCPU/pc_value_5
    SLICE_X11Y2          FDRE                                         r  rojobot/inst/BOTCPU/address_loop[5].pc_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.694    12.007    rojobot/inst/BOTCPU/clk_in
    SLICE_X11Y2          FDRE                                         r  rojobot/inst/BOTCPU/address_loop[5].pc_flop/C
                         clock pessimism              0.568    12.575    
                         clock uncertainty           -0.078    12.497    
    SLICE_X11Y2          FDRE (Setup_fdre_C_D)        0.062    12.559    rojobot/inst/BOTCPU/address_loop[5].pc_flop
  -------------------------------------------------------------------
                         required time                         12.559    
                         arrival time                          -8.290    
  -------------------------------------------------------------------
                         slack                                  4.269    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/MapY_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.719%)  route 0.214ns (60.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.641    -0.523    rojobot/inst/BOTREGIF/clk_in
    SLICE_X9Y5           FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  rojobot/inst/BOTREGIF/MapY_reg[2]/Q
                         net (fo=1, routed)           0.214    -0.168    world_map/addra[9]
    RAMB36_X0Y1          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.957    -0.716    world_map/clka
    RAMB36_X0Y1          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.251    -0.465    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.282    world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/address_loop[5].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_high/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.119%)  route 0.130ns (47.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.642    -0.522    rojobot/inst/BOTCPU/clk_in
    SLICE_X11Y2          FDRE                                         r  rojobot/inst/BOTCPU/address_loop[5].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  rojobot/inst/BOTCPU/address_loop[5].pc_flop/Q
                         net (fo=3, routed)           0.130    -0.251    rojobot/inst/BOTCPU/stack_ram_high/DIA1
    SLICE_X8Y3           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X8Y3           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMA_D1/CLK
                         clock pessimism              0.272    -0.486    
    SLICE_X8Y3           RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120    -0.366    rojobot/inst/BOTCPU/stack_ram_high/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_high/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.142%)  route 0.298ns (67.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.641    -0.523    rojobot/inst/BOTCPU/clk_in
    SLICE_X9Y3           FDRE                                         r  rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.298    -0.084    rojobot/inst/BOTCPU/stack_ram_high/ADDRD1
    SLICE_X8Y3           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X8Y3           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMA/CLK
                         clock pessimism              0.248    -0.510    
    SLICE_X8Y3           RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.201    rojobot/inst/BOTCPU/stack_ram_high/RAMA
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_high/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.142%)  route 0.298ns (67.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.641    -0.523    rojobot/inst/BOTCPU/clk_in
    SLICE_X9Y3           FDRE                                         r  rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.298    -0.084    rojobot/inst/BOTCPU/stack_ram_high/ADDRD1
    SLICE_X8Y3           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X8Y3           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMA_D1/CLK
                         clock pessimism              0.248    -0.510    
    SLICE_X8Y3           RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.201    rojobot/inst/BOTCPU/stack_ram_high/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_high/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.142%)  route 0.298ns (67.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.641    -0.523    rojobot/inst/BOTCPU/clk_in
    SLICE_X9Y3           FDRE                                         r  rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.298    -0.084    rojobot/inst/BOTCPU/stack_ram_high/ADDRD1
    SLICE_X8Y3           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X8Y3           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMB/CLK
                         clock pessimism              0.248    -0.510    
    SLICE_X8Y3           RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.201    rojobot/inst/BOTCPU/stack_ram_high/RAMB
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_high/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.142%)  route 0.298ns (67.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.641    -0.523    rojobot/inst/BOTCPU/clk_in
    SLICE_X9Y3           FDRE                                         r  rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.298    -0.084    rojobot/inst/BOTCPU/stack_ram_high/ADDRD1
    SLICE_X8Y3           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X8Y3           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMB_D1/CLK
                         clock pessimism              0.248    -0.510    
    SLICE_X8Y3           RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.201    rojobot/inst/BOTCPU/stack_ram_high/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_high/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.142%)  route 0.298ns (67.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.641    -0.523    rojobot/inst/BOTCPU/clk_in
    SLICE_X9Y3           FDRE                                         r  rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.298    -0.084    rojobot/inst/BOTCPU/stack_ram_high/ADDRD1
    SLICE_X8Y3           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X8Y3           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMC/CLK
                         clock pessimism              0.248    -0.510    
    SLICE_X8Y3           RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.201    rojobot/inst/BOTCPU/stack_ram_high/RAMC
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_high/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.142%)  route 0.298ns (67.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.641    -0.523    rojobot/inst/BOTCPU/clk_in
    SLICE_X9Y3           FDRE                                         r  rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.298    -0.084    rojobot/inst/BOTCPU/stack_ram_high/ADDRD1
    SLICE_X8Y3           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X8Y3           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMC_D1/CLK
                         clock pessimism              0.248    -0.510    
    SLICE_X8Y3           RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.201    rojobot/inst/BOTCPU/stack_ram_high/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_high/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.142%)  route 0.298ns (67.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.641    -0.523    rojobot/inst/BOTCPU/clk_in
    SLICE_X9Y3           FDRE                                         r  rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.298    -0.084    rojobot/inst/BOTCPU/stack_ram_high/ADDRD1
    SLICE_X8Y3           RAMS32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X8Y3           RAMS32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMD/CLK
                         clock pessimism              0.248    -0.510    
    SLICE_X8Y3           RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.201    rojobot/inst/BOTCPU/stack_ram_high/RAMD
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_high/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.142%)  route 0.298ns (67.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.641    -0.523    rojobot/inst/BOTCPU/clk_in
    SLICE_X9Y3           FDRE                                         r  rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.298    -0.084    rojobot/inst/BOTCPU/stack_ram_high/ADDRD1
    SLICE_X8Y3           RAMS32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X8Y3           RAMS32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMD_D1/CLK
                         clock pessimism              0.248    -0.510    
    SLICE_X8Y3           RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.201    rojobot/inst/BOTCPU/stack_ram_high/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.117    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X0Y60     icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB18_X0Y60     icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X0Y56     icon1/orientation135/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB18_X0Y56     icon1/orientation135/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X0Y59     icon1/orientation180/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB18_X0Y59     icon1/orientation180/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X0Y57     icon1/orientation225/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB18_X0Y57     icon1/orientation225/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X0Y58     icon1/orientation270/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB18_X0Y58     icon1/orientation270/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       13.333      200.027    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X8Y3       rojobot/inst/BOTCPU/stack_ram_high/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X8Y3       rojobot/inst/BOTCPU/stack_ram_high/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X8Y3       rojobot/inst/BOTCPU/stack_ram_high/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X8Y3       rojobot/inst/BOTCPU/stack_ram_high/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X8Y3       rojobot/inst/BOTCPU/stack_ram_high/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X8Y3       rojobot/inst/BOTCPU/stack_ram_high/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         6.667       5.417      SLICE_X8Y3       rojobot/inst/BOTCPU/stack_ram_high/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         6.667       5.417      SLICE_X8Y3       rojobot/inst/BOTCPU/stack_ram_high/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X10Y3      rojobot/inst/BOTCPU/stack_ram_low/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X10Y3      rojobot/inst/BOTCPU/stack_ram_low/RAMA_D1/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X12Y1      rojobot/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X12Y1      rojobot/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X12Y1      rojobot/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X12Y1      rojobot/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X12Y1      rojobot/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X12Y1      rojobot/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X12Y1      rojobot/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X12Y1      rojobot/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X10Y1      rojobot/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X10Y1      rojobot/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.716ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.104ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.716ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.594ns  (logic 4.900ns (26.352%)  route 13.694ns (73.648%))
  Logic Levels:           23  (CARRY4=4 LUT2=1 LUT3=2 LUT4=4 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X28Y25         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.326 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=14, routed)          0.966     0.641    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[31]_3[2]
    SLICE_X29Y25         LUT5 (Prop_lut5_I1_O)        0.296     0.937 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.600     1.537    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X30Y25         LUT4 (Prop_lut4_I0_O)        0.124     1.661 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.661    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X30Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.174 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.174    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.291 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=2, routed)           0.902     3.193    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X34Y26         LUT5 (Prop_lut5_I2_O)        0.124     3.317 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__4/O
                         net (fo=22, routed)          0.761     4.078    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry1/_utlb_val/q_reg[0]
    SLICE_X40Y24         LUT6 (Prop_lut6_I3_O)        0.124     4.202 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[7]_i_3__20/O
                         net (fo=1, routed)           0.847     5.048    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[37]_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.149     5.197 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__35/O
                         net (fo=12, routed)          0.773     5.971    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[7]
    SLICE_X35Y23         LUT6 (Prop_lut6_I5_O)        0.332     6.303 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.303    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X35Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.835 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.835    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.992 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.618     7.610    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X36Y24         LUT3 (Prop_lut3_I0_O)        0.323     7.933 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.518     8.451    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I0_O)        0.326     8.777 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.162     8.939    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.063 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.185     9.248    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X38Y27         LUT3 (Prop_lut3_I2_O)        0.124     9.372 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_14/O
                         net (fo=1, routed)           0.736    10.108    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_20
    SLICE_X40Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.232 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=52, routed)          0.716    10.948    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/mmu_dcmode[0]
    SLICE_X43Y19         LUT4 (Prop_lut4_I3_O)        0.124    11.072 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_2__157/O
                         net (fo=2, routed)           0.538    11.610    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X42Y19         LUT4 (Prop_lut4_I2_O)        0.124    11.734 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=13, routed)          0.795    12.529    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/hit_fb
    SLICE_X36Y21         LUT6 (Prop_lut6_I3_O)        0.124    12.653 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_10__18/O
                         net (fo=2, routed)           0.620    13.273    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[3]_2
    SLICE_X28Y22         LUT6 (Prop_lut6_I1_O)        0.124    13.397 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_3__121/O
                         net (fo=5, routed)           0.762    14.159    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_24
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.124    14.283 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.763    15.046    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X28Y20         LUT6 (Prop_lut6_I4_O)        0.124    15.170 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.727    15.897    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dsync_e
    SLICE_X28Y19         LUT6 (Prop_lut6_I5_O)        0.124    16.021 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.710    16.731    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X43Y23         LUT4 (Prop_lut4_I3_O)        0.124    16.855 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.995    17.850    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/q_reg[3][0]
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.179    
                         clock uncertainty           -0.081    19.097    
    RAMB18_X1Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.565    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.565    
                         arrival time                         -17.850    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.716ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.594ns  (logic 4.900ns (26.352%)  route 13.694ns (73.648%))
  Logic Levels:           23  (CARRY4=4 LUT2=1 LUT3=2 LUT4=4 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X28Y25         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.326 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=14, routed)          0.966     0.641    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[31]_3[2]
    SLICE_X29Y25         LUT5 (Prop_lut5_I1_O)        0.296     0.937 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.600     1.537    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X30Y25         LUT4 (Prop_lut4_I0_O)        0.124     1.661 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.661    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X30Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.174 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.174    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.291 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=2, routed)           0.902     3.193    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X34Y26         LUT5 (Prop_lut5_I2_O)        0.124     3.317 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__4/O
                         net (fo=22, routed)          0.761     4.078    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry1/_utlb_val/q_reg[0]
    SLICE_X40Y24         LUT6 (Prop_lut6_I3_O)        0.124     4.202 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[7]_i_3__20/O
                         net (fo=1, routed)           0.847     5.048    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[37]_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.149     5.197 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__35/O
                         net (fo=12, routed)          0.773     5.971    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[7]
    SLICE_X35Y23         LUT6 (Prop_lut6_I5_O)        0.332     6.303 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.303    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X35Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.835 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.835    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.992 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.618     7.610    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X36Y24         LUT3 (Prop_lut3_I0_O)        0.323     7.933 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.518     8.451    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I0_O)        0.326     8.777 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.162     8.939    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.063 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.185     9.248    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X38Y27         LUT3 (Prop_lut3_I2_O)        0.124     9.372 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_14/O
                         net (fo=1, routed)           0.736    10.108    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_20
    SLICE_X40Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.232 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=52, routed)          0.716    10.948    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/mmu_dcmode[0]
    SLICE_X43Y19         LUT4 (Prop_lut4_I3_O)        0.124    11.072 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_2__157/O
                         net (fo=2, routed)           0.538    11.610    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X42Y19         LUT4 (Prop_lut4_I2_O)        0.124    11.734 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=13, routed)          0.795    12.529    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/hit_fb
    SLICE_X36Y21         LUT6 (Prop_lut6_I3_O)        0.124    12.653 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_10__18/O
                         net (fo=2, routed)           0.620    13.273    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[3]_2
    SLICE_X28Y22         LUT6 (Prop_lut6_I1_O)        0.124    13.397 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_3__121/O
                         net (fo=5, routed)           0.762    14.159    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_24
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.124    14.283 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.763    15.046    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X28Y20         LUT6 (Prop_lut6_I4_O)        0.124    15.170 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.727    15.897    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dsync_e
    SLICE_X28Y19         LUT6 (Prop_lut6_I5_O)        0.124    16.021 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.710    16.731    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X43Y23         LUT4 (Prop_lut4_I3_O)        0.124    16.855 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.995    17.850    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/q_reg[3][0]
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.179    
                         clock uncertainty           -0.081    19.097    
    RAMB18_X1Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.565    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.565    
                         arrival time                         -17.850    
  -------------------------------------------------------------------
                         slack                                  0.716    

Slack (MET) :             0.744ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.665ns  (logic 4.900ns (26.253%)  route 13.765ns (73.747%))
  Logic Levels:           23  (CARRY4=4 LUT2=1 LUT3=2 LUT4=4 LUT5=3 LUT6=9)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 18.709 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X28Y25         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.326 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=14, routed)          0.966     0.641    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[31]_3[2]
    SLICE_X29Y25         LUT5 (Prop_lut5_I1_O)        0.296     0.937 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.600     1.537    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X30Y25         LUT4 (Prop_lut4_I0_O)        0.124     1.661 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.661    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X30Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.174 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.174    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.291 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=2, routed)           0.902     3.193    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X34Y26         LUT5 (Prop_lut5_I2_O)        0.124     3.317 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__4/O
                         net (fo=22, routed)          0.761     4.078    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry1/_utlb_val/q_reg[0]
    SLICE_X40Y24         LUT6 (Prop_lut6_I3_O)        0.124     4.202 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[7]_i_3__20/O
                         net (fo=1, routed)           0.847     5.048    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[37]_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.149     5.197 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__35/O
                         net (fo=12, routed)          0.773     5.971    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[7]
    SLICE_X35Y23         LUT6 (Prop_lut6_I5_O)        0.332     6.303 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.303    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X35Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.835 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.835    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.992 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.618     7.610    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X36Y24         LUT3 (Prop_lut3_I0_O)        0.323     7.933 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.518     8.451    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I0_O)        0.326     8.777 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.162     8.939    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.063 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.185     9.248    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X38Y27         LUT3 (Prop_lut3_I2_O)        0.124     9.372 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_14/O
                         net (fo=1, routed)           0.736    10.108    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_20
    SLICE_X40Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.232 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=52, routed)          0.716    10.948    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/mmu_dcmode[0]
    SLICE_X43Y19         LUT4 (Prop_lut4_I3_O)        0.124    11.072 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_2__157/O
                         net (fo=2, routed)           0.538    11.610    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X42Y19         LUT4 (Prop_lut4_I2_O)        0.124    11.734 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=13, routed)          0.795    12.529    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/hit_fb
    SLICE_X36Y21         LUT6 (Prop_lut6_I3_O)        0.124    12.653 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_10__18/O
                         net (fo=2, routed)           0.620    13.273    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[3]_2
    SLICE_X28Y22         LUT6 (Prop_lut6_I1_O)        0.124    13.397 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_3__121/O
                         net (fo=5, routed)           0.762    14.159    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_24
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.124    14.283 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.763    15.046    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X28Y20         LUT6 (Prop_lut6_I4_O)        0.124    15.170 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.727    15.897    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dsync_e
    SLICE_X28Y19         LUT6 (Prop_lut6_I5_O)        0.124    16.021 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.844    16.865    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X16Y17         LUT4 (Prop_lut4_I3_O)        0.124    16.989 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.931    17.920    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X0Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.729    18.709    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X0Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.277    
                         clock uncertainty           -0.081    19.195    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.663    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.663    
                         arrival time                         -17.920    
  -------------------------------------------------------------------
                         slack                                  0.744    

Slack (MET) :             0.751ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.559ns  (logic 4.900ns (26.403%)  route 13.659ns (73.597%))
  Logic Levels:           23  (CARRY4=4 LUT2=1 LUT3=2 LUT4=4 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X28Y25         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.326 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=14, routed)          0.966     0.641    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[31]_3[2]
    SLICE_X29Y25         LUT5 (Prop_lut5_I1_O)        0.296     0.937 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.600     1.537    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X30Y25         LUT4 (Prop_lut4_I0_O)        0.124     1.661 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.661    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X30Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.174 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.174    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.291 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=2, routed)           0.902     3.193    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X34Y26         LUT5 (Prop_lut5_I2_O)        0.124     3.317 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__4/O
                         net (fo=22, routed)          0.761     4.078    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry1/_utlb_val/q_reg[0]
    SLICE_X40Y24         LUT6 (Prop_lut6_I3_O)        0.124     4.202 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[7]_i_3__20/O
                         net (fo=1, routed)           0.847     5.048    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[37]_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.149     5.197 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__35/O
                         net (fo=12, routed)          0.773     5.971    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[7]
    SLICE_X35Y23         LUT6 (Prop_lut6_I5_O)        0.332     6.303 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.303    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X35Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.835 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.835    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.992 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.618     7.610    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X36Y24         LUT3 (Prop_lut3_I0_O)        0.323     7.933 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.518     8.451    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I0_O)        0.326     8.777 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.162     8.939    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.063 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.185     9.248    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X38Y27         LUT3 (Prop_lut3_I2_O)        0.124     9.372 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_14/O
                         net (fo=1, routed)           0.736    10.108    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_20
    SLICE_X40Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.232 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=52, routed)          0.716    10.948    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/mmu_dcmode[0]
    SLICE_X43Y19         LUT4 (Prop_lut4_I3_O)        0.124    11.072 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_2__157/O
                         net (fo=2, routed)           0.538    11.610    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X42Y19         LUT4 (Prop_lut4_I2_O)        0.124    11.734 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=13, routed)          0.795    12.529    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/hit_fb
    SLICE_X36Y21         LUT6 (Prop_lut6_I3_O)        0.124    12.653 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_10__18/O
                         net (fo=2, routed)           0.620    13.273    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[3]_2
    SLICE_X28Y22         LUT6 (Prop_lut6_I1_O)        0.124    13.397 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_3__121/O
                         net (fo=5, routed)           0.762    14.159    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_24
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.124    14.283 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.763    15.046    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X28Y20         LUT6 (Prop_lut6_I4_O)        0.124    15.170 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.727    15.897    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dsync_e
    SLICE_X28Y19         LUT6 (Prop_lut6_I5_O)        0.124    16.021 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.691    16.712    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X45Y21         LUT4 (Prop_lut4_I3_O)        0.124    16.836 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__13/O
                         net (fo=2, routed)           0.978    17.814    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/q_reg[1][0]
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.179    
                         clock uncertainty           -0.081    19.097    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.565    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.565    
                         arrival time                         -17.814    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.751ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.559ns  (logic 4.900ns (26.403%)  route 13.659ns (73.597%))
  Logic Levels:           23  (CARRY4=4 LUT2=1 LUT3=2 LUT4=4 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X28Y25         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.326 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=14, routed)          0.966     0.641    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[31]_3[2]
    SLICE_X29Y25         LUT5 (Prop_lut5_I1_O)        0.296     0.937 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.600     1.537    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X30Y25         LUT4 (Prop_lut4_I0_O)        0.124     1.661 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.661    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X30Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.174 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.174    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.291 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=2, routed)           0.902     3.193    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X34Y26         LUT5 (Prop_lut5_I2_O)        0.124     3.317 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__4/O
                         net (fo=22, routed)          0.761     4.078    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry1/_utlb_val/q_reg[0]
    SLICE_X40Y24         LUT6 (Prop_lut6_I3_O)        0.124     4.202 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[7]_i_3__20/O
                         net (fo=1, routed)           0.847     5.048    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[37]_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.149     5.197 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__35/O
                         net (fo=12, routed)          0.773     5.971    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[7]
    SLICE_X35Y23         LUT6 (Prop_lut6_I5_O)        0.332     6.303 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.303    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X35Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.835 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.835    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.992 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.618     7.610    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X36Y24         LUT3 (Prop_lut3_I0_O)        0.323     7.933 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.518     8.451    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I0_O)        0.326     8.777 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.162     8.939    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.063 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.185     9.248    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X38Y27         LUT3 (Prop_lut3_I2_O)        0.124     9.372 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_14/O
                         net (fo=1, routed)           0.736    10.108    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_20
    SLICE_X40Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.232 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=52, routed)          0.716    10.948    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/mmu_dcmode[0]
    SLICE_X43Y19         LUT4 (Prop_lut4_I3_O)        0.124    11.072 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_2__157/O
                         net (fo=2, routed)           0.538    11.610    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X42Y19         LUT4 (Prop_lut4_I2_O)        0.124    11.734 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=13, routed)          0.795    12.529    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/hit_fb
    SLICE_X36Y21         LUT6 (Prop_lut6_I3_O)        0.124    12.653 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_10__18/O
                         net (fo=2, routed)           0.620    13.273    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[3]_2
    SLICE_X28Y22         LUT6 (Prop_lut6_I1_O)        0.124    13.397 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_3__121/O
                         net (fo=5, routed)           0.762    14.159    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_24
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.124    14.283 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.763    15.046    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X28Y20         LUT6 (Prop_lut6_I4_O)        0.124    15.170 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.727    15.897    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dsync_e
    SLICE_X28Y19         LUT6 (Prop_lut6_I5_O)        0.124    16.021 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.691    16.712    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X45Y21         LUT4 (Prop_lut4_I3_O)        0.124    16.836 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__13/O
                         net (fo=2, routed)           0.978    17.814    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/q_reg[1][0]
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.179    
                         clock uncertainty           -0.081    19.097    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.565    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.565    
                         arrival time                         -17.814    
  -------------------------------------------------------------------
                         slack                                  0.751    

Slack (MET) :             0.775ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.633ns  (logic 4.900ns (26.297%)  route 13.733ns (73.703%))
  Logic Levels:           23  (CARRY4=4 LUT2=1 LUT3=2 LUT4=4 LUT5=3 LUT6=9)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 18.709 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X28Y25         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.326 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=14, routed)          0.966     0.641    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[31]_3[2]
    SLICE_X29Y25         LUT5 (Prop_lut5_I1_O)        0.296     0.937 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.600     1.537    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X30Y25         LUT4 (Prop_lut4_I0_O)        0.124     1.661 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.661    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X30Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.174 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.174    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.291 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=2, routed)           0.902     3.193    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X34Y26         LUT5 (Prop_lut5_I2_O)        0.124     3.317 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__4/O
                         net (fo=22, routed)          0.761     4.078    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry1/_utlb_val/q_reg[0]
    SLICE_X40Y24         LUT6 (Prop_lut6_I3_O)        0.124     4.202 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[7]_i_3__20/O
                         net (fo=1, routed)           0.847     5.048    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[37]_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.149     5.197 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__35/O
                         net (fo=12, routed)          0.773     5.971    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[7]
    SLICE_X35Y23         LUT6 (Prop_lut6_I5_O)        0.332     6.303 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.303    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X35Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.835 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.835    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.992 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.618     7.610    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X36Y24         LUT3 (Prop_lut3_I0_O)        0.323     7.933 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.518     8.451    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I0_O)        0.326     8.777 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.162     8.939    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.063 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.185     9.248    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X38Y27         LUT3 (Prop_lut3_I2_O)        0.124     9.372 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_14/O
                         net (fo=1, routed)           0.736    10.108    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_20
    SLICE_X40Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.232 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=52, routed)          0.716    10.948    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/mmu_dcmode[0]
    SLICE_X43Y19         LUT4 (Prop_lut4_I3_O)        0.124    11.072 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_2__157/O
                         net (fo=2, routed)           0.538    11.610    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X42Y19         LUT4 (Prop_lut4_I2_O)        0.124    11.734 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=13, routed)          0.795    12.529    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/hit_fb
    SLICE_X36Y21         LUT6 (Prop_lut6_I3_O)        0.124    12.653 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_10__18/O
                         net (fo=2, routed)           0.620    13.273    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[3]_2
    SLICE_X28Y22         LUT6 (Prop_lut6_I1_O)        0.124    13.397 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_3__121/O
                         net (fo=5, routed)           0.762    14.159    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_24
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.124    14.283 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.763    15.046    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X28Y20         LUT6 (Prop_lut6_I4_O)        0.124    15.170 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.727    15.897    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dsync_e
    SLICE_X28Y19         LUT6 (Prop_lut6_I5_O)        0.124    16.021 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.844    16.865    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X16Y17         LUT4 (Prop_lut4_I3_O)        0.124    16.989 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.900    17.889    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X0Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.729    18.709    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X0Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.277    
                         clock uncertainty           -0.081    19.195    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.663    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.663    
                         arrival time                         -17.889    
  -------------------------------------------------------------------
                         slack                                  0.775    

Slack (MET) :             0.794ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.614ns  (logic 4.900ns (26.324%)  route 13.714ns (73.676%))
  Logic Levels:           23  (CARRY4=4 LUT2=1 LUT3=2 LUT4=4 LUT5=3 LUT6=9)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 18.709 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X28Y25         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.326 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=14, routed)          0.966     0.641    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[31]_3[2]
    SLICE_X29Y25         LUT5 (Prop_lut5_I1_O)        0.296     0.937 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.600     1.537    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X30Y25         LUT4 (Prop_lut4_I0_O)        0.124     1.661 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.661    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X30Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.174 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.174    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.291 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=2, routed)           0.902     3.193    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X34Y26         LUT5 (Prop_lut5_I2_O)        0.124     3.317 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__4/O
                         net (fo=22, routed)          0.761     4.078    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry1/_utlb_val/q_reg[0]
    SLICE_X40Y24         LUT6 (Prop_lut6_I3_O)        0.124     4.202 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[7]_i_3__20/O
                         net (fo=1, routed)           0.847     5.048    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[37]_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.149     5.197 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__35/O
                         net (fo=12, routed)          0.773     5.971    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[7]
    SLICE_X35Y23         LUT6 (Prop_lut6_I5_O)        0.332     6.303 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.303    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X35Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.835 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.835    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.992 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.618     7.610    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X36Y24         LUT3 (Prop_lut3_I0_O)        0.323     7.933 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.518     8.451    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I0_O)        0.326     8.777 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.162     8.939    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.063 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.185     9.248    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X38Y27         LUT3 (Prop_lut3_I2_O)        0.124     9.372 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_14/O
                         net (fo=1, routed)           0.736    10.108    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_20
    SLICE_X40Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.232 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=52, routed)          0.716    10.948    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/mmu_dcmode[0]
    SLICE_X43Y19         LUT4 (Prop_lut4_I3_O)        0.124    11.072 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_2__157/O
                         net (fo=2, routed)           0.538    11.610    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X42Y19         LUT4 (Prop_lut4_I2_O)        0.124    11.734 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=13, routed)          0.795    12.529    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/hit_fb
    SLICE_X36Y21         LUT6 (Prop_lut6_I3_O)        0.124    12.653 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_10__18/O
                         net (fo=2, routed)           0.620    13.273    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[3]_2
    SLICE_X28Y22         LUT6 (Prop_lut6_I1_O)        0.124    13.397 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_3__121/O
                         net (fo=5, routed)           0.762    14.159    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_24
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.124    14.283 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.763    15.046    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X28Y20         LUT6 (Prop_lut6_I4_O)        0.124    15.170 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.727    15.897    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dsync_e
    SLICE_X28Y19         LUT6 (Prop_lut6_I5_O)        0.124    16.021 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.683    16.704    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X21Y17         LUT4 (Prop_lut4_I3_O)        0.124    16.828 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__14/O
                         net (fo=2, routed)           1.042    17.870    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/q_reg[0][0]
    RAMB18_X0Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.729    18.709    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X0Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.277    
                         clock uncertainty           -0.081    19.195    
    RAMB18_X0Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.663    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.663    
                         arrival time                         -17.870    
  -------------------------------------------------------------------
                         slack                                  0.794    

Slack (MET) :             0.879ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.522ns  (logic 4.900ns (26.455%)  route 13.622ns (73.545%))
  Logic Levels:           23  (CARRY4=4 LUT2=1 LUT3=2 LUT4=4 LUT5=3 LUT6=9)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 18.702 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X28Y25         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.326 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=14, routed)          0.966     0.641    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[31]_3[2]
    SLICE_X29Y25         LUT5 (Prop_lut5_I1_O)        0.296     0.937 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.600     1.537    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X30Y25         LUT4 (Prop_lut4_I0_O)        0.124     1.661 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.661    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X30Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.174 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.174    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.291 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=2, routed)           0.902     3.193    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X34Y26         LUT5 (Prop_lut5_I2_O)        0.124     3.317 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__4/O
                         net (fo=22, routed)          0.761     4.078    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry1/_utlb_val/q_reg[0]
    SLICE_X40Y24         LUT6 (Prop_lut6_I3_O)        0.124     4.202 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[7]_i_3__20/O
                         net (fo=1, routed)           0.847     5.048    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[37]_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.149     5.197 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__35/O
                         net (fo=12, routed)          0.773     5.971    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[7]
    SLICE_X35Y23         LUT6 (Prop_lut6_I5_O)        0.332     6.303 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.303    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X35Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.835 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.835    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.992 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.618     7.610    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X36Y24         LUT3 (Prop_lut3_I0_O)        0.323     7.933 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.518     8.451    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I0_O)        0.326     8.777 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.162     8.939    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.063 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.185     9.248    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X38Y27         LUT3 (Prop_lut3_I2_O)        0.124     9.372 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_14/O
                         net (fo=1, routed)           0.736    10.108    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_20
    SLICE_X40Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.232 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=52, routed)          0.716    10.948    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/mmu_dcmode[0]
    SLICE_X43Y19         LUT4 (Prop_lut4_I3_O)        0.124    11.072 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_2__157/O
                         net (fo=2, routed)           0.538    11.610    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X42Y19         LUT4 (Prop_lut4_I2_O)        0.124    11.734 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=13, routed)          0.795    12.529    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/hit_fb
    SLICE_X36Y21         LUT6 (Prop_lut6_I3_O)        0.124    12.653 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_10__18/O
                         net (fo=2, routed)           0.620    13.273    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[3]_2
    SLICE_X28Y22         LUT6 (Prop_lut6_I1_O)        0.124    13.397 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_3__121/O
                         net (fo=5, routed)           0.762    14.159    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_24
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.124    14.283 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.763    15.046    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X28Y20         LUT6 (Prop_lut6_I4_O)        0.124    15.170 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.727    15.897    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dsync_e
    SLICE_X28Y19         LUT6 (Prop_lut6_I5_O)        0.124    16.021 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.741    16.762    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X18Y22         LUT4 (Prop_lut4_I3_O)        0.124    16.886 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__6/O
                         net (fo=2, routed)           0.891    17.778    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/q_reg[3][0]
    RAMB18_X0Y10         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.722    18.702    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_out1
    RAMB18_X0Y10         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.270    
                         clock uncertainty           -0.081    19.188    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.656    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.656    
                         arrival time                         -17.778    
  -------------------------------------------------------------------
                         slack                                  0.879    

Slack (MET) :             0.918ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.490ns  (logic 4.900ns (26.501%)  route 13.590ns (73.499%))
  Logic Levels:           23  (CARRY4=4 LUT2=1 LUT3=2 LUT4=4 LUT5=3 LUT6=9)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 18.709 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X28Y25         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.326 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=14, routed)          0.966     0.641    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[31]_3[2]
    SLICE_X29Y25         LUT5 (Prop_lut5_I1_O)        0.296     0.937 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.600     1.537    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X30Y25         LUT4 (Prop_lut4_I0_O)        0.124     1.661 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.661    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X30Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.174 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.174    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.291 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=2, routed)           0.902     3.193    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X34Y26         LUT5 (Prop_lut5_I2_O)        0.124     3.317 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__4/O
                         net (fo=22, routed)          0.761     4.078    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry1/_utlb_val/q_reg[0]
    SLICE_X40Y24         LUT6 (Prop_lut6_I3_O)        0.124     4.202 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[7]_i_3__20/O
                         net (fo=1, routed)           0.847     5.048    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[37]_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.149     5.197 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__35/O
                         net (fo=12, routed)          0.773     5.971    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[7]
    SLICE_X35Y23         LUT6 (Prop_lut6_I5_O)        0.332     6.303 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.303    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X35Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.835 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.835    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.992 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.618     7.610    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X36Y24         LUT3 (Prop_lut3_I0_O)        0.323     7.933 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.518     8.451    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I0_O)        0.326     8.777 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.162     8.939    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.063 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.185     9.248    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X38Y27         LUT3 (Prop_lut3_I2_O)        0.124     9.372 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_14/O
                         net (fo=1, routed)           0.736    10.108    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_20
    SLICE_X40Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.232 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=52, routed)          0.716    10.948    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/mmu_dcmode[0]
    SLICE_X43Y19         LUT4 (Prop_lut4_I3_O)        0.124    11.072 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_2__157/O
                         net (fo=2, routed)           0.538    11.610    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X42Y19         LUT4 (Prop_lut4_I2_O)        0.124    11.734 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=13, routed)          0.795    12.529    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/hit_fb
    SLICE_X36Y21         LUT6 (Prop_lut6_I3_O)        0.124    12.653 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_10__18/O
                         net (fo=2, routed)           0.620    13.273    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[3]_2
    SLICE_X28Y22         LUT6 (Prop_lut6_I1_O)        0.124    13.397 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_3__121/O
                         net (fo=5, routed)           0.762    14.159    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_24
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.124    14.283 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.763    15.046    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X28Y20         LUT6 (Prop_lut6_I4_O)        0.124    15.170 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.727    15.897    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dsync_e
    SLICE_X28Y19         LUT6 (Prop_lut6_I5_O)        0.124    16.021 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.683    16.704    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X21Y17         LUT4 (Prop_lut4_I3_O)        0.124    16.828 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__14/O
                         net (fo=2, routed)           0.918    17.745    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/q_reg[0][0]
    RAMB18_X0Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.729    18.709    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X0Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.277    
                         clock uncertainty           -0.081    19.195    
    RAMB18_X0Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.663    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.663    
                         arrival time                         -17.745    
  -------------------------------------------------------------------
                         slack                                  0.918    

Slack (MET) :             0.922ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.476ns  (logic 4.900ns (26.520%)  route 13.576ns (73.480%))
  Logic Levels:           23  (CARRY4=4 LUT2=1 LUT3=2 LUT4=4 LUT5=3 LUT6=9)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 18.699 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X28Y25         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.326 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=14, routed)          0.966     0.641    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[31]_3[2]
    SLICE_X29Y25         LUT5 (Prop_lut5_I1_O)        0.296     0.937 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.600     1.537    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X30Y25         LUT4 (Prop_lut4_I0_O)        0.124     1.661 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.661    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X30Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.174 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.174    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.291 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=2, routed)           0.902     3.193    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X34Y26         LUT5 (Prop_lut5_I2_O)        0.124     3.317 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__4/O
                         net (fo=22, routed)          0.761     4.078    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry1/_utlb_val/q_reg[0]
    SLICE_X40Y24         LUT6 (Prop_lut6_I3_O)        0.124     4.202 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[7]_i_3__20/O
                         net (fo=1, routed)           0.847     5.048    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[37]_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.149     5.197 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__35/O
                         net (fo=12, routed)          0.773     5.971    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[7]
    SLICE_X35Y23         LUT6 (Prop_lut6_I5_O)        0.332     6.303 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.303    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X35Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.835 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.835    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.992 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.618     7.610    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X36Y24         LUT3 (Prop_lut3_I0_O)        0.323     7.933 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.518     8.451    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I0_O)        0.326     8.777 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.162     8.939    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.063 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.185     9.248    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X38Y27         LUT3 (Prop_lut3_I2_O)        0.124     9.372 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_14/O
                         net (fo=1, routed)           0.736    10.108    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_20
    SLICE_X40Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.232 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=52, routed)          0.716    10.948    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/mmu_dcmode[0]
    SLICE_X43Y19         LUT4 (Prop_lut4_I3_O)        0.124    11.072 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_2__157/O
                         net (fo=2, routed)           0.538    11.610    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X42Y19         LUT4 (Prop_lut4_I2_O)        0.124    11.734 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=13, routed)          0.795    12.529    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/hit_fb
    SLICE_X36Y21         LUT6 (Prop_lut6_I3_O)        0.124    12.653 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_10__18/O
                         net (fo=2, routed)           0.620    13.273    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[3]_2
    SLICE_X28Y22         LUT6 (Prop_lut6_I1_O)        0.124    13.397 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_3__121/O
                         net (fo=5, routed)           0.762    14.159    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_24
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.124    14.283 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.763    15.046    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X28Y20         LUT6 (Prop_lut6_I4_O)        0.124    15.170 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.727    15.897    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dsync_e
    SLICE_X28Y19         LUT6 (Prop_lut6_I5_O)        0.124    16.021 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.880    16.900    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X16Y21         LUT4 (Prop_lut4_I3_O)        0.124    17.024 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__8/O
                         net (fo=2, routed)           0.707    17.732    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X0Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.719    18.699    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X0Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.267    
                         clock uncertainty           -0.081    19.185    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.653    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.653    
                         arrival time                         -17.732    
  -------------------------------------------------------------------
                         slack                                  0.922    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.104ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.141ns (73.018%)  route 0.052ns (26.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.637    -0.527    mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/clk_out1
    SLICE_X13Y15         FDRE                                         r  mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[27]/Q
                         net (fo=1, routed)           0.052    -0.334    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/wr_buf_b2eb_reg[27]
    SLICE_X12Y15         FDRE                                         r  mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.910    -0.763    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/clk_out1
    SLICE_X12Y15         FDRE                                         r  mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[27]/C
                         clock pessimism              0.250    -0.514    
    SLICE_X12Y15         FDRE (Hold_fdre_C_D)         0.076    -0.438    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[27]
  -------------------------------------------------------------------
                         required time                          0.438    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.104    

Slack (MET) :             0.120ns  (arrival time - required time)
  Source:                 debounce/shift_pb0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/pbtn_db_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.517%)  route 0.067ns (26.483%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X7Y7           FDRE                                         r  debounce/shift_pb0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  debounce/shift_pb0_reg[2]/Q
                         net (fo=2, routed)           0.067    -0.288    debounce/shift_pb00[3]
    SLICE_X6Y7           LUT5 (Prop_lut5_I1_O)        0.045    -0.243 r  debounce/pbtn_db[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    debounce/pbtn_db[0]_i_1_n_0
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.945    -0.728    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
                         clock pessimism              0.246    -0.483    
    SLICE_X6Y7           FDRE (Hold_fdre_C_D)         0.120    -0.363    debounce/pbtn_db_reg[0]
  -------------------------------------------------------------------
                         required time                          0.363    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.120    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/cpz/cpz_pc/_iqual_49/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.238ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.628    -0.536    mfp_sys/top/cpu/core/cpz/cpz_pc/_iqual_49/clk_out1
    SLICE_X13Y25         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/_iqual_49/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  mfp_sys/top/cpu/core/cpz/cpz_pc/_iqual_49/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.339    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/iqual_49
    SLICE_X13Y25         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.900    -0.773    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/clk_out1
    SLICE_X13Y25         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]/C
                         clock pessimism              0.238    -0.536    
    SLICE_X13Y25         FDRE (Hold_fdre_C_D)         0.075    -0.461    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_pm_dcmiss_pc/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.236ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.631    -0.533    mfp_sys/top/cpu/core/dcc/_dcc_pm_dcmiss_pc/clk_out1
    SLICE_X27Y19         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_pm_dcmiss_pc/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  mfp_sys/top/cpu/core/dcc/_dcc_pm_dcmiss_pc/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.336    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/dcc_pm_dcmiss_pc
    SLICE_X27Y19         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.905    -0.768    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/clk_out1
    SLICE_X27Y19         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[11]/C
                         clock pessimism              0.236    -0.533    
    SLICE_X27Y19         FDRE (Hold_fdre_C_D)         0.075    -0.458    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[11]
  -------------------------------------------------------------------
                         required time                          0.458    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.122ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[5]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.164ns (42.513%)  route 0.222ns (57.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.714ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.641    -0.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X10Y46         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.359 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[5]_rep__1/Q
                         net (fo=17, routed)          0.222    -0.137    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/HADDR_d_reg[9]_rep__0[3]
    RAMB18_X0Y18         RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.959    -0.714    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/clk_out1
    RAMB18_X0Y18         RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg/CLKARDCLK
                         clock pessimism              0.272    -0.442    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.259    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg
  -------------------------------------------------------------------
                         required time                          0.259    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.122    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.897%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.619    -0.545    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/clk_out1
    SLICE_X61Y25         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[38]/Q
                         net (fo=1, routed)           0.080    -0.324    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg_n_0_[38]
    SLICE_X60Y25         LUT3 (Prop_lut3_I0_O)        0.045    -0.279 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q[38]_i_1__20/O
                         net (fo=1, routed)           0.000    -0.279    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/D[38]
    SLICE_X60Y25         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.891    -0.782    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/clk_out1
    SLICE_X60Y25         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[38]/C
                         clock pessimism              0.251    -0.532    
    SLICE_X60Y25         FDRE (Hold_fdre_C_D)         0.121    -0.411    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[38]
  -------------------------------------------------------------------
                         required time                          0.411    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/sync_data_out_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_rdata_xx_31_0_/cregister/cregister/q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.247ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.638    -0.526    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/sync_data_out_/cregister/cregister/clk_out1
    SLICE_X24Y8          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/sync_data_out_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/sync_data_out_/cregister/cregister/q_reg[31]/Q
                         net (fo=1, routed)           0.053    -0.332    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/rx_if_data[18]
    SLICE_X25Y8          LUT3 (Prop_lut3_I1_O)        0.045    -0.287 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/q[31]_i_3__20/O
                         net (fo=1, routed)           0.000    -0.287    mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_rdata_xx_31_0_/cregister/cregister/fdc_rdata_nxt[31]
    SLICE_X25Y8          FDRE                                         r  mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_rdata_xx_31_0_/cregister/cregister/q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.914    -0.759    mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_rdata_xx_31_0_/cregister/cregister/clk_out1
    SLICE_X25Y8          FDRE                                         r  mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_rdata_xx_31_0_/cregister/cregister/q_reg[31]/C
                         clock pessimism              0.247    -0.513    
    SLICE_X25Y8          FDRE (Hold_fdre_C_D)         0.092    -0.421    mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_rdata_xx_31_0_/cregister/cregister/q_reg[31]
  -------------------------------------------------------------------
                         required time                          0.421    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 debounce/shift_pb4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/pbtn_db_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.246ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.670    -0.494    debounce/clk_out1
    SLICE_X0Y4           FDRE                                         r  debounce/shift_pb4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  debounce/shift_pb4_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.299    debounce/shift_pb4[3]
    SLICE_X1Y4           LUT5 (Prop_lut5_I0_O)        0.045    -0.254 r  debounce/pbtn_db[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    debounce/pbtn_db[4]_i_1_n_0
    SLICE_X1Y4           FDRE                                         r  debounce/pbtn_db_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.947    -0.726    debounce/clk_out1
    SLICE_X1Y4           FDRE                                         r  debounce/pbtn_db_reg[4]/C
                         clock pessimism              0.246    -0.481    
    SLICE_X1Y4           FDRE (Hold_fdre_C_D)         0.091    -0.390    debounce/pbtn_db_reg[4]
  -------------------------------------------------------------------
                         required time                          0.390    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_7_0_/cregister/cregister/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.635    -0.529    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_7_0_/cregister/cregister/clk_out1
    SLICE_X27Y13         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_7_0_/cregister/cregister/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_7_0_/cregister/cregister/q_reg[3]/Q
                         net (fo=1, routed)           0.057    -0.330    mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q_reg[7]_5[3]
    SLICE_X26Y13         LUT6 (Prop_lut6_I2_O)        0.045    -0.285 r  mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[3]_i_1__125/O
                         net (fo=1, routed)           0.000    -0.285    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/D[3]
    SLICE_X26Y13         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.910    -0.763    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/clk_out1
    SLICE_X26Y13         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[3]/C
                         clock pessimism              0.248    -0.516    
    SLICE_X26Y13         FDRE (Hold_fdre_C_D)         0.092    -0.424    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.424    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_15_8_/cregister/cregister/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.631    -0.533    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_15_8_/cregister/cregister/clk_out1
    SLICE_X13Y21         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_15_8_/cregister/cregister/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_15_8_/cregister/cregister/q_reg[4]/Q
                         net (fo=1, routed)           0.087    -0.305    mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q_reg[7]_3[4]
    SLICE_X12Y21         LUT6 (Prop_lut6_I2_O)        0.045    -0.260 r  mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[12]_i_1__68/O
                         net (fo=1, routed)           0.000    -0.260    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/D[12]
    SLICE_X12Y21         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.904    -0.769    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/clk_out1
    SLICE_X12Y21         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[12]/C
                         clock pessimism              0.250    -0.520    
    SLICE_X12Y21         FDRE (Hold_fdre_C_D)         0.120    -0.400    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.400    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.140    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y24     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X0Y25     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y15     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y16     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p1/ram_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y17     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y18     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p2/ram_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y0      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_0_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X2Y1      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p3/ram_reg_1_4/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y9      mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_0_5/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            3.363         20.000      16.637     RAMB36_X1Y10     mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/ram_p0/ram_reg_1_5/CLKARDCLK
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y23     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y23     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y21     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y21     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y21     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y21     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y22     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y22     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
Low Pulse Width   Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y22     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
Low Pulse Width   Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y22     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y21     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y21     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y21     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y21     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst0/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y22     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y22     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y22     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y22     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst1/mem_reg_0_127_0_0/LOW/CLK
High Pulse Width  Slow    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y23     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK
High Pulse Width  Fast    RAMS64E/CLK         n/a            1.250         10.000      8.750      SLICE_X38Y23     mfp_sys/top/cpu/dcache/wsram/d_wsram___inst2/mem_reg_0_127_0_0/HIGH/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.601ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.115ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.417ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.601ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/load_sys_regs_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/orientation270/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.021ns  (logic 0.580ns (6.430%)  route 8.441ns (93.570%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 11.858 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.820    -0.720    rojobot/inst/BOTREGIF/clk_in
    SLICE_X15Y4          FDCE                                         r  rojobot/inst/BOTREGIF/load_sys_regs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y4          FDCE (Prop_fdce_C_Q)         0.456    -0.264 r  rojobot/inst/BOTREGIF/load_sys_regs_reg/Q
                         net (fo=40, routed)          4.114     3.851    icon1/orientation270/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X8Y60          LUT4 (Prop_lut4_I3_O)        0.124     3.975 r  icon1/orientation270/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_REGCEAREGCE_cooolgate_en_gate_143/O
                         net (fo=1, routed)           4.326     8.301    icon1/orientation270/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_REGCEAREGCE_cooolgate_en_sig_76
    RAMB18_X0Y58         RAMB18E1                                     r  icon1/orientation270/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.545    11.858    icon1/orientation270/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y58         RAMB18E1                                     r  icon1/orientation270/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.480    12.338    
                         clock uncertainty           -0.076    12.262    
    RAMB18_X0Y58         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    11.902    icon1/orientation270/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.902    
                         arrival time                          -8.301    
  -------------------------------------------------------------------
                         slack                                  3.601    

Slack (MET) :             3.666ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/load_sys_regs_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/orientation180/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.956ns  (logic 0.580ns (6.476%)  route 8.376ns (93.524%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 11.858 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.820    -0.720    rojobot/inst/BOTREGIF/clk_in
    SLICE_X15Y4          FDCE                                         r  rojobot/inst/BOTREGIF/load_sys_regs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y4          FDCE (Prop_fdce_C_Q)         0.456    -0.264 r  rojobot/inst/BOTREGIF/load_sys_regs_reg/Q
                         net (fo=40, routed)          4.115     3.852    icon1/orientation180/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X8Y60          LUT4 (Prop_lut4_I3_O)        0.124     3.976 r  icon1/orientation180/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_REGCEAREGCE_cooolgate_en_gate_139/O
                         net (fo=1, routed)           4.260     8.236    icon1/orientation180/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_REGCEAREGCE_cooolgate_en_sig_74
    RAMB18_X0Y59         RAMB18E1                                     r  icon1/orientation180/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.545    11.858    icon1/orientation180/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y59         RAMB18E1                                     r  icon1/orientation180/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.480    12.338    
                         clock uncertainty           -0.076    12.262    
    RAMB18_X0Y59         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    11.902    icon1/orientation180/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.902    
                         arrival time                          -8.236    
  -------------------------------------------------------------------
                         slack                                  3.666    

Slack (MET) :             3.962ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/internal_reset_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.292ns  (logic 4.104ns (44.169%)  route 5.188ns (55.831%))
  Logic Levels:           6  (CARRY4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 12.006 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.863    -0.677    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.777 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[13]
                         net (fo=25, routed)          2.635     4.412    rojobot/inst/BOTCPU/move_type_lut/I1
    SLICE_X15Y1          LUT6 (Prop_lut6_I1_O)        0.124     4.536 f  rojobot/inst/BOTCPU/move_type_lut/LUT6/O
                         net (fo=4, routed)           0.644     5.180    rojobot/inst/BOTCPU/push_pop_lut/I2
    SLICE_X15Y1          LUT5 (Prop_lut5_I2_O)        0.149     5.329 f  rojobot/inst/BOTCPU/push_pop_lut/LUT5/O
                         net (fo=5, routed)           1.051     6.380    rojobot/inst/BOTCPU/pop_stack
    SLICE_X9Y3           LUT5 (Prop_lut5_I1_O)        0.332     6.712 r  rojobot/inst/BOTCPU/stack_loop[3].upper_stack.stack_pointer_lut/O
                         net (fo=1, routed)           0.000     6.712    rojobot/inst/BOTCPU/half_pointer_value_3
    SLICE_X9Y3           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.113 r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.stack_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.113    rojobot/inst/BOTCPU/stack_pointer_carry_3
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.384 r  rojobot/inst/BOTCPU/stack_loop[4].upper_stack.stack_muxcy_CARRY4/CO[0]
                         net (fo=2, routed)           0.857     8.241    rojobot/inst/BOTCPU/reset_lut/I2
    SLICE_X10Y4          LUT6 (Prop_lut6_I2_O)        0.373     8.614 r  rojobot/inst/BOTCPU/reset_lut/LUT6/O
                         net (fo=1, routed)           0.000     8.614    rojobot/inst/BOTCPU/internal_reset_value
    SLICE_X10Y4          FDRE                                         r  rojobot/inst/BOTCPU/internal_reset_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.693    12.006    rojobot/inst/BOTCPU/clk_in
    SLICE_X10Y4          FDRE                                         r  rojobot/inst/BOTCPU/internal_reset_flop/C
                         clock pessimism              0.568    12.574    
                         clock uncertainty           -0.076    12.497    
    SLICE_X10Y4          FDRE (Setup_fdre_C_D)        0.079    12.576    rojobot/inst/BOTCPU/internal_reset_flop
  -------------------------------------------------------------------
                         required time                         12.576    
                         arrival time                          -8.614    
  -------------------------------------------------------------------
                         slack                                  3.962    

Slack (MET) :             3.972ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/run_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.321ns  (logic 4.133ns (44.343%)  route 5.188ns (55.657%))
  Logic Levels:           6  (CARRY4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 12.006 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.863    -0.677    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.777 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[13]
                         net (fo=25, routed)          2.635     4.412    rojobot/inst/BOTCPU/move_type_lut/I1
    SLICE_X15Y1          LUT6 (Prop_lut6_I1_O)        0.124     4.536 f  rojobot/inst/BOTCPU/move_type_lut/LUT6/O
                         net (fo=4, routed)           0.644     5.180    rojobot/inst/BOTCPU/push_pop_lut/I2
    SLICE_X15Y1          LUT5 (Prop_lut5_I2_O)        0.149     5.329 f  rojobot/inst/BOTCPU/push_pop_lut/LUT5/O
                         net (fo=5, routed)           1.051     6.380    rojobot/inst/BOTCPU/pop_stack
    SLICE_X9Y3           LUT5 (Prop_lut5_I1_O)        0.332     6.712 r  rojobot/inst/BOTCPU/stack_loop[3].upper_stack.stack_pointer_lut/O
                         net (fo=1, routed)           0.000     6.712    rojobot/inst/BOTCPU/half_pointer_value_3
    SLICE_X9Y3           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.113 r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.stack_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.113    rojobot/inst/BOTCPU/stack_pointer_carry_3
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.384 f  rojobot/inst/BOTCPU/stack_loop[4].upper_stack.stack_muxcy_CARRY4/CO[0]
                         net (fo=2, routed)           0.857     8.241    rojobot/inst/BOTCPU/reset_lut/I2
    SLICE_X10Y4          LUT5 (Prop_lut5_I2_O)        0.402     8.643 r  rojobot/inst/BOTCPU/reset_lut/LUT5/O
                         net (fo=1, routed)           0.000     8.643    rojobot/inst/BOTCPU/run_value
    SLICE_X10Y4          FDRE                                         r  rojobot/inst/BOTCPU/run_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.693    12.006    rojobot/inst/BOTCPU/clk_in
    SLICE_X10Y4          FDRE                                         r  rojobot/inst/BOTCPU/run_flop/C
                         clock pessimism              0.568    12.574    
                         clock uncertainty           -0.076    12.497    
    SLICE_X10Y4          FDRE (Setup_fdre_C_D)        0.118    12.615    rojobot/inst/BOTCPU/run_flop
  -------------------------------------------------------------------
                         required time                         12.615    
                         arrival time                          -8.643    
  -------------------------------------------------------------------
                         slack                                  3.972    

Slack (MET) :             4.038ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/load_sys_regs_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/orientation315/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.760ns  (logic 0.580ns (6.621%)  route 8.180ns (93.379%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns = ( 12.034 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.820    -0.720    rojobot/inst/BOTREGIF/clk_in
    SLICE_X15Y4          FDCE                                         r  rojobot/inst/BOTREGIF/load_sys_regs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y4          FDCE (Prop_fdce_C_Q)         0.456    -0.264 r  rojobot/inst/BOTREGIF/load_sys_regs_reg/Q
                         net (fo=40, routed)          4.124     3.861    icon1/orientation315/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X8Y60          LUT4 (Prop_lut4_I3_O)        0.124     3.985 r  icon1/orientation315/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_REGCEAREGCE_cooolgate_en_gate_145/O
                         net (fo=1, routed)           4.055     8.040    icon1/orientation315/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_REGCEAREGCE_cooolgate_en_sig_77
    RAMB18_X0Y61         RAMB18E1                                     r  icon1/orientation315/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.721    12.034    icon1/orientation315/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y61         RAMB18E1                                     r  icon1/orientation315/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.480    12.515    
                         clock uncertainty           -0.076    12.438    
    RAMB18_X0Y61         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    12.078    icon1/orientation315/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         12.078    
                         arrival time                          -8.040    
  -------------------------------------------------------------------
                         slack                                  4.038    

Slack (MET) :             4.155ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/address_loop[9].pc_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.081ns  (logic 4.275ns (47.076%)  route 4.806ns (52.924%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 12.006 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.863    -0.677    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.777 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[13]
                         net (fo=25, routed)          2.635     4.412    rojobot/inst/BOTCPU/move_type_lut/I1
    SLICE_X15Y1          LUT5 (Prop_lut5_I1_O)        0.152     4.564 f  rojobot/inst/BOTCPU/move_type_lut/LUT5/O
                         net (fo=2, routed)           0.849     5.413    rojobot/inst/BOTCPU/pc_mode1_lut/I1
    SLICE_X15Y1          LUT5 (Prop_lut5_I1_O)        0.362     5.775 r  rojobot/inst/BOTCPU/pc_mode1_lut/LUT5/O
                         net (fo=13, routed)          1.322     7.097    rojobot/inst/BOTCPU/p_0_in
    SLICE_X11Y1          LUT6 (Prop_lut6_I3_O)        0.327     7.424 r  rojobot/inst/BOTCPU/address_loop[0].lsb_pc.high_int_vector.pc_lut/O
                         net (fo=1, routed)           0.000     7.424    rojobot/inst/BOTCPU/half_pc_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.956 r  rojobot/inst/BOTCPU/address_loop[0].lsb_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.956    rojobot/inst/BOTCPU/carry_pc_3
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.070 r  rojobot/inst/BOTCPU/address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.070    rojobot/inst/BOTCPU/carry_pc_7
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.404 r  rojobot/inst/BOTCPU/address_loop[8].upper_pc.mid_pc.pc_muxcy_CARRY4/O[1]
                         net (fo=1, routed)           0.000     8.404    rojobot/inst/BOTCPU/pc_value_9
    SLICE_X11Y3          FDRE                                         r  rojobot/inst/BOTCPU/address_loop[9].pc_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.693    12.006    rojobot/inst/BOTCPU/clk_in
    SLICE_X11Y3          FDRE                                         r  rojobot/inst/BOTCPU/address_loop[9].pc_flop/C
                         clock pessimism              0.568    12.574    
                         clock uncertainty           -0.076    12.497    
    SLICE_X11Y3          FDRE (Setup_fdre_C_D)        0.062    12.559    rojobot/inst/BOTCPU/address_loop[9].pc_flop
  -------------------------------------------------------------------
                         required time                         12.559    
                         arrival time                          -8.404    
  -------------------------------------------------------------------
                         slack                                  4.155    

Slack (MET) :             4.176ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/address_loop[11].pc_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.060ns  (logic 4.254ns (46.954%)  route 4.806ns (53.046%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 12.006 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.863    -0.677    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.777 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[13]
                         net (fo=25, routed)          2.635     4.412    rojobot/inst/BOTCPU/move_type_lut/I1
    SLICE_X15Y1          LUT5 (Prop_lut5_I1_O)        0.152     4.564 f  rojobot/inst/BOTCPU/move_type_lut/LUT5/O
                         net (fo=2, routed)           0.849     5.413    rojobot/inst/BOTCPU/pc_mode1_lut/I1
    SLICE_X15Y1          LUT5 (Prop_lut5_I1_O)        0.362     5.775 r  rojobot/inst/BOTCPU/pc_mode1_lut/LUT5/O
                         net (fo=13, routed)          1.322     7.097    rojobot/inst/BOTCPU/p_0_in
    SLICE_X11Y1          LUT6 (Prop_lut6_I3_O)        0.327     7.424 r  rojobot/inst/BOTCPU/address_loop[0].lsb_pc.high_int_vector.pc_lut/O
                         net (fo=1, routed)           0.000     7.424    rojobot/inst/BOTCPU/half_pc_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.956 r  rojobot/inst/BOTCPU/address_loop[0].lsb_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.956    rojobot/inst/BOTCPU/carry_pc_3
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.070 r  rojobot/inst/BOTCPU/address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.070    rojobot/inst/BOTCPU/carry_pc_7
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.383 r  rojobot/inst/BOTCPU/address_loop[8].upper_pc.mid_pc.pc_muxcy_CARRY4/O[3]
                         net (fo=1, routed)           0.000     8.383    rojobot/inst/BOTCPU/pc_value_11
    SLICE_X11Y3          FDRE                                         r  rojobot/inst/BOTCPU/address_loop[11].pc_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.693    12.006    rojobot/inst/BOTCPU/clk_in
    SLICE_X11Y3          FDRE                                         r  rojobot/inst/BOTCPU/address_loop[11].pc_flop/C
                         clock pessimism              0.568    12.574    
                         clock uncertainty           -0.076    12.497    
    SLICE_X11Y3          FDRE (Setup_fdre_C_D)        0.062    12.559    rojobot/inst/BOTCPU/address_loop[11].pc_flop
  -------------------------------------------------------------------
                         required time                         12.559    
                         arrival time                          -8.383    
  -------------------------------------------------------------------
                         slack                                  4.176    

Slack (MET) :             4.250ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/address_loop[10].pc_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.986ns  (logic 4.180ns (46.517%)  route 4.806ns (53.483%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 12.006 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.863    -0.677    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.777 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[13]
                         net (fo=25, routed)          2.635     4.412    rojobot/inst/BOTCPU/move_type_lut/I1
    SLICE_X15Y1          LUT5 (Prop_lut5_I1_O)        0.152     4.564 f  rojobot/inst/BOTCPU/move_type_lut/LUT5/O
                         net (fo=2, routed)           0.849     5.413    rojobot/inst/BOTCPU/pc_mode1_lut/I1
    SLICE_X15Y1          LUT5 (Prop_lut5_I1_O)        0.362     5.775 r  rojobot/inst/BOTCPU/pc_mode1_lut/LUT5/O
                         net (fo=13, routed)          1.322     7.097    rojobot/inst/BOTCPU/p_0_in
    SLICE_X11Y1          LUT6 (Prop_lut6_I3_O)        0.327     7.424 r  rojobot/inst/BOTCPU/address_loop[0].lsb_pc.high_int_vector.pc_lut/O
                         net (fo=1, routed)           0.000     7.424    rojobot/inst/BOTCPU/half_pc_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.956 r  rojobot/inst/BOTCPU/address_loop[0].lsb_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.956    rojobot/inst/BOTCPU/carry_pc_3
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.070 r  rojobot/inst/BOTCPU/address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.070    rojobot/inst/BOTCPU/carry_pc_7
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.309 r  rojobot/inst/BOTCPU/address_loop[8].upper_pc.mid_pc.pc_muxcy_CARRY4/O[2]
                         net (fo=1, routed)           0.000     8.309    rojobot/inst/BOTCPU/pc_value_10
    SLICE_X11Y3          FDRE                                         r  rojobot/inst/BOTCPU/address_loop[10].pc_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.693    12.006    rojobot/inst/BOTCPU/clk_in
    SLICE_X11Y3          FDRE                                         r  rojobot/inst/BOTCPU/address_loop[10].pc_flop/C
                         clock pessimism              0.568    12.574    
                         clock uncertainty           -0.076    12.497    
    SLICE_X11Y3          FDRE (Setup_fdre_C_D)        0.062    12.559    rojobot/inst/BOTCPU/address_loop[10].pc_flop
  -------------------------------------------------------------------
                         required time                         12.559    
                         arrival time                          -8.309    
  -------------------------------------------------------------------
                         slack                                  4.250    

Slack (MET) :             4.266ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/address_loop[8].pc_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.970ns  (logic 4.164ns (46.421%)  route 4.806ns (53.579%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 12.006 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.863    -0.677    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.777 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[13]
                         net (fo=25, routed)          2.635     4.412    rojobot/inst/BOTCPU/move_type_lut/I1
    SLICE_X15Y1          LUT5 (Prop_lut5_I1_O)        0.152     4.564 f  rojobot/inst/BOTCPU/move_type_lut/LUT5/O
                         net (fo=2, routed)           0.849     5.413    rojobot/inst/BOTCPU/pc_mode1_lut/I1
    SLICE_X15Y1          LUT5 (Prop_lut5_I1_O)        0.362     5.775 r  rojobot/inst/BOTCPU/pc_mode1_lut/LUT5/O
                         net (fo=13, routed)          1.322     7.097    rojobot/inst/BOTCPU/p_0_in
    SLICE_X11Y1          LUT6 (Prop_lut6_I3_O)        0.327     7.424 r  rojobot/inst/BOTCPU/address_loop[0].lsb_pc.high_int_vector.pc_lut/O
                         net (fo=1, routed)           0.000     7.424    rojobot/inst/BOTCPU/half_pc_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.956 r  rojobot/inst/BOTCPU/address_loop[0].lsb_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.956    rojobot/inst/BOTCPU/carry_pc_3
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.070 r  rojobot/inst/BOTCPU/address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.070    rojobot/inst/BOTCPU/carry_pc_7
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.293 r  rojobot/inst/BOTCPU/address_loop[8].upper_pc.mid_pc.pc_muxcy_CARRY4/O[0]
                         net (fo=1, routed)           0.000     8.293    rojobot/inst/BOTCPU/pc_value_8
    SLICE_X11Y3          FDRE                                         r  rojobot/inst/BOTCPU/address_loop[8].pc_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.693    12.006    rojobot/inst/BOTCPU/clk_in
    SLICE_X11Y3          FDRE                                         r  rojobot/inst/BOTCPU/address_loop[8].pc_flop/C
                         clock pessimism              0.568    12.574    
                         clock uncertainty           -0.076    12.497    
    SLICE_X11Y3          FDRE (Setup_fdre_C_D)        0.062    12.559    rojobot/inst/BOTCPU/address_loop[8].pc_flop
  -------------------------------------------------------------------
                         required time                         12.559    
                         arrival time                          -8.293    
  -------------------------------------------------------------------
                         slack                                  4.266    

Slack (MET) :             4.270ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/address_loop[5].pc_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.967ns  (logic 4.161ns (46.404%)  route 4.806ns (53.596%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 12.007 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.076ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.136ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.863    -0.677    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.777 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[13]
                         net (fo=25, routed)          2.635     4.412    rojobot/inst/BOTCPU/move_type_lut/I1
    SLICE_X15Y1          LUT5 (Prop_lut5_I1_O)        0.152     4.564 f  rojobot/inst/BOTCPU/move_type_lut/LUT5/O
                         net (fo=2, routed)           0.849     5.413    rojobot/inst/BOTCPU/pc_mode1_lut/I1
    SLICE_X15Y1          LUT5 (Prop_lut5_I1_O)        0.362     5.775 r  rojobot/inst/BOTCPU/pc_mode1_lut/LUT5/O
                         net (fo=13, routed)          1.322     7.097    rojobot/inst/BOTCPU/p_0_in
    SLICE_X11Y1          LUT6 (Prop_lut6_I3_O)        0.327     7.424 r  rojobot/inst/BOTCPU/address_loop[0].lsb_pc.high_int_vector.pc_lut/O
                         net (fo=1, routed)           0.000     7.424    rojobot/inst/BOTCPU/half_pc_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.956 r  rojobot/inst/BOTCPU/address_loop[0].lsb_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.956    rojobot/inst/BOTCPU/carry_pc_3
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.290 r  rojobot/inst/BOTCPU/address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4/O[1]
                         net (fo=1, routed)           0.000     8.290    rojobot/inst/BOTCPU/pc_value_5
    SLICE_X11Y2          FDRE                                         r  rojobot/inst/BOTCPU/address_loop[5].pc_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.694    12.007    rojobot/inst/BOTCPU/clk_in
    SLICE_X11Y2          FDRE                                         r  rojobot/inst/BOTCPU/address_loop[5].pc_flop/C
                         clock pessimism              0.568    12.575    
                         clock uncertainty           -0.076    12.498    
    SLICE_X11Y2          FDRE (Setup_fdre_C_D)        0.062    12.560    rojobot/inst/BOTCPU/address_loop[5].pc_flop
  -------------------------------------------------------------------
                         required time                         12.560    
                         arrival time                          -8.290    
  -------------------------------------------------------------------
                         slack                                  4.270    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/MapY_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.719%)  route 0.214ns (60.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.641    -0.523    rojobot/inst/BOTREGIF/clk_in
    SLICE_X9Y5           FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  rojobot/inst/BOTREGIF/MapY_reg[2]/Q
                         net (fo=1, routed)           0.214    -0.168    world_map/addra[9]
    RAMB36_X0Y1          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.957    -0.716    world_map/clka
    RAMB36_X0Y1          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.251    -0.465    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.282    world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.282    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.115ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/address_loop[5].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_high/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.119%)  route 0.130ns (47.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.642    -0.522    rojobot/inst/BOTCPU/clk_in
    SLICE_X11Y2          FDRE                                         r  rojobot/inst/BOTCPU/address_loop[5].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  rojobot/inst/BOTCPU/address_loop[5].pc_flop/Q
                         net (fo=3, routed)           0.130    -0.251    rojobot/inst/BOTCPU/stack_ram_high/DIA1
    SLICE_X8Y3           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X8Y3           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMA_D1/CLK
                         clock pessimism              0.272    -0.486    
    SLICE_X8Y3           RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120    -0.366    rojobot/inst/BOTCPU/stack_ram_high/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.366    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.115    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_high/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.142%)  route 0.298ns (67.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.641    -0.523    rojobot/inst/BOTCPU/clk_in
    SLICE_X9Y3           FDRE                                         r  rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.298    -0.084    rojobot/inst/BOTCPU/stack_ram_high/ADDRD1
    SLICE_X8Y3           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X8Y3           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMA/CLK
                         clock pessimism              0.248    -0.510    
    SLICE_X8Y3           RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.201    rojobot/inst/BOTCPU/stack_ram_high/RAMA
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_high/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.142%)  route 0.298ns (67.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.641    -0.523    rojobot/inst/BOTCPU/clk_in
    SLICE_X9Y3           FDRE                                         r  rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.298    -0.084    rojobot/inst/BOTCPU/stack_ram_high/ADDRD1
    SLICE_X8Y3           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X8Y3           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMA_D1/CLK
                         clock pessimism              0.248    -0.510    
    SLICE_X8Y3           RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.201    rojobot/inst/BOTCPU/stack_ram_high/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_high/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.142%)  route 0.298ns (67.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.641    -0.523    rojobot/inst/BOTCPU/clk_in
    SLICE_X9Y3           FDRE                                         r  rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.298    -0.084    rojobot/inst/BOTCPU/stack_ram_high/ADDRD1
    SLICE_X8Y3           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X8Y3           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMB/CLK
                         clock pessimism              0.248    -0.510    
    SLICE_X8Y3           RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.201    rojobot/inst/BOTCPU/stack_ram_high/RAMB
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_high/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.142%)  route 0.298ns (67.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.641    -0.523    rojobot/inst/BOTCPU/clk_in
    SLICE_X9Y3           FDRE                                         r  rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.298    -0.084    rojobot/inst/BOTCPU/stack_ram_high/ADDRD1
    SLICE_X8Y3           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X8Y3           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMB_D1/CLK
                         clock pessimism              0.248    -0.510    
    SLICE_X8Y3           RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.201    rojobot/inst/BOTCPU/stack_ram_high/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_high/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.142%)  route 0.298ns (67.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.641    -0.523    rojobot/inst/BOTCPU/clk_in
    SLICE_X9Y3           FDRE                                         r  rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.298    -0.084    rojobot/inst/BOTCPU/stack_ram_high/ADDRD1
    SLICE_X8Y3           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X8Y3           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMC/CLK
                         clock pessimism              0.248    -0.510    
    SLICE_X8Y3           RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.201    rojobot/inst/BOTCPU/stack_ram_high/RAMC
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_high/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.142%)  route 0.298ns (67.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.641    -0.523    rojobot/inst/BOTCPU/clk_in
    SLICE_X9Y3           FDRE                                         r  rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.298    -0.084    rojobot/inst/BOTCPU/stack_ram_high/ADDRD1
    SLICE_X8Y3           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X8Y3           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMC_D1/CLK
                         clock pessimism              0.248    -0.510    
    SLICE_X8Y3           RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.201    rojobot/inst/BOTCPU/stack_ram_high/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_high/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.142%)  route 0.298ns (67.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.641    -0.523    rojobot/inst/BOTCPU/clk_in
    SLICE_X9Y3           FDRE                                         r  rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.298    -0.084    rojobot/inst/BOTCPU/stack_ram_high/ADDRD1
    SLICE_X8Y3           RAMS32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X8Y3           RAMS32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMD/CLK
                         clock pessimism              0.248    -0.510    
    SLICE_X8Y3           RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.201    rojobot/inst/BOTCPU/stack_ram_high/RAMD
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_high/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.142%)  route 0.298ns (67.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.641    -0.523    rojobot/inst/BOTCPU/clk_in
    SLICE_X9Y3           FDRE                                         r  rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.298    -0.084    rojobot/inst/BOTCPU/stack_ram_high/ADDRD1
    SLICE_X8Y3           RAMS32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X8Y3           RAMS32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMD_D1/CLK
                         clock pessimism              0.248    -0.510    
    SLICE_X8Y3           RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.201    rojobot/inst/BOTCPU/stack_ram_high/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.201    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.117    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out2_clk_wiz_0_1
Waveform(ns):       { 0.000 6.667 }
Period(ns):         13.333
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X0Y60     icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB18_X0Y60     icon1/orientation0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X0Y56     icon1/orientation135/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB18_X0Y56     icon1/orientation135/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X0Y59     icon1/orientation180/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB18_X0Y59     icon1/orientation180/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X0Y57     icon1/orientation225/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB18_X0Y57     icon1/orientation225/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         13.333      10.757     RAMB18_X0Y58     icon1/orientation270/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         13.333      10.757     RAMB18_X0Y58     icon1/orientation270/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Max Period        n/a     MMCME2_ADV/CLKOUT1  n/a            213.360       13.333      200.027    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X8Y3       rojobot/inst/BOTCPU/stack_ram_high/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X8Y3       rojobot/inst/BOTCPU/stack_ram_high/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X8Y3       rojobot/inst/BOTCPU/stack_ram_high/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X8Y3       rojobot/inst/BOTCPU/stack_ram_high/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X8Y3       rojobot/inst/BOTCPU/stack_ram_high/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X8Y3       rojobot/inst/BOTCPU/stack_ram_high/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         6.667       5.417      SLICE_X8Y3       rojobot/inst/BOTCPU/stack_ram_high/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         6.667       5.417      SLICE_X8Y3       rojobot/inst/BOTCPU/stack_ram_high/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X10Y3      rojobot/inst/BOTCPU/stack_ram_low/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         6.667       5.417      SLICE_X10Y3      rojobot/inst/BOTCPU/stack_ram_low/RAMA_D1/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X12Y1      rojobot/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X12Y1      rojobot/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X12Y1      rojobot/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X12Y1      rojobot/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMB/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X12Y1      rojobot/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMC/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X12Y1      rojobot/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMC/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X12Y1      rojobot/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMD/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X12Y1      rojobot/inst/BOTCPU/data_path_loop[0].small_spm.small_spm_ram.spm_ram/RAMD/CLK
High Pulse Width  Slow    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X10Y1      rojobot/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK
High Pulse Width  Fast    RAMD64E/CLK         n/a            1.250         6.667       5.417      SLICE_X10Y1      rojobot/inst/BOTCPU/data_path_loop[4].small_spm.small_spm_ram.spm_ram/RAMA/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y18   clk_wiz_0/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  clk_wiz_0/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.850ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.850ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/BotInfo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.430ns  (logic 0.828ns (34.078%)  route 1.602ns (65.922%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 18.671 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 12.613 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.819    12.613    rojobot/inst/BOTREGIF/clk_in
    SLICE_X17Y4          FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y4          FDCE (Prop_fdce_C_Q)         0.456    13.069 r  rojobot/inst/BOTREGIF/BotInfo_reg[0]/Q
                         net (fo=3, routed)           0.441    13.510    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[0]
    SLICE_X14Y4          LUT5 (Prop_lut5_I0_O)        0.124    13.634 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_3/O
                         net (fo=1, routed)           0.865    14.499    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_3_n_0
    SLICE_X15Y4          LUT6 (Prop_lut6_I0_O)        0.124    14.623 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_2/O
                         net (fo=1, routed)           0.295    14.918    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_2_n_0
    SLICE_X15Y5          LUT6 (Prop_lut6_I5_O)        0.124    15.042 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_1/O
                         net (fo=1, routed)           0.000    15.042    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][0]
    SLICE_X15Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.692    18.671    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X15Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/C
                         clock pessimism              0.395    19.067    
                         clock uncertainty           -0.203    18.863    
    SLICE_X15Y5          FDCE (Setup_fdce_C_D)        0.029    18.892    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]
  -------------------------------------------------------------------
                         required time                         18.892    
                         arrival time                         -15.042    
  -------------------------------------------------------------------
                         slack                                  3.850    

Slack (MET) :             3.911ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/BotInfo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.418ns  (logic 0.642ns (26.554%)  route 1.776ns (73.446%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 18.671 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.722ns = ( 12.612 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.818    12.612    rojobot/inst/BOTREGIF/clk_in
    SLICE_X8Y10          FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDCE (Prop_fdce_C_Q)         0.518    13.130 r  rojobot/inst/BOTREGIF/BotInfo_reg[1]/Q
                         net (fo=3, routed)           1.776    14.905    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[1]
    SLICE_X8Y6           LUT6 (Prop_lut6_I2_O)        0.124    15.029 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[1]_i_1/O
                         net (fo=1, routed)           0.000    15.029    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][1]
    SLICE_X8Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.692    18.671    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/C
                         clock pessimism              0.395    19.067    
                         clock uncertainty           -0.203    18.863    
    SLICE_X8Y6           FDCE (Setup_fdce_C_D)        0.077    18.940    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]
  -------------------------------------------------------------------
                         required time                         18.940    
                         arrival time                         -15.029    
  -------------------------------------------------------------------
                         slack                                  3.911    

Slack (MET) :             3.946ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/LocY_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.380ns  (logic 0.718ns (30.164%)  route 1.662ns (69.836%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 12.613 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.819    12.613    rojobot/inst/BOTREGIF/clk_in
    SLICE_X11Y7          FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.419    13.032 r  rojobot/inst/BOTREGIF/LocY_reg[0]/Q
                         net (fo=5, routed)           1.662    14.694    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[0]
    SLICE_X8Y9           LUT5 (Prop_lut5_I2_O)        0.299    14.993 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[16]_i_1/O
                         net (fo=1, routed)           0.000    14.993    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][16]
    SLICE_X8Y9           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y9           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]/C
                         clock pessimism              0.395    19.065    
                         clock uncertainty           -0.203    18.861    
    SLICE_X8Y9           FDCE (Setup_fdce_C_D)        0.077    18.938    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]
  -------------------------------------------------------------------
                         required time                         18.938    
                         arrival time                         -14.993    
  -------------------------------------------------------------------
                         slack                                  3.946    

Slack (MET) :             3.963ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/LocX_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.367ns  (logic 0.580ns (24.507%)  route 1.787ns (75.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 18.671 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 12.613 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.819    12.613    rojobot/inst/BOTREGIF/clk_in
    SLICE_X9Y7           FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDCE (Prop_fdce_C_Q)         0.456    13.069 r  rojobot/inst/BOTREGIF/LocX_reg[3]/Q
                         net (fo=2, routed)           1.787    14.855    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[3]
    SLICE_X10Y7          LUT5 (Prop_lut5_I2_O)        0.124    14.979 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[27]_i_1/O
                         net (fo=1, routed)           0.000    14.979    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][27]
    SLICE_X10Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.692    18.671    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/C
                         clock pessimism              0.395    19.067    
                         clock uncertainty           -0.203    18.863    
    SLICE_X10Y7          FDCE (Setup_fdce_C_D)        0.079    18.942    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]
  -------------------------------------------------------------------
                         required time                         18.942    
                         arrival time                         -14.979    
  -------------------------------------------------------------------
                         slack                                  3.963    

Slack (MET) :             3.995ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/LocX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.335ns  (logic 0.580ns (24.837%)  route 1.755ns (75.163%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 18.671 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 12.613 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.819    12.613    rojobot/inst/BOTREGIF/clk_in
    SLICE_X11Y7          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.456    13.069 r  rojobot/inst/BOTREGIF/LocX_reg[4]/Q
                         net (fo=2, routed)           1.755    14.824    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[4]
    SLICE_X10Y7          LUT5 (Prop_lut5_I2_O)        0.124    14.948 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[28]_i_1/O
                         net (fo=1, routed)           0.000    14.948    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][28]
    SLICE_X10Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.692    18.671    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]/C
                         clock pessimism              0.395    19.067    
                         clock uncertainty           -0.203    18.863    
    SLICE_X10Y7          FDCE (Setup_fdce_C_D)        0.079    18.942    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]
  -------------------------------------------------------------------
                         required time                         18.942    
                         arrival time                         -14.948    
  -------------------------------------------------------------------
                         slack                                  3.995    

Slack (MET) :             4.017ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/LocY_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.310ns  (logic 0.716ns (30.994%)  route 1.594ns (69.006%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 18.670 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 12.613 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.819    12.613    rojobot/inst/BOTREGIF/clk_in
    SLICE_X11Y7          FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.419    13.032 r  rojobot/inst/BOTREGIF/LocY_reg[4]/Q
                         net (fo=2, routed)           1.594    14.626    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[4]
    SLICE_X10Y9          LUT5 (Prop_lut5_I2_O)        0.297    14.923 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[20]_i_1/O
                         net (fo=1, routed)           0.000    14.923    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][20]
    SLICE_X10Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.691    18.670    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/C
                         clock pessimism              0.395    19.066    
                         clock uncertainty           -0.203    18.862    
    SLICE_X10Y9          FDCE (Setup_fdce_C_D)        0.077    18.939    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]
  -------------------------------------------------------------------
                         required time                         18.939    
                         arrival time                         -14.923    
  -------------------------------------------------------------------
                         slack                                  4.017    

Slack (MET) :             4.049ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/Sensors_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.227ns  (logic 0.580ns (26.040%)  route 1.647ns (73.960%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 12.613 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.819    12.613    rojobot/inst/BOTREGIF/clk_in
    SLICE_X17Y4          FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y4          FDCE (Prop_fdce_C_Q)         0.456    13.069 r  rojobot/inst/BOTREGIF/Sensors_reg[4]/Q
                         net (fo=1, routed)           1.647    14.716    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[4]
    SLICE_X20Y3          LUT6 (Prop_lut6_I5_O)        0.124    14.840 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[12]_i_1/O
                         net (fo=1, routed)           0.000    14.840    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][12]
    SLICE_X20Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.689    18.668    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X20Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/C
                         clock pessimism              0.395    19.064    
                         clock uncertainty           -0.203    18.860    
    SLICE_X20Y3          FDCE (Setup_fdce_C_D)        0.029    18.889    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]
  -------------------------------------------------------------------
                         required time                         18.889    
                         arrival time                         -14.840    
  -------------------------------------------------------------------
                         slack                                  4.049    

Slack (MET) :             4.050ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/LocX_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.232ns  (logic 0.580ns (25.983%)  route 1.652ns (74.017%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 18.671 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 12.613 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.819    12.613    rojobot/inst/BOTREGIF/clk_in
    SLICE_X11Y7          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.456    13.069 r  rojobot/inst/BOTREGIF/LocX_reg[0]/Q
                         net (fo=2, routed)           1.652    14.721    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[0]
    SLICE_X15Y5          LUT5 (Prop_lut5_I2_O)        0.124    14.845 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[24]_i_1/O
                         net (fo=1, routed)           0.000    14.845    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][24]
    SLICE_X15Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.692    18.671    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X15Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]/C
                         clock pessimism              0.395    19.067    
                         clock uncertainty           -0.203    18.863    
    SLICE_X15Y5          FDCE (Setup_fdce_C_D)        0.031    18.894    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]
  -------------------------------------------------------------------
                         required time                         18.894    
                         arrival time                         -14.845    
  -------------------------------------------------------------------
                         slack                                  4.050    

Slack (MET) :             4.051ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/upd_sysregs_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            IO_BotUpdt_Sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.225ns  (logic 0.580ns (26.072%)  route 1.645ns (73.928%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 12.614 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.820    12.614    rojobot/inst/BOTREGIF/clk_in
    SLICE_X15Y4          FDCE                                         r  rojobot/inst/BOTREGIF/upd_sysregs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y4          FDCE (Prop_fdce_C_Q)         0.456    13.070 r  rojobot/inst/BOTREGIF/upd_sysregs_reg/Q
                         net (fo=2, routed)           1.645    14.714    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/upd_sysregs
    SLICE_X18Y3          LUT3 (Prop_lut3_I1_O)        0.124    14.838 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotUpdt_Sync_i_1/O
                         net (fo=1, routed)           0.000    14.838    mfp_sys_n_1
    SLICE_X18Y3          FDRE                                         r  IO_BotUpdt_Sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.689    18.668    clk_out1
    SLICE_X18Y3          FDRE                                         r  IO_BotUpdt_Sync_reg/C
                         clock pessimism              0.395    19.064    
                         clock uncertainty           -0.203    18.860    
    SLICE_X18Y3          FDRE (Setup_fdre_C_D)        0.029    18.889    IO_BotUpdt_Sync_reg
  -------------------------------------------------------------------
                         required time                         18.889    
                         arrival time                         -14.838    
  -------------------------------------------------------------------
                         slack                                  4.051    

Slack (MET) :             4.061ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/LocY_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.218ns  (logic 0.715ns (32.240%)  route 1.503ns (67.760%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 18.670 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 12.613 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.819    12.613    rojobot/inst/BOTREGIF/clk_in
    SLICE_X11Y7          FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.419    13.032 r  rojobot/inst/BOTREGIF/LocY_reg[1]/Q
                         net (fo=2, routed)           1.503    14.534    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[1]
    SLICE_X9Y8           LUT5 (Prop_lut5_I2_O)        0.296    14.830 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[17]_i_1/O
                         net (fo=1, routed)           0.000    14.830    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][17]
    SLICE_X9Y8           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.691    18.670    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y8           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/C
                         clock pessimism              0.395    19.066    
                         clock uncertainty           -0.203    18.862    
    SLICE_X9Y8           FDCE (Setup_fdce_C_D)        0.029    18.891    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]
  -------------------------------------------------------------------
                         required time                         18.891    
                         arrival time                         -14.830    
  -------------------------------------------------------------------
                         slack                                  4.061    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/Sensors_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.186ns (24.851%)  route 0.562ns (75.149%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.640    -0.524    rojobot/inst/BOTREGIF/clk_in
    SLICE_X17Y4          FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  rojobot/inst/BOTREGIF/Sensors_reg[0]/Q
                         net (fo=1, routed)           0.562     0.180    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[0]
    SLICE_X20Y3          LUT6 (Prop_lut6_I5_O)        0.045     0.225 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[8]_i_1/O
                         net (fo=1, routed)           0.000     0.225    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][8]
    SLICE_X20Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X20Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.203     0.003    
    SLICE_X20Y3          FDCE (Hold_fdce_C_D)         0.092     0.095    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.095    
                         arrival time                           0.225    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/Sensors_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.186ns (24.801%)  route 0.564ns (75.199%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.669    -0.495    rojobot/inst/BOTREGIF/clk_in
    SLICE_X5Y5           FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.141    -0.354 r  rojobot/inst/BOTREGIF/Sensors_reg[2]/Q
                         net (fo=1, routed)           0.564     0.210    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[2]
    SLICE_X5Y4           LUT6 (Prop_lut6_I5_O)        0.045     0.255 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[10]_i_1/O
                         net (fo=1, routed)           0.000     0.255    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][10]
    SLICE_X5Y4           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.946    -0.727    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X5Y4           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.203     0.033    
    SLICE_X5Y4           FDCE (Hold_fdce_C_D)         0.091     0.124    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.124    
                         arrival time                           0.255    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/Sensors_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.227ns (30.184%)  route 0.525ns (69.816%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.669    -0.495    rojobot/inst/BOTREGIF/clk_in
    SLICE_X5Y3           FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDCE (Prop_fdce_C_Q)         0.128    -0.367 r  rojobot/inst/BOTREGIF/Sensors_reg[7]/Q
                         net (fo=1, routed)           0.525     0.158    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[7]
    SLICE_X4Y3           LUT6 (Prop_lut6_I5_O)        0.099     0.257 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[15]_i_1/O
                         net (fo=1, routed)           0.000     0.257    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][15]
    SLICE_X4Y3           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.946    -0.727    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y3           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.203     0.033    
    SLICE_X4Y3           FDCE (Hold_fdce_C_D)         0.092     0.125    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.125    
                         arrival time                           0.257    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/LocX_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.186ns (23.776%)  route 0.596ns (76.224%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.640    -0.524    rojobot/inst/BOTREGIF/clk_in
    SLICE_X11Y7          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  rojobot/inst/BOTREGIF/LocX_reg[2]/Q
                         net (fo=2, routed)           0.596     0.214    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[2]
    SLICE_X10Y7          LUT5 (Prop_lut5_I2_O)        0.045     0.259 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[26]_i_1/O
                         net (fo=1, routed)           0.000     0.259    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][26]
    SLICE_X10Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[26]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.203     0.002    
    SLICE_X10Y7          FDCE (Hold_fdce_C_D)         0.121     0.123    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.123    
                         arrival time                           0.259    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/Sensors_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.186ns (24.643%)  route 0.569ns (75.357%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.640    -0.524    rojobot/inst/BOTREGIF/clk_in
    SLICE_X17Y4          FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  rojobot/inst/BOTREGIF/Sensors_reg[1]/Q
                         net (fo=1, routed)           0.569     0.186    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[1]
    SLICE_X15Y5          LUT6 (Prop_lut6_I5_O)        0.045     0.231 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[9]_i_1/O
                         net (fo=1, routed)           0.000     0.231    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][9]
    SLICE_X15Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X15Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.203     0.003    
    SLICE_X15Y5          FDCE (Hold_fdce_C_D)         0.092     0.095    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.095    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/BotInfo_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.186ns (24.629%)  route 0.569ns (75.371%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.669    -0.495    rojobot/inst/BOTREGIF/clk_in
    SLICE_X7Y5           FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDCE (Prop_fdce_C_Q)         0.141    -0.354 r  rojobot/inst/BOTREGIF/BotInfo_reg[3]/Q
                         net (fo=1, routed)           0.569     0.216    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[3]
    SLICE_X7Y6           LUT6 (Prop_lut6_I2_O)        0.045     0.261 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_1/O
                         net (fo=1, routed)           0.000     0.261    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][3]
    SLICE_X7Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.946    -0.727    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.203     0.033    
    SLICE_X7Y6           FDCE (Hold_fdce_C_D)         0.091     0.124    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.124    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/LocX_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.186ns (24.462%)  route 0.574ns (75.538%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.641    -0.523    rojobot/inst/BOTREGIF/clk_in
    SLICE_X17Y2          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  rojobot/inst/BOTREGIF/LocX_reg[7]/Q
                         net (fo=1, routed)           0.574     0.193    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[7]
    SLICE_X20Y3          LUT5 (Prop_lut5_I2_O)        0.045     0.238 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[31]_i_1/O
                         net (fo=1, routed)           0.000     0.238    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][31]
    SLICE_X20Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X20Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.203     0.003    
    SLICE_X20Y3          FDCE (Hold_fdce_C_D)         0.092     0.095    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.095    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/LocY_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.227ns (28.787%)  route 0.562ns (71.213%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.640    -0.524    rojobot/inst/BOTREGIF/clk_in
    SLICE_X9Y7           FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDCE (Prop_fdce_C_Q)         0.128    -0.396 r  rojobot/inst/BOTREGIF/LocY_reg[3]/Q
                         net (fo=2, routed)           0.562     0.166    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[3]
    SLICE_X10Y7          LUT5 (Prop_lut5_I2_O)        0.099     0.265 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[19]_i_1/O
                         net (fo=1, routed)           0.000     0.265    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][19]
    SLICE_X10Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.203     0.002    
    SLICE_X10Y7          FDCE (Hold_fdce_C_D)         0.120     0.122    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.122    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/BotInfo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.186ns (24.235%)  route 0.581ns (75.765%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.669    -0.495    rojobot/inst/BOTREGIF/clk_in
    SLICE_X7Y5           FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDCE (Prop_fdce_C_Q)         0.141    -0.354 r  rojobot/inst/BOTREGIF/BotInfo_reg[7]/Q
                         net (fo=1, routed)           0.581     0.228    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[7]
    SLICE_X7Y6           LUT6 (Prop_lut6_I5_O)        0.045     0.273 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[7]_i_1/O
                         net (fo=1, routed)           0.000     0.273    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][7]
    SLICE_X7Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.946    -0.727    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.203     0.033    
    SLICE_X7Y6           FDCE (Hold_fdce_C_D)         0.092     0.125    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.125    
                         arrival time                           0.273    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/BotInfo_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.186ns (22.978%)  route 0.623ns (77.022%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.669    -0.495    rojobot/inst/BOTREGIF/clk_in
    SLICE_X5Y3           FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDCE (Prop_fdce_C_Q)         0.141    -0.354 r  rojobot/inst/BOTREGIF/BotInfo_reg[5]/Q
                         net (fo=1, routed)           0.623     0.270    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[5]
    SLICE_X6Y2           LUT6 (Prop_lut6_I5_O)        0.045     0.315 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[5]_i_1/O
                         net (fo=1, routed)           0.000     0.315    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][5]
    SLICE_X6Y2           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.947    -0.726    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y2           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/C
                         clock pessimism              0.557    -0.170    
                         clock uncertainty            0.203     0.034    
    SLICE_X6Y2           FDCE (Hold_fdce_C_D)         0.120     0.154    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.154    
                         arrival time                           0.315    
  -------------------------------------------------------------------
                         slack                                  0.161    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.714ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.714ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.594ns  (logic 4.900ns (26.352%)  route 13.694ns (73.648%))
  Logic Levels:           23  (CARRY4=4 LUT2=1 LUT3=2 LUT4=4 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X28Y25         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.326 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=14, routed)          0.966     0.641    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[31]_3[2]
    SLICE_X29Y25         LUT5 (Prop_lut5_I1_O)        0.296     0.937 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.600     1.537    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X30Y25         LUT4 (Prop_lut4_I0_O)        0.124     1.661 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.661    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X30Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.174 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.174    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.291 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=2, routed)           0.902     3.193    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X34Y26         LUT5 (Prop_lut5_I2_O)        0.124     3.317 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__4/O
                         net (fo=22, routed)          0.761     4.078    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry1/_utlb_val/q_reg[0]
    SLICE_X40Y24         LUT6 (Prop_lut6_I3_O)        0.124     4.202 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[7]_i_3__20/O
                         net (fo=1, routed)           0.847     5.048    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[37]_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.149     5.197 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__35/O
                         net (fo=12, routed)          0.773     5.971    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[7]
    SLICE_X35Y23         LUT6 (Prop_lut6_I5_O)        0.332     6.303 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.303    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X35Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.835 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.835    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.992 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.618     7.610    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X36Y24         LUT3 (Prop_lut3_I0_O)        0.323     7.933 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.518     8.451    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I0_O)        0.326     8.777 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.162     8.939    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.063 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.185     9.248    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X38Y27         LUT3 (Prop_lut3_I2_O)        0.124     9.372 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_14/O
                         net (fo=1, routed)           0.736    10.108    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_20
    SLICE_X40Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.232 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=52, routed)          0.716    10.948    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/mmu_dcmode[0]
    SLICE_X43Y19         LUT4 (Prop_lut4_I3_O)        0.124    11.072 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_2__157/O
                         net (fo=2, routed)           0.538    11.610    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X42Y19         LUT4 (Prop_lut4_I2_O)        0.124    11.734 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=13, routed)          0.795    12.529    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/hit_fb
    SLICE_X36Y21         LUT6 (Prop_lut6_I3_O)        0.124    12.653 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_10__18/O
                         net (fo=2, routed)           0.620    13.273    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[3]_2
    SLICE_X28Y22         LUT6 (Prop_lut6_I1_O)        0.124    13.397 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_3__121/O
                         net (fo=5, routed)           0.762    14.159    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_24
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.124    14.283 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.763    15.046    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X28Y20         LUT6 (Prop_lut6_I4_O)        0.124    15.170 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.727    15.897    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dsync_e
    SLICE_X28Y19         LUT6 (Prop_lut6_I5_O)        0.124    16.021 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.710    16.731    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X43Y23         LUT4 (Prop_lut4_I3_O)        0.124    16.855 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.995    17.850    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/q_reg[3][0]
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.179    
                         clock uncertainty           -0.083    19.096    
    RAMB18_X1Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.564    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.564    
                         arrival time                         -17.850    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.714ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.594ns  (logic 4.900ns (26.352%)  route 13.694ns (73.648%))
  Logic Levels:           23  (CARRY4=4 LUT2=1 LUT3=2 LUT4=4 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X28Y25         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.326 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=14, routed)          0.966     0.641    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[31]_3[2]
    SLICE_X29Y25         LUT5 (Prop_lut5_I1_O)        0.296     0.937 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.600     1.537    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X30Y25         LUT4 (Prop_lut4_I0_O)        0.124     1.661 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.661    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X30Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.174 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.174    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.291 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=2, routed)           0.902     3.193    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X34Y26         LUT5 (Prop_lut5_I2_O)        0.124     3.317 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__4/O
                         net (fo=22, routed)          0.761     4.078    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry1/_utlb_val/q_reg[0]
    SLICE_X40Y24         LUT6 (Prop_lut6_I3_O)        0.124     4.202 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[7]_i_3__20/O
                         net (fo=1, routed)           0.847     5.048    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[37]_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.149     5.197 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__35/O
                         net (fo=12, routed)          0.773     5.971    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[7]
    SLICE_X35Y23         LUT6 (Prop_lut6_I5_O)        0.332     6.303 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.303    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X35Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.835 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.835    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.992 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.618     7.610    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X36Y24         LUT3 (Prop_lut3_I0_O)        0.323     7.933 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.518     8.451    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I0_O)        0.326     8.777 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.162     8.939    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.063 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.185     9.248    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X38Y27         LUT3 (Prop_lut3_I2_O)        0.124     9.372 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_14/O
                         net (fo=1, routed)           0.736    10.108    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_20
    SLICE_X40Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.232 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=52, routed)          0.716    10.948    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/mmu_dcmode[0]
    SLICE_X43Y19         LUT4 (Prop_lut4_I3_O)        0.124    11.072 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_2__157/O
                         net (fo=2, routed)           0.538    11.610    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X42Y19         LUT4 (Prop_lut4_I2_O)        0.124    11.734 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=13, routed)          0.795    12.529    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/hit_fb
    SLICE_X36Y21         LUT6 (Prop_lut6_I3_O)        0.124    12.653 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_10__18/O
                         net (fo=2, routed)           0.620    13.273    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[3]_2
    SLICE_X28Y22         LUT6 (Prop_lut6_I1_O)        0.124    13.397 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_3__121/O
                         net (fo=5, routed)           0.762    14.159    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_24
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.124    14.283 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.763    15.046    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X28Y20         LUT6 (Prop_lut6_I4_O)        0.124    15.170 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.727    15.897    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dsync_e
    SLICE_X28Y19         LUT6 (Prop_lut6_I5_O)        0.124    16.021 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.710    16.731    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X43Y23         LUT4 (Prop_lut4_I3_O)        0.124    16.855 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.995    17.850    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/q_reg[3][0]
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.179    
                         clock uncertainty           -0.083    19.096    
    RAMB18_X1Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.564    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.564    
                         arrival time                         -17.850    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.742ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.665ns  (logic 4.900ns (26.253%)  route 13.765ns (73.747%))
  Logic Levels:           23  (CARRY4=4 LUT2=1 LUT3=2 LUT4=4 LUT5=3 LUT6=9)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 18.709 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X28Y25         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.326 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=14, routed)          0.966     0.641    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[31]_3[2]
    SLICE_X29Y25         LUT5 (Prop_lut5_I1_O)        0.296     0.937 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.600     1.537    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X30Y25         LUT4 (Prop_lut4_I0_O)        0.124     1.661 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.661    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X30Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.174 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.174    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.291 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=2, routed)           0.902     3.193    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X34Y26         LUT5 (Prop_lut5_I2_O)        0.124     3.317 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__4/O
                         net (fo=22, routed)          0.761     4.078    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry1/_utlb_val/q_reg[0]
    SLICE_X40Y24         LUT6 (Prop_lut6_I3_O)        0.124     4.202 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[7]_i_3__20/O
                         net (fo=1, routed)           0.847     5.048    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[37]_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.149     5.197 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__35/O
                         net (fo=12, routed)          0.773     5.971    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[7]
    SLICE_X35Y23         LUT6 (Prop_lut6_I5_O)        0.332     6.303 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.303    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X35Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.835 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.835    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.992 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.618     7.610    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X36Y24         LUT3 (Prop_lut3_I0_O)        0.323     7.933 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.518     8.451    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I0_O)        0.326     8.777 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.162     8.939    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.063 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.185     9.248    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X38Y27         LUT3 (Prop_lut3_I2_O)        0.124     9.372 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_14/O
                         net (fo=1, routed)           0.736    10.108    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_20
    SLICE_X40Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.232 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=52, routed)          0.716    10.948    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/mmu_dcmode[0]
    SLICE_X43Y19         LUT4 (Prop_lut4_I3_O)        0.124    11.072 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_2__157/O
                         net (fo=2, routed)           0.538    11.610    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X42Y19         LUT4 (Prop_lut4_I2_O)        0.124    11.734 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=13, routed)          0.795    12.529    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/hit_fb
    SLICE_X36Y21         LUT6 (Prop_lut6_I3_O)        0.124    12.653 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_10__18/O
                         net (fo=2, routed)           0.620    13.273    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[3]_2
    SLICE_X28Y22         LUT6 (Prop_lut6_I1_O)        0.124    13.397 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_3__121/O
                         net (fo=5, routed)           0.762    14.159    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_24
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.124    14.283 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.763    15.046    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X28Y20         LUT6 (Prop_lut6_I4_O)        0.124    15.170 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.727    15.897    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dsync_e
    SLICE_X28Y19         LUT6 (Prop_lut6_I5_O)        0.124    16.021 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.844    16.865    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X16Y17         LUT4 (Prop_lut4_I3_O)        0.124    16.989 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.931    17.920    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X0Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.729    18.709    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X0Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.277    
                         clock uncertainty           -0.083    19.194    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.662    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.662    
                         arrival time                         -17.920    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.750ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.559ns  (logic 4.900ns (26.403%)  route 13.659ns (73.597%))
  Logic Levels:           23  (CARRY4=4 LUT2=1 LUT3=2 LUT4=4 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X28Y25         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.326 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=14, routed)          0.966     0.641    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[31]_3[2]
    SLICE_X29Y25         LUT5 (Prop_lut5_I1_O)        0.296     0.937 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.600     1.537    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X30Y25         LUT4 (Prop_lut4_I0_O)        0.124     1.661 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.661    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X30Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.174 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.174    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.291 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=2, routed)           0.902     3.193    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X34Y26         LUT5 (Prop_lut5_I2_O)        0.124     3.317 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__4/O
                         net (fo=22, routed)          0.761     4.078    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry1/_utlb_val/q_reg[0]
    SLICE_X40Y24         LUT6 (Prop_lut6_I3_O)        0.124     4.202 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[7]_i_3__20/O
                         net (fo=1, routed)           0.847     5.048    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[37]_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.149     5.197 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__35/O
                         net (fo=12, routed)          0.773     5.971    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[7]
    SLICE_X35Y23         LUT6 (Prop_lut6_I5_O)        0.332     6.303 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.303    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X35Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.835 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.835    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.992 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.618     7.610    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X36Y24         LUT3 (Prop_lut3_I0_O)        0.323     7.933 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.518     8.451    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I0_O)        0.326     8.777 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.162     8.939    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.063 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.185     9.248    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X38Y27         LUT3 (Prop_lut3_I2_O)        0.124     9.372 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_14/O
                         net (fo=1, routed)           0.736    10.108    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_20
    SLICE_X40Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.232 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=52, routed)          0.716    10.948    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/mmu_dcmode[0]
    SLICE_X43Y19         LUT4 (Prop_lut4_I3_O)        0.124    11.072 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_2__157/O
                         net (fo=2, routed)           0.538    11.610    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X42Y19         LUT4 (Prop_lut4_I2_O)        0.124    11.734 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=13, routed)          0.795    12.529    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/hit_fb
    SLICE_X36Y21         LUT6 (Prop_lut6_I3_O)        0.124    12.653 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_10__18/O
                         net (fo=2, routed)           0.620    13.273    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[3]_2
    SLICE_X28Y22         LUT6 (Prop_lut6_I1_O)        0.124    13.397 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_3__121/O
                         net (fo=5, routed)           0.762    14.159    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_24
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.124    14.283 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.763    15.046    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X28Y20         LUT6 (Prop_lut6_I4_O)        0.124    15.170 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.727    15.897    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dsync_e
    SLICE_X28Y19         LUT6 (Prop_lut6_I5_O)        0.124    16.021 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.691    16.712    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X45Y21         LUT4 (Prop_lut4_I3_O)        0.124    16.836 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__13/O
                         net (fo=2, routed)           0.978    17.814    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/q_reg[1][0]
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.179    
                         clock uncertainty           -0.083    19.096    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.564    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.564    
                         arrival time                         -17.814    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.750ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.559ns  (logic 4.900ns (26.403%)  route 13.659ns (73.597%))
  Logic Levels:           23  (CARRY4=4 LUT2=1 LUT3=2 LUT4=4 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X28Y25         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.326 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=14, routed)          0.966     0.641    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[31]_3[2]
    SLICE_X29Y25         LUT5 (Prop_lut5_I1_O)        0.296     0.937 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.600     1.537    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X30Y25         LUT4 (Prop_lut4_I0_O)        0.124     1.661 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.661    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X30Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.174 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.174    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.291 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=2, routed)           0.902     3.193    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X34Y26         LUT5 (Prop_lut5_I2_O)        0.124     3.317 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__4/O
                         net (fo=22, routed)          0.761     4.078    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry1/_utlb_val/q_reg[0]
    SLICE_X40Y24         LUT6 (Prop_lut6_I3_O)        0.124     4.202 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[7]_i_3__20/O
                         net (fo=1, routed)           0.847     5.048    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[37]_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.149     5.197 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__35/O
                         net (fo=12, routed)          0.773     5.971    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[7]
    SLICE_X35Y23         LUT6 (Prop_lut6_I5_O)        0.332     6.303 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.303    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X35Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.835 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.835    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.992 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.618     7.610    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X36Y24         LUT3 (Prop_lut3_I0_O)        0.323     7.933 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.518     8.451    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I0_O)        0.326     8.777 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.162     8.939    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.063 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.185     9.248    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X38Y27         LUT3 (Prop_lut3_I2_O)        0.124     9.372 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_14/O
                         net (fo=1, routed)           0.736    10.108    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_20
    SLICE_X40Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.232 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=52, routed)          0.716    10.948    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/mmu_dcmode[0]
    SLICE_X43Y19         LUT4 (Prop_lut4_I3_O)        0.124    11.072 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_2__157/O
                         net (fo=2, routed)           0.538    11.610    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X42Y19         LUT4 (Prop_lut4_I2_O)        0.124    11.734 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=13, routed)          0.795    12.529    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/hit_fb
    SLICE_X36Y21         LUT6 (Prop_lut6_I3_O)        0.124    12.653 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_10__18/O
                         net (fo=2, routed)           0.620    13.273    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[3]_2
    SLICE_X28Y22         LUT6 (Prop_lut6_I1_O)        0.124    13.397 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_3__121/O
                         net (fo=5, routed)           0.762    14.159    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_24
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.124    14.283 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.763    15.046    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X28Y20         LUT6 (Prop_lut6_I4_O)        0.124    15.170 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.727    15.897    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dsync_e
    SLICE_X28Y19         LUT6 (Prop_lut6_I5_O)        0.124    16.021 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.691    16.712    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X45Y21         LUT4 (Prop_lut4_I3_O)        0.124    16.836 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__13/O
                         net (fo=2, routed)           0.978    17.814    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/q_reg[1][0]
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.179    
                         clock uncertainty           -0.083    19.096    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.564    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.564    
                         arrival time                         -17.814    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.773ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.633ns  (logic 4.900ns (26.297%)  route 13.733ns (73.703%))
  Logic Levels:           23  (CARRY4=4 LUT2=1 LUT3=2 LUT4=4 LUT5=3 LUT6=9)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 18.709 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X28Y25         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.326 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=14, routed)          0.966     0.641    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[31]_3[2]
    SLICE_X29Y25         LUT5 (Prop_lut5_I1_O)        0.296     0.937 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.600     1.537    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X30Y25         LUT4 (Prop_lut4_I0_O)        0.124     1.661 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.661    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X30Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.174 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.174    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.291 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=2, routed)           0.902     3.193    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X34Y26         LUT5 (Prop_lut5_I2_O)        0.124     3.317 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__4/O
                         net (fo=22, routed)          0.761     4.078    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry1/_utlb_val/q_reg[0]
    SLICE_X40Y24         LUT6 (Prop_lut6_I3_O)        0.124     4.202 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[7]_i_3__20/O
                         net (fo=1, routed)           0.847     5.048    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[37]_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.149     5.197 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__35/O
                         net (fo=12, routed)          0.773     5.971    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[7]
    SLICE_X35Y23         LUT6 (Prop_lut6_I5_O)        0.332     6.303 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.303    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X35Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.835 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.835    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.992 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.618     7.610    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X36Y24         LUT3 (Prop_lut3_I0_O)        0.323     7.933 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.518     8.451    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I0_O)        0.326     8.777 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.162     8.939    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.063 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.185     9.248    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X38Y27         LUT3 (Prop_lut3_I2_O)        0.124     9.372 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_14/O
                         net (fo=1, routed)           0.736    10.108    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_20
    SLICE_X40Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.232 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=52, routed)          0.716    10.948    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/mmu_dcmode[0]
    SLICE_X43Y19         LUT4 (Prop_lut4_I3_O)        0.124    11.072 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_2__157/O
                         net (fo=2, routed)           0.538    11.610    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X42Y19         LUT4 (Prop_lut4_I2_O)        0.124    11.734 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=13, routed)          0.795    12.529    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/hit_fb
    SLICE_X36Y21         LUT6 (Prop_lut6_I3_O)        0.124    12.653 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_10__18/O
                         net (fo=2, routed)           0.620    13.273    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[3]_2
    SLICE_X28Y22         LUT6 (Prop_lut6_I1_O)        0.124    13.397 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_3__121/O
                         net (fo=5, routed)           0.762    14.159    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_24
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.124    14.283 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.763    15.046    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X28Y20         LUT6 (Prop_lut6_I4_O)        0.124    15.170 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.727    15.897    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dsync_e
    SLICE_X28Y19         LUT6 (Prop_lut6_I5_O)        0.124    16.021 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.844    16.865    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X16Y17         LUT4 (Prop_lut4_I3_O)        0.124    16.989 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.900    17.889    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X0Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.729    18.709    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X0Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.277    
                         clock uncertainty           -0.083    19.194    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.662    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.662    
                         arrival time                         -17.889    
  -------------------------------------------------------------------
                         slack                                  0.773    

Slack (MET) :             0.792ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.614ns  (logic 4.900ns (26.324%)  route 13.714ns (73.676%))
  Logic Levels:           23  (CARRY4=4 LUT2=1 LUT3=2 LUT4=4 LUT5=3 LUT6=9)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 18.709 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X28Y25         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.326 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=14, routed)          0.966     0.641    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[31]_3[2]
    SLICE_X29Y25         LUT5 (Prop_lut5_I1_O)        0.296     0.937 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.600     1.537    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X30Y25         LUT4 (Prop_lut4_I0_O)        0.124     1.661 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.661    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X30Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.174 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.174    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.291 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=2, routed)           0.902     3.193    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X34Y26         LUT5 (Prop_lut5_I2_O)        0.124     3.317 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__4/O
                         net (fo=22, routed)          0.761     4.078    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry1/_utlb_val/q_reg[0]
    SLICE_X40Y24         LUT6 (Prop_lut6_I3_O)        0.124     4.202 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[7]_i_3__20/O
                         net (fo=1, routed)           0.847     5.048    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[37]_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.149     5.197 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__35/O
                         net (fo=12, routed)          0.773     5.971    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[7]
    SLICE_X35Y23         LUT6 (Prop_lut6_I5_O)        0.332     6.303 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.303    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X35Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.835 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.835    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.992 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.618     7.610    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X36Y24         LUT3 (Prop_lut3_I0_O)        0.323     7.933 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.518     8.451    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I0_O)        0.326     8.777 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.162     8.939    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.063 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.185     9.248    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X38Y27         LUT3 (Prop_lut3_I2_O)        0.124     9.372 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_14/O
                         net (fo=1, routed)           0.736    10.108    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_20
    SLICE_X40Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.232 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=52, routed)          0.716    10.948    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/mmu_dcmode[0]
    SLICE_X43Y19         LUT4 (Prop_lut4_I3_O)        0.124    11.072 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_2__157/O
                         net (fo=2, routed)           0.538    11.610    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X42Y19         LUT4 (Prop_lut4_I2_O)        0.124    11.734 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=13, routed)          0.795    12.529    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/hit_fb
    SLICE_X36Y21         LUT6 (Prop_lut6_I3_O)        0.124    12.653 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_10__18/O
                         net (fo=2, routed)           0.620    13.273    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[3]_2
    SLICE_X28Y22         LUT6 (Prop_lut6_I1_O)        0.124    13.397 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_3__121/O
                         net (fo=5, routed)           0.762    14.159    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_24
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.124    14.283 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.763    15.046    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X28Y20         LUT6 (Prop_lut6_I4_O)        0.124    15.170 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.727    15.897    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dsync_e
    SLICE_X28Y19         LUT6 (Prop_lut6_I5_O)        0.124    16.021 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.683    16.704    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X21Y17         LUT4 (Prop_lut4_I3_O)        0.124    16.828 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__14/O
                         net (fo=2, routed)           1.042    17.870    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/q_reg[0][0]
    RAMB18_X0Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.729    18.709    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X0Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.277    
                         clock uncertainty           -0.083    19.194    
    RAMB18_X0Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.662    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.662    
                         arrival time                         -17.870    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.877ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.522ns  (logic 4.900ns (26.455%)  route 13.622ns (73.545%))
  Logic Levels:           23  (CARRY4=4 LUT2=1 LUT3=2 LUT4=4 LUT5=3 LUT6=9)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 18.702 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X28Y25         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.326 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=14, routed)          0.966     0.641    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[31]_3[2]
    SLICE_X29Y25         LUT5 (Prop_lut5_I1_O)        0.296     0.937 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.600     1.537    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X30Y25         LUT4 (Prop_lut4_I0_O)        0.124     1.661 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.661    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X30Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.174 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.174    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.291 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=2, routed)           0.902     3.193    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X34Y26         LUT5 (Prop_lut5_I2_O)        0.124     3.317 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__4/O
                         net (fo=22, routed)          0.761     4.078    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry1/_utlb_val/q_reg[0]
    SLICE_X40Y24         LUT6 (Prop_lut6_I3_O)        0.124     4.202 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[7]_i_3__20/O
                         net (fo=1, routed)           0.847     5.048    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[37]_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.149     5.197 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__35/O
                         net (fo=12, routed)          0.773     5.971    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[7]
    SLICE_X35Y23         LUT6 (Prop_lut6_I5_O)        0.332     6.303 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.303    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X35Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.835 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.835    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.992 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.618     7.610    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X36Y24         LUT3 (Prop_lut3_I0_O)        0.323     7.933 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.518     8.451    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I0_O)        0.326     8.777 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.162     8.939    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.063 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.185     9.248    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X38Y27         LUT3 (Prop_lut3_I2_O)        0.124     9.372 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_14/O
                         net (fo=1, routed)           0.736    10.108    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_20
    SLICE_X40Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.232 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=52, routed)          0.716    10.948    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/mmu_dcmode[0]
    SLICE_X43Y19         LUT4 (Prop_lut4_I3_O)        0.124    11.072 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_2__157/O
                         net (fo=2, routed)           0.538    11.610    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X42Y19         LUT4 (Prop_lut4_I2_O)        0.124    11.734 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=13, routed)          0.795    12.529    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/hit_fb
    SLICE_X36Y21         LUT6 (Prop_lut6_I3_O)        0.124    12.653 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_10__18/O
                         net (fo=2, routed)           0.620    13.273    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[3]_2
    SLICE_X28Y22         LUT6 (Prop_lut6_I1_O)        0.124    13.397 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_3__121/O
                         net (fo=5, routed)           0.762    14.159    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_24
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.124    14.283 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.763    15.046    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X28Y20         LUT6 (Prop_lut6_I4_O)        0.124    15.170 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.727    15.897    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dsync_e
    SLICE_X28Y19         LUT6 (Prop_lut6_I5_O)        0.124    16.021 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.741    16.762    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X18Y22         LUT4 (Prop_lut4_I3_O)        0.124    16.886 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__6/O
                         net (fo=2, routed)           0.891    17.778    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/q_reg[3][0]
    RAMB18_X0Y10         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.722    18.702    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_out1
    RAMB18_X0Y10         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.270    
                         clock uncertainty           -0.083    19.187    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.655    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.655    
                         arrival time                         -17.778    
  -------------------------------------------------------------------
                         slack                                  0.877    

Slack (MET) :             0.916ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.490ns  (logic 4.900ns (26.501%)  route 13.590ns (73.499%))
  Logic Levels:           23  (CARRY4=4 LUT2=1 LUT3=2 LUT4=4 LUT5=3 LUT6=9)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 18.709 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X28Y25         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.326 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=14, routed)          0.966     0.641    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[31]_3[2]
    SLICE_X29Y25         LUT5 (Prop_lut5_I1_O)        0.296     0.937 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.600     1.537    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X30Y25         LUT4 (Prop_lut4_I0_O)        0.124     1.661 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.661    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X30Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.174 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.174    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.291 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=2, routed)           0.902     3.193    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X34Y26         LUT5 (Prop_lut5_I2_O)        0.124     3.317 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__4/O
                         net (fo=22, routed)          0.761     4.078    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry1/_utlb_val/q_reg[0]
    SLICE_X40Y24         LUT6 (Prop_lut6_I3_O)        0.124     4.202 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[7]_i_3__20/O
                         net (fo=1, routed)           0.847     5.048    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[37]_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.149     5.197 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__35/O
                         net (fo=12, routed)          0.773     5.971    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[7]
    SLICE_X35Y23         LUT6 (Prop_lut6_I5_O)        0.332     6.303 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.303    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X35Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.835 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.835    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.992 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.618     7.610    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X36Y24         LUT3 (Prop_lut3_I0_O)        0.323     7.933 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.518     8.451    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I0_O)        0.326     8.777 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.162     8.939    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.063 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.185     9.248    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X38Y27         LUT3 (Prop_lut3_I2_O)        0.124     9.372 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_14/O
                         net (fo=1, routed)           0.736    10.108    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_20
    SLICE_X40Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.232 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=52, routed)          0.716    10.948    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/mmu_dcmode[0]
    SLICE_X43Y19         LUT4 (Prop_lut4_I3_O)        0.124    11.072 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_2__157/O
                         net (fo=2, routed)           0.538    11.610    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X42Y19         LUT4 (Prop_lut4_I2_O)        0.124    11.734 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=13, routed)          0.795    12.529    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/hit_fb
    SLICE_X36Y21         LUT6 (Prop_lut6_I3_O)        0.124    12.653 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_10__18/O
                         net (fo=2, routed)           0.620    13.273    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[3]_2
    SLICE_X28Y22         LUT6 (Prop_lut6_I1_O)        0.124    13.397 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_3__121/O
                         net (fo=5, routed)           0.762    14.159    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_24
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.124    14.283 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.763    15.046    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X28Y20         LUT6 (Prop_lut6_I4_O)        0.124    15.170 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.727    15.897    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dsync_e
    SLICE_X28Y19         LUT6 (Prop_lut6_I5_O)        0.124    16.021 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.683    16.704    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X21Y17         LUT4 (Prop_lut4_I3_O)        0.124    16.828 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__14/O
                         net (fo=2, routed)           0.918    17.745    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/q_reg[0][0]
    RAMB18_X0Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.729    18.709    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X0Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.277    
                         clock uncertainty           -0.083    19.194    
    RAMB18_X0Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.662    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.662    
                         arrival time                         -17.745    
  -------------------------------------------------------------------
                         slack                                  0.916    

Slack (MET) :             0.920ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        18.476ns  (logic 4.900ns (26.520%)  route 13.576ns (73.480%))
  Logic Levels:           23  (CARRY4=4 LUT2=1 LUT3=2 LUT4=4 LUT5=3 LUT6=9)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 18.699 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X28Y25         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.326 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=14, routed)          0.966     0.641    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[31]_3[2]
    SLICE_X29Y25         LUT5 (Prop_lut5_I1_O)        0.296     0.937 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.600     1.537    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X30Y25         LUT4 (Prop_lut4_I0_O)        0.124     1.661 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.661    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X30Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.174 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.174    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.291 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=2, routed)           0.902     3.193    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X34Y26         LUT5 (Prop_lut5_I2_O)        0.124     3.317 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__4/O
                         net (fo=22, routed)          0.761     4.078    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry1/_utlb_val/q_reg[0]
    SLICE_X40Y24         LUT6 (Prop_lut6_I3_O)        0.124     4.202 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[7]_i_3__20/O
                         net (fo=1, routed)           0.847     5.048    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[37]_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.149     5.197 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__35/O
                         net (fo=12, routed)          0.773     5.971    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[7]
    SLICE_X35Y23         LUT6 (Prop_lut6_I5_O)        0.332     6.303 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.303    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X35Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.835 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.835    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.992 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.618     7.610    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X36Y24         LUT3 (Prop_lut3_I0_O)        0.323     7.933 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.518     8.451    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I0_O)        0.326     8.777 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.162     8.939    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.063 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.185     9.248    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X38Y27         LUT3 (Prop_lut3_I2_O)        0.124     9.372 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_14/O
                         net (fo=1, routed)           0.736    10.108    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_20
    SLICE_X40Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.232 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=52, routed)          0.716    10.948    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/mmu_dcmode[0]
    SLICE_X43Y19         LUT4 (Prop_lut4_I3_O)        0.124    11.072 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_2__157/O
                         net (fo=2, routed)           0.538    11.610    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X42Y19         LUT4 (Prop_lut4_I2_O)        0.124    11.734 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=13, routed)          0.795    12.529    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/hit_fb
    SLICE_X36Y21         LUT6 (Prop_lut6_I3_O)        0.124    12.653 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_10__18/O
                         net (fo=2, routed)           0.620    13.273    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[3]_2
    SLICE_X28Y22         LUT6 (Prop_lut6_I1_O)        0.124    13.397 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_3__121/O
                         net (fo=5, routed)           0.762    14.159    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_24
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.124    14.283 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.763    15.046    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X28Y20         LUT6 (Prop_lut6_I4_O)        0.124    15.170 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.727    15.897    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dsync_e
    SLICE_X28Y19         LUT6 (Prop_lut6_I5_O)        0.124    16.021 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.880    16.900    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X16Y21         LUT4 (Prop_lut4_I3_O)        0.124    17.024 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__8/O
                         net (fo=2, routed)           0.707    17.732    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X0Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.719    18.699    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X0Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.267    
                         clock uncertainty           -0.083    19.184    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.652    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.652    
                         arrival time                         -17.732    
  -------------------------------------------------------------------
                         slack                                  0.920    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.141ns (73.018%)  route 0.052ns (26.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.637    -0.527    mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/clk_out1
    SLICE_X13Y15         FDRE                                         r  mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[27]/Q
                         net (fo=1, routed)           0.052    -0.334    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/wr_buf_b2eb_reg[27]
    SLICE_X12Y15         FDRE                                         r  mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.910    -0.763    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/clk_out1
    SLICE_X12Y15         FDRE                                         r  mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[27]/C
                         clock pessimism              0.250    -0.514    
                         clock uncertainty            0.083    -0.431    
    SLICE_X12Y15         FDRE (Hold_fdre_C_D)         0.076    -0.355    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[27]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 debounce/shift_pb0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/pbtn_db_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.517%)  route 0.067ns (26.483%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X7Y7           FDRE                                         r  debounce/shift_pb0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  debounce/shift_pb0_reg[2]/Q
                         net (fo=2, routed)           0.067    -0.288    debounce/shift_pb00[3]
    SLICE_X6Y7           LUT5 (Prop_lut5_I1_O)        0.045    -0.243 r  debounce/pbtn_db[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    debounce/pbtn_db[0]_i_1_n_0
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.945    -0.728    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
                         clock pessimism              0.246    -0.483    
                         clock uncertainty            0.083    -0.400    
    SLICE_X6Y7           FDRE (Hold_fdre_C_D)         0.120    -0.280    debounce/pbtn_db_reg[0]
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/cpz/cpz_pc/_iqual_49/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.628    -0.536    mfp_sys/top/cpu/core/cpz/cpz_pc/_iqual_49/clk_out1
    SLICE_X13Y25         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/_iqual_49/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  mfp_sys/top/cpu/core/cpz/cpz_pc/_iqual_49/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.339    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/iqual_49
    SLICE_X13Y25         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.900    -0.773    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/clk_out1
    SLICE_X13Y25         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]/C
                         clock pessimism              0.238    -0.536    
                         clock uncertainty            0.083    -0.453    
    SLICE_X13Y25         FDRE (Hold_fdre_C_D)         0.075    -0.378    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_pm_dcmiss_pc/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.631    -0.533    mfp_sys/top/cpu/core/dcc/_dcc_pm_dcmiss_pc/clk_out1
    SLICE_X27Y19         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_pm_dcmiss_pc/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  mfp_sys/top/cpu/core/dcc/_dcc_pm_dcmiss_pc/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.336    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/dcc_pm_dcmiss_pc
    SLICE_X27Y19         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.905    -0.768    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/clk_out1
    SLICE_X27Y19         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[11]/C
                         clock pessimism              0.236    -0.533    
                         clock uncertainty            0.083    -0.450    
    SLICE_X27Y19         FDRE (Hold_fdre_C_D)         0.075    -0.375    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[11]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[5]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.164ns (42.513%)  route 0.222ns (57.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.714ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.641    -0.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X10Y46         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.359 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[5]_rep__1/Q
                         net (fo=17, routed)          0.222    -0.137    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/HADDR_d_reg[9]_rep__0[3]
    RAMB18_X0Y18         RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.959    -0.714    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/clk_out1
    RAMB18_X0Y18         RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg/CLKARDCLK
                         clock pessimism              0.272    -0.442    
                         clock uncertainty            0.083    -0.359    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.176    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg
  -------------------------------------------------------------------
                         required time                          0.176    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.897%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.619    -0.545    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/clk_out1
    SLICE_X61Y25         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[38]/Q
                         net (fo=1, routed)           0.080    -0.324    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg_n_0_[38]
    SLICE_X60Y25         LUT3 (Prop_lut3_I0_O)        0.045    -0.279 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q[38]_i_1__20/O
                         net (fo=1, routed)           0.000    -0.279    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/D[38]
    SLICE_X60Y25         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.891    -0.782    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/clk_out1
    SLICE_X60Y25         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[38]/C
                         clock pessimism              0.251    -0.532    
                         clock uncertainty            0.083    -0.449    
    SLICE_X60Y25         FDRE (Hold_fdre_C_D)         0.121    -0.328    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[38]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/sync_data_out_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_rdata_xx_31_0_/cregister/cregister/q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.638    -0.526    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/sync_data_out_/cregister/cregister/clk_out1
    SLICE_X24Y8          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/sync_data_out_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/sync_data_out_/cregister/cregister/q_reg[31]/Q
                         net (fo=1, routed)           0.053    -0.332    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/rx_if_data[18]
    SLICE_X25Y8          LUT3 (Prop_lut3_I1_O)        0.045    -0.287 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/q[31]_i_3__20/O
                         net (fo=1, routed)           0.000    -0.287    mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_rdata_xx_31_0_/cregister/cregister/fdc_rdata_nxt[31]
    SLICE_X25Y8          FDRE                                         r  mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_rdata_xx_31_0_/cregister/cregister/q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.914    -0.759    mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_rdata_xx_31_0_/cregister/cregister/clk_out1
    SLICE_X25Y8          FDRE                                         r  mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_rdata_xx_31_0_/cregister/cregister/q_reg[31]/C
                         clock pessimism              0.247    -0.513    
                         clock uncertainty            0.083    -0.430    
    SLICE_X25Y8          FDRE (Hold_fdre_C_D)         0.092    -0.338    mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_rdata_xx_31_0_/cregister/cregister/q_reg[31]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 debounce/shift_pb4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/pbtn_db_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.670    -0.494    debounce/clk_out1
    SLICE_X0Y4           FDRE                                         r  debounce/shift_pb4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  debounce/shift_pb4_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.299    debounce/shift_pb4[3]
    SLICE_X1Y4           LUT5 (Prop_lut5_I0_O)        0.045    -0.254 r  debounce/pbtn_db[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    debounce/pbtn_db[4]_i_1_n_0
    SLICE_X1Y4           FDRE                                         r  debounce/pbtn_db_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.947    -0.726    debounce/clk_out1
    SLICE_X1Y4           FDRE                                         r  debounce/pbtn_db_reg[4]/C
                         clock pessimism              0.246    -0.481    
                         clock uncertainty            0.083    -0.398    
    SLICE_X1Y4           FDRE (Hold_fdre_C_D)         0.091    -0.307    debounce/pbtn_db_reg[4]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_7_0_/cregister/cregister/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.635    -0.529    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_7_0_/cregister/cregister/clk_out1
    SLICE_X27Y13         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_7_0_/cregister/cregister/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_7_0_/cregister/cregister/q_reg[3]/Q
                         net (fo=1, routed)           0.057    -0.330    mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q_reg[7]_5[3]
    SLICE_X26Y13         LUT6 (Prop_lut6_I2_O)        0.045    -0.285 r  mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[3]_i_1__125/O
                         net (fo=1, routed)           0.000    -0.285    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/D[3]
    SLICE_X26Y13         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.910    -0.763    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/clk_out1
    SLICE_X26Y13         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[3]/C
                         clock pessimism              0.248    -0.516    
                         clock uncertainty            0.083    -0.433    
    SLICE_X26Y13         FDRE (Hold_fdre_C_D)         0.092    -0.341    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_15_8_/cregister/cregister/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.631    -0.533    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_15_8_/cregister/cregister/clk_out1
    SLICE_X13Y21         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_15_8_/cregister/cregister/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_15_8_/cregister/cregister/q_reg[4]/Q
                         net (fo=1, routed)           0.087    -0.305    mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q_reg[7]_3[4]
    SLICE_X12Y21         LUT6 (Prop_lut6_I2_O)        0.045    -0.260 r  mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[12]_i_1__68/O
                         net (fo=1, routed)           0.000    -0.260    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/D[12]
    SLICE_X12Y21         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.904    -0.769    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/clk_out1
    SLICE_X12Y21         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[12]/C
                         clock pessimism              0.250    -0.520    
                         clock uncertainty            0.083    -0.437    
    SLICE_X12Y21         FDRE (Hold_fdre_C_D)         0.120    -0.317    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.057    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.850ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.130ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.850ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/BotInfo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.430ns  (logic 0.828ns (34.078%)  route 1.602ns (65.922%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 18.671 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 12.613 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.819    12.613    rojobot/inst/BOTREGIF/clk_in
    SLICE_X17Y4          FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y4          FDCE (Prop_fdce_C_Q)         0.456    13.069 r  rojobot/inst/BOTREGIF/BotInfo_reg[0]/Q
                         net (fo=3, routed)           0.441    13.510    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[0]
    SLICE_X14Y4          LUT5 (Prop_lut5_I0_O)        0.124    13.634 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_3/O
                         net (fo=1, routed)           0.865    14.499    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_3_n_0
    SLICE_X15Y4          LUT6 (Prop_lut6_I0_O)        0.124    14.623 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_2/O
                         net (fo=1, routed)           0.295    14.918    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_2_n_0
    SLICE_X15Y5          LUT6 (Prop_lut6_I5_O)        0.124    15.042 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_1/O
                         net (fo=1, routed)           0.000    15.042    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][0]
    SLICE_X15Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.692    18.671    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X15Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/C
                         clock pessimism              0.395    19.067    
                         clock uncertainty           -0.203    18.863    
    SLICE_X15Y5          FDCE (Setup_fdce_C_D)        0.029    18.892    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]
  -------------------------------------------------------------------
                         required time                         18.892    
                         arrival time                         -15.042    
  -------------------------------------------------------------------
                         slack                                  3.850    

Slack (MET) :             3.911ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/BotInfo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.418ns  (logic 0.642ns (26.554%)  route 1.776ns (73.446%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 18.671 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.722ns = ( 12.612 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.818    12.612    rojobot/inst/BOTREGIF/clk_in
    SLICE_X8Y10          FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDCE (Prop_fdce_C_Q)         0.518    13.130 r  rojobot/inst/BOTREGIF/BotInfo_reg[1]/Q
                         net (fo=3, routed)           1.776    14.905    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[1]
    SLICE_X8Y6           LUT6 (Prop_lut6_I2_O)        0.124    15.029 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[1]_i_1/O
                         net (fo=1, routed)           0.000    15.029    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][1]
    SLICE_X8Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.692    18.671    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/C
                         clock pessimism              0.395    19.067    
                         clock uncertainty           -0.203    18.863    
    SLICE_X8Y6           FDCE (Setup_fdce_C_D)        0.077    18.940    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]
  -------------------------------------------------------------------
                         required time                         18.940    
                         arrival time                         -15.029    
  -------------------------------------------------------------------
                         slack                                  3.911    

Slack (MET) :             3.946ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/LocY_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.380ns  (logic 0.718ns (30.164%)  route 1.662ns (69.836%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 12.613 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.819    12.613    rojobot/inst/BOTREGIF/clk_in
    SLICE_X11Y7          FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.419    13.032 r  rojobot/inst/BOTREGIF/LocY_reg[0]/Q
                         net (fo=5, routed)           1.662    14.694    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[0]
    SLICE_X8Y9           LUT5 (Prop_lut5_I2_O)        0.299    14.993 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[16]_i_1/O
                         net (fo=1, routed)           0.000    14.993    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][16]
    SLICE_X8Y9           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y9           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]/C
                         clock pessimism              0.395    19.065    
                         clock uncertainty           -0.203    18.861    
    SLICE_X8Y9           FDCE (Setup_fdce_C_D)        0.077    18.938    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]
  -------------------------------------------------------------------
                         required time                         18.938    
                         arrival time                         -14.993    
  -------------------------------------------------------------------
                         slack                                  3.946    

Slack (MET) :             3.963ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/LocX_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.367ns  (logic 0.580ns (24.507%)  route 1.787ns (75.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 18.671 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 12.613 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.819    12.613    rojobot/inst/BOTREGIF/clk_in
    SLICE_X9Y7           FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDCE (Prop_fdce_C_Q)         0.456    13.069 r  rojobot/inst/BOTREGIF/LocX_reg[3]/Q
                         net (fo=2, routed)           1.787    14.855    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[3]
    SLICE_X10Y7          LUT5 (Prop_lut5_I2_O)        0.124    14.979 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[27]_i_1/O
                         net (fo=1, routed)           0.000    14.979    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][27]
    SLICE_X10Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.692    18.671    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/C
                         clock pessimism              0.395    19.067    
                         clock uncertainty           -0.203    18.863    
    SLICE_X10Y7          FDCE (Setup_fdce_C_D)        0.079    18.942    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]
  -------------------------------------------------------------------
                         required time                         18.942    
                         arrival time                         -14.979    
  -------------------------------------------------------------------
                         slack                                  3.963    

Slack (MET) :             3.995ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/LocX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.335ns  (logic 0.580ns (24.837%)  route 1.755ns (75.163%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 18.671 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 12.613 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.819    12.613    rojobot/inst/BOTREGIF/clk_in
    SLICE_X11Y7          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.456    13.069 r  rojobot/inst/BOTREGIF/LocX_reg[4]/Q
                         net (fo=2, routed)           1.755    14.824    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[4]
    SLICE_X10Y7          LUT5 (Prop_lut5_I2_O)        0.124    14.948 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[28]_i_1/O
                         net (fo=1, routed)           0.000    14.948    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][28]
    SLICE_X10Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.692    18.671    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]/C
                         clock pessimism              0.395    19.067    
                         clock uncertainty           -0.203    18.863    
    SLICE_X10Y7          FDCE (Setup_fdce_C_D)        0.079    18.942    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]
  -------------------------------------------------------------------
                         required time                         18.942    
                         arrival time                         -14.948    
  -------------------------------------------------------------------
                         slack                                  3.995    

Slack (MET) :             4.017ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/LocY_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.310ns  (logic 0.716ns (30.994%)  route 1.594ns (69.006%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 18.670 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 12.613 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.819    12.613    rojobot/inst/BOTREGIF/clk_in
    SLICE_X11Y7          FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.419    13.032 r  rojobot/inst/BOTREGIF/LocY_reg[4]/Q
                         net (fo=2, routed)           1.594    14.626    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[4]
    SLICE_X10Y9          LUT5 (Prop_lut5_I2_O)        0.297    14.923 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[20]_i_1/O
                         net (fo=1, routed)           0.000    14.923    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][20]
    SLICE_X10Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.691    18.670    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/C
                         clock pessimism              0.395    19.066    
                         clock uncertainty           -0.203    18.862    
    SLICE_X10Y9          FDCE (Setup_fdce_C_D)        0.077    18.939    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]
  -------------------------------------------------------------------
                         required time                         18.939    
                         arrival time                         -14.923    
  -------------------------------------------------------------------
                         slack                                  4.017    

Slack (MET) :             4.049ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/Sensors_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.227ns  (logic 0.580ns (26.040%)  route 1.647ns (73.960%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 12.613 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.819    12.613    rojobot/inst/BOTREGIF/clk_in
    SLICE_X17Y4          FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y4          FDCE (Prop_fdce_C_Q)         0.456    13.069 r  rojobot/inst/BOTREGIF/Sensors_reg[4]/Q
                         net (fo=1, routed)           1.647    14.716    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[4]
    SLICE_X20Y3          LUT6 (Prop_lut6_I5_O)        0.124    14.840 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[12]_i_1/O
                         net (fo=1, routed)           0.000    14.840    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][12]
    SLICE_X20Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.689    18.668    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X20Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/C
                         clock pessimism              0.395    19.064    
                         clock uncertainty           -0.203    18.860    
    SLICE_X20Y3          FDCE (Setup_fdce_C_D)        0.029    18.889    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]
  -------------------------------------------------------------------
                         required time                         18.889    
                         arrival time                         -14.840    
  -------------------------------------------------------------------
                         slack                                  4.049    

Slack (MET) :             4.050ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/LocX_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.232ns  (logic 0.580ns (25.983%)  route 1.652ns (74.017%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 18.671 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 12.613 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.819    12.613    rojobot/inst/BOTREGIF/clk_in
    SLICE_X11Y7          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.456    13.069 r  rojobot/inst/BOTREGIF/LocX_reg[0]/Q
                         net (fo=2, routed)           1.652    14.721    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[0]
    SLICE_X15Y5          LUT5 (Prop_lut5_I2_O)        0.124    14.845 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[24]_i_1/O
                         net (fo=1, routed)           0.000    14.845    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][24]
    SLICE_X15Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.692    18.671    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X15Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]/C
                         clock pessimism              0.395    19.067    
                         clock uncertainty           -0.203    18.863    
    SLICE_X15Y5          FDCE (Setup_fdce_C_D)        0.031    18.894    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]
  -------------------------------------------------------------------
                         required time                         18.894    
                         arrival time                         -14.845    
  -------------------------------------------------------------------
                         slack                                  4.050    

Slack (MET) :             4.051ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/upd_sysregs_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            IO_BotUpdt_Sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.225ns  (logic 0.580ns (26.072%)  route 1.645ns (73.928%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 12.614 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.820    12.614    rojobot/inst/BOTREGIF/clk_in
    SLICE_X15Y4          FDCE                                         r  rojobot/inst/BOTREGIF/upd_sysregs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y4          FDCE (Prop_fdce_C_Q)         0.456    13.070 r  rojobot/inst/BOTREGIF/upd_sysregs_reg/Q
                         net (fo=2, routed)           1.645    14.714    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/upd_sysregs
    SLICE_X18Y3          LUT3 (Prop_lut3_I1_O)        0.124    14.838 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotUpdt_Sync_i_1/O
                         net (fo=1, routed)           0.000    14.838    mfp_sys_n_1
    SLICE_X18Y3          FDRE                                         r  IO_BotUpdt_Sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.689    18.668    clk_out1
    SLICE_X18Y3          FDRE                                         r  IO_BotUpdt_Sync_reg/C
                         clock pessimism              0.395    19.064    
                         clock uncertainty           -0.203    18.860    
    SLICE_X18Y3          FDRE (Setup_fdre_C_D)        0.029    18.889    IO_BotUpdt_Sync_reg
  -------------------------------------------------------------------
                         required time                         18.889    
                         arrival time                         -14.838    
  -------------------------------------------------------------------
                         slack                                  4.051    

Slack (MET) :             4.061ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/LocY_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.218ns  (logic 0.715ns (32.240%)  route 1.503ns (67.760%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 18.670 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 12.613 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.819    12.613    rojobot/inst/BOTREGIF/clk_in
    SLICE_X11Y7          FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.419    13.032 r  rojobot/inst/BOTREGIF/LocY_reg[1]/Q
                         net (fo=2, routed)           1.503    14.534    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[1]
    SLICE_X9Y8           LUT5 (Prop_lut5_I2_O)        0.296    14.830 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[17]_i_1/O
                         net (fo=1, routed)           0.000    14.830    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][17]
    SLICE_X9Y8           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.691    18.670    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y8           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/C
                         clock pessimism              0.395    19.066    
                         clock uncertainty           -0.203    18.862    
    SLICE_X9Y8           FDCE (Setup_fdce_C_D)        0.029    18.891    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]
  -------------------------------------------------------------------
                         required time                         18.891    
                         arrival time                         -14.830    
  -------------------------------------------------------------------
                         slack                                  4.061    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.130ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/Sensors_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.186ns (24.851%)  route 0.562ns (75.149%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.640    -0.524    rojobot/inst/BOTREGIF/clk_in
    SLICE_X17Y4          FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  rojobot/inst/BOTREGIF/Sensors_reg[0]/Q
                         net (fo=1, routed)           0.562     0.180    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[0]
    SLICE_X20Y3          LUT6 (Prop_lut6_I5_O)        0.045     0.225 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[8]_i_1/O
                         net (fo=1, routed)           0.000     0.225    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][8]
    SLICE_X20Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X20Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.203     0.003    
    SLICE_X20Y3          FDCE (Hold_fdce_C_D)         0.092     0.095    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.095    
                         arrival time                           0.225    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/Sensors_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.186ns (24.801%)  route 0.564ns (75.199%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.669    -0.495    rojobot/inst/BOTREGIF/clk_in
    SLICE_X5Y5           FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.141    -0.354 r  rojobot/inst/BOTREGIF/Sensors_reg[2]/Q
                         net (fo=1, routed)           0.564     0.210    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[2]
    SLICE_X5Y4           LUT6 (Prop_lut6_I5_O)        0.045     0.255 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[10]_i_1/O
                         net (fo=1, routed)           0.000     0.255    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][10]
    SLICE_X5Y4           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.946    -0.727    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X5Y4           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.203     0.033    
    SLICE_X5Y4           FDCE (Hold_fdce_C_D)         0.091     0.124    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.124    
                         arrival time                           0.255    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.133ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/Sensors_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.227ns (30.184%)  route 0.525ns (69.816%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.669    -0.495    rojobot/inst/BOTREGIF/clk_in
    SLICE_X5Y3           FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDCE (Prop_fdce_C_Q)         0.128    -0.367 r  rojobot/inst/BOTREGIF/Sensors_reg[7]/Q
                         net (fo=1, routed)           0.525     0.158    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[7]
    SLICE_X4Y3           LUT6 (Prop_lut6_I5_O)        0.099     0.257 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[15]_i_1/O
                         net (fo=1, routed)           0.000     0.257    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][15]
    SLICE_X4Y3           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.946    -0.727    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y3           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.203     0.033    
    SLICE_X4Y3           FDCE (Hold_fdce_C_D)         0.092     0.125    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.125    
                         arrival time                           0.257    
  -------------------------------------------------------------------
                         slack                                  0.133    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/LocX_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.186ns (23.776%)  route 0.596ns (76.224%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.640    -0.524    rojobot/inst/BOTREGIF/clk_in
    SLICE_X11Y7          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  rojobot/inst/BOTREGIF/LocX_reg[2]/Q
                         net (fo=2, routed)           0.596     0.214    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[2]
    SLICE_X10Y7          LUT5 (Prop_lut5_I2_O)        0.045     0.259 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[26]_i_1/O
                         net (fo=1, routed)           0.000     0.259    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][26]
    SLICE_X10Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[26]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.203     0.002    
    SLICE_X10Y7          FDCE (Hold_fdce_C_D)         0.121     0.123    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.123    
                         arrival time                           0.259    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/Sensors_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.186ns (24.643%)  route 0.569ns (75.357%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.640    -0.524    rojobot/inst/BOTREGIF/clk_in
    SLICE_X17Y4          FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  rojobot/inst/BOTREGIF/Sensors_reg[1]/Q
                         net (fo=1, routed)           0.569     0.186    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[1]
    SLICE_X15Y5          LUT6 (Prop_lut6_I5_O)        0.045     0.231 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[9]_i_1/O
                         net (fo=1, routed)           0.000     0.231    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][9]
    SLICE_X15Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X15Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.203     0.003    
    SLICE_X15Y5          FDCE (Hold_fdce_C_D)         0.092     0.095    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.095    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/BotInfo_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.186ns (24.629%)  route 0.569ns (75.371%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.669    -0.495    rojobot/inst/BOTREGIF/clk_in
    SLICE_X7Y5           FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDCE (Prop_fdce_C_Q)         0.141    -0.354 r  rojobot/inst/BOTREGIF/BotInfo_reg[3]/Q
                         net (fo=1, routed)           0.569     0.216    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[3]
    SLICE_X7Y6           LUT6 (Prop_lut6_I2_O)        0.045     0.261 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_1/O
                         net (fo=1, routed)           0.000     0.261    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][3]
    SLICE_X7Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.946    -0.727    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.203     0.033    
    SLICE_X7Y6           FDCE (Hold_fdce_C_D)         0.091     0.124    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.124    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/LocX_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.186ns (24.462%)  route 0.574ns (75.538%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.641    -0.523    rojobot/inst/BOTREGIF/clk_in
    SLICE_X17Y2          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  rojobot/inst/BOTREGIF/LocX_reg[7]/Q
                         net (fo=1, routed)           0.574     0.193    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[7]
    SLICE_X20Y3          LUT5 (Prop_lut5_I2_O)        0.045     0.238 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[31]_i_1/O
                         net (fo=1, routed)           0.000     0.238    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][31]
    SLICE_X20Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X20Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.203     0.003    
    SLICE_X20Y3          FDCE (Hold_fdce_C_D)         0.092     0.095    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.095    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.143ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/LocY_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.227ns (28.787%)  route 0.562ns (71.213%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.640    -0.524    rojobot/inst/BOTREGIF/clk_in
    SLICE_X9Y7           FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDCE (Prop_fdce_C_Q)         0.128    -0.396 r  rojobot/inst/BOTREGIF/LocY_reg[3]/Q
                         net (fo=2, routed)           0.562     0.166    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[3]
    SLICE_X10Y7          LUT5 (Prop_lut5_I2_O)        0.099     0.265 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[19]_i_1/O
                         net (fo=1, routed)           0.000     0.265    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][19]
    SLICE_X10Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.203     0.002    
    SLICE_X10Y7          FDCE (Hold_fdce_C_D)         0.120     0.122    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.122    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                  0.143    

Slack (MET) :             0.148ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/BotInfo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.186ns (24.235%)  route 0.581ns (75.765%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.669    -0.495    rojobot/inst/BOTREGIF/clk_in
    SLICE_X7Y5           FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDCE (Prop_fdce_C_Q)         0.141    -0.354 r  rojobot/inst/BOTREGIF/BotInfo_reg[7]/Q
                         net (fo=1, routed)           0.581     0.228    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[7]
    SLICE_X7Y6           LUT6 (Prop_lut6_I5_O)        0.045     0.273 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[7]_i_1/O
                         net (fo=1, routed)           0.000     0.273    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][7]
    SLICE_X7Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.946    -0.727    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.203     0.033    
    SLICE_X7Y6           FDCE (Hold_fdce_C_D)         0.092     0.125    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.125    
                         arrival time                           0.273    
  -------------------------------------------------------------------
                         slack                                  0.148    

Slack (MET) :             0.161ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/BotInfo_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.186ns (22.978%)  route 0.623ns (77.022%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.669    -0.495    rojobot/inst/BOTREGIF/clk_in
    SLICE_X5Y3           FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDCE (Prop_fdce_C_Q)         0.141    -0.354 r  rojobot/inst/BOTREGIF/BotInfo_reg[5]/Q
                         net (fo=1, routed)           0.623     0.270    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[5]
    SLICE_X6Y2           LUT6 (Prop_lut6_I5_O)        0.045     0.315 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[5]_i_1/O
                         net (fo=1, routed)           0.000     0.315    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][5]
    SLICE_X6Y2           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.947    -0.726    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y2           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/C
                         clock pessimism              0.557    -0.170    
                         clock uncertainty            0.203     0.034    
    SLICE_X6Y2           FDCE (Hold_fdce_C_D)         0.120     0.154    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.154    
                         arrival time                           0.315    
  -------------------------------------------------------------------
                         slack                                  0.161    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.578ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.578ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/vert_sync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.240ns  (logic 0.642ns (15.140%)  route 3.598ns (84.860%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 25.413 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    19.357    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    19.875 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332    21.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124    21.331 r  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.266    23.598    vta/SR[0]
    SLICE_X4Y11          FDRE                                         r  vta/vert_sync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.767    25.413    vta/clk_out2
    SLICE_X4Y11          FDRE                                         r  vta/vert_sync_reg/C
                         clock pessimism              0.395    25.808    
                         clock uncertainty           -0.203    25.605    
    SLICE_X4Y11          FDRE (Setup_fdre_C_R)       -0.429    25.176    vta/vert_sync_reg
  -------------------------------------------------------------------
                         required time                         25.176    
                         arrival time                         -23.598    
  -------------------------------------------------------------------
                         slack                                  1.578    

Slack (MET) :             1.718ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/video_on_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.102ns  (logic 0.642ns (15.651%)  route 3.460ns (84.349%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 25.414 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    19.357    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    19.875 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332    21.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124    21.331 r  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.128    23.459    vta/SR[0]
    SLICE_X4Y10          FDRE                                         r  vta/video_on_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.768    25.414    vta/clk_out2
    SLICE_X4Y10          FDRE                                         r  vta/video_on_reg/C
                         clock pessimism              0.395    25.809    
                         clock uncertainty           -0.203    25.606    
    SLICE_X4Y10          FDRE (Setup_fdre_C_R)       -0.429    25.177    vta/video_on_reg
  -------------------------------------------------------------------
                         required time                         25.177    
                         arrival time                         -23.459    
  -------------------------------------------------------------------
                         slack                                  1.718    

Slack (MET) :             1.755ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.066ns  (logic 0.642ns (15.790%)  route 3.424ns (84.210%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 25.415 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    19.357    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    19.875 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332    21.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124    21.331 r  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.092    23.423    vta/SR[0]
    SLICE_X3Y10          FDRE                                         r  vta/pixel_column_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.769    25.415    vta/clk_out2
    SLICE_X3Y10          FDRE                                         r  vta/pixel_column_reg[10]/C
                         clock pessimism              0.395    25.810    
                         clock uncertainty           -0.203    25.607    
    SLICE_X3Y10          FDRE (Setup_fdre_C_R)       -0.429    25.178    vta/pixel_column_reg[10]
  -------------------------------------------------------------------
                         required time                         25.178    
                         arrival time                         -23.423    
  -------------------------------------------------------------------
                         slack                                  1.755    

Slack (MET) :             1.755ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.066ns  (logic 0.642ns (15.790%)  route 3.424ns (84.210%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 25.415 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    19.357    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    19.875 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332    21.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124    21.331 r  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.092    23.423    vta/SR[0]
    SLICE_X3Y10          FDRE                                         r  vta/pixel_column_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.769    25.415    vta/clk_out2
    SLICE_X3Y10          FDRE                                         r  vta/pixel_column_reg[11]/C
                         clock pessimism              0.395    25.810    
                         clock uncertainty           -0.203    25.607    
    SLICE_X3Y10          FDRE (Setup_fdre_C_R)       -0.429    25.178    vta/pixel_column_reg[11]
  -------------------------------------------------------------------
                         required time                         25.178    
                         arrival time                         -23.423    
  -------------------------------------------------------------------
                         slack                                  1.755    

Slack (MET) :             1.755ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.066ns  (logic 0.642ns (15.790%)  route 3.424ns (84.210%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 25.415 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    19.357    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    19.875 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332    21.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124    21.331 r  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.092    23.423    vta/SR[0]
    SLICE_X3Y10          FDRE                                         r  vta/pixel_column_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.769    25.415    vta/clk_out2
    SLICE_X3Y10          FDRE                                         r  vta/pixel_column_reg[4]/C
                         clock pessimism              0.395    25.810    
                         clock uncertainty           -0.203    25.607    
    SLICE_X3Y10          FDRE (Setup_fdre_C_R)       -0.429    25.178    vta/pixel_column_reg[4]
  -------------------------------------------------------------------
                         required time                         25.178    
                         arrival time                         -23.423    
  -------------------------------------------------------------------
                         slack                                  1.755    

Slack (MET) :             1.755ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.066ns  (logic 0.642ns (15.790%)  route 3.424ns (84.210%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 25.415 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    19.357    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    19.875 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332    21.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124    21.331 r  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.092    23.423    vta/SR[0]
    SLICE_X3Y10          FDRE                                         r  vta/pixel_column_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.769    25.415    vta/clk_out2
    SLICE_X3Y10          FDRE                                         r  vta/pixel_column_reg[5]/C
                         clock pessimism              0.395    25.810    
                         clock uncertainty           -0.203    25.607    
    SLICE_X3Y10          FDRE (Setup_fdre_C_R)       -0.429    25.178    vta/pixel_column_reg[5]
  -------------------------------------------------------------------
                         required time                         25.178    
                         arrival time                         -23.423    
  -------------------------------------------------------------------
                         slack                                  1.755    

Slack (MET) :             1.755ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.066ns  (logic 0.642ns (15.790%)  route 3.424ns (84.210%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 25.415 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    19.357    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    19.875 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332    21.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124    21.331 r  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.092    23.423    vta/SR[0]
    SLICE_X3Y10          FDRE                                         r  vta/pixel_column_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.769    25.415    vta/clk_out2
    SLICE_X3Y10          FDRE                                         r  vta/pixel_column_reg[6]/C
                         clock pessimism              0.395    25.810    
                         clock uncertainty           -0.203    25.607    
    SLICE_X3Y10          FDRE (Setup_fdre_C_R)       -0.429    25.178    vta/pixel_column_reg[6]
  -------------------------------------------------------------------
                         required time                         25.178    
                         arrival time                         -23.423    
  -------------------------------------------------------------------
                         slack                                  1.755    

Slack (MET) :             1.755ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.066ns  (logic 0.642ns (15.790%)  route 3.424ns (84.210%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 25.415 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    19.357    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    19.875 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332    21.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124    21.331 r  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.092    23.423    vta/SR[0]
    SLICE_X3Y10          FDRE                                         r  vta/pixel_column_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.769    25.415    vta/clk_out2
    SLICE_X3Y10          FDRE                                         r  vta/pixel_column_reg[7]/C
                         clock pessimism              0.395    25.810    
                         clock uncertainty           -0.203    25.607    
    SLICE_X3Y10          FDRE (Setup_fdre_C_R)       -0.429    25.178    vta/pixel_column_reg[7]
  -------------------------------------------------------------------
                         required time                         25.178    
                         arrival time                         -23.423    
  -------------------------------------------------------------------
                         slack                                  1.755    

Slack (MET) :             1.755ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.066ns  (logic 0.642ns (15.790%)  route 3.424ns (84.210%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 25.415 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    19.357    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    19.875 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332    21.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124    21.331 r  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.092    23.423    vta/SR[0]
    SLICE_X3Y10          FDRE                                         r  vta/pixel_column_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.769    25.415    vta/clk_out2
    SLICE_X3Y10          FDRE                                         r  vta/pixel_column_reg[8]/C
                         clock pessimism              0.395    25.810    
                         clock uncertainty           -0.203    25.607    
    SLICE_X3Y10          FDRE (Setup_fdre_C_R)       -0.429    25.178    vta/pixel_column_reg[8]
  -------------------------------------------------------------------
                         required time                         25.178    
                         arrival time                         -23.423    
  -------------------------------------------------------------------
                         slack                                  1.755    

Slack (MET) :             1.755ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.066ns  (logic 0.642ns (15.790%)  route 3.424ns (84.210%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 25.415 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    19.357    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    19.875 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332    21.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124    21.331 r  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.092    23.423    vta/SR[0]
    SLICE_X3Y10          FDRE                                         r  vta/pixel_column_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.769    25.415    vta/clk_out2
    SLICE_X3Y10          FDRE                                         r  vta/pixel_column_reg[9]/C
                         clock pessimism              0.395    25.810    
                         clock uncertainty           -0.203    25.607    
    SLICE_X3Y10          FDRE (Setup_fdre_C_R)       -0.429    25.178    vta/pixel_column_reg[9]
  -------------------------------------------------------------------
                         required time                         25.178    
                         arrival time                         -23.423    
  -------------------------------------------------------------------
                         slack                                  1.755    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.231ns (28.688%)  route 0.574ns (71.312%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.641    -0.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X11Y5          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/Q
                         net (fo=1, routed)           0.430     0.049    rojobot/inst/BOTREGIF/MotCtl_in[3]
    SLICE_X10Y5          LUT6 (Prop_lut6_I5_O)        0.045     0.094 r  rojobot/inst/BOTREGIF/DataOut[3]_i_3/O
                         net (fo=1, routed)           0.144     0.238    rojobot/inst/BOTCPU/BotInfo_int_reg[3]
    SLICE_X10Y5          LUT6 (Prop_lut6_I5_O)        0.045     0.283 r  rojobot/inst/BOTCPU/DataOut[3]_i_1/O
                         net (fo=1, routed)           0.000     0.283    rojobot/inst/BOTREGIF/kcpsm6_rom_0[3]
    SLICE_X10Y5          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTREGIF/clk_in
    SLICE_X10Y5          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[3]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.203     0.003    
    SLICE_X10Y5          FDRE (Hold_fdre_C_D)         0.120     0.123    rojobot/inst/BOTREGIF/DataOut_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.123    
                         arrival time                           0.283    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.231ns (27.378%)  route 0.613ns (72.622%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.671    -0.493    debounce/clk_out1
    SLICE_X1Y2           FDRE                                         r  debounce/swtch_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  debounce/swtch_db_reg[5]/Q
                         net (fo=3, routed)           0.341    -0.011    rojobot/inst/BOTCPU/Bot_Config_reg[5]
    SLICE_X6Y2           LUT4 (Prop_lut4_I0_O)        0.045     0.034 r  rojobot/inst/BOTCPU/DataOut[5]_i_2/O
                         net (fo=1, routed)           0.272     0.306    rojobot/inst/BOTCPU/DataOut[5]_i_2_n_0
    SLICE_X7Y2           LUT6 (Prop_lut6_I3_O)        0.045     0.351 r  rojobot/inst/BOTCPU/DataOut[5]_i_1/O
                         net (fo=1, routed)           0.000     0.351    rojobot/inst/BOTREGIF/kcpsm6_rom_0[5]
    SLICE_X7Y2           FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.947    -0.726    rojobot/inst/BOTREGIF/clk_in
    SLICE_X7Y2           FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[5]/C
                         clock pessimism              0.557    -0.170    
                         clock uncertainty            0.203     0.034    
    SLICE_X7Y2           FDRE (Hold_fdre_C_D)         0.091     0.125    rojobot/inst/BOTREGIF/DataOut_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.125    
                         arrival time                           0.351    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.231ns (26.323%)  route 0.647ns (73.677%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.641    -0.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X11Y5          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/Q
                         net (fo=1, routed)           0.308    -0.074    rojobot/inst/BOTREGIF/MotCtl_in[2]
    SLICE_X11Y5          LUT6 (Prop_lut6_I5_O)        0.045    -0.029 r  rojobot/inst/BOTREGIF/DataOut[2]_i_2/O
                         net (fo=1, routed)           0.339     0.310    rojobot/inst/BOTCPU/BotInfo_int_reg[2]
    SLICE_X10Y5          LUT4 (Prop_lut4_I0_O)        0.045     0.355 r  rojobot/inst/BOTCPU/DataOut[2]_i_1/O
                         net (fo=1, routed)           0.000     0.355    rojobot/inst/BOTREGIF/kcpsm6_rom_0[2]
    SLICE_X10Y5          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTREGIF/clk_in
    SLICE_X10Y5          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[2]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.203     0.003    
    SLICE_X10Y5          FDRE (Hold_fdre_C_D)         0.121     0.124    rojobot/inst/BOTREGIF/DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.124    
                         arrival time                           0.355    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.231ns (28.069%)  route 0.592ns (71.931%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.671    -0.493    debounce/clk_out1
    SLICE_X3Y1           FDRE                                         r  debounce/swtch_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  debounce/swtch_db_reg[0]/Q
                         net (fo=3, routed)           0.453     0.101    rojobot/inst/BOTCPU/Bot_Config_reg[0]
    SLICE_X13Y4          LUT4 (Prop_lut4_I0_O)        0.045     0.146 r  rojobot/inst/BOTCPU/DataOut[0]_i_3/O
                         net (fo=1, routed)           0.139     0.285    rojobot/inst/BOTCPU/DataOut[0]_i_3_n_0
    SLICE_X13Y4          LUT5 (Prop_lut5_I2_O)        0.045     0.330 r  rojobot/inst/BOTCPU/DataOut[0]_i_1/O
                         net (fo=1, routed)           0.000     0.330    rojobot/inst/BOTREGIF/kcpsm6_rom_0[0]
    SLICE_X13Y4          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTREGIF/clk_in
    SLICE_X13Y4          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[0]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.203     0.003    
    SLICE_X13Y4          FDRE (Hold_fdre_C_D)         0.092     0.095    rojobot/inst/BOTREGIF/DataOut_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.095    
                         arrival time                           0.330    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.231ns (25.487%)  route 0.675ns (74.513%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.641    -0.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X11Y5          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/Q
                         net (fo=1, routed)           0.337    -0.044    rojobot/inst/BOTREGIF/MotCtl_in[1]
    SLICE_X11Y5          LUT6 (Prop_lut6_I5_O)        0.045     0.001 r  rojobot/inst/BOTREGIF/DataOut[1]_i_4/O
                         net (fo=1, routed)           0.338     0.339    rojobot/inst/BOTCPU/BotInfo_int_reg[1]
    SLICE_X12Y4          LUT5 (Prop_lut5_I4_O)        0.045     0.384 r  rojobot/inst/BOTCPU/DataOut[1]_i_1/O
                         net (fo=1, routed)           0.000     0.384    rojobot/inst/BOTREGIF/kcpsm6_rom_0[1]
    SLICE_X12Y4          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTREGIF/clk_in
    SLICE_X12Y4          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[1]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.203     0.003    
    SLICE_X12Y4          FDRE (Hold_fdre_C_D)         0.120     0.123    rojobot/inst/BOTREGIF/DataOut_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.123    
                         arrival time                           0.384    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.231ns (25.217%)  route 0.685ns (74.783%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.641    -0.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X11Y5          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=1, routed)           0.362    -0.020    rojobot/inst/BOTREGIF/MotCtl_in[4]
    SLICE_X11Y5          LUT6 (Prop_lut6_I5_O)        0.045     0.025 r  rojobot/inst/BOTREGIF/DataOut[4]_i_3/O
                         net (fo=1, routed)           0.323     0.348    rojobot/inst/BOTCPU/BotInfo_int_reg[4]
    SLICE_X10Y4          LUT5 (Prop_lut5_I4_O)        0.045     0.393 r  rojobot/inst/BOTCPU/DataOut[4]_i_1/O
                         net (fo=1, routed)           0.000     0.393    rojobot/inst/BOTREGIF/kcpsm6_rom_0[4]
    SLICE_X10Y4          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTREGIF/clk_in
    SLICE_X10Y4          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[4]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.203     0.003    
    SLICE_X10Y4          FDRE (Hold_fdre_C_D)         0.120     0.123    rojobot/inst/BOTREGIF/DataOut_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.123    
                         arrival time                           0.393    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.254ns (28.333%)  route 0.642ns (71.667%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.669    -0.495    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y3           FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDRE (Prop_fdre_C_Q)         0.164    -0.331 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/Q
                         net (fo=1, routed)           0.371     0.040    rojobot/inst/BOTREGIF/MotCtl_in[7]
    SLICE_X7Y3           LUT6 (Prop_lut6_I5_O)        0.045     0.085 r  rojobot/inst/BOTREGIF/DataOut[7]_i_3/O
                         net (fo=1, routed)           0.272     0.357    rojobot/inst/BOTCPU/BotInfo_int_reg[7]_0
    SLICE_X7Y2           LUT6 (Prop_lut6_I5_O)        0.045     0.402 r  rojobot/inst/BOTCPU/DataOut[7]_i_1/O
                         net (fo=1, routed)           0.000     0.402    rojobot/inst/BOTREGIF/kcpsm6_rom_0[7]
    SLICE_X7Y2           FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.947    -0.726    rojobot/inst/BOTREGIF/clk_in
    SLICE_X7Y2           FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[7]/C
                         clock pessimism              0.557    -0.170    
                         clock uncertainty            0.203     0.034    
    SLICE_X7Y2           FDRE (Hold_fdre_C_D)         0.092     0.126    rojobot/inst/BOTREGIF/DataOut_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.126    
                         arrival time                           0.402    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_row_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.209ns (26.598%)  route 0.577ns (73.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.445     0.114    vta/pbtn_db_reg[0]
    SLICE_X4Y11          LUT6 (Prop_lut6_I5_O)        0.045     0.159 r  vta/pixel_row[0]_i_1/O
                         net (fo=12, routed)          0.131     0.290    vta/pixel_row[0]_i_1_n_0
    SLICE_X3Y11          FDRE                                         r  vta/pixel_row_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.945    -0.728    vta/clk_out2
    SLICE_X3Y11          FDRE                                         r  vta/pixel_row_reg[0]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.203     0.032    
    SLICE_X3Y11          FDRE (Hold_fdre_C_R)        -0.018     0.014    vta/pixel_row_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.290    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_row_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.209ns (26.598%)  route 0.577ns (73.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.445     0.114    vta/pbtn_db_reg[0]
    SLICE_X4Y11          LUT6 (Prop_lut6_I5_O)        0.045     0.159 r  vta/pixel_row[0]_i_1/O
                         net (fo=12, routed)          0.131     0.290    vta/pixel_row[0]_i_1_n_0
    SLICE_X3Y11          FDRE                                         r  vta/pixel_row_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.945    -0.728    vta/clk_out2
    SLICE_X3Y11          FDRE                                         r  vta/pixel_row_reg[1]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.203     0.032    
    SLICE_X3Y11          FDRE (Hold_fdre_C_R)        -0.018     0.014    vta/pixel_row_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.290    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_row_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.209ns (26.598%)  route 0.577ns (73.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.445     0.114    vta/pbtn_db_reg[0]
    SLICE_X4Y11          LUT6 (Prop_lut6_I5_O)        0.045     0.159 r  vta/pixel_row[0]_i_1/O
                         net (fo=12, routed)          0.131     0.290    vta/pixel_row[0]_i_1_n_0
    SLICE_X3Y11          FDRE                                         r  vta/pixel_row_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.945    -0.728    vta/clk_out2
    SLICE_X3Y11          FDRE                                         r  vta/pixel_row_reg[2]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.203     0.032    
    SLICE_X3Y11          FDRE (Hold_fdre_C_R)        -0.018     0.014    vta/pixel_row_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.290    
  -------------------------------------------------------------------
                         slack                                  0.277    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.580ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.580ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/vert_sync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.240ns  (logic 0.642ns (15.140%)  route 3.598ns (84.860%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 25.413 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    19.357    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    19.875 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332    21.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124    21.331 r  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.266    23.598    vta/SR[0]
    SLICE_X4Y11          FDRE                                         r  vta/vert_sync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.767    25.413    vta/clk_out2
    SLICE_X4Y11          FDRE                                         r  vta/vert_sync_reg/C
                         clock pessimism              0.395    25.808    
                         clock uncertainty           -0.201    25.607    
    SLICE_X4Y11          FDRE (Setup_fdre_C_R)       -0.429    25.178    vta/vert_sync_reg
  -------------------------------------------------------------------
                         required time                         25.178    
                         arrival time                         -23.598    
  -------------------------------------------------------------------
                         slack                                  1.580    

Slack (MET) :             1.720ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/video_on_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.102ns  (logic 0.642ns (15.651%)  route 3.460ns (84.349%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 25.414 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    19.357    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    19.875 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332    21.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124    21.331 r  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.128    23.459    vta/SR[0]
    SLICE_X4Y10          FDRE                                         r  vta/video_on_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.768    25.414    vta/clk_out2
    SLICE_X4Y10          FDRE                                         r  vta/video_on_reg/C
                         clock pessimism              0.395    25.809    
                         clock uncertainty           -0.201    25.608    
    SLICE_X4Y10          FDRE (Setup_fdre_C_R)       -0.429    25.179    vta/video_on_reg
  -------------------------------------------------------------------
                         required time                         25.179    
                         arrival time                         -23.459    
  -------------------------------------------------------------------
                         slack                                  1.720    

Slack (MET) :             1.757ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.066ns  (logic 0.642ns (15.790%)  route 3.424ns (84.210%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 25.415 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    19.357    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    19.875 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332    21.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124    21.331 r  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.092    23.423    vta/SR[0]
    SLICE_X3Y10          FDRE                                         r  vta/pixel_column_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.769    25.415    vta/clk_out2
    SLICE_X3Y10          FDRE                                         r  vta/pixel_column_reg[10]/C
                         clock pessimism              0.395    25.810    
                         clock uncertainty           -0.201    25.609    
    SLICE_X3Y10          FDRE (Setup_fdre_C_R)       -0.429    25.180    vta/pixel_column_reg[10]
  -------------------------------------------------------------------
                         required time                         25.180    
                         arrival time                         -23.423    
  -------------------------------------------------------------------
                         slack                                  1.757    

Slack (MET) :             1.757ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.066ns  (logic 0.642ns (15.790%)  route 3.424ns (84.210%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 25.415 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    19.357    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    19.875 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332    21.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124    21.331 r  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.092    23.423    vta/SR[0]
    SLICE_X3Y10          FDRE                                         r  vta/pixel_column_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.769    25.415    vta/clk_out2
    SLICE_X3Y10          FDRE                                         r  vta/pixel_column_reg[11]/C
                         clock pessimism              0.395    25.810    
                         clock uncertainty           -0.201    25.609    
    SLICE_X3Y10          FDRE (Setup_fdre_C_R)       -0.429    25.180    vta/pixel_column_reg[11]
  -------------------------------------------------------------------
                         required time                         25.180    
                         arrival time                         -23.423    
  -------------------------------------------------------------------
                         slack                                  1.757    

Slack (MET) :             1.757ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.066ns  (logic 0.642ns (15.790%)  route 3.424ns (84.210%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 25.415 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    19.357    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    19.875 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332    21.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124    21.331 r  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.092    23.423    vta/SR[0]
    SLICE_X3Y10          FDRE                                         r  vta/pixel_column_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.769    25.415    vta/clk_out2
    SLICE_X3Y10          FDRE                                         r  vta/pixel_column_reg[4]/C
                         clock pessimism              0.395    25.810    
                         clock uncertainty           -0.201    25.609    
    SLICE_X3Y10          FDRE (Setup_fdre_C_R)       -0.429    25.180    vta/pixel_column_reg[4]
  -------------------------------------------------------------------
                         required time                         25.180    
                         arrival time                         -23.423    
  -------------------------------------------------------------------
                         slack                                  1.757    

Slack (MET) :             1.757ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.066ns  (logic 0.642ns (15.790%)  route 3.424ns (84.210%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 25.415 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    19.357    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    19.875 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332    21.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124    21.331 r  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.092    23.423    vta/SR[0]
    SLICE_X3Y10          FDRE                                         r  vta/pixel_column_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.769    25.415    vta/clk_out2
    SLICE_X3Y10          FDRE                                         r  vta/pixel_column_reg[5]/C
                         clock pessimism              0.395    25.810    
                         clock uncertainty           -0.201    25.609    
    SLICE_X3Y10          FDRE (Setup_fdre_C_R)       -0.429    25.180    vta/pixel_column_reg[5]
  -------------------------------------------------------------------
                         required time                         25.180    
                         arrival time                         -23.423    
  -------------------------------------------------------------------
                         slack                                  1.757    

Slack (MET) :             1.757ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.066ns  (logic 0.642ns (15.790%)  route 3.424ns (84.210%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 25.415 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    19.357    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    19.875 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332    21.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124    21.331 r  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.092    23.423    vta/SR[0]
    SLICE_X3Y10          FDRE                                         r  vta/pixel_column_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.769    25.415    vta/clk_out2
    SLICE_X3Y10          FDRE                                         r  vta/pixel_column_reg[6]/C
                         clock pessimism              0.395    25.810    
                         clock uncertainty           -0.201    25.609    
    SLICE_X3Y10          FDRE (Setup_fdre_C_R)       -0.429    25.180    vta/pixel_column_reg[6]
  -------------------------------------------------------------------
                         required time                         25.180    
                         arrival time                         -23.423    
  -------------------------------------------------------------------
                         slack                                  1.757    

Slack (MET) :             1.757ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.066ns  (logic 0.642ns (15.790%)  route 3.424ns (84.210%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 25.415 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    19.357    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    19.875 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332    21.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124    21.331 r  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.092    23.423    vta/SR[0]
    SLICE_X3Y10          FDRE                                         r  vta/pixel_column_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.769    25.415    vta/clk_out2
    SLICE_X3Y10          FDRE                                         r  vta/pixel_column_reg[7]/C
                         clock pessimism              0.395    25.810    
                         clock uncertainty           -0.201    25.609    
    SLICE_X3Y10          FDRE (Setup_fdre_C_R)       -0.429    25.180    vta/pixel_column_reg[7]
  -------------------------------------------------------------------
                         required time                         25.180    
                         arrival time                         -23.423    
  -------------------------------------------------------------------
                         slack                                  1.757    

Slack (MET) :             1.757ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.066ns  (logic 0.642ns (15.790%)  route 3.424ns (84.210%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 25.415 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    19.357    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    19.875 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332    21.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124    21.331 r  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.092    23.423    vta/SR[0]
    SLICE_X3Y10          FDRE                                         r  vta/pixel_column_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.769    25.415    vta/clk_out2
    SLICE_X3Y10          FDRE                                         r  vta/pixel_column_reg[8]/C
                         clock pessimism              0.395    25.810    
                         clock uncertainty           -0.201    25.609    
    SLICE_X3Y10          FDRE (Setup_fdre_C_R)       -0.429    25.180    vta/pixel_column_reg[8]
  -------------------------------------------------------------------
                         required time                         25.180    
                         arrival time                         -23.423    
  -------------------------------------------------------------------
                         slack                                  1.757    

Slack (MET) :             1.757ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.066ns  (logic 0.642ns (15.790%)  route 3.424ns (84.210%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 25.415 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    19.357    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    19.875 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332    21.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124    21.331 r  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.092    23.423    vta/SR[0]
    SLICE_X3Y10          FDRE                                         r  vta/pixel_column_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.769    25.415    vta/clk_out2
    SLICE_X3Y10          FDRE                                         r  vta/pixel_column_reg[9]/C
                         clock pessimism              0.395    25.810    
                         clock uncertainty           -0.201    25.609    
    SLICE_X3Y10          FDRE (Setup_fdre_C_R)       -0.429    25.180    vta/pixel_column_reg[9]
  -------------------------------------------------------------------
                         required time                         25.180    
                         arrival time                         -23.423    
  -------------------------------------------------------------------
                         slack                                  1.757    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.231ns (28.688%)  route 0.574ns (71.312%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.641    -0.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X11Y5          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/Q
                         net (fo=1, routed)           0.430     0.049    rojobot/inst/BOTREGIF/MotCtl_in[3]
    SLICE_X10Y5          LUT6 (Prop_lut6_I5_O)        0.045     0.094 r  rojobot/inst/BOTREGIF/DataOut[3]_i_3/O
                         net (fo=1, routed)           0.144     0.238    rojobot/inst/BOTCPU/BotInfo_int_reg[3]
    SLICE_X10Y5          LUT6 (Prop_lut6_I5_O)        0.045     0.283 r  rojobot/inst/BOTCPU/DataOut[3]_i_1/O
                         net (fo=1, routed)           0.000     0.283    rojobot/inst/BOTREGIF/kcpsm6_rom_0[3]
    SLICE_X10Y5          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTREGIF/clk_in
    SLICE_X10Y5          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[3]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.201     0.001    
    SLICE_X10Y5          FDRE (Hold_fdre_C_D)         0.120     0.121    rojobot/inst/BOTREGIF/DataOut_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.121    
                         arrival time                           0.283    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.231ns (27.378%)  route 0.613ns (72.622%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.671    -0.493    debounce/clk_out1
    SLICE_X1Y2           FDRE                                         r  debounce/swtch_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  debounce/swtch_db_reg[5]/Q
                         net (fo=3, routed)           0.341    -0.011    rojobot/inst/BOTCPU/Bot_Config_reg[5]
    SLICE_X6Y2           LUT4 (Prop_lut4_I0_O)        0.045     0.034 r  rojobot/inst/BOTCPU/DataOut[5]_i_2/O
                         net (fo=1, routed)           0.272     0.306    rojobot/inst/BOTCPU/DataOut[5]_i_2_n_0
    SLICE_X7Y2           LUT6 (Prop_lut6_I3_O)        0.045     0.351 r  rojobot/inst/BOTCPU/DataOut[5]_i_1/O
                         net (fo=1, routed)           0.000     0.351    rojobot/inst/BOTREGIF/kcpsm6_rom_0[5]
    SLICE_X7Y2           FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.947    -0.726    rojobot/inst/BOTREGIF/clk_in
    SLICE_X7Y2           FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[5]/C
                         clock pessimism              0.557    -0.170    
                         clock uncertainty            0.201     0.032    
    SLICE_X7Y2           FDRE (Hold_fdre_C_D)         0.091     0.123    rojobot/inst/BOTREGIF/DataOut_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.123    
                         arrival time                           0.351    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.231ns (26.323%)  route 0.647ns (73.677%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.641    -0.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X11Y5          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/Q
                         net (fo=1, routed)           0.308    -0.074    rojobot/inst/BOTREGIF/MotCtl_in[2]
    SLICE_X11Y5          LUT6 (Prop_lut6_I5_O)        0.045    -0.029 r  rojobot/inst/BOTREGIF/DataOut[2]_i_2/O
                         net (fo=1, routed)           0.339     0.310    rojobot/inst/BOTCPU/BotInfo_int_reg[2]
    SLICE_X10Y5          LUT4 (Prop_lut4_I0_O)        0.045     0.355 r  rojobot/inst/BOTCPU/DataOut[2]_i_1/O
                         net (fo=1, routed)           0.000     0.355    rojobot/inst/BOTREGIF/kcpsm6_rom_0[2]
    SLICE_X10Y5          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTREGIF/clk_in
    SLICE_X10Y5          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[2]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.201     0.001    
    SLICE_X10Y5          FDRE (Hold_fdre_C_D)         0.121     0.122    rojobot/inst/BOTREGIF/DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.122    
                         arrival time                           0.355    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.231ns (28.069%)  route 0.592ns (71.931%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.671    -0.493    debounce/clk_out1
    SLICE_X3Y1           FDRE                                         r  debounce/swtch_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  debounce/swtch_db_reg[0]/Q
                         net (fo=3, routed)           0.453     0.101    rojobot/inst/BOTCPU/Bot_Config_reg[0]
    SLICE_X13Y4          LUT4 (Prop_lut4_I0_O)        0.045     0.146 r  rojobot/inst/BOTCPU/DataOut[0]_i_3/O
                         net (fo=1, routed)           0.139     0.285    rojobot/inst/BOTCPU/DataOut[0]_i_3_n_0
    SLICE_X13Y4          LUT5 (Prop_lut5_I2_O)        0.045     0.330 r  rojobot/inst/BOTCPU/DataOut[0]_i_1/O
                         net (fo=1, routed)           0.000     0.330    rojobot/inst/BOTREGIF/kcpsm6_rom_0[0]
    SLICE_X13Y4          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTREGIF/clk_in
    SLICE_X13Y4          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[0]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.201     0.001    
    SLICE_X13Y4          FDRE (Hold_fdre_C_D)         0.092     0.093    rojobot/inst/BOTREGIF/DataOut_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.330    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.231ns (25.487%)  route 0.675ns (74.513%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.641    -0.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X11Y5          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/Q
                         net (fo=1, routed)           0.337    -0.044    rojobot/inst/BOTREGIF/MotCtl_in[1]
    SLICE_X11Y5          LUT6 (Prop_lut6_I5_O)        0.045     0.001 r  rojobot/inst/BOTREGIF/DataOut[1]_i_4/O
                         net (fo=1, routed)           0.338     0.339    rojobot/inst/BOTCPU/BotInfo_int_reg[1]
    SLICE_X12Y4          LUT5 (Prop_lut5_I4_O)        0.045     0.384 r  rojobot/inst/BOTCPU/DataOut[1]_i_1/O
                         net (fo=1, routed)           0.000     0.384    rojobot/inst/BOTREGIF/kcpsm6_rom_0[1]
    SLICE_X12Y4          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTREGIF/clk_in
    SLICE_X12Y4          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[1]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.201     0.001    
    SLICE_X12Y4          FDRE (Hold_fdre_C_D)         0.120     0.121    rojobot/inst/BOTREGIF/DataOut_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.121    
                         arrival time                           0.384    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.231ns (25.217%)  route 0.685ns (74.783%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.641    -0.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X11Y5          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=1, routed)           0.362    -0.020    rojobot/inst/BOTREGIF/MotCtl_in[4]
    SLICE_X11Y5          LUT6 (Prop_lut6_I5_O)        0.045     0.025 r  rojobot/inst/BOTREGIF/DataOut[4]_i_3/O
                         net (fo=1, routed)           0.323     0.348    rojobot/inst/BOTCPU/BotInfo_int_reg[4]
    SLICE_X10Y4          LUT5 (Prop_lut5_I4_O)        0.045     0.393 r  rojobot/inst/BOTCPU/DataOut[4]_i_1/O
                         net (fo=1, routed)           0.000     0.393    rojobot/inst/BOTREGIF/kcpsm6_rom_0[4]
    SLICE_X10Y4          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTREGIF/clk_in
    SLICE_X10Y4          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[4]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.201     0.001    
    SLICE_X10Y4          FDRE (Hold_fdre_C_D)         0.120     0.121    rojobot/inst/BOTREGIF/DataOut_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.121    
                         arrival time                           0.393    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.254ns (28.333%)  route 0.642ns (71.667%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.669    -0.495    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y3           FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDRE (Prop_fdre_C_Q)         0.164    -0.331 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/Q
                         net (fo=1, routed)           0.371     0.040    rojobot/inst/BOTREGIF/MotCtl_in[7]
    SLICE_X7Y3           LUT6 (Prop_lut6_I5_O)        0.045     0.085 r  rojobot/inst/BOTREGIF/DataOut[7]_i_3/O
                         net (fo=1, routed)           0.272     0.357    rojobot/inst/BOTCPU/BotInfo_int_reg[7]_0
    SLICE_X7Y2           LUT6 (Prop_lut6_I5_O)        0.045     0.402 r  rojobot/inst/BOTCPU/DataOut[7]_i_1/O
                         net (fo=1, routed)           0.000     0.402    rojobot/inst/BOTREGIF/kcpsm6_rom_0[7]
    SLICE_X7Y2           FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.947    -0.726    rojobot/inst/BOTREGIF/clk_in
    SLICE_X7Y2           FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[7]/C
                         clock pessimism              0.557    -0.170    
                         clock uncertainty            0.201     0.032    
    SLICE_X7Y2           FDRE (Hold_fdre_C_D)         0.092     0.124    rojobot/inst/BOTREGIF/DataOut_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.124    
                         arrival time                           0.402    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_row_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.209ns (26.598%)  route 0.577ns (73.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.445     0.114    vta/pbtn_db_reg[0]
    SLICE_X4Y11          LUT6 (Prop_lut6_I5_O)        0.045     0.159 r  vta/pixel_row[0]_i_1/O
                         net (fo=12, routed)          0.131     0.290    vta/pixel_row[0]_i_1_n_0
    SLICE_X3Y11          FDRE                                         r  vta/pixel_row_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.945    -0.728    vta/clk_out2
    SLICE_X3Y11          FDRE                                         r  vta/pixel_row_reg[0]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.201     0.030    
    SLICE_X3Y11          FDRE (Hold_fdre_C_R)        -0.018     0.012    vta/pixel_row_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.290    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_row_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.209ns (26.598%)  route 0.577ns (73.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.445     0.114    vta/pbtn_db_reg[0]
    SLICE_X4Y11          LUT6 (Prop_lut6_I5_O)        0.045     0.159 r  vta/pixel_row[0]_i_1/O
                         net (fo=12, routed)          0.131     0.290    vta/pixel_row[0]_i_1_n_0
    SLICE_X3Y11          FDRE                                         r  vta/pixel_row_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.945    -0.728    vta/clk_out2
    SLICE_X3Y11          FDRE                                         r  vta/pixel_row_reg[1]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.201     0.030    
    SLICE_X3Y11          FDRE (Hold_fdre_C_R)        -0.018     0.012    vta/pixel_row_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.290    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_row_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.209ns (26.598%)  route 0.577ns (73.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.445     0.114    vta/pbtn_db_reg[0]
    SLICE_X4Y11          LUT6 (Prop_lut6_I5_O)        0.045     0.159 r  vta/pixel_row[0]_i_1/O
                         net (fo=12, routed)          0.131     0.290    vta/pixel_row[0]_i_1_n_0
    SLICE_X3Y11          FDRE                                         r  vta/pixel_row_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.945    -0.728    vta/clk_out2
    SLICE_X3Y11          FDRE                                         r  vta/pixel_row_reg[2]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.201     0.030    
    SLICE_X3Y11          FDRE (Hold_fdre_C_R)        -0.018     0.012    vta/pixel_row_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.290    
  -------------------------------------------------------------------
                         slack                                  0.278    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        3.600ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.600ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/load_sys_regs_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/orientation270/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.021ns  (logic 0.580ns (6.430%)  route 8.441ns (93.570%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 11.858 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.820    -0.720    rojobot/inst/BOTREGIF/clk_in
    SLICE_X15Y4          FDCE                                         r  rojobot/inst/BOTREGIF/load_sys_regs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y4          FDCE (Prop_fdce_C_Q)         0.456    -0.264 r  rojobot/inst/BOTREGIF/load_sys_regs_reg/Q
                         net (fo=40, routed)          4.114     3.851    icon1/orientation270/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X8Y60          LUT4 (Prop_lut4_I3_O)        0.124     3.975 r  icon1/orientation270/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_REGCEAREGCE_cooolgate_en_gate_143/O
                         net (fo=1, routed)           4.326     8.301    icon1/orientation270/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_REGCEAREGCE_cooolgate_en_sig_76
    RAMB18_X0Y58         RAMB18E1                                     r  icon1/orientation270/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.545    11.858    icon1/orientation270/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y58         RAMB18E1                                     r  icon1/orientation270/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.480    12.338    
                         clock uncertainty           -0.078    12.261    
    RAMB18_X0Y58         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    11.901    icon1/orientation270/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.901    
                         arrival time                          -8.301    
  -------------------------------------------------------------------
                         slack                                  3.600    

Slack (MET) :             3.665ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/load_sys_regs_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/orientation180/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.956ns  (logic 0.580ns (6.476%)  route 8.376ns (93.524%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 11.858 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.820    -0.720    rojobot/inst/BOTREGIF/clk_in
    SLICE_X15Y4          FDCE                                         r  rojobot/inst/BOTREGIF/load_sys_regs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y4          FDCE (Prop_fdce_C_Q)         0.456    -0.264 r  rojobot/inst/BOTREGIF/load_sys_regs_reg/Q
                         net (fo=40, routed)          4.115     3.852    icon1/orientation180/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X8Y60          LUT4 (Prop_lut4_I3_O)        0.124     3.976 r  icon1/orientation180/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_REGCEAREGCE_cooolgate_en_gate_139/O
                         net (fo=1, routed)           4.260     8.236    icon1/orientation180/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_REGCEAREGCE_cooolgate_en_sig_74
    RAMB18_X0Y59         RAMB18E1                                     r  icon1/orientation180/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.545    11.858    icon1/orientation180/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y59         RAMB18E1                                     r  icon1/orientation180/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.480    12.338    
                         clock uncertainty           -0.078    12.261    
    RAMB18_X0Y59         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    11.901    icon1/orientation180/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.901    
                         arrival time                          -8.236    
  -------------------------------------------------------------------
                         slack                                  3.665    

Slack (MET) :             3.961ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/internal_reset_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.292ns  (logic 4.104ns (44.169%)  route 5.188ns (55.831%))
  Logic Levels:           6  (CARRY4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 12.006 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.863    -0.677    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.777 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[13]
                         net (fo=25, routed)          2.635     4.412    rojobot/inst/BOTCPU/move_type_lut/I1
    SLICE_X15Y1          LUT6 (Prop_lut6_I1_O)        0.124     4.536 f  rojobot/inst/BOTCPU/move_type_lut/LUT6/O
                         net (fo=4, routed)           0.644     5.180    rojobot/inst/BOTCPU/push_pop_lut/I2
    SLICE_X15Y1          LUT5 (Prop_lut5_I2_O)        0.149     5.329 f  rojobot/inst/BOTCPU/push_pop_lut/LUT5/O
                         net (fo=5, routed)           1.051     6.380    rojobot/inst/BOTCPU/pop_stack
    SLICE_X9Y3           LUT5 (Prop_lut5_I1_O)        0.332     6.712 r  rojobot/inst/BOTCPU/stack_loop[3].upper_stack.stack_pointer_lut/O
                         net (fo=1, routed)           0.000     6.712    rojobot/inst/BOTCPU/half_pointer_value_3
    SLICE_X9Y3           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.113 r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.stack_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.113    rojobot/inst/BOTCPU/stack_pointer_carry_3
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.384 r  rojobot/inst/BOTCPU/stack_loop[4].upper_stack.stack_muxcy_CARRY4/CO[0]
                         net (fo=2, routed)           0.857     8.241    rojobot/inst/BOTCPU/reset_lut/I2
    SLICE_X10Y4          LUT6 (Prop_lut6_I2_O)        0.373     8.614 r  rojobot/inst/BOTCPU/reset_lut/LUT6/O
                         net (fo=1, routed)           0.000     8.614    rojobot/inst/BOTCPU/internal_reset_value
    SLICE_X10Y4          FDRE                                         r  rojobot/inst/BOTCPU/internal_reset_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.693    12.006    rojobot/inst/BOTCPU/clk_in
    SLICE_X10Y4          FDRE                                         r  rojobot/inst/BOTCPU/internal_reset_flop/C
                         clock pessimism              0.568    12.574    
                         clock uncertainty           -0.078    12.496    
    SLICE_X10Y4          FDRE (Setup_fdre_C_D)        0.079    12.575    rojobot/inst/BOTCPU/internal_reset_flop
  -------------------------------------------------------------------
                         required time                         12.575    
                         arrival time                          -8.614    
  -------------------------------------------------------------------
                         slack                                  3.961    

Slack (MET) :             3.971ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/run_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.321ns  (logic 4.133ns (44.343%)  route 5.188ns (55.657%))
  Logic Levels:           6  (CARRY4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 12.006 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.863    -0.677    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.777 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[13]
                         net (fo=25, routed)          2.635     4.412    rojobot/inst/BOTCPU/move_type_lut/I1
    SLICE_X15Y1          LUT6 (Prop_lut6_I1_O)        0.124     4.536 f  rojobot/inst/BOTCPU/move_type_lut/LUT6/O
                         net (fo=4, routed)           0.644     5.180    rojobot/inst/BOTCPU/push_pop_lut/I2
    SLICE_X15Y1          LUT5 (Prop_lut5_I2_O)        0.149     5.329 f  rojobot/inst/BOTCPU/push_pop_lut/LUT5/O
                         net (fo=5, routed)           1.051     6.380    rojobot/inst/BOTCPU/pop_stack
    SLICE_X9Y3           LUT5 (Prop_lut5_I1_O)        0.332     6.712 r  rojobot/inst/BOTCPU/stack_loop[3].upper_stack.stack_pointer_lut/O
                         net (fo=1, routed)           0.000     6.712    rojobot/inst/BOTCPU/half_pointer_value_3
    SLICE_X9Y3           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.113 r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.stack_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.113    rojobot/inst/BOTCPU/stack_pointer_carry_3
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.384 f  rojobot/inst/BOTCPU/stack_loop[4].upper_stack.stack_muxcy_CARRY4/CO[0]
                         net (fo=2, routed)           0.857     8.241    rojobot/inst/BOTCPU/reset_lut/I2
    SLICE_X10Y4          LUT5 (Prop_lut5_I2_O)        0.402     8.643 r  rojobot/inst/BOTCPU/reset_lut/LUT5/O
                         net (fo=1, routed)           0.000     8.643    rojobot/inst/BOTCPU/run_value
    SLICE_X10Y4          FDRE                                         r  rojobot/inst/BOTCPU/run_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.693    12.006    rojobot/inst/BOTCPU/clk_in
    SLICE_X10Y4          FDRE                                         r  rojobot/inst/BOTCPU/run_flop/C
                         clock pessimism              0.568    12.574    
                         clock uncertainty           -0.078    12.496    
    SLICE_X10Y4          FDRE (Setup_fdre_C_D)        0.118    12.614    rojobot/inst/BOTCPU/run_flop
  -------------------------------------------------------------------
                         required time                         12.614    
                         arrival time                          -8.643    
  -------------------------------------------------------------------
                         slack                                  3.971    

Slack (MET) :             4.037ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/load_sys_regs_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/orientation315/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.760ns  (logic 0.580ns (6.621%)  route 8.180ns (93.379%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns = ( 12.034 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.820    -0.720    rojobot/inst/BOTREGIF/clk_in
    SLICE_X15Y4          FDCE                                         r  rojobot/inst/BOTREGIF/load_sys_regs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y4          FDCE (Prop_fdce_C_Q)         0.456    -0.264 r  rojobot/inst/BOTREGIF/load_sys_regs_reg/Q
                         net (fo=40, routed)          4.124     3.861    icon1/orientation315/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X8Y60          LUT4 (Prop_lut4_I3_O)        0.124     3.985 r  icon1/orientation315/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_REGCEAREGCE_cooolgate_en_gate_145/O
                         net (fo=1, routed)           4.055     8.040    icon1/orientation315/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_REGCEAREGCE_cooolgate_en_sig_77
    RAMB18_X0Y61         RAMB18E1                                     r  icon1/orientation315/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.721    12.034    icon1/orientation315/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y61         RAMB18E1                                     r  icon1/orientation315/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.480    12.515    
                         clock uncertainty           -0.078    12.437    
    RAMB18_X0Y61         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    12.077    icon1/orientation315/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         12.077    
                         arrival time                          -8.040    
  -------------------------------------------------------------------
                         slack                                  4.037    

Slack (MET) :             4.154ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/address_loop[9].pc_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.081ns  (logic 4.275ns (47.076%)  route 4.806ns (52.924%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 12.006 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.863    -0.677    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.777 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[13]
                         net (fo=25, routed)          2.635     4.412    rojobot/inst/BOTCPU/move_type_lut/I1
    SLICE_X15Y1          LUT5 (Prop_lut5_I1_O)        0.152     4.564 f  rojobot/inst/BOTCPU/move_type_lut/LUT5/O
                         net (fo=2, routed)           0.849     5.413    rojobot/inst/BOTCPU/pc_mode1_lut/I1
    SLICE_X15Y1          LUT5 (Prop_lut5_I1_O)        0.362     5.775 r  rojobot/inst/BOTCPU/pc_mode1_lut/LUT5/O
                         net (fo=13, routed)          1.322     7.097    rojobot/inst/BOTCPU/p_0_in
    SLICE_X11Y1          LUT6 (Prop_lut6_I3_O)        0.327     7.424 r  rojobot/inst/BOTCPU/address_loop[0].lsb_pc.high_int_vector.pc_lut/O
                         net (fo=1, routed)           0.000     7.424    rojobot/inst/BOTCPU/half_pc_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.956 r  rojobot/inst/BOTCPU/address_loop[0].lsb_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.956    rojobot/inst/BOTCPU/carry_pc_3
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.070 r  rojobot/inst/BOTCPU/address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.070    rojobot/inst/BOTCPU/carry_pc_7
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.404 r  rojobot/inst/BOTCPU/address_loop[8].upper_pc.mid_pc.pc_muxcy_CARRY4/O[1]
                         net (fo=1, routed)           0.000     8.404    rojobot/inst/BOTCPU/pc_value_9
    SLICE_X11Y3          FDRE                                         r  rojobot/inst/BOTCPU/address_loop[9].pc_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.693    12.006    rojobot/inst/BOTCPU/clk_in
    SLICE_X11Y3          FDRE                                         r  rojobot/inst/BOTCPU/address_loop[9].pc_flop/C
                         clock pessimism              0.568    12.574    
                         clock uncertainty           -0.078    12.496    
    SLICE_X11Y3          FDRE (Setup_fdre_C_D)        0.062    12.558    rojobot/inst/BOTCPU/address_loop[9].pc_flop
  -------------------------------------------------------------------
                         required time                         12.558    
                         arrival time                          -8.404    
  -------------------------------------------------------------------
                         slack                                  4.154    

Slack (MET) :             4.175ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/address_loop[11].pc_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        9.060ns  (logic 4.254ns (46.954%)  route 4.806ns (53.046%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 12.006 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.863    -0.677    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.777 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[13]
                         net (fo=25, routed)          2.635     4.412    rojobot/inst/BOTCPU/move_type_lut/I1
    SLICE_X15Y1          LUT5 (Prop_lut5_I1_O)        0.152     4.564 f  rojobot/inst/BOTCPU/move_type_lut/LUT5/O
                         net (fo=2, routed)           0.849     5.413    rojobot/inst/BOTCPU/pc_mode1_lut/I1
    SLICE_X15Y1          LUT5 (Prop_lut5_I1_O)        0.362     5.775 r  rojobot/inst/BOTCPU/pc_mode1_lut/LUT5/O
                         net (fo=13, routed)          1.322     7.097    rojobot/inst/BOTCPU/p_0_in
    SLICE_X11Y1          LUT6 (Prop_lut6_I3_O)        0.327     7.424 r  rojobot/inst/BOTCPU/address_loop[0].lsb_pc.high_int_vector.pc_lut/O
                         net (fo=1, routed)           0.000     7.424    rojobot/inst/BOTCPU/half_pc_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.956 r  rojobot/inst/BOTCPU/address_loop[0].lsb_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.956    rojobot/inst/BOTCPU/carry_pc_3
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.070 r  rojobot/inst/BOTCPU/address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.070    rojobot/inst/BOTCPU/carry_pc_7
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.383 r  rojobot/inst/BOTCPU/address_loop[8].upper_pc.mid_pc.pc_muxcy_CARRY4/O[3]
                         net (fo=1, routed)           0.000     8.383    rojobot/inst/BOTCPU/pc_value_11
    SLICE_X11Y3          FDRE                                         r  rojobot/inst/BOTCPU/address_loop[11].pc_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.693    12.006    rojobot/inst/BOTCPU/clk_in
    SLICE_X11Y3          FDRE                                         r  rojobot/inst/BOTCPU/address_loop[11].pc_flop/C
                         clock pessimism              0.568    12.574    
                         clock uncertainty           -0.078    12.496    
    SLICE_X11Y3          FDRE (Setup_fdre_C_D)        0.062    12.558    rojobot/inst/BOTCPU/address_loop[11].pc_flop
  -------------------------------------------------------------------
                         required time                         12.558    
                         arrival time                          -8.383    
  -------------------------------------------------------------------
                         slack                                  4.175    

Slack (MET) :             4.249ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/address_loop[10].pc_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.986ns  (logic 4.180ns (46.517%)  route 4.806ns (53.483%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 12.006 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.863    -0.677    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.777 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[13]
                         net (fo=25, routed)          2.635     4.412    rojobot/inst/BOTCPU/move_type_lut/I1
    SLICE_X15Y1          LUT5 (Prop_lut5_I1_O)        0.152     4.564 f  rojobot/inst/BOTCPU/move_type_lut/LUT5/O
                         net (fo=2, routed)           0.849     5.413    rojobot/inst/BOTCPU/pc_mode1_lut/I1
    SLICE_X15Y1          LUT5 (Prop_lut5_I1_O)        0.362     5.775 r  rojobot/inst/BOTCPU/pc_mode1_lut/LUT5/O
                         net (fo=13, routed)          1.322     7.097    rojobot/inst/BOTCPU/p_0_in
    SLICE_X11Y1          LUT6 (Prop_lut6_I3_O)        0.327     7.424 r  rojobot/inst/BOTCPU/address_loop[0].lsb_pc.high_int_vector.pc_lut/O
                         net (fo=1, routed)           0.000     7.424    rojobot/inst/BOTCPU/half_pc_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.956 r  rojobot/inst/BOTCPU/address_loop[0].lsb_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.956    rojobot/inst/BOTCPU/carry_pc_3
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.070 r  rojobot/inst/BOTCPU/address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.070    rojobot/inst/BOTCPU/carry_pc_7
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.309 r  rojobot/inst/BOTCPU/address_loop[8].upper_pc.mid_pc.pc_muxcy_CARRY4/O[2]
                         net (fo=1, routed)           0.000     8.309    rojobot/inst/BOTCPU/pc_value_10
    SLICE_X11Y3          FDRE                                         r  rojobot/inst/BOTCPU/address_loop[10].pc_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.693    12.006    rojobot/inst/BOTCPU/clk_in
    SLICE_X11Y3          FDRE                                         r  rojobot/inst/BOTCPU/address_loop[10].pc_flop/C
                         clock pessimism              0.568    12.574    
                         clock uncertainty           -0.078    12.496    
    SLICE_X11Y3          FDRE (Setup_fdre_C_D)        0.062    12.558    rojobot/inst/BOTCPU/address_loop[10].pc_flop
  -------------------------------------------------------------------
                         required time                         12.558    
                         arrival time                          -8.309    
  -------------------------------------------------------------------
                         slack                                  4.249    

Slack (MET) :             4.265ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/address_loop[8].pc_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.970ns  (logic 4.164ns (46.421%)  route 4.806ns (53.579%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 12.006 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.863    -0.677    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.777 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[13]
                         net (fo=25, routed)          2.635     4.412    rojobot/inst/BOTCPU/move_type_lut/I1
    SLICE_X15Y1          LUT5 (Prop_lut5_I1_O)        0.152     4.564 f  rojobot/inst/BOTCPU/move_type_lut/LUT5/O
                         net (fo=2, routed)           0.849     5.413    rojobot/inst/BOTCPU/pc_mode1_lut/I1
    SLICE_X15Y1          LUT5 (Prop_lut5_I1_O)        0.362     5.775 r  rojobot/inst/BOTCPU/pc_mode1_lut/LUT5/O
                         net (fo=13, routed)          1.322     7.097    rojobot/inst/BOTCPU/p_0_in
    SLICE_X11Y1          LUT6 (Prop_lut6_I3_O)        0.327     7.424 r  rojobot/inst/BOTCPU/address_loop[0].lsb_pc.high_int_vector.pc_lut/O
                         net (fo=1, routed)           0.000     7.424    rojobot/inst/BOTCPU/half_pc_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.956 r  rojobot/inst/BOTCPU/address_loop[0].lsb_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.956    rojobot/inst/BOTCPU/carry_pc_3
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.070 r  rojobot/inst/BOTCPU/address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.070    rojobot/inst/BOTCPU/carry_pc_7
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.293 r  rojobot/inst/BOTCPU/address_loop[8].upper_pc.mid_pc.pc_muxcy_CARRY4/O[0]
                         net (fo=1, routed)           0.000     8.293    rojobot/inst/BOTCPU/pc_value_8
    SLICE_X11Y3          FDRE                                         r  rojobot/inst/BOTCPU/address_loop[8].pc_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.693    12.006    rojobot/inst/BOTCPU/clk_in
    SLICE_X11Y3          FDRE                                         r  rojobot/inst/BOTCPU/address_loop[8].pc_flop/C
                         clock pessimism              0.568    12.574    
                         clock uncertainty           -0.078    12.496    
    SLICE_X11Y3          FDRE (Setup_fdre_C_D)        0.062    12.558    rojobot/inst/BOTCPU/address_loop[8].pc_flop
  -------------------------------------------------------------------
                         required time                         12.558    
                         arrival time                          -8.293    
  -------------------------------------------------------------------
                         slack                                  4.265    

Slack (MET) :             4.269ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/address_loop[5].pc_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0 rise@13.333ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        8.967ns  (logic 4.161ns (46.404%)  route 4.806ns (53.596%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 12.007 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.863    -0.677    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.777 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[13]
                         net (fo=25, routed)          2.635     4.412    rojobot/inst/BOTCPU/move_type_lut/I1
    SLICE_X15Y1          LUT5 (Prop_lut5_I1_O)        0.152     4.564 f  rojobot/inst/BOTCPU/move_type_lut/LUT5/O
                         net (fo=2, routed)           0.849     5.413    rojobot/inst/BOTCPU/pc_mode1_lut/I1
    SLICE_X15Y1          LUT5 (Prop_lut5_I1_O)        0.362     5.775 r  rojobot/inst/BOTCPU/pc_mode1_lut/LUT5/O
                         net (fo=13, routed)          1.322     7.097    rojobot/inst/BOTCPU/p_0_in
    SLICE_X11Y1          LUT6 (Prop_lut6_I3_O)        0.327     7.424 r  rojobot/inst/BOTCPU/address_loop[0].lsb_pc.high_int_vector.pc_lut/O
                         net (fo=1, routed)           0.000     7.424    rojobot/inst/BOTCPU/half_pc_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.956 r  rojobot/inst/BOTCPU/address_loop[0].lsb_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.956    rojobot/inst/BOTCPU/carry_pc_3
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.290 r  rojobot/inst/BOTCPU/address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4/O[1]
                         net (fo=1, routed)           0.000     8.290    rojobot/inst/BOTCPU/pc_value_5
    SLICE_X11Y2          FDRE                                         r  rojobot/inst/BOTCPU/address_loop[5].pc_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.694    12.007    rojobot/inst/BOTCPU/clk_in
    SLICE_X11Y2          FDRE                                         r  rojobot/inst/BOTCPU/address_loop[5].pc_flop/C
                         clock pessimism              0.568    12.575    
                         clock uncertainty           -0.078    12.497    
    SLICE_X11Y2          FDRE (Setup_fdre_C_D)        0.062    12.559    rojobot/inst/BOTCPU/address_loop[5].pc_flop
  -------------------------------------------------------------------
                         required time                         12.559    
                         arrival time                          -8.290    
  -------------------------------------------------------------------
                         slack                                  4.269    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/MapY_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.719%)  route 0.214ns (60.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.641    -0.523    rojobot/inst/BOTREGIF/clk_in
    SLICE_X9Y5           FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  rojobot/inst/BOTREGIF/MapY_reg[2]/Q
                         net (fo=1, routed)           0.214    -0.168    world_map/addra[9]
    RAMB36_X0Y1          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.957    -0.716    world_map/clka
    RAMB36_X0Y1          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.251    -0.465    
                         clock uncertainty            0.078    -0.388    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.205    world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/address_loop[5].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_high/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.119%)  route 0.130ns (47.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.642    -0.522    rojobot/inst/BOTCPU/clk_in
    SLICE_X11Y2          FDRE                                         r  rojobot/inst/BOTCPU/address_loop[5].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  rojobot/inst/BOTCPU/address_loop[5].pc_flop/Q
                         net (fo=3, routed)           0.130    -0.251    rojobot/inst/BOTCPU/stack_ram_high/DIA1
    SLICE_X8Y3           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X8Y3           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMA_D1/CLK
                         clock pessimism              0.272    -0.486    
                         clock uncertainty            0.078    -0.408    
    SLICE_X8Y3           RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120    -0.288    rojobot/inst/BOTCPU/stack_ram_high/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_high/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.142%)  route 0.298ns (67.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.641    -0.523    rojobot/inst/BOTCPU/clk_in
    SLICE_X9Y3           FDRE                                         r  rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.298    -0.084    rojobot/inst/BOTCPU/stack_ram_high/ADDRD1
    SLICE_X8Y3           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X8Y3           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMA/CLK
                         clock pessimism              0.248    -0.510    
                         clock uncertainty            0.078    -0.432    
    SLICE_X8Y3           RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.123    rojobot/inst/BOTCPU/stack_ram_high/RAMA
  -------------------------------------------------------------------
                         required time                          0.123    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_high/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.142%)  route 0.298ns (67.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.641    -0.523    rojobot/inst/BOTCPU/clk_in
    SLICE_X9Y3           FDRE                                         r  rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.298    -0.084    rojobot/inst/BOTCPU/stack_ram_high/ADDRD1
    SLICE_X8Y3           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X8Y3           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMA_D1/CLK
                         clock pessimism              0.248    -0.510    
                         clock uncertainty            0.078    -0.432    
    SLICE_X8Y3           RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.123    rojobot/inst/BOTCPU/stack_ram_high/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.123    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_high/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.142%)  route 0.298ns (67.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.641    -0.523    rojobot/inst/BOTCPU/clk_in
    SLICE_X9Y3           FDRE                                         r  rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.298    -0.084    rojobot/inst/BOTCPU/stack_ram_high/ADDRD1
    SLICE_X8Y3           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X8Y3           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMB/CLK
                         clock pessimism              0.248    -0.510    
                         clock uncertainty            0.078    -0.432    
    SLICE_X8Y3           RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.123    rojobot/inst/BOTCPU/stack_ram_high/RAMB
  -------------------------------------------------------------------
                         required time                          0.123    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_high/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.142%)  route 0.298ns (67.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.641    -0.523    rojobot/inst/BOTCPU/clk_in
    SLICE_X9Y3           FDRE                                         r  rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.298    -0.084    rojobot/inst/BOTCPU/stack_ram_high/ADDRD1
    SLICE_X8Y3           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X8Y3           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMB_D1/CLK
                         clock pessimism              0.248    -0.510    
                         clock uncertainty            0.078    -0.432    
    SLICE_X8Y3           RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.123    rojobot/inst/BOTCPU/stack_ram_high/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.123    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_high/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.142%)  route 0.298ns (67.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.641    -0.523    rojobot/inst/BOTCPU/clk_in
    SLICE_X9Y3           FDRE                                         r  rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.298    -0.084    rojobot/inst/BOTCPU/stack_ram_high/ADDRD1
    SLICE_X8Y3           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X8Y3           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMC/CLK
                         clock pessimism              0.248    -0.510    
                         clock uncertainty            0.078    -0.432    
    SLICE_X8Y3           RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.123    rojobot/inst/BOTCPU/stack_ram_high/RAMC
  -------------------------------------------------------------------
                         required time                          0.123    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_high/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.142%)  route 0.298ns (67.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.641    -0.523    rojobot/inst/BOTCPU/clk_in
    SLICE_X9Y3           FDRE                                         r  rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.298    -0.084    rojobot/inst/BOTCPU/stack_ram_high/ADDRD1
    SLICE_X8Y3           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X8Y3           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMC_D1/CLK
                         clock pessimism              0.248    -0.510    
                         clock uncertainty            0.078    -0.432    
    SLICE_X8Y3           RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.123    rojobot/inst/BOTCPU/stack_ram_high/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.123    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_high/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.142%)  route 0.298ns (67.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.641    -0.523    rojobot/inst/BOTCPU/clk_in
    SLICE_X9Y3           FDRE                                         r  rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.298    -0.084    rojobot/inst/BOTCPU/stack_ram_high/ADDRD1
    SLICE_X8Y3           RAMS32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X8Y3           RAMS32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMD/CLK
                         clock pessimism              0.248    -0.510    
                         clock uncertainty            0.078    -0.432    
    SLICE_X8Y3           RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.123    rojobot/inst/BOTCPU/stack_ram_high/RAMD
  -------------------------------------------------------------------
                         required time                          0.123    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_high/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.142%)  route 0.298ns (67.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.641    -0.523    rojobot/inst/BOTCPU/clk_in
    SLICE_X9Y3           FDRE                                         r  rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.298    -0.084    rojobot/inst/BOTCPU/stack_ram_high/ADDRD1
    SLICE_X8Y3           RAMS32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X8Y3           RAMS32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMD_D1/CLK
                         clock pessimism              0.248    -0.510    
                         clock uncertainty            0.078    -0.432    
    SLICE_X8Y3           RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.123    rojobot/inst/BOTCPU/stack_ram_high/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.123    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.039    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        0.714ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.021ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.714ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.594ns  (logic 4.900ns (26.352%)  route 13.694ns (73.648%))
  Logic Levels:           23  (CARRY4=4 LUT2=1 LUT3=2 LUT4=4 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X28Y25         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.326 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=14, routed)          0.966     0.641    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[31]_3[2]
    SLICE_X29Y25         LUT5 (Prop_lut5_I1_O)        0.296     0.937 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.600     1.537    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X30Y25         LUT4 (Prop_lut4_I0_O)        0.124     1.661 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.661    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X30Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.174 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.174    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.291 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=2, routed)           0.902     3.193    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X34Y26         LUT5 (Prop_lut5_I2_O)        0.124     3.317 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__4/O
                         net (fo=22, routed)          0.761     4.078    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry1/_utlb_val/q_reg[0]
    SLICE_X40Y24         LUT6 (Prop_lut6_I3_O)        0.124     4.202 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[7]_i_3__20/O
                         net (fo=1, routed)           0.847     5.048    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[37]_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.149     5.197 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__35/O
                         net (fo=12, routed)          0.773     5.971    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[7]
    SLICE_X35Y23         LUT6 (Prop_lut6_I5_O)        0.332     6.303 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.303    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X35Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.835 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.835    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.992 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.618     7.610    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X36Y24         LUT3 (Prop_lut3_I0_O)        0.323     7.933 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.518     8.451    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I0_O)        0.326     8.777 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.162     8.939    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.063 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.185     9.248    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X38Y27         LUT3 (Prop_lut3_I2_O)        0.124     9.372 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_14/O
                         net (fo=1, routed)           0.736    10.108    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_20
    SLICE_X40Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.232 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=52, routed)          0.716    10.948    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/mmu_dcmode[0]
    SLICE_X43Y19         LUT4 (Prop_lut4_I3_O)        0.124    11.072 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_2__157/O
                         net (fo=2, routed)           0.538    11.610    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X42Y19         LUT4 (Prop_lut4_I2_O)        0.124    11.734 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=13, routed)          0.795    12.529    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/hit_fb
    SLICE_X36Y21         LUT6 (Prop_lut6_I3_O)        0.124    12.653 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_10__18/O
                         net (fo=2, routed)           0.620    13.273    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[3]_2
    SLICE_X28Y22         LUT6 (Prop_lut6_I1_O)        0.124    13.397 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_3__121/O
                         net (fo=5, routed)           0.762    14.159    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_24
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.124    14.283 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.763    15.046    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X28Y20         LUT6 (Prop_lut6_I4_O)        0.124    15.170 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.727    15.897    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dsync_e
    SLICE_X28Y19         LUT6 (Prop_lut6_I5_O)        0.124    16.021 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.710    16.731    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X43Y23         LUT4 (Prop_lut4_I3_O)        0.124    16.855 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.995    17.850    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/q_reg[3][0]
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.179    
                         clock uncertainty           -0.083    19.096    
    RAMB18_X1Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.564    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.564    
                         arrival time                         -17.850    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.714ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.594ns  (logic 4.900ns (26.352%)  route 13.694ns (73.648%))
  Logic Levels:           23  (CARRY4=4 LUT2=1 LUT3=2 LUT4=4 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X28Y25         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.326 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=14, routed)          0.966     0.641    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[31]_3[2]
    SLICE_X29Y25         LUT5 (Prop_lut5_I1_O)        0.296     0.937 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.600     1.537    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X30Y25         LUT4 (Prop_lut4_I0_O)        0.124     1.661 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.661    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X30Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.174 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.174    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.291 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=2, routed)           0.902     3.193    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X34Y26         LUT5 (Prop_lut5_I2_O)        0.124     3.317 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__4/O
                         net (fo=22, routed)          0.761     4.078    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry1/_utlb_val/q_reg[0]
    SLICE_X40Y24         LUT6 (Prop_lut6_I3_O)        0.124     4.202 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[7]_i_3__20/O
                         net (fo=1, routed)           0.847     5.048    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[37]_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.149     5.197 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__35/O
                         net (fo=12, routed)          0.773     5.971    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[7]
    SLICE_X35Y23         LUT6 (Prop_lut6_I5_O)        0.332     6.303 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.303    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X35Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.835 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.835    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.992 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.618     7.610    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X36Y24         LUT3 (Prop_lut3_I0_O)        0.323     7.933 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.518     8.451    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I0_O)        0.326     8.777 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.162     8.939    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.063 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.185     9.248    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X38Y27         LUT3 (Prop_lut3_I2_O)        0.124     9.372 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_14/O
                         net (fo=1, routed)           0.736    10.108    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_20
    SLICE_X40Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.232 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=52, routed)          0.716    10.948    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/mmu_dcmode[0]
    SLICE_X43Y19         LUT4 (Prop_lut4_I3_O)        0.124    11.072 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_2__157/O
                         net (fo=2, routed)           0.538    11.610    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X42Y19         LUT4 (Prop_lut4_I2_O)        0.124    11.734 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=13, routed)          0.795    12.529    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/hit_fb
    SLICE_X36Y21         LUT6 (Prop_lut6_I3_O)        0.124    12.653 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_10__18/O
                         net (fo=2, routed)           0.620    13.273    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[3]_2
    SLICE_X28Y22         LUT6 (Prop_lut6_I1_O)        0.124    13.397 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_3__121/O
                         net (fo=5, routed)           0.762    14.159    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_24
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.124    14.283 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.763    15.046    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X28Y20         LUT6 (Prop_lut6_I4_O)        0.124    15.170 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.727    15.897    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dsync_e
    SLICE_X28Y19         LUT6 (Prop_lut6_I5_O)        0.124    16.021 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.710    16.731    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X43Y23         LUT4 (Prop_lut4_I3_O)        0.124    16.855 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__11/O
                         net (fo=2, routed)           0.995    17.850    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/q_reg[3][0]
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/clk_out1
    RAMB18_X1Y9          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.179    
                         clock uncertainty           -0.083    19.096    
    RAMB18_X1Y9          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.564    mfp_sys/top/cpu/dcache/dataram/ram__data_inst7/mem_reg
  -------------------------------------------------------------------
                         required time                         18.564    
                         arrival time                         -17.850    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.742ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.665ns  (logic 4.900ns (26.253%)  route 13.765ns (73.747%))
  Logic Levels:           23  (CARRY4=4 LUT2=1 LUT3=2 LUT4=4 LUT5=3 LUT6=9)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 18.709 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X28Y25         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.326 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=14, routed)          0.966     0.641    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[31]_3[2]
    SLICE_X29Y25         LUT5 (Prop_lut5_I1_O)        0.296     0.937 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.600     1.537    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X30Y25         LUT4 (Prop_lut4_I0_O)        0.124     1.661 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.661    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X30Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.174 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.174    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.291 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=2, routed)           0.902     3.193    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X34Y26         LUT5 (Prop_lut5_I2_O)        0.124     3.317 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__4/O
                         net (fo=22, routed)          0.761     4.078    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry1/_utlb_val/q_reg[0]
    SLICE_X40Y24         LUT6 (Prop_lut6_I3_O)        0.124     4.202 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[7]_i_3__20/O
                         net (fo=1, routed)           0.847     5.048    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[37]_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.149     5.197 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__35/O
                         net (fo=12, routed)          0.773     5.971    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[7]
    SLICE_X35Y23         LUT6 (Prop_lut6_I5_O)        0.332     6.303 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.303    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X35Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.835 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.835    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.992 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.618     7.610    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X36Y24         LUT3 (Prop_lut3_I0_O)        0.323     7.933 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.518     8.451    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I0_O)        0.326     8.777 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.162     8.939    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.063 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.185     9.248    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X38Y27         LUT3 (Prop_lut3_I2_O)        0.124     9.372 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_14/O
                         net (fo=1, routed)           0.736    10.108    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_20
    SLICE_X40Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.232 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=52, routed)          0.716    10.948    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/mmu_dcmode[0]
    SLICE_X43Y19         LUT4 (Prop_lut4_I3_O)        0.124    11.072 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_2__157/O
                         net (fo=2, routed)           0.538    11.610    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X42Y19         LUT4 (Prop_lut4_I2_O)        0.124    11.734 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=13, routed)          0.795    12.529    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/hit_fb
    SLICE_X36Y21         LUT6 (Prop_lut6_I3_O)        0.124    12.653 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_10__18/O
                         net (fo=2, routed)           0.620    13.273    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[3]_2
    SLICE_X28Y22         LUT6 (Prop_lut6_I1_O)        0.124    13.397 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_3__121/O
                         net (fo=5, routed)           0.762    14.159    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_24
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.124    14.283 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.763    15.046    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X28Y20         LUT6 (Prop_lut6_I4_O)        0.124    15.170 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.727    15.897    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dsync_e
    SLICE_X28Y19         LUT6 (Prop_lut6_I5_O)        0.124    16.021 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.844    16.865    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X16Y17         LUT4 (Prop_lut4_I3_O)        0.124    16.989 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.931    17.920    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X0Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.729    18.709    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X0Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.277    
                         clock uncertainty           -0.083    19.194    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.662    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.662    
                         arrival time                         -17.920    
  -------------------------------------------------------------------
                         slack                                  0.742    

Slack (MET) :             0.750ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.559ns  (logic 4.900ns (26.403%)  route 13.659ns (73.597%))
  Logic Levels:           23  (CARRY4=4 LUT2=1 LUT3=2 LUT4=4 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X28Y25         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.326 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=14, routed)          0.966     0.641    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[31]_3[2]
    SLICE_X29Y25         LUT5 (Prop_lut5_I1_O)        0.296     0.937 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.600     1.537    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X30Y25         LUT4 (Prop_lut4_I0_O)        0.124     1.661 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.661    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X30Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.174 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.174    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.291 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=2, routed)           0.902     3.193    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X34Y26         LUT5 (Prop_lut5_I2_O)        0.124     3.317 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__4/O
                         net (fo=22, routed)          0.761     4.078    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry1/_utlb_val/q_reg[0]
    SLICE_X40Y24         LUT6 (Prop_lut6_I3_O)        0.124     4.202 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[7]_i_3__20/O
                         net (fo=1, routed)           0.847     5.048    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[37]_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.149     5.197 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__35/O
                         net (fo=12, routed)          0.773     5.971    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[7]
    SLICE_X35Y23         LUT6 (Prop_lut6_I5_O)        0.332     6.303 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.303    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X35Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.835 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.835    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.992 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.618     7.610    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X36Y24         LUT3 (Prop_lut3_I0_O)        0.323     7.933 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.518     8.451    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I0_O)        0.326     8.777 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.162     8.939    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.063 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.185     9.248    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X38Y27         LUT3 (Prop_lut3_I2_O)        0.124     9.372 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_14/O
                         net (fo=1, routed)           0.736    10.108    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_20
    SLICE_X40Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.232 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=52, routed)          0.716    10.948    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/mmu_dcmode[0]
    SLICE_X43Y19         LUT4 (Prop_lut4_I3_O)        0.124    11.072 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_2__157/O
                         net (fo=2, routed)           0.538    11.610    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X42Y19         LUT4 (Prop_lut4_I2_O)        0.124    11.734 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=13, routed)          0.795    12.529    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/hit_fb
    SLICE_X36Y21         LUT6 (Prop_lut6_I3_O)        0.124    12.653 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_10__18/O
                         net (fo=2, routed)           0.620    13.273    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[3]_2
    SLICE_X28Y22         LUT6 (Prop_lut6_I1_O)        0.124    13.397 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_3__121/O
                         net (fo=5, routed)           0.762    14.159    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_24
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.124    14.283 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.763    15.046    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X28Y20         LUT6 (Prop_lut6_I4_O)        0.124    15.170 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.727    15.897    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dsync_e
    SLICE_X28Y19         LUT6 (Prop_lut6_I5_O)        0.124    16.021 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.691    16.712    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X45Y21         LUT4 (Prop_lut4_I3_O)        0.124    16.836 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__13/O
                         net (fo=2, routed)           0.978    17.814    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/q_reg[1][0]
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.179    
                         clock uncertainty           -0.083    19.096    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.564    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.564    
                         arrival time                         -17.814    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.750ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.559ns  (logic 4.900ns (26.403%)  route 13.659ns (73.597%))
  Logic Levels:           23  (CARRY4=4 LUT2=1 LUT3=2 LUT4=4 LUT5=3 LUT6=9)
  Clock Path Skew:        -0.077ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.317ns = ( 18.683 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.496ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X28Y25         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.326 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=14, routed)          0.966     0.641    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[31]_3[2]
    SLICE_X29Y25         LUT5 (Prop_lut5_I1_O)        0.296     0.937 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.600     1.537    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X30Y25         LUT4 (Prop_lut4_I0_O)        0.124     1.661 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.661    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X30Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.174 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.174    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.291 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=2, routed)           0.902     3.193    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X34Y26         LUT5 (Prop_lut5_I2_O)        0.124     3.317 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__4/O
                         net (fo=22, routed)          0.761     4.078    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry1/_utlb_val/q_reg[0]
    SLICE_X40Y24         LUT6 (Prop_lut6_I3_O)        0.124     4.202 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[7]_i_3__20/O
                         net (fo=1, routed)           0.847     5.048    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[37]_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.149     5.197 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__35/O
                         net (fo=12, routed)          0.773     5.971    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[7]
    SLICE_X35Y23         LUT6 (Prop_lut6_I5_O)        0.332     6.303 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.303    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X35Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.835 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.835    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.992 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.618     7.610    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X36Y24         LUT3 (Prop_lut3_I0_O)        0.323     7.933 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.518     8.451    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I0_O)        0.326     8.777 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.162     8.939    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.063 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.185     9.248    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X38Y27         LUT3 (Prop_lut3_I2_O)        0.124     9.372 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_14/O
                         net (fo=1, routed)           0.736    10.108    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_20
    SLICE_X40Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.232 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=52, routed)          0.716    10.948    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/mmu_dcmode[0]
    SLICE_X43Y19         LUT4 (Prop_lut4_I3_O)        0.124    11.072 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_2__157/O
                         net (fo=2, routed)           0.538    11.610    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X42Y19         LUT4 (Prop_lut4_I2_O)        0.124    11.734 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=13, routed)          0.795    12.529    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/hit_fb
    SLICE_X36Y21         LUT6 (Prop_lut6_I3_O)        0.124    12.653 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_10__18/O
                         net (fo=2, routed)           0.620    13.273    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[3]_2
    SLICE_X28Y22         LUT6 (Prop_lut6_I1_O)        0.124    13.397 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_3__121/O
                         net (fo=5, routed)           0.762    14.159    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_24
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.124    14.283 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.763    15.046    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X28Y20         LUT6 (Prop_lut6_I4_O)        0.124    15.170 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.727    15.897    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dsync_e
    SLICE_X28Y19         LUT6 (Prop_lut6_I5_O)        0.124    16.021 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.691    16.712    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X45Y21         LUT4 (Prop_lut4_I3_O)        0.124    16.836 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__13/O
                         net (fo=2, routed)           0.978    17.814    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/q_reg[1][0]
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.703    18.683    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/clk_out1
    RAMB18_X1Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg/CLKARDCLK
                         clock pessimism              0.496    19.179    
                         clock uncertainty           -0.083    19.096    
    RAMB18_X1Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.564    mfp_sys/top/cpu/dcache/dataram/ram__data_inst5/mem_reg
  -------------------------------------------------------------------
                         required time                         18.564    
                         arrival time                         -17.814    
  -------------------------------------------------------------------
                         slack                                  0.750    

Slack (MET) :             0.773ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.633ns  (logic 4.900ns (26.297%)  route 13.733ns (73.703%))
  Logic Levels:           23  (CARRY4=4 LUT2=1 LUT3=2 LUT4=4 LUT5=3 LUT6=9)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 18.709 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X28Y25         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.326 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=14, routed)          0.966     0.641    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[31]_3[2]
    SLICE_X29Y25         LUT5 (Prop_lut5_I1_O)        0.296     0.937 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.600     1.537    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X30Y25         LUT4 (Prop_lut4_I0_O)        0.124     1.661 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.661    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X30Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.174 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.174    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.291 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=2, routed)           0.902     3.193    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X34Y26         LUT5 (Prop_lut5_I2_O)        0.124     3.317 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__4/O
                         net (fo=22, routed)          0.761     4.078    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry1/_utlb_val/q_reg[0]
    SLICE_X40Y24         LUT6 (Prop_lut6_I3_O)        0.124     4.202 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[7]_i_3__20/O
                         net (fo=1, routed)           0.847     5.048    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[37]_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.149     5.197 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__35/O
                         net (fo=12, routed)          0.773     5.971    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[7]
    SLICE_X35Y23         LUT6 (Prop_lut6_I5_O)        0.332     6.303 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.303    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X35Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.835 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.835    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.992 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.618     7.610    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X36Y24         LUT3 (Prop_lut3_I0_O)        0.323     7.933 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.518     8.451    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I0_O)        0.326     8.777 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.162     8.939    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.063 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.185     9.248    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X38Y27         LUT3 (Prop_lut3_I2_O)        0.124     9.372 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_14/O
                         net (fo=1, routed)           0.736    10.108    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_20
    SLICE_X40Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.232 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=52, routed)          0.716    10.948    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/mmu_dcmode[0]
    SLICE_X43Y19         LUT4 (Prop_lut4_I3_O)        0.124    11.072 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_2__157/O
                         net (fo=2, routed)           0.538    11.610    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X42Y19         LUT4 (Prop_lut4_I2_O)        0.124    11.734 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=13, routed)          0.795    12.529    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/hit_fb
    SLICE_X36Y21         LUT6 (Prop_lut6_I3_O)        0.124    12.653 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_10__18/O
                         net (fo=2, routed)           0.620    13.273    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[3]_2
    SLICE_X28Y22         LUT6 (Prop_lut6_I1_O)        0.124    13.397 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_3__121/O
                         net (fo=5, routed)           0.762    14.159    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_24
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.124    14.283 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.763    15.046    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X28Y20         LUT6 (Prop_lut6_I4_O)        0.124    15.170 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.727    15.897    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dsync_e
    SLICE_X28Y19         LUT6 (Prop_lut6_I5_O)        0.124    16.021 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.844    16.865    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X16Y17         LUT4 (Prop_lut4_I3_O)        0.124    16.989 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_18__4/O
                         net (fo=2, routed)           0.900    17.889    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/q_reg[0][0]
    RAMB18_X0Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.729    18.709    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/clk_out1
    RAMB18_X0Y4          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.277    
                         clock uncertainty           -0.083    19.194    
    RAMB18_X0Y4          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.662    mfp_sys/top/cpu/dcache/dataram/ram__data_inst0/mem_reg
  -------------------------------------------------------------------
                         required time                         18.662    
                         arrival time                         -17.889    
  -------------------------------------------------------------------
                         slack                                  0.773    

Slack (MET) :             0.792ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.614ns  (logic 4.900ns (26.324%)  route 13.714ns (73.676%))
  Logic Levels:           23  (CARRY4=4 LUT2=1 LUT3=2 LUT4=4 LUT5=3 LUT6=9)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 18.709 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X28Y25         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.326 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=14, routed)          0.966     0.641    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[31]_3[2]
    SLICE_X29Y25         LUT5 (Prop_lut5_I1_O)        0.296     0.937 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.600     1.537    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X30Y25         LUT4 (Prop_lut4_I0_O)        0.124     1.661 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.661    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X30Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.174 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.174    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.291 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=2, routed)           0.902     3.193    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X34Y26         LUT5 (Prop_lut5_I2_O)        0.124     3.317 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__4/O
                         net (fo=22, routed)          0.761     4.078    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry1/_utlb_val/q_reg[0]
    SLICE_X40Y24         LUT6 (Prop_lut6_I3_O)        0.124     4.202 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[7]_i_3__20/O
                         net (fo=1, routed)           0.847     5.048    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[37]_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.149     5.197 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__35/O
                         net (fo=12, routed)          0.773     5.971    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[7]
    SLICE_X35Y23         LUT6 (Prop_lut6_I5_O)        0.332     6.303 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.303    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X35Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.835 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.835    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.992 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.618     7.610    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X36Y24         LUT3 (Prop_lut3_I0_O)        0.323     7.933 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.518     8.451    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I0_O)        0.326     8.777 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.162     8.939    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.063 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.185     9.248    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X38Y27         LUT3 (Prop_lut3_I2_O)        0.124     9.372 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_14/O
                         net (fo=1, routed)           0.736    10.108    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_20
    SLICE_X40Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.232 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=52, routed)          0.716    10.948    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/mmu_dcmode[0]
    SLICE_X43Y19         LUT4 (Prop_lut4_I3_O)        0.124    11.072 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_2__157/O
                         net (fo=2, routed)           0.538    11.610    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X42Y19         LUT4 (Prop_lut4_I2_O)        0.124    11.734 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=13, routed)          0.795    12.529    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/hit_fb
    SLICE_X36Y21         LUT6 (Prop_lut6_I3_O)        0.124    12.653 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_10__18/O
                         net (fo=2, routed)           0.620    13.273    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[3]_2
    SLICE_X28Y22         LUT6 (Prop_lut6_I1_O)        0.124    13.397 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_3__121/O
                         net (fo=5, routed)           0.762    14.159    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_24
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.124    14.283 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.763    15.046    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X28Y20         LUT6 (Prop_lut6_I4_O)        0.124    15.170 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.727    15.897    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dsync_e
    SLICE_X28Y19         LUT6 (Prop_lut6_I5_O)        0.124    16.021 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.683    16.704    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X21Y17         LUT4 (Prop_lut4_I3_O)        0.124    16.828 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__14/O
                         net (fo=2, routed)           1.042    17.870    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/q_reg[0][0]
    RAMB18_X0Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[0]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.729    18.709    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X0Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.277    
                         clock uncertainty           -0.083    19.194    
    RAMB18_X0Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[0])
                                                     -0.532    18.662    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.662    
                         arrival time                         -17.870    
  -------------------------------------------------------------------
                         slack                                  0.792    

Slack (MET) :             0.877ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.522ns  (logic 4.900ns (26.455%)  route 13.622ns (73.545%))
  Logic Levels:           23  (CARRY4=4 LUT2=1 LUT3=2 LUT4=4 LUT5=3 LUT6=9)
  Clock Path Skew:        0.014ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.298ns = ( 18.702 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X28Y25         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.326 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=14, routed)          0.966     0.641    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[31]_3[2]
    SLICE_X29Y25         LUT5 (Prop_lut5_I1_O)        0.296     0.937 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.600     1.537    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X30Y25         LUT4 (Prop_lut4_I0_O)        0.124     1.661 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.661    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X30Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.174 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.174    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.291 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=2, routed)           0.902     3.193    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X34Y26         LUT5 (Prop_lut5_I2_O)        0.124     3.317 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__4/O
                         net (fo=22, routed)          0.761     4.078    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry1/_utlb_val/q_reg[0]
    SLICE_X40Y24         LUT6 (Prop_lut6_I3_O)        0.124     4.202 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[7]_i_3__20/O
                         net (fo=1, routed)           0.847     5.048    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[37]_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.149     5.197 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__35/O
                         net (fo=12, routed)          0.773     5.971    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[7]
    SLICE_X35Y23         LUT6 (Prop_lut6_I5_O)        0.332     6.303 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.303    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X35Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.835 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.835    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.992 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.618     7.610    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X36Y24         LUT3 (Prop_lut3_I0_O)        0.323     7.933 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.518     8.451    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I0_O)        0.326     8.777 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.162     8.939    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.063 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.185     9.248    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X38Y27         LUT3 (Prop_lut3_I2_O)        0.124     9.372 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_14/O
                         net (fo=1, routed)           0.736    10.108    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_20
    SLICE_X40Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.232 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=52, routed)          0.716    10.948    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/mmu_dcmode[0]
    SLICE_X43Y19         LUT4 (Prop_lut4_I3_O)        0.124    11.072 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_2__157/O
                         net (fo=2, routed)           0.538    11.610    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X42Y19         LUT4 (Prop_lut4_I2_O)        0.124    11.734 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=13, routed)          0.795    12.529    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/hit_fb
    SLICE_X36Y21         LUT6 (Prop_lut6_I3_O)        0.124    12.653 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_10__18/O
                         net (fo=2, routed)           0.620    13.273    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[3]_2
    SLICE_X28Y22         LUT6 (Prop_lut6_I1_O)        0.124    13.397 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_3__121/O
                         net (fo=5, routed)           0.762    14.159    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_24
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.124    14.283 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.763    15.046    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X28Y20         LUT6 (Prop_lut6_I4_O)        0.124    15.170 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.727    15.897    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dsync_e
    SLICE_X28Y19         LUT6 (Prop_lut6_I5_O)        0.124    16.021 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.741    16.762    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X18Y22         LUT4 (Prop_lut4_I3_O)        0.124    16.886 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__6/O
                         net (fo=2, routed)           0.891    17.778    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/q_reg[3][0]
    RAMB18_X0Y10         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.722    18.702    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/clk_out1
    RAMB18_X0Y10         RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.270    
                         clock uncertainty           -0.083    19.187    
    RAMB18_X0Y10         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.655    mfp_sys/top/cpu/dcache/dataram/ram__data_inst3/mem_reg
  -------------------------------------------------------------------
                         required time                         18.655    
                         arrival time                         -17.778    
  -------------------------------------------------------------------
                         slack                                  0.877    

Slack (MET) :             0.916ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.490ns  (logic 4.900ns (26.501%)  route 13.590ns (73.499%))
  Logic Levels:           23  (CARRY4=4 LUT2=1 LUT3=2 LUT4=4 LUT5=3 LUT6=9)
  Clock Path Skew:        0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.291ns = ( 18.709 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X28Y25         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.326 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=14, routed)          0.966     0.641    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[31]_3[2]
    SLICE_X29Y25         LUT5 (Prop_lut5_I1_O)        0.296     0.937 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.600     1.537    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X30Y25         LUT4 (Prop_lut4_I0_O)        0.124     1.661 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.661    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X30Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.174 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.174    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.291 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=2, routed)           0.902     3.193    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X34Y26         LUT5 (Prop_lut5_I2_O)        0.124     3.317 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__4/O
                         net (fo=22, routed)          0.761     4.078    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry1/_utlb_val/q_reg[0]
    SLICE_X40Y24         LUT6 (Prop_lut6_I3_O)        0.124     4.202 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[7]_i_3__20/O
                         net (fo=1, routed)           0.847     5.048    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[37]_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.149     5.197 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__35/O
                         net (fo=12, routed)          0.773     5.971    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[7]
    SLICE_X35Y23         LUT6 (Prop_lut6_I5_O)        0.332     6.303 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.303    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X35Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.835 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.835    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.992 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.618     7.610    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X36Y24         LUT3 (Prop_lut3_I0_O)        0.323     7.933 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.518     8.451    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I0_O)        0.326     8.777 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.162     8.939    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.063 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.185     9.248    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X38Y27         LUT3 (Prop_lut3_I2_O)        0.124     9.372 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_14/O
                         net (fo=1, routed)           0.736    10.108    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_20
    SLICE_X40Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.232 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=52, routed)          0.716    10.948    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/mmu_dcmode[0]
    SLICE_X43Y19         LUT4 (Prop_lut4_I3_O)        0.124    11.072 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_2__157/O
                         net (fo=2, routed)           0.538    11.610    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X42Y19         LUT4 (Prop_lut4_I2_O)        0.124    11.734 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=13, routed)          0.795    12.529    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/hit_fb
    SLICE_X36Y21         LUT6 (Prop_lut6_I3_O)        0.124    12.653 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_10__18/O
                         net (fo=2, routed)           0.620    13.273    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[3]_2
    SLICE_X28Y22         LUT6 (Prop_lut6_I1_O)        0.124    13.397 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_3__121/O
                         net (fo=5, routed)           0.762    14.159    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_24
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.124    14.283 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.763    15.046    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X28Y20         LUT6 (Prop_lut6_I4_O)        0.124    15.170 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.727    15.897    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dsync_e
    SLICE_X28Y19         LUT6 (Prop_lut6_I5_O)        0.124    16.021 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.683    16.704    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X21Y17         LUT4 (Prop_lut4_I3_O)        0.124    16.828 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_1__14/O
                         net (fo=2, routed)           0.918    17.745    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/q_reg[0][0]
    RAMB18_X0Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.729    18.709    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/clk_out1
    RAMB18_X0Y5          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.277    
                         clock uncertainty           -0.083    19.194    
    RAMB18_X0Y5          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.662    mfp_sys/top/cpu/dcache/dataram/ram__data_inst4/mem_reg
  -------------------------------------------------------------------
                         required time                         18.662    
                         arrival time                         -17.745    
  -------------------------------------------------------------------
                         slack                                  0.916    

Slack (MET) :             0.920ns  (required time - arrival time)
  Source:                 mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        18.476ns  (logic 4.900ns (26.520%)  route 13.576ns (73.480%))
  Logic Levels:           23  (CARRY4=4 LUT2=1 LUT3=2 LUT4=4 LUT5=3 LUT6=9)
  Clock Path Skew:        0.011ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.301ns = ( 18.699 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.745ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.795    -0.745    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/clk_out1
    SLICE_X28Y25         FDRE                                         r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y25         FDRE (Prop_fdre_C_Q)         0.419    -0.326 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q_reg[12]/Q
                         net (fo=14, routed)          0.966     0.641    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[31]_3[2]
    SLICE_X29Y25         LUT5 (Prop_lut5_I1_O)        0.296     0.937 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4/O
                         net (fo=1, routed)           0.600     1.537    mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_5__4_n_0
    SLICE_X30Y25         LUT4 (Prop_lut4_I0_O)        0.124     1.661 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/match0_carry_i_4__4/O
                         net (fo=1, routed)           0.000     1.661    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[19][0]
    SLICE_X30Y25         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     2.174 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry/CO[3]
                         net (fo=1, routed)           0.000     2.174    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry_n_0
    SLICE_X30Y26         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     2.291 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb/utlbentry1/match0_carry__0/CO[3]
                         net (fo=2, routed)           0.902     3.193    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlb_n_1
    SLICE_X34Y26         LUT5 (Prop_lut5_I2_O)        0.124     3.317 f  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[21]_i_5__4/O
                         net (fo=22, routed)          0.761     4.078    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/utlbentry1/_utlb_val/q_reg[0]
    SLICE_X40Y24         LUT6 (Prop_lut6_I3_O)        0.124     4.202 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[7]_i_3__20/O
                         net (fo=1, routed)           0.847     5.048    mfp_sys/top/cpu/core/mmu/tlb_dtlb/utlbentry1/_utlbentry_pipe_out/cregister/cregister/q_reg[37]_0
    SLICE_X40Y25         LUT2 (Prop_lut2_I1_O)        0.149     5.197 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/q[7]_i_1__35/O
                         net (fo=12, routed)          0.773     5.971    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[7]
    SLICE_X35Y23         LUT6 (Prop_lut6_I5_O)        0.332     6.303 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/mmu_dcdmm_e1_carry_i_4/O
                         net (fo=1, routed)           0.000     6.303    mfp_sys/top/cpu/core/mmu/mmuc/S[0]
    SLICE_X35Y23         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.835 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry/CO[3]
                         net (fo=1, routed)           0.000     6.835    mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry_n_0
    SLICE_X35Y24         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     6.992 r  mfp_sys/top/cpu/core/mmu/mmuc/mmu_dcdmm_e1_carry__0/CO[1]
                         net (fo=3, routed)           0.618     7.610    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/CO[0]
    SLICE_X36Y24         LUT3 (Prop_lut3_I0_O)        0.323     7.933 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27/O
                         net (fo=2, routed)           0.518     8.451    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/q[1]_i_2__27_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I0_O)        0.326     8.777 r  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31/O
                         net (fo=1, routed)           0.162     8.939    mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_31_n_0
    SLICE_X38Y27         LUT6 (Prop_lut6_I5_O)        0.124     9.063 f  mfp_sys/top/cpu/core/mmu/mmuc/_mmu_dva_m_31_0_/cregister/register_inst/i__i_27/O
                         net (fo=2, routed)           0.185     9.248    mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/q_reg[31]
    SLICE_X38Y27         LUT3 (Prop_lut3_I2_O)        0.124     9.372 r  mfp_sys/top/cpu/core/mmu/mmuc/_dcachem_reg_2_0_/cregister/register_inst/i__i_14/O
                         net (fo=1, routed)           0.736    10.108    mfp_sys/top/cpu/core/mmu/tlb_dtlb/q_reg[0]_20
    SLICE_X40Y24         LUT5 (Prop_lut5_I4_O)        0.124    10.232 r  mfp_sys/top/cpu/core/mmu/tlb_dtlb/i__i_2__0/O
                         net (fo=52, routed)          0.716    10.948    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/mmu_dcmode[0]
    SLICE_X43Y19         LUT4 (Prop_lut4_I3_O)        0.124    11.072 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_2__157/O
                         net (fo=2, routed)           0.538    11.610    mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q_reg[11]
    SLICE_X42Y19         LUT4 (Prop_lut4_I2_O)        0.124    11.734 r  mfp_sys/top/cpu/core/dcc/fb/_valid_word_here_reg_3_0_/cregister/cregister/q[0]_i_2__156/O
                         net (fo=13, routed)          0.795    12.529    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/hit_fb
    SLICE_X36Y21         LUT6 (Prop_lut6_I3_O)        0.124    12.653 r  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_10__18/O
                         net (fo=2, routed)           0.620    13.273    mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q_reg[3]_2
    SLICE_X28Y22         LUT6 (Prop_lut6_I1_O)        0.124    13.397 f  mfp_sys/top/cpu/core/dcc/_dstore_m_reg/q[0]_i_3__121/O
                         net (fo=5, routed)           0.762    14.159    mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q_reg[0]_24
    SLICE_X29Y21         LUT6 (Prop_lut6_I0_O)        0.124    14.283 r  mfp_sys/top/cpu/core/dcc/fb/_update_fb_back/q[0]_i_1__388/O
                         net (fo=35, routed)          0.763    15.046    mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/dcc_advance_m
    SLICE_X28Y20         LUT6 (Prop_lut6_I4_O)        0.124    15.170 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_m_pipe_out_46_0_/cregister/cregister/q[0]_i_1__491/O
                         net (fo=2, routed)           0.727    15.897    mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/dsync_e
    SLICE_X28Y19         LUT6 (Prop_lut6_I5_O)        0.124    16.021 r  mfp_sys/top/cpu/core/mpc/mpc_ctl/_busty_ed_2_0_/mem_reg_i_50/O
                         net (fo=8, routed)           0.880    16.900    mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/dcc_dwstb
    SLICE_X16Y21         LUT4 (Prop_lut4_I3_O)        0.124    17.024 r  mfp_sys/top/cpu/core/dcc/fb/_dmiss_replinf_9_6_/cregister/cregister/mem_reg_i_9__8/O
                         net (fo=2, routed)           0.707    17.732    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/q_reg[1][0]
    RAMB18_X0Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/WEA[1]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.719    18.699    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/clk_out1
    RAMB18_X0Y8          RAMB18E1                                     r  mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg/CLKARDCLK
                         clock pessimism              0.568    19.267    
                         clock uncertainty           -0.083    19.184    
    RAMB18_X0Y8          RAMB18E1 (Setup_ramb18e1_CLKARDCLK_WEA[1])
                                                     -0.532    18.652    mfp_sys/top/cpu/dcache/dataram/ram__data_inst1/mem_reg
  -------------------------------------------------------------------
                         required time                         18.652    
                         arrival time                         -17.732    
  -------------------------------------------------------------------
                         slack                                  0.920    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.193ns  (logic 0.141ns (73.018%)  route 0.052ns (26.982%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.527ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.637    -0.527    mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/clk_out1
    SLICE_X13Y15         FDRE                                         r  mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y15         FDRE (Prop_fdre_C_Q)         0.141    -0.386 r  mfp_sys/top/cpu/core/biu/_wr_buf_b2eb_reg_31_0_/cregister/cregister/q_reg[27]/Q
                         net (fo=1, routed)           0.052    -0.334    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/wr_buf_b2eb_reg[27]
    SLICE_X12Y15         FDRE                                         r  mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.910    -0.763    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/clk_out1
    SLICE_X12Y15         FDRE                                         r  mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[27]/C
                         clock pessimism              0.250    -0.514    
                         clock uncertainty            0.083    -0.431    
    SLICE_X12Y15         FDRE (Hold_fdre_C_D)         0.076    -0.355    mfp_sys/top/cpu/core/biu/_HWDATA_31_0_/cregister/cregister/q_reg[27]
  -------------------------------------------------------------------
                         required time                          0.355    
                         arrival time                          -0.334    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 debounce/shift_pb0_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/pbtn_db_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.186ns (73.517%)  route 0.067ns (26.483%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X7Y7           FDRE                                         r  debounce/shift_pb0_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y7           FDRE (Prop_fdre_C_Q)         0.141    -0.355 r  debounce/shift_pb0_reg[2]/Q
                         net (fo=2, routed)           0.067    -0.288    debounce/shift_pb00[3]
    SLICE_X6Y7           LUT5 (Prop_lut5_I1_O)        0.045    -0.243 r  debounce/pbtn_db[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.243    debounce/pbtn_db[0]_i_1_n_0
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.945    -0.728    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
                         clock pessimism              0.246    -0.483    
                         clock uncertainty            0.083    -0.400    
    SLICE_X6Y7           FDRE (Hold_fdre_C_D)         0.120    -0.280    debounce/pbtn_db_reg[0]
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.243    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/cpz/cpz_pc/_iqual_49/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.773ns
    Source Clock Delay      (SCD):    -0.536ns
    Clock Pessimism Removal (CPR):    -0.238ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.628    -0.536    mfp_sys/top/cpu/core/cpz/cpz_pc/_iqual_49/clk_out1
    SLICE_X13Y25         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/_iqual_49/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.395 r  mfp_sys/top/cpu/core/cpz/cpz_pc/_iqual_49/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.339    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/iqual_49
    SLICE_X13Y25         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.900    -0.773    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/clk_out1
    SLICE_X13Y25         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]/C
                         clock pessimism              0.238    -0.536    
                         clock uncertainty            0.083    -0.453    
    SLICE_X13Y25         FDRE (Hold_fdre_C_D)         0.075    -0.378    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc0/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[49]
  -------------------------------------------------------------------
                         required time                          0.378    
                         arrival time                          -0.339    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/_dcc_pm_dcmiss_pc/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.197ns  (logic 0.141ns (71.611%)  route 0.056ns (28.389%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.768ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.236ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.631    -0.533    mfp_sys/top/cpu/core/dcc/_dcc_pm_dcmiss_pc/clk_out1
    SLICE_X27Y19         FDRE                                         r  mfp_sys/top/cpu/core/dcc/_dcc_pm_dcmiss_pc/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y19         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  mfp_sys/top/cpu/core/dcc/_dcc_pm_dcmiss_pc/q_reg[0]/Q
                         net (fo=1, routed)           0.056    -0.336    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/dcc_pm_dcmiss_pc
    SLICE_X27Y19         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.905    -0.768    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/clk_out1
    SLICE_X27Y19         FDRE                                         r  mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[11]/C
                         clock pessimism              0.236    -0.533    
                         clock uncertainty            0.083    -0.450    
    SLICE_X27Y19         FDRE (Hold_fdre_C_D)         0.075    -0.375    mfp_sys/top/cpu/core/cpz/cpz_pc/alu_cp0_pc1/_pc_cnt_evt_reg_255_0_/cregister/register_inst/q_reg[11]
  -------------------------------------------------------------------
                         required time                          0.375    
                         arrival time                          -0.336    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[5]_rep__1/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.164ns (42.513%)  route 0.222ns (57.487%))
  Logic Levels:           0  
  Clock Path Skew:        0.080ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.714ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.641    -0.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/clk_out1
    SLICE_X10Y46         FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[5]_rep__1/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y46         FDRE (Prop_fdre_C_Q)         0.164    -0.359 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_p_ram/HADDR_d_reg[5]_rep__1/Q
                         net (fo=17, routed)          0.222    -0.137    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/HADDR_d_reg[9]_rep__0[3]
    RAMB18_X0Y18         RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.959    -0.714    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/clk_out1
    RAMB18_X0Y18         RAMB18E1                                     r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg/CLKARDCLK
                         clock pessimism              0.272    -0.442    
                         clock uncertainty            0.083    -0.359    
    RAMB18_X0Y18         RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.183    -0.176    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_b_ram/ram_b1/ram_reg
  -------------------------------------------------------------------
                         required time                          0.176    
                         arrival time                          -0.137    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.049ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[38]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[38]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.266ns  (logic 0.186ns (69.897%)  route 0.080ns (30.103%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.782ns
    Source Clock Delay      (SCD):    -0.545ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.619    -0.545    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/clk_out1
    SLICE_X61Y25         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[38]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDRE (Prop_fdre_C_Q)         0.141    -0.404 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg[38]/Q
                         net (fo=1, routed)           0.080    -0.324    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q_reg_n_0_[38]
    SLICE_X60Y25         LUT3 (Prop_lut3_I0_O)        0.045    -0.279 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/_dasam_trig_55_0_/cregister/cregister/q[38]_i_1__20/O
                         net (fo=1, routed)           0.000    -0.279    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/D[38]
    SLICE_X60Y25         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[38]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.891    -0.782    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/clk_out1
    SLICE_X60Y25         FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[38]/C
                         clock pessimism              0.251    -0.532    
                         clock uncertainty            0.083    -0.449    
    SLICE_X60Y25         FDRE (Hold_fdre_C_D)         0.121    -0.328    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_dasam/dasam_async_snd/async_data_out_/cregister/cregister/q_reg[38]
  -------------------------------------------------------------------
                         required time                          0.328    
                         arrival time                          -0.279    
  -------------------------------------------------------------------
                         slack                                  0.049    

Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/sync_data_out_/cregister/cregister/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_rdata_xx_31_0_/cregister/cregister/q_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.239ns  (logic 0.186ns (77.839%)  route 0.053ns (22.161%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.759ns
    Source Clock Delay      (SCD):    -0.526ns
    Clock Pessimism Removal (CPR):    -0.247ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.638    -0.526    mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/sync_data_out_/cregister/cregister/clk_out1
    SLICE_X24Y8          FDRE                                         r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/sync_data_out_/cregister/cregister/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X24Y8          FDRE (Prop_fdre_C_Q)         0.141    -0.385 r  mfp_sys/top/cpu/core/ejt/ejt_tap/ejt_tap_fdc/rxfifo_async_rec/sync_data_out_/cregister/cregister/q_reg[31]/Q
                         net (fo=1, routed)           0.053    -0.332    mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/rx_if_data[18]
    SLICE_X25Y8          LUT3 (Prop_lut3_I1_O)        0.045    -0.287 r  mfp_sys/top/cpu/core/biu/_HADDR_31_0_/cregister/cregister/q[31]_i_3__20/O
                         net (fo=1, routed)           0.000    -0.287    mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_rdata_xx_31_0_/cregister/cregister/fdc_rdata_nxt[31]
    SLICE_X25Y8          FDRE                                         r  mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_rdata_xx_31_0_/cregister/cregister/q_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.914    -0.759    mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_rdata_xx_31_0_/cregister/cregister/clk_out1
    SLICE_X25Y8          FDRE                                         r  mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_rdata_xx_31_0_/cregister/cregister/q_reg[31]/C
                         clock pessimism              0.247    -0.513    
                         clock uncertainty            0.083    -0.430    
    SLICE_X25Y8          FDRE (Hold_fdre_C_D)         0.092    -0.338    mfp_sys/top/cpu/core/cdmm/cdmm_ctl/_cdmm_rdata_xx_31_0_/cregister/cregister/q_reg[31]
  -------------------------------------------------------------------
                         required time                          0.338    
                         arrival time                          -0.287    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.053ns  (arrival time - required time)
  Source:                 debounce/shift_pb4_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            debounce/pbtn_db_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.515%)  route 0.054ns (22.485%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.494ns
    Clock Pessimism Removal (CPR):    -0.246ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.670    -0.494    debounce/clk_out1
    SLICE_X0Y4           FDRE                                         r  debounce/shift_pb4_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y4           FDRE (Prop_fdre_C_Q)         0.141    -0.353 r  debounce/shift_pb4_reg[3]/Q
                         net (fo=1, routed)           0.054    -0.299    debounce/shift_pb4[3]
    SLICE_X1Y4           LUT5 (Prop_lut5_I0_O)        0.045    -0.254 r  debounce/pbtn_db[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.254    debounce/pbtn_db[4]_i_1_n_0
    SLICE_X1Y4           FDRE                                         r  debounce/pbtn_db_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.947    -0.726    debounce/clk_out1
    SLICE_X1Y4           FDRE                                         r  debounce/pbtn_db_reg[4]/C
                         clock pessimism              0.246    -0.481    
                         clock uncertainty            0.083    -0.398    
    SLICE_X1Y4           FDRE (Hold_fdre_C_D)         0.091    -0.307    debounce/pbtn_db_reg[4]
  -------------------------------------------------------------------
                         required time                          0.307    
                         arrival time                          -0.254    
  -------------------------------------------------------------------
                         slack                                  0.053    

Slack (MET) :             0.055ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_7_0_/cregister/cregister/q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.243ns  (logic 0.186ns (76.391%)  route 0.057ns (23.609%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.763ns
    Source Clock Delay      (SCD):    -0.529ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.635    -0.529    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_7_0_/cregister/cregister/clk_out1
    SLICE_X27Y13         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_7_0_/cregister/cregister/q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X27Y13         FDRE (Prop_fdre_C_Q)         0.141    -0.388 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back2_7_0_/cregister/cregister/q_reg[3]/Q
                         net (fo=1, routed)           0.057    -0.330    mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q_reg[7]_5[3]
    SLICE_X26Y13         LUT6 (Prop_lut6_I2_O)        0.045    -0.285 r  mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[3]_i_1__125/O
                         net (fo=1, routed)           0.000    -0.285    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/D[3]
    SLICE_X26Y13         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.910    -0.763    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/clk_out1
    SLICE_X26Y13         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[3]/C
                         clock pessimism              0.248    -0.516    
                         clock uncertainty            0.083    -0.433    
    SLICE_X26Y13         FDRE (Hold_fdre_C_D)         0.092    -0.341    mfp_sys/top/cpu/core/dcc/fb/_fb_data2_31_0_/cregister/cregister/q_reg[3]
  -------------------------------------------------------------------
                         required time                          0.341    
                         arrival time                          -0.285    
  -------------------------------------------------------------------
                         slack                                  0.055    

Slack (MET) :             0.057ns  (arrival time - required time)
  Source:                 mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_15_8_/cregister/cregister/q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.186ns (68.106%)  route 0.087ns (31.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.769ns
    Source Clock Delay      (SCD):    -0.533ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.631    -0.533    mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_15_8_/cregister/cregister/clk_out1
    SLICE_X13Y21         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_15_8_/cregister/cregister/q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y21         FDRE (Prop_fdre_C_Q)         0.141    -0.392 r  mfp_sys/top/cpu/core/dcc/fb/_fb_data_back1_15_8_/cregister/cregister/q_reg[4]/Q
                         net (fo=1, routed)           0.087    -0.305    mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q_reg[7]_3[4]
    SLICE_X12Y21         LUT6 (Prop_lut6_I2_O)        0.045    -0.260 r  mfp_sys/top/cpu/core/dcc/fb/_ex_be_reg_3_0_/q[12]_i_1__68/O
                         net (fo=1, routed)           0.000    -0.260    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/D[12]
    SLICE_X12Y21         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.904    -0.769    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/clk_out1
    SLICE_X12Y21         FDRE                                         r  mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[12]/C
                         clock pessimism              0.250    -0.520    
                         clock uncertainty            0.083    -0.437    
    SLICE_X12Y21         FDRE (Hold_fdre_C_D)         0.120    -0.317    mfp_sys/top/cpu/core/dcc/fb/_fb_data1_31_0_/cregister/cregister/q_reg[12]
  -------------------------------------------------------------------
                         required time                          0.317    
                         arrival time                          -0.260    
  -------------------------------------------------------------------
                         slack                                  0.057    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.852ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.852ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/BotInfo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.430ns  (logic 0.828ns (34.078%)  route 1.602ns (65.922%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 18.671 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 12.613 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.819    12.613    rojobot/inst/BOTREGIF/clk_in
    SLICE_X17Y4          FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y4          FDCE (Prop_fdce_C_Q)         0.456    13.069 r  rojobot/inst/BOTREGIF/BotInfo_reg[0]/Q
                         net (fo=3, routed)           0.441    13.510    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[0]
    SLICE_X14Y4          LUT5 (Prop_lut5_I0_O)        0.124    13.634 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_3/O
                         net (fo=1, routed)           0.865    14.499    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_3_n_0
    SLICE_X15Y4          LUT6 (Prop_lut6_I0_O)        0.124    14.623 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_2/O
                         net (fo=1, routed)           0.295    14.918    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_2_n_0
    SLICE_X15Y5          LUT6 (Prop_lut6_I5_O)        0.124    15.042 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_1/O
                         net (fo=1, routed)           0.000    15.042    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][0]
    SLICE_X15Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.692    18.671    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X15Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/C
                         clock pessimism              0.395    19.067    
                         clock uncertainty           -0.201    18.865    
    SLICE_X15Y5          FDCE (Setup_fdce_C_D)        0.029    18.894    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]
  -------------------------------------------------------------------
                         required time                         18.894    
                         arrival time                         -15.042    
  -------------------------------------------------------------------
                         slack                                  3.852    

Slack (MET) :             3.913ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/BotInfo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.418ns  (logic 0.642ns (26.554%)  route 1.776ns (73.446%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 18.671 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.722ns = ( 12.612 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.818    12.612    rojobot/inst/BOTREGIF/clk_in
    SLICE_X8Y10          FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDCE (Prop_fdce_C_Q)         0.518    13.130 r  rojobot/inst/BOTREGIF/BotInfo_reg[1]/Q
                         net (fo=3, routed)           1.776    14.905    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[1]
    SLICE_X8Y6           LUT6 (Prop_lut6_I2_O)        0.124    15.029 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[1]_i_1/O
                         net (fo=1, routed)           0.000    15.029    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][1]
    SLICE_X8Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.692    18.671    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/C
                         clock pessimism              0.395    19.067    
                         clock uncertainty           -0.201    18.865    
    SLICE_X8Y6           FDCE (Setup_fdce_C_D)        0.077    18.942    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]
  -------------------------------------------------------------------
                         required time                         18.942    
                         arrival time                         -15.029    
  -------------------------------------------------------------------
                         slack                                  3.913    

Slack (MET) :             3.947ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/LocY_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.380ns  (logic 0.718ns (30.164%)  route 1.662ns (69.836%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 12.613 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.819    12.613    rojobot/inst/BOTREGIF/clk_in
    SLICE_X11Y7          FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.419    13.032 r  rojobot/inst/BOTREGIF/LocY_reg[0]/Q
                         net (fo=5, routed)           1.662    14.694    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[0]
    SLICE_X8Y9           LUT5 (Prop_lut5_I2_O)        0.299    14.993 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[16]_i_1/O
                         net (fo=1, routed)           0.000    14.993    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][16]
    SLICE_X8Y9           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y9           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]/C
                         clock pessimism              0.395    19.065    
                         clock uncertainty           -0.201    18.863    
    SLICE_X8Y9           FDCE (Setup_fdce_C_D)        0.077    18.940    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]
  -------------------------------------------------------------------
                         required time                         18.940    
                         arrival time                         -14.993    
  -------------------------------------------------------------------
                         slack                                  3.947    

Slack (MET) :             3.965ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/LocX_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.367ns  (logic 0.580ns (24.507%)  route 1.787ns (75.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 18.671 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 12.613 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.819    12.613    rojobot/inst/BOTREGIF/clk_in
    SLICE_X9Y7           FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDCE (Prop_fdce_C_Q)         0.456    13.069 r  rojobot/inst/BOTREGIF/LocX_reg[3]/Q
                         net (fo=2, routed)           1.787    14.855    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[3]
    SLICE_X10Y7          LUT5 (Prop_lut5_I2_O)        0.124    14.979 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[27]_i_1/O
                         net (fo=1, routed)           0.000    14.979    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][27]
    SLICE_X10Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.692    18.671    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/C
                         clock pessimism              0.395    19.067    
                         clock uncertainty           -0.201    18.865    
    SLICE_X10Y7          FDCE (Setup_fdce_C_D)        0.079    18.944    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]
  -------------------------------------------------------------------
                         required time                         18.944    
                         arrival time                         -14.979    
  -------------------------------------------------------------------
                         slack                                  3.965    

Slack (MET) :             3.996ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/LocX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.335ns  (logic 0.580ns (24.837%)  route 1.755ns (75.163%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 18.671 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 12.613 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.819    12.613    rojobot/inst/BOTREGIF/clk_in
    SLICE_X11Y7          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.456    13.069 r  rojobot/inst/BOTREGIF/LocX_reg[4]/Q
                         net (fo=2, routed)           1.755    14.824    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[4]
    SLICE_X10Y7          LUT5 (Prop_lut5_I2_O)        0.124    14.948 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[28]_i_1/O
                         net (fo=1, routed)           0.000    14.948    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][28]
    SLICE_X10Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.692    18.671    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]/C
                         clock pessimism              0.395    19.067    
                         clock uncertainty           -0.201    18.865    
    SLICE_X10Y7          FDCE (Setup_fdce_C_D)        0.079    18.944    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]
  -------------------------------------------------------------------
                         required time                         18.944    
                         arrival time                         -14.948    
  -------------------------------------------------------------------
                         slack                                  3.996    

Slack (MET) :             4.019ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/LocY_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.310ns  (logic 0.716ns (30.994%)  route 1.594ns (69.006%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 18.670 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 12.613 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.819    12.613    rojobot/inst/BOTREGIF/clk_in
    SLICE_X11Y7          FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.419    13.032 r  rojobot/inst/BOTREGIF/LocY_reg[4]/Q
                         net (fo=2, routed)           1.594    14.626    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[4]
    SLICE_X10Y9          LUT5 (Prop_lut5_I2_O)        0.297    14.923 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[20]_i_1/O
                         net (fo=1, routed)           0.000    14.923    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][20]
    SLICE_X10Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.691    18.670    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/C
                         clock pessimism              0.395    19.066    
                         clock uncertainty           -0.201    18.864    
    SLICE_X10Y9          FDCE (Setup_fdce_C_D)        0.077    18.941    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]
  -------------------------------------------------------------------
                         required time                         18.941    
                         arrival time                         -14.923    
  -------------------------------------------------------------------
                         slack                                  4.019    

Slack (MET) :             4.051ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/Sensors_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.227ns  (logic 0.580ns (26.040%)  route 1.647ns (73.960%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 12.613 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.819    12.613    rojobot/inst/BOTREGIF/clk_in
    SLICE_X17Y4          FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y4          FDCE (Prop_fdce_C_Q)         0.456    13.069 r  rojobot/inst/BOTREGIF/Sensors_reg[4]/Q
                         net (fo=1, routed)           1.647    14.716    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[4]
    SLICE_X20Y3          LUT6 (Prop_lut6_I5_O)        0.124    14.840 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[12]_i_1/O
                         net (fo=1, routed)           0.000    14.840    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][12]
    SLICE_X20Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.689    18.668    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X20Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/C
                         clock pessimism              0.395    19.064    
                         clock uncertainty           -0.201    18.862    
    SLICE_X20Y3          FDCE (Setup_fdce_C_D)        0.029    18.891    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]
  -------------------------------------------------------------------
                         required time                         18.891    
                         arrival time                         -14.840    
  -------------------------------------------------------------------
                         slack                                  4.051    

Slack (MET) :             4.051ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/LocX_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.232ns  (logic 0.580ns (25.983%)  route 1.652ns (74.017%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 18.671 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 12.613 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.819    12.613    rojobot/inst/BOTREGIF/clk_in
    SLICE_X11Y7          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.456    13.069 r  rojobot/inst/BOTREGIF/LocX_reg[0]/Q
                         net (fo=2, routed)           1.652    14.721    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[0]
    SLICE_X15Y5          LUT5 (Prop_lut5_I2_O)        0.124    14.845 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[24]_i_1/O
                         net (fo=1, routed)           0.000    14.845    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][24]
    SLICE_X15Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.692    18.671    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X15Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]/C
                         clock pessimism              0.395    19.067    
                         clock uncertainty           -0.201    18.865    
    SLICE_X15Y5          FDCE (Setup_fdce_C_D)        0.031    18.896    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]
  -------------------------------------------------------------------
                         required time                         18.896    
                         arrival time                         -14.845    
  -------------------------------------------------------------------
                         slack                                  4.051    

Slack (MET) :             4.053ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/upd_sysregs_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            IO_BotUpdt_Sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.225ns  (logic 0.580ns (26.072%)  route 1.645ns (73.928%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 12.614 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.820    12.614    rojobot/inst/BOTREGIF/clk_in
    SLICE_X15Y4          FDCE                                         r  rojobot/inst/BOTREGIF/upd_sysregs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y4          FDCE (Prop_fdce_C_Q)         0.456    13.070 r  rojobot/inst/BOTREGIF/upd_sysregs_reg/Q
                         net (fo=2, routed)           1.645    14.714    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/upd_sysregs
    SLICE_X18Y3          LUT3 (Prop_lut3_I1_O)        0.124    14.838 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotUpdt_Sync_i_1/O
                         net (fo=1, routed)           0.000    14.838    mfp_sys_n_1
    SLICE_X18Y3          FDRE                                         r  IO_BotUpdt_Sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.689    18.668    clk_out1
    SLICE_X18Y3          FDRE                                         r  IO_BotUpdt_Sync_reg/C
                         clock pessimism              0.395    19.064    
                         clock uncertainty           -0.201    18.862    
    SLICE_X18Y3          FDRE (Setup_fdre_C_D)        0.029    18.891    IO_BotUpdt_Sync_reg
  -------------------------------------------------------------------
                         required time                         18.891    
                         arrival time                         -14.838    
  -------------------------------------------------------------------
                         slack                                  4.053    

Slack (MET) :             4.063ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/LocY_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0 rise@13.333ns)
  Data Path Delay:        2.218ns  (logic 0.715ns (32.240%)  route 1.503ns (67.760%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 18.670 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 12.613 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.819    12.613    rojobot/inst/BOTREGIF/clk_in
    SLICE_X11Y7          FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.419    13.032 r  rojobot/inst/BOTREGIF/LocY_reg[1]/Q
                         net (fo=2, routed)           1.503    14.534    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[1]
    SLICE_X9Y8           LUT5 (Prop_lut5_I2_O)        0.296    14.830 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[17]_i_1/O
                         net (fo=1, routed)           0.000    14.830    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][17]
    SLICE_X9Y8           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.691    18.670    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y8           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/C
                         clock pessimism              0.395    19.066    
                         clock uncertainty           -0.201    18.864    
    SLICE_X9Y8           FDCE (Setup_fdce_C_D)        0.029    18.893    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]
  -------------------------------------------------------------------
                         required time                         18.893    
                         arrival time                         -14.830    
  -------------------------------------------------------------------
                         slack                                  4.063    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/Sensors_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.186ns (24.851%)  route 0.562ns (75.149%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.640    -0.524    rojobot/inst/BOTREGIF/clk_in
    SLICE_X17Y4          FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  rojobot/inst/BOTREGIF/Sensors_reg[0]/Q
                         net (fo=1, routed)           0.562     0.180    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[0]
    SLICE_X20Y3          LUT6 (Prop_lut6_I5_O)        0.045     0.225 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[8]_i_1/O
                         net (fo=1, routed)           0.000     0.225    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][8]
    SLICE_X20Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X20Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.201     0.001    
    SLICE_X20Y3          FDCE (Hold_fdce_C_D)         0.092     0.093    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.225    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/Sensors_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.186ns (24.801%)  route 0.564ns (75.199%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.669    -0.495    rojobot/inst/BOTREGIF/clk_in
    SLICE_X5Y5           FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.141    -0.354 r  rojobot/inst/BOTREGIF/Sensors_reg[2]/Q
                         net (fo=1, routed)           0.564     0.210    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[2]
    SLICE_X5Y4           LUT6 (Prop_lut6_I5_O)        0.045     0.255 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[10]_i_1/O
                         net (fo=1, routed)           0.000     0.255    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][10]
    SLICE_X5Y4           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.946    -0.727    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X5Y4           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.201     0.031    
    SLICE_X5Y4           FDCE (Hold_fdce_C_D)         0.091     0.122    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.122    
                         arrival time                           0.255    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/Sensors_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.227ns (30.184%)  route 0.525ns (69.816%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.669    -0.495    rojobot/inst/BOTREGIF/clk_in
    SLICE_X5Y3           FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDCE (Prop_fdce_C_Q)         0.128    -0.367 r  rojobot/inst/BOTREGIF/Sensors_reg[7]/Q
                         net (fo=1, routed)           0.525     0.158    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[7]
    SLICE_X4Y3           LUT6 (Prop_lut6_I5_O)        0.099     0.257 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[15]_i_1/O
                         net (fo=1, routed)           0.000     0.257    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][15]
    SLICE_X4Y3           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.946    -0.727    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y3           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.201     0.031    
    SLICE_X4Y3           FDCE (Hold_fdce_C_D)         0.092     0.123    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.123    
                         arrival time                           0.257    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/LocX_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.186ns (23.776%)  route 0.596ns (76.224%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.640    -0.524    rojobot/inst/BOTREGIF/clk_in
    SLICE_X11Y7          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  rojobot/inst/BOTREGIF/LocX_reg[2]/Q
                         net (fo=2, routed)           0.596     0.214    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[2]
    SLICE_X10Y7          LUT5 (Prop_lut5_I2_O)        0.045     0.259 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[26]_i_1/O
                         net (fo=1, routed)           0.000     0.259    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][26]
    SLICE_X10Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[26]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.201    -0.000    
    SLICE_X10Y7          FDCE (Hold_fdce_C_D)         0.121     0.121    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.121    
                         arrival time                           0.259    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/Sensors_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.186ns (24.643%)  route 0.569ns (75.357%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.640    -0.524    rojobot/inst/BOTREGIF/clk_in
    SLICE_X17Y4          FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  rojobot/inst/BOTREGIF/Sensors_reg[1]/Q
                         net (fo=1, routed)           0.569     0.186    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[1]
    SLICE_X15Y5          LUT6 (Prop_lut6_I5_O)        0.045     0.231 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[9]_i_1/O
                         net (fo=1, routed)           0.000     0.231    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][9]
    SLICE_X15Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X15Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.201     0.001    
    SLICE_X15Y5          FDCE (Hold_fdce_C_D)         0.092     0.093    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/BotInfo_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.186ns (24.629%)  route 0.569ns (75.371%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.669    -0.495    rojobot/inst/BOTREGIF/clk_in
    SLICE_X7Y5           FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDCE (Prop_fdce_C_Q)         0.141    -0.354 r  rojobot/inst/BOTREGIF/BotInfo_reg[3]/Q
                         net (fo=1, routed)           0.569     0.216    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[3]
    SLICE_X7Y6           LUT6 (Prop_lut6_I2_O)        0.045     0.261 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_1/O
                         net (fo=1, routed)           0.000     0.261    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][3]
    SLICE_X7Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.946    -0.727    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.201     0.031    
    SLICE_X7Y6           FDCE (Hold_fdce_C_D)         0.091     0.122    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.122    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/LocX_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.186ns (24.462%)  route 0.574ns (75.538%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.641    -0.523    rojobot/inst/BOTREGIF/clk_in
    SLICE_X17Y2          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  rojobot/inst/BOTREGIF/LocX_reg[7]/Q
                         net (fo=1, routed)           0.574     0.193    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[7]
    SLICE_X20Y3          LUT5 (Prop_lut5_I2_O)        0.045     0.238 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[31]_i_1/O
                         net (fo=1, routed)           0.000     0.238    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][31]
    SLICE_X20Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X20Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.201     0.001    
    SLICE_X20Y3          FDCE (Hold_fdce_C_D)         0.092     0.093    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/LocY_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.227ns (28.787%)  route 0.562ns (71.213%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.640    -0.524    rojobot/inst/BOTREGIF/clk_in
    SLICE_X9Y7           FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDCE (Prop_fdce_C_Q)         0.128    -0.396 r  rojobot/inst/BOTREGIF/LocY_reg[3]/Q
                         net (fo=2, routed)           0.562     0.166    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[3]
    SLICE_X10Y7          LUT5 (Prop_lut5_I2_O)        0.099     0.265 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[19]_i_1/O
                         net (fo=1, routed)           0.000     0.265    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][19]
    SLICE_X10Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.201    -0.000    
    SLICE_X10Y7          FDCE (Hold_fdce_C_D)         0.120     0.120    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/BotInfo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.186ns (24.235%)  route 0.581ns (75.765%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.669    -0.495    rojobot/inst/BOTREGIF/clk_in
    SLICE_X7Y5           FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDCE (Prop_fdce_C_Q)         0.141    -0.354 r  rojobot/inst/BOTREGIF/BotInfo_reg[7]/Q
                         net (fo=1, routed)           0.581     0.228    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[7]
    SLICE_X7Y6           LUT6 (Prop_lut6_I5_O)        0.045     0.273 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[7]_i_1/O
                         net (fo=1, routed)           0.000     0.273    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][7]
    SLICE_X7Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.946    -0.727    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.201     0.031    
    SLICE_X7Y6           FDCE (Hold_fdce_C_D)         0.092     0.123    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.123    
                         arrival time                           0.273    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/BotInfo_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.186ns (22.978%)  route 0.623ns (77.022%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.669    -0.495    rojobot/inst/BOTREGIF/clk_in
    SLICE_X5Y3           FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDCE (Prop_fdce_C_Q)         0.141    -0.354 r  rojobot/inst/BOTREGIF/BotInfo_reg[5]/Q
                         net (fo=1, routed)           0.623     0.270    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[5]
    SLICE_X6Y2           LUT6 (Prop_lut6_I5_O)        0.045     0.315 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[5]_i_1/O
                         net (fo=1, routed)           0.000     0.315    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][5]
    SLICE_X6Y2           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.947    -0.726    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y2           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/C
                         clock pessimism              0.557    -0.170    
                         clock uncertainty            0.201     0.032    
    SLICE_X6Y2           FDCE (Hold_fdce_C_D)         0.120     0.152    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           0.315    
  -------------------------------------------------------------------
                         slack                                  0.163    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.852ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.132ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.852ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/BotInfo_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.430ns  (logic 0.828ns (34.078%)  route 1.602ns (65.922%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 18.671 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 12.613 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.819    12.613    rojobot/inst/BOTREGIF/clk_in
    SLICE_X17Y4          FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y4          FDCE (Prop_fdce_C_Q)         0.456    13.069 r  rojobot/inst/BOTREGIF/BotInfo_reg[0]/Q
                         net (fo=3, routed)           0.441    13.510    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[0]
    SLICE_X14Y4          LUT5 (Prop_lut5_I0_O)        0.124    13.634 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_3/O
                         net (fo=1, routed)           0.865    14.499    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_3_n_0
    SLICE_X15Y4          LUT6 (Prop_lut6_I0_O)        0.124    14.623 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_2/O
                         net (fo=1, routed)           0.295    14.918    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_2_n_0
    SLICE_X15Y5          LUT6 (Prop_lut6_I5_O)        0.124    15.042 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[0]_i_1/O
                         net (fo=1, routed)           0.000    15.042    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][0]
    SLICE_X15Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.692    18.671    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X15Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]/C
                         clock pessimism              0.395    19.067    
                         clock uncertainty           -0.201    18.865    
    SLICE_X15Y5          FDCE (Setup_fdce_C_D)        0.029    18.894    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[0]
  -------------------------------------------------------------------
                         required time                         18.894    
                         arrival time                         -15.042    
  -------------------------------------------------------------------
                         slack                                  3.852    

Slack (MET) :             3.913ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/BotInfo_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.418ns  (logic 0.642ns (26.554%)  route 1.776ns (73.446%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.212ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 18.671 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.722ns = ( 12.612 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.818    12.612    rojobot/inst/BOTREGIF/clk_in
    SLICE_X8Y10          FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y10          FDCE (Prop_fdce_C_Q)         0.518    13.130 r  rojobot/inst/BOTREGIF/BotInfo_reg[1]/Q
                         net (fo=3, routed)           1.776    14.905    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[1]
    SLICE_X8Y6           LUT6 (Prop_lut6_I2_O)        0.124    15.029 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[1]_i_1/O
                         net (fo=1, routed)           0.000    15.029    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][1]
    SLICE_X8Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.692    18.671    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]/C
                         clock pessimism              0.395    19.067    
                         clock uncertainty           -0.201    18.865    
    SLICE_X8Y6           FDCE (Setup_fdce_C_D)        0.077    18.942    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[1]
  -------------------------------------------------------------------
                         required time                         18.942    
                         arrival time                         -15.029    
  -------------------------------------------------------------------
                         slack                                  3.913    

Slack (MET) :             3.947ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/LocY_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.380ns  (logic 0.718ns (30.164%)  route 1.662ns (69.836%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.331ns = ( 18.669 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 12.613 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.819    12.613    rojobot/inst/BOTREGIF/clk_in
    SLICE_X11Y7          FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.419    13.032 r  rojobot/inst/BOTREGIF/LocY_reg[0]/Q
                         net (fo=5, routed)           1.662    14.694    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[0]
    SLICE_X8Y9           LUT5 (Prop_lut5_I2_O)        0.299    14.993 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[16]_i_1/O
                         net (fo=1, routed)           0.000    14.993    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][16]
    SLICE_X8Y9           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.690    18.669    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X8Y9           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]/C
                         clock pessimism              0.395    19.065    
                         clock uncertainty           -0.201    18.863    
    SLICE_X8Y9           FDCE (Setup_fdce_C_D)        0.077    18.940    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[16]
  -------------------------------------------------------------------
                         required time                         18.940    
                         arrival time                         -14.993    
  -------------------------------------------------------------------
                         slack                                  3.947    

Slack (MET) :             3.965ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/LocX_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.367ns  (logic 0.580ns (24.507%)  route 1.787ns (75.493%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 18.671 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 12.613 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.819    12.613    rojobot/inst/BOTREGIF/clk_in
    SLICE_X9Y7           FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDCE (Prop_fdce_C_Q)         0.456    13.069 r  rojobot/inst/BOTREGIF/LocX_reg[3]/Q
                         net (fo=2, routed)           1.787    14.855    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[3]
    SLICE_X10Y7          LUT5 (Prop_lut5_I2_O)        0.124    14.979 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[27]_i_1/O
                         net (fo=1, routed)           0.000    14.979    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][27]
    SLICE_X10Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.692    18.671    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]/C
                         clock pessimism              0.395    19.067    
                         clock uncertainty           -0.201    18.865    
    SLICE_X10Y7          FDCE (Setup_fdce_C_D)        0.079    18.944    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[27]
  -------------------------------------------------------------------
                         required time                         18.944    
                         arrival time                         -14.979    
  -------------------------------------------------------------------
                         slack                                  3.965    

Slack (MET) :             3.996ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/LocX_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.335ns  (logic 0.580ns (24.837%)  route 1.755ns (75.163%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 18.671 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 12.613 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.819    12.613    rojobot/inst/BOTREGIF/clk_in
    SLICE_X11Y7          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.456    13.069 r  rojobot/inst/BOTREGIF/LocX_reg[4]/Q
                         net (fo=2, routed)           1.755    14.824    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[4]
    SLICE_X10Y7          LUT5 (Prop_lut5_I2_O)        0.124    14.948 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[28]_i_1/O
                         net (fo=1, routed)           0.000    14.948    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][28]
    SLICE_X10Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.692    18.671    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]/C
                         clock pessimism              0.395    19.067    
                         clock uncertainty           -0.201    18.865    
    SLICE_X10Y7          FDCE (Setup_fdce_C_D)        0.079    18.944    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[28]
  -------------------------------------------------------------------
                         required time                         18.944    
                         arrival time                         -14.948    
  -------------------------------------------------------------------
                         slack                                  3.996    

Slack (MET) :             4.019ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/LocY_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.310ns  (logic 0.716ns (30.994%)  route 1.594ns (69.006%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 18.670 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 12.613 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.819    12.613    rojobot/inst/BOTREGIF/clk_in
    SLICE_X11Y7          FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.419    13.032 r  rojobot/inst/BOTREGIF/LocY_reg[4]/Q
                         net (fo=2, routed)           1.594    14.626    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[4]
    SLICE_X10Y9          LUT5 (Prop_lut5_I2_O)        0.297    14.923 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[20]_i_1/O
                         net (fo=1, routed)           0.000    14.923    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][20]
    SLICE_X10Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.691    18.670    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y9          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]/C
                         clock pessimism              0.395    19.066    
                         clock uncertainty           -0.201    18.864    
    SLICE_X10Y9          FDCE (Setup_fdce_C_D)        0.077    18.941    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[20]
  -------------------------------------------------------------------
                         required time                         18.941    
                         arrival time                         -14.923    
  -------------------------------------------------------------------
                         slack                                  4.019    

Slack (MET) :             4.051ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/Sensors_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.227ns  (logic 0.580ns (26.040%)  route 1.647ns (73.960%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 12.613 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.819    12.613    rojobot/inst/BOTREGIF/clk_in
    SLICE_X17Y4          FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y4          FDCE (Prop_fdce_C_Q)         0.456    13.069 r  rojobot/inst/BOTREGIF/Sensors_reg[4]/Q
                         net (fo=1, routed)           1.647    14.716    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[4]
    SLICE_X20Y3          LUT6 (Prop_lut6_I5_O)        0.124    14.840 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[12]_i_1/O
                         net (fo=1, routed)           0.000    14.840    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][12]
    SLICE_X20Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.689    18.668    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X20Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/C
                         clock pessimism              0.395    19.064    
                         clock uncertainty           -0.201    18.862    
    SLICE_X20Y3          FDCE (Setup_fdce_C_D)        0.029    18.891    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]
  -------------------------------------------------------------------
                         required time                         18.891    
                         arrival time                         -14.840    
  -------------------------------------------------------------------
                         slack                                  4.051    

Slack (MET) :             4.051ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/LocX_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.232ns  (logic 0.580ns (25.983%)  route 1.652ns (74.017%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.329ns = ( 18.671 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 12.613 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.819    12.613    rojobot/inst/BOTREGIF/clk_in
    SLICE_X11Y7          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.456    13.069 r  rojobot/inst/BOTREGIF/LocX_reg[0]/Q
                         net (fo=2, routed)           1.652    14.721    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[0]
    SLICE_X15Y5          LUT5 (Prop_lut5_I2_O)        0.124    14.845 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[24]_i_1/O
                         net (fo=1, routed)           0.000    14.845    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][24]
    SLICE_X15Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.692    18.671    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X15Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]/C
                         clock pessimism              0.395    19.067    
                         clock uncertainty           -0.201    18.865    
    SLICE_X15Y5          FDCE (Setup_fdce_C_D)        0.031    18.896    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[24]
  -------------------------------------------------------------------
                         required time                         18.896    
                         arrival time                         -14.845    
  -------------------------------------------------------------------
                         slack                                  4.051    

Slack (MET) :             4.053ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/upd_sysregs_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            IO_BotUpdt_Sync_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.225ns  (logic 0.580ns (26.072%)  route 1.645ns (73.928%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.217ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.332ns = ( 18.668 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.720ns = ( 12.614 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.820    12.614    rojobot/inst/BOTREGIF/clk_in
    SLICE_X15Y4          FDCE                                         r  rojobot/inst/BOTREGIF/upd_sysregs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y4          FDCE (Prop_fdce_C_Q)         0.456    13.070 r  rojobot/inst/BOTREGIF/upd_sysregs_reg/Q
                         net (fo=2, routed)           1.645    14.714    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/upd_sysregs
    SLICE_X18Y3          LUT3 (Prop_lut3_I1_O)        0.124    14.838 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotUpdt_Sync_i_1/O
                         net (fo=1, routed)           0.000    14.838    mfp_sys_n_1
    SLICE_X18Y3          FDRE                                         r  IO_BotUpdt_Sync_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.689    18.668    clk_out1
    SLICE_X18Y3          FDRE                                         r  IO_BotUpdt_Sync_reg/C
                         clock pessimism              0.395    19.064    
                         clock uncertainty           -0.201    18.862    
    SLICE_X18Y3          FDRE (Setup_fdre_C_D)        0.029    18.891    IO_BotUpdt_Sync_reg
  -------------------------------------------------------------------
                         required time                         18.891    
                         arrival time                         -14.838    
  -------------------------------------------------------------------
                         slack                                  4.053    

Slack (MET) :             4.063ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/LocY_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out2_clk_wiz_0_1 rise@13.333ns)
  Data Path Delay:        2.218ns  (logic 0.715ns (32.240%)  route 1.503ns (67.760%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.330ns = ( 18.670 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.721ns = ( 12.613 - 13.333 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    14.815 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    16.048    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070     8.978 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    10.697    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    10.793 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.819    12.613    rojobot/inst/BOTREGIF/clk_in
    SLICE_X11Y7          FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.419    13.032 r  rojobot/inst/BOTREGIF/LocY_reg[1]/Q
                         net (fo=2, routed)           1.503    14.534    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[1]
    SLICE_X9Y8           LUT5 (Prop_lut5_I2_O)        0.296    14.830 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[17]_i_1/O
                         net (fo=1, routed)           0.000    14.830    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][17]
    SLICE_X9Y8           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.691    18.670    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X9Y8           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]/C
                         clock pessimism              0.395    19.066    
                         clock uncertainty           -0.201    18.864    
    SLICE_X9Y8           FDCE (Setup_fdce_C_D)        0.029    18.893    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[17]
  -------------------------------------------------------------------
                         required time                         18.893    
                         arrival time                         -14.830    
  -------------------------------------------------------------------
                         slack                                  4.063    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.132ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/Sensors_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.748ns  (logic 0.186ns (24.851%)  route 0.562ns (75.149%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.640    -0.524    rojobot/inst/BOTREGIF/clk_in
    SLICE_X17Y4          FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  rojobot/inst/BOTREGIF/Sensors_reg[0]/Q
                         net (fo=1, routed)           0.562     0.180    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[0]
    SLICE_X20Y3          LUT6 (Prop_lut6_I5_O)        0.045     0.225 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[8]_i_1/O
                         net (fo=1, routed)           0.000     0.225    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][8]
    SLICE_X20Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X20Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.201     0.001    
    SLICE_X20Y3          FDCE (Hold_fdce_C_D)         0.092     0.093    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.225    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/Sensors_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.750ns  (logic 0.186ns (24.801%)  route 0.564ns (75.199%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.669    -0.495    rojobot/inst/BOTREGIF/clk_in
    SLICE_X5Y5           FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y5           FDCE (Prop_fdce_C_Q)         0.141    -0.354 r  rojobot/inst/BOTREGIF/Sensors_reg[2]/Q
                         net (fo=1, routed)           0.564     0.210    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[2]
    SLICE_X5Y4           LUT6 (Prop_lut6_I5_O)        0.045     0.255 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[10]_i_1/O
                         net (fo=1, routed)           0.000     0.255    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][10]
    SLICE_X5Y4           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.946    -0.727    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X5Y4           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.201     0.031    
    SLICE_X5Y4           FDCE (Hold_fdce_C_D)         0.091     0.122    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[10]
  -------------------------------------------------------------------
                         required time                         -0.122    
                         arrival time                           0.255    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.135ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/Sensors_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.752ns  (logic 0.227ns (30.184%)  route 0.525ns (69.816%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.669    -0.495    rojobot/inst/BOTREGIF/clk_in
    SLICE_X5Y3           FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDCE (Prop_fdce_C_Q)         0.128    -0.367 r  rojobot/inst/BOTREGIF/Sensors_reg[7]/Q
                         net (fo=1, routed)           0.525     0.158    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[7]
    SLICE_X4Y3           LUT6 (Prop_lut6_I5_O)        0.099     0.257 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[15]_i_1/O
                         net (fo=1, routed)           0.000     0.257    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][15]
    SLICE_X4Y3           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.946    -0.727    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X4Y3           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.201     0.031    
    SLICE_X4Y3           FDCE (Hold_fdce_C_D)         0.092     0.123    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.123    
                         arrival time                           0.257    
  -------------------------------------------------------------------
                         slack                                  0.135    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/LocX_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.782ns  (logic 0.186ns (23.776%)  route 0.596ns (76.224%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.640    -0.524    rojobot/inst/BOTREGIF/clk_in
    SLICE_X11Y7          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y7          FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  rojobot/inst/BOTREGIF/LocX_reg[2]/Q
                         net (fo=2, routed)           0.596     0.214    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[2]
    SLICE_X10Y7          LUT5 (Prop_lut5_I2_O)        0.045     0.259 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[26]_i_1/O
                         net (fo=1, routed)           0.000     0.259    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][26]
    SLICE_X10Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[26]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.201    -0.000    
    SLICE_X10Y7          FDCE (Hold_fdce_C_D)         0.121     0.121    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[26]
  -------------------------------------------------------------------
                         required time                         -0.121    
                         arrival time                           0.259    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/Sensors_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.186ns (24.643%)  route 0.569ns (75.357%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.640    -0.524    rojobot/inst/BOTREGIF/clk_in
    SLICE_X17Y4          FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y4          FDCE (Prop_fdce_C_Q)         0.141    -0.383 r  rojobot/inst/BOTREGIF/Sensors_reg[1]/Q
                         net (fo=1, routed)           0.569     0.186    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/Sensors_reg[1]
    SLICE_X15Y5          LUT6 (Prop_lut6_I5_O)        0.045     0.231 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[9]_i_1/O
                         net (fo=1, routed)           0.000     0.231    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][9]
    SLICE_X15Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X15Y5          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.201     0.001    
    SLICE_X15Y5          FDCE (Hold_fdce_C_D)         0.092     0.093    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.231    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/BotInfo_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.755ns  (logic 0.186ns (24.629%)  route 0.569ns (75.371%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.669    -0.495    rojobot/inst/BOTREGIF/clk_in
    SLICE_X7Y5           FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDCE (Prop_fdce_C_Q)         0.141    -0.354 r  rojobot/inst/BOTREGIF/BotInfo_reg[3]/Q
                         net (fo=1, routed)           0.569     0.216    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[3]
    SLICE_X7Y6           LUT6 (Prop_lut6_I2_O)        0.045     0.261 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[3]_i_1/O
                         net (fo=1, routed)           0.000     0.261    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][3]
    SLICE_X7Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.946    -0.727    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.201     0.031    
    SLICE_X7Y6           FDCE (Hold_fdce_C_D)         0.091     0.122    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.122    
                         arrival time                           0.261    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/LocX_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.760ns  (logic 0.186ns (24.462%)  route 0.574ns (75.538%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.641    -0.523    rojobot/inst/BOTREGIF/clk_in
    SLICE_X17Y2          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X17Y2          FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  rojobot/inst/BOTREGIF/LocX_reg[7]/Q
                         net (fo=1, routed)           0.574     0.193    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocX_reg[7]
    SLICE_X20Y3          LUT5 (Prop_lut5_I2_O)        0.045     0.238 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[31]_i_1/O
                         net (fo=1, routed)           0.000     0.238    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][31]
    SLICE_X20Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X20Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.201     0.001    
    SLICE_X20Y3          FDCE (Hold_fdce_C_D)         0.092     0.093    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.238    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.145ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/LocY_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.789ns  (logic 0.227ns (28.787%)  route 0.562ns (71.213%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.524ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.640    -0.524    rojobot/inst/BOTREGIF/clk_in
    SLICE_X9Y7           FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y7           FDCE (Prop_fdce_C_Q)         0.128    -0.396 r  rojobot/inst/BOTREGIF/LocY_reg[3]/Q
                         net (fo=2, routed)           0.562     0.166    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/LocY_reg[3]
    SLICE_X10Y7          LUT5 (Prop_lut5_I2_O)        0.099     0.265 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[19]_i_1/O
                         net (fo=1, routed)           0.000     0.265    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][19]
    SLICE_X10Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X10Y7          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]/C
                         clock pessimism              0.557    -0.202    
                         clock uncertainty            0.201    -0.000    
    SLICE_X10Y7          FDCE (Hold_fdce_C_D)         0.120     0.120    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[19]
  -------------------------------------------------------------------
                         required time                         -0.120    
                         arrival time                           0.265    
  -------------------------------------------------------------------
                         slack                                  0.145    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/BotInfo_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.186ns (24.235%)  route 0.581ns (75.765%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.727ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.669    -0.495    rojobot/inst/BOTREGIF/clk_in
    SLICE_X7Y5           FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y5           FDCE (Prop_fdce_C_Q)         0.141    -0.354 r  rojobot/inst/BOTREGIF/BotInfo_reg[7]/Q
                         net (fo=1, routed)           0.581     0.228    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[7]
    SLICE_X7Y6           LUT6 (Prop_lut6_I5_O)        0.045     0.273 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[7]_i_1/O
                         net (fo=1, routed)           0.000     0.273    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][7]
    SLICE_X7Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.946    -0.727    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X7Y6           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]/C
                         clock pessimism              0.557    -0.171    
                         clock uncertainty            0.201     0.031    
    SLICE_X7Y6           FDCE (Hold_fdce_C_D)         0.092     0.123    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.123    
                         arrival time                           0.273    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.163ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/BotInfo_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.809ns  (logic 0.186ns (22.978%)  route 0.623ns (77.022%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.669    -0.495    rojobot/inst/BOTREGIF/clk_in
    SLICE_X5Y3           FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y3           FDCE (Prop_fdce_C_Q)         0.141    -0.354 r  rojobot/inst/BOTREGIF/BotInfo_reg[5]/Q
                         net (fo=1, routed)           0.623     0.270    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/BotInfo_reg[5]
    SLICE_X6Y2           LUT6 (Prop_lut6_I5_O)        0.045     0.315 r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/HRDATA[5]_i_1/O
                         net (fo=1, routed)           0.000     0.315    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/reg_address_reg[4][5]
    SLICE_X6Y2           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.947    -0.726    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y2           FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]/C
                         clock pessimism              0.557    -0.170    
                         clock uncertainty            0.201     0.032    
    SLICE_X6Y2           FDCE (Hold_fdce_C_D)         0.120     0.152    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.152    
                         arrival time                           0.315    
  -------------------------------------------------------------------
                         slack                                  0.163    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.578ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.160ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.578ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/vert_sync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.240ns  (logic 0.642ns (15.140%)  route 3.598ns (84.860%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 25.413 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    19.357    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    19.875 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332    21.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124    21.331 r  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.266    23.598    vta/SR[0]
    SLICE_X4Y11          FDRE                                         r  vta/vert_sync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.767    25.413    vta/clk_out2
    SLICE_X4Y11          FDRE                                         r  vta/vert_sync_reg/C
                         clock pessimism              0.395    25.808    
                         clock uncertainty           -0.203    25.605    
    SLICE_X4Y11          FDRE (Setup_fdre_C_R)       -0.429    25.176    vta/vert_sync_reg
  -------------------------------------------------------------------
                         required time                         25.176    
                         arrival time                         -23.598    
  -------------------------------------------------------------------
                         slack                                  1.578    

Slack (MET) :             1.718ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/video_on_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.102ns  (logic 0.642ns (15.651%)  route 3.460ns (84.349%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 25.414 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    19.357    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    19.875 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332    21.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124    21.331 r  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.128    23.459    vta/SR[0]
    SLICE_X4Y10          FDRE                                         r  vta/video_on_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.768    25.414    vta/clk_out2
    SLICE_X4Y10          FDRE                                         r  vta/video_on_reg/C
                         clock pessimism              0.395    25.809    
                         clock uncertainty           -0.203    25.606    
    SLICE_X4Y10          FDRE (Setup_fdre_C_R)       -0.429    25.177    vta/video_on_reg
  -------------------------------------------------------------------
                         required time                         25.177    
                         arrival time                         -23.459    
  -------------------------------------------------------------------
                         slack                                  1.718    

Slack (MET) :             1.755ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.066ns  (logic 0.642ns (15.790%)  route 3.424ns (84.210%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 25.415 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    19.357    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    19.875 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332    21.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124    21.331 r  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.092    23.423    vta/SR[0]
    SLICE_X3Y10          FDRE                                         r  vta/pixel_column_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.769    25.415    vta/clk_out2
    SLICE_X3Y10          FDRE                                         r  vta/pixel_column_reg[10]/C
                         clock pessimism              0.395    25.810    
                         clock uncertainty           -0.203    25.607    
    SLICE_X3Y10          FDRE (Setup_fdre_C_R)       -0.429    25.178    vta/pixel_column_reg[10]
  -------------------------------------------------------------------
                         required time                         25.178    
                         arrival time                         -23.423    
  -------------------------------------------------------------------
                         slack                                  1.755    

Slack (MET) :             1.755ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.066ns  (logic 0.642ns (15.790%)  route 3.424ns (84.210%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 25.415 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    19.357    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    19.875 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332    21.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124    21.331 r  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.092    23.423    vta/SR[0]
    SLICE_X3Y10          FDRE                                         r  vta/pixel_column_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.769    25.415    vta/clk_out2
    SLICE_X3Y10          FDRE                                         r  vta/pixel_column_reg[11]/C
                         clock pessimism              0.395    25.810    
                         clock uncertainty           -0.203    25.607    
    SLICE_X3Y10          FDRE (Setup_fdre_C_R)       -0.429    25.178    vta/pixel_column_reg[11]
  -------------------------------------------------------------------
                         required time                         25.178    
                         arrival time                         -23.423    
  -------------------------------------------------------------------
                         slack                                  1.755    

Slack (MET) :             1.755ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.066ns  (logic 0.642ns (15.790%)  route 3.424ns (84.210%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 25.415 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    19.357    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    19.875 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332    21.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124    21.331 r  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.092    23.423    vta/SR[0]
    SLICE_X3Y10          FDRE                                         r  vta/pixel_column_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.769    25.415    vta/clk_out2
    SLICE_X3Y10          FDRE                                         r  vta/pixel_column_reg[4]/C
                         clock pessimism              0.395    25.810    
                         clock uncertainty           -0.203    25.607    
    SLICE_X3Y10          FDRE (Setup_fdre_C_R)       -0.429    25.178    vta/pixel_column_reg[4]
  -------------------------------------------------------------------
                         required time                         25.178    
                         arrival time                         -23.423    
  -------------------------------------------------------------------
                         slack                                  1.755    

Slack (MET) :             1.755ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.066ns  (logic 0.642ns (15.790%)  route 3.424ns (84.210%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 25.415 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    19.357    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    19.875 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332    21.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124    21.331 r  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.092    23.423    vta/SR[0]
    SLICE_X3Y10          FDRE                                         r  vta/pixel_column_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.769    25.415    vta/clk_out2
    SLICE_X3Y10          FDRE                                         r  vta/pixel_column_reg[5]/C
                         clock pessimism              0.395    25.810    
                         clock uncertainty           -0.203    25.607    
    SLICE_X3Y10          FDRE (Setup_fdre_C_R)       -0.429    25.178    vta/pixel_column_reg[5]
  -------------------------------------------------------------------
                         required time                         25.178    
                         arrival time                         -23.423    
  -------------------------------------------------------------------
                         slack                                  1.755    

Slack (MET) :             1.755ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.066ns  (logic 0.642ns (15.790%)  route 3.424ns (84.210%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 25.415 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    19.357    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    19.875 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332    21.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124    21.331 r  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.092    23.423    vta/SR[0]
    SLICE_X3Y10          FDRE                                         r  vta/pixel_column_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.769    25.415    vta/clk_out2
    SLICE_X3Y10          FDRE                                         r  vta/pixel_column_reg[6]/C
                         clock pessimism              0.395    25.810    
                         clock uncertainty           -0.203    25.607    
    SLICE_X3Y10          FDRE (Setup_fdre_C_R)       -0.429    25.178    vta/pixel_column_reg[6]
  -------------------------------------------------------------------
                         required time                         25.178    
                         arrival time                         -23.423    
  -------------------------------------------------------------------
                         slack                                  1.755    

Slack (MET) :             1.755ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.066ns  (logic 0.642ns (15.790%)  route 3.424ns (84.210%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 25.415 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    19.357    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    19.875 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332    21.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124    21.331 r  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.092    23.423    vta/SR[0]
    SLICE_X3Y10          FDRE                                         r  vta/pixel_column_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.769    25.415    vta/clk_out2
    SLICE_X3Y10          FDRE                                         r  vta/pixel_column_reg[7]/C
                         clock pessimism              0.395    25.810    
                         clock uncertainty           -0.203    25.607    
    SLICE_X3Y10          FDRE (Setup_fdre_C_R)       -0.429    25.178    vta/pixel_column_reg[7]
  -------------------------------------------------------------------
                         required time                         25.178    
                         arrival time                         -23.423    
  -------------------------------------------------------------------
                         slack                                  1.755    

Slack (MET) :             1.755ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.066ns  (logic 0.642ns (15.790%)  route 3.424ns (84.210%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 25.415 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    19.357    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    19.875 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332    21.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124    21.331 r  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.092    23.423    vta/SR[0]
    SLICE_X3Y10          FDRE                                         r  vta/pixel_column_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.769    25.415    vta/clk_out2
    SLICE_X3Y10          FDRE                                         r  vta/pixel_column_reg[8]/C
                         clock pessimism              0.395    25.810    
                         clock uncertainty           -0.203    25.607    
    SLICE_X3Y10          FDRE (Setup_fdre_C_R)       -0.429    25.178    vta/pixel_column_reg[8]
  -------------------------------------------------------------------
                         required time                         25.178    
                         arrival time                         -23.423    
  -------------------------------------------------------------------
                         slack                                  1.755    

Slack (MET) :             1.755ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        4.066ns  (logic 0.642ns (15.790%)  route 3.424ns (84.210%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 25.415 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    19.357    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    19.875 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332    21.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124    21.331 r  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.092    23.423    vta/SR[0]
    SLICE_X3Y10          FDRE                                         r  vta/pixel_column_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.769    25.415    vta/clk_out2
    SLICE_X3Y10          FDRE                                         r  vta/pixel_column_reg[9]/C
                         clock pessimism              0.395    25.810    
                         clock uncertainty           -0.203    25.607    
    SLICE_X3Y10          FDRE (Setup_fdre_C_R)       -0.429    25.178    vta/pixel_column_reg[9]
  -------------------------------------------------------------------
                         required time                         25.178    
                         arrival time                         -23.423    
  -------------------------------------------------------------------
                         slack                                  1.755    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.160ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.231ns (28.688%)  route 0.574ns (71.312%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.641    -0.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X11Y5          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/Q
                         net (fo=1, routed)           0.430     0.049    rojobot/inst/BOTREGIF/MotCtl_in[3]
    SLICE_X10Y5          LUT6 (Prop_lut6_I5_O)        0.045     0.094 r  rojobot/inst/BOTREGIF/DataOut[3]_i_3/O
                         net (fo=1, routed)           0.144     0.238    rojobot/inst/BOTCPU/BotInfo_int_reg[3]
    SLICE_X10Y5          LUT6 (Prop_lut6_I5_O)        0.045     0.283 r  rojobot/inst/BOTCPU/DataOut[3]_i_1/O
                         net (fo=1, routed)           0.000     0.283    rojobot/inst/BOTREGIF/kcpsm6_rom_0[3]
    SLICE_X10Y5          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTREGIF/clk_in
    SLICE_X10Y5          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[3]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.203     0.003    
    SLICE_X10Y5          FDRE (Hold_fdre_C_D)         0.120     0.123    rojobot/inst/BOTREGIF/DataOut_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.123    
                         arrival time                           0.283    
  -------------------------------------------------------------------
                         slack                                  0.160    

Slack (MET) :             0.226ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.231ns (27.378%)  route 0.613ns (72.622%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.671    -0.493    debounce/clk_out1
    SLICE_X1Y2           FDRE                                         r  debounce/swtch_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  debounce/swtch_db_reg[5]/Q
                         net (fo=3, routed)           0.341    -0.011    rojobot/inst/BOTCPU/Bot_Config_reg[5]
    SLICE_X6Y2           LUT4 (Prop_lut4_I0_O)        0.045     0.034 r  rojobot/inst/BOTCPU/DataOut[5]_i_2/O
                         net (fo=1, routed)           0.272     0.306    rojobot/inst/BOTCPU/DataOut[5]_i_2_n_0
    SLICE_X7Y2           LUT6 (Prop_lut6_I3_O)        0.045     0.351 r  rojobot/inst/BOTCPU/DataOut[5]_i_1/O
                         net (fo=1, routed)           0.000     0.351    rojobot/inst/BOTREGIF/kcpsm6_rom_0[5]
    SLICE_X7Y2           FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.947    -0.726    rojobot/inst/BOTREGIF/clk_in
    SLICE_X7Y2           FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[5]/C
                         clock pessimism              0.557    -0.170    
                         clock uncertainty            0.203     0.034    
    SLICE_X7Y2           FDRE (Hold_fdre_C_D)         0.091     0.125    rojobot/inst/BOTREGIF/DataOut_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.125    
                         arrival time                           0.351    
  -------------------------------------------------------------------
                         slack                                  0.226    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.231ns (26.323%)  route 0.647ns (73.677%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.641    -0.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X11Y5          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/Q
                         net (fo=1, routed)           0.308    -0.074    rojobot/inst/BOTREGIF/MotCtl_in[2]
    SLICE_X11Y5          LUT6 (Prop_lut6_I5_O)        0.045    -0.029 r  rojobot/inst/BOTREGIF/DataOut[2]_i_2/O
                         net (fo=1, routed)           0.339     0.310    rojobot/inst/BOTCPU/BotInfo_int_reg[2]
    SLICE_X10Y5          LUT4 (Prop_lut4_I0_O)        0.045     0.355 r  rojobot/inst/BOTCPU/DataOut[2]_i_1/O
                         net (fo=1, routed)           0.000     0.355    rojobot/inst/BOTREGIF/kcpsm6_rom_0[2]
    SLICE_X10Y5          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTREGIF/clk_in
    SLICE_X10Y5          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[2]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.203     0.003    
    SLICE_X10Y5          FDRE (Hold_fdre_C_D)         0.121     0.124    rojobot/inst/BOTREGIF/DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.124    
                         arrival time                           0.355    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.236ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.231ns (28.069%)  route 0.592ns (71.931%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.671    -0.493    debounce/clk_out1
    SLICE_X3Y1           FDRE                                         r  debounce/swtch_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  debounce/swtch_db_reg[0]/Q
                         net (fo=3, routed)           0.453     0.101    rojobot/inst/BOTCPU/Bot_Config_reg[0]
    SLICE_X13Y4          LUT4 (Prop_lut4_I0_O)        0.045     0.146 r  rojobot/inst/BOTCPU/DataOut[0]_i_3/O
                         net (fo=1, routed)           0.139     0.285    rojobot/inst/BOTCPU/DataOut[0]_i_3_n_0
    SLICE_X13Y4          LUT5 (Prop_lut5_I2_O)        0.045     0.330 r  rojobot/inst/BOTCPU/DataOut[0]_i_1/O
                         net (fo=1, routed)           0.000     0.330    rojobot/inst/BOTREGIF/kcpsm6_rom_0[0]
    SLICE_X13Y4          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTREGIF/clk_in
    SLICE_X13Y4          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[0]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.203     0.003    
    SLICE_X13Y4          FDRE (Hold_fdre_C_D)         0.092     0.095    rojobot/inst/BOTREGIF/DataOut_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.095    
                         arrival time                           0.330    
  -------------------------------------------------------------------
                         slack                                  0.236    

Slack (MET) :             0.261ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.231ns (25.487%)  route 0.675ns (74.513%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.641    -0.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X11Y5          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/Q
                         net (fo=1, routed)           0.337    -0.044    rojobot/inst/BOTREGIF/MotCtl_in[1]
    SLICE_X11Y5          LUT6 (Prop_lut6_I5_O)        0.045     0.001 r  rojobot/inst/BOTREGIF/DataOut[1]_i_4/O
                         net (fo=1, routed)           0.338     0.339    rojobot/inst/BOTCPU/BotInfo_int_reg[1]
    SLICE_X12Y4          LUT5 (Prop_lut5_I4_O)        0.045     0.384 r  rojobot/inst/BOTCPU/DataOut[1]_i_1/O
                         net (fo=1, routed)           0.000     0.384    rojobot/inst/BOTREGIF/kcpsm6_rom_0[1]
    SLICE_X12Y4          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTREGIF/clk_in
    SLICE_X12Y4          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[1]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.203     0.003    
    SLICE_X12Y4          FDRE (Hold_fdre_C_D)         0.120     0.123    rojobot/inst/BOTREGIF/DataOut_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.123    
                         arrival time                           0.384    
  -------------------------------------------------------------------
                         slack                                  0.261    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.231ns (25.217%)  route 0.685ns (74.783%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.641    -0.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X11Y5          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=1, routed)           0.362    -0.020    rojobot/inst/BOTREGIF/MotCtl_in[4]
    SLICE_X11Y5          LUT6 (Prop_lut6_I5_O)        0.045     0.025 r  rojobot/inst/BOTREGIF/DataOut[4]_i_3/O
                         net (fo=1, routed)           0.323     0.348    rojobot/inst/BOTCPU/BotInfo_int_reg[4]
    SLICE_X10Y4          LUT5 (Prop_lut5_I4_O)        0.045     0.393 r  rojobot/inst/BOTCPU/DataOut[4]_i_1/O
                         net (fo=1, routed)           0.000     0.393    rojobot/inst/BOTREGIF/kcpsm6_rom_0[4]
    SLICE_X10Y4          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTREGIF/clk_in
    SLICE_X10Y4          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[4]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.203     0.003    
    SLICE_X10Y4          FDRE (Hold_fdre_C_D)         0.120     0.123    rojobot/inst/BOTREGIF/DataOut_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.123    
                         arrival time                           0.393    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.276ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.254ns (28.333%)  route 0.642ns (71.667%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.669    -0.495    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y3           FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDRE (Prop_fdre_C_Q)         0.164    -0.331 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/Q
                         net (fo=1, routed)           0.371     0.040    rojobot/inst/BOTREGIF/MotCtl_in[7]
    SLICE_X7Y3           LUT6 (Prop_lut6_I5_O)        0.045     0.085 r  rojobot/inst/BOTREGIF/DataOut[7]_i_3/O
                         net (fo=1, routed)           0.272     0.357    rojobot/inst/BOTCPU/BotInfo_int_reg[7]_0
    SLICE_X7Y2           LUT6 (Prop_lut6_I5_O)        0.045     0.402 r  rojobot/inst/BOTCPU/DataOut[7]_i_1/O
                         net (fo=1, routed)           0.000     0.402    rojobot/inst/BOTREGIF/kcpsm6_rom_0[7]
    SLICE_X7Y2           FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.947    -0.726    rojobot/inst/BOTREGIF/clk_in
    SLICE_X7Y2           FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[7]/C
                         clock pessimism              0.557    -0.170    
                         clock uncertainty            0.203     0.034    
    SLICE_X7Y2           FDRE (Hold_fdre_C_D)         0.092     0.126    rojobot/inst/BOTREGIF/DataOut_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.126    
                         arrival time                           0.402    
  -------------------------------------------------------------------
                         slack                                  0.276    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_row_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.209ns (26.598%)  route 0.577ns (73.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.445     0.114    vta/pbtn_db_reg[0]
    SLICE_X4Y11          LUT6 (Prop_lut6_I5_O)        0.045     0.159 r  vta/pixel_row[0]_i_1/O
                         net (fo=12, routed)          0.131     0.290    vta/pixel_row[0]_i_1_n_0
    SLICE_X3Y11          FDRE                                         r  vta/pixel_row_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.945    -0.728    vta/clk_out2
    SLICE_X3Y11          FDRE                                         r  vta/pixel_row_reg[0]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.203     0.032    
    SLICE_X3Y11          FDRE (Hold_fdre_C_R)        -0.018     0.014    vta/pixel_row_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.290    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_row_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.209ns (26.598%)  route 0.577ns (73.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.445     0.114    vta/pbtn_db_reg[0]
    SLICE_X4Y11          LUT6 (Prop_lut6_I5_O)        0.045     0.159 r  vta/pixel_row[0]_i_1/O
                         net (fo=12, routed)          0.131     0.290    vta/pixel_row[0]_i_1_n_0
    SLICE_X3Y11          FDRE                                         r  vta/pixel_row_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.945    -0.728    vta/clk_out2
    SLICE_X3Y11          FDRE                                         r  vta/pixel_row_reg[1]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.203     0.032    
    SLICE_X3Y11          FDRE (Hold_fdre_C_R)        -0.018     0.014    vta/pixel_row_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.290    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_row_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.209ns (26.598%)  route 0.577ns (73.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.445     0.114    vta/pbtn_db_reg[0]
    SLICE_X4Y11          LUT6 (Prop_lut6_I5_O)        0.045     0.159 r  vta/pixel_row[0]_i_1/O
                         net (fo=12, routed)          0.131     0.290    vta/pixel_row[0]_i_1_n_0
    SLICE_X3Y11          FDRE                                         r  vta/pixel_row_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.945    -0.728    vta/clk_out2
    SLICE_X3Y11          FDRE                                         r  vta/pixel_row_reg[2]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.203     0.032    
    SLICE_X3Y11          FDRE (Hold_fdre_C_R)        -0.018     0.014    vta/pixel_row_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.014    
                         arrival time                           0.290    
  -------------------------------------------------------------------
                         slack                                  0.277    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out2_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.600ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.037ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.600ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/load_sys_regs_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/orientation270/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.021ns  (logic 0.580ns (6.430%)  route 8.441ns (93.570%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 11.858 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.820    -0.720    rojobot/inst/BOTREGIF/clk_in
    SLICE_X15Y4          FDCE                                         r  rojobot/inst/BOTREGIF/load_sys_regs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y4          FDCE (Prop_fdce_C_Q)         0.456    -0.264 r  rojobot/inst/BOTREGIF/load_sys_regs_reg/Q
                         net (fo=40, routed)          4.114     3.851    icon1/orientation270/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X8Y60          LUT4 (Prop_lut4_I3_O)        0.124     3.975 r  icon1/orientation270/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_REGCEAREGCE_cooolgate_en_gate_143/O
                         net (fo=1, routed)           4.326     8.301    icon1/orientation270/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_REGCEAREGCE_cooolgate_en_sig_76
    RAMB18_X0Y58         RAMB18E1                                     r  icon1/orientation270/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.545    11.858    icon1/orientation270/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y58         RAMB18E1                                     r  icon1/orientation270/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.480    12.338    
                         clock uncertainty           -0.078    12.261    
    RAMB18_X0Y58         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    11.901    icon1/orientation270/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.901    
                         arrival time                          -8.301    
  -------------------------------------------------------------------
                         slack                                  3.600    

Slack (MET) :             3.665ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/load_sys_regs_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/orientation180/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.956ns  (logic 0.580ns (6.476%)  route 8.376ns (93.524%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.275ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.476ns = ( 11.858 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.820    -0.720    rojobot/inst/BOTREGIF/clk_in
    SLICE_X15Y4          FDCE                                         r  rojobot/inst/BOTREGIF/load_sys_regs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y4          FDCE (Prop_fdce_C_Q)         0.456    -0.264 r  rojobot/inst/BOTREGIF/load_sys_regs_reg/Q
                         net (fo=40, routed)          4.115     3.852    icon1/orientation180/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X8Y60          LUT4 (Prop_lut4_I3_O)        0.124     3.976 r  icon1/orientation180/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_REGCEAREGCE_cooolgate_en_gate_139/O
                         net (fo=1, routed)           4.260     8.236    icon1/orientation180/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_REGCEAREGCE_cooolgate_en_sig_74
    RAMB18_X0Y59         RAMB18E1                                     r  icon1/orientation180/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.545    11.858    icon1/orientation180/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y59         RAMB18E1                                     r  icon1/orientation180/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.480    12.338    
                         clock uncertainty           -0.078    12.261    
    RAMB18_X0Y59         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    11.901    icon1/orientation180/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         11.901    
                         arrival time                          -8.236    
  -------------------------------------------------------------------
                         slack                                  3.665    

Slack (MET) :             3.961ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/internal_reset_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.292ns  (logic 4.104ns (44.169%)  route 5.188ns (55.831%))
  Logic Levels:           6  (CARRY4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 12.006 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.863    -0.677    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.777 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[13]
                         net (fo=25, routed)          2.635     4.412    rojobot/inst/BOTCPU/move_type_lut/I1
    SLICE_X15Y1          LUT6 (Prop_lut6_I1_O)        0.124     4.536 f  rojobot/inst/BOTCPU/move_type_lut/LUT6/O
                         net (fo=4, routed)           0.644     5.180    rojobot/inst/BOTCPU/push_pop_lut/I2
    SLICE_X15Y1          LUT5 (Prop_lut5_I2_O)        0.149     5.329 f  rojobot/inst/BOTCPU/push_pop_lut/LUT5/O
                         net (fo=5, routed)           1.051     6.380    rojobot/inst/BOTCPU/pop_stack
    SLICE_X9Y3           LUT5 (Prop_lut5_I1_O)        0.332     6.712 r  rojobot/inst/BOTCPU/stack_loop[3].upper_stack.stack_pointer_lut/O
                         net (fo=1, routed)           0.000     6.712    rojobot/inst/BOTCPU/half_pointer_value_3
    SLICE_X9Y3           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.113 r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.stack_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.113    rojobot/inst/BOTCPU/stack_pointer_carry_3
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.384 r  rojobot/inst/BOTCPU/stack_loop[4].upper_stack.stack_muxcy_CARRY4/CO[0]
                         net (fo=2, routed)           0.857     8.241    rojobot/inst/BOTCPU/reset_lut/I2
    SLICE_X10Y4          LUT6 (Prop_lut6_I2_O)        0.373     8.614 r  rojobot/inst/BOTCPU/reset_lut/LUT6/O
                         net (fo=1, routed)           0.000     8.614    rojobot/inst/BOTCPU/internal_reset_value
    SLICE_X10Y4          FDRE                                         r  rojobot/inst/BOTCPU/internal_reset_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.693    12.006    rojobot/inst/BOTCPU/clk_in
    SLICE_X10Y4          FDRE                                         r  rojobot/inst/BOTCPU/internal_reset_flop/C
                         clock pessimism              0.568    12.574    
                         clock uncertainty           -0.078    12.496    
    SLICE_X10Y4          FDRE (Setup_fdre_C_D)        0.079    12.575    rojobot/inst/BOTCPU/internal_reset_flop
  -------------------------------------------------------------------
                         required time                         12.575    
                         arrival time                          -8.614    
  -------------------------------------------------------------------
                         slack                                  3.961    

Slack (MET) :             3.971ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/run_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.321ns  (logic 4.133ns (44.343%)  route 5.188ns (55.657%))
  Logic Levels:           6  (CARRY4=2 LUT5=3 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 12.006 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.863    -0.677    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.777 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[13]
                         net (fo=25, routed)          2.635     4.412    rojobot/inst/BOTCPU/move_type_lut/I1
    SLICE_X15Y1          LUT6 (Prop_lut6_I1_O)        0.124     4.536 f  rojobot/inst/BOTCPU/move_type_lut/LUT6/O
                         net (fo=4, routed)           0.644     5.180    rojobot/inst/BOTCPU/push_pop_lut/I2
    SLICE_X15Y1          LUT5 (Prop_lut5_I2_O)        0.149     5.329 f  rojobot/inst/BOTCPU/push_pop_lut/LUT5/O
                         net (fo=5, routed)           1.051     6.380    rojobot/inst/BOTCPU/pop_stack
    SLICE_X9Y3           LUT5 (Prop_lut5_I1_O)        0.332     6.712 r  rojobot/inst/BOTCPU/stack_loop[3].upper_stack.stack_pointer_lut/O
                         net (fo=1, routed)           0.000     6.712    rojobot/inst/BOTCPU/half_pointer_value_3
    SLICE_X9Y3           CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.113 r  rojobot/inst/BOTCPU/stack_loop[0].lsb_stack.stack_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.113    rojobot/inst/BOTCPU/stack_pointer_carry_3
    SLICE_X9Y4           CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.384 f  rojobot/inst/BOTCPU/stack_loop[4].upper_stack.stack_muxcy_CARRY4/CO[0]
                         net (fo=2, routed)           0.857     8.241    rojobot/inst/BOTCPU/reset_lut/I2
    SLICE_X10Y4          LUT5 (Prop_lut5_I2_O)        0.402     8.643 r  rojobot/inst/BOTCPU/reset_lut/LUT5/O
                         net (fo=1, routed)           0.000     8.643    rojobot/inst/BOTCPU/run_value
    SLICE_X10Y4          FDRE                                         r  rojobot/inst/BOTCPU/run_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.693    12.006    rojobot/inst/BOTCPU/clk_in
    SLICE_X10Y4          FDRE                                         r  rojobot/inst/BOTCPU/run_flop/C
                         clock pessimism              0.568    12.574    
                         clock uncertainty           -0.078    12.496    
    SLICE_X10Y4          FDRE (Setup_fdre_C_D)        0.118    12.614    rojobot/inst/BOTCPU/run_flop
  -------------------------------------------------------------------
                         required time                         12.614    
                         arrival time                          -8.643    
  -------------------------------------------------------------------
                         slack                                  3.971    

Slack (MET) :             4.037ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTREGIF/load_sys_regs_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            icon1/orientation315/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/REGCEAREGCE
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.760ns  (logic 0.580ns (6.621%)  route 8.180ns (93.379%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.099ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.299ns = ( 12.034 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.720ns
    Clock Pessimism Removal (CPR):    0.480ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.820    -0.720    rojobot/inst/BOTREGIF/clk_in
    SLICE_X15Y4          FDCE                                         r  rojobot/inst/BOTREGIF/load_sys_regs_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X15Y4          FDCE (Prop_fdce_C_Q)         0.456    -0.264 r  rojobot/inst/BOTREGIF/load_sys_regs_reg/Q
                         net (fo=40, routed)          4.124     3.861    icon1/orientation315/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/pwropt
    SLICE_X8Y60          LUT4 (Prop_lut4_I3_O)        0.124     3.985 r  icon1/orientation315/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_REGCEAREGCE_cooolgate_en_gate_145/O
                         net (fo=1, routed)           4.055     8.040    icon1/orientation315/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram_REGCEAREGCE_cooolgate_en_sig_77
    RAMB18_X0Y61         RAMB18E1                                     r  icon1/orientation315/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/REGCEAREGCE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.721    12.034    icon1/orientation315/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y61         RAMB18E1                                     r  icon1/orientation315/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.480    12.515    
                         clock uncertainty           -0.078    12.437    
    RAMB18_X0Y61         RAMB18E1 (Setup_ramb18e1_CLKARDCLK_REGCEAREGCE)
                                                     -0.360    12.077    icon1/orientation315/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         12.077    
                         arrival time                          -8.040    
  -------------------------------------------------------------------
                         slack                                  4.037    

Slack (MET) :             4.154ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/address_loop[9].pc_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.081ns  (logic 4.275ns (47.076%)  route 4.806ns (52.924%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 12.006 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.863    -0.677    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.777 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[13]
                         net (fo=25, routed)          2.635     4.412    rojobot/inst/BOTCPU/move_type_lut/I1
    SLICE_X15Y1          LUT5 (Prop_lut5_I1_O)        0.152     4.564 f  rojobot/inst/BOTCPU/move_type_lut/LUT5/O
                         net (fo=2, routed)           0.849     5.413    rojobot/inst/BOTCPU/pc_mode1_lut/I1
    SLICE_X15Y1          LUT5 (Prop_lut5_I1_O)        0.362     5.775 r  rojobot/inst/BOTCPU/pc_mode1_lut/LUT5/O
                         net (fo=13, routed)          1.322     7.097    rojobot/inst/BOTCPU/p_0_in
    SLICE_X11Y1          LUT6 (Prop_lut6_I3_O)        0.327     7.424 r  rojobot/inst/BOTCPU/address_loop[0].lsb_pc.high_int_vector.pc_lut/O
                         net (fo=1, routed)           0.000     7.424    rojobot/inst/BOTCPU/half_pc_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.956 r  rojobot/inst/BOTCPU/address_loop[0].lsb_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.956    rojobot/inst/BOTCPU/carry_pc_3
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.070 r  rojobot/inst/BOTCPU/address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.070    rojobot/inst/BOTCPU/carry_pc_7
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.404 r  rojobot/inst/BOTCPU/address_loop[8].upper_pc.mid_pc.pc_muxcy_CARRY4/O[1]
                         net (fo=1, routed)           0.000     8.404    rojobot/inst/BOTCPU/pc_value_9
    SLICE_X11Y3          FDRE                                         r  rojobot/inst/BOTCPU/address_loop[9].pc_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.693    12.006    rojobot/inst/BOTCPU/clk_in
    SLICE_X11Y3          FDRE                                         r  rojobot/inst/BOTCPU/address_loop[9].pc_flop/C
                         clock pessimism              0.568    12.574    
                         clock uncertainty           -0.078    12.496    
    SLICE_X11Y3          FDRE (Setup_fdre_C_D)        0.062    12.558    rojobot/inst/BOTCPU/address_loop[9].pc_flop
  -------------------------------------------------------------------
                         required time                         12.558    
                         arrival time                          -8.404    
  -------------------------------------------------------------------
                         slack                                  4.154    

Slack (MET) :             4.175ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/address_loop[11].pc_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.060ns  (logic 4.254ns (46.954%)  route 4.806ns (53.046%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 12.006 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.863    -0.677    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.777 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[13]
                         net (fo=25, routed)          2.635     4.412    rojobot/inst/BOTCPU/move_type_lut/I1
    SLICE_X15Y1          LUT5 (Prop_lut5_I1_O)        0.152     4.564 f  rojobot/inst/BOTCPU/move_type_lut/LUT5/O
                         net (fo=2, routed)           0.849     5.413    rojobot/inst/BOTCPU/pc_mode1_lut/I1
    SLICE_X15Y1          LUT5 (Prop_lut5_I1_O)        0.362     5.775 r  rojobot/inst/BOTCPU/pc_mode1_lut/LUT5/O
                         net (fo=13, routed)          1.322     7.097    rojobot/inst/BOTCPU/p_0_in
    SLICE_X11Y1          LUT6 (Prop_lut6_I3_O)        0.327     7.424 r  rojobot/inst/BOTCPU/address_loop[0].lsb_pc.high_int_vector.pc_lut/O
                         net (fo=1, routed)           0.000     7.424    rojobot/inst/BOTCPU/half_pc_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.956 r  rojobot/inst/BOTCPU/address_loop[0].lsb_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.956    rojobot/inst/BOTCPU/carry_pc_3
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.070 r  rojobot/inst/BOTCPU/address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.070    rojobot/inst/BOTCPU/carry_pc_7
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.383 r  rojobot/inst/BOTCPU/address_loop[8].upper_pc.mid_pc.pc_muxcy_CARRY4/O[3]
                         net (fo=1, routed)           0.000     8.383    rojobot/inst/BOTCPU/pc_value_11
    SLICE_X11Y3          FDRE                                         r  rojobot/inst/BOTCPU/address_loop[11].pc_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.693    12.006    rojobot/inst/BOTCPU/clk_in
    SLICE_X11Y3          FDRE                                         r  rojobot/inst/BOTCPU/address_loop[11].pc_flop/C
                         clock pessimism              0.568    12.574    
                         clock uncertainty           -0.078    12.496    
    SLICE_X11Y3          FDRE (Setup_fdre_C_D)        0.062    12.558    rojobot/inst/BOTCPU/address_loop[11].pc_flop
  -------------------------------------------------------------------
                         required time                         12.558    
                         arrival time                          -8.383    
  -------------------------------------------------------------------
                         slack                                  4.175    

Slack (MET) :             4.249ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/address_loop[10].pc_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.986ns  (logic 4.180ns (46.517%)  route 4.806ns (53.483%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 12.006 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.863    -0.677    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.777 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[13]
                         net (fo=25, routed)          2.635     4.412    rojobot/inst/BOTCPU/move_type_lut/I1
    SLICE_X15Y1          LUT5 (Prop_lut5_I1_O)        0.152     4.564 f  rojobot/inst/BOTCPU/move_type_lut/LUT5/O
                         net (fo=2, routed)           0.849     5.413    rojobot/inst/BOTCPU/pc_mode1_lut/I1
    SLICE_X15Y1          LUT5 (Prop_lut5_I1_O)        0.362     5.775 r  rojobot/inst/BOTCPU/pc_mode1_lut/LUT5/O
                         net (fo=13, routed)          1.322     7.097    rojobot/inst/BOTCPU/p_0_in
    SLICE_X11Y1          LUT6 (Prop_lut6_I3_O)        0.327     7.424 r  rojobot/inst/BOTCPU/address_loop[0].lsb_pc.high_int_vector.pc_lut/O
                         net (fo=1, routed)           0.000     7.424    rojobot/inst/BOTCPU/half_pc_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.956 r  rojobot/inst/BOTCPU/address_loop[0].lsb_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.956    rojobot/inst/BOTCPU/carry_pc_3
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.070 r  rojobot/inst/BOTCPU/address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.070    rojobot/inst/BOTCPU/carry_pc_7
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.309 r  rojobot/inst/BOTCPU/address_loop[8].upper_pc.mid_pc.pc_muxcy_CARRY4/O[2]
                         net (fo=1, routed)           0.000     8.309    rojobot/inst/BOTCPU/pc_value_10
    SLICE_X11Y3          FDRE                                         r  rojobot/inst/BOTCPU/address_loop[10].pc_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.693    12.006    rojobot/inst/BOTCPU/clk_in
    SLICE_X11Y3          FDRE                                         r  rojobot/inst/BOTCPU/address_loop[10].pc_flop/C
                         clock pessimism              0.568    12.574    
                         clock uncertainty           -0.078    12.496    
    SLICE_X11Y3          FDRE (Setup_fdre_C_D)        0.062    12.558    rojobot/inst/BOTCPU/address_loop[10].pc_flop
  -------------------------------------------------------------------
                         required time                         12.558    
                         arrival time                          -8.309    
  -------------------------------------------------------------------
                         slack                                  4.249    

Slack (MET) :             4.265ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/address_loop[8].pc_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.970ns  (logic 4.164ns (46.421%)  route 4.806ns (53.579%))
  Logic Levels:           6  (CARRY4=3 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.082ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.328ns = ( 12.006 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.863    -0.677    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.777 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[13]
                         net (fo=25, routed)          2.635     4.412    rojobot/inst/BOTCPU/move_type_lut/I1
    SLICE_X15Y1          LUT5 (Prop_lut5_I1_O)        0.152     4.564 f  rojobot/inst/BOTCPU/move_type_lut/LUT5/O
                         net (fo=2, routed)           0.849     5.413    rojobot/inst/BOTCPU/pc_mode1_lut/I1
    SLICE_X15Y1          LUT5 (Prop_lut5_I1_O)        0.362     5.775 r  rojobot/inst/BOTCPU/pc_mode1_lut/LUT5/O
                         net (fo=13, routed)          1.322     7.097    rojobot/inst/BOTCPU/p_0_in
    SLICE_X11Y1          LUT6 (Prop_lut6_I3_O)        0.327     7.424 r  rojobot/inst/BOTCPU/address_loop[0].lsb_pc.high_int_vector.pc_lut/O
                         net (fo=1, routed)           0.000     7.424    rojobot/inst/BOTCPU/half_pc_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.956 r  rojobot/inst/BOTCPU/address_loop[0].lsb_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.956    rojobot/inst/BOTCPU/carry_pc_3
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.070 r  rojobot/inst/BOTCPU/address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     8.070    rojobot/inst/BOTCPU/carry_pc_7
    SLICE_X11Y3          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     8.293 r  rojobot/inst/BOTCPU/address_loop[8].upper_pc.mid_pc.pc_muxcy_CARRY4/O[0]
                         net (fo=1, routed)           0.000     8.293    rojobot/inst/BOTCPU/pc_value_8
    SLICE_X11Y3          FDRE                                         r  rojobot/inst/BOTCPU/address_loop[8].pc_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.693    12.006    rojobot/inst/BOTCPU/clk_in
    SLICE_X11Y3          FDRE                                         r  rojobot/inst/BOTCPU/address_loop[8].pc_flop/C
                         clock pessimism              0.568    12.574    
                         clock uncertainty           -0.078    12.496    
    SLICE_X11Y3          FDRE (Setup_fdre_C_D)        0.062    12.558    rojobot/inst/BOTCPU/address_loop[8].pc_flop
  -------------------------------------------------------------------
                         required time                         12.558    
                         arrival time                          -8.293    
  -------------------------------------------------------------------
                         slack                                  4.265    

Slack (MET) :             4.269ns  (required time - arrival time)
  Source:                 rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
                            (rising edge-triggered cell RAMB18E1 clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/address_loop[5].pc_flop/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.333ns  (clk_out2_clk_wiz_0_1 rise@13.333ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.967ns  (logic 4.161ns (46.404%)  route 4.806ns (53.596%))
  Logic Levels:           5  (CARRY4=2 LUT5=2 LUT6=1)
  Clock Path Skew:        -0.081ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.327ns = ( 12.007 - 13.333 ) 
    Source Clock Delay      (SCD):    -0.677ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.863    -0.677    rojobot/inst/BOTSIMPGM/clk_in
    RAMB18_X0Y1          RAMB18E1                                     r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/CLKARDCLK
  -------------------------------------------------------------------    -------------------
    RAMB18_X0Y1          RAMB18E1 (Prop_ramb18e1_CLKARDCLK_DOADO[13])
                                                      2.454     1.777 r  rojobot/inst/BOTSIMPGM/kcpsm6_rom/DOADO[13]
                         net (fo=25, routed)          2.635     4.412    rojobot/inst/BOTCPU/move_type_lut/I1
    SLICE_X15Y1          LUT5 (Prop_lut5_I1_O)        0.152     4.564 f  rojobot/inst/BOTCPU/move_type_lut/LUT5/O
                         net (fo=2, routed)           0.849     5.413    rojobot/inst/BOTCPU/pc_mode1_lut/I1
    SLICE_X15Y1          LUT5 (Prop_lut5_I1_O)        0.362     5.775 r  rojobot/inst/BOTCPU/pc_mode1_lut/LUT5/O
                         net (fo=13, routed)          1.322     7.097    rojobot/inst/BOTCPU/p_0_in
    SLICE_X11Y1          LUT6 (Prop_lut6_I3_O)        0.327     7.424 r  rojobot/inst/BOTCPU/address_loop[0].lsb_pc.high_int_vector.pc_lut/O
                         net (fo=1, routed)           0.000     7.424    rojobot/inst/BOTCPU/half_pc_0
    SLICE_X11Y1          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.956 r  rojobot/inst/BOTCPU/address_loop[0].lsb_pc.pc_muxcy_CARRY4/CO[3]
                         net (fo=1, routed)           0.000     7.956    rojobot/inst/BOTCPU/carry_pc_3
    SLICE_X11Y2          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.290 r  rojobot/inst/BOTCPU/address_loop[4].upper_pc.mid_pc.pc_muxcy_CARRY4/O[1]
                         net (fo=1, routed)           0.000     8.290    rojobot/inst/BOTCPU/pc_value_5
    SLICE_X11Y2          FDRE                                         r  rojobot/inst/BOTCPU/address_loop[5].pc_flop/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     13.333    13.333 r  
    E3                                                0.000    13.333 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    13.333    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    14.745 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    15.906    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324     8.583 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    10.222    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    10.313 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.694    12.007    rojobot/inst/BOTCPU/clk_in
    SLICE_X11Y2          FDRE                                         r  rojobot/inst/BOTCPU/address_loop[5].pc_flop/C
                         clock pessimism              0.568    12.575    
                         clock uncertainty           -0.078    12.497    
    SLICE_X11Y2          FDRE (Setup_fdre_C_D)        0.062    12.559    rojobot/inst/BOTCPU/address_loop[5].pc_flop
  -------------------------------------------------------------------
                         required time                         12.559    
                         arrival time                          -8.290    
  -------------------------------------------------------------------
                         slack                                  4.269    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTREGIF/MapY_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
                            (rising edge-triggered cell RAMB36E1 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.141ns (39.719%)  route 0.214ns (60.281%))
  Logic Levels:           0  
  Clock Path Skew:        0.057ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.716ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.251ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.641    -0.523    rojobot/inst/BOTREGIF/clk_in
    SLICE_X9Y5           FDCE                                         r  rojobot/inst/BOTREGIF/MapY_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y5           FDCE (Prop_fdce_C_Q)         0.141    -0.382 r  rojobot/inst/BOTREGIF/MapY_reg[2]/Q
                         net (fo=1, routed)           0.214    -0.168    world_map/addra[9]
    RAMB36_X0Y1          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.957    -0.716    world_map/clka
    RAMB36_X0Y1          RAMB36E1                                     r  world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram/CLKARDCLK
                         clock pessimism              0.251    -0.465    
                         clock uncertainty            0.078    -0.388    
    RAMB36_X0Y1          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[10])
                                                      0.183    -0.205    world_map/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.TRUE_DP.SIMPLE_PRIM36.ram
  -------------------------------------------------------------------
                         required time                          0.205    
                         arrival time                          -0.168    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.037ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/address_loop[5].pc_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_high/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.141ns (52.119%)  route 0.130ns (47.881%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.522ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.642    -0.522    rojobot/inst/BOTCPU/clk_in
    SLICE_X11Y2          FDRE                                         r  rojobot/inst/BOTCPU/address_loop[5].pc_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y2          FDRE (Prop_fdre_C_Q)         0.141    -0.381 r  rojobot/inst/BOTCPU/address_loop[5].pc_flop/Q
                         net (fo=3, routed)           0.130    -0.251    rojobot/inst/BOTCPU/stack_ram_high/DIA1
    SLICE_X8Y3           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X8Y3           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMA_D1/CLK
                         clock pessimism              0.272    -0.486    
                         clock uncertainty            0.078    -0.408    
    SLICE_X8Y3           RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120    -0.288    rojobot/inst/BOTCPU/stack_ram_high/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.251    
  -------------------------------------------------------------------
                         slack                                  0.037    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_high/RAMA/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.142%)  route 0.298ns (67.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.641    -0.523    rojobot/inst/BOTCPU/clk_in
    SLICE_X9Y3           FDRE                                         r  rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.298    -0.084    rojobot/inst/BOTCPU/stack_ram_high/ADDRD1
    SLICE_X8Y3           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMA/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X8Y3           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMA/CLK
                         clock pessimism              0.248    -0.510    
                         clock uncertainty            0.078    -0.432    
    SLICE_X8Y3           RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.123    rojobot/inst/BOTCPU/stack_ram_high/RAMA
  -------------------------------------------------------------------
                         required time                          0.123    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_high/RAMA_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.142%)  route 0.298ns (67.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.641    -0.523    rojobot/inst/BOTCPU/clk_in
    SLICE_X9Y3           FDRE                                         r  rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.298    -0.084    rojobot/inst/BOTCPU/stack_ram_high/ADDRD1
    SLICE_X8Y3           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMA_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X8Y3           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMA_D1/CLK
                         clock pessimism              0.248    -0.510    
                         clock uncertainty            0.078    -0.432    
    SLICE_X8Y3           RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.123    rojobot/inst/BOTCPU/stack_ram_high/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.123    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_high/RAMB/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.142%)  route 0.298ns (67.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.641    -0.523    rojobot/inst/BOTCPU/clk_in
    SLICE_X9Y3           FDRE                                         r  rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.298    -0.084    rojobot/inst/BOTCPU/stack_ram_high/ADDRD1
    SLICE_X8Y3           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMB/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X8Y3           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMB/CLK
                         clock pessimism              0.248    -0.510    
                         clock uncertainty            0.078    -0.432    
    SLICE_X8Y3           RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.123    rojobot/inst/BOTCPU/stack_ram_high/RAMB
  -------------------------------------------------------------------
                         required time                          0.123    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_high/RAMB_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.142%)  route 0.298ns (67.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.641    -0.523    rojobot/inst/BOTCPU/clk_in
    SLICE_X9Y3           FDRE                                         r  rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.298    -0.084    rojobot/inst/BOTCPU/stack_ram_high/ADDRD1
    SLICE_X8Y3           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMB_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X8Y3           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMB_D1/CLK
                         clock pessimism              0.248    -0.510    
                         clock uncertainty            0.078    -0.432    
    SLICE_X8Y3           RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.123    rojobot/inst/BOTCPU/stack_ram_high/RAMB_D1
  -------------------------------------------------------------------
                         required time                          0.123    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_high/RAMC/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.142%)  route 0.298ns (67.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.641    -0.523    rojobot/inst/BOTCPU/clk_in
    SLICE_X9Y3           FDRE                                         r  rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.298    -0.084    rojobot/inst/BOTCPU/stack_ram_high/ADDRD1
    SLICE_X8Y3           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMC/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X8Y3           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMC/CLK
                         clock pessimism              0.248    -0.510    
                         clock uncertainty            0.078    -0.432    
    SLICE_X8Y3           RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.123    rojobot/inst/BOTCPU/stack_ram_high/RAMC
  -------------------------------------------------------------------
                         required time                          0.123    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_high/RAMC_D1/WADR1
                            (rising edge-triggered cell RAMD32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.142%)  route 0.298ns (67.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.641    -0.523    rojobot/inst/BOTCPU/clk_in
    SLICE_X9Y3           FDRE                                         r  rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.298    -0.084    rojobot/inst/BOTCPU/stack_ram_high/ADDRD1
    SLICE_X8Y3           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMC_D1/WADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X8Y3           RAMD32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMC_D1/CLK
                         clock pessimism              0.248    -0.510    
                         clock uncertainty            0.078    -0.432    
    SLICE_X8Y3           RAMD32 (Hold_ramd32_CLK_WADR1)
                                                      0.309    -0.123    rojobot/inst/BOTCPU/stack_ram_high/RAMC_D1
  -------------------------------------------------------------------
                         required time                          0.123    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_high/RAMD/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.142%)  route 0.298ns (67.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.641    -0.523    rojobot/inst/BOTCPU/clk_in
    SLICE_X9Y3           FDRE                                         r  rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.298    -0.084    rojobot/inst/BOTCPU/stack_ram_high/ADDRD1
    SLICE_X8Y3           RAMS32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMD/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X8Y3           RAMS32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMD/CLK
                         clock pessimism              0.248    -0.510    
                         clock uncertainty            0.078    -0.432    
    SLICE_X8Y3           RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.123    rojobot/inst/BOTCPU/stack_ram_high/RAMD
  -------------------------------------------------------------------
                         required time                          0.123    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.039    

Slack (MET) :             0.039ns  (arrival time - required time)
  Source:                 rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/C
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Destination:            rojobot/inst/BOTCPU/stack_ram_high/RAMD_D1/ADR1
                            (rising edge-triggered cell RAMS32 clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out2_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.141ns (32.142%)  route 0.298ns (67.858%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.248ns
  Clock Uncertainty:      0.078ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.138ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.641    -0.523    rojobot/inst/BOTCPU/clk_in
    SLICE_X9Y3           FDRE                                         r  rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y3           FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  rojobot/inst/BOTCPU/stack_loop[1].upper_stack.pointer_flop/Q
                         net (fo=30, routed)          0.298    -0.084    rojobot/inst/BOTCPU/stack_ram_high/ADDRD1
    SLICE_X8Y3           RAMS32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMD_D1/ADR1
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTCPU/stack_ram_high/WCLK
    SLICE_X8Y3           RAMS32                                       r  rojobot/inst/BOTCPU/stack_ram_high/RAMD_D1/CLK
                         clock pessimism              0.248    -0.510    
                         clock uncertainty            0.078    -0.432    
    SLICE_X8Y3           RAMS32 (Hold_rams32_CLK_ADR1)
                                                      0.309    -0.123    rojobot/inst/BOTCPU/stack_ram_high/RAMD_D1
  -------------------------------------------------------------------
                         required time                          0.123    
                         arrival time                          -0.084    
  -------------------------------------------------------------------
                         slack                                  0.039    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.580ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.580ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/vert_sync_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.240ns  (logic 0.642ns (15.140%)  route 3.598ns (84.860%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.216ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.254ns = ( 25.413 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    19.357    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    19.875 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332    21.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124    21.331 r  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.266    23.598    vta/SR[0]
    SLICE_X4Y11          FDRE                                         r  vta/vert_sync_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.767    25.413    vta/clk_out2
    SLICE_X4Y11          FDRE                                         r  vta/vert_sync_reg/C
                         clock pessimism              0.395    25.808    
                         clock uncertainty           -0.201    25.607    
    SLICE_X4Y11          FDRE (Setup_fdre_C_R)       -0.429    25.178    vta/vert_sync_reg
  -------------------------------------------------------------------
                         required time                         25.178    
                         arrival time                         -23.598    
  -------------------------------------------------------------------
                         slack                                  1.580    

Slack (MET) :             1.720ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/video_on_reg/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.102ns  (logic 0.642ns (15.651%)  route 3.460ns (84.349%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.215ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.253ns = ( 25.414 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    19.357    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    19.875 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332    21.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124    21.331 r  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.128    23.459    vta/SR[0]
    SLICE_X4Y10          FDRE                                         r  vta/video_on_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.768    25.414    vta/clk_out2
    SLICE_X4Y10          FDRE                                         r  vta/video_on_reg/C
                         clock pessimism              0.395    25.809    
                         clock uncertainty           -0.201    25.608    
    SLICE_X4Y10          FDRE (Setup_fdre_C_R)       -0.429    25.179    vta/video_on_reg
  -------------------------------------------------------------------
                         required time                         25.179    
                         arrival time                         -23.459    
  -------------------------------------------------------------------
                         slack                                  1.720    

Slack (MET) :             1.757ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.066ns  (logic 0.642ns (15.790%)  route 3.424ns (84.210%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 25.415 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    19.357    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    19.875 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332    21.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124    21.331 r  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.092    23.423    vta/SR[0]
    SLICE_X3Y10          FDRE                                         r  vta/pixel_column_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.769    25.415    vta/clk_out2
    SLICE_X3Y10          FDRE                                         r  vta/pixel_column_reg[10]/C
                         clock pessimism              0.395    25.810    
                         clock uncertainty           -0.201    25.609    
    SLICE_X3Y10          FDRE (Setup_fdre_C_R)       -0.429    25.180    vta/pixel_column_reg[10]
  -------------------------------------------------------------------
                         required time                         25.180    
                         arrival time                         -23.423    
  -------------------------------------------------------------------
                         slack                                  1.757    

Slack (MET) :             1.757ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.066ns  (logic 0.642ns (15.790%)  route 3.424ns (84.210%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 25.415 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    19.357    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    19.875 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332    21.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124    21.331 r  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.092    23.423    vta/SR[0]
    SLICE_X3Y10          FDRE                                         r  vta/pixel_column_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.769    25.415    vta/clk_out2
    SLICE_X3Y10          FDRE                                         r  vta/pixel_column_reg[11]/C
                         clock pessimism              0.395    25.810    
                         clock uncertainty           -0.201    25.609    
    SLICE_X3Y10          FDRE (Setup_fdre_C_R)       -0.429    25.180    vta/pixel_column_reg[11]
  -------------------------------------------------------------------
                         required time                         25.180    
                         arrival time                         -23.423    
  -------------------------------------------------------------------
                         slack                                  1.757    

Slack (MET) :             1.757ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.066ns  (logic 0.642ns (15.790%)  route 3.424ns (84.210%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 25.415 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    19.357    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    19.875 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332    21.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124    21.331 r  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.092    23.423    vta/SR[0]
    SLICE_X3Y10          FDRE                                         r  vta/pixel_column_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.769    25.415    vta/clk_out2
    SLICE_X3Y10          FDRE                                         r  vta/pixel_column_reg[4]/C
                         clock pessimism              0.395    25.810    
                         clock uncertainty           -0.201    25.609    
    SLICE_X3Y10          FDRE (Setup_fdre_C_R)       -0.429    25.180    vta/pixel_column_reg[4]
  -------------------------------------------------------------------
                         required time                         25.180    
                         arrival time                         -23.423    
  -------------------------------------------------------------------
                         slack                                  1.757    

Slack (MET) :             1.757ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.066ns  (logic 0.642ns (15.790%)  route 3.424ns (84.210%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 25.415 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    19.357    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    19.875 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332    21.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124    21.331 r  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.092    23.423    vta/SR[0]
    SLICE_X3Y10          FDRE                                         r  vta/pixel_column_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.769    25.415    vta/clk_out2
    SLICE_X3Y10          FDRE                                         r  vta/pixel_column_reg[5]/C
                         clock pessimism              0.395    25.810    
                         clock uncertainty           -0.201    25.609    
    SLICE_X3Y10          FDRE (Setup_fdre_C_R)       -0.429    25.180    vta/pixel_column_reg[5]
  -------------------------------------------------------------------
                         required time                         25.180    
                         arrival time                         -23.423    
  -------------------------------------------------------------------
                         slack                                  1.757    

Slack (MET) :             1.757ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.066ns  (logic 0.642ns (15.790%)  route 3.424ns (84.210%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 25.415 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    19.357    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    19.875 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332    21.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124    21.331 r  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.092    23.423    vta/SR[0]
    SLICE_X3Y10          FDRE                                         r  vta/pixel_column_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.769    25.415    vta/clk_out2
    SLICE_X3Y10          FDRE                                         r  vta/pixel_column_reg[6]/C
                         clock pessimism              0.395    25.810    
                         clock uncertainty           -0.201    25.609    
    SLICE_X3Y10          FDRE (Setup_fdre_C_R)       -0.429    25.180    vta/pixel_column_reg[6]
  -------------------------------------------------------------------
                         required time                         25.180    
                         arrival time                         -23.423    
  -------------------------------------------------------------------
                         slack                                  1.757    

Slack (MET) :             1.757ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.066ns  (logic 0.642ns (15.790%)  route 3.424ns (84.210%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 25.415 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    19.357    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    19.875 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332    21.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124    21.331 r  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.092    23.423    vta/SR[0]
    SLICE_X3Y10          FDRE                                         r  vta/pixel_column_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.769    25.415    vta/clk_out2
    SLICE_X3Y10          FDRE                                         r  vta/pixel_column_reg[7]/C
                         clock pessimism              0.395    25.810    
                         clock uncertainty           -0.201    25.609    
    SLICE_X3Y10          FDRE (Setup_fdre_C_R)       -0.429    25.180    vta/pixel_column_reg[7]
  -------------------------------------------------------------------
                         required time                         25.180    
                         arrival time                         -23.423    
  -------------------------------------------------------------------
                         slack                                  1.757    

Slack (MET) :             1.757ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.066ns  (logic 0.642ns (15.790%)  route 3.424ns (84.210%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 25.415 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    19.357    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    19.875 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332    21.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124    21.331 r  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.092    23.423    vta/SR[0]
    SLICE_X3Y10          FDRE                                         r  vta/pixel_column_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.769    25.415    vta/clk_out2
    SLICE_X3Y10          FDRE                                         r  vta/pixel_column_reg[8]/C
                         clock pessimism              0.395    25.810    
                         clock uncertainty           -0.201    25.609    
    SLICE_X3Y10          FDRE (Setup_fdre_C_R)       -0.429    25.180    vta/pixel_column_reg[8]
  -------------------------------------------------------------------
                         required time                         25.180    
                         arrival time                         -23.423    
  -------------------------------------------------------------------
                         slack                                  1.757    

Slack (MET) :             1.757ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_column_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        4.066ns  (logic 0.642ns (15.790%)  route 3.424ns (84.210%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.214ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.252ns = ( 25.415 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    19.357    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    19.875 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332    21.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124    21.331 r  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.092    23.423    vta/SR[0]
    SLICE_X3Y10          FDRE                                         r  vta/pixel_column_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.769    25.415    vta/clk_out2
    SLICE_X3Y10          FDRE                                         r  vta/pixel_column_reg[9]/C
                         clock pessimism              0.395    25.810    
                         clock uncertainty           -0.201    25.609    
    SLICE_X3Y10          FDRE (Setup_fdre_C_R)       -0.429    25.180    vta/pixel_column_reg[9]
  -------------------------------------------------------------------
                         required time                         25.180    
                         arrival time                         -23.423    
  -------------------------------------------------------------------
                         slack                                  1.757    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.805ns  (logic 0.231ns (28.688%)  route 0.574ns (71.312%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.641    -0.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X11Y5          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[3]/Q
                         net (fo=1, routed)           0.430     0.049    rojobot/inst/BOTREGIF/MotCtl_in[3]
    SLICE_X10Y5          LUT6 (Prop_lut6_I5_O)        0.045     0.094 r  rojobot/inst/BOTREGIF/DataOut[3]_i_3/O
                         net (fo=1, routed)           0.144     0.238    rojobot/inst/BOTCPU/BotInfo_int_reg[3]
    SLICE_X10Y5          LUT6 (Prop_lut6_I5_O)        0.045     0.283 r  rojobot/inst/BOTCPU/DataOut[3]_i_1/O
                         net (fo=1, routed)           0.000     0.283    rojobot/inst/BOTREGIF/kcpsm6_rom_0[3]
    SLICE_X10Y5          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTREGIF/clk_in
    SLICE_X10Y5          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[3]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.201     0.001    
    SLICE_X10Y5          FDRE (Hold_fdre_C_D)         0.120     0.121    rojobot/inst/BOTREGIF/DataOut_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.121    
                         arrival time                           0.283    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.228ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.844ns  (logic 0.231ns (27.378%)  route 0.613ns (72.622%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.323ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.671    -0.493    debounce/clk_out1
    SLICE_X1Y2           FDRE                                         r  debounce/swtch_db_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y2           FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  debounce/swtch_db_reg[5]/Q
                         net (fo=3, routed)           0.341    -0.011    rojobot/inst/BOTCPU/Bot_Config_reg[5]
    SLICE_X6Y2           LUT4 (Prop_lut4_I0_O)        0.045     0.034 r  rojobot/inst/BOTCPU/DataOut[5]_i_2/O
                         net (fo=1, routed)           0.272     0.306    rojobot/inst/BOTCPU/DataOut[5]_i_2_n_0
    SLICE_X7Y2           LUT6 (Prop_lut6_I3_O)        0.045     0.351 r  rojobot/inst/BOTCPU/DataOut[5]_i_1/O
                         net (fo=1, routed)           0.000     0.351    rojobot/inst/BOTREGIF/kcpsm6_rom_0[5]
    SLICE_X7Y2           FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.947    -0.726    rojobot/inst/BOTREGIF/clk_in
    SLICE_X7Y2           FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[5]/C
                         clock pessimism              0.557    -0.170    
                         clock uncertainty            0.201     0.032    
    SLICE_X7Y2           FDRE (Hold_fdre_C_D)         0.091     0.123    rojobot/inst/BOTREGIF/DataOut_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.123    
                         arrival time                           0.351    
  -------------------------------------------------------------------
                         slack                                  0.228    

Slack (MET) :             0.233ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.878ns  (logic 0.231ns (26.323%)  route 0.647ns (73.677%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.641    -0.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X11Y5          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[2]/Q
                         net (fo=1, routed)           0.308    -0.074    rojobot/inst/BOTREGIF/MotCtl_in[2]
    SLICE_X11Y5          LUT6 (Prop_lut6_I5_O)        0.045    -0.029 r  rojobot/inst/BOTREGIF/DataOut[2]_i_2/O
                         net (fo=1, routed)           0.339     0.310    rojobot/inst/BOTCPU/BotInfo_int_reg[2]
    SLICE_X10Y5          LUT4 (Prop_lut4_I0_O)        0.045     0.355 r  rojobot/inst/BOTCPU/DataOut[2]_i_1/O
                         net (fo=1, routed)           0.000     0.355    rojobot/inst/BOTREGIF/kcpsm6_rom_0[2]
    SLICE_X10Y5          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTREGIF/clk_in
    SLICE_X10Y5          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[2]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.201     0.001    
    SLICE_X10Y5          FDRE (Hold_fdre_C_D)         0.121     0.122    rojobot/inst/BOTREGIF/DataOut_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.122    
                         arrival time                           0.355    
  -------------------------------------------------------------------
                         slack                                  0.233    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 debounce/swtch_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.823ns  (logic 0.231ns (28.069%)  route 0.592ns (71.931%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.292ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.493ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.671    -0.493    debounce/clk_out1
    SLICE_X3Y1           FDRE                                         r  debounce/swtch_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y1           FDRE (Prop_fdre_C_Q)         0.141    -0.352 r  debounce/swtch_db_reg[0]/Q
                         net (fo=3, routed)           0.453     0.101    rojobot/inst/BOTCPU/Bot_Config_reg[0]
    SLICE_X13Y4          LUT4 (Prop_lut4_I0_O)        0.045     0.146 r  rojobot/inst/BOTCPU/DataOut[0]_i_3/O
                         net (fo=1, routed)           0.139     0.285    rojobot/inst/BOTCPU/DataOut[0]_i_3_n_0
    SLICE_X13Y4          LUT5 (Prop_lut5_I2_O)        0.045     0.330 r  rojobot/inst/BOTCPU/DataOut[0]_i_1/O
                         net (fo=1, routed)           0.000     0.330    rojobot/inst/BOTREGIF/kcpsm6_rom_0[0]
    SLICE_X13Y4          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTREGIF/clk_in
    SLICE_X13Y4          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[0]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.201     0.001    
    SLICE_X13Y4          FDRE (Hold_fdre_C_D)         0.092     0.093    rojobot/inst/BOTREGIF/DataOut_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.093    
                         arrival time                           0.330    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.906ns  (logic 0.231ns (25.487%)  route 0.675ns (74.513%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.641    -0.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X11Y5          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[1]/Q
                         net (fo=1, routed)           0.337    -0.044    rojobot/inst/BOTREGIF/MotCtl_in[1]
    SLICE_X11Y5          LUT6 (Prop_lut6_I5_O)        0.045     0.001 r  rojobot/inst/BOTREGIF/DataOut[1]_i_4/O
                         net (fo=1, routed)           0.338     0.339    rojobot/inst/BOTCPU/BotInfo_int_reg[1]
    SLICE_X12Y4          LUT5 (Prop_lut5_I4_O)        0.045     0.384 r  rojobot/inst/BOTCPU/DataOut[1]_i_1/O
                         net (fo=1, routed)           0.000     0.384    rojobot/inst/BOTREGIF/kcpsm6_rom_0[1]
    SLICE_X12Y4          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTREGIF/clk_in
    SLICE_X12Y4          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[1]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.201     0.001    
    SLICE_X12Y4          FDRE (Hold_fdre_C_D)         0.120     0.121    rojobot/inst/BOTREGIF/DataOut_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.121    
                         arrival time                           0.384    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.916ns  (logic 0.231ns (25.217%)  route 0.685ns (74.783%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.322ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.523ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.641    -0.523    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X11Y5          FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y5          FDRE (Prop_fdre_C_Q)         0.141    -0.382 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[4]/Q
                         net (fo=1, routed)           0.362    -0.020    rojobot/inst/BOTREGIF/MotCtl_in[4]
    SLICE_X11Y5          LUT6 (Prop_lut6_I5_O)        0.045     0.025 r  rojobot/inst/BOTREGIF/DataOut[4]_i_3/O
                         net (fo=1, routed)           0.323     0.348    rojobot/inst/BOTCPU/BotInfo_int_reg[4]
    SLICE_X10Y4          LUT5 (Prop_lut5_I4_O)        0.045     0.393 r  rojobot/inst/BOTCPU/DataOut[4]_i_1/O
                         net (fo=1, routed)           0.000     0.393    rojobot/inst/BOTREGIF/kcpsm6_rom_0[4]
    SLICE_X10Y4          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTREGIF/clk_in
    SLICE_X10Y4          FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[4]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.201     0.001    
    SLICE_X10Y4          FDRE (Hold_fdre_C_D)         0.120     0.121    rojobot/inst/BOTREGIF/DataOut_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.121    
                         arrival time                           0.393    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/DataOut_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.896ns  (logic 0.254ns (28.333%)  route 0.642ns (71.667%))
  Logic Levels:           2  (LUT6=2)
  Clock Path Skew:        0.325ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.726ns
    Source Clock Delay      (SCD):    -0.495ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.669    -0.495    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X6Y3           FDRE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y3           FDRE (Prop_fdre_C_Q)         0.164    -0.331 r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_BotCtrl_reg[7]/Q
                         net (fo=1, routed)           0.371     0.040    rojobot/inst/BOTREGIF/MotCtl_in[7]
    SLICE_X7Y3           LUT6 (Prop_lut6_I5_O)        0.045     0.085 r  rojobot/inst/BOTREGIF/DataOut[7]_i_3/O
                         net (fo=1, routed)           0.272     0.357    rojobot/inst/BOTCPU/BotInfo_int_reg[7]_0
    SLICE_X7Y2           LUT6 (Prop_lut6_I5_O)        0.045     0.402 r  rojobot/inst/BOTCPU/DataOut[7]_i_1/O
                         net (fo=1, routed)           0.000     0.402    rojobot/inst/BOTREGIF/kcpsm6_rom_0[7]
    SLICE_X7Y2           FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.947    -0.726    rojobot/inst/BOTREGIF/clk_in
    SLICE_X7Y2           FDRE                                         r  rojobot/inst/BOTREGIF/DataOut_reg[7]/C
                         clock pessimism              0.557    -0.170    
                         clock uncertainty            0.201     0.032    
    SLICE_X7Y2           FDRE (Hold_fdre_C_D)         0.092     0.124    rojobot/inst/BOTREGIF/DataOut_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.124    
                         arrival time                           0.402    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_row_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.209ns (26.598%)  route 0.577ns (73.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.445     0.114    vta/pbtn_db_reg[0]
    SLICE_X4Y11          LUT6 (Prop_lut6_I5_O)        0.045     0.159 r  vta/pixel_row[0]_i_1/O
                         net (fo=12, routed)          0.131     0.290    vta/pixel_row[0]_i_1_n_0
    SLICE_X3Y11          FDRE                                         r  vta/pixel_row_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.945    -0.728    vta/clk_out2
    SLICE_X3Y11          FDRE                                         r  vta/pixel_row_reg[0]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.201     0.030    
    SLICE_X3Y11          FDRE (Hold_fdre_C_R)        -0.018     0.012    vta/pixel_row_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.290    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_row_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.209ns (26.598%)  route 0.577ns (73.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.445     0.114    vta/pbtn_db_reg[0]
    SLICE_X4Y11          LUT6 (Prop_lut6_I5_O)        0.045     0.159 r  vta/pixel_row[0]_i_1/O
                         net (fo=12, routed)          0.131     0.290    vta/pixel_row[0]_i_1_n_0
    SLICE_X3Y11          FDRE                                         r  vta/pixel_row_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.945    -0.728    vta/clk_out2
    SLICE_X3Y11          FDRE                                         r  vta/pixel_row_reg[1]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.201     0.030    
    SLICE_X3Y11          FDRE (Hold_fdre_C_R)        -0.018     0.012    vta/pixel_row_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.290    
  -------------------------------------------------------------------
                         slack                                  0.278    

Slack (MET) :             0.278ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            vta/pixel_row_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             clk_out2_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.786ns  (logic 0.209ns (26.598%)  route 0.577ns (73.402%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.324ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.728ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 f  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.445     0.114    vta/pbtn_db_reg[0]
    SLICE_X4Y11          LUT6 (Prop_lut6_I5_O)        0.045     0.159 r  vta/pixel_row[0]_i_1/O
                         net (fo=12, routed)          0.131     0.290    vta/pixel_row[0]_i_1_n_0
    SLICE_X3Y11          FDRE                                         r  vta/pixel_row_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.945    -0.728    vta/clk_out2
    SLICE_X3Y11          FDRE                                         r  vta/pixel_row_reg[2]/C
                         clock pessimism              0.557    -0.172    
                         clock uncertainty            0.201     0.030    
    SLICE_X3Y11          FDRE (Hold_fdre_C_R)        -0.018     0.012    vta/pixel_row_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.012    
                         arrival time                           0.290    
  -------------------------------------------------------------------
                         slack                                  0.278    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       14.279ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.132ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.279ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.179ns  (logic 0.642ns (12.397%)  route 4.537ns (87.603%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 18.735 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    -0.643    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    -0.125 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332     1.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124     1.331 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         3.205     4.536    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X0Y26          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.756    18.735    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y26          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]/C
                         clock pessimism              0.568    19.303    
                         clock uncertainty           -0.083    19.220    
    SLICE_X0Y26          FDCE (Recov_fdce_C_CLR)     -0.405    18.815    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]
  -------------------------------------------------------------------
                         required time                         18.815    
                         arrival time                          -4.536    
  -------------------------------------------------------------------
                         slack                                 14.279    

Slack (MET) :             14.279ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.179ns  (logic 0.642ns (12.397%)  route 4.537ns (87.603%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 18.735 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    -0.643    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    -0.125 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332     1.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124     1.331 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         3.205     4.536    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X0Y26          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.756    18.735    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y26          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/C
                         clock pessimism              0.568    19.303    
                         clock uncertainty           -0.083    19.220    
    SLICE_X0Y26          FDCE (Recov_fdce_C_CLR)     -0.405    18.815    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]
  -------------------------------------------------------------------
                         required time                         18.815    
                         arrival time                          -4.536    
  -------------------------------------------------------------------
                         slack                                 14.279    

Slack (MET) :             14.279ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.179ns  (logic 0.642ns (12.397%)  route 4.537ns (87.603%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 18.735 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    -0.643    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    -0.125 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332     1.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124     1.331 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         3.205     4.536    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X0Y26          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.756    18.735    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y26          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]/C
                         clock pessimism              0.568    19.303    
                         clock uncertainty           -0.083    19.220    
    SLICE_X0Y26          FDCE (Recov_fdce_C_CLR)     -0.405    18.815    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]
  -------------------------------------------------------------------
                         required time                         18.815    
                         arrival time                          -4.536    
  -------------------------------------------------------------------
                         slack                                 14.279    

Slack (MET) :             14.279ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.179ns  (logic 0.642ns (12.397%)  route 4.537ns (87.603%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 18.735 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    -0.643    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    -0.125 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332     1.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124     1.331 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         3.205     4.536    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X0Y26          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.756    18.735    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y26          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]/C
                         clock pessimism              0.568    19.303    
                         clock uncertainty           -0.083    19.220    
    SLICE_X0Y26          FDCE (Recov_fdce_C_CLR)     -0.405    18.815    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]
  -------------------------------------------------------------------
                         required time                         18.815    
                         arrival time                          -4.536    
  -------------------------------------------------------------------
                         slack                                 14.279    

Slack (MET) :             14.279ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.179ns  (logic 0.642ns (12.397%)  route 4.537ns (87.603%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 18.735 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    -0.643    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    -0.125 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332     1.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124     1.331 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         3.205     4.536    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X0Y26          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.756    18.735    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y26          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]/C
                         clock pessimism              0.568    19.303    
                         clock uncertainty           -0.083    19.220    
    SLICE_X0Y26          FDCE (Recov_fdce_C_CLR)     -0.405    18.815    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]
  -------------------------------------------------------------------
                         required time                         18.815    
                         arrival time                          -4.536    
  -------------------------------------------------------------------
                         slack                                 14.279    

Slack (MET) :             14.279ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.179ns  (logic 0.642ns (12.397%)  route 4.537ns (87.603%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 18.735 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    -0.643    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    -0.125 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332     1.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124     1.331 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         3.205     4.536    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X0Y26          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.756    18.735    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y26          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/C
                         clock pessimism              0.568    19.303    
                         clock uncertainty           -0.083    19.220    
    SLICE_X0Y26          FDCE (Recov_fdce_C_CLR)     -0.405    18.815    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]
  -------------------------------------------------------------------
                         required time                         18.815    
                         arrival time                          -4.536    
  -------------------------------------------------------------------
                         slack                                 14.279    

Slack (MET) :             14.279ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.179ns  (logic 0.642ns (12.397%)  route 4.537ns (87.603%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 18.735 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    -0.643    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    -0.125 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332     1.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124     1.331 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         3.205     4.536    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X0Y26          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.756    18.735    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y26          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]/C
                         clock pessimism              0.568    19.303    
                         clock uncertainty           -0.083    19.220    
    SLICE_X0Y26          FDCE (Recov_fdce_C_CLR)     -0.405    18.815    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]
  -------------------------------------------------------------------
                         required time                         18.815    
                         arrival time                          -4.536    
  -------------------------------------------------------------------
                         slack                                 14.279    

Slack (MET) :             14.720ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.739ns  (logic 0.642ns (13.547%)  route 4.097ns (86.453%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 18.736 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    -0.643    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    -0.125 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332     1.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124     1.331 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.765     4.096    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X0Y27          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.757    18.736    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y27          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[10]/C
                         clock pessimism              0.568    19.304    
                         clock uncertainty           -0.083    19.221    
    SLICE_X0Y27          FDCE (Recov_fdce_C_CLR)     -0.405    18.816    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[10]
  -------------------------------------------------------------------
                         required time                         18.816    
                         arrival time                          -4.096    
  -------------------------------------------------------------------
                         slack                                 14.720    

Slack (MET) :             14.720ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.739ns  (logic 0.642ns (13.547%)  route 4.097ns (86.453%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 18.736 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    -0.643    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    -0.125 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332     1.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124     1.331 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.765     4.096    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X0Y27          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.757    18.736    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y27          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]/C
                         clock pessimism              0.568    19.304    
                         clock uncertainty           -0.083    19.221    
    SLICE_X0Y27          FDCE (Recov_fdce_C_CLR)     -0.405    18.816    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]
  -------------------------------------------------------------------
                         required time                         18.816    
                         arrival time                          -4.096    
  -------------------------------------------------------------------
                         slack                                 14.720    

Slack (MET) :             14.720ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.739ns  (logic 0.642ns (13.547%)  route 4.097ns (86.453%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 18.736 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    -0.643    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    -0.125 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332     1.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124     1.331 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.765     4.096    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X0Y27          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.757    18.736    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y27          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[13]/C
                         clock pessimism              0.568    19.304    
                         clock uncertainty           -0.083    19.221    
    SLICE_X0Y27          FDCE (Recov_fdce_C_CLR)     -0.405    18.816    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[13]
  -------------------------------------------------------------------
                         required time                         18.816    
                         arrival time                          -4.096    
  -------------------------------------------------------------------
                         slack                                 14.720    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.132ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.209ns (19.898%)  route 0.841ns (80.102%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.579     0.247    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.292 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.262     0.555    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X20Y3          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X20Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/C
                         clock pessimism              0.272    -0.486    
    SLICE_X20Y3          FDCE (Remov_fdce_C_CLR)     -0.092    -0.578    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                           0.555    
  -------------------------------------------------------------------
                         slack                                  1.132    

Slack (MET) :             1.132ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.209ns (19.898%)  route 0.841ns (80.102%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.579     0.247    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.292 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.262     0.555    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X20Y3          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X20Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/C
                         clock pessimism              0.272    -0.486    
    SLICE_X20Y3          FDCE (Remov_fdce_C_CLR)     -0.092    -0.578    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                           0.555    
  -------------------------------------------------------------------
                         slack                                  1.132    

Slack (MET) :             1.132ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.209ns (19.898%)  route 0.841ns (80.102%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.579     0.247    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.292 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.262     0.555    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X20Y3          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X20Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/C
                         clock pessimism              0.272    -0.486    
    SLICE_X20Y3          FDCE (Remov_fdce_C_CLR)     -0.092    -0.578    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                           0.555    
  -------------------------------------------------------------------
                         slack                                  1.132    

Slack (MET) :             1.311ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/in_progress_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.228ns  (logic 0.209ns (17.020%)  route 1.019ns (82.980%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.579     0.247    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.292 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.440     0.732    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X26Y3          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/in_progress_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X26Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/in_progress_reg/C
                         clock pessimism              0.272    -0.487    
    SLICE_X26Y3          FDCE (Remov_fdce_C_CLR)     -0.092    -0.579    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/in_progress_reg
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                           0.732    
  -------------------------------------------------------------------
                         slack                                  1.311    

Slack (MET) :             1.311ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.228ns  (logic 0.209ns (17.020%)  route 1.019ns (82.980%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.579     0.247    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.292 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.440     0.732    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X26Y3          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X26Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]/C
                         clock pessimism              0.272    -0.487    
    SLICE_X26Y3          FDCE (Remov_fdce_C_CLR)     -0.092    -0.579    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                           0.732    
  -------------------------------------------------------------------
                         slack                                  1.311    

Slack (MET) :             1.311ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.228ns  (logic 0.209ns (17.020%)  route 1.019ns (82.980%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.579     0.247    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.292 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.440     0.732    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X26Y3          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X26Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[3]/C
                         clock pessimism              0.272    -0.487    
    SLICE_X26Y3          FDCE (Remov_fdce_C_CLR)     -0.092    -0.579    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[3]
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                           0.732    
  -------------------------------------------------------------------
                         slack                                  1.311    

Slack (MET) :             1.311ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.228ns  (logic 0.209ns (17.020%)  route 1.019ns (82.980%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.579     0.247    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.292 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.440     0.732    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X26Y3          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X26Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]/C
                         clock pessimism              0.272    -0.487    
    SLICE_X26Y3          FDCE (Remov_fdce_C_CLR)     -0.092    -0.579    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                           0.732    
  -------------------------------------------------------------------
                         slack                                  1.311    

Slack (MET) :             1.341ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.259ns  (logic 0.209ns (16.599%)  route 1.050ns (83.401%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.579     0.247    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.292 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.471     0.763    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X25Y2          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X25Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]/C
                         clock pessimism              0.272    -0.486    
    SLICE_X25Y2          FDCE (Remov_fdce_C_CLR)     -0.092    -0.578    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                           0.763    
  -------------------------------------------------------------------
                         slack                                  1.341    

Slack (MET) :             1.341ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.259ns  (logic 0.209ns (16.599%)  route 1.050ns (83.401%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.579     0.247    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.292 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.471     0.763    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X25Y2          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X25Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[7]/C
                         clock pessimism              0.272    -0.486    
    SLICE_X25Y2          FDCE (Remov_fdce_C_CLR)     -0.092    -0.578    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[7]
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                           0.763    
  -------------------------------------------------------------------
                         slack                                  1.341    

Slack (MET) :             1.344ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/idle_r_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.209ns (16.326%)  route 1.071ns (83.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.579     0.247    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.292 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.492     0.785    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/SR[0]
    SLICE_X30Y1          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/idle_r_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.913    -0.760    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X30Y1          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/idle_r_reg/C
                         clock pessimism              0.272    -0.489    
    SLICE_X30Y1          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.560    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/idle_r_reg
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                           0.785    
  -------------------------------------------------------------------
                         slack                                  1.344    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       14.279ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.049ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.279ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.179ns  (logic 0.642ns (12.397%)  route 4.537ns (87.603%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 18.735 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    -0.643    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    -0.125 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332     1.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124     1.331 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         3.205     4.536    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X0Y26          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.756    18.735    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y26          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]/C
                         clock pessimism              0.568    19.303    
                         clock uncertainty           -0.083    19.220    
    SLICE_X0Y26          FDCE (Recov_fdce_C_CLR)     -0.405    18.815    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]
  -------------------------------------------------------------------
                         required time                         18.815    
                         arrival time                          -4.536    
  -------------------------------------------------------------------
                         slack                                 14.279    

Slack (MET) :             14.279ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.179ns  (logic 0.642ns (12.397%)  route 4.537ns (87.603%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 18.735 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    -0.643    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    -0.125 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332     1.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124     1.331 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         3.205     4.536    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X0Y26          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.756    18.735    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y26          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/C
                         clock pessimism              0.568    19.303    
                         clock uncertainty           -0.083    19.220    
    SLICE_X0Y26          FDCE (Recov_fdce_C_CLR)     -0.405    18.815    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]
  -------------------------------------------------------------------
                         required time                         18.815    
                         arrival time                          -4.536    
  -------------------------------------------------------------------
                         slack                                 14.279    

Slack (MET) :             14.279ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.179ns  (logic 0.642ns (12.397%)  route 4.537ns (87.603%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 18.735 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    -0.643    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    -0.125 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332     1.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124     1.331 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         3.205     4.536    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X0Y26          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.756    18.735    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y26          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]/C
                         clock pessimism              0.568    19.303    
                         clock uncertainty           -0.083    19.220    
    SLICE_X0Y26          FDCE (Recov_fdce_C_CLR)     -0.405    18.815    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]
  -------------------------------------------------------------------
                         required time                         18.815    
                         arrival time                          -4.536    
  -------------------------------------------------------------------
                         slack                                 14.279    

Slack (MET) :             14.279ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.179ns  (logic 0.642ns (12.397%)  route 4.537ns (87.603%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 18.735 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    -0.643    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    -0.125 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332     1.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124     1.331 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         3.205     4.536    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X0Y26          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.756    18.735    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y26          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]/C
                         clock pessimism              0.568    19.303    
                         clock uncertainty           -0.083    19.220    
    SLICE_X0Y26          FDCE (Recov_fdce_C_CLR)     -0.405    18.815    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]
  -------------------------------------------------------------------
                         required time                         18.815    
                         arrival time                          -4.536    
  -------------------------------------------------------------------
                         slack                                 14.279    

Slack (MET) :             14.279ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.179ns  (logic 0.642ns (12.397%)  route 4.537ns (87.603%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 18.735 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    -0.643    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    -0.125 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332     1.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124     1.331 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         3.205     4.536    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X0Y26          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.756    18.735    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y26          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]/C
                         clock pessimism              0.568    19.303    
                         clock uncertainty           -0.083    19.220    
    SLICE_X0Y26          FDCE (Recov_fdce_C_CLR)     -0.405    18.815    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]
  -------------------------------------------------------------------
                         required time                         18.815    
                         arrival time                          -4.536    
  -------------------------------------------------------------------
                         slack                                 14.279    

Slack (MET) :             14.279ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.179ns  (logic 0.642ns (12.397%)  route 4.537ns (87.603%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 18.735 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    -0.643    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    -0.125 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332     1.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124     1.331 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         3.205     4.536    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X0Y26          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.756    18.735    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y26          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/C
                         clock pessimism              0.568    19.303    
                         clock uncertainty           -0.083    19.220    
    SLICE_X0Y26          FDCE (Recov_fdce_C_CLR)     -0.405    18.815    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]
  -------------------------------------------------------------------
                         required time                         18.815    
                         arrival time                          -4.536    
  -------------------------------------------------------------------
                         slack                                 14.279    

Slack (MET) :             14.279ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.179ns  (logic 0.642ns (12.397%)  route 4.537ns (87.603%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 18.735 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    -0.643    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    -0.125 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332     1.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124     1.331 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         3.205     4.536    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X0Y26          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.756    18.735    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y26          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]/C
                         clock pessimism              0.568    19.303    
                         clock uncertainty           -0.083    19.220    
    SLICE_X0Y26          FDCE (Recov_fdce_C_CLR)     -0.405    18.815    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]
  -------------------------------------------------------------------
                         required time                         18.815    
                         arrival time                          -4.536    
  -------------------------------------------------------------------
                         slack                                 14.279    

Slack (MET) :             14.720ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.739ns  (logic 0.642ns (13.547%)  route 4.097ns (86.453%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 18.736 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    -0.643    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    -0.125 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332     1.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124     1.331 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.765     4.096    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X0Y27          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.757    18.736    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y27          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[10]/C
                         clock pessimism              0.568    19.304    
                         clock uncertainty           -0.083    19.221    
    SLICE_X0Y27          FDCE (Recov_fdce_C_CLR)     -0.405    18.816    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[10]
  -------------------------------------------------------------------
                         required time                         18.816    
                         arrival time                          -4.096    
  -------------------------------------------------------------------
                         slack                                 14.720    

Slack (MET) :             14.720ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.739ns  (logic 0.642ns (13.547%)  route 4.097ns (86.453%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 18.736 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    -0.643    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    -0.125 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332     1.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124     1.331 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.765     4.096    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X0Y27          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.757    18.736    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y27          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]/C
                         clock pessimism              0.568    19.304    
                         clock uncertainty           -0.083    19.221    
    SLICE_X0Y27          FDCE (Recov_fdce_C_CLR)     -0.405    18.816    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]
  -------------------------------------------------------------------
                         required time                         18.816    
                         arrival time                          -4.096    
  -------------------------------------------------------------------
                         slack                                 14.720    

Slack (MET) :             14.720ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.739ns  (logic 0.642ns (13.547%)  route 4.097ns (86.453%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 18.736 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    -0.643    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    -0.125 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332     1.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124     1.331 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.765     4.096    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X0Y27          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.757    18.736    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y27          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[13]/C
                         clock pessimism              0.568    19.304    
                         clock uncertainty           -0.083    19.221    
    SLICE_X0Y27          FDCE (Recov_fdce_C_CLR)     -0.405    18.816    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[13]
  -------------------------------------------------------------------
                         required time                         18.816    
                         arrival time                          -4.096    
  -------------------------------------------------------------------
                         slack                                 14.720    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.049ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.209ns (19.898%)  route 0.841ns (80.102%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.579     0.247    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.292 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.262     0.555    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X20Y3          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X20Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/C
                         clock pessimism              0.272    -0.486    
                         clock uncertainty            0.083    -0.403    
    SLICE_X20Y3          FDCE (Remov_fdce_C_CLR)     -0.092    -0.495    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                           0.555    
  -------------------------------------------------------------------
                         slack                                  1.049    

Slack (MET) :             1.049ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.209ns (19.898%)  route 0.841ns (80.102%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.579     0.247    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.292 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.262     0.555    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X20Y3          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X20Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/C
                         clock pessimism              0.272    -0.486    
                         clock uncertainty            0.083    -0.403    
    SLICE_X20Y3          FDCE (Remov_fdce_C_CLR)     -0.092    -0.495    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                           0.555    
  -------------------------------------------------------------------
                         slack                                  1.049    

Slack (MET) :             1.049ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.209ns (19.898%)  route 0.841ns (80.102%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.579     0.247    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.292 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.262     0.555    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X20Y3          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X20Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/C
                         clock pessimism              0.272    -0.486    
                         clock uncertainty            0.083    -0.403    
    SLICE_X20Y3          FDCE (Remov_fdce_C_CLR)     -0.092    -0.495    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                           0.555    
  -------------------------------------------------------------------
                         slack                                  1.049    

Slack (MET) :             1.228ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/in_progress_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.228ns  (logic 0.209ns (17.020%)  route 1.019ns (82.980%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.579     0.247    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.292 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.440     0.732    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X26Y3          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/in_progress_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X26Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/in_progress_reg/C
                         clock pessimism              0.272    -0.487    
                         clock uncertainty            0.083    -0.404    
    SLICE_X26Y3          FDCE (Remov_fdce_C_CLR)     -0.092    -0.496    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/in_progress_reg
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                           0.732    
  -------------------------------------------------------------------
                         slack                                  1.228    

Slack (MET) :             1.228ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.228ns  (logic 0.209ns (17.020%)  route 1.019ns (82.980%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.579     0.247    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.292 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.440     0.732    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X26Y3          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X26Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]/C
                         clock pessimism              0.272    -0.487    
                         clock uncertainty            0.083    -0.404    
    SLICE_X26Y3          FDCE (Remov_fdce_C_CLR)     -0.092    -0.496    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                           0.732    
  -------------------------------------------------------------------
                         slack                                  1.228    

Slack (MET) :             1.228ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.228ns  (logic 0.209ns (17.020%)  route 1.019ns (82.980%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.579     0.247    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.292 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.440     0.732    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X26Y3          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X26Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[3]/C
                         clock pessimism              0.272    -0.487    
                         clock uncertainty            0.083    -0.404    
    SLICE_X26Y3          FDCE (Remov_fdce_C_CLR)     -0.092    -0.496    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[3]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                           0.732    
  -------------------------------------------------------------------
                         slack                                  1.228    

Slack (MET) :             1.228ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.228ns  (logic 0.209ns (17.020%)  route 1.019ns (82.980%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.579     0.247    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.292 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.440     0.732    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X26Y3          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X26Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]/C
                         clock pessimism              0.272    -0.487    
                         clock uncertainty            0.083    -0.404    
    SLICE_X26Y3          FDCE (Remov_fdce_C_CLR)     -0.092    -0.496    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                           0.732    
  -------------------------------------------------------------------
                         slack                                  1.228    

Slack (MET) :             1.258ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.259ns  (logic 0.209ns (16.599%)  route 1.050ns (83.401%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.579     0.247    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.292 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.471     0.763    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X25Y2          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X25Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]/C
                         clock pessimism              0.272    -0.486    
                         clock uncertainty            0.083    -0.403    
    SLICE_X25Y2          FDCE (Remov_fdce_C_CLR)     -0.092    -0.495    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                           0.763    
  -------------------------------------------------------------------
                         slack                                  1.258    

Slack (MET) :             1.258ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.259ns  (logic 0.209ns (16.599%)  route 1.050ns (83.401%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.579     0.247    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.292 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.471     0.763    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X25Y2          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X25Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[7]/C
                         clock pessimism              0.272    -0.486    
                         clock uncertainty            0.083    -0.403    
    SLICE_X25Y2          FDCE (Remov_fdce_C_CLR)     -0.092    -0.495    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[7]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                           0.763    
  -------------------------------------------------------------------
                         slack                                  1.258    

Slack (MET) :             1.261ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/idle_r_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.209ns (16.326%)  route 1.071ns (83.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.579     0.247    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.292 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.492     0.785    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/SR[0]
    SLICE_X30Y1          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/idle_r_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.913    -0.760    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X30Y1          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/idle_r_reg/C
                         clock pessimism              0.272    -0.489    
                         clock uncertainty            0.083    -0.406    
    SLICE_X30Y1          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.477    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/idle_r_reg
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                           0.785    
  -------------------------------------------------------------------
                         slack                                  1.261    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       14.279ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.049ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.279ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.179ns  (logic 0.642ns (12.397%)  route 4.537ns (87.603%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 18.735 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    -0.643    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    -0.125 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332     1.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124     1.331 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         3.205     4.536    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X0Y26          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.756    18.735    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y26          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]/C
                         clock pessimism              0.568    19.303    
                         clock uncertainty           -0.083    19.220    
    SLICE_X0Y26          FDCE (Recov_fdce_C_CLR)     -0.405    18.815    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]
  -------------------------------------------------------------------
                         required time                         18.815    
                         arrival time                          -4.536    
  -------------------------------------------------------------------
                         slack                                 14.279    

Slack (MET) :             14.279ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.179ns  (logic 0.642ns (12.397%)  route 4.537ns (87.603%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 18.735 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    -0.643    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    -0.125 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332     1.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124     1.331 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         3.205     4.536    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X0Y26          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.756    18.735    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y26          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/C
                         clock pessimism              0.568    19.303    
                         clock uncertainty           -0.083    19.220    
    SLICE_X0Y26          FDCE (Recov_fdce_C_CLR)     -0.405    18.815    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]
  -------------------------------------------------------------------
                         required time                         18.815    
                         arrival time                          -4.536    
  -------------------------------------------------------------------
                         slack                                 14.279    

Slack (MET) :             14.279ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.179ns  (logic 0.642ns (12.397%)  route 4.537ns (87.603%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 18.735 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    -0.643    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    -0.125 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332     1.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124     1.331 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         3.205     4.536    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X0Y26          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.756    18.735    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y26          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]/C
                         clock pessimism              0.568    19.303    
                         clock uncertainty           -0.083    19.220    
    SLICE_X0Y26          FDCE (Recov_fdce_C_CLR)     -0.405    18.815    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]
  -------------------------------------------------------------------
                         required time                         18.815    
                         arrival time                          -4.536    
  -------------------------------------------------------------------
                         slack                                 14.279    

Slack (MET) :             14.279ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.179ns  (logic 0.642ns (12.397%)  route 4.537ns (87.603%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 18.735 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    -0.643    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    -0.125 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332     1.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124     1.331 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         3.205     4.536    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X0Y26          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.756    18.735    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y26          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]/C
                         clock pessimism              0.568    19.303    
                         clock uncertainty           -0.083    19.220    
    SLICE_X0Y26          FDCE (Recov_fdce_C_CLR)     -0.405    18.815    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]
  -------------------------------------------------------------------
                         required time                         18.815    
                         arrival time                          -4.536    
  -------------------------------------------------------------------
                         slack                                 14.279    

Slack (MET) :             14.279ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.179ns  (logic 0.642ns (12.397%)  route 4.537ns (87.603%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 18.735 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    -0.643    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    -0.125 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332     1.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124     1.331 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         3.205     4.536    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X0Y26          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.756    18.735    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y26          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]/C
                         clock pessimism              0.568    19.303    
                         clock uncertainty           -0.083    19.220    
    SLICE_X0Y26          FDCE (Recov_fdce_C_CLR)     -0.405    18.815    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]
  -------------------------------------------------------------------
                         required time                         18.815    
                         arrival time                          -4.536    
  -------------------------------------------------------------------
                         slack                                 14.279    

Slack (MET) :             14.279ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.179ns  (logic 0.642ns (12.397%)  route 4.537ns (87.603%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 18.735 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    -0.643    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    -0.125 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332     1.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124     1.331 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         3.205     4.536    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X0Y26          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.756    18.735    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y26          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/C
                         clock pessimism              0.568    19.303    
                         clock uncertainty           -0.083    19.220    
    SLICE_X0Y26          FDCE (Recov_fdce_C_CLR)     -0.405    18.815    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]
  -------------------------------------------------------------------
                         required time                         18.815    
                         arrival time                          -4.536    
  -------------------------------------------------------------------
                         slack                                 14.279    

Slack (MET) :             14.279ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.179ns  (logic 0.642ns (12.397%)  route 4.537ns (87.603%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 18.735 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    -0.643    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    -0.125 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332     1.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124     1.331 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         3.205     4.536    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X0Y26          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.756    18.735    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y26          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]/C
                         clock pessimism              0.568    19.303    
                         clock uncertainty           -0.083    19.220    
    SLICE_X0Y26          FDCE (Recov_fdce_C_CLR)     -0.405    18.815    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]
  -------------------------------------------------------------------
                         required time                         18.815    
                         arrival time                          -4.536    
  -------------------------------------------------------------------
                         slack                                 14.279    

Slack (MET) :             14.720ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.739ns  (logic 0.642ns (13.547%)  route 4.097ns (86.453%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 18.736 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    -0.643    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    -0.125 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332     1.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124     1.331 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.765     4.096    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X0Y27          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.757    18.736    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y27          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[10]/C
                         clock pessimism              0.568    19.304    
                         clock uncertainty           -0.083    19.221    
    SLICE_X0Y27          FDCE (Recov_fdce_C_CLR)     -0.405    18.816    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[10]
  -------------------------------------------------------------------
                         required time                         18.816    
                         arrival time                          -4.096    
  -------------------------------------------------------------------
                         slack                                 14.720    

Slack (MET) :             14.720ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.739ns  (logic 0.642ns (13.547%)  route 4.097ns (86.453%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 18.736 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    -0.643    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    -0.125 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332     1.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124     1.331 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.765     4.096    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X0Y27          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.757    18.736    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y27          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]/C
                         clock pessimism              0.568    19.304    
                         clock uncertainty           -0.083    19.221    
    SLICE_X0Y27          FDCE (Recov_fdce_C_CLR)     -0.405    18.816    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]
  -------------------------------------------------------------------
                         required time                         18.816    
                         arrival time                          -4.096    
  -------------------------------------------------------------------
                         slack                                 14.720    

Slack (MET) :             14.720ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.739ns  (logic 0.642ns (13.547%)  route 4.097ns (86.453%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 18.736 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    -0.643    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    -0.125 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332     1.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124     1.331 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.765     4.096    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X0Y27          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.757    18.736    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y27          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[13]/C
                         clock pessimism              0.568    19.304    
                         clock uncertainty           -0.083    19.221    
    SLICE_X0Y27          FDCE (Recov_fdce_C_CLR)     -0.405    18.816    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[13]
  -------------------------------------------------------------------
                         required time                         18.816    
                         arrival time                          -4.096    
  -------------------------------------------------------------------
                         slack                                 14.720    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.049ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.209ns (19.898%)  route 0.841ns (80.102%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.579     0.247    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.292 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.262     0.555    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X20Y3          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X20Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/C
                         clock pessimism              0.272    -0.486    
                         clock uncertainty            0.083    -0.403    
    SLICE_X20Y3          FDCE (Remov_fdce_C_CLR)     -0.092    -0.495    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                           0.555    
  -------------------------------------------------------------------
                         slack                                  1.049    

Slack (MET) :             1.049ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.209ns (19.898%)  route 0.841ns (80.102%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.579     0.247    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.292 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.262     0.555    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X20Y3          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X20Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/C
                         clock pessimism              0.272    -0.486    
                         clock uncertainty            0.083    -0.403    
    SLICE_X20Y3          FDCE (Remov_fdce_C_CLR)     -0.092    -0.495    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                           0.555    
  -------------------------------------------------------------------
                         slack                                  1.049    

Slack (MET) :             1.049ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.209ns (19.898%)  route 0.841ns (80.102%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.579     0.247    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.292 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.262     0.555    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X20Y3          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X20Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/C
                         clock pessimism              0.272    -0.486    
                         clock uncertainty            0.083    -0.403    
    SLICE_X20Y3          FDCE (Remov_fdce_C_CLR)     -0.092    -0.495    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                           0.555    
  -------------------------------------------------------------------
                         slack                                  1.049    

Slack (MET) :             1.228ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/in_progress_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.228ns  (logic 0.209ns (17.020%)  route 1.019ns (82.980%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.579     0.247    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.292 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.440     0.732    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X26Y3          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/in_progress_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X26Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/in_progress_reg/C
                         clock pessimism              0.272    -0.487    
                         clock uncertainty            0.083    -0.404    
    SLICE_X26Y3          FDCE (Remov_fdce_C_CLR)     -0.092    -0.496    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/in_progress_reg
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                           0.732    
  -------------------------------------------------------------------
                         slack                                  1.228    

Slack (MET) :             1.228ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.228ns  (logic 0.209ns (17.020%)  route 1.019ns (82.980%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.579     0.247    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.292 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.440     0.732    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X26Y3          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X26Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]/C
                         clock pessimism              0.272    -0.487    
                         clock uncertainty            0.083    -0.404    
    SLICE_X26Y3          FDCE (Remov_fdce_C_CLR)     -0.092    -0.496    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                           0.732    
  -------------------------------------------------------------------
                         slack                                  1.228    

Slack (MET) :             1.228ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.228ns  (logic 0.209ns (17.020%)  route 1.019ns (82.980%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.579     0.247    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.292 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.440     0.732    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X26Y3          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X26Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[3]/C
                         clock pessimism              0.272    -0.487    
                         clock uncertainty            0.083    -0.404    
    SLICE_X26Y3          FDCE (Remov_fdce_C_CLR)     -0.092    -0.496    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[3]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                           0.732    
  -------------------------------------------------------------------
                         slack                                  1.228    

Slack (MET) :             1.228ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.228ns  (logic 0.209ns (17.020%)  route 1.019ns (82.980%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.579     0.247    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.292 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.440     0.732    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X26Y3          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X26Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]/C
                         clock pessimism              0.272    -0.487    
                         clock uncertainty            0.083    -0.404    
    SLICE_X26Y3          FDCE (Remov_fdce_C_CLR)     -0.092    -0.496    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]
  -------------------------------------------------------------------
                         required time                          0.496    
                         arrival time                           0.732    
  -------------------------------------------------------------------
                         slack                                  1.228    

Slack (MET) :             1.258ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.259ns  (logic 0.209ns (16.599%)  route 1.050ns (83.401%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.579     0.247    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.292 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.471     0.763    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X25Y2          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X25Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]/C
                         clock pessimism              0.272    -0.486    
                         clock uncertainty            0.083    -0.403    
    SLICE_X25Y2          FDCE (Remov_fdce_C_CLR)     -0.092    -0.495    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                           0.763    
  -------------------------------------------------------------------
                         slack                                  1.258    

Slack (MET) :             1.258ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.259ns  (logic 0.209ns (16.599%)  route 1.050ns (83.401%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.579     0.247    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.292 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.471     0.763    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X25Y2          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X25Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[7]/C
                         clock pessimism              0.272    -0.486    
                         clock uncertainty            0.083    -0.403    
    SLICE_X25Y2          FDCE (Remov_fdce_C_CLR)     -0.092    -0.495    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[7]
  -------------------------------------------------------------------
                         required time                          0.495    
                         arrival time                           0.763    
  -------------------------------------------------------------------
                         slack                                  1.258    

Slack (MET) :             1.261ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/idle_r_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.209ns (16.326%)  route 1.071ns (83.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.272ns
  Clock Uncertainty:      0.083ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.579     0.247    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.292 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.492     0.785    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/SR[0]
    SLICE_X30Y1          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/idle_r_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.913    -0.760    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X30Y1          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/idle_r_reg/C
                         clock pessimism              0.272    -0.489    
                         clock uncertainty            0.083    -0.406    
    SLICE_X30Y1          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.477    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/idle_r_reg
  -------------------------------------------------------------------
                         required time                          0.477    
                         arrival time                           0.785    
  -------------------------------------------------------------------
                         slack                                  1.261    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack       14.281ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        1.132ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.281ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.179ns  (logic 0.642ns (12.397%)  route 4.537ns (87.603%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 18.735 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    -0.643    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    -0.125 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332     1.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124     1.331 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         3.205     4.536    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X0Y26          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.756    18.735    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y26          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]/C
                         clock pessimism              0.568    19.303    
                         clock uncertainty           -0.081    19.222    
    SLICE_X0Y26          FDCE (Recov_fdce_C_CLR)     -0.405    18.817    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[11]
  -------------------------------------------------------------------
                         required time                         18.817    
                         arrival time                          -4.536    
  -------------------------------------------------------------------
                         slack                                 14.281    

Slack (MET) :             14.281ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.179ns  (logic 0.642ns (12.397%)  route 4.537ns (87.603%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 18.735 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    -0.643    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    -0.125 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332     1.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124     1.331 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         3.205     4.536    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X0Y26          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.756    18.735    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y26          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]/C
                         clock pessimism              0.568    19.303    
                         clock uncertainty           -0.081    19.222    
    SLICE_X0Y26          FDCE (Recov_fdce_C_CLR)     -0.405    18.817    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[14]
  -------------------------------------------------------------------
                         required time                         18.817    
                         arrival time                          -4.536    
  -------------------------------------------------------------------
                         slack                                 14.281    

Slack (MET) :             14.281ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.179ns  (logic 0.642ns (12.397%)  route 4.537ns (87.603%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 18.735 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    -0.643    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    -0.125 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332     1.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124     1.331 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         3.205     4.536    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X0Y26          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.756    18.735    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y26          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]/C
                         clock pessimism              0.568    19.303    
                         clock uncertainty           -0.081    19.222    
    SLICE_X0Y26          FDCE (Recov_fdce_C_CLR)     -0.405    18.817    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[2]
  -------------------------------------------------------------------
                         required time                         18.817    
                         arrival time                          -4.536    
  -------------------------------------------------------------------
                         slack                                 14.281    

Slack (MET) :             14.281ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.179ns  (logic 0.642ns (12.397%)  route 4.537ns (87.603%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 18.735 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    -0.643    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    -0.125 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332     1.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124     1.331 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         3.205     4.536    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X0Y26          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.756    18.735    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y26          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]/C
                         clock pessimism              0.568    19.303    
                         clock uncertainty           -0.081    19.222    
    SLICE_X0Y26          FDCE (Recov_fdce_C_CLR)     -0.405    18.817    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[3]
  -------------------------------------------------------------------
                         required time                         18.817    
                         arrival time                          -4.536    
  -------------------------------------------------------------------
                         slack                                 14.281    

Slack (MET) :             14.281ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.179ns  (logic 0.642ns (12.397%)  route 4.537ns (87.603%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 18.735 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    -0.643    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    -0.125 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332     1.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124     1.331 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         3.205     4.536    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X0Y26          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.756    18.735    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y26          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]/C
                         clock pessimism              0.568    19.303    
                         clock uncertainty           -0.081    19.222    
    SLICE_X0Y26          FDCE (Recov_fdce_C_CLR)     -0.405    18.817    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[4]
  -------------------------------------------------------------------
                         required time                         18.817    
                         arrival time                          -4.536    
  -------------------------------------------------------------------
                         slack                                 14.281    

Slack (MET) :             14.281ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.179ns  (logic 0.642ns (12.397%)  route 4.537ns (87.603%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 18.735 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    -0.643    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    -0.125 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332     1.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124     1.331 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         3.205     4.536    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X0Y26          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.756    18.735    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y26          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]/C
                         clock pessimism              0.568    19.303    
                         clock uncertainty           -0.081    19.222    
    SLICE_X0Y26          FDCE (Recov_fdce_C_CLR)     -0.405    18.817    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[5]
  -------------------------------------------------------------------
                         required time                         18.817    
                         arrival time                          -4.536    
  -------------------------------------------------------------------
                         slack                                 14.281    

Slack (MET) :             14.281ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        5.179ns  (logic 0.642ns (12.397%)  route 4.537ns (87.603%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.054ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.265ns = ( 18.735 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    -0.643    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    -0.125 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332     1.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124     1.331 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         3.205     4.536    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X0Y26          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.756    18.735    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y26          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]/C
                         clock pessimism              0.568    19.303    
                         clock uncertainty           -0.081    19.222    
    SLICE_X0Y26          FDCE (Recov_fdce_C_CLR)     -0.405    18.817    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[6]
  -------------------------------------------------------------------
                         required time                         18.817    
                         arrival time                          -4.536    
  -------------------------------------------------------------------
                         slack                                 14.281    

Slack (MET) :             14.722ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[10]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.739ns  (logic 0.642ns (13.547%)  route 4.097ns (86.453%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 18.736 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    -0.643    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    -0.125 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332     1.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124     1.331 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.765     4.096    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X0Y27          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.757    18.736    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y27          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[10]/C
                         clock pessimism              0.568    19.304    
                         clock uncertainty           -0.081    19.223    
    SLICE_X0Y27          FDCE (Recov_fdce_C_CLR)     -0.405    18.818    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[10]
  -------------------------------------------------------------------
                         required time                         18.818    
                         arrival time                          -4.096    
  -------------------------------------------------------------------
                         slack                                 14.722    

Slack (MET) :             14.722ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.739ns  (logic 0.642ns (13.547%)  route 4.097ns (86.453%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 18.736 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    -0.643    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    -0.125 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332     1.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124     1.331 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.765     4.096    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X0Y27          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.757    18.736    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y27          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]/C
                         clock pessimism              0.568    19.304    
                         clock uncertainty           -0.081    19.223    
    SLICE_X0Y27          FDCE (Recov_fdce_C_CLR)     -0.405    18.818    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[12]
  -------------------------------------------------------------------
                         required time                         18.818    
                         arrival time                          -4.096    
  -------------------------------------------------------------------
                         slack                                 14.722    

Slack (MET) :             14.722ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        4.739ns  (logic 0.642ns (13.547%)  route 4.097ns (86.453%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.053ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.264ns = ( 18.736 - 20.000 ) 
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.081ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    -0.643    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    -0.125 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332     1.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124     1.331 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         2.765     4.096    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X0Y27          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    21.411 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    22.573    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    15.249 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    16.888    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    16.979 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.757    18.736    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X0Y27          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[13]/C
                         clock pessimism              0.568    19.304    
                         clock uncertainty           -0.081    19.223    
    SLICE_X0Y27          FDCE (Recov_fdce_C_CLR)     -0.405    18.818    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/IO_LED_reg[13]
  -------------------------------------------------------------------
                         required time                         18.818    
                         arrival time                          -4.096    
  -------------------------------------------------------------------
                         slack                                 14.722    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.132ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.209ns (19.898%)  route 0.841ns (80.102%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.579     0.247    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.292 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.262     0.555    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X20Y3          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X20Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]/C
                         clock pessimism              0.272    -0.486    
    SLICE_X20Y3          FDCE (Remov_fdce_C_CLR)     -0.092    -0.578    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[12]
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                           0.555    
  -------------------------------------------------------------------
                         slack                                  1.132    

Slack (MET) :             1.132ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.209ns (19.898%)  route 0.841ns (80.102%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.579     0.247    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.292 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.262     0.555    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X20Y3          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X20Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]/C
                         clock pessimism              0.272    -0.486    
    SLICE_X20Y3          FDCE (Remov_fdce_C_CLR)     -0.092    -0.578    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[31]
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                           0.555    
  -------------------------------------------------------------------
                         slack                                  1.132    

Slack (MET) :             1.132ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.050ns  (logic 0.209ns (19.898%)  route 0.841ns (80.102%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.579     0.247    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.292 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.262     0.555    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/SR[0]
    SLICE_X20Y3          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/clk_out1
    SLICE_X20Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]/C
                         clock pessimism              0.272    -0.486    
    SLICE_X20Y3          FDCE (Remov_fdce_C_CLR)     -0.092    -0.578    mfp_sys/mfp_ahb_withloader/mfp_ahb/mfp_ahb_gpio/HRDATA_reg[8]
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                           0.555    
  -------------------------------------------------------------------
                         slack                                  1.132    

Slack (MET) :             1.311ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/in_progress_reg/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.228ns  (logic 0.209ns (17.020%)  route 1.019ns (82.980%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.579     0.247    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.292 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.440     0.732    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X26Y3          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/in_progress_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X26Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/in_progress_reg/C
                         clock pessimism              0.272    -0.487    
    SLICE_X26Y3          FDCE (Remov_fdce_C_CLR)     -0.092    -0.579    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/in_progress_reg
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                           0.732    
  -------------------------------------------------------------------
                         slack                                  1.311    

Slack (MET) :             1.311ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.228ns  (logic 0.209ns (17.020%)  route 1.019ns (82.980%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.579     0.247    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.292 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.440     0.732    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X26Y3          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X26Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]/C
                         clock pessimism              0.272    -0.487    
    SLICE_X26Y3          FDCE (Remov_fdce_C_CLR)     -0.092    -0.579    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[1]
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                           0.732    
  -------------------------------------------------------------------
                         slack                                  1.311    

Slack (MET) :             1.311ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.228ns  (logic 0.209ns (17.020%)  route 1.019ns (82.980%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.579     0.247    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.292 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.440     0.732    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X26Y3          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X26Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[3]/C
                         clock pessimism              0.272    -0.487    
    SLICE_X26Y3          FDCE (Remov_fdce_C_CLR)     -0.092    -0.579    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[3]
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                           0.732    
  -------------------------------------------------------------------
                         slack                                  1.311    

Slack (MET) :             1.311ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.228ns  (logic 0.209ns (17.020%)  route 1.019ns (82.980%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.009ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.758ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.579     0.247    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.292 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.440     0.732    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X26Y3          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.915    -0.758    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X26Y3          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]/C
                         clock pessimism              0.272    -0.487    
    SLICE_X26Y3          FDCE (Remov_fdce_C_CLR)     -0.092    -0.579    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[4]
  -------------------------------------------------------------------
                         required time                          0.579    
                         arrival time                           0.732    
  -------------------------------------------------------------------
                         slack                                  1.311    

Slack (MET) :             1.341ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.259ns  (logic 0.209ns (16.599%)  route 1.050ns (83.401%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.579     0.247    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.292 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.471     0.763    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X25Y2          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X25Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]/C
                         clock pessimism              0.272    -0.486    
    SLICE_X25Y2          FDCE (Remov_fdce_C_CLR)     -0.092    -0.578    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[0]
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                           0.763    
  -------------------------------------------------------------------
                         slack                                  1.341    

Slack (MET) :             1.341ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[7]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.259ns  (logic 0.209ns (16.599%)  route 1.050ns (83.401%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.010ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.579     0.247    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.292 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.471     0.763    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/SR[0]
    SLICE_X25Y2          FDCE                                         f  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.916    -0.757    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/clk_out1
    SLICE_X25Y2          FDCE                                         r  mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[7]/C
                         clock pessimism              0.272    -0.486    
    SLICE_X25Y2          FDCE (Remov_fdce_C_CLR)     -0.092    -0.578    mfp_sys/mfp_ahb_withloader/mfp_srec_parser/reg_rec_type_reg[7]
  -------------------------------------------------------------------
                         required time                          0.578    
                         arrival time                           0.763    
  -------------------------------------------------------------------
                         slack                                  1.341    

Slack (MET) :             1.344ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/idle_r_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.280ns  (logic 0.209ns (16.326%)  route 1.071ns (83.674%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.007ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.760ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.579     0.247    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.292 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.492     0.785    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/SR[0]
    SLICE_X30Y1          FDPE                                         f  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/idle_r_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.913    -0.760    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/clk_out1
    SLICE_X30Y1          FDPE                                         r  mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/idle_r_reg/C
                         clock pessimism              0.272    -0.489    
    SLICE_X30Y1          FDPE (Remov_fdpe_C_PRE)     -0.071    -0.560    mfp_sys/mfp_ahb_withloader/mfp_uart_receiver/idle_r_reg
  -------------------------------------------------------------------
                         required time                          0.560    
                         arrival time                           0.785    
  -------------------------------------------------------------------
                         slack                                  1.344    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.904ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.577ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.904ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/BotInfo_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.942ns  (logic 0.642ns (16.287%)  route 3.300ns (83.713%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 25.416 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    19.357    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    19.875 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332    21.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124    21.331 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         1.968    23.299    rojobot/inst/BOTREGIF/reset
    SLICE_X5Y3           FDCE                                         f  rojobot/inst/BOTREGIF/BotInfo_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.770    25.416    rojobot/inst/BOTREGIF/clk_in
    SLICE_X5Y3           FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[5]/C
                         clock pessimism              0.395    25.811    
                         clock uncertainty           -0.203    25.608    
    SLICE_X5Y3           FDCE (Recov_fdce_C_CLR)     -0.405    25.203    rojobot/inst/BOTREGIF/BotInfo_reg[5]
  -------------------------------------------------------------------
                         required time                         25.203    
                         arrival time                         -23.299    
  -------------------------------------------------------------------
                         slack                                  1.904    

Slack (MET) :             1.904ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocY_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.942ns  (logic 0.642ns (16.287%)  route 3.300ns (83.713%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 25.416 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    19.357    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    19.875 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332    21.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124    21.331 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         1.968    23.299    rojobot/inst/BOTREGIF/reset
    SLICE_X5Y3           FDCE                                         f  rojobot/inst/BOTREGIF/LocY_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.770    25.416    rojobot/inst/BOTREGIF/clk_in
    SLICE_X5Y3           FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[7]/C
                         clock pessimism              0.395    25.811    
                         clock uncertainty           -0.203    25.608    
    SLICE_X5Y3           FDCE (Recov_fdce_C_CLR)     -0.405    25.203    rojobot/inst/BOTREGIF/LocY_reg[7]
  -------------------------------------------------------------------
                         required time                         25.203    
                         arrival time                         -23.299    
  -------------------------------------------------------------------
                         slack                                  1.904    

Slack (MET) :             1.904ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.942ns  (logic 0.642ns (16.287%)  route 3.300ns (83.713%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 25.416 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    19.357    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    19.875 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332    21.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124    21.331 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         1.968    23.299    rojobot/inst/BOTREGIF/reset
    SLICE_X5Y3           FDCE                                         f  rojobot/inst/BOTREGIF/Sensors_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.770    25.416    rojobot/inst/BOTREGIF/clk_in
    SLICE_X5Y3           FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[5]/C
                         clock pessimism              0.395    25.811    
                         clock uncertainty           -0.203    25.608    
    SLICE_X5Y3           FDCE (Recov_fdce_C_CLR)     -0.405    25.203    rojobot/inst/BOTREGIF/Sensors_reg[5]
  -------------------------------------------------------------------
                         required time                         25.203    
                         arrival time                         -23.299    
  -------------------------------------------------------------------
                         slack                                  1.904    

Slack (MET) :             1.904ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.942ns  (logic 0.642ns (16.287%)  route 3.300ns (83.713%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 25.416 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    19.357    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    19.875 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332    21.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124    21.331 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         1.968    23.299    rojobot/inst/BOTREGIF/reset
    SLICE_X5Y3           FDCE                                         f  rojobot/inst/BOTREGIF/Sensors_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.770    25.416    rojobot/inst/BOTREGIF/clk_in
    SLICE_X5Y3           FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[6]/C
                         clock pessimism              0.395    25.811    
                         clock uncertainty           -0.203    25.608    
    SLICE_X5Y3           FDCE (Recov_fdce_C_CLR)     -0.405    25.203    rojobot/inst/BOTREGIF/Sensors_reg[6]
  -------------------------------------------------------------------
                         required time                         25.203    
                         arrival time                         -23.299    
  -------------------------------------------------------------------
                         slack                                  1.904    

Slack (MET) :             1.904ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.942ns  (logic 0.642ns (16.287%)  route 3.300ns (83.713%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 25.416 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    19.357    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    19.875 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332    21.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124    21.331 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         1.968    23.299    rojobot/inst/BOTREGIF/reset
    SLICE_X5Y3           FDCE                                         f  rojobot/inst/BOTREGIF/Sensors_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.770    25.416    rojobot/inst/BOTREGIF/clk_in
    SLICE_X5Y3           FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[7]/C
                         clock pessimism              0.395    25.811    
                         clock uncertainty           -0.203    25.608    
    SLICE_X5Y3           FDCE (Recov_fdce_C_CLR)     -0.405    25.203    rojobot/inst/BOTREGIF/Sensors_reg[7]
  -------------------------------------------------------------------
                         required time                         25.203    
                         arrival time                         -23.299    
  -------------------------------------------------------------------
                         slack                                  1.904    

Slack (MET) :             1.923ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_int_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.922ns  (logic 0.642ns (16.367%)  route 3.280ns (83.633%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 25.416 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    19.357    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    19.875 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332    21.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124    21.331 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         1.949    23.280    rojobot/inst/BOTREGIF/reset
    SLICE_X7Y4           FDCE                                         f  rojobot/inst/BOTREGIF/Sensors_int_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.770    25.416    rojobot/inst/BOTREGIF/clk_in
    SLICE_X7Y4           FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[2]/C
                         clock pessimism              0.395    25.811    
                         clock uncertainty           -0.203    25.608    
    SLICE_X7Y4           FDCE (Recov_fdce_C_CLR)     -0.405    25.203    rojobot/inst/BOTREGIF/Sensors_int_reg[2]
  -------------------------------------------------------------------
                         required time                         25.203    
                         arrival time                         -23.280    
  -------------------------------------------------------------------
                         slack                                  1.923    

Slack (MET) :             1.923ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_int_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.922ns  (logic 0.642ns (16.367%)  route 3.280ns (83.633%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 25.416 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    19.357    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    19.875 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332    21.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124    21.331 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         1.949    23.280    rojobot/inst/BOTREGIF/reset
    SLICE_X7Y4           FDCE                                         f  rojobot/inst/BOTREGIF/Sensors_int_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.770    25.416    rojobot/inst/BOTREGIF/clk_in
    SLICE_X7Y4           FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[3]/C
                         clock pessimism              0.395    25.811    
                         clock uncertainty           -0.203    25.608    
    SLICE_X7Y4           FDCE (Recov_fdce_C_CLR)     -0.405    25.203    rojobot/inst/BOTREGIF/Sensors_int_reg[3]
  -------------------------------------------------------------------
                         required time                         25.203    
                         arrival time                         -23.280    
  -------------------------------------------------------------------
                         slack                                  1.923    

Slack (MET) :             1.923ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_int_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.922ns  (logic 0.642ns (16.367%)  route 3.280ns (83.633%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 25.416 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    19.357    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    19.875 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332    21.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124    21.331 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         1.949    23.280    rojobot/inst/BOTREGIF/reset
    SLICE_X7Y4           FDCE                                         f  rojobot/inst/BOTREGIF/Sensors_int_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.770    25.416    rojobot/inst/BOTREGIF/clk_in
    SLICE_X7Y4           FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[4]/C
                         clock pessimism              0.395    25.811    
                         clock uncertainty           -0.203    25.608    
    SLICE_X7Y4           FDCE (Recov_fdce_C_CLR)     -0.405    25.203    rojobot/inst/BOTREGIF/Sensors_int_reg[4]
  -------------------------------------------------------------------
                         required time                         25.203    
                         arrival time                         -23.280    
  -------------------------------------------------------------------
                         slack                                  1.923    

Slack (MET) :             1.923ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_int_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.922ns  (logic 0.642ns (16.367%)  route 3.280ns (83.633%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 25.416 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    19.357    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    19.875 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332    21.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124    21.331 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         1.949    23.280    rojobot/inst/BOTREGIF/reset
    SLICE_X7Y4           FDCE                                         f  rojobot/inst/BOTREGIF/Sensors_int_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.770    25.416    rojobot/inst/BOTREGIF/clk_in
    SLICE_X7Y4           FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[5]/C
                         clock pessimism              0.395    25.811    
                         clock uncertainty           -0.203    25.608    
    SLICE_X7Y4           FDCE (Recov_fdce_C_CLR)     -0.405    25.203    rojobot/inst/BOTREGIF/Sensors_int_reg[5]
  -------------------------------------------------------------------
                         required time                         25.203    
                         arrival time                         -23.280    
  -------------------------------------------------------------------
                         slack                                  1.923    

Slack (MET) :             1.923ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_int_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.922ns  (logic 0.642ns (16.367%)  route 3.280ns (83.633%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 25.416 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    19.357    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    19.875 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332    21.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124    21.331 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         1.949    23.280    rojobot/inst/BOTREGIF/reset
    SLICE_X7Y4           FDCE                                         f  rojobot/inst/BOTREGIF/Sensors_int_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.770    25.416    rojobot/inst/BOTREGIF/clk_in
    SLICE_X7Y4           FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[6]/C
                         clock pessimism              0.395    25.811    
                         clock uncertainty           -0.203    25.608    
    SLICE_X7Y4           FDCE (Recov_fdce_C_CLR)     -0.405    25.203    rojobot/inst/BOTREGIF/Sensors_int_reg[6]
  -------------------------------------------------------------------
                         required time                         25.203    
                         arrival time                         -23.280    
  -------------------------------------------------------------------
                         slack                                  1.923    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.577ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/BotInfo_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.209ns (21.248%)  route 0.775ns (78.752%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.579     0.247    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.292 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.196     0.488    rojobot/inst/BOTREGIF/reset
    SLICE_X17Y4          FDCE                                         f  rojobot/inst/BOTREGIF/BotInfo_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTREGIF/clk_in
    SLICE_X17Y4          FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[0]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.203     0.003    
    SLICE_X17Y4          FDCE (Remov_fdce_C_CLR)     -0.092    -0.089    rojobot/inst/BOTREGIF/BotInfo_reg[0]
  -------------------------------------------------------------------
                         required time                          0.089    
                         arrival time                           0.488    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.577ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.209ns (21.248%)  route 0.775ns (78.752%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.579     0.247    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.292 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.196     0.488    rojobot/inst/BOTREGIF/reset
    SLICE_X17Y4          FDCE                                         f  rojobot/inst/BOTREGIF/Sensors_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTREGIF/clk_in
    SLICE_X17Y4          FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[0]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.203     0.003    
    SLICE_X17Y4          FDCE (Remov_fdce_C_CLR)     -0.092    -0.089    rojobot/inst/BOTREGIF/Sensors_reg[0]
  -------------------------------------------------------------------
                         required time                          0.089    
                         arrival time                           0.488    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.577ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.209ns (21.248%)  route 0.775ns (78.752%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.579     0.247    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.292 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.196     0.488    rojobot/inst/BOTREGIF/reset
    SLICE_X17Y4          FDCE                                         f  rojobot/inst/BOTREGIF/Sensors_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTREGIF/clk_in
    SLICE_X17Y4          FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[1]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.203     0.003    
    SLICE_X17Y4          FDCE (Remov_fdce_C_CLR)     -0.092    -0.089    rojobot/inst/BOTREGIF/Sensors_reg[1]
  -------------------------------------------------------------------
                         required time                          0.089    
                         arrival time                           0.488    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.577ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.209ns (21.248%)  route 0.775ns (78.752%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.579     0.247    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.292 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.196     0.488    rojobot/inst/BOTREGIF/reset
    SLICE_X17Y4          FDCE                                         f  rojobot/inst/BOTREGIF/Sensors_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTREGIF/clk_in
    SLICE_X17Y4          FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[4]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.203     0.003    
    SLICE_X17Y4          FDCE (Remov_fdce_C_CLR)     -0.092    -0.089    rojobot/inst/BOTREGIF/Sensors_reg[4]
  -------------------------------------------------------------------
                         required time                          0.089    
                         arrival time                           0.488    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/BotInfo_int_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.119ns  (logic 0.209ns (18.679%)  route 0.910ns (81.321%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.579     0.247    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.292 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.331     0.623    rojobot/inst/BOTREGIF/reset
    SLICE_X14Y4          FDCE                                         f  rojobot/inst/BOTREGIF/BotInfo_int_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTREGIF/clk_in
    SLICE_X14Y4          FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_int_reg[0]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.203     0.003    
    SLICE_X14Y4          FDCE (Remov_fdce_C_CLR)     -0.067    -0.064    rojobot/inst/BOTREGIF/BotInfo_int_reg[0]
  -------------------------------------------------------------------
                         required time                          0.064    
                         arrival time                           0.623    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.710ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_int_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.116ns  (logic 0.209ns (18.727%)  route 0.907ns (81.273%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.579     0.247    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.292 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.328     0.620    rojobot/inst/BOTREGIF/reset
    SLICE_X17Y3          FDCE                                         f  rojobot/inst/BOTREGIF/Sensors_int_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTREGIF/clk_in
    SLICE_X17Y3          FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[0]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.203     0.003    
    SLICE_X17Y3          FDCE (Remov_fdce_C_CLR)     -0.092    -0.089    rojobot/inst/BOTREGIF/Sensors_int_reg[0]
  -------------------------------------------------------------------
                         required time                          0.089    
                         arrival time                           0.620    
  -------------------------------------------------------------------
                         slack                                  0.710    

Slack (MET) :             0.710ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_int_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.116ns  (logic 0.209ns (18.727%)  route 0.907ns (81.273%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.579     0.247    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.292 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.328     0.620    rojobot/inst/BOTREGIF/reset
    SLICE_X17Y3          FDCE                                         f  rojobot/inst/BOTREGIF/Sensors_int_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTREGIF/clk_in
    SLICE_X17Y3          FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[1]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.203     0.003    
    SLICE_X17Y3          FDCE (Remov_fdce_C_CLR)     -0.092    -0.089    rojobot/inst/BOTREGIF/Sensors_int_reg[1]
  -------------------------------------------------------------------
                         required time                          0.089    
                         arrival time                           0.620    
  -------------------------------------------------------------------
                         slack                                  0.710    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/load_sys_regs_reg/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.119ns  (logic 0.209ns (18.679%)  route 0.910ns (81.321%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.579     0.247    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.292 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.331     0.623    rojobot/inst/BOTREGIF/reset
    SLICE_X15Y4          FDCE                                         f  rojobot/inst/BOTREGIF/load_sys_regs_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTREGIF/clk_in
    SLICE_X15Y4          FDCE                                         r  rojobot/inst/BOTREGIF/load_sys_regs_reg/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.203     0.003    
    SLICE_X15Y4          FDCE (Remov_fdce_C_CLR)     -0.092    -0.089    rojobot/inst/BOTREGIF/load_sys_regs_reg
  -------------------------------------------------------------------
                         required time                          0.089    
                         arrival time                           0.623    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/upd_sysregs_reg/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.119ns  (logic 0.209ns (18.679%)  route 0.910ns (81.321%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.579     0.247    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.292 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.331     0.623    rojobot/inst/BOTREGIF/reset
    SLICE_X15Y4          FDCE                                         f  rojobot/inst/BOTREGIF/upd_sysregs_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTREGIF/clk_in
    SLICE_X15Y4          FDCE                                         r  rojobot/inst/BOTREGIF/upd_sysregs_reg/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.203     0.003    
    SLICE_X15Y4          FDCE (Remov_fdce_C_CLR)     -0.092    -0.089    rojobot/inst/BOTREGIF/upd_sysregs_reg
  -------------------------------------------------------------------
                         required time                          0.089    
                         arrival time                           0.623    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.763ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocX_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.170ns  (logic 0.209ns (17.864%)  route 0.961ns (82.136%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.579     0.247    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.292 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.382     0.674    rojobot/inst/BOTREGIF/reset
    SLICE_X17Y2          FDCE                                         f  rojobot/inst/BOTREGIF/LocX_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.917    -0.756    rojobot/inst/BOTREGIF/clk_in
    SLICE_X17Y2          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[7]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.203     0.004    
    SLICE_X17Y2          FDCE (Remov_fdce_C_CLR)     -0.092    -0.088    rojobot/inst/BOTREGIF/LocX_reg[7]
  -------------------------------------------------------------------
                         required time                          0.088    
                         arrival time                           0.674    
  -------------------------------------------------------------------
                         slack                                  0.763    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.906ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.579ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.906ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/BotInfo_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.942ns  (logic 0.642ns (16.287%)  route 3.300ns (83.713%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 25.416 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    19.357    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    19.875 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332    21.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124    21.331 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         1.968    23.299    rojobot/inst/BOTREGIF/reset
    SLICE_X5Y3           FDCE                                         f  rojobot/inst/BOTREGIF/BotInfo_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.770    25.416    rojobot/inst/BOTREGIF/clk_in
    SLICE_X5Y3           FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[5]/C
                         clock pessimism              0.395    25.811    
                         clock uncertainty           -0.201    25.610    
    SLICE_X5Y3           FDCE (Recov_fdce_C_CLR)     -0.405    25.205    rojobot/inst/BOTREGIF/BotInfo_reg[5]
  -------------------------------------------------------------------
                         required time                         25.205    
                         arrival time                         -23.299    
  -------------------------------------------------------------------
                         slack                                  1.906    

Slack (MET) :             1.906ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocY_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.942ns  (logic 0.642ns (16.287%)  route 3.300ns (83.713%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 25.416 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    19.357    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    19.875 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332    21.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124    21.331 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         1.968    23.299    rojobot/inst/BOTREGIF/reset
    SLICE_X5Y3           FDCE                                         f  rojobot/inst/BOTREGIF/LocY_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.770    25.416    rojobot/inst/BOTREGIF/clk_in
    SLICE_X5Y3           FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[7]/C
                         clock pessimism              0.395    25.811    
                         clock uncertainty           -0.201    25.610    
    SLICE_X5Y3           FDCE (Recov_fdce_C_CLR)     -0.405    25.205    rojobot/inst/BOTREGIF/LocY_reg[7]
  -------------------------------------------------------------------
                         required time                         25.205    
                         arrival time                         -23.299    
  -------------------------------------------------------------------
                         slack                                  1.906    

Slack (MET) :             1.906ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.942ns  (logic 0.642ns (16.287%)  route 3.300ns (83.713%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 25.416 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    19.357    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    19.875 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332    21.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124    21.331 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         1.968    23.299    rojobot/inst/BOTREGIF/reset
    SLICE_X5Y3           FDCE                                         f  rojobot/inst/BOTREGIF/Sensors_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.770    25.416    rojobot/inst/BOTREGIF/clk_in
    SLICE_X5Y3           FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[5]/C
                         clock pessimism              0.395    25.811    
                         clock uncertainty           -0.201    25.610    
    SLICE_X5Y3           FDCE (Recov_fdce_C_CLR)     -0.405    25.205    rojobot/inst/BOTREGIF/Sensors_reg[5]
  -------------------------------------------------------------------
                         required time                         25.205    
                         arrival time                         -23.299    
  -------------------------------------------------------------------
                         slack                                  1.906    

Slack (MET) :             1.906ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.942ns  (logic 0.642ns (16.287%)  route 3.300ns (83.713%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 25.416 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    19.357    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    19.875 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332    21.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124    21.331 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         1.968    23.299    rojobot/inst/BOTREGIF/reset
    SLICE_X5Y3           FDCE                                         f  rojobot/inst/BOTREGIF/Sensors_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.770    25.416    rojobot/inst/BOTREGIF/clk_in
    SLICE_X5Y3           FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[6]/C
                         clock pessimism              0.395    25.811    
                         clock uncertainty           -0.201    25.610    
    SLICE_X5Y3           FDCE (Recov_fdce_C_CLR)     -0.405    25.205    rojobot/inst/BOTREGIF/Sensors_reg[6]
  -------------------------------------------------------------------
                         required time                         25.205    
                         arrival time                         -23.299    
  -------------------------------------------------------------------
                         slack                                  1.906    

Slack (MET) :             1.906ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.942ns  (logic 0.642ns (16.287%)  route 3.300ns (83.713%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 25.416 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    19.357    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    19.875 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332    21.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124    21.331 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         1.968    23.299    rojobot/inst/BOTREGIF/reset
    SLICE_X5Y3           FDCE                                         f  rojobot/inst/BOTREGIF/Sensors_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.770    25.416    rojobot/inst/BOTREGIF/clk_in
    SLICE_X5Y3           FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[7]/C
                         clock pessimism              0.395    25.811    
                         clock uncertainty           -0.201    25.610    
    SLICE_X5Y3           FDCE (Recov_fdce_C_CLR)     -0.405    25.205    rojobot/inst/BOTREGIF/Sensors_reg[7]
  -------------------------------------------------------------------
                         required time                         25.205    
                         arrival time                         -23.299    
  -------------------------------------------------------------------
                         slack                                  1.906    

Slack (MET) :             1.925ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_int_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.922ns  (logic 0.642ns (16.367%)  route 3.280ns (83.633%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 25.416 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    19.357    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    19.875 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332    21.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124    21.331 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         1.949    23.280    rojobot/inst/BOTREGIF/reset
    SLICE_X7Y4           FDCE                                         f  rojobot/inst/BOTREGIF/Sensors_int_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.770    25.416    rojobot/inst/BOTREGIF/clk_in
    SLICE_X7Y4           FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[2]/C
                         clock pessimism              0.395    25.811    
                         clock uncertainty           -0.201    25.610    
    SLICE_X7Y4           FDCE (Recov_fdce_C_CLR)     -0.405    25.205    rojobot/inst/BOTREGIF/Sensors_int_reg[2]
  -------------------------------------------------------------------
                         required time                         25.205    
                         arrival time                         -23.280    
  -------------------------------------------------------------------
                         slack                                  1.925    

Slack (MET) :             1.925ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_int_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.922ns  (logic 0.642ns (16.367%)  route 3.280ns (83.633%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 25.416 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    19.357    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    19.875 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332    21.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124    21.331 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         1.949    23.280    rojobot/inst/BOTREGIF/reset
    SLICE_X7Y4           FDCE                                         f  rojobot/inst/BOTREGIF/Sensors_int_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.770    25.416    rojobot/inst/BOTREGIF/clk_in
    SLICE_X7Y4           FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[3]/C
                         clock pessimism              0.395    25.811    
                         clock uncertainty           -0.201    25.610    
    SLICE_X7Y4           FDCE (Recov_fdce_C_CLR)     -0.405    25.205    rojobot/inst/BOTREGIF/Sensors_int_reg[3]
  -------------------------------------------------------------------
                         required time                         25.205    
                         arrival time                         -23.280    
  -------------------------------------------------------------------
                         slack                                  1.925    

Slack (MET) :             1.925ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_int_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.922ns  (logic 0.642ns (16.367%)  route 3.280ns (83.633%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 25.416 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    19.357    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    19.875 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332    21.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124    21.331 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         1.949    23.280    rojobot/inst/BOTREGIF/reset
    SLICE_X7Y4           FDCE                                         f  rojobot/inst/BOTREGIF/Sensors_int_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.770    25.416    rojobot/inst/BOTREGIF/clk_in
    SLICE_X7Y4           FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[4]/C
                         clock pessimism              0.395    25.811    
                         clock uncertainty           -0.201    25.610    
    SLICE_X7Y4           FDCE (Recov_fdce_C_CLR)     -0.405    25.205    rojobot/inst/BOTREGIF/Sensors_int_reg[4]
  -------------------------------------------------------------------
                         required time                         25.205    
                         arrival time                         -23.280    
  -------------------------------------------------------------------
                         slack                                  1.925    

Slack (MET) :             1.925ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_int_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.922ns  (logic 0.642ns (16.367%)  route 3.280ns (83.633%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 25.416 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    19.357    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    19.875 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332    21.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124    21.331 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         1.949    23.280    rojobot/inst/BOTREGIF/reset
    SLICE_X7Y4           FDCE                                         f  rojobot/inst/BOTREGIF/Sensors_int_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.770    25.416    rojobot/inst/BOTREGIF/clk_in
    SLICE_X7Y4           FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[5]/C
                         clock pessimism              0.395    25.811    
                         clock uncertainty           -0.201    25.610    
    SLICE_X7Y4           FDCE (Recov_fdce_C_CLR)     -0.405    25.205    rojobot/inst/BOTREGIF/Sensors_int_reg[5]
  -------------------------------------------------------------------
                         required time                         25.205    
                         arrival time                         -23.280    
  -------------------------------------------------------------------
                         slack                                  1.925    

Slack (MET) :             1.925ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_int_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.922ns  (logic 0.642ns (16.367%)  route 3.280ns (83.633%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 25.416 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    19.357    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    19.875 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332    21.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124    21.331 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         1.949    23.280    rojobot/inst/BOTREGIF/reset
    SLICE_X7Y4           FDCE                                         f  rojobot/inst/BOTREGIF/Sensors_int_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.770    25.416    rojobot/inst/BOTREGIF/clk_in
    SLICE_X7Y4           FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[6]/C
                         clock pessimism              0.395    25.811    
                         clock uncertainty           -0.201    25.610    
    SLICE_X7Y4           FDCE (Recov_fdce_C_CLR)     -0.405    25.205    rojobot/inst/BOTREGIF/Sensors_int_reg[6]
  -------------------------------------------------------------------
                         required time                         25.205    
                         arrival time                         -23.280    
  -------------------------------------------------------------------
                         slack                                  1.925    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/BotInfo_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.209ns (21.248%)  route 0.775ns (78.752%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.579     0.247    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.292 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.196     0.488    rojobot/inst/BOTREGIF/reset
    SLICE_X17Y4          FDCE                                         f  rojobot/inst/BOTREGIF/BotInfo_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTREGIF/clk_in
    SLICE_X17Y4          FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[0]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.201     0.001    
    SLICE_X17Y4          FDCE (Remov_fdce_C_CLR)     -0.092    -0.091    rojobot/inst/BOTREGIF/BotInfo_reg[0]
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                           0.488    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.209ns (21.248%)  route 0.775ns (78.752%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.579     0.247    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.292 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.196     0.488    rojobot/inst/BOTREGIF/reset
    SLICE_X17Y4          FDCE                                         f  rojobot/inst/BOTREGIF/Sensors_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTREGIF/clk_in
    SLICE_X17Y4          FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[0]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.201     0.001    
    SLICE_X17Y4          FDCE (Remov_fdce_C_CLR)     -0.092    -0.091    rojobot/inst/BOTREGIF/Sensors_reg[0]
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                           0.488    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.209ns (21.248%)  route 0.775ns (78.752%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.579     0.247    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.292 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.196     0.488    rojobot/inst/BOTREGIF/reset
    SLICE_X17Y4          FDCE                                         f  rojobot/inst/BOTREGIF/Sensors_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTREGIF/clk_in
    SLICE_X17Y4          FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[1]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.201     0.001    
    SLICE_X17Y4          FDCE (Remov_fdce_C_CLR)     -0.092    -0.091    rojobot/inst/BOTREGIF/Sensors_reg[1]
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                           0.488    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.209ns (21.248%)  route 0.775ns (78.752%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.579     0.247    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.292 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.196     0.488    rojobot/inst/BOTREGIF/reset
    SLICE_X17Y4          FDCE                                         f  rojobot/inst/BOTREGIF/Sensors_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTREGIF/clk_in
    SLICE_X17Y4          FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[4]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.201     0.001    
    SLICE_X17Y4          FDCE (Remov_fdce_C_CLR)     -0.092    -0.091    rojobot/inst/BOTREGIF/Sensors_reg[4]
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                           0.488    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/BotInfo_int_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.119ns  (logic 0.209ns (18.679%)  route 0.910ns (81.321%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.579     0.247    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.292 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.331     0.623    rojobot/inst/BOTREGIF/reset
    SLICE_X14Y4          FDCE                                         f  rojobot/inst/BOTREGIF/BotInfo_int_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTREGIF/clk_in
    SLICE_X14Y4          FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_int_reg[0]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.201     0.001    
    SLICE_X14Y4          FDCE (Remov_fdce_C_CLR)     -0.067    -0.066    rojobot/inst/BOTREGIF/BotInfo_int_reg[0]
  -------------------------------------------------------------------
                         required time                          0.066    
                         arrival time                           0.623    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.712ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_int_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.116ns  (logic 0.209ns (18.727%)  route 0.907ns (81.273%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.579     0.247    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.292 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.328     0.620    rojobot/inst/BOTREGIF/reset
    SLICE_X17Y3          FDCE                                         f  rojobot/inst/BOTREGIF/Sensors_int_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTREGIF/clk_in
    SLICE_X17Y3          FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[0]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.201     0.001    
    SLICE_X17Y3          FDCE (Remov_fdce_C_CLR)     -0.092    -0.091    rojobot/inst/BOTREGIF/Sensors_int_reg[0]
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                           0.620    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.712ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_int_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.116ns  (logic 0.209ns (18.727%)  route 0.907ns (81.273%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.579     0.247    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.292 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.328     0.620    rojobot/inst/BOTREGIF/reset
    SLICE_X17Y3          FDCE                                         f  rojobot/inst/BOTREGIF/Sensors_int_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTREGIF/clk_in
    SLICE_X17Y3          FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[1]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.201     0.001    
    SLICE_X17Y3          FDCE (Remov_fdce_C_CLR)     -0.092    -0.091    rojobot/inst/BOTREGIF/Sensors_int_reg[1]
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                           0.620    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/load_sys_regs_reg/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.119ns  (logic 0.209ns (18.679%)  route 0.910ns (81.321%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.579     0.247    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.292 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.331     0.623    rojobot/inst/BOTREGIF/reset
    SLICE_X15Y4          FDCE                                         f  rojobot/inst/BOTREGIF/load_sys_regs_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTREGIF/clk_in
    SLICE_X15Y4          FDCE                                         r  rojobot/inst/BOTREGIF/load_sys_regs_reg/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.201     0.001    
    SLICE_X15Y4          FDCE (Remov_fdce_C_CLR)     -0.092    -0.091    rojobot/inst/BOTREGIF/load_sys_regs_reg
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                           0.623    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/upd_sysregs_reg/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.119ns  (logic 0.209ns (18.679%)  route 0.910ns (81.321%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.579     0.247    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.292 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.331     0.623    rojobot/inst/BOTREGIF/reset
    SLICE_X15Y4          FDCE                                         f  rojobot/inst/BOTREGIF/upd_sysregs_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTREGIF/clk_in
    SLICE_X15Y4          FDCE                                         r  rojobot/inst/BOTREGIF/upd_sysregs_reg/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.201     0.001    
    SLICE_X15Y4          FDCE (Remov_fdce_C_CLR)     -0.092    -0.091    rojobot/inst/BOTREGIF/upd_sysregs_reg
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                           0.623    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocX_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.170ns  (logic 0.209ns (17.864%)  route 0.961ns (82.136%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.579     0.247    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.292 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.382     0.674    rojobot/inst/BOTREGIF/reset
    SLICE_X17Y2          FDCE                                         f  rojobot/inst/BOTREGIF/LocX_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.917    -0.756    rojobot/inst/BOTREGIF/clk_in
    SLICE_X17Y2          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[7]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.201     0.002    
    SLICE_X17Y2          FDCE (Remov_fdce_C_CLR)     -0.092    -0.090    rojobot/inst/BOTREGIF/LocX_reg[7]
  -------------------------------------------------------------------
                         required time                          0.090    
                         arrival time                           0.674    
  -------------------------------------------------------------------
                         slack                                  0.765    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.904ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.577ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.904ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/BotInfo_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.942ns  (logic 0.642ns (16.287%)  route 3.300ns (83.713%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 25.416 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    19.357    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    19.875 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332    21.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124    21.331 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         1.968    23.299    rojobot/inst/BOTREGIF/reset
    SLICE_X5Y3           FDCE                                         f  rojobot/inst/BOTREGIF/BotInfo_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.770    25.416    rojobot/inst/BOTREGIF/clk_in
    SLICE_X5Y3           FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[5]/C
                         clock pessimism              0.395    25.811    
                         clock uncertainty           -0.203    25.608    
    SLICE_X5Y3           FDCE (Recov_fdce_C_CLR)     -0.405    25.203    rojobot/inst/BOTREGIF/BotInfo_reg[5]
  -------------------------------------------------------------------
                         required time                         25.203    
                         arrival time                         -23.299    
  -------------------------------------------------------------------
                         slack                                  1.904    

Slack (MET) :             1.904ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocY_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.942ns  (logic 0.642ns (16.287%)  route 3.300ns (83.713%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 25.416 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    19.357    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    19.875 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332    21.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124    21.331 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         1.968    23.299    rojobot/inst/BOTREGIF/reset
    SLICE_X5Y3           FDCE                                         f  rojobot/inst/BOTREGIF/LocY_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.770    25.416    rojobot/inst/BOTREGIF/clk_in
    SLICE_X5Y3           FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[7]/C
                         clock pessimism              0.395    25.811    
                         clock uncertainty           -0.203    25.608    
    SLICE_X5Y3           FDCE (Recov_fdce_C_CLR)     -0.405    25.203    rojobot/inst/BOTREGIF/LocY_reg[7]
  -------------------------------------------------------------------
                         required time                         25.203    
                         arrival time                         -23.299    
  -------------------------------------------------------------------
                         slack                                  1.904    

Slack (MET) :             1.904ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.942ns  (logic 0.642ns (16.287%)  route 3.300ns (83.713%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 25.416 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    19.357    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    19.875 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332    21.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124    21.331 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         1.968    23.299    rojobot/inst/BOTREGIF/reset
    SLICE_X5Y3           FDCE                                         f  rojobot/inst/BOTREGIF/Sensors_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.770    25.416    rojobot/inst/BOTREGIF/clk_in
    SLICE_X5Y3           FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[5]/C
                         clock pessimism              0.395    25.811    
                         clock uncertainty           -0.203    25.608    
    SLICE_X5Y3           FDCE (Recov_fdce_C_CLR)     -0.405    25.203    rojobot/inst/BOTREGIF/Sensors_reg[5]
  -------------------------------------------------------------------
                         required time                         25.203    
                         arrival time                         -23.299    
  -------------------------------------------------------------------
                         slack                                  1.904    

Slack (MET) :             1.904ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.942ns  (logic 0.642ns (16.287%)  route 3.300ns (83.713%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 25.416 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    19.357    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    19.875 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332    21.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124    21.331 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         1.968    23.299    rojobot/inst/BOTREGIF/reset
    SLICE_X5Y3           FDCE                                         f  rojobot/inst/BOTREGIF/Sensors_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.770    25.416    rojobot/inst/BOTREGIF/clk_in
    SLICE_X5Y3           FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[6]/C
                         clock pessimism              0.395    25.811    
                         clock uncertainty           -0.203    25.608    
    SLICE_X5Y3           FDCE (Recov_fdce_C_CLR)     -0.405    25.203    rojobot/inst/BOTREGIF/Sensors_reg[6]
  -------------------------------------------------------------------
                         required time                         25.203    
                         arrival time                         -23.299    
  -------------------------------------------------------------------
                         slack                                  1.904    

Slack (MET) :             1.904ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.942ns  (logic 0.642ns (16.287%)  route 3.300ns (83.713%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 25.416 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    19.357    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    19.875 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332    21.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124    21.331 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         1.968    23.299    rojobot/inst/BOTREGIF/reset
    SLICE_X5Y3           FDCE                                         f  rojobot/inst/BOTREGIF/Sensors_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.770    25.416    rojobot/inst/BOTREGIF/clk_in
    SLICE_X5Y3           FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[7]/C
                         clock pessimism              0.395    25.811    
                         clock uncertainty           -0.203    25.608    
    SLICE_X5Y3           FDCE (Recov_fdce_C_CLR)     -0.405    25.203    rojobot/inst/BOTREGIF/Sensors_reg[7]
  -------------------------------------------------------------------
                         required time                         25.203    
                         arrival time                         -23.299    
  -------------------------------------------------------------------
                         slack                                  1.904    

Slack (MET) :             1.923ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_int_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.922ns  (logic 0.642ns (16.367%)  route 3.280ns (83.633%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 25.416 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    19.357    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    19.875 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332    21.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124    21.331 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         1.949    23.280    rojobot/inst/BOTREGIF/reset
    SLICE_X7Y4           FDCE                                         f  rojobot/inst/BOTREGIF/Sensors_int_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.770    25.416    rojobot/inst/BOTREGIF/clk_in
    SLICE_X7Y4           FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[2]/C
                         clock pessimism              0.395    25.811    
                         clock uncertainty           -0.203    25.608    
    SLICE_X7Y4           FDCE (Recov_fdce_C_CLR)     -0.405    25.203    rojobot/inst/BOTREGIF/Sensors_int_reg[2]
  -------------------------------------------------------------------
                         required time                         25.203    
                         arrival time                         -23.280    
  -------------------------------------------------------------------
                         slack                                  1.923    

Slack (MET) :             1.923ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_int_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.922ns  (logic 0.642ns (16.367%)  route 3.280ns (83.633%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 25.416 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    19.357    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    19.875 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332    21.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124    21.331 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         1.949    23.280    rojobot/inst/BOTREGIF/reset
    SLICE_X7Y4           FDCE                                         f  rojobot/inst/BOTREGIF/Sensors_int_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.770    25.416    rojobot/inst/BOTREGIF/clk_in
    SLICE_X7Y4           FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[3]/C
                         clock pessimism              0.395    25.811    
                         clock uncertainty           -0.203    25.608    
    SLICE_X7Y4           FDCE (Recov_fdce_C_CLR)     -0.405    25.203    rojobot/inst/BOTREGIF/Sensors_int_reg[3]
  -------------------------------------------------------------------
                         required time                         25.203    
                         arrival time                         -23.280    
  -------------------------------------------------------------------
                         slack                                  1.923    

Slack (MET) :             1.923ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_int_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.922ns  (logic 0.642ns (16.367%)  route 3.280ns (83.633%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 25.416 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    19.357    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    19.875 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332    21.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124    21.331 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         1.949    23.280    rojobot/inst/BOTREGIF/reset
    SLICE_X7Y4           FDCE                                         f  rojobot/inst/BOTREGIF/Sensors_int_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.770    25.416    rojobot/inst/BOTREGIF/clk_in
    SLICE_X7Y4           FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[4]/C
                         clock pessimism              0.395    25.811    
                         clock uncertainty           -0.203    25.608    
    SLICE_X7Y4           FDCE (Recov_fdce_C_CLR)     -0.405    25.203    rojobot/inst/BOTREGIF/Sensors_int_reg[4]
  -------------------------------------------------------------------
                         required time                         25.203    
                         arrival time                         -23.280    
  -------------------------------------------------------------------
                         slack                                  1.923    

Slack (MET) :             1.923ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_int_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.922ns  (logic 0.642ns (16.367%)  route 3.280ns (83.633%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 25.416 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    19.357    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    19.875 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332    21.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124    21.331 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         1.949    23.280    rojobot/inst/BOTREGIF/reset
    SLICE_X7Y4           FDCE                                         f  rojobot/inst/BOTREGIF/Sensors_int_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.770    25.416    rojobot/inst/BOTREGIF/clk_in
    SLICE_X7Y4           FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[5]/C
                         clock pessimism              0.395    25.811    
                         clock uncertainty           -0.203    25.608    
    SLICE_X7Y4           FDCE (Recov_fdce_C_CLR)     -0.405    25.203    rojobot/inst/BOTREGIF/Sensors_int_reg[5]
  -------------------------------------------------------------------
                         required time                         25.203    
                         arrival time                         -23.280    
  -------------------------------------------------------------------
                         slack                                  1.923    

Slack (MET) :             1.923ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_int_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0 rise@20.000ns)
  Data Path Delay:        3.922ns  (logic 0.642ns (16.367%)  route 3.280ns (83.633%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 25.416 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    19.357    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    19.875 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332    21.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124    21.331 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         1.949    23.280    rojobot/inst/BOTREGIF/reset
    SLICE_X7Y4           FDCE                                         f  rojobot/inst/BOTREGIF/Sensors_int_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.770    25.416    rojobot/inst/BOTREGIF/clk_in
    SLICE_X7Y4           FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[6]/C
                         clock pessimism              0.395    25.811    
                         clock uncertainty           -0.203    25.608    
    SLICE_X7Y4           FDCE (Recov_fdce_C_CLR)     -0.405    25.203    rojobot/inst/BOTREGIF/Sensors_int_reg[6]
  -------------------------------------------------------------------
                         required time                         25.203    
                         arrival time                         -23.280    
  -------------------------------------------------------------------
                         slack                                  1.923    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.577ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/BotInfo_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.209ns (21.248%)  route 0.775ns (78.752%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.579     0.247    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.292 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.196     0.488    rojobot/inst/BOTREGIF/reset
    SLICE_X17Y4          FDCE                                         f  rojobot/inst/BOTREGIF/BotInfo_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTREGIF/clk_in
    SLICE_X17Y4          FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[0]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.203     0.003    
    SLICE_X17Y4          FDCE (Remov_fdce_C_CLR)     -0.092    -0.089    rojobot/inst/BOTREGIF/BotInfo_reg[0]
  -------------------------------------------------------------------
                         required time                          0.089    
                         arrival time                           0.488    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.577ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.209ns (21.248%)  route 0.775ns (78.752%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.579     0.247    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.292 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.196     0.488    rojobot/inst/BOTREGIF/reset
    SLICE_X17Y4          FDCE                                         f  rojobot/inst/BOTREGIF/Sensors_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTREGIF/clk_in
    SLICE_X17Y4          FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[0]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.203     0.003    
    SLICE_X17Y4          FDCE (Remov_fdce_C_CLR)     -0.092    -0.089    rojobot/inst/BOTREGIF/Sensors_reg[0]
  -------------------------------------------------------------------
                         required time                          0.089    
                         arrival time                           0.488    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.577ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.209ns (21.248%)  route 0.775ns (78.752%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.579     0.247    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.292 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.196     0.488    rojobot/inst/BOTREGIF/reset
    SLICE_X17Y4          FDCE                                         f  rojobot/inst/BOTREGIF/Sensors_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTREGIF/clk_in
    SLICE_X17Y4          FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[1]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.203     0.003    
    SLICE_X17Y4          FDCE (Remov_fdce_C_CLR)     -0.092    -0.089    rojobot/inst/BOTREGIF/Sensors_reg[1]
  -------------------------------------------------------------------
                         required time                          0.089    
                         arrival time                           0.488    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.577ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.209ns (21.248%)  route 0.775ns (78.752%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.579     0.247    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.292 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.196     0.488    rojobot/inst/BOTREGIF/reset
    SLICE_X17Y4          FDCE                                         f  rojobot/inst/BOTREGIF/Sensors_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTREGIF/clk_in
    SLICE_X17Y4          FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[4]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.203     0.003    
    SLICE_X17Y4          FDCE (Remov_fdce_C_CLR)     -0.092    -0.089    rojobot/inst/BOTREGIF/Sensors_reg[4]
  -------------------------------------------------------------------
                         required time                          0.089    
                         arrival time                           0.488    
  -------------------------------------------------------------------
                         slack                                  0.577    

Slack (MET) :             0.688ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/BotInfo_int_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.119ns  (logic 0.209ns (18.679%)  route 0.910ns (81.321%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.579     0.247    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.292 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.331     0.623    rojobot/inst/BOTREGIF/reset
    SLICE_X14Y4          FDCE                                         f  rojobot/inst/BOTREGIF/BotInfo_int_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTREGIF/clk_in
    SLICE_X14Y4          FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_int_reg[0]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.203     0.003    
    SLICE_X14Y4          FDCE (Remov_fdce_C_CLR)     -0.067    -0.064    rojobot/inst/BOTREGIF/BotInfo_int_reg[0]
  -------------------------------------------------------------------
                         required time                          0.064    
                         arrival time                           0.623    
  -------------------------------------------------------------------
                         slack                                  0.688    

Slack (MET) :             0.710ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_int_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.116ns  (logic 0.209ns (18.727%)  route 0.907ns (81.273%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.579     0.247    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.292 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.328     0.620    rojobot/inst/BOTREGIF/reset
    SLICE_X17Y3          FDCE                                         f  rojobot/inst/BOTREGIF/Sensors_int_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTREGIF/clk_in
    SLICE_X17Y3          FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[0]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.203     0.003    
    SLICE_X17Y3          FDCE (Remov_fdce_C_CLR)     -0.092    -0.089    rojobot/inst/BOTREGIF/Sensors_int_reg[0]
  -------------------------------------------------------------------
                         required time                          0.089    
                         arrival time                           0.620    
  -------------------------------------------------------------------
                         slack                                  0.710    

Slack (MET) :             0.710ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_int_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.116ns  (logic 0.209ns (18.727%)  route 0.907ns (81.273%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.579     0.247    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.292 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.328     0.620    rojobot/inst/BOTREGIF/reset
    SLICE_X17Y3          FDCE                                         f  rojobot/inst/BOTREGIF/Sensors_int_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTREGIF/clk_in
    SLICE_X17Y3          FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[1]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.203     0.003    
    SLICE_X17Y3          FDCE (Remov_fdce_C_CLR)     -0.092    -0.089    rojobot/inst/BOTREGIF/Sensors_int_reg[1]
  -------------------------------------------------------------------
                         required time                          0.089    
                         arrival time                           0.620    
  -------------------------------------------------------------------
                         slack                                  0.710    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/load_sys_regs_reg/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.119ns  (logic 0.209ns (18.679%)  route 0.910ns (81.321%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.579     0.247    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.292 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.331     0.623    rojobot/inst/BOTREGIF/reset
    SLICE_X15Y4          FDCE                                         f  rojobot/inst/BOTREGIF/load_sys_regs_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTREGIF/clk_in
    SLICE_X15Y4          FDCE                                         r  rojobot/inst/BOTREGIF/load_sys_regs_reg/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.203     0.003    
    SLICE_X15Y4          FDCE (Remov_fdce_C_CLR)     -0.092    -0.089    rojobot/inst/BOTREGIF/load_sys_regs_reg
  -------------------------------------------------------------------
                         required time                          0.089    
                         arrival time                           0.623    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.713ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/upd_sysregs_reg/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.119ns  (logic 0.209ns (18.679%)  route 0.910ns (81.321%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.579     0.247    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.292 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.331     0.623    rojobot/inst/BOTREGIF/reset
    SLICE_X15Y4          FDCE                                         f  rojobot/inst/BOTREGIF/upd_sysregs_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTREGIF/clk_in
    SLICE_X15Y4          FDCE                                         r  rojobot/inst/BOTREGIF/upd_sysregs_reg/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.203     0.003    
    SLICE_X15Y4          FDCE (Remov_fdce_C_CLR)     -0.092    -0.089    rojobot/inst/BOTREGIF/upd_sysregs_reg
  -------------------------------------------------------------------
                         required time                          0.089    
                         arrival time                           0.623    
  -------------------------------------------------------------------
                         slack                                  0.713    

Slack (MET) :             0.763ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocX_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        1.170ns  (logic 0.209ns (17.864%)  route 0.961ns (82.136%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.203ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.151ns
    Phase Error              (PE):    0.120ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.579     0.247    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.292 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.382     0.674    rojobot/inst/BOTREGIF/reset
    SLICE_X17Y2          FDCE                                         f  rojobot/inst/BOTREGIF/LocX_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.917    -0.756    rojobot/inst/BOTREGIF/clk_in
    SLICE_X17Y2          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[7]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.203     0.004    
    SLICE_X17Y2          FDCE (Remov_fdce_C_CLR)     -0.092    -0.088    rojobot/inst/BOTREGIF/LocX_reg[7]
  -------------------------------------------------------------------
                         required time                          0.088    
                         arrival time                           0.674    
  -------------------------------------------------------------------
                         slack                                  0.763    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out2_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        1.906ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.579ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.906ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/BotInfo_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.942ns  (logic 0.642ns (16.287%)  route 3.300ns (83.713%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 25.416 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    19.357    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    19.875 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332    21.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124    21.331 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         1.968    23.299    rojobot/inst/BOTREGIF/reset
    SLICE_X5Y3           FDCE                                         f  rojobot/inst/BOTREGIF/BotInfo_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.770    25.416    rojobot/inst/BOTREGIF/clk_in
    SLICE_X5Y3           FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[5]/C
                         clock pessimism              0.395    25.811    
                         clock uncertainty           -0.201    25.610    
    SLICE_X5Y3           FDCE (Recov_fdce_C_CLR)     -0.405    25.205    rojobot/inst/BOTREGIF/BotInfo_reg[5]
  -------------------------------------------------------------------
                         required time                         25.205    
                         arrival time                         -23.299    
  -------------------------------------------------------------------
                         slack                                  1.906    

Slack (MET) :             1.906ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocY_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.942ns  (logic 0.642ns (16.287%)  route 3.300ns (83.713%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 25.416 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    19.357    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    19.875 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332    21.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124    21.331 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         1.968    23.299    rojobot/inst/BOTREGIF/reset
    SLICE_X5Y3           FDCE                                         f  rojobot/inst/BOTREGIF/LocY_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.770    25.416    rojobot/inst/BOTREGIF/clk_in
    SLICE_X5Y3           FDCE                                         r  rojobot/inst/BOTREGIF/LocY_reg[7]/C
                         clock pessimism              0.395    25.811    
                         clock uncertainty           -0.201    25.610    
    SLICE_X5Y3           FDCE (Recov_fdce_C_CLR)     -0.405    25.205    rojobot/inst/BOTREGIF/LocY_reg[7]
  -------------------------------------------------------------------
                         required time                         25.205    
                         arrival time                         -23.299    
  -------------------------------------------------------------------
                         slack                                  1.906    

Slack (MET) :             1.906ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.942ns  (logic 0.642ns (16.287%)  route 3.300ns (83.713%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 25.416 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    19.357    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    19.875 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332    21.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124    21.331 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         1.968    23.299    rojobot/inst/BOTREGIF/reset
    SLICE_X5Y3           FDCE                                         f  rojobot/inst/BOTREGIF/Sensors_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.770    25.416    rojobot/inst/BOTREGIF/clk_in
    SLICE_X5Y3           FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[5]/C
                         clock pessimism              0.395    25.811    
                         clock uncertainty           -0.201    25.610    
    SLICE_X5Y3           FDCE (Recov_fdce_C_CLR)     -0.405    25.205    rojobot/inst/BOTREGIF/Sensors_reg[5]
  -------------------------------------------------------------------
                         required time                         25.205    
                         arrival time                         -23.299    
  -------------------------------------------------------------------
                         slack                                  1.906    

Slack (MET) :             1.906ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.942ns  (logic 0.642ns (16.287%)  route 3.300ns (83.713%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 25.416 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    19.357    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    19.875 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332    21.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124    21.331 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         1.968    23.299    rojobot/inst/BOTREGIF/reset
    SLICE_X5Y3           FDCE                                         f  rojobot/inst/BOTREGIF/Sensors_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.770    25.416    rojobot/inst/BOTREGIF/clk_in
    SLICE_X5Y3           FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[6]/C
                         clock pessimism              0.395    25.811    
                         clock uncertainty           -0.201    25.610    
    SLICE_X5Y3           FDCE (Recov_fdce_C_CLR)     -0.405    25.205    rojobot/inst/BOTREGIF/Sensors_reg[6]
  -------------------------------------------------------------------
                         required time                         25.205    
                         arrival time                         -23.299    
  -------------------------------------------------------------------
                         slack                                  1.906    

Slack (MET) :             1.906ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_reg[7]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.942ns  (logic 0.642ns (16.287%)  route 3.300ns (83.713%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 25.416 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    19.357    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    19.875 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332    21.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124    21.331 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         1.968    23.299    rojobot/inst/BOTREGIF/reset
    SLICE_X5Y3           FDCE                                         f  rojobot/inst/BOTREGIF/Sensors_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.770    25.416    rojobot/inst/BOTREGIF/clk_in
    SLICE_X5Y3           FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[7]/C
                         clock pessimism              0.395    25.811    
                         clock uncertainty           -0.201    25.610    
    SLICE_X5Y3           FDCE (Recov_fdce_C_CLR)     -0.405    25.205    rojobot/inst/BOTREGIF/Sensors_reg[7]
  -------------------------------------------------------------------
                         required time                         25.205    
                         arrival time                         -23.299    
  -------------------------------------------------------------------
                         slack                                  1.906    

Slack (MET) :             1.925ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_int_reg[2]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.922ns  (logic 0.642ns (16.367%)  route 3.280ns (83.633%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 25.416 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    19.357    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    19.875 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332    21.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124    21.331 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         1.949    23.280    rojobot/inst/BOTREGIF/reset
    SLICE_X7Y4           FDCE                                         f  rojobot/inst/BOTREGIF/Sensors_int_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.770    25.416    rojobot/inst/BOTREGIF/clk_in
    SLICE_X7Y4           FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[2]/C
                         clock pessimism              0.395    25.811    
                         clock uncertainty           -0.201    25.610    
    SLICE_X7Y4           FDCE (Recov_fdce_C_CLR)     -0.405    25.205    rojobot/inst/BOTREGIF/Sensors_int_reg[2]
  -------------------------------------------------------------------
                         required time                         25.205    
                         arrival time                         -23.280    
  -------------------------------------------------------------------
                         slack                                  1.925    

Slack (MET) :             1.925ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_int_reg[3]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.922ns  (logic 0.642ns (16.367%)  route 3.280ns (83.633%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 25.416 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    19.357    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    19.875 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332    21.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124    21.331 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         1.949    23.280    rojobot/inst/BOTREGIF/reset
    SLICE_X7Y4           FDCE                                         f  rojobot/inst/BOTREGIF/Sensors_int_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.770    25.416    rojobot/inst/BOTREGIF/clk_in
    SLICE_X7Y4           FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[3]/C
                         clock pessimism              0.395    25.811    
                         clock uncertainty           -0.201    25.610    
    SLICE_X7Y4           FDCE (Recov_fdce_C_CLR)     -0.405    25.205    rojobot/inst/BOTREGIF/Sensors_int_reg[3]
  -------------------------------------------------------------------
                         required time                         25.205    
                         arrival time                         -23.280    
  -------------------------------------------------------------------
                         slack                                  1.925    

Slack (MET) :             1.925ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_int_reg[4]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.922ns  (logic 0.642ns (16.367%)  route 3.280ns (83.633%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 25.416 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    19.357    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    19.875 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332    21.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124    21.331 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         1.949    23.280    rojobot/inst/BOTREGIF/reset
    SLICE_X7Y4           FDCE                                         f  rojobot/inst/BOTREGIF/Sensors_int_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.770    25.416    rojobot/inst/BOTREGIF/clk_in
    SLICE_X7Y4           FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[4]/C
                         clock pessimism              0.395    25.811    
                         clock uncertainty           -0.201    25.610    
    SLICE_X7Y4           FDCE (Recov_fdce_C_CLR)     -0.405    25.205    rojobot/inst/BOTREGIF/Sensors_int_reg[4]
  -------------------------------------------------------------------
                         required time                         25.205    
                         arrival time                         -23.280    
  -------------------------------------------------------------------
                         slack                                  1.925    

Slack (MET) :             1.925ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_int_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.922ns  (logic 0.642ns (16.367%)  route 3.280ns (83.633%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 25.416 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    19.357    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    19.875 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332    21.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124    21.331 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         1.949    23.280    rojobot/inst/BOTREGIF/reset
    SLICE_X7Y4           FDCE                                         f  rojobot/inst/BOTREGIF/Sensors_int_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.770    25.416    rojobot/inst/BOTREGIF/clk_in
    SLICE_X7Y4           FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[5]/C
                         clock pessimism              0.395    25.811    
                         clock uncertainty           -0.201    25.610    
    SLICE_X7Y4           FDCE (Recov_fdce_C_CLR)     -0.405    25.205    rojobot/inst/BOTREGIF/Sensors_int_reg[5]
  -------------------------------------------------------------------
                         required time                         25.205    
                         arrival time                         -23.280    
  -------------------------------------------------------------------
                         slack                                  1.925    

Slack (MET) :             1.925ns  (required time - arrival time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_int_reg[6]/CLR
                            (recovery check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            6.667ns  (clk_out2_clk_wiz_0_1 rise@26.667ns - clk_out1_clk_wiz_0_1 rise@20.000ns)
  Data Path Delay:        3.922ns  (logic 0.642ns (16.367%)  route 3.280ns (83.633%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        -0.213ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.251ns = ( 25.416 - 26.667 ) 
    Source Clock Delay      (SCD):    -0.643ns = ( 19.357 - 20.000 ) 
    Clock Pessimism Removal (CPR):    0.395ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    E3                                                0.000    20.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482    21.482 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233    22.715    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    15.645 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    17.364    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    17.460 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        1.897    19.357    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.518    19.875 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          1.332    21.207    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.124    21.331 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         1.949    23.280    rojobot/inst/BOTREGIF/reset
    SLICE_X7Y4           FDCE                                         f  rojobot/inst/BOTREGIF/Sensors_int_reg[6]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                     26.667    26.667 r  
    E3                                                0.000    26.667 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    26.667    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    28.078 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    29.240    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -7.324    21.916 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           1.639    23.555    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.091    23.646 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         1.770    25.416    rojobot/inst/BOTREGIF/clk_in
    SLICE_X7Y4           FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[6]/C
                         clock pessimism              0.395    25.811    
                         clock uncertainty           -0.201    25.610    
    SLICE_X7Y4           FDCE (Recov_fdce_C_CLR)     -0.405    25.205    rojobot/inst/BOTREGIF/Sensors_int_reg[6]
  -------------------------------------------------------------------
                         required time                         25.205    
                         arrival time                         -23.280    
  -------------------------------------------------------------------
                         slack                                  1.925    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/BotInfo_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.209ns (21.248%)  route 0.775ns (78.752%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.579     0.247    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.292 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.196     0.488    rojobot/inst/BOTREGIF/reset
    SLICE_X17Y4          FDCE                                         f  rojobot/inst/BOTREGIF/BotInfo_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTREGIF/clk_in
    SLICE_X17Y4          FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_reg[0]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.201     0.001    
    SLICE_X17Y4          FDCE (Remov_fdce_C_CLR)     -0.092    -0.091    rojobot/inst/BOTREGIF/BotInfo_reg[0]
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                           0.488    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.209ns (21.248%)  route 0.775ns (78.752%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.579     0.247    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.292 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.196     0.488    rojobot/inst/BOTREGIF/reset
    SLICE_X17Y4          FDCE                                         f  rojobot/inst/BOTREGIF/Sensors_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTREGIF/clk_in
    SLICE_X17Y4          FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[0]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.201     0.001    
    SLICE_X17Y4          FDCE (Remov_fdce_C_CLR)     -0.092    -0.091    rojobot/inst/BOTREGIF/Sensors_reg[0]
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                           0.488    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.209ns (21.248%)  route 0.775ns (78.752%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.579     0.247    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.292 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.196     0.488    rojobot/inst/BOTREGIF/reset
    SLICE_X17Y4          FDCE                                         f  rojobot/inst/BOTREGIF/Sensors_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTREGIF/clk_in
    SLICE_X17Y4          FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[1]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.201     0.001    
    SLICE_X17Y4          FDCE (Remov_fdce_C_CLR)     -0.092    -0.091    rojobot/inst/BOTREGIF/Sensors_reg[1]
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                           0.488    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.579ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_reg[4]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.984ns  (logic 0.209ns (21.248%)  route 0.775ns (78.752%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.579     0.247    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.292 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.196     0.488    rojobot/inst/BOTREGIF/reset
    SLICE_X17Y4          FDCE                                         f  rojobot/inst/BOTREGIF/Sensors_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTREGIF/clk_in
    SLICE_X17Y4          FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_reg[4]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.201     0.001    
    SLICE_X17Y4          FDCE (Remov_fdce_C_CLR)     -0.092    -0.091    rojobot/inst/BOTREGIF/Sensors_reg[4]
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                           0.488    
  -------------------------------------------------------------------
                         slack                                  0.579    

Slack (MET) :             0.689ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/BotInfo_int_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.119ns  (logic 0.209ns (18.679%)  route 0.910ns (81.321%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.579     0.247    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.292 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.331     0.623    rojobot/inst/BOTREGIF/reset
    SLICE_X14Y4          FDCE                                         f  rojobot/inst/BOTREGIF/BotInfo_int_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTREGIF/clk_in
    SLICE_X14Y4          FDCE                                         r  rojobot/inst/BOTREGIF/BotInfo_int_reg[0]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.201     0.001    
    SLICE_X14Y4          FDCE (Remov_fdce_C_CLR)     -0.067    -0.066    rojobot/inst/BOTREGIF/BotInfo_int_reg[0]
  -------------------------------------------------------------------
                         required time                          0.066    
                         arrival time                           0.623    
  -------------------------------------------------------------------
                         slack                                  0.689    

Slack (MET) :             0.712ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_int_reg[0]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.116ns  (logic 0.209ns (18.727%)  route 0.907ns (81.273%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.579     0.247    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.292 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.328     0.620    rojobot/inst/BOTREGIF/reset
    SLICE_X17Y3          FDCE                                         f  rojobot/inst/BOTREGIF/Sensors_int_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTREGIF/clk_in
    SLICE_X17Y3          FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[0]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.201     0.001    
    SLICE_X17Y3          FDCE (Remov_fdce_C_CLR)     -0.092    -0.091    rojobot/inst/BOTREGIF/Sensors_int_reg[0]
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                           0.620    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.712ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/Sensors_int_reg[1]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.116ns  (logic 0.209ns (18.727%)  route 0.907ns (81.273%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.579     0.247    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.292 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.328     0.620    rojobot/inst/BOTREGIF/reset
    SLICE_X17Y3          FDCE                                         f  rojobot/inst/BOTREGIF/Sensors_int_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTREGIF/clk_in
    SLICE_X17Y3          FDCE                                         r  rojobot/inst/BOTREGIF/Sensors_int_reg[1]/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.201     0.001    
    SLICE_X17Y3          FDCE (Remov_fdce_C_CLR)     -0.092    -0.091    rojobot/inst/BOTREGIF/Sensors_int_reg[1]
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                           0.620    
  -------------------------------------------------------------------
                         slack                                  0.712    

Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/load_sys_regs_reg/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.119ns  (logic 0.209ns (18.679%)  route 0.910ns (81.321%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.579     0.247    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.292 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.331     0.623    rojobot/inst/BOTREGIF/reset
    SLICE_X15Y4          FDCE                                         f  rojobot/inst/BOTREGIF/load_sys_regs_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTREGIF/clk_in
    SLICE_X15Y4          FDCE                                         r  rojobot/inst/BOTREGIF/load_sys_regs_reg/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.201     0.001    
    SLICE_X15Y4          FDCE (Remov_fdce_C_CLR)     -0.092    -0.091    rojobot/inst/BOTREGIF/load_sys_regs_reg
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                           0.623    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.714ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/upd_sysregs_reg/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.119ns  (logic 0.209ns (18.679%)  route 0.910ns (81.321%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.295ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.757ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.579     0.247    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.292 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.331     0.623    rojobot/inst/BOTREGIF/reset
    SLICE_X15Y4          FDCE                                         f  rojobot/inst/BOTREGIF/upd_sysregs_reg/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.916    -0.757    rojobot/inst/BOTREGIF/clk_in
    SLICE_X15Y4          FDCE                                         r  rojobot/inst/BOTREGIF/upd_sysregs_reg/C
                         clock pessimism              0.557    -0.201    
                         clock uncertainty            0.201     0.001    
    SLICE_X15Y4          FDCE (Remov_fdce_C_CLR)     -0.092    -0.091    rojobot/inst/BOTREGIF/upd_sysregs_reg
  -------------------------------------------------------------------
                         required time                          0.091    
                         arrival time                           0.623    
  -------------------------------------------------------------------
                         slack                                  0.714    

Slack (MET) :             0.765ns  (arrival time - required time)
  Source:                 debounce/pbtn_db_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            rojobot/inst/BOTREGIF/LocX_reg[7]/CLR
                            (removal check against rising-edge clock clk_out2_clk_wiz_0_1  {rise@0.000ns fall@6.667ns period=13.333ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out2_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        1.170ns  (logic 0.209ns (17.864%)  route 0.961ns (82.136%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.296ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.756ns
    Source Clock Delay      (SCD):    -0.496ns
    Clock Pessimism Removal (CPR):    -0.557ns
  Clock Uncertainty:      0.201ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.146ns
    Phase Error              (PE):    0.120ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    clk_wiz_0/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  clk_wiz_0/inst/clkout1_buf/O
                         net (fo=8459, routed)        0.668    -0.496    debounce/clk_out1
    SLICE_X6Y7           FDRE                                         r  debounce/pbtn_db_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y7           FDRE (Prop_fdre_C_Q)         0.164    -0.332 r  debounce/pbtn_db_reg[0]/Q
                         net (fo=10, routed)          0.579     0.247    debounce/pbtn_db_reg[0]_0
    SLICE_X22Y4          LUT1 (Prop_lut1_I0_O)        0.045     0.292 f  debounce/rx_sync1_i_1/O
                         net (fo=221, routed)         0.382     0.674    rojobot/inst/BOTREGIF/reset
    SLICE_X17Y2          FDCE                                         f  rojobot/inst/BOTREGIF/LocX_reg[7]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out2_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz_0/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_wiz_0/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    clk_wiz_0/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT1)
                                                     -3.163    -2.245 r  clk_wiz_0/inst/mmcm_adv_inst/CLKOUT1
                         net (fo=1, routed)           0.544    -1.702    clk_wiz_0/inst/clk_out2_clk_wiz_0
    BUFGCTRL_X0Y17       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  clk_wiz_0/inst/clkout2_buf/O
                         net (fo=260, routed)         0.917    -0.756    rojobot/inst/BOTREGIF/clk_in
    SLICE_X17Y2          FDCE                                         r  rojobot/inst/BOTREGIF/LocX_reg[7]/C
                         clock pessimism              0.557    -0.200    
                         clock uncertainty            0.201     0.002    
    SLICE_X17Y2          FDCE (Remov_fdce_C_CLR)     -0.092    -0.090    rojobot/inst/BOTREGIF/LocX_reg[7]
  -------------------------------------------------------------------
                         required time                          0.090    
                         arrival time                           0.674    
  -------------------------------------------------------------------
                         slack                                  0.765    





