module jkff_sync(input j,k,clk,rst, output reg q);
always @(posedge clk)
begin
if(rst)
q<=1'b0;
else begin
case({j,k})
2'b00 : q<=q;
2'b01 : q<=1'b0;
2'b10 : q<=1'b1;
2'b11 : q<=~q;
endcase
end
end
endmodule

//TESTBENCH
module tb_jkff();
reg j,k,clk,rst;
wire q;
jkff_sync dut(j,k,clk,rst,q);
always
#5 clk=~clk;
initial
begin
clk=1; rst=1; j=0; k=0;
#10; rst=0;
#10; j=0; k=0;
#10; j=0; k=1;
#10; j=1; k=0;
#10; j=1; k=1;
#10; $stop;
end
endmodule
