

================================================================
== Vitis HLS Report for 'dataflow_in_loop_l_ni_1'
================================================================
* Date:           Mon Nov  4 21:47:46 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        systolic_modulate
* Solution:       hls (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.536 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |      158|      158|  1.580 us|  1.580 us|   68|   68|  dataflow|
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 6, States = { 1 2 3 4 5 6 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 2.68>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvars_iv26_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %indvars_iv26"   --->   Operation 7 'read' 'indvars_iv26_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%local_C_0 = alloca i64 1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:649]   --->   Operation 8 'alloca' 'local_C_0' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%local_C_0_1 = alloca i64 1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:649]   --->   Operation 9 'alloca' 'local_C_0_1' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%local_C_0_2 = alloca i64 1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:649]   --->   Operation 10 'alloca' 'local_C_0_2' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%local_C_0_3 = alloca i64 1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:649]   --->   Operation 11 'alloca' 'local_C_0_3' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%local_C_0_4 = alloca i64 1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:649]   --->   Operation 12 'alloca' 'local_C_0_4' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%local_C_0_5 = alloca i64 1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:649]   --->   Operation 13 'alloca' 'local_C_0_5' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%local_C_0_6 = alloca i64 1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:649]   --->   Operation 14 'alloca' 'local_C_0_6' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%local_C_0_7 = alloca i64 1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:649]   --->   Operation 15 'alloca' 'local_C_0_7' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.39> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%indvars_iv26_c = alloca i64 1"   --->   Operation 16 'alloca' 'indvars_iv26_c' <Predicate = true> <Delay = 0.00> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.36> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 5> <Depth = 3> <FIFO>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%local_B = alloca i64 1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:646]   --->   Operation 17 'alloca' 'local_B' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%local_B_1_49 = alloca i64 1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:646]   --->   Operation 18 'alloca' 'local_B_1_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%local_B_2_50 = alloca i64 1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:646]   --->   Operation 19 'alloca' 'local_B_2_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%local_B_3_51 = alloca i64 1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:646]   --->   Operation 20 'alloca' 'local_B_3_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%local_B_3 = alloca i64 1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:646]   --->   Operation 21 'alloca' 'local_B_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%local_B_2 = alloca i64 1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:646]   --->   Operation 22 'alloca' 'local_B_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%local_B_1 = alloca i64 1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:646]   --->   Operation 23 'alloca' 'local_B_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%local_B_4 = alloca i64 1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:646]   --->   Operation 24 'alloca' 'local_B_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%local_A_0 = alloca i64 1" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:645]   --->   Operation 25 'alloca' 'local_A_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (1.36ns)   --->   "%call_ln0 = call void @dataflow_in_loop_l_ni.1_Loop_l_load_A_tile_ak_proc, i5 %indvars_iv26_read, i32 %v217, i32 %local_A_0, i5 %indvars_iv26_c"   --->   Operation 26 'call' 'call_ln0' <Predicate = true> <Delay = 1.36> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_1 : Operation 27 [2/2] (2.68ns)   --->   "%call_ln0 = call void @dataflow_in_loop_l_ni.1_Loop_l_load_B_tile_bk_proc, i32 %local_B, i32 %local_B_1_49, i32 %local_B_2_50, i32 %local_B_3_51, i32 %local_B_3, i32 %local_B_2, i32 %local_B_1, i32 %local_B_4, i5 %indvars_iv26_read, i32 %v218"   --->   Operation 27 'call' 'call_ln0' <Predicate = true> <Delay = 2.68> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 28 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dataflow_in_loop_l_ni.1_Loop_l_load_A_tile_ak_proc, i5 %indvars_iv26_read, i32 %v217, i32 %local_A_0, i5 %indvars_iv26_c"   --->   Operation 28 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_2 : Operation 29 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dataflow_in_loop_l_ni.1_Loop_l_load_B_tile_bk_proc, i32 %local_B, i32 %local_B_1_49, i32 %local_B_2_50, i32 %local_B_3_51, i32 %local_B_3, i32 %local_B_2, i32 %local_B_1, i32 %local_B_4, i5 %indvars_iv26_read, i32 %v218"   --->   Operation 29 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 30 [2/2] (0.00ns)   --->   "%call_ln673 = call void @systolic_tile_modulate, i32 %local_A_0, i32 %local_B_4, i32 %local_B_1, i32 %local_B_2, i32 %local_B_3, i32 %local_B_3_51, i32 %local_B_2_50, i32 %local_B_1_49, i32 %local_B, i32 %local_C_0_7, i32 %local_C_0_6, i32 %local_C_0_5, i32 %local_C_0_4, i32 %local_C_0_3, i32 %local_C_0_2, i32 %local_C_0_1, i32 %local_C_0" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:673]   --->   Operation 30 'call' 'call_ln673' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 31 [1/2] (0.00ns)   --->   "%call_ln673 = call void @systolic_tile_modulate, i32 %local_A_0, i32 %local_B_4, i32 %local_B_1, i32 %local_B_2, i32 %local_B_3, i32 %local_B_3_51, i32 %local_B_2_50, i32 %local_B_1_49, i32 %local_B, i32 %local_C_0_7, i32 %local_C_0_6, i32 %local_C_0_5, i32 %local_C_0_4, i32 %local_C_0_3, i32 %local_C_0_2, i32 %local_C_0_1, i32 %local_C_0" [/home/silvenchen/Desktop/systolic_test/SA_workdict/tiny_sa/kernel.cpp:673]   --->   Operation 31 'call' 'call_ln673' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 3.33>
ST_5 : Operation 32 [2/2] (3.33ns)   --->   "%call_ln0 = call void @dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc, i32 %local_C_0_7, i32 %local_C_0_6, i32 %local_C_0_5, i32 %local_C_0_4, i32 %local_C_0_3, i32 %local_C_0_2, i32 %local_C_0_1, i32 %local_C_0, i5 %indvars_iv26_c, i32 %v219"   --->   Operation 32 'call' 'call_ln0' <Predicate = true> <Delay = 3.33> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 33 [1/1] (0.00ns)   --->   "%empty = specchannel i32 @_ssdm_op_SpecChannel, void @indvars_OC_iv26_c_str, i32 1, void @p_str, void @p_str, i32 3, i32 0, i5 %indvars_iv26_c, i5 %indvars_iv26_c"   --->   Operation 33 'specchannel' 'empty' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i5 %indvars_iv26_c, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 35 [1/1] (0.00ns)   --->   "%specdataflowpipeline_ln0 = specdataflowpipeline void @_ssdm_op_SpecDataflowPipeline, i32 4294967295, i32 0, void @empty_2"   --->   Operation 35 'specdataflowpipeline' 'specdataflowpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v219, void @empty_3, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v218, void @empty_3, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %v217, void @empty_3, i32 0, i32 0, void @empty_2, i32 4294967295, i32 0, void @empty_2, void @empty_2, void @empty_2, i32 0, i32 0, i32 0, i32 0, void @empty_2, void @empty_2, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 39 [1/2] (0.00ns)   --->   "%call_ln0 = call void @dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc, i32 %local_C_0_7, i32 %local_C_0_6, i32 %local_C_0_5, i32 %local_C_0_4, i32 %local_C_0_3, i32 %local_C_0_2, i32 %local_C_0_1, i32 %local_C_0, i5 %indvars_iv26_c, i32 %v219"   --->   Operation 39 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_6 : Operation 40 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 40 'ret' 'ret_ln0' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.000ns, clock uncertainty: 2.700ns.

 <State 1>: 2.685ns
The critical path consists of the following:
	wire read operation ('indvars_iv26_read') on port 'indvars_iv26' [5]  (0.000 ns)
	'call' operation 0 bit ('call_ln0') to 'dataflow_in_loop_l_ni.1_Loop_l_load_B_tile_bk_proc' [31]  (2.685 ns)

 <State 2>: 0.000ns
The critical path consists of the following:

 <State 3>: 0.000ns
The critical path consists of the following:

 <State 4>: 0.000ns
The critical path consists of the following:

 <State 5>: 3.330ns
The critical path consists of the following:
	'call' operation 0 bit ('call_ln0') to 'dataflow_in_loop_l_ni.1_Loop_l_store_C_tile_sj_proc' [33]  (3.330 ns)

 <State 6>: 0.000ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
