<?xml version="1.0"?>
<Runs Version="1" Minor="0">
	<Run Id="design_1_network_0_1_synth_1" LaunchDir="/home/masudalab/DeepCAEonFPGA/HLx/HLx.runs/design_1_network_0_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_axi_dma_in_0_synth_1" LaunchDir="/home/masudalab/DeepCAEonFPGA/HLx/HLx.runs/design_1_axi_dma_in_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_s00_data_fifo_0_synth_1" LaunchDir="/home/masudalab/DeepCAEonFPGA/HLx/HLx.runs/design_1_s00_data_fifo_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_us_0_synth_1" LaunchDir="/home/masudalab/DeepCAEonFPGA/HLx/HLx.runs/design_1_auto_us_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_rs_0_synth_1" LaunchDir="/home/masudalab/DeepCAEonFPGA/HLx/HLx.runs/design_1_auto_rs_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_s01_data_fifo_0_synth_1" LaunchDir="/home/masudalab/DeepCAEonFPGA/HLx/HLx.runs/design_1_s01_data_fifo_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_us_1_synth_1" LaunchDir="/home/masudalab/DeepCAEonFPGA/HLx/HLx.runs/design_1_auto_us_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_auto_rs_1_synth_1" LaunchDir="/home/masudalab/DeepCAEonFPGA/HLx/HLx.runs/design_1_auto_rs_1_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="design_1_m00_data_fifo_0_synth_1" LaunchDir="/home/masudalab/DeepCAEonFPGA/HLx/HLx.runs/design_1_m00_data_fifo_0_synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado"/>
	<Run Id="synth_1" LaunchDir="/home/masudalab/DeepCAEonFPGA/HLx/HLx.runs/synth_1" FlowId="Vivado_Synthesis" FromStepId="vivado" ToStepId="vivado">
		<Parent Id="design_1_network_0_1_synth_1"/>
		<Parent Id="design_1_axi_dma_in_0_synth_1"/>
		<Parent Id="design_1_s00_data_fifo_0_synth_1"/>
		<Parent Id="design_1_auto_us_0_synth_1"/>
		<Parent Id="design_1_auto_rs_0_synth_1"/>
		<Parent Id="design_1_s01_data_fifo_0_synth_1"/>
		<Parent Id="design_1_auto_us_1_synth_1"/>
		<Parent Id="design_1_auto_rs_1_synth_1"/>
		<Parent Id="design_1_m00_data_fifo_0_synth_1"/>
	</Run>
	<Run Id="impl_1" LaunchDir="/home/masudalab/DeepCAEonFPGA/HLx/HLx.runs/impl_1" FlowId="Vivado_Implementation" FromStepId="init_design" ToStepId="write_bitstream">
		<Parent Id="synth_1"/>
		<Parent Id="design_1_network_0_1_synth_1"/>
		<Parent Id="design_1_axi_dma_in_0_synth_1"/>
		<Parent Id="design_1_s00_data_fifo_0_synth_1"/>
		<Parent Id="design_1_auto_us_0_synth_1"/>
		<Parent Id="design_1_auto_rs_0_synth_1"/>
		<Parent Id="design_1_s01_data_fifo_0_synth_1"/>
		<Parent Id="design_1_auto_us_1_synth_1"/>
		<Parent Id="design_1_auto_rs_1_synth_1"/>
		<Parent Id="design_1_m00_data_fifo_0_synth_1"/>
	</Run>
	<Parameters>
		<Parameter Name="runs.monitorLSFJobs" Val="true" Type="bool"/>
	</Parameters>
</Runs>

