###############################################################
#  Generated by:      Cadence Encounter 09.10-p004_1
#  OS:                Linux i686(Host ID esl2-5)
#  Generated on:      Thu Nov 21 10:49:37 2013
#  Command:           report_timing -net -format {instance arc cell slew net...
###############################################################
Path 1: MET Late External Delay Assertion 
Endpoint:   outB[9]     (^) checked with  leading edge of 'CLK'
Beginpoint: addressB[1] (v) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.00000
- External Delay              0.80000
+ Phase Shift                 25.00000
= Required Time               24.20000
- Arrival Time                2.68840
= Slack Time                  21.51160
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     +---------------------------------------------------------------------------------------------------------+ 
     | Instance |      Arc      |   Cell    |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |          |               |           |         |             | Annotation |         |         |  Time   | 
     |----------+---------------+-----------+---------+-------------+------------+---------+---------+---------| 
     |          | addressB[1] v |           | 1.00000 | addressB[1] |            | 0.00803 |         | 0.80000 | 
     | U1158    |               | NOR2_X1   | 1.00000 | addressB[1] |            | 0.00803 | 0.00040 | 0.80040 | 
     | U1158    | A1 v -> ZN ^  | NOR2_X1   | 0.42790 | n874        |            | 0.01896 | 0.96890 | 1.76930 | 
     | U1110    |               | NAND2_X1  | 0.42790 | n874        |            | 0.01896 | 0.00050 | 1.76980 | 
     | U1110    | A2 ^ -> ZN v  | NAND2_X1  | 0.17390 | n568        |            | 0.03269 | 0.36060 | 2.13040 | 
     | U820     |               | OAI221_X1 | 0.17390 | n568        |            | 0.03269 | 0.00290 | 2.13330 | 
     | U820     | B2 v -> ZN ^  | OAI221_X1 | 0.18720 | n567        |            | 0.00498 | 0.32900 | 2.46230 | 
     | U819     |               | NOR4_X1   | 0.18720 | n567        |            | 0.00498 | 0.00020 | 2.46250 | 
     | U819     | A4 ^ -> ZN v  | NOR4_X1   | 0.05100 | n563        |            | 0.00360 | 0.08660 | 2.54910 | 
     | U818     |               | NAND2_X1  | 0.05100 | n563        |            | 0.00360 | 0.00020 | 2.54930 | 
     | U818     | A2 v -> ZN ^  | NAND2_X1  | 0.09500 | outB[9]     |            | 0.00941 | 0.13840 | 2.68770 | 
     |          |               | RegFile   | 0.09500 | outB[9]     |            | 0.00941 | 0.00070 | 2.68840 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 2: MET Late External Delay Assertion 
Endpoint:   outB[9]     (^) checked with  leading edge of 'CLK'
Beginpoint: addressB[1] (v) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.00000
- External Delay              0.80000
+ Phase Shift                 25.00000
= Required Time               24.20000
- Arrival Time                2.68240
= Slack Time                  21.51760
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     +---------------------------------------------------------------------------------------------------------+ 
     | Instance |      Arc      |   Cell    |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |          |               |           |         |             | Annotation |         |         |  Time   | 
     |----------+---------------+-----------+---------+-------------+------------+---------+---------+---------| 
     |          | addressB[1] v |           | 1.00000 | addressB[1] |            | 0.00803 |         | 0.80000 | 
     | U1158    |               | NOR2_X1   | 1.00000 | addressB[1] |            | 0.00803 | 0.00040 | 0.80040 | 
     | U1158    | A1 v -> ZN ^  | NOR2_X1   | 0.42790 | n874        |            | 0.01896 | 0.96890 | 1.76930 | 
     | U1110    |               | NAND2_X1  | 0.42790 | n874        |            | 0.01896 | 0.00050 | 1.76980 | 
     | U1110    | A2 ^ -> ZN v  | NAND2_X1  | 0.17390 | n568        |            | 0.03269 | 0.36060 | 2.13040 | 
     | U820     |               | OAI221_X1 | 0.17390 | n568        |            | 0.03269 | 0.00290 | 2.13330 | 
     | U820     | B2 v -> ZN ^  | OAI221_X1 | 0.18720 | n567        |            | 0.00498 | 0.32300 | 2.45630 | 
     | U819     |               | NOR4_X1   | 0.18720 | n567        |            | 0.00498 | 0.00020 | 2.45650 | 
     | U819     | A4 ^ -> ZN v  | NOR4_X1   | 0.05100 | n563        |            | 0.00360 | 0.08660 | 2.54310 | 
     | U818     |               | NAND2_X1  | 0.05100 | n563        |            | 0.00360 | 0.00020 | 2.54330 | 
     | U818     | A2 v -> ZN ^  | NAND2_X1  | 0.09500 | outB[9]     |            | 0.00941 | 0.13840 | 2.68170 | 
     |          |               | RegFile   | 0.09500 | outB[9]     |            | 0.00941 | 0.00070 | 2.68240 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 3: MET Late External Delay Assertion 
Endpoint:   outB[9]     (^) checked with  leading edge of 'CLK'
Beginpoint: addressB[1] (v) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.00000
- External Delay              0.80000
+ Phase Shift                 25.00000
= Required Time               24.20000
- Arrival Time                2.67950
= Slack Time                  21.52050
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     +---------------------------------------------------------------------------------------------------------+ 
     | Instance |      Arc      |   Cell    |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |          |               |           |         |             | Annotation |         |         |  Time   | 
     |----------+---------------+-----------+---------+-------------+------------+---------+---------+---------| 
     |          | addressB[1] v |           | 1.00000 | addressB[1] |            | 0.00803 |         | 0.80000 | 
     | U1158    |               | NOR2_X1   | 1.00000 | addressB[1] |            | 0.00803 | 0.00040 | 0.80040 | 
     | U1158    | A1 v -> ZN ^  | NOR2_X1   | 0.42790 | n874        |            | 0.01896 | 0.96890 | 1.76930 | 
     | U1110    |               | NAND2_X1  | 0.42790 | n874        |            | 0.01896 | 0.00050 | 1.76980 | 
     | U1110    | A2 ^ -> ZN v  | NAND2_X1  | 0.17390 | n568        |            | 0.03269 | 0.36060 | 2.13040 | 
     | U820     |               | OAI221_X1 | 0.17390 | n568        |            | 0.03269 | 0.00290 | 2.13330 | 
     | U820     | B2 v -> ZN ^  | OAI221_X1 | 0.18720 | n567        |            | 0.00498 | 0.32010 | 2.45340 | 
     | U819     |               | NOR4_X1   | 0.18720 | n567        |            | 0.00498 | 0.00020 | 2.45360 | 
     | U819     | A4 ^ -> ZN v  | NOR4_X1   | 0.05100 | n563        |            | 0.00360 | 0.08660 | 2.54020 | 
     | U818     |               | NAND2_X1  | 0.05100 | n563        |            | 0.00360 | 0.00020 | 2.54040 | 
     | U818     | A2 v -> ZN ^  | NAND2_X1  | 0.09500 | outB[9]     |            | 0.00941 | 0.13840 | 2.67880 | 
     |          |               | RegFile   | 0.09500 | outB[9]     |            | 0.00941 | 0.00070 | 2.67950 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 4: MET Late External Delay Assertion 
Endpoint:   outB[9]     (^) checked with  leading edge of 'CLK'
Beginpoint: addressB[1] (v) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.00000
- External Delay              0.80000
+ Phase Shift                 25.00000
= Required Time               24.20000
- Arrival Time                2.65430
= Slack Time                  21.54570
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     +---------------------------------------------------------------------------------------------------------+ 
     | Instance |      Arc      |   Cell    |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |          |               |           |         |             | Annotation |         |         |  Time   | 
     |----------+---------------+-----------+---------+-------------+------------+---------+---------+---------| 
     |          | addressB[1] v |           | 1.00000 | addressB[1] |            | 0.00803 |         | 0.80000 | 
     | U1158    |               | NOR2_X1   | 1.00000 | addressB[1] |            | 0.00803 | 0.00040 | 0.80040 | 
     | U1158    | A1 v -> ZN ^  | NOR2_X1   | 0.42790 | n874        |            | 0.01896 | 0.96890 | 1.76930 | 
     | U1141    |               | NAND2_X1  | 0.42790 | n874        |            | 0.01896 | 0.00070 | 1.77000 | 
     | U1141    | A2 ^ -> ZN v  | NAND2_X1  | 0.17220 | n592        |            | 0.03221 | 0.35800 | 2.12800 | 
     | U829     |               | OAI221_X1 | 0.17220 | n592        |            | 0.03221 | 0.00310 | 2.13110 | 
     | U829     | B2 v -> ZN ^  | OAI221_X1 | 0.17230 | n591        |            | 0.00418 | 0.31240 | 2.44350 | 
     | U828     |               | NOR4_X1   | 0.17230 | n591        |            | 0.00418 | 0.00020 | 2.44370 | 
     | U828     | A4 ^ -> ZN v  | NOR4_X1   | 0.04740 | n562        |            | 0.00333 | 0.08140 | 2.52510 | 
     | U818     |               | NAND2_X1  | 0.04740 | n562        |            | 0.00333 | 0.00020 | 2.52530 | 
     | U818     | A1 v -> ZN ^  | NAND2_X1  | 0.09500 | outB[9]     |            | 0.00941 | 0.12830 | 2.65360 | 
     |          |               | RegFile   | 0.09500 | outB[9]     |            | 0.00941 | 0.00070 | 2.65430 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 5: MET Late External Delay Assertion 
Endpoint:   outB[9]     (^) checked with  leading edge of 'CLK'
Beginpoint: addressB[1] (v) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.00000
- External Delay              0.80000
+ Phase Shift                 25.00000
= Required Time               24.20000
- Arrival Time                2.65160
= Slack Time                  21.54840
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     +---------------------------------------------------------------------------------------------------------+ 
     | Instance |      Arc      |   Cell    |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |          |               |           |         |             | Annotation |         |         |  Time   | 
     |----------+---------------+-----------+---------+-------------+------------+---------+---------+---------| 
     |          | addressB[1] v |           | 1.00000 | addressB[1] |            | 0.00803 |         | 0.80000 | 
     | U1158    |               | NOR2_X1   | 1.00000 | addressB[1] |            | 0.00803 | 0.00040 | 0.80040 | 
     | U1158    | A1 v -> ZN ^  | NOR2_X1   | 0.42790 | n874        |            | 0.01896 | 0.96890 | 1.76930 | 
     | U1125    |               | NAND2_X1  | 0.42790 | n874        |            | 0.01896 | 0.00090 | 1.77020 | 
     | U1125    | A1 ^ -> ZN v  | NAND2_X1  | 0.19810 | n578        |            | 0.03166 | 0.37270 | 2.14290 | 
     | U824     |               | OAI221_X1 | 0.19810 | n578        |            | 0.03166 | 0.00110 | 2.14400 | 
     | U824     | B2 v -> ZN ^  | OAI221_X1 | 0.14460 | n565        |            | 0.00268 | 0.29500 | 2.43900 | 
     | U819     |               | NOR4_X1   | 0.14460 | n565        |            | 0.00268 | 0.00010 | 2.43910 | 
     | U819     | A2 ^ -> ZN v  | NOR4_X1   | 0.05100 | n563        |            | 0.00360 | 0.07320 | 2.51230 | 
     | U818     |               | NAND2_X1  | 0.05100 | n563        |            | 0.00360 | 0.00020 | 2.51250 | 
     | U818     | A2 v -> ZN ^  | NAND2_X1  | 0.09500 | outB[9]     |            | 0.00941 | 0.13840 | 2.65090 | 
     |          |               | RegFile   | 0.09500 | outB[9]     |            | 0.00941 | 0.00070 | 2.65160 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 6: MET Late External Delay Assertion 
Endpoint:   outB[9]     (^) checked with  leading edge of 'CLK'
Beginpoint: addressB[1] (v) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.00000
- External Delay              0.80000
+ Phase Shift                 25.00000
= Required Time               24.20000
- Arrival Time                2.64820
= Slack Time                  21.55180
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     +---------------------------------------------------------------------------------------------------------+ 
     | Instance |      Arc      |   Cell    |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |          |               |           |         |             | Annotation |         |         |  Time   | 
     |----------+---------------+-----------+---------+-------------+------------+---------+---------+---------| 
     |          | addressB[1] v |           | 1.00000 | addressB[1] |            | 0.00803 |         | 0.80000 | 
     | U1158    |               | NOR2_X1   | 1.00000 | addressB[1] |            | 0.00803 | 0.00040 | 0.80040 | 
     | U1158    | A1 v -> ZN ^  | NOR2_X1   | 0.42790 | n874        |            | 0.01896 | 0.96890 | 1.76930 | 
     | U1141    |               | NAND2_X1  | 0.42790 | n874        |            | 0.01896 | 0.00070 | 1.77000 | 
     | U1141    | A2 ^ -> ZN v  | NAND2_X1  | 0.17220 | n592        |            | 0.03221 | 0.35800 | 2.12800 | 
     | U829     |               | OAI221_X1 | 0.17220 | n592        |            | 0.03221 | 0.00310 | 2.13110 | 
     | U829     | B2 v -> ZN ^  | OAI221_X1 | 0.17230 | n591        |            | 0.00418 | 0.30630 | 2.43740 | 
     | U828     |               | NOR4_X1   | 0.17230 | n591        |            | 0.00418 | 0.00020 | 2.43760 | 
     | U828     | A4 ^ -> ZN v  | NOR4_X1   | 0.04740 | n562        |            | 0.00333 | 0.08140 | 2.51900 | 
     | U818     |               | NAND2_X1  | 0.04740 | n562        |            | 0.00333 | 0.00020 | 2.51920 | 
     | U818     | A1 v -> ZN ^  | NAND2_X1  | 0.09500 | outB[9]     |            | 0.00941 | 0.12830 | 2.64750 | 
     |          |               | RegFile   | 0.09500 | outB[9]     |            | 0.00941 | 0.00070 | 2.64820 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 7: MET Late External Delay Assertion 
Endpoint:   outB[9]     (^) checked with  leading edge of 'CLK'
Beginpoint: addressB[1] (v) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.00000
- External Delay              0.80000
+ Phase Shift                 25.00000
= Required Time               24.20000
- Arrival Time                2.64530
= Slack Time                  21.55470
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     +---------------------------------------------------------------------------------------------------------+ 
     | Instance |      Arc      |   Cell    |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |          |               |           |         |             | Annotation |         |         |  Time   | 
     |----------+---------------+-----------+---------+-------------+------------+---------+---------+---------| 
     |          | addressB[1] v |           | 1.00000 | addressB[1] |            | 0.00803 |         | 0.80000 | 
     | U1158    |               | NOR2_X1   | 1.00000 | addressB[1] |            | 0.00803 | 0.00040 | 0.80040 | 
     | U1158    | A1 v -> ZN ^  | NOR2_X1   | 0.42790 | n874        |            | 0.01896 | 0.96890 | 1.76930 | 
     | U1125    |               | NAND2_X1  | 0.42790 | n874        |            | 0.01896 | 0.00090 | 1.77020 | 
     | U1125    | A1 ^ -> ZN v  | NAND2_X1  | 0.19810 | n578        |            | 0.03166 | 0.37270 | 2.14290 | 
     | U824     |               | OAI221_X1 | 0.19810 | n578        |            | 0.03166 | 0.00110 | 2.14400 | 
     | U824     | B2 v -> ZN ^  | OAI221_X1 | 0.14460 | n565        |            | 0.00268 | 0.28870 | 2.43270 | 
     | U819     |               | NOR4_X1   | 0.14460 | n565        |            | 0.00268 | 0.00010 | 2.43280 | 
     | U819     | A2 ^ -> ZN v  | NOR4_X1   | 0.05100 | n563        |            | 0.00360 | 0.07320 | 2.50600 | 
     | U818     |               | NAND2_X1  | 0.05100 | n563        |            | 0.00360 | 0.00020 | 2.50620 | 
     | U818     | A2 v -> ZN ^  | NAND2_X1  | 0.09500 | outB[9]     |            | 0.00941 | 0.13840 | 2.64460 | 
     |          |               | RegFile   | 0.09500 | outB[9]     |            | 0.00941 | 0.00070 | 2.64530 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 8: MET Late External Delay Assertion 
Endpoint:   outB[9]     (^) checked with  leading edge of 'CLK'
Beginpoint: addressB[1] (v) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.00000
- External Delay              0.80000
+ Phase Shift                 25.00000
= Required Time               24.20000
- Arrival Time                2.64530
= Slack Time                  21.55470
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     +---------------------------------------------------------------------------------------------------------+ 
     | Instance |      Arc      |   Cell    |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |          |               |           |         |             | Annotation |         |         |  Time   | 
     |----------+---------------+-----------+---------+-------------+------------+---------+---------+---------| 
     |          | addressB[1] v |           | 1.00000 | addressB[1] |            | 0.00803 |         | 0.80000 | 
     | U1158    |               | NOR2_X1   | 1.00000 | addressB[1] |            | 0.00803 | 0.00040 | 0.80040 | 
     | U1158    | A1 v -> ZN ^  | NOR2_X1   | 0.42790 | n874        |            | 0.01896 | 0.96890 | 1.76930 | 
     | U1141    |               | NAND2_X1  | 0.42790 | n874        |            | 0.01896 | 0.00070 | 1.77000 | 
     | U1141    | A2 ^ -> ZN v  | NAND2_X1  | 0.17220 | n592        |            | 0.03221 | 0.35800 | 2.12800 | 
     | U829     |               | OAI221_X1 | 0.17220 | n592        |            | 0.03221 | 0.00310 | 2.13110 | 
     | U829     | B2 v -> ZN ^  | OAI221_X1 | 0.17230 | n591        |            | 0.00418 | 0.30340 | 2.43450 | 
     | U828     |               | NOR4_X1   | 0.17230 | n591        |            | 0.00418 | 0.00020 | 2.43470 | 
     | U828     | A4 ^ -> ZN v  | NOR4_X1   | 0.04740 | n562        |            | 0.00333 | 0.08140 | 2.51610 | 
     | U818     |               | NAND2_X1  | 0.04740 | n562        |            | 0.00333 | 0.00020 | 2.51630 | 
     | U818     | A1 v -> ZN ^  | NAND2_X1  | 0.09500 | outB[9]     |            | 0.00941 | 0.12830 | 2.64460 | 
     |          |               | RegFile   | 0.09500 | outB[9]     |            | 0.00941 | 0.00070 | 2.64530 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 9: MET Late External Delay Assertion 
Endpoint:   outB[9]     (^) checked with  leading edge of 'CLK'
Beginpoint: addressB[1] (v) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.00000
- External Delay              0.80000
+ Phase Shift                 25.00000
= Required Time               24.20000
- Arrival Time                2.64250
= Slack Time                  21.55750
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     +---------------------------------------------------------------------------------------------------------+ 
     | Instance |      Arc      |   Cell    |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |          |               |           |         |             | Annotation |         |         |  Time   | 
     |----------+---------------+-----------+---------+-------------+------------+---------+---------+---------| 
     |          | addressB[1] v |           | 1.00000 | addressB[1] |            | 0.00803 |         | 0.80000 | 
     | U1158    |               | NOR2_X1   | 1.00000 | addressB[1] |            | 0.00803 | 0.00040 | 0.80040 | 
     | U1158    | A1 v -> ZN ^  | NOR2_X1   | 0.42790 | n874        |            | 0.01896 | 0.96890 | 1.76930 | 
     | U1125    |               | NAND2_X1  | 0.42790 | n874        |            | 0.01896 | 0.00090 | 1.77020 | 
     | U1125    | A1 ^ -> ZN v  | NAND2_X1  | 0.19810 | n578        |            | 0.03166 | 0.37270 | 2.14290 | 
     | U824     |               | OAI221_X1 | 0.19810 | n578        |            | 0.03166 | 0.00110 | 2.14400 | 
     | U824     | B2 v -> ZN ^  | OAI221_X1 | 0.14460 | n565        |            | 0.00268 | 0.28590 | 2.42990 | 
     | U819     |               | NOR4_X1   | 0.14460 | n565        |            | 0.00268 | 0.00010 | 2.43000 | 
     | U819     | A2 ^ -> ZN v  | NOR4_X1   | 0.05100 | n563        |            | 0.00360 | 0.07320 | 2.50320 | 
     | U818     |               | NAND2_X1  | 0.05100 | n563        |            | 0.00360 | 0.00020 | 2.50340 | 
     | U818     | A2 v -> ZN ^  | NAND2_X1  | 0.09500 | outB[9]     |            | 0.00941 | 0.13840 | 2.64180 | 
     |          |               | RegFile   | 0.09500 | outB[9]     |            | 0.00941 | 0.00070 | 2.64250 | 
     +---------------------------------------------------------------------------------------------------------+ 
Path 10: MET Late External Delay Assertion 
Endpoint:   outB[9]     (^) checked with  leading edge of 'CLK'
Beginpoint: addressB[1] (v) triggered by  leading edge of 'CLK'
Other End Arrival Time        0.00000
- External Delay              0.80000
+ Phase Shift                 25.00000
= Required Time               24.20000
- Arrival Time                2.63601
= Slack Time                  21.56400
     Clock Rise Edge                    0.00000
     + Input Delay                      0.80000
     = Beginpoint Arrival Time          0.80000
     +---------------------------------------------------------------------------------------------------------+ 
     | Instance |      Arc      |   Cell    |  Slew   |     Net     |    Arc     |  Load   |  Delay  | Arrival | 
     |          |               |           |         |             | Annotation |         |         |  Time   | 
     |----------+---------------+-----------+---------+-------------+------------+---------+---------+---------| 
     |          | addressB[1] v |           | 1.00000 | addressB[1] |            | 0.00803 |         | 0.80000 | 
     | U1169    |               | NOR2_X1   | 1.00000 | addressB[1] |            | 0.00803 | 0.00050 | 0.80050 | 
     | U1169    | A2 v -> ZN ^  | NOR2_X1   | 0.41870 | n877        |            | 0.02009 | 0.93390 | 1.73440 | 
     | U1128    |               | AND2_X1   | 0.41870 | n877        |            | 0.02009 | 0.00130 | 1.73570 | 
     | U1128    | A1 ^ -> ZN ^  | AND2_X1   | 0.26350 | n587        |            | 0.03121 | 0.44020 | 2.17590 | 
     | U827     |               | AOI22_X1  | 0.26350 | n587        |            | 0.03121 | 0.00150 | 2.17740 | 
     | U827     | B1 ^ -> ZN v  | AOI22_X1  | 0.08020 | n585        |            | 0.00240 | 0.12170 | 2.29910 | 
     | U826     |               | OAI221_X1 | 0.08020 | n585        |            | 0.00240 | 0.00010 | 2.29920 | 
     | U826     | A v -> ZN ^   | OAI221_X1 | 0.16950 | n564        |            | 0.00403 | 0.12660 | 2.42580 | 
     | U819     |               | NOR4_X1   | 0.16950 | n564        |            | 0.00403 | 0.00030 | 2.42610 | 
     | U819     | A1 ^ -> ZN v  | NOR4_X1   | 0.05100 | n563        |            | 0.00360 | 0.07060 | 2.49670 | 
     | U818     |               | NAND2_X1  | 0.05100 | n563        |            | 0.00360 | 0.00020 | 2.49690 | 
     | U818     | A2 v -> ZN ^  | NAND2_X1  | 0.09500 | outB[9]     |            | 0.00941 | 0.13840 | 2.63531 | 
     |          |               | RegFile   | 0.09500 | outB[9]     |            | 0.00941 | 0.00070 | 2.63601 | 
     +---------------------------------------------------------------------------------------------------------+ 

