[INF:CM0023] Creating log file ../../build/regression/IfElseGen/slpp_all/surelog.log.

LIB:  work
FILE: dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<145> s<144> l<1:1> el<1:0>
n<> u<2> t<Module_keyword> p<6> s<3> l<1:1> el<1:7>
n<GOOD1> u<3> t<StringConst> p<6> s<5> l<1:8> el<1:13>
n<> u<4> t<Port> p<5> l<1:14> el<1:14>
n<> u<5> t<List_of_ports> p<6> c<4> l<1:13> el<1:15>
n<> u<6> t<Module_nonansi_header> p<7> c<2> l<1:1> el<1:16>
n<> u<7> t<Module_declaration> p<8> c<6> l<1:1> el<2:10>
n<> u<8> t<Description> p<144> c<7> s<15> l<1:1> el<2:10>
n<> u<9> t<Module_keyword> p<13> s<10> l<4:1> el<4:7>
n<GOOD2> u<10> t<StringConst> p<13> s<12> l<4:8> el<4:13>
n<> u<11> t<Port> p<12> l<4:14> el<4:14>
n<> u<12> t<List_of_ports> p<13> c<11> l<4:13> el<4:15>
n<> u<13> t<Module_nonansi_header> p<14> c<9> l<4:1> el<4:16>
n<> u<14> t<Module_declaration> p<15> c<13> l<4:1> el<5:10>
n<> u<15> t<Description> p<144> c<14> s<79> l<4:1> el<5:10>
n<> u<16> t<Module_keyword> p<20> s<17> l<7:1> el<7:7>
n<dut1> u<17> t<StringConst> p<20> s<19> l<7:8> el<7:12>
n<> u<18> t<Port> p<19> l<7:14> el<7:14>
n<> u<19> t<List_of_ports> p<20> c<18> l<7:13> el<7:15>
n<> u<20> t<Module_nonansi_header> p<78> c<16> s<39> l<7:1> el<7:16>
n<> u<21> t<IntVec_TypeBit> p<22> l<8:12> el<8:15>
n<> u<22> t<Data_type> p<23> c<21> l<8:12> el<8:15>
n<> u<23> t<Data_type_or_implicit> p<33> c<22> s<32> l<8:12> el<8:15>
n<HasSndScratch> u<24> t<StringConst> p<31> s<30> l<8:25> el<8:38>
n<> u<25> t<Number_1Tickb1> p<26> l<8:42> el<8:46>
n<> u<26> t<Primary_literal> p<27> c<25> l<8:42> el<8:46>
n<> u<27> t<Constant_primary> p<28> c<26> l<8:42> el<8:46>
n<> u<28> t<Constant_expression> p<29> c<27> l<8:42> el<8:46>
n<> u<29> t<Constant_mintypmax_expression> p<30> c<28> l<8:42> el<8:46>
n<> u<30> t<Constant_param_expression> p<31> c<29> l<8:42> el<8:46>
n<> u<31> t<Param_assignment> p<32> c<24> l<8:25> el<8:46>
n<> u<32> t<List_of_param_assignments> p<33> c<31> l<8:25> el<8:46>
n<> u<33> t<Local_parameter_declaration> p<34> c<23> l<8:1> el<8:46>
n<> u<34> t<Package_or_generate_item_declaration> p<35> c<33> l<8:1> el<8:47>
n<> u<35> t<Module_or_generate_item_declaration> p<36> c<34> l<8:1> el<8:47>
n<> u<36> t<Module_common_item> p<37> c<35> l<8:1> el<8:47>
n<> u<37> t<Module_or_generate_item> p<38> c<36> l<8:1> el<8:47>
n<> u<38> t<Non_port_module_item> p<39> c<37> l<8:1> el<8:47>
n<> u<39> t<Module_item> p<78> c<38> s<77> l<8:1> el<8:47>
n<HasSndScratch> u<40> t<StringConst> p<41> l<9:5> el<9:18>
n<> u<41> t<Primary_literal> p<42> c<40> l<9:5> el<9:18>
n<> u<42> t<Constant_primary> p<43> c<41> l<9:5> el<9:18>
n<> u<43> t<Constant_expression> p<72> c<42> s<56> l<9:5> el<9:18>
n<gen_rom_snd_scratch> u<44> t<StringConst> p<56> s<54> l<9:28> el<9:47>
n<GOOD1> u<45> t<StringConst> p<51> s<50> l<10:3> el<10:8>
n<cond_module> u<46> t<StringConst> p<47> l<10:9> el<10:20>
n<> u<47> t<Name_of_instance> p<50> c<46> s<49> l<10:9> el<10:20>
n<> u<48> t<Ordered_port_connection> p<49> l<10:21> el<10:21>
n<> u<49> t<List_of_port_connections> p<50> c<48> l<10:21> el<10:21>
n<> u<50> t<Hierarchical_instance> p<51> c<47> l<10:9> el<10:22>
n<> u<51> t<Module_instantiation> p<52> c<45> l<10:3> el<10:23>
n<> u<52> t<Module_or_generate_item> p<53> c<51> l<10:3> el<10:23>
n<> u<53> t<Generate_item> p<54> c<52> l<10:3> el<10:23>
n<> u<54> t<Generate_block> p<56> c<53> s<55> l<10:3> el<10:23>
n<> u<55> t<End> p<56> l<11:1> el<11:4>
n<> u<56> t<Generate_block> p<72> c<44> s<71> l<9:20> el<11:4>
n<gen_rom_one_scratch> u<57> t<StringConst> p<69> s<67> l<11:18> el<11:37>
n<BAD1> u<58> t<StringConst> p<64> s<63> l<12:3> el<12:7>
n<cond_module> u<59> t<StringConst> p<60> l<12:8> el<12:19>
n<> u<60> t<Name_of_instance> p<63> c<59> s<62> l<12:8> el<12:19>
n<> u<61> t<Ordered_port_connection> p<62> l<12:20> el<12:20>
n<> u<62> t<List_of_port_connections> p<63> c<61> l<12:20> el<12:20>
n<> u<63> t<Hierarchical_instance> p<64> c<60> l<12:8> el<12:21>
n<> u<64> t<Module_instantiation> p<65> c<58> l<12:3> el<12:22>
n<> u<65> t<Module_or_generate_item> p<66> c<64> l<12:3> el<12:22>
n<> u<66> t<Generate_item> p<67> c<65> l<12:3> el<12:22>
n<> u<67> t<Generate_block> p<69> c<66> s<68> l<12:3> el<12:22>
n<> u<68> t<End> p<69> l<13:1> el<13:4>
n<> u<69> t<Generate_block> p<72> c<57> l<11:10> el<13:4>
n<> u<70> t<IF> p<72> s<43> l<9:1> el<9:3>
n<> u<71> t<Else> p<72> s<69> l<11:5> el<11:9>
n<> u<72> t<If_generate_construct> p<73> c<70> l<9:1> el<13:4>
n<> u<73> t<Conditional_generate_construct> p<74> c<72> l<9:1> el<13:4>
n<> u<74> t<Module_common_item> p<75> c<73> l<9:1> el<13:4>
n<> u<75> t<Module_or_generate_item> p<76> c<74> l<9:1> el<13:4>
n<> u<76> t<Non_port_module_item> p<77> c<75> l<9:1> el<13:4>
n<> u<77> t<Module_item> p<78> c<76> l<9:1> el<13:4>
n<> u<78> t<Module_declaration> p<79> c<20> l<7:1> el<14:10>
n<> u<79> t<Description> p<144> c<78> s<143> l<7:1> el<14:10>
n<> u<80> t<Module_keyword> p<84> s<81> l<17:1> el<17:7>
n<dut2> u<81> t<StringConst> p<84> s<83> l<17:8> el<17:12>
n<> u<82> t<Port> p<83> l<17:14> el<17:14>
n<> u<83> t<List_of_ports> p<84> c<82> l<17:13> el<17:15>
n<> u<84> t<Module_nonansi_header> p<142> c<80> s<103> l<17:1> el<17:16>
n<> u<85> t<IntVec_TypeBit> p<86> l<18:12> el<18:15>
n<> u<86> t<Data_type> p<87> c<85> l<18:12> el<18:15>
n<> u<87> t<Data_type_or_implicit> p<97> c<86> s<96> l<18:12> el<18:15>
n<HasSndScratch> u<88> t<StringConst> p<95> s<94> l<18:25> el<18:38>
n<> u<89> t<Number_1Tickb0> p<90> l<18:42> el<18:46>
n<> u<90> t<Primary_literal> p<91> c<89> l<18:42> el<18:46>
n<> u<91> t<Constant_primary> p<92> c<90> l<18:42> el<18:46>
n<> u<92> t<Constant_expression> p<93> c<91> l<18:42> el<18:46>
n<> u<93> t<Constant_mintypmax_expression> p<94> c<92> l<18:42> el<18:46>
n<> u<94> t<Constant_param_expression> p<95> c<93> l<18:42> el<18:46>
n<> u<95> t<Param_assignment> p<96> c<88> l<18:25> el<18:46>
n<> u<96> t<List_of_param_assignments> p<97> c<95> l<18:25> el<18:46>
n<> u<97> t<Local_parameter_declaration> p<98> c<87> l<18:1> el<18:46>
n<> u<98> t<Package_or_generate_item_declaration> p<99> c<97> l<18:1> el<18:47>
n<> u<99> t<Module_or_generate_item_declaration> p<100> c<98> l<18:1> el<18:47>
n<> u<100> t<Module_common_item> p<101> c<99> l<18:1> el<18:47>
n<> u<101> t<Module_or_generate_item> p<102> c<100> l<18:1> el<18:47>
n<> u<102> t<Non_port_module_item> p<103> c<101> l<18:1> el<18:47>
n<> u<103> t<Module_item> p<142> c<102> s<141> l<18:1> el<18:47>
n<HasSndScratch> u<104> t<StringConst> p<105> l<19:5> el<19:18>
n<> u<105> t<Primary_literal> p<106> c<104> l<19:5> el<19:18>
n<> u<106> t<Constant_primary> p<107> c<105> l<19:5> el<19:18>
n<> u<107> t<Constant_expression> p<136> c<106> s<120> l<19:5> el<19:18>
n<gen_rom_snd_scratch> u<108> t<StringConst> p<120> s<118> l<19:28> el<19:47>
n<BAD2> u<109> t<StringConst> p<115> s<114> l<20:3> el<20:7>
n<cond_module> u<110> t<StringConst> p<111> l<20:8> el<20:19>
n<> u<111> t<Name_of_instance> p<114> c<110> s<113> l<20:8> el<20:19>
n<> u<112> t<Ordered_port_connection> p<113> l<20:20> el<20:20>
n<> u<113> t<List_of_port_connections> p<114> c<112> l<20:20> el<20:20>
n<> u<114> t<Hierarchical_instance> p<115> c<111> l<20:8> el<20:21>
n<> u<115> t<Module_instantiation> p<116> c<109> l<20:3> el<20:22>
n<> u<116> t<Module_or_generate_item> p<117> c<115> l<20:3> el<20:22>
n<> u<117> t<Generate_item> p<118> c<116> l<20:3> el<20:22>
n<> u<118> t<Generate_block> p<120> c<117> s<119> l<20:3> el<20:22>
n<> u<119> t<End> p<120> l<21:1> el<21:4>
n<> u<120> t<Generate_block> p<136> c<108> s<135> l<19:20> el<21:4>
n<gen_rom_one_scratch> u<121> t<StringConst> p<133> s<131> l<21:18> el<21:37>
n<GOOD2> u<122> t<StringConst> p<128> s<127> l<22:3> el<22:8>
n<cond_module> u<123> t<StringConst> p<124> l<22:9> el<22:20>
n<> u<124> t<Name_of_instance> p<127> c<123> s<126> l<22:9> el<22:20>
n<> u<125> t<Ordered_port_connection> p<126> l<22:21> el<22:21>
n<> u<126> t<List_of_port_connections> p<127> c<125> l<22:21> el<22:21>
n<> u<127> t<Hierarchical_instance> p<128> c<124> l<22:9> el<22:22>
n<> u<128> t<Module_instantiation> p<129> c<122> l<22:3> el<22:23>
n<> u<129> t<Module_or_generate_item> p<130> c<128> l<22:3> el<22:23>
n<> u<130> t<Generate_item> p<131> c<129> l<22:3> el<22:23>
n<> u<131> t<Generate_block> p<133> c<130> s<132> l<22:3> el<22:23>
n<> u<132> t<End> p<133> l<23:1> el<23:4>
n<> u<133> t<Generate_block> p<136> c<121> l<21:10> el<23:4>
n<> u<134> t<IF> p<136> s<107> l<19:1> el<19:3>
n<> u<135> t<Else> p<136> s<133> l<21:5> el<21:9>
n<> u<136> t<If_generate_construct> p<137> c<134> l<19:1> el<23:4>
n<> u<137> t<Conditional_generate_construct> p<138> c<136> l<19:1> el<23:4>
n<> u<138> t<Module_common_item> p<139> c<137> l<19:1> el<23:4>
n<> u<139> t<Module_or_generate_item> p<140> c<138> l<19:1> el<23:4>
n<> u<140> t<Non_port_module_item> p<141> c<139> l<19:1> el<23:4>
n<> u<141> t<Module_item> p<142> c<140> l<19:1> el<23:4>
n<> u<142> t<Module_declaration> p<143> c<84> l<17:1> el<24:10>
n<> u<143> t<Description> p<144> c<142> l<17:1> el<24:10>
n<> u<144> t<Source_text> p<145> c<8> l<1:1> el<24:10>
n<> u<145> t<Top_level_rule> c<1> l<1:1> el<25:1>
[WRN:PA0205] dut.sv:1:1: No timescale set for "GOOD1".

[WRN:PA0205] dut.sv:4:1: No timescale set for "GOOD2".

[WRN:PA0205] dut.sv:7:1: No timescale set for "dut1".

[WRN:PA0205] dut.sv:17:1: No timescale set for "dut2".

[INF:CP0300] Compilation...

[INF:CP0303] dut.sv:1:1: Compile module "work@GOOD1".

[INF:CP0303] dut.sv:4:1: Compile module "work@GOOD2".

[INF:CP0303] dut.sv:7:1: Compile module "work@dut1".

[INF:CP0303] dut.sv:17:1: Compile module "work@dut2".

[INF:EL0526] Design Elaboration...

[INF:CP0335] dut.sv:9:1: Compile generate block "work@dut1.gen_rom_snd_scratch".

[INF:CP0335] dut.sv:21:10: Compile generate block "work@dut2.gen_rom_one_scratch".

[NTE:EL0503] dut.sv:7:1: Top level module "work@dut1".

[NTE:EL0503] dut.sv:17:1: Top level module "work@dut2".

[NTE:EL0504] Multiple top level modules in design.

[NTE:EL0508] Nb Top level modules: 2.

[NTE:EL0509] Max instance depth: 3.

[NTE:EL0510] Nb instances: 4.

[NTE:EL0511] Nb leaf instances: 2.

[INF:UH0706] Creating UHDM Model...

[INF:UH0707] Elaborating UHDM...

[INF:UH0708] Writing UHDM DB: ../../build/regression/IfElseGen/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ../../build/regression/IfElseGen/slpp_all/surelog.uhdm.chk.html ...

[INF:UH0710] Loading UHDM DB: ../../build/regression/IfElseGen/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@dut1)
|vpiElaborated:1
|vpiName:work@dut1
|uhdmallModules:
\_module: work@GOOD1 (work@GOOD1) dut.sv:1:1: , endln:2:10, parent:work@dut1
  |vpiFullName:work@GOOD1
  |vpiDefName:work@GOOD1
|uhdmallModules:
\_module: work@GOOD2 (work@GOOD2) dut.sv:4:1: , endln:5:10, parent:work@dut1
  |vpiFullName:work@GOOD2
  |vpiDefName:work@GOOD2
|uhdmallModules:
\_module: work@dut1 (work@dut1) dut.sv:7:1: , endln:14:10, parent:work@dut1
  |vpiFullName:work@dut1
  |vpiParameter:
  \_parameter: (work@dut1.HasSndScratch), line:8:25, endln:8:38, parent:work@dut1
    |BIN:1
    |vpiTypespec:
    \_bit_typespec: , line:8:12, endln:8:15, parent:work@dut1.HasSndScratch
    |vpiLocalParam:1
    |vpiName:HasSndScratch
    |vpiFullName:work@dut1.HasSndScratch
  |vpiParamAssign:
  \_param_assign: , line:8:25, endln:8:46, parent:work@dut1
    |vpiRhs:
    \_constant: , line:8:42, endln:8:46
      |vpiDecompile:1'b1
      |vpiSize:1
      |BIN:1
      |vpiTypespec:
      \_bit_typespec: , line:8:12, endln:8:15, parent:work@dut1.HasSndScratch
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@dut1.HasSndScratch), line:8:25, endln:8:38, parent:work@dut1
  |vpiDefName:work@dut1
|uhdmallModules:
\_module: work@dut2 (work@dut2) dut.sv:17:1: , endln:24:10, parent:work@dut1
  |vpiFullName:work@dut2
  |vpiParameter:
  \_parameter: (work@dut2.HasSndScratch), line:18:25, endln:18:38, parent:work@dut2
    |BIN:0
    |vpiTypespec:
    \_bit_typespec: , line:18:12, endln:18:15, parent:work@dut2.HasSndScratch
    |vpiLocalParam:1
    |vpiName:HasSndScratch
    |vpiFullName:work@dut2.HasSndScratch
  |vpiParamAssign:
  \_param_assign: , line:18:25, endln:18:46, parent:work@dut2
    |vpiRhs:
    \_constant: , line:18:42, endln:18:46
      |vpiDecompile:1'b0
      |vpiSize:1
      |BIN:0
      |vpiTypespec:
      \_bit_typespec: , line:18:12, endln:18:15, parent:work@dut2.HasSndScratch
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@dut2.HasSndScratch), line:18:25, endln:18:38, parent:work@dut2
  |vpiDefName:work@dut2
|uhdmtopModules:
\_module: work@dut1 (work@dut1) dut.sv:7:1: , endln:14:10
  |vpiName:work@dut1
  |vpiParameter:
  \_parameter: (work@dut1.HasSndScratch), line:8:25, endln:8:38, parent:work@dut1
    |BIN:1
    |vpiTypespec:
    \_bit_typespec: , line:8:12, endln:8:15, parent:work@dut1.HasSndScratch
    |vpiLocalParam:1
    |vpiName:HasSndScratch
    |vpiFullName:work@dut1.HasSndScratch
  |vpiParamAssign:
  \_param_assign: , line:8:25, endln:8:46, parent:work@dut1
    |vpiRhs:
    \_constant: , line:8:42, endln:8:46
      |vpiDecompile:1'b1
      |vpiSize:1
      |BIN:1
      |vpiTypespec:
      \_bit_typespec: , line:8:12, endln:8:15, parent:work@dut1.HasSndScratch
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@dut1.HasSndScratch), line:8:25, endln:8:38, parent:work@dut1
  |vpiDefName:work@dut1
  |vpiTop:1
  |vpiTopModule:1
  |vpiGenScopeArray:
  \_gen_scope_array: (work@dut1.gen_rom_snd_scratch), line:9:1, endln:13:4, parent:work@dut1
    |vpiName:gen_rom_snd_scratch
    |vpiFullName:work@dut1.gen_rom_snd_scratch
    |vpiGenScope:
    \_gen_scope: (work@dut1.gen_rom_snd_scratch), parent:work@dut1.gen_rom_snd_scratch
      |vpiFullName:work@dut1.gen_rom_snd_scratch
      |vpiModule:
      \_module: work@GOOD1 (work@dut1.gen_rom_snd_scratch.cond_module) dut.sv:10:3: , endln:10:23, parent:work@dut1.gen_rom_snd_scratch
        |vpiName:cond_module
        |vpiFullName:work@dut1.gen_rom_snd_scratch.cond_module
        |vpiDefName:work@GOOD1
        |vpiDefFile:dut.sv
        |vpiDefLineNo:1
|uhdmtopModules:
\_module: work@dut2 (work@dut2) dut.sv:17:1: , endln:24:10
  |vpiName:work@dut2
  |vpiParameter:
  \_parameter: (work@dut2.HasSndScratch), line:18:25, endln:18:38, parent:work@dut2
    |BIN:0
    |vpiTypespec:
    \_bit_typespec: , line:18:12, endln:18:15, parent:work@dut2.HasSndScratch
    |vpiLocalParam:1
    |vpiName:HasSndScratch
    |vpiFullName:work@dut2.HasSndScratch
  |vpiParamAssign:
  \_param_assign: , line:18:25, endln:18:46, parent:work@dut2
    |vpiRhs:
    \_constant: , line:18:42, endln:18:46
      |vpiDecompile:1'b0
      |vpiSize:1
      |BIN:0
      |vpiTypespec:
      \_bit_typespec: , line:18:12, endln:18:15, parent:work@dut2.HasSndScratch
      |vpiConstType:3
    |vpiLhs:
    \_parameter: (work@dut2.HasSndScratch), line:18:25, endln:18:38, parent:work@dut2
  |vpiDefName:work@dut2
  |vpiTop:1
  |vpiTopModule:1
  |vpiGenScopeArray:
  \_gen_scope_array: (work@dut2.gen_rom_one_scratch), line:21:10, endln:23:4, parent:work@dut2
    |vpiName:gen_rom_one_scratch
    |vpiFullName:work@dut2.gen_rom_one_scratch
    |vpiGenScope:
    \_gen_scope: (work@dut2.gen_rom_one_scratch), parent:work@dut2.gen_rom_one_scratch
      |vpiFullName:work@dut2.gen_rom_one_scratch
      |vpiModule:
      \_module: work@GOOD2 (work@dut2.gen_rom_one_scratch.cond_module) dut.sv:22:3: , endln:22:23, parent:work@dut2.gen_rom_one_scratch
        |vpiName:cond_module
        |vpiFullName:work@dut2.gen_rom_one_scratch.cond_module
        |vpiDefName:work@GOOD2
        |vpiDefFile:dut.sv
        |vpiDefLineNo:4
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 4
[   NOTE] : 7


[roundtrip]: ${SURELOG_DIR}/tests/IfElseGen/dut.sv | ${SURELOG_DIR}/build/regression/IfElseGen/roundtrip/dut_000.sv | 10 | 24 | 

