Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Wed May 03 14:10:01 2017
| Host         : DESKTOP-PK5D2H9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file main_timing_summary_routed.rpt -rpx main_timing_summary_routed.rpx
| Design       : main
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 10 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 69 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     34.632        0.000                      0                  167        0.051        0.000                      0                  167        3.000        0.000                       0                    75  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                     Waveform(ns)       Period(ns)      Frequency(MHz)
-----                     ------------       ----------      --------------
clk                       {0.000 5.000}      10.000          100.000         
  clk_out1_pixelClkGen    {0.000 19.863}     39.725          25.173          
  clkfbout_pixelClkGen    {0.000 20.000}     40.000          25.000          
sys_clk_pin               {0.000 5.000}      10.000          100.000         
  clk_out1_pixelClkGen_1  {0.000 19.863}     39.725          25.173          
  clkfbout_pixelClkGen_1  {0.000 20.000}     40.000          25.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                         WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                         -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                         3.000        0.000                       0                     1  
  clk_out1_pixelClkGen         34.632        0.000                      0                  167        0.214        0.000                      0                  167       19.363        0.000                       0                    71  
  clkfbout_pixelClkGen                                                                                                                                                     37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                 3.000        0.000                       0                     1  
  clk_out1_pixelClkGen_1       34.648        0.000                      0                  167        0.214        0.000                      0                  167       19.363        0.000                       0                    71  
  clkfbout_pixelClkGen_1                                                                                                                                                   37.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock              To Clock                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------              --------                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_pixelClkGen_1  clk_out1_pixelClkGen         34.632        0.000                      0                  167        0.051        0.000                      0                  167  
clk_out1_pixelClkGen    clk_out1_pixelClkGen_1       34.632        0.000                      0                  167        0.051        0.000                      0                  167  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pixelClkGen
  To Clock:  clk_out1_pixelClkGen

Setup :            0  Failing Endpoints,  Worst Slack       34.632ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.632ns  (required time - arrival time)
  Source:                 inst_graphic/inst_vga/h_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/inst_vga/v_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_pixelClkGen rise@39.725ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        4.461ns  (logic 0.828ns (18.560%)  route 3.633ns (81.440%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 38.299 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          1.713    -0.827    inst_graphic/inst_vga/CLK
    SLICE_X85Y141        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y141        FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  inst_graphic/inst_vga/h_counter_reg[0]/Q
                         net (fo=7, routed)           0.879     0.508    inst_graphic/inst_vga/h_counter_reg__0[0]
    SLICE_X85Y141        LUT5 (Prop_lut5_I1_O)        0.124     0.632 f  inst_graphic/inst_vga/h_counter[9]_i_3/O
                         net (fo=5, routed)           0.834     1.466    inst_graphic/inst_vga/h_counter[9]_i_3_n_0
    SLICE_X86Y141        LUT6 (Prop_lut6_I5_O)        0.124     1.590 r  inst_graphic/inst_vga/h_counter[9]_i_1/O
                         net (fo=21, routed)          0.945     2.535    inst_graphic/inst_vga/eqOp3_in
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.124     2.659 r  inst_graphic/inst_vga/v_counter[9]_i_1/O
                         net (fo=10, routed)          0.976     3.634    inst_graphic/inst_vga/v_counter0
    SLICE_X86Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          1.595    38.299    inst_graphic/inst_vga/CLK
    SLICE_X86Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[6]/C
                         clock pessimism              0.560    38.859    
                         clock uncertainty           -0.164    38.695    
    SLICE_X86Y142        FDRE (Setup_fdre_C_R)       -0.429    38.266    inst_graphic/inst_vga/v_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         38.266    
                         arrival time                          -3.634    
  -------------------------------------------------------------------
                         slack                                 34.632    

Slack (MET) :             34.632ns  (required time - arrival time)
  Source:                 inst_graphic/inst_vga/h_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/inst_vga/v_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_pixelClkGen rise@39.725ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        4.461ns  (logic 0.828ns (18.560%)  route 3.633ns (81.440%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 38.299 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          1.713    -0.827    inst_graphic/inst_vga/CLK
    SLICE_X85Y141        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y141        FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  inst_graphic/inst_vga/h_counter_reg[0]/Q
                         net (fo=7, routed)           0.879     0.508    inst_graphic/inst_vga/h_counter_reg__0[0]
    SLICE_X85Y141        LUT5 (Prop_lut5_I1_O)        0.124     0.632 f  inst_graphic/inst_vga/h_counter[9]_i_3/O
                         net (fo=5, routed)           0.834     1.466    inst_graphic/inst_vga/h_counter[9]_i_3_n_0
    SLICE_X86Y141        LUT6 (Prop_lut6_I5_O)        0.124     1.590 r  inst_graphic/inst_vga/h_counter[9]_i_1/O
                         net (fo=21, routed)          0.945     2.535    inst_graphic/inst_vga/eqOp3_in
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.124     2.659 r  inst_graphic/inst_vga/v_counter[9]_i_1/O
                         net (fo=10, routed)          0.976     3.634    inst_graphic/inst_vga/v_counter0
    SLICE_X86Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          1.595    38.299    inst_graphic/inst_vga/CLK
    SLICE_X86Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[7]/C
                         clock pessimism              0.560    38.859    
                         clock uncertainty           -0.164    38.695    
    SLICE_X86Y142        FDRE (Setup_fdre_C_R)       -0.429    38.266    inst_graphic/inst_vga/v_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         38.266    
                         arrival time                          -3.634    
  -------------------------------------------------------------------
                         slack                                 34.632    

Slack (MET) :             34.632ns  (required time - arrival time)
  Source:                 inst_graphic/inst_vga/h_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/inst_vga/v_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_pixelClkGen rise@39.725ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        4.461ns  (logic 0.828ns (18.560%)  route 3.633ns (81.440%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 38.299 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          1.713    -0.827    inst_graphic/inst_vga/CLK
    SLICE_X85Y141        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y141        FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  inst_graphic/inst_vga/h_counter_reg[0]/Q
                         net (fo=7, routed)           0.879     0.508    inst_graphic/inst_vga/h_counter_reg__0[0]
    SLICE_X85Y141        LUT5 (Prop_lut5_I1_O)        0.124     0.632 f  inst_graphic/inst_vga/h_counter[9]_i_3/O
                         net (fo=5, routed)           0.834     1.466    inst_graphic/inst_vga/h_counter[9]_i_3_n_0
    SLICE_X86Y141        LUT6 (Prop_lut6_I5_O)        0.124     1.590 r  inst_graphic/inst_vga/h_counter[9]_i_1/O
                         net (fo=21, routed)          0.945     2.535    inst_graphic/inst_vga/eqOp3_in
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.124     2.659 r  inst_graphic/inst_vga/v_counter[9]_i_1/O
                         net (fo=10, routed)          0.976     3.634    inst_graphic/inst_vga/v_counter0
    SLICE_X86Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          1.595    38.299    inst_graphic/inst_vga/CLK
    SLICE_X86Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[8]/C
                         clock pessimism              0.560    38.859    
                         clock uncertainty           -0.164    38.695    
    SLICE_X86Y142        FDRE (Setup_fdre_C_R)       -0.429    38.266    inst_graphic/inst_vga/v_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         38.266    
                         arrival time                          -3.634    
  -------------------------------------------------------------------
                         slack                                 34.632    

Slack (MET) :             34.632ns  (required time - arrival time)
  Source:                 inst_graphic/inst_vga/h_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/inst_vga/v_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_pixelClkGen rise@39.725ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        4.461ns  (logic 0.828ns (18.560%)  route 3.633ns (81.440%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 38.299 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          1.713    -0.827    inst_graphic/inst_vga/CLK
    SLICE_X85Y141        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y141        FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  inst_graphic/inst_vga/h_counter_reg[0]/Q
                         net (fo=7, routed)           0.879     0.508    inst_graphic/inst_vga/h_counter_reg__0[0]
    SLICE_X85Y141        LUT5 (Prop_lut5_I1_O)        0.124     0.632 f  inst_graphic/inst_vga/h_counter[9]_i_3/O
                         net (fo=5, routed)           0.834     1.466    inst_graphic/inst_vga/h_counter[9]_i_3_n_0
    SLICE_X86Y141        LUT6 (Prop_lut6_I5_O)        0.124     1.590 r  inst_graphic/inst_vga/h_counter[9]_i_1/O
                         net (fo=21, routed)          0.945     2.535    inst_graphic/inst_vga/eqOp3_in
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.124     2.659 r  inst_graphic/inst_vga/v_counter[9]_i_1/O
                         net (fo=10, routed)          0.976     3.634    inst_graphic/inst_vga/v_counter0
    SLICE_X86Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          1.595    38.299    inst_graphic/inst_vga/CLK
    SLICE_X86Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[9]/C
                         clock pessimism              0.560    38.859    
                         clock uncertainty           -0.164    38.695    
    SLICE_X86Y142        FDRE (Setup_fdre_C_R)       -0.429    38.266    inst_graphic/inst_vga/v_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         38.266    
                         arrival time                          -3.634    
  -------------------------------------------------------------------
                         slack                                 34.632    

Slack (MET) :             34.888ns  (required time - arrival time)
  Source:                 inst_graphic/inst_vga/h_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/inst_vga/v_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_pixelClkGen rise@39.725ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        4.125ns  (logic 0.828ns (20.074%)  route 3.297ns (79.926%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 38.297 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          1.713    -0.827    inst_graphic/inst_vga/CLK
    SLICE_X85Y141        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y141        FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  inst_graphic/inst_vga/h_counter_reg[0]/Q
                         net (fo=7, routed)           0.879     0.508    inst_graphic/inst_vga/h_counter_reg__0[0]
    SLICE_X85Y141        LUT5 (Prop_lut5_I1_O)        0.124     0.632 f  inst_graphic/inst_vga/h_counter[9]_i_3/O
                         net (fo=5, routed)           0.834     1.466    inst_graphic/inst_vga/h_counter[9]_i_3_n_0
    SLICE_X86Y141        LUT6 (Prop_lut6_I5_O)        0.124     1.590 r  inst_graphic/inst_vga/h_counter[9]_i_1/O
                         net (fo=21, routed)          0.945     2.535    inst_graphic/inst_vga/eqOp3_in
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.124     2.659 r  inst_graphic/inst_vga/v_counter[9]_i_1/O
                         net (fo=10, routed)          0.639     3.298    inst_graphic/inst_vga/v_counter0
    SLICE_X84Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          1.593    38.297    inst_graphic/inst_vga/CLK
    SLICE_X84Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[0]/C
                         clock pessimism              0.576    38.873    
                         clock uncertainty           -0.164    38.709    
    SLICE_X84Y142        FDRE (Setup_fdre_C_R)       -0.524    38.185    inst_graphic/inst_vga/v_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         38.185    
                         arrival time                          -3.298    
  -------------------------------------------------------------------
                         slack                                 34.888    

Slack (MET) :             34.888ns  (required time - arrival time)
  Source:                 inst_graphic/inst_vga/h_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/inst_vga/v_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_pixelClkGen rise@39.725ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        4.125ns  (logic 0.828ns (20.074%)  route 3.297ns (79.926%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 38.297 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          1.713    -0.827    inst_graphic/inst_vga/CLK
    SLICE_X85Y141        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y141        FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  inst_graphic/inst_vga/h_counter_reg[0]/Q
                         net (fo=7, routed)           0.879     0.508    inst_graphic/inst_vga/h_counter_reg__0[0]
    SLICE_X85Y141        LUT5 (Prop_lut5_I1_O)        0.124     0.632 f  inst_graphic/inst_vga/h_counter[9]_i_3/O
                         net (fo=5, routed)           0.834     1.466    inst_graphic/inst_vga/h_counter[9]_i_3_n_0
    SLICE_X86Y141        LUT6 (Prop_lut6_I5_O)        0.124     1.590 r  inst_graphic/inst_vga/h_counter[9]_i_1/O
                         net (fo=21, routed)          0.945     2.535    inst_graphic/inst_vga/eqOp3_in
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.124     2.659 r  inst_graphic/inst_vga/v_counter[9]_i_1/O
                         net (fo=10, routed)          0.639     3.298    inst_graphic/inst_vga/v_counter0
    SLICE_X84Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          1.593    38.297    inst_graphic/inst_vga/CLK
    SLICE_X84Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[1]/C
                         clock pessimism              0.576    38.873    
                         clock uncertainty           -0.164    38.709    
    SLICE_X84Y142        FDRE (Setup_fdre_C_R)       -0.524    38.185    inst_graphic/inst_vga/v_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         38.185    
                         arrival time                          -3.298    
  -------------------------------------------------------------------
                         slack                                 34.888    

Slack (MET) :             34.888ns  (required time - arrival time)
  Source:                 inst_graphic/inst_vga/h_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/inst_vga/v_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_pixelClkGen rise@39.725ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        4.125ns  (logic 0.828ns (20.074%)  route 3.297ns (79.926%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 38.297 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          1.713    -0.827    inst_graphic/inst_vga/CLK
    SLICE_X85Y141        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y141        FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  inst_graphic/inst_vga/h_counter_reg[0]/Q
                         net (fo=7, routed)           0.879     0.508    inst_graphic/inst_vga/h_counter_reg__0[0]
    SLICE_X85Y141        LUT5 (Prop_lut5_I1_O)        0.124     0.632 f  inst_graphic/inst_vga/h_counter[9]_i_3/O
                         net (fo=5, routed)           0.834     1.466    inst_graphic/inst_vga/h_counter[9]_i_3_n_0
    SLICE_X86Y141        LUT6 (Prop_lut6_I5_O)        0.124     1.590 r  inst_graphic/inst_vga/h_counter[9]_i_1/O
                         net (fo=21, routed)          0.945     2.535    inst_graphic/inst_vga/eqOp3_in
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.124     2.659 r  inst_graphic/inst_vga/v_counter[9]_i_1/O
                         net (fo=10, routed)          0.639     3.298    inst_graphic/inst_vga/v_counter0
    SLICE_X84Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          1.593    38.297    inst_graphic/inst_vga/CLK
    SLICE_X84Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[2]/C
                         clock pessimism              0.576    38.873    
                         clock uncertainty           -0.164    38.709    
    SLICE_X84Y142        FDRE (Setup_fdre_C_R)       -0.524    38.185    inst_graphic/inst_vga/v_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         38.185    
                         arrival time                          -3.298    
  -------------------------------------------------------------------
                         slack                                 34.888    

Slack (MET) :             34.888ns  (required time - arrival time)
  Source:                 inst_graphic/inst_vga/h_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/inst_vga/v_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_pixelClkGen rise@39.725ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        4.125ns  (logic 0.828ns (20.074%)  route 3.297ns (79.926%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 38.297 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          1.713    -0.827    inst_graphic/inst_vga/CLK
    SLICE_X85Y141        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y141        FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  inst_graphic/inst_vga/h_counter_reg[0]/Q
                         net (fo=7, routed)           0.879     0.508    inst_graphic/inst_vga/h_counter_reg__0[0]
    SLICE_X85Y141        LUT5 (Prop_lut5_I1_O)        0.124     0.632 f  inst_graphic/inst_vga/h_counter[9]_i_3/O
                         net (fo=5, routed)           0.834     1.466    inst_graphic/inst_vga/h_counter[9]_i_3_n_0
    SLICE_X86Y141        LUT6 (Prop_lut6_I5_O)        0.124     1.590 r  inst_graphic/inst_vga/h_counter[9]_i_1/O
                         net (fo=21, routed)          0.945     2.535    inst_graphic/inst_vga/eqOp3_in
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.124     2.659 r  inst_graphic/inst_vga/v_counter[9]_i_1/O
                         net (fo=10, routed)          0.639     3.298    inst_graphic/inst_vga/v_counter0
    SLICE_X84Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          1.593    38.297    inst_graphic/inst_vga/CLK
    SLICE_X84Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[3]/C
                         clock pessimism              0.576    38.873    
                         clock uncertainty           -0.164    38.709    
    SLICE_X84Y142        FDRE (Setup_fdre_C_R)       -0.524    38.185    inst_graphic/inst_vga/v_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         38.185    
                         arrival time                          -3.298    
  -------------------------------------------------------------------
                         slack                                 34.888    

Slack (MET) :             34.983ns  (required time - arrival time)
  Source:                 inst_graphic/inst_vga/h_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/inst_vga/v_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_pixelClkGen rise@39.725ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        4.125ns  (logic 0.828ns (20.074%)  route 3.297ns (79.926%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 38.297 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          1.713    -0.827    inst_graphic/inst_vga/CLK
    SLICE_X85Y141        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y141        FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  inst_graphic/inst_vga/h_counter_reg[0]/Q
                         net (fo=7, routed)           0.879     0.508    inst_graphic/inst_vga/h_counter_reg__0[0]
    SLICE_X85Y141        LUT5 (Prop_lut5_I1_O)        0.124     0.632 f  inst_graphic/inst_vga/h_counter[9]_i_3/O
                         net (fo=5, routed)           0.834     1.466    inst_graphic/inst_vga/h_counter[9]_i_3_n_0
    SLICE_X86Y141        LUT6 (Prop_lut6_I5_O)        0.124     1.590 r  inst_graphic/inst_vga/h_counter[9]_i_1/O
                         net (fo=21, routed)          0.945     2.535    inst_graphic/inst_vga/eqOp3_in
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.124     2.659 r  inst_graphic/inst_vga/v_counter[9]_i_1/O
                         net (fo=10, routed)          0.639     3.298    inst_graphic/inst_vga/v_counter0
    SLICE_X85Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          1.593    38.297    inst_graphic/inst_vga/CLK
    SLICE_X85Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[4]/C
                         clock pessimism              0.576    38.873    
                         clock uncertainty           -0.164    38.709    
    SLICE_X85Y142        FDRE (Setup_fdre_C_R)       -0.429    38.280    inst_graphic/inst_vga/v_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         38.280    
                         arrival time                          -3.298    
  -------------------------------------------------------------------
                         slack                                 34.983    

Slack (MET) :             34.983ns  (required time - arrival time)
  Source:                 inst_graphic/inst_vga/h_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/inst_vga/v_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_pixelClkGen rise@39.725ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        4.125ns  (logic 0.828ns (20.074%)  route 3.297ns (79.926%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 38.297 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          1.713    -0.827    inst_graphic/inst_vga/CLK
    SLICE_X85Y141        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y141        FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  inst_graphic/inst_vga/h_counter_reg[0]/Q
                         net (fo=7, routed)           0.879     0.508    inst_graphic/inst_vga/h_counter_reg__0[0]
    SLICE_X85Y141        LUT5 (Prop_lut5_I1_O)        0.124     0.632 f  inst_graphic/inst_vga/h_counter[9]_i_3/O
                         net (fo=5, routed)           0.834     1.466    inst_graphic/inst_vga/h_counter[9]_i_3_n_0
    SLICE_X86Y141        LUT6 (Prop_lut6_I5_O)        0.124     1.590 r  inst_graphic/inst_vga/h_counter[9]_i_1/O
                         net (fo=21, routed)          0.945     2.535    inst_graphic/inst_vga/eqOp3_in
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.124     2.659 r  inst_graphic/inst_vga/v_counter[9]_i_1/O
                         net (fo=10, routed)          0.639     3.298    inst_graphic/inst_vga/v_counter0
    SLICE_X85Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          1.593    38.297    inst_graphic/inst_vga/CLK
    SLICE_X85Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[5]/C
                         clock pessimism              0.576    38.873    
                         clock uncertainty           -0.164    38.709    
    SLICE_X85Y142        FDRE (Setup_fdre_C_R)       -0.429    38.280    inst_graphic/inst_vga/v_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         38.280    
                         arrival time                          -3.298    
  -------------------------------------------------------------------
                         slack                                 34.983    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 inst_graphic/map_col_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/map_col_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.396%)  route 0.162ns (46.604%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          0.599    -0.565    inst_graphic/CLK
    SLICE_X89Y139        FDRE                                         r  inst_graphic/map_col_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y139        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  inst_graphic/map_col_reg[8]/Q
                         net (fo=5, routed)           0.162    -0.262    inst_graphic/map_col_reg__0[8]
    SLICE_X88Y139        LUT5 (Prop_lut5_I4_O)        0.045    -0.217 r  inst_graphic/map_col[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.217    inst_graphic/plusOp__2[9]
    SLICE_X88Y139        FDRE                                         r  inst_graphic/map_col_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          0.871    -0.802    inst_graphic/CLK
    SLICE_X88Y139        FDRE                                         r  inst_graphic/map_col_reg[9]/C
                         clock pessimism              0.250    -0.552    
    SLICE_X88Y139        FDRE (Hold_fdre_C_D)         0.121    -0.431    inst_graphic/map_col_reg[9]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/h_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/inst_vga/h_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.832%)  route 0.141ns (43.168%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          0.600    -0.564    inst_graphic/inst_vga/CLK
    SLICE_X87Y141        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  inst_graphic/inst_vga/h_counter_reg[7]/Q
                         net (fo=6, routed)           0.141    -0.282    inst_graphic/inst_vga/h_counter_reg__0[7]
    SLICE_X86Y141        LUT6 (Prop_lut6_I1_O)        0.045    -0.237 r  inst_graphic/inst_vga/h_counter[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.237    inst_graphic/inst_vga/plusOp[9]
    SLICE_X86Y141        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          0.871    -0.801    inst_graphic/inst_vga/CLK
    SLICE_X86Y141        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[9]/C
                         clock pessimism              0.250    -0.551    
    SLICE_X86Y141        FDRE (Hold_fdre_C_D)         0.091    -0.460    inst_graphic/inst_vga/h_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 inst_graphic/map_col_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/inst_vga/blue_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.746%)  route 0.173ns (48.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          0.600    -0.564    inst_graphic/CLK
    SLICE_X89Y140        FDRE                                         r  inst_graphic/map_col_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y140        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  inst_graphic/map_col_reg[5]/Q
                         net (fo=8, routed)           0.173    -0.250    inst_graphic/inst_vga/Q[3]
    SLICE_X88Y140        LUT6 (Prop_lut6_I3_O)        0.045    -0.205 r  inst_graphic/inst_vga/blue[3]_i_1/O
                         net (fo=2, routed)           0.000    -0.205    inst_graphic/inst_vga/blue[3]_i_1_n_0
    SLICE_X88Y140        FDRE                                         r  inst_graphic/inst_vga/blue_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          0.871    -0.801    inst_graphic/inst_vga/CLK
    SLICE_X88Y140        FDRE                                         r  inst_graphic/inst_vga/blue_reg[3]_lopt_replica/C
                         clock pessimism              0.250    -0.551    
    SLICE_X88Y140        FDRE (Hold_fdre_C_D)         0.121    -0.430    inst_graphic/inst_vga/blue_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/v_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/inst_vga/v_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.106%)  route 0.128ns (37.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          0.599    -0.565    inst_graphic/inst_vga/CLK
    SLICE_X84Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y142        FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  inst_graphic/inst_vga/v_counter_reg[0]/Q
                         net (fo=8, routed)           0.128    -0.274    inst_graphic/inst_vga/v_counter_reg__0[0]
    SLICE_X85Y142        LUT6 (Prop_lut6_I3_O)        0.045    -0.229 r  inst_graphic/inst_vga/v_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    inst_graphic/inst_vga/plusOp__0[5]
    SLICE_X85Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          0.871    -0.802    inst_graphic/inst_vga/CLK
    SLICE_X85Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[5]/C
                         clock pessimism              0.250    -0.552    
    SLICE_X85Y142        FDRE (Hold_fdre_C_D)         0.092    -0.460    inst_graphic/inst_vga/v_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/v_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/inst_vga/v_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.291%)  route 0.127ns (37.709%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          0.599    -0.565    inst_graphic/inst_vga/CLK
    SLICE_X84Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y142        FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  inst_graphic/inst_vga/v_counter_reg[0]/Q
                         net (fo=8, routed)           0.127    -0.275    inst_graphic/inst_vga/v_counter_reg__0[0]
    SLICE_X85Y142        LUT5 (Prop_lut5_I2_O)        0.045    -0.230 r  inst_graphic/inst_vga/v_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    inst_graphic/inst_vga/plusOp__0[4]
    SLICE_X85Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          0.871    -0.802    inst_graphic/inst_vga/CLK
    SLICE_X85Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[4]/C
                         clock pessimism              0.250    -0.552    
    SLICE_X85Y142        FDRE (Hold_fdre_C_D)         0.091    -0.461    inst_graphic/inst_vga/v_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 inst_graphic/counter_h_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/counter_h_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.101%)  route 0.128ns (37.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          0.599    -0.565    inst_graphic/CLK
    SLICE_X88Y138        FDRE                                         r  inst_graphic/counter_h_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y138        FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  inst_graphic/counter_h_reg[5]/Q
                         net (fo=6, routed)           0.128    -0.274    inst_graphic/counter_h_reg__0[5]
    SLICE_X89Y138        LUT3 (Prop_lut3_I2_O)        0.045    -0.229 r  inst_graphic/counter_h[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    inst_graphic/plusOp__1[6]
    SLICE_X89Y138        FDRE                                         r  inst_graphic/counter_h_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          0.871    -0.802    inst_graphic/CLK
    SLICE_X89Y138        FDRE                                         r  inst_graphic/counter_h_reg[6]/C
                         clock pessimism              0.250    -0.552    
    SLICE_X89Y138        FDRE (Hold_fdre_C_D)         0.092    -0.460    inst_graphic/counter_h_reg[6]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 inst_graphic/counter_h_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/counter_h_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.209ns (58.918%)  route 0.146ns (41.082%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          0.599    -0.565    inst_graphic/CLK
    SLICE_X88Y138        FDRE                                         r  inst_graphic/counter_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y138        FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  inst_graphic/counter_h_reg[0]/Q
                         net (fo=7, routed)           0.146    -0.255    inst_graphic/counter_h_reg__0[0]
    SLICE_X88Y138        LUT6 (Prop_lut6_I4_O)        0.045    -0.210 r  inst_graphic/counter_h[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    inst_graphic/counter_h[5]_i_1_n_0
    SLICE_X88Y138        FDRE                                         r  inst_graphic/counter_h_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          0.871    -0.802    inst_graphic/CLK
    SLICE_X88Y138        FDRE                                         r  inst_graphic/counter_h_reg[5]/C
                         clock pessimism              0.237    -0.565    
    SLICE_X88Y138        FDRE (Hold_fdre_C_D)         0.121    -0.444    inst_graphic/counter_h_reg[5]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/h_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/inst_vga/h_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.012%)  route 0.146ns (43.988%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          0.599    -0.565    inst_graphic/inst_vga/CLK
    SLICE_X85Y141        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  inst_graphic/inst_vga/h_counter_reg[0]/Q
                         net (fo=7, routed)           0.146    -0.278    inst_graphic/inst_vga/h_counter_reg__0[0]
    SLICE_X85Y141        LUT6 (Prop_lut6_I4_O)        0.045    -0.233 r  inst_graphic/inst_vga/h_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    inst_graphic/inst_vga/h_counter[5]_i_1_n_0
    SLICE_X85Y141        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          0.871    -0.802    inst_graphic/inst_vga/CLK
    SLICE_X85Y141        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[5]/C
                         clock pessimism              0.237    -0.565    
    SLICE_X85Y141        FDRE (Hold_fdre_C_D)         0.092    -0.473    inst_graphic/inst_vga/h_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 inst_graphic/map_row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/map_row_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.189ns (52.044%)  route 0.174ns (47.956%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          0.599    -0.565    inst_graphic/CLK
    SLICE_X87Y138        FDRE                                         r  inst_graphic/map_row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y138        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  inst_graphic/map_row_reg[0]/Q
                         net (fo=7, routed)           0.174    -0.250    inst_graphic/map_row_reg_n_0_[0]
    SLICE_X87Y139        LUT3 (Prop_lut3_I2_O)        0.048    -0.202 r  inst_graphic/map_row[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    inst_graphic/plusOp__4[2]
    SLICE_X87Y139        FDRE                                         r  inst_graphic/map_row_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          0.871    -0.802    inst_graphic/CLK
    SLICE_X87Y139        FDRE                                         r  inst_graphic/map_row_reg[2]/C
                         clock pessimism              0.253    -0.549    
    SLICE_X87Y139        FDRE (Hold_fdre_C_D)         0.107    -0.442    inst_graphic/map_row_reg[2]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 inst_graphic/counter_v_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/counter_v_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.227ns (68.300%)  route 0.105ns (31.700%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          0.599    -0.565    inst_graphic/CLK
    SLICE_X86Y138        FDRE                                         r  inst_graphic/counter_v_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y138        FDRE (Prop_fdre_C_Q)         0.128    -0.437 r  inst_graphic/counter_v_reg[8]/Q
                         net (fo=4, routed)           0.105    -0.332    inst_graphic/counter_v_reg__0[8]
    SLICE_X86Y138        LUT6 (Prop_lut6_I5_O)        0.099    -0.233 r  inst_graphic/counter_v[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.233    inst_graphic/plusOp__3[9]
    SLICE_X86Y138        FDRE                                         r  inst_graphic/counter_v_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          0.871    -0.802    inst_graphic/CLK
    SLICE_X86Y138        FDRE                                         r  inst_graphic/counter_v_reg[9]/C
                         clock pessimism              0.237    -0.565    
    SLICE_X86Y138        FDRE (Hold_fdre_C_D)         0.092    -0.473    inst_graphic/counter_v_reg[9]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.240    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_pixelClkGen
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y16   inst_pixelClkGen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.725      38.476     MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X88Y138    inst_graphic/counter_h_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X88Y138    inst_graphic/counter_h_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X88Y138    inst_graphic/counter_h_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X88Y138    inst_graphic/counter_h_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X88Y138    inst_graphic/counter_h_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X88Y138    inst_graphic/counter_h_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X89Y138    inst_graphic/counter_h_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X89Y138    inst_graphic/counter_h_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X88Y138    inst_graphic/counter_h_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X88Y138    inst_graphic/counter_h_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X88Y138    inst_graphic/counter_h_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X88Y138    inst_graphic/counter_h_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X88Y138    inst_graphic/counter_h_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X88Y138    inst_graphic/counter_h_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X89Y138    inst_graphic/counter_h_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X89Y138    inst_graphic/counter_h_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X89Y138    inst_graphic/counter_h_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X89Y138    inst_graphic/counter_h_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X88Y138    inst_graphic/counter_h_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X88Y138    inst_graphic/counter_h_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X88Y138    inst_graphic/counter_h_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X88Y138    inst_graphic/counter_h_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X88Y138    inst_graphic/counter_h_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X88Y138    inst_graphic/counter_h_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X89Y138    inst_graphic/counter_h_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X89Y138    inst_graphic/counter_h_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X89Y138    inst_graphic/counter_h_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X89Y138    inst_graphic/counter_h_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pixelClkGen
  To Clock:  clkfbout_pixelClkGen

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pixelClkGen
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { inst_pixelClkGen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   inst_pixelClkGen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pixelClkGen_1
  To Clock:  clk_out1_pixelClkGen_1

Setup :            0  Failing Endpoints,  Worst Slack       34.648ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.214ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.363ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.648ns  (required time - arrival time)
  Source:                 inst_graphic/inst_vga/h_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/inst_vga/v_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_pixelClkGen_1 rise@39.725ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        4.461ns  (logic 0.828ns (18.560%)  route 3.633ns (81.440%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 38.299 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          1.713    -0.827    inst_graphic/inst_vga/CLK
    SLICE_X85Y141        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y141        FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  inst_graphic/inst_vga/h_counter_reg[0]/Q
                         net (fo=7, routed)           0.879     0.508    inst_graphic/inst_vga/h_counter_reg__0[0]
    SLICE_X85Y141        LUT5 (Prop_lut5_I1_O)        0.124     0.632 f  inst_graphic/inst_vga/h_counter[9]_i_3/O
                         net (fo=5, routed)           0.834     1.466    inst_graphic/inst_vga/h_counter[9]_i_3_n_0
    SLICE_X86Y141        LUT6 (Prop_lut6_I5_O)        0.124     1.590 r  inst_graphic/inst_vga/h_counter[9]_i_1/O
                         net (fo=21, routed)          0.945     2.535    inst_graphic/inst_vga/eqOp3_in
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.124     2.659 r  inst_graphic/inst_vga/v_counter[9]_i_1/O
                         net (fo=10, routed)          0.976     3.634    inst_graphic/inst_vga/v_counter0
    SLICE_X86Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          1.595    38.299    inst_graphic/inst_vga/CLK
    SLICE_X86Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[6]/C
                         clock pessimism              0.560    38.859    
                         clock uncertainty           -0.148    38.711    
    SLICE_X86Y142        FDRE (Setup_fdre_C_R)       -0.429    38.282    inst_graphic/inst_vga/v_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         38.282    
                         arrival time                          -3.634    
  -------------------------------------------------------------------
                         slack                                 34.648    

Slack (MET) :             34.648ns  (required time - arrival time)
  Source:                 inst_graphic/inst_vga/h_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/inst_vga/v_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_pixelClkGen_1 rise@39.725ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        4.461ns  (logic 0.828ns (18.560%)  route 3.633ns (81.440%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 38.299 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          1.713    -0.827    inst_graphic/inst_vga/CLK
    SLICE_X85Y141        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y141        FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  inst_graphic/inst_vga/h_counter_reg[0]/Q
                         net (fo=7, routed)           0.879     0.508    inst_graphic/inst_vga/h_counter_reg__0[0]
    SLICE_X85Y141        LUT5 (Prop_lut5_I1_O)        0.124     0.632 f  inst_graphic/inst_vga/h_counter[9]_i_3/O
                         net (fo=5, routed)           0.834     1.466    inst_graphic/inst_vga/h_counter[9]_i_3_n_0
    SLICE_X86Y141        LUT6 (Prop_lut6_I5_O)        0.124     1.590 r  inst_graphic/inst_vga/h_counter[9]_i_1/O
                         net (fo=21, routed)          0.945     2.535    inst_graphic/inst_vga/eqOp3_in
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.124     2.659 r  inst_graphic/inst_vga/v_counter[9]_i_1/O
                         net (fo=10, routed)          0.976     3.634    inst_graphic/inst_vga/v_counter0
    SLICE_X86Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          1.595    38.299    inst_graphic/inst_vga/CLK
    SLICE_X86Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[7]/C
                         clock pessimism              0.560    38.859    
                         clock uncertainty           -0.148    38.711    
    SLICE_X86Y142        FDRE (Setup_fdre_C_R)       -0.429    38.282    inst_graphic/inst_vga/v_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         38.282    
                         arrival time                          -3.634    
  -------------------------------------------------------------------
                         slack                                 34.648    

Slack (MET) :             34.648ns  (required time - arrival time)
  Source:                 inst_graphic/inst_vga/h_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/inst_vga/v_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_pixelClkGen_1 rise@39.725ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        4.461ns  (logic 0.828ns (18.560%)  route 3.633ns (81.440%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 38.299 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          1.713    -0.827    inst_graphic/inst_vga/CLK
    SLICE_X85Y141        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y141        FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  inst_graphic/inst_vga/h_counter_reg[0]/Q
                         net (fo=7, routed)           0.879     0.508    inst_graphic/inst_vga/h_counter_reg__0[0]
    SLICE_X85Y141        LUT5 (Prop_lut5_I1_O)        0.124     0.632 f  inst_graphic/inst_vga/h_counter[9]_i_3/O
                         net (fo=5, routed)           0.834     1.466    inst_graphic/inst_vga/h_counter[9]_i_3_n_0
    SLICE_X86Y141        LUT6 (Prop_lut6_I5_O)        0.124     1.590 r  inst_graphic/inst_vga/h_counter[9]_i_1/O
                         net (fo=21, routed)          0.945     2.535    inst_graphic/inst_vga/eqOp3_in
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.124     2.659 r  inst_graphic/inst_vga/v_counter[9]_i_1/O
                         net (fo=10, routed)          0.976     3.634    inst_graphic/inst_vga/v_counter0
    SLICE_X86Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          1.595    38.299    inst_graphic/inst_vga/CLK
    SLICE_X86Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[8]/C
                         clock pessimism              0.560    38.859    
                         clock uncertainty           -0.148    38.711    
    SLICE_X86Y142        FDRE (Setup_fdre_C_R)       -0.429    38.282    inst_graphic/inst_vga/v_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         38.282    
                         arrival time                          -3.634    
  -------------------------------------------------------------------
                         slack                                 34.648    

Slack (MET) :             34.648ns  (required time - arrival time)
  Source:                 inst_graphic/inst_vga/h_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/inst_vga/v_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_pixelClkGen_1 rise@39.725ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        4.461ns  (logic 0.828ns (18.560%)  route 3.633ns (81.440%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 38.299 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          1.713    -0.827    inst_graphic/inst_vga/CLK
    SLICE_X85Y141        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y141        FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  inst_graphic/inst_vga/h_counter_reg[0]/Q
                         net (fo=7, routed)           0.879     0.508    inst_graphic/inst_vga/h_counter_reg__0[0]
    SLICE_X85Y141        LUT5 (Prop_lut5_I1_O)        0.124     0.632 f  inst_graphic/inst_vga/h_counter[9]_i_3/O
                         net (fo=5, routed)           0.834     1.466    inst_graphic/inst_vga/h_counter[9]_i_3_n_0
    SLICE_X86Y141        LUT6 (Prop_lut6_I5_O)        0.124     1.590 r  inst_graphic/inst_vga/h_counter[9]_i_1/O
                         net (fo=21, routed)          0.945     2.535    inst_graphic/inst_vga/eqOp3_in
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.124     2.659 r  inst_graphic/inst_vga/v_counter[9]_i_1/O
                         net (fo=10, routed)          0.976     3.634    inst_graphic/inst_vga/v_counter0
    SLICE_X86Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          1.595    38.299    inst_graphic/inst_vga/CLK
    SLICE_X86Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[9]/C
                         clock pessimism              0.560    38.859    
                         clock uncertainty           -0.148    38.711    
    SLICE_X86Y142        FDRE (Setup_fdre_C_R)       -0.429    38.282    inst_graphic/inst_vga/v_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         38.282    
                         arrival time                          -3.634    
  -------------------------------------------------------------------
                         slack                                 34.648    

Slack (MET) :             34.903ns  (required time - arrival time)
  Source:                 inst_graphic/inst_vga/h_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/inst_vga/v_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_pixelClkGen_1 rise@39.725ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        4.125ns  (logic 0.828ns (20.074%)  route 3.297ns (79.926%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 38.297 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          1.713    -0.827    inst_graphic/inst_vga/CLK
    SLICE_X85Y141        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y141        FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  inst_graphic/inst_vga/h_counter_reg[0]/Q
                         net (fo=7, routed)           0.879     0.508    inst_graphic/inst_vga/h_counter_reg__0[0]
    SLICE_X85Y141        LUT5 (Prop_lut5_I1_O)        0.124     0.632 f  inst_graphic/inst_vga/h_counter[9]_i_3/O
                         net (fo=5, routed)           0.834     1.466    inst_graphic/inst_vga/h_counter[9]_i_3_n_0
    SLICE_X86Y141        LUT6 (Prop_lut6_I5_O)        0.124     1.590 r  inst_graphic/inst_vga/h_counter[9]_i_1/O
                         net (fo=21, routed)          0.945     2.535    inst_graphic/inst_vga/eqOp3_in
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.124     2.659 r  inst_graphic/inst_vga/v_counter[9]_i_1/O
                         net (fo=10, routed)          0.639     3.298    inst_graphic/inst_vga/v_counter0
    SLICE_X84Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          1.593    38.297    inst_graphic/inst_vga/CLK
    SLICE_X84Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[0]/C
                         clock pessimism              0.576    38.873    
                         clock uncertainty           -0.148    38.725    
    SLICE_X84Y142        FDRE (Setup_fdre_C_R)       -0.524    38.201    inst_graphic/inst_vga/v_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         38.201    
                         arrival time                          -3.298    
  -------------------------------------------------------------------
                         slack                                 34.903    

Slack (MET) :             34.903ns  (required time - arrival time)
  Source:                 inst_graphic/inst_vga/h_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/inst_vga/v_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_pixelClkGen_1 rise@39.725ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        4.125ns  (logic 0.828ns (20.074%)  route 3.297ns (79.926%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 38.297 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          1.713    -0.827    inst_graphic/inst_vga/CLK
    SLICE_X85Y141        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y141        FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  inst_graphic/inst_vga/h_counter_reg[0]/Q
                         net (fo=7, routed)           0.879     0.508    inst_graphic/inst_vga/h_counter_reg__0[0]
    SLICE_X85Y141        LUT5 (Prop_lut5_I1_O)        0.124     0.632 f  inst_graphic/inst_vga/h_counter[9]_i_3/O
                         net (fo=5, routed)           0.834     1.466    inst_graphic/inst_vga/h_counter[9]_i_3_n_0
    SLICE_X86Y141        LUT6 (Prop_lut6_I5_O)        0.124     1.590 r  inst_graphic/inst_vga/h_counter[9]_i_1/O
                         net (fo=21, routed)          0.945     2.535    inst_graphic/inst_vga/eqOp3_in
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.124     2.659 r  inst_graphic/inst_vga/v_counter[9]_i_1/O
                         net (fo=10, routed)          0.639     3.298    inst_graphic/inst_vga/v_counter0
    SLICE_X84Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          1.593    38.297    inst_graphic/inst_vga/CLK
    SLICE_X84Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[1]/C
                         clock pessimism              0.576    38.873    
                         clock uncertainty           -0.148    38.725    
    SLICE_X84Y142        FDRE (Setup_fdre_C_R)       -0.524    38.201    inst_graphic/inst_vga/v_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         38.201    
                         arrival time                          -3.298    
  -------------------------------------------------------------------
                         slack                                 34.903    

Slack (MET) :             34.903ns  (required time - arrival time)
  Source:                 inst_graphic/inst_vga/h_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/inst_vga/v_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_pixelClkGen_1 rise@39.725ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        4.125ns  (logic 0.828ns (20.074%)  route 3.297ns (79.926%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 38.297 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          1.713    -0.827    inst_graphic/inst_vga/CLK
    SLICE_X85Y141        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y141        FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  inst_graphic/inst_vga/h_counter_reg[0]/Q
                         net (fo=7, routed)           0.879     0.508    inst_graphic/inst_vga/h_counter_reg__0[0]
    SLICE_X85Y141        LUT5 (Prop_lut5_I1_O)        0.124     0.632 f  inst_graphic/inst_vga/h_counter[9]_i_3/O
                         net (fo=5, routed)           0.834     1.466    inst_graphic/inst_vga/h_counter[9]_i_3_n_0
    SLICE_X86Y141        LUT6 (Prop_lut6_I5_O)        0.124     1.590 r  inst_graphic/inst_vga/h_counter[9]_i_1/O
                         net (fo=21, routed)          0.945     2.535    inst_graphic/inst_vga/eqOp3_in
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.124     2.659 r  inst_graphic/inst_vga/v_counter[9]_i_1/O
                         net (fo=10, routed)          0.639     3.298    inst_graphic/inst_vga/v_counter0
    SLICE_X84Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          1.593    38.297    inst_graphic/inst_vga/CLK
    SLICE_X84Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[2]/C
                         clock pessimism              0.576    38.873    
                         clock uncertainty           -0.148    38.725    
    SLICE_X84Y142        FDRE (Setup_fdre_C_R)       -0.524    38.201    inst_graphic/inst_vga/v_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         38.201    
                         arrival time                          -3.298    
  -------------------------------------------------------------------
                         slack                                 34.903    

Slack (MET) :             34.903ns  (required time - arrival time)
  Source:                 inst_graphic/inst_vga/h_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/inst_vga/v_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_pixelClkGen_1 rise@39.725ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        4.125ns  (logic 0.828ns (20.074%)  route 3.297ns (79.926%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 38.297 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          1.713    -0.827    inst_graphic/inst_vga/CLK
    SLICE_X85Y141        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y141        FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  inst_graphic/inst_vga/h_counter_reg[0]/Q
                         net (fo=7, routed)           0.879     0.508    inst_graphic/inst_vga/h_counter_reg__0[0]
    SLICE_X85Y141        LUT5 (Prop_lut5_I1_O)        0.124     0.632 f  inst_graphic/inst_vga/h_counter[9]_i_3/O
                         net (fo=5, routed)           0.834     1.466    inst_graphic/inst_vga/h_counter[9]_i_3_n_0
    SLICE_X86Y141        LUT6 (Prop_lut6_I5_O)        0.124     1.590 r  inst_graphic/inst_vga/h_counter[9]_i_1/O
                         net (fo=21, routed)          0.945     2.535    inst_graphic/inst_vga/eqOp3_in
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.124     2.659 r  inst_graphic/inst_vga/v_counter[9]_i_1/O
                         net (fo=10, routed)          0.639     3.298    inst_graphic/inst_vga/v_counter0
    SLICE_X84Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          1.593    38.297    inst_graphic/inst_vga/CLK
    SLICE_X84Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[3]/C
                         clock pessimism              0.576    38.873    
                         clock uncertainty           -0.148    38.725    
    SLICE_X84Y142        FDRE (Setup_fdre_C_R)       -0.524    38.201    inst_graphic/inst_vga/v_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         38.201    
                         arrival time                          -3.298    
  -------------------------------------------------------------------
                         slack                                 34.903    

Slack (MET) :             34.998ns  (required time - arrival time)
  Source:                 inst_graphic/inst_vga/h_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/inst_vga/v_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_pixelClkGen_1 rise@39.725ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        4.125ns  (logic 0.828ns (20.074%)  route 3.297ns (79.926%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 38.297 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          1.713    -0.827    inst_graphic/inst_vga/CLK
    SLICE_X85Y141        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y141        FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  inst_graphic/inst_vga/h_counter_reg[0]/Q
                         net (fo=7, routed)           0.879     0.508    inst_graphic/inst_vga/h_counter_reg__0[0]
    SLICE_X85Y141        LUT5 (Prop_lut5_I1_O)        0.124     0.632 f  inst_graphic/inst_vga/h_counter[9]_i_3/O
                         net (fo=5, routed)           0.834     1.466    inst_graphic/inst_vga/h_counter[9]_i_3_n_0
    SLICE_X86Y141        LUT6 (Prop_lut6_I5_O)        0.124     1.590 r  inst_graphic/inst_vga/h_counter[9]_i_1/O
                         net (fo=21, routed)          0.945     2.535    inst_graphic/inst_vga/eqOp3_in
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.124     2.659 r  inst_graphic/inst_vga/v_counter[9]_i_1/O
                         net (fo=10, routed)          0.639     3.298    inst_graphic/inst_vga/v_counter0
    SLICE_X85Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          1.593    38.297    inst_graphic/inst_vga/CLK
    SLICE_X85Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[4]/C
                         clock pessimism              0.576    38.873    
                         clock uncertainty           -0.148    38.725    
    SLICE_X85Y142        FDRE (Setup_fdre_C_R)       -0.429    38.296    inst_graphic/inst_vga/v_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         38.296    
                         arrival time                          -3.298    
  -------------------------------------------------------------------
                         slack                                 34.998    

Slack (MET) :             34.998ns  (required time - arrival time)
  Source:                 inst_graphic/inst_vga/h_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/inst_vga/v_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_pixelClkGen_1 rise@39.725ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        4.125ns  (logic 0.828ns (20.074%)  route 3.297ns (79.926%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 38.297 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.148ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.287ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          1.713    -0.827    inst_graphic/inst_vga/CLK
    SLICE_X85Y141        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y141        FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  inst_graphic/inst_vga/h_counter_reg[0]/Q
                         net (fo=7, routed)           0.879     0.508    inst_graphic/inst_vga/h_counter_reg__0[0]
    SLICE_X85Y141        LUT5 (Prop_lut5_I1_O)        0.124     0.632 f  inst_graphic/inst_vga/h_counter[9]_i_3/O
                         net (fo=5, routed)           0.834     1.466    inst_graphic/inst_vga/h_counter[9]_i_3_n_0
    SLICE_X86Y141        LUT6 (Prop_lut6_I5_O)        0.124     1.590 r  inst_graphic/inst_vga/h_counter[9]_i_1/O
                         net (fo=21, routed)          0.945     2.535    inst_graphic/inst_vga/eqOp3_in
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.124     2.659 r  inst_graphic/inst_vga/v_counter[9]_i_1/O
                         net (fo=10, routed)          0.639     3.298    inst_graphic/inst_vga/v_counter0
    SLICE_X85Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          1.593    38.297    inst_graphic/inst_vga/CLK
    SLICE_X85Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[5]/C
                         clock pessimism              0.576    38.873    
                         clock uncertainty           -0.148    38.725    
    SLICE_X85Y142        FDRE (Setup_fdre_C_R)       -0.429    38.296    inst_graphic/inst_vga/v_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         38.296    
                         arrival time                          -3.298    
  -------------------------------------------------------------------
                         slack                                 34.998    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.214ns  (arrival time - required time)
  Source:                 inst_graphic/map_col_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/map_col_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.396%)  route 0.162ns (46.604%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          0.599    -0.565    inst_graphic/CLK
    SLICE_X89Y139        FDRE                                         r  inst_graphic/map_col_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y139        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  inst_graphic/map_col_reg[8]/Q
                         net (fo=5, routed)           0.162    -0.262    inst_graphic/map_col_reg__0[8]
    SLICE_X88Y139        LUT5 (Prop_lut5_I4_O)        0.045    -0.217 r  inst_graphic/map_col[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.217    inst_graphic/plusOp__2[9]
    SLICE_X88Y139        FDRE                                         r  inst_graphic/map_col_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          0.871    -0.802    inst_graphic/CLK
    SLICE_X88Y139        FDRE                                         r  inst_graphic/map_col_reg[9]/C
                         clock pessimism              0.250    -0.552    
    SLICE_X88Y139        FDRE (Hold_fdre_C_D)         0.121    -0.431    inst_graphic/map_col_reg[9]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.214    

Slack (MET) :             0.223ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/h_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/inst_vga/h_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.832%)  route 0.141ns (43.168%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          0.600    -0.564    inst_graphic/inst_vga/CLK
    SLICE_X87Y141        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  inst_graphic/inst_vga/h_counter_reg[7]/Q
                         net (fo=6, routed)           0.141    -0.282    inst_graphic/inst_vga/h_counter_reg__0[7]
    SLICE_X86Y141        LUT6 (Prop_lut6_I1_O)        0.045    -0.237 r  inst_graphic/inst_vga/h_counter[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.237    inst_graphic/inst_vga/plusOp[9]
    SLICE_X86Y141        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          0.871    -0.801    inst_graphic/inst_vga/CLK
    SLICE_X86Y141        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[9]/C
                         clock pessimism              0.250    -0.551    
    SLICE_X86Y141        FDRE (Hold_fdre_C_D)         0.091    -0.460    inst_graphic/inst_vga/h_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.223    

Slack (MET) :             0.225ns  (arrival time - required time)
  Source:                 inst_graphic/map_col_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/inst_vga/blue_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.746%)  route 0.173ns (48.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          0.600    -0.564    inst_graphic/CLK
    SLICE_X89Y140        FDRE                                         r  inst_graphic/map_col_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y140        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  inst_graphic/map_col_reg[5]/Q
                         net (fo=8, routed)           0.173    -0.250    inst_graphic/inst_vga/Q[3]
    SLICE_X88Y140        LUT6 (Prop_lut6_I3_O)        0.045    -0.205 r  inst_graphic/inst_vga/blue[3]_i_1/O
                         net (fo=2, routed)           0.000    -0.205    inst_graphic/inst_vga/blue[3]_i_1_n_0
    SLICE_X88Y140        FDRE                                         r  inst_graphic/inst_vga/blue_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          0.871    -0.801    inst_graphic/inst_vga/CLK
    SLICE_X88Y140        FDRE                                         r  inst_graphic/inst_vga/blue_reg[3]_lopt_replica/C
                         clock pessimism              0.250    -0.551    
    SLICE_X88Y140        FDRE (Hold_fdre_C_D)         0.121    -0.430    inst_graphic/inst_vga/blue_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.430    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.225    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/v_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/inst_vga/v_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.106%)  route 0.128ns (37.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          0.599    -0.565    inst_graphic/inst_vga/CLK
    SLICE_X84Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y142        FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  inst_graphic/inst_vga/v_counter_reg[0]/Q
                         net (fo=8, routed)           0.128    -0.274    inst_graphic/inst_vga/v_counter_reg__0[0]
    SLICE_X85Y142        LUT6 (Prop_lut6_I3_O)        0.045    -0.229 r  inst_graphic/inst_vga/v_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    inst_graphic/inst_vga/plusOp__0[5]
    SLICE_X85Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          0.871    -0.802    inst_graphic/inst_vga/CLK
    SLICE_X85Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[5]/C
                         clock pessimism              0.250    -0.552    
    SLICE_X85Y142        FDRE (Hold_fdre_C_D)         0.092    -0.460    inst_graphic/inst_vga/v_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/v_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/inst_vga/v_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.291%)  route 0.127ns (37.709%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          0.599    -0.565    inst_graphic/inst_vga/CLK
    SLICE_X84Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y142        FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  inst_graphic/inst_vga/v_counter_reg[0]/Q
                         net (fo=8, routed)           0.127    -0.275    inst_graphic/inst_vga/v_counter_reg__0[0]
    SLICE_X85Y142        LUT5 (Prop_lut5_I2_O)        0.045    -0.230 r  inst_graphic/inst_vga/v_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    inst_graphic/inst_vga/plusOp__0[4]
    SLICE_X85Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          0.871    -0.802    inst_graphic/inst_vga/CLK
    SLICE_X85Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[4]/C
                         clock pessimism              0.250    -0.552    
    SLICE_X85Y142        FDRE (Hold_fdre_C_D)         0.091    -0.461    inst_graphic/inst_vga/v_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.461    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 inst_graphic/counter_h_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/counter_h_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.101%)  route 0.128ns (37.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.250ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          0.599    -0.565    inst_graphic/CLK
    SLICE_X88Y138        FDRE                                         r  inst_graphic/counter_h_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y138        FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  inst_graphic/counter_h_reg[5]/Q
                         net (fo=6, routed)           0.128    -0.274    inst_graphic/counter_h_reg__0[5]
    SLICE_X89Y138        LUT3 (Prop_lut3_I2_O)        0.045    -0.229 r  inst_graphic/counter_h[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    inst_graphic/plusOp__1[6]
    SLICE_X89Y138        FDRE                                         r  inst_graphic/counter_h_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          0.871    -0.802    inst_graphic/CLK
    SLICE_X89Y138        FDRE                                         r  inst_graphic/counter_h_reg[6]/C
                         clock pessimism              0.250    -0.552    
    SLICE_X89Y138        FDRE (Hold_fdre_C_D)         0.092    -0.460    inst_graphic/counter_h_reg[6]
  -------------------------------------------------------------------
                         required time                          0.460    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 inst_graphic/counter_h_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/counter_h_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.209ns (58.918%)  route 0.146ns (41.082%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          0.599    -0.565    inst_graphic/CLK
    SLICE_X88Y138        FDRE                                         r  inst_graphic/counter_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y138        FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  inst_graphic/counter_h_reg[0]/Q
                         net (fo=7, routed)           0.146    -0.255    inst_graphic/counter_h_reg__0[0]
    SLICE_X88Y138        LUT6 (Prop_lut6_I4_O)        0.045    -0.210 r  inst_graphic/counter_h[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    inst_graphic/counter_h[5]_i_1_n_0
    SLICE_X88Y138        FDRE                                         r  inst_graphic/counter_h_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          0.871    -0.802    inst_graphic/CLK
    SLICE_X88Y138        FDRE                                         r  inst_graphic/counter_h_reg[5]/C
                         clock pessimism              0.237    -0.565    
    SLICE_X88Y138        FDRE (Hold_fdre_C_D)         0.121    -0.444    inst_graphic/counter_h_reg[5]
  -------------------------------------------------------------------
                         required time                          0.444    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/h_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/inst_vga/h_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.012%)  route 0.146ns (43.988%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          0.599    -0.565    inst_graphic/inst_vga/CLK
    SLICE_X85Y141        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  inst_graphic/inst_vga/h_counter_reg[0]/Q
                         net (fo=7, routed)           0.146    -0.278    inst_graphic/inst_vga/h_counter_reg__0[0]
    SLICE_X85Y141        LUT6 (Prop_lut6_I4_O)        0.045    -0.233 r  inst_graphic/inst_vga/h_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    inst_graphic/inst_vga/h_counter[5]_i_1_n_0
    SLICE_X85Y141        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          0.871    -0.802    inst_graphic/inst_vga/CLK
    SLICE_X85Y141        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[5]/C
                         clock pessimism              0.237    -0.565    
    SLICE_X85Y141        FDRE (Hold_fdre_C_D)         0.092    -0.473    inst_graphic/inst_vga/h_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 inst_graphic/map_row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/map_row_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.189ns (52.044%)  route 0.174ns (47.956%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          0.599    -0.565    inst_graphic/CLK
    SLICE_X87Y138        FDRE                                         r  inst_graphic/map_row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y138        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  inst_graphic/map_row_reg[0]/Q
                         net (fo=7, routed)           0.174    -0.250    inst_graphic/map_row_reg_n_0_[0]
    SLICE_X87Y139        LUT3 (Prop_lut3_I2_O)        0.048    -0.202 r  inst_graphic/map_row[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    inst_graphic/plusOp__4[2]
    SLICE_X87Y139        FDRE                                         r  inst_graphic/map_row_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          0.871    -0.802    inst_graphic/CLK
    SLICE_X87Y139        FDRE                                         r  inst_graphic/map_row_reg[2]/C
                         clock pessimism              0.253    -0.549    
    SLICE_X87Y139        FDRE (Hold_fdre_C_D)         0.107    -0.442    inst_graphic/map_row_reg[2]
  -------------------------------------------------------------------
                         required time                          0.442    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 inst_graphic/counter_v_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/counter_v_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.227ns (68.300%)  route 0.105ns (31.700%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.237ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          0.599    -0.565    inst_graphic/CLK
    SLICE_X86Y138        FDRE                                         r  inst_graphic/counter_v_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y138        FDRE (Prop_fdre_C_Q)         0.128    -0.437 r  inst_graphic/counter_v_reg[8]/Q
                         net (fo=4, routed)           0.105    -0.332    inst_graphic/counter_v_reg__0[8]
    SLICE_X86Y138        LUT6 (Prop_lut6_I5_O)        0.099    -0.233 r  inst_graphic/counter_v[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.233    inst_graphic/plusOp__3[9]
    SLICE_X86Y138        FDRE                                         r  inst_graphic/counter_v_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          0.871    -0.802    inst_graphic/CLK
    SLICE_X86Y138        FDRE                                         r  inst_graphic/counter_v_reg[9]/C
                         clock pessimism              0.237    -0.565    
    SLICE_X86Y138        FDRE (Hold_fdre_C_D)         0.092    -0.473    inst_graphic/counter_v_reg[9]
  -------------------------------------------------------------------
                         required time                          0.473    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.240    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_pixelClkGen_1
Waveform(ns):       { 0.000 19.863 }
Period(ns):         39.725
Sources:            { inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         39.725      37.570     BUFGCTRL_X0Y16   inst_pixelClkGen/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         39.725      38.476     MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X88Y138    inst_graphic/counter_h_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X88Y138    inst_graphic/counter_h_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X88Y138    inst_graphic/counter_h_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X88Y138    inst_graphic/counter_h_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X88Y138    inst_graphic/counter_h_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X88Y138    inst_graphic/counter_h_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X89Y138    inst_graphic/counter_h_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         39.725      38.725     SLICE_X89Y138    inst_graphic/counter_h_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       39.725      173.635    MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X88Y138    inst_graphic/counter_h_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X88Y138    inst_graphic/counter_h_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X88Y138    inst_graphic/counter_h_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X88Y138    inst_graphic/counter_h_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X88Y138    inst_graphic/counter_h_reg[4]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X88Y138    inst_graphic/counter_h_reg[5]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X89Y138    inst_graphic/counter_h_reg[6]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X89Y138    inst_graphic/counter_h_reg[7]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X89Y138    inst_graphic/counter_h_reg[8]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X89Y138    inst_graphic/counter_h_reg[9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X88Y138    inst_graphic/counter_h_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X88Y138    inst_graphic/counter_h_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X88Y138    inst_graphic/counter_h_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X88Y138    inst_graphic/counter_h_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X88Y138    inst_graphic/counter_h_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X88Y138    inst_graphic/counter_h_reg[5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X89Y138    inst_graphic/counter_h_reg[6]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X89Y138    inst_graphic/counter_h_reg[7]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X89Y138    inst_graphic/counter_h_reg[8]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         19.863      19.363     SLICE_X89Y138    inst_graphic/counter_h_reg[9]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_pixelClkGen_1
  To Clock:  clkfbout_pixelClkGen_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_pixelClkGen_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { inst_pixelClkGen/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y17   inst_pixelClkGen/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  inst_pixelClkGen/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pixelClkGen_1
  To Clock:  clk_out1_pixelClkGen

Setup :            0  Failing Endpoints,  Worst Slack       34.632ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.632ns  (required time - arrival time)
  Source:                 inst_graphic/inst_vga/h_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/inst_vga/v_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_pixelClkGen rise@39.725ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        4.461ns  (logic 0.828ns (18.560%)  route 3.633ns (81.440%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 38.299 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          1.713    -0.827    inst_graphic/inst_vga/CLK
    SLICE_X85Y141        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y141        FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  inst_graphic/inst_vga/h_counter_reg[0]/Q
                         net (fo=7, routed)           0.879     0.508    inst_graphic/inst_vga/h_counter_reg__0[0]
    SLICE_X85Y141        LUT5 (Prop_lut5_I1_O)        0.124     0.632 f  inst_graphic/inst_vga/h_counter[9]_i_3/O
                         net (fo=5, routed)           0.834     1.466    inst_graphic/inst_vga/h_counter[9]_i_3_n_0
    SLICE_X86Y141        LUT6 (Prop_lut6_I5_O)        0.124     1.590 r  inst_graphic/inst_vga/h_counter[9]_i_1/O
                         net (fo=21, routed)          0.945     2.535    inst_graphic/inst_vga/eqOp3_in
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.124     2.659 r  inst_graphic/inst_vga/v_counter[9]_i_1/O
                         net (fo=10, routed)          0.976     3.634    inst_graphic/inst_vga/v_counter0
    SLICE_X86Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          1.595    38.299    inst_graphic/inst_vga/CLK
    SLICE_X86Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[6]/C
                         clock pessimism              0.560    38.859    
                         clock uncertainty           -0.164    38.695    
    SLICE_X86Y142        FDRE (Setup_fdre_C_R)       -0.429    38.266    inst_graphic/inst_vga/v_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         38.266    
                         arrival time                          -3.634    
  -------------------------------------------------------------------
                         slack                                 34.632    

Slack (MET) :             34.632ns  (required time - arrival time)
  Source:                 inst_graphic/inst_vga/h_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/inst_vga/v_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_pixelClkGen rise@39.725ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        4.461ns  (logic 0.828ns (18.560%)  route 3.633ns (81.440%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 38.299 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          1.713    -0.827    inst_graphic/inst_vga/CLK
    SLICE_X85Y141        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y141        FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  inst_graphic/inst_vga/h_counter_reg[0]/Q
                         net (fo=7, routed)           0.879     0.508    inst_graphic/inst_vga/h_counter_reg__0[0]
    SLICE_X85Y141        LUT5 (Prop_lut5_I1_O)        0.124     0.632 f  inst_graphic/inst_vga/h_counter[9]_i_3/O
                         net (fo=5, routed)           0.834     1.466    inst_graphic/inst_vga/h_counter[9]_i_3_n_0
    SLICE_X86Y141        LUT6 (Prop_lut6_I5_O)        0.124     1.590 r  inst_graphic/inst_vga/h_counter[9]_i_1/O
                         net (fo=21, routed)          0.945     2.535    inst_graphic/inst_vga/eqOp3_in
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.124     2.659 r  inst_graphic/inst_vga/v_counter[9]_i_1/O
                         net (fo=10, routed)          0.976     3.634    inst_graphic/inst_vga/v_counter0
    SLICE_X86Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          1.595    38.299    inst_graphic/inst_vga/CLK
    SLICE_X86Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[7]/C
                         clock pessimism              0.560    38.859    
                         clock uncertainty           -0.164    38.695    
    SLICE_X86Y142        FDRE (Setup_fdre_C_R)       -0.429    38.266    inst_graphic/inst_vga/v_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         38.266    
                         arrival time                          -3.634    
  -------------------------------------------------------------------
                         slack                                 34.632    

Slack (MET) :             34.632ns  (required time - arrival time)
  Source:                 inst_graphic/inst_vga/h_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/inst_vga/v_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_pixelClkGen rise@39.725ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        4.461ns  (logic 0.828ns (18.560%)  route 3.633ns (81.440%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 38.299 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          1.713    -0.827    inst_graphic/inst_vga/CLK
    SLICE_X85Y141        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y141        FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  inst_graphic/inst_vga/h_counter_reg[0]/Q
                         net (fo=7, routed)           0.879     0.508    inst_graphic/inst_vga/h_counter_reg__0[0]
    SLICE_X85Y141        LUT5 (Prop_lut5_I1_O)        0.124     0.632 f  inst_graphic/inst_vga/h_counter[9]_i_3/O
                         net (fo=5, routed)           0.834     1.466    inst_graphic/inst_vga/h_counter[9]_i_3_n_0
    SLICE_X86Y141        LUT6 (Prop_lut6_I5_O)        0.124     1.590 r  inst_graphic/inst_vga/h_counter[9]_i_1/O
                         net (fo=21, routed)          0.945     2.535    inst_graphic/inst_vga/eqOp3_in
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.124     2.659 r  inst_graphic/inst_vga/v_counter[9]_i_1/O
                         net (fo=10, routed)          0.976     3.634    inst_graphic/inst_vga/v_counter0
    SLICE_X86Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          1.595    38.299    inst_graphic/inst_vga/CLK
    SLICE_X86Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[8]/C
                         clock pessimism              0.560    38.859    
                         clock uncertainty           -0.164    38.695    
    SLICE_X86Y142        FDRE (Setup_fdre_C_R)       -0.429    38.266    inst_graphic/inst_vga/v_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         38.266    
                         arrival time                          -3.634    
  -------------------------------------------------------------------
                         slack                                 34.632    

Slack (MET) :             34.632ns  (required time - arrival time)
  Source:                 inst_graphic/inst_vga/h_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/inst_vga/v_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_pixelClkGen rise@39.725ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        4.461ns  (logic 0.828ns (18.560%)  route 3.633ns (81.440%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 38.299 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          1.713    -0.827    inst_graphic/inst_vga/CLK
    SLICE_X85Y141        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y141        FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  inst_graphic/inst_vga/h_counter_reg[0]/Q
                         net (fo=7, routed)           0.879     0.508    inst_graphic/inst_vga/h_counter_reg__0[0]
    SLICE_X85Y141        LUT5 (Prop_lut5_I1_O)        0.124     0.632 f  inst_graphic/inst_vga/h_counter[9]_i_3/O
                         net (fo=5, routed)           0.834     1.466    inst_graphic/inst_vga/h_counter[9]_i_3_n_0
    SLICE_X86Y141        LUT6 (Prop_lut6_I5_O)        0.124     1.590 r  inst_graphic/inst_vga/h_counter[9]_i_1/O
                         net (fo=21, routed)          0.945     2.535    inst_graphic/inst_vga/eqOp3_in
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.124     2.659 r  inst_graphic/inst_vga/v_counter[9]_i_1/O
                         net (fo=10, routed)          0.976     3.634    inst_graphic/inst_vga/v_counter0
    SLICE_X86Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          1.595    38.299    inst_graphic/inst_vga/CLK
    SLICE_X86Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[9]/C
                         clock pessimism              0.560    38.859    
                         clock uncertainty           -0.164    38.695    
    SLICE_X86Y142        FDRE (Setup_fdre_C_R)       -0.429    38.266    inst_graphic/inst_vga/v_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         38.266    
                         arrival time                          -3.634    
  -------------------------------------------------------------------
                         slack                                 34.632    

Slack (MET) :             34.888ns  (required time - arrival time)
  Source:                 inst_graphic/inst_vga/h_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/inst_vga/v_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_pixelClkGen rise@39.725ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        4.125ns  (logic 0.828ns (20.074%)  route 3.297ns (79.926%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 38.297 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          1.713    -0.827    inst_graphic/inst_vga/CLK
    SLICE_X85Y141        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y141        FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  inst_graphic/inst_vga/h_counter_reg[0]/Q
                         net (fo=7, routed)           0.879     0.508    inst_graphic/inst_vga/h_counter_reg__0[0]
    SLICE_X85Y141        LUT5 (Prop_lut5_I1_O)        0.124     0.632 f  inst_graphic/inst_vga/h_counter[9]_i_3/O
                         net (fo=5, routed)           0.834     1.466    inst_graphic/inst_vga/h_counter[9]_i_3_n_0
    SLICE_X86Y141        LUT6 (Prop_lut6_I5_O)        0.124     1.590 r  inst_graphic/inst_vga/h_counter[9]_i_1/O
                         net (fo=21, routed)          0.945     2.535    inst_graphic/inst_vga/eqOp3_in
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.124     2.659 r  inst_graphic/inst_vga/v_counter[9]_i_1/O
                         net (fo=10, routed)          0.639     3.298    inst_graphic/inst_vga/v_counter0
    SLICE_X84Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          1.593    38.297    inst_graphic/inst_vga/CLK
    SLICE_X84Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[0]/C
                         clock pessimism              0.576    38.873    
                         clock uncertainty           -0.164    38.709    
    SLICE_X84Y142        FDRE (Setup_fdre_C_R)       -0.524    38.185    inst_graphic/inst_vga/v_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         38.185    
                         arrival time                          -3.298    
  -------------------------------------------------------------------
                         slack                                 34.888    

Slack (MET) :             34.888ns  (required time - arrival time)
  Source:                 inst_graphic/inst_vga/h_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/inst_vga/v_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_pixelClkGen rise@39.725ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        4.125ns  (logic 0.828ns (20.074%)  route 3.297ns (79.926%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 38.297 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          1.713    -0.827    inst_graphic/inst_vga/CLK
    SLICE_X85Y141        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y141        FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  inst_graphic/inst_vga/h_counter_reg[0]/Q
                         net (fo=7, routed)           0.879     0.508    inst_graphic/inst_vga/h_counter_reg__0[0]
    SLICE_X85Y141        LUT5 (Prop_lut5_I1_O)        0.124     0.632 f  inst_graphic/inst_vga/h_counter[9]_i_3/O
                         net (fo=5, routed)           0.834     1.466    inst_graphic/inst_vga/h_counter[9]_i_3_n_0
    SLICE_X86Y141        LUT6 (Prop_lut6_I5_O)        0.124     1.590 r  inst_graphic/inst_vga/h_counter[9]_i_1/O
                         net (fo=21, routed)          0.945     2.535    inst_graphic/inst_vga/eqOp3_in
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.124     2.659 r  inst_graphic/inst_vga/v_counter[9]_i_1/O
                         net (fo=10, routed)          0.639     3.298    inst_graphic/inst_vga/v_counter0
    SLICE_X84Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          1.593    38.297    inst_graphic/inst_vga/CLK
    SLICE_X84Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[1]/C
                         clock pessimism              0.576    38.873    
                         clock uncertainty           -0.164    38.709    
    SLICE_X84Y142        FDRE (Setup_fdre_C_R)       -0.524    38.185    inst_graphic/inst_vga/v_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         38.185    
                         arrival time                          -3.298    
  -------------------------------------------------------------------
                         slack                                 34.888    

Slack (MET) :             34.888ns  (required time - arrival time)
  Source:                 inst_graphic/inst_vga/h_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/inst_vga/v_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_pixelClkGen rise@39.725ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        4.125ns  (logic 0.828ns (20.074%)  route 3.297ns (79.926%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 38.297 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          1.713    -0.827    inst_graphic/inst_vga/CLK
    SLICE_X85Y141        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y141        FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  inst_graphic/inst_vga/h_counter_reg[0]/Q
                         net (fo=7, routed)           0.879     0.508    inst_graphic/inst_vga/h_counter_reg__0[0]
    SLICE_X85Y141        LUT5 (Prop_lut5_I1_O)        0.124     0.632 f  inst_graphic/inst_vga/h_counter[9]_i_3/O
                         net (fo=5, routed)           0.834     1.466    inst_graphic/inst_vga/h_counter[9]_i_3_n_0
    SLICE_X86Y141        LUT6 (Prop_lut6_I5_O)        0.124     1.590 r  inst_graphic/inst_vga/h_counter[9]_i_1/O
                         net (fo=21, routed)          0.945     2.535    inst_graphic/inst_vga/eqOp3_in
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.124     2.659 r  inst_graphic/inst_vga/v_counter[9]_i_1/O
                         net (fo=10, routed)          0.639     3.298    inst_graphic/inst_vga/v_counter0
    SLICE_X84Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          1.593    38.297    inst_graphic/inst_vga/CLK
    SLICE_X84Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[2]/C
                         clock pessimism              0.576    38.873    
                         clock uncertainty           -0.164    38.709    
    SLICE_X84Y142        FDRE (Setup_fdre_C_R)       -0.524    38.185    inst_graphic/inst_vga/v_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         38.185    
                         arrival time                          -3.298    
  -------------------------------------------------------------------
                         slack                                 34.888    

Slack (MET) :             34.888ns  (required time - arrival time)
  Source:                 inst_graphic/inst_vga/h_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/inst_vga/v_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_pixelClkGen rise@39.725ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        4.125ns  (logic 0.828ns (20.074%)  route 3.297ns (79.926%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 38.297 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          1.713    -0.827    inst_graphic/inst_vga/CLK
    SLICE_X85Y141        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y141        FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  inst_graphic/inst_vga/h_counter_reg[0]/Q
                         net (fo=7, routed)           0.879     0.508    inst_graphic/inst_vga/h_counter_reg__0[0]
    SLICE_X85Y141        LUT5 (Prop_lut5_I1_O)        0.124     0.632 f  inst_graphic/inst_vga/h_counter[9]_i_3/O
                         net (fo=5, routed)           0.834     1.466    inst_graphic/inst_vga/h_counter[9]_i_3_n_0
    SLICE_X86Y141        LUT6 (Prop_lut6_I5_O)        0.124     1.590 r  inst_graphic/inst_vga/h_counter[9]_i_1/O
                         net (fo=21, routed)          0.945     2.535    inst_graphic/inst_vga/eqOp3_in
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.124     2.659 r  inst_graphic/inst_vga/v_counter[9]_i_1/O
                         net (fo=10, routed)          0.639     3.298    inst_graphic/inst_vga/v_counter0
    SLICE_X84Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          1.593    38.297    inst_graphic/inst_vga/CLK
    SLICE_X84Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[3]/C
                         clock pessimism              0.576    38.873    
                         clock uncertainty           -0.164    38.709    
    SLICE_X84Y142        FDRE (Setup_fdre_C_R)       -0.524    38.185    inst_graphic/inst_vga/v_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         38.185    
                         arrival time                          -3.298    
  -------------------------------------------------------------------
                         slack                                 34.888    

Slack (MET) :             34.983ns  (required time - arrival time)
  Source:                 inst_graphic/inst_vga/h_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/inst_vga/v_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_pixelClkGen rise@39.725ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        4.125ns  (logic 0.828ns (20.074%)  route 3.297ns (79.926%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 38.297 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          1.713    -0.827    inst_graphic/inst_vga/CLK
    SLICE_X85Y141        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y141        FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  inst_graphic/inst_vga/h_counter_reg[0]/Q
                         net (fo=7, routed)           0.879     0.508    inst_graphic/inst_vga/h_counter_reg__0[0]
    SLICE_X85Y141        LUT5 (Prop_lut5_I1_O)        0.124     0.632 f  inst_graphic/inst_vga/h_counter[9]_i_3/O
                         net (fo=5, routed)           0.834     1.466    inst_graphic/inst_vga/h_counter[9]_i_3_n_0
    SLICE_X86Y141        LUT6 (Prop_lut6_I5_O)        0.124     1.590 r  inst_graphic/inst_vga/h_counter[9]_i_1/O
                         net (fo=21, routed)          0.945     2.535    inst_graphic/inst_vga/eqOp3_in
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.124     2.659 r  inst_graphic/inst_vga/v_counter[9]_i_1/O
                         net (fo=10, routed)          0.639     3.298    inst_graphic/inst_vga/v_counter0
    SLICE_X85Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          1.593    38.297    inst_graphic/inst_vga/CLK
    SLICE_X85Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[4]/C
                         clock pessimism              0.576    38.873    
                         clock uncertainty           -0.164    38.709    
    SLICE_X85Y142        FDRE (Setup_fdre_C_R)       -0.429    38.280    inst_graphic/inst_vga/v_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         38.280    
                         arrival time                          -3.298    
  -------------------------------------------------------------------
                         slack                                 34.983    

Slack (MET) :             34.983ns  (required time - arrival time)
  Source:                 inst_graphic/inst_vga/h_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/inst_vga/v_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_pixelClkGen rise@39.725ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        4.125ns  (logic 0.828ns (20.074%)  route 3.297ns (79.926%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 38.297 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          1.713    -0.827    inst_graphic/inst_vga/CLK
    SLICE_X85Y141        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y141        FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  inst_graphic/inst_vga/h_counter_reg[0]/Q
                         net (fo=7, routed)           0.879     0.508    inst_graphic/inst_vga/h_counter_reg__0[0]
    SLICE_X85Y141        LUT5 (Prop_lut5_I1_O)        0.124     0.632 f  inst_graphic/inst_vga/h_counter[9]_i_3/O
                         net (fo=5, routed)           0.834     1.466    inst_graphic/inst_vga/h_counter[9]_i_3_n_0
    SLICE_X86Y141        LUT6 (Prop_lut6_I5_O)        0.124     1.590 r  inst_graphic/inst_vga/h_counter[9]_i_1/O
                         net (fo=21, routed)          0.945     2.535    inst_graphic/inst_vga/eqOp3_in
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.124     2.659 r  inst_graphic/inst_vga/v_counter[9]_i_1/O
                         net (fo=10, routed)          0.639     3.298    inst_graphic/inst_vga/v_counter0
    SLICE_X85Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          1.593    38.297    inst_graphic/inst_vga/CLK
    SLICE_X85Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[5]/C
                         clock pessimism              0.576    38.873    
                         clock uncertainty           -0.164    38.709    
    SLICE_X85Y142        FDRE (Setup_fdre_C_R)       -0.429    38.280    inst_graphic/inst_vga/v_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         38.280    
                         arrival time                          -3.298    
  -------------------------------------------------------------------
                         slack                                 34.983    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 inst_graphic/map_col_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/map_col_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.396%)  route 0.162ns (46.604%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          0.599    -0.565    inst_graphic/CLK
    SLICE_X89Y139        FDRE                                         r  inst_graphic/map_col_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y139        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  inst_graphic/map_col_reg[8]/Q
                         net (fo=5, routed)           0.162    -0.262    inst_graphic/map_col_reg__0[8]
    SLICE_X88Y139        LUT5 (Prop_lut5_I4_O)        0.045    -0.217 r  inst_graphic/map_col[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.217    inst_graphic/plusOp__2[9]
    SLICE_X88Y139        FDRE                                         r  inst_graphic/map_col_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          0.871    -0.802    inst_graphic/CLK
    SLICE_X88Y139        FDRE                                         r  inst_graphic/map_col_reg[9]/C
                         clock pessimism              0.250    -0.552    
                         clock uncertainty            0.164    -0.388    
    SLICE_X88Y139        FDRE (Hold_fdre_C_D)         0.121    -0.267    inst_graphic/map_col_reg[9]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/h_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/inst_vga/h_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.832%)  route 0.141ns (43.168%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          0.600    -0.564    inst_graphic/inst_vga/CLK
    SLICE_X87Y141        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  inst_graphic/inst_vga/h_counter_reg[7]/Q
                         net (fo=6, routed)           0.141    -0.282    inst_graphic/inst_vga/h_counter_reg__0[7]
    SLICE_X86Y141        LUT6 (Prop_lut6_I1_O)        0.045    -0.237 r  inst_graphic/inst_vga/h_counter[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.237    inst_graphic/inst_vga/plusOp[9]
    SLICE_X86Y141        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          0.871    -0.801    inst_graphic/inst_vga/CLK
    SLICE_X86Y141        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[9]/C
                         clock pessimism              0.250    -0.551    
                         clock uncertainty            0.164    -0.387    
    SLICE_X86Y141        FDRE (Hold_fdre_C_D)         0.091    -0.296    inst_graphic/inst_vga/h_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 inst_graphic/map_col_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/inst_vga/blue_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.746%)  route 0.173ns (48.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          0.600    -0.564    inst_graphic/CLK
    SLICE_X89Y140        FDRE                                         r  inst_graphic/map_col_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y140        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  inst_graphic/map_col_reg[5]/Q
                         net (fo=8, routed)           0.173    -0.250    inst_graphic/inst_vga/Q[3]
    SLICE_X88Y140        LUT6 (Prop_lut6_I3_O)        0.045    -0.205 r  inst_graphic/inst_vga/blue[3]_i_1/O
                         net (fo=2, routed)           0.000    -0.205    inst_graphic/inst_vga/blue[3]_i_1_n_0
    SLICE_X88Y140        FDRE                                         r  inst_graphic/inst_vga/blue_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          0.871    -0.801    inst_graphic/inst_vga/CLK
    SLICE_X88Y140        FDRE                                         r  inst_graphic/inst_vga/blue_reg[3]_lopt_replica/C
                         clock pessimism              0.250    -0.551    
                         clock uncertainty            0.164    -0.387    
    SLICE_X88Y140        FDRE (Hold_fdre_C_D)         0.121    -0.266    inst_graphic/inst_vga/blue_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/v_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/inst_vga/v_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.106%)  route 0.128ns (37.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          0.599    -0.565    inst_graphic/inst_vga/CLK
    SLICE_X84Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y142        FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  inst_graphic/inst_vga/v_counter_reg[0]/Q
                         net (fo=8, routed)           0.128    -0.274    inst_graphic/inst_vga/v_counter_reg__0[0]
    SLICE_X85Y142        LUT6 (Prop_lut6_I3_O)        0.045    -0.229 r  inst_graphic/inst_vga/v_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    inst_graphic/inst_vga/plusOp__0[5]
    SLICE_X85Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          0.871    -0.802    inst_graphic/inst_vga/CLK
    SLICE_X85Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[5]/C
                         clock pessimism              0.250    -0.552    
                         clock uncertainty            0.164    -0.388    
    SLICE_X85Y142        FDRE (Hold_fdre_C_D)         0.092    -0.296    inst_graphic/inst_vga/v_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/v_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/inst_vga/v_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.291%)  route 0.127ns (37.709%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          0.599    -0.565    inst_graphic/inst_vga/CLK
    SLICE_X84Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y142        FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  inst_graphic/inst_vga/v_counter_reg[0]/Q
                         net (fo=8, routed)           0.127    -0.275    inst_graphic/inst_vga/v_counter_reg__0[0]
    SLICE_X85Y142        LUT5 (Prop_lut5_I2_O)        0.045    -0.230 r  inst_graphic/inst_vga/v_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    inst_graphic/inst_vga/plusOp__0[4]
    SLICE_X85Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          0.871    -0.802    inst_graphic/inst_vga/CLK
    SLICE_X85Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[4]/C
                         clock pessimism              0.250    -0.552    
                         clock uncertainty            0.164    -0.388    
    SLICE_X85Y142        FDRE (Hold_fdre_C_D)         0.091    -0.297    inst_graphic/inst_vga/v_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 inst_graphic/counter_h_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/counter_h_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.101%)  route 0.128ns (37.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          0.599    -0.565    inst_graphic/CLK
    SLICE_X88Y138        FDRE                                         r  inst_graphic/counter_h_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y138        FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  inst_graphic/counter_h_reg[5]/Q
                         net (fo=6, routed)           0.128    -0.274    inst_graphic/counter_h_reg__0[5]
    SLICE_X89Y138        LUT3 (Prop_lut3_I2_O)        0.045    -0.229 r  inst_graphic/counter_h[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    inst_graphic/plusOp__1[6]
    SLICE_X89Y138        FDRE                                         r  inst_graphic/counter_h_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          0.871    -0.802    inst_graphic/CLK
    SLICE_X89Y138        FDRE                                         r  inst_graphic/counter_h_reg[6]/C
                         clock pessimism              0.250    -0.552    
                         clock uncertainty            0.164    -0.388    
    SLICE_X89Y138        FDRE (Hold_fdre_C_D)         0.092    -0.296    inst_graphic/counter_h_reg[6]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 inst_graphic/counter_h_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/counter_h_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.209ns (58.918%)  route 0.146ns (41.082%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          0.599    -0.565    inst_graphic/CLK
    SLICE_X88Y138        FDRE                                         r  inst_graphic/counter_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y138        FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  inst_graphic/counter_h_reg[0]/Q
                         net (fo=7, routed)           0.146    -0.255    inst_graphic/counter_h_reg__0[0]
    SLICE_X88Y138        LUT6 (Prop_lut6_I4_O)        0.045    -0.210 r  inst_graphic/counter_h[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    inst_graphic/counter_h[5]_i_1_n_0
    SLICE_X88Y138        FDRE                                         r  inst_graphic/counter_h_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          0.871    -0.802    inst_graphic/CLK
    SLICE_X88Y138        FDRE                                         r  inst_graphic/counter_h_reg[5]/C
                         clock pessimism              0.237    -0.565    
                         clock uncertainty            0.164    -0.401    
    SLICE_X88Y138        FDRE (Hold_fdre_C_D)         0.121    -0.280    inst_graphic/counter_h_reg[5]
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/h_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/inst_vga/h_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.012%)  route 0.146ns (43.988%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          0.599    -0.565    inst_graphic/inst_vga/CLK
    SLICE_X85Y141        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  inst_graphic/inst_vga/h_counter_reg[0]/Q
                         net (fo=7, routed)           0.146    -0.278    inst_graphic/inst_vga/h_counter_reg__0[0]
    SLICE_X85Y141        LUT6 (Prop_lut6_I4_O)        0.045    -0.233 r  inst_graphic/inst_vga/h_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    inst_graphic/inst_vga/h_counter[5]_i_1_n_0
    SLICE_X85Y141        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          0.871    -0.802    inst_graphic/inst_vga/CLK
    SLICE_X85Y141        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[5]/C
                         clock pessimism              0.237    -0.565    
                         clock uncertainty            0.164    -0.401    
    SLICE_X85Y141        FDRE (Hold_fdre_C_D)         0.092    -0.309    inst_graphic/inst_vga/h_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 inst_graphic/map_row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/map_row_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.189ns (52.044%)  route 0.174ns (47.956%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          0.599    -0.565    inst_graphic/CLK
    SLICE_X87Y138        FDRE                                         r  inst_graphic/map_row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y138        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  inst_graphic/map_row_reg[0]/Q
                         net (fo=7, routed)           0.174    -0.250    inst_graphic/map_row_reg_n_0_[0]
    SLICE_X87Y139        LUT3 (Prop_lut3_I2_O)        0.048    -0.202 r  inst_graphic/map_row[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    inst_graphic/plusOp__4[2]
    SLICE_X87Y139        FDRE                                         r  inst_graphic/map_row_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          0.871    -0.802    inst_graphic/CLK
    SLICE_X87Y139        FDRE                                         r  inst_graphic/map_row_reg[2]/C
                         clock pessimism              0.253    -0.549    
                         clock uncertainty            0.164    -0.385    
    SLICE_X87Y139        FDRE (Hold_fdre_C_D)         0.107    -0.278    inst_graphic/map_row_reg[2]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 inst_graphic/counter_v_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/counter_v_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen rise@0.000ns - clk_out1_pixelClkGen_1 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.227ns (68.300%)  route 0.105ns (31.700%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          0.599    -0.565    inst_graphic/CLK
    SLICE_X86Y138        FDRE                                         r  inst_graphic/counter_v_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y138        FDRE (Prop_fdre_C_Q)         0.128    -0.437 r  inst_graphic/counter_v_reg[8]/Q
                         net (fo=4, routed)           0.105    -0.332    inst_graphic/counter_v_reg__0[8]
    SLICE_X86Y138        LUT6 (Prop_lut6_I5_O)        0.099    -0.233 r  inst_graphic/counter_v[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.233    inst_graphic/plusOp__3[9]
    SLICE_X86Y138        FDRE                                         r  inst_graphic/counter_v_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          0.871    -0.802    inst_graphic/CLK
    SLICE_X86Y138        FDRE                                         r  inst_graphic/counter_v_reg[9]/C
                         clock pessimism              0.237    -0.565    
                         clock uncertainty            0.164    -0.401    
    SLICE_X86Y138        FDRE (Hold_fdre_C_D)         0.092    -0.309    inst_graphic/counter_v_reg[9]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.077    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_pixelClkGen
  To Clock:  clk_out1_pixelClkGen_1

Setup :            0  Failing Endpoints,  Worst Slack       34.632ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.051ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.632ns  (required time - arrival time)
  Source:                 inst_graphic/inst_vga/h_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/inst_vga/v_counter_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_pixelClkGen_1 rise@39.725ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        4.461ns  (logic 0.828ns (18.560%)  route 3.633ns (81.440%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 38.299 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          1.713    -0.827    inst_graphic/inst_vga/CLK
    SLICE_X85Y141        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y141        FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  inst_graphic/inst_vga/h_counter_reg[0]/Q
                         net (fo=7, routed)           0.879     0.508    inst_graphic/inst_vga/h_counter_reg__0[0]
    SLICE_X85Y141        LUT5 (Prop_lut5_I1_O)        0.124     0.632 f  inst_graphic/inst_vga/h_counter[9]_i_3/O
                         net (fo=5, routed)           0.834     1.466    inst_graphic/inst_vga/h_counter[9]_i_3_n_0
    SLICE_X86Y141        LUT6 (Prop_lut6_I5_O)        0.124     1.590 r  inst_graphic/inst_vga/h_counter[9]_i_1/O
                         net (fo=21, routed)          0.945     2.535    inst_graphic/inst_vga/eqOp3_in
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.124     2.659 r  inst_graphic/inst_vga/v_counter[9]_i_1/O
                         net (fo=10, routed)          0.976     3.634    inst_graphic/inst_vga/v_counter0
    SLICE_X86Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          1.595    38.299    inst_graphic/inst_vga/CLK
    SLICE_X86Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[6]/C
                         clock pessimism              0.560    38.859    
                         clock uncertainty           -0.164    38.695    
    SLICE_X86Y142        FDRE (Setup_fdre_C_R)       -0.429    38.266    inst_graphic/inst_vga/v_counter_reg[6]
  -------------------------------------------------------------------
                         required time                         38.266    
                         arrival time                          -3.634    
  -------------------------------------------------------------------
                         slack                                 34.632    

Slack (MET) :             34.632ns  (required time - arrival time)
  Source:                 inst_graphic/inst_vga/h_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/inst_vga/v_counter_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_pixelClkGen_1 rise@39.725ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        4.461ns  (logic 0.828ns (18.560%)  route 3.633ns (81.440%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 38.299 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          1.713    -0.827    inst_graphic/inst_vga/CLK
    SLICE_X85Y141        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y141        FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  inst_graphic/inst_vga/h_counter_reg[0]/Q
                         net (fo=7, routed)           0.879     0.508    inst_graphic/inst_vga/h_counter_reg__0[0]
    SLICE_X85Y141        LUT5 (Prop_lut5_I1_O)        0.124     0.632 f  inst_graphic/inst_vga/h_counter[9]_i_3/O
                         net (fo=5, routed)           0.834     1.466    inst_graphic/inst_vga/h_counter[9]_i_3_n_0
    SLICE_X86Y141        LUT6 (Prop_lut6_I5_O)        0.124     1.590 r  inst_graphic/inst_vga/h_counter[9]_i_1/O
                         net (fo=21, routed)          0.945     2.535    inst_graphic/inst_vga/eqOp3_in
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.124     2.659 r  inst_graphic/inst_vga/v_counter[9]_i_1/O
                         net (fo=10, routed)          0.976     3.634    inst_graphic/inst_vga/v_counter0
    SLICE_X86Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          1.595    38.299    inst_graphic/inst_vga/CLK
    SLICE_X86Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[7]/C
                         clock pessimism              0.560    38.859    
                         clock uncertainty           -0.164    38.695    
    SLICE_X86Y142        FDRE (Setup_fdre_C_R)       -0.429    38.266    inst_graphic/inst_vga/v_counter_reg[7]
  -------------------------------------------------------------------
                         required time                         38.266    
                         arrival time                          -3.634    
  -------------------------------------------------------------------
                         slack                                 34.632    

Slack (MET) :             34.632ns  (required time - arrival time)
  Source:                 inst_graphic/inst_vga/h_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/inst_vga/v_counter_reg[8]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_pixelClkGen_1 rise@39.725ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        4.461ns  (logic 0.828ns (18.560%)  route 3.633ns (81.440%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 38.299 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          1.713    -0.827    inst_graphic/inst_vga/CLK
    SLICE_X85Y141        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y141        FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  inst_graphic/inst_vga/h_counter_reg[0]/Q
                         net (fo=7, routed)           0.879     0.508    inst_graphic/inst_vga/h_counter_reg__0[0]
    SLICE_X85Y141        LUT5 (Prop_lut5_I1_O)        0.124     0.632 f  inst_graphic/inst_vga/h_counter[9]_i_3/O
                         net (fo=5, routed)           0.834     1.466    inst_graphic/inst_vga/h_counter[9]_i_3_n_0
    SLICE_X86Y141        LUT6 (Prop_lut6_I5_O)        0.124     1.590 r  inst_graphic/inst_vga/h_counter[9]_i_1/O
                         net (fo=21, routed)          0.945     2.535    inst_graphic/inst_vga/eqOp3_in
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.124     2.659 r  inst_graphic/inst_vga/v_counter[9]_i_1/O
                         net (fo=10, routed)          0.976     3.634    inst_graphic/inst_vga/v_counter0
    SLICE_X86Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[8]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          1.595    38.299    inst_graphic/inst_vga/CLK
    SLICE_X86Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[8]/C
                         clock pessimism              0.560    38.859    
                         clock uncertainty           -0.164    38.695    
    SLICE_X86Y142        FDRE (Setup_fdre_C_R)       -0.429    38.266    inst_graphic/inst_vga/v_counter_reg[8]
  -------------------------------------------------------------------
                         required time                         38.266    
                         arrival time                          -3.634    
  -------------------------------------------------------------------
                         slack                                 34.632    

Slack (MET) :             34.632ns  (required time - arrival time)
  Source:                 inst_graphic/inst_vga/h_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/inst_vga/v_counter_reg[9]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_pixelClkGen_1 rise@39.725ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        4.461ns  (logic 0.828ns (18.560%)  route 3.633ns (81.440%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.426ns = ( 38.299 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.560ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          1.713    -0.827    inst_graphic/inst_vga/CLK
    SLICE_X85Y141        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y141        FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  inst_graphic/inst_vga/h_counter_reg[0]/Q
                         net (fo=7, routed)           0.879     0.508    inst_graphic/inst_vga/h_counter_reg__0[0]
    SLICE_X85Y141        LUT5 (Prop_lut5_I1_O)        0.124     0.632 f  inst_graphic/inst_vga/h_counter[9]_i_3/O
                         net (fo=5, routed)           0.834     1.466    inst_graphic/inst_vga/h_counter[9]_i_3_n_0
    SLICE_X86Y141        LUT6 (Prop_lut6_I5_O)        0.124     1.590 r  inst_graphic/inst_vga/h_counter[9]_i_1/O
                         net (fo=21, routed)          0.945     2.535    inst_graphic/inst_vga/eqOp3_in
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.124     2.659 r  inst_graphic/inst_vga/v_counter[9]_i_1/O
                         net (fo=10, routed)          0.976     3.634    inst_graphic/inst_vga/v_counter0
    SLICE_X86Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[9]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          1.595    38.299    inst_graphic/inst_vga/CLK
    SLICE_X86Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[9]/C
                         clock pessimism              0.560    38.859    
                         clock uncertainty           -0.164    38.695    
    SLICE_X86Y142        FDRE (Setup_fdre_C_R)       -0.429    38.266    inst_graphic/inst_vga/v_counter_reg[9]
  -------------------------------------------------------------------
                         required time                         38.266    
                         arrival time                          -3.634    
  -------------------------------------------------------------------
                         slack                                 34.632    

Slack (MET) :             34.888ns  (required time - arrival time)
  Source:                 inst_graphic/inst_vga/h_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/inst_vga/v_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_pixelClkGen_1 rise@39.725ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        4.125ns  (logic 0.828ns (20.074%)  route 3.297ns (79.926%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 38.297 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          1.713    -0.827    inst_graphic/inst_vga/CLK
    SLICE_X85Y141        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y141        FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  inst_graphic/inst_vga/h_counter_reg[0]/Q
                         net (fo=7, routed)           0.879     0.508    inst_graphic/inst_vga/h_counter_reg__0[0]
    SLICE_X85Y141        LUT5 (Prop_lut5_I1_O)        0.124     0.632 f  inst_graphic/inst_vga/h_counter[9]_i_3/O
                         net (fo=5, routed)           0.834     1.466    inst_graphic/inst_vga/h_counter[9]_i_3_n_0
    SLICE_X86Y141        LUT6 (Prop_lut6_I5_O)        0.124     1.590 r  inst_graphic/inst_vga/h_counter[9]_i_1/O
                         net (fo=21, routed)          0.945     2.535    inst_graphic/inst_vga/eqOp3_in
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.124     2.659 r  inst_graphic/inst_vga/v_counter[9]_i_1/O
                         net (fo=10, routed)          0.639     3.298    inst_graphic/inst_vga/v_counter0
    SLICE_X84Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          1.593    38.297    inst_graphic/inst_vga/CLK
    SLICE_X84Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[0]/C
                         clock pessimism              0.576    38.873    
                         clock uncertainty           -0.164    38.709    
    SLICE_X84Y142        FDRE (Setup_fdre_C_R)       -0.524    38.185    inst_graphic/inst_vga/v_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         38.185    
                         arrival time                          -3.298    
  -------------------------------------------------------------------
                         slack                                 34.888    

Slack (MET) :             34.888ns  (required time - arrival time)
  Source:                 inst_graphic/inst_vga/h_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/inst_vga/v_counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_pixelClkGen_1 rise@39.725ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        4.125ns  (logic 0.828ns (20.074%)  route 3.297ns (79.926%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 38.297 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          1.713    -0.827    inst_graphic/inst_vga/CLK
    SLICE_X85Y141        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y141        FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  inst_graphic/inst_vga/h_counter_reg[0]/Q
                         net (fo=7, routed)           0.879     0.508    inst_graphic/inst_vga/h_counter_reg__0[0]
    SLICE_X85Y141        LUT5 (Prop_lut5_I1_O)        0.124     0.632 f  inst_graphic/inst_vga/h_counter[9]_i_3/O
                         net (fo=5, routed)           0.834     1.466    inst_graphic/inst_vga/h_counter[9]_i_3_n_0
    SLICE_X86Y141        LUT6 (Prop_lut6_I5_O)        0.124     1.590 r  inst_graphic/inst_vga/h_counter[9]_i_1/O
                         net (fo=21, routed)          0.945     2.535    inst_graphic/inst_vga/eqOp3_in
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.124     2.659 r  inst_graphic/inst_vga/v_counter[9]_i_1/O
                         net (fo=10, routed)          0.639     3.298    inst_graphic/inst_vga/v_counter0
    SLICE_X84Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          1.593    38.297    inst_graphic/inst_vga/CLK
    SLICE_X84Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[1]/C
                         clock pessimism              0.576    38.873    
                         clock uncertainty           -0.164    38.709    
    SLICE_X84Y142        FDRE (Setup_fdre_C_R)       -0.524    38.185    inst_graphic/inst_vga/v_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         38.185    
                         arrival time                          -3.298    
  -------------------------------------------------------------------
                         slack                                 34.888    

Slack (MET) :             34.888ns  (required time - arrival time)
  Source:                 inst_graphic/inst_vga/h_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/inst_vga/v_counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_pixelClkGen_1 rise@39.725ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        4.125ns  (logic 0.828ns (20.074%)  route 3.297ns (79.926%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 38.297 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          1.713    -0.827    inst_graphic/inst_vga/CLK
    SLICE_X85Y141        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y141        FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  inst_graphic/inst_vga/h_counter_reg[0]/Q
                         net (fo=7, routed)           0.879     0.508    inst_graphic/inst_vga/h_counter_reg__0[0]
    SLICE_X85Y141        LUT5 (Prop_lut5_I1_O)        0.124     0.632 f  inst_graphic/inst_vga/h_counter[9]_i_3/O
                         net (fo=5, routed)           0.834     1.466    inst_graphic/inst_vga/h_counter[9]_i_3_n_0
    SLICE_X86Y141        LUT6 (Prop_lut6_I5_O)        0.124     1.590 r  inst_graphic/inst_vga/h_counter[9]_i_1/O
                         net (fo=21, routed)          0.945     2.535    inst_graphic/inst_vga/eqOp3_in
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.124     2.659 r  inst_graphic/inst_vga/v_counter[9]_i_1/O
                         net (fo=10, routed)          0.639     3.298    inst_graphic/inst_vga/v_counter0
    SLICE_X84Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          1.593    38.297    inst_graphic/inst_vga/CLK
    SLICE_X84Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[2]/C
                         clock pessimism              0.576    38.873    
                         clock uncertainty           -0.164    38.709    
    SLICE_X84Y142        FDRE (Setup_fdre_C_R)       -0.524    38.185    inst_graphic/inst_vga/v_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         38.185    
                         arrival time                          -3.298    
  -------------------------------------------------------------------
                         slack                                 34.888    

Slack (MET) :             34.888ns  (required time - arrival time)
  Source:                 inst_graphic/inst_vga/h_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/inst_vga/v_counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_pixelClkGen_1 rise@39.725ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        4.125ns  (logic 0.828ns (20.074%)  route 3.297ns (79.926%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 38.297 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          1.713    -0.827    inst_graphic/inst_vga/CLK
    SLICE_X85Y141        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y141        FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  inst_graphic/inst_vga/h_counter_reg[0]/Q
                         net (fo=7, routed)           0.879     0.508    inst_graphic/inst_vga/h_counter_reg__0[0]
    SLICE_X85Y141        LUT5 (Prop_lut5_I1_O)        0.124     0.632 f  inst_graphic/inst_vga/h_counter[9]_i_3/O
                         net (fo=5, routed)           0.834     1.466    inst_graphic/inst_vga/h_counter[9]_i_3_n_0
    SLICE_X86Y141        LUT6 (Prop_lut6_I5_O)        0.124     1.590 r  inst_graphic/inst_vga/h_counter[9]_i_1/O
                         net (fo=21, routed)          0.945     2.535    inst_graphic/inst_vga/eqOp3_in
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.124     2.659 r  inst_graphic/inst_vga/v_counter[9]_i_1/O
                         net (fo=10, routed)          0.639     3.298    inst_graphic/inst_vga/v_counter0
    SLICE_X84Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          1.593    38.297    inst_graphic/inst_vga/CLK
    SLICE_X84Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[3]/C
                         clock pessimism              0.576    38.873    
                         clock uncertainty           -0.164    38.709    
    SLICE_X84Y142        FDRE (Setup_fdre_C_R)       -0.524    38.185    inst_graphic/inst_vga/v_counter_reg[3]
  -------------------------------------------------------------------
                         required time                         38.185    
                         arrival time                          -3.298    
  -------------------------------------------------------------------
                         slack                                 34.888    

Slack (MET) :             34.983ns  (required time - arrival time)
  Source:                 inst_graphic/inst_vga/h_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/inst_vga/v_counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_pixelClkGen_1 rise@39.725ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        4.125ns  (logic 0.828ns (20.074%)  route 3.297ns (79.926%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 38.297 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          1.713    -0.827    inst_graphic/inst_vga/CLK
    SLICE_X85Y141        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y141        FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  inst_graphic/inst_vga/h_counter_reg[0]/Q
                         net (fo=7, routed)           0.879     0.508    inst_graphic/inst_vga/h_counter_reg__0[0]
    SLICE_X85Y141        LUT5 (Prop_lut5_I1_O)        0.124     0.632 f  inst_graphic/inst_vga/h_counter[9]_i_3/O
                         net (fo=5, routed)           0.834     1.466    inst_graphic/inst_vga/h_counter[9]_i_3_n_0
    SLICE_X86Y141        LUT6 (Prop_lut6_I5_O)        0.124     1.590 r  inst_graphic/inst_vga/h_counter[9]_i_1/O
                         net (fo=21, routed)          0.945     2.535    inst_graphic/inst_vga/eqOp3_in
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.124     2.659 r  inst_graphic/inst_vga/v_counter[9]_i_1/O
                         net (fo=10, routed)          0.639     3.298    inst_graphic/inst_vga/v_counter0
    SLICE_X85Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          1.593    38.297    inst_graphic/inst_vga/CLK
    SLICE_X85Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[4]/C
                         clock pessimism              0.576    38.873    
                         clock uncertainty           -0.164    38.709    
    SLICE_X85Y142        FDRE (Setup_fdre_C_R)       -0.429    38.280    inst_graphic/inst_vga/v_counter_reg[4]
  -------------------------------------------------------------------
                         required time                         38.280    
                         arrival time                          -3.298    
  -------------------------------------------------------------------
                         slack                                 34.983    

Slack (MET) :             34.983ns  (required time - arrival time)
  Source:                 inst_graphic/inst_vga/h_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/inst_vga/v_counter_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            39.725ns  (clk_out1_pixelClkGen_1 rise@39.725ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        4.125ns  (logic 0.828ns (20.074%)  route 3.297ns (79.926%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.428ns = ( 38.297 - 39.725 ) 
    Source Clock Delay      (SCD):    -0.827ns
    Clock Pessimism Removal (CPR):    0.576ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.715    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.070    -4.355 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.719    -2.636    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096    -2.540 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          1.713    -0.827    inst_graphic/inst_vga/CLK
    SLICE_X85Y141        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y141        FDRE (Prop_fdre_C_Q)         0.456    -0.371 r  inst_graphic/inst_vga/h_counter_reg[0]/Q
                         net (fo=7, routed)           0.879     0.508    inst_graphic/inst_vga/h_counter_reg__0[0]
    SLICE_X85Y141        LUT5 (Prop_lut5_I1_O)        0.124     0.632 f  inst_graphic/inst_vga/h_counter[9]_i_3/O
                         net (fo=5, routed)           0.834     1.466    inst_graphic/inst_vga/h_counter[9]_i_3_n_0
    SLICE_X86Y141        LUT6 (Prop_lut6_I5_O)        0.124     1.590 r  inst_graphic/inst_vga/h_counter[9]_i_1/O
                         net (fo=21, routed)          0.945     2.535    inst_graphic/inst_vga/eqOp3_in
    SLICE_X85Y142        LUT6 (Prop_lut6_I0_O)        0.124     2.659 r  inst_graphic/inst_vga/v_counter[9]_i_1/O
                         net (fo=10, routed)          0.639     3.298    inst_graphic/inst_vga/v_counter0
    SLICE_X85Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                     39.725    39.725 r  
    E3                                                0.000    39.725 r  clk (IN)
                         net (fo=0)                   0.000    39.725    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         1.411    41.136 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.298    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.324    34.974 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.639    36.614    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    36.705 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          1.593    38.297    inst_graphic/inst_vga/CLK
    SLICE_X85Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[5]/C
                         clock pessimism              0.576    38.873    
                         clock uncertainty           -0.164    38.709    
    SLICE_X85Y142        FDRE (Setup_fdre_C_R)       -0.429    38.280    inst_graphic/inst_vga/v_counter_reg[5]
  -------------------------------------------------------------------
                         required time                         38.280    
                         arrival time                          -3.298    
  -------------------------------------------------------------------
                         slack                                 34.983    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.051ns  (arrival time - required time)
  Source:                 inst_graphic/map_col_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/map_col_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.348ns  (logic 0.186ns (53.396%)  route 0.162ns (46.604%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          0.599    -0.565    inst_graphic/CLK
    SLICE_X89Y139        FDRE                                         r  inst_graphic/map_col_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y139        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  inst_graphic/map_col_reg[8]/Q
                         net (fo=5, routed)           0.162    -0.262    inst_graphic/map_col_reg__0[8]
    SLICE_X88Y139        LUT5 (Prop_lut5_I4_O)        0.045    -0.217 r  inst_graphic/map_col[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.217    inst_graphic/plusOp__2[9]
    SLICE_X88Y139        FDRE                                         r  inst_graphic/map_col_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          0.871    -0.802    inst_graphic/CLK
    SLICE_X88Y139        FDRE                                         r  inst_graphic/map_col_reg[9]/C
                         clock pessimism              0.250    -0.552    
                         clock uncertainty            0.164    -0.388    
    SLICE_X88Y139        FDRE (Hold_fdre_C_D)         0.121    -0.267    inst_graphic/map_col_reg[9]
  -------------------------------------------------------------------
                         required time                          0.267    
                         arrival time                          -0.217    
  -------------------------------------------------------------------
                         slack                                  0.051    

Slack (MET) :             0.060ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/h_counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/inst_vga/h_counter_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.327ns  (logic 0.186ns (56.832%)  route 0.141ns (43.168%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          0.600    -0.564    inst_graphic/inst_vga/CLK
    SLICE_X87Y141        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  inst_graphic/inst_vga/h_counter_reg[7]/Q
                         net (fo=6, routed)           0.141    -0.282    inst_graphic/inst_vga/h_counter_reg__0[7]
    SLICE_X86Y141        LUT6 (Prop_lut6_I1_O)        0.045    -0.237 r  inst_graphic/inst_vga/h_counter[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.237    inst_graphic/inst_vga/plusOp[9]
    SLICE_X86Y141        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          0.871    -0.801    inst_graphic/inst_vga/CLK
    SLICE_X86Y141        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[9]/C
                         clock pessimism              0.250    -0.551    
                         clock uncertainty            0.164    -0.387    
    SLICE_X86Y141        FDRE (Hold_fdre_C_D)         0.091    -0.296    inst_graphic/inst_vga/h_counter_reg[9]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.237    
  -------------------------------------------------------------------
                         slack                                  0.060    

Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 inst_graphic/map_col_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/inst_vga/blue_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.186ns (51.746%)  route 0.173ns (48.254%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.801ns
    Source Clock Delay      (SCD):    -0.564ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          0.600    -0.564    inst_graphic/CLK
    SLICE_X89Y140        FDRE                                         r  inst_graphic/map_col_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y140        FDRE (Prop_fdre_C_Q)         0.141    -0.423 r  inst_graphic/map_col_reg[5]/Q
                         net (fo=8, routed)           0.173    -0.250    inst_graphic/inst_vga/Q[3]
    SLICE_X88Y140        LUT6 (Prop_lut6_I3_O)        0.045    -0.205 r  inst_graphic/inst_vga/blue[3]_i_1/O
                         net (fo=2, routed)           0.000    -0.205    inst_graphic/inst_vga/blue[3]_i_1_n_0
    SLICE_X88Y140        FDRE                                         r  inst_graphic/inst_vga/blue_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          0.871    -0.801    inst_graphic/inst_vga/CLK
    SLICE_X88Y140        FDRE                                         r  inst_graphic/inst_vga/blue_reg[3]_lopt_replica/C
                         clock pessimism              0.250    -0.551    
                         clock uncertainty            0.164    -0.387    
    SLICE_X88Y140        FDRE (Hold_fdre_C_D)         0.121    -0.266    inst_graphic/inst_vga/blue_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                          0.266    
                         arrival time                          -0.205    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/v_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/inst_vga/v_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.106%)  route 0.128ns (37.894%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          0.599    -0.565    inst_graphic/inst_vga/CLK
    SLICE_X84Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y142        FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  inst_graphic/inst_vga/v_counter_reg[0]/Q
                         net (fo=8, routed)           0.128    -0.274    inst_graphic/inst_vga/v_counter_reg__0[0]
    SLICE_X85Y142        LUT6 (Prop_lut6_I3_O)        0.045    -0.229 r  inst_graphic/inst_vga/v_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    inst_graphic/inst_vga/plusOp__0[5]
    SLICE_X85Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          0.871    -0.802    inst_graphic/inst_vga/CLK
    SLICE_X85Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[5]/C
                         clock pessimism              0.250    -0.552    
                         clock uncertainty            0.164    -0.388    
    SLICE_X85Y142        FDRE (Hold_fdre_C_D)         0.092    -0.296    inst_graphic/inst_vga/v_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/v_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/inst_vga/v_counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.209ns (62.291%)  route 0.127ns (37.709%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          0.599    -0.565    inst_graphic/inst_vga/CLK
    SLICE_X84Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y142        FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  inst_graphic/inst_vga/v_counter_reg[0]/Q
                         net (fo=8, routed)           0.127    -0.275    inst_graphic/inst_vga/v_counter_reg__0[0]
    SLICE_X85Y142        LUT5 (Prop_lut5_I2_O)        0.045    -0.230 r  inst_graphic/inst_vga/v_counter[4]_i_1/O
                         net (fo=1, routed)           0.000    -0.230    inst_graphic/inst_vga/plusOp__0[4]
    SLICE_X85Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          0.871    -0.802    inst_graphic/inst_vga/CLK
    SLICE_X85Y142        FDRE                                         r  inst_graphic/inst_vga/v_counter_reg[4]/C
                         clock pessimism              0.250    -0.552    
                         clock uncertainty            0.164    -0.388    
    SLICE_X85Y142        FDRE (Hold_fdre_C_D)         0.091    -0.297    inst_graphic/inst_vga/v_counter_reg[4]
  -------------------------------------------------------------------
                         required time                          0.297    
                         arrival time                          -0.230    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.068ns  (arrival time - required time)
  Source:                 inst_graphic/counter_h_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/counter_h_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.337ns  (logic 0.209ns (62.101%)  route 0.128ns (37.899%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.250ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          0.599    -0.565    inst_graphic/CLK
    SLICE_X88Y138        FDRE                                         r  inst_graphic/counter_h_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y138        FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  inst_graphic/counter_h_reg[5]/Q
                         net (fo=6, routed)           0.128    -0.274    inst_graphic/counter_h_reg__0[5]
    SLICE_X89Y138        LUT3 (Prop_lut3_I2_O)        0.045    -0.229 r  inst_graphic/counter_h[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.229    inst_graphic/plusOp__1[6]
    SLICE_X89Y138        FDRE                                         r  inst_graphic/counter_h_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          0.871    -0.802    inst_graphic/CLK
    SLICE_X89Y138        FDRE                                         r  inst_graphic/counter_h_reg[6]/C
                         clock pessimism              0.250    -0.552    
                         clock uncertainty            0.164    -0.388    
    SLICE_X89Y138        FDRE (Hold_fdre_C_D)         0.092    -0.296    inst_graphic/counter_h_reg[6]
  -------------------------------------------------------------------
                         required time                          0.296    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.068    

Slack (MET) :             0.070ns  (arrival time - required time)
  Source:                 inst_graphic/counter_h_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/counter_h_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.355ns  (logic 0.209ns (58.918%)  route 0.146ns (41.082%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          0.599    -0.565    inst_graphic/CLK
    SLICE_X88Y138        FDRE                                         r  inst_graphic/counter_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y138        FDRE (Prop_fdre_C_Q)         0.164    -0.401 r  inst_graphic/counter_h_reg[0]/Q
                         net (fo=7, routed)           0.146    -0.255    inst_graphic/counter_h_reg__0[0]
    SLICE_X88Y138        LUT6 (Prop_lut6_I4_O)        0.045    -0.210 r  inst_graphic/counter_h[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.210    inst_graphic/counter_h[5]_i_1_n_0
    SLICE_X88Y138        FDRE                                         r  inst_graphic/counter_h_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          0.871    -0.802    inst_graphic/CLK
    SLICE_X88Y138        FDRE                                         r  inst_graphic/counter_h_reg[5]/C
                         clock pessimism              0.237    -0.565    
                         clock uncertainty            0.164    -0.401    
    SLICE_X88Y138        FDRE (Hold_fdre_C_D)         0.121    -0.280    inst_graphic/counter_h_reg[5]
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.210    
  -------------------------------------------------------------------
                         slack                                  0.070    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 inst_graphic/inst_vga/h_counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/inst_vga/h_counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.012%)  route 0.146ns (43.988%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          0.599    -0.565    inst_graphic/inst_vga/CLK
    SLICE_X85Y141        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y141        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  inst_graphic/inst_vga/h_counter_reg[0]/Q
                         net (fo=7, routed)           0.146    -0.278    inst_graphic/inst_vga/h_counter_reg__0[0]
    SLICE_X85Y141        LUT6 (Prop_lut6_I4_O)        0.045    -0.233 r  inst_graphic/inst_vga/h_counter[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.233    inst_graphic/inst_vga/h_counter[5]_i_1_n_0
    SLICE_X85Y141        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          0.871    -0.802    inst_graphic/inst_vga/CLK
    SLICE_X85Y141        FDRE                                         r  inst_graphic/inst_vga/h_counter_reg[5]/C
                         clock pessimism              0.237    -0.565    
                         clock uncertainty            0.164    -0.401    
    SLICE_X85Y141        FDRE (Hold_fdre_C_D)         0.092    -0.309    inst_graphic/inst_vga/h_counter_reg[5]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.076ns  (arrival time - required time)
  Source:                 inst_graphic/map_row_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/map_row_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.189ns (52.044%)  route 0.174ns (47.956%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.253ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          0.599    -0.565    inst_graphic/CLK
    SLICE_X87Y138        FDRE                                         r  inst_graphic/map_row_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y138        FDRE (Prop_fdre_C_Q)         0.141    -0.424 r  inst_graphic/map_row_reg[0]/Q
                         net (fo=7, routed)           0.174    -0.250    inst_graphic/map_row_reg_n_0_[0]
    SLICE_X87Y139        LUT3 (Prop_lut3_I2_O)        0.048    -0.202 r  inst_graphic/map_row[2]_i_1/O
                         net (fo=1, routed)           0.000    -0.202    inst_graphic/plusOp__4[2]
    SLICE_X87Y139        FDRE                                         r  inst_graphic/map_row_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          0.871    -0.802    inst_graphic/CLK
    SLICE_X87Y139        FDRE                                         r  inst_graphic/map_row_reg[2]/C
                         clock pessimism              0.253    -0.549    
                         clock uncertainty            0.164    -0.385    
    SLICE_X87Y139        FDRE (Hold_fdre_C_D)         0.107    -0.278    inst_graphic/map_row_reg[2]
  -------------------------------------------------------------------
                         required time                          0.278    
                         arrival time                          -0.202    
  -------------------------------------------------------------------
                         slack                                  0.076    

Slack (MET) :             0.077ns  (arrival time - required time)
  Source:                 inst_graphic/counter_v_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen  {rise@0.000ns fall@19.863ns period=39.725ns})
  Destination:            inst_graphic/counter_v_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_pixelClkGen_1  {rise@0.000ns fall@19.863ns period=39.725ns})
  Path Group:             clk_out1_pixelClkGen_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_pixelClkGen_1 rise@0.000ns - clk_out1_pixelClkGen rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.227ns (68.300%)  route 0.105ns (31.700%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.802ns
    Source Clock Delay      (SCD):    -0.565ns
    Clock Pessimism Removal (CPR):    -0.237ns
  Clock Uncertainty:      0.164ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.320ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_pixelClkGen rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.690    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.379    -1.689 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.499    -1.190    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026    -1.164 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          0.599    -0.565    inst_graphic/CLK
    SLICE_X86Y138        FDRE                                         r  inst_graphic/counter_v_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y138        FDRE (Prop_fdre_C_Q)         0.128    -0.437 r  inst_graphic/counter_v_reg[8]/Q
                         net (fo=4, routed)           0.105    -0.332    inst_graphic/counter_v_reg__0[8]
    SLICE_X86Y138        LUT6 (Prop_lut6_I5_O)        0.099    -0.233 r  inst_graphic/counter_v[9]_i_3/O
                         net (fo=1, routed)           0.000    -0.233    inst_graphic/plusOp__3[9]
    SLICE_X86Y138        FDRE                                         r  inst_graphic/counter_v_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_pixelClkGen_1 rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    inst_pixelClkGen/inst/clk_in1
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  inst_pixelClkGen/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.918    inst_pixelClkGen/inst/clk_in1_pixelClkGen
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.163    -2.245 r  inst_pixelClkGen/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.544    -1.702    inst_pixelClkGen/inst/clk_out1_pixelClkGen
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029    -1.673 r  inst_pixelClkGen/inst/clkout1_buf/O
                         net (fo=69, routed)          0.871    -0.802    inst_graphic/CLK
    SLICE_X86Y138        FDRE                                         r  inst_graphic/counter_v_reg[9]/C
                         clock pessimism              0.237    -0.565    
                         clock uncertainty            0.164    -0.401    
    SLICE_X86Y138        FDRE (Hold_fdre_C_D)         0.092    -0.309    inst_graphic/counter_v_reg[9]
  -------------------------------------------------------------------
                         required time                          0.309    
                         arrival time                          -0.233    
  -------------------------------------------------------------------
                         slack                                  0.077    





