# compile verilog/system verilog design source files
verilog xil_defaultlib  "../../../lab4.srcs/sources_1/new/my_dff.v"
verilog xil_defaultlib  "../../../lab4.srcs/sources_1/new/slowclock.v"
verilog xil_defaultlib  "../../../lab4.srcs/sources_1/new/my_singlepulse.v"
verilog xil_defaultlib  "../../../lab4.srcs/sources_1/new/my_ledarr.v"
verilog xil_defaultlib  "../../../lab4.srcs/sim_1/new/ledarrsim.v"

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
